;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 2016-05-12 2:17:07 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2002  	537067516
0x0004	0x4E890000  	20105
0x0008	0x4EE90000  	20201
0x000C	0x4EE90000  	20201
0x0010	0x4EE90000  	20201
0x0014	0x4EE90000  	20201
0x0018	0x4EE90000  	20201
0x001C	0x4EE90000  	20201
0x0020	0x4EE90000  	20201
0x0024	0x4EE90000  	20201
0x0028	0x4EE90000  	20201
0x002C	0x4EE90000  	20201
0x0030	0x4EE90000  	20201
0x0034	0x4EE90000  	20201
0x0038	0x4EE90000  	20201
0x003C	0x4EE90000  	20201
0x0040	0x4EE90000  	20201
0x0044	0x4EE90000  	20201
0x0048	0x4EE90000  	20201
0x004C	0x4EE90000  	20201
0x0050	0x4EE90000  	20201
0x0054	0x4EE90000  	20201
0x0058	0x4EE90000  	20201
0x005C	0x4EE90000  	20201
0x0060	0x4EE90000  	20201
0x0064	0x4EE90000  	20201
0x0068	0x4EE90000  	20201
0x006C	0x4EE90000  	20201
0x0070	0x4EE90000  	20201
0x0074	0x4EE90000  	20201
0x0078	0x4EE90000  	20201
0x007C	0x4EE90000  	20201
0x0080	0x4EE90000  	20201
0x0084	0x4EE90000  	20201
0x0088	0x4EE90000  	20201
0x008C	0x4EE90000  	20201
0x0090	0x4EE90000  	20201
0x0094	0x4EE90000  	20201
0x0098	0x4EE90000  	20201
0x009C	0x4EE90000  	20201
0x00A0	0x4EE90000  	20201
0x00A4	0x4EE90000  	20201
0x00A8	0x4EE90000  	20201
0x00AC	0x4EE90000  	20201
0x00B0	0x4EE90000  	20201
0x00B4	0x4EE90000  	20201
0x00B8	0x4EE90000  	20201
0x00BC	0x4EE90000  	20201
0x00C0	0x4EE90000  	20201
0x00C4	0x4EE90000  	20201
0x00C8	0x4EE90000  	20201
0x00CC	0x4EE90000  	20201
0x00D0	0x4EE90000  	20201
0x00D4	0x4EE90000  	20201
0x00D8	0x4EE90000  	20201
0x00DC	0x4EE90000  	20201
0x00E0	0x4EE90000  	20201
0x00E4	0x4EE90000  	20201
0x00E8	0x4EE90000  	20201
0x00EC	0x4EE90000  	20201
0x00F0	0x4EE90000  	20201
0x00F4	0x4EE90000  	20201
0x00F8	0x4EE90000  	20201
0x00FC	0x4EE90000  	20201
0x0100	0x4EE90000  	20201
0x0104	0x4EE90000  	20201
0x0108	0x4EE90000  	20201
0x010C	0x4EE90000  	20201
0x0110	0x4EE90000  	20201
0x0114	0x4EE90000  	20201
0x0118	0x4EE90000  	20201
0x011C	0x4EE90000  	20201
0x0120	0x4EE90000  	20201
0x0124	0x4EE90000  	20201
0x0128	0x48CD0000  	18637
0x012C	0x4EE90000  	20201
0x0130	0x49010000  	18689
0x0134	0x4EE90000  	20201
0x0138	0x4EE90000  	20201
0x013C	0x4EE90000  	20201
0x0140	0x4EE90000  	20201
0x0144	0x4EE90000  	20201
0x0148	0x4EE90000  	20201
0x014C	0x4EE90000  	20201
0x0150	0x4EE90000  	20201
0x0154	0x4EE90000  	20201
0x0158	0x4EE90000  	20201
0x015C	0x4EE90000  	20201
0x0160	0x4EE90000  	20201
0x0164	0x4EE90000  	20201
0x0168	0x4EE90000  	20201
0x016C	0x4EE90000  	20201
0x0170	0x4EE90000  	20201
0x0174	0x4EE90000  	20201
0x0178	0x4EE90000  	20201
0x017C	0x4EE90000  	20201
0x0180	0x4EE90000  	20201
0x0184	0x4EE90000  	20201
0x0188	0x4EE90000  	20201
0x018C	0x4EE90000  	20201
0x0190	0x4EE90000  	20201
0x0194	0x4EE90000  	20201
; end of ____SysVT
_main:
;HEXIWEAR_NFC_Click.c, 628 :: 		void main()
0x4E88	0xB082    SUB	SP, SP, #8
0x4E8A	0xF7FFFD59  BL	18752
0x4E8E	0xF7FFFD4B  BL	18728
0x4E92	0xF005FFAD  BL	44528
0x4E96	0xF000F82B  BL	20208
0x4E9A	0xF005FF69  BL	44400
;HEXIWEAR_NFC_Click.c, 632 :: 		if( system_init() )
0x4E9E	0xF7FFFACF  BL	_system_init+0
0x4EA2	0xB100    CBZ	R0, L_main86
;HEXIWEAR_NFC_Click.c, 633 :: 		while( 1 );
L_main87:
0x4EA4	0xE7FE    B	L_main87
L_main86:
;HEXIWEAR_NFC_Click.c, 636 :: 		OLED_DrawBox(0, 80, 96, 15, 0);
0x4EA6	0x2000    MOVS	R0, #0
0x4EA8	0xB401    PUSH	(R0)
0x4EAA	0x230F    MOVS	R3, #15
0x4EAC	0x2260    MOVS	R2, #96
0x4EAE	0x2150    MOVS	R1, #80
0x4EB0	0x2000    MOVS	R0, #0
0x4EB2	0xF7FEFE85  BL	_OLED_DrawBox+0
0x4EB6	0xB001    ADD	SP, SP, #4
;HEXIWEAR_NFC_Click.c, 637 :: 		OLED_WriteText("Wait for device", 4, 80);
0x4EB8	0x4809    LDR	R0, [PC, #36]
0x4EBA	0x2250    MOVS	R2, #80
0x4EBC	0x2104    MOVS	R1, #4
0x4EBE	0xF7FDFF41  BL	_OLED_WriteText+0
;HEXIWEAR_NFC_Click.c, 639 :: 		while( 1 )
L_main89:
;HEXIWEAR_NFC_Click.c, 642 :: 		if( incoming_flag )
0x4EC2	0x4808    LDR	R0, [PC, #32]
0x4EC4	0x7800    LDRB	R0, [R0, #0]
0x4EC6	0xB140    CBZ	R0, L_main91
;HEXIWEAR_NFC_Click.c, 645 :: 		nfc_wait_for_discovery_notification( &r_interface );
0x4EC8	0xA801    ADD	R0, SP, #4
0x4ECA	0xF7FFFB95  BL	_nfc_wait_for_discovery_notification+0
;HEXIWEAR_NFC_Click.c, 646 :: 		process_radio( &r_interface );
0x4ECE	0xA801    ADD	R0, SP, #4
0x4ED0	0xF7FFFBEC  BL	_process_radio+0
;HEXIWEAR_NFC_Click.c, 647 :: 		incoming_flag = false;
0x4ED4	0x2100    MOVS	R1, #0
0x4ED6	0x4803    LDR	R0, [PC, #12]
0x4ED8	0x7001    STRB	R1, [R0, #0]
;HEXIWEAR_NFC_Click.c, 648 :: 		}
L_main91:
;HEXIWEAR_NFC_Click.c, 650 :: 		}
0x4EDA	0xE7F2    B	L_main89
;HEXIWEAR_NFC_Click.c, 651 :: 		}
L_end_main:
L__main_end_loop:
0x4EDC	0xE7FE    B	L__main_end_loop
0x4EDE	0xBF00    NOP
0x4EE0	0x008D2000  	?lstr41_HEXIWEAR_NFC_Click+0
0x4EE4	0x02672000  	_incoming_flag+0
; end of _main
___CC2DW:
;__Lib_System.c, 273 :: 		void __CC2DW() {
0x442C	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 275 :: 		L_loopDW:
L_loopDW:
;__Lib_System.c, 276 :: 		LDRB.W       R9, [R12], #1
0x442E	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System.c, 277 :: 		STRB.W       R9, [R11], #1
0x4432	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System.c, 278 :: 		CMP.W        R11, R10
0x4436	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System.c, 279 :: 		BNE L_loopDW
0x443A	0xD1F8    BNE	L_loopDW
;__Lib_System.c, 281 :: 		}
L_end___CC2DW:
0x443C	0xB001    ADD	SP, SP, #4
0x443E	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System.c, 315 :: 		void __FillZeros(){
0x4890	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 317 :: 		MOV.W R9, #0
0x4892	0xF04F0900  MOV	R9, #0
;__Lib_System.c, 318 :: 		MOV.W R12, #0
0x4896	0xF04F0C00  MOV	R12, #0
;__Lib_System.c, 319 :: 		CMP.W   SP, R10
0x489A	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System.c, 320 :: 		BGT  L_loopFZs
0x489E	0xDC04    BGT	L_loopFZs
;__Lib_System.c, 321 :: 		CMP.W   SP, R11
0x48A0	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System.c, 322 :: 		BLT  L_loopFZs
0x48A4	0xDB01    BLT	L_loopFZs
;__Lib_System.c, 323 :: 		MOV R12, R10
0x48A6	0x46D4    MOV	R12, R10
;__Lib_System.c, 324 :: 		MOV R10, SP
0x48A8	0x46EA    MOV	R10, SP
;__Lib_System.c, 325 :: 		L_loopFZs:
L_loopFZs:
;__Lib_System.c, 326 :: 		STR.W       R9, [R11], #4
0x48AA	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System.c, 327 :: 		CMP.W        R11, R10
0x48AE	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System.c, 328 :: 		BNE L_loopFZs
0x48B2	0xD1FA    BNE	L_loopFZs
;__Lib_System.c, 329 :: 		CMP.W   R12, R10
0x48B4	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System.c, 330 :: 		BLE   L_norep
0x48B8	0xDD05    BLE	L_norep
;__Lib_System.c, 331 :: 		MOV   R10, R12
0x48BA	0x46E2    MOV	R10, R12
;__Lib_System.c, 332 :: 		LDR   R11, [R9]
0x48BC	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System.c, 333 :: 		ADD   R11, R11,#4
0x48C0	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System.c, 334 :: 		B  L_loopFZs
0x48C4	0xE7F1    B	L_loopFZs
;__Lib_System.c, 335 :: 		L_norep:
L_norep:
;__Lib_System.c, 337 :: 		}
L_end___FillZeros:
0x48C6	0xB001    ADD	SP, SP, #4
0x48C8	0x4770    BX	LR
; end of ___FillZeros
_system_init:
;HEXIWEAR_NFC_Click.c, 426 :: 		int system_init()
0x4440	0xB082    SUB	SP, SP, #8
0x4442	0xF8CDE000  STR	LR, [SP, #0]
;HEXIWEAR_NFC_Click.c, 428 :: 		uint8_t mode = 0;
0x4446	0x2000    MOVS	R0, #0
0x4448	0xF88D0004  STRB	R0, [SP, #4]
;HEXIWEAR_NFC_Click.c, 430 :: 		OLED_Init();
0x444C	0xF7FFFCAA  BL	_OLED_Init+0
;HEXIWEAR_NFC_Click.c, 431 :: 		OLED_DrawImage(NFC_bmp, 0, 0);
0x4450	0x4859    LDR	R0, [PC, #356]
0x4452	0x2200    MOVS	R2, #0
0x4454	0x2100    MOVS	R1, #0
0x4456	0xF7FFFC43  BL	_OLED_DrawImage+0
;HEXIWEAR_NFC_Click.c, 433 :: 		GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_11);
0x445A	0xF44F6100  MOV	R1, #2048
0x445E	0x4857    LDR	R0, [PC, #348]
0x4460	0xF7FEFCD0  BL	_GPIO_Digital_Output+0
;HEXIWEAR_NFC_Click.c, 435 :: 		GPIO_Digital_Output(&PTA_PDOR, _GPIO_PINMASK_11);
0x4464	0xF44F6100  MOV	R1, #2048
0x4468	0x4855    LDR	R0, [PC, #340]
0x446A	0xF7FEFCCB  BL	_GPIO_Digital_Output+0
;HEXIWEAR_NFC_Click.c, 440 :: 		Delay_ms( 100 );
0x446E	0xF64007FE  MOVW	R7, #2302
0x4472	0xF2C0073D  MOVT	R7, #61
0x4476	0xBF00    NOP
0x4478	0xBF00    NOP
L_system_init61:
0x447A	0x1E7F    SUBS	R7, R7, #1
0x447C	0xD1FD    BNE	L_system_init61
0x447E	0xBF00    NOP
0x4480	0xBF00    NOP
0x4482	0xBF00    NOP
;HEXIWEAR_NFC_Click.c, 444 :: 		OLED_SetFont(guiFont_Tahoma_8_Regular, 0xffff, 0);
0x4484	0x484F    LDR	R0, [PC, #316]
0x4486	0x2200    MOVS	R2, #0
0x4488	0xF64F71FF  MOVW	R1, #65535
0x448C	0xF7FEFC84  BL	_OLED_SetFont+0
;HEXIWEAR_NFC_Click.c, 445 :: 		OLED_DrawBox(0, 80, 96, 15, 0);
0x4490	0x2000    MOVS	R0, #0
0x4492	0xB401    PUSH	(R0)
0x4494	0x230F    MOVS	R3, #15
0x4496	0x2260    MOVS	R2, #96
0x4498	0x2150    MOVS	R1, #80
0x449A	0x2000    MOVS	R0, #0
0x449C	0xF7FFFB90  BL	_OLED_DrawBox+0
0x44A0	0xB001    ADD	SP, SP, #4
;HEXIWEAR_NFC_Click.c, 446 :: 		OLED_WriteText("Start Test Loop", 4, 80);
0x44A2	0x4849    LDR	R0, [PC, #292]
0x44A4	0x2250    MOVS	R2, #80
0x44A6	0x2104    MOVS	R1, #4
0x44A8	0xF7FEFC4C  BL	_OLED_WriteText+0
;HEXIWEAR_NFC_Click.c, 448 :: 		I2C0_Init_Advanced( 100000, &_GPIO_Module_I2C0_PD8_9 );
0x44AC	0x4947    LDR	R1, [PC, #284]
0x44AE	0x4848    LDR	R0, [PC, #288]
0x44B0	0xF7FFFB78  BL	_I2C0_Init_Advanced+0
;HEXIWEAR_NFC_Click.c, 450 :: 		Delay_ms( 100 );
0x44B4	0xF64007FE  MOVW	R7, #2302
0x44B8	0xF2C0073D  MOVT	R7, #61
0x44BC	0xBF00    NOP
0x44BE	0xBF00    NOP
L_system_init63:
0x44C0	0x1E7F    SUBS	R7, R7, #1
0x44C2	0xD1FD    BNE	L_system_init63
0x44C4	0xBF00    NOP
0x44C6	0xBF00    NOP
0x44C8	0xBF00    NOP
;HEXIWEAR_NFC_Click.c, 458 :: 		init_ExtPinInt();
0x44CA	0xF7FFF9D5  BL	_init_ExtPinInt+0
;HEXIWEAR_NFC_Click.c, 459 :: 		init_timer2();
0x44CE	0xF7FFF9A9  BL	_init_timer2+0
;HEXIWEAR_NFC_Click.c, 460 :: 		EnableInterrupts();
0x44D2	0xF7FFF89B  BL	_EnableInterrupts+0
;HEXIWEAR_NFC_Click.c, 471 :: 		( void * )ndef_push_cb );
0x44D6	0x483F    LDR	R0, [PC, #252]
0x44D8	0x4602    MOV	R2, R0
;HEXIWEAR_NFC_Click.c, 470 :: 		p2p_ndef_set_record( ( uint8_t * )NDEF_RECORD, sizeof( NDEF_RECORD ),
0x44DA	0x210B    MOVS	R1, #11
0x44DC	0x483E    LDR	R0, [PC, #248]
;HEXIWEAR_NFC_Click.c, 471 :: 		( void * )ndef_push_cb );
0x44DE	0xF7FFF8A5  BL	_p2p_ndef_set_record+0
;HEXIWEAR_NFC_Click.c, 474 :: 		p2p_ndef_register_pull_callback( ( void * )ndef_pull_cb );
0x44E2	0x483E    LDR	R0, [PC, #248]
0x44E4	0xF7FFF89A  BL	_p2p_ndef_register_pull_callback+0
;HEXIWEAR_NFC_Click.c, 479 :: 		rw_ndef_register_pull_callback( ( void * )ndef_pull_cb );
0x44E8	0x483C    LDR	R0, [PC, #240]
0x44EA	0xF7FFFF6F  BL	_rw_ndef_register_pull_callback+0
;HEXIWEAR_NFC_Click.c, 486 :: 		mode |= NFC_MODE_P2P;
0x44EE	0xF89D0004  LDRB	R0, [SP, #4]
0x44F2	0xF0400002  ORR	R0, R0, #2
0x44F6	0xB2C0    UXTB	R0, R0
;HEXIWEAR_NFC_Click.c, 489 :: 		mode |= NFC_MODE_RW;
0x44F8	0xF0400004  ORR	R0, R0, #4
0x44FC	0xF88D0004  STRB	R0, [SP, #4]
;HEXIWEAR_NFC_Click.c, 493 :: 		if( nfc_init( NFC_I2C_SLAVE ) )
0x4500	0x2028    MOVS	R0, #40
0x4502	0xF7FFFE3D  BL	_nfc_init+0
0x4506	0xB188    CBZ	R0, L_system_init65
;HEXIWEAR_NFC_Click.c, 496 :: 		OLED_DrawBox(0, 80, 96, 15, 0);
0x4508	0x2000    MOVS	R0, #0
0x450A	0xB401    PUSH	(R0)
0x450C	0x230F    MOVS	R3, #15
0x450E	0x2260    MOVS	R2, #96
0x4510	0x2150    MOVS	R1, #80
0x4512	0x2000    MOVS	R0, #0
0x4514	0xF7FFFB54  BL	_OLED_DrawBox+0
0x4518	0xB001    ADD	SP, SP, #4
;HEXIWEAR_NFC_Click.c, 497 :: 		OLED_WriteText("Error!", 4, 80);
0x451A	0x4831    LDR	R0, [PC, #196]
0x451C	0x2250    MOVS	R2, #80
0x451E	0x2104    MOVS	R1, #4
0x4520	0xF7FEFC10  BL	_OLED_WriteText+0
;HEXIWEAR_NFC_Click.c, 498 :: 		return -1;
0x4524	0xF64F70FF  MOVW	R0, #65535
0x4528	0xB200    SXTH	R0, R0
0x452A	0xE040    B	L_end_system_init
;HEXIWEAR_NFC_Click.c, 499 :: 		}
L_system_init65:
;HEXIWEAR_NFC_Click.c, 500 :: 		else if( nfc_configure( mode ) )
0x452C	0xF89D0004  LDRB	R0, [SP, #4]
0x4530	0xF7FFF9C4  BL	_nfc_configure+0
0x4534	0xB188    CBZ	R0, L_system_init67
;HEXIWEAR_NFC_Click.c, 503 :: 		OLED_DrawBox(0, 80, 96, 15, 0);
0x4536	0x2000    MOVS	R0, #0
0x4538	0xB401    PUSH	(R0)
0x453A	0x230F    MOVS	R3, #15
0x453C	0x2260    MOVS	R2, #96
0x453E	0x2150    MOVS	R1, #80
0x4540	0x2000    MOVS	R0, #0
0x4542	0xF7FFFB3D  BL	_OLED_DrawBox+0
0x4546	0xB001    ADD	SP, SP, #4
;HEXIWEAR_NFC_Click.c, 504 :: 		OLED_WriteText("Error!", 4, 80);
0x4548	0x4826    LDR	R0, [PC, #152]
0x454A	0x2250    MOVS	R2, #80
0x454C	0x2104    MOVS	R1, #4
0x454E	0xF7FEFBF9  BL	_OLED_WriteText+0
;HEXIWEAR_NFC_Click.c, 505 :: 		return -1;
0x4552	0xF64F70FF  MOVW	R0, #65535
0x4556	0xB200    SXTH	R0, R0
0x4558	0xE029    B	L_end_system_init
;HEXIWEAR_NFC_Click.c, 506 :: 		}
L_system_init67:
;HEXIWEAR_NFC_Click.c, 507 :: 		else if( nfc_start_discovery( discovery_technologies, sizeof( discovery_technologies ) ) ) {
0x455A	0x2108    MOVS	R1, #8
0x455C	0x4822    LDR	R0, [PC, #136]
0x455E	0xF7FFFD8D  BL	_nfc_start_discovery+0
0x4562	0xB188    CBZ	R0, L_system_init69
;HEXIWEAR_NFC_Click.c, 509 :: 		OLED_DrawBox(0, 80, 96, 15, 0);
0x4564	0x2000    MOVS	R0, #0
0x4566	0xB401    PUSH	(R0)
0x4568	0x230F    MOVS	R3, #15
0x456A	0x2260    MOVS	R2, #96
0x456C	0x2150    MOVS	R1, #80
0x456E	0x2000    MOVS	R0, #0
0x4570	0xF7FFFB26  BL	_OLED_DrawBox+0
0x4574	0xB001    ADD	SP, SP, #4
;HEXIWEAR_NFC_Click.c, 510 :: 		OLED_WriteText("Error!", 4, 80);
0x4576	0x481D    LDR	R0, [PC, #116]
0x4578	0x2250    MOVS	R2, #80
0x457A	0x2104    MOVS	R1, #4
0x457C	0xF7FEFBE2  BL	_OLED_WriteText+0
;HEXIWEAR_NFC_Click.c, 511 :: 		return -1;
0x4580	0xF64F70FF  MOVW	R0, #65535
0x4584	0xB200    SXTH	R0, R0
0x4586	0xE012    B	L_end_system_init
;HEXIWEAR_NFC_Click.c, 512 :: 		}
L_system_init69:
;HEXIWEAR_NFC_Click.c, 515 :: 		OLED_DrawBox(0, 80, 96, 15, 0);
0x4588	0x2000    MOVS	R0, #0
0x458A	0xB401    PUSH	(R0)
0x458C	0x230F    MOVS	R3, #15
0x458E	0x2260    MOVS	R2, #96
0x4590	0x2150    MOVS	R1, #80
0x4592	0x2000    MOVS	R0, #0
0x4594	0xF7FFFB14  BL	_OLED_DrawBox+0
0x4598	0xB001    ADD	SP, SP, #4
;HEXIWEAR_NFC_Click.c, 516 :: 		OLED_WriteText("Success!", 4, 80);
0x459A	0x4815    LDR	R0, [PC, #84]
0x459C	0x2250    MOVS	R2, #80
0x459E	0x2104    MOVS	R1, #4
0x45A0	0xF7FEFBD0  BL	_OLED_WriteText+0
;HEXIWEAR_NFC_Click.c, 517 :: 		incoming_flag = false;
0x45A4	0x2100    MOVS	R1, #0
0x45A6	0x4813    LDR	R0, [PC, #76]
0x45A8	0x7001    STRB	R1, [R0, #0]
;HEXIWEAR_NFC_Click.c, 518 :: 		return 0;
0x45AA	0x2000    MOVS	R0, #0
0x45AC	0xB200    SXTH	R0, R0
;HEXIWEAR_NFC_Click.c, 519 :: 		}
L_end_system_init:
0x45AE	0xF8DDE000  LDR	LR, [SP, #0]
0x45B2	0xB002    ADD	SP, SP, #8
0x45B4	0x4770    BX	LR
0x45B6	0xBF00    NOP
0x45B8	0x4F040000  	_NFC_bmp+0
0x45BC	0xF040400F  	PTB_PDOR+0
0x45C0	0xF000400F  	PTA_PDOR+0
0x45C4	0x970A0000  	_guiFont_Tahoma_8_Regular+0
0x45C8	0x005F2000  	?lstr30_HEXIWEAR_NFC_Click+0
0x45CC	0xAB4C0000  	__GPIO_Module_I2C0_PD8_9+0
0x45D0	0x86A00001  	#100000
0x45D4	0x03F90000  	_ndef_push_cb+0
0x45D8	0xAD180000  	_NDEF_RECORD+0
0x45DC	0x36C90000  	_ndef_pull_cb+0
0x45E0	0x006F2000  	?lstr31_HEXIWEAR_NFC_Click+0
0x45E4	0x00762000  	?lstr32_HEXIWEAR_NFC_Click+0
0x45E8	0x00472000  	_discovery_technologies+0
0x45EC	0x007D2000  	?lstr33_HEXIWEAR_NFC_Click+0
0x45F0	0x00842000  	?lstr34_HEXIWEAR_NFC_Click+0
0x45F4	0x02672000  	_incoming_flag+0
; end of _system_init
_EnableInterrupts:
;__Lib_System.c, 352 :: 		unsigned long EnableInterrupts() {
0x360C	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 355 :: 		result = CPU_REG_GET(CPU_PRIMASK);
0x360E	0xF3EF8C10  MRS	R12, #16
0x3612	0x4660    MOV	R0, R12
; result start address is: 0 (R0)
;__Lib_System.c, 356 :: 		asm CPSIE I;
0x3614	0xB662    CPSIE	i
;__Lib_System.c, 358 :: 		return result;
; result end address is: 0 (R0)
;__Lib_System.c, 359 :: 		}
L_end_EnableInterrupts:
0x3616	0xB001    ADD	SP, SP, #4
0x3618	0x4770    BX	LR
; end of _EnableInterrupts
_ndef_push_cb:
;HEXIWEAR_NFC_Click.c, 277 :: 		void ndef_push_cb( uint8_t *p_ndef_record, uint16_t ndef_record_size )
0x03F8	0xB081    SUB	SP, SP, #4
;HEXIWEAR_NFC_Click.c, 280 :: 		}
L_end_ndef_push_cb:
0x03FA	0xB001    ADD	SP, SP, #4
0x03FC	0x4770    BX	LR
; end of _ndef_push_cb
_ndef_pull_cb:
;HEXIWEAR_NFC_Click.c, 160 :: 		void ndef_pull_cb( uint8_t *p_ndef_record, uint16_t ndef_record_size )
; p_ndef_record start address is: 0 (R0)
0x36C8	0xB097    SUB	SP, SP, #92
0x36CA	0xF8CDE000  STR	LR, [SP, #0]
; p_ndef_record end address is: 0 (R0)
; p_ndef_record start address is: 0 (R0)
;HEXIWEAR_NFC_Click.c, 167 :: 		if( p_ndef_record[0] == 0xD1 )
0x36CE	0x7802    LDRB	R2, [R0, #0]
0x36D0	0x2AD1    CMP	R2, #209
0x36D2	0xF0408097  BNE	L_ndef_pull_cb17
;HEXIWEAR_NFC_Click.c, 169 :: 		switch( p_ndef_record[3] )
0x36D6	0x1CC2    ADDS	R2, R0, #3
0x36D8	0x9216    STR	R2, [SP, #88]
0x36DA	0xE089    B	L_ndef_pull_cb18
;HEXIWEAR_NFC_Click.c, 171 :: 		case 'T':
L_ndef_pull_cb20:
;HEXIWEAR_NFC_Click.c, 172 :: 		p_ndef_record[7 + p_ndef_record[2]] = '\0';
0x36DC	0x1C82    ADDS	R2, R0, #2
0x36DE	0x7812    LDRB	R2, [R2, #0]
0x36E0	0x1DD2    ADDS	R2, R2, #7
0x36E2	0xB212    SXTH	R2, R2
0x36E4	0x1883    ADDS	R3, R0, R2
0x36E6	0x2200    MOVS	R2, #0
0x36E8	0x701A    STRB	R2, [R3, #0]
;HEXIWEAR_NFC_Click.c, 177 :: 		&p_ndef_record[7] );
0x36EA	0x1DC6    ADDS	R6, R0, #7
;HEXIWEAR_NFC_Click.c, 176 :: 		p_ndef_record[6],
0x36EC	0x1D82    ADDS	R2, R0, #6
0x36EE	0x7812    LDRB	R2, [R2, #0]
0x36F0	0xB2D5    UXTB	R5, R2
;HEXIWEAR_NFC_Click.c, 175 :: 		p_ndef_record[5],
0x36F2	0x1D42    ADDS	R2, R0, #5
0x36F4	0x7812    LDRB	R2, [R2, #0]
0x36F6	0xB2D4    UXTB	R4, R2
;HEXIWEAR_NFC_Click.c, 174 :: 		"   Text record (language = %c%c): %s\n",
0x36F8	0x4B44    LDR	R3, [PC, #272]
;HEXIWEAR_NFC_Click.c, 173 :: 		sprinti( tmp_txt,
0x36FA	0xAA02    ADD	R2, SP, #8
;HEXIWEAR_NFC_Click.c, 177 :: 		&p_ndef_record[7] );
0x36FC	0x9001    STR	R0, [SP, #4]
0x36FE	0xB440    PUSH	(R6)
;HEXIWEAR_NFC_Click.c, 176 :: 		p_ndef_record[6],
0x3700	0xB420    PUSH	(R5)
;HEXIWEAR_NFC_Click.c, 175 :: 		p_ndef_record[5],
0x3702	0xB410    PUSH	(R4)
;HEXIWEAR_NFC_Click.c, 174 :: 		"   Text record (language = %c%c): %s\n",
0x3704	0xB408    PUSH	(R3)
;HEXIWEAR_NFC_Click.c, 173 :: 		sprinti( tmp_txt,
0x3706	0xB404    PUSH	(R2)
;HEXIWEAR_NFC_Click.c, 177 :: 		&p_ndef_record[7] );
0x3708	0xF7FFFAF0  BL	_sprinti+0
0x370C	0xB005    ADD	SP, SP, #20
;HEXIWEAR_NFC_Click.c, 180 :: 		OLED_SetFont(guiFont_Tahoma_8_Regular, 0x7BCF, 0);
0x370E	0x4A40    LDR	R2, [PC, #256]
0x3710	0xF64731CF  MOVW	R1, #31695
0x3714	0x4610    MOV	R0, R2
0x3716	0x2200    MOVS	R2, #0
0x3718	0xF7FFFB3E  BL	_OLED_SetFont+0
;HEXIWEAR_NFC_Click.c, 181 :: 		OLED_WriteText("Text record:", 4, 55);
0x371C	0x4A3D    LDR	R2, [PC, #244]
0x371E	0x2104    MOVS	R1, #4
0x3720	0x4610    MOV	R0, R2
0x3722	0x2237    MOVS	R2, #55
0x3724	0xF7FFFB0E  BL	_OLED_WriteText+0
;HEXIWEAR_NFC_Click.c, 182 :: 		OLED_SetFont(guiFont_Tahoma_8_Regular, 0xffff, 0);
0x3728	0x4A39    LDR	R2, [PC, #228]
0x372A	0xF64F71FF  MOVW	R1, #65535
0x372E	0x4610    MOV	R0, R2
0x3730	0x2200    MOVS	R2, #0
0x3732	0xF7FFFB31  BL	_OLED_SetFont+0
0x3736	0x9801    LDR	R0, [SP, #4]
;HEXIWEAR_NFC_Click.c, 183 :: 		OLED_WriteText(&p_ndef_record[7], 4, 70);
0x3738	0x1DC2    ADDS	R2, R0, #7
; p_ndef_record end address is: 0 (R0)
0x373A	0x2104    MOVS	R1, #4
0x373C	0x4610    MOV	R0, R2
0x373E	0x2246    MOVS	R2, #70
0x3740	0xF7FFFB00  BL	_OLED_WriteText+0
;HEXIWEAR_NFC_Click.c, 185 :: 		break;
0x3744	0xE05D    B	L_ndef_pull_cb19
;HEXIWEAR_NFC_Click.c, 187 :: 		case 'U':
L_ndef_pull_cb21:
;HEXIWEAR_NFC_Click.c, 189 :: 		NDEF_PRINT_URI_CODE( p_ndef_record[4] )
; p_ndef_record start address is: 0 (R0)
0x3746	0x1D03    ADDS	R3, R0, #4
0x3748	0xE006    B	L_ndef_pull_cb22
L_ndef_pull_cb24:
0x374A	0xE018    B	L_ndef_pull_cb23
L_ndef_pull_cb25:
0x374C	0xE017    B	L_ndef_pull_cb23
L_ndef_pull_cb26:
0x374E	0xE016    B	L_ndef_pull_cb23
L_ndef_pull_cb27:
0x3750	0xE015    B	L_ndef_pull_cb23
L_ndef_pull_cb28:
0x3752	0xE014    B	L_ndef_pull_cb23
L_ndef_pull_cb29:
0x3754	0xE013    B	L_ndef_pull_cb23
L_ndef_pull_cb30:
0x3756	0xE012    B	L_ndef_pull_cb23
L_ndef_pull_cb22:
0x3758	0x781A    LDRB	R2, [R3, #0]
0x375A	0x2A01    CMP	R2, #1
0x375C	0xD0F5    BEQ	L_ndef_pull_cb24
0x375E	0x781A    LDRB	R2, [R3, #0]
0x3760	0x2A02    CMP	R2, #2
0x3762	0xD0F3    BEQ	L_ndef_pull_cb25
0x3764	0x781A    LDRB	R2, [R3, #0]
0x3766	0x2A03    CMP	R2, #3
0x3768	0xD0F1    BEQ	L_ndef_pull_cb26
0x376A	0x781A    LDRB	R2, [R3, #0]
0x376C	0x2A04    CMP	R2, #4
0x376E	0xD0EF    BEQ	L_ndef_pull_cb27
0x3770	0x781A    LDRB	R2, [R3, #0]
0x3772	0x2A05    CMP	R2, #5
0x3774	0xD0ED    BEQ	L_ndef_pull_cb28
0x3776	0x781A    LDRB	R2, [R3, #0]
0x3778	0x2A06    CMP	R2, #6
0x377A	0xD0EB    BEQ	L_ndef_pull_cb29
0x377C	0xE7EB    B	L_ndef_pull_cb30
L_ndef_pull_cb23:
;HEXIWEAR_NFC_Click.c, 190 :: 		p_ndef_record[4 + p_ndef_record[2]] = '\0';
0x377E	0x1C82    ADDS	R2, R0, #2
0x3780	0x7812    LDRB	R2, [R2, #0]
0x3782	0x1D12    ADDS	R2, R2, #4
0x3784	0xB212    SXTH	R2, R2
0x3786	0x1883    ADDS	R3, R0, R2
0x3788	0x2200    MOVS	R2, #0
0x378A	0x701A    STRB	R2, [R3, #0]
;HEXIWEAR_NFC_Click.c, 191 :: 		sprinti( tmp_txt, "%s\n", &p_ndef_record[5] );
0x378C	0x1D44    ADDS	R4, R0, #5
; p_ndef_record end address is: 0 (R0)
0x378E	0x4B22    LDR	R3, [PC, #136]
0x3790	0xAA02    ADD	R2, SP, #8
0x3792	0xB410    PUSH	(R4)
0x3794	0xB408    PUSH	(R3)
0x3796	0xB404    PUSH	(R2)
0x3798	0xF7FFFAA8  BL	_sprinti+0
0x379C	0xB003    ADD	SP, SP, #12
;HEXIWEAR_NFC_Click.c, 194 :: 		OLED_SetFont(guiFont_Tahoma_8_Regular, 0x7BCF, 0);
0x379E	0x4A1C    LDR	R2, [PC, #112]
0x37A0	0xF64731CF  MOVW	R1, #31695
0x37A4	0x4610    MOV	R0, R2
0x37A6	0x2200    MOVS	R2, #0
0x37A8	0xF7FFFAF6  BL	_OLED_SetFont+0
;HEXIWEAR_NFC_Click.c, 195 :: 		OLED_WriteText("URI record:", 4, 55);
0x37AC	0x4A1B    LDR	R2, [PC, #108]
0x37AE	0x2104    MOVS	R1, #4
0x37B0	0x4610    MOV	R0, R2
0x37B2	0x2237    MOVS	R2, #55
0x37B4	0xF7FFFAC6  BL	_OLED_WriteText+0
;HEXIWEAR_NFC_Click.c, 196 :: 		OLED_SetFont(guiFont_Tahoma_8_Regular, 0xffff, 0);
0x37B8	0x4A15    LDR	R2, [PC, #84]
0x37BA	0xF64F71FF  MOVW	R1, #65535
0x37BE	0x4610    MOV	R0, R2
0x37C0	0x2200    MOVS	R2, #0
0x37C2	0xF7FFFAE9  BL	_OLED_SetFont+0
;HEXIWEAR_NFC_Click.c, 197 :: 		OLED_WriteText(tmp_txt, 4, 70);
0x37C6	0xAA02    ADD	R2, SP, #8
0x37C8	0x2104    MOVS	R1, #4
0x37CA	0x4610    MOV	R0, R2
0x37CC	0x2246    MOVS	R2, #70
0x37CE	0xF7FFFAB9  BL	_OLED_WriteText+0
;HEXIWEAR_NFC_Click.c, 199 :: 		break;
0x37D2	0xE016    B	L_ndef_pull_cb19
;HEXIWEAR_NFC_Click.c, 201 :: 		default:
L_ndef_pull_cb31:
;HEXIWEAR_NFC_Click.c, 202 :: 		OLED_SetFont(guiFont_Tahoma_8_Regular, 0x7BCF, 0);
0x37D4	0x4A0E    LDR	R2, [PC, #56]
0x37D6	0xF64731CF  MOVW	R1, #31695
0x37DA	0x4610    MOV	R0, R2
0x37DC	0x2200    MOVS	R2, #0
0x37DE	0xF7FFFADB  BL	_OLED_SetFont+0
;HEXIWEAR_NFC_Click.c, 203 :: 		OLED_WriteText("Unsupported", 4, 55);
0x37E2	0x4A0F    LDR	R2, [PC, #60]
0x37E4	0x2104    MOVS	R1, #4
0x37E6	0x4610    MOV	R0, R2
0x37E8	0x2237    MOVS	R2, #55
0x37EA	0xF7FFFAAB  BL	_OLED_WriteText+0
;HEXIWEAR_NFC_Click.c, 205 :: 		break;
0x37EE	0xE008    B	L_ndef_pull_cb19
;HEXIWEAR_NFC_Click.c, 206 :: 		}
L_ndef_pull_cb18:
; p_ndef_record start address is: 0 (R0)
0x37F0	0x9B16    LDR	R3, [SP, #88]
0x37F2	0x781A    LDRB	R2, [R3, #0]
0x37F4	0x2A54    CMP	R2, #84
0x37F6	0xF43FAF71  BEQ	L_ndef_pull_cb20
0x37FA	0x781A    LDRB	R2, [R3, #0]
0x37FC	0x2A55    CMP	R2, #85
0x37FE	0xD0A2    BEQ	L_ndef_pull_cb21
; p_ndef_record end address is: 0 (R0)
0x3800	0xE7E8    B	L_ndef_pull_cb31
L_ndef_pull_cb19:
;HEXIWEAR_NFC_Click.c, 207 :: 		}
0x3802	0xE7FF    B	L_ndef_pull_cb32
L_ndef_pull_cb17:
;HEXIWEAR_NFC_Click.c, 269 :: 		;
L_ndef_pull_cb32:
;HEXIWEAR_NFC_Click.c, 273 :: 		}
L_end_ndef_pull_cb:
0x3804	0xF8DDE000  LDR	LR, [SP, #0]
0x3808	0xB017    ADD	SP, SP, #92
0x380A	0x4770    BX	LR
0x380C	0xAC640000  	?lstr_14_HEXIWEAR_NFC_Click+0
0x3810	0x970A0000  	_guiFont_Tahoma_8_Regular+0
0x3814	0x00002000  	?lstr15_HEXIWEAR_NFC_Click+0
0x3818	0xAD640000  	?lstr_16_HEXIWEAR_NFC_Click+0
0x381C	0x000D2000  	?lstr17_HEXIWEAR_NFC_Click+0
0x3820	0x00192000  	?lstr18_HEXIWEAR_NFC_Click+0
; end of _ndef_pull_cb
_sprinti:
;__Lib_Sprinti.c, 727 :: 		sprinti(char  * wh, const code char * f,...)
0x2CEC	0xB083    SUB	SP, SP, #12
0x2CEE	0xF8CDE000  STR	LR, [SP, #0]
; wh start address is: 8 (R2)
0x2CF2	0x9A03    LDR	R2, [SP, #12]
0x2CF4	0x9804    LDR	R0, [SP, #16]
0x2CF6	0x9004    STR	R0, [SP, #16]
;__Lib_Sprinti.c, 732 :: 		va_start(ap, f);
0x2CF8	0xA902    ADD	R1, SP, #8
0x2CFA	0xA804    ADD	R0, SP, #16
0x2CFC	0x1D00    ADDS	R0, R0, #4
0x2CFE	0x6008    STR	R0, [R1, #0]
;__Lib_Sprinti.c, 733 :: 		cnt = _doprnti(wh, f, ap);
0x2D00	0x9201    STR	R2, [SP, #4]
0x2D02	0x4610    MOV	R0, R2
0x2D04	0x460A    MOV	R2, R1
0x2D06	0x9904    LDR	R1, [SP, #16]
0x2D08	0xF7FFFAC2  BL	__Lib_Sprinti__doprnti+0
0x2D0C	0x9A01    LDR	R2, [SP, #4]
; cnt start address is: 12 (R3)
0x2D0E	0xB203    SXTH	R3, R0
;__Lib_Sprinti.c, 734 :: 		*(wh + cnt) = 0;
0x2D10	0x1811    ADDS	R1, R2, R0
; wh end address is: 8 (R2)
0x2D12	0x2000    MOVS	R0, #0
0x2D14	0x7008    STRB	R0, [R1, #0]
;__Lib_Sprinti.c, 735 :: 		return cnt;
0x2D16	0xB218    SXTH	R0, R3
; cnt end address is: 12 (R3)
;__Lib_Sprinti.c, 736 :: 		}
L_end_sprinti:
0x2D18	0xF8DDE000  LDR	LR, [SP, #0]
0x2D1C	0xB003    ADD	SP, SP, #12
0x2D1E	0x4770    BX	LR
; end of _sprinti
__Lib_Sprinti__doprnti:
;__Lib_Sprinti.c, 186 :: 		static int _doprnti(char  * pb,  const code char * f, va_list ap)
; ap start address is: 8 (R2)
; f start address is: 4 (R1)
; pb start address is: 0 (R0)
0x2290	0xB087    SUB	SP, SP, #28
0x2292	0xF8CDE000  STR	LR, [SP, #0]
; ap end address is: 8 (R2)
; f end address is: 4 (R1)
; pb end address is: 0 (R0)
; pb start address is: 0 (R0)
; f start address is: 4 (R1)
; ap start address is: 8 (R2)
;__Lib_Sprinti.c, 192 :: 		int                ccnt = 0;
; ccnt start address is: 24 (R6)
0x2296	0xF2400600  MOVW	R6, #0
0x229A	0xB236    SXTH	R6, R6
; ap end address is: 8 (R2)
; pb end address is: 0 (R0)
; ccnt end address is: 24 (R6)
; f end address is: 4 (R1)
0x229C	0x4615    MOV	R5, R2
0x229E	0x4602    MOV	R2, R0
0x22A0	0x4608    MOV	R0, R1
;__Lib_Sprinti.c, 222 :: 		while(c = *f++) {
L___Lib_Sprinti__doprnti0:
; f start address is: 28 (R7)
; ap start address is: 20 (R5)
; ccnt start address is: 24 (R6)
; ap start address is: 20 (R5)
; ap end address is: 20 (R5)
; f start address is: 0 (R0)
; pb start address is: 8 (R2)
0x22A2	0x4604    MOV	R4, R0
0x22A4	0x1C47    ADDS	R7, R0, #1
; f end address is: 0 (R0)
; f start address is: 28 (R7)
; f end address is: 28 (R7)
0x22A6	0x7823    LDRB	R3, [R4, #0]
0x22A8	0xF88D3010  STRB	R3, [SP, #16]
0x22AC	0x2B00    CMP	R3, #0
0x22AE	0xF0008470  BEQ	L___Lib_Sprinti__doprnti1
; ap end address is: 20 (R5)
; f end address is: 28 (R7)
;__Lib_Sprinti.c, 223 :: 		if(c != '%') {
; f start address is: 28 (R7)
; ap start address is: 20 (R5)
0x22B2	0xF89D3010  LDRB	R3, [SP, #16]
0x22B6	0x2B25    CMP	R3, #37
0x22B8	0xD007    BEQ	L___Lib_Sprinti__doprnti2
;__Lib_Sprinti.c, 224 :: 		pputc(c);
0x22BA	0xF89D3010  LDRB	R3, [SP, #16]
0x22BE	0x7013    STRB	R3, [R2, #0]
0x22C0	0x1C52    ADDS	R2, R2, #1
0x22C2	0x1C76    ADDS	R6, R6, #1
0x22C4	0xB236    SXTH	R6, R6
;__Lib_Sprinti.c, 225 :: 		continue;
0x22C6	0x4638    MOV	R0, R7
0x22C8	0xE7EB    B	L___Lib_Sprinti__doprnti0
;__Lib_Sprinti.c, 226 :: 		}
L___Lib_Sprinti__doprnti2:
;__Lib_Sprinti.c, 227 :: 		width = 0;
; width start address is: 16 (R4)
0x22CA	0x2400    MOVS	R4, #0
0x22CC	0xB224    SXTH	R4, R4
;__Lib_Sprinti.c, 228 :: 		flag = 0;
; flag start address is: 0 (R0)
0x22CE	0x2000    MOVS	R0, #0
; f end address is: 28 (R7)
; flag end address is: 0 (R0)
;__Lib_Sprinti.c, 229 :: 		for(;;) {
L___Lib_Sprinti__doprnti3:
;__Lib_Sprinti.c, 230 :: 		switch(*f) {
; flag start address is: 0 (R0)
; width start address is: 16 (R4)
; width end address is: 16 (R4)
; f start address is: 28 (R7)
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
; ap start address is: 20 (R5)
; ap end address is: 20 (R5)
; ccnt start address is: 24 (R6)
; ccnt end address is: 24 (R6)
0x22D0	0xE01E    B	L___Lib_Sprinti__doprnti6
; width end address is: 16 (R4)
; ccnt end address is: 24 (R6)
; ap end address is: 20 (R5)
; pb end address is: 8 (R2)
;__Lib_Sprinti.c, 231 :: 		case '-':
L___Lib_Sprinti__doprnti8:
;__Lib_Sprinti.c, 232 :: 		flag |= LEFT;
; pb start address is: 8 (R2)
; ap start address is: 20 (R5)
; ccnt start address is: 24 (R6)
; width start address is: 16 (R4)
0x22D2	0xF0400008  ORR	R0, R0, #8
0x22D6	0xB280    UXTH	R0, R0
;__Lib_Sprinti.c, 233 :: 		f++;
0x22D8	0x1C7B    ADDS	R3, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
0x22DA	0x4619    MOV	R1, R3
;__Lib_Sprinti.c, 234 :: 		continue;
; f end address is: 4 (R1)
0x22DC	0x460F    MOV	R7, R1
0x22DE	0xE027    B	L___Lib_Sprinti__doprnti5
;__Lib_Sprinti.c, 236 :: 		case ' ':
L___Lib_Sprinti__doprnti9:
;__Lib_Sprinti.c, 237 :: 		flag |= SPCSIGN;
; f start address is: 28 (R7)
0x22E0	0xF0400001  ORR	R0, R0, #1
0x22E4	0xB280    UXTH	R0, R0
;__Lib_Sprinti.c, 238 :: 		f++;
0x22E6	0x1C79    ADDS	R1, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
;__Lib_Sprinti.c, 239 :: 		continue;
; f end address is: 4 (R1)
0x22E8	0x460F    MOV	R7, R1
0x22EA	0xE021    B	L___Lib_Sprinti__doprnti5
;__Lib_Sprinti.c, 241 :: 		case '+':
L___Lib_Sprinti__doprnti10:
;__Lib_Sprinti.c, 242 :: 		flag |= MANSIGN;
; f start address is: 28 (R7)
0x22EC	0xF0400002  ORR	R0, R0, #2
0x22F0	0xB280    UXTH	R0, R0
;__Lib_Sprinti.c, 243 :: 		f++;
0x22F2	0x1C79    ADDS	R1, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
;__Lib_Sprinti.c, 244 :: 		continue;
; f end address is: 4 (R1)
0x22F4	0x460F    MOV	R7, R1
0x22F6	0xE01B    B	L___Lib_Sprinti__doprnti5
;__Lib_Sprinti.c, 246 :: 		case '#':
L___Lib_Sprinti__doprnti11:
;__Lib_Sprinti.c, 247 :: 		flag |= ALTERN;
; f start address is: 28 (R7)
0x22F8	0xF4406000  ORR	R0, R0, #2048
0x22FC	0xB280    UXTH	R0, R0
;__Lib_Sprinti.c, 248 :: 		f++;
0x22FE	0x1C79    ADDS	R1, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
;__Lib_Sprinti.c, 249 :: 		continue;
; f end address is: 4 (R1)
0x2300	0x460F    MOV	R7, R1
0x2302	0xE015    B	L___Lib_Sprinti__doprnti5
;__Lib_Sprinti.c, 251 :: 		case '0':
L___Lib_Sprinti__doprnti12:
;__Lib_Sprinti.c, 252 :: 		flag |= FILL;
; f start address is: 28 (R7)
0x2304	0xF0400004  ORR	R0, R0, #4
0x2308	0xB280    UXTH	R0, R0
;__Lib_Sprinti.c, 253 :: 		f++;
0x230A	0x1C79    ADDS	R1, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
;__Lib_Sprinti.c, 254 :: 		continue;
; f end address is: 4 (R1)
0x230C	0x460F    MOV	R7, R1
0x230E	0xE00F    B	L___Lib_Sprinti__doprnti5
;__Lib_Sprinti.c, 255 :: 		}
L___Lib_Sprinti__doprnti6:
; f start address is: 28 (R7)
0x2310	0x783B    LDRB	R3, [R7, #0]
0x2312	0x2B2D    CMP	R3, #45
0x2314	0xD0DD    BEQ	L___Lib_Sprinti__doprnti8
0x2316	0x783B    LDRB	R3, [R7, #0]
0x2318	0x2B20    CMP	R3, #32
0x231A	0xD0E1    BEQ	L___Lib_Sprinti__doprnti9
0x231C	0x783B    LDRB	R3, [R7, #0]
0x231E	0x2B2B    CMP	R3, #43
0x2320	0xD0E4    BEQ	L___Lib_Sprinti__doprnti10
0x2322	0x783B    LDRB	R3, [R7, #0]
0x2324	0x2B23    CMP	R3, #35
0x2326	0xD0E7    BEQ	L___Lib_Sprinti__doprnti11
0x2328	0x783B    LDRB	R3, [R7, #0]
0x232A	0x2B30    CMP	R3, #48
0x232C	0xD0EA    BEQ	L___Lib_Sprinti__doprnti12
;__Lib_Sprinti.c, 256 :: 		break;
0x232E	0xE000    B	L___Lib_Sprinti__doprnti4
; f end address is: 28 (R7)
; flag end address is: 0 (R0)
;__Lib_Sprinti.c, 257 :: 		}
L___Lib_Sprinti__doprnti5:
; f start address is: 28 (R7)
; flag start address is: 0 (R0)
0x2330	0xE7CE    B	L___Lib_Sprinti__doprnti3
L___Lib_Sprinti__doprnti4:
;__Lib_Sprinti.c, 258 :: 		if(flag & MANSIGN)
0x2332	0xF0000302  AND	R3, R0, #2
0x2336	0xB29B    UXTH	R3, R3
0x2338	0xB133    CBZ	R3, L___Lib_Sprinti__doprnti164
;__Lib_Sprinti.c, 259 :: 		flag &= ~SPCSIGN;
0x233A	0xF64F73FE  MOVW	R3, #65534
0x233E	0x4018    ANDS	R0, R3
0x2340	0xB280    UXTH	R0, R0
; flag end address is: 0 (R0)
0x2342	0xFA1FF880  UXTH	R8, R0
0x2346	0xE001    B	L___Lib_Sprinti__doprnti13
L___Lib_Sprinti__doprnti164:
;__Lib_Sprinti.c, 258 :: 		if(flag & MANSIGN)
0x2348	0xFA1FF880  UXTH	R8, R0
;__Lib_Sprinti.c, 259 :: 		flag &= ~SPCSIGN;
L___Lib_Sprinti__doprnti13:
;__Lib_Sprinti.c, 260 :: 		if(flag & LEFT)
; flag start address is: 32 (R8)
0x234C	0xF0080308  AND	R3, R8, #8
0x2350	0xB29B    UXTH	R3, R3
0x2352	0xB133    CBZ	R3, L___Lib_Sprinti__doprnti165
;__Lib_Sprinti.c, 261 :: 		flag &= ~FILL;
0x2354	0xF64F73FB  MOVW	R3, #65531
0x2358	0xEA080803  AND	R8, R8, R3, LSL #0
0x235C	0xFA1FF888  UXTH	R8, R8
; flag end address is: 32 (R8)
0x2360	0xE7FF    B	L___Lib_Sprinti__doprnti14
L___Lib_Sprinti__doprnti165:
;__Lib_Sprinti.c, 260 :: 		if(flag & LEFT)
;__Lib_Sprinti.c, 261 :: 		flag &= ~FILL;
L___Lib_Sprinti__doprnti14:
;__Lib_Sprinti.c, 262 :: 		if(isdigit((unsigned)*f)) {
; flag start address is: 32 (R8)
0x2362	0x783B    LDRB	R3, [R7, #0]
0x2364	0xB2D8    UXTB	R0, R3
0x2366	0xF7FFFA41  BL	_isdigit+0
0x236A	0xB308    CBZ	R0, L___Lib_Sprinti__doprnti15
; width end address is: 16 (R4)
;__Lib_Sprinti.c, 263 :: 		width = 0;
; width start address is: 0 (R0)
0x236C	0x2000    MOVS	R0, #0
0x236E	0xB200    SXTH	R0, R0
; width end address is: 0 (R0)
; f end address is: 28 (R7)
0x2370	0x4639    MOV	R1, R7
;__Lib_Sprinti.c, 264 :: 		do
0x2372	0xE001    B	L___Lib_Sprinti__doprnti16
L___Lib_Sprinti__doprnti166:
;__Lib_Sprinti.c, 266 :: 		while(isdigit((unsigned)*f));
0x2374	0xB238    SXTH	R0, R7
0x2376	0x4649    MOV	R1, R9
;__Lib_Sprinti.c, 264 :: 		do
L___Lib_Sprinti__doprnti16:
;__Lib_Sprinti.c, 265 :: 		width = width*10 + *f++ - '0';
; width start address is: 28 (R7)
; f start address is: 36 (R9)
; width start address is: 0 (R0)
; flag start address is: 32 (R8)
; flag end address is: 32 (R8)
; ccnt start address is: 24 (R6)
; ccnt end address is: 24 (R6)
; ap start address is: 20 (R5)
; ap end address is: 20 (R5)
; pb start address is: 8 (R2)
; pb end address is: 8 (R2)
; f start address is: 4 (R1)
0x2378	0x230A    MOVS	R3, #10
0x237A	0xB21B    SXTH	R3, R3
0x237C	0xFB00F703  MUL	R7, R0, R3
0x2380	0xB23F    SXTH	R7, R7
; width end address is: 0 (R0)
0x2382	0x780B    LDRB	R3, [R1, #0]
0x2384	0x18FF    ADDS	R7, R7, R3
0x2386	0xB23F    SXTH	R7, R7
0x2388	0x3F30    SUBS	R7, #48
0x238A	0xB23F    SXTH	R7, R7
; width start address is: 28 (R7)
; width end address is: 28 (R7)
0x238C	0x1C4B    ADDS	R3, R1, #1
; f end address is: 4 (R1)
; f start address is: 36 (R9)
0x238E	0x4699    MOV	R9, R3
; f end address is: 36 (R9)
;__Lib_Sprinti.c, 266 :: 		while(isdigit((unsigned)*f));
0x2390	0x781B    LDRB	R3, [R3, #0]
0x2392	0xB2D8    UXTB	R0, R3
0x2394	0xF7FFFA2A  BL	_isdigit+0
0x2398	0x2800    CMP	R0, #0
0x239A	0xD1EB    BNE	L___Lib_Sprinti__doprnti166
; f end address is: 36 (R9)
; flag end address is: 32 (R8)
; width end address is: 28 (R7)
; ccnt end address is: 24 (R6)
; ap end address is: 20 (R5)
; pb end address is: 8 (R2)
;__Lib_Sprinti.c, 267 :: 		}
; pb start address is: 8 (R2)
; ap start address is: 20 (R5)
; ccnt start address is: 24 (R6)
; width start address is: 28 (R7)
; flag start address is: 32 (R8)
; f start address is: 36 (R9)
0x239C	0xF8AD7004  STRH	R7, [SP, #4]
; f end address is: 36 (R9)
; width end address is: 28 (R7)
0x23A0	0x462F    MOV	R7, R5
0x23A2	0xFA1FF588  UXTH	R5, R8
0x23A6	0x4690    MOV	R8, R2
0x23A8	0x4648    MOV	R0, R9
0x23AA	0xF9BD2004  LDRSH	R2, [SP, #4]
0x23AE	0xE011    B	L___Lib_Sprinti__doprnti19
L___Lib_Sprinti__doprnti15:
;__Lib_Sprinti.c, 269 :: 		if(*f == '*') {
; f start address is: 28 (R7)
; width start address is: 16 (R4)
0x23B0	0x783B    LDRB	R3, [R7, #0]
0x23B2	0x2B2A    CMP	R3, #42
0x23B4	0xD106    BNE	L___Lib_Sprinti__doprnti167
; width end address is: 16 (R4)
;__Lib_Sprinti.c, 270 :: 		width = va_arg(ap, int);
0x23B6	0x682C    LDR	R4, [R5, #0]
0x23B8	0x1D23    ADDS	R3, R4, #4
0x23BA	0x602B    STR	R3, [R5, #0]
0x23BC	0xF9B40000  LDRSH	R0, [R4, #0]
; width start address is: 0 (R0)
;__Lib_Sprinti.c, 271 :: 		f++;
0x23C0	0x1C79    ADDS	R1, R7, #1
; f end address is: 28 (R7)
; f start address is: 4 (R1)
; width end address is: 0 (R0)
; f end address is: 4 (R1)
;__Lib_Sprinti.c, 272 :: 		}
0x23C2	0xE001    B	L___Lib_Sprinti__doprnti20
L___Lib_Sprinti__doprnti167:
;__Lib_Sprinti.c, 269 :: 		if(*f == '*') {
0x23C4	0x4639    MOV	R1, R7
0x23C6	0xB220    SXTH	R0, R4
;__Lib_Sprinti.c, 272 :: 		}
L___Lib_Sprinti__doprnti20:
; f start address is: 4 (R1)
; width start address is: 0 (R0)
0x23C8	0x462F    MOV	R7, R5
; width end address is: 0 (R0)
; flag end address is: 32 (R8)
; ccnt end address is: 24 (R6)
; ap end address is: 20 (R5)
; pb end address is: 8 (R2)
; f end address is: 4 (R1)
0x23CA	0xFA1FF588  UXTH	R5, R8
0x23CE	0x4690    MOV	R8, R2
0x23D0	0xB202    SXTH	R2, R0
0x23D2	0x4608    MOV	R0, R1
L___Lib_Sprinti__doprnti19:
;__Lib_Sprinti.c, 273 :: 		if(*f == '.')
; width start address is: 8 (R2)
; f start address is: 0 (R0)
; flag start address is: 20 (R5)
; ccnt start address is: 24 (R6)
; ap start address is: 28 (R7)
; pb start address is: 32 (R8)
0x23D4	0x7803    LDRB	R3, [R0, #0]
0x23D6	0x2B2E    CMP	R3, #46
0x23D8	0xD13A    BNE	L___Lib_Sprinti__doprnti21
;__Lib_Sprinti.c, 274 :: 		if(*++f == '*') {
0x23DA	0x1C43    ADDS	R3, R0, #1
; f end address is: 0 (R0)
; f start address is: 36 (R9)
0x23DC	0x4699    MOV	R9, R3
0x23DE	0x781B    LDRB	R3, [R3, #0]
0x23E0	0x2B2A    CMP	R3, #42
0x23E2	0xD110    BNE	L___Lib_Sprinti__doprnti22
;__Lib_Sprinti.c, 275 :: 		prec = va_arg(ap, int);
0x23E4	0x683C    LDR	R4, [R7, #0]
0x23E6	0x1D23    ADDS	R3, R4, #4
0x23E8	0x603B    STR	R3, [R7, #0]
0x23EA	0xF9B40000  LDRSH	R0, [R4, #0]
; prec start address is: 0 (R0)
;__Lib_Sprinti.c, 276 :: 		f++;
0x23EE	0xF1090101  ADD	R1, R9, #1
; f end address is: 36 (R9)
; f start address is: 4 (R1)
;__Lib_Sprinti.c, 277 :: 		} else {
0x23F2	0xF8AD6004  STRH	R6, [SP, #4]
; prec end address is: 0 (R0)
; f end address is: 4 (R1)
0x23F6	0xFA1FF985  UXTH	R9, R5
0x23FA	0xB205    SXTH	R5, R0
0x23FC	0x4640    MOV	R0, R8
0x23FE	0x460E    MOV	R6, R1
0x2400	0xF9BD1004  LDRSH	R1, [SP, #4]
0x2404	0xE023    B	L___Lib_Sprinti__doprnti23
L___Lib_Sprinti__doprnti22:
;__Lib_Sprinti.c, 278 :: 		prec = 0;
; prec start address is: 40 (R10)
; f start address is: 36 (R9)
0x2406	0xF2400A00  MOVW	R10, #0
0x240A	0xFA0FFA8A  SXTH	R10, R10
; flag end address is: 20 (R5)
; f end address is: 36 (R9)
; width end address is: 8 (R2)
; prec end address is: 40 (R10)
; pb end address is: 32 (R8)
; ap end address is: 28 (R7)
; ccnt end address is: 24 (R6)
;__Lib_Sprinti.c, 279 :: 		while(isdigit((unsigned)*f))
L___Lib_Sprinti__doprnti24:
; prec start address is: 40 (R10)
; f start address is: 36 (R9)
; pb start address is: 32 (R8)
; ap start address is: 28 (R7)
; ccnt start address is: 24 (R6)
; flag start address is: 20 (R5)
; width start address is: 8 (R2)
0x240E	0xF8993000  LDRB	R3, [R9, #0]
0x2412	0xB2D8    UXTB	R0, R3
0x2414	0xF7FFF9EA  BL	_isdigit+0
0x2418	0xB190    CBZ	R0, L___Lib_Sprinti__doprnti25
;__Lib_Sprinti.c, 280 :: 		prec = prec*10 + *f++ - '0';
0x241A	0x230A    MOVS	R3, #10
0x241C	0xB21B    SXTH	R3, R3
0x241E	0xFB03FA0A  MUL	R10, R3, R10
0x2422	0xFA0FFA8A  SXTH	R10, R10
; prec end address is: 40 (R10)
0x2426	0xF8993000  LDRB	R3, [R9, #0]
0x242A	0xEB0A0A03  ADD	R10, R10, R3, LSL #0
0x242E	0xFA0FFA8A  SXTH	R10, R10
0x2432	0xF1AA0A30  SUB	R10, R10, #48
0x2436	0xFA0FFA8A  SXTH	R10, R10
; prec start address is: 40 (R10)
0x243A	0xF1090901  ADD	R9, R9, #1
0x243E	0xE7E6    B	L___Lib_Sprinti__doprnti24
L___Lib_Sprinti__doprnti25:
;__Lib_Sprinti.c, 281 :: 		}
0x2440	0xB231    SXTH	R1, R6
; f end address is: 36 (R9)
; width end address is: 8 (R2)
; prec end address is: 40 (R10)
; pb end address is: 32 (R8)
; ap end address is: 28 (R7)
; ccnt end address is: 24 (R6)
0x2442	0x464E    MOV	R6, R9
0x2444	0xFA1FF985  UXTH	R9, R5
0x2448	0xFA0FF58A  SXTH	R5, R10
0x244C	0x4640    MOV	R0, R8
L___Lib_Sprinti__doprnti23:
; flag end address is: 20 (R5)
; width start address is: 8 (R2)
; flag start address is: 36 (R9)
; ccnt start address is: 4 (R1)
; ap start address is: 28 (R7)
; pb start address is: 0 (R0)
; f start address is: 24 (R6)
; prec start address is: 20 (R5)
; f end address is: 24 (R6)
; flag end address is: 36 (R9)
; ccnt end address is: 4 (R1)
; prec end address is: 20 (R5)
; pb end address is: 0 (R0)
0x244E	0xE007    B	L___Lib_Sprinti__doprnti26
L___Lib_Sprinti__doprnti21:
;__Lib_Sprinti.c, 283 :: 		prec = 0;
; ccnt start address is: 24 (R6)
; f start address is: 0 (R0)
; pb start address is: 32 (R8)
; prec start address is: 4 (R1)
; flag start address is: 20 (R5)
0x2450	0x2100    MOVS	R1, #0
0x2452	0xB209    SXTH	R1, R1
; flag end address is: 20 (R5)
; prec end address is: 4 (R1)
; width end address is: 8 (R2)
; pb end address is: 32 (R8)
; ap end address is: 28 (R7)
; f end address is: 0 (R0)
; ccnt end address is: 24 (R6)
0x2454	0xFA1FF985  UXTH	R9, R5
0x2458	0xB20D    SXTH	R5, R1
0x245A	0xB231    SXTH	R1, R6
0x245C	0x4606    MOV	R6, R0
0x245E	0x4640    MOV	R0, R8
;__Lib_Sprinti.c, 287 :: 		}
L___Lib_Sprinti__doprnti26:
;__Lib_Sprinti.c, 291 :: 		switch(c = *f++) {
; prec start address is: 20 (R5)
; pb start address is: 0 (R0)
; ap start address is: 28 (R7)
; ccnt start address is: 4 (R1)
; flag start address is: 36 (R9)
; f start address is: 24 (R6)
; width start address is: 8 (R2)
0x2460	0x4634    MOV	R4, R6
0x2462	0xF1060801  ADD	R8, R6, #1
; f end address is: 24 (R6)
; f start address is: 32 (R8)
0x2466	0x7823    LDRB	R3, [R4, #0]
0x2468	0xF88D3010  STRB	R3, [SP, #16]
0x246C	0xE0B1    B	L___Lib_Sprinti__doprnti27
; flag end address is: 36 (R9)
; f end address is: 32 (R8)
; width end address is: 8 (R2)
; prec end address is: 20 (R5)
; ap end address is: 28 (R7)
; pb end address is: 0 (R0)
;__Lib_Sprinti.c, 292 :: 		case 0:
L___Lib_Sprinti__doprnti29:
;__Lib_Sprinti.c, 293 :: 		return ccnt;
0x246E	0xB208    SXTH	R0, R1
; ccnt end address is: 4 (R1)
0x2470	0xF000BB90  B	L_end__doprnti
;__Lib_Sprinti.c, 294 :: 		case 'l':
L___Lib_Sprinti__doprnti30:
;__Lib_Sprinti.c, 295 :: 		case 'L':
; pb start address is: 0 (R0)
; ap start address is: 28 (R7)
; prec start address is: 20 (R5)
; ccnt start address is: 4 (R1)
; width start address is: 8 (R2)
; f start address is: 32 (R8)
; flag start address is: 36 (R9)
L___Lib_Sprinti__doprnti31:
;__Lib_Sprinti.c, 300 :: 		cp = "non-long printf";
0x2474	0x4BF6    LDR	R3, [PC, #984]
0x2476	0x9305    STR	R3, [SP, #20]
;__Lib_Sprinti.c, 301 :: 		goto strings;
0x2478	0xB22C    SXTH	R4, R5
; prec end address is: 20 (R5)
0x247A	0xE01B    B	____doprnti_strings
;__Lib_Sprinti.c, 305 :: 		case 'E':
L___Lib_Sprinti__doprnti32:
;__Lib_Sprinti.c, 306 :: 		case 'f':
L___Lib_Sprinti__doprnti33:
;__Lib_Sprinti.c, 307 :: 		case 'e':
L___Lib_Sprinti__doprnti34:
;__Lib_Sprinti.c, 308 :: 		case 'g':
L___Lib_Sprinti__doprnti35:
;__Lib_Sprinti.c, 309 :: 		cp = "non-float printf";
0x247C	0x4BF5    LDR	R3, [PC, #980]
0x247E	0x9305    STR	R3, [SP, #20]
;__Lib_Sprinti.c, 310 :: 		prec = 0;        //dodao ja kako se ne bi odsecao ovaj string
; prec start address is: 16 (R4)
0x2480	0x2400    MOVS	R4, #0
0x2482	0xB224    SXTH	R4, R4
;__Lib_Sprinti.c, 311 :: 		goto strings;
; prec end address is: 16 (R4)
0x2484	0xE016    B	____doprnti_strings
;__Lib_Sprinti.c, 326 :: 		case 'o':
L___Lib_Sprinti__doprnti36:
;__Lib_Sprinti.c, 327 :: 		flag |= EIGHT;
; prec start address is: 20 (R5)
0x2486	0xF0490640  ORR	R6, R9, #64
0x248A	0xB2B6    UXTH	R6, R6
; flag end address is: 36 (R9)
; flag start address is: 24 (R6)
;__Lib_Sprinti.c, 328 :: 		break;
; flag end address is: 24 (R6)
0x248C	0xE0F0    B	L___Lib_Sprinti__doprnti28
;__Lib_Sprinti.c, 330 :: 		case 'd':
L___Lib_Sprinti__doprnti37:
;__Lib_Sprinti.c, 331 :: 		case 'i':
; flag start address is: 36 (R9)
L___Lib_Sprinti__doprnti38:
;__Lib_Sprinti.c, 332 :: 		break;
0x248E	0xFA1FF689  UXTH	R6, R9
0x2492	0xE0ED    B	L___Lib_Sprinti__doprnti28
;__Lib_Sprinti.c, 334 :: 		case 'p':
L___Lib_Sprinti__doprnti39:
;__Lib_Sprinti.c, 336 :: 		case 'X':
L___Lib_Sprinti__doprnti40:
;__Lib_Sprinti.c, 337 :: 		flag |= UPCASE;
0x2494	0xF0490420  ORR	R4, R9, #32
0x2498	0xB2A4    UXTH	R4, R4
; flag end address is: 36 (R9)
; flag start address is: 16 (R4)
; flag end address is: 16 (R4)
;__Lib_Sprinti.c, 338 :: 		case 'x':
0x249A	0xE001    B	L___Lib_Sprinti__doprnti41
L___Lib_Sprinti__doprnti168:
;__Lib_Sprinti.c, 380 :: 		}
0x249C	0xFA1FF489  UXTH	R4, R9
;__Lib_Sprinti.c, 338 :: 		case 'x':
L___Lib_Sprinti__doprnti41:
;__Lib_Sprinti.c, 339 :: 		flag |= SIXTEEN;
; flag start address is: 16 (R4)
0x24A0	0xF0440680  ORR	R6, R4, #128
0x24A4	0xB2B6    UXTH	R6, R6
; flag end address is: 16 (R4)
; flag start address is: 24 (R6)
;__Lib_Sprinti.c, 340 :: 		break;
; flag end address is: 24 (R6)
0x24A6	0xE0E3    B	L___Lib_Sprinti__doprnti28
;__Lib_Sprinti.c, 342 :: 		case 's':
L___Lib_Sprinti__doprnti42:
;__Lib_Sprinti.c, 343 :: 		cp = va_arg(ap, /*const*/ char *);
; flag start address is: 36 (R9)
0x24A8	0x683C    LDR	R4, [R7, #0]
0x24AA	0x1D23    ADDS	R3, R4, #4
0x24AC	0x603B    STR	R3, [R7, #0]
0x24AE	0x6823    LDR	R3, [R4, #0]
0x24B0	0x9305    STR	R3, [SP, #20]
; prec end address is: 20 (R5)
0x24B2	0xB22C    SXTH	R4, R5
;__Lib_Sprinti.c, 345 :: 		strings:
____doprnti_strings:
;__Lib_Sprinti.c, 347 :: 		if(cp == 0)
; prec start address is: 16 (R4)
0x24B4	0x9B05    LDR	R3, [SP, #20]
0x24B6	0xB90B    CBNZ	R3, L___Lib_Sprinti__doprnti43
;__Lib_Sprinti.c, 348 :: 		cp = "null";
0x24B8	0x4BE7    LDR	R3, [PC, #924]
0x24BA	0x9305    STR	R3, [SP, #20]
L___Lib_Sprinti__doprnti43:
;__Lib_Sprinti.c, 349 :: 		len = 0;
0x24BC	0x2300    MOVS	R3, #0
0x24BE	0xF8AD3018  STRH	R3, [SP, #24]
; flag end address is: 36 (R9)
; f end address is: 32 (R8)
; width end address is: 8 (R2)
; ccnt end address is: 4 (R1)
; prec end address is: 16 (R4)
; ap end address is: 28 (R7)
; pb end address is: 0 (R0)
0x24C2	0x463D    MOV	R5, R7
0x24C4	0xB217    SXTH	R7, R2
0x24C6	0x4642    MOV	R2, R8
0x24C8	0x4680    MOV	R8, R0
0x24CA	0xB220    SXTH	R0, R4
0x24CC	0xB20E    SXTH	R6, R1
0x24CE	0xFA1FF189  UXTH	R1, R9
;__Lib_Sprinti.c, 350 :: 		while(cp[len])
L___Lib_Sprinti__doprnti44:
; prec start address is: 0 (R0)
; f start address is: 8 (R2)
; width start address is: 28 (R7)
; flag start address is: 4 (R1)
; ccnt start address is: 24 (R6)
; ap start address is: 20 (R5)
; pb start address is: 32 (R8)
0x24D2	0xF8BD4018  LDRH	R4, [SP, #24]
0x24D6	0x9B05    LDR	R3, [SP, #20]
0x24D8	0x191B    ADDS	R3, R3, R4
0x24DA	0x781B    LDRB	R3, [R3, #0]
0x24DC	0xB12B    CBZ	R3, L___Lib_Sprinti__doprnti45
;__Lib_Sprinti.c, 351 :: 		len++;
0x24DE	0xF8BD3018  LDRH	R3, [SP, #24]
0x24E2	0x1C5B    ADDS	R3, R3, #1
0x24E4	0xF8AD3018  STRH	R3, [SP, #24]
0x24E8	0xE7F3    B	L___Lib_Sprinti__doprnti44
L___Lib_Sprinti__doprnti45:
;__Lib_Sprinti.c, 352 :: 		dostring:
0x24EA	0x462C    MOV	R4, R5
; pb end address is: 32 (R8)
; f end address is: 8 (R2)
; flag end address is: 4 (R1)
; width end address is: 28 (R7)
; ccnt end address is: 24 (R6)
; ap end address is: 20 (R5)
0x24EC	0xB205    SXTH	R5, R0
0x24EE	0x4640    MOV	R0, R8
____doprnti_dostring:
; prec end address is: 0 (R0)
;__Lib_Sprinti.c, 353 :: 		if(prec && (prec < len))
; pb start address is: 0 (R0)
; ap start address is: 16 (R4)
; ccnt start address is: 24 (R6)
; flag start address is: 4 (R1)
; width start address is: 28 (R7)
; f start address is: 8 (R2)
; prec start address is: 20 (R5)
0x24F0	0xB12D    CBZ	R5, L___Lib_Sprinti__doprnti155
0x24F2	0xF8BD3018  LDRH	R3, [SP, #24]
0x24F6	0x429D    CMP	R5, R3
0x24F8	0xD201    BCS	L___Lib_Sprinti__doprnti154
L___Lib_Sprinti__doprnti153:
;__Lib_Sprinti.c, 354 :: 		len = prec;
0x24FA	0xF8AD5018  STRH	R5, [SP, #24]
; prec end address is: 20 (R5)
;__Lib_Sprinti.c, 353 :: 		if(prec && (prec < len))
L___Lib_Sprinti__doprnti155:
L___Lib_Sprinti__doprnti154:
;__Lib_Sprinti.c, 355 :: 		if(width > len)
0x24FE	0xF8BD3018  LDRH	R3, [SP, #24]
0x2502	0x429F    CMP	R7, R3
0x2504	0xD904    BLS	L___Lib_Sprinti__doprnti49
;__Lib_Sprinti.c, 356 :: 		width -= len;
0x2506	0xF8BD3018  LDRH	R3, [SP, #24]
0x250A	0x1AFD    SUB	R5, R7, R3
0x250C	0xB22D    SXTH	R5, R5
; width end address is: 28 (R7)
; width start address is: 20 (R5)
; width end address is: 20 (R5)
0x250E	0xE001    B	L___Lib_Sprinti__doprnti50
L___Lib_Sprinti__doprnti49:
;__Lib_Sprinti.c, 358 :: 		width = 0;
; width start address is: 20 (R5)
0x2510	0x2500    MOVS	R5, #0
0x2512	0xB22D    SXTH	R5, R5
; width end address is: 20 (R5)
L___Lib_Sprinti__doprnti50:
;__Lib_Sprinti.c, 359 :: 		if(!(flag & LEFT))
; width start address is: 20 (R5)
0x2514	0xF0010308  AND	R3, R1, #8
0x2518	0xB29B    UXTH	R3, R3
0x251A	0xB9AB    CBNZ	R3, L___Lib_Sprinti__doprnti169
; ap end address is: 16 (R4)
; f end address is: 8 (R2)
; flag end address is: 4 (R1)
; width end address is: 20 (R5)
; pb end address is: 0 (R0)
; ccnt end address is: 24 (R6)
0x251C	0x4627    MOV	R7, R4
;__Lib_Sprinti.c, 360 :: 		while(width--)
L___Lib_Sprinti__doprnti52:
; width start address is: 20 (R5)
; f start address is: 8 (R2)
; flag start address is: 4 (R1)
; ccnt start address is: 24 (R6)
; ap start address is: 28 (R7)
; pb start address is: 0 (R0)
0x251E	0xB22C    SXTH	R4, R5
0x2520	0x1E6D    SUBS	R5, R5, #1
0x2522	0xB22D    SXTH	R5, R5
0x2524	0xB12C    CBZ	R4, L___Lib_Sprinti__doprnti53
;__Lib_Sprinti.c, 361 :: 		pputc(' ');
0x2526	0x2320    MOVS	R3, #32
0x2528	0x7003    STRB	R3, [R0, #0]
0x252A	0x1C40    ADDS	R0, R0, #1
0x252C	0x1C76    ADDS	R6, R6, #1
0x252E	0xB236    SXTH	R6, R6
0x2530	0xE7F5    B	L___Lib_Sprinti__doprnti52
L___Lib_Sprinti__doprnti53:
0x2532	0xF8AD5004  STRH	R5, [SP, #4]
; flag end address is: 4 (R1)
; ap end address is: 28 (R7)
; width end address is: 20 (R5)
; pb end address is: 0 (R0)
; ccnt end address is: 24 (R6)
0x2536	0x9202    STR	R2, [SP, #8]
0x2538	0x4602    MOV	R2, R0
0x253A	0xB235    SXTH	R5, R6
0x253C	0xB28E    UXTH	R6, R1
0x253E	0x4639    MOV	R1, R7
0x2540	0x9802    LDR	R0, [SP, #8]
0x2542	0xF9BD7004  LDRSH	R7, [SP, #4]
0x2546	0xE006    B	L___Lib_Sprinti__doprnti51
; f end address is: 8 (R2)
L___Lib_Sprinti__doprnti169:
;__Lib_Sprinti.c, 359 :: 		if(!(flag & LEFT))
0x2548	0x9001    STR	R0, [SP, #4]
0x254A	0xB22F    SXTH	R7, R5
0x254C	0xB235    SXTH	R5, R6
0x254E	0xB28E    UXTH	R6, R1
0x2550	0x4621    MOV	R1, R4
0x2552	0x4610    MOV	R0, R2
0x2554	0x9A01    LDR	R2, [SP, #4]
;__Lib_Sprinti.c, 361 :: 		pputc(' ');
L___Lib_Sprinti__doprnti51:
;__Lib_Sprinti.c, 362 :: 		while(len--)
; width start address is: 28 (R7)
; f start address is: 0 (R0)
; flag start address is: 24 (R6)
; ccnt start address is: 20 (R5)
; ap start address is: 4 (R1)
; pb start address is: 8 (R2)
; flag end address is: 24 (R6)
; width end address is: 28 (R7)
; ap end address is: 4 (R1)
; ccnt end address is: 20 (R5)
; f end address is: 0 (R0)
; pb end address is: 8 (R2)
L___Lib_Sprinti__doprnti54:
; pb start address is: 8 (R2)
; ap start address is: 4 (R1)
; ccnt start address is: 20 (R5)
; flag start address is: 24 (R6)
; f start address is: 0 (R0)
; width start address is: 28 (R7)
0x2556	0xF8BD4018  LDRH	R4, [SP, #24]
0x255A	0xF8BD3018  LDRH	R3, [SP, #24]
0x255E	0x1E5B    SUBS	R3, R3, #1
0x2560	0xF8AD3018  STRH	R3, [SP, #24]
0x2564	0xB14C    CBZ	R4, L___Lib_Sprinti__doprnti55
;__Lib_Sprinti.c, 363 :: 		pputc(*cp++);
0x2566	0x9B05    LDR	R3, [SP, #20]
0x2568	0x781B    LDRB	R3, [R3, #0]
0x256A	0x7013    STRB	R3, [R2, #0]
0x256C	0x1C52    ADDS	R2, R2, #1
0x256E	0x9B05    LDR	R3, [SP, #20]
0x2570	0x1C5B    ADDS	R3, R3, #1
0x2572	0x9305    STR	R3, [SP, #20]
0x2574	0x1C6D    ADDS	R5, R5, #1
0x2576	0xB22D    SXTH	R5, R5
0x2578	0xE7ED    B	L___Lib_Sprinti__doprnti54
L___Lib_Sprinti__doprnti55:
;__Lib_Sprinti.c, 365 :: 		if(flag & LEFT)
0x257A	0xF0060308  AND	R3, R6, #8
0x257E	0xB29B    UXTH	R3, R3
; flag end address is: 24 (R6)
0x2580	0xB16B    CBZ	R3, L___Lib_Sprinti__doprnti170
; width end address is: 28 (R7)
; ap end address is: 4 (R1)
; ccnt end address is: 20 (R5)
; f end address is: 0 (R0)
; pb end address is: 8 (R2)
0x2582	0xB23E    SXTH	R6, R7
;__Lib_Sprinti.c, 366 :: 		while(width--)
L___Lib_Sprinti__doprnti57:
; width start address is: 24 (R6)
; width start address is: 24 (R6)
; f start address is: 0 (R0)
; ccnt start address is: 20 (R5)
; ap start address is: 4 (R1)
; pb start address is: 8 (R2)
0x2584	0xB234    SXTH	R4, R6
0x2586	0x1E73    SUBS	R3, R6, #1
0x2588	0xB21E    SXTH	R6, R3
; width end address is: 24 (R6)
0x258A	0xB12C    CBZ	R4, L___Lib_Sprinti__doprnti58
; width end address is: 24 (R6)
;__Lib_Sprinti.c, 367 :: 		pputc(' ');
; width start address is: 24 (R6)
0x258C	0x2320    MOVS	R3, #32
0x258E	0x7013    STRB	R3, [R2, #0]
0x2590	0x1C52    ADDS	R2, R2, #1
0x2592	0x1C6D    ADDS	R5, R5, #1
0x2594	0xB22D    SXTH	R5, R5
; width end address is: 24 (R6)
0x2596	0xE7F5    B	L___Lib_Sprinti__doprnti57
L___Lib_Sprinti__doprnti58:
; ccnt end address is: 20 (R5)
; f end address is: 0 (R0)
; pb end address is: 8 (R2)
0x2598	0xB22E    SXTH	R6, R5
0x259A	0x460D    MOV	R5, R1
0x259C	0xE001    B	L___Lib_Sprinti__doprnti56
; ap end address is: 4 (R1)
L___Lib_Sprinti__doprnti170:
;__Lib_Sprinti.c, 365 :: 		if(flag & LEFT)
0x259E	0xB22E    SXTH	R6, R5
0x25A0	0x460D    MOV	R5, R1
;__Lib_Sprinti.c, 367 :: 		pputc(' ');
L___Lib_Sprinti__doprnti56:
;__Lib_Sprinti.c, 368 :: 		continue;
; f start address is: 0 (R0)
; ccnt start address is: 24 (R6)
; ap start address is: 20 (R5)
; pb start address is: 8 (R2)
; f end address is: 0 (R0)
; ccnt end address is: 24 (R6)
; ap end address is: 20 (R5)
; pb end address is: 8 (R2)
0x25A2	0xE67E    B	L___Lib_Sprinti__doprnti0
;__Lib_Sprinti.c, 369 :: 		case 'c':
L___Lib_Sprinti__doprnti59:
;__Lib_Sprinti.c, 370 :: 		c = va_arg(ap, int);
; pb start address is: 0 (R0)
; ap start address is: 28 (R7)
; prec start address is: 20 (R5)
; ccnt start address is: 4 (R1)
; width start address is: 8 (R2)
; f start address is: 32 (R8)
; flag start address is: 36 (R9)
0x25A4	0x683C    LDR	R4, [R7, #0]
0x25A6	0x1D23    ADDS	R3, R4, #4
0x25A8	0x603B    STR	R3, [R7, #0]
0x25AA	0xF9B43000  LDRSH	R3, [R4, #0]
0x25AE	0xF88D3010  STRB	R3, [SP, #16]
;__Lib_Sprinti.c, 371 :: 		default:
L___Lib_Sprinti__doprnti60:
;__Lib_Sprinti.c, 372 :: 		cp = &c;
0x25B2	0xAB04    ADD	R3, SP, #16
0x25B4	0x9305    STR	R3, [SP, #20]
;__Lib_Sprinti.c, 373 :: 		len = 1;
0x25B6	0x2301    MOVS	R3, #1
0x25B8	0xF8AD3018  STRH	R3, [SP, #24]
;__Lib_Sprinti.c, 374 :: 		goto dostring;
0x25BC	0x463C    MOV	R4, R7
0x25BE	0xB217    SXTH	R7, R2
0x25C0	0x4642    MOV	R2, R8
0x25C2	0xB20E    SXTH	R6, R1
0x25C4	0xFA1FF189  UXTH	R1, R9
0x25C8	0xE792    B	____doprnti_dostring
;__Lib_Sprinti.c, 376 :: 		case 'u':
L___Lib_Sprinti__doprnti61:
;__Lib_Sprinti.c, 377 :: 		flag |= UNSIGN;
0x25CA	0xF04906C0  ORR	R6, R9, #192
0x25CE	0xB2B6    UXTH	R6, R6
; flag end address is: 36 (R9)
; flag start address is: 24 (R6)
;__Lib_Sprinti.c, 378 :: 		break;
; flag end address is: 24 (R6)
0x25D0	0xE04E    B	L___Lib_Sprinti__doprnti28
;__Lib_Sprinti.c, 380 :: 		}
L___Lib_Sprinti__doprnti27:
; flag start address is: 36 (R9)
0x25D2	0xF89D3010  LDRB	R3, [SP, #16]
0x25D6	0x2B00    CMP	R3, #0
0x25D8	0xF43FAF49  BEQ	L___Lib_Sprinti__doprnti29
0x25DC	0xF89D3010  LDRB	R3, [SP, #16]
0x25E0	0x2B6C    CMP	R3, #108
0x25E2	0xF43FAF47  BEQ	L___Lib_Sprinti__doprnti30
0x25E6	0xF89D3010  LDRB	R3, [SP, #16]
0x25EA	0x2B4C    CMP	R3, #76
0x25EC	0xF43FAF42  BEQ	L___Lib_Sprinti__doprnti31
0x25F0	0xF89D3010  LDRB	R3, [SP, #16]
0x25F4	0x2B45    CMP	R3, #69
0x25F6	0xF43FAF41  BEQ	L___Lib_Sprinti__doprnti32
0x25FA	0xF89D3010  LDRB	R3, [SP, #16]
0x25FE	0x2B66    CMP	R3, #102
0x2600	0xF43FAF3C  BEQ	L___Lib_Sprinti__doprnti33
0x2604	0xF89D3010  LDRB	R3, [SP, #16]
0x2608	0x2B65    CMP	R3, #101
0x260A	0xF43FAF37  BEQ	L___Lib_Sprinti__doprnti34
0x260E	0xF89D3010  LDRB	R3, [SP, #16]
0x2612	0x2B67    CMP	R3, #103
0x2614	0xF43FAF32  BEQ	L___Lib_Sprinti__doprnti35
0x2618	0xF89D3010  LDRB	R3, [SP, #16]
0x261C	0x2B6F    CMP	R3, #111
0x261E	0xF43FAF32  BEQ	L___Lib_Sprinti__doprnti36
0x2622	0xF89D3010  LDRB	R3, [SP, #16]
0x2626	0x2B64    CMP	R3, #100
0x2628	0xF43FAF31  BEQ	L___Lib_Sprinti__doprnti37
0x262C	0xF89D3010  LDRB	R3, [SP, #16]
0x2630	0x2B69    CMP	R3, #105
0x2632	0xF43FAF2C  BEQ	L___Lib_Sprinti__doprnti38
0x2636	0xF89D3010  LDRB	R3, [SP, #16]
0x263A	0x2B70    CMP	R3, #112
0x263C	0xF43FAF2A  BEQ	L___Lib_Sprinti__doprnti39
0x2640	0xF89D3010  LDRB	R3, [SP, #16]
0x2644	0x2B58    CMP	R3, #88
0x2646	0xF43FAF25  BEQ	L___Lib_Sprinti__doprnti40
0x264A	0xF89D3010  LDRB	R3, [SP, #16]
0x264E	0x2B78    CMP	R3, #120
0x2650	0xF43FAF24  BEQ	L___Lib_Sprinti__doprnti168
0x2654	0xF89D3010  LDRB	R3, [SP, #16]
0x2658	0x2B73    CMP	R3, #115
0x265A	0xF43FAF25  BEQ	L___Lib_Sprinti__doprnti42
0x265E	0xF89D3010  LDRB	R3, [SP, #16]
0x2662	0x2B63    CMP	R3, #99
0x2664	0xD09E    BEQ	L___Lib_Sprinti__doprnti59
0x2666	0xF89D3010  LDRB	R3, [SP, #16]
0x266A	0x2B75    CMP	R3, #117
0x266C	0xD0AD    BEQ	L___Lib_Sprinti__doprnti61
0x266E	0xE7A0    B	L___Lib_Sprinti__doprnti60
; flag end address is: 36 (R9)
L___Lib_Sprinti__doprnti28:
;__Lib_Sprinti.c, 598 :: 		if((flag & BASEM) == TEN) {
; flag start address is: 24 (R6)
0x2670	0xF00603C0  AND	R3, R6, #192
0x2674	0xB29B    UXTH	R3, R3
0x2676	0xB9AB    CBNZ	R3, L___Lib_Sprinti__doprnti62
;__Lib_Sprinti.c, 604 :: 		val = (value)va_arg(ap, int);
0x2678	0x683C    LDR	R4, [R7, #0]
0x267A	0x1D23    ADDS	R3, R4, #4
0x267C	0x603B    STR	R3, [R7, #0]
0x267E	0xF9B43000  LDRSH	R3, [R4, #0]
0x2682	0xF8AD3014  STRH	R3, [SP, #20]
;__Lib_Sprinti.c, 605 :: 		if((value)val < 0) {
0x2686	0xF9BD3014  LDRSH	R3, [SP, #20]
0x268A	0x2B00    CMP	R3, #0
0x268C	0xDA08    BGE	L___Lib_Sprinti__doprnti171
;__Lib_Sprinti.c, 606 :: 		flag |= NEGSIGN;
0x268E	0xF0460403  ORR	R4, R6, #3
0x2692	0xB2A4    UXTH	R4, R4
; flag end address is: 24 (R6)
; flag start address is: 16 (R4)
;__Lib_Sprinti.c, 607 :: 		val = -val;
0x2694	0xF8BD3014  LDRH	R3, [SP, #20]
0x2698	0x425B    RSBS	R3, R3, #0
0x269A	0xF8AD3014  STRH	R3, [SP, #20]
; flag end address is: 16 (R4)
;__Lib_Sprinti.c, 608 :: 		}
0x269E	0xE000    B	L___Lib_Sprinti__doprnti63
L___Lib_Sprinti__doprnti171:
;__Lib_Sprinti.c, 605 :: 		if((value)val < 0) {
0x26A0	0xB2B4    UXTH	R4, R6
;__Lib_Sprinti.c, 608 :: 		}
L___Lib_Sprinti__doprnti63:
;__Lib_Sprinti.c, 609 :: 		}
; flag start address is: 16 (R4)
; flag end address is: 16 (R4)
0x26A2	0xE006    B	L___Lib_Sprinti__doprnti64
L___Lib_Sprinti__doprnti62:
;__Lib_Sprinti.c, 616 :: 		val = va_arg(ap, unsigned);
; flag start address is: 24 (R6)
0x26A4	0x683C    LDR	R4, [R7, #0]
0x26A6	0x1D23    ADDS	R3, R4, #4
0x26A8	0x603B    STR	R3, [R7, #0]
0x26AA	0x8823    LDRH	R3, [R4, #0]
0x26AC	0xF8AD3014  STRH	R3, [SP, #20]
; flag end address is: 24 (R6)
0x26B0	0xB2B4    UXTH	R4, R6
;__Lib_Sprinti.c, 617 :: 		}
L___Lib_Sprinti__doprnti64:
;__Lib_Sprinti.c, 618 :: 		if(prec == 0 && val == 0)
; flag start address is: 16 (R4)
0x26B2	0xB93D    CBNZ	R5, L___Lib_Sprinti__doprnti172
0x26B4	0xF8BD3014  LDRH	R3, [SP, #20]
0x26B8	0xB93B    CBNZ	R3, L___Lib_Sprinti__doprnti173
L___Lib_Sprinti__doprnti152:
;__Lib_Sprinti.c, 619 :: 		prec++;
0x26BA	0x1C6D    ADDS	R5, R5, #1
0x26BC	0xB22D    SXTH	R5, R5
; prec end address is: 20 (R5)
0x26BE	0xFA0FF985  SXTH	R9, R5
;__Lib_Sprinti.c, 618 :: 		if(prec == 0 && val == 0)
0x26C2	0xE001    B	L___Lib_Sprinti__doprnti157
L___Lib_Sprinti__doprnti172:
0x26C4	0xFA0FF985  SXTH	R9, R5
L___Lib_Sprinti__doprnti157:
; prec start address is: 36 (R9)
; prec end address is: 36 (R9)
0x26C8	0xE001    B	L___Lib_Sprinti__doprnti156
L___Lib_Sprinti__doprnti173:
0x26CA	0xFA0FF985  SXTH	R9, R5
L___Lib_Sprinti__doprnti156:
;__Lib_Sprinti.c, 620 :: 		switch((unsigned char)(flag & BASEM)) {
; prec start address is: 36 (R9)
0x26CE	0xF00403C0  AND	R3, R4, #192
0x26D2	0xB2DD    UXTB	R5, R3
0x26D4	0xE06E    B	L___Lib_Sprinti__doprnti68
;__Lib_Sprinti.c, 621 :: 		case TEN:
L___Lib_Sprinti__doprnti70:
;__Lib_Sprinti.c, 622 :: 		case UNSIGN:
L___Lib_Sprinti__doprnti71:
;__Lib_Sprinti.c, 623 :: 		for(c = 1; c != sizeof dpowers/sizeof dpowers[0]; c++)
0x26D6	0x2301    MOVS	R3, #1
0x26D8	0xF88D3010  STRB	R3, [SP, #16]
; flag end address is: 16 (R4)
; f end address is: 32 (R8)
; width end address is: 8 (R2)
; prec end address is: 36 (R9)
; ccnt end address is: 4 (R1)
; ap end address is: 28 (R7)
; pb end address is: 0 (R0)
0x26DC	0xFA0FF689  SXTH	R6, R9
0x26E0	0xFA1FF984  UXTH	R9, R4
L___Lib_Sprinti__doprnti72:
; prec start address is: 24 (R6)
; flag start address is: 36 (R9)
; f start address is: 32 (R8)
; width start address is: 8 (R2)
; ccnt start address is: 4 (R1)
; ap start address is: 28 (R7)
; pb start address is: 0 (R0)
0x26E4	0xF89D3010  LDRB	R3, [SP, #16]
0x26E8	0x2B05    CMP	R3, #5
0x26EA	0xD010    BEQ	L___Lib_Sprinti__doprnti73
;__Lib_Sprinti.c, 624 :: 		if(val < dpowers[c])
0x26EC	0xF89D3010  LDRB	R3, [SP, #16]
0x26F0	0x005C    LSLS	R4, R3, #1
0x26F2	0x4B5A    LDR	R3, [PC, #360]
0x26F4	0x191B    ADDS	R3, R3, R4
0x26F6	0x881C    LDRH	R4, [R3, #0]
0x26F8	0xF8BD3014  LDRH	R3, [SP, #20]
0x26FC	0x42A3    CMP	R3, R4
0x26FE	0xD200    BCS	L___Lib_Sprinti__doprnti75
;__Lib_Sprinti.c, 625 :: 		break;
0x2700	0xE005    B	L___Lib_Sprinti__doprnti73
L___Lib_Sprinti__doprnti75:
;__Lib_Sprinti.c, 623 :: 		for(c = 1; c != sizeof dpowers/sizeof dpowers[0]; c++)
0x2702	0xF89D3010  LDRB	R3, [SP, #16]
0x2706	0x1C5B    ADDS	R3, R3, #1
0x2708	0xF88D3010  STRB	R3, [SP, #16]
;__Lib_Sprinti.c, 625 :: 		break;
0x270C	0xE7EA    B	L___Lib_Sprinti__doprnti72
L___Lib_Sprinti__doprnti73:
;__Lib_Sprinti.c, 626 :: 		break;
0x270E	0xB234    SXTH	R4, R6
; prec end address is: 24 (R6)
; flag end address is: 36 (R9)
0x2710	0x4606    MOV	R6, R0
0x2712	0x4638    MOV	R0, R7
0x2714	0xB20F    SXTH	R7, R1
0x2716	0x4641    MOV	R1, R8
0x2718	0xB215    SXTH	R5, R2
0x271A	0xFA1FF289  UXTH	R2, R9
0x271E	0xE059    B	L___Lib_Sprinti__doprnti69
;__Lib_Sprinti.c, 628 :: 		case SIXTEEN:
L___Lib_Sprinti__doprnti76:
;__Lib_Sprinti.c, 629 :: 		for(c = 1; c != sizeof hexpowers/sizeof hexpowers[0]; c++)
; prec start address is: 36 (R9)
; flag start address is: 16 (R4)
0x2720	0x2301    MOVS	R3, #1
0x2722	0xF88D3010  STRB	R3, [SP, #16]
; flag end address is: 16 (R4)
; f end address is: 32 (R8)
; width end address is: 8 (R2)
; prec end address is: 36 (R9)
; ccnt end address is: 4 (R1)
; ap end address is: 28 (R7)
; pb end address is: 0 (R0)
0x2726	0xFA0FF689  SXTH	R6, R9
0x272A	0xFA1FF984  UXTH	R9, R4
L___Lib_Sprinti__doprnti77:
; prec start address is: 24 (R6)
; flag start address is: 36 (R9)
; f start address is: 32 (R8)
; width start address is: 8 (R2)
; ccnt start address is: 4 (R1)
; ap start address is: 28 (R7)
; pb start address is: 0 (R0)
0x272E	0xF89D3010  LDRB	R3, [SP, #16]
0x2732	0x2B04    CMP	R3, #4
0x2734	0xD010    BEQ	L___Lib_Sprinti__doprnti78
;__Lib_Sprinti.c, 630 :: 		if(val < hexpowers[c])
0x2736	0xF89D3010  LDRB	R3, [SP, #16]
0x273A	0x005C    LSLS	R4, R3, #1
0x273C	0x4B48    LDR	R3, [PC, #288]
0x273E	0x191B    ADDS	R3, R3, R4
0x2740	0x881C    LDRH	R4, [R3, #0]
0x2742	0xF8BD3014  LDRH	R3, [SP, #20]
0x2746	0x42A3    CMP	R3, R4
0x2748	0xD200    BCS	L___Lib_Sprinti__doprnti80
;__Lib_Sprinti.c, 631 :: 		break;
0x274A	0xE005    B	L___Lib_Sprinti__doprnti78
L___Lib_Sprinti__doprnti80:
;__Lib_Sprinti.c, 629 :: 		for(c = 1; c != sizeof hexpowers/sizeof hexpowers[0]; c++)
0x274C	0xF89D3010  LDRB	R3, [SP, #16]
0x2750	0x1C5B    ADDS	R3, R3, #1
0x2752	0xF88D3010  STRB	R3, [SP, #16]
;__Lib_Sprinti.c, 631 :: 		break;
0x2756	0xE7EA    B	L___Lib_Sprinti__doprnti77
L___Lib_Sprinti__doprnti78:
;__Lib_Sprinti.c, 632 :: 		break;
0x2758	0xB234    SXTH	R4, R6
; prec end address is: 24 (R6)
; flag end address is: 36 (R9)
0x275A	0x4606    MOV	R6, R0
0x275C	0x4638    MOV	R0, R7
0x275E	0xB20F    SXTH	R7, R1
0x2760	0x4641    MOV	R1, R8
0x2762	0xB215    SXTH	R5, R2
0x2764	0xFA1FF289  UXTH	R2, R9
0x2768	0xE034    B	L___Lib_Sprinti__doprnti69
;__Lib_Sprinti.c, 634 :: 		case EIGHT:
L___Lib_Sprinti__doprnti81:
;__Lib_Sprinti.c, 635 :: 		for(c = 1; c != sizeof octpowers/sizeof octpowers[0]; c++)
; prec start address is: 36 (R9)
; flag start address is: 16 (R4)
0x276A	0x2301    MOVS	R3, #1
0x276C	0xF88D3010  STRB	R3, [SP, #16]
; flag end address is: 16 (R4)
; f end address is: 32 (R8)
; width end address is: 8 (R2)
; prec end address is: 36 (R9)
; ccnt end address is: 4 (R1)
; ap end address is: 28 (R7)
; pb end address is: 0 (R0)
0x2770	0xFA0FF689  SXTH	R6, R9
0x2774	0xFA1FF984  UXTH	R9, R4
L___Lib_Sprinti__doprnti82:
; prec start address is: 24 (R6)
; flag start address is: 36 (R9)
; f start address is: 32 (R8)
; width start address is: 8 (R2)
; ccnt start address is: 4 (R1)
; ap start address is: 28 (R7)
; pb start address is: 0 (R0)
0x2778	0xF89D3010  LDRB	R3, [SP, #16]
0x277C	0x2B06    CMP	R3, #6
0x277E	0xD010    BEQ	L___Lib_Sprinti__doprnti83
;__Lib_Sprinti.c, 636 :: 		if(val < octpowers[c])
0x2780	0xF89D3010  LDRB	R3, [SP, #16]
0x2784	0x005C    LSLS	R4, R3, #1
0x2786	0x4B37    LDR	R3, [PC, #220]
0x2788	0x191B    ADDS	R3, R3, R4
0x278A	0x881C    LDRH	R4, [R3, #0]
0x278C	0xF8BD3014  LDRH	R3, [SP, #20]
0x2790	0x42A3    CMP	R3, R4
0x2792	0xD200    BCS	L___Lib_Sprinti__doprnti85
;__Lib_Sprinti.c, 637 :: 		break;
0x2794	0xE005    B	L___Lib_Sprinti__doprnti83
L___Lib_Sprinti__doprnti85:
;__Lib_Sprinti.c, 635 :: 		for(c = 1; c != sizeof octpowers/sizeof octpowers[0]; c++)
0x2796	0xF89D3010  LDRB	R3, [SP, #16]
0x279A	0x1C5B    ADDS	R3, R3, #1
0x279C	0xF88D3010  STRB	R3, [SP, #16]
;__Lib_Sprinti.c, 637 :: 		break;
0x27A0	0xE7EA    B	L___Lib_Sprinti__doprnti82
L___Lib_Sprinti__doprnti83:
;__Lib_Sprinti.c, 638 :: 		break;
0x27A2	0xB234    SXTH	R4, R6
; prec end address is: 24 (R6)
; flag end address is: 36 (R9)
0x27A4	0x4606    MOV	R6, R0
0x27A6	0x4638    MOV	R0, R7
0x27A8	0xB20F    SXTH	R7, R1
0x27AA	0x4641    MOV	R1, R8
0x27AC	0xB215    SXTH	R5, R2
0x27AE	0xFA1FF289  UXTH	R2, R9
0x27B2	0xE00F    B	L___Lib_Sprinti__doprnti69
;__Lib_Sprinti.c, 639 :: 		}
L___Lib_Sprinti__doprnti68:
; prec start address is: 36 (R9)
; flag start address is: 16 (R4)
0x27B4	0x2D00    CMP	R5, #0
0x27B6	0xD08E    BEQ	L___Lib_Sprinti__doprnti70
0x27B8	0x2DC0    CMP	R5, #192
0x27BA	0xD08C    BEQ	L___Lib_Sprinti__doprnti71
0x27BC	0x2D80    CMP	R5, #128
0x27BE	0xD0AF    BEQ	L___Lib_Sprinti__doprnti76
0x27C0	0x2D40    CMP	R5, #64
0x27C2	0xD0D2    BEQ	L___Lib_Sprinti__doprnti81
; flag end address is: 16 (R4)
; f end address is: 32 (R8)
; width end address is: 8 (R2)
; prec end address is: 36 (R9)
; ccnt end address is: 4 (R1)
; ap end address is: 28 (R7)
; pb end address is: 0 (R0)
0x27C4	0xB215    SXTH	R5, R2
0x27C6	0xB2A2    UXTH	R2, R4
0x27C8	0xFA0FF489  SXTH	R4, R9
0x27CC	0x4606    MOV	R6, R0
0x27CE	0x4638    MOV	R0, R7
0x27D0	0xB20F    SXTH	R7, R1
0x27D2	0x4641    MOV	R1, R8
L___Lib_Sprinti__doprnti69:
;__Lib_Sprinti.c, 640 :: 		if(c < prec)
; pb start address is: 24 (R6)
; ap start address is: 0 (R0)
; ccnt start address is: 28 (R7)
; width start address is: 20 (R5)
; f start address is: 4 (R1)
; flag start address is: 8 (R2)
; prec start address is: 16 (R4)
0x27D4	0xF89D3010  LDRB	R3, [SP, #16]
0x27D8	0x42A3    CMP	R3, R4
0x27DA	0xDA02    BGE	L___Lib_Sprinti__doprnti86
;__Lib_Sprinti.c, 641 :: 		c = prec;
0x27DC	0xF88D4010  STRB	R4, [SP, #16]
0x27E0	0xE007    B	L___Lib_Sprinti__doprnti87
L___Lib_Sprinti__doprnti86:
;__Lib_Sprinti.c, 643 :: 		if(prec < c)
0x27E2	0xF89D3010  LDRB	R3, [SP, #16]
0x27E6	0x429C    CMP	R4, R3
0x27E8	0xDA03    BGE	L___Lib_Sprinti__doprnti174
; prec end address is: 16 (R4)
;__Lib_Sprinti.c, 644 :: 		prec = c;
; prec start address is: 12 (R3)
0x27EA	0xF89D3010  LDRB	R3, [SP, #16]
; prec end address is: 12 (R3)
0x27EE	0xB21C    SXTH	R4, R3
0x27F0	0xE7FF    B	L___Lib_Sprinti__doprnti88
L___Lib_Sprinti__doprnti174:
;__Lib_Sprinti.c, 643 :: 		if(prec < c)
;__Lib_Sprinti.c, 644 :: 		prec = c;
L___Lib_Sprinti__doprnti88:
; prec start address is: 16 (R4)
; prec end address is: 16 (R4)
L___Lib_Sprinti__doprnti87:
;__Lib_Sprinti.c, 645 :: 		if(width && flag & NEGSIGN)
; prec start address is: 16 (R4)
0x27F2	0xB135    CBZ	R5, L___Lib_Sprinti__doprnti175
0x27F4	0xF0020303  AND	R3, R2, #3
0x27F8	0xB29B    UXTH	R3, R3
0x27FA	0xB11B    CBZ	R3, L___Lib_Sprinti__doprnti176
L___Lib_Sprinti__doprnti151:
;__Lib_Sprinti.c, 646 :: 		width--;
0x27FC	0x1E6D    SUBS	R5, R5, #1
0x27FE	0xB22D    SXTH	R5, R5
; width end address is: 20 (R5)
;__Lib_Sprinti.c, 645 :: 		if(width && flag & NEGSIGN)
0x2800	0xE7FF    B	L___Lib_Sprinti__doprnti159
L___Lib_Sprinti__doprnti175:
L___Lib_Sprinti__doprnti159:
; width start address is: 20 (R5)
; width end address is: 20 (R5)
0x2802	0xE7FF    B	L___Lib_Sprinti__doprnti158
L___Lib_Sprinti__doprnti176:
L___Lib_Sprinti__doprnti158:
;__Lib_Sprinti.c, 647 :: 		if(width > prec)
; width start address is: 20 (R5)
0x2804	0x42A5    CMP	R5, R4
0x2806	0xDD02    BLE	L___Lib_Sprinti__doprnti92
;__Lib_Sprinti.c, 648 :: 		width -= prec;
0x2808	0x1B2D    SUB	R5, R5, R4
0x280A	0xB22D    SXTH	R5, R5
; width end address is: 20 (R5)
0x280C	0xE001    B	L___Lib_Sprinti__doprnti93
L___Lib_Sprinti__doprnti92:
;__Lib_Sprinti.c, 650 :: 		width = 0;
; width start address is: 20 (R5)
0x280E	0x2500    MOVS	R5, #0
0x2810	0xB22D    SXTH	R5, R5
; width end address is: 20 (R5)
L___Lib_Sprinti__doprnti93:
;__Lib_Sprinti.c, 651 :: 		if((flag & (FILL|BASEM|ALTERN)) == (EIGHT|ALTERN)) {
; width start address is: 20 (R5)
0x2812	0xF64003C4  MOVW	R3, #2244
0x2816	0xEA020303  AND	R3, R2, R3, LSL #0
0x281A	0xB29B    UXTH	R3, R3
0x281C	0xF5B36F04  CMP	R3, #2112
0x2820	0xD104    BNE	L___Lib_Sprinti__doprnti94
;__Lib_Sprinti.c, 652 :: 		if(width)
0x2822	0xB115    CBZ	R5, L___Lib_Sprinti__doprnti177
;__Lib_Sprinti.c, 653 :: 		width--;
0x2824	0x1E6D    SUBS	R5, R5, #1
0x2826	0xB22D    SXTH	R5, R5
; width end address is: 20 (R5)
0x2828	0xE7FF    B	L___Lib_Sprinti__doprnti95
L___Lib_Sprinti__doprnti177:
;__Lib_Sprinti.c, 652 :: 		if(width)
;__Lib_Sprinti.c, 653 :: 		width--;
L___Lib_Sprinti__doprnti95:
;__Lib_Sprinti.c, 654 :: 		}
; width start address is: 20 (R5)
0x282A	0xE00E    B	L___Lib_Sprinti__doprnti96
L___Lib_Sprinti__doprnti94:
;__Lib_Sprinti.c, 656 :: 		if((flag & (BASEM|ALTERN)) == (SIXTEEN|ALTERN)) {
0x282C	0xF402630C  AND	R3, R2, #2240
0x2830	0xB29B    UXTH	R3, R3
0x2832	0xF5B36F08  CMP	R3, #2176
0x2836	0xD108    BNE	L___Lib_Sprinti__doprnti178
;__Lib_Sprinti.c, 657 :: 		if(width > 2)
0x2838	0x2D02    CMP	R5, #2
0x283A	0xDD02    BLE	L___Lib_Sprinti__doprnti98
;__Lib_Sprinti.c, 658 :: 		width -= 2;
0x283C	0x1EAB    SUBS	R3, R5, #2
0x283E	0xB21B    SXTH	R3, R3
; width end address is: 20 (R5)
; width start address is: 12 (R3)
; width end address is: 12 (R3)
0x2840	0xE001    B	L___Lib_Sprinti__doprnti99
L___Lib_Sprinti__doprnti98:
;__Lib_Sprinti.c, 660 :: 		width = 0;
; width start address is: 12 (R3)
0x2842	0x2300    MOVS	R3, #0
0x2844	0xB21B    SXTH	R3, R3
; width end address is: 12 (R3)
L___Lib_Sprinti__doprnti99:
;__Lib_Sprinti.c, 661 :: 		}
; width start address is: 12 (R3)
0x2846	0xB21D    SXTH	R5, R3
; width end address is: 12 (R3)
0x2848	0xE7FF    B	L___Lib_Sprinti__doprnti97
L___Lib_Sprinti__doprnti178:
;__Lib_Sprinti.c, 656 :: 		if((flag & (BASEM|ALTERN)) == (SIXTEEN|ALTERN)) {
;__Lib_Sprinti.c, 661 :: 		}
L___Lib_Sprinti__doprnti97:
; width start address is: 20 (R5)
; width end address is: 20 (R5)
L___Lib_Sprinti__doprnti96:
;__Lib_Sprinti.c, 662 :: 		if(flag & FILL) {
; width start address is: 20 (R5)
0x284A	0xF0020304  AND	R3, R2, #4
0x284E	0xE00B    B	#22
0x2850	0x02412000  	?lstr1___Lib_Sprinti+0
0x2854	0x02512000  	?lstr2___Lib_Sprinti+0
0x2858	0x02622000  	?lstr3___Lib_Sprinti+0
0x285C	0xAD240000  	__Lib_Sprinti_dpowers+0
0x2860	0xAD380000  	__Lib_Sprinti_hexpowers+0
0x2864	0xAD0C0000  	__Lib_Sprinti_octpowers+0
0x2868	0xB29B    UXTH	R3, R3
0x286A	0x2B00    CMP	R3, #0
0x286C	0xF000807A  BEQ	L___Lib_Sprinti__doprnti100
;__Lib_Sprinti.c, 663 :: 		if(flag & MANSIGN)
0x2870	0xF0020302  AND	R3, R2, #2
0x2874	0xB29B    UXTH	R3, R3
0x2876	0xB1A3    CBZ	R3, L___Lib_Sprinti__doprnti101
;__Lib_Sprinti.c, 664 :: 		pputc(flag & SPCSIGN ? '-' : '+');
0x2878	0xF0020301  AND	R3, R2, #1
0x287C	0xB29B    UXTH	R3, R3
0x287E	0xB11B    CBZ	R3, L___Lib_Sprinti__doprnti102
0x2880	0x232D    MOVS	R3, #45
0x2882	0xF88D300C  STRB	R3, [SP, #12]
0x2886	0xE002    B	L___Lib_Sprinti__doprnti103
L___Lib_Sprinti__doprnti102:
0x2888	0x232B    MOVS	R3, #43
0x288A	0xF88D300C  STRB	R3, [SP, #12]
L___Lib_Sprinti__doprnti103:
0x288E	0xF89D300C  LDRB	R3, [SP, #12]
0x2892	0x7033    STRB	R3, [R6, #0]
0x2894	0x1C76    ADDS	R6, R6, #1
0x2896	0xF1070A01  ADD	R10, R7, #1
0x289A	0xFA0FFA8A  SXTH	R10, R10
; ccnt end address is: 28 (R7)
; ccnt start address is: 40 (R10)
0x289E	0x4633    MOV	R3, R6
; ccnt end address is: 40 (R10)
0x28A0	0xE02F    B	L___Lib_Sprinti__doprnti104
L___Lib_Sprinti__doprnti101:
;__Lib_Sprinti.c, 666 :: 		if(flag & SPCSIGN)
; ccnt start address is: 28 (R7)
0x28A2	0xF0020301  AND	R3, R2, #1
0x28A6	0xB29B    UXTH	R3, R3
0x28A8	0xB12B    CBZ	R3, L___Lib_Sprinti__doprnti105
;__Lib_Sprinti.c, 667 :: 		pputc(' ');
0x28AA	0x2320    MOVS	R3, #32
0x28AC	0x7033    STRB	R3, [R6, #0]
0x28AE	0x1C76    ADDS	R6, R6, #1
0x28B0	0x1C7B    ADDS	R3, R7, #1
0x28B2	0xB21B    SXTH	R3, R3
; ccnt end address is: 28 (R7)
; ccnt start address is: 12 (R3)
; ccnt end address is: 12 (R3)
0x28B4	0xE022    B	L___Lib_Sprinti__doprnti106
L___Lib_Sprinti__doprnti105:
;__Lib_Sprinti.c, 669 :: 		if((flag & (BASEM|ALTERN)) == (SIXTEEN|ALTERN)) {
; ccnt start address is: 28 (R7)
0x28B6	0xF402630C  AND	R3, R2, #2240
0x28BA	0xB29B    UXTH	R3, R3
0x28BC	0xF5B36F08  CMP	R3, #2176
0x28C0	0xD11B    BNE	L___Lib_Sprinti__doprnti179
;__Lib_Sprinti.c, 670 :: 		pputc('0');
0x28C2	0x2330    MOVS	R3, #48
0x28C4	0x7033    STRB	R3, [R6, #0]
0x28C6	0xF1060801  ADD	R8, R6, #1
; pb end address is: 24 (R6)
; pb start address is: 32 (R8)
0x28CA	0x1C7E    ADDS	R6, R7, #1
0x28CC	0xB236    SXTH	R6, R6
; ccnt end address is: 28 (R7)
; ccnt start address is: 24 (R6)
;__Lib_Sprinti.c, 671 :: 		pputc(flag & UPCASE ? 'X' : 'x');
0x28CE	0xF0020320  AND	R3, R2, #32
0x28D2	0xB29B    UXTH	R3, R3
0x28D4	0xB11B    CBZ	R3, L___Lib_Sprinti__doprnti108
0x28D6	0x2358    MOVS	R3, #88
0x28D8	0xF88D300D  STRB	R3, [SP, #13]
0x28DC	0xE002    B	L___Lib_Sprinti__doprnti109
L___Lib_Sprinti__doprnti108:
0x28DE	0x2378    MOVS	R3, #120
0x28E0	0xF88D300D  STRB	R3, [SP, #13]
L___Lib_Sprinti__doprnti109:
0x28E4	0xF89D300D  LDRB	R3, [SP, #13]
0x28E8	0xF8883000  STRB	R3, [R8, #0]
0x28EC	0xF1080701  ADD	R7, R8, #1
; pb end address is: 32 (R8)
; pb start address is: 28 (R7)
0x28F0	0x1C76    ADDS	R6, R6, #1
0x28F2	0xB236    SXTH	R6, R6
; pb end address is: 28 (R7)
; ccnt end address is: 24 (R6)
0x28F4	0xB233    SXTH	R3, R6
0x28F6	0x463E    MOV	R6, R7
;__Lib_Sprinti.c, 672 :: 		}
0x28F8	0xE000    B	L___Lib_Sprinti__doprnti107
L___Lib_Sprinti__doprnti179:
;__Lib_Sprinti.c, 669 :: 		if((flag & (BASEM|ALTERN)) == (SIXTEEN|ALTERN)) {
0x28FA	0xB23B    SXTH	R3, R7
;__Lib_Sprinti.c, 672 :: 		}
L___Lib_Sprinti__doprnti107:
; ccnt start address is: 12 (R3)
; pb start address is: 24 (R6)
; pb end address is: 24 (R6)
; ccnt end address is: 12 (R3)
L___Lib_Sprinti__doprnti106:
; pb start address is: 24 (R6)
; ccnt start address is: 12 (R3)
0x28FC	0xFA0FFA83  SXTH	R10, R3
; pb end address is: 24 (R6)
; ccnt end address is: 12 (R3)
0x2900	0x4633    MOV	R3, R6
L___Lib_Sprinti__doprnti104:
;__Lib_Sprinti.c, 673 :: 		if(width)
; ccnt start address is: 40 (R10)
; pb start address is: 12 (R3)
0x2902	0xB325    CBZ	R5, L___Lib_Sprinti__doprnti181
; flag end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 12 (R3)
; prec end address is: 16 (R4)
; width end address is: 20 (R5)
; f end address is: 4 (R1)
0x2904	0x4606    MOV	R6, R0
0x2906	0x460F    MOV	R7, R1
0x2908	0xFA1FF882  UXTH	R8, R2
0x290C	0xFA0FF984  SXTH	R9, R4
0x2910	0x469B    MOV	R11, R3
;__Lib_Sprinti.c, 674 :: 		do
0x2912	0xE002    B	L___Lib_Sprinti__doprnti111
L___Lib_Sprinti__doprnti180:
;__Lib_Sprinti.c, 676 :: 		while(--width);
0x2914	0xFA0FF58B  SXTH	R5, R11
0x2918	0x46E3    MOV	R11, R12
;__Lib_Sprinti.c, 674 :: 		do
L___Lib_Sprinti__doprnti111:
;__Lib_Sprinti.c, 675 :: 		pputc('0');
; f start address is: 28 (R7)
; flag start address is: 32 (R8)
; width start address is: 44 (R11)
; pb start address is: 48 (R12)
; ap start address is: 24 (R6)
; prec start address is: 36 (R9)
; pb start address is: 44 (R11)
; ccnt start address is: 40 (R10)
; width start address is: 20 (R5)
; prec start address is: 36 (R9)
; prec end address is: 36 (R9)
; flag start address is: 32 (R8)
; flag end address is: 32 (R8)
; f start address is: 28 (R7)
; f end address is: 28 (R7)
; ap start address is: 24 (R6)
; ap end address is: 24 (R6)
0x291A	0x2330    MOVS	R3, #48
0x291C	0xF88B3000  STRB	R3, [R11, #0]
0x2920	0xF10B0301  ADD	R3, R11, #1
; pb end address is: 44 (R11)
; pb start address is: 48 (R12)
0x2924	0x469C    MOV	R12, R3
; pb end address is: 48 (R12)
0x2926	0xF10A0A01  ADD	R10, R10, #1
0x292A	0xFA0FFA8A  SXTH	R10, R10
; ccnt end address is: 40 (R10)
;__Lib_Sprinti.c, 676 :: 		while(--width);
0x292E	0x1E6B    SUBS	R3, R5, #1
0x2930	0xB21B    SXTH	R3, R3
; width end address is: 20 (R5)
; width start address is: 44 (R11)
0x2932	0xFA0FFB83  SXTH	R11, R3
; width end address is: 44 (R11)
0x2936	0x2B00    CMP	R3, #0
0x2938	0xD1EC    BNE	L___Lib_Sprinti__doprnti180
; prec end address is: 36 (R9)
; ap end address is: 24 (R6)
; pb end address is: 48 (R12)
; width end address is: 44 (R11)
; ccnt end address is: 40 (R10)
; flag end address is: 32 (R8)
; f end address is: 28 (R7)
0x293A	0x4630    MOV	R0, R6
0x293C	0x4639    MOV	R1, R7
0x293E	0xFA1FF288  UXTH	R2, R8
0x2942	0xFA0FF489  SXTH	R4, R9
0x2946	0xFA0FF58B  SXTH	R5, R11
0x294A	0x4663    MOV	R3, R12
0x294C	0xE7FF    B	L___Lib_Sprinti__doprnti110
L___Lib_Sprinti__doprnti181:
;__Lib_Sprinti.c, 673 :: 		if(width)
;__Lib_Sprinti.c, 676 :: 		while(--width);
L___Lib_Sprinti__doprnti110:
;__Lib_Sprinti.c, 677 :: 		}
; pb start address is: 12 (R3)
; ccnt start address is: 40 (R10)
; width start address is: 20 (R5)
; prec start address is: 16 (R4)
; flag start address is: 8 (R2)
; f start address is: 4 (R1)
; ap start address is: 0 (R0)
0x294E	0xFA0FF985  SXTH	R9, R5
; ccnt end address is: 40 (R10)
; pb end address is: 12 (R3)
0x2952	0xFA1FF882  UXTH	R8, R2
0x2956	0x4602    MOV	R2, R0
0x2958	0xB220    SXTH	R0, R4
0x295A	0x461C    MOV	R4, R3
0x295C	0x460F    MOV	R7, R1
0x295E	0xFA0FF18A  SXTH	R1, R10
0x2962	0xE07B    B	L___Lib_Sprinti__doprnti114
L___Lib_Sprinti__doprnti100:
;__Lib_Sprinti.c, 679 :: 		if(width && !(flag & LEFT))
; pb start address is: 24 (R6)
; ccnt start address is: 28 (R7)
0x2964	0xB1AD    CBZ	R5, L___Lib_Sprinti__doprnti183
0x2966	0xF0020308  AND	R3, R2, #8
0x296A	0xB29B    UXTH	R3, R3
0x296C	0xB9A3    CBNZ	R3, L___Lib_Sprinti__doprnti184
L___Lib_Sprinti__doprnti150:
;__Lib_Sprinti.c, 680 :: 		do
0x296E	0xE001    B	L___Lib_Sprinti__doprnti118
; width end address is: 20 (R5)
L___Lib_Sprinti__doprnti182:
;__Lib_Sprinti.c, 682 :: 		while(--width);
0x2970	0xFA0FF588  SXTH	R5, R8
;__Lib_Sprinti.c, 680 :: 		do
L___Lib_Sprinti__doprnti118:
;__Lib_Sprinti.c, 681 :: 		pputc(' ');
; width start address is: 20 (R5)
; width start address is: 32 (R8)
; prec start address is: 16 (R4)
; prec end address is: 16 (R4)
; flag start address is: 8 (R2)
; flag end address is: 8 (R2)
; f start address is: 4 (R1)
; f end address is: 4 (R1)
; ccnt start address is: 28 (R7)
; ap start address is: 0 (R0)
; ap end address is: 0 (R0)
; pb start address is: 24 (R6)
0x2974	0x2320    MOVS	R3, #32
0x2976	0x7033    STRB	R3, [R6, #0]
0x2978	0x1C76    ADDS	R6, R6, #1
; pb end address is: 24 (R6)
0x297A	0x1C7F    ADDS	R7, R7, #1
0x297C	0xB23F    SXTH	R7, R7
; ccnt end address is: 28 (R7)
;__Lib_Sprinti.c, 682 :: 		while(--width);
0x297E	0x1E6B    SUBS	R3, R5, #1
0x2980	0xB21B    SXTH	R3, R3
; width end address is: 20 (R5)
; width start address is: 32 (R8)
0x2982	0xFA0FF883  SXTH	R8, R3
; width end address is: 32 (R8)
0x2986	0x2B00    CMP	R3, #0
0x2988	0xD1F2    BNE	L___Lib_Sprinti__doprnti182
; width end address is: 32 (R8)
; flag end address is: 8 (R2)
; ap end address is: 0 (R0)
; ccnt end address is: 28 (R7)
; pb end address is: 24 (R6)
; prec end address is: 16 (R4)
; f end address is: 4 (R1)
0x298A	0x4633    MOV	R3, R6
0x298C	0xFA0FF588  SXTH	R5, R8
;__Lib_Sprinti.c, 679 :: 		if(width && !(flag & LEFT))
0x2990	0xE000    B	L___Lib_Sprinti__doprnti161
L___Lib_Sprinti__doprnti183:
0x2992	0x4633    MOV	R3, R6
L___Lib_Sprinti__doprnti161:
; width start address is: 20 (R5)
; prec start address is: 16 (R4)
; flag start address is: 8 (R2)
; f start address is: 4 (R1)
; ccnt start address is: 28 (R7)
; ap start address is: 0 (R0)
; pb start address is: 12 (R3)
0x2994	0x461E    MOV	R6, R3
; flag end address is: 8 (R2)
; ap end address is: 0 (R0)
; ccnt end address is: 28 (R7)
; pb end address is: 12 (R3)
; prec end address is: 16 (R4)
; width end address is: 20 (R5)
; f end address is: 4 (R1)
0x2996	0xE7FF    B	L___Lib_Sprinti__doprnti160
L___Lib_Sprinti__doprnti184:
L___Lib_Sprinti__doprnti160:
;__Lib_Sprinti.c, 683 :: 		if(flag & MANSIGN)
; width start address is: 20 (R5)
; prec start address is: 16 (R4)
; flag start address is: 8 (R2)
; f start address is: 4 (R1)
; ccnt start address is: 28 (R7)
; ap start address is: 0 (R0)
; pb start address is: 24 (R6)
0x2998	0xF0020302  AND	R3, R2, #2
0x299C	0xB29B    UXTH	R3, R3
0x299E	0xB19B    CBZ	R3, L___Lib_Sprinti__doprnti121
;__Lib_Sprinti.c, 684 :: 		pputc(flag & SPCSIGN ? '-' : '+');
0x29A0	0xF0020301  AND	R3, R2, #1
0x29A4	0xB29B    UXTH	R3, R3
0x29A6	0xB11B    CBZ	R3, L___Lib_Sprinti__doprnti122
0x29A8	0x232D    MOVS	R3, #45
0x29AA	0xF88D300E  STRB	R3, [SP, #14]
0x29AE	0xE002    B	L___Lib_Sprinti__doprnti123
L___Lib_Sprinti__doprnti122:
0x29B0	0x232B    MOVS	R3, #43
0x29B2	0xF88D300E  STRB	R3, [SP, #14]
L___Lib_Sprinti__doprnti123:
0x29B6	0xF89D300E  LDRB	R3, [SP, #14]
0x29BA	0x7033    STRB	R3, [R6, #0]
0x29BC	0x1C76    ADDS	R6, R6, #1
0x29BE	0x1C7B    ADDS	R3, R7, #1
0x29C0	0xB21B    SXTH	R3, R3
; ccnt end address is: 28 (R7)
; ccnt start address is: 12 (R3)
0x29C2	0x4637    MOV	R7, R6
; ccnt end address is: 12 (R3)
0x29C4	0xB21E    SXTH	R6, R3
0x29C6	0xE011    B	L___Lib_Sprinti__doprnti124
L___Lib_Sprinti__doprnti121:
;__Lib_Sprinti.c, 686 :: 		if(flag & SPCSIGN)
; ccnt start address is: 28 (R7)
0x29C8	0xF0020301  AND	R3, R2, #1
0x29CC	0xB29B    UXTH	R3, R3
0x29CE	0xB153    CBZ	R3, L___Lib_Sprinti__doprnti185
;__Lib_Sprinti.c, 687 :: 		pputc(' ');
0x29D0	0x2320    MOVS	R3, #32
0x29D2	0x7033    STRB	R3, [R6, #0]
0x29D4	0x1C76    ADDS	R6, R6, #1
0x29D6	0x1C7B    ADDS	R3, R7, #1
0x29D8	0xB21F    SXTH	R7, R3
; ccnt end address is: 28 (R7)
; pb end address is: 24 (R6)
0x29DA	0xF8AD7004  STRH	R7, [SP, #4]
0x29DE	0x4637    MOV	R7, R6
0x29E0	0xF9BD6004  LDRSH	R6, [SP, #4]
0x29E4	0xE002    B	L___Lib_Sprinti__doprnti125
L___Lib_Sprinti__doprnti185:
;__Lib_Sprinti.c, 686 :: 		if(flag & SPCSIGN)
0x29E6	0x9601    STR	R6, [SP, #4]
0x29E8	0xB23E    SXTH	R6, R7
0x29EA	0x9F01    LDR	R7, [SP, #4]
;__Lib_Sprinti.c, 687 :: 		pputc(' ');
L___Lib_Sprinti__doprnti125:
; ccnt start address is: 24 (R6)
; pb start address is: 28 (R7)
; pb end address is: 28 (R7)
; ccnt end address is: 24 (R6)
L___Lib_Sprinti__doprnti124:
;__Lib_Sprinti.c, 688 :: 		if((flag & (BASEM|ALTERN)) == (EIGHT|ALTERN))
; pb start address is: 28 (R7)
; ccnt start address is: 24 (R6)
0x29EC	0xF402630C  AND	R3, R2, #2240
0x29F0	0xB29B    UXTH	R3, R3
0x29F2	0xF5B36F04  CMP	R3, #2112
0x29F6	0xD106    BNE	L___Lib_Sprinti__doprnti126
;__Lib_Sprinti.c, 689 :: 		pputc('0');
0x29F8	0x2330    MOVS	R3, #48
0x29FA	0x703B    STRB	R3, [R7, #0]
0x29FC	0x1C7F    ADDS	R7, R7, #1
0x29FE	0x1C73    ADDS	R3, R6, #1
0x2A00	0xB21B    SXTH	R3, R3
; ccnt end address is: 24 (R6)
; ccnt start address is: 12 (R3)
; ccnt end address is: 12 (R3)
0x2A02	0x463E    MOV	R6, R7
0x2A04	0xE021    B	L___Lib_Sprinti__doprnti127
L___Lib_Sprinti__doprnti126:
;__Lib_Sprinti.c, 691 :: 		if((flag & (BASEM|ALTERN)) == (SIXTEEN|ALTERN)) {
; ccnt start address is: 24 (R6)
0x2A06	0xF402630C  AND	R3, R2, #2240
0x2A0A	0xB29B    UXTH	R3, R3
0x2A0C	0xF5B36F08  CMP	R3, #2176
0x2A10	0xD117    BNE	L___Lib_Sprinti__doprnti186
;__Lib_Sprinti.c, 692 :: 		pputc('0');
0x2A12	0x2330    MOVS	R3, #48
0x2A14	0x703B    STRB	R3, [R7, #0]
0x2A16	0x1C7F    ADDS	R7, R7, #1
0x2A18	0x1C76    ADDS	R6, R6, #1
0x2A1A	0xB236    SXTH	R6, R6
;__Lib_Sprinti.c, 693 :: 		pputc(flag & UPCASE ? 'X' : 'x');
0x2A1C	0xF0020320  AND	R3, R2, #32
0x2A20	0xB29B    UXTH	R3, R3
0x2A22	0xB11B    CBZ	R3, L___Lib_Sprinti__doprnti129
0x2A24	0x2358    MOVS	R3, #88
0x2A26	0xF88D300F  STRB	R3, [SP, #15]
0x2A2A	0xE002    B	L___Lib_Sprinti__doprnti130
L___Lib_Sprinti__doprnti129:
0x2A2C	0x2378    MOVS	R3, #120
0x2A2E	0xF88D300F  STRB	R3, [SP, #15]
L___Lib_Sprinti__doprnti130:
0x2A32	0xF89D300F  LDRB	R3, [SP, #15]
0x2A36	0x703B    STRB	R3, [R7, #0]
0x2A38	0x1C7F    ADDS	R7, R7, #1
0x2A3A	0x1C76    ADDS	R6, R6, #1
0x2A3C	0xB236    SXTH	R6, R6
; pb end address is: 28 (R7)
; ccnt end address is: 24 (R6)
0x2A3E	0x463B    MOV	R3, R7
;__Lib_Sprinti.c, 694 :: 		}
0x2A40	0xE000    B	L___Lib_Sprinti__doprnti128
L___Lib_Sprinti__doprnti186:
;__Lib_Sprinti.c, 691 :: 		if((flag & (BASEM|ALTERN)) == (SIXTEEN|ALTERN)) {
0x2A42	0x463B    MOV	R3, R7
;__Lib_Sprinti.c, 694 :: 		}
L___Lib_Sprinti__doprnti128:
; ccnt start address is: 24 (R6)
; pb start address is: 12 (R3)
0x2A44	0x9301    STR	R3, [SP, #4]
; pb end address is: 12 (R3)
; ccnt end address is: 24 (R6)
0x2A46	0xB233    SXTH	R3, R6
0x2A48	0x9E01    LDR	R6, [SP, #4]
L___Lib_Sprinti__doprnti127:
;__Lib_Sprinti.c, 695 :: 		}
; pb start address is: 24 (R6)
; ccnt start address is: 12 (R3)
0x2A4A	0xFA0FF985  SXTH	R9, R5
; flag end address is: 8 (R2)
; ap end address is: 0 (R0)
; pb end address is: 24 (R6)
; ccnt end address is: 12 (R3)
; prec end address is: 16 (R4)
; width end address is: 20 (R5)
; f end address is: 4 (R1)
0x2A4E	0xFA1FF882  UXTH	R8, R2
0x2A52	0x4602    MOV	R2, R0
0x2A54	0xB220    SXTH	R0, R4
0x2A56	0x4634    MOV	R4, R6
0x2A58	0x460F    MOV	R7, R1
0x2A5A	0xB219    SXTH	R1, R3
L___Lib_Sprinti__doprnti114:
;__Lib_Sprinti.c, 696 :: 		while(prec > c)
; ccnt start address is: 4 (R1)
; pb start address is: 16 (R4)
; ap start address is: 8 (R2)
; f start address is: 28 (R7)
; flag start address is: 32 (R8)
; prec start address is: 0 (R0)
; width start address is: 36 (R9)
; pb end address is: 16 (R4)
; ccnt end address is: 4 (R1)
; flag end address is: 32 (R8)
; width end address is: 36 (R9)
; ap end address is: 8 (R2)
; prec end address is: 0 (R0)
; f end address is: 28 (R7)
L___Lib_Sprinti__doprnti131:
; width start address is: 36 (R9)
; prec start address is: 0 (R0)
; flag start address is: 32 (R8)
; f start address is: 28 (R7)
; ap start address is: 8 (R2)
; pb start address is: 16 (R4)
; ccnt start address is: 4 (R1)
0x2A5C	0xF89D3010  LDRB	R3, [SP, #16]
0x2A60	0x4298    CMP	R0, R3
0x2A62	0xDD05    BLE	L___Lib_Sprinti__doprnti132
;__Lib_Sprinti.c, 697 :: 		pputc('0');
0x2A64	0x2330    MOVS	R3, #48
0x2A66	0x7023    STRB	R3, [R4, #0]
0x2A68	0x1C64    ADDS	R4, R4, #1
0x2A6A	0x1C49    ADDS	R1, R1, #1
0x2A6C	0xB209    SXTH	R1, R1
0x2A6E	0xE7F5    B	L___Lib_Sprinti__doprnti131
L___Lib_Sprinti__doprnti132:
;__Lib_Sprinti.c, 698 :: 		while(prec--) {
; ccnt end address is: 4 (R1)
; flag end address is: 32 (R8)
; width end address is: 36 (R9)
; ap end address is: 8 (R2)
; prec end address is: 0 (R0)
; f end address is: 28 (R7)
0x2A70	0xB205    SXTH	R5, R0
0x2A72	0xB208    SXTH	R0, R1
0x2A74	0x4621    MOV	R1, R4
L___Lib_Sprinti__doprnti133:
; pb end address is: 16 (R4)
; ccnt start address is: 0 (R0)
; prec start address is: 40 (R10)
; pb start address is: 4 (R1)
; ap start address is: 8 (R2)
; f start address is: 28 (R7)
; flag start address is: 32 (R8)
; prec start address is: 20 (R5)
; width start address is: 36 (R9)
0x2A76	0xB22C    SXTH	R4, R5
0x2A78	0x1E6B    SUBS	R3, R5, #1
; prec end address is: 20 (R5)
; prec start address is: 40 (R10)
0x2A7A	0xFA0FFA83  SXTH	R10, R3
; prec end address is: 40 (R10)
0x2A7E	0x2C00    CMP	R4, #0
0x2A80	0xF0008064  BEQ	L___Lib_Sprinti__doprnti134
; prec end address is: 40 (R10)
;__Lib_Sprinti.c, 699 :: 		switch((unsigned char)(flag & BASEM)) {
; prec start address is: 40 (R10)
0x2A84	0xF00803C0  AND	R3, R8, #192
0x2A88	0xB2DE    UXTB	R6, R3
0x2A8A	0xE04E    B	L___Lib_Sprinti__doprnti135
;__Lib_Sprinti.c, 700 :: 		case TEN:
L___Lib_Sprinti__doprnti137:
;__Lib_Sprinti.c, 701 :: 		case UNSIGN:
L___Lib_Sprinti__doprnti138:
;__Lib_Sprinti.c, 702 :: 		c = (val / dpowers[prec]) % 10 + '0';
0x2A8C	0xEA4F044A  LSL	R4, R10, #1
0x2A90	0x4B42    LDR	R3, [PC, #264]
0x2A92	0x191B    ADDS	R3, R3, R4
0x2A94	0x881C    LDRH	R4, [R3, #0]
0x2A96	0xF8BD3014  LDRH	R3, [SP, #20]
0x2A9A	0xFBB3F5F4  UDIV	R5, R3, R4
0x2A9E	0xB2AD    UXTH	R5, R5
0x2AA0	0x240A    MOVS	R4, #10
0x2AA2	0xFBB5F3F4  UDIV	R3, R5, R4
0x2AA6	0xFB045313  MLS	R3, R4, R3, R5
0x2AAA	0xB29B    UXTH	R3, R3
0x2AAC	0x3330    ADDS	R3, #48
0x2AAE	0xF88D3010  STRB	R3, [SP, #16]
;__Lib_Sprinti.c, 703 :: 		break;
0x2AB2	0xE042    B	L___Lib_Sprinti__doprnti136
;__Lib_Sprinti.c, 705 :: 		case SIXTEEN:
L___Lib_Sprinti__doprnti139:
;__Lib_Sprinti.c, 706 :: 		if (flag & UPCASE)
0x2AB4	0xF0080320  AND	R3, R8, #32
0x2AB8	0xB29B    UXTH	R3, R3
0x2ABA	0xB193    CBZ	R3, L___Lib_Sprinti__doprnti140
;__Lib_Sprinti.c, 707 :: 		c = hexb[(val / hexpowers[prec]) & 0xF];
0x2ABC	0xEA4F044A  LSL	R4, R10, #1
0x2AC0	0x4B37    LDR	R3, [PC, #220]
0x2AC2	0x191B    ADDS	R3, R3, R4
0x2AC4	0x881C    LDRH	R4, [R3, #0]
0x2AC6	0xF8BD3014  LDRH	R3, [SP, #20]
0x2ACA	0xFBB3F3F4  UDIV	R3, R3, R4
0x2ACE	0xB29B    UXTH	R3, R3
0x2AD0	0xF003040F  AND	R4, R3, #15
0x2AD4	0xB2A4    UXTH	R4, R4
0x2AD6	0x4B33    LDR	R3, [PC, #204]
0x2AD8	0x191B    ADDS	R3, R3, R4
0x2ADA	0x781B    LDRB	R3, [R3, #0]
0x2ADC	0xF88D3010  STRB	R3, [SP, #16]
0x2AE0	0xE011    B	L___Lib_Sprinti__doprnti141
L___Lib_Sprinti__doprnti140:
;__Lib_Sprinti.c, 709 :: 		c =  hexs[(val / hexpowers[prec]) & 0xF];
0x2AE2	0xEA4F044A  LSL	R4, R10, #1
0x2AE6	0x4B2E    LDR	R3, [PC, #184]
0x2AE8	0x191B    ADDS	R3, R3, R4
0x2AEA	0x881C    LDRH	R4, [R3, #0]
0x2AEC	0xF8BD3014  LDRH	R3, [SP, #20]
0x2AF0	0xFBB3F3F4  UDIV	R3, R3, R4
0x2AF4	0xB29B    UXTH	R3, R3
0x2AF6	0xF003040F  AND	R4, R3, #15
0x2AFA	0xB2A4    UXTH	R4, R4
0x2AFC	0x4B2A    LDR	R3, [PC, #168]
0x2AFE	0x191B    ADDS	R3, R3, R4
0x2B00	0x781B    LDRB	R3, [R3, #0]
0x2B02	0xF88D3010  STRB	R3, [SP, #16]
L___Lib_Sprinti__doprnti141:
;__Lib_Sprinti.c, 710 :: 		break;
0x2B06	0xE018    B	L___Lib_Sprinti__doprnti136
;__Lib_Sprinti.c, 712 :: 		case EIGHT:
L___Lib_Sprinti__doprnti142:
;__Lib_Sprinti.c, 713 :: 		c = ((val / octpowers[prec]) & 07) + '0';
0x2B08	0xEA4F044A  LSL	R4, R10, #1
0x2B0C	0x4B27    LDR	R3, [PC, #156]
0x2B0E	0x191B    ADDS	R3, R3, R4
0x2B10	0x881C    LDRH	R4, [R3, #0]
0x2B12	0xF8BD3014  LDRH	R3, [SP, #20]
0x2B16	0xFBB3F3F4  UDIV	R3, R3, R4
0x2B1A	0xB29B    UXTH	R3, R3
0x2B1C	0xF0030307  AND	R3, R3, #7
0x2B20	0xB29B    UXTH	R3, R3
0x2B22	0x3330    ADDS	R3, #48
0x2B24	0xF88D3010  STRB	R3, [SP, #16]
;__Lib_Sprinti.c, 714 :: 		break;
0x2B28	0xE007    B	L___Lib_Sprinti__doprnti136
;__Lib_Sprinti.c, 715 :: 		}
L___Lib_Sprinti__doprnti135:
0x2B2A	0x2E00    CMP	R6, #0
0x2B2C	0xD0AE    BEQ	L___Lib_Sprinti__doprnti137
0x2B2E	0x2EC0    CMP	R6, #192
0x2B30	0xD0AC    BEQ	L___Lib_Sprinti__doprnti138
0x2B32	0x2E80    CMP	R6, #128
0x2B34	0xD0BE    BEQ	L___Lib_Sprinti__doprnti139
0x2B36	0x2E40    CMP	R6, #64
0x2B38	0xD0E6    BEQ	L___Lib_Sprinti__doprnti142
L___Lib_Sprinti__doprnti136:
;__Lib_Sprinti.c, 716 :: 		pputc(c);
0x2B3A	0xF89D3010  LDRB	R3, [SP, #16]
0x2B3E	0x700B    STRB	R3, [R1, #0]
0x2B40	0x1C49    ADDS	R1, R1, #1
0x2B42	0x1C40    ADDS	R0, R0, #1
0x2B44	0xB200    SXTH	R0, R0
;__Lib_Sprinti.c, 717 :: 		}
; prec end address is: 40 (R10)
0x2B46	0xFA0FF58A  SXTH	R5, R10
0x2B4A	0xE794    B	L___Lib_Sprinti__doprnti133
L___Lib_Sprinti__doprnti134:
;__Lib_Sprinti.c, 718 :: 		if((flag & LEFT) && width > 0)
0x2B4C	0xF0080308  AND	R3, R8, #8
0x2B50	0xB29B    UXTH	R3, R3
; flag end address is: 32 (R8)
0x2B52	0xB193    CBZ	R3, L___Lib_Sprinti__doprnti188
0x2B54	0xF1B90F00  CMP	R9, #0
0x2B58	0xDD14    BLE	L___Lib_Sprinti__doprnti189
L___Lib_Sprinti__doprnti149:
;__Lib_Sprinti.c, 719 :: 		do
; f end address is: 28 (R7)
0x2B5A	0x463D    MOV	R5, R7
0x2B5C	0xFA0FF489  SXTH	R4, R9
0x2B60	0xE7FF    B	L___Lib_Sprinti__doprnti146
; width end address is: 36 (R9)
L___Lib_Sprinti__doprnti187:
;__Lib_Sprinti.c, 721 :: 		while(--width);
;__Lib_Sprinti.c, 719 :: 		do
L___Lib_Sprinti__doprnti146:
;__Lib_Sprinti.c, 720 :: 		pputc(' ');
; width start address is: 16 (R4)
; f start address is: 20 (R5)
; width start address is: 16 (R4)
; f start address is: 20 (R5)
; f end address is: 20 (R5)
; ap start address is: 8 (R2)
; ap end address is: 8 (R2)
; pb start address is: 4 (R1)
; ccnt start address is: 0 (R0)
0x2B62	0x2320    MOVS	R3, #32
0x2B64	0x700B    STRB	R3, [R1, #0]
0x2B66	0x1C49    ADDS	R1, R1, #1
; pb end address is: 4 (R1)
0x2B68	0x1C40    ADDS	R0, R0, #1
0x2B6A	0xB200    SXTH	R0, R0
; ccnt end address is: 0 (R0)
;__Lib_Sprinti.c, 721 :: 		while(--width);
0x2B6C	0x1E63    SUBS	R3, R4, #1
0x2B6E	0xB21B    SXTH	R3, R3
0x2B70	0xB21C    SXTH	R4, R3
; width end address is: 16 (R4)
0x2B72	0x2B00    CMP	R3, #0
0x2B74	0xD1F5    BNE	L___Lib_Sprinti__doprnti187
; f end address is: 20 (R5)
; width end address is: 16 (R4)
; ap end address is: 8 (R2)
; pb end address is: 4 (R1)
; ccnt end address is: 0 (R0)
0x2B76	0x462B    MOV	R3, R5
;__Lib_Sprinti.c, 718 :: 		if((flag & LEFT) && width > 0)
0x2B78	0xE000    B	L___Lib_Sprinti__doprnti163
L___Lib_Sprinti__doprnti188:
0x2B7A	0x463B    MOV	R3, R7
L___Lib_Sprinti__doprnti163:
; f start address is: 12 (R3)
; ap start address is: 8 (R2)
; pb start address is: 4 (R1)
; ccnt start address is: 0 (R0)
0x2B7C	0xB206    SXTH	R6, R0
; ap end address is: 8 (R2)
; pb end address is: 4 (R1)
; ccnt end address is: 0 (R0)
; f end address is: 12 (R3)
0x2B7E	0x4615    MOV	R5, R2
0x2B80	0x460A    MOV	R2, R1
0x2B82	0xE003    B	L___Lib_Sprinti__doprnti162
L___Lib_Sprinti__doprnti189:
0x2B84	0x463B    MOV	R3, R7
0x2B86	0x4615    MOV	R5, R2
0x2B88	0x460A    MOV	R2, R1
0x2B8A	0xB206    SXTH	R6, R0
L___Lib_Sprinti__doprnti162:
;__Lib_Sprinti.c, 722 :: 		}
; f start address is: 12 (R3)
; ap start address is: 20 (R5)
; pb start address is: 8 (R2)
; ccnt start address is: 24 (R6)
; f end address is: 12 (R3)
; ap end address is: 20 (R5)
; pb end address is: 8 (R2)
0x2B8C	0x4618    MOV	R0, R3
0x2B8E	0xF7FFBB88  B	L___Lib_Sprinti__doprnti0
L___Lib_Sprinti__doprnti1:
;__Lib_Sprinti.c, 723 :: 		return ccnt;
0x2B92	0xB230    SXTH	R0, R6
; ccnt end address is: 24 (R6)
;__Lib_Sprinti.c, 725 :: 		}
L_end__doprnti:
0x2B94	0xF8DDE000  LDR	LR, [SP, #0]
0x2B98	0xB007    ADD	SP, SP, #28
0x2B9A	0x4770    BX	LR
0x2B9C	0xAD240000  	__Lib_Sprinti_dpowers+0
0x2BA0	0xAD380000  	__Lib_Sprinti_hexpowers+0
0x2BA4	0xACC10000  	__Lib_Sprinti_hexb+0
0x2BA8	0xACB00000  	__Lib_Sprinti_hexs+0
0x2BAC	0xAD0C0000  	__Lib_Sprinti_octpowers+0
; end of __Lib_Sprinti__doprnti
_isdigit:
;__Lib_CType.c, 23 :: 		unsigned int isdigit(char character) {
; character start address is: 0 (R0)
0x17EC	0xB081    SUB	SP, SP, #4
; character end address is: 0 (R0)
; character start address is: 0 (R0)
;__Lib_CType.c, 24 :: 		return character <= '9' && character >= '0';
0x17EE	0x2839    CMP	R0, #57
0x17F0	0xD803    BHI	L_isdigit9
0x17F2	0x2830    CMP	R0, #48
0x17F4	0xD301    BCC	L_isdigit9
; character end address is: 0 (R0)
0x17F6	0x2101    MOVS	R1, #1
0x17F8	0xE000    B	L_isdigit8
L_isdigit9:
0x17FA	0x2100    MOVS	R1, #0
L_isdigit8:
0x17FC	0xB2C8    UXTB	R0, R1
;__Lib_CType.c, 25 :: 		}
L_end_isdigit:
0x17FE	0xB001    ADD	SP, SP, #4
0x1800	0x4770    BX	LR
; end of _isdigit
_OLED_SetFont:
;OLED_driver.c, 650 :: 		void OLED_SetFont(const uint8_t *activeFont, uint16_t font_color, uint8_t font_orientation)
; font_orientation start address is: 8 (R2)
; font_color start address is: 4 (R1)
; activeFont start address is: 0 (R0)
0x2D98	0xB081    SUB	SP, SP, #4
; font_orientation end address is: 8 (R2)
; font_color end address is: 4 (R1)
; activeFont end address is: 0 (R0)
; activeFont start address is: 0 (R0)
; font_color start address is: 4 (R1)
; font_orientation start address is: 8 (R2)
;OLED_driver.c, 652 :: 		_font = activeFont;
0x2D9A	0x4B12    LDR	R3, [PC, #72]
0x2D9C	0x6018    STR	R0, [R3, #0]
;OLED_driver.c, 653 :: 		_fontFirstChar = activeFont[2] + (activeFont[3] << 8);
0x2D9E	0x1C83    ADDS	R3, R0, #2
0x2DA0	0x781C    LDRB	R4, [R3, #0]
0x2DA2	0x1CC3    ADDS	R3, R0, #3
0x2DA4	0x781B    LDRB	R3, [R3, #0]
0x2DA6	0x021B    LSLS	R3, R3, #8
0x2DA8	0xB29B    UXTH	R3, R3
0x2DAA	0x18E4    ADDS	R4, R4, R3
0x2DAC	0x4B0E    LDR	R3, [PC, #56]
0x2DAE	0x801C    STRH	R4, [R3, #0]
;OLED_driver.c, 654 :: 		_fontLastChar = activeFont[4] + (activeFont[5] << 8);
0x2DB0	0x1D03    ADDS	R3, R0, #4
0x2DB2	0x781C    LDRB	R4, [R3, #0]
0x2DB4	0x1D43    ADDS	R3, R0, #5
0x2DB6	0x781B    LDRB	R3, [R3, #0]
0x2DB8	0x021B    LSLS	R3, R3, #8
0x2DBA	0xB29B    UXTH	R3, R3
0x2DBC	0x18E4    ADDS	R4, R4, R3
0x2DBE	0x4B0B    LDR	R3, [PC, #44]
0x2DC0	0x801C    STRH	R4, [R3, #0]
;OLED_driver.c, 655 :: 		_fontHeight = activeFont[6];
0x2DC2	0x1D83    ADDS	R3, R0, #6
; activeFont end address is: 0 (R0)
0x2DC4	0x781C    LDRB	R4, [R3, #0]
0x2DC6	0x4B0A    LDR	R3, [PC, #40]
0x2DC8	0x801C    STRH	R4, [R3, #0]
;OLED_driver.c, 657 :: 		FontColor = font_color;
0x2DCA	0x4B0A    LDR	R3, [PC, #40]
0x2DCC	0x8019    STRH	R1, [R3, #0]
; font_color end address is: 4 (R1)
;OLED_driver.c, 658 :: 		FontOrientation = font_orientation;
0x2DCE	0x4B0A    LDR	R3, [PC, #40]
0x2DD0	0x701A    STRB	R2, [R3, #0]
; font_orientation end address is: 8 (R2)
;OLED_driver.c, 659 :: 		FontInitialized = 1;
0x2DD2	0x2401    MOVS	R4, #1
0x2DD4	0x4B09    LDR	R3, [PC, #36]
0x2DD6	0x701C    STRB	R4, [R3, #0]
;OLED_driver.c, 660 :: 		ExternalFontSet = 0;
0x2DD8	0x2400    MOVS	R4, #0
0x2DDA	0x4B09    LDR	R3, [PC, #36]
0x2DDC	0x701C    STRB	R4, [R3, #0]
;OLED_driver.c, 661 :: 		}
L_end_OLED_SetFont:
0x2DDE	0xB001    ADD	SP, SP, #4
0x2DE0	0x4770    BX	LR
0x2DE2	0xBF00    NOP
0x2DE4	0x4A982000  	OLED_driver__font+0
0x2DE8	0x026E2000  	OLED_driver__fontFirstChar+0
0x2DEC	0x4A942000  	OLED_driver__fontLastChar+0
0x2DF0	0x4A9E2000  	OLED_driver__fontHeight+0
0x2DF4	0x4AA22000  	OLED_driver_FontColor+0
0x2DF8	0x4A962000  	OLED_driver_FontOrientation+0
0x2DFC	0x021B2000  	OLED_driver_FontInitialized+0
0x2E00	0x4A972000  	_ExternalFontSet+0
; end of _OLED_SetFont
_OLED_WriteText:
;OLED_driver.c, 668 :: 		void OLED_WriteText(uint8_t *text, uint16_t x, uint16_t y) {
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x2D44	0xB083    SUB	SP, SP, #12
0x2D46	0xF8CDE000  STR	LR, [SP, #0]
0x2D4A	0x9002    STR	R0, [SP, #8]
; y end address is: 8 (R2)
; x end address is: 4 (R1)
; x start address is: 4 (R1)
; y start address is: 8 (R2)
;OLED_driver.c, 671 :: 		if (x >= OLED_SCREEN_WIDTH)
0x2D4C	0x2960    CMP	R1, #96
0x2D4E	0xD300    BCC	L_OLED_WriteText74
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;OLED_driver.c, 672 :: 		return;
0x2D50	0xE01D    B	L_end_OLED_WriteText
L_OLED_WriteText74:
;OLED_driver.c, 673 :: 		if (y >= OLED_SCREEN_HEIGHT)
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x2D52	0x2A60    CMP	R2, #96
0x2D54	0xD300    BCC	L_OLED_WriteText75
; x end address is: 4 (R1)
; y end address is: 8 (R2)
;OLED_driver.c, 674 :: 		return;
0x2D56	0xE01A    B	L_end_OLED_WriteText
L_OLED_WriteText75:
;OLED_driver.c, 676 :: 		i = 0;
; y start address is: 8 (R2)
; x start address is: 4 (R1)
0x2D58	0x2300    MOVS	R3, #0
0x2D5A	0xF8AD3004  STRH	R3, [SP, #4]
;OLED_driver.c, 677 :: 		OLED_MoveCursor(x, y);
0x2D5E	0xB288    UXTH	R0, R1
; y end address is: 8 (R2)
0x2D60	0xB291    UXTH	R1, R2
; x end address is: 4 (R1)
0x2D62	0xF7FFF811  BL	OLED_driver_OLED_MoveCursor+0
;OLED_driver.c, 678 :: 		while (text[i])
L_OLED_WriteText76:
0x2D66	0xF8BD4004  LDRH	R4, [SP, #4]
0x2D6A	0x9B02    LDR	R3, [SP, #8]
0x2D6C	0x191B    ADDS	R3, R3, R4
0x2D6E	0x781B    LDRB	R3, [R3, #0]
0x2D70	0xB16B    CBZ	R3, L_OLED_WriteText77
;OLED_driver.c, 679 :: 		OLED_WriteChar(text[i++]);
0x2D72	0xF8BD4004  LDRH	R4, [SP, #4]
0x2D76	0x9B02    LDR	R3, [SP, #8]
0x2D78	0x191B    ADDS	R3, R3, R4
0x2D7A	0x781B    LDRB	R3, [R3, #0]
0x2D7C	0xB298    UXTH	R0, R3
0x2D7E	0xF7FEFED7  BL	OLED_driver_OLED_WriteChar+0
0x2D82	0xF8BD3004  LDRH	R3, [SP, #4]
0x2D86	0x1C5B    ADDS	R3, R3, #1
0x2D88	0xF8AD3004  STRH	R3, [SP, #4]
0x2D8C	0xE7EB    B	L_OLED_WriteText76
L_OLED_WriteText77:
;OLED_driver.c, 680 :: 		}
L_end_OLED_WriteText:
0x2D8E	0xF8DDE000  LDR	LR, [SP, #0]
0x2D92	0xB003    ADD	SP, SP, #12
0x2D94	0x4770    BX	LR
; end of _OLED_WriteText
OLED_driver_OLED_MoveCursor:
;OLED_driver.c, 686 :: 		static void OLED_MoveCursor(uint16_t _x, uint16_t _y)
; _y start address is: 4 (R1)
; _x start address is: 0 (R0)
0x1D88	0xB081    SUB	SP, SP, #4
; _y end address is: 4 (R1)
; _x end address is: 0 (R0)
; _x start address is: 0 (R0)
; _y start address is: 4 (R1)
;OLED_driver.c, 688 :: 		x_cord = _x;
0x1D8A	0x4A03    LDR	R2, [PC, #12]
0x1D8C	0x8010    STRH	R0, [R2, #0]
; _x end address is: 0 (R0)
;OLED_driver.c, 689 :: 		y_cord = _y;
0x1D8E	0x4A03    LDR	R2, [PC, #12]
0x1D90	0x8011    STRH	R1, [R2, #0]
; _y end address is: 4 (R1)
;OLED_driver.c, 690 :: 		}
L_end_OLED_MoveCursor:
0x1D92	0xB001    ADD	SP, SP, #4
0x1D94	0x4770    BX	LR
0x1D96	0xBF00    NOP
0x1D98	0x4AA02000  	OLED_driver_x_cord+0
0x1D9C	0x4A9C2000  	OLED_driver_y_cord+0
; end of OLED_driver_OLED_MoveCursor
OLED_driver_OLED_WriteChar:
;OLED_driver.c, 696 :: 		static void OLED_WriteChar(uint16_t ch)
; ch start address is: 0 (R0)
0x1B30	0xB086    SUB	SP, SP, #24
0x1B32	0xF8CDE000  STR	LR, [SP, #0]
0x1B36	0xB285    UXTH	R5, R0
; ch end address is: 0 (R0)
; ch start address is: 20 (R5)
;OLED_driver.c, 698 :: 		uint8_t chWidth = 0;
;OLED_driver.c, 700 :: 		uint16_t x = 0, y;
0x1B38	0xF2400100  MOVW	R1, #0
0x1B3C	0xF8AD1014  STRH	R1, [SP, #20]
0x1B40	0x2100    MOVS	R1, #0
0x1B42	0xF88D1016  STRB	R1, [SP, #22]
;OLED_driver.c, 701 :: 		uint8_t temp = 0, mask;
;OLED_driver.c, 707 :: 		if(FontInitialized == 0)
0x1B46	0x497F    LDR	R1, [PC, #508]
0x1B48	0x7809    LDRB	R1, [R1, #0]
0x1B4A	0xB949    CBNZ	R1, L_OLED_driver_OLED_WriteChar78
;OLED_driver.c, 709 :: 		OLED_SetFont(guiFont_Tahoma_8_Regular, OLED_COLOR_BLACK, FO_HORIZONTAL); //default font
0x1B4C	0x497E    LDR	R1, [PC, #504]
0x1B4E	0x2200    MOVS	R2, #0
0x1B50	0x4608    MOV	R0, R1
0x1B52	0xF2400100  MOVW	R1, #0
0x1B56	0xF001F91F  BL	_OLED_SetFont+0
;OLED_driver.c, 710 :: 		FontInitialized = 1;
0x1B5A	0x2201    MOVS	R2, #1
0x1B5C	0x4979    LDR	R1, [PC, #484]
0x1B5E	0x700A    STRB	R2, [R1, #0]
;OLED_driver.c, 711 :: 		}
L_OLED_driver_OLED_WriteChar78:
;OLED_driver.c, 713 :: 		if (ch < _fontFirstChar)
0x1B60	0x497A    LDR	R1, [PC, #488]
0x1B62	0x8809    LDRH	R1, [R1, #0]
0x1B64	0x428D    CMP	R5, R1
0x1B66	0xD200    BCS	L_OLED_driver_OLED_WriteChar79
; ch end address is: 20 (R5)
;OLED_driver.c, 715 :: 		return;
0x1B68	0xE0E7    B	L_end_OLED_WriteChar
;OLED_driver.c, 716 :: 		}
L_OLED_driver_OLED_WriteChar79:
;OLED_driver.c, 717 :: 		if (ch > _fontLastChar)
; ch start address is: 20 (R5)
0x1B6A	0x4979    LDR	R1, [PC, #484]
0x1B6C	0x8809    LDRH	R1, [R1, #0]
0x1B6E	0x428D    CMP	R5, R1
0x1B70	0xD900    BLS	L_OLED_driver_OLED_WriteChar80
; ch end address is: 20 (R5)
;OLED_driver.c, 719 :: 		return;
0x1B72	0xE0E2    B	L_end_OLED_WriteChar
;OLED_driver.c, 720 :: 		}
L_OLED_driver_OLED_WriteChar80:
;OLED_driver.c, 723 :: 		tmp = (ch - _fontFirstChar) << 2;
; ch start address is: 20 (R5)
0x1B74	0x4975    LDR	R1, [PC, #468]
0x1B76	0x8809    LDRH	R1, [R1, #0]
0x1B78	0x1A69    SUB	R1, R5, R1
0x1B7A	0xB289    UXTH	R1, R1
; ch end address is: 20 (R5)
0x1B7C	0x008A    LSLS	R2, R1, #2
0x1B7E	0xB292    UXTH	R2, R2
;OLED_driver.c, 724 :: 		pChTable = _font + 8 + tmp;
0x1B80	0x4C74    LDR	R4, [PC, #464]
0x1B82	0x6821    LDR	R1, [R4, #0]
0x1B84	0x3108    ADDS	R1, #8
0x1B86	0x188B    ADDS	R3, R1, R2
;OLED_driver.c, 725 :: 		chWidth = *pChTable;
0x1B88	0xF893C000  LDRB	R12, [R3, #0]
; chWidth start address is: 48 (R12)
;OLED_driver.c, 727 :: 		offset = (uint32_t) pChTable[1] + ((uint32_t)pChTable[2] << 8) + ((uint32_t)pChTable[3] << 16);
0x1B8C	0x1C59    ADDS	R1, R3, #1
0x1B8E	0x7809    LDRB	R1, [R1, #0]
0x1B90	0xB2CA    UXTB	R2, R1
0x1B92	0x1C99    ADDS	R1, R3, #2
0x1B94	0x7809    LDRB	R1, [R1, #0]
0x1B96	0x0209    LSLS	R1, R1, #8
0x1B98	0x1852    ADDS	R2, R2, R1
0x1B9A	0x1CD9    ADDS	R1, R3, #3
0x1B9C	0x7809    LDRB	R1, [R1, #0]
0x1B9E	0x0409    LSLS	R1, R1, #16
0x1BA0	0x1852    ADDS	R2, R2, R1
;OLED_driver.c, 729 :: 		pChBitMap = _font + offset;
0x1BA2	0x4621    MOV	R1, R4
0x1BA4	0x6809    LDR	R1, [R1, #0]
0x1BA6	0x1889    ADDS	R1, R1, R2
0x1BA8	0x9104    STR	R1, [SP, #16]
;OLED_driver.c, 731 :: 		if ((FontOrientation == FO_HORIZONTAL) || (FontOrientation == FO_VERTICAL_COLUMN))
0x1BAA	0x496B    LDR	R1, [PC, #428]
0x1BAC	0x7809    LDRB	R1, [R1, #0]
0x1BAE	0xB121    CBZ	R1, L_OLED_driver_OLED_WriteChar105
0x1BB0	0x4969    LDR	R1, [PC, #420]
0x1BB2	0x7809    LDRB	R1, [R1, #0]
0x1BB4	0x2902    CMP	R1, #2
0x1BB6	0xD000    BEQ	L_OLED_driver_OLED_WriteChar104
0x1BB8	0xE064    B	L_OLED_driver_OLED_WriteChar83
L_OLED_driver_OLED_WriteChar105:
L_OLED_driver_OLED_WriteChar104:
;OLED_driver.c, 733 :: 		y = y_cord;
0x1BBA	0x4968    LDR	R1, [PC, #416]
; y start address is: 8 (R2)
0x1BBC	0x880A    LDRH	R2, [R1, #0]
;OLED_driver.c, 734 :: 		for (yCnt = 0; yCnt < _fontHeight; yCnt++)
0x1BBE	0x2100    MOVS	R1, #0
0x1BC0	0xF88D100D  STRB	R1, [SP, #13]
; chWidth end address is: 48 (R12)
; y end address is: 8 (R2)
0x1BC4	0xFA5FF38C  UXTB	R3, R12
0x1BC8	0xB290    UXTH	R0, R2
L_OLED_driver_OLED_WriteChar84:
; y start address is: 0 (R0)
; chWidth start address is: 12 (R3)
0x1BCA	0x4965    LDR	R1, [PC, #404]
0x1BCC	0x880A    LDRH	R2, [R1, #0]
0x1BCE	0xF89D100D  LDRB	R1, [SP, #13]
0x1BD2	0x4291    CMP	R1, R2
0x1BD4	0xD24A    BCS	L_OLED_driver_OLED_WriteChar85
;OLED_driver.c, 736 :: 		x = x_cord;
0x1BD6	0x4963    LDR	R1, [PC, #396]
0x1BD8	0x8809    LDRH	R1, [R1, #0]
0x1BDA	0xF8AD1014  STRH	R1, [SP, #20]
;OLED_driver.c, 737 :: 		mask = 0;
; mask start address is: 24 (R6)
0x1BDE	0x2600    MOVS	R6, #0
;OLED_driver.c, 738 :: 		for (xCnt = 0; xCnt < chWidth; xCnt++)
0x1BE0	0x2100    MOVS	R1, #0
0x1BE2	0xF88D100C  STRB	R1, [SP, #12]
; y end address is: 0 (R0)
; chWidth end address is: 12 (R3)
; mask end address is: 24 (R6)
0x1BE6	0xB282    UXTH	R2, R0
0x1BE8	0xFA5FFC83  UXTB	R12, R3
L_OLED_driver_OLED_WriteChar87:
; mask start address is: 24 (R6)
; chWidth start address is: 48 (R12)
; y start address is: 8 (R2)
0x1BEC	0xF89D100C  LDRB	R1, [SP, #12]
0x1BF0	0x4561    CMP	R1, R12
0x1BF2	0xD230    BCS	L_OLED_driver_OLED_WriteChar88
;OLED_driver.c, 740 :: 		if (mask == 0)
0x1BF4	0xB94E    CBNZ	R6, L_OLED_driver_OLED_WriteChar106
; mask end address is: 24 (R6)
;OLED_driver.c, 742 :: 		temp = *pChBitMap++;
0x1BF6	0x9904    LDR	R1, [SP, #16]
0x1BF8	0x7809    LDRB	R1, [R1, #0]
0x1BFA	0xF88D1016  STRB	R1, [SP, #22]
0x1BFE	0x9904    LDR	R1, [SP, #16]
0x1C00	0x1C49    ADDS	R1, R1, #1
0x1C02	0x9104    STR	R1, [SP, #16]
;OLED_driver.c, 743 :: 		mask = 0x01;
; mask start address is: 24 (R6)
0x1C04	0x2601    MOVS	R6, #1
; mask end address is: 24 (R6)
0x1C06	0xB2F0    UXTB	R0, R6
;OLED_driver.c, 744 :: 		}
0x1C08	0xE000    B	L_OLED_driver_OLED_WriteChar90
L_OLED_driver_OLED_WriteChar106:
;OLED_driver.c, 740 :: 		if (mask == 0)
0x1C0A	0xB2F0    UXTB	R0, R6
;OLED_driver.c, 744 :: 		}
L_OLED_driver_OLED_WriteChar90:
;OLED_driver.c, 746 :: 		if (temp & mask)
; mask start address is: 0 (R0)
0x1C0C	0xF89D1016  LDRB	R1, [SP, #22]
0x1C10	0x4001    ANDS	R1, R0
0x1C12	0xB2C9    UXTB	R1, R1
0x1C14	0xB191    CBZ	R1, L_OLED_driver_OLED_WriteChar91
;OLED_driver.c, 748 :: 		OLED_DrawPixel(x, y, FontColor);
0x1C16	0x4954    LDR	R1, [PC, #336]
0x1C18	0x8809    LDRH	R1, [R1, #0]
0x1C1A	0xF88D0004  STRB	R0, [SP, #4]
0x1C1E	0xF8AD2006  STRH	R2, [SP, #6]
0x1C22	0xF8AD2008  STRH	R2, [SP, #8]
0x1C26	0xF8BD0014  LDRH	R0, [SP, #20]
0x1C2A	0xB28A    UXTH	R2, R1
0x1C2C	0xF9BD1008  LDRSH	R1, [SP, #8]
0x1C30	0xF7FFFE86  BL	_OLED_DrawPixel+0
0x1C34	0xF8BD2006  LDRH	R2, [SP, #6]
0x1C38	0xF89D0004  LDRB	R0, [SP, #4]
;OLED_driver.c, 749 :: 		}
L_OLED_driver_OLED_WriteChar91:
;OLED_driver.c, 751 :: 		x++;
0x1C3C	0xF8BD1014  LDRH	R1, [SP, #20]
0x1C40	0x1C49    ADDS	R1, R1, #1
0x1C42	0xF8AD1014  STRH	R1, [SP, #20]
;OLED_driver.c, 752 :: 		mask <<= 1;
0x1C46	0x0041    LSLS	R1, R0, #1
; mask end address is: 0 (R0)
; mask start address is: 24 (R6)
0x1C48	0xB2CE    UXTB	R6, R1
;OLED_driver.c, 738 :: 		for (xCnt = 0; xCnt < chWidth; xCnt++)
0x1C4A	0xF89D100C  LDRB	R1, [SP, #12]
0x1C4E	0x1C49    ADDS	R1, R1, #1
0x1C50	0xF88D100C  STRB	R1, [SP, #12]
;OLED_driver.c, 753 :: 		}
; mask end address is: 24 (R6)
0x1C54	0xE7CA    B	L_OLED_driver_OLED_WriteChar87
L_OLED_driver_OLED_WriteChar88:
;OLED_driver.c, 754 :: 		y++;
0x1C56	0x1C52    ADDS	R2, R2, #1
0x1C58	0xB292    UXTH	R2, R2
;OLED_driver.c, 734 :: 		for (yCnt = 0; yCnt < _fontHeight; yCnt++)
0x1C5A	0xF89D100D  LDRB	R1, [SP, #13]
0x1C5E	0x1C49    ADDS	R1, R1, #1
0x1C60	0xF88D100D  STRB	R1, [SP, #13]
;OLED_driver.c, 755 :: 		}
0x1C64	0xFA5FF38C  UXTB	R3, R12
; chWidth end address is: 48 (R12)
; y end address is: 8 (R2)
0x1C68	0xB290    UXTH	R0, R2
0x1C6A	0xE7AE    B	L_OLED_driver_OLED_WriteChar84
L_OLED_driver_OLED_WriteChar85:
;OLED_driver.c, 758 :: 		if (FontOrientation == FO_HORIZONTAL)
; y start address is: 0 (R0)
0x1C6C	0x493A    LDR	R1, [PC, #232]
0x1C6E	0x7809    LDRB	R1, [R1, #0]
0x1C70	0xB929    CBNZ	R1, L_OLED_driver_OLED_WriteChar92
; y end address is: 0 (R0)
;OLED_driver.c, 760 :: 		x_cord = x + 1;
0x1C72	0xF8BD1014  LDRH	R1, [SP, #20]
0x1C76	0x1C4A    ADDS	R2, R1, #1
0x1C78	0x493A    LDR	R1, [PC, #232]
0x1C7A	0x800A    STRH	R2, [R1, #0]
;OLED_driver.c, 761 :: 		}
0x1C7C	0xE001    B	L_OLED_driver_OLED_WriteChar93
L_OLED_driver_OLED_WriteChar92:
;OLED_driver.c, 764 :: 		y_cord = y; // visini nego sirini, nema potrebe da se dodaje jedan pixel kao
; y start address is: 0 (R0)
0x1C7E	0x4937    LDR	R1, [PC, #220]
0x1C80	0x8008    STRH	R0, [R1, #0]
; y end address is: 0 (R0)
;OLED_driver.c, 765 :: 		}
L_OLED_driver_OLED_WriteChar93:
;OLED_driver.c, 766 :: 		}
0x1C82	0xE05A    B	L_OLED_driver_OLED_WriteChar94
L_OLED_driver_OLED_WriteChar83:
;OLED_driver.c, 769 :: 		y = x_cord;
; chWidth start address is: 48 (R12)
0x1C84	0x4937    LDR	R1, [PC, #220]
; y start address is: 12 (R3)
0x1C86	0x880B    LDRH	R3, [R1, #0]
;OLED_driver.c, 770 :: 		for (yCnt = 0; yCnt < _fontHeight; yCnt++)
0x1C88	0x2100    MOVS	R1, #0
0x1C8A	0xF88D100D  STRB	R1, [SP, #13]
; y end address is: 12 (R3)
; chWidth end address is: 48 (R12)
0x1C8E	0xB298    UXTH	R0, R3
0x1C90	0xFA5FF38C  UXTB	R3, R12
L_OLED_driver_OLED_WriteChar95:
; y start address is: 0 (R0)
; chWidth start address is: 12 (R3)
0x1C94	0x4932    LDR	R1, [PC, #200]
0x1C96	0x880A    LDRH	R2, [R1, #0]
0x1C98	0xF89D100D  LDRB	R1, [SP, #13]
0x1C9C	0x4291    CMP	R1, R2
0x1C9E	0xD247    BCS	L_OLED_driver_OLED_WriteChar96
;OLED_driver.c, 772 :: 		x = y_cord;
0x1CA0	0x492E    LDR	R1, [PC, #184]
0x1CA2	0x8809    LDRH	R1, [R1, #0]
0x1CA4	0xF8AD1014  STRH	R1, [SP, #20]
;OLED_driver.c, 773 :: 		mask = 0;
; mask start address is: 24 (R6)
0x1CA8	0x2600    MOVS	R6, #0
;OLED_driver.c, 774 :: 		for (xCnt = 0; xCnt < chWidth; xCnt++)
0x1CAA	0x2100    MOVS	R1, #0
0x1CAC	0xF88D100C  STRB	R1, [SP, #12]
; y end address is: 0 (R0)
; chWidth end address is: 12 (R3)
; mask end address is: 24 (R6)
0x1CB0	0xB282    UXTH	R2, R0
0x1CB2	0xFA5FFC83  UXTB	R12, R3
L_OLED_driver_OLED_WriteChar98:
; mask start address is: 24 (R6)
; chWidth start address is: 48 (R12)
; y start address is: 8 (R2)
0x1CB6	0xF89D100C  LDRB	R1, [SP, #12]
0x1CBA	0x4561    CMP	R1, R12
0x1CBC	0xD22D    BCS	L_OLED_driver_OLED_WriteChar99
;OLED_driver.c, 776 :: 		if (mask == 0)
0x1CBE	0xB94E    CBNZ	R6, L_OLED_driver_OLED_WriteChar107
; mask end address is: 24 (R6)
;OLED_driver.c, 778 :: 		temp = *pChBitMap++;
0x1CC0	0x9904    LDR	R1, [SP, #16]
0x1CC2	0x7809    LDRB	R1, [R1, #0]
0x1CC4	0xF88D1016  STRB	R1, [SP, #22]
0x1CC8	0x9904    LDR	R1, [SP, #16]
0x1CCA	0x1C49    ADDS	R1, R1, #1
0x1CCC	0x9104    STR	R1, [SP, #16]
;OLED_driver.c, 779 :: 		mask = 0x01;
; mask start address is: 24 (R6)
0x1CCE	0x2601    MOVS	R6, #1
; mask end address is: 24 (R6)
0x1CD0	0xB2F0    UXTB	R0, R6
;OLED_driver.c, 780 :: 		}
0x1CD2	0xE000    B	L_OLED_driver_OLED_WriteChar101
L_OLED_driver_OLED_WriteChar107:
;OLED_driver.c, 776 :: 		if (mask == 0)
0x1CD4	0xB2F0    UXTB	R0, R6
;OLED_driver.c, 780 :: 		}
L_OLED_driver_OLED_WriteChar101:
;OLED_driver.c, 782 :: 		if (temp & mask)
; mask start address is: 0 (R0)
0x1CD6	0xF89D1016  LDRB	R1, [SP, #22]
0x1CDA	0x4001    ANDS	R1, R0
0x1CDC	0xB2C9    UXTB	R1, R1
0x1CDE	0xB179    CBZ	R1, L_OLED_driver_OLED_WriteChar102
;OLED_driver.c, 784 :: 		OLED_DrawPixel(y, x, FontColor);
0x1CE0	0x4921    LDR	R1, [PC, #132]
0x1CE2	0x8809    LDRH	R1, [R1, #0]
0x1CE4	0xF88D0004  STRB	R0, [SP, #4]
0x1CE8	0xF8AD2006  STRH	R2, [SP, #6]
0x1CEC	0xB210    SXTH	R0, R2
0x1CEE	0xB28A    UXTH	R2, R1
0x1CF0	0xF8BD1014  LDRH	R1, [SP, #20]
0x1CF4	0xF7FFFE24  BL	_OLED_DrawPixel+0
0x1CF8	0xF8BD2006  LDRH	R2, [SP, #6]
0x1CFC	0xF89D0004  LDRB	R0, [SP, #4]
;OLED_driver.c, 785 :: 		}
L_OLED_driver_OLED_WriteChar102:
;OLED_driver.c, 787 :: 		x--;
0x1D00	0xF8BD1014  LDRH	R1, [SP, #20]
0x1D04	0x1E49    SUBS	R1, R1, #1
0x1D06	0xF8AD1014  STRH	R1, [SP, #20]
;OLED_driver.c, 788 :: 		mask <<= 1;
0x1D0A	0x0041    LSLS	R1, R0, #1
; mask end address is: 0 (R0)
; mask start address is: 24 (R6)
0x1D0C	0xB2CE    UXTB	R6, R1
;OLED_driver.c, 774 :: 		for (xCnt = 0; xCnt < chWidth; xCnt++)
0x1D0E	0xF89D100C  LDRB	R1, [SP, #12]
0x1D12	0x1C49    ADDS	R1, R1, #1
0x1D14	0xF88D100C  STRB	R1, [SP, #12]
;OLED_driver.c, 789 :: 		}
; mask end address is: 24 (R6)
0x1D18	0xE7CD    B	L_OLED_driver_OLED_WriteChar98
L_OLED_driver_OLED_WriteChar99:
;OLED_driver.c, 791 :: 		y++;
0x1D1A	0x1C51    ADDS	R1, R2, #1
; y end address is: 8 (R2)
; y start address is: 12 (R3)
0x1D1C	0xB28B    UXTH	R3, R1
;OLED_driver.c, 770 :: 		for (yCnt = 0; yCnt < _fontHeight; yCnt++)
0x1D1E	0xF89D100D  LDRB	R1, [SP, #13]
0x1D22	0x1C49    ADDS	R1, R1, #1
0x1D24	0xF88D100D  STRB	R1, [SP, #13]
;OLED_driver.c, 792 :: 		}
0x1D28	0xB298    UXTH	R0, R3
; y end address is: 12 (R3)
; chWidth end address is: 48 (R12)
0x1D2A	0xFA5FF38C  UXTB	R3, R12
0x1D2E	0xE7B1    B	L_OLED_driver_OLED_WriteChar95
L_OLED_driver_OLED_WriteChar96:
;OLED_driver.c, 795 :: 		y_cord = x - 1;
0x1D30	0xF8BD1014  LDRH	R1, [SP, #20]
0x1D34	0x1E4A    SUBS	R2, R1, #1
0x1D36	0x4909    LDR	R1, [PC, #36]
0x1D38	0x800A    STRH	R2, [R1, #0]
;OLED_driver.c, 796 :: 		}
L_OLED_driver_OLED_WriteChar94:
;OLED_driver.c, 797 :: 		}
L_end_OLED_WriteChar:
0x1D3A	0xF8DDE000  LDR	LR, [SP, #0]
0x1D3E	0xB006    ADD	SP, SP, #24
0x1D40	0x4770    BX	LR
0x1D42	0xBF00    NOP
0x1D44	0x021B2000  	OLED_driver_FontInitialized+0
0x1D48	0x970A0000  	_guiFont_Tahoma_8_Regular+0
0x1D4C	0x026E2000  	OLED_driver__fontFirstChar+0
0x1D50	0x4A942000  	OLED_driver__fontLastChar+0
0x1D54	0x4A982000  	OLED_driver__font+0
0x1D58	0x4A962000  	OLED_driver_FontOrientation+0
0x1D5C	0x4A9C2000  	OLED_driver_y_cord+0
0x1D60	0x4A9E2000  	OLED_driver__fontHeight+0
0x1D64	0x4AA02000  	OLED_driver_x_cord+0
0x1D68	0x4AA22000  	OLED_driver_FontColor+0
; end of OLED_driver_OLED_WriteChar
_OLED_DrawPixel:
;OLED_driver.c, 498 :: 		)
; color start address is: 8 (R2)
; yCrd start address is: 4 (R1)
; xCrd start address is: 0 (R0)
0x1940	0xB082    SUB	SP, SP, #8
0x1942	0xF8CDE000  STR	LR, [SP, #0]
0x1946	0xFA0FFA80  SXTH	R10, R0
0x194A	0xFA0FFB81  SXTH	R11, R1
; color end address is: 8 (R2)
; yCrd end address is: 4 (R1)
; xCrd end address is: 0 (R0)
; xCrd start address is: 40 (R10)
; yCrd start address is: 44 (R11)
; color start address is: 8 (R2)
;OLED_driver.c, 501 :: 		if AreCoordsNotValid( xCrd, yCrd, 1, 1 )
0x194E	0xF10A0301  ADD	R3, R10, #1
0x1952	0xB21B    SXTH	R3, R3
0x1954	0x1E5B    SUBS	R3, R3, #1
0x1956	0xB21B    SXTH	R3, R3
0x1958	0x2B60    CMP	R3, #96
0x195A	0xDC0E    BGT	L_OLED_DrawPixel59
0x195C	0xF1BA0F00  CMP	R10, #0
0x1960	0xDB0B    BLT	L_OLED_DrawPixel59
0x1962	0xF10B0301  ADD	R3, R11, #1
0x1966	0xB21B    SXTH	R3, R3
0x1968	0x1E5B    SUBS	R3, R3, #1
0x196A	0xB21B    SXTH	R3, R3
0x196C	0x2B60    CMP	R3, #96
0x196E	0xDC04    BGT	L_OLED_DrawPixel59
0x1970	0xF1BB0F00  CMP	R11, #0
0x1974	0xDB01    BLT	L_OLED_DrawPixel59
0x1976	0x2300    MOVS	R3, #0
0x1978	0xE000    B	L_OLED_DrawPixel58
L_OLED_DrawPixel59:
0x197A	0x2301    MOVS	R3, #1
L_OLED_DrawPixel58:
0x197C	0xB10B    CBZ	R3, L_OLED_DrawPixel60
; xCrd end address is: 40 (R10)
; yCrd end address is: 44 (R11)
; color end address is: 8 (R2)
;OLED_driver.c, 503 :: 		return OLED_STATUS_INIT_ERROR;
0x197E	0x2003    MOVS	R0, #3
0x1980	0xE024    B	L_end_OLED_DrawPixel
;OLED_driver.c, 504 :: 		}
L_OLED_DrawPixel60:
;OLED_driver.c, 508 :: 		uint16_t dot = color;
; color start address is: 8 (R2)
; yCrd start address is: 44 (R11)
; xCrd start address is: 40 (R10)
0x1982	0xF8AD2004  STRH	R2, [SP, #4]
; color end address is: 8 (R2)
;OLED_driver.c, 511 :: 		SetBorders( xCrd, yCrd, OLED_SCREEN_WIDTH, OLED_SCREEN_HEIGHT);
0x1986	0x2360    MOVS	R3, #96
0x1988	0x2260    MOVS	R2, #96
0x198A	0xFA5FF18B  UXTB	R1, R11
; yCrd end address is: 44 (R11)
0x198E	0xFA5FF08A  UXTB	R0, R10
; xCrd end address is: 40 (R10)
0x1992	0xF7FEFFA9  BL	OLED_driver_SetBorders+0
;OLED_driver.c, 513 :: 		OLED_SwapMe(dot);
0x1996	0xF8BD3004  LDRH	R3, [SP, #4]
0x199A	0xF403437F  AND	R3, R3, #65280
0x199E	0xB29B    UXTH	R3, R3
0x19A0	0x0A1C    LSRS	R4, R3, #8
0x19A2	0xB2A4    UXTH	R4, R4
0x19A4	0xF8BD3004  LDRH	R3, [SP, #4]
0x19A8	0xF00303FF  AND	R3, R3, #255
0x19AC	0xB29B    UXTH	R3, R3
0x19AE	0x021B    LSLS	R3, R3, #8
0x19B0	0xB29B    UXTH	R3, R3
0x19B2	0xEA440303  ORR	R3, R4, R3, LSL #0
0x19B6	0xF8AD3004  STRH	R3, [SP, #4]
;OLED_driver.c, 516 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendData( (uint8_t*)&dot, 2 ) )
0x19BA	0xAB01    ADD	R3, SP, #4
0x19BC	0x2102    MOVS	R1, #2
0x19BE	0x4618    MOV	R0, R3
0x19C0	0xF7FEFF62  BL	_OLED_SendData+0
0x19C4	0xB108    CBZ	R0, L_OLED_DrawPixel62
;OLED_driver.c, 518 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x19C6	0x2002    MOVS	R0, #2
0x19C8	0xE000    B	L_end_OLED_DrawPixel
;OLED_driver.c, 519 :: 		}
L_OLED_DrawPixel62:
;OLED_driver.c, 520 :: 		return OLED_STATUS_SUCCESS;
0x19CA	0x2000    MOVS	R0, #0
;OLED_driver.c, 522 :: 		}
L_end_OLED_DrawPixel:
0x19CC	0xF8DDE000  LDR	LR, [SP, #0]
0x19D0	0xB002    ADD	SP, SP, #8
0x19D2	0x4770    BX	LR
; end of _OLED_DrawPixel
OLED_driver_SetBorders:
;OLED_driver.c, 539 :: 		)
; height start address is: 12 (R3)
; width start address is: 8 (R2)
; yCrd start address is: 4 (R1)
; xCrd start address is: 0 (R0)
0x08E8	0xB081    SUB	SP, SP, #4
0x08EA	0xF8CDE000  STR	LR, [SP, #0]
; height end address is: 12 (R3)
; width end address is: 8 (R2)
; yCrd end address is: 4 (R1)
; xCrd end address is: 0 (R0)
; xCrd start address is: 0 (R0)
; yCrd start address is: 4 (R1)
; width start address is: 8 (R2)
; height start address is: 12 (R3)
;OLED_driver.c, 544 :: 		OLED_AdjustColumnOffset(xCrd);
0x08EE	0xF2000410  ADDW	R4, R0, #16
; xCrd end address is: 0 (R0)
; xCrd start address is: 24 (R6)
0x08F2	0xB2E6    UXTB	R6, R4
;OLED_driver.c, 545 :: 		OLED_AdjustRowOffset(yCrd);
0x08F4	0xB2CC    UXTB	R4, R1
; yCrd end address is: 4 (R1)
; yCrd start address is: 20 (R5)
0x08F6	0xB2E5    UXTB	R5, R4
; width end address is: 8 (R2)
; height end address is: 12 (R3)
; yCrd end address is: 20 (R5)
; xCrd end address is: 24 (R6)
0x08F8	0xFA5FF882  UXTB	R8, R2
0x08FC	0xB2DF    UXTB	R7, R3
;OLED_driver.c, 547 :: 		while (1)
L_OLED_driver_SetBorders63:
;OLED_driver.c, 549 :: 		oledStatus = OLED_STATUS_SUCCESS;
; yCrd start address is: 20 (R5)
; xCrd start address is: 24 (R6)
; height start address is: 28 (R7)
; width start address is: 32 (R8)
; oledStatus start address is: 36 (R9)
0x08FE	0xF2400900  MOVW	R9, #0
;OLED_driver.c, 551 :: 		oledStatus |= OLED_SendCmd( OLED_CMD_SET_COLUMN, FIRST_BYTE );
0x0902	0x2101    MOVS	R1, #1
0x0904	0x2015    MOVS	R0, #21
0x0906	0xF7FFFD95  BL	_OLED_SendCmd+0
0x090A	0xEA490900  ORR	R9, R9, R0, LSL #0
0x090E	0xFA5FF989  UXTB	R9, R9
;OLED_driver.c, 552 :: 		oledStatus |= OLED_SendCmd( xCrd, OTHER_BYTE );
0x0912	0x2100    MOVS	R1, #0
0x0914	0xB2F0    UXTB	R0, R6
0x0916	0xF7FFFD8D  BL	_OLED_SendCmd+0
0x091A	0xEA490900  ORR	R9, R9, R0, LSL #0
0x091E	0xFA5FF989  UXTB	R9, R9
;OLED_driver.c, 553 :: 		oledStatus |= OLED_SendCmd( xCrd + (width-1), OTHER_BYTE );
0x0922	0xF1A80401  SUB	R4, R8, #1
0x0926	0xB224    SXTH	R4, R4
0x0928	0x1934    ADDS	R4, R6, R4
0x092A	0xB224    SXTH	R4, R4
0x092C	0x2100    MOVS	R1, #0
0x092E	0xB220    SXTH	R0, R4
0x0930	0xF7FFFD80  BL	_OLED_SendCmd+0
0x0934	0xEA490900  ORR	R9, R9, R0, LSL #0
0x0938	0xFA5FF989  UXTB	R9, R9
;OLED_driver.c, 554 :: 		oledStatus |= OLED_SendCmd( OLED_CMD_SET_ROW, FIRST_BYTE );
0x093C	0x2101    MOVS	R1, #1
0x093E	0x2075    MOVS	R0, #117
0x0940	0xF7FFFD78  BL	_OLED_SendCmd+0
0x0944	0xEA490900  ORR	R9, R9, R0, LSL #0
0x0948	0xFA5FF989  UXTB	R9, R9
;OLED_driver.c, 555 :: 		oledStatus |= OLED_SendCmd( yCrd, OTHER_BYTE );
0x094C	0x2100    MOVS	R1, #0
0x094E	0xB2E8    UXTB	R0, R5
0x0950	0xF7FFFD70  BL	_OLED_SendCmd+0
0x0954	0xEA490900  ORR	R9, R9, R0, LSL #0
0x0958	0xFA5FF989  UXTB	R9, R9
;OLED_driver.c, 556 :: 		oledStatus |= OLED_SendCmd( yCrd + (height-1), OTHER_BYTE );
0x095C	0x1E7C    SUBS	R4, R7, #1
0x095E	0xB224    SXTH	R4, R4
0x0960	0x192C    ADDS	R4, R5, R4
0x0962	0xB224    SXTH	R4, R4
0x0964	0x2100    MOVS	R1, #0
0x0966	0xB220    SXTH	R0, R4
0x0968	0xF7FFFD64  BL	_OLED_SendCmd+0
0x096C	0xEA490400  ORR	R4, R9, R0, LSL #0
0x0970	0xB2E4    UXTB	R4, R4
;OLED_driver.c, 558 :: 		if ( OLED_STATUS_SUCCESS == oledStatus)
0x0972	0x2C00    CMP	R4, #0
0x0974	0xD100    BNE	L_OLED_driver_SetBorders65
; yCrd end address is: 20 (R5)
; xCrd end address is: 24 (R6)
; height end address is: 28 (R7)
; width end address is: 32 (R8)
; oledStatus end address is: 36 (R9)
;OLED_driver.c, 560 :: 		break;
0x0976	0xE000    B	L_OLED_driver_SetBorders64
;OLED_driver.c, 561 :: 		}
L_OLED_driver_SetBorders65:
;OLED_driver.c, 562 :: 		}
; oledStatus start address is: 36 (R9)
; width start address is: 32 (R8)
; height start address is: 28 (R7)
; xCrd start address is: 24 (R6)
; yCrd start address is: 20 (R5)
; yCrd end address is: 20 (R5)
; xCrd end address is: 24 (R6)
; height end address is: 28 (R7)
; width end address is: 32 (R8)
; oledStatus end address is: 36 (R9)
0x0978	0xE7C1    B	L_OLED_driver_SetBorders63
L_OLED_driver_SetBorders64:
;OLED_driver.c, 563 :: 		}
L_end_SetBorders:
0x097A	0xF8DDE000  LDR	LR, [SP, #0]
0x097E	0xB001    ADD	SP, SP, #4
0x0980	0x4770    BX	LR
; end of OLED_driver_SetBorders
_OLED_SendCmd:
;OLED_driver.c, 106 :: 		)
; isFirst start address is: 4 (R1)
; cmd start address is: 0 (R0)
0x0434	0xB081    SUB	SP, SP, #4
0x0436	0xF8CDE000  STR	LR, [SP, #0]
; isFirst end address is: 4 (R1)
; cmd end address is: 0 (R0)
; cmd start address is: 0 (R0)
; isFirst start address is: 4 (R1)
;OLED_driver.c, 108 :: 		if ( isFirst )
0x043A	0xB121    CBZ	R1, L_OLED_SendCmd0
; isFirst end address is: 4 (R1)
;OLED_driver.c, 110 :: 		OLED_DC_bit = 0;
0x043C	0x2300    MOVS	R3, #0
0x043E	0xB25B    SXTB	R3, R3
0x0440	0x4A0B    LDR	R2, [PC, #44]
0x0442	0x6013    STR	R3, [R2, #0]
;OLED_driver.c, 111 :: 		}
0x0444	0xE003    B	L_OLED_SendCmd1
L_OLED_SendCmd0:
;OLED_driver.c, 114 :: 		OLED_DC_bit = 1;
0x0446	0x2301    MOVS	R3, #1
0x0448	0xB25B    SXTB	R3, R3
0x044A	0x4A09    LDR	R2, [PC, #36]
0x044C	0x6013    STR	R3, [R2, #0]
;OLED_driver.c, 115 :: 		}
L_OLED_SendCmd1:
;OLED_driver.c, 117 :: 		OLED_CS_bit = 0;
0x044E	0x2300    MOVS	R3, #0
0x0450	0xB25B    SXTB	R3, R3
0x0452	0x4A08    LDR	R2, [PC, #32]
0x0454	0x6013    STR	R3, [R2, #0]
;OLED_driver.c, 119 :: 		SPI2_Write((uint8_t)cmd);
0x0456	0xB2C0    UXTB	R0, R0
; cmd end address is: 0 (R0)
0x0458	0xF7FFFED4  BL	_SPI2_Write+0
;OLED_driver.c, 121 :: 		OLED_CS_bit = 1;
0x045C	0x2301    MOVS	R3, #1
0x045E	0xB25B    SXTB	R3, R3
0x0460	0x4A04    LDR	R2, [PC, #16]
0x0462	0x6013    STR	R3, [R2, #0]
;OLED_driver.c, 123 :: 		return OLED_STATUS_SUCCESS;
0x0464	0x2000    MOVS	R0, #0
;OLED_driver.c, 124 :: 		}
L_end_OLED_SendCmd:
0x0466	0xF8DDE000  LDR	LR, [SP, #0]
0x046A	0xB001    ADD	SP, SP, #4
0x046C	0x4770    BX	LR
0x046E	0xBF00    NOP
0x0470	0x183C43FE  	PTD_PDOR+0
0x0474	0x085043FE  	PTB_PDOR+0
; end of _OLED_SendCmd
_SPI2_Write:
;__Lib_SPI_012.c, 603 :: 		void SPI2_Write(unsigned int dataOut) {
; dataOut start address is: 0 (R0)
0x0204	0xB081    SUB	SP, SP, #4
0x0206	0xF8CDE000  STR	LR, [SP, #0]
; dataOut end address is: 0 (R0)
; dataOut start address is: 0 (R0)
;__Lib_SPI_012.c, 605 :: 		SPI_Hal_WriteBlocking(&SPI2_MCR, _SPI_CFG_CMD_CONT_PCS_DIS | _SPI_CFG_CMD_CTAS_CTAR0 | _SPI_CFG_CMD_EOQ_NONLAST | _SPI_CFG_CMD_CTCNT_CLEAR, dataOut);
0x020A	0xB282    UXTH	R2, R0
; dataOut end address is: 0 (R0)
0x020C	0xF04F6180  MOV	R1, #67108864
0x0210	0x4803    LDR	R0, [PC, #12]
0x0212	0xF7FFFFCD  BL	__Lib_SPI_012_SPI_Hal_WriteBlocking+0
;__Lib_SPI_012.c, 606 :: 		}
L_end_SPI2_Write:
0x0216	0xF8DDE000  LDR	LR, [SP, #0]
0x021A	0xB001    ADD	SP, SP, #4
0x021C	0x4770    BX	LR
0x021E	0xBF00    NOP
0x0220	0xC000400A  	SPI2_MCR+0
; end of _SPI2_Write
__Lib_SPI_012_SPI_Hal_WriteBlocking:
;__Lib_SPI_012.c, 564 :: 		static void SPI_Hal_WriteBlocking(unsigned long* spiBase, unsigned long cmdConfig, unsigned int _data) {
; _data start address is: 8 (R2)
; cmdConfig start address is: 4 (R1)
; spiBase start address is: 0 (R0)
0x01B0	0xB081    SUB	SP, SP, #4
; _data end address is: 8 (R2)
; cmdConfig end address is: 4 (R1)
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
; cmdConfig start address is: 4 (R1)
; _data start address is: 8 (R2)
;__Lib_SPI_012.c, 566 :: 		*(spiBase + SPI_SR_OFFSET) |= 1ul << SPI_SR_TCF_SHIFT;
0x01B2	0xF200042C  ADDW	R4, R0, #44
0x01B6	0x6823    LDR	R3, [R4, #0]
0x01B8	0xF0434300  ORR	R3, R3, #-2147483648
0x01BC	0x6023    STR	R3, [R4, #0]
;__Lib_SPI_012.c, 568 :: 		*(spiBase + SPI_PUSHR_OFFSET) = cmdConfig | ((unsigned long)_data);
0x01BE	0xF2000434  ADDW	R4, R0, #52
0x01C2	0xB293    UXTH	R3, R2
; _data end address is: 8 (R2)
0x01C4	0xEA410303  ORR	R3, R1, R3, LSL #0
; cmdConfig end address is: 4 (R1)
0x01C8	0x6023    STR	R3, [R4, #0]
; spiBase end address is: 0 (R0)
;__Lib_SPI_012.c, 570 :: 		while((*(spiBase + SPI_SR_OFFSET)).B31 == 0)
L___Lib_SPI_012_SPI_Hal_WriteBlocking20:
; spiBase start address is: 0 (R0)
0x01CA	0xF200032C  ADDW	R3, R0, #44
0x01CE	0x681C    LDR	R4, [R3, #0]
0x01D0	0xF3C473C0  UBFX	R3, R4, #31, #1
0x01D4	0xB903    CBNZ	R3, L___Lib_SPI_012_SPI_Hal_WriteBlocking21
;__Lib_SPI_012.c, 572 :: 		}
; spiBase end address is: 0 (R0)
0x01D6	0xE7F8    B	L___Lib_SPI_012_SPI_Hal_WriteBlocking20
L___Lib_SPI_012_SPI_Hal_WriteBlocking21:
;__Lib_SPI_012.c, 573 :: 		}
L_end_SPI_Hal_WriteBlocking:
0x01D8	0xB001    ADD	SP, SP, #4
0x01DA	0x4770    BX	LR
; end of __Lib_SPI_012_SPI_Hal_WriteBlocking
_OLED_SendData:
;OLED_driver.c, 351 :: 		)
; dataSize start address is: 4 (R1)
; dataToSend start address is: 0 (R0)
0x0888	0xB081    SUB	SP, SP, #4
0x088A	0xF8CDE000  STR	LR, [SP, #0]
0x088E	0x4605    MOV	R5, R0
0x0890	0x460E    MOV	R6, R1
; dataSize end address is: 4 (R1)
; dataToSend end address is: 0 (R0)
; dataToSend start address is: 20 (R5)
; dataSize start address is: 24 (R6)
;OLED_driver.c, 356 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( OLED_CMD_WRITERAM, FIRST_BYTE ) )
0x0892	0x2101    MOVS	R1, #1
0x0894	0x205C    MOVS	R0, #92
0x0896	0xF7FFFDCD  BL	_OLED_SendCmd+0
0x089A	0xB108    CBZ	R0, L_OLED_SendData41
; dataToSend end address is: 20 (R5)
; dataSize end address is: 24 (R6)
;OLED_driver.c, 358 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x089C	0x2002    MOVS	R0, #2
0x089E	0xE01A    B	L_end_OLED_SendData
;OLED_driver.c, 359 :: 		}
L_OLED_SendData41:
;OLED_driver.c, 362 :: 		OLED_DC_bit = 1;
; dataSize start address is: 24 (R6)
; dataToSend start address is: 20 (R5)
0x08A0	0x2301    MOVS	R3, #1
0x08A2	0xB25B    SXTB	R3, R3
0x08A4	0x4A0E    LDR	R2, [PC, #56]
0x08A6	0x6013    STR	R3, [R2, #0]
;OLED_driver.c, 363 :: 		OLED_CS_bit = 0;
0x08A8	0x2300    MOVS	R3, #0
0x08AA	0xB25B    SXTB	R3, R3
0x08AC	0x4A0D    LDR	R2, [PC, #52]
0x08AE	0x6013    STR	R3, [R2, #0]
;OLED_driver.c, 365 :: 		bufPtr = dataToSend;
; bufPtr start address is: 0 (R0)
0x08B0	0x4628    MOV	R0, R5
; dataToSend end address is: 20 (R5)
; bufPtr end address is: 0 (R0)
0x08B2	0x4605    MOV	R5, R0
0x08B4	0x4630    MOV	R0, R6
;OLED_driver.c, 367 :: 		while(dataSize--)
L_OLED_SendData42:
; bufPtr start address is: 20 (R5)
; dataSize start address is: 0 (R0)
0x08B6	0x4603    MOV	R3, R0
0x08B8	0x1E42    SUBS	R2, R0, #1
; dataSize end address is: 0 (R0)
; dataSize start address is: 24 (R6)
0x08BA	0x4616    MOV	R6, R2
; dataSize end address is: 24 (R6)
0x08BC	0xB133    CBZ	R3, L_OLED_SendData43
; dataSize end address is: 24 (R6)
;OLED_driver.c, 369 :: 		SPI2_Write(*(bufPtr++));
; dataSize start address is: 24 (R6)
0x08BE	0x782A    LDRB	R2, [R5, #0]
0x08C0	0xB290    UXTH	R0, R2
0x08C2	0xF7FFFC9F  BL	_SPI2_Write+0
0x08C6	0x1C6D    ADDS	R5, R5, #1
;OLED_driver.c, 370 :: 		}
0x08C8	0x4630    MOV	R0, R6
; dataSize end address is: 24 (R6)
; bufPtr end address is: 20 (R5)
0x08CA	0xE7F4    B	L_OLED_SendData42
L_OLED_SendData43:
;OLED_driver.c, 372 :: 		OLED_CS_bit = 1;
0x08CC	0x2301    MOVS	R3, #1
0x08CE	0xB25B    SXTB	R3, R3
0x08D0	0x4A04    LDR	R2, [PC, #16]
0x08D2	0x6013    STR	R3, [R2, #0]
;OLED_driver.c, 373 :: 		return OLED_STATUS_SUCCESS;
0x08D4	0x2000    MOVS	R0, #0
;OLED_driver.c, 374 :: 		}
L_end_OLED_SendData:
0x08D6	0xF8DDE000  LDR	LR, [SP, #0]
0x08DA	0xB001    ADD	SP, SP, #4
0x08DC	0x4770    BX	LR
0x08DE	0xBF00    NOP
0x08E0	0x183C43FE  	PTD_PDOR+0
0x08E4	0x085043FE  	PTB_PDOR+0
; end of _OLED_SendData
_OLED_Init:
;OLED_driver.c, 136 :: 		oled_status_t OLED_Init(void)
0x3DA4	0xB081    SUB	SP, SP, #4
0x3DA6	0xF8CDE000  STR	LR, [SP, #0]
;OLED_driver.c, 138 :: 		oled_text_properties.alignParam = OLED_TEXT_ALIGN_CENTER;
0x3DAA	0x2103    MOVS	R1, #3
0x3DAC	0x48A6    LDR	R0, [PC, #664]
0x3DAE	0x7001    STRB	R1, [R0, #0]
;OLED_driver.c, 139 :: 		oled_text_properties.background = NULL;
0x3DB0	0x2100    MOVS	R1, #0
0x3DB2	0x48A6    LDR	R0, [PC, #664]
0x3DB4	0x6001    STR	R1, [R0, #0]
;OLED_driver.c, 141 :: 		GPIO_Digital_Output(&PTC_PDOR, _GPIO_PINMASK_13);
0x3DB6	0xF44F5100  MOV	R1, #8192
0x3DBA	0x48A5    LDR	R0, [PC, #660]
0x3DBC	0xF7FFF822  BL	_GPIO_Digital_Output+0
;OLED_driver.c, 142 :: 		GPIO_Digital_Output(&PTD_PDOR, _GPIO_PINMASK_15);
0x3DC0	0xF44F4100  MOV	R1, #32768
0x3DC4	0x48A3    LDR	R0, [PC, #652]
0x3DC6	0xF7FFF81D  BL	_GPIO_Digital_Output+0
;OLED_driver.c, 143 :: 		GPIO_Digital_Output(&PTE_PDOR, _GPIO_PINMASK_6);
0x3DCA	0xF04F0140  MOV	R1, #64
0x3DCE	0x48A2    LDR	R0, [PC, #648]
0x3DD0	0xF7FFF818  BL	_GPIO_Digital_Output+0
;OLED_driver.c, 144 :: 		GPIO_Digital_Output(&PTB_PDOR, _GPIO_PINMASK_20);
0x3DD4	0xF44F1180  MOV	R1, #1048576
0x3DD8	0x48A0    LDR	R0, [PC, #640]
0x3DDA	0xF7FFF813  BL	_GPIO_Digital_Output+0
;OLED_driver.c, 147 :: 		_SPI_CFG_CLK_IDLE_HIGH | _SPI_CFG_CLK_PHASE_CHG_LEADING | _SPI_CFG_MSB_FIRST, &_GPIO_Module_SPI2_PB21_23_22);
0x3DDE	0x4AA0    LDR	R2, [PC, #640]
0x3DE0	0x49A0    LDR	R1, [PC, #640]
;OLED_driver.c, 146 :: 		SPI2_Init_Advanced(18000000, _SPI_CFG_MASTER | _SPI_CFG_SELECT_CTAR0 | _SPI_CFG_FRAME_SIZE_8BITS |
0x3DE2	0x48A1    LDR	R0, [PC, #644]
;OLED_driver.c, 147 :: 		_SPI_CFG_CLK_IDLE_HIGH | _SPI_CFG_CLK_PHASE_CHG_LEADING | _SPI_CFG_MSB_FIRST, &_GPIO_Module_SPI2_PB21_23_22);
0x3DE4	0xF7FFFBBE  BL	_SPI2_Init_Advanced+0
;OLED_driver.c, 148 :: 		PORTB_PCR21bits.DSE = 1;
0x3DE8	0x2101    MOVS	R1, #1
0x3DEA	0xB249    SXTB	R1, R1
0x3DEC	0x489F    LDR	R0, [PC, #636]
0x3DEE	0x6001    STR	R1, [R0, #0]
;OLED_driver.c, 149 :: 		PORTB_PCR22bits.DSE = 1;
0x3DF0	0x489F    LDR	R0, [PC, #636]
0x3DF2	0x6001    STR	R1, [R0, #0]
;OLED_driver.c, 150 :: 		PORTB_PCR23bits.DSE = 1;
0x3DF4	0x489F    LDR	R0, [PC, #636]
0x3DF6	0x6001    STR	R1, [R0, #0]
;OLED_driver.c, 155 :: 		OLED_PowerOff();
0x3DF8	0xF7FFFBAA  BL	_OLED_PowerOff+0
;OLED_driver.c, 156 :: 		Delay_1ms();
0x3DFC	0xF7FFFB9A  BL	_Delay_1ms+0
;OLED_driver.c, 157 :: 		OLED_RST_bit = 0;
0x3E00	0x2100    MOVS	R1, #0
0x3E02	0xB249    SXTB	R1, R1
0x3E04	0x489C    LDR	R0, [PC, #624]
0x3E06	0x6001    STR	R1, [R0, #0]
;OLED_driver.c, 158 :: 		Delay_1ms();
0x3E08	0xF7FFFB94  BL	_Delay_1ms+0
;OLED_driver.c, 159 :: 		OLED_RST_bit = 1;
0x3E0C	0x2101    MOVS	R1, #1
0x3E0E	0xB249    SXTB	R1, R1
0x3E10	0x4899    LDR	R0, [PC, #612]
0x3E12	0x6001    STR	R1, [R0, #0]
;OLED_driver.c, 160 :: 		Delay_1ms();
0x3E14	0xF7FFFB8E  BL	_Delay_1ms+0
;OLED_driver.c, 161 :: 		OLED_PowerOn();
0x3E18	0xF7FFFBBA  BL	_OLED_PowerOn+0
;OLED_driver.c, 163 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( OLED_CMD_SET_CMD_LOCK, FIRST_BYTE ) )
0x3E1C	0x2101    MOVS	R1, #1
0x3E1E	0x20FD    MOVS	R0, #253
0x3E20	0xF7FCFB08  BL	_OLED_SendCmd+0
0x3E24	0xB108    CBZ	R0, L_OLED_Init2
;OLED_driver.c, 165 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3E26	0x2002    MOVS	R0, #2
0x3E28	0xE10A    B	L_end_OLED_Init
;OLED_driver.c, 166 :: 		}
L_OLED_Init2:
;OLED_driver.c, 167 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( OLED_UNLOCK, OTHER_BYTE ) )
0x3E2A	0x2100    MOVS	R1, #0
0x3E2C	0x2012    MOVS	R0, #18
0x3E2E	0xF7FCFB01  BL	_OLED_SendCmd+0
0x3E32	0xB108    CBZ	R0, L_OLED_Init3
;OLED_driver.c, 169 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3E34	0x2002    MOVS	R0, #2
0x3E36	0xE103    B	L_end_OLED_Init
;OLED_driver.c, 170 :: 		}
L_OLED_Init3:
;OLED_driver.c, 172 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( OLED_CMD_SET_CMD_LOCK, FIRST_BYTE ) )
0x3E38	0x2101    MOVS	R1, #1
0x3E3A	0x20FD    MOVS	R0, #253
0x3E3C	0xF7FCFAFA  BL	_OLED_SendCmd+0
0x3E40	0xB108    CBZ	R0, L_OLED_Init4
;OLED_driver.c, 174 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3E42	0x2002    MOVS	R0, #2
0x3E44	0xE0FC    B	L_end_OLED_Init
;OLED_driver.c, 175 :: 		}
L_OLED_Init4:
;OLED_driver.c, 176 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( OLED_ACC_TO_CMD_YES, OTHER_BYTE ) )
0x3E46	0x2100    MOVS	R1, #0
0x3E48	0x20B1    MOVS	R0, #177
0x3E4A	0xF7FCFAF3  BL	_OLED_SendCmd+0
0x3E4E	0xB108    CBZ	R0, L_OLED_Init5
;OLED_driver.c, 178 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3E50	0x2002    MOVS	R0, #2
0x3E52	0xE0F5    B	L_end_OLED_Init
;OLED_driver.c, 179 :: 		}
L_OLED_Init5:
;OLED_driver.c, 181 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( OLED_CMD_DISPLAYOFF, FIRST_BYTE ) )
0x3E54	0x2101    MOVS	R1, #1
0x3E56	0x20AE    MOVS	R0, #174
0x3E58	0xF7FCFAEC  BL	_OLED_SendCmd+0
0x3E5C	0xB108    CBZ	R0, L_OLED_Init6
;OLED_driver.c, 183 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3E5E	0x2002    MOVS	R0, #2
0x3E60	0xE0EE    B	L_end_OLED_Init
;OLED_driver.c, 184 :: 		}
L_OLED_Init6:
;OLED_driver.c, 186 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( OLED_CMD_SET_OSC_FREQ_AND_CLOCKDIV, FIRST_BYTE ) )
0x3E62	0x2101    MOVS	R1, #1
0x3E64	0x20B3    MOVS	R0, #179
0x3E66	0xF7FCFAE5  BL	_OLED_SendCmd+0
0x3E6A	0xB108    CBZ	R0, L_OLED_Init7
;OLED_driver.c, 188 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3E6C	0x2002    MOVS	R0, #2
0x3E6E	0xE0E7    B	L_end_OLED_Init
;OLED_driver.c, 189 :: 		}
L_OLED_Init7:
;OLED_driver.c, 190 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( 0xF1, OTHER_BYTE ) )
0x3E70	0x2100    MOVS	R1, #0
0x3E72	0x20F1    MOVS	R0, #241
0x3E74	0xF7FCFADE  BL	_OLED_SendCmd+0
0x3E78	0xB108    CBZ	R0, L_OLED_Init8
;OLED_driver.c, 192 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3E7A	0x2002    MOVS	R0, #2
0x3E7C	0xE0E0    B	L_end_OLED_Init
;OLED_driver.c, 193 :: 		}
L_OLED_Init8:
;OLED_driver.c, 195 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( OLED_CMD_SET_MUX_RATIO, FIRST_BYTE ) )
0x3E7E	0x2101    MOVS	R1, #1
0x3E80	0x20CA    MOVS	R0, #202
0x3E82	0xF7FCFAD7  BL	_OLED_SendCmd+0
0x3E86	0xB108    CBZ	R0, L_OLED_Init9
;OLED_driver.c, 197 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3E88	0x2002    MOVS	R0, #2
0x3E8A	0xE0D9    B	L_end_OLED_Init
;OLED_driver.c, 198 :: 		}
L_OLED_Init9:
;OLED_driver.c, 199 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( 0x5F, OTHER_BYTE ) )
0x3E8C	0x2100    MOVS	R1, #0
0x3E8E	0x205F    MOVS	R0, #95
0x3E90	0xF7FCFAD0  BL	_OLED_SendCmd+0
0x3E94	0xB108    CBZ	R0, L_OLED_Init10
;OLED_driver.c, 201 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3E96	0x2002    MOVS	R0, #2
0x3E98	0xE0D2    B	L_end_OLED_Init
;OLED_driver.c, 202 :: 		}
L_OLED_Init10:
;OLED_driver.c, 204 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( OLED_CMD_SET_REMAP, FIRST_BYTE ) )
0x3E9A	0x2101    MOVS	R1, #1
0x3E9C	0x20A0    MOVS	R0, #160
0x3E9E	0xF7FCFAC9  BL	_OLED_SendCmd+0
0x3EA2	0xB108    CBZ	R0, L_OLED_Init11
;OLED_driver.c, 206 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3EA4	0x2002    MOVS	R0, #2
0x3EA6	0xE0CB    B	L_end_OLED_Init
;OLED_driver.c, 207 :: 		}
L_OLED_Init11:
;OLED_driver.c, 208 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( OLED_REMAP_SETTINGS, OTHER_BYTE ) )
0x3EA8	0x2100    MOVS	R1, #0
0x3EAA	0x2060    MOVS	R0, #96
0x3EAC	0xF7FCFAC2  BL	_OLED_SendCmd+0
0x3EB0	0xB108    CBZ	R0, L_OLED_Init12
;OLED_driver.c, 210 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3EB2	0x2002    MOVS	R0, #2
0x3EB4	0xE0C4    B	L_end_OLED_Init
;OLED_driver.c, 211 :: 		}
L_OLED_Init12:
;OLED_driver.c, 213 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( OLED_CMD_SET_COLUMN, FIRST_BYTE ) )
0x3EB6	0x2101    MOVS	R1, #1
0x3EB8	0x2015    MOVS	R0, #21
0x3EBA	0xF7FCFABB  BL	_OLED_SendCmd+0
0x3EBE	0xB108    CBZ	R0, L_OLED_Init13
;OLED_driver.c, 215 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3EC0	0x2002    MOVS	R0, #2
0x3EC2	0xE0BD    B	L_end_OLED_Init
;OLED_driver.c, 216 :: 		}
L_OLED_Init13:
;OLED_driver.c, 217 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( 0x00, OTHER_BYTE ) )
0x3EC4	0x2100    MOVS	R1, #0
0x3EC6	0x2000    MOVS	R0, #0
0x3EC8	0xF7FCFAB4  BL	_OLED_SendCmd+0
0x3ECC	0xB108    CBZ	R0, L_OLED_Init14
;OLED_driver.c, 219 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3ECE	0x2002    MOVS	R0, #2
0x3ED0	0xE0B6    B	L_end_OLED_Init
;OLED_driver.c, 220 :: 		}
L_OLED_Init14:
;OLED_driver.c, 221 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( 0x5F, OTHER_BYTE ) )
0x3ED2	0x2100    MOVS	R1, #0
0x3ED4	0x205F    MOVS	R0, #95
0x3ED6	0xF7FCFAAD  BL	_OLED_SendCmd+0
0x3EDA	0xB108    CBZ	R0, L_OLED_Init15
;OLED_driver.c, 223 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3EDC	0x2002    MOVS	R0, #2
0x3EDE	0xE0AF    B	L_end_OLED_Init
;OLED_driver.c, 224 :: 		}
L_OLED_Init15:
;OLED_driver.c, 226 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( OLED_CMD_SET_ROW, FIRST_BYTE ) )
0x3EE0	0x2101    MOVS	R1, #1
0x3EE2	0x2075    MOVS	R0, #117
0x3EE4	0xF7FCFAA6  BL	_OLED_SendCmd+0
0x3EE8	0xB108    CBZ	R0, L_OLED_Init16
;OLED_driver.c, 228 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3EEA	0x2002    MOVS	R0, #2
0x3EEC	0xE0A8    B	L_end_OLED_Init
;OLED_driver.c, 229 :: 		}
L_OLED_Init16:
;OLED_driver.c, 230 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( 0x00, OTHER_BYTE ) )
0x3EEE	0x2100    MOVS	R1, #0
0x3EF0	0x2000    MOVS	R0, #0
0x3EF2	0xF7FCFA9F  BL	_OLED_SendCmd+0
0x3EF6	0xB108    CBZ	R0, L_OLED_Init17
;OLED_driver.c, 232 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3EF8	0x2002    MOVS	R0, #2
0x3EFA	0xE0A1    B	L_end_OLED_Init
;OLED_driver.c, 233 :: 		}
L_OLED_Init17:
;OLED_driver.c, 234 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( 0x5F, OTHER_BYTE ) )
0x3EFC	0x2100    MOVS	R1, #0
0x3EFE	0x205F    MOVS	R0, #95
0x3F00	0xF7FCFA98  BL	_OLED_SendCmd+0
0x3F04	0xB108    CBZ	R0, L_OLED_Init18
;OLED_driver.c, 236 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3F06	0x2002    MOVS	R0, #2
0x3F08	0xE09A    B	L_end_OLED_Init
;OLED_driver.c, 237 :: 		}
L_OLED_Init18:
;OLED_driver.c, 239 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( OLED_CMD_STARTLINE, FIRST_BYTE ) )
0x3F0A	0x2101    MOVS	R1, #1
0x3F0C	0x20A1    MOVS	R0, #161
0x3F0E	0xF7FCFA91  BL	_OLED_SendCmd+0
0x3F12	0xB108    CBZ	R0, L_OLED_Init19
;OLED_driver.c, 241 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3F14	0x2002    MOVS	R0, #2
0x3F16	0xE093    B	L_end_OLED_Init
;OLED_driver.c, 242 :: 		}
L_OLED_Init19:
;OLED_driver.c, 243 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( 0x80, OTHER_BYTE ) )
0x3F18	0x2100    MOVS	R1, #0
0x3F1A	0x2080    MOVS	R0, #128
0x3F1C	0xF7FCFA8A  BL	_OLED_SendCmd+0
0x3F20	0xB108    CBZ	R0, L_OLED_Init20
;OLED_driver.c, 245 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3F22	0x2002    MOVS	R0, #2
0x3F24	0xE08C    B	L_end_OLED_Init
;OLED_driver.c, 246 :: 		}
L_OLED_Init20:
;OLED_driver.c, 248 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( OLED_CMD_DISPLAYOFFSET, FIRST_BYTE ) )
0x3F26	0x2101    MOVS	R1, #1
0x3F28	0x20A2    MOVS	R0, #162
0x3F2A	0xF7FCFA83  BL	_OLED_SendCmd+0
0x3F2E	0xB108    CBZ	R0, L_OLED_Init21
;OLED_driver.c, 250 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3F30	0x2002    MOVS	R0, #2
0x3F32	0xE085    B	L_end_OLED_Init
;OLED_driver.c, 251 :: 		}
L_OLED_Init21:
;OLED_driver.c, 252 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( 0x60, OTHER_BYTE ) )
0x3F34	0x2100    MOVS	R1, #0
0x3F36	0x2060    MOVS	R0, #96
0x3F38	0xF7FCFA7C  BL	_OLED_SendCmd+0
0x3F3C	0xB108    CBZ	R0, L_OLED_Init22
;OLED_driver.c, 254 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3F3E	0x2002    MOVS	R0, #2
0x3F40	0xE07E    B	L_end_OLED_Init
;OLED_driver.c, 255 :: 		}
L_OLED_Init22:
;OLED_driver.c, 257 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( OLED_CMD_PRECHARGE, FIRST_BYTE ) )
0x3F42	0x2101    MOVS	R1, #1
0x3F44	0x20B1    MOVS	R0, #177
0x3F46	0xF7FCFA75  BL	_OLED_SendCmd+0
0x3F4A	0xB108    CBZ	R0, L_OLED_Init23
;OLED_driver.c, 259 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3F4C	0x2002    MOVS	R0, #2
0x3F4E	0xE077    B	L_end_OLED_Init
;OLED_driver.c, 260 :: 		}
L_OLED_Init23:
;OLED_driver.c, 261 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( 0x32, FIRST_BYTE ) )
0x3F50	0x2101    MOVS	R1, #1
0x3F52	0x2032    MOVS	R0, #50
0x3F54	0xF7FCFA6E  BL	_OLED_SendCmd+0
0x3F58	0xB108    CBZ	R0, L_OLED_Init24
;OLED_driver.c, 263 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3F5A	0x2002    MOVS	R0, #2
0x3F5C	0xE070    B	L_end_OLED_Init
;OLED_driver.c, 264 :: 		}
L_OLED_Init24:
;OLED_driver.c, 266 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( OLED_CMD_VCOMH, FIRST_BYTE ) )
0x3F5E	0x2101    MOVS	R1, #1
0x3F60	0x20BE    MOVS	R0, #190
0x3F62	0xF7FCFA67  BL	_OLED_SendCmd+0
0x3F66	0xB108    CBZ	R0, L_OLED_Init25
;OLED_driver.c, 268 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3F68	0x2002    MOVS	R0, #2
0x3F6A	0xE069    B	L_end_OLED_Init
;OLED_driver.c, 269 :: 		}
L_OLED_Init25:
;OLED_driver.c, 270 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( 0x05, FIRST_BYTE ) )
0x3F6C	0x2101    MOVS	R1, #1
0x3F6E	0x2005    MOVS	R0, #5
0x3F70	0xF7FCFA60  BL	_OLED_SendCmd+0
0x3F74	0xB108    CBZ	R0, L_OLED_Init26
;OLED_driver.c, 272 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3F76	0x2002    MOVS	R0, #2
0x3F78	0xE062    B	L_end_OLED_Init
;OLED_driver.c, 273 :: 		}
L_OLED_Init26:
;OLED_driver.c, 275 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( OLED_CMD_NORMALDISPLAY, FIRST_BYTE ) )
0x3F7A	0x2101    MOVS	R1, #1
0x3F7C	0x20A6    MOVS	R0, #166
0x3F7E	0xF7FCFA59  BL	_OLED_SendCmd+0
0x3F82	0xB108    CBZ	R0, L_OLED_Init27
;OLED_driver.c, 277 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3F84	0x2002    MOVS	R0, #2
0x3F86	0xE05B    B	L_end_OLED_Init
;OLED_driver.c, 278 :: 		}
L_OLED_Init27:
;OLED_driver.c, 280 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( OLED_CMD_CONTRASTABC, FIRST_BYTE ) )
0x3F88	0x2101    MOVS	R1, #1
0x3F8A	0x20C1    MOVS	R0, #193
0x3F8C	0xF7FCFA52  BL	_OLED_SendCmd+0
0x3F90	0xB108    CBZ	R0, L_OLED_Init28
;OLED_driver.c, 282 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3F92	0x2002    MOVS	R0, #2
0x3F94	0xE054    B	L_end_OLED_Init
;OLED_driver.c, 283 :: 		}
L_OLED_Init28:
;OLED_driver.c, 284 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( 0x8A, OTHER_BYTE ) )
0x3F96	0x2100    MOVS	R1, #0
0x3F98	0x208A    MOVS	R0, #138
0x3F9A	0xF7FCFA4B  BL	_OLED_SendCmd+0
0x3F9E	0xB108    CBZ	R0, L_OLED_Init29
;OLED_driver.c, 286 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3FA0	0x2002    MOVS	R0, #2
0x3FA2	0xE04D    B	L_end_OLED_Init
;OLED_driver.c, 287 :: 		}
L_OLED_Init29:
;OLED_driver.c, 288 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( 0x51, OTHER_BYTE ) )
0x3FA4	0x2100    MOVS	R1, #0
0x3FA6	0x2051    MOVS	R0, #81
0x3FA8	0xF7FCFA44  BL	_OLED_SendCmd+0
0x3FAC	0xB108    CBZ	R0, L_OLED_Init30
;OLED_driver.c, 290 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3FAE	0x2002    MOVS	R0, #2
0x3FB0	0xE046    B	L_end_OLED_Init
;OLED_driver.c, 291 :: 		}
L_OLED_Init30:
;OLED_driver.c, 292 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( 0x8A, OTHER_BYTE ) )
0x3FB2	0x2100    MOVS	R1, #0
0x3FB4	0x208A    MOVS	R0, #138
0x3FB6	0xF7FCFA3D  BL	_OLED_SendCmd+0
0x3FBA	0xB108    CBZ	R0, L_OLED_Init31
;OLED_driver.c, 294 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3FBC	0x2002    MOVS	R0, #2
0x3FBE	0xE03F    B	L_end_OLED_Init
;OLED_driver.c, 295 :: 		}
L_OLED_Init31:
;OLED_driver.c, 297 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( OLED_CMD_CONTRASTMASTER, FIRST_BYTE ) )
0x3FC0	0x2101    MOVS	R1, #1
0x3FC2	0x20C7    MOVS	R0, #199
0x3FC4	0xF7FCFA36  BL	_OLED_SendCmd+0
0x3FC8	0xB108    CBZ	R0, L_OLED_Init32
;OLED_driver.c, 299 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3FCA	0x2002    MOVS	R0, #2
0x3FCC	0xE038    B	L_end_OLED_Init
;OLED_driver.c, 300 :: 		}
L_OLED_Init32:
;OLED_driver.c, 301 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( 0xCF, OTHER_BYTE ) )
0x3FCE	0x2100    MOVS	R1, #0
0x3FD0	0x20CF    MOVS	R0, #207
0x3FD2	0xF7FCFA2F  BL	_OLED_SendCmd+0
0x3FD6	0xB108    CBZ	R0, L_OLED_Init33
;OLED_driver.c, 303 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3FD8	0x2002    MOVS	R0, #2
0x3FDA	0xE031    B	L_end_OLED_Init
;OLED_driver.c, 304 :: 		}
L_OLED_Init33:
;OLED_driver.c, 306 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( OLED_CMD_SETVSL, FIRST_BYTE ) )
0x3FDC	0x2101    MOVS	R1, #1
0x3FDE	0x20B4    MOVS	R0, #180
0x3FE0	0xF7FCFA28  BL	_OLED_SendCmd+0
0x3FE4	0xB108    CBZ	R0, L_OLED_Init34
;OLED_driver.c, 308 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3FE6	0x2002    MOVS	R0, #2
0x3FE8	0xE02A    B	L_end_OLED_Init
;OLED_driver.c, 309 :: 		}
L_OLED_Init34:
;OLED_driver.c, 310 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( 0xA0, OTHER_BYTE ) )
0x3FEA	0x2100    MOVS	R1, #0
0x3FEC	0x20A0    MOVS	R0, #160
0x3FEE	0xF7FCFA21  BL	_OLED_SendCmd+0
0x3FF2	0xB108    CBZ	R0, L_OLED_Init35
;OLED_driver.c, 312 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3FF4	0x2002    MOVS	R0, #2
0x3FF6	0xE023    B	L_end_OLED_Init
;OLED_driver.c, 313 :: 		}
L_OLED_Init35:
;OLED_driver.c, 314 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( 0xB5, OTHER_BYTE ) )
0x3FF8	0x2100    MOVS	R1, #0
0x3FFA	0x20B5    MOVS	R0, #181
0x3FFC	0xF7FCFA1A  BL	_OLED_SendCmd+0
0x4000	0xB108    CBZ	R0, L_OLED_Init36
;OLED_driver.c, 316 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x4002	0x2002    MOVS	R0, #2
0x4004	0xE01C    B	L_end_OLED_Init
;OLED_driver.c, 317 :: 		}
L_OLED_Init36:
;OLED_driver.c, 318 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( 0x55, OTHER_BYTE ) )
0x4006	0x2100    MOVS	R1, #0
0x4008	0x2055    MOVS	R0, #85
0x400A	0xF7FCFA13  BL	_OLED_SendCmd+0
0x400E	0xB108    CBZ	R0, L_OLED_Init37
;OLED_driver.c, 320 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x4010	0x2002    MOVS	R0, #2
0x4012	0xE015    B	L_end_OLED_Init
;OLED_driver.c, 321 :: 		}
L_OLED_Init37:
;OLED_driver.c, 323 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( OLED_CMD_PRECHARGE2, FIRST_BYTE ) )
0x4014	0x2101    MOVS	R1, #1
0x4016	0x20B6    MOVS	R0, #182
0x4018	0xF7FCFA0C  BL	_OLED_SendCmd+0
0x401C	0xB108    CBZ	R0, L_OLED_Init38
;OLED_driver.c, 325 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x401E	0x2002    MOVS	R0, #2
0x4020	0xE00E    B	L_end_OLED_Init
;OLED_driver.c, 326 :: 		}
L_OLED_Init38:
;OLED_driver.c, 327 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( 0x01, OTHER_BYTE ) )
0x4022	0x2100    MOVS	R1, #0
0x4024	0x2001    MOVS	R0, #1
0x4026	0xF7FCFA05  BL	_OLED_SendCmd+0
0x402A	0xB108    CBZ	R0, L_OLED_Init39
;OLED_driver.c, 329 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x402C	0x2002    MOVS	R0, #2
0x402E	0xE007    B	L_end_OLED_Init
;OLED_driver.c, 330 :: 		}
L_OLED_Init39:
;OLED_driver.c, 332 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( OLED_CMD_DISPLAYON, FIRST_BYTE ) )
0x4030	0x2101    MOVS	R1, #1
0x4032	0x20AF    MOVS	R0, #175
0x4034	0xF7FCF9FE  BL	_OLED_SendCmd+0
0x4038	0xB108    CBZ	R0, L_OLED_Init40
;OLED_driver.c, 334 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x403A	0x2002    MOVS	R0, #2
0x403C	0xE000    B	L_end_OLED_Init
;OLED_driver.c, 335 :: 		}
L_OLED_Init40:
;OLED_driver.c, 337 :: 		return OLED_STATUS_SUCCESS;
0x403E	0x2000    MOVS	R0, #0
;OLED_driver.c, 338 :: 		}
L_end_OLED_Init:
0x4040	0xF8DDE000  LDR	LR, [SP, #0]
0x4044	0xB001    ADD	SP, SP, #4
0x4046	0x4770    BX	LR
0x4048	0x4A8E2000  	OLED_driver_oled_text_properties+6
0x404C	0x4A902000  	OLED_driver_oled_text_properties+8
0x4050	0xF080400F  	PTC_PDOR+0
0x4054	0xF0C0400F  	PTD_PDOR+0
0x4058	0xF100400F  	PTE_PDOR+0
0x405C	0xF040400F  	PTB_PDOR+0
0x4060	0xABB80000  	__GPIO_Module_SPI2_PB21_23_22+0
0x4064	0x00078600  	#-2046820345
0x4068	0xA8800112  	#18000000
0x406C	0x0A984294  	PORTB_PCR21bits+0
0x4070	0x0B184294  	PORTB_PCR22bits+0
0x4074	0x0B984294  	PORTB_PCR23bits+0
0x4078	0x201843FE  	PTE_PDOR+0
; end of _OLED_Init
_GPIO_Digital_Output:
;__Lib_GPIO.c, 270 :: 		void GPIO_Digital_Output(unsigned long *port, unsigned long pinMask) {
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x2E04	0xB081    SUB	SP, SP, #4
0x2E06	0xF8CDE000  STR	LR, [SP, #0]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO.c, 271 :: 		GPIO_Config(port, pinMask, _GPIO_CFG_DIGITAL_OUTPUT);
0x2E0A	0x4A03    LDR	R2, [PC, #12]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x2E0C	0xF7FFF876  BL	_GPIO_Config+0
;__Lib_GPIO.c, 272 :: 		}
L_end_GPIO_Digital_Output:
0x2E10	0xF8DDE000  LDR	LR, [SP, #0]
0x2E14	0xB001    ADD	SP, SP, #4
0x2E16	0x4770    BX	LR
0x2E18	0x01040004  	#262404
; end of _GPIO_Digital_Output
_GPIO_Config:
;__Lib_GPIO.c, 232 :: 		void GPIO_Config(unsigned long *port, unsigned long pinMask, unsigned long config){
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1EFC	0xB081    SUB	SP, SP, #4
0x1EFE	0xF8CDE000  STR	LR, [SP, #0]
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
; config start address is: 8 (R2)
;__Lib_GPIO.c, 241 :: 		GPIO_HAL_Config(port, pinMask, config);
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x1F02	0xF7FFFD95  BL	__Lib_GPIO_GPIO_HAL_Config+0
;__Lib_GPIO.c, 242 :: 		}
L_end_GPIO_Config:
0x1F06	0xF8DDE000  LDR	LR, [SP, #0]
0x1F0A	0xB001    ADD	SP, SP, #4
0x1F0C	0x4770    BX	LR
; end of _GPIO_Config
__Lib_GPIO_GPIO_HAL_Config:
;__Lib_GPIO.c, 114 :: 		static void GPIO_HAL_Config(unsigned long *port, unsigned long pinMask, unsigned long config) {
; config start address is: 8 (R2)
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x1A30	0xB083    SUB	SP, SP, #12
0x1A32	0xF8CDE000  STR	LR, [SP, #0]
0x1A36	0x4606    MOV	R6, R0
0x1A38	0x460C    MOV	R4, R1
0x1A3A	0x4615    MOV	R5, R2
; config end address is: 8 (R2)
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 24 (R6)
; pinMask start address is: 16 (R4)
; config start address is: 20 (R5)
;__Lib_GPIO.c, 116 :: 		pinNum = 0,
;__Lib_GPIO.c, 117 :: 		pos    = 0,
;__Lib_GPIO.c, 118 :: 		currentPin = 0,
;__Lib_GPIO.c, 119 :: 		portNum = 0;
;__Lib_GPIO.c, 125 :: 		GPIO_HAL_Clk_Enable(port);
0x1A3C	0x4630    MOV	R0, R6
0x1A3E	0xF7FEFE43  BL	__Lib_GPIO_GPIO_HAL_Clk_Enable+0
;__Lib_GPIO.c, 127 :: 		portNum = ((unsigned long)port & _GPIO_PORT_CTRL_MASK) / _GPIO_PORT_CTRL_OFFSET;
0x1A42	0xF24013FF  MOVW	R3, #511
0x1A46	0xEA060003  AND	R0, R6, R3, LSL #0
; port end address is: 24 (R6)
0x1A4A	0x0980    LSRS	R0, R0, #6
; portNum start address is: 0 (R0)
;__Lib_GPIO.c, 130 :: 		for (pinNum = 0; pinNum < 32; pinNum++) {
; pinNum start address is: 24 (R6)
0x1A4C	0x2600    MOVS	R6, #0
; pinMask end address is: 16 (R4)
; config end address is: 20 (R5)
; pinNum end address is: 24 (R6)
0x1A4E	0x4622    MOV	R2, R4
0x1A50	0x4629    MOV	R1, R5
L___Lib_GPIO_GPIO_HAL_Config0:
; pinNum start address is: 24 (R6)
; pinMask start address is: 8 (R2)
; config start address is: 4 (R1)
; portNum start address is: 0 (R0)
; portNum end address is: 0 (R0)
; config start address is: 4 (R1)
; config end address is: 4 (R1)
; pinMask start address is: 8 (R2)
; pinMask end address is: 8 (R2)
0x1A52	0x2E20    CMP	R6, #32
0x1A54	0xD239    BCS	L___Lib_GPIO_GPIO_HAL_Config1
; portNum end address is: 0 (R0)
; config end address is: 4 (R1)
; pinMask end address is: 8 (R2)
;__Lib_GPIO.c, 131 :: 		pos = 1ul << pinNum;
; pinMask start address is: 8 (R2)
; config start address is: 4 (R1)
; portNum start address is: 0 (R0)
0x1A56	0xF04F0301  MOV	R3, #1
0x1A5A	0xFA03F406  LSL	R4, R3, R6
;__Lib_GPIO.c, 133 :: 		currentPin = pinMask & pos;
0x1A5E	0xEA020304  AND	R3, R2, R4, LSL #0
; currentPin start address is: 28 (R7)
0x1A62	0x461F    MOV	R7, R3
;__Lib_GPIO.c, 135 :: 		if (currentPin == pos) {
0x1A64	0x42A3    CMP	R3, R4
0x1A66	0xD12E    BNE	L___Lib_GPIO_GPIO_HAL_Config3
;__Lib_GPIO.c, 137 :: 		pinCtrl = (unsigned long*)(_PIN_CTRL_BASE + portNum * _PIN_CTRL_OFFSET + pinNum * 4);
0x1A68	0x0304    LSLS	R4, R0, #12
0x1A6A	0x4B1A    LDR	R3, [PC, #104]
0x1A6C	0x191C    ADDS	R4, R3, R4
0x1A6E	0x00B3    LSLS	R3, R6, #2
0x1A70	0x18E5    ADDS	R5, R4, R3
0x1A72	0x9501    STR	R5, [SP, #4]
;__Lib_GPIO.c, 140 :: 		*pinCtrl &= 0xFFFF0000;
0x1A74	0x682C    LDR	R4, [R5, #0]
0x1A76	0x4B18    LDR	R3, [PC, #96]
0x1A78	0xEA040303  AND	R3, R4, R3, LSL #0
0x1A7C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO.c, 141 :: 		*pinCtrl |= (config & 0xFFFFul);
0x1A7E	0x4B17    LDR	R3, [PC, #92]
0x1A80	0xEA010403  AND	R4, R1, R3, LSL #0
0x1A84	0x9B01    LDR	R3, [SP, #4]
0x1A86	0x681B    LDR	R3, [R3, #0]
0x1A88	0xEA430404  ORR	R4, R3, R4, LSL #0
0x1A8C	0x9B01    LDR	R3, [SP, #4]
0x1A8E	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO.c, 143 :: 		if ((config & _GPIO_CFG_MODE_ANALOG) != _GPIO_CFG_MODE_ANALOG){
0x1A90	0xF4013380  AND	R3, R1, #65536
0x1A94	0xF5B33F80  CMP	R3, #65536
0x1A98	0xD015    BEQ	L___Lib_GPIO_GPIO_HAL_Config4
;__Lib_GPIO.c, 145 :: 		gpioCtrl = (unsigned long*)(_GPIO_PORT_CTRL_BASE + portNum * _GPIO_PORT_CTRL_OFFSET) + _GPIO_PORT_PDDR_OFFSET;
0x1A9A	0x0184    LSLS	R4, R0, #6
0x1A9C	0x4B10    LDR	R3, [PC, #64]
0x1A9E	0x191B    ADDS	R3, R3, R4
0x1AA0	0x3314    ADDS	R3, #20
0x1AA2	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO.c, 147 :: 		if (config & _GPIO_CFG_MODE_INPUT)
0x1AA4	0xF4013300  AND	R3, R1, #131072
0x1AA8	0xB13B    CBZ	R3, L___Lib_GPIO_GPIO_HAL_Config5
;__Lib_GPIO.c, 148 :: 		*gpioCtrl &= ~currentPin;
0x1AAA	0x43FC    MVN	R4, R7
; currentPin end address is: 28 (R7)
0x1AAC	0x9B02    LDR	R3, [SP, #8]
0x1AAE	0x681B    LDR	R3, [R3, #0]
0x1AB0	0xEA030404  AND	R4, R3, R4, LSL #0
0x1AB4	0x9B02    LDR	R3, [SP, #8]
0x1AB6	0x601C    STR	R4, [R3, #0]
0x1AB8	0xE005    B	L___Lib_GPIO_GPIO_HAL_Config6
L___Lib_GPIO_GPIO_HAL_Config5:
;__Lib_GPIO.c, 150 :: 		*gpioCtrl |= currentPin;
; currentPin start address is: 28 (R7)
0x1ABA	0x9B02    LDR	R3, [SP, #8]
0x1ABC	0x681B    LDR	R3, [R3, #0]
0x1ABE	0xEA430407  ORR	R4, R3, R7, LSL #0
; currentPin end address is: 28 (R7)
0x1AC2	0x9B02    LDR	R3, [SP, #8]
0x1AC4	0x601C    STR	R4, [R3, #0]
L___Lib_GPIO_GPIO_HAL_Config6:
;__Lib_GPIO.c, 151 :: 		}
L___Lib_GPIO_GPIO_HAL_Config4:
;__Lib_GPIO.c, 152 :: 		}
L___Lib_GPIO_GPIO_HAL_Config3:
;__Lib_GPIO.c, 130 :: 		for (pinNum = 0; pinNum < 32; pinNum++) {
0x1AC6	0x1C76    ADDS	R6, R6, #1
;__Lib_GPIO.c, 153 :: 		}
; portNum end address is: 0 (R0)
; config end address is: 4 (R1)
; pinMask end address is: 8 (R2)
; pinNum end address is: 24 (R6)
0x1AC8	0xE7C3    B	L___Lib_GPIO_GPIO_HAL_Config0
L___Lib_GPIO_GPIO_HAL_Config1:
;__Lib_GPIO.c, 154 :: 		}
L_end_GPIO_HAL_Config:
0x1ACA	0xF8DDE000  LDR	LR, [SP, #0]
0x1ACE	0xB003    ADD	SP, SP, #12
0x1AD0	0x4770    BX	LR
0x1AD2	0xBF00    NOP
0x1AD4	0x90004004  	#1074040832
0x1AD8	0x0000FFFF  	#-65536
0x1ADC	0xFFFF0000  	#65535
0x1AE0	0xF000400F  	#1074786304
; end of __Lib_GPIO_GPIO_HAL_Config
__Lib_GPIO_GPIO_HAL_Clk_Enable:
;__Lib_GPIO.c, 72 :: 		static void GPIO_HAL_Clk_Enable(unsigned long *portBase) {
; portBase start address is: 0 (R0)
0x06C8	0xB081    SUB	SP, SP, #4
; portBase end address is: 0 (R0)
; portBase start address is: 0 (R0)
;__Lib_GPIO.c, 75 :: 		port = ((unsigned long)portBase & _GPIO_PORT_CTRL_MASK) / _GPIO_PORT_CTRL_OFFSET;
0x06CA	0xF24011FF  MOVW	R1, #511
0x06CE	0xEA000101  AND	R1, R0, R1, LSL #0
; portBase end address is: 0 (R0)
0x06D2	0x0989    LSRS	R1, R1, #6
; port start address is: 0 (R0)
0x06D4	0x4608    MOV	R0, R1
;__Lib_GPIO.c, 76 :: 		SIM_SCGC5 |= (1ul << (9 + port));
0x06D6	0xF2000209  ADDW	R2, R0, #9
; port end address is: 0 (R0)
0x06DA	0xF04F0101  MOV	R1, #1
0x06DE	0xFA01F202  LSL	R2, R1, R2
0x06E2	0x4904    LDR	R1, [PC, #16]
0x06E4	0x6809    LDR	R1, [R1, #0]
0x06E6	0xEA410202  ORR	R2, R1, R2, LSL #0
0x06EA	0x4902    LDR	R1, [PC, #8]
0x06EC	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO.c, 77 :: 		}
L_end_GPIO_HAL_Clk_Enable:
0x06EE	0xB001    ADD	SP, SP, #4
0x06F0	0x4770    BX	LR
0x06F2	0xBF00    NOP
0x06F4	0x80384004  	SIM_SCGC5+0
; end of __Lib_GPIO_GPIO_HAL_Clk_Enable
_SPI2_Init_Advanced:
;__Lib_SPI_012.c, 498 :: 		void SPI2_Init_Advanced(unsigned long baudRate, unsigned long config, Module_Struct* module) {
; module start address is: 8 (R2)
; config start address is: 4 (R1)
; baudRate start address is: 0 (R0)
0x3564	0xB081    SUB	SP, SP, #4
0x3566	0xF8CDE000  STR	LR, [SP, #0]
0x356A	0x4603    MOV	R3, R0
0x356C	0x460C    MOV	R4, R1
0x356E	0x4615    MOV	R5, R2
; module end address is: 8 (R2)
; config end address is: 4 (R1)
; baudRate end address is: 0 (R0)
; baudRate start address is: 12 (R3)
; config start address is: 16 (R4)
; module start address is: 20 (R5)
;__Lib_SPI_012.c, 499 :: 		SPI_AssignPtr(&SPI2_MCR);
0x3570	0x4806    LDR	R0, [PC, #24]
0x3572	0xF7FEFC8D  BL	__Lib_SPI_012_SPI_AssignPtr+0
;__Lib_SPI_012.c, 500 :: 		SPI_Hal_Init_Advanced(&SPI2_MCR, baudRate, config, module);
0x3576	0x4622    MOV	R2, R4
; module end address is: 20 (R5)
0x3578	0x4619    MOV	R1, R3
; config end address is: 16 (R4)
0x357A	0x462B    MOV	R3, R5
; baudRate end address is: 12 (R3)
0x357C	0x4803    LDR	R0, [PC, #12]
0x357E	0xF7FEFC0F  BL	__Lib_SPI_012_SPI_Hal_Init_Advanced+0
;__Lib_SPI_012.c, 501 :: 		}
L_end_SPI2_Init_Advanced:
0x3582	0xF8DDE000  LDR	LR, [SP, #0]
0x3586	0xB001    ADD	SP, SP, #4
0x3588	0x4770    BX	LR
0x358A	0xBF00    NOP
0x358C	0xC000400A  	SPI2_MCR+0
; end of _SPI2_Init_Advanced
__Lib_SPI_012_SPI_AssignPtr:
;__Lib_SPI_012.c, 705 :: 		static void SPI_AssignPtr(unsigned long* spiBase) {
; spiBase start address is: 0 (R0)
0x1E90	0xB081    SUB	SP, SP, #4
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
;__Lib_SPI_012.c, 706 :: 		if (spiBase == &SPI0_MCR) {
0x1E92	0x490F    LDR	R1, [PC, #60]
0x1E94	0x4288    CMP	R0, R1
0x1E96	0xD106    BNE	L___Lib_SPI_012_SPI_AssignPtr24
; spiBase end address is: 0 (R0)
;__Lib_SPI_012.c, 707 :: 		SPI_Wr_Ptr = SPI0_Write;
0x1E98	0x4A0E    LDR	R2, [PC, #56]
0x1E9A	0x490F    LDR	R1, [PC, #60]
0x1E9C	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 708 :: 		SPI_Rd_Ptr = SPI0_Read;
0x1E9E	0x4A0F    LDR	R2, [PC, #60]
0x1EA0	0x490F    LDR	R1, [PC, #60]
0x1EA2	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 709 :: 		} else if (spiBase == &SPI1_MCR) {
0x1EA4	0xE012    B	L___Lib_SPI_012_SPI_AssignPtr25
L___Lib_SPI_012_SPI_AssignPtr24:
; spiBase start address is: 0 (R0)
0x1EA6	0x490F    LDR	R1, [PC, #60]
0x1EA8	0x4288    CMP	R0, R1
0x1EAA	0xD106    BNE	L___Lib_SPI_012_SPI_AssignPtr26
; spiBase end address is: 0 (R0)
;__Lib_SPI_012.c, 710 :: 		SPI_Wr_Ptr = SPI1_Write;
0x1EAC	0x4A0E    LDR	R2, [PC, #56]
0x1EAE	0x490A    LDR	R1, [PC, #40]
0x1EB0	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 711 :: 		SPI_Rd_Ptr = SPI1_Read;
0x1EB2	0x4A0E    LDR	R2, [PC, #56]
0x1EB4	0x490A    LDR	R1, [PC, #40]
0x1EB6	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 712 :: 		} else if (spiBase == &SPI2_MCR) {
0x1EB8	0xE008    B	L___Lib_SPI_012_SPI_AssignPtr27
L___Lib_SPI_012_SPI_AssignPtr26:
; spiBase start address is: 0 (R0)
0x1EBA	0x490D    LDR	R1, [PC, #52]
0x1EBC	0x4288    CMP	R0, R1
0x1EBE	0xD105    BNE	L___Lib_SPI_012_SPI_AssignPtr28
; spiBase end address is: 0 (R0)
;__Lib_SPI_012.c, 713 :: 		SPI_Wr_Ptr = SPI2_Write;
0x1EC0	0x4A0C    LDR	R2, [PC, #48]
0x1EC2	0x4905    LDR	R1, [PC, #20]
0x1EC4	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 714 :: 		SPI_Rd_Ptr = SPI2_Read;
0x1EC6	0x4A0C    LDR	R2, [PC, #48]
0x1EC8	0x4905    LDR	R1, [PC, #20]
0x1ECA	0x600A    STR	R2, [R1, #0]
;__Lib_SPI_012.c, 715 :: 		}
L___Lib_SPI_012_SPI_AssignPtr28:
L___Lib_SPI_012_SPI_AssignPtr27:
L___Lib_SPI_012_SPI_AssignPtr25:
;__Lib_SPI_012.c, 716 :: 		}
L_end_SPI_AssignPtr:
0x1ECC	0xB001    ADD	SP, SP, #4
0x1ECE	0x4770    BX	LR
0x1ED0	0xC0004002  	SPI0_MCR+0
0x1ED4	0xFFFFFFFF  	_SPI0_Write+0
0x1ED8	0x4BE42000  	_SPI_Wr_Ptr+0
0x1EDC	0xFFFFFFFF  	_SPI0_Read+0
0x1EE0	0x4BE82000  	_SPI_Rd_Ptr+0
0x1EE4	0xD0004002  	SPI1_MCR+0
0x1EE8	0xFFFFFFFF  	_SPI1_Write+0
0x1EEC	0xFFFFFFFF  	_SPI1_Read+0
0x1EF0	0xC000400A  	SPI2_MCR+0
0x1EF4	0x02050000  	_SPI2_Write+0
0x1EF8	0xFFFFFFFF  	_SPI2_Read+0
; end of __Lib_SPI_012_SPI_AssignPtr
__Lib_SPI_012_SPI_Hal_Init_Advanced:
;__Lib_SPI_012.c, 367 :: 		static void SPI_Hal_Init_Advanced(unsigned long* spiBase, unsigned long baudRate, unsigned long config, Module_Struct* module) {
; module start address is: 12 (R3)
; config start address is: 8 (R2)
; spiBase start address is: 0 (R0)
0x1DA0	0xB084    SUB	SP, SP, #16
0x1DA2	0xF8CDE000  STR	LR, [SP, #0]
0x1DA6	0x9103    STR	R1, [SP, #12]
0x1DA8	0x4601    MOV	R1, R0
0x1DAA	0x4610    MOV	R0, R2
; module end address is: 12 (R3)
; config end address is: 8 (R2)
; spiBase end address is: 0 (R0)
; spiBase start address is: 4 (R1)
; config start address is: 0 (R0)
; module start address is: 12 (R3)
;__Lib_SPI_012.c, 372 :: 		GPIO_Alternate_Function_Enable(module);
0x1DAC	0x9001    STR	R0, [SP, #4]
; module end address is: 12 (R3)
0x1DAE	0x9102    STR	R1, [SP, #8]
0x1DB0	0x4618    MOV	R0, R3
0x1DB2	0xF7FFFE97  BL	_GPIO_Alternate_Function_Enable+0
0x1DB6	0x9902    LDR	R1, [SP, #8]
0x1DB8	0x9801    LDR	R0, [SP, #4]
;__Lib_SPI_012.c, 374 :: 		whichCtar = (config & _SPI_CFG_SELECT_CTAR_MASK) >> 4;
0x1DBA	0xF0000410  AND	R4, R0, #16
0x1DBE	0x0924    LSRS	R4, R4, #4
; whichCtar start address is: 28 (R7)
0x1DC0	0x4627    MOV	R7, R4
;__Lib_SPI_012.c, 377 :: 		SPI_Hal_EnableClock(spiBase);
0x1DC2	0x9001    STR	R0, [SP, #4]
0x1DC4	0x9102    STR	R1, [SP, #8]
0x1DC6	0x4608    MOV	R0, R1
0x1DC8	0xF7FFFE0E  BL	__Lib_SPI_012_SPI_Hal_EnableClock+0
0x1DCC	0x9902    LDR	R1, [SP, #8]
;__Lib_SPI_012.c, 379 :: 		SPI_Hal_ResetInit(spiBase);
0x1DCE	0x9102    STR	R1, [SP, #8]
0x1DD0	0x4608    MOV	R0, R1
0x1DD2	0xF7FFFCD5  BL	__Lib_SPI_012_SPI_Hal_ResetInit+0
0x1DD6	0x9902    LDR	R1, [SP, #8]
0x1DD8	0x9801    LDR	R0, [SP, #4]
;__Lib_SPI_012.c, 381 :: 		*(spiBase + SPI_MCR_OFFSET) |= (config & _SPI_CFG_MASTER);
0x1DDA	0xF0004500  AND	R5, R0, #-2147483648
0x1DDE	0x680C    LDR	R4, [R1, #0]
0x1DE0	0x432C    ORRS	R4, R5
0x1DE2	0x600C    STR	R4, [R1, #0]
;__Lib_SPI_012.c, 383 :: 		*(spiBase + SPI_MCR_OFFSET) |= (config & _SPI_CFG_CONT_SCK);
0x1DE4	0xF0004580  AND	R5, R0, #1073741824
0x1DE8	0x680C    LDR	R4, [R1, #0]
0x1DEA	0x432C    ORRS	R4, R5
0x1DEC	0x600C    STR	R4, [R1, #0]
;__Lib_SPI_012.c, 385 :: 		*(spiBase + SPI_MCR_OFFSET) |= SPI_MCR_DIS_TXF_MASK | SPI_MCR_DIS_RXF_MASK;
0x1DEE	0x680C    LDR	R4, [R1, #0]
0x1DF0	0xF4445440  ORR	R4, R4, #12288
0x1DF4	0x600C    STR	R4, [R1, #0]
;__Lib_SPI_012.c, 390 :: 		*(spiBase + SPI_MCR_OFFSET) &= ~(1ul << SPI_MCR_MDIS_SHIFT); // '0' - enable; '1' - disable
0x1DF6	0x680D    LDR	R5, [R1, #0]
0x1DF8	0xF46F4480  MVN	R4, #16384
0x1DFC	0xEA050404  AND	R4, R5, R4, LSL #0
0x1E00	0x600C    STR	R4, [R1, #0]
;__Lib_SPI_012.c, 392 :: 		*(spiBase + SPI_CTAR0_OFFSET + whichCtar) |= (config & _SPI_CFG_FRAME_SIZE_MASK);
0x1E02	0xF201050C  ADDW	R5, R1, #12
0x1E06	0x00BC    LSLS	R4, R7, #2
0x1E08	0x192E    ADDS	R6, R5, R4
0x1E0A	0xF000050F  AND	R5, R0, #15
0x1E0E	0x6834    LDR	R4, [R6, #0]
0x1E10	0x432C    ORRS	R4, R5
0x1E12	0x6034    STR	R4, [R6, #0]
;__Lib_SPI_012.c, 394 :: 		*(spiBase + SPI_CTAR0_OFFSET + whichCtar) |= (config & _SPI_CFG_CLK_IDLE_HIGH);
0x1E14	0xF201050C  ADDW	R5, R1, #12
0x1E18	0x00BC    LSLS	R4, R7, #2
0x1E1A	0x192E    ADDS	R6, R5, R4
0x1E1C	0xF0006580  AND	R5, R0, #67108864
0x1E20	0x6834    LDR	R4, [R6, #0]
0x1E22	0x432C    ORRS	R4, R5
0x1E24	0x6034    STR	R4, [R6, #0]
;__Lib_SPI_012.c, 396 :: 		*(spiBase + SPI_CTAR0_OFFSET + whichCtar) |= (config & _SPI_CFG_CLK_PHASE_CHG_LEADING);
0x1E26	0xF201050C  ADDW	R5, R1, #12
0x1E2A	0x00BC    LSLS	R4, R7, #2
0x1E2C	0x192E    ADDS	R6, R5, R4
0x1E2E	0xF0007500  AND	R5, R0, #33554432
0x1E32	0x6834    LDR	R4, [R6, #0]
0x1E34	0x432C    ORRS	R4, R5
0x1E36	0x6034    STR	R4, [R6, #0]
;__Lib_SPI_012.c, 398 :: 		*(spiBase + SPI_CTAR0_OFFSET + whichCtar) |= (config & _SPI_CFG_LSB_FIRST);
0x1E38	0xF201050C  ADDW	R5, R1, #12
0x1E3C	0x00BC    LSLS	R4, R7, #2
0x1E3E	0x192E    ADDS	R6, R5, R4
0x1E40	0xF0007580  AND	R5, R0, #16777216
0x1E44	0x6834    LDR	R4, [R6, #0]
0x1E46	0x432C    ORRS	R4, R5
0x1E48	0x6034    STR	R4, [R6, #0]
;__Lib_SPI_012.c, 400 :: 		*(spiBase + SPI_CTAR0_OFFSET + whichCtar)  &= ~SPI_CTAR_FMSZ_MASK;
0x1E4A	0xF201050C  ADDW	R5, R1, #12
0x1E4E	0x00BC    LSLS	R4, R7, #2
0x1E50	0x192E    ADDS	R6, R5, R4
0x1E52	0x6835    LDR	R5, [R6, #0]
0x1E54	0xF06F44F0  MVN	R4, #2013265920
0x1E58	0xEA050404  AND	R4, R5, R4, LSL #0
0x1E5C	0x6034    STR	R4, [R6, #0]
;__Lib_SPI_012.c, 401 :: 		*(spiBase + SPI_CTAR0_OFFSET + whichCtar)  |= (config & _SPI_CFG_FRAME_SIZE_MASK) << SPI_CTAR_FMSZ_SHIFT;
0x1E5E	0xF201050C  ADDW	R5, R1, #12
0x1E62	0x00BC    LSLS	R4, R7, #2
0x1E64	0x192E    ADDS	R6, R5, R4
0x1E66	0xF000040F  AND	R4, R0, #15
; config end address is: 0 (R0)
0x1E6A	0x06E5    LSLS	R5, R4, #27
0x1E6C	0x6834    LDR	R4, [R6, #0]
0x1E6E	0x432C    ORRS	R4, R5
0x1E70	0x6034    STR	R4, [R6, #0]
;__Lib_SPI_012.c, 404 :: 		calcBaudRate = SPI_Hal_SetBaudRate(spiBase, whichCtar, baudRate);
0x1E72	0x9101    STR	R1, [SP, #4]
0x1E74	0x9A03    LDR	R2, [SP, #12]
0x1E76	0x4608    MOV	R0, R1
; whichCtar end address is: 28 (R7)
0x1E78	0xB2F9    UXTB	R1, R7
0x1E7A	0xF7FFFCC3  BL	__Lib_SPI_012_SPI_Hal_SetBaudRate+0
0x1E7E	0x9901    LDR	R1, [SP, #4]
; calcBaudRate start address is: 0 (R0)
; calcBaudRate end address is: 0 (R0)
;__Lib_SPI_012.c, 407 :: 		SPI_Hal_StartTransfer(spiBase);
0x1E80	0x4608    MOV	R0, R1
; spiBase end address is: 4 (R1)
0x1E82	0xF7FFFDA7  BL	__Lib_SPI_012_SPI_Hal_StartTransfer+0
;__Lib_SPI_012.c, 408 :: 		}
L_end_SPI_Hal_Init_Advanced:
0x1E86	0xF8DDE000  LDR	LR, [SP, #0]
0x1E8A	0xB004    ADD	SP, SP, #16
0x1E8C	0x4770    BX	LR
; end of __Lib_SPI_012_SPI_Hal_Init_Advanced
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO.c, 326 :: 		void GPIO_Alternate_Function_Enable(const Module_Struct * module) {
; module start address is: 0 (R0)
0x1AE4	0xB081    SUB	SP, SP, #4
0x1AE6	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO.c, 330 :: 		i = 0;
; i start address is: 48 (R12)
0x1AEA	0xF2400C00  MOVW	R12, #0
; module end address is: 0 (R0)
; i end address is: 48 (R12)
0x1AEE	0x4683    MOV	R11, R0
;__Lib_GPIO.c, 331 :: 		while (module->pins[i] != 0xFFFFFFFF)
L_GPIO_Alternate_Function_Enable14:
; i start address is: 48 (R12)
; module start address is: 44 (R11)
0x1AF0	0xEA4F018C  LSL	R1, R12, #2
0x1AF4	0xEB0B0101  ADD	R1, R11, R1, LSL #0
0x1AF8	0x6809    LDR	R1, [R1, #0]
0x1AFA	0xF1B13FFF  CMP	R1, #-1
0x1AFE	0xD012    BEQ	L_GPIO_Alternate_Function_Enable15
;__Lib_GPIO.c, 333 :: 		GPIO_Config_Pin_Alternate_Function(module->pins[i], module->configs[i]);
0x1B00	0xF10B0134  ADD	R1, R11, #52
0x1B04	0xEA4F038C  LSL	R3, R12, #2
0x1B08	0x18C9    ADDS	R1, R1, R3
0x1B0A	0x6809    LDR	R1, [R1, #0]
0x1B0C	0x460A    MOV	R2, R1
0x1B0E	0xEB0B0103  ADD	R1, R11, R3, LSL #0
0x1B12	0x6809    LDR	R1, [R1, #0]
0x1B14	0x4608    MOV	R0, R1
0x1B16	0x4611    MOV	R1, R2
0x1B18	0xF7FEFE3A  BL	__Lib_GPIO_GPIO_Config_Pin_Alternate_Function+0
;__Lib_GPIO.c, 334 :: 		i++;
0x1B1C	0xF10C0C01  ADD	R12, R12, #1
0x1B20	0xFA1FFC8C  UXTH	R12, R12
;__Lib_GPIO.c, 335 :: 		}
; module end address is: 44 (R11)
; i end address is: 48 (R12)
0x1B24	0xE7E4    B	L_GPIO_Alternate_Function_Enable14
L_GPIO_Alternate_Function_Enable15:
;__Lib_GPIO.c, 336 :: 		}
L_end_GPIO_Alternate_Function_Enable:
0x1B26	0xF8DDE000  LDR	LR, [SP, #0]
0x1B2A	0xB001    ADD	SP, SP, #4
0x1B2C	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO.c, 300 :: 		unsigned long muxConfig) // contains: GPIO mode options
; muxConfig start address is: 4 (R1)
; muxPin start address is: 0 (R0)
0x0790	0xB082    SUB	SP, SP, #8
0x0792	0xF8CDE000  STR	LR, [SP, #0]
0x0796	0x4680    MOV	R8, R0
; muxConfig end address is: 4 (R1)
; muxPin end address is: 0 (R0)
; muxPin start address is: 32 (R8)
; muxConfig start address is: 4 (R1)
;__Lib_GPIO.c, 310 :: 		port = (muxPin >> _GPIO_PORT_OFFSET) & 0x7;
0x0798	0xEA4F1258  LSR	R2, R8, #5
0x079C	0xF0020207  AND	R2, R2, #7
; port start address is: 36 (R9)
0x07A0	0x4691    MOV	R9, R2
;__Lib_GPIO.c, 311 :: 		pin = muxPin & 0x1F; // 32 pins
0x07A2	0xF008041F  AND	R4, R8, #31
; pin start address is: 40 (R10)
0x07A6	0x46A2    MOV	R10, R4
;__Lib_GPIO.c, 312 :: 		portBase = (unsigned long *)(_GPIO_PORT_CTRL_BASE + _GPIO_PORT_CTRL_OFFSET * port);
0x07A8	0x0193    LSLS	R3, R2, #6
0x07AA	0x4A0D    LDR	R2, [PC, #52]
0x07AC	0x18D3    ADDS	R3, R2, R3
;__Lib_GPIO.c, 315 :: 		GPIO_Config(portBase, 1ul << pin, muxConfig);
0x07AE	0xF04F0201  MOV	R2, #1
0x07B2	0x40A2    LSLS	R2, R4
0x07B4	0x9201    STR	R2, [SP, #4]
; muxConfig end address is: 4 (R1)
0x07B6	0x4618    MOV	R0, R3
0x07B8	0x460A    MOV	R2, R1
0x07BA	0x9901    LDR	R1, [SP, #4]
0x07BC	0xF001FB9E  BL	_GPIO_Config+0
;__Lib_GPIO.c, 318 :: 		pinCtrl = (unsigned long*)(_PIN_CTRL_BASE + port * _PIN_CTRL_OFFSET + pin * 4);
0x07C0	0xEA4F3309  LSL	R3, R9, #12
; port end address is: 36 (R9)
0x07C4	0x4A07    LDR	R2, [PC, #28]
0x07C6	0x18D3    ADDS	R3, R2, R3
0x07C8	0xEA4F028A  LSL	R2, R10, #2
; pin end address is: 40 (R10)
0x07CC	0x189C    ADDS	R4, R3, R2
;__Lib_GPIO.c, 319 :: 		*pinCtrl |= muxPin & 0x700;
0x07CE	0xF40863E0  AND	R3, R8, #1792
; muxPin end address is: 32 (R8)
0x07D2	0x6822    LDR	R2, [R4, #0]
0x07D4	0x431A    ORRS	R2, R3
0x07D6	0x6022    STR	R2, [R4, #0]
;__Lib_GPIO.c, 320 :: 		}
L_end_GPIO_Config_Pin_Alternate_Function:
0x07D8	0xF8DDE000  LDR	LR, [SP, #0]
0x07DC	0xB002    ADD	SP, SP, #8
0x07DE	0x4770    BX	LR
0x07E0	0xF000400F  	#1074786304
0x07E4	0x90004004  	#1074040832
; end of __Lib_GPIO_GPIO_Config_Pin_Alternate_Function
__Lib_SPI_012_SPI_Hal_EnableClock:
;__Lib_SPI_012.c, 354 :: 		static void SPI_Hal_EnableClock(unsigned long* spiBase) {
; spiBase start address is: 0 (R0)
0x19E8	0xB081    SUB	SP, SP, #4
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
;__Lib_SPI_012.c, 355 :: 		if (spiBase == &SPI0_MCR)
0x19EA	0x490B    LDR	R1, [PC, #44]
0x19EC	0x4288    CMP	R0, R1
0x19EE	0xD103    BNE	L___Lib_SPI_012_SPI_Hal_EnableClock17
;__Lib_SPI_012.c, 356 :: 		SIM_SCGC6.B12 = 1;
0x19F0	0x2201    MOVS	R2, #1
0x19F2	0xB252    SXTB	R2, R2
0x19F4	0x4909    LDR	R1, [PC, #36]
0x19F6	0x600A    STR	R2, [R1, #0]
L___Lib_SPI_012_SPI_Hal_EnableClock17:
;__Lib_SPI_012.c, 357 :: 		if (spiBase == &SPI1_MCR)
0x19F8	0x4909    LDR	R1, [PC, #36]
0x19FA	0x4288    CMP	R0, R1
0x19FC	0xD103    BNE	L___Lib_SPI_012_SPI_Hal_EnableClock18
;__Lib_SPI_012.c, 358 :: 		SIM_SCGC6.B13 = 1;
0x19FE	0x2201    MOVS	R2, #1
0x1A00	0xB252    SXTB	R2, R2
0x1A02	0x4908    LDR	R1, [PC, #32]
0x1A04	0x600A    STR	R2, [R1, #0]
L___Lib_SPI_012_SPI_Hal_EnableClock18:
;__Lib_SPI_012.c, 359 :: 		if (spiBase == &SPI2_MCR)
0x1A06	0x4908    LDR	R1, [PC, #32]
0x1A08	0x4288    CMP	R0, R1
0x1A0A	0xD103    BNE	L___Lib_SPI_012_SPI_Hal_EnableClock19
; spiBase end address is: 0 (R0)
;__Lib_SPI_012.c, 360 :: 		SIM_SCGC3.B12 = 1;
0x1A0C	0x2201    MOVS	R2, #1
0x1A0E	0xB252    SXTB	R2, R2
0x1A10	0x4906    LDR	R1, [PC, #24]
0x1A12	0x600A    STR	R2, [R1, #0]
L___Lib_SPI_012_SPI_Hal_EnableClock19:
;__Lib_SPI_012.c, 361 :: 		}
L_end_SPI_Hal_EnableClock:
0x1A14	0xB001    ADD	SP, SP, #4
0x1A16	0x4770    BX	LR
0x1A18	0xC0004002  	SPI0_MCR+0
0x1A1C	0x07B04290  	SIM_SCGC6+0
0x1A20	0xD0004002  	SPI1_MCR+0
0x1A24	0x07B44290  	SIM_SCGC6+0
0x1A28	0xC000400A  	SPI2_MCR+0
0x1A2C	0x06304290  	SIM_SCGC3+0
; end of __Lib_SPI_012_SPI_Hal_EnableClock
__Lib_SPI_012_SPI_Hal_ResetInit:
;__Lib_SPI_012.c, 261 :: 		static void SPI_Hal_ResetInit(unsigned long* spiBase) {
; spiBase start address is: 0 (R0)
0x1780	0xB081    SUB	SP, SP, #4
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
;__Lib_SPI_012.c, 263 :: 		*(spiBase + SPI_MCR_OFFSET) &= ~(1ul << SPI_MCR_MDIS_SHIFT); // clear MDIS bit
0x1782	0x6802    LDR	R2, [R0, #0]
0x1784	0xF46F4180  MVN	R1, #16384
0x1788	0xEA020101  AND	R1, R2, R1, LSL #0
0x178C	0x6001    STR	R1, [R0, #0]
;__Lib_SPI_012.c, 265 :: 		*(spiBase + SPI_MCR_OFFSET) |= 1ul << SPI_MCR_HALT_SHIFT;
0x178E	0x6801    LDR	R1, [R0, #0]
0x1790	0xF0410101  ORR	R1, R1, #1
0x1794	0x6001    STR	R1, [R0, #0]
;__Lib_SPI_012.c, 268 :: 		*(spiBase + SPI_SR_OFFSET) |= SPI_SR_TCF_MASK | SPI_SR_EOQF_MASK | SPI_SR_TFUF_MASK | SPI_SR_TFFF_MASK | SPI_SR_RFOF_MASK | SPI_SR_RFDF_MASK;
0x1796	0xF200032C  ADDW	R3, R0, #44
0x179A	0x681A    LDR	R2, [R3, #0]
0x179C	0x4912    LDR	R1, [PC, #72]
0x179E	0xEA420101  ORR	R1, R2, R1, LSL #0
0x17A2	0x6019    STR	R1, [R3, #0]
;__Lib_SPI_012.c, 269 :: 		*(spiBase + SPI_TCR_OFFSET) = 0;
0x17A4	0xF2000208  ADDW	R2, R0, #8
0x17A8	0x2100    MOVS	R1, #0
0x17AA	0x6011    STR	R1, [R2, #0]
;__Lib_SPI_012.c, 270 :: 		*(spiBase + SPI_CTAR0_OFFSET) = 0x78000000;
0x17AC	0xF200020C  ADDW	R2, R0, #12
0x17B0	0xF04F41F0  MOV	R1, #2013265920
0x17B4	0x6011    STR	R1, [R2, #0]
;__Lib_SPI_012.c, 271 :: 		*(spiBase + SPI_CTAR1_OFFSET) = 0x78000000;
0x17B6	0xF2000210  ADDW	R2, R0, #16
0x17BA	0xF04F41F0  MOV	R1, #2013265920
0x17BE	0x6011    STR	R1, [R2, #0]
;__Lib_SPI_012.c, 272 :: 		*(spiBase + SPI_RSER_OFFSET)  = 0;
0x17C0	0xF2000230  ADDW	R2, R0, #48
0x17C4	0x2100    MOVS	R1, #0
0x17C6	0x6011    STR	R1, [R2, #0]
;__Lib_SPI_012.c, 276 :: 		*(spiBase + SPI_PUSHR_OFFSET) = 0;
0x17C8	0xF2000234  ADDW	R2, R0, #52
0x17CC	0x2100    MOVS	R1, #0
0x17CE	0x6011    STR	R1, [R2, #0]
;__Lib_SPI_012.c, 278 :: 		*(spiBase + SPI_MCR_OFFSET) |= (1ul << SPI_MCR_CLR_RXF_SHIFT) | (1ul << SPI_MCR_CLR_TXF_SHIFT);
0x17D0	0x6801    LDR	R1, [R0, #0]
0x17D2	0xF4416140  ORR	R1, R1, #3072
0x17D6	0x6001    STR	R1, [R0, #0]
;__Lib_SPI_012.c, 280 :: 		*(spiBase + SPI_MCR_OFFSET) |= SPI_MCR_MDIS_MASK | SPI_MCR_HALT_MASK;
0x17D8	0x6802    LDR	R2, [R0, #0]
0x17DA	0xF2440101  MOVW	R1, #16385
0x17DE	0xEA420101  ORR	R1, R2, R1, LSL #0
0x17E2	0x6001    STR	R1, [R0, #0]
; spiBase end address is: 0 (R0)
;__Lib_SPI_012.c, 281 :: 		}
L_end_SPI_Hal_ResetInit:
0x17E4	0xB001    ADD	SP, SP, #4
0x17E6	0x4770    BX	LR
0x17E8	0x00009A0A  	#-1710620672
; end of __Lib_SPI_012_SPI_Hal_ResetInit
__Lib_SPI_012_SPI_Hal_SetBaudRate:
;__Lib_SPI_012.c, 290 :: 		static unsigned long SPI_Hal_SetBaudRate(unsigned long* spiBase, unsigned char whichCtarReg, unsigned long bitsPerSec) {
; bitsPerSec start address is: 8 (R2)
0x1804	0xB091    SUB	SP, SP, #68
0x1806	0xF8CDE000  STR	LR, [SP, #0]
0x180A	0x900F    STR	R0, [SP, #60]
0x180C	0x4610    MOV	R0, R2
0x180E	0xF88D1040  STRB	R1, [SP, #64]
; bitsPerSec end address is: 8 (R2)
; bitsPerSec start address is: 0 (R0)
;__Lib_SPI_012.c, 297 :: 		unsigned long baudrate = bitsPerSec;
0x1812	0x900E    STR	R0, [SP, #56]
; bitsPerSec end address is: 0 (R0)
;__Lib_SPI_012.c, 300 :: 		SIM_GetClocksFrequency(&simClocks);
0x1814	0xAB01    ADD	R3, SP, #4
0x1816	0x4618    MOV	R0, R3
0x1818	0xF7FEFFF2  BL	_SIM_GetClocksFrequency+0
;__Lib_SPI_012.c, 304 :: 		min_diff = 0xFFFFFFFFul;
0x181C	0xF04F33FF  MOV	R3, #-1
0x1820	0x930D    STR	R3, [SP, #52]
;__Lib_SPI_012.c, 305 :: 		bestPrescaler = 0;
0x1822	0x2300    MOVS	R3, #0
0x1824	0x9306    STR	R3, [SP, #24]
;__Lib_SPI_012.c, 306 :: 		bestScaler = 0;
0x1826	0x2300    MOVS	R3, #0
0x1828	0x9308    STR	R3, [SP, #32]
;__Lib_SPI_012.c, 307 :: 		bestDbr = 1;
0x182A	0x2301    MOVS	R3, #1
0x182C	0x930A    STR	R3, [SP, #40]
;__Lib_SPI_012.c, 308 :: 		bestBaudrate = 0; // required to avoid compilation warning
0x182E	0x2300    MOVS	R3, #0
0x1830	0x930B    STR	R3, [SP, #44]
;__Lib_SPI_012.c, 311 :: 		for (prescaler = 0; (prescaler < 4) && min_diff; prescaler++)
0x1832	0x2300    MOVS	R3, #0
0x1834	0x9305    STR	R3, [SP, #20]
L___Lib_SPI_012_SPI_Hal_SetBaudRate0:
0x1836	0x9B05    LDR	R3, [SP, #20]
0x1838	0x2B04    CMP	R3, #4
0x183A	0xD241    BCS	L___Lib_SPI_012_SPI_Hal_SetBaudRate37
0x183C	0x9B0D    LDR	R3, [SP, #52]
0x183E	0x2B00    CMP	R3, #0
0x1840	0xD03E    BEQ	L___Lib_SPI_012_SPI_Hal_SetBaudRate36
L___Lib_SPI_012_SPI_Hal_SetBaudRate31:
;__Lib_SPI_012.c, 313 :: 		for (scaler = 0; (scaler < 16) && min_diff; scaler++)
0x1842	0x2300    MOVS	R3, #0
0x1844	0x9307    STR	R3, [SP, #28]
L___Lib_SPI_012_SPI_Hal_SetBaudRate5:
0x1846	0x9B07    LDR	R3, [SP, #28]
0x1848	0x2B10    CMP	R3, #16
0x184A	0xD235    BCS	L___Lib_SPI_012_SPI_Hal_SetBaudRate35
0x184C	0x9B0D    LDR	R3, [SP, #52]
0x184E	0x2B00    CMP	R3, #0
0x1850	0xD032    BEQ	L___Lib_SPI_012_SPI_Hal_SetBaudRate34
L___Lib_SPI_012_SPI_Hal_SetBaudRate30:
;__Lib_SPI_012.c, 315 :: 		for (dbr = 1; (dbr < 3) && min_diff; dbr++)
0x1852	0x2301    MOVS	R3, #1
0x1854	0x9309    STR	R3, [SP, #36]
L___Lib_SPI_012_SPI_Hal_SetBaudRate10:
0x1856	0x9B09    LDR	R3, [SP, #36]
0x1858	0x2B03    CMP	R3, #3
0x185A	0xD229    BCS	L___Lib_SPI_012_SPI_Hal_SetBaudRate33
0x185C	0x9B0D    LDR	R3, [SP, #52]
0x185E	0xB33B    CBZ	R3, L___Lib_SPI_012_SPI_Hal_SetBaudRate32
L___Lib_SPI_012_SPI_Hal_SetBaudRate29:
;__Lib_SPI_012.c, 317 :: 		realBaudrate = ((simClocks.BUSCLOCK_Frequency * dbr) /
0x1860	0x9C09    LDR	R4, [SP, #36]
0x1862	0x9B02    LDR	R3, [SP, #8]
0x1864	0xFB03F604  MUL	R6, R3, R4
;__Lib_SPI_012.c, 318 :: 		(baudratePrescaler[prescaler] * (baudrateScaler[scaler])));
0x1868	0x9B05    LDR	R3, [SP, #20]
0x186A	0x009C    LSLS	R4, R3, #2
0x186C	0x4B31    LDR	R3, [PC, #196]
0x186E	0x191B    ADDS	R3, R3, R4
0x1870	0x681D    LDR	R5, [R3, #0]
0x1872	0x9B07    LDR	R3, [SP, #28]
0x1874	0x009C    LSLS	R4, R3, #2
0x1876	0x4B30    LDR	R3, [PC, #192]
0x1878	0x191B    ADDS	R3, R3, R4
0x187A	0x681B    LDR	R3, [R3, #0]
0x187C	0x436B    MULS	R3, R5, R3
0x187E	0xFBB6F4F3  UDIV	R4, R6, R3
; realBaudrate start address is: 0 (R0)
0x1882	0x4620    MOV	R0, R4
;__Lib_SPI_012.c, 321 :: 		if (baudrate >= realBaudrate)
0x1884	0x9B0E    LDR	R3, [SP, #56]
0x1886	0x42A3    CMP	R3, R4
0x1888	0xD30E    BCC	L___Lib_SPI_012_SPI_Hal_SetBaudRate15
;__Lib_SPI_012.c, 323 :: 		diff = baudrate-realBaudrate;
0x188A	0x9B0E    LDR	R3, [SP, #56]
0x188C	0x1A1C    SUB	R4, R3, R0
0x188E	0x940C    STR	R4, [SP, #48]
;__Lib_SPI_012.c, 324 :: 		if (min_diff > diff)
0x1890	0x9B0D    LDR	R3, [SP, #52]
0x1892	0x42A3    CMP	R3, R4
0x1894	0xD908    BLS	L___Lib_SPI_012_SPI_Hal_SetBaudRate16
;__Lib_SPI_012.c, 327 :: 		min_diff = diff;
0x1896	0x9B0C    LDR	R3, [SP, #48]
0x1898	0x930D    STR	R3, [SP, #52]
;__Lib_SPI_012.c, 328 :: 		bestPrescaler = prescaler;
0x189A	0x9B05    LDR	R3, [SP, #20]
0x189C	0x9306    STR	R3, [SP, #24]
;__Lib_SPI_012.c, 329 :: 		bestScaler = scaler;
0x189E	0x9B07    LDR	R3, [SP, #28]
0x18A0	0x9308    STR	R3, [SP, #32]
;__Lib_SPI_012.c, 330 :: 		bestBaudrate = realBaudrate;
0x18A2	0x900B    STR	R0, [SP, #44]
; realBaudrate end address is: 0 (R0)
;__Lib_SPI_012.c, 331 :: 		bestDbr = dbr;
0x18A4	0x9B09    LDR	R3, [SP, #36]
0x18A6	0x930A    STR	R3, [SP, #40]
;__Lib_SPI_012.c, 332 :: 		}
L___Lib_SPI_012_SPI_Hal_SetBaudRate16:
;__Lib_SPI_012.c, 333 :: 		}
L___Lib_SPI_012_SPI_Hal_SetBaudRate15:
;__Lib_SPI_012.c, 315 :: 		for (dbr = 1; (dbr < 3) && min_diff; dbr++)
0x18A8	0x9B09    LDR	R3, [SP, #36]
0x18AA	0x1C5B    ADDS	R3, R3, #1
0x18AC	0x9309    STR	R3, [SP, #36]
;__Lib_SPI_012.c, 334 :: 		}
0x18AE	0xE7D2    B	L___Lib_SPI_012_SPI_Hal_SetBaudRate10
;__Lib_SPI_012.c, 315 :: 		for (dbr = 1; (dbr < 3) && min_diff; dbr++)
L___Lib_SPI_012_SPI_Hal_SetBaudRate33:
L___Lib_SPI_012_SPI_Hal_SetBaudRate32:
;__Lib_SPI_012.c, 313 :: 		for (scaler = 0; (scaler < 16) && min_diff; scaler++)
0x18B0	0x9B07    LDR	R3, [SP, #28]
0x18B2	0x1C5B    ADDS	R3, R3, #1
0x18B4	0x9307    STR	R3, [SP, #28]
;__Lib_SPI_012.c, 335 :: 		}
0x18B6	0xE7C6    B	L___Lib_SPI_012_SPI_Hal_SetBaudRate5
;__Lib_SPI_012.c, 313 :: 		for (scaler = 0; (scaler < 16) && min_diff; scaler++)
L___Lib_SPI_012_SPI_Hal_SetBaudRate35:
L___Lib_SPI_012_SPI_Hal_SetBaudRate34:
;__Lib_SPI_012.c, 311 :: 		for (prescaler = 0; (prescaler < 4) && min_diff; prescaler++)
0x18B8	0x9B05    LDR	R3, [SP, #20]
0x18BA	0x1C5B    ADDS	R3, R3, #1
0x18BC	0x9305    STR	R3, [SP, #20]
;__Lib_SPI_012.c, 336 :: 		}
0x18BE	0xE7BA    B	L___Lib_SPI_012_SPI_Hal_SetBaudRate0
;__Lib_SPI_012.c, 311 :: 		for (prescaler = 0; (prescaler < 4) && min_diff; prescaler++)
L___Lib_SPI_012_SPI_Hal_SetBaudRate37:
L___Lib_SPI_012_SPI_Hal_SetBaudRate36:
;__Lib_SPI_012.c, 340 :: 		*(spiBase + SPI_CTAR0_OFFSET + whichCtarReg) &= ~((unsigned long)(SPI_CTAR_DBR_MASK | SPI_CTAR_PBR_MASK | SPI_CTAR_BR_MASK));
0x18C0	0x9B0F    LDR	R3, [SP, #60]
0x18C2	0xF203040C  ADDW	R4, R3, #12
0x18C6	0xF89D3040  LDRB	R3, [SP, #64]
0x18CA	0x009B    LSLS	R3, R3, #2
0x18CC	0x18E5    ADDS	R5, R4, R3
0x18CE	0x682C    LDR	R4, [R5, #0]
0x18D0	0x4B1A    LDR	R3, [PC, #104]
0x18D2	0xEA040303  AND	R3, R4, R3, LSL #0
0x18D6	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_012.c, 342 :: 		*(spiBase + SPI_CTAR0_OFFSET + whichCtarReg) |= (bestDbr - 1) << SPI_CTAR_DBR_SHIFT;
0x18D8	0x9B0F    LDR	R3, [SP, #60]
0x18DA	0xF203040C  ADDW	R4, R3, #12
0x18DE	0xF89D3040  LDRB	R3, [SP, #64]
0x18E2	0x009B    LSLS	R3, R3, #2
0x18E4	0x18E5    ADDS	R5, R4, R3
0x18E6	0x9B0A    LDR	R3, [SP, #40]
0x18E8	0x1E5B    SUBS	R3, R3, #1
0x18EA	0x07DC    LSLS	R4, R3, #31
0x18EC	0x682B    LDR	R3, [R5, #0]
0x18EE	0x4323    ORRS	R3, R4
0x18F0	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_012.c, 343 :: 		*(spiBase + SPI_CTAR0_OFFSET + whichCtarReg) |= (bestPrescaler << SPI_CTAR_PBR_SHIFT) & SPI_CTAR_PBR_MASK;
0x18F2	0x9B0F    LDR	R3, [SP, #60]
0x18F4	0xF203040C  ADDW	R4, R3, #12
0x18F8	0xF89D3040  LDRB	R3, [SP, #64]
0x18FC	0x009B    LSLS	R3, R3, #2
0x18FE	0x18E5    ADDS	R5, R4, R3
0x1900	0x9B06    LDR	R3, [SP, #24]
0x1902	0x041B    LSLS	R3, R3, #16
0x1904	0xF4033440  AND	R4, R3, #196608
0x1908	0x682B    LDR	R3, [R5, #0]
0x190A	0x4323    ORRS	R3, R4
0x190C	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_012.c, 344 :: 		*(spiBase + SPI_CTAR0_OFFSET + whichCtarReg) |= (bestScaler << SPI_CTAR_BR_SHIFT) & SPI_CTAR_BR_MASK;
0x190E	0x9B0F    LDR	R3, [SP, #60]
0x1910	0xF203040C  ADDW	R4, R3, #12
0x1914	0xF89D3040  LDRB	R3, [SP, #64]
0x1918	0x009B    LSLS	R3, R3, #2
0x191A	0x18E5    ADDS	R5, R4, R3
0x191C	0x9B08    LDR	R3, [SP, #32]
0x191E	0xF003040F  AND	R4, R3, #15
0x1922	0x682B    LDR	R3, [R5, #0]
0x1924	0x4323    ORRS	R3, R4
0x1926	0x602B    STR	R3, [R5, #0]
;__Lib_SPI_012.c, 347 :: 		return bestBaudrate;
0x1928	0x980B    LDR	R0, [SP, #44]
;__Lib_SPI_012.c, 348 :: 		}
L_end_SPI_Hal_SetBaudRate:
0x192A	0xF8DDE000  LDR	LR, [SP, #0]
0x192E	0xB011    ADD	SP, SP, #68
0x1930	0x4770    BX	LR
0x1932	0xBF00    NOP
0x1934	0xACE40000  	__Lib_SPI_012_baudratePrescaler+0
0x1938	0xAC240000  	__Lib_SPI_012_baudrateScaler+0
0x193C	0xFFF07FFC  	#2147287024
; end of __Lib_SPI_012_SPI_Hal_SetBaudRate
_SIM_GetClocksFrequency:
;__Lib_System.c, 958 :: 		void SIM_GetClocksFrequency(SIM_ClocksTypeDef* SIM_Clocks)
; SIM_Clocks start address is: 0 (R0)
0x0800	0xB081    SUB	SP, SP, #4
0x0802	0xF8CDE000  STR	LR, [SP, #0]
0x0806	0x4604    MOV	R4, R0
; SIM_Clocks end address is: 0 (R0)
; SIM_Clocks start address is: 16 (R4)
;__Lib_System.c, 965 :: 		systemFrequency = Get_Fosc_kHz() * 1000;
0x0808	0xF7FFFF38  BL	_Get_Fosc_kHz+0
0x080C	0xF24031E8  MOVW	R1, #1000
0x0810	0xFB00F301  MUL	R3, R0, R1
;__Lib_System.c, 967 :: 		clockDiv1 = SIM_CLKDIV1 >> SIM_CLKDIV1_OUTDIV1_SHIFT;
0x0814	0x4915    LDR	R1, [PC, #84]
0x0816	0x6809    LDR	R1, [R1, #0]
0x0818	0x0F0A    LSRS	R2, R1, #28
;__Lib_System.c, 968 :: 		clockDiv2 = (SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV2_MASK) >> SIM_CLKDIV1_OUTDIV2_SHIFT;
0x081A	0x4914    LDR	R1, [PC, #80]
0x081C	0x6809    LDR	R1, [R1, #0]
0x081E	0xF0016170  AND	R1, R1, #251658240
0x0822	0x0E09    LSRS	R1, R1, #24
; clockDiv2 start address is: 0 (R0)
0x0824	0xB2C8    UXTB	R0, R1
;__Lib_System.c, 969 :: 		clockDiv3 = (SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV3_MASK) >> SIM_CLKDIV1_OUTDIV3_SHIFT;
0x0826	0x4911    LDR	R1, [PC, #68]
0x0828	0x6809    LDR	R1, [R1, #0]
0x082A	0xF4010170  AND	R1, R1, #15728640
0x082E	0x0D09    LSRS	R1, R1, #20
; clockDiv3 start address is: 20 (R5)
0x0830	0xB2CD    UXTB	R5, R1
;__Lib_System.c, 970 :: 		clockDiv4 = (SIM_CLKDIV1 & SIM_CLKDIV1_OUTDIV4_MASK) >> SIM_CLKDIV1_OUTDIV4_SHIFT;
0x0832	0x490E    LDR	R1, [PC, #56]
0x0834	0x6809    LDR	R1, [R1, #0]
0x0836	0xF4012170  AND	R1, R1, #983040
0x083A	0x0C09    LSRS	R1, R1, #16
; clockDiv4 start address is: 24 (R6)
0x083C	0xB2CE    UXTB	R6, R1
;__Lib_System.c, 972 :: 		mcgOutClockFrequency = systemFrequency << clockDiv1;
0x083E	0xB2D1    UXTB	R1, R2
0x0840	0xFA03F101  LSL	R1, R3, R1
; mcgOutClockFrequency start address is: 28 (R7)
0x0844	0x460F    MOV	R7, R1
;__Lib_System.c, 974 :: 		SIM_Clocks->SYSTEM_Frequency   = systemFrequency;
0x0846	0x6023    STR	R3, [R4, #0]
;__Lib_System.c, 975 :: 		SIM_Clocks->BUSCLOCK_Frequency = mcgOutClockFrequency >> clockDiv2;
0x0848	0x1D22    ADDS	R2, R4, #4
0x084A	0xFA27F100  LSR	R1, R7, R0
; clockDiv2 end address is: 0 (R0)
0x084E	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 976 :: 		SIM_Clocks->FLEXBUS_Frequency  = mcgOutClockFrequency >> clockDiv3;
0x0850	0xF2040208  ADDW	R2, R4, #8
0x0854	0xFA27F105  LSR	R1, R7, R5
; clockDiv3 end address is: 20 (R5)
0x0858	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 977 :: 		SIM_Clocks->FLASH_Frequency    = mcgOutClockFrequency >> clockDiv4;
0x085A	0xF204020C  ADDW	R2, R4, #12
; SIM_Clocks end address is: 16 (R4)
0x085E	0xFA27F106  LSR	R1, R7, R6
; clockDiv4 end address is: 24 (R6)
; mcgOutClockFrequency end address is: 28 (R7)
0x0862	0x6011    STR	R1, [R2, #0]
;__Lib_System.c, 978 :: 		}
L_end_SIM_GetClocksFrequency:
0x0864	0xF8DDE000  LDR	LR, [SP, #0]
0x0868	0xB001    ADD	SP, SP, #4
0x086A	0x4770    BX	LR
0x086C	0x80444004  	SIM_CLKDIV1+0
; end of _SIM_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
0x067C	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x067E	0x4802    LDR	R0, [PC, #8]
0x0680	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0682	0xB001    ADD	SP, SP, #4
0x0684	0x4770    BX	LR
0x0686	0xBF00    NOP
0x0688	0x4BE02000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
__Lib_SPI_012_SPI_Hal_StartTransfer:
;__Lib_SPI_012.c, 509 :: 		static void SPI_Hal_StartTransfer(unsigned long* spiBase) {
; spiBase start address is: 0 (R0)
0x19D4	0xB081    SUB	SP, SP, #4
; spiBase end address is: 0 (R0)
; spiBase start address is: 0 (R0)
;__Lib_SPI_012.c, 510 :: 		*(spiBase + SPI_MCR_OFFSET) &= ~(1ul << SPI_MCR_HALT_SHIFT);
0x19D6	0x6802    LDR	R2, [R0, #0]
0x19D8	0xF06F0101  MVN	R1, #1
0x19DC	0xEA020101  AND	R1, R2, R1, LSL #0
0x19E0	0x6001    STR	R1, [R0, #0]
; spiBase end address is: 0 (R0)
;__Lib_SPI_012.c, 511 :: 		}
L_end_SPI_Hal_StartTransfer:
0x19E2	0xB001    ADD	SP, SP, #4
0x19E4	0x4770    BX	LR
; end of __Lib_SPI_012_SPI_Hal_StartTransfer
_OLED_PowerOff:
;OLED_driver.c, 88 :: 		void OLED_PowerOff(void)
0x3550	0xB081    SUB	SP, SP, #4
;OLED_driver.c, 90 :: 		OLED_Pwr_bit = 0;
0x3552	0x2100    MOVS	R1, #0
0x3554	0xB249    SXTB	R1, R1
0x3556	0x4802    LDR	R0, [PC, #8]
0x3558	0x6001    STR	R1, [R0, #0]
;OLED_driver.c, 91 :: 		}
L_end_OLED_PowerOff:
0x355A	0xB001    ADD	SP, SP, #4
0x355C	0x4770    BX	LR
0x355E	0xBF00    NOP
0x3560	0x103443FE  	PTC_PDOR+0
; end of _OLED_PowerOff
_Delay_1ms:
;__Lib_Delays.c, 41 :: 		void Delay_1ms() {
0x3534	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 42 :: 		Delay_ms(1);
0x3536	0xF649473E  MOVW	R7, #39998
0x353A	0xF2C00700  MOVT	R7, #0
0x353E	0xBF00    NOP
0x3540	0xBF00    NOP
L_Delay_1ms14:
0x3542	0x1E7F    SUBS	R7, R7, #1
0x3544	0xD1FD    BNE	L_Delay_1ms14
0x3546	0xBF00    NOP
0x3548	0xBF00    NOP
0x354A	0xBF00    NOP
;__Lib_Delays.c, 43 :: 		}
L_end_Delay_1ms:
0x354C	0xB001    ADD	SP, SP, #4
0x354E	0x4770    BX	LR
; end of _Delay_1ms
_OLED_PowerOn:
;OLED_driver.c, 79 :: 		void OLED_PowerOn(void)
0x3590	0xB081    SUB	SP, SP, #4
;OLED_driver.c, 81 :: 		OLED_Pwr_bit = 1;
0x3592	0x2101    MOVS	R1, #1
0x3594	0xB249    SXTB	R1, R1
0x3596	0x4802    LDR	R0, [PC, #8]
0x3598	0x6001    STR	R1, [R0, #0]
;OLED_driver.c, 82 :: 		}
L_end_OLED_PowerOn:
0x359A	0xB001    ADD	SP, SP, #4
0x359C	0x4770    BX	LR
0x359E	0xBF00    NOP
0x35A0	0x103443FE  	PTC_PDOR+0
; end of _OLED_PowerOn
_OLED_DrawImage:
;OLED_driver.c, 602 :: 		oled_status_t OLED_DrawImage (const uint8_t* image, uint8_t xCrd, uint8_t yCrd)
; yCrd start address is: 8 (R2)
; xCrd start address is: 4 (R1)
; image start address is: 0 (R0)
0x3CE0	0xB082    SUB	SP, SP, #8
0x3CE2	0xF8CDE000  STR	LR, [SP, #0]
0x3CE6	0xFA5FFA81  UXTB	R10, R1
0x3CEA	0xFA5FFB82  UXTB	R11, R2
; yCrd end address is: 8 (R2)
; xCrd end address is: 4 (R1)
; image end address is: 0 (R0)
; image start address is: 0 (R0)
; xCrd start address is: 40 (R10)
; yCrd start address is: 44 (R11)
;OLED_driver.c, 604 :: 		oled_status_t status = OLED_STATUS_SUCCESS;
;OLED_driver.c, 608 :: 		ptr = image;
; ptr start address is: 4 (R1)
0x3CEE	0x4601    MOV	R1, R0
;OLED_driver.c, 610 :: 		ptr += 2;
0x3CF0	0x1C8C    ADDS	R4, R1, #2
; ptr end address is: 4 (R1)
;OLED_driver.c, 611 :: 		height = *ptr;
0x3CF2	0x7823    LDRB	R3, [R4, #0]
; height start address is: 4 (R1)
0x3CF4	0xB2D9    UXTB	R1, R3
;OLED_driver.c, 612 :: 		ptr++;
0x3CF6	0x1C64    ADDS	R4, R4, #1
;OLED_driver.c, 613 :: 		height += (*ptr) << 8;
0x3CF8	0x7823    LDRB	R3, [R4, #0]
0x3CFA	0x021B    LSLS	R3, R3, #8
0x3CFC	0xB29B    UXTH	R3, R3
0x3CFE	0x18CB    ADDS	R3, R1, R3
; height end address is: 4 (R1)
; height start address is: 48 (R12)
0x3D00	0xFA1FFC83  UXTH	R12, R3
;OLED_driver.c, 615 :: 		ptr++;
0x3D04	0x1C64    ADDS	R4, R4, #1
;OLED_driver.c, 616 :: 		width = *ptr;
0x3D06	0x7821    LDRB	R1, [R4, #0]
; width start address is: 4 (R1)
0x3D08	0xB2C9    UXTB	R1, R1
;OLED_driver.c, 617 :: 		ptr++;
0x3D0A	0x1C63    ADDS	R3, R4, #1
;OLED_driver.c, 618 :: 		width += (*ptr)<<8;
0x3D0C	0x781B    LDRB	R3, [R3, #0]
0x3D0E	0x021B    LSLS	R3, R3, #8
0x3D10	0xB29B    UXTH	R3, R3
0x3D12	0x18CB    ADDS	R3, R1, R3
0x3D14	0xB29B    UXTH	R3, R3
0x3D16	0xB299    UXTH	R1, R3
;OLED_driver.c, 621 :: 		if AreCoordsNotValid( xCrd, yCrd, width, height )
0x3D18	0xEB0A0303  ADD	R3, R10, R3, LSL #0
0x3D1C	0xB29B    UXTH	R3, R3
0x3D1E	0x1E5B    SUBS	R3, R3, #1
0x3D20	0xB29B    UXTH	R3, R3
0x3D22	0x2B60    CMP	R3, #96
0x3D24	0xD80E    BHI	L_OLED_DrawImage70
0x3D26	0xF1BA0F00  CMP	R10, #0
0x3D2A	0xD30B    BCC	L_OLED_DrawImage70
0x3D2C	0xEB0B030C  ADD	R3, R11, R12, LSL #0
0x3D30	0xB29B    UXTH	R3, R3
0x3D32	0x1E5B    SUBS	R3, R3, #1
0x3D34	0xB29B    UXTH	R3, R3
0x3D36	0x2B60    CMP	R3, #96
0x3D38	0xD804    BHI	L_OLED_DrawImage70
0x3D3A	0xF1BB0F00  CMP	R11, #0
0x3D3E	0xD301    BCC	L_OLED_DrawImage70
0x3D40	0x2300    MOVS	R3, #0
0x3D42	0xE000    B	L_OLED_DrawImage69
L_OLED_DrawImage70:
0x3D44	0x2301    MOVS	R3, #1
L_OLED_DrawImage69:
0x3D46	0xB103    CBZ	R3, L_OLED_DrawImage71
; image end address is: 0 (R0)
;OLED_driver.c, 624 :: 		}
0x3D48	0xE00B    B	L_OLED_DrawImage72
L_OLED_DrawImage71:
;OLED_driver.c, 628 :: 		OLED_Swap( screenBuf, (const uint8_t*)( image ) + 6 , width * height );
; image start address is: 0 (R0)
0x3D4A	0xFB01F40C  MUL	R4, R1, R12
0x3D4E	0x1D83    ADDS	R3, R0, #6
; image end address is: 0 (R0)
0x3D50	0xF8AD1004  STRH	R1, [SP, #4]
0x3D54	0xB2A2    UXTH	R2, R4
0x3D56	0x4619    MOV	R1, R3
0x3D58	0x4811    LDR	R0, [PC, #68]
0x3D5A	0xF7FFFA85  BL	OLED_driver_OLED_Swap+0
0x3D5E	0xF8BD1004  LDRH	R1, [SP, #4]
;OLED_driver.c, 632 :: 		}
L_OLED_DrawImage72:
;OLED_driver.c, 635 :: 		SetBorders( xCrd, yCrd, width, height );
0x3D62	0xF8AD1004  STRH	R1, [SP, #4]
0x3D66	0xFA5FF38C  UXTB	R3, R12
0x3D6A	0xB2CA    UXTB	R2, R1
0x3D6C	0xFA5FF18B  UXTB	R1, R11
; yCrd end address is: 44 (R11)
0x3D70	0xFA5FF08A  UXTB	R0, R10
; xCrd end address is: 40 (R10)
0x3D74	0xF7FCFDB8  BL	OLED_driver_SetBorders+0
0x3D78	0xF8BD1004  LDRH	R1, [SP, #4]
;OLED_driver.c, 638 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendData( (const uint8_t*)screenBuf, width * height * OLED_BYTES_PER_PIXEL ) )
0x3D7C	0xFB01F30C  MUL	R3, R1, R12
0x3D80	0xB29B    UXTH	R3, R3
; height end address is: 48 (R12)
; width end address is: 4 (R1)
0x3D82	0x005B    LSLS	R3, R3, #1
0x3D84	0xB29B    UXTH	R3, R3
0x3D86	0xB299    UXTH	R1, R3
0x3D88	0x4805    LDR	R0, [PC, #20]
0x3D8A	0xF7FCFD7D  BL	_OLED_SendData+0
0x3D8E	0xB108    CBZ	R0, L_OLED_DrawImage73
;OLED_driver.c, 640 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3D90	0x2002    MOVS	R0, #2
0x3D92	0xE000    B	L_end_OLED_DrawImage
;OLED_driver.c, 641 :: 		}
L_OLED_DrawImage73:
;OLED_driver.c, 643 :: 		return OLED_STATUS_SUCCESS;
0x3D94	0x2000    MOVS	R0, #0
;OLED_driver.c, 644 :: 		}
L_end_OLED_DrawImage:
0x3D96	0xF8DDE000  LDR	LR, [SP, #0]
0x3D9A	0xB002    ADD	SP, SP, #8
0x3D9C	0x4770    BX	LR
0x3D9E	0xBF00    NOP
0x3DA0	0x02882000  	OLED_driver_screenBuf+0
; end of _OLED_DrawImage
OLED_driver_OLED_Swap:
;OLED_driver.c, 575 :: 		)
; imgSize start address is: 8 (R2)
; imgSrc start address is: 4 (R1)
; imgDst start address is: 0 (R0)
0x3268	0xB081    SUB	SP, SP, #4
0x326A	0xB293    UXTH	R3, R2
0x326C	0x460A    MOV	R2, R1
; imgSize end address is: 8 (R2)
; imgSrc end address is: 4 (R1)
; imgDst end address is: 0 (R0)
; imgDst start address is: 0 (R0)
; imgSrc start address is: 8 (R2)
; imgSize start address is: 12 (R3)
;OLED_driver.c, 578 :: 		for (var = 0; var < imgSize; var++)
; var start address is: 4 (R1)
0x326E	0x2100    MOVS	R1, #0
; imgDst end address is: 0 (R0)
; imgSrc end address is: 8 (R2)
; imgSize end address is: 12 (R3)
; var end address is: 4 (R1)
0x3270	0x4614    MOV	R4, R2
0x3272	0x4602    MOV	R2, R0
0x3274	0xB298    UXTH	R0, R3
L_OLED_driver_OLED_Swap66:
; var start address is: 4 (R1)
; imgSize start address is: 0 (R0)
; imgSrc start address is: 16 (R4)
; imgDst start address is: 8 (R2)
0x3276	0x4281    CMP	R1, R0
0x3278	0xD20D    BCS	L_OLED_driver_OLED_Swap67
;OLED_driver.c, 580 :: 		*imgDst = *imgSrc << 8;
0x327A	0x7823    LDRB	R3, [R4, #0]
0x327C	0x021B    LSLS	R3, R3, #8
0x327E	0x8013    STRH	R3, [R2, #0]
;OLED_driver.c, 581 :: 		imgSrc++;
0x3280	0x1C63    ADDS	R3, R4, #1
; imgSrc end address is: 16 (R4)
; imgSrc start address is: 20 (R5)
0x3282	0x461D    MOV	R5, R3
;OLED_driver.c, 582 :: 		*imgDst |= *imgSrc;
0x3284	0x781C    LDRB	R4, [R3, #0]
0x3286	0x8813    LDRH	R3, [R2, #0]
0x3288	0x4323    ORRS	R3, R4
0x328A	0x8013    STRH	R3, [R2, #0]
;OLED_driver.c, 583 :: 		imgDst++;
0x328C	0x1C92    ADDS	R2, R2, #2
;OLED_driver.c, 584 :: 		imgSrc++;
0x328E	0x1C6B    ADDS	R3, R5, #1
; imgSrc end address is: 20 (R5)
; imgSrc start address is: 16 (R4)
0x3290	0x461C    MOV	R4, R3
;OLED_driver.c, 578 :: 		for (var = 0; var < imgSize; var++)
0x3292	0x1C49    ADDS	R1, R1, #1
;OLED_driver.c, 585 :: 		}
; imgSize end address is: 0 (R0)
; imgDst end address is: 8 (R2)
; imgSrc end address is: 16 (R4)
; var end address is: 4 (R1)
0x3294	0xE7EF    B	L_OLED_driver_OLED_Swap66
L_OLED_driver_OLED_Swap67:
;OLED_driver.c, 586 :: 		}
L_end_OLED_Swap:
0x3296	0xB001    ADD	SP, SP, #4
0x3298	0x4770    BX	LR
; end of OLED_driver_OLED_Swap
_OLED_DrawBox:
;OLED_driver.c, 395 :: 		)
; height start address is: 12 (R3)
; width start address is: 8 (R2)
; yCrd start address is: 4 (R1)
; xCrd start address is: 0 (R0)
0x3BC0	0xB081    SUB	SP, SP, #4
0x3BC2	0xF8CDE000  STR	LR, [SP, #0]
0x3BC6	0xFA1FFA80  UXTH	R10, R0
0x3BCA	0xFA1FF981  UXTH	R9, R1
0x3BCE	0xB295    UXTH	R5, R2
0x3BD0	0xFA1FF883  UXTH	R8, R3
; height end address is: 12 (R3)
; width end address is: 8 (R2)
; yCrd end address is: 4 (R1)
; xCrd end address is: 0 (R0)
; xCrd start address is: 40 (R10)
; yCrd start address is: 36 (R9)
; width start address is: 20 (R5)
; height start address is: 32 (R8)
; color start address is: 24 (R6)
0x3BD4	0xF8BD6004  LDRH	R6, [SP, #4]
;OLED_driver.c, 397 :: 		oled_status_t status = OLED_STATUS_SUCCESS;
;OLED_driver.c, 400 :: 		boxSize = width*height;
0x3BD8	0xFB05F408  MUL	R4, R5, R8
0x3BDC	0xB2A4    UXTH	R4, R4
; boxSize start address is: 28 (R7)
0x3BDE	0xB2A7    UXTH	R7, R4
;OLED_driver.c, 403 :: 		if (AreCoordsNotValid(xCrd, yCrd, width, height))
0x3BE0	0xEB0A0405  ADD	R4, R10, R5, LSL #0
0x3BE4	0xB2A4    UXTH	R4, R4
0x3BE6	0x1E64    SUBS	R4, R4, #1
0x3BE8	0xB2A4    UXTH	R4, R4
0x3BEA	0x2C60    CMP	R4, #96
0x3BEC	0xD80E    BHI	L_OLED_DrawBox45
0x3BEE	0xF1BA0F00  CMP	R10, #0
0x3BF2	0xD30B    BCC	L_OLED_DrawBox45
0x3BF4	0xEB090408  ADD	R4, R9, R8, LSL #0
0x3BF8	0xB2A4    UXTH	R4, R4
0x3BFA	0x1E64    SUBS	R4, R4, #1
0x3BFC	0xB2A4    UXTH	R4, R4
0x3BFE	0x2C60    CMP	R4, #96
0x3C00	0xD804    BHI	L_OLED_DrawBox45
0x3C02	0xF1B90F00  CMP	R9, #0
0x3C06	0xD301    BCC	L_OLED_DrawBox45
0x3C08	0x2400    MOVS	R4, #0
0x3C0A	0xE000    B	L_OLED_DrawBox44
L_OLED_DrawBox45:
0x3C0C	0x2401    MOVS	R4, #1
L_OLED_DrawBox44:
0x3C0E	0xB10C    CBZ	R4, L_OLED_DrawBox46
; width end address is: 20 (R5)
; height end address is: 32 (R8)
; boxSize end address is: 28 (R7)
; xCrd end address is: 40 (R10)
; yCrd end address is: 36 (R9)
; color end address is: 24 (R6)
;OLED_driver.c, 405 :: 		status = OLED_STATUS_INIT_ERROR;
; status start address is: 0 (R0)
0x3C10	0x2003    MOVS	R0, #3
;OLED_driver.c, 406 :: 		}
; status end address is: 0 (R0)
0x3C12	0xE05D    B	L_OLED_DrawBox47
L_OLED_DrawBox46:
;OLED_driver.c, 419 :: 		OLED_AdjustColumnOffset(xCrd);
; color start address is: 24 (R6)
; yCrd start address is: 36 (R9)
; xCrd start address is: 40 (R10)
; boxSize start address is: 28 (R7)
; height start address is: 32 (R8)
; width start address is: 20 (R5)
0x3C14	0xF10A0A10  ADD	R10, R10, #16
0x3C18	0xFA1FFA8A  UXTH	R10, R10
;OLED_driver.c, 420 :: 		OLED_AdjustRowOffset(yCrd);
;OLED_driver.c, 422 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( OLED_CMD_SET_COLUMN, FIRST_BYTE ) )
0x3C1C	0x2101    MOVS	R1, #1
0x3C1E	0x2015    MOVS	R0, #21
0x3C20	0xF7FCFC08  BL	_OLED_SendCmd+0
0x3C24	0xB108    CBZ	R0, L_OLED_DrawBox48
; width end address is: 20 (R5)
; height end address is: 32 (R8)
; boxSize end address is: 28 (R7)
; xCrd end address is: 40 (R10)
; yCrd end address is: 36 (R9)
; color end address is: 24 (R6)
;OLED_driver.c, 424 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3C26	0x2002    MOVS	R0, #2
0x3C28	0xE052    B	L_end_OLED_DrawBox
;OLED_driver.c, 425 :: 		}
L_OLED_DrawBox48:
;OLED_driver.c, 426 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( xCrd, OTHER_BYTE ) )
; color start address is: 24 (R6)
; yCrd start address is: 36 (R9)
; xCrd start address is: 40 (R10)
; boxSize start address is: 28 (R7)
; height start address is: 32 (R8)
; width start address is: 20 (R5)
0x3C2A	0x2100    MOVS	R1, #0
0x3C2C	0xFA1FF08A  UXTH	R0, R10
0x3C30	0xF7FCFC00  BL	_OLED_SendCmd+0
0x3C34	0xB108    CBZ	R0, L_OLED_DrawBox49
; width end address is: 20 (R5)
; height end address is: 32 (R8)
; boxSize end address is: 28 (R7)
; xCrd end address is: 40 (R10)
; yCrd end address is: 36 (R9)
; color end address is: 24 (R6)
;OLED_driver.c, 428 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3C36	0x2002    MOVS	R0, #2
0x3C38	0xE04A    B	L_end_OLED_DrawBox
;OLED_driver.c, 429 :: 		}
L_OLED_DrawBox49:
;OLED_driver.c, 430 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( xCrd + (width-1), OTHER_BYTE ) )
; color start address is: 24 (R6)
; yCrd start address is: 36 (R9)
; xCrd start address is: 40 (R10)
; boxSize start address is: 28 (R7)
; height start address is: 32 (R8)
; width start address is: 20 (R5)
0x3C3A	0x1E6C    SUBS	R4, R5, #1
0x3C3C	0xB2A4    UXTH	R4, R4
; width end address is: 20 (R5)
0x3C3E	0xEB0A0404  ADD	R4, R10, R4, LSL #0
0x3C42	0xB2A4    UXTH	R4, R4
; xCrd end address is: 40 (R10)
0x3C44	0x2100    MOVS	R1, #0
0x3C46	0xB2A0    UXTH	R0, R4
0x3C48	0xF7FCFBF4  BL	_OLED_SendCmd+0
0x3C4C	0xB108    CBZ	R0, L_OLED_DrawBox50
; height end address is: 32 (R8)
; boxSize end address is: 28 (R7)
; yCrd end address is: 36 (R9)
; color end address is: 24 (R6)
;OLED_driver.c, 432 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3C4E	0x2002    MOVS	R0, #2
0x3C50	0xE03E    B	L_end_OLED_DrawBox
;OLED_driver.c, 433 :: 		}
L_OLED_DrawBox50:
;OLED_driver.c, 435 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( OLED_CMD_SET_ROW, FIRST_BYTE ) )
; color start address is: 24 (R6)
; yCrd start address is: 36 (R9)
; boxSize start address is: 28 (R7)
; height start address is: 32 (R8)
0x3C52	0x2101    MOVS	R1, #1
0x3C54	0x2075    MOVS	R0, #117
0x3C56	0xF7FCFBED  BL	_OLED_SendCmd+0
0x3C5A	0xB108    CBZ	R0, L_OLED_DrawBox51
; height end address is: 32 (R8)
; boxSize end address is: 28 (R7)
; yCrd end address is: 36 (R9)
; color end address is: 24 (R6)
;OLED_driver.c, 437 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3C5C	0x2002    MOVS	R0, #2
0x3C5E	0xE037    B	L_end_OLED_DrawBox
;OLED_driver.c, 438 :: 		}
L_OLED_DrawBox51:
;OLED_driver.c, 439 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( yCrd, OTHER_BYTE ) )
; color start address is: 24 (R6)
; yCrd start address is: 36 (R9)
; boxSize start address is: 28 (R7)
; height start address is: 32 (R8)
0x3C60	0x2100    MOVS	R1, #0
0x3C62	0xFA1FF089  UXTH	R0, R9
0x3C66	0xF7FCFBE5  BL	_OLED_SendCmd+0
0x3C6A	0xB108    CBZ	R0, L_OLED_DrawBox52
; height end address is: 32 (R8)
; boxSize end address is: 28 (R7)
; yCrd end address is: 36 (R9)
; color end address is: 24 (R6)
;OLED_driver.c, 441 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3C6C	0x2002    MOVS	R0, #2
0x3C6E	0xE02F    B	L_end_OLED_DrawBox
;OLED_driver.c, 442 :: 		}
L_OLED_DrawBox52:
;OLED_driver.c, 443 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( yCrd + (height-1), OTHER_BYTE ) )
; color start address is: 24 (R6)
; yCrd start address is: 36 (R9)
; boxSize start address is: 28 (R7)
; height start address is: 32 (R8)
0x3C70	0xF1A80401  SUB	R4, R8, #1
0x3C74	0xB2A4    UXTH	R4, R4
; height end address is: 32 (R8)
0x3C76	0xEB090404  ADD	R4, R9, R4, LSL #0
0x3C7A	0xB2A4    UXTH	R4, R4
; yCrd end address is: 36 (R9)
0x3C7C	0x2100    MOVS	R1, #0
0x3C7E	0xB2A0    UXTH	R0, R4
0x3C80	0xF7FCFBD8  BL	_OLED_SendCmd+0
0x3C84	0xB108    CBZ	R0, L_OLED_DrawBox53
; boxSize end address is: 28 (R7)
; color end address is: 24 (R6)
;OLED_driver.c, 445 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3C86	0x2002    MOVS	R0, #2
0x3C88	0xE022    B	L_end_OLED_DrawBox
;OLED_driver.c, 446 :: 		}
L_OLED_DrawBox53:
;OLED_driver.c, 448 :: 		if ( OLED_STATUS_SUCCESS != OLED_SendCmd( OLED_CMD_WRITERAM, FIRST_BYTE ) )
; color start address is: 24 (R6)
; boxSize start address is: 28 (R7)
0x3C8A	0x2101    MOVS	R1, #1
0x3C8C	0x205C    MOVS	R0, #92
0x3C8E	0xF7FCFBD1  BL	_OLED_SendCmd+0
0x3C92	0xB108    CBZ	R0, L_OLED_DrawBox54
; boxSize end address is: 28 (R7)
; color end address is: 24 (R6)
;OLED_driver.c, 450 :: 		return OLED_STATUS_PROTOCOL_ERROR;
0x3C94	0x2002    MOVS	R0, #2
0x3C96	0xE01B    B	L_end_OLED_DrawBox
;OLED_driver.c, 451 :: 		}
L_OLED_DrawBox54:
;OLED_driver.c, 453 :: 		OLED_DC_bit = 1;
; color start address is: 24 (R6)
; boxSize start address is: 28 (R7)
0x3C98	0x2501    MOVS	R5, #1
0x3C9A	0xB26D    SXTB	R5, R5
0x3C9C	0x4C0E    LDR	R4, [PC, #56]
0x3C9E	0x6025    STR	R5, [R4, #0]
;OLED_driver.c, 454 :: 		OLED_CS_bit = 0;
0x3CA0	0x2500    MOVS	R5, #0
0x3CA2	0xB26D    SXTB	R5, R5
0x3CA4	0x4C0D    LDR	R4, [PC, #52]
0x3CA6	0x6025    STR	R5, [R4, #0]
;OLED_driver.c, 455 :: 		for(cnt = 0; cnt < boxSize; cnt++)
; cnt start address is: 0 (R0)
0x3CA8	0x2000    MOVS	R0, #0
; boxSize end address is: 28 (R7)
; cnt end address is: 0 (R0)
0x3CAA	0x463D    MOV	R5, R7
0x3CAC	0xB287    UXTH	R7, R0
L_OLED_DrawBox55:
; cnt start address is: 28 (R7)
; boxSize start address is: 20 (R5)
; color start address is: 24 (R6)
; color end address is: 24 (R6)
0x3CAE	0x42AF    CMP	R7, R5
0x3CB0	0xD209    BCS	L_OLED_DrawBox56
; color end address is: 24 (R6)
;OLED_driver.c, 457 :: 		SPI2_Write((uint8_t)(color >> 8));
; color start address is: 24 (R6)
0x3CB2	0x0A34    LSRS	R4, R6, #8
0x3CB4	0xB2E0    UXTB	R0, R4
0x3CB6	0xF7FCFAA5  BL	_SPI2_Write+0
;OLED_driver.c, 458 :: 		SPI2_Write((uint8_t)color);
0x3CBA	0xB2F0    UXTB	R0, R6
0x3CBC	0xF7FCFAA2  BL	_SPI2_Write+0
;OLED_driver.c, 455 :: 		for(cnt = 0; cnt < boxSize; cnt++)
0x3CC0	0x1C7F    ADDS	R7, R7, #1
0x3CC2	0xB2BF    UXTH	R7, R7
;OLED_driver.c, 459 :: 		}
; boxSize end address is: 20 (R5)
; color end address is: 24 (R6)
; cnt end address is: 28 (R7)
0x3CC4	0xE7F3    B	L_OLED_DrawBox55
L_OLED_DrawBox56:
;OLED_driver.c, 460 :: 		OLED_CS_bit = 1;
0x3CC6	0x2501    MOVS	R5, #1
0x3CC8	0xB26D    SXTB	R5, R5
0x3CCA	0x4C04    LDR	R4, [PC, #16]
0x3CCC	0x6025    STR	R5, [R4, #0]
;OLED_driver.c, 462 :: 		status = OLED_STATUS_SUCCESS;
; status start address is: 0 (R0)
0x3CCE	0x2000    MOVS	R0, #0
; status end address is: 0 (R0)
;OLED_driver.c, 463 :: 		}
L_OLED_DrawBox47:
;OLED_driver.c, 465 :: 		return status;
; status start address is: 0 (R0)
; status end address is: 0 (R0)
;OLED_driver.c, 466 :: 		}
L_end_OLED_DrawBox:
0x3CD0	0xF8DDE000  LDR	LR, [SP, #0]
0x3CD4	0xB001    ADD	SP, SP, #4
0x3CD6	0x4770    BX	LR
0x3CD8	0x183C43FE  	PTD_PDOR+0
0x3CDC	0x085043FE  	PTB_PDOR+0
; end of _OLED_DrawBox
_I2C0_Init_Advanced:
;__Lib_I2C_012.c, 355 :: 		void I2C0_Init_Advanced(unsigned long I2C_ClockSpeed, const Module_Struct* module){
; module start address is: 4 (R1)
; I2C_ClockSpeed start address is: 0 (R0)
0x3BA4	0xB081    SUB	SP, SP, #4
0x3BA6	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; I2C_ClockSpeed end address is: 0 (R0)
; I2C_ClockSpeed start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_I2C_012.c, 356 :: 		I2Cx_Init_Advanced(&I2C0_A1, I2C_ClockSpeed, module);
0x3BAA	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x3BAC	0x4601    MOV	R1, R0
; I2C_ClockSpeed end address is: 0 (R0)
0x3BAE	0x4803    LDR	R0, [PC, #12]
0x3BB0	0xF7FFFB9A  BL	__Lib_I2C_012_I2Cx_Init_Advanced+0
;__Lib_I2C_012.c, 357 :: 		}
L_end_I2C0_Init_Advanced:
0x3BB4	0xF8DDE000  LDR	LR, [SP, #0]
0x3BB8	0xB001    ADD	SP, SP, #4
0x3BBA	0x4770    BX	LR
0x3BBC	0x60004006  	I2C0_A1+0
; end of _I2C0_Init_Advanced
__Lib_I2C_012_I2Cx_Init_Advanced:
;__Lib_I2C_012.c, 433 :: 		static void I2Cx_Init_Advanced(unsigned char *I2C_BASE,unsigned long I2C_ClockSpeed, const Module_Struct* module)
; module start address is: 8 (R2)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x32E8	0xB08A    SUB	SP, SP, #40
0x32EA	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 8 (R2)
; I2C_ClockSpeed end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 4 (R1)
; module start address is: 8 (R2)
;__Lib_I2C_012.c, 441 :: 		if (I2C_BASE == &I2C0_A1) {
0x32EE	0x4B4C    LDR	R3, [PC, #304]
0x32F0	0x4298    CMP	R0, R3
0x32F2	0xD10D    BNE	L___Lib_I2C_012_I2Cx_Init_Advanced57
;__Lib_I2C_012.c, 442 :: 		SIM_SCGC4.B6  = 1;                 // This bit controls the clock gate to the I2C0 module
0x32F4	0x2401    MOVS	R4, #1
0x32F6	0xB264    SXTB	R4, R4
0x32F8	0x4B4A    LDR	R3, [PC, #296]
0x32FA	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 443 :: 		I2C_Start_Ptr = I2C0_Start;
0x32FC	0x4C4A    LDR	R4, [PC, #296]
0x32FE	0x4B4B    LDR	R3, [PC, #300]
0x3300	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 444 :: 		I2C_Read_Ptr  = I2C0_Read;
0x3302	0x4C4B    LDR	R4, [PC, #300]
0x3304	0x4B4B    LDR	R3, [PC, #300]
0x3306	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 445 :: 		I2C_Write_Ptr = I2C0_Write;
0x3308	0x4C4B    LDR	R4, [PC, #300]
0x330A	0x4B4C    LDR	R3, [PC, #304]
0x330C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 446 :: 		}
0x330E	0xE020    B	L___Lib_I2C_012_I2Cx_Init_Advanced58
L___Lib_I2C_012_I2Cx_Init_Advanced57:
;__Lib_I2C_012.c, 447 :: 		else if (I2C_BASE == &I2C1_A1) {
0x3310	0x4B4B    LDR	R3, [PC, #300]
0x3312	0x4298    CMP	R0, R3
0x3314	0xD10D    BNE	L___Lib_I2C_012_I2Cx_Init_Advanced59
;__Lib_I2C_012.c, 448 :: 		SIM_SCGC4.B7  = 1;                 // This bit controls the clock gate to the I2C1 module
0x3316	0x2401    MOVS	R4, #1
0x3318	0xB264    SXTB	R4, R4
0x331A	0x4B4A    LDR	R3, [PC, #296]
0x331C	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 449 :: 		I2C_Start_Ptr = I2C1_Start;
0x331E	0x4C4A    LDR	R4, [PC, #296]
0x3320	0x4B42    LDR	R3, [PC, #264]
0x3322	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 450 :: 		I2C_Read_Ptr  = I2C1_Read;
0x3324	0x4C49    LDR	R4, [PC, #292]
0x3326	0x4B43    LDR	R3, [PC, #268]
0x3328	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 451 :: 		I2C_Write_Ptr = I2C1_Write;
0x332A	0x4C49    LDR	R4, [PC, #292]
0x332C	0x4B43    LDR	R3, [PC, #268]
0x332E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 452 :: 		}
0x3330	0xE00F    B	L___Lib_I2C_012_I2Cx_Init_Advanced60
L___Lib_I2C_012_I2Cx_Init_Advanced59:
;__Lib_I2C_012.c, 453 :: 		else if (I2C_BASE == &I2C2_A1) {
0x3332	0x4B48    LDR	R3, [PC, #288]
0x3334	0x4298    CMP	R0, R3
0x3336	0xD10C    BNE	L___Lib_I2C_012_I2Cx_Init_Advanced61
;__Lib_I2C_012.c, 454 :: 		SIM_SCGC1.B6  = 1;                 // This bit controls the clock gate to the I2C2 module
0x3338	0x2401    MOVS	R4, #1
0x333A	0xB264    SXTB	R4, R4
0x333C	0x4B46    LDR	R3, [PC, #280]
0x333E	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 455 :: 		I2C_Start_Ptr = I2C2_Start;
0x3340	0x4C46    LDR	R4, [PC, #280]
0x3342	0x4B3A    LDR	R3, [PC, #232]
0x3344	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 456 :: 		I2C_Read_Ptr  = I2C2_Read;
0x3346	0x4C46    LDR	R4, [PC, #280]
0x3348	0x4B3A    LDR	R3, [PC, #232]
0x334A	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 457 :: 		I2C_Write_Ptr = I2C2_Write;
0x334C	0x4C45    LDR	R4, [PC, #276]
0x334E	0x4B3B    LDR	R3, [PC, #236]
0x3350	0x601C    STR	R4, [R3, #0]
;__Lib_I2C_012.c, 458 :: 		}
L___Lib_I2C_012_I2Cx_Init_Advanced61:
L___Lib_I2C_012_I2Cx_Init_Advanced60:
L___Lib_I2C_012_I2Cx_Init_Advanced58:
;__Lib_I2C_012.c, 460 :: 		GPIO_Alternate_Function_Enable(module);
0x3352	0x9101    STR	R1, [SP, #4]
; module end address is: 8 (R2)
0x3354	0x9002    STR	R0, [SP, #8]
0x3356	0x4610    MOV	R0, R2
0x3358	0xF7FEFBC4  BL	_GPIO_Alternate_Function_Enable+0
;__Lib_I2C_012.c, 462 :: 		SIM_GetClocksFrequency(&SIM_Clocks);
0x335C	0xAB06    ADD	R3, SP, #24
0x335E	0x4618    MOV	R0, R3
0x3360	0xF7FDFA4E  BL	_SIM_GetClocksFrequency+0
0x3364	0x9802    LDR	R0, [SP, #8]
0x3366	0x9901    LDR	R1, [SP, #4]
;__Lib_I2C_012.c, 463 :: 		bestError = 0xffffffff;
; bestError start address is: 36 (R9)
0x3368	0xF04F39FF  MOV	R9, #-1
;__Lib_I2C_012.c, 464 :: 		bestMult = 0;
; bestMult start address is: 28 (R7)
0x336C	0x2700    MOVS	R7, #0
;__Lib_I2C_012.c, 465 :: 		bestIcr = 0;
; bestIcr start address is: 32 (R8)
0x336E	0xF2400800  MOVW	R8, #0
;__Lib_I2C_012.c, 467 :: 		for (mult = 0; (mult <= 2) && (bestError != 0); mult++)
; mult start address is: 8 (R2)
0x3372	0x2200    MOVS	R2, #0
; I2C_BASE end address is: 0 (R0)
; I2C_ClockSpeed end address is: 4 (R1)
; bestError end address is: 36 (R9)
; bestIcr end address is: 32 (R8)
; bestMult end address is: 28 (R7)
; mult end address is: 8 (R2)
L___Lib_I2C_012_I2Cx_Init_Advanced62:
; mult start address is: 8 (R2)
; bestIcr start address is: 32 (R8)
; bestMult start address is: 28 (R7)
; bestError start address is: 36 (R9)
; I2C_ClockSpeed start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x3374	0x2A02    CMP	R2, #2
0x3376	0xD837    BHI	L___Lib_I2C_012_I2Cx_Init_Advanced76
0x3378	0xF1B90F00  CMP	R9, #0
0x337C	0xD034    BEQ	L___Lib_I2C_012_I2Cx_Init_Advanced75
L___Lib_I2C_012_I2Cx_Init_Advanced74:
;__Lib_I2C_012.c, 469 :: 		multiplier = 1 << mult;
0x337E	0x2301    MOVS	R3, #1
0x3380	0xB21B    SXTH	R3, R3
0x3382	0xFA03F502  LSL	R5, R3, R2
; multiplier start address is: 20 (R5)
0x3386	0xB22D    SXTH	R5, R5
;__Lib_I2C_012.c, 471 :: 		for (i = 0; i < 50/*sizeof(divTable)*/; i++)
; i start address is: 24 (R6)
0x3388	0x2600    MOVS	R6, #0
; I2C_BASE end address is: 0 (R0)
; I2C_ClockSpeed end address is: 4 (R1)
; bestError end address is: 36 (R9)
; i end address is: 24 (R6)
; bestIcr end address is: 32 (R8)
; bestMult end address is: 28 (R7)
; mult end address is: 8 (R2)
L___Lib_I2C_012_I2Cx_Init_Advanced67:
; i start address is: 24 (R6)
; multiplier start address is: 20 (R5)
; multiplier end address is: 20 (R5)
; I2C_BASE start address is: 0 (R0)
; I2C_ClockSpeed start address is: 4 (R1)
; bestError start address is: 36 (R9)
; bestMult start address is: 28 (R7)
; bestIcr start address is: 32 (R8)
; mult start address is: 8 (R2)
0x338A	0x2E32    CMP	R6, #50
0x338C	0xD228    BCS	L___Lib_I2C_012_I2Cx_Init_Advanced78
; multiplier end address is: 20 (R5)
;__Lib_I2C_012.c, 473 :: 		currentRate = SIM_Clocks.BUSCLOCK_Frequency / (multiplier * divTable[i].sclDivider);
; multiplier start address is: 20 (R5)
0x338E	0x00F4    LSLS	R4, R6, #3
0x3390	0x4B35    LDR	R3, [PC, #212]
0x3392	0x191B    ADDS	R3, R3, R4
0x3394	0x1D1B    ADDS	R3, R3, #4
0x3396	0x681B    LDR	R3, [R3, #0]
0x3398	0xFB05F403  MUL	R4, R5, R3
0x339C	0x9B07    LDR	R3, [SP, #28]
0x339E	0xFBB3F3F4  UDIV	R3, R3, R4
0x33A2	0x9304    STR	R3, [SP, #16]
;__Lib_I2C_012.c, 474 :: 		absError = I2C_ClockSpeed > currentRate ? I2C_ClockSpeed - currentRate : currentRate - I2C_ClockSpeed;
0x33A4	0x4299    CMP	R1, R3
0x33A6	0xD903    BLS	L___Lib_I2C_012_I2Cx_Init_Advanced70
0x33A8	0x9B04    LDR	R3, [SP, #16]
0x33AA	0x1ACB    SUB	R3, R1, R3
0x33AC	0x9303    STR	R3, [SP, #12]
0x33AE	0xE002    B	L___Lib_I2C_012_I2Cx_Init_Advanced71
L___Lib_I2C_012_I2Cx_Init_Advanced70:
0x33B0	0x9B04    LDR	R3, [SP, #16]
0x33B2	0x1A5B    SUB	R3, R3, R1
0x33B4	0x9303    STR	R3, [SP, #12]
L___Lib_I2C_012_I2Cx_Init_Advanced71:
0x33B6	0x9B03    LDR	R3, [SP, #12]
0x33B8	0x9305    STR	R3, [SP, #20]
;__Lib_I2C_012.c, 476 :: 		if (absError < bestError)
0x33BA	0x9B03    LDR	R3, [SP, #12]
0x33BC	0x454B    CMP	R3, R9
0x33BE	0xD20B    BCS	L___Lib_I2C_012_I2Cx_Init_Advanced77
; bestError end address is: 36 (R9)
; bestIcr end address is: 32 (R8)
;__Lib_I2C_012.c, 478 :: 		bestMult = mult;
0x33C0	0x4617    MOV	R7, R2
;__Lib_I2C_012.c, 479 :: 		bestIcr = divTable[i].icr;
0x33C2	0x00F4    LSLS	R4, R6, #3
0x33C4	0x4B28    LDR	R3, [PC, #160]
0x33C6	0x191B    ADDS	R3, R3, R4
0x33C8	0xF8D38000  LDR	R8, [R3, #0]
; bestIcr start address is: 32 (R8)
;__Lib_I2C_012.c, 480 :: 		bestError = absError;
; bestError start address is: 16 (R4)
0x33CC	0x9C05    LDR	R4, [SP, #20]
;__Lib_I2C_012.c, 482 :: 		if (absError == 0) break;
0x33CE	0x9B05    LDR	R3, [SP, #20]
0x33D0	0x2B00    CMP	R3, #0
0x33D2	0xD100    BNE	L___Lib_I2C_012_I2Cx_Init_Advanced73
; multiplier end address is: 20 (R5)
; i end address is: 24 (R6)
0x33D4	0xE005    B	L___Lib_I2C_012_I2Cx_Init_Advanced68
L___Lib_I2C_012_I2Cx_Init_Advanced73:
;__Lib_I2C_012.c, 483 :: 		}
; i start address is: 24 (R6)
; bestError end address is: 16 (R4)
; bestIcr end address is: 32 (R8)
; bestMult end address is: 28 (R7)
; multiplier start address is: 20 (R5)
0x33D6	0xE000    B	L___Lib_I2C_012_I2Cx_Init_Advanced72
L___Lib_I2C_012_I2Cx_Init_Advanced77:
;__Lib_I2C_012.c, 476 :: 		if (absError < bestError)
0x33D8	0x464C    MOV	R4, R9
;__Lib_I2C_012.c, 483 :: 		}
L___Lib_I2C_012_I2Cx_Init_Advanced72:
;__Lib_I2C_012.c, 471 :: 		for (i = 0; i < 50/*sizeof(divTable)*/; i++)
; bestError start address is: 16 (R4)
; bestIcr start address is: 32 (R8)
; bestMult start address is: 28 (R7)
0x33DA	0x1C76    ADDS	R6, R6, #1
;__Lib_I2C_012.c, 484 :: 		}
; multiplier end address is: 20 (R5)
; i end address is: 24 (R6)
; bestError end address is: 16 (R4)
; bestIcr end address is: 32 (R8)
; bestMult end address is: 28 (R7)
0x33DC	0x46A1    MOV	R9, R4
0x33DE	0xE7D4    B	L___Lib_I2C_012_I2Cx_Init_Advanced67
L___Lib_I2C_012_I2Cx_Init_Advanced78:
;__Lib_I2C_012.c, 471 :: 		for (i = 0; i < 50/*sizeof(divTable)*/; i++)
0x33E0	0x464C    MOV	R4, R9
;__Lib_I2C_012.c, 484 :: 		}
L___Lib_I2C_012_I2Cx_Init_Advanced68:
;__Lib_I2C_012.c, 467 :: 		for (mult = 0; (mult <= 2) && (bestError != 0); mult++)
; bestError start address is: 16 (R4)
; bestIcr start address is: 32 (R8)
; bestMult start address is: 28 (R7)
0x33E2	0x1C52    ADDS	R2, R2, #1
;__Lib_I2C_012.c, 485 :: 		}
; I2C_ClockSpeed end address is: 4 (R1)
; bestError end address is: 16 (R4)
; mult end address is: 8 (R2)
0x33E4	0x46A1    MOV	R9, R4
0x33E6	0xE7C5    B	L___Lib_I2C_012_I2Cx_Init_Advanced62
;__Lib_I2C_012.c, 467 :: 		for (mult = 0; (mult <= 2) && (bestError != 0); mult++)
L___Lib_I2C_012_I2Cx_Init_Advanced76:
L___Lib_I2C_012_I2Cx_Init_Advanced75:
;__Lib_I2C_012.c, 486 :: 		(*(I2C_BASE + _I2C_F_OFFSET)) = (bestMult << 6) | bestIcr;
0x33E8	0x1C44    ADDS	R4, R0, #1
0x33EA	0x01BB    LSLS	R3, R7, #6
; bestMult end address is: 28 (R7)
0x33EC	0xEA430308  ORR	R3, R3, R8, LSL #0
; bestIcr end address is: 32 (R8)
0x33F0	0x7023    STRB	R3, [R4, #0]
;__Lib_I2C_012.c, 488 :: 		(*(I2C_BASE + _I2C_C1_OFFSET)).B7 = 1; // IICEN
0x33F2	0x1C85    ADDS	R5, R0, #2
0x33F4	0x2401    MOVS	R4, #1
0x33F6	0x782B    LDRB	R3, [R5, #0]
0x33F8	0xF36413C7  BFI	R3, R4, #7, #1
0x33FC	0x702B    STRB	R3, [R5, #0]
;__Lib_I2C_012.c, 489 :: 		(*(I2C_BASE + _I2C_C1_OFFSET)).B6 = 1; // IICIE
0x33FE	0x1C85    ADDS	R5, R0, #2
0x3400	0x2401    MOVS	R4, #1
0x3402	0x782B    LDRB	R3, [R5, #0]
0x3404	0xF3641386  BFI	R3, R4, #6, #1
0x3408	0x702B    STRB	R3, [R5, #0]
;__Lib_I2C_012.c, 491 :: 		(*(I2C_BASE + _I2C_FLT_offset)).B5 = 1; // SSIE
0x340A	0x1D85    ADDS	R5, R0, #6
; I2C_BASE end address is: 0 (R0)
0x340C	0x2401    MOVS	R4, #1
0x340E	0x782B    LDRB	R3, [R5, #0]
0x3410	0xF3641345  BFI	R3, R4, #5, #1
0x3414	0x702B    STRB	R3, [R5, #0]
;__Lib_I2C_012.c, 492 :: 		}
L_end_I2Cx_Init_Advanced:
0x3416	0xF8DDE000  LDR	LR, [SP, #0]
0x341A	0xB00A    ADD	SP, SP, #40
0x341C	0x4770    BX	LR
0x341E	0xBF00    NOP
0x3420	0x60004006  	I2C0_A1+0
0x3424	0x06984290  	SIM_SCGC4+0
0x3428	0x06B10000  	_I2C0_Start+0
0x342C	0x02742000  	_I2C_Start_Ptr+0
0x3430	0x04110000  	_I2C0_Read+0
0x3434	0x02842000  	_I2C_Read_Ptr+0
0x3438	0x076D0000  	_I2C0_Write+0
0x343C	0x027C2000  	_I2C_Write_Ptr+0
0x3440	0x70004006  	I2C1_A1+0
0x3444	0x069C4290  	SIM_SCGC4+0
0x3448	0x08710000  	_I2C1_Start+0
0x344C	0x03D50000  	_I2C1_Read+0
0x3450	0x06F90000  	_I2C1_Write+0
0x3454	0x6000400E  	I2C2_A1+0
0x3458	0x05184290  	SIM_SCGC1+0
0x345C	0x07E90000  	_I2C2_Start+0
0x3460	0x068D0000  	_I2C2_Read+0
0x3464	0x09B90000  	_I2C2_Write+0
0x3468	0xA2100000  	_divTable+0
; end of __Lib_I2C_012_I2Cx_Init_Advanced
_init_ExtPinInt:
;HEXIWEAR_NFC_Click.c, 393 :: 		void init_ExtPinInt()
0x3878	0xB081    SUB	SP, SP, #4
0x387A	0xF8CDE000  STR	LR, [SP, #0]
;HEXIWEAR_NFC_Click.c, 395 :: 		GPIO_Digital_Input(&PTB_PDOR, _GPIO_PINMASK_13);
0x387E	0xF44F5100  MOV	R1, #8192
0x3882	0x480C    LDR	R0, [PC, #48]
0x3884	0xF7FFFCA8  BL	_GPIO_Digital_Input+0
;HEXIWEAR_NFC_Click.c, 396 :: 		NVIC_IntEnable( IVT_INT_PORTB );
0x3888	0xF240004C  MOVW	R0, #76
0x388C	0xF7FFFCB0  BL	_NVIC_IntEnable+0
;HEXIWEAR_NFC_Click.c, 398 :: 		PORTB_PCR13 &= 0xFFF0FFFF;
0x3890	0x4809    LDR	R0, [PC, #36]
0x3892	0x6801    LDR	R1, [R0, #0]
0x3894	0xF46F2070  MVN	R0, #983040
0x3898	0x4001    ANDS	R1, R0
0x389A	0x4807    LDR	R0, [PC, #28]
0x389C	0x6001    STR	R1, [R0, #0]
;HEXIWEAR_NFC_Click.c, 399 :: 		PORTB_PCR13 |= (((unsigned long)0x9) << 16);
0x389E	0x4806    LDR	R0, [PC, #24]
0x38A0	0x6800    LDR	R0, [R0, #0]
0x38A2	0xF4402110  ORR	R1, R0, #589824
0x38A6	0x4804    LDR	R0, [PC, #16]
0x38A8	0x6001    STR	R1, [R0, #0]
;HEXIWEAR_NFC_Click.c, 400 :: 		}
L_end_init_ExtPinInt:
0x38AA	0xF8DDE000  LDR	LR, [SP, #0]
0x38AE	0xB001    ADD	SP, SP, #4
0x38B0	0x4770    BX	LR
0x38B2	0xBF00    NOP
0x38B4	0xF040400F  	PTB_PDOR+0
0x38B8	0xA0344004  	PORTB_PCR13+0
; end of _init_ExtPinInt
_NVIC_IntEnable:
;__Lib_System.c, 401 :: 		void NVIC_IntEnable(const unsigned long ivt)
; ivt start address is: 0 (R0)
0x31F0	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System.c, 413 :: 		if (ivt == IVT_INT_Mem_Manage_Fault)
0x31F2	0x2804    CMP	R0, #4
0x31F4	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System.c, 418 :: 		SCB_SHCRS |= 1ul << MEMFAULTENA;
0x31F6	0x4919    LDR	R1, [PC, #100]
0x31F8	0x6809    LDR	R1, [R1, #0]
0x31FA	0xF4413280  ORR	R2, R1, #65536
0x31FE	0x4917    LDR	R1, [PC, #92]
0x3200	0x600A    STR	R2, [R1, #0]
;__Lib_System.c, 419 :: 		}
0x3202	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System.c, 420 :: 		else if (ivt == IVT_INT_Bus_Fault)
; ivt start address is: 0 (R0)
0x3204	0x2805    CMP	R0, #5
0x3206	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System.c, 425 :: 		SCB_SHCRS |= 1ul << BUSFAULTENA;
0x3208	0x4914    LDR	R1, [PC, #80]
0x320A	0x6809    LDR	R1, [R1, #0]
0x320C	0xF4413200  ORR	R2, R1, #131072
0x3210	0x4912    LDR	R1, [PC, #72]
0x3212	0x600A    STR	R2, [R1, #0]
;__Lib_System.c, 426 :: 		}
0x3214	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System.c, 427 :: 		else if (ivt == IVT_INT_Usage_Fault)
; ivt start address is: 0 (R0)
0x3216	0x2806    CMP	R0, #6
0x3218	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System.c, 432 :: 		SCB_SHCRS |= 1ul << USGFAULTENA;
0x321A	0x4910    LDR	R1, [PC, #64]
0x321C	0x6809    LDR	R1, [R1, #0]
0x321E	0xF4412280  ORR	R2, R1, #262144
0x3222	0x490E    LDR	R1, [PC, #56]
0x3224	0x600A    STR	R2, [R1, #0]
;__Lib_System.c, 433 :: 		}
0x3226	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System.c, 434 :: 		else if (ivt == IVT_INT_SysTick)
; ivt start address is: 0 (R0)
0x3228	0x280F    CMP	R0, #15
0x322A	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System.c, 439 :: 		STK_CTRL |= 1ul << TICKINT;
0x322C	0x490C    LDR	R1, [PC, #48]
0x322E	0x6809    LDR	R1, [R1, #0]
0x3230	0xF0410202  ORR	R2, R1, #2
0x3234	0x490A    LDR	R1, [PC, #40]
0x3236	0x600A    STR	R2, [R1, #0]
;__Lib_System.c, 440 :: 		}
0x3238	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System.c, 441 :: 		else if (ivt >= 16)
; ivt start address is: 0 (R0)
0x323A	0x2810    CMP	R0, #16
0x323C	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System.c, 446 :: 		ptr  = &NVIC_ISER0 + (ivt - 16) / 32;
0x323E	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x3242	0x0961    LSRS	R1, R4, #5
0x3244	0x008A    LSLS	R2, R1, #2
0x3246	0x4907    LDR	R1, [PC, #28]
0x3248	0x188B    ADDS	R3, R1, R2
;__Lib_System.c, 447 :: 		*ptr = 1ul << ((ivt - 16) & 0x1F);
0x324A	0xF004021F  AND	R2, R4, #31
0x324E	0xF04F0101  MOV	R1, #1
0x3252	0x4091    LSLS	R1, R2
0x3254	0x6019    STR	R1, [R3, #0]
;__Lib_System.c, 448 :: 		}
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System.c, 450 :: 		}
L_end_NVIC_IntEnable:
0x3256	0xB001    ADD	SP, SP, #4
0x3258	0x4770    BX	LR
0x325A	0xBF00    NOP
0x325C	0xED24E000  	SCB_SHCRS+0
0x3260	0xE010E000  	STK_CTRL+0
0x3264	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_GPIO_Digital_Input:
;__Lib_GPIO.c, 280 :: 		void GPIO_Digital_Input(unsigned long *port, unsigned long pinMask) {
; pinMask start address is: 4 (R1)
; port start address is: 0 (R0)
0x31D8	0xB081    SUB	SP, SP, #4
0x31DA	0xF8CDE000  STR	LR, [SP, #0]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pinMask start address is: 4 (R1)
;__Lib_GPIO.c, 281 :: 		GPIO_Config(port, pinMask, _GPIO_CFG_DIGITAL_INPUT);
0x31DE	0x4A03    LDR	R2, [PC, #12]
; pinMask end address is: 4 (R1)
; port end address is: 0 (R0)
0x31E0	0xF7FEFE8C  BL	_GPIO_Config+0
;__Lib_GPIO.c, 282 :: 		}
L_end_GPIO_Digital_Input:
0x31E4	0xF8DDE000  LDR	LR, [SP, #0]
0x31E8	0xB001    ADD	SP, SP, #4
0x31EA	0x4770    BX	LR
0x31EC	0x01040002  	#131332
; end of _GPIO_Digital_Input
_init_timer2:
;HEXIWEAR_NFC_Click.c, 403 :: 		void init_timer2()
0x3824	0xB081    SUB	SP, SP, #4
0x3826	0xF8CDE000  STR	LR, [SP, #0]
;HEXIWEAR_NFC_Click.c, 406 :: 		LPTMR_bit = 1;
0x382A	0x2201    MOVS	R2, #1
0x382C	0xB252    SXTB	R2, R2
0x382E	0x480C    LDR	R0, [PC, #48]
0x3830	0x6002    STR	R2, [R0, #0]
;HEXIWEAR_NFC_Click.c, 409 :: 		LPTMR0_PSR = 0XD;
0x3832	0x210D    MOVS	R1, #13
0x3834	0x480B    LDR	R0, [PC, #44]
0x3836	0x6001    STR	R1, [R0, #0]
;HEXIWEAR_NFC_Click.c, 412 :: 		LPTMR0_CSR = 0X40;
0x3838	0x2140    MOVS	R1, #64
0x383A	0x480B    LDR	R0, [PC, #44]
0x383C	0x6001    STR	R1, [R0, #0]
;HEXIWEAR_NFC_Click.c, 415 :: 		TIE_LPTMR0_CSR_bit = 1;
0x383E	0x480B    LDR	R0, [PC, #44]
0x3840	0x6002    STR	R2, [R0, #0]
;HEXIWEAR_NFC_Click.c, 416 :: 		NVIC_IntEnable( IVT_INT_LPTimer );
0x3842	0xF240004A  MOVW	R0, #74
0x3846	0xF7FFFCD3  BL	_NVIC_IntEnable+0
;HEXIWEAR_NFC_Click.c, 419 :: 		LPTMR0_CMR = 10;
0x384A	0x210A    MOVS	R1, #10
0x384C	0x4808    LDR	R0, [PC, #32]
0x384E	0x6001    STR	R1, [R0, #0]
;HEXIWEAR_NFC_Click.c, 422 :: 		TEN_LPTMR0_CSR_bit = 1;
0x3850	0x2101    MOVS	R1, #1
0x3852	0xB249    SXTB	R1, R1
0x3854	0x4807    LDR	R0, [PC, #28]
0x3856	0x6001    STR	R1, [R0, #0]
;HEXIWEAR_NFC_Click.c, 424 :: 		}
L_end_init_timer2:
0x3858	0xF8DDE000  LDR	LR, [SP, #0]
0x385C	0xB001    ADD	SP, SP, #4
0x385E	0x4770    BX	LR
0x3860	0x07004290  	LPTMR_bit+0
0x3864	0x00044004  	LPTMR0_PSR+0
0x3868	0x00004004  	LPTMR0_CSR+0
0x386C	0x00184280  	TIE_LPTMR0_CSR_bit+0
0x3870	0x00084004  	LPTMR0_CMR+0
0x3874	0x00004280  	TEN_LPTMR0_CSR_bit+0
; end of _init_timer2
_p2p_ndef_set_record:
;P2P_NDEF.c, 131 :: 		uint16_t record_size, void *cb )
; cb start address is: 8 (R2)
; record_size start address is: 4 (R1)
; p_record start address is: 0 (R0)
0x362C	0xB081    SUB	SP, SP, #4
; cb end address is: 8 (R2)
; record_size end address is: 4 (R1)
; p_record end address is: 0 (R0)
; p_record start address is: 0 (R0)
; record_size start address is: 4 (R1)
; cb start address is: 8 (R2)
;P2P_NDEF.c, 133 :: 		if ( record_size <= P2P_NDEF_MAX_NDEF_RECORD_SIZE )
0x362E	0x29F0    CMP	R1, #240
0x3630	0xD807    BHI	L_p2p_ndef_set_record0
;P2P_NDEF.c, 135 :: 		p_ndef_record = p_record;
0x3632	0x4B08    LDR	R3, [PC, #32]
0x3634	0x6018    STR	R0, [R3, #0]
; p_record end address is: 0 (R0)
;P2P_NDEF.c, 136 :: 		ndef_record_size = record_size;
0x3636	0x4B08    LDR	R3, [PC, #32]
0x3638	0x8019    STRH	R1, [R3, #0]
; record_size end address is: 4 (R1)
;P2P_NDEF.c, 137 :: 		p_p2p_ndef_push_cb = ( p2p_ndef_callback_t * ) cb;
0x363A	0x4B08    LDR	R3, [PC, #32]
0x363C	0x601A    STR	R2, [R3, #0]
; cb end address is: 8 (R2)
;P2P_NDEF.c, 138 :: 		return true;
0x363E	0x2001    MOVS	R0, #1
0x3640	0xE006    B	L_end_p2p_ndef_set_record
;P2P_NDEF.c, 139 :: 		}
L_p2p_ndef_set_record0:
;P2P_NDEF.c, 142 :: 		ndef_record_size = 0;
0x3642	0x2400    MOVS	R4, #0
0x3644	0x4B04    LDR	R3, [PC, #16]
0x3646	0x801C    STRH	R4, [R3, #0]
;P2P_NDEF.c, 143 :: 		p_p2p_ndef_push_cb = NULL;
0x3648	0x2400    MOVS	R4, #0
0x364A	0x4B04    LDR	R3, [PC, #16]
0x364C	0x601C    STR	R4, [R3, #0]
;P2P_NDEF.c, 144 :: 		return false;
0x364E	0x2000    MOVS	R0, #0
;P2P_NDEF.c, 146 :: 		}
L_end_p2p_ndef_set_record:
0x3650	0xB001    ADD	SP, SP, #4
0x3652	0x4770    BX	LR
0x3654	0x4AA42000  	P2P_NDEF_p_ndef_record+0
0x3658	0x021C2000  	P2P_NDEF_ndef_record_size+0
0x365C	0x02202000  	P2P_NDEF_p_p2p_ndef_push_cb+0
; end of _p2p_ndef_set_record
_p2p_ndef_register_pull_callback:
;P2P_NDEF.c, 148 :: 		void p2p_ndef_register_pull_callback( void *p_cb )
; p_cb start address is: 0 (R0)
0x361C	0xB081    SUB	SP, SP, #4
; p_cb end address is: 0 (R0)
; p_cb start address is: 0 (R0)
;P2P_NDEF.c, 150 :: 		p_p2p_ndef_pull_cb = ( p2p_ndef_callback_t * ) p_cb;
0x361E	0x4902    LDR	R1, [PC, #8]
0x3620	0x6008    STR	R0, [R1, #0]
; p_cb end address is: 0 (R0)
;P2P_NDEF.c, 151 :: 		}
L_end_p2p_ndef_register_pull_callback:
0x3622	0xB001    ADD	SP, SP, #4
0x3624	0x4770    BX	LR
0x3626	0xBF00    NOP
0x3628	0x02242000  	P2P_NDEF_p_p2p_ndef_pull_cb+0
; end of _p2p_ndef_register_pull_callback
_rw_ndef_register_pull_callback:
;RW_NDEF.c, 60 :: 		void rw_ndef_register_pull_callback( void *p_cb )
; p_cb start address is: 0 (R0)
0x43CC	0xB081    SUB	SP, SP, #4
; p_cb end address is: 0 (R0)
; p_cb start address is: 0 (R0)
;RW_NDEF.c, 62 :: 		p_rw_ndef_pull_cb = ( rw_ndef_callback_t * ) p_cb;
0x43CE	0x4902    LDR	R1, [PC, #8]
0x43D0	0x6008    STR	R0, [R1, #0]
; p_cb end address is: 0 (R0)
;RW_NDEF.c, 63 :: 		}
L_end_rw_ndef_register_pull_callback:
0x43D2	0xB001    ADD	SP, SP, #4
0x43D4	0x4770    BX	LR
0x43D6	0xBF00    NOP
0x43D8	0x4AA82000  	_p_rw_ndef_pull_cb+0
; end of _rw_ndef_register_pull_callback
_nfc_init:
;nfc.c, 457 :: 		int nfc_init( uint8_t slave_address )
; slave_address start address is: 0 (R0)
0x4180	0xB0CE    SUB	SP, SP, #312
0x4182	0xF8CDE000  STR	LR, [SP, #0]
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
;nfc.c, 460 :: 		uint8_t answer[ANSWER_MAX_SIZE] = {0};
0x4186	0xF10D0B08  ADD	R11, SP, #8
0x418A	0xF20B1A17  ADDW	R10, R11, #279
0x418E	0xF8DFC21C  LDR	R12, [PC, #540]
0x4192	0xF000F94B  BL	___CC2DW+0
;nfc.c, 461 :: 		uint16_t answer_size = 0;
;nfc.c, 462 :: 		uint8_t CORE_SET_POWER_MODE_CMD[] = { 0x2f, 0x00, 0x01, 0x00 };
;nfc.c, 463 :: 		uint8_t TEST_ANTENNA_CMD[] = { 0x2f, 0x3d, 0x05, 0x20, 0x00, 0x00, 0x00, 0x00 };
;nfc.c, 464 :: 		uint8_t TEST_PRBS_CMD[] = { 0x2f, 0x30, 0x04, 0x00, 0x00, 0x00, 0x1f };
;nfc.c, 468 :: 		if( slave_address != NFC_I2C_SLAVE && slave_address != NFC_I2C_SLAVE_ALT )
0x4196	0x2828    CMP	R0, #40
0x4198	0xD005    BEQ	L__nfc_init178
0x419A	0x2829    CMP	R0, #41
0x419C	0xD003    BEQ	L__nfc_init177
; slave_address end address is: 0 (R0)
L__nfc_init176:
;nfc.c, 469 :: 		return NFC_ERROR;
0x419E	0xF64F70FF  MOVW	R0, #65535
0x41A2	0xB200    SXTH	R0, R0
0x41A4	0xE0FD    B	L_end_nfc_init
;nfc.c, 468 :: 		if( slave_address != NFC_I2C_SLAVE && slave_address != NFC_I2C_SLAVE_ALT )
L__nfc_init178:
; slave_address start address is: 0 (R0)
L__nfc_init177:
;nfc.c, 472 :: 		nfc_hal_init( slave_address );
; slave_address end address is: 0 (R0)
0x41A6	0xF7FFF879  BL	_nfc_hal_init+0
;nfc.c, 476 :: 		OLED_DrawBox(0, 80, 96, 15, 0);
0x41AA	0x2100    MOVS	R1, #0
0x41AC	0xB402    PUSH	(R1)
0x41AE	0x230F    MOVS	R3, #15
0x41B0	0x2260    MOVS	R2, #96
0x41B2	0x2150    MOVS	R1, #80
0x41B4	0x2000    MOVS	R0, #0
0x41B6	0xF7FFFD03  BL	_OLED_DrawBox+0
0x41BA	0xB001    ADD	SP, SP, #4
;nfc.c, 477 :: 		OLED_WriteText("Start Test Mode", 4, 80);
0x41BC	0x497C    LDR	R1, [PC, #496]
0x41BE	0x2250    MOVS	R2, #80
0x41C0	0x4608    MOV	R0, R1
0x41C2	0x2104    MOVS	R1, #4
0x41C4	0xF7FEFDBE  BL	_OLED_WriteText+0
;nfc.c, 478 :: 		initialize_core();
0x41C8	0xF7FFF950  BL	nfc_initialize_core+0
;nfc.c, 484 :: 		OLED_DrawBox(0, 80, 96, 15, 0);
0x41CC	0x2100    MOVS	R1, #0
0x41CE	0xB402    PUSH	(R1)
0x41D0	0x230F    MOVS	R3, #15
0x41D2	0x2260    MOVS	R2, #96
0x41D4	0x2150    MOVS	R1, #80
0x41D6	0x2000    MOVS	R0, #0
0x41D8	0xF7FFFCF2  BL	_OLED_DrawBox+0
0x41DC	0xB001    ADD	SP, SP, #4
;nfc.c, 485 :: 		OLED_WriteText("Disabe Standby", 4, 80);
0x41DE	0x4975    LDR	R1, [PC, #468]
0x41E0	0x2250    MOVS	R2, #80
0x41E2	0x4608    MOV	R0, R1
0x41E4	0x2104    MOVS	R1, #4
0x41E6	0xF7FEFDAD  BL	_OLED_WriteText+0
;nfc.c, 486 :: 		host_tx_rx( CORE_SET_POWER_MODE_CMD, sizeof( CORE_SET_POWER_MODE_CMD ), answer, sizeof( answer ), &answer_size );
0x41EA	0xF50D7385  ADD	R3, SP, #266
0x41EE	0xAA02    ADD	R2, SP, #8
0x41F0	0xA943    ADD	R1, SP, #268
0x41F2	0xB408    PUSH	(R3)
0x41F4	0xF2401302  MOVW	R3, #258
0x41F8	0x4608    MOV	R0, R1
0x41FA	0x2104    MOVS	R1, #4
0x41FC	0xF7FEFCEA  BL	nfc_host_tx_rx+0
0x4200	0xB001    ADD	SP, SP, #4
;nfc.c, 488 :: 		if( answer[3] == 0x00 )
0x4202	0xA902    ADD	R1, SP, #8
0x4204	0x1CC9    ADDS	R1, R1, #3
0x4206	0x7809    LDRB	R1, [R1, #0]
0x4208	0xB971    CBNZ	R1, L_nfc_init72
;nfc.c, 491 :: 		OLED_DrawBox(0, 80, 96, 15, 0);
0x420A	0x2100    MOVS	R1, #0
0x420C	0xB402    PUSH	(R1)
0x420E	0x230F    MOVS	R3, #15
0x4210	0x2260    MOVS	R2, #96
0x4212	0x2150    MOVS	R1, #80
0x4214	0x2000    MOVS	R0, #0
0x4216	0xF7FFFCD3  BL	_OLED_DrawBox+0
0x421A	0xB001    ADD	SP, SP, #4
;nfc.c, 492 :: 		OLED_WriteText("Standby OFF", 4, 80);
0x421C	0x4966    LDR	R1, [PC, #408]
0x421E	0x2250    MOVS	R2, #80
0x4220	0x4608    MOV	R0, R1
0x4222	0x2104    MOVS	R1, #4
0x4224	0xF7FEFD8E  BL	_OLED_WriteText+0
;nfc.c, 493 :: 		}
L_nfc_init72:
;nfc.c, 495 :: 		for( i = 0, j = 4; i < 4; i++, j++ )
0x4228	0x2100    MOVS	R1, #0
0x422A	0xB209    SXTH	R1, R1
0x422C	0xF8AD1004  STRH	R1, [SP, #4]
0x4230	0x2104    MOVS	R1, #4
0x4232	0xB209    SXTH	R1, R1
0x4234	0xF8AD1006  STRH	R1, [SP, #6]
L_nfc_init73:
0x4238	0xF9BD1004  LDRSH	R1, [SP, #4]
0x423C	0x2904    CMP	R1, #4
0x423E	0xDA67    BGE	L_nfc_init74
;nfc.c, 498 :: 		OLED_DrawBox(0, 80, 96, 15, 0);
0x4240	0x2100    MOVS	R1, #0
0x4242	0xB402    PUSH	(R1)
0x4244	0x230F    MOVS	R3, #15
0x4246	0x2260    MOVS	R2, #96
0x4248	0x2150    MOVS	R1, #80
0x424A	0x2000    MOVS	R0, #0
0x424C	0xF7FFFCB8  BL	_OLED_DrawBox+0
0x4250	0xB001    ADD	SP, SP, #4
;nfc.c, 499 :: 		OLED_WriteText("Test Antenna", 4, 80);
0x4252	0x495A    LDR	R1, [PC, #360]
0x4254	0x2250    MOVS	R2, #80
0x4256	0x4608    MOV	R0, R1
0x4258	0x2104    MOVS	R1, #4
0x425A	0xF7FEFD73  BL	_OLED_WriteText+0
;nfc.c, 500 :: 		TEST_ANTENNA_CMD[ j ] |= 0x01;
0x425E	0xAB44    ADD	R3, SP, #272
0x4260	0x934D    STR	R3, [SP, #308]
0x4262	0xF9BD1006  LDRSH	R1, [SP, #6]
0x4266	0x185A    ADDS	R2, R3, R1
0x4268	0x7811    LDRB	R1, [R2, #0]
0x426A	0xF0410101  ORR	R1, R1, #1
0x426E	0x7011    STRB	R1, [R2, #0]
;nfc.c, 502 :: 		host_tx_rx( TEST_ANTENNA_CMD, sizeof( TEST_ANTENNA_CMD ), answer, sizeof( answer ), &answer_size );
0x4270	0xF50D7285  ADD	R2, SP, #266
0x4274	0x924C    STR	R2, [SP, #304]
0x4276	0xA902    ADD	R1, SP, #8
0x4278	0x914B    STR	R1, [SP, #300]
0x427A	0xB404    PUSH	(R2)
0x427C	0x460A    MOV	R2, R1
0x427E	0x2108    MOVS	R1, #8
0x4280	0x4618    MOV	R0, R3
0x4282	0xF2401302  MOVW	R3, #258
0x4286	0xF7FEFCA5  BL	nfc_host_tx_rx+0
0x428A	0xB001    ADD	SP, SP, #4
;nfc.c, 504 :: 		TEST_ANTENNA_CMD[ j ] &= ~0x01;
0x428C	0xAA44    ADD	R2, SP, #272
0x428E	0xF9BD1006  LDRSH	R1, [SP, #6]
0x4292	0x1853    ADDS	R3, R2, R1
0x4294	0x781A    LDRB	R2, [R3, #0]
0x4296	0xF64F71FE  MOVW	R1, #65534
0x429A	0xB209    SXTH	R1, R1
0x429C	0xEA020101  AND	R1, R2, R1, LSL #0
0x42A0	0x7019    STRB	R1, [R3, #0]
;nfc.c, 506 :: 		host_tx_rx( TEST_ANTENNA_CMD, sizeof( TEST_ANTENNA_CMD ), answer, sizeof( answer ), &answer_size );
0x42A2	0x9B4D    LDR	R3, [SP, #308]
0x42A4	0x9A4C    LDR	R2, [SP, #304]
0x42A6	0x994B    LDR	R1, [SP, #300]
0x42A8	0xB404    PUSH	(R2)
0x42AA	0x460A    MOV	R2, R1
0x42AC	0x2108    MOVS	R1, #8
0x42AE	0x4618    MOV	R0, R3
0x42B0	0xF2401302  MOVW	R3, #258
0x42B4	0xF7FEFC8E  BL	nfc_host_tx_rx+0
0x42B8	0xB001    ADD	SP, SP, #4
;nfc.c, 508 :: 		host_tx_rx( TEST_ANTENNA_CMD, sizeof( TEST_ANTENNA_CMD ), answer, sizeof( answer ), &answer_size );
0x42BA	0xF50D7385  ADD	R3, SP, #266
0x42BE	0xAA02    ADD	R2, SP, #8
0x42C0	0xA944    ADD	R1, SP, #272
0x42C2	0xB408    PUSH	(R3)
0x42C4	0xF2401302  MOVW	R3, #258
0x42C8	0x4608    MOV	R0, R1
0x42CA	0x2108    MOVS	R1, #8
0x42CC	0xF7FEFC82  BL	nfc_host_tx_rx+0
0x42D0	0xB001    ADD	SP, SP, #4
;nfc.c, 510 :: 		TEST_ANTENNA_CMD[ j ] |= 0x01;
0x42D2	0xAA44    ADD	R2, SP, #272
0x42D4	0xF9BD1006  LDRSH	R1, [SP, #6]
0x42D8	0x1852    ADDS	R2, R2, R1
0x42DA	0x7811    LDRB	R1, [R2, #0]
0x42DC	0xF0410101  ORR	R1, R1, #1
0x42E0	0x7011    STRB	R1, [R2, #0]
;nfc.c, 512 :: 		host_tx_rx( TEST_ANTENNA_CMD, sizeof( TEST_ANTENNA_CMD ), answer, sizeof( answer ), &answer_size );
0x42E2	0x9B4D    LDR	R3, [SP, #308]
0x42E4	0x9A4C    LDR	R2, [SP, #304]
0x42E6	0x994B    LDR	R1, [SP, #300]
0x42E8	0xB404    PUSH	(R2)
0x42EA	0x460A    MOV	R2, R1
0x42EC	0x2108    MOVS	R1, #8
0x42EE	0x4618    MOV	R0, R3
0x42F0	0xF2401302  MOVW	R3, #258
0x42F4	0xF7FEFC6E  BL	nfc_host_tx_rx+0
0x42F8	0xB001    ADD	SP, SP, #4
;nfc.c, 495 :: 		for( i = 0, j = 4; i < 4; i++, j++ )
0x42FA	0xF9BD1004  LDRSH	R1, [SP, #4]
0x42FE	0x1C49    ADDS	R1, R1, #1
0x4300	0xF8AD1004  STRH	R1, [SP, #4]
0x4304	0xF9BD1006  LDRSH	R1, [SP, #6]
0x4308	0x1C49    ADDS	R1, R1, #1
0x430A	0xF8AD1006  STRH	R1, [SP, #6]
;nfc.c, 513 :: 		}
0x430E	0xE793    B	L_nfc_init73
L_nfc_init74:
;nfc.c, 515 :: 		OLED_DrawBox(0, 80, 96, 15, 0);
0x4310	0x2100    MOVS	R1, #0
0x4312	0xB402    PUSH	(R1)
0x4314	0x230F    MOVS	R3, #15
0x4316	0x2260    MOVS	R2, #96
0x4318	0x2150    MOVS	R1, #80
0x431A	0x2000    MOVS	R0, #0
0x431C	0xF7FFFC50  BL	_OLED_DrawBox+0
0x4320	0xB001    ADD	SP, SP, #4
;nfc.c, 516 :: 		OLED_WriteText("Start Testing", 4, 80);
0x4322	0x4927    LDR	R1, [PC, #156]
0x4324	0x2250    MOVS	R2, #80
0x4326	0x4608    MOV	R0, R1
0x4328	0x2104    MOVS	R1, #4
0x432A	0xF7FEFD0B  BL	_OLED_WriteText+0
;nfc.c, 517 :: 		host_tx_rx( TEST_PRBS_CMD, sizeof( TEST_PRBS_CMD ), answer, sizeof( answer ), &answer_size );
0x432E	0xF50D7385  ADD	R3, SP, #266
0x4332	0xAA02    ADD	R2, SP, #8
0x4334	0xA946    ADD	R1, SP, #280
0x4336	0xB408    PUSH	(R3)
0x4338	0xF2401302  MOVW	R3, #258
0x433C	0x4608    MOV	R0, R1
0x433E	0x2107    MOVS	R1, #7
0x4340	0xF7FEFC48  BL	nfc_host_tx_rx+0
0x4344	0xB001    ADD	SP, SP, #4
;nfc.c, 519 :: 		if( answer[3] == 0x00 )
0x4346	0xA902    ADD	R1, SP, #8
0x4348	0x1CC9    ADDS	R1, R1, #3
0x434A	0x7809    LDRB	R1, [R1, #0]
0x434C	0xB979    CBNZ	R1, L_nfc_init76
;nfc.c, 522 :: 		OLED_DrawBox(0, 80, 96, 15, 0);
0x434E	0x2100    MOVS	R1, #0
0x4350	0xB402    PUSH	(R1)
0x4352	0x230F    MOVS	R3, #15
0x4354	0x2260    MOVS	R2, #96
0x4356	0x2150    MOVS	R1, #80
0x4358	0x2000    MOVS	R0, #0
0x435A	0xF7FFFC31  BL	_OLED_DrawBox+0
0x435E	0xB001    ADD	SP, SP, #4
;nfc.c, 523 :: 		OLED_WriteText("Test Success", 4, 80);
0x4360	0x4918    LDR	R1, [PC, #96]
0x4362	0x2250    MOVS	R2, #80
0x4364	0x4608    MOV	R0, R1
0x4366	0x2104    MOVS	R1, #4
0x4368	0xF7FEFCEC  BL	_OLED_WriteText+0
;nfc.c, 524 :: 		}
0x436C	0xE00E    B	L_nfc_init77
L_nfc_init76:
;nfc.c, 528 :: 		OLED_DrawBox(0, 80, 96, 15, 0);
0x436E	0x2100    MOVS	R1, #0
0x4370	0xB402    PUSH	(R1)
0x4372	0x230F    MOVS	R3, #15
0x4374	0x2260    MOVS	R2, #96
0x4376	0x2150    MOVS	R1, #80
0x4378	0x2000    MOVS	R0, #0
0x437A	0xF7FFFC21  BL	_OLED_DrawBox+0
0x437E	0xB001    ADD	SP, SP, #4
;nfc.c, 529 :: 		OLED_WriteText("Test Fail", 4, 80);
0x4380	0x4911    LDR	R1, [PC, #68]
0x4382	0x2250    MOVS	R2, #80
0x4384	0x4608    MOV	R0, R1
0x4386	0x2104    MOVS	R1, #4
0x4388	0xF7FEFCDC  BL	_OLED_WriteText+0
;nfc.c, 530 :: 		}
L_nfc_init77:
;nfc.c, 532 :: 		nfc_hal_reset();
0x438C	0xF7FDFF3C  BL	_nfc_hal_reset+0
;nfc.c, 536 :: 		if( initialize_core() )
0x4390	0xF7FFF86C  BL	nfc_initialize_core+0
0x4394	0xB118    CBZ	R0, L_nfc_init78
;nfc.c, 537 :: 		return NFC_ERROR;
0x4396	0xF64F70FF  MOVW	R0, #65535
0x439A	0xB200    SXTH	R0, R0
0x439C	0xE001    B	L_end_nfc_init
L_nfc_init78:
;nfc.c, 539 :: 		return NFC_SUCCESS;
0x439E	0x2000    MOVS	R0, #0
0x43A0	0xB200    SXTH	R0, R0
;nfc.c, 540 :: 		}
L_end_nfc_init:
0x43A2	0xF8DDE000  LDR	LR, [SP, #0]
0x43A6	0xB04E    ADD	SP, SP, #312
0x43A8	0x4770    BX	LR
0x43AA	0xBF00    NOP
0x43AC	0xA60F0000  	?ICSnfc_init_answer_L0+0
0x43B0	0x00AC2000  	?lstr4_nfc+0
0x43B4	0x00BC2000  	?lstr5_nfc+0
0x43B8	0x00CB2000  	?lstr6_nfc+0
0x43BC	0x00D72000  	?lstr7_nfc+0
0x43C0	0x00E42000  	?lstr8_nfc+0
0x43C4	0x00F22000  	?lstr9_nfc+0
0x43C8	0x00FF2000  	?lstr10_nfc+0
; end of _nfc_init
_nfc_hal_init:
;nfc_hal.c, 156 :: 		void nfc_hal_init( uint8_t address_id )
; address_id start address is: 0 (R0)
0x329C	0xB081    SUB	SP, SP, #4
0x329E	0xF8CDE000  STR	LR, [SP, #0]
; address_id end address is: 0 (R0)
; address_id start address is: 0 (R0)
;nfc_hal.c, 171 :: 		start_i2c_p = I2C_Start_Ptr;
0x32A2	0x490A    LDR	R1, [PC, #40]
0x32A4	0x680A    LDR	R2, [R1, #0]
0x32A6	0x490A    LDR	R1, [PC, #40]
0x32A8	0x600A    STR	R2, [R1, #0]
;nfc_hal.c, 172 :: 		write_i2c_p = I2C_Write_Ptr;
0x32AA	0x490A    LDR	R1, [PC, #40]
0x32AC	0x680A    LDR	R2, [R1, #0]
0x32AE	0x490A    LDR	R1, [PC, #40]
0x32B0	0x600A    STR	R2, [R1, #0]
;nfc_hal.c, 173 :: 		read_i2c_p  = I2C_Read_Ptr;
0x32B2	0x490A    LDR	R1, [PC, #40]
0x32B4	0x680A    LDR	R2, [R1, #0]
0x32B6	0x490A    LDR	R1, [PC, #40]
0x32B8	0x600A    STR	R2, [R1, #0]
;nfc_hal.c, 240 :: 		_i2c_hw_address = address_id;
0x32BA	0x490A    LDR	R1, [PC, #40]
0x32BC	0x7008    STRB	R0, [R1, #0]
; address_id end address is: 0 (R0)
;nfc_hal.c, 244 :: 		nfc_hal_reset();
0x32BE	0xF7FEFFA3  BL	_nfc_hal_reset+0
;nfc_hal.c, 245 :: 		}
L_end_nfc_hal_init:
0x32C2	0xF8DDE000  LDR	LR, [SP, #0]
0x32C6	0xB001    ADD	SP, SP, #4
0x32C8	0x4770    BX	LR
0x32CA	0xBF00    NOP
0x32CC	0x02742000  	_I2C_Start_Ptr+0
0x32D0	0x02702000  	nfc_hal_start_i2c_p+0
0x32D4	0x027C2000  	_I2C_Write_Ptr+0
0x32D8	0x02782000  	nfc_hal_write_i2c_p+0
0x32DC	0x02842000  	_I2C_Read_Ptr+0
0x32E0	0x02802000  	nfc_hal_read_i2c_p+0
0x32E4	0x026D2000  	nfc_hal__i2c_hw_address+0
; end of _nfc_hal_init
_nfc_hal_reset:
;nfc_hal.c, 248 :: 		void nfc_hal_reset()
0x2208	0xB081    SUB	SP, SP, #4
0x220A	0xF8CDE000  STR	LR, [SP, #0]
;nfc_hal.c, 257 :: 		NFC_RST_PIN = HIGH;
0x220E	0x2101    MOVS	R1, #1
0x2210	0xB249    SXTB	R1, R1
0x2212	0x480A    LDR	R0, [PC, #40]
0x2214	0x6001    STR	R1, [R0, #0]
;nfc_hal.c, 258 :: 		Delay_10ms();
0x2216	0xF7FFF84F  BL	_Delay_10ms+0
;nfc_hal.c, 259 :: 		NFC_RST_PIN = LOW;
0x221A	0x2100    MOVS	R1, #0
0x221C	0xB249    SXTB	R1, R1
0x221E	0x4807    LDR	R0, [PC, #28]
0x2220	0x6001    STR	R1, [R0, #0]
;nfc_hal.c, 260 :: 		Delay_10ms();
0x2222	0xF7FFF849  BL	_Delay_10ms+0
;nfc_hal.c, 261 :: 		NFC_RST_PIN = HIGH;
0x2226	0x2101    MOVS	R1, #1
0x2228	0xB249    SXTB	R1, R1
0x222A	0x4804    LDR	R0, [PC, #16]
0x222C	0x6001    STR	R1, [R0, #0]
;nfc_hal.c, 262 :: 		Delay_10ms();
0x222E	0xF7FFF843  BL	_Delay_10ms+0
;nfc_hal.c, 265 :: 		}
L_end_nfc_hal_reset:
0x2232	0xF8DDE000  LDR	LR, [SP, #0]
0x2236	0xB001    ADD	SP, SP, #4
0x2238	0x4770    BX	LR
0x223A	0xBF00    NOP
0x223C	0x082C43FE  	NFC_RST_PIN+0
; end of _nfc_hal_reset
_Delay_10ms:
;__Lib_Delays.c, 57 :: 		void Delay_10ms() {
0x12B8	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 58 :: 		Delay_ms(10);
0x12BA	0xF641277E  MOVW	R7, #6782
0x12BE	0xF2C00706  MOVT	R7, #6
0x12C2	0xBF00    NOP
0x12C4	0xBF00    NOP
L_Delay_10ms22:
0x12C6	0x1E7F    SUBS	R7, R7, #1
0x12C8	0xD1FD    BNE	L_Delay_10ms22
0x12CA	0xBF00    NOP
0x12CC	0xBF00    NOP
0x12CE	0xBF00    NOP
;__Lib_Delays.c, 59 :: 		}
L_end_Delay_10ms:
0x12D0	0xB001    ADD	SP, SP, #4
0x12D2	0x4770    BX	LR
; end of _Delay_10ms
nfc_initialize_core:
;nfc.c, 157 :: 		static int initialize_core()
0x346C	0xB0C5    SUB	SP, SP, #276
0x346E	0xF8CDE000  STR	LR, [SP, #0]
;nfc.c, 159 :: 		uint8_t answer[ANSWER_MAX_SIZE] = {0};
0x3472	0xF10D0B04  ADD	R11, SP, #4
0x3476	0xF20B1A0D  ADDW	R10, R11, #269
0x347A	0xF8DFC0B0  LDR	R12, [PC, #176]
0x347E	0xF000FFD5  BL	___CC2DW+0
;nfc.c, 160 :: 		uint16_t answer_size = 0;
;nfc.c, 161 :: 		int i = 10;
;nfc.c, 162 :: 		uint8_t CORE_RESET_CMD[] = { 0x20, 0x00, 0x01, 0x01 };
;nfc.c, 163 :: 		uint8_t CORE_INIT_CMD[]  = { 0x20, 0x01, 0x00 };
;nfc.c, 167 :: 		OLED_DrawBox(0, 80, 96, 15, 0);
0x3482	0x2000    MOVS	R0, #0
0x3484	0xB401    PUSH	(R0)
0x3486	0x230F    MOVS	R3, #15
0x3488	0x2260    MOVS	R2, #96
0x348A	0x2150    MOVS	R1, #80
0x348C	0x2000    MOVS	R0, #0
0x348E	0xF000FB97  BL	_OLED_DrawBox+0
0x3492	0xB001    ADD	SP, SP, #4
;nfc.c, 168 :: 		OLED_WriteText("Reset and Init", 4, 80);
0x3494	0x4826    LDR	R0, [PC, #152]
0x3496	0x2250    MOVS	R2, #80
0x3498	0x2104    MOVS	R1, #4
0x349A	0xF7FFFC53  BL	_OLED_WriteText+0
;nfc.c, 171 :: 		while( host_tx_rx( CORE_RESET_CMD, sizeof( CORE_RESET_CMD ), answer, sizeof( answer ), &answer_size ) )
L_nfc_initialize_core13:
0x349E	0xF50D7283  ADD	R2, SP, #262
0x34A2	0xA901    ADD	R1, SP, #4
0x34A4	0xF50D7085  ADD	R0, SP, #266
0x34A8	0xB404    PUSH	(R2)
0x34AA	0xF2401302  MOVW	R3, #258
0x34AE	0x460A    MOV	R2, R1
0x34B0	0x2104    MOVS	R1, #4
0x34B2	0xF7FFFB8F  BL	nfc_host_tx_rx+0
0x34B6	0xB001    ADD	SP, SP, #4
0x34B8	0xB180    CBZ	R0, L_nfc_initialize_core14
;nfc.c, 173 :: 		if( i-- == 0 )
0x34BA	0xF9BD1108  LDRSH	R1, [SP, #264]
0x34BE	0xF9BD0108  LDRSH	R0, [SP, #264]
0x34C2	0x1E40    SUBS	R0, R0, #1
0x34C4	0xF8AD0108  STRH	R0, [SP, #264]
0x34C8	0xB919    CBNZ	R1, L_nfc_initialize_core15
;nfc.c, 175 :: 		return NFC_ERROR;
0x34CA	0xF64F70FF  MOVW	R0, #65535
0x34CE	0xB200    SXTH	R0, R0
0x34D0	0xE028    B	L_end_initialize_core
;nfc.c, 176 :: 		}
L_nfc_initialize_core15:
;nfc.c, 177 :: 		nfc_hal_delay( 500 );
0x34D2	0xF24010F4  MOVW	R0, #500
0x34D6	0xF7FEFC49  BL	_nfc_hal_delay+0
;nfc.c, 178 :: 		}
0x34DA	0xE7E0    B	L_nfc_initialize_core13
L_nfc_initialize_core14:
;nfc.c, 181 :: 		if( host_tx_rx( CORE_INIT_CMD, sizeof( CORE_INIT_CMD ), answer, sizeof( answer ), &answer_size ) )
0x34DC	0xF50D7283  ADD	R2, SP, #262
0x34E0	0xA901    ADD	R1, SP, #4
0x34E2	0xF50D7087  ADD	R0, SP, #270
0x34E6	0xB404    PUSH	(R2)
0x34E8	0xF2401302  MOVW	R3, #258
0x34EC	0x460A    MOV	R2, R1
0x34EE	0x2103    MOVS	R1, #3
0x34F0	0xF7FFFB70  BL	nfc_host_tx_rx+0
0x34F4	0xB001    ADD	SP, SP, #4
0x34F6	0xB118    CBZ	R0, L_nfc_initialize_core16
;nfc.c, 183 :: 		return NFC_ERROR;
0x34F8	0xF64F70FF  MOVW	R0, #65535
0x34FC	0xB200    SXTH	R0, R0
0x34FE	0xE011    B	L_end_initialize_core
;nfc.c, 184 :: 		}
L_nfc_initialize_core16:
;nfc.c, 185 :: 		else if( ( answer[0] != 0x40 ) || ( answer[1] != 0x01 ) || ( answer[3] != 0x00 ) )
0x3500	0xA801    ADD	R0, SP, #4
0x3502	0x7800    LDRB	R0, [R0, #0]
0x3504	0x2840    CMP	R0, #64
0x3506	0xD109    BNE	L_nfc_initialize_core147
0x3508	0xA801    ADD	R0, SP, #4
0x350A	0x1C40    ADDS	R0, R0, #1
0x350C	0x7800    LDRB	R0, [R0, #0]
0x350E	0x2801    CMP	R0, #1
0x3510	0xD104    BNE	L_nfc_initialize_core146
0x3512	0xA801    ADD	R0, SP, #4
0x3514	0x1CC0    ADDS	R0, R0, #3
0x3516	0x7800    LDRB	R0, [R0, #0]
0x3518	0xB900    CBNZ	R0, L_nfc_initialize_core145
0x351A	0xE003    B	L_nfc_initialize_core20
L_nfc_initialize_core147:
L_nfc_initialize_core146:
L_nfc_initialize_core145:
;nfc.c, 187 :: 		return NFC_ERROR;
0x351C	0xF64F70FF  MOVW	R0, #65535
0x3520	0xB200    SXTH	R0, R0
0x3522	0xE7FF    B	L_end_initialize_core
;nfc.c, 188 :: 		}
L_nfc_initialize_core20:
;nfc.c, 189 :: 		}
L_end_initialize_core:
0x3524	0xF8DDE000  LDR	LR, [SP, #0]
0x3528	0xB045    ADD	SP, SP, #276
0x352A	0x4770    BX	LR
0x352C	0xA7260000  	?ICSnfc_initialize_core_answer_L0+0
0x3530	0x009D2000  	?lstr3_nfc+0
; end of nfc_initialize_core
nfc_host_tx_rx:
;nfc.c, 109 :: 		uint16_t *p_nbytes_read )
; tx_buff_len start address is: 4 (R1)
; p_tx_buff start address is: 0 (R0)
0x2BD4	0xB09D    SUB	SP, SP, #116
0x2BD6	0xF8CDE000  STR	LR, [SP, #0]
0x2BDA	0x4680    MOV	R8, R0
0x2BDC	0xFA1FF981  UXTH	R9, R1
0x2BE0	0x921B    STR	R2, [SP, #108]
0x2BE2	0xF8AD3070  STRH	R3, [SP, #112]
; tx_buff_len end address is: 4 (R1)
; p_tx_buff end address is: 0 (R0)
; p_tx_buff start address is: 32 (R8)
; tx_buff_len start address is: 36 (R9)
0x2BE6	0x9C1D    LDR	R4, [SP, #116]
0x2BE8	0x941D    STR	R4, [SP, #116]
;nfc.c, 114 :: 		char *ptr = p_tx_buff;
0x2BEA	0xF8CD8060  STR	R8, [SP, #96]
;nfc.c, 115 :: 		char *ptr_rx = p_rx_buff;
0x2BEE	0x9C1B    LDR	R4, [SP, #108]
0x2BF0	0x9419    STR	R4, [SP, #100]
;nfc.c, 119 :: 		IntToStr( tx_buff_len, tmp_txt );
0x2BF2	0xAC03    ADD	R4, SP, #12
0x2BF4	0x4621    MOV	R1, R4
0x2BF6	0xFA0FF089  SXTH	R0, R9
0x2BFA	0xF7FEFB6B  BL	_IntToStr+0
;nfc.c, 123 :: 		for( i = 0; i < tx_buff_len; i++ )
0x2BFE	0x2400    MOVS	R4, #0
0x2C00	0xB224    SXTH	R4, R4
0x2C02	0xF8AD4068  STRH	R4, [SP, #104]
; p_tx_buff end address is: 32 (R8)
; tx_buff_len end address is: 36 (R9)
0x2C06	0x4641    MOV	R1, R8
0x2C08	0xFA1FF089  UXTH	R0, R9
L_nfc_host_tx_rx4:
; tx_buff_len start address is: 0 (R0)
; p_tx_buff start address is: 4 (R1)
0x2C0C	0xF9BD4068  LDRSH	R4, [SP, #104]
0x2C10	0x4284    CMP	R4, R0
0x2C12	0xD21E    BCS	L_nfc_host_tx_rx5
;nfc.c, 125 :: 		ByteToHex( *ptr++, hex );
0x2C14	0xAD17    ADD	R5, SP, #92
0x2C16	0x9C18    LDR	R4, [SP, #96]
0x2C18	0x7824    LDRB	R4, [R4, #0]
0x2C1A	0x9101    STR	R1, [SP, #4]
0x2C1C	0xF8AD0008  STRH	R0, [SP, #8]
0x2C20	0x4629    MOV	R1, R5
0x2C22	0xB2E0    UXTB	R0, R4
0x2C24	0xF7FEFB8E  BL	_ByteToHex+0
0x2C28	0x9C18    LDR	R4, [SP, #96]
0x2C2A	0x1C64    ADDS	R4, R4, #1
0x2C2C	0x9418    STR	R4, [SP, #96]
;nfc.c, 126 :: 		sprinti( tmp_txt, "%s ", hex );
0x2C2E	0xAE17    ADD	R6, SP, #92
0x2C30	0x4D2C    LDR	R5, [PC, #176]
0x2C32	0xAC03    ADD	R4, SP, #12
0x2C34	0xB440    PUSH	(R6)
0x2C36	0xB420    PUSH	(R5)
0x2C38	0xB410    PUSH	(R4)
0x2C3A	0xF000F857  BL	_sprinti+0
0x2C3E	0xB003    ADD	SP, SP, #12
0x2C40	0xF8BD0008  LDRH	R0, [SP, #8]
0x2C44	0x9901    LDR	R1, [SP, #4]
;nfc.c, 123 :: 		for( i = 0; i < tx_buff_len; i++ )
0x2C46	0xF9BD4068  LDRSH	R4, [SP, #104]
0x2C4A	0x1C64    ADDS	R4, R4, #1
0x2C4C	0xF8AD4068  STRH	R4, [SP, #104]
;nfc.c, 128 :: 		}
0x2C50	0xE7DC    B	L_nfc_host_tx_rx4
L_nfc_host_tx_rx5:
;nfc.c, 133 :: 		if( nfc_hal_write( p_tx_buff, tx_buff_len ) )
0x2C52	0x9101    STR	R1, [SP, #4]
; tx_buff_len end address is: 0 (R0)
0x2C54	0xB281    UXTH	R1, R0
0x2C56	0x9801    LDR	R0, [SP, #4]
; p_tx_buff end address is: 4 (R1)
0x2C58	0xF7FEFAFE  BL	_nfc_hal_write+0
0x2C5C	0xB118    CBZ	R0, L_nfc_host_tx_rx7
;nfc.c, 134 :: 		return NFC_ERROR;
0x2C5E	0xF64F70FF  MOVW	R0, #65535
0x2C62	0xB200    SXTH	R0, R0
0x2C64	0xE039    B	L_end_host_tx_rx
L_nfc_host_tx_rx7:
;nfc.c, 135 :: 		else if( host_rx( p_rx_buff, rx_buff_size, p_nbytes_read, TIMEOUT_1S ) )
0x2C66	0xF24033E8  MOVW	R3, #1000
0x2C6A	0x9A1D    LDR	R2, [SP, #116]
0x2C6C	0xF8BD1070  LDRH	R1, [SP, #112]
0x2C70	0x981B    LDR	R0, [SP, #108]
0x2C72	0xF7FEFBA7  BL	nfc_host_rx+0
0x2C76	0xB118    CBZ	R0, L_nfc_host_tx_rx9
;nfc.c, 136 :: 		return NFC_ERROR;
0x2C78	0xF64F70FF  MOVW	R0, #65535
0x2C7C	0xB200    SXTH	R0, R0
0x2C7E	0xE02C    B	L_end_host_tx_rx
L_nfc_host_tx_rx9:
;nfc.c, 140 :: 		IntToStr( *p_nbytes_read, tmp_txt );
0x2C80	0xAD03    ADD	R5, SP, #12
0x2C82	0x9C1D    LDR	R4, [SP, #116]
0x2C84	0x8824    LDRH	R4, [R4, #0]
0x2C86	0xB224    SXTH	R4, R4
0x2C88	0x4629    MOV	R1, R5
0x2C8A	0xB220    SXTH	R0, R4
0x2C8C	0xF7FEFB22  BL	_IntToStr+0
;nfc.c, 144 :: 		for( i = 0; i < *p_nbytes_read; i++ )
0x2C90	0x2400    MOVS	R4, #0
0x2C92	0xB224    SXTH	R4, R4
0x2C94	0xF8AD4068  STRH	R4, [SP, #104]
L_nfc_host_tx_rx10:
0x2C98	0x9C1D    LDR	R4, [SP, #116]
0x2C9A	0x8825    LDRH	R5, [R4, #0]
0x2C9C	0xF9BD4068  LDRSH	R4, [SP, #104]
0x2CA0	0x42AC    CMP	R4, R5
0x2CA2	0xD218    BCS	L_nfc_host_tx_rx11
;nfc.c, 146 :: 		ByteToHex( *ptr_rx++, hex );
0x2CA4	0xAD17    ADD	R5, SP, #92
0x2CA6	0x9C19    LDR	R4, [SP, #100]
0x2CA8	0x7824    LDRB	R4, [R4, #0]
0x2CAA	0x4629    MOV	R1, R5
0x2CAC	0xB2E0    UXTB	R0, R4
0x2CAE	0xF7FEFB49  BL	_ByteToHex+0
0x2CB2	0x9C19    LDR	R4, [SP, #100]
0x2CB4	0x1C64    ADDS	R4, R4, #1
0x2CB6	0x9419    STR	R4, [SP, #100]
;nfc.c, 147 :: 		sprinti( tmp_txt, "%s ", hex );
0x2CB8	0xAE17    ADD	R6, SP, #92
0x2CBA	0x4D0B    LDR	R5, [PC, #44]
0x2CBC	0xAC03    ADD	R4, SP, #12
0x2CBE	0xB440    PUSH	(R6)
0x2CC0	0xB420    PUSH	(R5)
0x2CC2	0xB410    PUSH	(R4)
0x2CC4	0xF000F812  BL	_sprinti+0
0x2CC8	0xB003    ADD	SP, SP, #12
;nfc.c, 144 :: 		for( i = 0; i < *p_nbytes_read; i++ )
0x2CCA	0xF9BD4068  LDRSH	R4, [SP, #104]
0x2CCE	0x1C64    ADDS	R4, R4, #1
0x2CD0	0xF8AD4068  STRH	R4, [SP, #104]
;nfc.c, 149 :: 		}
0x2CD4	0xE7E0    B	L_nfc_host_tx_rx10
L_nfc_host_tx_rx11:
;nfc.c, 154 :: 		return NFC_SUCCESS;
0x2CD6	0x2000    MOVS	R0, #0
0x2CD8	0xB200    SXTH	R0, R0
;nfc.c, 155 :: 		}
L_end_host_tx_rx:
0x2CDA	0xF8DDE000  LDR	LR, [SP, #0]
0x2CDE	0xB01D    ADD	SP, SP, #116
0x2CE0	0x4770    BX	LR
0x2CE2	0xBF00    NOP
0x2CE4	0xAD680000  	?lstr_1_nfc+0
0x2CE8	0xAD600000  	?lstr_2_nfc+0
; end of nfc_host_tx_rx
_IntToStr:
;__Lib_Conversions.c, 211 :: 		void IntToStr(int input, char *output) {
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x12D4	0xB081    SUB	SP, SP, #4
0x12D6	0xF8CDE000  STR	LR, [SP, #0]
0x12DA	0x460E    MOV	R6, R1
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 24 (R6)
;__Lib_Conversions.c, 217 :: 		negative = 0;                 // negarive = FALSE;
; negative start address is: 4 (R1)
0x12DC	0x2100    MOVS	R1, #0
;__Lib_Conversions.c, 218 :: 		inword = (unsigned)(input);
; inword start address is: 12 (R3)
0x12DE	0xB283    UXTH	R3, R0
;__Lib_Conversions.c, 219 :: 		if (input < 0) {
0x12E0	0x2800    CMP	R0, #0
0x12E2	0xDA05    BGE	L__IntToStr165
; inword end address is: 12 (R3)
;__Lib_Conversions.c, 220 :: 		negative = 1;             // negative = TRUE;
0x12E4	0x2101    MOVS	R1, #1
;__Lib_Conversions.c, 221 :: 		inword = (unsigned)(0 - input);
0x12E6	0x4240    RSBS	R0, R0, #0
0x12E8	0xB280    UXTH	R0, R0
; input end address is: 0 (R0)
; inword start address is: 0 (R0)
0x12EA	0xB280    UXTH	R0, R0
; negative end address is: 4 (R1)
; inword end address is: 0 (R0)
0x12EC	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		}
0x12EE	0xE001    B	L_IntToStr37
L__IntToStr165:
;__Lib_Conversions.c, 219 :: 		if (input < 0) {
0x12F0	0xB298    UXTH	R0, R3
0x12F2	0xB28F    UXTH	R7, R1
;__Lib_Conversions.c, 222 :: 		}
L_IntToStr37:
;__Lib_Conversions.c, 223 :: 		WordToStr(inword, output);
; inword start address is: 0 (R0)
; negative start address is: 28 (R7)
0x12F4	0x4631    MOV	R1, R6
; inword end address is: 0 (R0)
0x12F6	0xF7FFFA11  BL	_WordToStr+0
;__Lib_Conversions.c, 225 :: 		i = 6;
; i start address is: 4 (R1)
0x12FA	0x2106    MOVS	R1, #6
; output end address is: 24 (R6)
; negative end address is: 28 (R7)
; i end address is: 4 (R1)
0x12FC	0x4634    MOV	R4, R6
0x12FE	0xB2B8    UXTH	R0, R7
;__Lib_Conversions.c, 226 :: 		while (i > 0) {
L_IntToStr38:
; i start address is: 4 (R1)
; negative start address is: 0 (R0)
; output start address is: 16 (R4)
0x1300	0x2900    CMP	R1, #0
0x1302	0xD908    BLS	L_IntToStr39
;__Lib_Conversions.c, 227 :: 		output[i] = output[i-1];
0x1304	0x1863    ADDS	R3, R4, R1
0x1306	0x1E4A    SUBS	R2, R1, #1
0x1308	0xB292    UXTH	R2, R2
0x130A	0x18A2    ADDS	R2, R4, R2
0x130C	0x7812    LDRB	R2, [R2, #0]
0x130E	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 228 :: 		i--;
0x1310	0x1E49    SUBS	R1, R1, #1
0x1312	0xB289    UXTH	R1, R1
;__Lib_Conversions.c, 229 :: 		}
; i end address is: 4 (R1)
0x1314	0xE7F4    B	L_IntToStr38
L_IntToStr39:
;__Lib_Conversions.c, 230 :: 		output[0] = ' ';
0x1316	0x2220    MOVS	R2, #32
0x1318	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 231 :: 		if(negative){
0x131A	0xB170    CBZ	R0, L_IntToStr40
; negative end address is: 0 (R0)
;__Lib_Conversions.c, 232 :: 		i = 0;
; i start address is: 0 (R0)
0x131C	0x2000    MOVS	R0, #0
; output end address is: 16 (R4)
; i end address is: 0 (R0)
0x131E	0xB281    UXTH	R1, R0
0x1320	0x4620    MOV	R0, R4
;__Lib_Conversions.c, 233 :: 		while (output[ i ] == ' ') i++;
L_IntToStr41:
; i start address is: 4 (R1)
; output start address is: 0 (R0)
0x1322	0x1842    ADDS	R2, R0, R1
0x1324	0x7812    LDRB	R2, [R2, #0]
0x1326	0x2A20    CMP	R2, #32
0x1328	0xD102    BNE	L_IntToStr42
0x132A	0x1C49    ADDS	R1, R1, #1
0x132C	0xB289    UXTH	R1, R1
0x132E	0xE7F8    B	L_IntToStr41
L_IntToStr42:
;__Lib_Conversions.c, 234 :: 		i--;
0x1330	0x1E4A    SUBS	R2, R1, #1
0x1332	0xB292    UXTH	R2, R2
; i end address is: 4 (R1)
;__Lib_Conversions.c, 235 :: 		output[ i ] = '-';}
0x1334	0x1883    ADDS	R3, R0, R2
; output end address is: 0 (R0)
0x1336	0x222D    MOVS	R2, #45
0x1338	0x701A    STRB	R2, [R3, #0]
L_IntToStr40:
;__Lib_Conversions.c, 236 :: 		}
L_end_IntToStr:
0x133A	0xF8DDE000  LDR	LR, [SP, #0]
0x133E	0xB001    ADD	SP, SP, #4
0x1340	0x4770    BX	LR
; end of _IntToStr
_WordToStr:
;__Lib_Conversions.c, 114 :: 		void WordToStr(unsigned input, char * output) {
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x071C	0xB081    SUB	SP, SP, #4
0x071E	0x460A    MOV	R2, R1
0x0720	0xB281    UXTH	R1, R0
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 4 (R1)
; output start address is: 8 (R2)
;__Lib_Conversions.c, 119 :: 		for(len=0;len < 5; len++)
; len start address is: 0 (R0)
0x0722	0x2000    MOVS	R0, #0
; input end address is: 4 (R1)
; output end address is: 8 (R2)
; len end address is: 0 (R0)
0x0724	0xB28D    UXTH	R5, R1
0x0726	0x4611    MOV	R1, R2
L_WordToStr11:
; len start address is: 0 (R0)
; output start address is: 4 (R1)
; input start address is: 20 (R5)
0x0728	0x2805    CMP	R0, #5
0x072A	0xD205    BCS	L_WordToStr12
;__Lib_Conversions.c, 120 :: 		output[len] = ' ';
0x072C	0x180B    ADDS	R3, R1, R0
0x072E	0x2220    MOVS	R2, #32
0x0730	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 119 :: 		for(len=0;len < 5; len++)
0x0732	0x1C40    ADDS	R0, R0, #1
0x0734	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 120 :: 		output[len] = ' ';
0x0736	0xE7F7    B	L_WordToStr11
L_WordToStr12:
;__Lib_Conversions.c, 121 :: 		output[len--] = 0;
0x0738	0x180B    ADDS	R3, R1, R0
0x073A	0x2200    MOVS	R2, #0
0x073C	0x701A    STRB	R2, [R3, #0]
0x073E	0x1E40    SUBS	R0, R0, #1
0x0740	0xB2C0    UXTB	R0, R0
; output end address is: 4 (R1)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 123 :: 		while(1) {
L_WordToStr14:
;__Lib_Conversions.c, 124 :: 		output[len] = input % 10u + 48;
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x0742	0x180C    ADDS	R4, R1, R0
0x0744	0x230A    MOVS	R3, #10
0x0746	0xFBB5F2F3  UDIV	R2, R5, R3
0x074A	0xFB035212  MLS	R2, R3, R2, R5
0x074E	0xB292    UXTH	R2, R2
0x0750	0x3230    ADDS	R2, #48
0x0752	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 125 :: 		input = input / 10u;
0x0754	0x220A    MOVS	R2, #10
0x0756	0xFBB5F2F2  UDIV	R2, R5, R2
0x075A	0xB292    UXTH	R2, R2
0x075C	0xB295    UXTH	R5, R2
; input end address is: 20 (R5)
;__Lib_Conversions.c, 126 :: 		if (input == 0)
0x075E	0xB902    CBNZ	R2, L_WordToStr16
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
;__Lib_Conversions.c, 127 :: 		break;
0x0760	0xE002    B	L_WordToStr15
L_WordToStr16:
;__Lib_Conversions.c, 128 :: 		len--;
; len start address is: 0 (R0)
; input start address is: 20 (R5)
; output start address is: 4 (R1)
0x0762	0x1E40    SUBS	R0, R0, #1
0x0764	0xB2C0    UXTB	R0, R0
;__Lib_Conversions.c, 129 :: 		}
; output end address is: 4 (R1)
; input end address is: 20 (R5)
; len end address is: 0 (R0)
0x0766	0xE7EC    B	L_WordToStr14
L_WordToStr15:
;__Lib_Conversions.c, 130 :: 		}
L_end_WordToStr:
0x0768	0xB001    ADD	SP, SP, #4
0x076A	0x4770    BX	LR
; end of _WordToStr
_ByteToHex:
;__Lib_Conversions.c, 5 :: 		void ByteToHex(char input, char* output){
; output start address is: 4 (R1)
; input start address is: 0 (R0)
0x1344	0xB081    SUB	SP, SP, #4
; output end address is: 4 (R1)
; input end address is: 0 (R0)
; input start address is: 0 (R0)
; output start address is: 4 (R1)
;__Lib_Conversions.c, 6 :: 		output[0] = Digits[input >> 4];
0x1346	0x0903    LSRS	R3, R0, #4
0x1348	0xB2DB    UXTB	R3, R3
0x134A	0x4A08    LDR	R2, [PC, #32]
0x134C	0x18D2    ADDS	R2, R2, R3
0x134E	0x7812    LDRB	R2, [R2, #0]
0x1350	0x700A    STRB	R2, [R1, #0]
;__Lib_Conversions.c, 7 :: 		output[1] = Digits[input & 0xF];
0x1352	0x1C4C    ADDS	R4, R1, #1
0x1354	0xF000030F  AND	R3, R0, #15
0x1358	0xB2DB    UXTB	R3, R3
; input end address is: 0 (R0)
0x135A	0x4A04    LDR	R2, [PC, #16]
0x135C	0x18D2    ADDS	R2, R2, R3
0x135E	0x7812    LDRB	R2, [R2, #0]
0x1360	0x7022    STRB	R2, [R4, #0]
;__Lib_Conversions.c, 8 :: 		output[2] = 0;
0x1362	0x1C8B    ADDS	R3, R1, #2
; output end address is: 4 (R1)
0x1364	0x2200    MOVS	R2, #0
0x1366	0x701A    STRB	R2, [R3, #0]
;__Lib_Conversions.c, 9 :: 		}
L_end_ByteToHex:
0x1368	0xB001    ADD	SP, SP, #4
0x136A	0x4770    BX	LR
0x136C	0xACD20000  	__Lib_Conversions_Digits+0
; end of _ByteToHex
_nfc_hal_write:
;nfc_hal.c, 285 :: 		int nfc_hal_write( uint8_t *data_out, uint16_t count )
; count start address is: 4 (R1)
; data_out start address is: 0 (R0)
0x1258	0xB083    SUB	SP, SP, #12
0x125A	0xF8CDE000  STR	LR, [SP, #0]
0x125E	0x4605    MOV	R5, R0
0x1260	0xB288    UXTH	R0, R1
; count end address is: 4 (R1)
; data_out end address is: 0 (R0)
; data_out start address is: 20 (R5)
; count start address is: 0 (R0)
;nfc_hal.c, 287 :: 		if( data_out == NULL )
0x1262	0xB91D    CBNZ	R5, L_nfc_hal_write2
; data_out end address is: 20 (R5)
; count end address is: 0 (R0)
;nfc_hal.c, 288 :: 		return -1;
0x1264	0xF64F70FF  MOVW	R0, #65535
0x1268	0xB200    SXTH	R0, R0
0x126A	0xE01B    B	L_end_nfc_hal_write
L_nfc_hal_write2:
;nfc_hal.c, 317 :: 		start_i2c_p();
; count start address is: 0 (R0)
; data_out start address is: 20 (R5)
0x126C	0x4C0F    LDR	R4, [PC, #60]
0x126E	0x6824    LDR	R4, [R4, #0]
0x1270	0xF8AD0004  STRH	R0, [SP, #4]
0x1274	0x9502    STR	R5, [SP, #8]
0x1276	0x47A0    BLX	R4
0x1278	0x9D02    LDR	R5, [SP, #8]
0x127A	0xF8BD0004  LDRH	R0, [SP, #4]
;nfc_hal.c, 318 :: 		return( write_i2c_p( _i2c_hw_address, data_out, count, _I2C_END_MODE_STOP ) ) ? -1 : 0;
0x127E	0x4A0C    LDR	R2, [PC, #48]
0x1280	0x7812    LDRB	R2, [R2, #0]
0x1282	0xF88D2004  STRB	R2, [SP, #4]
0x1286	0xF2400301  MOVW	R3, #1
0x128A	0x4629    MOV	R1, R5
; count end address is: 0 (R0)
0x128C	0xB282    UXTH	R2, R0
; data_out end address is: 20 (R5)
0x128E	0xF89D0004  LDRB	R0, [SP, #4]
0x1292	0x4C08    LDR	R4, [PC, #32]
0x1294	0x6824    LDR	R4, [R4, #0]
0x1296	0x47A0    BLX	R4
0x1298	0xB110    CBZ	R0, L_nfc_hal_write3
; ?FLOC___nfc_hal_write?T5 start address is: 0 (R0)
0x129A	0x20FF    MOVS	R0, #-1
0x129C	0xB240    SXTB	R0, R0
; ?FLOC___nfc_hal_write?T5 end address is: 0 (R0)
0x129E	0xE001    B	L_nfc_hal_write4
L_nfc_hal_write3:
; ?FLOC___nfc_hal_write?T5 start address is: 0 (R0)
0x12A0	0x2000    MOVS	R0, #0
0x12A2	0xB240    SXTB	R0, R0
; ?FLOC___nfc_hal_write?T5 end address is: 0 (R0)
L_nfc_hal_write4:
; ?FLOC___nfc_hal_write?T5 start address is: 0 (R0)
; ?FLOC___nfc_hal_write?T5 end address is: 0 (R0)
;nfc_hal.c, 346 :: 		}
L_end_nfc_hal_write:
0x12A4	0xF8DDE000  LDR	LR, [SP, #0]
0x12A8	0xB003    ADD	SP, SP, #12
0x12AA	0x4770    BX	LR
0x12AC	0x02702000  	nfc_hal_start_i2c_p+0
0x12B0	0x026D2000  	nfc_hal__i2c_hw_address+0
0x12B4	0x02782000  	nfc_hal_write_i2c_p+0
; end of _nfc_hal_write
_I2C0_Start:
;__Lib_I2C_012.c, 347 :: 		unsigned I2C0_Start(){
0x06B0	0xB081    SUB	SP, SP, #4
0x06B2	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_012.c, 348 :: 		return I2Cx_Start(&I2C0_A1);
0x06B6	0x4803    LDR	R0, [PC, #12]
0x06B8	0xF7FFFF90  BL	__Lib_I2C_012_I2Cx_Start+0
;__Lib_I2C_012.c, 349 :: 		}
L_end_I2C0_Start:
0x06BC	0xF8DDE000  LDR	LR, [SP, #0]
0x06C0	0xB001    ADD	SP, SP, #4
0x06C2	0x4770    BX	LR
0x06C4	0x60004006  	I2C0_A1+0
; end of _I2C0_Start
__Lib_I2C_012_I2Cx_Start:
;__Lib_I2C_012.c, 134 :: 		static unsigned I2Cx_Start(unsigned char *I2C_BASE) {
; I2C_BASE start address is: 0 (R0)
0x05DC	0xB081    SUB	SP, SP, #4
0x05DE	0xF8CDE000  STR	LR, [SP, #0]
0x05E2	0x4604    MOV	R4, R0
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 16 (R4)
;__Lib_I2C_012.c, 136 :: 		I2Cx_Wait_For_Idle(I2C_BASE); // wait for idle
0x05E4	0x4620    MOV	R0, R4
0x05E6	0xF7FFFEC7  BL	__Lib_I2C_012_I2Cx_Wait_For_Idle+0
;__Lib_I2C_012.c, 139 :: 		(*(I2C_BASE + _I2C_C1_OFFSET)).B5 = 1;   // START
0x05EA	0x1CA3    ADDS	R3, R4, #2
0x05EC	0x2201    MOVS	R2, #1
0x05EE	0x7819    LDRB	R1, [R3, #0]
0x05F0	0xF3621145  BFI	R1, R2, #5, #1
0x05F4	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 142 :: 		if((*(I2C_BASE + _I2C_S_offset)).B4) {   // Arbitration lost
0x05F6	0x1CE1    ADDS	R1, R4, #3
0x05F8	0x780A    LDRB	R2, [R1, #0]
0x05FA	0xF3C21100  UBFX	R1, R2, #4, #1
0x05FE	0xB1C9    CBZ	R1, L___Lib_I2C_012_I2Cx_Start2
;__Lib_I2C_012.c, 143 :: 		(*(I2C_BASE + _I2C_S_offset)).B4 = 1;  // reset ARBL
0x0600	0x1CE3    ADDS	R3, R4, #3
0x0602	0x2201    MOVS	R2, #1
0x0604	0x7819    LDRB	R1, [R3, #0]
0x0606	0xF3621104  BFI	R1, R2, #4, #1
0x060A	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 145 :: 		if ((*(I2C_BASE + _I2C_FLT_offset)).B4)
0x060C	0x1DA1    ADDS	R1, R4, #6
0x060E	0x780A    LDRB	R2, [R1, #0]
0x0610	0xF3C21100  UBFX	R1, R2, #4, #1
0x0614	0xB129    CBZ	R1, L___Lib_I2C_012_I2Cx_Start3
;__Lib_I2C_012.c, 146 :: 		(*(I2C_BASE + _I2C_FLT_offset)).B4 = 1; // reset STARTF
0x0616	0x1DA3    ADDS	R3, R4, #6
0x0618	0x2201    MOVS	R2, #1
0x061A	0x7819    LDRB	R1, [R3, #0]
0x061C	0xF3621104  BFI	R1, R2, #4, #1
0x0620	0x7019    STRB	R1, [R3, #0]
L___Lib_I2C_012_I2Cx_Start3:
;__Lib_I2C_012.c, 148 :: 		(*(I2C_BASE + _I2C_S_offset)).B1 = 1;
0x0622	0x1CE3    ADDS	R3, R4, #3
; I2C_BASE end address is: 16 (R4)
0x0624	0x2201    MOVS	R2, #1
0x0626	0x7819    LDRB	R1, [R3, #0]
0x0628	0xF3620141  BFI	R1, R2, #1, #1
0x062C	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 150 :: 		return -1;
0x062E	0xF64F70FF  MOVW	R0, #65535
0x0632	0xE01E    B	L_end_I2Cx_Start
;__Lib_I2C_012.c, 151 :: 		}
L___Lib_I2C_012_I2Cx_Start2:
;__Lib_I2C_012.c, 153 :: 		while (!(*(I2C_BASE + _I2C_S_offset)).B1)
; I2C_BASE start address is: 16 (R4)
0x0634	0x4620    MOV	R0, R4
L___Lib_I2C_012_I2Cx_Start4:
; I2C_BASE end address is: 16 (R4)
; I2C_BASE start address is: 0 (R0)
0x0636	0x1CC1    ADDS	R1, R0, #3
0x0638	0x780A    LDRB	R2, [R1, #0]
0x063A	0xF3C20140  UBFX	R1, R2, #1, #1
0x063E	0xB901    CBNZ	R1, L___Lib_I2C_012_I2Cx_Start5
;__Lib_I2C_012.c, 154 :: 		;
0x0640	0xE7F9    B	L___Lib_I2C_012_I2Cx_Start4
L___Lib_I2C_012_I2Cx_Start5:
;__Lib_I2C_012.c, 156 :: 		if ((*(I2C_BASE + _I2C_FLT_offset)).B4)
0x0642	0x1D81    ADDS	R1, R0, #6
0x0644	0x780A    LDRB	R2, [R1, #0]
0x0646	0xF3C21100  UBFX	R1, R2, #4, #1
0x064A	0xB129    CBZ	R1, L___Lib_I2C_012_I2Cx_Start6
;__Lib_I2C_012.c, 157 :: 		(*(I2C_BASE + _I2C_FLT_offset)).B4 = 1; // reset STARTF
0x064C	0x1D83    ADDS	R3, R0, #6
0x064E	0x2201    MOVS	R2, #1
0x0650	0x7819    LDRB	R1, [R3, #0]
0x0652	0xF3621104  BFI	R1, R2, #4, #1
0x0656	0x7019    STRB	R1, [R3, #0]
L___Lib_I2C_012_I2Cx_Start6:
;__Lib_I2C_012.c, 159 :: 		(*(I2C_BASE + _I2C_S_offset)).B1 = 1;
0x0658	0x1CC3    ADDS	R3, R0, #3
0x065A	0x2201    MOVS	R2, #1
0x065C	0x7819    LDRB	R1, [R3, #0]
0x065E	0xF3620141  BFI	R1, R2, #1, #1
0x0662	0x7019    STRB	R1, [R3, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 161 :: 		while ((*(I2C_BASE + _I2C_S_offset)).B1)
L___Lib_I2C_012_I2Cx_Start7:
; I2C_BASE start address is: 0 (R0)
0x0664	0x1CC1    ADDS	R1, R0, #3
0x0666	0x780A    LDRB	R2, [R1, #0]
0x0668	0xF3C20140  UBFX	R1, R2, #1, #1
0x066C	0xB101    CBZ	R1, L___Lib_I2C_012_I2Cx_Start8
;__Lib_I2C_012.c, 162 :: 		;
; I2C_BASE end address is: 0 (R0)
0x066E	0xE7F9    B	L___Lib_I2C_012_I2Cx_Start7
L___Lib_I2C_012_I2Cx_Start8:
;__Lib_I2C_012.c, 164 :: 		return 0;
0x0670	0x2000    MOVS	R0, #0
;__Lib_I2C_012.c, 165 :: 		}
L_end_I2Cx_Start:
0x0672	0xF8DDE000  LDR	LR, [SP, #0]
0x0676	0xB001    ADD	SP, SP, #4
0x0678	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_Start
__Lib_I2C_012_I2Cx_Wait_For_Idle:
;__Lib_I2C_012.c, 128 :: 		static void I2Cx_Wait_For_Idle(unsigned char *I2C_BASE) {
; I2C_BASE start address is: 0 (R0)
0x0378	0xB081    SUB	SP, SP, #4
0x037A	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
0x037E	0x4603    MOV	R3, R0
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 129 :: 		while(!I2Cx_Is_Idle(I2C_BASE))
L___Lib_I2C_012_I2Cx_Wait_For_Idle0:
; I2C_BASE start address is: 12 (R3)
0x0380	0x4618    MOV	R0, R3
0x0382	0xF7FFFF09  BL	__Lib_I2C_012_I2Cx_Is_Idle+0
0x0386	0xB900    CBNZ	R0, L___Lib_I2C_012_I2Cx_Wait_For_Idle1
;__Lib_I2C_012.c, 130 :: 		;
; I2C_BASE end address is: 12 (R3)
0x0388	0xE7FA    B	L___Lib_I2C_012_I2Cx_Wait_For_Idle0
L___Lib_I2C_012_I2Cx_Wait_For_Idle1:
;__Lib_I2C_012.c, 131 :: 		}
L_end_I2Cx_Wait_For_Idle:
0x038A	0xF8DDE000  LDR	LR, [SP, #0]
0x038E	0xB001    ADD	SP, SP, #4
0x0390	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_Wait_For_Idle
__Lib_I2C_012_I2Cx_Is_Idle:
;__Lib_I2C_012.c, 124 :: 		static unsigned I2Cx_Is_Idle(unsigned char *I2C_BASE) {
; I2C_BASE start address is: 0 (R0)
0x0198	0xB081    SUB	SP, SP, #4
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_012.c, 125 :: 		return !((*(I2C_BASE + _I2C_S_offset)).B5);
0x019A	0x1CC1    ADDS	R1, R0, #3
; I2C_BASE end address is: 0 (R0)
0x019C	0x780A    LDRB	R2, [R1, #0]
0x019E	0xF3C21140  UBFX	R1, R2, #5, #1
0x01A2	0xF0810101  EOR	R1, R1, #1
0x01A6	0xB2C9    UXTB	R1, R1
0x01A8	0xB2C8    UXTB	R0, R1
;__Lib_I2C_012.c, 126 :: 		}
L_end_I2Cx_Is_Idle:
0x01AA	0xB001    ADD	SP, SP, #4
0x01AC	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_Is_Idle
_I2C1_Start:
;__Lib_I2C_012.c, 377 :: 		unsigned I2C1_Start(){
0x0870	0xB081    SUB	SP, SP, #4
0x0872	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_012.c, 378 :: 		return I2Cx_Start(&I2C1_A1);
0x0876	0x4803    LDR	R0, [PC, #12]
0x0878	0xF7FFFEB0  BL	__Lib_I2C_012_I2Cx_Start+0
;__Lib_I2C_012.c, 379 :: 		}
L_end_I2C1_Start:
0x087C	0xF8DDE000  LDR	LR, [SP, #0]
0x0880	0xB001    ADD	SP, SP, #4
0x0882	0x4770    BX	LR
0x0884	0x70004006  	I2C1_A1+0
; end of _I2C1_Start
_I2C2_Start:
;__Lib_I2C_012.c, 407 :: 		unsigned I2C2_Start(){
0x07E8	0xB081    SUB	SP, SP, #4
0x07EA	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_I2C_012.c, 408 :: 		return I2Cx_Start(&I2C2_A1);
0x07EE	0x4803    LDR	R0, [PC, #12]
0x07F0	0xF7FFFEF4  BL	__Lib_I2C_012_I2Cx_Start+0
;__Lib_I2C_012.c, 409 :: 		}
L_end_I2C2_Start:
0x07F4	0xF8DDE000  LDR	LR, [SP, #0]
0x07F8	0xB001    ADD	SP, SP, #4
0x07FA	0x4770    BX	LR
0x07FC	0x6000400E  	I2C2_A1+0
; end of _I2C2_Start
_I2C0_Write:
;__Lib_I2C_012.c, 367 :: 		unsigned I2C0_Write(unsigned char slave_address, unsigned char *buf, unsigned long count, unsigned long END_mode) {
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x076C	0xB081    SUB	SP, SP, #4
0x076E	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 368 :: 		return I2Cx_Write(&I2C0_A1, slave_address, buf, count, END_mode);
0x0772	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0774	0x4613    MOV	R3, R2
0x0776	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0778	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x077A	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x077C	0xF7FFFE7C  BL	__Lib_I2C_012_I2Cx_Write+0
0x0780	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 369 :: 		}
L_end_I2C0_Write:
0x0782	0xF8DDE000  LDR	LR, [SP, #0]
0x0786	0xB001    ADD	SP, SP, #4
0x0788	0x4770    BX	LR
0x078A	0xBF00    NOP
0x078C	0x60004006  	I2C0_A1+0
; end of _I2C0_Write
__Lib_I2C_012_I2Cx_Write:
;__Lib_I2C_012.c, 218 :: 		static unsigned I2Cx_Write(unsigned char *I2C_BASE, unsigned char slave_address, unsigned char *buf, unsigned long count, unsigned long END_mode) {
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0478	0xB082    SUB	SP, SP, #8
0x047A	0xF8CDE000  STR	LR, [SP, #0]
0x047E	0x4605    MOV	R5, R0
0x0480	0x4616    MOV	R6, R2
0x0482	0x461F    MOV	R7, R3
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 20 (R5)
; slave_address start address is: 4 (R1)
; buf start address is: 24 (R6)
; count start address is: 28 (R7)
; END_mode start address is: 32 (R8)
0x0484	0xF8DD8008  LDR	R8, [SP, #8]
;__Lib_I2C_012.c, 221 :: 		if (!I2Cx_WriteByte(I2C_BASE, slave_address << 1)) {        // send slave address : D7..1 is slave address, D0 = 0 -> Write
0x0488	0x004C    LSLS	R4, R1, #1
; slave_address end address is: 4 (R1)
0x048A	0xB2E1    UXTB	R1, R4
0x048C	0x4628    MOV	R0, R5
0x048E	0xF7FFFF81  BL	__Lib_I2C_012_I2Cx_WriteByte+0
0x0492	0xB920    CBNZ	R0, L___Lib_I2C_012_I2Cx_Write18
; buf end address is: 24 (R6)
; count end address is: 28 (R7)
; END_mode end address is: 32 (R8)
;__Lib_I2C_012.c, 223 :: 		I2Cx_Stop(I2C_BASE);
0x0494	0x4628    MOV	R0, R5
; I2C_BASE end address is: 20 (R5)
0x0496	0xF7FFFEC5  BL	__Lib_I2C_012_I2Cx_Stop+0
;__Lib_I2C_012.c, 224 :: 		return 0;
0x049A	0x2000    MOVS	R0, #0
0x049C	0xE099    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 225 :: 		}
L___Lib_I2C_012_I2Cx_Write18:
;__Lib_I2C_012.c, 227 :: 		for(i = 0; i < count; i++){       // send write data
; i start address is: 36 (R9)
; END_mode start address is: 32 (R8)
; count start address is: 28 (R7)
; buf start address is: 24 (R6)
; I2C_BASE start address is: 20 (R5)
0x049E	0xF2400900  MOVW	R9, #0
; I2C_BASE end address is: 20 (R5)
; buf end address is: 24 (R6)
; count end address is: 28 (R7)
; END_mode end address is: 32 (R8)
; i end address is: 36 (R9)
0x04A2	0xF8CD8004  STR	R8, [SP, #4]
0x04A6	0x46B0    MOV	R8, R6
0x04A8	0x463E    MOV	R6, R7
0x04AA	0x462F    MOV	R7, R5
0x04AC	0x9D01    LDR	R5, [SP, #4]
L___Lib_I2C_012_I2Cx_Write19:
; i start address is: 36 (R9)
; buf start address is: 32 (R8)
; END_mode start address is: 20 (R5)
; count start address is: 24 (R6)
; buf start address is: 32 (R8)
; buf end address is: 32 (R8)
; I2C_BASE start address is: 28 (R7)
0x04AE	0x45B1    CMP	R9, R6
0x04B0	0xD20F    BCS	L___Lib_I2C_012_I2Cx_Write20
; buf end address is: 32 (R8)
;__Lib_I2C_012.c, 228 :: 		if (!I2Cx_WriteByte(I2C_BASE, buf[i])) {
; buf start address is: 32 (R8)
0x04B2	0xEB080409  ADD	R4, R8, R9, LSL #0
0x04B6	0x7824    LDRB	R4, [R4, #0]
0x04B8	0xB2E1    UXTB	R1, R4
0x04BA	0x4638    MOV	R0, R7
0x04BC	0xF7FFFF6A  BL	__Lib_I2C_012_I2Cx_WriteByte+0
0x04C0	0xB920    CBNZ	R0, L___Lib_I2C_012_I2Cx_Write22
; END_mode end address is: 20 (R5)
; count end address is: 24 (R6)
; buf end address is: 32 (R8)
; i end address is: 36 (R9)
;__Lib_I2C_012.c, 230 :: 		I2Cx_Stop(I2C_BASE);
0x04C2	0x4638    MOV	R0, R7
; I2C_BASE end address is: 28 (R7)
0x04C4	0xF7FFFEAE  BL	__Lib_I2C_012_I2Cx_Stop+0
;__Lib_I2C_012.c, 231 :: 		return 0;
0x04C8	0x2000    MOVS	R0, #0
0x04CA	0xE082    B	L_end_I2Cx_Write
;__Lib_I2C_012.c, 232 :: 		}
L___Lib_I2C_012_I2Cx_Write22:
;__Lib_I2C_012.c, 227 :: 		for(i = 0; i < count; i++){       // send write data
; i start address is: 36 (R9)
; I2C_BASE start address is: 28 (R7)
; buf start address is: 32 (R8)
; count start address is: 24 (R6)
; END_mode start address is: 20 (R5)
0x04CC	0xF1090901  ADD	R9, R9, #1
;__Lib_I2C_012.c, 233 :: 		}
; count end address is: 24 (R6)
; buf end address is: 32 (R8)
; i end address is: 36 (R9)
0x04D0	0xE7ED    B	L___Lib_I2C_012_I2Cx_Write19
L___Lib_I2C_012_I2Cx_Write20:
;__Lib_I2C_012.c, 235 :: 		if (END_mode == _I2C_END_MODE_STOP) {
0x04D2	0x2D01    CMP	R5, #1
0x04D4	0xD12F    BNE	L___Lib_I2C_012_I2Cx_Write23
; END_mode end address is: 20 (R5)
; I2C_BASE end address is: 28 (R7)
0x04D6	0x4638    MOV	R0, R7
;__Lib_I2C_012.c, 237 :: 		while ((*(I2C_BASE + _I2C_S_offset)).B1)
L___Lib_I2C_012_I2Cx_Write24:
; I2C_BASE start address is: 0 (R0)
0x04D8	0x1CC4    ADDS	R4, R0, #3
0x04DA	0x7825    LDRB	R5, [R4, #0]
0x04DC	0xF3C50440  UBFX	R4, R5, #1, #1
0x04E0	0xB104    CBZ	R4, L___Lib_I2C_012_I2Cx_Write25
;__Lib_I2C_012.c, 238 :: 		;
0x04E2	0xE7F9    B	L___Lib_I2C_012_I2Cx_Write24
L___Lib_I2C_012_I2Cx_Write25:
;__Lib_I2C_012.c, 240 :: 		(*(I2C_BASE + _I2C_C1_OFFSET)).B5 = 0; //STOP
0x04E4	0x1C86    ADDS	R6, R0, #2
0x04E6	0x2500    MOVS	R5, #0
0x04E8	0x7834    LDRB	R4, [R6, #0]
0x04EA	0xF3651445  BFI	R4, R5, #5, #1
0x04EE	0x7034    STRB	R4, [R6, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 242 :: 		while (!(*(I2C_BASE + _I2C_S_offset)).B1)
L___Lib_I2C_012_I2Cx_Write26:
; I2C_BASE start address is: 0 (R0)
0x04F0	0x1CC4    ADDS	R4, R0, #3
0x04F2	0x7825    LDRB	R5, [R4, #0]
0x04F4	0xF3C50440  UBFX	R4, R5, #1, #1
0x04F8	0xB904    CBNZ	R4, L___Lib_I2C_012_I2Cx_Write27
;__Lib_I2C_012.c, 243 :: 		;
0x04FA	0xE7F9    B	L___Lib_I2C_012_I2Cx_Write26
L___Lib_I2C_012_I2Cx_Write27:
;__Lib_I2C_012.c, 245 :: 		if ((*(I2C_BASE + _I2C_FLT_offset)).B4) {     // startf
0x04FC	0x1D84    ADDS	R4, R0, #6
0x04FE	0x7825    LDRB	R5, [R4, #0]
0x0500	0xF3C51400  UBFX	R4, R5, #4, #1
0x0504	0xB12C    CBZ	R4, L___Lib_I2C_012_I2Cx_Write28
;__Lib_I2C_012.c, 246 :: 		(*(I2C_BASE + _I2C_FLT_offset)).B4 = 1;   // reset STARTF
0x0506	0x1D86    ADDS	R6, R0, #6
0x0508	0x2501    MOVS	R5, #1
0x050A	0x7834    LDRB	R4, [R6, #0]
0x050C	0xF3651404  BFI	R4, R5, #4, #1
0x0510	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 247 :: 		}
L___Lib_I2C_012_I2Cx_Write28:
;__Lib_I2C_012.c, 248 :: 		if ((*(I2C_BASE + _I2C_FLT_offset)).B6) {     // stopf
0x0512	0x1D84    ADDS	R4, R0, #6
0x0514	0x7825    LDRB	R5, [R4, #0]
0x0516	0xF3C51480  UBFX	R4, R5, #6, #1
0x051A	0xB12C    CBZ	R4, L___Lib_I2C_012_I2Cx_Write29
;__Lib_I2C_012.c, 249 :: 		(*(I2C_BASE + _I2C_FLT_offset)).B6 = 1;   // reset STOPF
0x051C	0x1D86    ADDS	R6, R0, #6
0x051E	0x2501    MOVS	R5, #1
0x0520	0x7834    LDRB	R4, [R6, #0]
0x0522	0xF3651486  BFI	R4, R5, #6, #1
0x0526	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 250 :: 		}
L___Lib_I2C_012_I2Cx_Write29:
;__Lib_I2C_012.c, 252 :: 		(*(I2C_BASE + _I2C_S_offset)).B1 = 1;
0x0528	0x1CC6    ADDS	R6, R0, #3
0x052A	0x2501    MOVS	R5, #1
0x052C	0x7834    LDRB	R4, [R6, #0]
0x052E	0xF3650441  BFI	R4, R5, #1, #1
0x0532	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 253 :: 		}
; I2C_BASE end address is: 0 (R0)
0x0534	0xE046    B	L___Lib_I2C_012_I2Cx_Write30
L___Lib_I2C_012_I2Cx_Write23:
;__Lib_I2C_012.c, 255 :: 		(*(I2C_BASE + _I2C_C1_OFFSET)).B5 = 0;   // STOP
; I2C_BASE start address is: 28 (R7)
0x0536	0x1CBE    ADDS	R6, R7, #2
0x0538	0x2500    MOVS	R5, #0
0x053A	0x7834    LDRB	R4, [R6, #0]
0x053C	0xF3651445  BFI	R4, R5, #5, #1
0x0540	0x7034    STRB	R4, [R6, #0]
; I2C_BASE end address is: 28 (R7)
0x0542	0x4638    MOV	R0, R7
;__Lib_I2C_012.c, 257 :: 		while (!(*(I2C_BASE + _I2C_S_offset)).B1)       // wait for interrupt flag, end of transfer
L___Lib_I2C_012_I2Cx_Write31:
; I2C_BASE start address is: 0 (R0)
0x0544	0x1CC4    ADDS	R4, R0, #3
0x0546	0x7825    LDRB	R5, [R4, #0]
0x0548	0xF3C50440  UBFX	R4, R5, #1, #1
0x054C	0xB904    CBNZ	R4, L___Lib_I2C_012_I2Cx_Write32
;__Lib_I2C_012.c, 258 :: 		;
0x054E	0xE7F9    B	L___Lib_I2C_012_I2Cx_Write31
L___Lib_I2C_012_I2Cx_Write32:
;__Lib_I2C_012.c, 260 :: 		if ((*(I2C_BASE + _I2C_FLT_offset)).B6) {       // stopf
0x0550	0x1D84    ADDS	R4, R0, #6
0x0552	0x7825    LDRB	R5, [R4, #0]
0x0554	0xF3C51480  UBFX	R4, R5, #6, #1
0x0558	0xB12C    CBZ	R4, L___Lib_I2C_012_I2Cx_Write33
;__Lib_I2C_012.c, 261 :: 		(*(I2C_BASE + _I2C_FLT_offset)).B6 = 1;   // reset STOPF
0x055A	0x1D86    ADDS	R6, R0, #6
0x055C	0x2501    MOVS	R5, #1
0x055E	0x7834    LDRB	R4, [R6, #0]
0x0560	0xF3651486  BFI	R4, R5, #6, #1
0x0564	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 262 :: 		}
L___Lib_I2C_012_I2Cx_Write33:
;__Lib_I2C_012.c, 264 :: 		(*(I2C_BASE + _I2C_S_offset)).B1 = 1;
0x0566	0x1CC6    ADDS	R6, R0, #3
0x0568	0x2501    MOVS	R5, #1
0x056A	0x7834    LDRB	R4, [R6, #0]
0x056C	0xF3650441  BFI	R4, R5, #1, #1
0x0570	0x7034    STRB	R4, [R6, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 266 :: 		while ((*(I2C_BASE + _I2C_S_offset)).B1)       // wait for interrupt flag, end of transfer
L___Lib_I2C_012_I2Cx_Write34:
; I2C_BASE start address is: 0 (R0)
0x0572	0x1CC4    ADDS	R4, R0, #3
0x0574	0x7825    LDRB	R5, [R4, #0]
0x0576	0xF3C50440  UBFX	R4, R5, #1, #1
0x057A	0xB104    CBZ	R4, L___Lib_I2C_012_I2Cx_Write35
;__Lib_I2C_012.c, 267 :: 		;
0x057C	0xE7F9    B	L___Lib_I2C_012_I2Cx_Write34
L___Lib_I2C_012_I2Cx_Write35:
;__Lib_I2C_012.c, 269 :: 		(*(I2C_BASE + _I2C_C1_OFFSET)).B5 = 1;   // START
0x057E	0x1C86    ADDS	R6, R0, #2
0x0580	0x2501    MOVS	R5, #1
0x0582	0x7834    LDRB	R4, [R6, #0]
0x0584	0xF3651445  BFI	R4, R5, #5, #1
0x0588	0x7034    STRB	R4, [R6, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 271 :: 		while (!(*(I2C_BASE + _I2C_S_offset)).B1)       // wait for interrupt flag, end of transfer
L___Lib_I2C_012_I2Cx_Write36:
; I2C_BASE start address is: 0 (R0)
0x058A	0x1CC4    ADDS	R4, R0, #3
0x058C	0x7825    LDRB	R5, [R4, #0]
0x058E	0xF3C50440  UBFX	R4, R5, #1, #1
0x0592	0xB904    CBNZ	R4, L___Lib_I2C_012_I2Cx_Write37
;__Lib_I2C_012.c, 272 :: 		;
0x0594	0xE7F9    B	L___Lib_I2C_012_I2Cx_Write36
L___Lib_I2C_012_I2Cx_Write37:
;__Lib_I2C_012.c, 274 :: 		if ((*(I2C_BASE + _I2C_FLT_offset)).B4) {       // startf
0x0596	0x1D84    ADDS	R4, R0, #6
0x0598	0x7825    LDRB	R5, [R4, #0]
0x059A	0xF3C51400  UBFX	R4, R5, #4, #1
0x059E	0xB12C    CBZ	R4, L___Lib_I2C_012_I2Cx_Write38
;__Lib_I2C_012.c, 275 :: 		(*(I2C_BASE + _I2C_FLT_offset)).B4 = 1;   // reset STARTF
0x05A0	0x1D86    ADDS	R6, R0, #6
0x05A2	0x2501    MOVS	R5, #1
0x05A4	0x7834    LDRB	R4, [R6, #0]
0x05A6	0xF3651404  BFI	R4, R5, #4, #1
0x05AA	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 276 :: 		}
L___Lib_I2C_012_I2Cx_Write38:
;__Lib_I2C_012.c, 278 :: 		(*(I2C_BASE + _I2C_S_offset)).B1 = 1;
0x05AC	0x1CC6    ADDS	R6, R0, #3
0x05AE	0x2501    MOVS	R5, #1
0x05B0	0x7834    LDRB	R4, [R6, #0]
0x05B2	0xF3650441  BFI	R4, R5, #1, #1
0x05B6	0x7034    STRB	R4, [R6, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 280 :: 		while ((*(I2C_BASE + _I2C_S_offset)).B1)       // wait for interrupt flag, end of transfer
L___Lib_I2C_012_I2Cx_Write39:
; I2C_BASE start address is: 0 (R0)
0x05B8	0x1CC4    ADDS	R4, R0, #3
0x05BA	0x7825    LDRB	R5, [R4, #0]
0x05BC	0xF3C50440  UBFX	R4, R5, #1, #1
0x05C0	0xB104    CBZ	R4, L___Lib_I2C_012_I2Cx_Write40
;__Lib_I2C_012.c, 281 :: 		;
0x05C2	0xE7F9    B	L___Lib_I2C_012_I2Cx_Write39
L___Lib_I2C_012_I2Cx_Write40:
;__Lib_I2C_012.c, 282 :: 		}
L___Lib_I2C_012_I2Cx_Write30:
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 284 :: 		while ((*(I2C_BASE + _I2C_S_offset)).B1)
; I2C_BASE start address is: 0 (R0)
; I2C_BASE end address is: 0 (R0)
L___Lib_I2C_012_I2Cx_Write41:
; I2C_BASE start address is: 0 (R0)
0x05C4	0x1CC4    ADDS	R4, R0, #3
0x05C6	0x7825    LDRB	R5, [R4, #0]
0x05C8	0xF3C50440  UBFX	R4, R5, #1, #1
0x05CC	0xB104    CBZ	R4, L___Lib_I2C_012_I2Cx_Write42
;__Lib_I2C_012.c, 285 :: 		;
; I2C_BASE end address is: 0 (R0)
0x05CE	0xE7F9    B	L___Lib_I2C_012_I2Cx_Write41
L___Lib_I2C_012_I2Cx_Write42:
;__Lib_I2C_012.c, 287 :: 		return 0;
0x05D0	0x2000    MOVS	R0, #0
;__Lib_I2C_012.c, 288 :: 		}
L_end_I2Cx_Write:
0x05D2	0xF8DDE000  LDR	LR, [SP, #0]
0x05D6	0xB002    ADD	SP, SP, #8
0x05D8	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_Write
__Lib_I2C_012_I2Cx_WriteByte:
;__Lib_I2C_012.c, 191 :: 		static unsigned I2Cx_WriteByte(unsigned char *I2C_BASE, unsigned char dataByte) {
; dataByte start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0394	0xB081    SUB	SP, SP, #4
; dataByte end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
; dataByte start address is: 4 (R1)
;__Lib_I2C_012.c, 193 :: 		(*(I2C_BASE + _I2C_C1_OFFSET)).B4 = 1;          // TX set
0x0396	0x1C84    ADDS	R4, R0, #2
0x0398	0x2301    MOVS	R3, #1
0x039A	0x7822    LDRB	R2, [R4, #0]
0x039C	0xF3631204  BFI	R2, R3, #4, #1
0x03A0	0x7022    STRB	R2, [R4, #0]
;__Lib_I2C_012.c, 195 :: 		*(I2C_BASE + _I2C_D_offset) = dataByte;         // write in data register
0x03A2	0x1D02    ADDS	R2, R0, #4
0x03A4	0x7011    STRB	R1, [R2, #0]
; dataByte end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 197 :: 		while (!(*(I2C_BASE + _I2C_S_offset)).B1)       // wait for interrupt flag, end of transfer
L___Lib_I2C_012_I2Cx_WriteByte14:
; I2C_BASE start address is: 0 (R0)
0x03A6	0x1CC2    ADDS	R2, R0, #3
0x03A8	0x7813    LDRB	R3, [R2, #0]
0x03AA	0xF3C30240  UBFX	R2, R3, #1, #1
0x03AE	0xB902    CBNZ	R2, L___Lib_I2C_012_I2Cx_WriteByte15
;__Lib_I2C_012.c, 198 :: 		;
0x03B0	0xE7F9    B	L___Lib_I2C_012_I2Cx_WriteByte14
L___Lib_I2C_012_I2Cx_WriteByte15:
;__Lib_I2C_012.c, 200 :: 		(*(I2C_BASE + _I2C_S_offset)).B1 = 1;           // clear interrupt flag
0x03B2	0x1CC4    ADDS	R4, R0, #3
0x03B4	0x2301    MOVS	R3, #1
0x03B6	0x7822    LDRB	R2, [R4, #0]
0x03B8	0xF3630241  BFI	R2, R3, #1, #1
0x03BC	0x7022    STRB	R2, [R4, #0]
;__Lib_I2C_012.c, 202 :: 		return !((*(I2C_BASE + _I2C_S_offset)).B0);
0x03BE	0x1CC2    ADDS	R2, R0, #3
; I2C_BASE end address is: 0 (R0)
0x03C0	0x7813    LDRB	R3, [R2, #0]
0x03C2	0xF3C30200  UBFX	R2, R3, #0, #1
0x03C6	0xF0820201  EOR	R2, R2, #1
0x03CA	0xB2D2    UXTB	R2, R2
0x03CC	0xB2D0    UXTB	R0, R2
;__Lib_I2C_012.c, 203 :: 		}
L_end_I2Cx_WriteByte:
0x03CE	0xB001    ADD	SP, SP, #4
0x03D0	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_WriteByte
__Lib_I2C_012_I2Cx_Stop:
;__Lib_I2C_012.c, 167 :: 		static unsigned I2Cx_Stop(unsigned char *I2C_BASE) {
; I2C_BASE start address is: 0 (R0)
0x0224	0xB082    SUB	SP, SP, #8
0x0226	0xF8CDE000  STR	LR, [SP, #0]
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 0 (R0)
;__Lib_I2C_012.c, 169 :: 		(*(I2C_BASE + _I2C_C1_OFFSET)).B5 = 0;   // STOP
0x022A	0x1C83    ADDS	R3, R0, #2
0x022C	0x2200    MOVS	R2, #0
0x022E	0x7819    LDRB	R1, [R3, #0]
0x0230	0xF3621145  BFI	R1, R2, #5, #1
0x0234	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 170 :: 		(*(I2C_BASE + _I2C_C1_OFFSET)).B4 = 0;   // RX
0x0236	0x1C83    ADDS	R3, R0, #2
0x0238	0x2200    MOVS	R2, #0
0x023A	0x7819    LDRB	R1, [R3, #0]
0x023C	0xF3621104  BFI	R1, R2, #4, #1
0x0240	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 172 :: 		I2Cx_Wait_For_Idle(I2C_BASE);
0x0242	0x9001    STR	R0, [SP, #4]
0x0244	0xF000F898  BL	__Lib_I2C_012_I2Cx_Wait_For_Idle+0
; I2C_BASE end address is: 0 (R0)
0x0248	0x9801    LDR	R0, [SP, #4]
;__Lib_I2C_012.c, 174 :: 		while (!(*(I2C_BASE + _I2C_S_offset)).B1)
L___Lib_I2C_012_I2Cx_Stop9:
; I2C_BASE start address is: 0 (R0)
0x024A	0x1CC1    ADDS	R1, R0, #3
0x024C	0x780A    LDRB	R2, [R1, #0]
0x024E	0xF3C20140  UBFX	R1, R2, #1, #1
0x0252	0xB901    CBNZ	R1, L___Lib_I2C_012_I2Cx_Stop10
;__Lib_I2C_012.c, 175 :: 		;
0x0254	0xE7F9    B	L___Lib_I2C_012_I2Cx_Stop9
L___Lib_I2C_012_I2Cx_Stop10:
;__Lib_I2C_012.c, 177 :: 		if ((*(I2C_BASE + _I2C_FLT_offset)).B6)
0x0256	0x1D81    ADDS	R1, R0, #6
0x0258	0x780A    LDRB	R2, [R1, #0]
0x025A	0xF3C21180  UBFX	R1, R2, #6, #1
0x025E	0xB129    CBZ	R1, L___Lib_I2C_012_I2Cx_Stop11
;__Lib_I2C_012.c, 178 :: 		(*(I2C_BASE + _I2C_FLT_offset)).B6 = 1; // reset STOP
0x0260	0x1D83    ADDS	R3, R0, #6
0x0262	0x2201    MOVS	R2, #1
0x0264	0x7819    LDRB	R1, [R3, #0]
0x0266	0xF3621186  BFI	R1, R2, #6, #1
0x026A	0x7019    STRB	R1, [R3, #0]
L___Lib_I2C_012_I2Cx_Stop11:
;__Lib_I2C_012.c, 180 :: 		(*(I2C_BASE + _I2C_S_offset)).B1 = 1;
0x026C	0x1CC3    ADDS	R3, R0, #3
0x026E	0x2201    MOVS	R2, #1
0x0270	0x7819    LDRB	R1, [R3, #0]
0x0272	0xF3620141  BFI	R1, R2, #1, #1
0x0276	0x7019    STRB	R1, [R3, #0]
; I2C_BASE end address is: 0 (R0)
;__Lib_I2C_012.c, 182 :: 		while ((*(I2C_BASE + _I2C_S_offset)).B1)
L___Lib_I2C_012_I2Cx_Stop12:
; I2C_BASE start address is: 0 (R0)
0x0278	0x1CC1    ADDS	R1, R0, #3
0x027A	0x780A    LDRB	R2, [R1, #0]
0x027C	0xF3C20140  UBFX	R1, R2, #1, #1
0x0280	0xB101    CBZ	R1, L___Lib_I2C_012_I2Cx_Stop13
;__Lib_I2C_012.c, 183 :: 		;
; I2C_BASE end address is: 0 (R0)
0x0282	0xE7F9    B	L___Lib_I2C_012_I2Cx_Stop12
L___Lib_I2C_012_I2Cx_Stop13:
;__Lib_I2C_012.c, 185 :: 		return 0;
0x0284	0x2000    MOVS	R0, #0
;__Lib_I2C_012.c, 186 :: 		}
L_end_I2Cx_Stop:
0x0286	0xF8DDE000  LDR	LR, [SP, #0]
0x028A	0xB002    ADD	SP, SP, #8
0x028C	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_Stop
_I2C1_Write:
;__Lib_I2C_012.c, 397 :: 		unsigned I2C1_Write(unsigned char slave_address, unsigned char *buf, unsigned long count, unsigned long END_mode) {
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x06F8	0xB081    SUB	SP, SP, #4
0x06FA	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 398 :: 		return I2Cx_Write(&I2C1_A1, slave_address, buf, count, END_mode);
0x06FE	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0700	0x4613    MOV	R3, R2
0x0702	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0704	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x0706	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0708	0xF7FFFEB6  BL	__Lib_I2C_012_I2Cx_Write+0
0x070C	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 399 :: 		}
L_end_I2C1_Write:
0x070E	0xF8DDE000  LDR	LR, [SP, #0]
0x0712	0xB001    ADD	SP, SP, #4
0x0714	0x4770    BX	LR
0x0716	0xBF00    NOP
0x0718	0x70004006  	I2C1_A1+0
; end of _I2C1_Write
_I2C2_Write:
;__Lib_I2C_012.c, 427 :: 		unsigned I2C2_Write(unsigned char slave_address, unsigned char *buf, unsigned long count, unsigned long END_mode) {
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x09B8	0xB081    SUB	SP, SP, #4
0x09BA	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 428 :: 		return I2Cx_Write(&I2C2_A1, slave_address, buf, count, END_mode);
0x09BE	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x09C0	0x4613    MOV	R3, R2
0x09C2	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x09C4	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x09C6	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x09C8	0xF7FFFD56  BL	__Lib_I2C_012_I2Cx_Write+0
0x09CC	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 429 :: 		}
L_end_I2C2_Write:
0x09CE	0xF8DDE000  LDR	LR, [SP, #0]
0x09D2	0xB001    ADD	SP, SP, #4
0x09D4	0x4770    BX	LR
0x09D6	0xBF00    NOP
0x09D8	0x6000400E  	I2C2_A1+0
; end of _I2C2_Write
nfc_host_rx:
;nfc.c, 86 :: 		uint16_t *p_nbytes_read, uint16_t timeout )
; timeout start address is: 12 (R3)
; p_nbytes_read start address is: 8 (R2)
; rx_buff_size start address is: 4 (R1)
; p_rx_buff start address is: 0 (R0)
0x13C4	0xB083    SUB	SP, SP, #12
0x13C6	0xF8CDE000  STR	LR, [SP, #0]
; timeout end address is: 12 (R3)
; p_nbytes_read end address is: 8 (R2)
; rx_buff_size end address is: 4 (R1)
; p_rx_buff end address is: 0 (R0)
; p_rx_buff start address is: 0 (R0)
; rx_buff_size start address is: 4 (R1)
; p_nbytes_read start address is: 8 (R2)
; timeout start address is: 12 (R3)
;nfc.c, 88 :: 		timer_tick = 0;
0x13CA	0x2500    MOVS	R5, #0
0x13CC	0x4C15    LDR	R4, [PC, #84]
0x13CE	0x6025    STR	R5, [R4, #0]
; p_rx_buff end address is: 0 (R0)
; rx_buff_size end address is: 4 (R1)
; p_nbytes_read end address is: 8 (R2)
; timeout end address is: 12 (R3)
0x13D0	0x9201    STR	R2, [SP, #4]
0x13D2	0xF8AD3008  STRH	R3, [SP, #8]
0x13D6	0x4603    MOV	R3, R0
0x13D8	0xB28A    UXTH	R2, R1
0x13DA	0xF8BD0008  LDRH	R0, [SP, #8]
0x13DE	0x9901    LDR	R1, [SP, #4]
;nfc.c, 91 :: 		while( !rx_flag )
L_nfc_host_rx0:
; timeout start address is: 0 (R0)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
; p_nbytes_read start address is: 4 (R1)
; rx_buff_size start address is: 8 (R2)
; p_rx_buff start address is: 12 (R3)
0x13E0	0x4C11    LDR	R4, [PC, #68]
0x13E2	0x7824    LDRB	R4, [R4, #0]
0x13E4	0xB964    CBNZ	R4, L_nfc_host_rx1
; timeout end address is: 0 (R0)
;nfc.c, 93 :: 		if( timer_tick > ( timeout / 10 ) )
; timeout start address is: 0 (R0)
0x13E6	0x240A    MOVS	R4, #10
0x13E8	0xFBB0F5F4  UDIV	R5, R0, R4
0x13EC	0xB2AD    UXTH	R5, R5
0x13EE	0x4C0D    LDR	R4, [PC, #52]
0x13F0	0x6824    LDR	R4, [R4, #0]
0x13F2	0x42AC    CMP	R4, R5
0x13F4	0xD903    BLS	L_nfc_host_rx2
; timeout end address is: 0 (R0)
; p_nbytes_read end address is: 4 (R1)
; rx_buff_size end address is: 8 (R2)
; p_rx_buff end address is: 12 (R3)
;nfc.c, 94 :: 		return NFC_ERROR;
0x13F6	0xF64F70FF  MOVW	R0, #65535
0x13FA	0xB200    SXTH	R0, R0
0x13FC	0xE00D    B	L_end_host_rx
L_nfc_host_rx2:
;nfc.c, 95 :: 		}
; p_rx_buff start address is: 12 (R3)
; rx_buff_size start address is: 8 (R2)
; p_nbytes_read start address is: 4 (R1)
; timeout start address is: 0 (R0)
; timeout end address is: 0 (R0)
0x13FE	0xE7EF    B	L_nfc_host_rx0
L_nfc_host_rx1:
;nfc.c, 98 :: 		if( nfc_hal_read( p_rx_buff, p_nbytes_read, rx_buff_size ) )
; rx_buff_size end address is: 8 (R2)
; p_nbytes_read end address is: 4 (R1)
0x1400	0x4618    MOV	R0, R3
; p_rx_buff end address is: 12 (R3)
0x1402	0xF7FFFAEB  BL	_nfc_hal_read+0
0x1406	0xB118    CBZ	R0, L_nfc_host_rx3
;nfc.c, 99 :: 		return NFC_ERROR;
0x1408	0xF64F70FF  MOVW	R0, #65535
0x140C	0xB200    SXTH	R0, R0
0x140E	0xE004    B	L_end_host_rx
L_nfc_host_rx3:
;nfc.c, 101 :: 		rx_flag = false;
0x1410	0x2500    MOVS	R5, #0
0x1412	0x4C05    LDR	R4, [PC, #20]
0x1414	0x7025    STRB	R5, [R4, #0]
;nfc.c, 104 :: 		return NFC_SUCCESS;
0x1416	0x2000    MOVS	R0, #0
0x1418	0xB200    SXTH	R0, R0
;nfc.c, 105 :: 		}
L_end_host_rx:
0x141A	0xF8DDE000  LDR	LR, [SP, #0]
0x141E	0xB003    ADD	SP, SP, #12
0x1420	0x4770    BX	LR
0x1422	0xBF00    NOP
0x1424	0x02682000  	nfc_timer_tick+0
0x1428	0x026C2000  	nfc_rx_flag+0
; end of nfc_host_rx
_nfc_hal_read:
;nfc_hal.c, 354 :: 		uint16_t count )
0x09DC	0xB083    SUB	SP, SP, #12
0x09DE	0xF8CDE000  STR	LR, [SP, #0]
0x09E2	0x9001    STR	R0, [SP, #4]
0x09E4	0x9102    STR	R1, [SP, #8]
;nfc_hal.c, 394 :: 		start_i2c_p();
0x09E6	0x4C1A    LDR	R4, [PC, #104]
0x09E8	0x6824    LDR	R4, [R4, #0]
0x09EA	0x47A0    BLX	R4
;nfc_hal.c, 395 :: 		read_i2c_p( _i2c_hw_address, data_in, 3, _I2C_END_MODE_STOP );
0x09EC	0x4B19    LDR	R3, [PC, #100]
0x09EE	0x781B    LDRB	R3, [R3, #0]
0x09F0	0x2203    MOVS	R2, #3
0x09F2	0x9901    LDR	R1, [SP, #4]
0x09F4	0xB2D8    UXTB	R0, R3
0x09F6	0xF2400301  MOVW	R3, #1
0x09FA	0x4C17    LDR	R4, [PC, #92]
0x09FC	0x6824    LDR	R4, [R4, #0]
0x09FE	0x47A0    BLX	R4
;nfc_hal.c, 397 :: 		if( data_in[2] != 0 )
0x0A00	0x9C01    LDR	R4, [SP, #4]
0x0A02	0x1CA4    ADDS	R4, R4, #2
0x0A04	0x7824    LDRB	R4, [R4, #0]
0x0A06	0xB1CC    CBZ	R4, L_nfc_hal_read5
;nfc_hal.c, 399 :: 		start_i2c_p();
0x0A08	0x4C11    LDR	R4, [PC, #68]
0x0A0A	0x6824    LDR	R4, [R4, #0]
0x0A0C	0x47A0    BLX	R4
;nfc_hal.c, 400 :: 		read_i2c_p( _i2c_hw_address, &data_in[3], data_in[2], _I2C_END_MODE_STOP );
0x0A0E	0x9B01    LDR	R3, [SP, #4]
0x0A10	0x1C9B    ADDS	R3, R3, #2
0x0A12	0x781B    LDRB	R3, [R3, #0]
0x0A14	0xB2DD    UXTB	R5, R3
0x0A16	0x9B01    LDR	R3, [SP, #4]
0x0A18	0x1CDC    ADDS	R4, R3, #3
0x0A1A	0x4B0E    LDR	R3, [PC, #56]
0x0A1C	0x781B    LDRB	R3, [R3, #0]
0x0A1E	0x462A    MOV	R2, R5
0x0A20	0x4621    MOV	R1, R4
0x0A22	0xB2D8    UXTB	R0, R3
0x0A24	0xF2400301  MOVW	R3, #1
0x0A28	0x4C0B    LDR	R4, [PC, #44]
0x0A2A	0x6824    LDR	R4, [R4, #0]
0x0A2C	0x47A0    BLX	R4
;nfc_hal.c, 401 :: 		*nbytes_read = data_in[2] + 3;
0x0A2E	0x9B01    LDR	R3, [SP, #4]
0x0A30	0x1C9B    ADDS	R3, R3, #2
0x0A32	0x781B    LDRB	R3, [R3, #0]
0x0A34	0x1CDC    ADDS	R4, R3, #3
0x0A36	0x9B02    LDR	R3, [SP, #8]
0x0A38	0x801C    STRH	R4, [R3, #0]
;nfc_hal.c, 403 :: 		} else {
0x0A3A	0xE002    B	L_nfc_hal_read6
L_nfc_hal_read5:
;nfc_hal.c, 404 :: 		*nbytes_read = 3;
0x0A3C	0x2403    MOVS	R4, #3
0x0A3E	0x9B02    LDR	R3, [SP, #8]
0x0A40	0x801C    STRH	R4, [R3, #0]
;nfc_hal.c, 405 :: 		}
L_nfc_hal_read6:
;nfc_hal.c, 460 :: 		return 0;
0x0A42	0x2000    MOVS	R0, #0
0x0A44	0xB200    SXTH	R0, R0
;nfc_hal.c, 461 :: 		}
L_end_nfc_hal_read:
0x0A46	0xF8DDE000  LDR	LR, [SP, #0]
0x0A4A	0xB003    ADD	SP, SP, #12
0x0A4C	0x4770    BX	LR
0x0A4E	0xBF00    NOP
0x0A50	0x02702000  	nfc_hal_start_i2c_p+0
0x0A54	0x026D2000  	nfc_hal__i2c_hw_address+0
0x0A58	0x02802000  	nfc_hal_read_i2c_p+0
; end of _nfc_hal_read
_I2C0_Read:
;__Lib_I2C_012.c, 363 :: 		void I2C0_Read(unsigned char slave_address, unsigned char *buf, unsigned long count, unsigned long END_mode){
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x0410	0xB081    SUB	SP, SP, #4
0x0412	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 364 :: 		I2Cx_Read(&I2C0_A1, slave_address, buf, count, END_mode);
0x0416	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0418	0x4613    MOV	R3, R2
0x041A	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x041C	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x041E	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x0420	0xF7FFFF36  BL	__Lib_I2C_012_I2Cx_Read+0
0x0424	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 365 :: 		}
L_end_I2C0_Read:
0x0426	0xF8DDE000  LDR	LR, [SP, #0]
0x042A	0xB001    ADD	SP, SP, #4
0x042C	0x4770    BX	LR
0x042E	0xBF00    NOP
0x0430	0x60004006  	I2C0_A1+0
; end of _I2C0_Read
__Lib_I2C_012_I2Cx_Read:
;__Lib_I2C_012.c, 292 :: 		static void I2Cx_Read(unsigned char *I2C_BASE, unsigned char slave_address, unsigned char *buf, unsigned long count, unsigned long END_mode){
; count start address is: 12 (R3)
; buf start address is: 8 (R2)
; slave_address start address is: 4 (R1)
; I2C_BASE start address is: 0 (R0)
0x0290	0xB081    SUB	SP, SP, #4
0x0292	0xF8CDE000  STR	LR, [SP, #0]
0x0296	0x4680    MOV	R8, R0
0x0298	0x4617    MOV	R7, R2
0x029A	0x469A    MOV	R10, R3
; count end address is: 12 (R3)
; buf end address is: 8 (R2)
; slave_address end address is: 4 (R1)
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 32 (R8)
; slave_address start address is: 4 (R1)
; buf start address is: 28 (R7)
; count start address is: 40 (R10)
; END_mode start address is: 36 (R9)
0x029C	0xF8DD9004  LDR	R9, [SP, #4]
;__Lib_I2C_012.c, 293 :: 		long i = 0;
;__Lib_I2C_012.c, 295 :: 		if (!I2Cx_WriteByte(I2C_BASE, (slave_address << 1) | 1)) {  // D7..1 is slave address, D0 = 1 -> Read
0x02A0	0x004C    LSLS	R4, R1, #1
0x02A2	0xB2A4    UXTH	R4, R4
; slave_address end address is: 4 (R1)
0x02A4	0xF0440401  ORR	R4, R4, #1
0x02A8	0xB2E1    UXTB	R1, R4
0x02AA	0x4640    MOV	R0, R8
0x02AC	0xF000F872  BL	__Lib_I2C_012_I2Cx_WriteByte+0
0x02B0	0xB918    CBNZ	R0, L___Lib_I2C_012_I2Cx_Read43
; buf end address is: 28 (R7)
; count end address is: 40 (R10)
; END_mode end address is: 36 (R9)
;__Lib_I2C_012.c, 297 :: 		I2Cx_Stop(I2C_BASE);
0x02B2	0x4640    MOV	R0, R8
; I2C_BASE end address is: 32 (R8)
0x02B4	0xF7FFFFB6  BL	__Lib_I2C_012_I2Cx_Stop+0
;__Lib_I2C_012.c, 298 :: 		return;
0x02B8	0xE059    B	L_end_I2Cx_Read
;__Lib_I2C_012.c, 299 :: 		}
L___Lib_I2C_012_I2Cx_Read43:
;__Lib_I2C_012.c, 301 :: 		(*(I2C_BASE + _I2C_C1_OFFSET)).B4 = 0;          // RX set
; I2C_BASE start address is: 32 (R8)
; END_mode start address is: 36 (R9)
; count start address is: 40 (R10)
; buf start address is: 28 (R7)
0x02BA	0xF1080602  ADD	R6, R8, #2
0x02BE	0x2500    MOVS	R5, #0
0x02C0	0x7834    LDRB	R4, [R6, #0]
0x02C2	0xF3651404  BFI	R4, R5, #4, #1
0x02C6	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 303 :: 		if (count == 0x1)
0x02C8	0xF1BA0F01  CMP	R10, #1
0x02CC	0xD107    BNE	L___Lib_I2C_012_I2Cx_Read44
;__Lib_I2C_012.c, 304 :: 		(*(I2C_BASE + _I2C_C1_OFFSET)).B3 = 1;        // send NAK
0x02CE	0xF1080602  ADD	R6, R8, #2
0x02D2	0x2501    MOVS	R5, #1
0x02D4	0x7834    LDRB	R4, [R6, #0]
0x02D6	0xF36504C3  BFI	R4, R5, #3, #1
0x02DA	0x7034    STRB	R4, [R6, #0]
0x02DC	0xE006    B	L___Lib_I2C_012_I2Cx_Read45
L___Lib_I2C_012_I2Cx_Read44:
;__Lib_I2C_012.c, 306 :: 		(*(I2C_BASE + _I2C_C1_OFFSET)).B3 = 0;        // send ACK
0x02DE	0xF1080602  ADD	R6, R8, #2
0x02E2	0x2500    MOVS	R5, #0
0x02E4	0x7834    LDRB	R4, [R6, #0]
0x02E6	0xF36504C3  BFI	R4, R5, #3, #1
0x02EA	0x7034    STRB	R4, [R6, #0]
L___Lib_I2C_012_I2Cx_Read45:
;__Lib_I2C_012.c, 308 :: 		I2Cx_ReadByte(I2C_BASE);                        // Dummy read to trigger receive of next byte !
0x02EC	0x4640    MOV	R0, R8
0x02EE	0xF7FFFF75  BL	__Lib_I2C_012_I2Cx_ReadByte+0
;__Lib_I2C_012.c, 310 :: 		for(i = count-1; i >= 0; i--) {
0x02F2	0xF1AA0401  SUB	R4, R10, #1
; count end address is: 40 (R10)
; i start address is: 0 (R0)
0x02F6	0x4620    MOV	R0, R4
; buf end address is: 28 (R7)
; END_mode end address is: 36 (R9)
; i end address is: 0 (R0)
; I2C_BASE end address is: 32 (R8)
0x02F8	0x46BA    MOV	R10, R7
0x02FA	0x464F    MOV	R7, R9
0x02FC	0x4681    MOV	R9, R0
L___Lib_I2C_012_I2Cx_Read46:
; i start address is: 36 (R9)
; END_mode start address is: 28 (R7)
; buf start address is: 40 (R10)
; I2C_BASE start address is: 32 (R8)
0x02FE	0xF1B90F00  CMP	R9, #0
0x0302	0xDB30    BLT	L___Lib_I2C_012_I2Cx_Read47
;__Lib_I2C_012.c, 311 :: 		switch (i) {
0x0304	0xE013    B	L___Lib_I2C_012_I2Cx_Read49
;__Lib_I2C_012.c, 312 :: 		case 0x0:
L___Lib_I2C_012_I2Cx_Read51:
;__Lib_I2C_012.c, 314 :: 		I2Cx_Stop(I2C_BASE);
0x0306	0x4640    MOV	R0, R8
0x0308	0xF7FFFF8C  BL	__Lib_I2C_012_I2Cx_Stop+0
;__Lib_I2C_012.c, 315 :: 		break;
0x030C	0xE016    B	L___Lib_I2C_012_I2Cx_Read50
;__Lib_I2C_012.c, 316 :: 		case 0x1:
L___Lib_I2C_012_I2Cx_Read52:
;__Lib_I2C_012.c, 318 :: 		(*(I2C_BASE + _I2C_C1_OFFSET)).B3 = 1;  // send NAK
0x030E	0xF1080602  ADD	R6, R8, #2
0x0312	0x2501    MOVS	R5, #1
0x0314	0x7834    LDRB	R4, [R6, #0]
0x0316	0xF36504C3  BFI	R4, R5, #3, #1
0x031A	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 319 :: 		break;
0x031C	0xE00E    B	L___Lib_I2C_012_I2Cx_Read50
;__Lib_I2C_012.c, 320 :: 		default :
L___Lib_I2C_012_I2Cx_Read53:
;__Lib_I2C_012.c, 321 :: 		(*(I2C_BASE + _I2C_C1_OFFSET)).B3 = 0;  // send ACK
0x031E	0xF1080602  ADD	R6, R8, #2
0x0322	0x2500    MOVS	R5, #0
0x0324	0x7834    LDRB	R4, [R6, #0]
0x0326	0xF36504C3  BFI	R4, R5, #3, #1
0x032A	0x7034    STRB	R4, [R6, #0]
;__Lib_I2C_012.c, 322 :: 		break;
0x032C	0xE006    B	L___Lib_I2C_012_I2Cx_Read50
;__Lib_I2C_012.c, 323 :: 		}
L___Lib_I2C_012_I2Cx_Read49:
0x032E	0xF1B90F00  CMP	R9, #0
0x0332	0xD0E8    BEQ	L___Lib_I2C_012_I2Cx_Read51
0x0334	0xF1B90F01  CMP	R9, #1
0x0338	0xD0E9    BEQ	L___Lib_I2C_012_I2Cx_Read52
0x033A	0xE7F0    B	L___Lib_I2C_012_I2Cx_Read53
L___Lib_I2C_012_I2Cx_Read50:
;__Lib_I2C_012.c, 326 :: 		if (i==0) {
0x033C	0xF1B90F00  CMP	R9, #0
0x0340	0xD107    BNE	L___Lib_I2C_012_I2Cx_Read54
;__Lib_I2C_012.c, 327 :: 		*buf++ = *(I2C_BASE + _I2C_D_offset);
0x0342	0xF1080404  ADD	R4, R8, #4
0x0346	0x7824    LDRB	R4, [R4, #0]
0x0348	0xF88A4000  STRB	R4, [R10, #0]
0x034C	0xF10A0A01  ADD	R10, R10, #1
;__Lib_I2C_012.c, 329 :: 		}
0x0350	0xE006    B	L___Lib_I2C_012_I2Cx_Read55
L___Lib_I2C_012_I2Cx_Read54:
;__Lib_I2C_012.c, 331 :: 		*buf++ = I2Cx_ReadByte(I2C_BASE);
0x0352	0x4640    MOV	R0, R8
0x0354	0xF7FFFF42  BL	__Lib_I2C_012_I2Cx_ReadByte+0
0x0358	0xF88A0000  STRB	R0, [R10, #0]
0x035C	0xF10A0A01  ADD	R10, R10, #1
; buf end address is: 40 (R10)
;__Lib_I2C_012.c, 332 :: 		}
L___Lib_I2C_012_I2Cx_Read55:
;__Lib_I2C_012.c, 310 :: 		for(i = count-1; i >= 0; i--) {
; buf start address is: 40 (R10)
0x0360	0xF1A90901  SUB	R9, R9, #1
;__Lib_I2C_012.c, 333 :: 		}
; buf end address is: 40 (R10)
; i end address is: 36 (R9)
0x0364	0xE7CB    B	L___Lib_I2C_012_I2Cx_Read46
L___Lib_I2C_012_I2Cx_Read47:
;__Lib_I2C_012.c, 336 :: 		if (END_mode == _I2C_END_MODE_RESTART) {
0x0366	0xB917    CBNZ	R7, L___Lib_I2C_012_I2Cx_Read56
; END_mode end address is: 28 (R7)
;__Lib_I2C_012.c, 337 :: 		I2Cx_Start(I2C_BASE);
0x0368	0x4640    MOV	R0, R8
; I2C_BASE end address is: 32 (R8)
0x036A	0xF000F937  BL	__Lib_I2C_012_I2Cx_Start+0
;__Lib_I2C_012.c, 338 :: 		}
L___Lib_I2C_012_I2Cx_Read56:
;__Lib_I2C_012.c, 339 :: 		}
L_end_I2Cx_Read:
0x036E	0xF8DDE000  LDR	LR, [SP, #0]
0x0372	0xB001    ADD	SP, SP, #4
0x0374	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_Read
__Lib_I2C_012_I2Cx_ReadByte:
;__Lib_I2C_012.c, 205 :: 		static unsigned char I2Cx_ReadByte(unsigned char *I2C_BASE) {
; I2C_BASE start address is: 0 (R0)
0x01DC	0xB081    SUB	SP, SP, #4
0x01DE	0x4602    MOV	R2, R0
; I2C_BASE end address is: 0 (R0)
; I2C_BASE start address is: 8 (R2)
;__Lib_I2C_012.c, 208 :: 		dataByte = *(I2C_BASE + _I2C_D_offset);         // read data register
0x01E0	0x1D11    ADDS	R1, R2, #4
0x01E2	0x7808    LDRB	R0, [R1, #0]
; dataByte start address is: 0 (R0)
; I2C_BASE end address is: 8 (R2)
; dataByte end address is: 0 (R0)
0x01E4	0x4614    MOV	R4, R2
;__Lib_I2C_012.c, 210 :: 		while (!(*(I2C_BASE + _I2C_S_offset)).B1)       // wait for interrupt flag, end of transfer
L___Lib_I2C_012_I2Cx_ReadByte16:
; dataByte start address is: 0 (R0)
; I2C_BASE start address is: 16 (R4)
0x01E6	0x1CE1    ADDS	R1, R4, #3
0x01E8	0x780A    LDRB	R2, [R1, #0]
0x01EA	0xF3C20140  UBFX	R1, R2, #1, #1
0x01EE	0xB901    CBNZ	R1, L___Lib_I2C_012_I2Cx_ReadByte17
;__Lib_I2C_012.c, 211 :: 		;
0x01F0	0xE7F9    B	L___Lib_I2C_012_I2Cx_ReadByte16
L___Lib_I2C_012_I2Cx_ReadByte17:
;__Lib_I2C_012.c, 213 :: 		(*(I2C_BASE + _I2C_S_offset)).B1 = 1;           // clear interrupt flag
0x01F2	0x1CE3    ADDS	R3, R4, #3
; I2C_BASE end address is: 16 (R4)
0x01F4	0x2201    MOVS	R2, #1
0x01F6	0x7819    LDRB	R1, [R3, #0]
0x01F8	0xF3620141  BFI	R1, R2, #1, #1
0x01FC	0x7019    STRB	R1, [R3, #0]
;__Lib_I2C_012.c, 215 :: 		return dataByte;
; dataByte end address is: 0 (R0)
;__Lib_I2C_012.c, 216 :: 		}
L_end_I2Cx_ReadByte:
0x01FE	0xB001    ADD	SP, SP, #4
0x0200	0x4770    BX	LR
; end of __Lib_I2C_012_I2Cx_ReadByte
_I2C1_Read:
;__Lib_I2C_012.c, 393 :: 		void I2C1_Read(unsigned char slave_address, unsigned char *buf, unsigned long count, unsigned long END_mode){
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x03D4	0xB081    SUB	SP, SP, #4
0x03D6	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 394 :: 		I2Cx_Read(&I2C1_A1, slave_address, buf, count, END_mode);
0x03DA	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x03DC	0x4613    MOV	R3, R2
0x03DE	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x03E0	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x03E2	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x03E4	0xF7FFFF54  BL	__Lib_I2C_012_I2Cx_Read+0
0x03E8	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 395 :: 		}
L_end_I2C1_Read:
0x03EA	0xF8DDE000  LDR	LR, [SP, #0]
0x03EE	0xB001    ADD	SP, SP, #4
0x03F0	0x4770    BX	LR
0x03F2	0xBF00    NOP
0x03F4	0x70004006  	I2C1_A1+0
; end of _I2C1_Read
_I2C2_Read:
;__Lib_I2C_012.c, 423 :: 		void I2C2_Read(unsigned char slave_address, unsigned char *buf, unsigned long count, unsigned long END_mode){
; END_mode start address is: 12 (R3)
; count start address is: 8 (R2)
; buf start address is: 4 (R1)
; slave_address start address is: 0 (R0)
0x068C	0xB081    SUB	SP, SP, #4
0x068E	0xF8CDE000  STR	LR, [SP, #0]
; END_mode end address is: 12 (R3)
; count end address is: 8 (R2)
; buf end address is: 4 (R1)
; slave_address end address is: 0 (R0)
; slave_address start address is: 0 (R0)
; buf start address is: 4 (R1)
; count start address is: 8 (R2)
; END_mode start address is: 12 (R3)
;__Lib_I2C_012.c, 424 :: 		I2Cx_Read(&I2C2_A1, slave_address, buf, count, END_mode);
0x0692	0xB408    PUSH	(R3)
; count end address is: 8 (R2)
0x0694	0x4613    MOV	R3, R2
0x0696	0x460A    MOV	R2, R1
; buf end address is: 4 (R1)
0x0698	0xB2C1    UXTB	R1, R0
; slave_address end address is: 0 (R0)
0x069A	0x4804    LDR	R0, [PC, #16]
; END_mode end address is: 12 (R3)
0x069C	0xF7FFFDF8  BL	__Lib_I2C_012_I2Cx_Read+0
0x06A0	0xB001    ADD	SP, SP, #4
;__Lib_I2C_012.c, 425 :: 		}
L_end_I2C2_Read:
0x06A2	0xF8DDE000  LDR	LR, [SP, #0]
0x06A6	0xB001    ADD	SP, SP, #4
0x06A8	0x4770    BX	LR
0x06AA	0xBF00    NOP
0x06AC	0x6000400E  	I2C2_A1+0
; end of _I2C2_Read
_nfc_hal_delay:
;nfc_hal.c, 268 :: 		void nfc_hal_delay( uint16_t ms )
; ms start address is: 0 (R0)
0x1D6C	0xB081    SUB	SP, SP, #4
0x1D6E	0xF8CDE000  STR	LR, [SP, #0]
; ms end address is: 0 (R0)
; ms start address is: 0 (R0)
;nfc_hal.c, 277 :: 		while( ms--)
L_nfc_hal_delay0:
; ms start address is: 0 (R0)
0x1D72	0xB282    UXTH	R2, R0
0x1D74	0x1E41    SUBS	R1, R0, #1
0x1D76	0xB288    UXTH	R0, R1
; ms end address is: 0 (R0)
0x1D78	0xB112    CBZ	R2, L_nfc_hal_delay1
; ms end address is: 0 (R0)
;nfc_hal.c, 278 :: 		Delay_1ms();
; ms start address is: 0 (R0)
0x1D7A	0xF001FBDB  BL	_Delay_1ms+0
; ms end address is: 0 (R0)
0x1D7E	0xE7F8    B	L_nfc_hal_delay0
L_nfc_hal_delay1:
;nfc_hal.c, 283 :: 		}
L_end_nfc_hal_delay:
0x1D80	0xF8DDE000  LDR	LR, [SP, #0]
0x1D84	0xB001    ADD	SP, SP, #4
0x1D86	0x4770    BX	LR
; end of _nfc_hal_delay
_nfc_configure:
;nfc.c, 552 :: 		int nfc_configure( nfc_mode_t mode )
; mode start address is: 0 (R0)
0x38BC	0xF2AD2D5C  SUBW	SP, SP, #604
0x38C0	0xF8CDE000  STR	LR, [SP, #0]
0x38C4	0xB2C5    UXTB	R5, R0
; mode end address is: 0 (R0)
; mode start address is: 20 (R5)
;nfc.c, 555 :: 		uint8_t answer[ANSWER_MAX_SIZE] = {0};
0x38C6	0xF50D7B84  ADD	R11, SP, #264
0x38CA	0xF50B7AA7  ADD	R10, R11, #334
0x38CE	0xF8DFC2D0  LDR	R12, [PC, #720]
0x38D2	0xF000FDAB  BL	___CC2DW+0
;nfc.c, 556 :: 		uint16_t answer_size = 0;
;nfc.c, 557 :: 		uint8_t item = 0;
;nfc.c, 559 :: 		uint8_t NCI_DISCOVER_MAP_CMD[] = { 0x21, 0x00 };
;nfc.c, 565 :: 		uint8_t DM_P2P[] = { 0x5, 0x3, 0x3 };
;nfc.c, 566 :: 		uint8_t R_P2P[]  = { 0x1, 0x3, 0x0, 0x1, 0x5 };
;nfc.c, 573 :: 		};
;nfc.c, 580 :: 		};
;nfc.c, 581 :: 		uint8_t NCI_PROPRIETARY_ACT_CMD[] = { 0x2F, 0x02, 0x00 };
;nfc.c, 587 :: 		};
;nfc.c, 591 :: 		};
;nfc.c, 594 :: 		if( mode == NFC_MODE_NONE )
0x38D6	0xB915    CBNZ	R5, L_nfc_configure79
; mode end address is: 20 (R5)
;nfc.c, 595 :: 		return NFC_SUCCESS;
0x38D8	0x2000    MOVS	R0, #0
0x38DA	0xB200    SXTH	R0, R0
0x38DC	0xE15A    B	L_end_nfc_configure
L_nfc_configure79:
;nfc.c, 599 :: 		if( mode == NFC_MODE_RW )
; mode start address is: 20 (R5)
0x38DE	0x2D04    CMP	R5, #4
0x38E0	0xD127    BNE	L_nfc_configure80
;nfc.c, 602 :: 		answer, sizeof( answer ), &answer_size ) )
0x38E2	0xF20D230A  ADDW	R3, SP, #522
0x38E6	0xAA42    ADD	R2, SP, #264
;nfc.c, 601 :: 		if( host_tx_rx( NCI_PROPRIETARY_ACT_CMD, sizeof( NCI_PROPRIETARY_ACT_CMD ),
0x38E8	0xF20D2147  ADDW	R1, SP, #583
;nfc.c, 602 :: 		answer, sizeof( answer ), &answer_size ) )
0x38EC	0xF88D5004  STRB	R5, [SP, #4]
0x38F0	0xB408    PUSH	(R3)
0x38F2	0xF2401302  MOVW	R3, #258
;nfc.c, 601 :: 		if( host_tx_rx( NCI_PROPRIETARY_ACT_CMD, sizeof( NCI_PROPRIETARY_ACT_CMD ),
0x38F6	0x4608    MOV	R0, R1
0x38F8	0x2103    MOVS	R1, #3
;nfc.c, 602 :: 		answer, sizeof( answer ), &answer_size ) )
0x38FA	0xF7FFF96B  BL	nfc_host_tx_rx+0
0x38FE	0xB001    ADD	SP, SP, #4
0x3900	0xF89D5004  LDRB	R5, [SP, #4]
0x3904	0xB118    CBZ	R0, L_nfc_configure81
; mode end address is: 20 (R5)
;nfc.c, 603 :: 		return NFC_ERROR;
0x3906	0xF64F70FF  MOVW	R0, #65535
0x390A	0xB200    SXTH	R0, R0
0x390C	0xE142    B	L_end_nfc_configure
L_nfc_configure81:
;nfc.c, 604 :: 		else if( ( answer[0] != 0x4F ) || ( answer[1] != 0x02 ) ||
; mode start address is: 20 (R5)
0x390E	0xA942    ADD	R1, SP, #264
0x3910	0x7809    LDRB	R1, [R1, #0]
0x3912	0x294F    CMP	R1, #79
0x3914	0xD109    BNE	L__nfc_configure186
0x3916	0xA942    ADD	R1, SP, #264
0x3918	0x1C49    ADDS	R1, R1, #1
0x391A	0x7809    LDRB	R1, [R1, #0]
0x391C	0x2902    CMP	R1, #2
0x391E	0xD104    BNE	L__nfc_configure185
;nfc.c, 605 :: 		( answer[3] != 0x00 ) )
0x3920	0xA942    ADD	R1, SP, #264
0x3922	0x1CC9    ADDS	R1, R1, #3
0x3924	0x7809    LDRB	R1, [R1, #0]
0x3926	0xB901    CBNZ	R1, L__nfc_configure184
0x3928	0xE003    B	L_nfc_configure85
; mode end address is: 20 (R5)
;nfc.c, 604 :: 		else if( ( answer[0] != 0x4F ) || ( answer[1] != 0x02 ) ||
L__nfc_configure186:
L__nfc_configure185:
;nfc.c, 605 :: 		( answer[3] != 0x00 ) )
L__nfc_configure184:
;nfc.c, 606 :: 		return NFC_ERROR;
0x392A	0xF64F70FF  MOVW	R0, #65535
0x392E	0xB200    SXTH	R0, R0
0x3930	0xE130    B	L_end_nfc_configure
L_nfc_configure85:
;nfc.c, 607 :: 		}
; mode start address is: 20 (R5)
L_nfc_configure80:
;nfc.c, 611 :: 		item = 0;
; item start address is: 24 (R6)
0x3932	0x2600    MOVS	R6, #0
;nfc.c, 620 :: 		if( mode & NFC_MODE_P2P )
0x3934	0xF0050102  AND	R1, R5, #2
0x3938	0xB2C9    UXTB	R1, R1
0x393A	0xB1B1    CBZ	R1, L__nfc_configure199
;nfc.c, 622 :: 		memcpy( &command[4 + ( 3 * item )], ( void* )DM_P2P, sizeof( DM_P2P ) );
0x393C	0xF20D230E  ADDW	R3, SP, #526
0x3940	0x2103    MOVS	R1, #3
0x3942	0xB209    SXTH	R1, R1
0x3944	0x4371    MULS	R1, R6, R1
0x3946	0xB209    SXTH	R1, R1
0x3948	0x1D0A    ADDS	R2, R1, #4
0x394A	0xB212    SXTH	R2, R2
0x394C	0xA902    ADD	R1, SP, #8
0x394E	0x1889    ADDS	R1, R1, R2
0x3950	0xF88D5004  STRB	R5, [SP, #4]
0x3954	0x2203    MOVS	R2, #3
0x3956	0xB212    SXTH	R2, R2
0x3958	0x4608    MOV	R0, R1
0x395A	0x4619    MOV	R1, R3
0x395C	0xF7FFF9E0  BL	_memcpy+0
0x3960	0xF89D5004  LDRB	R5, [SP, #4]
;nfc.c, 623 :: 		item++;
0x3964	0x1C76    ADDS	R6, R6, #1
0x3966	0xB2F6    UXTB	R6, R6
; item end address is: 24 (R6)
;nfc.c, 624 :: 		}
0x3968	0xE7FF    B	L_nfc_configure86
L__nfc_configure199:
;nfc.c, 620 :: 		if( mode & NFC_MODE_P2P )
;nfc.c, 624 :: 		}
L_nfc_configure86:
;nfc.c, 627 :: 		if( mode & NFC_MODE_RW )
; item start address is: 24 (R6)
0x396A	0xF0050104  AND	R1, R5, #4
0x396E	0xB2C9    UXTB	R1, R1
0x3970	0xB1A9    CBZ	R1, L__nfc_configure200
;nfc.c, 629 :: 		memcpy( &command[4 + ( 3 * item )], ( void* )DM_RW, sizeof( DM_RW ) );
0x3972	0xAB8E    ADD	R3, SP, #568
0x3974	0x2103    MOVS	R1, #3
0x3976	0xB209    SXTH	R1, R1
0x3978	0x4371    MULS	R1, R6, R1
0x397A	0xB209    SXTH	R1, R1
0x397C	0x1D0A    ADDS	R2, R1, #4
0x397E	0xB212    SXTH	R2, R2
0x3980	0xA902    ADD	R1, SP, #8
0x3982	0x1889    ADDS	R1, R1, R2
0x3984	0xF88D5004  STRB	R5, [SP, #4]
0x3988	0x220F    MOVS	R2, #15
0x398A	0xB212    SXTH	R2, R2
0x398C	0x4608    MOV	R0, R1
0x398E	0x4619    MOV	R1, R3
0x3990	0xF7FFF9C6  BL	_memcpy+0
0x3994	0xF89D5004  LDRB	R5, [SP, #4]
;nfc.c, 630 :: 		item += sizeof( DM_RW ) / 3;
0x3998	0x1D71    ADDS	R1, R6, #5
0x399A	0xB2CE    UXTB	R6, R1
; item end address is: 24 (R6)
;nfc.c, 631 :: 		}
0x399C	0xE7FF    B	L_nfc_configure87
L__nfc_configure200:
;nfc.c, 627 :: 		if( mode & NFC_MODE_RW )
;nfc.c, 631 :: 		}
L_nfc_configure87:
;nfc.c, 634 :: 		if( item != 0 )
; item start address is: 24 (R6)
0x399E	0x2E00    CMP	R6, #0
0x39A0	0xD03B    BEQ	L_nfc_configure88
;nfc.c, 636 :: 		memcpy( command, ( void *)NCI_DISCOVER_MAP_CMD, sizeof( NCI_DISCOVER_MAP_CMD ) );
0x39A2	0xAA83    ADD	R2, SP, #524
0x39A4	0xA902    ADD	R1, SP, #8
0x39A6	0x9196    STR	R1, [SP, #600]
0x39A8	0xF88D5004  STRB	R5, [SP, #4]
0x39AC	0x4608    MOV	R0, R1
0x39AE	0x4611    MOV	R1, R2
0x39B0	0x2202    MOVS	R2, #2
0x39B2	0xB212    SXTH	R2, R2
0x39B4	0xF7FFF9B4  BL	_memcpy+0
;nfc.c, 637 :: 		command[2] = 1 + ( item * 3 );
0x39B8	0xA902    ADD	R1, SP, #8
0x39BA	0x1C8A    ADDS	R2, R1, #2
0x39BC	0x2103    MOVS	R1, #3
0x39BE	0xB209    SXTH	R1, R1
0x39C0	0x4371    MULS	R1, R6, R1
0x39C2	0xB209    SXTH	R1, R1
0x39C4	0x1C49    ADDS	R1, R1, #1
0x39C6	0x7011    STRB	R1, [R2, #0]
;nfc.c, 638 :: 		command[3] = item;
0x39C8	0x9C96    LDR	R4, [SP, #600]
0x39CA	0x1CE1    ADDS	R1, R4, #3
0x39CC	0x700E    STRB	R6, [R1, #0]
; item end address is: 24 (R6)
;nfc.c, 641 :: 		&answer_size ) )
0x39CE	0xF20D230A  ADDW	R3, SP, #522
;nfc.c, 640 :: 		if( host_tx_rx( command, 3 + command[2], answer, sizeof( answer ),
0x39D2	0xAA42    ADD	R2, SP, #264
0x39D4	0x1CA1    ADDS	R1, R4, #2
0x39D6	0x7809    LDRB	R1, [R1, #0]
0x39D8	0x1CC9    ADDS	R1, R1, #3
;nfc.c, 641 :: 		&answer_size ) )
0x39DA	0xB408    PUSH	(R3)
;nfc.c, 640 :: 		if( host_tx_rx( command, 3 + command[2], answer, sizeof( answer ),
0x39DC	0xF2401302  MOVW	R3, #258
0x39E0	0xB289    UXTH	R1, R1
0x39E2	0x4620    MOV	R0, R4
;nfc.c, 641 :: 		&answer_size ) )
0x39E4	0xF7FFF8F6  BL	nfc_host_tx_rx+0
0x39E8	0xB001    ADD	SP, SP, #4
;nfc.c, 640 :: 		if( host_tx_rx( command, 3 + command[2], answer, sizeof( answer ),
0x39EA	0xF89D5004  LDRB	R5, [SP, #4]
;nfc.c, 641 :: 		&answer_size ) )
0x39EE	0xB118    CBZ	R0, L_nfc_configure89
; mode end address is: 20 (R5)
;nfc.c, 642 :: 		return NFC_ERROR;
0x39F0	0xF64F70FF  MOVW	R0, #65535
0x39F4	0xB200    SXTH	R0, R0
0x39F6	0xE0CD    B	L_end_nfc_configure
L_nfc_configure89:
;nfc.c, 643 :: 		else if( ( answer[0] != 0x41 ) || ( answer[1] != 0x00 ) ||
; mode start address is: 20 (R5)
0x39F8	0xA942    ADD	R1, SP, #264
0x39FA	0x7809    LDRB	R1, [R1, #0]
0x39FC	0x2941    CMP	R1, #65
0x39FE	0xD108    BNE	L__nfc_configure189
0x3A00	0xA942    ADD	R1, SP, #264
0x3A02	0x1C49    ADDS	R1, R1, #1
0x3A04	0x7809    LDRB	R1, [R1, #0]
0x3A06	0xB921    CBNZ	R1, L__nfc_configure188
;nfc.c, 644 :: 		( answer[3] != 0x00 ) )
0x3A08	0xA942    ADD	R1, SP, #264
0x3A0A	0x1CC9    ADDS	R1, R1, #3
0x3A0C	0x7809    LDRB	R1, [R1, #0]
0x3A0E	0xB901    CBNZ	R1, L__nfc_configure187
0x3A10	0xE003    B	L_nfc_configure93
; mode end address is: 20 (R5)
;nfc.c, 643 :: 		else if( ( answer[0] != 0x41 ) || ( answer[1] != 0x00 ) ||
L__nfc_configure189:
L__nfc_configure188:
;nfc.c, 644 :: 		( answer[3] != 0x00 ) )
L__nfc_configure187:
;nfc.c, 645 :: 		return NFC_ERROR;
0x3A12	0xF64F70FF  MOVW	R0, #65535
0x3A16	0xB200    SXTH	R0, R0
0x3A18	0xE0BC    B	L_end_nfc_configure
L_nfc_configure93:
;nfc.c, 646 :: 		}
; mode start address is: 20 (R5)
L_nfc_configure88:
;nfc.c, 650 :: 		item = 0;
; item start address is: 24 (R6)
0x3A1A	0x2600    MOVS	R6, #0
;nfc.c, 659 :: 		if( mode & NFC_MODE_P2P )
0x3A1C	0xF0050102  AND	R1, R5, #2
0x3A20	0xB2C9    UXTB	R1, R1
0x3A22	0xB1B1    CBZ	R1, L__nfc_configure201
;nfc.c, 661 :: 		memcpy( &command[5 + ( 5 * item )], ( void* )R_P2P, sizeof( R_P2P ) );
0x3A24	0xF20D2311  ADDW	R3, SP, #529
0x3A28	0x2105    MOVS	R1, #5
0x3A2A	0xB209    SXTH	R1, R1
0x3A2C	0x4371    MULS	R1, R6, R1
0x3A2E	0xB209    SXTH	R1, R1
0x3A30	0x1D4A    ADDS	R2, R1, #5
0x3A32	0xB212    SXTH	R2, R2
0x3A34	0xA902    ADD	R1, SP, #8
0x3A36	0x1889    ADDS	R1, R1, R2
0x3A38	0xF88D5004  STRB	R5, [SP, #4]
0x3A3C	0x2205    MOVS	R2, #5
0x3A3E	0xB212    SXTH	R2, R2
0x3A40	0x4608    MOV	R0, R1
0x3A42	0x4619    MOV	R1, R3
0x3A44	0xF7FFF96C  BL	_memcpy+0
0x3A48	0xF89D5004  LDRB	R5, [SP, #4]
;nfc.c, 662 :: 		item++;
0x3A4C	0x1C76    ADDS	R6, R6, #1
0x3A4E	0xB2F6    UXTB	R6, R6
; item end address is: 24 (R6)
;nfc.c, 663 :: 		}
0x3A50	0xE7FF    B	L_nfc_configure94
L__nfc_configure201:
;nfc.c, 659 :: 		if( mode & NFC_MODE_P2P )
;nfc.c, 663 :: 		}
L_nfc_configure94:
;nfc.c, 666 :: 		if( item != 0 )
; item start address is: 24 (R6)
0x3A52	0x2E00    CMP	R6, #0
0x3A54	0xD03D    BEQ	L_nfc_configure95
;nfc.c, 668 :: 		memcpy( command, ( void* )NCI_ROUTING, sizeof( NCI_ROUTING ) );
0x3A56	0xF20D224A  ADDW	R2, SP, #586
0x3A5A	0xA902    ADD	R1, SP, #8
0x3A5C	0x9196    STR	R1, [SP, #600]
0x3A5E	0xF88D5004  STRB	R5, [SP, #4]
0x3A62	0x4608    MOV	R0, R1
0x3A64	0x4611    MOV	R1, R2
0x3A66	0x2205    MOVS	R2, #5
0x3A68	0xB212    SXTH	R2, R2
0x3A6A	0xF7FFF959  BL	_memcpy+0
;nfc.c, 669 :: 		command[2] = 2 + ( item * 5 );
0x3A6E	0xA902    ADD	R1, SP, #8
0x3A70	0x1C8A    ADDS	R2, R1, #2
0x3A72	0x2105    MOVS	R1, #5
0x3A74	0xB209    SXTH	R1, R1
0x3A76	0x4371    MULS	R1, R6, R1
0x3A78	0xB209    SXTH	R1, R1
0x3A7A	0x1C89    ADDS	R1, R1, #2
0x3A7C	0x7011    STRB	R1, [R2, #0]
;nfc.c, 670 :: 		command[4] = item;
0x3A7E	0x9C96    LDR	R4, [SP, #600]
0x3A80	0x1D21    ADDS	R1, R4, #4
0x3A82	0x700E    STRB	R6, [R1, #0]
; item end address is: 24 (R6)
;nfc.c, 672 :: 		&answer_size ) )
0x3A84	0xF20D230A  ADDW	R3, SP, #522
;nfc.c, 671 :: 		if( host_tx_rx( command, 3 + command[2] , answer, sizeof( answer ),
0x3A88	0xAA42    ADD	R2, SP, #264
0x3A8A	0x1CA1    ADDS	R1, R4, #2
0x3A8C	0x7809    LDRB	R1, [R1, #0]
0x3A8E	0x1CC9    ADDS	R1, R1, #3
;nfc.c, 672 :: 		&answer_size ) )
0x3A90	0xB408    PUSH	(R3)
;nfc.c, 671 :: 		if( host_tx_rx( command, 3 + command[2] , answer, sizeof( answer ),
0x3A92	0xF2401302  MOVW	R3, #258
0x3A96	0xB289    UXTH	R1, R1
0x3A98	0x4620    MOV	R0, R4
;nfc.c, 672 :: 		&answer_size ) )
0x3A9A	0xF7FFF89B  BL	nfc_host_tx_rx+0
0x3A9E	0xB001    ADD	SP, SP, #4
;nfc.c, 671 :: 		if( host_tx_rx( command, 3 + command[2] , answer, sizeof( answer ),
0x3AA0	0xF89D5004  LDRB	R5, [SP, #4]
;nfc.c, 672 :: 		&answer_size ) )
0x3AA4	0xB118    CBZ	R0, L_nfc_configure96
; mode end address is: 20 (R5)
;nfc.c, 673 :: 		return NFC_ERROR;
0x3AA6	0xF64F70FF  MOVW	R0, #65535
0x3AAA	0xB200    SXTH	R0, R0
0x3AAC	0xE072    B	L_end_nfc_configure
L_nfc_configure96:
;nfc.c, 674 :: 		else if( ( answer[0] != 0x41 ) || ( answer[1] != 0x01 ) ||
; mode start address is: 20 (R5)
0x3AAE	0xA942    ADD	R1, SP, #264
0x3AB0	0x7809    LDRB	R1, [R1, #0]
0x3AB2	0x2941    CMP	R1, #65
0x3AB4	0xD109    BNE	L__nfc_configure192
0x3AB6	0xA942    ADD	R1, SP, #264
0x3AB8	0x1C49    ADDS	R1, R1, #1
0x3ABA	0x7809    LDRB	R1, [R1, #0]
0x3ABC	0x2901    CMP	R1, #1
0x3ABE	0xD104    BNE	L__nfc_configure191
;nfc.c, 675 :: 		( answer[3] != 0x00 ) )
0x3AC0	0xA942    ADD	R1, SP, #264
0x3AC2	0x1CC9    ADDS	R1, R1, #3
0x3AC4	0x7809    LDRB	R1, [R1, #0]
0x3AC6	0xB901    CBNZ	R1, L__nfc_configure190
0x3AC8	0xE003    B	L_nfc_configure100
; mode end address is: 20 (R5)
;nfc.c, 674 :: 		else if( ( answer[0] != 0x41 ) || ( answer[1] != 0x01 ) ||
L__nfc_configure192:
L__nfc_configure191:
;nfc.c, 675 :: 		( answer[3] != 0x00 ) )
L__nfc_configure190:
;nfc.c, 676 :: 		return NFC_ERROR;
0x3ACA	0xF64F70FF  MOVW	R0, #65535
0x3ACE	0xB200    SXTH	R0, R0
0x3AD0	0xE060    B	L_end_nfc_configure
L_nfc_configure100:
;nfc.c, 677 :: 		}
; mode start address is: 20 (R5)
L_nfc_configure95:
;nfc.c, 686 :: 		if( mode & NFC_MODE_P2P )
0x3AD2	0xF0050102  AND	R1, R5, #2
0x3AD6	0xB2C9    UXTB	R1, R1
0x3AD8	0xB129    CBZ	R1, L_nfc_configure101
;nfc.c, 687 :: 		nci_set_config_nfca_selrsp[6] += 0x40;
0x3ADA	0xF20D214F  ADDW	R1, SP, #591
0x3ADE	0x1D8A    ADDS	R2, R1, #6
0x3AE0	0x7811    LDRB	R1, [R2, #0]
0x3AE2	0x3140    ADDS	R1, #64
0x3AE4	0x7011    STRB	R1, [R2, #0]
L_nfc_configure101:
;nfc.c, 690 :: 		if( nci_set_config_nfca_selrsp[6] != 0x00 )
0x3AE6	0xF20D214F  ADDW	R1, SP, #591
0x3AEA	0x1D89    ADDS	R1, R1, #6
0x3AEC	0x7809    LDRB	R1, [R1, #0]
0x3AEE	0xB339    CBZ	R1, L_nfc_configure102
;nfc.c, 694 :: 		answer, sizeof( answer ), &answer_size ) )
0x3AF0	0xF20D230A  ADDW	R3, SP, #522
0x3AF4	0xAA42    ADD	R2, SP, #264
;nfc.c, 692 :: 		if( host_tx_rx( nci_set_config_nfca_selrsp,
0x3AF6	0xF20D214F  ADDW	R1, SP, #591
;nfc.c, 694 :: 		answer, sizeof( answer ), &answer_size ) )
0x3AFA	0xF88D5004  STRB	R5, [SP, #4]
0x3AFE	0xB408    PUSH	(R3)
0x3B00	0xF2401302  MOVW	R3, #258
;nfc.c, 692 :: 		if( host_tx_rx( nci_set_config_nfca_selrsp,
0x3B04	0x4608    MOV	R0, R1
;nfc.c, 693 :: 		sizeof( nci_set_config_nfca_selrsp ),
0x3B06	0x2107    MOVS	R1, #7
;nfc.c, 694 :: 		answer, sizeof( answer ), &answer_size ) )
0x3B08	0xF7FFF864  BL	nfc_host_tx_rx+0
0x3B0C	0xB001    ADD	SP, SP, #4
0x3B0E	0xF89D5004  LDRB	R5, [SP, #4]
0x3B12	0xB118    CBZ	R0, L_nfc_configure103
; mode end address is: 20 (R5)
;nfc.c, 695 :: 		return NFC_ERROR;
0x3B14	0xF64F70FF  MOVW	R0, #65535
0x3B18	0xB200    SXTH	R0, R0
0x3B1A	0xE03B    B	L_end_nfc_configure
L_nfc_configure103:
;nfc.c, 696 :: 		else if( ( answer[0] != 0x40 ) || ( answer[1] != 0x02 ) ||
; mode start address is: 20 (R5)
0x3B1C	0xA942    ADD	R1, SP, #264
0x3B1E	0x7809    LDRB	R1, [R1, #0]
0x3B20	0x2940    CMP	R1, #64
0x3B22	0xD109    BNE	L__nfc_configure195
0x3B24	0xA942    ADD	R1, SP, #264
0x3B26	0x1C49    ADDS	R1, R1, #1
0x3B28	0x7809    LDRB	R1, [R1, #0]
0x3B2A	0x2902    CMP	R1, #2
0x3B2C	0xD104    BNE	L__nfc_configure194
;nfc.c, 697 :: 		( answer[3] != 0x00 ) )
0x3B2E	0xA942    ADD	R1, SP, #264
0x3B30	0x1CC9    ADDS	R1, R1, #3
0x3B32	0x7809    LDRB	R1, [R1, #0]
0x3B34	0xB901    CBNZ	R1, L__nfc_configure193
0x3B36	0xE003    B	L_nfc_configure107
; mode end address is: 20 (R5)
;nfc.c, 696 :: 		else if( ( answer[0] != 0x40 ) || ( answer[1] != 0x02 ) ||
L__nfc_configure195:
L__nfc_configure194:
;nfc.c, 697 :: 		( answer[3] != 0x00 ) )
L__nfc_configure193:
;nfc.c, 698 :: 		return NFC_ERROR;
0x3B38	0xF64F70FF  MOVW	R0, #65535
0x3B3C	0xB200    SXTH	R0, R0
0x3B3E	0xE029    B	L_end_nfc_configure
L_nfc_configure107:
;nfc.c, 699 :: 		}
; mode start address is: 20 (R5)
L_nfc_configure102:
;nfc.c, 704 :: 		if( mode & NFC_MODE_P2P )
0x3B40	0xF0050102  AND	R1, R5, #2
0x3B44	0xB2C9    UXTB	R1, R1
; mode end address is: 20 (R5)
0x3B46	0xB319    CBZ	R1, L_nfc_configure108
;nfc.c, 707 :: 		answer, sizeof( answer ),&answer_size ) )
0x3B48	0xF20D230A  ADDW	R3, SP, #522
0x3B4C	0xAA42    ADD	R2, SP, #264
;nfc.c, 706 :: 		if( host_tx_rx( NCI_SET_CONFIG_NFC, sizeof( NCI_SET_CONFIG_NFC ),
0x3B4E	0xF20D2116  ADDW	R1, SP, #534
;nfc.c, 707 :: 		answer, sizeof( answer ),&answer_size ) )
0x3B52	0xB408    PUSH	(R3)
0x3B54	0xF2401302  MOVW	R3, #258
;nfc.c, 706 :: 		if( host_tx_rx( NCI_SET_CONFIG_NFC, sizeof( NCI_SET_CONFIG_NFC ),
0x3B58	0x4608    MOV	R0, R1
0x3B5A	0x2122    MOVS	R1, #34
;nfc.c, 707 :: 		answer, sizeof( answer ),&answer_size ) )
0x3B5C	0xF7FFF83A  BL	nfc_host_tx_rx+0
0x3B60	0xB001    ADD	SP, SP, #4
0x3B62	0xB118    CBZ	R0, L_nfc_configure109
;nfc.c, 708 :: 		return NFC_ERROR;
0x3B64	0xF64F70FF  MOVW	R0, #65535
0x3B68	0xB200    SXTH	R0, R0
0x3B6A	0xE013    B	L_end_nfc_configure
L_nfc_configure109:
;nfc.c, 709 :: 		else if( ( answer[0] != 0x40 ) || ( answer[1] != 0x02 ) ||
0x3B6C	0xA942    ADD	R1, SP, #264
0x3B6E	0x7809    LDRB	R1, [R1, #0]
0x3B70	0x2940    CMP	R1, #64
0x3B72	0xD109    BNE	L__nfc_configure198
0x3B74	0xA942    ADD	R1, SP, #264
0x3B76	0x1C49    ADDS	R1, R1, #1
0x3B78	0x7809    LDRB	R1, [R1, #0]
0x3B7A	0x2902    CMP	R1, #2
0x3B7C	0xD104    BNE	L__nfc_configure197
;nfc.c, 710 :: 		( answer[3] != 0x00 ) )
0x3B7E	0xA942    ADD	R1, SP, #264
0x3B80	0x1CC9    ADDS	R1, R1, #3
0x3B82	0x7809    LDRB	R1, [R1, #0]
0x3B84	0xB901    CBNZ	R1, L__nfc_configure196
0x3B86	0xE003    B	L_nfc_configure113
;nfc.c, 709 :: 		else if( ( answer[0] != 0x40 ) || ( answer[1] != 0x02 ) ||
L__nfc_configure198:
L__nfc_configure197:
;nfc.c, 710 :: 		( answer[3] != 0x00 ) )
L__nfc_configure196:
;nfc.c, 711 :: 		return NFC_ERROR;
0x3B88	0xF64F70FF  MOVW	R0, #65535
0x3B8C	0xB200    SXTH	R0, R0
0x3B8E	0xE001    B	L_end_nfc_configure
L_nfc_configure113:
;nfc.c, 712 :: 		}
L_nfc_configure108:
;nfc.c, 715 :: 		return NFC_SUCCESS;
0x3B90	0x2000    MOVS	R0, #0
0x3B92	0xB200    SXTH	R0, R0
;nfc.c, 716 :: 		}
L_end_nfc_configure:
0x3B94	0xF8DDE000  LDR	LR, [SP, #0]
0x3B98	0xF20D2D5C  ADDW	SP, SP, #604
0x3B9C	0x4770    BX	LR
0x3B9E	0xBF00    NOP
0x3BA0	0xA3A00000  	?ICSnfc_configure_answer_L0+0
; end of _nfc_configure
_memcpy:
;__Lib_CString.c, 44 :: 		void * memcpy(void * d1, void * s1, int n) {
; n start address is: 8 (R2)
; s1 start address is: 4 (R1)
; d1 start address is: 0 (R0)
0x2D20	0xB081    SUB	SP, SP, #4
0x2D22	0x460B    MOV	R3, R1
0x2D24	0x4601    MOV	R1, R0
; n end address is: 8 (R2)
; s1 end address is: 4 (R1)
; d1 end address is: 0 (R0)
; d1 start address is: 4 (R1)
; s1 start address is: 12 (R3)
; n start address is: 8 (R2)
;__Lib_CString.c, 48 :: 		ss = s1;
; ss start address is: 0 (R0)
0x2D26	0x4618    MOV	R0, R3
; s1 end address is: 12 (R3)
;__Lib_CString.c, 49 :: 		dd = d1;
; dd start address is: 20 (R5)
0x2D28	0x460D    MOV	R5, R1
; d1 end address is: 4 (R1)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
;__Lib_CString.c, 50 :: 		while(n--)
L_memcpy7:
; dd start address is: 20 (R5)
; ss start address is: 0 (R0)
; n start address is: 8 (R2)
; d1 start address is: 4 (R1)
0x2D2A	0xB214    SXTH	R4, R2
0x2D2C	0x1E53    SUBS	R3, R2, #1
0x2D2E	0xB21A    SXTH	R2, R3
; n end address is: 8 (R2)
0x2D30	0xB124    CBZ	R4, L_memcpy8
; n end address is: 8 (R2)
;__Lib_CString.c, 51 :: 		*dd++ = *ss++;
; n start address is: 8 (R2)
0x2D32	0x7803    LDRB	R3, [R0, #0]
0x2D34	0x702B    STRB	R3, [R5, #0]
0x2D36	0x1C6D    ADDS	R5, R5, #1
0x2D38	0x1C40    ADDS	R0, R0, #1
; n end address is: 8 (R2)
; dd end address is: 20 (R5)
; ss end address is: 0 (R0)
0x2D3A	0xE7F6    B	L_memcpy7
L_memcpy8:
;__Lib_CString.c, 53 :: 		return d1;
0x2D3C	0x4608    MOV	R0, R1
; d1 end address is: 4 (R1)
;__Lib_CString.c, 54 :: 		}
L_end_memcpy:
0x2D3E	0xB001    ADD	SP, SP, #4
0x2D40	0x4770    BX	LR
; end of _memcpy
_nfc_start_discovery:
;nfc.c, 718 :: 		int nfc_start_discovery( uint8_t *p_tech_tab, uint8_t tech_tab_size )
0x407C	0xF2AD2D1C  SUBW	SP, SP, #540
0x4080	0xF8CDE000  STR	LR, [SP, #0]
0x4084	0x9083    STR	R0, [SP, #524]
0x4086	0xF88D1210  STRB	R1, [SP, #528]
;nfc.c, 721 :: 		uint8_t answer[ANSWER_MAX_SIZE] = {0};
0x408A	0xF50D7B82  ADD	R11, SP, #260
0x408E	0xF50B7A83  ADD	R10, R11, #262
0x4092	0xF8DFC0E4  LDR	R12, [PC, #228]
0x4096	0xF000F9C9  BL	___CC2DW+0
;nfc.c, 722 :: 		uint16_t answer_size = 0;
;nfc.c, 724 :: 		uint8_t NCI_DISCOVER_CMD[] = { 0x21, 0x03 };
;nfc.c, 728 :: 		OLED_DrawBox(0, 80, 96, 15, 0);
0x409A	0x2200    MOVS	R2, #0
0x409C	0xB404    PUSH	(R2)
0x409E	0x230F    MOVS	R3, #15
0x40A0	0x2260    MOVS	R2, #96
0x40A2	0x2150    MOVS	R1, #80
0x40A4	0x2000    MOVS	R0, #0
0x40A6	0xF7FFFD8B  BL	_OLED_DrawBox+0
0x40AA	0xB001    ADD	SP, SP, #4
;nfc.c, 729 :: 		OLED_WriteText("Discovery Start", 4, 80);
0x40AC	0x4A33    LDR	R2, [PC, #204]
0x40AE	0x2104    MOVS	R1, #4
0x40B0	0x4610    MOV	R0, R2
0x40B2	0x2250    MOVS	R2, #80
0x40B4	0xF7FEFE46  BL	_OLED_WriteText+0
;nfc.c, 732 :: 		memcpy( command, ( void* )NCI_DISCOVER_CMD, sizeof( NCI_DISCOVER_CMD ) );
0x40B8	0xAB82    ADD	R3, SP, #520
0x40BA	0xAA01    ADD	R2, SP, #4
0x40BC	0x9286    STR	R2, [SP, #536]
0x40BE	0x4619    MOV	R1, R3
0x40C0	0x4610    MOV	R0, R2
0x40C2	0x2202    MOVS	R2, #2
0x40C4	0xB212    SXTH	R2, R2
0x40C6	0xF7FEFE2B  BL	_memcpy+0
;nfc.c, 735 :: 		command[2] = ( tech_tab_size * 2 ) + 1;
0x40CA	0xAA01    ADD	R2, SP, #4
0x40CC	0x1C93    ADDS	R3, R2, #2
0x40CE	0xF89D2210  LDRB	R2, [SP, #528]
0x40D2	0x0052    LSLS	R2, R2, #1
0x40D4	0xB212    SXTH	R2, R2
0x40D6	0x1C52    ADDS	R2, R2, #1
0x40D8	0x701A    STRB	R2, [R3, #0]
;nfc.c, 736 :: 		command[3] = tech_tab_size;
0x40DA	0x9A86    LDR	R2, [SP, #536]
0x40DC	0x1CD3    ADDS	R3, R2, #3
0x40DE	0xF89D2210  LDRB	R2, [SP, #528]
0x40E2	0x701A    STRB	R2, [R3, #0]
;nfc.c, 738 :: 		for ( i = 0; i < tech_tab_size; i++ )
; i start address is: 0 (R0)
0x40E4	0x2000    MOVS	R0, #0
; i end address is: 0 (R0)
L_nfc_start_discovery114:
; i start address is: 0 (R0)
0x40E6	0xF89D2210  LDRB	R2, [SP, #528]
0x40EA	0x4290    CMP	R0, R2
0x40EC	0xD214    BCS	L_nfc_start_discovery115
;nfc.c, 740 :: 		command[( i * 2 ) + 4] = p_tech_tab[i];
0x40EE	0x0042    LSLS	R2, R0, #1
0x40F0	0xB212    SXTH	R2, R2
0x40F2	0x1D12    ADDS	R2, R2, #4
0x40F4	0xB212    SXTH	R2, R2
0x40F6	0xAC01    ADD	R4, SP, #4
0x40F8	0x18A3    ADDS	R3, R4, R2
0x40FA	0x9A83    LDR	R2, [SP, #524]
0x40FC	0x1812    ADDS	R2, R2, R0
0x40FE	0x7812    LDRB	R2, [R2, #0]
0x4100	0x701A    STRB	R2, [R3, #0]
;nfc.c, 741 :: 		command[( i * 2 ) + 5] = 0x01;
0x4102	0x0042    LSLS	R2, R0, #1
0x4104	0xB212    SXTH	R2, R2
0x4106	0x1D52    ADDS	R2, R2, #5
0x4108	0xB212    SXTH	R2, R2
0x410A	0x18A3    ADDS	R3, R4, R2
0x410C	0x2201    MOVS	R2, #1
0x410E	0x701A    STRB	R2, [R3, #0]
;nfc.c, 738 :: 		for ( i = 0; i < tech_tab_size; i++ )
0x4110	0x1C42    ADDS	R2, R0, #1
; i end address is: 0 (R0)
; i start address is: 4 (R1)
0x4112	0xB2D1    UXTB	R1, R2
;nfc.c, 742 :: 		}
0x4114	0xB2C8    UXTB	R0, R1
; i end address is: 4 (R1)
0x4116	0xE7E6    B	L_nfc_start_discovery114
L_nfc_start_discovery115:
;nfc.c, 745 :: 		&answer_size ) )
0x4118	0xF20D2506  ADDW	R5, SP, #518
;nfc.c, 744 :: 		if( host_tx_rx( command, ( tech_tab_size * 2 ) + 4, answer, sizeof( answer ),
0x411C	0xAC41    ADD	R4, SP, #260
0x411E	0xF89D2210  LDRB	R2, [SP, #528]
0x4122	0x0052    LSLS	R2, R2, #1
0x4124	0xB212    SXTH	R2, R2
0x4126	0x1D13    ADDS	R3, R2, #4
0x4128	0xAA01    ADD	R2, SP, #4
0x412A	0xB299    UXTH	R1, R3
0x412C	0xF2401302  MOVW	R3, #258
0x4130	0x4610    MOV	R0, R2
0x4132	0x4622    MOV	R2, R4
;nfc.c, 745 :: 		&answer_size ) )
0x4134	0xB420    PUSH	(R5)
0x4136	0xF7FEFD4D  BL	nfc_host_tx_rx+0
0x413A	0xB001    ADD	SP, SP, #4
0x413C	0xB118    CBZ	R0, L_nfc_start_discovery117
;nfc.c, 746 :: 		return NFC_ERROR;
0x413E	0xF64F70FF  MOVW	R0, #65535
0x4142	0xB200    SXTH	R0, R0
0x4144	0xE013    B	L_end_nfc_start_discovery
L_nfc_start_discovery117:
;nfc.c, 747 :: 		else if ( ( answer[0] != 0x41 ) || ( answer[1] != 0x03 ) ||
0x4146	0xAA41    ADD	R2, SP, #260
0x4148	0x7812    LDRB	R2, [R2, #0]
0x414A	0x2A41    CMP	R2, #65
0x414C	0xD109    BNE	L__nfc_start_discovery205
0x414E	0xAA41    ADD	R2, SP, #260
0x4150	0x1C52    ADDS	R2, R2, #1
0x4152	0x7812    LDRB	R2, [R2, #0]
0x4154	0x2A03    CMP	R2, #3
0x4156	0xD104    BNE	L__nfc_start_discovery204
;nfc.c, 748 :: 		( answer[3] != 0x00 ) )
0x4158	0xAA41    ADD	R2, SP, #260
0x415A	0x1CD2    ADDS	R2, R2, #3
0x415C	0x7812    LDRB	R2, [R2, #0]
0x415E	0xB902    CBNZ	R2, L__nfc_start_discovery203
0x4160	0xE003    B	L_nfc_start_discovery121
;nfc.c, 747 :: 		else if ( ( answer[0] != 0x41 ) || ( answer[1] != 0x03 ) ||
L__nfc_start_discovery205:
L__nfc_start_discovery204:
;nfc.c, 748 :: 		( answer[3] != 0x00 ) )
L__nfc_start_discovery203:
;nfc.c, 749 :: 		return NFC_ERROR;
0x4162	0xF64F70FF  MOVW	R0, #65535
0x4166	0xB200    SXTH	R0, R0
0x4168	0xE001    B	L_end_nfc_start_discovery
L_nfc_start_discovery121:
;nfc.c, 751 :: 		return NFC_SUCCESS;
0x416A	0x2000    MOVS	R0, #0
0x416C	0xB200    SXTH	R0, R0
;nfc.c, 752 :: 		}
L_end_nfc_start_discovery:
0x416E	0xF8DDE000  LDR	LR, [SP, #0]
0x4172	0xF20D2D1C  ADDW	SP, SP, #540
0x4176	0x4770    BX	LR
0x4178	0xAA430000  	?ICSnfc_start_discovery_answer_L0+0
0x417C	0x01092000  	?lstr11_nfc+0
; end of _nfc_start_discovery
_nfc_wait_for_discovery_notification:
;nfc.c, 786 :: 		void nfc_wait_for_discovery_notification( nfc_interface_t *prf_intf )
; prf_intf start address is: 0 (R0)
0x45F8	0xB083    SUB	SP, SP, #12
0x45FA	0xF8CDE000  STR	LR, [SP, #0]
; prf_intf end address is: 0 (R0)
; prf_intf start address is: 0 (R0)
;nfc.c, 789 :: 		uint16_t answer_size = 0;
0x45FE	0xF2400100  MOVW	R1, #0
0x4602	0xF8AD1008  STRH	R1, [SP, #8]
; prf_intf end address is: 0 (R0)
;nfc.c, 791 :: 		do
L_nfc_wait_for_discovery_notification128:
;nfc.c, 796 :: 		( answer[1] != 0x03 ) ) );
; prf_intf start address is: 0 (R0)
; prf_intf start address is: 0 (R0)
; prf_intf end address is: 0 (R0)
0x4606	0xE7FF    B	L__nfc_wait_for_discovery_notification208
L__nfc_wait_for_discovery_notification211:
L__nfc_wait_for_discovery_notification208:
;nfc.c, 793 :: 		host_rx( answer, sizeof( answer), &answer_size,
; prf_intf start address is: 0 (R0)
; prf_intf end address is: 0 (R0)
0x4608	0xA902    ADD	R1, SP, #8
;nfc.c, 794 :: 		TIMEOUT_INFINITE );
0x460A	0x9001    STR	R0, [SP, #4]
0x460C	0x2300    MOVS	R3, #0
;nfc.c, 793 :: 		host_rx( answer, sizeof( answer), &answer_size,
0x460E	0x460A    MOV	R2, R1
0x4610	0xF2401102  MOVW	R1, #258
0x4614	0x4820    LDR	R0, [PC, #128]
;nfc.c, 794 :: 		TIMEOUT_INFINITE );
0x4616	0xF7FCFED5  BL	nfc_host_rx+0
0x461A	0x9801    LDR	R0, [SP, #4]
;nfc.c, 796 :: 		( answer[1] != 0x03 ) ) );
0x461C	0x491E    LDR	R1, [PC, #120]
0x461E	0x7809    LDRB	R1, [R1, #0]
0x4620	0x2961    CMP	R1, #97
0x4622	0xD1F1    BNE	L__nfc_wait_for_discovery_notification211
; prf_intf end address is: 0 (R0)
; prf_intf start address is: 0 (R0)
0x4624	0x491D    LDR	R1, [PC, #116]
0x4626	0x7809    LDRB	R1, [R1, #0]
0x4628	0x2905    CMP	R1, #5
0x462A	0xD004    BEQ	L__nfc_wait_for_discovery_notification210
0x462C	0x491B    LDR	R1, [PC, #108]
0x462E	0x7809    LDRB	R1, [R1, #0]
0x4630	0x2903    CMP	R1, #3
0x4632	0xD000    BEQ	L__nfc_wait_for_discovery_notification209
0x4634	0xE7E7    B	L_nfc_wait_for_discovery_notification128
L__nfc_wait_for_discovery_notification210:
L__nfc_wait_for_discovery_notification209:
L__nfc_wait_for_discovery_notification206:
;nfc.c, 799 :: 		if( answer[1] == 0x05 )
0x4636	0x4919    LDR	R1, [PC, #100]
0x4638	0x7809    LDRB	R1, [R1, #0]
0x463A	0x2905    CMP	R1, #5
0x463C	0xD10B    BNE	L_nfc_wait_for_discovery_notification135
;nfc.c, 801 :: 		prf_intf->interface = answer[4];
0x463E	0x4918    LDR	R1, [PC, #96]
0x4640	0x7809    LDRB	R1, [R1, #0]
0x4642	0x7001    STRB	R1, [R0, #0]
;nfc.c, 802 :: 		prf_intf->protocol  = answer[5];
0x4644	0x1C42    ADDS	R2, R0, #1
0x4646	0x4917    LDR	R1, [PC, #92]
0x4648	0x7809    LDRB	R1, [R1, #0]
0x464A	0x7011    STRB	R1, [R2, #0]
;nfc.c, 803 :: 		prf_intf->mode_tech = answer[6];
0x464C	0x1C82    ADDS	R2, R0, #2
; prf_intf end address is: 0 (R0)
0x464E	0x4916    LDR	R1, [PC, #88]
0x4650	0x7809    LDRB	R1, [R1, #0]
0x4652	0x7011    STRB	R1, [R2, #0]
;nfc.c, 804 :: 		} else { /* RF_DISCOVER_NTF */
0x4654	0xE01C    B	L_nfc_wait_for_discovery_notification136
L_nfc_wait_for_discovery_notification135:
;nfc.c, 805 :: 		prf_intf->interface = INTF_UNDETERMINED;
; prf_intf start address is: 0 (R0)
0x4656	0x2100    MOVS	R1, #0
0x4658	0x7001    STRB	R1, [R0, #0]
;nfc.c, 806 :: 		prf_intf->protocol = answer[4];
0x465A	0x1C42    ADDS	R2, R0, #1
0x465C	0x4910    LDR	R1, [PC, #64]
0x465E	0x7809    LDRB	R1, [R1, #0]
0x4660	0x7011    STRB	R1, [R2, #0]
;nfc.c, 807 :: 		prf_intf->mode_tech = answer[5];
0x4662	0x1C82    ADDS	R2, R0, #2
; prf_intf end address is: 0 (R0)
0x4664	0x490F    LDR	R1, [PC, #60]
0x4666	0x7809    LDRB	R1, [R1, #0]
0x4668	0x7011    STRB	R1, [R2, #0]
;nfc.c, 810 :: 		while( answer[answer_size - 1] == 0x02 )
L_nfc_wait_for_discovery_notification137:
0x466A	0xF8BD1008  LDRH	R1, [SP, #8]
0x466E	0x1E4A    SUBS	R2, R1, #1
0x4670	0xB292    UXTH	R2, R2
0x4672	0x4909    LDR	R1, [PC, #36]
0x4674	0x1889    ADDS	R1, R1, R2
0x4676	0x7809    LDRB	R1, [R1, #0]
0x4678	0x2902    CMP	R1, #2
0x467A	0xD109    BNE	L_nfc_wait_for_discovery_notification138
;nfc.c, 811 :: 		host_rx( answer, sizeof( answer ), &answer_size, TIMEOUT_1S );
0x467C	0xA902    ADD	R1, SP, #8
0x467E	0xF24033E8  MOVW	R3, #1000
0x4682	0x460A    MOV	R2, R1
0x4684	0xF2401102  MOVW	R1, #258
0x4688	0x4803    LDR	R0, [PC, #12]
0x468A	0xF7FCFE9B  BL	nfc_host_rx+0
0x468E	0xE7EC    B	L_nfc_wait_for_discovery_notification137
L_nfc_wait_for_discovery_notification138:
;nfc.c, 812 :: 		}
L_nfc_wait_for_discovery_notification136:
;nfc.c, 813 :: 		}
L_end_nfc_wait_for_discovery_notification:
0x4690	0xF8DDE000  LDR	LR, [SP, #0]
0x4694	0xB003    ADD	SP, SP, #12
0x4696	0x4770    BX	LR
0x4698	0x01192000  	_answer+0
0x469C	0x011A2000  	_answer+1
0x46A0	0x011D2000  	_answer+4
0x46A4	0x011E2000  	_answer+5
0x46A8	0x011F2000  	_answer+6
; end of _nfc_wait_for_discovery_notification
_process_radio:
;HEXIWEAR_NFC_Click.c, 521 :: 		void process_radio( nfc_interface_t *radio )
0x46AC	0xB096    SUB	SP, SP, #88
0x46AE	0xF8CDE000  STR	LR, [SP, #0]
0x46B2	0x9015    STR	R0, [SP, #84]
;HEXIWEAR_NFC_Click.c, 535 :: 		if( radio->interface == INTF_NFCDEP )
0x46B4	0x9915    LDR	R1, [SP, #84]
0x46B6	0x7809    LDRB	R1, [R1, #0]
0x46B8	0x2903    CMP	R1, #3
0x46BA	0xD10D    BNE	L_process_radio70
;HEXIWEAR_NFC_Click.c, 538 :: 		if( ( radio->mode_tech & MODE_LISTEN ) == MODE_LISTEN )
0x46BC	0x9915    LDR	R1, [SP, #84]
0x46BE	0x1C89    ADDS	R1, R1, #2
0x46C0	0x7809    LDRB	R1, [R1, #0]
0x46C2	0xF0010180  AND	R1, R1, #128
0x46C6	0xB2C9    UXTB	R1, R1
0x46C8	0x2980    CMP	R1, #128
0x46CA	0xD100    BNE	L_process_radio71
;HEXIWEAR_NFC_Click.c, 539 :: 		;//UART_Write_Text( " - P2P TARGET MODE: Activated from remote Initiator\r\n" );
0x46CC	0xE7FF    B	L_process_radio72
L_process_radio71:
;HEXIWEAR_NFC_Click.c, 541 :: 		;//UART_Write_Text( " - P2P INITIATOR MODE: Remote Target activated\r\n" );
L_process_radio72:
;HEXIWEAR_NFC_Click.c, 543 :: 		nfc_process( NFC_MODE_P2P, radio );
0x46CE	0x9915    LDR	R1, [SP, #84]
0x46D0	0x2002    MOVS	R0, #2
0x46D2	0xF7FFFE83  BL	_nfc_process+0
;HEXIWEAR_NFC_Click.c, 545 :: 		}
0x46D6	0xE0C4    B	L_process_radio73
L_process_radio70:
;HEXIWEAR_NFC_Click.c, 549 :: 		if( ( radio->mode_tech & MODE_MASK ) == MODE_POLL )
0x46D8	0x9915    LDR	R1, [SP, #84]
0x46DA	0x1C89    ADDS	R1, R1, #2
0x46DC	0x7809    LDRB	R1, [R1, #0]
0x46DE	0xF00101F0  AND	R1, R1, #240
0x46E2	0xB2C9    UXTB	R1, R1
0x46E4	0x2900    CMP	R1, #0
0x46E6	0xF04080BC  BNE	L_process_radio74
;HEXIWEAR_NFC_Click.c, 552 :: 		if( radio->protocol == PROT_MIFARE )
0x46EA	0x9915    LDR	R1, [SP, #84]
0x46EC	0x1C49    ADDS	R1, R1, #1
0x46EE	0x7809    LDRB	R1, [R1, #0]
0x46F0	0x2980    CMP	R1, #128
0x46F2	0xD11C    BNE	L_process_radio75
;HEXIWEAR_NFC_Click.c, 567 :: 		OLED_DrawBox(0, 80, 96, 15, 0);
0x46F4	0x2100    MOVS	R1, #0
0x46F6	0xB402    PUSH	(R1)
0x46F8	0x230F    MOVS	R3, #15
0x46FA	0x2260    MOVS	R2, #96
0x46FC	0x2150    MOVS	R1, #80
0x46FE	0x2000    MOVS	R0, #0
0x4700	0xF7FFFA5E  BL	_OLED_DrawBox+0
0x4704	0xB001    ADD	SP, SP, #4
;HEXIWEAR_NFC_Click.c, 568 :: 		OLED_WriteText("MIFARE card", 4, 80);
0x4706	0x4959    LDR	R1, [PC, #356]
0x4708	0x2250    MOVS	R2, #80
0x470A	0x4608    MOV	R0, R1
0x470C	0x2104    MOVS	R1, #4
0x470E	0xF7FEFB19  BL	_OLED_WriteText+0
;HEXIWEAR_NFC_Click.c, 570 :: 		nfc_restart_discovery();
0x4712	0xF7FEFF47  BL	_nfc_restart_discovery+0
;HEXIWEAR_NFC_Click.c, 571 :: 		Delay_ms(1000);
0x4716	0xF64517FE  MOVW	R7, #23038
0x471A	0xF2C02762  MOVT	R7, #610
0x471E	0xBF00    NOP
0x4720	0xBF00    NOP
L_process_radio76:
0x4722	0x1E7F    SUBS	R7, R7, #1
0x4724	0xD1FD    BNE	L_process_radio76
0x4726	0xBF00    NOP
0x4728	0xBF00    NOP
0x472A	0xBF00    NOP
;HEXIWEAR_NFC_Click.c, 572 :: 		}
0x472C	0xE083    B	L_process_radio78
L_process_radio75:
;HEXIWEAR_NFC_Click.c, 574 :: 		else if( ( radio->protocol != PROT_NFCDEP )
0x472E	0x9915    LDR	R1, [SP, #84]
0x4730	0x1C49    ADDS	R1, R1, #1
0x4732	0x7809    LDRB	R1, [R1, #0]
;HEXIWEAR_NFC_Click.c, 575 :: 		&& ( radio->interface != INTF_UNDETERMINED ) )
0x4734	0x2905    CMP	R1, #5
0x4736	0xD05E    BEQ	L__process_radio112
0x4738	0x9915    LDR	R1, [SP, #84]
0x473A	0x7809    LDRB	R1, [R1, #0]
0x473C	0x2900    CMP	R1, #0
0x473E	0xD05A    BEQ	L__process_radio111
L__process_radio110:
;HEXIWEAR_NFC_Click.c, 577 :: 		sprinti( tmp_txt, " - POLL MODE: Remote T%dT activated\r\n", radio->protocol );
0x4740	0x9915    LDR	R1, [SP, #84]
0x4742	0x1C49    ADDS	R1, R1, #1
0x4744	0x7809    LDRB	R1, [R1, #0]
0x4746	0xB2CB    UXTB	R3, R1
0x4748	0x4A49    LDR	R2, [PC, #292]
0x474A	0xA901    ADD	R1, SP, #4
0x474C	0xB408    PUSH	(R3)
0x474E	0xB404    PUSH	(R2)
0x4750	0xB402    PUSH	(R1)
0x4752	0xF7FEFACB  BL	_sprinti+0
0x4756	0xB003    ADD	SP, SP, #12
;HEXIWEAR_NFC_Click.c, 580 :: 		sprinti( tmp_txt, "Type %d Tag", radio->protocol );
0x4758	0x9915    LDR	R1, [SP, #84]
0x475A	0x1C49    ADDS	R1, R1, #1
0x475C	0x7809    LDRB	R1, [R1, #0]
0x475E	0xB2CB    UXTB	R3, R1
0x4760	0x4A44    LDR	R2, [PC, #272]
0x4762	0xA901    ADD	R1, SP, #4
0x4764	0xB408    PUSH	(R3)
0x4766	0xB404    PUSH	(R2)
0x4768	0xB402    PUSH	(R1)
0x476A	0xF7FEFABF  BL	_sprinti+0
0x476E	0xB003    ADD	SP, SP, #12
;HEXIWEAR_NFC_Click.c, 582 :: 		OLED_DrawBox(0, 0, 96, 96, 0);
0x4770	0x2100    MOVS	R1, #0
0x4772	0xB402    PUSH	(R1)
0x4774	0x2360    MOVS	R3, #96
0x4776	0x2260    MOVS	R2, #96
0x4778	0x2100    MOVS	R1, #0
0x477A	0x2000    MOVS	R0, #0
0x477C	0xF7FFFA20  BL	_OLED_DrawBox+0
0x4780	0xB001    ADD	SP, SP, #4
;HEXIWEAR_NFC_Click.c, 583 :: 		OLED_SetFont(guiFont_Tahoma_8_Regular, 0x7BCF, 0);
0x4782	0x493D    LDR	R1, [PC, #244]
0x4784	0x2200    MOVS	R2, #0
0x4786	0x4608    MOV	R0, R1
0x4788	0xF64731CF  MOVW	R1, #31695
0x478C	0xF7FEFB04  BL	_OLED_SetFont+0
;HEXIWEAR_NFC_Click.c, 584 :: 		OLED_DrawBox(0, 80, 96, 15, 0);
0x4790	0x2100    MOVS	R1, #0
0x4792	0xB402    PUSH	(R1)
0x4794	0x230F    MOVS	R3, #15
0x4796	0x2260    MOVS	R2, #96
0x4798	0x2150    MOVS	R1, #80
0x479A	0x2000    MOVS	R0, #0
0x479C	0xF7FFFA10  BL	_OLED_DrawBox+0
0x47A0	0xB001    ADD	SP, SP, #4
;HEXIWEAR_NFC_Click.c, 585 :: 		OLED_WriteText("Detected:", 4, 10);
0x47A2	0x4936    LDR	R1, [PC, #216]
0x47A4	0x220A    MOVS	R2, #10
0x47A6	0x4608    MOV	R0, R1
0x47A8	0x2104    MOVS	R1, #4
0x47AA	0xF7FEFACB  BL	_OLED_WriteText+0
;HEXIWEAR_NFC_Click.c, 586 :: 		OLED_SetFont(guiFont_Tahoma_8_Regular, 0xffff, 0);
0x47AE	0x4932    LDR	R1, [PC, #200]
0x47B0	0x2200    MOVS	R2, #0
0x47B2	0x4608    MOV	R0, R1
0x47B4	0xF64F71FF  MOVW	R1, #65535
0x47B8	0xF7FEFAEE  BL	_OLED_SetFont+0
;HEXIWEAR_NFC_Click.c, 587 :: 		OLED_DrawBox(0, 80, 96, 15, 0);
0x47BC	0x2100    MOVS	R1, #0
0x47BE	0xB402    PUSH	(R1)
0x47C0	0x230F    MOVS	R3, #15
0x47C2	0x2260    MOVS	R2, #96
0x47C4	0x2150    MOVS	R1, #80
0x47C6	0x2000    MOVS	R0, #0
0x47C8	0xF7FFF9FA  BL	_OLED_DrawBox+0
0x47CC	0xB001    ADD	SP, SP, #4
;HEXIWEAR_NFC_Click.c, 588 :: 		OLED_DrawBox(0, 80, 96, 15, 0);
0x47CE	0x2100    MOVS	R1, #0
0x47D0	0xB402    PUSH	(R1)
0x47D2	0x230F    MOVS	R3, #15
0x47D4	0x2260    MOVS	R2, #96
0x47D6	0x2150    MOVS	R1, #80
0x47D8	0x2000    MOVS	R0, #0
0x47DA	0xF7FFF9F1  BL	_OLED_DrawBox+0
0x47DE	0xB001    ADD	SP, SP, #4
;HEXIWEAR_NFC_Click.c, 589 :: 		OLED_WriteText(tmp_txt, 4, 25);
0x47E0	0xA901    ADD	R1, SP, #4
0x47E2	0x2219    MOVS	R2, #25
0x47E4	0x4608    MOV	R0, R1
0x47E6	0x2104    MOVS	R1, #4
0x47E8	0xF7FEFAAC  BL	_OLED_WriteText+0
;HEXIWEAR_NFC_Click.c, 591 :: 		nfc_process( NFC_MODE_RW, radio );
0x47EC	0x9915    LDR	R1, [SP, #84]
0x47EE	0x2004    MOVS	R0, #4
0x47F0	0xF7FFFDF4  BL	_nfc_process+0
;HEXIWEAR_NFC_Click.c, 593 :: 		}
0x47F4	0xE01F    B	L_process_radio82
;HEXIWEAR_NFC_Click.c, 575 :: 		&& ( radio->interface != INTF_UNDETERMINED ) )
L__process_radio112:
L__process_radio111:
;HEXIWEAR_NFC_Click.c, 606 :: 		OLED_DrawBox(0, 80, 96, 15, 0);
0x47F6	0x2100    MOVS	R1, #0
0x47F8	0xB402    PUSH	(R1)
0x47FA	0x230F    MOVS	R3, #15
0x47FC	0x2260    MOVS	R2, #96
0x47FE	0x2150    MOVS	R1, #80
0x4800	0x2000    MOVS	R0, #0
0x4802	0xF7FFF9DD  BL	_OLED_DrawBox+0
0x4806	0xB001    ADD	SP, SP, #4
;HEXIWEAR_NFC_Click.c, 607 :: 		OLED_WriteText("Unknown dev", 4, 80);
0x4808	0x491D    LDR	R1, [PC, #116]
0x480A	0x2250    MOVS	R2, #80
0x480C	0x4608    MOV	R0, R1
0x480E	0x2104    MOVS	R1, #4
0x4810	0xF7FEFA98  BL	_OLED_WriteText+0
;HEXIWEAR_NFC_Click.c, 610 :: 		nfc_stop_discovery();
0x4814	0xF7FEFF24  BL	_nfc_stop_discovery+0
;HEXIWEAR_NFC_Click.c, 611 :: 		nfc_start_discovery( discovery_technologies, sizeof( discovery_technologies ) );
0x4818	0x2108    MOVS	R1, #8
0x481A	0x481A    LDR	R0, [PC, #104]
0x481C	0xF7FFFC2E  BL	_nfc_start_discovery+0
;HEXIWEAR_NFC_Click.c, 612 :: 		Delay_ms(1000);
0x4820	0xF64517FE  MOVW	R7, #23038
0x4824	0xF2C02762  MOVT	R7, #610
0x4828	0xBF00    NOP
0x482A	0xBF00    NOP
L_process_radio83:
0x482C	0x1E7F    SUBS	R7, R7, #1
0x482E	0xD1FD    BNE	L_process_radio83
0x4830	0xBF00    NOP
0x4832	0xBF00    NOP
0x4834	0xBF00    NOP
;HEXIWEAR_NFC_Click.c, 613 :: 		}
L_process_radio82:
L_process_radio78:
;HEXIWEAR_NFC_Click.c, 616 :: 		OLED_DrawImage(NFC_bmp, 0, 0);
0x4836	0x4914    LDR	R1, [PC, #80]
0x4838	0x2200    MOVS	R2, #0
0x483A	0x4608    MOV	R0, R1
0x483C	0x2100    MOVS	R1, #0
0x483E	0xF7FFFA4F  BL	_OLED_DrawImage+0
;HEXIWEAR_NFC_Click.c, 617 :: 		OLED_DrawBox(0, 80, 96, 15, 0);
0x4842	0x2100    MOVS	R1, #0
0x4844	0xB402    PUSH	(R1)
0x4846	0x230F    MOVS	R3, #15
0x4848	0x2260    MOVS	R2, #96
0x484A	0x2150    MOVS	R1, #80
0x484C	0x2000    MOVS	R0, #0
0x484E	0xF7FFF9B7  BL	_OLED_DrawBox+0
0x4852	0xB001    ADD	SP, SP, #4
;HEXIWEAR_NFC_Click.c, 618 :: 		OLED_WriteText("Wait for device", 4, 80);
0x4854	0x490D    LDR	R1, [PC, #52]
0x4856	0x2250    MOVS	R2, #80
0x4858	0x4608    MOV	R0, R1
0x485A	0x2104    MOVS	R1, #4
0x485C	0xF7FEFA72  BL	_OLED_WriteText+0
;HEXIWEAR_NFC_Click.c, 619 :: 		}
0x4860	0xE7FF    B	L_process_radio85
L_process_radio74:
;HEXIWEAR_NFC_Click.c, 624 :: 		}
L_process_radio85:
L_process_radio73:
;HEXIWEAR_NFC_Click.c, 626 :: 		}
L_end_process_radio:
0x4862	0xF8DDE000  LDR	LR, [SP, #0]
0x4866	0xB016    ADD	SP, SP, #88
0x4868	0x4770    BX	LR
0x486A	0xBF00    NOP
0x486C	0x00252000  	?lstr35_HEXIWEAR_NFC_Click+0
0x4870	0xAC8A0000  	?lstr_36_HEXIWEAR_NFC_Click+0
0x4874	0xACF40000  	?lstr_37_HEXIWEAR_NFC_Click+0
0x4878	0x970A0000  	_guiFont_Tahoma_8_Regular+0
0x487C	0x00312000  	?lstr38_HEXIWEAR_NFC_Click+0
0x4880	0x003B2000  	?lstr39_HEXIWEAR_NFC_Click+0
0x4884	0x00472000  	_discovery_technologies+0
0x4888	0x4F040000  	_NFC_bmp+0
0x488C	0x004F2000  	?lstr40_HEXIWEAR_NFC_Click+0
; end of _process_radio
_nfc_process:
;nfc.c, 815 :: 		void nfc_process( uint8_t mode, nfc_interface_t *rf_intf )
; rf_intf start address is: 4 (R1)
; mode start address is: 0 (R0)
0x43DC	0xB081    SUB	SP, SP, #4
0x43DE	0xF8CDE000  STR	LR, [SP, #0]
; rf_intf end address is: 4 (R1)
; mode end address is: 0 (R0)
; mode start address is: 0 (R0)
; rf_intf start address is: 4 (R1)
;nfc.c, 817 :: 		switch ( mode )
0x43E2	0xE008    B	L_nfc_process139
; mode end address is: 0 (R0)
;nfc.c, 826 :: 		case NFC_MODE_P2P:
L_nfc_process141:
;nfc.c, 827 :: 		p2p_mode( rf_intf );
0x43E4	0x4608    MOV	R0, R1
; rf_intf end address is: 4 (R1)
0x43E6	0xF7FEFD19  BL	nfc_p2p_mode+0
;nfc.c, 828 :: 		break;
0x43EA	0xE009    B	L_nfc_process140
;nfc.c, 832 :: 		case NFC_MODE_RW:
L_nfc_process142:
;nfc.c, 833 :: 		reader_mode( rf_intf );
; rf_intf start address is: 4 (R1)
0x43EC	0x4608    MOV	R0, R1
; rf_intf end address is: 4 (R1)
0x43EE	0xF7FEFDCD  BL	nfc_reader_mode+0
;nfc.c, 834 :: 		break;
0x43F2	0xE005    B	L_nfc_process140
;nfc.c, 837 :: 		default:
L_nfc_process143:
;nfc.c, 838 :: 		break;
0x43F4	0xE004    B	L_nfc_process140
;nfc.c, 839 :: 		}
L_nfc_process139:
; rf_intf start address is: 4 (R1)
; mode start address is: 0 (R0)
0x43F6	0x2802    CMP	R0, #2
0x43F8	0xD0F4    BEQ	L_nfc_process141
0x43FA	0x2804    CMP	R0, #4
0x43FC	0xD0F6    BEQ	L_nfc_process142
; mode end address is: 0 (R0)
; rf_intf end address is: 4 (R1)
0x43FE	0xE7F9    B	L_nfc_process143
L_nfc_process140:
;nfc.c, 840 :: 		}
L_end_nfc_process:
0x4400	0xF8DDE000  LDR	LR, [SP, #0]
0x4404	0xB001    ADD	SP, SP, #4
0x4406	0x4770    BX	LR
; end of _nfc_process
nfc_p2p_mode:
;nfc.c, 231 :: 		static void p2p_mode( nfc_interface_t *rf_intf )
0x2E1C	0xF2AD2D2C  SUBW	SP, SP, #556
0x2E20	0xF8CDE000  STR	LR, [SP, #0]
0x2E24	0x9086    STR	R0, [SP, #536]
;nfc.c, 233 :: 		uint8_t answer[ANSWER_MAX_SIZE] = {0};
0x2E26	0xF50D7B85  ADD	R11, SP, #266
0x2E2A	0xF20B1A0D  ADDW	R10, R11, #269
0x2E2E	0xF8DFC154  LDR	R12, [PC, #340]
0x2E32	0xF001FAFB  BL	___CC2DW+0
;nfc.c, 234 :: 		uint16_t answer_size = 0;
;nfc.c, 235 :: 		uint8_t NCIL_LCP_SYMM[] = { 0x00, 0x00, 0x02, 0x00, 0x00 };
;nfc.c, 236 :: 		uint8_t NCI_RESTART_DISCOVERY[] = { 0x21, 0x06, 0x01, 0x03 };
;nfc.c, 239 :: 		p2p_ndef_reset();
0x2E36	0xF7FFFEBB  BL	_p2p_ndef_reset+0
;nfc.c, 242 :: 		if( ( rf_intf->mode_tech & MODE_LISTEN ) != MODE_LISTEN )
0x2E3A	0x9986    LDR	R1, [SP, #536]
0x2E3C	0x1C89    ADDS	R1, R1, #2
0x2E3E	0x7809    LDRB	R1, [R1, #0]
0x2E40	0xF0010180  AND	R1, R1, #128
0x2E44	0xB2C9    UXTB	R1, R1
0x2E46	0x2980    CMP	R1, #128
0x2E48	0xD00C    BEQ	L_nfc_p2p_mode21
;nfc.c, 246 :: 		sizeof( answer ), &answer_size );
0x2E4A	0xAB83    ADD	R3, SP, #524
;nfc.c, 245 :: 		host_tx_rx( NCIL_LCP_SYMM, sizeof( NCIL_LCP_SYMM ), answer,
0x2E4C	0xF50D7285  ADD	R2, SP, #266
0x2E50	0xF20D210E  ADDW	R1, SP, #526
;nfc.c, 246 :: 		sizeof( answer ), &answer_size );
0x2E54	0xB408    PUSH	(R3)
0x2E56	0xF2401302  MOVW	R3, #258
;nfc.c, 245 :: 		host_tx_rx( NCIL_LCP_SYMM, sizeof( NCIL_LCP_SYMM ), answer,
0x2E5A	0x4608    MOV	R0, R1
0x2E5C	0x2105    MOVS	R1, #5
;nfc.c, 246 :: 		sizeof( answer ), &answer_size );
0x2E5E	0xF7FFFEB9  BL	nfc_host_tx_rx+0
0x2E62	0xB001    ADD	SP, SP, #4
;nfc.c, 247 :: 		}
L_nfc_p2p_mode21:
;nfc.c, 250 :: 		while( host_rx( answer, sizeof( answer ), &answer_size,
L_nfc_p2p_mode22:
0x2E64	0xAA83    ADD	R2, SP, #524
0x2E66	0xF50D7185  ADD	R1, SP, #266
;nfc.c, 251 :: 		TIMEOUT_2S ) == NFC_SUCCESS )
0x2E6A	0xF24073D0  MOVW	R3, #2000
;nfc.c, 250 :: 		while( host_rx( answer, sizeof( answer ), &answer_size,
0x2E6E	0x4608    MOV	R0, R1
0x2E70	0xF2401102  MOVW	R1, #258
;nfc.c, 251 :: 		TIMEOUT_2S ) == NFC_SUCCESS )
0x2E74	0xF7FEFAA6  BL	nfc_host_rx+0
0x2E78	0x2800    CMP	R0, #0
0x2E7A	0xD15F    BNE	L_nfc_p2p_mode23
;nfc.c, 254 :: 		if( ( answer[0] == 0x00 ) && ( answer[1] == 0x00 ) )
0x2E7C	0xF50D7185  ADD	R1, SP, #266
0x2E80	0x7809    LDRB	R1, [R1, #0]
0x2E82	0x2900    CMP	R1, #0
0x2E84	0xD141    BNE	L_nfc_p2p_mode152
0x2E86	0xF50D7185  ADD	R1, SP, #266
0x2E8A	0x1C49    ADDS	R1, R1, #1
0x2E8C	0x7809    LDRB	R1, [R1, #0]
0x2E8E	0xBBE1    CBNZ	R1, L_nfc_p2p_mode151
L_nfc_p2p_mode150:
;nfc.c, 256 :: 		uint8_t cmd[256]  = {0};
0x2E90	0xF10D0B08  ADD	R11, SP, #8
0x2E94	0xF50B7A81  ADD	R10, R11, #258
0x2E98	0xF8DFC0EC  LDR	R12, [PC, #236]
0x2E9C	0xF001FAC6  BL	___CC2DW+0
;nfc.c, 257 :: 		uint16_t cmd_size = 0;
;nfc.c, 260 :: 		( uint16_t * ) &cmd_size );
0x2EA0	0xAD42    ADD	R5, SP, #264
;nfc.c, 259 :: 		p2p_ndef_next( &answer[3], answer[2], &cmd[3],
0x2EA2	0xA902    ADD	R1, SP, #8
0x2EA4	0x918A    STR	R1, [SP, #552]
0x2EA6	0x1CCC    ADDS	R4, R1, #3
0x2EA8	0xF50D7385  ADD	R3, SP, #266
0x2EAC	0x9389    STR	R3, [SP, #548]
0x2EAE	0x1C99    ADDS	R1, R3, #2
0x2EB0	0x7809    LDRB	R1, [R1, #0]
0x2EB2	0xB2CA    UXTB	R2, R1
0x2EB4	0x1CD9    ADDS	R1, R3, #3
;nfc.c, 260 :: 		( uint16_t * ) &cmd_size );
0x2EB6	0x462B    MOV	R3, R5
;nfc.c, 259 :: 		p2p_ndef_next( &answer[3], answer[2], &cmd[3],
0x2EB8	0x4608    MOV	R0, R1
0x2EBA	0xB291    UXTH	R1, R2
0x2EBC	0x4622    MOV	R2, R4
;nfc.c, 260 :: 		( uint16_t * ) &cmd_size );
0x2EBE	0xF7FFF85F  BL	_p2p_ndef_next+0
;nfc.c, 263 :: 		cmd[0] = 0x00;
0x2EC2	0xAA02    ADD	R2, SP, #8
0x2EC4	0x2100    MOVS	R1, #0
0x2EC6	0x7011    STRB	R1, [R2, #0]
;nfc.c, 264 :: 		cmd[1] = ( cmd_size & 0xFF00 ) >> 8;
0x2EC8	0x9C8A    LDR	R4, [SP, #552]
0x2ECA	0x1C62    ADDS	R2, R4, #1
0x2ECC	0xF8BD1108  LDRH	R1, [SP, #264]
0x2ED0	0xF401417F  AND	R1, R1, #65280
0x2ED4	0xB289    UXTH	R1, R1
0x2ED6	0x0A09    LSRS	R1, R1, #8
0x2ED8	0x7011    STRB	R1, [R2, #0]
;nfc.c, 265 :: 		cmd[2] = cmd_size & 0x00FF;
0x2EDA	0x1CA2    ADDS	R2, R4, #2
0x2EDC	0xF8BD1108  LDRH	R1, [SP, #264]
0x2EE0	0xF00101FF  AND	R1, R1, #255
0x2EE4	0x7011    STRB	R1, [R2, #0]
;nfc.c, 268 :: 		&answer_size );
0x2EE6	0xAB83    ADD	R3, SP, #524
;nfc.c, 267 :: 		host_tx_rx( cmd, cmd_size + 3, answer, sizeof( answer ),
0x2EE8	0xF8BD1108  LDRH	R1, [SP, #264]
0x2EEC	0x1CCA    ADDS	R2, R1, #3
0x2EEE	0x9989    LDR	R1, [SP, #548]
;nfc.c, 268 :: 		&answer_size );
0x2EF0	0xB408    PUSH	(R3)
;nfc.c, 267 :: 		host_tx_rx( cmd, cmd_size + 3, answer, sizeof( answer ),
0x2EF2	0xF8AD2008  STRH	R2, [SP, #8]
0x2EF6	0xF2401302  MOVW	R3, #258
0x2EFA	0x4620    MOV	R0, R4
0x2EFC	0x460A    MOV	R2, R1
0x2EFE	0xF8BD1008  LDRH	R1, [SP, #8]
;nfc.c, 268 :: 		&answer_size );
0x2F02	0xF7FFFE67  BL	nfc_host_tx_rx+0
0x2F06	0xB001    ADD	SP, SP, #4
;nfc.c, 269 :: 		}
0x2F08	0xE017    B	L_nfc_p2p_mode27
;nfc.c, 254 :: 		if( ( answer[0] == 0x00 ) && ( answer[1] == 0x00 ) )
L_nfc_p2p_mode152:
L_nfc_p2p_mode151:
;nfc.c, 271 :: 		else if ( ( answer[0] == 0x60 ) && ( answer[1] == 0x08 ) )
0x2F0A	0xF50D7185  ADD	R1, SP, #266
0x2F0E	0x7809    LDRB	R1, [R1, #0]
0x2F10	0x2960    CMP	R1, #96
0x2F12	0xD106    BNE	L_nfc_p2p_mode154
0x2F14	0xF50D7185  ADD	R1, SP, #266
0x2F18	0x1C49    ADDS	R1, R1, #1
0x2F1A	0x7809    LDRB	R1, [R1, #0]
0x2F1C	0x2908    CMP	R1, #8
0x2F1E	0xD100    BNE	L_nfc_p2p_mode153
L_nfc_p2p_mode149:
;nfc.c, 272 :: 		break;
0x2F20	0xE00C    B	L_nfc_p2p_mode23
;nfc.c, 271 :: 		else if ( ( answer[0] == 0x60 ) && ( answer[1] == 0x08 ) )
L_nfc_p2p_mode154:
L_nfc_p2p_mode153:
;nfc.c, 274 :: 		else if( ( answer[0] == 0x61 ) && ( answer[1] == 0x06 ) )
0x2F22	0xF50D7185  ADD	R1, SP, #266
0x2F26	0x7809    LDRB	R1, [R1, #0]
0x2F28	0x2961    CMP	R1, #97
0x2F2A	0xD106    BNE	L_nfc_p2p_mode156
0x2F2C	0xF50D7185  ADD	R1, SP, #266
0x2F30	0x1C49    ADDS	R1, R1, #1
0x2F32	0x7809    LDRB	R1, [R1, #0]
0x2F34	0x2906    CMP	R1, #6
0x2F36	0xD100    BNE	L_nfc_p2p_mode155
L_nfc_p2p_mode148:
;nfc.c, 277 :: 		break;
0x2F38	0xE000    B	L_nfc_p2p_mode23
;nfc.c, 274 :: 		else if( ( answer[0] == 0x61 ) && ( answer[1] == 0x06 ) )
L_nfc_p2p_mode156:
L_nfc_p2p_mode155:
;nfc.c, 278 :: 		}
L_nfc_p2p_mode27:
;nfc.c, 279 :: 		}
0x2F3A	0xE793    B	L_nfc_p2p_mode22
L_nfc_p2p_mode23:
;nfc.c, 282 :: 		if( ( rf_intf->mode_tech & MODE_LISTEN ) != MODE_LISTEN )
0x2F3C	0x9986    LDR	R1, [SP, #536]
0x2F3E	0x1C89    ADDS	R1, R1, #2
0x2F40	0x7809    LDRB	R1, [R1, #0]
0x2F42	0xF0010180  AND	R1, R1, #128
0x2F46	0xB2C9    UXTB	R1, R1
0x2F48	0x2980    CMP	R1, #128
0x2F4A	0xD016    BEQ	L_nfc_p2p_mode35
;nfc.c, 289 :: 		&answer_size );
0x2F4C	0xAB83    ADD	R3, SP, #524
;nfc.c, 287 :: 		answer,
0x2F4E	0xF50D7285  ADD	R2, SP, #266
;nfc.c, 285 :: 		host_tx_rx( NCI_RESTART_DISCOVERY,
0x2F52	0xF20D2113  ADDW	R1, SP, #531
;nfc.c, 289 :: 		&answer_size );
0x2F56	0xB408    PUSH	(R3)
;nfc.c, 288 :: 		sizeof( answer ),
0x2F58	0xF2401302  MOVW	R3, #258
;nfc.c, 287 :: 		answer,
;nfc.c, 285 :: 		host_tx_rx( NCI_RESTART_DISCOVERY,
0x2F5C	0x4608    MOV	R0, R1
;nfc.c, 286 :: 		sizeof( NCI_RESTART_DISCOVERY ),
0x2F5E	0x2104    MOVS	R1, #4
;nfc.c, 289 :: 		&answer_size );
0x2F60	0xF7FFFE38  BL	nfc_host_tx_rx+0
0x2F64	0xB001    ADD	SP, SP, #4
;nfc.c, 292 :: 		&answer_size,
0x2F66	0xAA83    ADD	R2, SP, #524
;nfc.c, 290 :: 		host_rx( answer,
0x2F68	0xF50D7185  ADD	R1, SP, #266
;nfc.c, 293 :: 		TIMEOUT_2S );
0x2F6C	0xF24073D0  MOVW	R3, #2000
;nfc.c, 292 :: 		&answer_size,
;nfc.c, 290 :: 		host_rx( answer,
0x2F70	0x4608    MOV	R0, R1
;nfc.c, 291 :: 		sizeof( answer ),
0x2F72	0xF2401102  MOVW	R1, #258
;nfc.c, 293 :: 		TIMEOUT_2S );
0x2F76	0xF7FEFA25  BL	nfc_host_rx+0
;nfc.c, 294 :: 		}
L_nfc_p2p_mode35:
;nfc.c, 295 :: 		}
L_end_p2p_mode:
0x2F7A	0xF8DDE000  LDR	LR, [SP, #0]
0x2F7E	0xF20D2D2C  ADDW	SP, SP, #556
0x2F82	0x4770    BX	LR
0x2F84	0xA1020000  	?ICSnfc_p2p_mode_answer_L0+0
0x2F88	0xA0000000  	?ICSnfc_p2p_mode_cmd_L2+0
; end of nfc_p2p_mode
_p2p_ndef_reset:
;P2P_NDEF.c, 153 :: 		void p2p_ndef_reset( void )
0x2BB0	0xB081    SUB	SP, SP, #4
;P2P_NDEF.c, 155 :: 		if ( ndef_record_size != 0 )
0x2BB2	0x4806    LDR	R0, [PC, #24]
0x2BB4	0x8800    LDRH	R0, [R0, #0]
0x2BB6	0xB118    CBZ	R0, L_p2p_ndef_reset2
;P2P_NDEF.c, 156 :: 		e_p2p_snep_client_state = INITIAL;
0x2BB8	0x2101    MOVS	R1, #1
0x2BBA	0x4805    LDR	R0, [PC, #20]
0x2BBC	0x7001    STRB	R1, [R0, #0]
0x2BBE	0xE002    B	L_p2p_ndef_reset3
L_p2p_ndef_reset2:
;P2P_NDEF.c, 158 :: 		e_p2p_snep_client_state = IDLE_STATE;
0x2BC0	0x2100    MOVS	R1, #0
0x2BC2	0x4803    LDR	R0, [PC, #12]
0x2BC4	0x7001    STRB	R1, [R0, #0]
L_p2p_ndef_reset3:
;P2P_NDEF.c, 159 :: 		}
L_end_p2p_ndef_reset:
0x2BC6	0xB001    ADD	SP, SP, #4
0x2BC8	0x4770    BX	LR
0x2BCA	0xBF00    NOP
0x2BCC	0x021C2000  	P2P_NDEF_ndef_record_size+0
0x2BD0	0x021E2000  	P2P_NDEF_e_p2p_snep_client_state+0
; end of _p2p_ndef_reset
_p2p_ndef_next:
;P2P_NDEF.c, 162 :: 		uint8_t *p_rsp, uint16_t *p_rsp_size )
; p_cmd start address is: 0 (R0)
0x1F80	0xB085    SUB	SP, SP, #20
0x1F82	0xF8CDE000  STR	LR, [SP, #0]
0x1F86	0x4606    MOV	R6, R0
0x1F88	0x9203    STR	R2, [SP, #12]
0x1F8A	0x9304    STR	R3, [SP, #16]
; p_cmd end address is: 0 (R0)
; p_cmd start address is: 24 (R6)
;P2P_NDEF.c, 167 :: 		*p_rsp_size = 0;
0x1F8C	0x2500    MOVS	R5, #0
0x1F8E	0x9C04    LDR	R4, [SP, #16]
0x1F90	0x8025    STRH	R5, [R4, #0]
;P2P_NDEF.c, 169 :: 		parse_llcp( p_cmd, &llcp_header );
0x1F92	0xAC02    ADD	R4, SP, #8
0x1F94	0x4621    MOV	R1, R4
0x1F96	0x4630    MOV	R0, R6
0x1F98	0xF7FFFA48  BL	P2P_NDEF_parse_llcp+0
;P2P_NDEF.c, 171 :: 		switch ( llcp_header.pdu )
0x1F9C	0xE06F    B	L_p2p_ndef_next4
; p_cmd end address is: 24 (R6)
;P2P_NDEF.c, 173 :: 		case CONNECT:
L_p2p_ndef_next6:
;P2P_NDEF.c, 175 :: 		if ( llcp_header.dsap == SAP_SNEP )
0x1F9E	0xF89D4008  LDRB	R4, [SP, #8]
0x1FA2	0x2C04    CMP	R4, #4
0x1FA4	0xD116    BNE	L_p2p_ndef_next7
;P2P_NDEF.c, 178 :: 		if( p_p2p_ndef_pull_cb != NULL )
0x1FA6	0x4C8F    LDR	R4, [PC, #572]
0x1FA8	0x6824    LDR	R4, [R4, #0]
0x1FAA	0xB194    CBZ	R4, L_p2p_ndef_next8
;P2P_NDEF.c, 180 :: 		llcp_header.pdu = CC;
0x1FAC	0x2406    MOVS	R4, #6
0x1FAE	0xF88D4009  STRB	R4, [SP, #9]
;P2P_NDEF.c, 181 :: 		fill_llcp( llcp_header, p_rsp );
0x1FB2	0x9803    LDR	R0, [SP, #12]
0x1FB4	0xB081    SUB	SP, SP, #4
0x1FB6	0xF10D0C0C  ADD	R12, SP, #12
0x1FBA	0xF10D0B00  ADD	R11, SP, #0
0x1FBE	0xF10B0A03  ADD	R10, R11, #3
0x1FC2	0xF002FA33  BL	___CC2DW+0
0x1FC6	0xF7FFF9D3  BL	P2P_NDEF_fill_llcp+0
0x1FCA	0xB001    ADD	SP, SP, #4
;P2P_NDEF.c, 182 :: 		*p_rsp_size = 2;
0x1FCC	0x2502    MOVS	R5, #2
0x1FCE	0x9C04    LDR	R4, [SP, #16]
0x1FD0	0x8025    STRH	R5, [R4, #0]
;P2P_NDEF.c, 183 :: 		}
L_p2p_ndef_next8:
;P2P_NDEF.c, 184 :: 		} else {
0x1FD2	0xE012    B	L_p2p_ndef_next9
L_p2p_ndef_next7:
;P2P_NDEF.c, 186 :: 		llcp_header.pdu = DM;
0x1FD4	0x2407    MOVS	R4, #7
0x1FD6	0xF88D4009  STRB	R4, [SP, #9]
;P2P_NDEF.c, 187 :: 		fill_llcp( llcp_header, p_rsp );
0x1FDA	0x9803    LDR	R0, [SP, #12]
0x1FDC	0xB081    SUB	SP, SP, #4
0x1FDE	0xF10D0C0C  ADD	R12, SP, #12
0x1FE2	0xF10D0B00  ADD	R11, SP, #0
0x1FE6	0xF10B0A03  ADD	R10, R11, #3
0x1FEA	0xF002FA1F  BL	___CC2DW+0
0x1FEE	0xF7FFF9BF  BL	P2P_NDEF_fill_llcp+0
0x1FF2	0xB001    ADD	SP, SP, #4
;P2P_NDEF.c, 188 :: 		*p_rsp_size = 2;
0x1FF4	0x2502    MOVS	R5, #2
0x1FF6	0x9C04    LDR	R4, [SP, #16]
0x1FF8	0x8025    STRH	R5, [R4, #0]
;P2P_NDEF.c, 189 :: 		}
L_p2p_ndef_next9:
;P2P_NDEF.c, 190 :: 		break;
0x1FFA	0xE04E    B	L_p2p_ndef_next5
;P2P_NDEF.c, 191 :: 		case I:
L_p2p_ndef_next10:
;P2P_NDEF.c, 193 :: 		if ( ( p_cmd[3] == SNEP_VER10 ) && ( p_cmd[4] == SNEP_PUT ) )
; p_cmd start address is: 24 (R6)
0x1FFC	0x1CF4    ADDS	R4, R6, #3
0x1FFE	0x7824    LDRB	R4, [R4, #0]
0x2000	0x2C10    CMP	R4, #16
0x2002	0xD136    BNE	L__p2p_ndef_next29
0x2004	0x1D34    ADDS	R4, R6, #4
0x2006	0x7824    LDRB	R4, [R4, #0]
0x2008	0x2C02    CMP	R4, #2
0x200A	0xD132    BNE	L__p2p_ndef_next28
L__p2p_ndef_next27:
;P2P_NDEF.c, 196 :: 		if( p_p2p_ndef_pull_cb != NULL ) p_p2p_ndef_pull_cb( &p_cmd[9], p_cmd[8] );
0x200C	0x4C75    LDR	R4, [PC, #468]
0x200E	0x6824    LDR	R4, [R4, #0]
0x2010	0xB164    CBZ	R4, L_p2p_ndef_next14
0x2012	0xF2060408  ADDW	R4, R6, #8
0x2016	0x7824    LDRB	R4, [R4, #0]
0x2018	0xB2E5    UXTB	R5, R4
0x201A	0xF2060409  ADDW	R4, R6, #9
0x201E	0x9601    STR	R6, [SP, #4]
0x2020	0xB2A9    UXTH	R1, R5
0x2022	0x4620    MOV	R0, R4
0x2024	0x4C6F    LDR	R4, [PC, #444]
0x2026	0x6824    LDR	R4, [R4, #0]
0x2028	0x47A0    BLX	R4
0x202A	0x9E01    LDR	R6, [SP, #4]
L_p2p_ndef_next14:
;P2P_NDEF.c, 199 :: 		llcp_header.pdu = I;
0x202C	0x240C    MOVS	R4, #12
0x202E	0xF88D4009  STRB	R4, [SP, #9]
;P2P_NDEF.c, 200 :: 		fill_llcp( llcp_header, p_rsp );
0x2032	0x9803    LDR	R0, [SP, #12]
0x2034	0xB081    SUB	SP, SP, #4
0x2036	0xF10D0C0C  ADD	R12, SP, #12
0x203A	0xF10D0B00  ADD	R11, SP, #0
0x203E	0xF10B0A03  ADD	R10, R11, #3
0x2042	0xF002F9F3  BL	___CC2DW+0
0x2046	0xF7FFF993  BL	P2P_NDEF_fill_llcp+0
0x204A	0xB001    ADD	SP, SP, #4
;P2P_NDEF.c, 201 :: 		p_rsp[2] = ( p_cmd[2] >> 4 ) + 1; // N(R)
0x204C	0x9C03    LDR	R4, [SP, #12]
0x204E	0x1CA5    ADDS	R5, R4, #2
0x2050	0x1CB4    ADDS	R4, R6, #2
; p_cmd end address is: 24 (R6)
0x2052	0x7824    LDRB	R4, [R4, #0]
0x2054	0x0924    LSRS	R4, R4, #4
0x2056	0xB2E4    UXTB	R4, R4
0x2058	0x1C64    ADDS	R4, R4, #1
0x205A	0x702C    STRB	R4, [R5, #0]
;P2P_NDEF.c, 202 :: 		memcpy( &p_rsp[3], ( uint8_t * )SNEP_PUT_SUCCESS, sizeof( SNEP_PUT_SUCCESS ) );
0x205C	0x9C03    LDR	R4, [SP, #12]
0x205E	0x1CE4    ADDS	R4, R4, #3
0x2060	0x2206    MOVS	R2, #6
0x2062	0xB212    SXTH	R2, R2
0x2064	0x4960    LDR	R1, [PC, #384]
0x2066	0x4620    MOV	R0, R4
0x2068	0xF000FE5A  BL	_memcpy+0
;P2P_NDEF.c, 203 :: 		*p_rsp_size = 9;
0x206C	0x2509    MOVS	R5, #9
0x206E	0x9C04    LDR	R4, [SP, #16]
0x2070	0x8025    STRH	R5, [R4, #0]
;P2P_NDEF.c, 193 :: 		if ( ( p_cmd[3] == SNEP_VER10 ) && ( p_cmd[4] == SNEP_PUT ) )
L__p2p_ndef_next29:
L__p2p_ndef_next28:
;P2P_NDEF.c, 205 :: 		break;
0x2072	0xE012    B	L_p2p_ndef_next5
;P2P_NDEF.c, 206 :: 		case CC:
L_p2p_ndef_next15:
;P2P_NDEF.c, 208 :: 		e_p2p_snep_client_state = SNEP_CLIENT_CONNECTED;
0x2074	0x2505    MOVS	R5, #5
0x2076	0x4C5D    LDR	R4, [PC, #372]
0x2078	0x7025    STRB	R5, [R4, #0]
;P2P_NDEF.c, 209 :: 		break;
0x207A	0xE00E    B	L_p2p_ndef_next5
;P2P_NDEF.c, 210 :: 		default:
L_p2p_ndef_next16:
;P2P_NDEF.c, 211 :: 		break;
0x207C	0xE00D    B	L_p2p_ndef_next5
;P2P_NDEF.c, 213 :: 		}
L_p2p_ndef_next4:
; p_cmd start address is: 24 (R6)
0x207E	0xF89D4009  LDRB	R4, [SP, #9]
0x2082	0x2C04    CMP	R4, #4
0x2084	0xF43FAF8B  BEQ	L_p2p_ndef_next6
0x2088	0xF89D4009  LDRB	R4, [SP, #9]
0x208C	0x2C0C    CMP	R4, #12
0x208E	0xD0B5    BEQ	L_p2p_ndef_next10
; p_cmd end address is: 24 (R6)
0x2090	0xF89D4009  LDRB	R4, [SP, #9]
0x2094	0x2C06    CMP	R4, #6
0x2096	0xD0ED    BEQ	L_p2p_ndef_next15
0x2098	0xE7F0    B	L_p2p_ndef_next16
L_p2p_ndef_next5:
;P2P_NDEF.c, 216 :: 		if( *p_rsp_size == 0 )
0x209A	0x9C04    LDR	R4, [SP, #16]
0x209C	0x8824    LDRH	R4, [R4, #0]
0x209E	0x2C00    CMP	R4, #0
0x20A0	0xF040809C  BNE	L_p2p_ndef_next17
;P2P_NDEF.c, 218 :: 		switch( e_p2p_snep_client_state )
0x20A4	0xE087    B	L_p2p_ndef_next18
;P2P_NDEF.c, 220 :: 		case INITIATE_PUSH:
L_p2p_ndef_next20:
;P2P_NDEF.c, 221 :: 		memcpy( p_rsp, ( uint8_t * )LLCP_CONNECT_SNEP, sizeof( LLCP_CONNECT_SNEP ) );
0x20A6	0x2202    MOVS	R2, #2
0x20A8	0xB212    SXTH	R2, R2
0x20AA	0x4951    LDR	R1, [PC, #324]
0x20AC	0x9803    LDR	R0, [SP, #12]
0x20AE	0xF000FE37  BL	_memcpy+0
;P2P_NDEF.c, 222 :: 		*p_rsp_size = sizeof( LLCP_CONNECT_SNEP );
0x20B2	0x2502    MOVS	R5, #2
0x20B4	0x9C04    LDR	R4, [SP, #16]
0x20B6	0x8025    STRH	R5, [R4, #0]
;P2P_NDEF.c, 223 :: 		e_p2p_snep_client_state = SNEP_CLIENT_CONNECTING;
0x20B8	0x2504    MOVS	R5, #4
0x20BA	0x4C4C    LDR	R4, [PC, #304]
0x20BC	0x7025    STRB	R5, [R4, #0]
;P2P_NDEF.c, 224 :: 		break;
0x20BE	0xE08D    B	L_p2p_ndef_next19
;P2P_NDEF.c, 226 :: 		case SNEP_CLIENT_CONNECTED:
L_p2p_ndef_next21:
;P2P_NDEF.c, 227 :: 		llcp_header.pdu = I;
0x20C0	0x240C    MOVS	R4, #12
0x20C2	0xF88D4009  STRB	R4, [SP, #9]
;P2P_NDEF.c, 228 :: 		fill_llcp( llcp_header, p_rsp );
0x20C6	0x9803    LDR	R0, [SP, #12]
0x20C8	0xB081    SUB	SP, SP, #4
0x20CA	0xF10D0C0C  ADD	R12, SP, #12
0x20CE	0xF10D0B00  ADD	R11, SP, #0
0x20D2	0xF10B0A03  ADD	R10, R11, #3
0x20D6	0xF002F9A9  BL	___CC2DW+0
0x20DA	0xF7FFF949  BL	P2P_NDEF_fill_llcp+0
0x20DE	0xB001    ADD	SP, SP, #4
;P2P_NDEF.c, 229 :: 		p_rsp[2] = 0; // N(R)
0x20E0	0x9C03    LDR	R4, [SP, #12]
0x20E2	0x1CA5    ADDS	R5, R4, #2
0x20E4	0x2400    MOVS	R4, #0
0x20E6	0x702C    STRB	R4, [R5, #0]
;P2P_NDEF.c, 230 :: 		p_rsp[3] = SNEP_VER10;
0x20E8	0x9C03    LDR	R4, [SP, #12]
0x20EA	0x1CE5    ADDS	R5, R4, #3
0x20EC	0x2410    MOVS	R4, #16
0x20EE	0x702C    STRB	R4, [R5, #0]
;P2P_NDEF.c, 231 :: 		p_rsp[4] = SNEP_PUT;
0x20F0	0x9C03    LDR	R4, [SP, #12]
0x20F2	0x1D25    ADDS	R5, R4, #4
0x20F4	0x2402    MOVS	R4, #2
0x20F6	0x702C    STRB	R4, [R5, #0]
;P2P_NDEF.c, 232 :: 		p_rsp[5] = 0;
0x20F8	0x9C03    LDR	R4, [SP, #12]
0x20FA	0x1D65    ADDS	R5, R4, #5
0x20FC	0x2400    MOVS	R4, #0
0x20FE	0x702C    STRB	R4, [R5, #0]
;P2P_NDEF.c, 233 :: 		p_rsp[6] = 0;
0x2100	0x9C03    LDR	R4, [SP, #12]
0x2102	0x1DA5    ADDS	R5, R4, #6
0x2104	0x2400    MOVS	R4, #0
0x2106	0x702C    STRB	R4, [R5, #0]
;P2P_NDEF.c, 234 :: 		p_rsp[7] = 0;
0x2108	0x9C03    LDR	R4, [SP, #12]
0x210A	0x1DE5    ADDS	R5, R4, #7
0x210C	0x2400    MOVS	R4, #0
0x210E	0x702C    STRB	R4, [R5, #0]
;P2P_NDEF.c, 235 :: 		p_rsp[8] = ndef_record_size;
0x2110	0x9C03    LDR	R4, [SP, #12]
0x2112	0xF2040608  ADDW	R6, R4, #8
0x2116	0x4D37    LDR	R5, [PC, #220]
0x2118	0x882C    LDRH	R4, [R5, #0]
0x211A	0x7034    STRB	R4, [R6, #0]
;P2P_NDEF.c, 236 :: 		memcpy( &p_rsp[9], p_ndef_record, ndef_record_size );
0x211C	0x462C    MOV	R4, R5
0x211E	0x8826    LDRH	R6, [R4, #0]
0x2120	0x4C35    LDR	R4, [PC, #212]
0x2122	0x6825    LDR	R5, [R4, #0]
0x2124	0x9C03    LDR	R4, [SP, #12]
0x2126	0x3409    ADDS	R4, #9
0x2128	0xB232    SXTH	R2, R6
0x212A	0x4629    MOV	R1, R5
0x212C	0x4620    MOV	R0, R4
0x212E	0xF000FDF7  BL	_memcpy+0
;P2P_NDEF.c, 237 :: 		*p_rsp_size = 9 + ndef_record_size;
0x2132	0x4C30    LDR	R4, [PC, #192]
0x2134	0x8824    LDRH	R4, [R4, #0]
0x2136	0xF2040509  ADDW	R5, R4, #9
0x213A	0x9C04    LDR	R4, [SP, #16]
0x213C	0x8025    STRH	R5, [R4, #0]
;P2P_NDEF.c, 238 :: 		e_p2p_snep_client_state = NDEF_MSG_SENT;
0x213E	0x2506    MOVS	R5, #6
0x2140	0x4C2A    LDR	R4, [PC, #168]
0x2142	0x7025    STRB	R5, [R4, #0]
;P2P_NDEF.c, 240 :: 		if( p_p2p_ndef_push_cb != NULL )
0x2144	0x4C2D    LDR	R4, [PC, #180]
0x2146	0x6824    LDR	R4, [R4, #0]
0x2148	0xB144    CBZ	R4, L_p2p_ndef_next22
;P2P_NDEF.c, 242 :: 		ndef_record_size );
0x214A	0x4C2A    LDR	R4, [PC, #168]
0x214C	0x8825    LDRH	R5, [R4, #0]
;P2P_NDEF.c, 241 :: 		p_p2p_ndef_push_cb( p_ndef_record,
0x214E	0x4C2A    LDR	R4, [PC, #168]
0x2150	0x6824    LDR	R4, [R4, #0]
;P2P_NDEF.c, 242 :: 		ndef_record_size );
0x2152	0xB2A9    UXTH	R1, R5
;P2P_NDEF.c, 241 :: 		p_p2p_ndef_push_cb( p_ndef_record,
0x2154	0x4620    MOV	R0, R4
;P2P_NDEF.c, 242 :: 		ndef_record_size );
0x2156	0x4C29    LDR	R4, [PC, #164]
0x2158	0x6824    LDR	R4, [R4, #0]
0x215A	0x47A0    BLX	R4
L_p2p_ndef_next22:
;P2P_NDEF.c, 243 :: 		break;
0x215C	0xE03E    B	L_p2p_ndef_next19
;P2P_NDEF.c, 244 :: 		case DELAYING_PUSH:
L_p2p_ndef_next23:
;P2P_NDEF.c, 245 :: 		p2p_snep_client_delay_count++;
0x215E	0x4D28    LDR	R5, [PC, #160]
0x2160	0x882C    LDRH	R4, [R5, #0]
0x2162	0x1C64    ADDS	R4, R4, #1
0x2164	0xB2A4    UXTH	R4, R4
0x2166	0x802C    STRH	R4, [R5, #0]
;P2P_NDEF.c, 246 :: 		if( p2p_snep_client_delay_count == NDEF_PUSH_DELAY_COUNT )
0x2168	0x2C01    CMP	R4, #1
0x216A	0xD102    BNE	L_p2p_ndef_next24
;P2P_NDEF.c, 247 :: 		e_p2p_snep_client_state = INITIATE_PUSH;
0x216C	0x2503    MOVS	R5, #3
0x216E	0x4C1F    LDR	R4, [PC, #124]
0x2170	0x7025    STRB	R5, [R4, #0]
L_p2p_ndef_next24:
;P2P_NDEF.c, 249 :: 		nfc_hal_delay( 1000 );
0x2172	0xF24030E8  MOVW	R0, #1000
0x2176	0xF7FFFDF9  BL	_nfc_hal_delay+0
;P2P_NDEF.c, 250 :: 		memcpy( p_rsp, ( uint8_t * )LLCP_SYMM, sizeof( LLCP_SYMM ) );
0x217A	0x2202    MOVS	R2, #2
0x217C	0xB212    SXTH	R2, R2
0x217E	0x4921    LDR	R1, [PC, #132]
0x2180	0x9803    LDR	R0, [SP, #12]
0x2182	0xF000FDCD  BL	_memcpy+0
;P2P_NDEF.c, 251 :: 		*p_rsp_size = sizeof( LLCP_SYMM );
0x2186	0x2502    MOVS	R5, #2
0x2188	0x9C04    LDR	R4, [SP, #16]
0x218A	0x8025    STRH	R5, [R4, #0]
;P2P_NDEF.c, 252 :: 		break;
0x218C	0xE026    B	L_p2p_ndef_next19
;P2P_NDEF.c, 254 :: 		case INITIAL:
L_p2p_ndef_next25:
;P2P_NDEF.c, 255 :: 		p2p_snep_client_delay_count = 0;
0x218E	0x2500    MOVS	R5, #0
0x2190	0x4C1B    LDR	R4, [PC, #108]
0x2192	0x8025    STRH	R5, [R4, #0]
;P2P_NDEF.c, 256 :: 		e_p2p_snep_client_state = DELAYING_PUSH;
0x2194	0x2502    MOVS	R5, #2
0x2196	0x4C15    LDR	R4, [PC, #84]
0x2198	0x7025    STRB	R5, [R4, #0]
;P2P_NDEF.c, 257 :: 		default:
L_p2p_ndef_next26:
;P2P_NDEF.c, 259 :: 		nfc_hal_delay ( SYMM_FREQ );
0x219A	0xF24010F4  MOVW	R0, #500
0x219E	0xF7FFFDE5  BL	_nfc_hal_delay+0
;P2P_NDEF.c, 260 :: 		memcpy( p_rsp, ( uint8_t * )LLCP_SYMM, sizeof( LLCP_SYMM ) );
0x21A2	0x2202    MOVS	R2, #2
0x21A4	0xB212    SXTH	R2, R2
0x21A6	0x4917    LDR	R1, [PC, #92]
0x21A8	0x9803    LDR	R0, [SP, #12]
0x21AA	0xF000FDB9  BL	_memcpy+0
;P2P_NDEF.c, 261 :: 		*p_rsp_size = sizeof( LLCP_SYMM );
0x21AE	0x2502    MOVS	R5, #2
0x21B0	0x9C04    LDR	R4, [SP, #16]
0x21B2	0x8025    STRH	R5, [R4, #0]
;P2P_NDEF.c, 262 :: 		break;
0x21B4	0xE012    B	L_p2p_ndef_next19
;P2P_NDEF.c, 263 :: 		}
L_p2p_ndef_next18:
0x21B6	0x4C0D    LDR	R4, [PC, #52]
0x21B8	0x7824    LDRB	R4, [R4, #0]
0x21BA	0x2C03    CMP	R4, #3
0x21BC	0xF43FAF73  BEQ	L_p2p_ndef_next20
0x21C0	0x4C0A    LDR	R4, [PC, #40]
0x21C2	0x7824    LDRB	R4, [R4, #0]
0x21C4	0x2C05    CMP	R4, #5
0x21C6	0xF43FAF7B  BEQ	L_p2p_ndef_next21
0x21CA	0x4C08    LDR	R4, [PC, #32]
0x21CC	0x7824    LDRB	R4, [R4, #0]
0x21CE	0x2C02    CMP	R4, #2
0x21D0	0xD0C5    BEQ	L_p2p_ndef_next23
0x21D2	0x4C06    LDR	R4, [PC, #24]
0x21D4	0x7824    LDRB	R4, [R4, #0]
0x21D6	0x2C01    CMP	R4, #1
0x21D8	0xD0D9    BEQ	L_p2p_ndef_next25
0x21DA	0xE7DE    B	L_p2p_ndef_next26
L_p2p_ndef_next19:
;P2P_NDEF.c, 264 :: 		}
L_p2p_ndef_next17:
;P2P_NDEF.c, 265 :: 		}
L_end_p2p_ndef_next:
0x21DC	0xF8DDE000  LDR	LR, [SP, #0]
0x21E0	0xB005    ADD	SP, SP, #20
0x21E2	0x4770    BX	LR
0x21E4	0x02242000  	P2P_NDEF_p_p2p_ndef_pull_cb+0
0x21E8	0xAD550000  	P2P_NDEF_SNEP_PUT_SUCCESS+0
0x21EC	0x021E2000  	P2P_NDEF_e_p2p_snep_client_state+0
0x21F0	0x028E0000  	P2P_NDEF_LLCP_CONNECT_SNEP+0
0x21F4	0x021C2000  	P2P_NDEF_ndef_record_size+0
0x21F8	0x4AA42000  	P2P_NDEF_p_ndef_record+0
0x21FC	0x02202000  	P2P_NDEF_p_p2p_ndef_push_cb+0
0x2200	0x02282000  	P2P_NDEF_p2p_snep_client_delay_count+0
0x2204	0x02020000  	P2P_NDEF_LLCP_SYMM+0
; end of _p2p_ndef_next
P2P_NDEF_parse_llcp:
;P2P_NDEF.c, 117 :: 		p2p_ndef_llcp_header_t *p_llcp_header )
; p_llcp_header start address is: 4 (R1)
; p_buf start address is: 0 (R0)
0x142C	0xB081    SUB	SP, SP, #4
; p_llcp_header end address is: 4 (R1)
; p_buf end address is: 0 (R0)
; p_buf start address is: 0 (R0)
; p_llcp_header start address is: 4 (R1)
;P2P_NDEF.c, 119 :: 		p_llcp_header->dsap = p_buf[0] >> 2;
0x142E	0x7802    LDRB	R2, [R0, #0]
0x1430	0x0892    LSRS	R2, R2, #2
0x1432	0x700A    STRB	R2, [R1, #0]
;P2P_NDEF.c, 120 :: 		p_llcp_header->pdu = ( ( p_buf[0] & 3 ) << 2 ) + ( p_buf[1] >> 6 );
0x1434	0x1C4C    ADDS	R4, R1, #1
0x1436	0x7802    LDRB	R2, [R0, #0]
0x1438	0xF0020203  AND	R2, R2, #3
0x143C	0xB2D2    UXTB	R2, R2
0x143E	0x0093    LSLS	R3, R2, #2
0x1440	0xB29B    UXTH	R3, R3
0x1442	0x1C42    ADDS	R2, R0, #1
0x1444	0x7812    LDRB	R2, [R2, #0]
0x1446	0x0992    LSRS	R2, R2, #6
0x1448	0xB2D2    UXTB	R2, R2
0x144A	0x189A    ADDS	R2, R3, R2
0x144C	0x7022    STRB	R2, [R4, #0]
;P2P_NDEF.c, 121 :: 		p_llcp_header->ssap = p_buf[1] & 0x3F;
0x144E	0x1C8B    ADDS	R3, R1, #2
; p_llcp_header end address is: 4 (R1)
0x1450	0x1C42    ADDS	R2, R0, #1
; p_buf end address is: 0 (R0)
0x1452	0x7812    LDRB	R2, [R2, #0]
0x1454	0xF002023F  AND	R2, R2, #63
0x1458	0x701A    STRB	R2, [R3, #0]
;P2P_NDEF.c, 122 :: 		}
L_end_parse_llcp:
0x145A	0xB001    ADD	SP, SP, #4
0x145C	0x4770    BX	LR
; end of P2P_NDEF_parse_llcp
P2P_NDEF_fill_llcp:
;P2P_NDEF.c, 124 :: 		static void fill_llcp( p2p_ndef_llcp_header_t llcp_header, uint8_t *p_buf )
; p_buf start address is: 0 (R0)
0x1370	0xB081    SUB	SP, SP, #4
; p_buf end address is: 0 (R0)
; p_buf start address is: 0 (R0)
;P2P_NDEF.c, 126 :: 		p_buf[0] = ( llcp_header.ssap << 2 ) + ( ( llcp_header.pdu >> 2 ) & 3 );
0x1372	0xF89D1006  LDRB	R1, [SP, #6]
0x1376	0x008A    LSLS	R2, R1, #2
0x1378	0xB292    UXTH	R2, R2
0x137A	0xF89D1005  LDRB	R1, [SP, #5]
0x137E	0x0889    LSRS	R1, R1, #2
0x1380	0xB2C9    UXTB	R1, R1
0x1382	0xF0010103  AND	R1, R1, #3
0x1386	0xB2C9    UXTB	R1, R1
0x1388	0x1851    ADDS	R1, R2, R1
0x138A	0x7001    STRB	R1, [R0, #0]
;P2P_NDEF.c, 127 :: 		p_buf[1] = ( llcp_header.pdu << 6 ) + llcp_header.dsap;
0x138C	0x1C43    ADDS	R3, R0, #1
; p_buf end address is: 0 (R0)
0x138E	0xF89D1005  LDRB	R1, [SP, #5]
0x1392	0x018A    LSLS	R2, R1, #6
0x1394	0xB292    UXTH	R2, R2
0x1396	0xF89D1004  LDRB	R1, [SP, #4]
0x139A	0x1851    ADDS	R1, R2, R1
0x139C	0x7019    STRB	R1, [R3, #0]
;P2P_NDEF.c, 128 :: 		}
L_end_fill_llcp:
0x139E	0xB001    ADD	SP, SP, #4
0x13A0	0x4770    BX	LR
; end of P2P_NDEF_fill_llcp
nfc_reader_mode:
;nfc.c, 299 :: 		static void reader_mode( nfc_interface_t *rf_intf )
; rf_intf start address is: 0 (R0)
0x2F8C	0xF2AD2D30  SUBW	SP, SP, #560
0x2F90	0xF8CDE000  STR	LR, [SP, #0]
; rf_intf end address is: 0 (R0)
; rf_intf start address is: 0 (R0)
;nfc.c, 302 :: 		uint8_t cmd[256]     = {0};
0x2F94	0xF50D7B85  ADD	R11, SP, #266
0x2F98	0xF20B1A21  ADDW	R10, R11, #289
0x2F9C	0xF8DFC234  LDR	R12, [PC, #564]
0x2FA0	0xF001FA44  BL	___CC2DW+0
;nfc.c, 303 :: 		uint16_t cmd_size    = 0;
;nfc.c, 304 :: 		uint16_t answer_size = 0;
;nfc.c, 308 :: 		};
;nfc.c, 312 :: 		};
;nfc.c, 316 :: 		};
;nfc.c, 320 :: 		};
;nfc.c, 321 :: 		uint8_t NCI_RESTART_DISCOVERY[] = { 0x21, 0x06, 0x01, 0x03 };
;nfc.c, 323 :: 		rw_ndef_reset( rf_intf->protocol );
0x2FA4	0x1C41    ADDS	R1, R0, #1
0x2FA6	0x7809    LDRB	R1, [R1, #0]
0x2FA8	0x9001    STR	R0, [SP, #4]
0x2FAA	0xB2C8    UXTB	R0, R1
0x2FAC	0xF7FEFFB0  BL	_rw_ndef_reset+0
0x2FB0	0x9801    LDR	R0, [SP, #4]
;nfc.c, 326 :: 		if ( rf_intf->protocol == PROT_T3T )
0x2FB2	0x1C41    ADDS	R1, R0, #1
0x2FB4	0x7809    LDRB	R1, [R1, #0]
0x2FB6	0x2903    CMP	R1, #3
0x2FB8	0xD12C    BNE	L_nfc_reader_mode36
;nfc.c, 332 :: 		&answer_size );
0x2FBA	0xAB83    ADD	R3, SP, #524
;nfc.c, 330 :: 		answer,
0x2FBC	0xAA02    ADD	R2, SP, #8
;nfc.c, 328 :: 		host_tx_rx( NCI_POLLING_CMD_T3T,
0x2FBE	0xF20D211D  ADDW	R1, SP, #541
;nfc.c, 331 :: 		sizeof( answer ),
0x2FC2	0x9001    STR	R0, [SP, #4]
;nfc.c, 332 :: 		&answer_size );
0x2FC4	0xB408    PUSH	(R3)
;nfc.c, 331 :: 		sizeof( answer ),
0x2FC6	0xF2401302  MOVW	R3, #258
;nfc.c, 330 :: 		answer,
;nfc.c, 328 :: 		host_tx_rx( NCI_POLLING_CMD_T3T,
0x2FCA	0x4608    MOV	R0, R1
;nfc.c, 329 :: 		sizeof( NCI_POLLING_CMD_T3T ),
0x2FCC	0x2107    MOVS	R1, #7
;nfc.c, 332 :: 		&answer_size );
0x2FCE	0xF7FFFE01  BL	nfc_host_tx_rx+0
0x2FD2	0xB001    ADD	SP, SP, #4
;nfc.c, 331 :: 		sizeof( answer ),
;nfc.c, 335 :: 		&answer_size,
0x2FD4	0xAA83    ADD	R2, SP, #524
;nfc.c, 333 :: 		host_rx( answer,
0x2FD6	0xA902    ADD	R1, SP, #8
;nfc.c, 336 :: 		TIMEOUT_1S );
0x2FD8	0xF24033E8  MOVW	R3, #1000
;nfc.c, 335 :: 		&answer_size,
;nfc.c, 333 :: 		host_rx( answer,
0x2FDC	0x4608    MOV	R0, R1
;nfc.c, 334 :: 		sizeof( answer ),
0x2FDE	0xF2401102  MOVW	R1, #258
;nfc.c, 336 :: 		TIMEOUT_1S );
0x2FE2	0xF7FEF9EF  BL	nfc_host_rx+0
0x2FE6	0x9801    LDR	R0, [SP, #4]
;nfc.c, 337 :: 		if ( ( answer[0] == 0x61 ) && ( answer[1] == 0x08 )
0x2FE8	0xA902    ADD	R1, SP, #8
0x2FEA	0x7809    LDRB	R1, [R1, #0]
0x2FEC	0x2961    CMP	R1, #97
0x2FEE	0xD110    BNE	L_nfc_reader_mode163
0x2FF0	0xA902    ADD	R1, SP, #8
0x2FF2	0x1C49    ADDS	R1, R1, #1
0x2FF4	0x7809    LDRB	R1, [R1, #0]
0x2FF6	0x2908    CMP	R1, #8
0x2FF8	0xD10B    BNE	L_nfc_reader_mode162
;nfc.c, 338 :: 		&& ( answer[3] == 0x00 ) )
0x2FFA	0xA902    ADD	R1, SP, #8
0x2FFC	0x1CC9    ADDS	R1, R1, #3
0x2FFE	0x7809    LDRB	R1, [R1, #0]
0x3000	0xB939    CBNZ	R1, L_nfc_reader_mode161
L_nfc_reader_mode160:
;nfc.c, 339 :: 		rw_ndef_t3t_set_id_m( &answer[6] );
0x3002	0xA902    ADD	R1, SP, #8
0x3004	0x1D89    ADDS	R1, R1, #6
0x3006	0x9001    STR	R0, [SP, #4]
0x3008	0x4608    MOV	R0, R1
0x300A	0xF7FFF929  BL	_rw_ndef_t3t_set_id_m+0
0x300E	0x9801    LDR	R0, [SP, #4]
0x3010	0xE000    B	L_nfc_reader_mode40
; rf_intf end address is: 0 (R0)
;nfc.c, 337 :: 		if ( ( answer[0] == 0x61 ) && ( answer[1] == 0x08 )
L_nfc_reader_mode163:
L_nfc_reader_mode162:
;nfc.c, 338 :: 		&& ( answer[3] == 0x00 ) )
L_nfc_reader_mode161:
;nfc.c, 341 :: 		goto restart_discovery;
0x3012	0xE0C4    B	___reader_mode_restart_discovery
L_nfc_reader_mode40:
;nfc.c, 342 :: 		}
; rf_intf start address is: 0 (R0)
L_nfc_reader_mode36:
;nfc.c, 344 :: 		while( 1 )
L_nfc_reader_mode41:
;nfc.c, 346 :: 		rw_ndef_read_next( &answer[3], answer[2], &cmd[3], ( uint16_t * ) &cmd_size );
; rf_intf start address is: 0 (R0)
; rf_intf end address is: 0 (R0)
0x3014	0xF20D250A  ADDW	R5, SP, #522
0x3018	0xF50D7185  ADD	R1, SP, #266
0x301C	0x1CCC    ADDS	R4, R1, #3
0x301E	0xAB02    ADD	R3, SP, #8
0x3020	0x1C99    ADDS	R1, R3, #2
0x3022	0x7809    LDRB	R1, [R1, #0]
0x3024	0xB2CA    UXTB	R2, R1
0x3026	0x1CD9    ADDS	R1, R3, #3
0x3028	0x9001    STR	R0, [SP, #4]
0x302A	0x462B    MOV	R3, R5
0x302C	0x4608    MOV	R0, R1
0x302E	0xB291    UXTH	R1, R2
0x3030	0x4622    MOV	R2, R4
0x3032	0xF7FFF905  BL	_rw_ndef_read_next+0
0x3036	0x9801    LDR	R0, [SP, #4]
;nfc.c, 347 :: 		if( cmd_size == 0 )
0x3038	0xF8BD120A  LDRH	R1, [SP, #522]
0x303C	0xB901    CBNZ	R1, L_nfc_reader_mode43
; rf_intf end address is: 0 (R0)
;nfc.c, 350 :: 		break;
; rf_intf start address is: 0 (R0)
0x303E	0xE029    B	L_nfc_reader_mode42
;nfc.c, 351 :: 		} else {
L_nfc_reader_mode43:
;nfc.c, 353 :: 		cmd[0] = 0x00;
0x3040	0xF50D7485  ADD	R4, SP, #266
0x3044	0x2100    MOVS	R1, #0
0x3046	0x7021    STRB	R1, [R4, #0]
;nfc.c, 354 :: 		cmd[1] = ( cmd_size & 0xFF00 ) >> 8;
0x3048	0x1C62    ADDS	R2, R4, #1
0x304A	0xF8BD120A  LDRH	R1, [SP, #522]
0x304E	0xF401417F  AND	R1, R1, #65280
0x3052	0xB289    UXTH	R1, R1
0x3054	0x0A09    LSRS	R1, R1, #8
0x3056	0x7011    STRB	R1, [R2, #0]
;nfc.c, 355 :: 		cmd[2] = cmd_size & 0x00FF;
0x3058	0x1CA2    ADDS	R2, R4, #2
0x305A	0xF8BD120A  LDRH	R1, [SP, #522]
0x305E	0xF00101FF  AND	R1, R1, #255
0x3062	0x7011    STRB	R1, [R2, #0]
;nfc.c, 357 :: 		host_tx_rx( cmd, cmd_size + 3, answer, sizeof( answer ), &answer_size );
0x3064	0xAB83    ADD	R3, SP, #524
0x3066	0xAA02    ADD	R2, SP, #8
0x3068	0xF8BD120A  LDRH	R1, [SP, #522]
0x306C	0x1CC9    ADDS	R1, R1, #3
0x306E	0x9001    STR	R0, [SP, #4]
0x3070	0xB408    PUSH	(R3)
0x3072	0xF2401302  MOVW	R3, #258
0x3076	0x4620    MOV	R0, R4
0x3078	0xF7FFFDAC  BL	nfc_host_tx_rx+0
0x307C	0xB001    ADD	SP, SP, #4
;nfc.c, 358 :: 		host_rx( answer, sizeof( answer ), &answer_size, TIMEOUT_2S );
0x307E	0xAA83    ADD	R2, SP, #524
0x3080	0xA902    ADD	R1, SP, #8
0x3082	0xF24073D0  MOVW	R3, #2000
0x3086	0x4608    MOV	R0, R1
0x3088	0xF2401102  MOVW	R1, #258
0x308C	0xF7FEF99A  BL	nfc_host_rx+0
0x3090	0x9801    LDR	R0, [SP, #4]
;nfc.c, 360 :: 		}
0x3092	0xE7BF    B	L_nfc_reader_mode41
L_nfc_reader_mode42:
;nfc.c, 363 :: 		switch( rf_intf->protocol )
0x3094	0x1C41    ADDS	R1, R0, #1
; rf_intf end address is: 0 (R0)
0x3096	0x918B    STR	R1, [SP, #556]
0x3098	0xE076    B	L_nfc_reader_mode45
;nfc.c, 365 :: 		case PROT_T1T:
L_nfc_reader_mode47:
;nfc.c, 366 :: 		do {
L_nfc_reader_mode48:
;nfc.c, 367 :: 		nfc_hal_delay( 500 );
0x309A	0xF24010F4  MOVW	R0, #500
0x309E	0xF7FEFE65  BL	_nfc_hal_delay+0
;nfc.c, 372 :: 		&answer_size );
0x30A2	0xAB83    ADD	R3, SP, #524
;nfc.c, 370 :: 		answer,
0x30A4	0xAA02    ADD	R2, SP, #8
;nfc.c, 368 :: 		host_tx_rx( NCI_PRES_CHECK_T1T,
0x30A6	0xF20D210E  ADDW	R1, SP, #526
;nfc.c, 372 :: 		&answer_size );
0x30AA	0xB408    PUSH	(R3)
;nfc.c, 371 :: 		sizeof( answer ),
0x30AC	0xF2401302  MOVW	R3, #258
;nfc.c, 370 :: 		answer,
;nfc.c, 368 :: 		host_tx_rx( NCI_PRES_CHECK_T1T,
0x30B0	0x4608    MOV	R0, R1
;nfc.c, 369 :: 		sizeof( NCI_PRES_CHECK_T1T ),
0x30B2	0x210A    MOVS	R1, #10
;nfc.c, 372 :: 		&answer_size );
0x30B4	0xF7FFFD8E  BL	nfc_host_tx_rx+0
0x30B8	0xB001    ADD	SP, SP, #4
;nfc.c, 375 :: 		&answer_size,
0x30BA	0xAA83    ADD	R2, SP, #524
;nfc.c, 373 :: 		host_rx( answer,
0x30BC	0xA902    ADD	R1, SP, #8
;nfc.c, 376 :: 		TIMEOUT_1S );
0x30BE	0xF24033E8  MOVW	R3, #1000
;nfc.c, 375 :: 		&answer_size,
;nfc.c, 373 :: 		host_rx( answer,
0x30C2	0x4608    MOV	R0, R1
;nfc.c, 374 :: 		sizeof( answer ),
0x30C4	0xF2401102  MOVW	R1, #258
;nfc.c, 376 :: 		TIMEOUT_1S );
0x30C8	0xF7FEF97C  BL	nfc_host_rx+0
;nfc.c, 377 :: 		} while ( ( answer[0] == 0x00 ) && ( answer[1] == 0x00 ) );
0x30CC	0xA902    ADD	R1, SP, #8
0x30CE	0x7809    LDRB	R1, [R1, #0]
0x30D0	0xB929    CBNZ	R1, L_nfc_reader_mode165
0x30D2	0xA902    ADD	R1, SP, #8
0x30D4	0x1C49    ADDS	R1, R1, #1
0x30D6	0x7809    LDRB	R1, [R1, #0]
0x30D8	0x2900    CMP	R1, #0
0x30DA	0xD100    BNE	L_nfc_reader_mode164
0x30DC	0xE7DD    B	L_nfc_reader_mode48
L_nfc_reader_mode165:
L_nfc_reader_mode164:
;nfc.c, 379 :: 		break;
0x30DE	0xE05E    B	L_nfc_reader_mode46
;nfc.c, 381 :: 		case PROT_T2T:
L_nfc_reader_mode53:
;nfc.c, 382 :: 		do {
L_nfc_reader_mode54:
;nfc.c, 383 :: 		nfc_hal_delay( 500 );
0x30E0	0xF24010F4  MOVW	R0, #500
0x30E4	0xF7FEFE42  BL	_nfc_hal_delay+0
;nfc.c, 388 :: 		&answer_size );
0x30E8	0xAB83    ADD	R3, SP, #524
;nfc.c, 386 :: 		answer,
0x30EA	0xAA02    ADD	R2, SP, #8
;nfc.c, 384 :: 		host_tx_rx( NCI_PRES_CHECK_T2T,
0x30EC	0xA986    ADD	R1, SP, #536
;nfc.c, 388 :: 		&answer_size );
0x30EE	0xB408    PUSH	(R3)
;nfc.c, 387 :: 		sizeof( answer ),
0x30F0	0xF2401302  MOVW	R3, #258
;nfc.c, 386 :: 		answer,
;nfc.c, 384 :: 		host_tx_rx( NCI_PRES_CHECK_T2T,
0x30F4	0x4608    MOV	R0, R1
;nfc.c, 385 :: 		sizeof( NCI_PRES_CHECK_T2T ),
0x30F6	0x2105    MOVS	R1, #5
;nfc.c, 388 :: 		&answer_size );
0x30F8	0xF7FFFD6C  BL	nfc_host_tx_rx+0
0x30FC	0xB001    ADD	SP, SP, #4
;nfc.c, 391 :: 		&answer_size,
0x30FE	0xAA83    ADD	R2, SP, #524
;nfc.c, 389 :: 		host_rx( answer,
0x3100	0xA902    ADD	R1, SP, #8
;nfc.c, 392 :: 		TIMEOUT_1S );
0x3102	0xF24033E8  MOVW	R3, #1000
;nfc.c, 391 :: 		&answer_size,
;nfc.c, 389 :: 		host_rx( answer,
0x3106	0x4608    MOV	R0, R1
;nfc.c, 390 :: 		sizeof( answer ),
0x3108	0xF2401102  MOVW	R1, #258
;nfc.c, 392 :: 		TIMEOUT_1S );
0x310C	0xF7FEF95A  BL	nfc_host_rx+0
;nfc.c, 393 :: 		} while ( ( answer[0] == 0x00 ) && ( answer[1] == 0x00 ) &&
0x3110	0xA902    ADD	R1, SP, #8
0x3112	0x7809    LDRB	R1, [R1, #0]
0x3114	0xB949    CBNZ	R1, L_nfc_reader_mode168
0x3116	0xA902    ADD	R1, SP, #8
0x3118	0x1C49    ADDS	R1, R1, #1
0x311A	0x7809    LDRB	R1, [R1, #0]
0x311C	0xB929    CBNZ	R1, L_nfc_reader_mode167
;nfc.c, 394 :: 		( answer[2] == 0x11 ) );
0x311E	0xA902    ADD	R1, SP, #8
0x3120	0x1C89    ADDS	R1, R1, #2
0x3122	0x7809    LDRB	R1, [R1, #0]
0x3124	0x2911    CMP	R1, #17
0x3126	0xD100    BNE	L_nfc_reader_mode166
0x3128	0xE7DA    B	L_nfc_reader_mode54
;nfc.c, 393 :: 		} while ( ( answer[0] == 0x00 ) && ( answer[1] == 0x00 ) &&
L_nfc_reader_mode168:
L_nfc_reader_mode167:
;nfc.c, 394 :: 		( answer[2] == 0x11 ) );
L_nfc_reader_mode166:
;nfc.c, 395 :: 		break;
0x312A	0xE038    B	L_nfc_reader_mode46
;nfc.c, 397 :: 		case PROT_ISODEP:
L_nfc_reader_mode59:
;nfc.c, 398 :: 		do {
L_nfc_reader_mode60:
;nfc.c, 399 :: 		nfc_hal_delay( 500 );
0x312C	0xF24010F4  MOVW	R0, #500
0x3130	0xF7FEFE1C  BL	_nfc_hal_delay+0
;nfc.c, 404 :: 		&answer_size );
0x3134	0xAB83    ADD	R3, SP, #524
;nfc.c, 402 :: 		answer,
0x3136	0xAA02    ADD	R2, SP, #8
;nfc.c, 400 :: 		host_tx_rx( NCI_PRES_CHECK_ISO_DEP,
0x3138	0xA989    ADD	R1, SP, #548
;nfc.c, 404 :: 		&answer_size );
0x313A	0xB408    PUSH	(R3)
;nfc.c, 403 :: 		sizeof( answer ),
0x313C	0xF2401302  MOVW	R3, #258
;nfc.c, 402 :: 		answer,
;nfc.c, 400 :: 		host_tx_rx( NCI_PRES_CHECK_ISO_DEP,
0x3140	0x4608    MOV	R0, R1
;nfc.c, 401 :: 		sizeof( NCI_PRES_CHECK_ISO_DEP ),
0x3142	0x2103    MOVS	R1, #3
;nfc.c, 404 :: 		&answer_size );
0x3144	0xF7FFFD46  BL	nfc_host_tx_rx+0
0x3148	0xB001    ADD	SP, SP, #4
;nfc.c, 405 :: 		host_rx( answer, sizeof( answer ),&answer_size, TIMEOUT_1S );
0x314A	0xAA83    ADD	R2, SP, #524
0x314C	0xA902    ADD	R1, SP, #8
0x314E	0xF24033E8  MOVW	R3, #1000
0x3152	0x4608    MOV	R0, R1
0x3154	0xF2401102  MOVW	R1, #258
0x3158	0xF7FEF934  BL	nfc_host_rx+0
;nfc.c, 406 :: 		} while ( ( answer[0] == 0x6F ) && ( answer[1] == 0x11 ) &&
0x315C	0xA902    ADD	R1, SP, #8
0x315E	0x7809    LDRB	R1, [R1, #0]
0x3160	0x296F    CMP	R1, #111
0x3162	0xD10F    BNE	L_nfc_reader_mode172
0x3164	0xA902    ADD	R1, SP, #8
0x3166	0x1C49    ADDS	R1, R1, #1
0x3168	0x7809    LDRB	R1, [R1, #0]
0x316A	0x2911    CMP	R1, #17
0x316C	0xD10A    BNE	L_nfc_reader_mode171
;nfc.c, 407 :: 		( answer[2] == 0x01 ) && ( answer[3] == 0x01 ) );
0x316E	0xA902    ADD	R1, SP, #8
0x3170	0x1C89    ADDS	R1, R1, #2
0x3172	0x7809    LDRB	R1, [R1, #0]
0x3174	0x2901    CMP	R1, #1
0x3176	0xD105    BNE	L_nfc_reader_mode170
0x3178	0xA902    ADD	R1, SP, #8
0x317A	0x1CC9    ADDS	R1, R1, #3
0x317C	0x7809    LDRB	R1, [R1, #0]
0x317E	0x2901    CMP	R1, #1
0x3180	0xD100    BNE	L_nfc_reader_mode169
0x3182	0xE7D3    B	L_nfc_reader_mode60
;nfc.c, 406 :: 		} while ( ( answer[0] == 0x6F ) && ( answer[1] == 0x11 ) &&
L_nfc_reader_mode172:
L_nfc_reader_mode171:
;nfc.c, 407 :: 		( answer[2] == 0x01 ) && ( answer[3] == 0x01 ) );
L_nfc_reader_mode170:
L_nfc_reader_mode169:
;nfc.c, 408 :: 		break;
0x3184	0xE00B    B	L_nfc_reader_mode46
;nfc.c, 410 :: 		default:
L_nfc_reader_mode65:
;nfc.c, 412 :: 		break;
0x3186	0xE00A    B	L_nfc_reader_mode46
;nfc.c, 413 :: 		}
L_nfc_reader_mode45:
0x3188	0x9A8B    LDR	R2, [SP, #556]
0x318A	0x7811    LDRB	R1, [R2, #0]
0x318C	0x2901    CMP	R1, #1
0x318E	0xD084    BEQ	L_nfc_reader_mode47
0x3190	0x7811    LDRB	R1, [R2, #0]
0x3192	0x2902    CMP	R1, #2
0x3194	0xD0A4    BEQ	L_nfc_reader_mode53
0x3196	0x7811    LDRB	R1, [R2, #0]
0x3198	0x2904    CMP	R1, #4
0x319A	0xD0C7    BEQ	L_nfc_reader_mode59
0x319C	0xE7F3    B	L_nfc_reader_mode65
L_nfc_reader_mode46:
;nfc.c, 415 :: 		restart_discovery:
___reader_mode_restart_discovery:
;nfc.c, 422 :: 		&answer_size );
0x319E	0xAB83    ADD	R3, SP, #524
;nfc.c, 420 :: 		answer,
0x31A0	0xAA02    ADD	R2, SP, #8
;nfc.c, 418 :: 		host_tx_rx( NCI_RESTART_DISCOVERY,
0x31A2	0xF20D2127  ADDW	R1, SP, #551
;nfc.c, 422 :: 		&answer_size );
0x31A6	0xB408    PUSH	(R3)
;nfc.c, 421 :: 		sizeof( answer ),
0x31A8	0xF2401302  MOVW	R3, #258
;nfc.c, 420 :: 		answer,
;nfc.c, 418 :: 		host_tx_rx( NCI_RESTART_DISCOVERY,
0x31AC	0x4608    MOV	R0, R1
;nfc.c, 419 :: 		sizeof( NCI_RESTART_DISCOVERY ),
0x31AE	0x2104    MOVS	R1, #4
;nfc.c, 422 :: 		&answer_size );
0x31B0	0xF7FFFD10  BL	nfc_host_tx_rx+0
0x31B4	0xB001    ADD	SP, SP, #4
;nfc.c, 425 :: 		&answer_size,
0x31B6	0xAA83    ADD	R2, SP, #524
;nfc.c, 423 :: 		host_rx( answer,
0x31B8	0xA902    ADD	R1, SP, #8
;nfc.c, 426 :: 		TIMEOUT_1S );
0x31BA	0xF24033E8  MOVW	R3, #1000
;nfc.c, 425 :: 		&answer_size,
;nfc.c, 423 :: 		host_rx( answer,
0x31BE	0x4608    MOV	R0, R1
;nfc.c, 424 :: 		sizeof( answer ),
0x31C0	0xF2401102  MOVW	R1, #258
;nfc.c, 426 :: 		TIMEOUT_1S );
0x31C4	0xF7FEF8FE  BL	nfc_host_rx+0
;nfc.c, 427 :: 		}
L_end_reader_mode:
0x31C8	0xF8DDE000  LDR	LR, [SP, #0]
0x31CC	0xF20D2D30  ADDW	SP, SP, #560
0x31D0	0x4770    BX	LR
0x31D2	0xBF00    NOP
0x31D4	0xA4EE0000  	?ICSnfc_reader_mode_cmd_L0+0
; end of nfc_reader_mode
_rw_ndef_reset:
;RW_NDEF.c, 65 :: 		void rw_ndef_reset(uint8_t type )
; type start address is: 0 (R0)
0x1F10	0xB081    SUB	SP, SP, #4
0x1F12	0xF8CDE000  STR	LR, [SP, #0]
; type end address is: 0 (R0)
; type start address is: 0 (R0)
;RW_NDEF.c, 67 :: 		switch ( type )
0x1F16	0xE01B    B	L_rw_ndef_reset0
; type end address is: 0 (R0)
;RW_NDEF.c, 69 :: 		case RW_NDEF_TYPE_T1T:
L_rw_ndef_reset2:
;RW_NDEF.c, 70 :: 		rw_ndef_t1t_reset();
0x1F18	0xF7FFFA44  BL	_rw_ndef_t1t_reset+0
;RW_NDEF.c, 71 :: 		p_read_fct = rw_ndef_t1t_read_next;
0x1F1C	0x4A13    LDR	R2, [PC, #76]
0x1F1E	0x4914    LDR	R1, [PC, #80]
0x1F20	0x600A    STR	R2, [R1, #0]
;RW_NDEF.c, 72 :: 		break;
0x1F22	0xE01E    B	L_rw_ndef_reset1
;RW_NDEF.c, 73 :: 		case RW_NDEF_TYPE_T2T:
L_rw_ndef_reset3:
;RW_NDEF.c, 74 :: 		rw_ndef_t2t_reset();
0x1F24	0xF7FFFC0C  BL	_rw_ndef_t2t_reset+0
;RW_NDEF.c, 75 :: 		p_read_fct = rw_ndef_t2t_read_next;
0x1F28	0x4A12    LDR	R2, [PC, #72]
0x1F2A	0x4911    LDR	R1, [PC, #68]
0x1F2C	0x600A    STR	R2, [R1, #0]
;RW_NDEF.c, 76 :: 		break;
0x1F2E	0xE018    B	L_rw_ndef_reset1
;RW_NDEF.c, 77 :: 		case RW_NDEF_TYPE_T3T:
L_rw_ndef_reset4:
;RW_NDEF.c, 78 :: 		rw_ndef_t3t_reset();
0x1F30	0xF7FFFC16  BL	_rw_ndef_t3t_reset+0
;RW_NDEF.c, 79 :: 		p_read_fct = rw_ndef_t3t_read_next;
0x1F34	0x4A10    LDR	R2, [PC, #64]
0x1F36	0x490E    LDR	R1, [PC, #56]
0x1F38	0x600A    STR	R2, [R1, #0]
;RW_NDEF.c, 80 :: 		break;
0x1F3A	0xE012    B	L_rw_ndef_reset1
;RW_NDEF.c, 81 :: 		case RW_NDEF_TYPE_T4T:
L_rw_ndef_reset5:
;RW_NDEF.c, 82 :: 		rw_ndef_t4t_reset();
0x1F3C	0xF7FFFA90  BL	_rw_ndef_t4t_reset+0
;RW_NDEF.c, 83 :: 		p_read_fct = rw_ndef_t4t_read_next;
0x1F40	0x4A0E    LDR	R2, [PC, #56]
0x1F42	0x490B    LDR	R1, [PC, #44]
0x1F44	0x600A    STR	R2, [R1, #0]
;RW_NDEF.c, 84 :: 		break;
0x1F46	0xE00C    B	L_rw_ndef_reset1
;RW_NDEF.c, 85 :: 		default:
L_rw_ndef_reset6:
;RW_NDEF.c, 86 :: 		p_read_fct = NULL;
0x1F48	0x2200    MOVS	R2, #0
0x1F4A	0x4909    LDR	R1, [PC, #36]
0x1F4C	0x600A    STR	R2, [R1, #0]
;RW_NDEF.c, 87 :: 		break;
0x1F4E	0xE008    B	L_rw_ndef_reset1
;RW_NDEF.c, 88 :: 		}
L_rw_ndef_reset0:
; type start address is: 0 (R0)
0x1F50	0x2801    CMP	R0, #1
0x1F52	0xD0E1    BEQ	L_rw_ndef_reset2
0x1F54	0x2802    CMP	R0, #2
0x1F56	0xD0E5    BEQ	L_rw_ndef_reset3
0x1F58	0x2803    CMP	R0, #3
0x1F5A	0xD0E9    BEQ	L_rw_ndef_reset4
0x1F5C	0x2804    CMP	R0, #4
0x1F5E	0xD0ED    BEQ	L_rw_ndef_reset5
; type end address is: 0 (R0)
0x1F60	0xE7F2    B	L_rw_ndef_reset6
L_rw_ndef_reset1:
;RW_NDEF.c, 89 :: 		}
L_end_rw_ndef_reset:
0x1F62	0xF8DDE000  LDR	LR, [SP, #0]
0x1F66	0xB001    ADD	SP, SP, #4
0x1F68	0x4770    BX	LR
0x1F6A	0xBF00    NOP
0x1F6C	0x14810000  	_rw_ndef_t1t_read_next+0
0x1F70	0x022C2000  	RW_NDEF_p_read_fct+0
0x1F74	0x0E410000  	_rw_ndef_t2t_read_next+0
0x1F78	0x10B10000  	_rw_ndef_t3t_read_next+0
0x1F7C	0x0A5D0000  	_rw_ndef_t4t_read_next+0
; end of _rw_ndef_reset
_rw_ndef_t1t_reset:
;RW_NDEF_T1T.c, 77 :: 		void rw_ndef_t1t_reset( void )
0x13A4	0xB081    SUB	SP, SP, #4
;RW_NDEF_T1T.c, 79 :: 		e_rw_ndef_t1t_state = INITIAL;
0x13A6	0x2100    MOVS	R1, #0
0x13A8	0x4803    LDR	R0, [PC, #12]
0x13AA	0x7001    STRB	R1, [R0, #0]
;RW_NDEF_T1T.c, 80 :: 		rw_ndef_t1t_ndef.p_record = ndef_buffer;
0x13AC	0x4903    LDR	R1, [PC, #12]
0x13AE	0x4804    LDR	R0, [PC, #16]
0x13B0	0x6001    STR	R1, [R0, #0]
;RW_NDEF_T1T.c, 81 :: 		}
L_end_rw_ndef_t1t_reset:
0x13B2	0xB001    ADD	SP, SP, #4
0x13B4	0x4770    BX	LR
0x13B6	0xBF00    NOP
0x13B8	0x021F2000  	RW_NDEF_T1T_e_rw_ndef_t1t_state+0
0x13BC	0x4ABC2000  	_ndef_buffer+0
0x13C0	0x4AB82000  	RW_NDEF_T1T_rw_ndef_t1t_ndef+12
; end of _rw_ndef_t1t_reset
_rw_ndef_t2t_reset:
;RW_NDEF_T2T.c, 69 :: 		void rw_ndef_t2t_reset( void )
0x1740	0xB081    SUB	SP, SP, #4
;RW_NDEF_T2T.c, 71 :: 		e_rw_ndef_t2t_state = INITIAL;
0x1742	0x2100    MOVS	R1, #0
0x1744	0x4803    LDR	R0, [PC, #12]
0x1746	0x7001    STRB	R1, [R0, #0]
;RW_NDEF_T2T.c, 72 :: 		rw_ndef_t2t_ndef.p_record = ndef_buffer;
0x1748	0x4903    LDR	R1, [PC, #12]
0x174A	0x4804    LDR	R0, [PC, #16]
0x174C	0x6001    STR	R1, [R0, #0]
;RW_NDEF_T2T.c, 73 :: 		}
L_end_rw_ndef_t2t_reset:
0x174E	0xB001    ADD	SP, SP, #4
0x1750	0x4770    BX	LR
0x1752	0xBF00    NOP
0x1754	0x022A2000  	RW_NDEF_T2T_e_rw_ndef_t2t_state+0
0x1758	0x4ABC2000  	_ndef_buffer+0
0x175C	0x4BB42000  	RW_NDEF_T2T_rw_ndef_t2t_ndef+8
; end of _rw_ndef_t2t_reset
_rw_ndef_t3t_reset:
;RW_NDEF_T3T.c, 73 :: 		void rw_ndef_t3t_reset( void )
0x1760	0xB081    SUB	SP, SP, #4
;RW_NDEF_T3T.c, 75 :: 		e_rw_ndef_t3t_state = INITIAL;
0x1762	0x2100    MOVS	R1, #0
0x1764	0x4803    LDR	R0, [PC, #12]
0x1766	0x7001    STRB	R1, [R0, #0]
;RW_NDEF_T3T.c, 76 :: 		rw_ndef_t3t_ndef.p_record = ndef_buffer;
0x1768	0x4903    LDR	R1, [PC, #12]
0x176A	0x4804    LDR	R0, [PC, #16]
0x176C	0x6001    STR	R1, [R0, #0]
;RW_NDEF_T3T.c, 77 :: 		}
L_end_rw_ndef_t3t_reset:
0x176E	0xB001    ADD	SP, SP, #4
0x1770	0x4770    BX	LR
0x1772	0xBF00    NOP
0x1774	0x022B2000  	RW_NDEF_T3T_e_rw_ndef_t3t_state+0
0x1778	0x4ABC2000  	_ndef_buffer+0
0x177C	0x4BC82000  	RW_NDEF_T3T_rw_ndef_t3t_ndef+16
; end of _rw_ndef_t3t_reset
_rw_ndef_t4t_reset:
;RW_NDEF_T4T.c, 95 :: 		void rw_ndef_t4t_reset( void )
0x1460	0xB081    SUB	SP, SP, #4
;RW_NDEF_T4T.c, 97 :: 		e_rw_ndef_t4t_state = INITIAL;
0x1462	0x2100    MOVS	R1, #0
0x1464	0x4803    LDR	R0, [PC, #12]
0x1466	0x7001    STRB	R1, [R0, #0]
;RW_NDEF_T4T.c, 98 :: 		rw_ndef_t4t_ndef.p_record = ndef_buffer;
0x1468	0x4903    LDR	R1, [PC, #12]
0x146A	0x4804    LDR	R0, [PC, #16]
0x146C	0x6001    STR	R1, [R0, #0]
;RW_NDEF_T4T.c, 99 :: 		}
L_end_rw_ndef_t4t_reset:
0x146E	0xB001    ADD	SP, SP, #4
0x1470	0x4770    BX	LR
0x1472	0xBF00    NOP
0x1474	0x02402000  	RW_NDEF_T4T_e_rw_ndef_t4t_state+0
0x1478	0x4ABC2000  	_ndef_buffer+0
0x147C	0x4BDC2000  	RW_NDEF_T4T_rw_ndef_t4t_ndef+16
; end of _rw_ndef_t4t_reset
_rw_ndef_t3t_set_id_m:
;RW_NDEF_T3T.c, 79 :: 		void rw_ndef_t3t_set_id_m( uint8_t *pIDm )
; pIDm start address is: 0 (R0)
0x2260	0xB081    SUB	SP, SP, #4
0x2262	0xF8CDE000  STR	LR, [SP, #0]
0x2266	0x4606    MOV	R6, R0
; pIDm end address is: 0 (R0)
; pIDm start address is: 24 (R6)
;RW_NDEF_T3T.c, 81 :: 		memcpy( rw_ndef_t3t_ndef.id_m, pIDm, sizeof( rw_ndef_t3t_ndef.id_m ) );
0x2268	0x2208    MOVS	R2, #8
0x226A	0xB212    SXTH	R2, R2
0x226C	0x4631    MOV	R1, R6
0x226E	0x4806    LDR	R0, [PC, #24]
0x2270	0xF000FD56  BL	_memcpy+0
;RW_NDEF_T3T.c, 82 :: 		memcpy( &T3T_CHECK[2], pIDm, sizeof( rw_ndef_t3t_ndef.id_m ) );
0x2274	0x2208    MOVS	R2, #8
0x2276	0xB212    SXTH	R2, R2
0x2278	0x4631    MOV	R1, R6
; pIDm end address is: 24 (R6)
0x227A	0x4804    LDR	R0, [PC, #16]
0x227C	0xF000FD50  BL	_memcpy+0
;RW_NDEF_T3T.c, 83 :: 		}
L_end_rw_ndef_t3t_set_id_m:
0x2280	0xF8DDE000  LDR	LR, [SP, #0]
0x2284	0xB001    ADD	SP, SP, #4
0x2286	0x4770    BX	LR
0x2288	0x4BB82000  	RW_NDEF_T3T_rw_ndef_t3t_ndef+0
0x228C	0x02322000  	RW_NDEF_T3T_T3T_CHECK+2
; end of _rw_ndef_t3t_set_id_m
_rw_ndef_read_next:
;RW_NDEF.c, 92 :: 		uint8_t *rsp, uint16_t *p_rsp_size )
; p_rsp_size start address is: 12 (R3)
; rsp start address is: 8 (R2)
; cmd_size start address is: 4 (R1)
; p_cmd start address is: 0 (R0)
0x2240	0xB081    SUB	SP, SP, #4
0x2242	0xF8CDE000  STR	LR, [SP, #0]
; p_rsp_size end address is: 12 (R3)
; rsp end address is: 8 (R2)
; cmd_size end address is: 4 (R1)
; p_cmd end address is: 0 (R0)
; p_cmd start address is: 0 (R0)
; cmd_size start address is: 4 (R1)
; rsp start address is: 8 (R2)
; p_rsp_size start address is: 12 (R3)
;RW_NDEF.c, 94 :: 		if( p_read_fct != NULL )
0x2246	0x4C05    LDR	R4, [PC, #20]
0x2248	0x6824    LDR	R4, [R4, #0]
0x224A	0xB114    CBZ	R4, L_rw_ndef_read_next7
;RW_NDEF.c, 95 :: 		p_read_fct( p_cmd, cmd_size, rsp, p_rsp_size );
; p_rsp_size end address is: 12 (R3)
; rsp end address is: 8 (R2)
; cmd_size end address is: 4 (R1)
; p_cmd end address is: 0 (R0)
0x224C	0x4C03    LDR	R4, [PC, #12]
0x224E	0x6824    LDR	R4, [R4, #0]
0x2250	0x47A0    BLX	R4
L_rw_ndef_read_next7:
;RW_NDEF.c, 96 :: 		}
L_end_rw_ndef_read_next:
0x2252	0xF8DDE000  LDR	LR, [SP, #0]
0x2256	0xB001    ADD	SP, SP, #4
0x2258	0x4770    BX	LR
0x225A	0xBF00    NOP
0x225C	0x022C2000  	RW_NDEF_p_read_fct+0
; end of _rw_ndef_read_next
_rw_ndef_t1t_read_next:
;RW_NDEF_T1T.c, 84 :: 		uint8_t *rsp, uint16_t *p_rsp_size )
; p_rsp_size start address is: 12 (R3)
; rsp start address is: 8 (R2)
; cmd_size start address is: 4 (R1)
; p_cmd start address is: 0 (R0)
0x1480	0xB082    SUB	SP, SP, #8
0x1482	0xF8CDE000  STR	LR, [SP, #0]
0x1486	0x4681    MOV	R9, R0
0x1488	0x4617    MOV	R7, R2
0x148A	0x4698    MOV	R8, R3
; p_rsp_size end address is: 12 (R3)
; rsp end address is: 8 (R2)
; cmd_size end address is: 4 (R1)
; p_cmd end address is: 0 (R0)
; p_cmd start address is: 36 (R9)
; cmd_size start address is: 4 (R1)
; rsp start address is: 28 (R7)
; p_rsp_size start address is: 32 (R8)
;RW_NDEF_T1T.c, 87 :: 		*p_rsp_size = 0;
0x148C	0x2400    MOVS	R4, #0
0x148E	0xF8A84000  STRH	R4, [R8, #0]
;RW_NDEF_T1T.c, 89 :: 		switch( e_rw_ndef_t1t_state )
0x1492	0xE123    B	L_rw_ndef_t1t_read_next0
; cmd_size end address is: 4 (R1)
; p_cmd end address is: 36 (R9)
;RW_NDEF_T1T.c, 91 :: 		case INITIAL:
L_rw_ndef_t1t_read_next2:
;RW_NDEF_T1T.c, 93 :: 		memcpy( rsp, ( uint8_t * )T1T_RID, sizeof( T1T_RID ) );
0x1494	0x2207    MOVS	R2, #7
0x1496	0xB212    SXTH	R2, R2
0x1498	0x499D    LDR	R1, [PC, #628]
0x149A	0x4638    MOV	R0, R7
; rsp end address is: 28 (R7)
0x149C	0xF001FC40  BL	_memcpy+0
;RW_NDEF_T1T.c, 94 :: 		*p_rsp_size = 7;
0x14A0	0x2407    MOVS	R4, #7
0x14A2	0xF8A84000  STRH	R4, [R8, #0]
; p_rsp_size end address is: 32 (R8)
;RW_NDEF_T1T.c, 95 :: 		e_rw_ndef_t1t_state = GETTING_ID;
0x14A6	0x2501    MOVS	R5, #1
0x14A8	0x4C9A    LDR	R4, [PC, #616]
0x14AA	0x7025    STRB	R5, [R4, #0]
;RW_NDEF_T1T.c, 96 :: 		break;
0x14AC	0xE12B    B	L_rw_ndef_t1t_read_next1
;RW_NDEF_T1T.c, 98 :: 		case GETTING_ID:
L_rw_ndef_t1t_read_next3:
;RW_NDEF_T1T.c, 100 :: 		if ( ( cmd_size == 7 ) && ( p_cmd[cmd_size - 1] == 0x00 ) )
; p_cmd start address is: 36 (R9)
; p_rsp_size start address is: 32 (R8)
; rsp start address is: 28 (R7)
; cmd_size start address is: 4 (R1)
0x14AE	0x2907    CMP	R1, #7
0x14B0	0xD129    BNE	L__rw_ndef_t1t_read_next30
0x14B2	0x1E4C    SUBS	R4, R1, #1
0x14B4	0xB2A4    UXTH	R4, R4
; cmd_size end address is: 4 (R1)
0x14B6	0xEB090404  ADD	R4, R9, R4, LSL #0
0x14BA	0x7824    LDRB	R4, [R4, #0]
0x14BC	0xBB1C    CBNZ	R4, L__rw_ndef_t1t_read_next29
L__rw_ndef_t1t_read_next28:
;RW_NDEF_T1T.c, 103 :: 		rw_ndef_t1t_ndef.hr0 = p_cmd[0];
0x14BE	0xF8995000  LDRB	R5, [R9, #0]
0x14C2	0x4C95    LDR	R4, [PC, #596]
0x14C4	0x7025    STRB	R5, [R4, #0]
;RW_NDEF_T1T.c, 104 :: 		rw_ndef_t1t_ndef.hr1 = p_cmd[1];
0x14C6	0xF1090401  ADD	R4, R9, #1
0x14CA	0x7825    LDRB	R5, [R4, #0]
0x14CC	0x4C93    LDR	R4, [PC, #588]
0x14CE	0x7025    STRB	R5, [R4, #0]
;RW_NDEF_T1T.c, 105 :: 		memcpy( rw_ndef_t1t_ndef.uid, &p_cmd[2], sizeof( rw_ndef_t1t_ndef.uid ) );
0x14D0	0xF1090402  ADD	R4, R9, #2
; p_cmd end address is: 36 (R9)
0x14D4	0x2204    MOVS	R2, #4
0x14D6	0xB212    SXTH	R2, R2
0x14D8	0x4621    MOV	R1, R4
0x14DA	0x4891    LDR	R0, [PC, #580]
0x14DC	0xF001FC20  BL	_memcpy+0
;RW_NDEF_T1T.c, 108 :: 		memcpy( rsp, ( uint8_t * )T1T_RALL, sizeof( T1T_RALL ) );
0x14E0	0x2203    MOVS	R2, #3
0x14E2	0xB212    SXTH	R2, R2
0x14E4	0x498F    LDR	R1, [PC, #572]
0x14E6	0x4638    MOV	R0, R7
0x14E8	0xF001FC1A  BL	_memcpy+0
;RW_NDEF_T1T.c, 109 :: 		memcpy( &rsp[3], rw_ndef_t1t_ndef.uid, sizeof( rw_ndef_t1t_ndef.uid ) );
0x14EC	0x1CFC    ADDS	R4, R7, #3
; rsp end address is: 28 (R7)
0x14EE	0x2204    MOVS	R2, #4
0x14F0	0xB212    SXTH	R2, R2
0x14F2	0x498B    LDR	R1, [PC, #556]
0x14F4	0x4620    MOV	R0, R4
0x14F6	0xF001FC13  BL	_memcpy+0
;RW_NDEF_T1T.c, 110 :: 		*p_rsp_size = sizeof( T1T_RALL ) + sizeof( rw_ndef_t1t_ndef.uid );
0x14FA	0x2407    MOVS	R4, #7
0x14FC	0xF8A84000  STRH	R4, [R8, #0]
; p_rsp_size end address is: 32 (R8)
;RW_NDEF_T1T.c, 111 :: 		e_rw_ndef_t1t_state = READING_CARD_CONTENT;
0x1500	0x2502    MOVS	R5, #2
0x1502	0x4C84    LDR	R4, [PC, #528]
0x1504	0x7025    STRB	R5, [R4, #0]
;RW_NDEF_T1T.c, 100 :: 		if ( ( cmd_size == 7 ) && ( p_cmd[cmd_size - 1] == 0x00 ) )
L__rw_ndef_t1t_read_next30:
L__rw_ndef_t1t_read_next29:
;RW_NDEF_T1T.c, 113 :: 		break;
0x1506	0xE0FE    B	L_rw_ndef_t1t_read_next1
;RW_NDEF_T1T.c, 115 :: 		case READING_CARD_CONTENT:
L_rw_ndef_t1t_read_next7:
;RW_NDEF_T1T.c, 117 :: 		if ( ( cmd_size == 123 ) && ( p_cmd[cmd_size - 1] == 0x00 ) )
; p_cmd start address is: 36 (R9)
; p_rsp_size start address is: 32 (R8)
; rsp start address is: 28 (R7)
; cmd_size start address is: 4 (R1)
0x1508	0x297B    CMP	R1, #123
0x150A	0xF0408087  BNE	L__rw_ndef_t1t_read_next32
0x150E	0x1E4C    SUBS	R4, R1, #1
0x1510	0xB2A4    UXTH	R4, R4
0x1512	0xEB090404  ADD	R4, R9, R4, LSL #0
0x1516	0x7824    LDRB	R4, [R4, #0]
0x1518	0x2C00    CMP	R4, #0
0x151A	0xF040807F  BNE	L__rw_ndef_t1t_read_next31
L__rw_ndef_t1t_read_next27:
;RW_NDEF_T1T.c, 120 :: 		if ( p_cmd[10] == T1T_MAGIC_NUMBER )
0x151E	0xF109040A  ADD	R4, R9, #10
0x1522	0x7824    LDRB	R4, [R4, #0]
0x1524	0x2CE1    CMP	R4, #225
0x1526	0xF0408079  BNE	L_rw_ndef_t1t_read_next11
;RW_NDEF_T1T.c, 122 :: 		uint8_t tmp = 14;
; tmp start address is: 0 (R0)
0x152A	0x200E    MOVS	R0, #14
; cmd_size end address is: 4 (R1)
; rsp end address is: 28 (R7)
; p_rsp_size end address is: 32 (R8)
; tmp end address is: 0 (R0)
; p_cmd end address is: 36 (R9)
0x152C	0xF8CD8004  STR	R8, [SP, #4]
0x1530	0xFA5FFA80  UXTB	R10, R0
0x1534	0xB288    UXTH	R0, R1
0x1536	0x46B8    MOV	R8, R7
0x1538	0x9F01    LDR	R7, [SP, #4]
;RW_NDEF_T1T.c, 126 :: 		while ( p_cmd[tmp] != T1T_NDEF_TLV )
L_rw_ndef_t1t_read_next12:
; tmp start address is: 40 (R10)
; p_rsp_size start address is: 28 (R7)
; rsp start address is: 32 (R8)
; cmd_size start address is: 0 (R0)
; p_cmd start address is: 36 (R9)
0x153A	0xEB09040A  ADD	R4, R9, R10, LSL #0
0x153E	0x7824    LDRB	R4, [R4, #0]
0x1540	0x2C03    CMP	R4, #3
0x1542	0xD010    BEQ	L_rw_ndef_t1t_read_next13
;RW_NDEF_T1T.c, 128 :: 		tmp += 2 + p_cmd[tmp + 1];
0x1544	0xF10A0401  ADD	R4, R10, #1
0x1548	0xB224    SXTH	R4, R4
0x154A	0xEB090404  ADD	R4, R9, R4, LSL #0
0x154E	0x7824    LDRB	R4, [R4, #0]
0x1550	0x1CA4    ADDS	R4, R4, #2
0x1552	0xB224    SXTH	R4, R4
0x1554	0xEB0A0404  ADD	R4, R10, R4, LSL #0
0x1558	0xFA5FFA84  UXTB	R10, R4
;RW_NDEF_T1T.c, 129 :: 		if ( tmp > cmd_size ) return;
0x155C	0xB2E4    UXTB	R4, R4
0x155E	0x4284    CMP	R4, R0
0x1560	0xD900    BLS	L_rw_ndef_t1t_read_next14
; p_rsp_size end address is: 28 (R7)
; rsp end address is: 32 (R8)
; cmd_size end address is: 0 (R0)
; p_cmd end address is: 36 (R9)
; tmp end address is: 40 (R10)
0x1562	0xE0D0    B	L_end_rw_ndef_t1t_read_next
L_rw_ndef_t1t_read_next14:
;RW_NDEF_T1T.c, 130 :: 		}
; tmp start address is: 40 (R10)
; p_cmd start address is: 36 (R9)
; cmd_size start address is: 0 (R0)
; rsp start address is: 32 (R8)
; p_rsp_size start address is: 28 (R7)
0x1564	0xE7E9    B	L_rw_ndef_t1t_read_next12
L_rw_ndef_t1t_read_next13:
;RW_NDEF_T1T.c, 132 :: 		rw_ndef_t1t_ndef.record_size = p_cmd[tmp + 1];
0x1566	0xF10A0401  ADD	R4, R10, #1
0x156A	0xB224    SXTH	R4, R4
0x156C	0xEB090404  ADD	R4, R9, R4, LSL #0
0x1570	0x7824    LDRB	R4, [R4, #0]
0x1572	0x4E6D    LDR	R6, [PC, #436]
0x1574	0x8034    STRH	R4, [R6, #0]
;RW_NDEF_T1T.c, 133 :: 		data_size = ( cmd_size - 1 ) - 16 - tmp - 2;
0x1576	0x1E44    SUBS	R4, R0, #1
0x1578	0xB2A4    UXTH	R4, R4
; cmd_size end address is: 0 (R0)
0x157A	0x3C10    SUBS	R4, #16
0x157C	0xB2A4    UXTH	R4, R4
0x157E	0xEBA4040A  SUB	R4, R4, R10, LSL #0
0x1582	0xB2A4    UXTH	R4, R4
0x1584	0x1EA4    SUBS	R4, R4, #2
; data_size start address is: 0 (R0)
0x1586	0xB2E0    UXTB	R0, R4
;RW_NDEF_T1T.c, 136 :: 		if( rw_ndef_t1t_ndef.record_size <= data_size )
0x1588	0xB2E5    UXTB	R5, R4
0x158A	0x4634    MOV	R4, R6
0x158C	0x8824    LDRH	R4, [R4, #0]
0x158E	0x42AC    CMP	R4, R5
0x1590	0xD81A    BHI	L_rw_ndef_t1t_read_next15
; p_rsp_size end address is: 28 (R7)
; rsp end address is: 32 (R8)
; data_size end address is: 0 (R0)
;RW_NDEF_T1T.c, 139 :: 		rw_ndef_t1t_ndef.record_size );
0x1592	0x4C65    LDR	R4, [PC, #404]
0x1594	0x8826    LDRH	R6, [R4, #0]
;RW_NDEF_T1T.c, 138 :: 		memcpy( rw_ndef_t1t_ndef.p_record, &p_cmd[tmp + 2],
0x1596	0xF10A0402  ADD	R4, R10, #2
0x159A	0xB224    SXTH	R4, R4
; tmp end address is: 40 (R10)
0x159C	0xEB090504  ADD	R5, R9, R4, LSL #0
; p_cmd end address is: 36 (R9)
0x15A0	0x4C62    LDR	R4, [PC, #392]
0x15A2	0x6824    LDR	R4, [R4, #0]
;RW_NDEF_T1T.c, 139 :: 		rw_ndef_t1t_ndef.record_size );
0x15A4	0xB232    SXTH	R2, R6
;RW_NDEF_T1T.c, 138 :: 		memcpy( rw_ndef_t1t_ndef.p_record, &p_cmd[tmp + 2],
0x15A6	0x4629    MOV	R1, R5
0x15A8	0x4620    MOV	R0, R4
;RW_NDEF_T1T.c, 139 :: 		rw_ndef_t1t_ndef.record_size );
0x15AA	0xF001FBB9  BL	_memcpy+0
;RW_NDEF_T1T.c, 142 :: 		if( p_rw_ndef_pull_cb != NULL )
0x15AE	0x4C60    LDR	R4, [PC, #384]
0x15B0	0x6824    LDR	R4, [R4, #0]
0x15B2	0xB144    CBZ	R4, L_rw_ndef_t1t_read_next16
;RW_NDEF_T1T.c, 144 :: 		rw_ndef_t1t_ndef.record_size );
0x15B4	0x4C5C    LDR	R4, [PC, #368]
0x15B6	0x8825    LDRH	R5, [R4, #0]
;RW_NDEF_T1T.c, 143 :: 		p_rw_ndef_pull_cb( rw_ndef_t1t_ndef.p_record,
0x15B8	0x4C5C    LDR	R4, [PC, #368]
0x15BA	0x6824    LDR	R4, [R4, #0]
;RW_NDEF_T1T.c, 144 :: 		rw_ndef_t1t_ndef.record_size );
0x15BC	0xB2A9    UXTH	R1, R5
;RW_NDEF_T1T.c, 143 :: 		p_rw_ndef_pull_cb( rw_ndef_t1t_ndef.p_record,
0x15BE	0x4620    MOV	R0, R4
;RW_NDEF_T1T.c, 144 :: 		rw_ndef_t1t_ndef.record_size );
0x15C0	0x4C5B    LDR	R4, [PC, #364]
0x15C2	0x6824    LDR	R4, [R4, #0]
0x15C4	0x47A0    BLX	R4
L_rw_ndef_t1t_read_next16:
;RW_NDEF_T1T.c, 145 :: 		} else {
0x15C6	0xE029    B	L_rw_ndef_t1t_read_next17
L_rw_ndef_t1t_read_next15:
;RW_NDEF_T1T.c, 146 :: 		rw_ndef_t1t_ndef.record_ptr = data_size;
; data_size start address is: 0 (R0)
; tmp start address is: 40 (R10)
; p_cmd start address is: 36 (R9)
; rsp start address is: 32 (R8)
; p_rsp_size start address is: 28 (R7)
0x15C8	0x4C5A    LDR	R4, [PC, #360]
0x15CA	0x8020    STRH	R0, [R4, #0]
; data_size end address is: 0 (R0)
;RW_NDEF_T1T.c, 148 :: 		rw_ndef_t1t_ndef.record_ptr );
0x15CC	0x8826    LDRH	R6, [R4, #0]
;RW_NDEF_T1T.c, 147 :: 		memcpy( rw_ndef_t1t_ndef.p_record, &p_cmd[tmp + 2],
0x15CE	0xF10A0402  ADD	R4, R10, #2
0x15D2	0xB224    SXTH	R4, R4
; tmp end address is: 40 (R10)
0x15D4	0xEB090504  ADD	R5, R9, R4, LSL #0
; p_cmd end address is: 36 (R9)
0x15D8	0x4C54    LDR	R4, [PC, #336]
0x15DA	0x6824    LDR	R4, [R4, #0]
;RW_NDEF_T1T.c, 148 :: 		rw_ndef_t1t_ndef.record_ptr );
0x15DC	0xB232    SXTH	R2, R6
;RW_NDEF_T1T.c, 147 :: 		memcpy( rw_ndef_t1t_ndef.p_record, &p_cmd[tmp + 2],
0x15DE	0x4629    MOV	R1, R5
0x15E0	0x4620    MOV	R0, R4
;RW_NDEF_T1T.c, 148 :: 		rw_ndef_t1t_ndef.record_ptr );
0x15E2	0xF001FB9D  BL	_memcpy+0
;RW_NDEF_T1T.c, 149 :: 		rw_ndef_t1t_ndef.blk_nb = 0x10;
0x15E6	0x2510    MOVS	R5, #16
0x15E8	0x4C53    LDR	R4, [PC, #332]
0x15EA	0x7025    STRB	R5, [R4, #0]
;RW_NDEF_T1T.c, 152 :: 		memcpy( rsp, ( uint8_t * )T1T_READ8, sizeof( T1T_READ8 ) );
0x15EC	0x220A    MOVS	R2, #10
0x15EE	0xB212    SXTH	R2, R2
0x15F0	0x4952    LDR	R1, [PC, #328]
0x15F2	0x4640    MOV	R0, R8
0x15F4	0xF001FB94  BL	_memcpy+0
;RW_NDEF_T1T.c, 153 :: 		rsp[1] = rw_ndef_t1t_ndef.blk_nb;
0x15F8	0xF1080501  ADD	R5, R8, #1
0x15FC	0x4C4E    LDR	R4, [PC, #312]
0x15FE	0x7824    LDRB	R4, [R4, #0]
0x1600	0x702C    STRB	R4, [R5, #0]
;RW_NDEF_T1T.c, 154 :: 		memcpy( &rsp[10], rw_ndef_t1t_ndef.uid, sizeof( rw_ndef_t1t_ndef.uid ) );
0x1602	0xF108040A  ADD	R4, R8, #10
; rsp end address is: 32 (R8)
0x1606	0x2204    MOVS	R2, #4
0x1608	0xB212    SXTH	R2, R2
0x160A	0x4945    LDR	R1, [PC, #276]
0x160C	0x4620    MOV	R0, R4
0x160E	0xF001FB87  BL	_memcpy+0
;RW_NDEF_T1T.c, 155 :: 		*p_rsp_size = sizeof( T1T_READ8 ) + sizeof( rw_ndef_t1t_ndef.uid );
0x1612	0x240E    MOVS	R4, #14
0x1614	0x803C    STRH	R4, [R7, #0]
; p_rsp_size end address is: 28 (R7)
;RW_NDEF_T1T.c, 157 :: 		e_rw_ndef_t1t_state = READING_NDEF;
0x1616	0x2503    MOVS	R5, #3
0x1618	0x4C3E    LDR	R4, [PC, #248]
0x161A	0x7025    STRB	R5, [R4, #0]
;RW_NDEF_T1T.c, 158 :: 		}
L_rw_ndef_t1t_read_next17:
;RW_NDEF_T1T.c, 159 :: 		}
L_rw_ndef_t1t_read_next11:
;RW_NDEF_T1T.c, 117 :: 		if ( ( cmd_size == 123 ) && ( p_cmd[cmd_size - 1] == 0x00 ) )
L__rw_ndef_t1t_read_next32:
L__rw_ndef_t1t_read_next31:
;RW_NDEF_T1T.c, 161 :: 		break;
0x161C	0xE073    B	L_rw_ndef_t1t_read_next1
;RW_NDEF_T1T.c, 163 :: 		case READING_NDEF:
L_rw_ndef_t1t_read_next18:
;RW_NDEF_T1T.c, 165 :: 		if ( ( cmd_size == 10 ) && ( p_cmd[cmd_size - 1] == 0x00 ) )
; p_cmd start address is: 36 (R9)
; p_rsp_size start address is: 32 (R8)
; rsp start address is: 28 (R7)
; cmd_size start address is: 4 (R1)
0x161E	0x290A    CMP	R1, #10
0x1620	0xF040805A  BNE	L__rw_ndef_t1t_read_next34
0x1624	0x1E4C    SUBS	R4, R1, #1
0x1626	0xB2A4    UXTH	R4, R4
; cmd_size end address is: 4 (R1)
0x1628	0xEB090404  ADD	R4, R9, R4, LSL #0
0x162C	0x7824    LDRB	R4, [R4, #0]
0x162E	0x2C00    CMP	R4, #0
0x1630	0xF0408052  BNE	L__rw_ndef_t1t_read_next33
L__rw_ndef_t1t_read_next26:
;RW_NDEF_T1T.c, 168 :: 		if ( ( rw_ndef_t1t_ndef.record_size - rw_ndef_t1t_ndef.record_ptr ) < 8 )
0x1634	0x4C3F    LDR	R4, [PC, #252]
0x1636	0x8825    LDRH	R5, [R4, #0]
0x1638	0x4C3B    LDR	R4, [PC, #236]
0x163A	0x8824    LDRH	R4, [R4, #0]
0x163C	0x1B64    SUB	R4, R4, R5
0x163E	0xB2A4    UXTH	R4, R4
0x1640	0x2C08    CMP	R4, #8
0x1642	0xD21F    BCS	L_rw_ndef_t1t_read_next22
; rsp end address is: 28 (R7)
; p_rsp_size end address is: 32 (R8)
;RW_NDEF_T1T.c, 171 :: 		rw_ndef_t1t_ndef.record_size - rw_ndef_t1t_ndef.record_ptr );
0x1644	0xF8DF80EC  LDR	R8, [PC, #236]
0x1648	0xF8B85000  LDRH	R5, [R8, #0]
0x164C	0x4C36    LDR	R4, [PC, #216]
0x164E	0x8824    LDRH	R4, [R4, #0]
0x1650	0x1B67    SUB	R7, R4, R5
;RW_NDEF_T1T.c, 170 :: 		memcpy ( &rw_ndef_t1t_ndef.p_record[rw_ndef_t1t_ndef.record_ptr], &p_cmd[1],
0x1652	0xF1090601  ADD	R6, R9, #1
; p_cmd end address is: 36 (R9)
0x1656	0x4644    MOV	R4, R8
0x1658	0x8825    LDRH	R5, [R4, #0]
0x165A	0x4C34    LDR	R4, [PC, #208]
0x165C	0x6824    LDR	R4, [R4, #0]
0x165E	0x1964    ADDS	R4, R4, R5
;RW_NDEF_T1T.c, 171 :: 		rw_ndef_t1t_ndef.record_size - rw_ndef_t1t_ndef.record_ptr );
0x1660	0xB23A    SXTH	R2, R7
;RW_NDEF_T1T.c, 170 :: 		memcpy ( &rw_ndef_t1t_ndef.p_record[rw_ndef_t1t_ndef.record_ptr], &p_cmd[1],
0x1662	0x4631    MOV	R1, R6
0x1664	0x4620    MOV	R0, R4
;RW_NDEF_T1T.c, 171 :: 		rw_ndef_t1t_ndef.record_size - rw_ndef_t1t_ndef.record_ptr );
0x1666	0xF001FB5B  BL	_memcpy+0
;RW_NDEF_T1T.c, 174 :: 		if( p_rw_ndef_pull_cb != NULL ) p_rw_ndef_pull_cb( rw_ndef_t1t_ndef.p_record,
0x166A	0x4C31    LDR	R4, [PC, #196]
0x166C	0x6824    LDR	R4, [R4, #0]
0x166E	0xB144    CBZ	R4, L_rw_ndef_t1t_read_next23
;RW_NDEF_T1T.c, 175 :: 		rw_ndef_t1t_ndef.record_size );
0x1670	0x4C2D    LDR	R4, [PC, #180]
0x1672	0x8825    LDRH	R5, [R4, #0]
;RW_NDEF_T1T.c, 174 :: 		if( p_rw_ndef_pull_cb != NULL ) p_rw_ndef_pull_cb( rw_ndef_t1t_ndef.p_record,
0x1674	0x4C2D    LDR	R4, [PC, #180]
0x1676	0x6824    LDR	R4, [R4, #0]
;RW_NDEF_T1T.c, 175 :: 		rw_ndef_t1t_ndef.record_size );
0x1678	0xB2A9    UXTH	R1, R5
;RW_NDEF_T1T.c, 174 :: 		if( p_rw_ndef_pull_cb != NULL ) p_rw_ndef_pull_cb( rw_ndef_t1t_ndef.p_record,
0x167A	0x4620    MOV	R0, R4
;RW_NDEF_T1T.c, 175 :: 		rw_ndef_t1t_ndef.record_size );
0x167C	0x4C2C    LDR	R4, [PC, #176]
0x167E	0x6824    LDR	R4, [R4, #0]
0x1680	0x47A0    BLX	R4
L_rw_ndef_t1t_read_next23:
;RW_NDEF_T1T.c, 176 :: 		}
0x1682	0xE029    B	L_rw_ndef_t1t_read_next24
L_rw_ndef_t1t_read_next22:
;RW_NDEF_T1T.c, 179 :: 		memcpy ( &rw_ndef_t1t_ndef.p_record[rw_ndef_t1t_ndef.record_ptr], &p_cmd[1], 8 );
; p_cmd start address is: 36 (R9)
; p_rsp_size start address is: 32 (R8)
; rsp start address is: 28 (R7)
0x1684	0xF1090601  ADD	R6, R9, #1
; p_cmd end address is: 36 (R9)
0x1688	0x4C2A    LDR	R4, [PC, #168]
0x168A	0x8825    LDRH	R5, [R4, #0]
0x168C	0x4C27    LDR	R4, [PC, #156]
0x168E	0x6824    LDR	R4, [R4, #0]
0x1690	0x1964    ADDS	R4, R4, R5
0x1692	0x2208    MOVS	R2, #8
0x1694	0xB212    SXTH	R2, R2
0x1696	0x4631    MOV	R1, R6
0x1698	0x4620    MOV	R0, R4
0x169A	0xF001FB41  BL	_memcpy+0
;RW_NDEF_T1T.c, 180 :: 		rw_ndef_t1t_ndef.record_ptr += 8;
0x169E	0x4D25    LDR	R5, [PC, #148]
0x16A0	0x882C    LDRH	R4, [R5, #0]
0x16A2	0x3408    ADDS	R4, #8
0x16A4	0x802C    STRH	R4, [R5, #0]
;RW_NDEF_T1T.c, 181 :: 		rw_ndef_t1t_ndef.blk_nb++;
0x16A6	0x4D24    LDR	R5, [PC, #144]
0x16A8	0x782C    LDRB	R4, [R5, #0]
0x16AA	0x1C64    ADDS	R4, R4, #1
0x16AC	0x702C    STRB	R4, [R5, #0]
;RW_NDEF_T1T.c, 184 :: 		memcpy ( rsp, ( uint8_t * )T1T_READ8, sizeof( T1T_READ8 ) );
0x16AE	0x220A    MOVS	R2, #10
0x16B0	0xB212    SXTH	R2, R2
0x16B2	0x4922    LDR	R1, [PC, #136]
0x16B4	0x4638    MOV	R0, R7
0x16B6	0xF001FB33  BL	_memcpy+0
;RW_NDEF_T1T.c, 185 :: 		rsp[1] = rw_ndef_t1t_ndef.blk_nb;
0x16BA	0x1C7D    ADDS	R5, R7, #1
0x16BC	0x4C1E    LDR	R4, [PC, #120]
0x16BE	0x7824    LDRB	R4, [R4, #0]
0x16C0	0x702C    STRB	R4, [R5, #0]
;RW_NDEF_T1T.c, 186 :: 		memcpy ( &rsp[10], rw_ndef_t1t_ndef.uid, sizeof( rw_ndef_t1t_ndef.uid ) );
0x16C2	0xF207040A  ADDW	R4, R7, #10
; rsp end address is: 28 (R7)
0x16C6	0x2204    MOVS	R2, #4
0x16C8	0xB212    SXTH	R2, R2
0x16CA	0x4915    LDR	R1, [PC, #84]
0x16CC	0x4620    MOV	R0, R4
0x16CE	0xF001FB27  BL	_memcpy+0
;RW_NDEF_T1T.c, 187 :: 		*p_rsp_size = sizeof( T1T_READ8 ) + sizeof( rw_ndef_t1t_ndef.uid );
0x16D2	0x240E    MOVS	R4, #14
0x16D4	0xF8A84000  STRH	R4, [R8, #0]
; p_rsp_size end address is: 32 (R8)
;RW_NDEF_T1T.c, 188 :: 		}
L_rw_ndef_t1t_read_next24:
;RW_NDEF_T1T.c, 165 :: 		if ( ( cmd_size == 10 ) && ( p_cmd[cmd_size - 1] == 0x00 ) )
L__rw_ndef_t1t_read_next34:
L__rw_ndef_t1t_read_next33:
;RW_NDEF_T1T.c, 190 :: 		break;
0x16D8	0xE015    B	L_rw_ndef_t1t_read_next1
;RW_NDEF_T1T.c, 192 :: 		default:
L_rw_ndef_t1t_read_next25:
;RW_NDEF_T1T.c, 193 :: 		break;
0x16DA	0xE014    B	L_rw_ndef_t1t_read_next1
;RW_NDEF_T1T.c, 194 :: 		}
L_rw_ndef_t1t_read_next0:
; p_cmd start address is: 36 (R9)
; p_rsp_size start address is: 32 (R8)
; rsp start address is: 28 (R7)
; cmd_size start address is: 4 (R1)
0x16DC	0x4C0D    LDR	R4, [PC, #52]
0x16DE	0x7824    LDRB	R4, [R4, #0]
0x16E0	0x2C00    CMP	R4, #0
0x16E2	0xF43FAED7  BEQ	L_rw_ndef_t1t_read_next2
0x16E6	0x4C0B    LDR	R4, [PC, #44]
0x16E8	0x7824    LDRB	R4, [R4, #0]
0x16EA	0x2C01    CMP	R4, #1
0x16EC	0xF43FAEDF  BEQ	L_rw_ndef_t1t_read_next3
0x16F0	0x4C08    LDR	R4, [PC, #32]
0x16F2	0x7824    LDRB	R4, [R4, #0]
0x16F4	0x2C02    CMP	R4, #2
0x16F6	0xF43FAF07  BEQ	L_rw_ndef_t1t_read_next7
0x16FA	0x4C06    LDR	R4, [PC, #24]
0x16FC	0x7824    LDRB	R4, [R4, #0]
0x16FE	0x2C03    CMP	R4, #3
0x1700	0xF43FAF8D  BEQ	L_rw_ndef_t1t_read_next18
; cmd_size end address is: 4 (R1)
; rsp end address is: 28 (R7)
; p_rsp_size end address is: 32 (R8)
; p_cmd end address is: 36 (R9)
0x1704	0xE7E9    B	L_rw_ndef_t1t_read_next25
L_rw_ndef_t1t_read_next1:
;RW_NDEF_T1T.c, 195 :: 		}
L_end_rw_ndef_t1t_read_next:
0x1706	0xF8DDE000  LDR	LR, [SP, #0]
0x170A	0xB002    ADD	SP, SP, #8
0x170C	0x4770    BX	LR
0x170E	0xBF00    NOP
0x1710	0xAD470000  	RW_NDEF_T1T_T1T_RID+0
0x1714	0x021F2000  	RW_NDEF_T1T_e_rw_ndef_t1t_state+0
0x1718	0x4AAC2000  	RW_NDEF_T1T_rw_ndef_t1t_ndef+0
0x171C	0x4AAD2000  	RW_NDEF_T1T_rw_ndef_t1t_ndef+1
0x1720	0x4AAE2000  	RW_NDEF_T1T_rw_ndef_t1t_ndef+2
0x1724	0xAD6C0000  	RW_NDEF_T1T_T1T_RALL+0
0x1728	0x4AB62000  	RW_NDEF_T1T_rw_ndef_t1t_ndef+10
0x172C	0x4AB82000  	RW_NDEF_T1T_rw_ndef_t1t_ndef+12
0x1730	0x4AA82000  	_p_rw_ndef_pull_cb+0
0x1734	0x4AB42000  	RW_NDEF_T1T_rw_ndef_t1t_ndef+8
0x1738	0x4AB22000  	RW_NDEF_T1T_rw_ndef_t1t_ndef+6
0x173C	0xAD2E0000  	RW_NDEF_T1T_T1T_READ8+0
; end of _rw_ndef_t1t_read_next
_rw_ndef_t2t_read_next:
;RW_NDEF_T2T.c, 76 :: 		uint8_t *rsp, uint16_t *p_rsp_size )
; p_rsp_size start address is: 12 (R3)
; rsp start address is: 8 (R2)
; cmd_size start address is: 4 (R1)
; p_cmd start address is: 0 (R0)
0x0E40	0xB082    SUB	SP, SP, #8
0x0E42	0xF8CDE000  STR	LR, [SP, #0]
0x0E46	0x4680    MOV	R8, R0
0x0E48	0x4617    MOV	R7, R2
0x0E4A	0x4699    MOV	R9, R3
; p_rsp_size end address is: 12 (R3)
; rsp end address is: 8 (R2)
; cmd_size end address is: 4 (R1)
; p_cmd end address is: 0 (R0)
; p_cmd start address is: 32 (R8)
; cmd_size start address is: 4 (R1)
; rsp start address is: 28 (R7)
; p_rsp_size start address is: 36 (R9)
;RW_NDEF_T2T.c, 79 :: 		*p_rsp_size = 0;
0x0E4C	0x2400    MOVS	R4, #0
0x0E4E	0xF8A94000  STRH	R4, [R9, #0]
;RW_NDEF_T2T.c, 81 :: 		switch( e_rw_ndef_t2t_state )
0x0E52	0xE107    B	L_rw_ndef_t2t_read_next0
; p_cmd end address is: 32 (R8)
; cmd_size end address is: 4 (R1)
;RW_NDEF_T2T.c, 83 :: 		case INITIAL:
L_rw_ndef_t2t_read_next2:
;RW_NDEF_T2T.c, 85 :: 		rsp[0] = 0x30;
0x0E54	0x2430    MOVS	R4, #48
0x0E56	0x703C    STRB	R4, [R7, #0]
;RW_NDEF_T2T.c, 86 :: 		rsp[1] = 0x03;
0x0E58	0x1C7D    ADDS	R5, R7, #1
; rsp end address is: 28 (R7)
0x0E5A	0x2403    MOVS	R4, #3
0x0E5C	0x702C    STRB	R4, [R5, #0]
;RW_NDEF_T2T.c, 87 :: 		*p_rsp_size = 2;
0x0E5E	0x2402    MOVS	R4, #2
0x0E60	0xF8A94000  STRH	R4, [R9, #0]
; p_rsp_size end address is: 36 (R9)
;RW_NDEF_T2T.c, 88 :: 		e_rw_ndef_t2t_state = READING_CC;
0x0E64	0x2501    MOVS	R5, #1
0x0E66	0x4C8C    LDR	R4, [PC, #560]
0x0E68	0x7025    STRB	R5, [R4, #0]
;RW_NDEF_T2T.c, 89 :: 		break;
0x0E6A	0xE110    B	L_rw_ndef_t2t_read_next1
;RW_NDEF_T2T.c, 91 :: 		case READING_CC:
L_rw_ndef_t2t_read_next3:
;RW_NDEF_T2T.c, 93 :: 		if ( ( cmd_size == 17 ) && ( p_cmd[cmd_size - 1] == 0x00 ) &&
; p_rsp_size start address is: 36 (R9)
; rsp start address is: 28 (R7)
; cmd_size start address is: 4 (R1)
; p_cmd start address is: 32 (R8)
0x0E6C	0x2911    CMP	R1, #17
0x0E6E	0xD114    BNE	L__rw_ndef_t2t_read_next32
0x0E70	0x1E4C    SUBS	R4, R1, #1
0x0E72	0xB2A4    UXTH	R4, R4
; cmd_size end address is: 4 (R1)
0x0E74	0xEB080404  ADD	R4, R8, R4, LSL #0
0x0E78	0x7824    LDRB	R4, [R4, #0]
0x0E7A	0xB974    CBNZ	R4, L__rw_ndef_t2t_read_next31
;RW_NDEF_T2T.c, 94 :: 		( p_cmd[0] == T2T_MAGIC_NUMBER ) )
0x0E7C	0xF8984000  LDRB	R4, [R8, #0]
; p_cmd end address is: 32 (R8)
0x0E80	0x2CE1    CMP	R4, #225
0x0E82	0xD10A    BNE	L__rw_ndef_t2t_read_next30
L__rw_ndef_t2t_read_next29:
;RW_NDEF_T2T.c, 97 :: 		rsp[0] = 0x30;
0x0E84	0x2430    MOVS	R4, #48
0x0E86	0x703C    STRB	R4, [R7, #0]
;RW_NDEF_T2T.c, 98 :: 		rsp[1] = 0x04;
0x0E88	0x1C7D    ADDS	R5, R7, #1
; rsp end address is: 28 (R7)
0x0E8A	0x2404    MOVS	R4, #4
0x0E8C	0x702C    STRB	R4, [R5, #0]
;RW_NDEF_T2T.c, 99 :: 		*p_rsp_size = 2;
0x0E8E	0x2402    MOVS	R4, #2
0x0E90	0xF8A94000  STRH	R4, [R9, #0]
; p_rsp_size end address is: 36 (R9)
;RW_NDEF_T2T.c, 101 :: 		e_rw_ndef_t2t_state = READING_DATA;
0x0E94	0x2502    MOVS	R5, #2
0x0E96	0x4C80    LDR	R4, [PC, #512]
0x0E98	0x7025    STRB	R5, [R4, #0]
;RW_NDEF_T2T.c, 93 :: 		if ( ( cmd_size == 17 ) && ( p_cmd[cmd_size - 1] == 0x00 ) &&
L__rw_ndef_t2t_read_next32:
L__rw_ndef_t2t_read_next31:
;RW_NDEF_T2T.c, 94 :: 		( p_cmd[0] == T2T_MAGIC_NUMBER ) )
L__rw_ndef_t2t_read_next30:
;RW_NDEF_T2T.c, 103 :: 		break;
0x0E9A	0xE0F8    B	L_rw_ndef_t2t_read_next1
;RW_NDEF_T2T.c, 105 :: 		case READING_DATA:
L_rw_ndef_t2t_read_next7:
;RW_NDEF_T2T.c, 107 :: 		if ( ( cmd_size == 17 ) && ( p_cmd[cmd_size - 1] == 0x00 ) )
; p_rsp_size start address is: 36 (R9)
; rsp start address is: 28 (R7)
; cmd_size start address is: 4 (R1)
; p_cmd start address is: 32 (R8)
0x0E9C	0x2911    CMP	R1, #17
0x0E9E	0xF0408095  BNE	L__rw_ndef_t2t_read_next34
0x0EA2	0x1E4C    SUBS	R4, R1, #1
0x0EA4	0xB2A4    UXTH	R4, R4
0x0EA6	0xEB080404  ADD	R4, R8, R4, LSL #0
0x0EAA	0x7824    LDRB	R4, [R4, #0]
0x0EAC	0x2C00    CMP	R4, #0
0x0EAE	0xF040808D  BNE	L__rw_ndef_t2t_read_next33
L__rw_ndef_t2t_read_next28:
;RW_NDEF_T2T.c, 109 :: 		uint8_t Tmp = 0;
; Tmp start address is: 0 (R0)
0x0EB2	0x2000    MOVS	R0, #0
; p_cmd end address is: 32 (R8)
; cmd_size end address is: 4 (R1)
; rsp end address is: 28 (R7)
; p_rsp_size end address is: 36 (R9)
; Tmp end address is: 0 (R0)
0x0EB4	0x9701    STR	R7, [SP, #4]
0x0EB6	0x464F    MOV	R7, R9
0x0EB8	0x46C1    MOV	R9, R8
0x0EBA	0xB28E    UXTH	R6, R1
0x0EBC	0xFA5FFA80  UXTB	R10, R0
0x0EC0	0xF8DD8004  LDR	R8, [SP, #4]
;RW_NDEF_T2T.c, 111 :: 		while ( p_cmd[Tmp] != T2T_NDEF_TLV )
L_rw_ndef_t2t_read_next11:
; Tmp start address is: 40 (R10)
; p_rsp_size start address is: 28 (R7)
; rsp start address is: 32 (R8)
; cmd_size start address is: 24 (R6)
; p_cmd start address is: 36 (R9)
0x0EC4	0xEB09040A  ADD	R4, R9, R10, LSL #0
0x0EC8	0x7824    LDRB	R4, [R4, #0]
0x0ECA	0x2C03    CMP	R4, #3
0x0ECC	0xD010    BEQ	L_rw_ndef_t2t_read_next12
;RW_NDEF_T2T.c, 113 :: 		Tmp += 2 + p_cmd[Tmp + 1];
0x0ECE	0xF10A0401  ADD	R4, R10, #1
0x0ED2	0xB224    SXTH	R4, R4
0x0ED4	0xEB090404  ADD	R4, R9, R4, LSL #0
0x0ED8	0x7824    LDRB	R4, [R4, #0]
0x0EDA	0x1CA4    ADDS	R4, R4, #2
0x0EDC	0xB224    SXTH	R4, R4
0x0EDE	0xEB0A0404  ADD	R4, R10, R4, LSL #0
0x0EE2	0xFA5FFA84  UXTB	R10, R4
;RW_NDEF_T2T.c, 114 :: 		if ( Tmp > cmd_size ) return;
0x0EE6	0xB2E4    UXTB	R4, R4
0x0EE8	0x42B4    CMP	R4, R6
0x0EEA	0xD900    BLS	L_rw_ndef_t2t_read_next13
; p_rsp_size end address is: 28 (R7)
; rsp end address is: 32 (R8)
; cmd_size end address is: 24 (R6)
; p_cmd end address is: 36 (R9)
; Tmp end address is: 40 (R10)
0x0EEC	0xE0CF    B	L_end_rw_ndef_t2t_read_next
L_rw_ndef_t2t_read_next13:
;RW_NDEF_T2T.c, 115 :: 		}
; Tmp start address is: 40 (R10)
; p_cmd start address is: 36 (R9)
; cmd_size start address is: 24 (R6)
; rsp start address is: 32 (R8)
; p_rsp_size start address is: 28 (R7)
0x0EEE	0xE7E9    B	L_rw_ndef_t2t_read_next11
L_rw_ndef_t2t_read_next12:
;RW_NDEF_T2T.c, 117 :: 		if( p_cmd[Tmp + 1] == 0xFF ) rw_ndef_t2t_ndef.record_size =
0x0EF0	0xF10A0401  ADD	R4, R10, #1
0x0EF4	0xB224    SXTH	R4, R4
0x0EF6	0xEB090404  ADD	R4, R9, R4, LSL #0
0x0EFA	0x7824    LDRB	R4, [R4, #0]
0x0EFC	0xF1B40FFF  CMP	R4, #255
0x0F00	0xD111    BNE	L_rw_ndef_t2t_read_next14
;RW_NDEF_T2T.c, 118 :: 		( p_cmd[Tmp + 2] << 8 ) + p_cmd[Tmp + 3];
0x0F02	0xF10A0402  ADD	R4, R10, #2
0x0F06	0xB224    SXTH	R4, R4
0x0F08	0xEB090404  ADD	R4, R9, R4, LSL #0
0x0F0C	0x7824    LDRB	R4, [R4, #0]
0x0F0E	0x0225    LSLS	R5, R4, #8
0x0F10	0xB2AD    UXTH	R5, R5
0x0F12	0xF10A0403  ADD	R4, R10, #3
0x0F16	0xB224    SXTH	R4, R4
0x0F18	0xEB090404  ADD	R4, R9, R4, LSL #0
0x0F1C	0x7824    LDRB	R4, [R4, #0]
0x0F1E	0x192D    ADDS	R5, R5, R4
0x0F20	0x4C5E    LDR	R4, [PC, #376]
0x0F22	0x8025    STRH	R5, [R4, #0]
0x0F24	0xE007    B	L_rw_ndef_t2t_read_next15
L_rw_ndef_t2t_read_next14:
;RW_NDEF_T2T.c, 119 :: 		else rw_ndef_t2t_ndef.record_size = p_cmd[Tmp + 1];
0x0F26	0xF10A0401  ADD	R4, R10, #1
0x0F2A	0xB224    SXTH	R4, R4
0x0F2C	0xEB090404  ADD	R4, R9, R4, LSL #0
0x0F30	0x7825    LDRB	R5, [R4, #0]
0x0F32	0x4C5A    LDR	R4, [PC, #360]
0x0F34	0x8025    STRH	R5, [R4, #0]
L_rw_ndef_t2t_read_next15:
;RW_NDEF_T2T.c, 122 :: 		if ( rw_ndef_t2t_ndef.record_size <= ( ( cmd_size - 1 ) - Tmp - 2 ) )
0x0F36	0x1E74    SUBS	R4, R6, #1
0x0F38	0xB2A4    UXTH	R4, R4
0x0F3A	0xEBA4040A  SUB	R4, R4, R10, LSL #0
0x0F3E	0xB2A4    UXTH	R4, R4
0x0F40	0x1EA5    SUBS	R5, R4, #2
0x0F42	0xB2AD    UXTH	R5, R5
0x0F44	0x4C55    LDR	R4, [PC, #340]
0x0F46	0x8824    LDRH	R4, [R4, #0]
0x0F48	0x42AC    CMP	R4, R5
0x0F4A	0xD81A    BHI	L_rw_ndef_t2t_read_next16
; p_rsp_size end address is: 28 (R7)
; rsp end address is: 32 (R8)
; cmd_size end address is: 24 (R6)
;RW_NDEF_T2T.c, 125 :: 		rw_ndef_t2t_ndef.record_size );
0x0F4C	0x4C53    LDR	R4, [PC, #332]
0x0F4E	0x8826    LDRH	R6, [R4, #0]
;RW_NDEF_T2T.c, 124 :: 		memcpy ( rw_ndef_t2t_ndef.p_record, &p_cmd[Tmp + 2],
0x0F50	0xF10A0402  ADD	R4, R10, #2
0x0F54	0xB224    SXTH	R4, R4
; Tmp end address is: 40 (R10)
0x0F56	0xEB090504  ADD	R5, R9, R4, LSL #0
; p_cmd end address is: 36 (R9)
0x0F5A	0x4C51    LDR	R4, [PC, #324]
0x0F5C	0x6824    LDR	R4, [R4, #0]
;RW_NDEF_T2T.c, 125 :: 		rw_ndef_t2t_ndef.record_size );
0x0F5E	0xB232    SXTH	R2, R6
;RW_NDEF_T2T.c, 124 :: 		memcpy ( rw_ndef_t2t_ndef.p_record, &p_cmd[Tmp + 2],
0x0F60	0x4629    MOV	R1, R5
0x0F62	0x4620    MOV	R0, R4
;RW_NDEF_T2T.c, 125 :: 		rw_ndef_t2t_ndef.record_size );
0x0F64	0xF001FEDC  BL	_memcpy+0
;RW_NDEF_T2T.c, 128 :: 		if( p_rw_ndef_pull_cb != NULL ) p_rw_ndef_pull_cb( rw_ndef_t2t_ndef.p_record,
0x0F68	0x4C4E    LDR	R4, [PC, #312]
0x0F6A	0x6824    LDR	R4, [R4, #0]
0x0F6C	0xB144    CBZ	R4, L_rw_ndef_t2t_read_next17
;RW_NDEF_T2T.c, 129 :: 		rw_ndef_t2t_ndef.record_size );
0x0F6E	0x4C4B    LDR	R4, [PC, #300]
0x0F70	0x8825    LDRH	R5, [R4, #0]
;RW_NDEF_T2T.c, 128 :: 		if( p_rw_ndef_pull_cb != NULL ) p_rw_ndef_pull_cb( rw_ndef_t2t_ndef.p_record,
0x0F72	0x4C4B    LDR	R4, [PC, #300]
0x0F74	0x6824    LDR	R4, [R4, #0]
;RW_NDEF_T2T.c, 129 :: 		rw_ndef_t2t_ndef.record_size );
0x0F76	0xB2A9    UXTH	R1, R5
;RW_NDEF_T2T.c, 128 :: 		if( p_rw_ndef_pull_cb != NULL ) p_rw_ndef_pull_cb( rw_ndef_t2t_ndef.p_record,
0x0F78	0x4620    MOV	R0, R4
;RW_NDEF_T2T.c, 129 :: 		rw_ndef_t2t_ndef.record_size );
0x0F7A	0x4C4A    LDR	R4, [PC, #296]
0x0F7C	0x6824    LDR	R4, [R4, #0]
0x0F7E	0x47A0    BLX	R4
L_rw_ndef_t2t_read_next17:
;RW_NDEF_T2T.c, 130 :: 		}
0x0F80	0xE024    B	L_rw_ndef_t2t_read_next18
L_rw_ndef_t2t_read_next16:
;RW_NDEF_T2T.c, 133 :: 		rw_ndef_t2t_ndef.record_ptr = ( cmd_size - 1 ) - Tmp - 2;
; Tmp start address is: 40 (R10)
; p_cmd start address is: 36 (R9)
; cmd_size start address is: 24 (R6)
; rsp start address is: 32 (R8)
; p_rsp_size start address is: 28 (R7)
0x0F82	0x1E74    SUBS	R4, R6, #1
0x0F84	0xB2A4    UXTH	R4, R4
; cmd_size end address is: 24 (R6)
0x0F86	0xEBA4040A  SUB	R4, R4, R10, LSL #0
0x0F8A	0xB2A4    UXTH	R4, R4
0x0F8C	0x1EA5    SUBS	R5, R4, #2
0x0F8E	0x4C46    LDR	R4, [PC, #280]
0x0F90	0x8025    STRH	R5, [R4, #0]
;RW_NDEF_T2T.c, 135 :: 		rw_ndef_t2t_ndef.record_ptr );
0x0F92	0xB22E    SXTH	R6, R5
;RW_NDEF_T2T.c, 134 :: 		memcpy ( rw_ndef_t2t_ndef.p_record, &p_cmd[Tmp + 2],
0x0F94	0xF10A0402  ADD	R4, R10, #2
0x0F98	0xB224    SXTH	R4, R4
; Tmp end address is: 40 (R10)
0x0F9A	0xEB090504  ADD	R5, R9, R4, LSL #0
; p_cmd end address is: 36 (R9)
0x0F9E	0x4C40    LDR	R4, [PC, #256]
0x0FA0	0x6824    LDR	R4, [R4, #0]
;RW_NDEF_T2T.c, 135 :: 		rw_ndef_t2t_ndef.record_ptr );
0x0FA2	0xB232    SXTH	R2, R6
;RW_NDEF_T2T.c, 134 :: 		memcpy ( rw_ndef_t2t_ndef.p_record, &p_cmd[Tmp + 2],
0x0FA4	0x4629    MOV	R1, R5
0x0FA6	0x4620    MOV	R0, R4
;RW_NDEF_T2T.c, 135 :: 		rw_ndef_t2t_ndef.record_ptr );
0x0FA8	0xF001FEBA  BL	_memcpy+0
;RW_NDEF_T2T.c, 136 :: 		rw_ndef_t2t_ndef.blk_nb = 8;
0x0FAC	0x2408    MOVS	R4, #8
0x0FAE	0x4E3F    LDR	R6, [PC, #252]
0x0FB0	0x7034    STRB	R4, [R6, #0]
;RW_NDEF_T2T.c, 139 :: 		rsp[0] = 0x30;
0x0FB2	0x2430    MOVS	R4, #48
0x0FB4	0xF8884000  STRB	R4, [R8, #0]
;RW_NDEF_T2T.c, 140 :: 		rsp[1] = rw_ndef_t2t_ndef.blk_nb;
0x0FB8	0xF1080501  ADD	R5, R8, #1
; rsp end address is: 32 (R8)
0x0FBC	0x4634    MOV	R4, R6
0x0FBE	0x7824    LDRB	R4, [R4, #0]
0x0FC0	0x702C    STRB	R4, [R5, #0]
;RW_NDEF_T2T.c, 141 :: 		*p_rsp_size = 2;
0x0FC2	0x2402    MOVS	R4, #2
0x0FC4	0x803C    STRH	R4, [R7, #0]
; p_rsp_size end address is: 28 (R7)
;RW_NDEF_T2T.c, 142 :: 		e_rw_ndef_t2t_state = READING_NDEF;
0x0FC6	0x2503    MOVS	R5, #3
0x0FC8	0x4C33    LDR	R4, [PC, #204]
0x0FCA	0x7025    STRB	R5, [R4, #0]
;RW_NDEF_T2T.c, 143 :: 		}
L_rw_ndef_t2t_read_next18:
;RW_NDEF_T2T.c, 107 :: 		if ( ( cmd_size == 17 ) && ( p_cmd[cmd_size - 1] == 0x00 ) )
L__rw_ndef_t2t_read_next34:
L__rw_ndef_t2t_read_next33:
;RW_NDEF_T2T.c, 145 :: 		break;
0x0FCC	0xE05F    B	L_rw_ndef_t2t_read_next1
;RW_NDEF_T2T.c, 147 :: 		case READING_NDEF:
L_rw_ndef_t2t_read_next19:
;RW_NDEF_T2T.c, 149 :: 		if ( ( cmd_size == 17 ) && ( p_cmd[cmd_size - 1] == 0x00 ) )
; p_rsp_size start address is: 36 (R9)
; rsp start address is: 28 (R7)
; cmd_size start address is: 4 (R1)
; p_cmd start address is: 32 (R8)
0x0FCE	0x2911    CMP	R1, #17
0x0FD0	0xD146    BNE	L__rw_ndef_t2t_read_next36
0x0FD2	0x1E4C    SUBS	R4, R1, #1
0x0FD4	0xB2A4    UXTH	R4, R4
; cmd_size end address is: 4 (R1)
0x0FD6	0xEB080404  ADD	R4, R8, R4, LSL #0
0x0FDA	0x7824    LDRB	R4, [R4, #0]
0x0FDC	0x2C00    CMP	R4, #0
0x0FDE	0xD13F    BNE	L__rw_ndef_t2t_read_next35
L__rw_ndef_t2t_read_next27:
;RW_NDEF_T2T.c, 152 :: 		if ( ( rw_ndef_t2t_ndef.record_size - rw_ndef_t2t_ndef.record_ptr ) < 16 )
0x0FE0	0x4C31    LDR	R4, [PC, #196]
0x0FE2	0x8825    LDRH	R5, [R4, #0]
0x0FE4	0x4C2D    LDR	R4, [PC, #180]
0x0FE6	0x8824    LDRH	R4, [R4, #0]
0x0FE8	0x1B64    SUB	R4, R4, R5
0x0FEA	0xB2A4    UXTH	R4, R4
0x0FEC	0x2C10    CMP	R4, #16
0x0FEE	0xD21B    BCS	L_rw_ndef_t2t_read_next23
; rsp end address is: 28 (R7)
; p_rsp_size end address is: 36 (R9)
;RW_NDEF_T2T.c, 155 :: 		rw_ndef_t2t_ndef.record_size - rw_ndef_t2t_ndef.record_ptr );
0x0FF0	0x4F2D    LDR	R7, [PC, #180]
0x0FF2	0x883D    LDRH	R5, [R7, #0]
0x0FF4	0x4C29    LDR	R4, [PC, #164]
0x0FF6	0x8824    LDRH	R4, [R4, #0]
0x0FF8	0x1B66    SUB	R6, R4, R5
;RW_NDEF_T2T.c, 154 :: 		memcpy ( &rw_ndef_t2t_ndef.p_record[rw_ndef_t2t_ndef.record_ptr], p_cmd,
0x0FFA	0x463C    MOV	R4, R7
0x0FFC	0x8825    LDRH	R5, [R4, #0]
0x0FFE	0x4C28    LDR	R4, [PC, #160]
0x1000	0x6824    LDR	R4, [R4, #0]
0x1002	0x1964    ADDS	R4, R4, R5
;RW_NDEF_T2T.c, 155 :: 		rw_ndef_t2t_ndef.record_size - rw_ndef_t2t_ndef.record_ptr );
0x1004	0xB232    SXTH	R2, R6
;RW_NDEF_T2T.c, 154 :: 		memcpy ( &rw_ndef_t2t_ndef.p_record[rw_ndef_t2t_ndef.record_ptr], p_cmd,
0x1006	0x4641    MOV	R1, R8
; p_cmd end address is: 32 (R8)
0x1008	0x4620    MOV	R0, R4
;RW_NDEF_T2T.c, 155 :: 		rw_ndef_t2t_ndef.record_size - rw_ndef_t2t_ndef.record_ptr );
0x100A	0xF001FE89  BL	_memcpy+0
;RW_NDEF_T2T.c, 158 :: 		if( p_rw_ndef_pull_cb != NULL ) p_rw_ndef_pull_cb( rw_ndef_t2t_ndef.p_record,
0x100E	0x4C25    LDR	R4, [PC, #148]
0x1010	0x6824    LDR	R4, [R4, #0]
0x1012	0xB144    CBZ	R4, L_rw_ndef_t2t_read_next24
;RW_NDEF_T2T.c, 159 :: 		rw_ndef_t2t_ndef.record_size );
0x1014	0x4C21    LDR	R4, [PC, #132]
0x1016	0x8825    LDRH	R5, [R4, #0]
;RW_NDEF_T2T.c, 158 :: 		if( p_rw_ndef_pull_cb != NULL ) p_rw_ndef_pull_cb( rw_ndef_t2t_ndef.p_record,
0x1018	0x4C21    LDR	R4, [PC, #132]
0x101A	0x6824    LDR	R4, [R4, #0]
;RW_NDEF_T2T.c, 159 :: 		rw_ndef_t2t_ndef.record_size );
0x101C	0xB2A9    UXTH	R1, R5
;RW_NDEF_T2T.c, 158 :: 		if( p_rw_ndef_pull_cb != NULL ) p_rw_ndef_pull_cb( rw_ndef_t2t_ndef.p_record,
0x101E	0x4620    MOV	R0, R4
;RW_NDEF_T2T.c, 159 :: 		rw_ndef_t2t_ndef.record_size );
0x1020	0x4C20    LDR	R4, [PC, #128]
0x1022	0x6824    LDR	R4, [R4, #0]
0x1024	0x47A0    BLX	R4
L_rw_ndef_t2t_read_next24:
;RW_NDEF_T2T.c, 160 :: 		}
0x1026	0xE01B    B	L_rw_ndef_t2t_read_next25
L_rw_ndef_t2t_read_next23:
;RW_NDEF_T2T.c, 163 :: 		memcpy ( &rw_ndef_t2t_ndef.p_record[rw_ndef_t2t_ndef.record_ptr], p_cmd, 16 );
; p_rsp_size start address is: 36 (R9)
; rsp start address is: 28 (R7)
; p_cmd start address is: 32 (R8)
0x1028	0x4C1F    LDR	R4, [PC, #124]
0x102A	0x8825    LDRH	R5, [R4, #0]
0x102C	0x4C1C    LDR	R4, [PC, #112]
0x102E	0x6824    LDR	R4, [R4, #0]
0x1030	0x1964    ADDS	R4, R4, R5
0x1032	0x2210    MOVS	R2, #16
0x1034	0xB212    SXTH	R2, R2
0x1036	0x4641    MOV	R1, R8
; p_cmd end address is: 32 (R8)
0x1038	0x4620    MOV	R0, R4
0x103A	0xF001FE71  BL	_memcpy+0
;RW_NDEF_T2T.c, 164 :: 		rw_ndef_t2t_ndef.record_ptr += 16;
0x103E	0x4D1A    LDR	R5, [PC, #104]
0x1040	0x882C    LDRH	R4, [R5, #0]
0x1042	0x3410    ADDS	R4, #16
0x1044	0x802C    STRH	R4, [R5, #0]
;RW_NDEF_T2T.c, 165 :: 		rw_ndef_t2t_ndef.blk_nb += 4;
0x1046	0x4E19    LDR	R6, [PC, #100]
0x1048	0x7834    LDRB	R4, [R6, #0]
0x104A	0x1D24    ADDS	R4, R4, #4
0x104C	0x7034    STRB	R4, [R6, #0]
;RW_NDEF_T2T.c, 168 :: 		rsp[0] = 0x30;
0x104E	0x2430    MOVS	R4, #48
0x1050	0x703C    STRB	R4, [R7, #0]
;RW_NDEF_T2T.c, 169 :: 		rsp[1] = rw_ndef_t2t_ndef.blk_nb;
0x1052	0x1C7D    ADDS	R5, R7, #1
; rsp end address is: 28 (R7)
0x1054	0x4634    MOV	R4, R6
0x1056	0x7824    LDRB	R4, [R4, #0]
0x1058	0x702C    STRB	R4, [R5, #0]
;RW_NDEF_T2T.c, 170 :: 		*p_rsp_size = 2;
0x105A	0x2402    MOVS	R4, #2
0x105C	0xF8A94000  STRH	R4, [R9, #0]
; p_rsp_size end address is: 36 (R9)
;RW_NDEF_T2T.c, 171 :: 		}
L_rw_ndef_t2t_read_next25:
;RW_NDEF_T2T.c, 149 :: 		if ( ( cmd_size == 17 ) && ( p_cmd[cmd_size - 1] == 0x00 ) )
L__rw_ndef_t2t_read_next36:
L__rw_ndef_t2t_read_next35:
;RW_NDEF_T2T.c, 173 :: 		break;
0x1060	0xE015    B	L_rw_ndef_t2t_read_next1
;RW_NDEF_T2T.c, 175 :: 		default:
L_rw_ndef_t2t_read_next26:
;RW_NDEF_T2T.c, 176 :: 		break;
0x1062	0xE014    B	L_rw_ndef_t2t_read_next1
;RW_NDEF_T2T.c, 177 :: 		}
L_rw_ndef_t2t_read_next0:
; p_rsp_size start address is: 36 (R9)
; rsp start address is: 28 (R7)
; cmd_size start address is: 4 (R1)
; p_cmd start address is: 32 (R8)
0x1064	0x4C0C    LDR	R4, [PC, #48]
0x1066	0x7824    LDRB	R4, [R4, #0]
0x1068	0x2C00    CMP	R4, #0
0x106A	0xF43FAEF3  BEQ	L_rw_ndef_t2t_read_next2
0x106E	0x4C0A    LDR	R4, [PC, #40]
0x1070	0x7824    LDRB	R4, [R4, #0]
0x1072	0x2C01    CMP	R4, #1
0x1074	0xF43FAEFA  BEQ	L_rw_ndef_t2t_read_next3
0x1078	0x4C07    LDR	R4, [PC, #28]
0x107A	0x7824    LDRB	R4, [R4, #0]
0x107C	0x2C02    CMP	R4, #2
0x107E	0xF43FAF0D  BEQ	L_rw_ndef_t2t_read_next7
0x1082	0x4C05    LDR	R4, [PC, #20]
0x1084	0x7824    LDRB	R4, [R4, #0]
0x1086	0x2C03    CMP	R4, #3
0x1088	0xF43FAFA1  BEQ	L_rw_ndef_t2t_read_next19
; p_cmd end address is: 32 (R8)
; cmd_size end address is: 4 (R1)
; rsp end address is: 28 (R7)
; p_rsp_size end address is: 36 (R9)
0x108C	0xE7E9    B	L_rw_ndef_t2t_read_next26
L_rw_ndef_t2t_read_next1:
;RW_NDEF_T2T.c, 178 :: 		}
L_end_rw_ndef_t2t_read_next:
0x108E	0xF8DDE000  LDR	LR, [SP, #0]
0x1092	0xB002    ADD	SP, SP, #8
0x1094	0x4770    BX	LR
0x1096	0xBF00    NOP
0x1098	0x022A2000  	RW_NDEF_T2T_e_rw_ndef_t2t_state+0
0x109C	0x4BB02000  	RW_NDEF_T2T_rw_ndef_t2t_ndef+4
0x10A0	0x4BB42000  	RW_NDEF_T2T_rw_ndef_t2t_ndef+8
0x10A4	0x4AA82000  	_p_rw_ndef_pull_cb+0
0x10A8	0x4BAE2000  	RW_NDEF_T2T_rw_ndef_t2t_ndef+2
0x10AC	0x4BAC2000  	RW_NDEF_T2T_rw_ndef_t2t_ndef+0
; end of _rw_ndef_t2t_read_next
_rw_ndef_t3t_read_next:
;RW_NDEF_T3T.c, 86 :: 		uint8_t *p_cmd, uint16_t *p_cmd_size )
; p_cmd_size start address is: 12 (R3)
; p_cmd start address is: 8 (R2)
; rsp_size start address is: 4 (R1)
; p_rsp start address is: 0 (R0)
0x10B0	0xB081    SUB	SP, SP, #4
0x10B2	0xF8CDE000  STR	LR, [SP, #0]
0x10B6	0x4681    MOV	R9, R0
0x10B8	0x4617    MOV	R7, R2
0x10BA	0x4698    MOV	R8, R3
; p_cmd_size end address is: 12 (R3)
; p_cmd end address is: 8 (R2)
; rsp_size end address is: 4 (R1)
; p_rsp end address is: 0 (R0)
; p_rsp start address is: 36 (R9)
; rsp_size start address is: 4 (R1)
; p_cmd start address is: 28 (R7)
; p_cmd_size start address is: 32 (R8)
;RW_NDEF_T3T.c, 89 :: 		*p_cmd_size = 0;
0x10BC	0x2400    MOVS	R4, #0
0x10BE	0xF8A84000  STRH	R4, [R8, #0]
;RW_NDEF_T3T.c, 91 :: 		switch( e_rw_ndef_t3t_state )
0x10C2	0xE0A6    B	L_rw_ndef_t3t_read_next0
; p_rsp end address is: 36 (R9)
; rsp_size end address is: 4 (R1)
;RW_NDEF_T3T.c, 93 :: 		case INITIAL:
L_rw_ndef_t3t_read_next2:
;RW_NDEF_T3T.c, 95 :: 		memcpy ( p_cmd, T3T_CHECK, sizeof( T3T_CHECK ) );
0x10C4	0x2210    MOVS	R2, #16
0x10C6	0xB212    SXTH	R2, R2
0x10C8	0x495C    LDR	R1, [PC, #368]
0x10CA	0x4638    MOV	R0, R7
; p_cmd end address is: 28 (R7)
0x10CC	0xF001FE28  BL	_memcpy+0
;RW_NDEF_T3T.c, 96 :: 		*p_cmd_size = sizeof( T3T_CHECK );
0x10D0	0x2410    MOVS	R4, #16
0x10D2	0xF8A84000  STRH	R4, [R8, #0]
; p_cmd_size end address is: 32 (R8)
;RW_NDEF_T3T.c, 97 :: 		e_rw_ndef_t3t_state = GETTING_ATTRIBUTE_INFO;
0x10D6	0x2501    MOVS	R5, #1
0x10D8	0x4C59    LDR	R4, [PC, #356]
0x10DA	0x7025    STRB	R5, [R4, #0]
;RW_NDEF_T3T.c, 98 :: 		break;
0x10DC	0xE0A9    B	L_rw_ndef_t3t_read_next1
;RW_NDEF_T3T.c, 100 :: 		case GETTING_ATTRIBUTE_INFO:
L_rw_ndef_t3t_read_next3:
;RW_NDEF_T3T.c, 102 :: 		if ( ( p_rsp[rsp_size - 1] == 0x00 ) && ( p_rsp[1] == 0x07 ) &&
; p_cmd_size start address is: 32 (R8)
; p_cmd start address is: 28 (R7)
; rsp_size start address is: 4 (R1)
; p_rsp start address is: 36 (R9)
0x10DE	0x1E4C    SUBS	R4, R1, #1
0x10E0	0xB2A4    UXTH	R4, R4
; rsp_size end address is: 4 (R1)
0x10E2	0xEB090404  ADD	R4, R9, R4, LSL #0
0x10E6	0x7824    LDRB	R4, [R4, #0]
0x10E8	0x2C00    CMP	R4, #0
0x10EA	0xD12B    BNE	L__rw_ndef_t3t_read_next22
0x10EC	0xF1090401  ADD	R4, R9, #1
0x10F0	0x7824    LDRB	R4, [R4, #0]
0x10F2	0x2C07    CMP	R4, #7
0x10F4	0xD126    BNE	L__rw_ndef_t3t_read_next21
;RW_NDEF_T3T.c, 103 :: 		( p_rsp[10] == 0x00 ) && ( p_rsp[11] == 0x00 ) )
0x10F6	0xF109040A  ADD	R4, R9, #10
0x10FA	0x7824    LDRB	R4, [R4, #0]
0x10FC	0xBB14    CBNZ	R4, L__rw_ndef_t3t_read_next20
0x10FE	0xF109040B  ADD	R4, R9, #11
0x1102	0x7824    LDRB	R4, [R4, #0]
0x1104	0xB9F4    CBNZ	R4, L__rw_ndef_t3t_read_next19
L__rw_ndef_t3t_read_next18:
;RW_NDEF_T3T.c, 107 :: 		p_rsp[26];
0x1106	0xF109041A  ADD	R4, R9, #26
; p_rsp end address is: 36 (R9)
0x110A	0x7824    LDRB	R4, [R4, #0]
0x110C	0xB2E5    UXTB	R5, R4
0x110E	0x4C4D    LDR	R4, [PC, #308]
0x1110	0x8025    STRH	R5, [R4, #0]
;RW_NDEF_T3T.c, 109 :: 		if( rw_ndef_t3t_ndef.record_size > RW_MAX_NDEF_FILE_SIZE )
0x1112	0x2DF0    CMP	R5, #240
0x1114	0xD900    BLS	L_rw_ndef_t3t_read_next7
; p_cmd end address is: 28 (R7)
; p_cmd_size end address is: 32 (R8)
;RW_NDEF_T3T.c, 112 :: 		} else {
0x1116	0xE015    B	L_rw_ndef_t3t_read_next8
L_rw_ndef_t3t_read_next7:
;RW_NDEF_T3T.c, 113 :: 		rw_ndef_t3t_ndef.record_ptr = 0;
; p_cmd_size start address is: 32 (R8)
; p_cmd start address is: 28 (R7)
0x1118	0x2500    MOVS	R5, #0
0x111A	0x4C4B    LDR	R4, [PC, #300]
0x111C	0x8025    STRH	R5, [R4, #0]
;RW_NDEF_T3T.c, 114 :: 		rw_ndef_t3t_ndef.blk_nb = 1;
0x111E	0x2501    MOVS	R5, #1
0x1120	0x4C4A    LDR	R4, [PC, #296]
0x1122	0x7025    STRB	R5, [R4, #0]
;RW_NDEF_T3T.c, 117 :: 		memcpy ( p_cmd, T3T_CHECK, sizeof( T3T_CHECK ) );
0x1124	0x2210    MOVS	R2, #16
0x1126	0xB212    SXTH	R2, R2
0x1128	0x4944    LDR	R1, [PC, #272]
0x112A	0x4638    MOV	R0, R7
0x112C	0xF001FDF8  BL	_memcpy+0
;RW_NDEF_T3T.c, 118 :: 		p_cmd[15] = 0x01;
0x1130	0xF207050F  ADDW	R5, R7, #15
; p_cmd end address is: 28 (R7)
0x1134	0x2401    MOVS	R4, #1
0x1136	0x702C    STRB	R4, [R5, #0]
;RW_NDEF_T3T.c, 119 :: 		*p_cmd_size = sizeof( T3T_CHECK );
0x1138	0x2410    MOVS	R4, #16
0x113A	0xF8A84000  STRH	R4, [R8, #0]
; p_cmd_size end address is: 32 (R8)
;RW_NDEF_T3T.c, 120 :: 		e_rw_ndef_t3t_state = READING_CARD_CONTENT;
0x113E	0x2502    MOVS	R5, #2
0x1140	0x4C3F    LDR	R4, [PC, #252]
0x1142	0x7025    STRB	R5, [R4, #0]
;RW_NDEF_T3T.c, 121 :: 		}
L_rw_ndef_t3t_read_next8:
;RW_NDEF_T3T.c, 102 :: 		if ( ( p_rsp[rsp_size - 1] == 0x00 ) && ( p_rsp[1] == 0x07 ) &&
L__rw_ndef_t3t_read_next22:
L__rw_ndef_t3t_read_next21:
;RW_NDEF_T3T.c, 103 :: 		( p_rsp[10] == 0x00 ) && ( p_rsp[11] == 0x00 ) )
L__rw_ndef_t3t_read_next20:
L__rw_ndef_t3t_read_next19:
;RW_NDEF_T3T.c, 123 :: 		break;
0x1144	0xE075    B	L_rw_ndef_t3t_read_next1
;RW_NDEF_T3T.c, 125 :: 		case READING_CARD_CONTENT:
L_rw_ndef_t3t_read_next9:
;RW_NDEF_T3T.c, 127 :: 		if ( ( p_rsp[rsp_size - 1] == 0x00 ) && ( p_rsp[1] == 0x07 ) &&
; p_cmd_size start address is: 32 (R8)
; p_cmd start address is: 28 (R7)
; rsp_size start address is: 4 (R1)
; p_rsp start address is: 36 (R9)
0x1146	0x1E4C    SUBS	R4, R1, #1
0x1148	0xB2A4    UXTH	R4, R4
; rsp_size end address is: 4 (R1)
0x114A	0xEB090404  ADD	R4, R9, R4, LSL #0
0x114E	0x7824    LDRB	R4, [R4, #0]
0x1150	0x2C00    CMP	R4, #0
0x1152	0xF040805C  BNE	L__rw_ndef_t3t_read_next26
0x1156	0xF1090401  ADD	R4, R9, #1
0x115A	0x7824    LDRB	R4, [R4, #0]
0x115C	0x2C07    CMP	R4, #7
0x115E	0xF0408056  BNE	L__rw_ndef_t3t_read_next25
;RW_NDEF_T3T.c, 128 :: 		( p_rsp[10] == 0x00 ) && ( p_rsp[11] == 0x00 ) )
0x1162	0xF109040A  ADD	R4, R9, #10
0x1166	0x7824    LDRB	R4, [R4, #0]
0x1168	0x2C00    CMP	R4, #0
0x116A	0xF0408050  BNE	L__rw_ndef_t3t_read_next24
0x116E	0xF109040B  ADD	R4, R9, #11
0x1172	0x7824    LDRB	R4, [R4, #0]
0x1174	0x2C00    CMP	R4, #0
0x1176	0xD14A    BNE	L__rw_ndef_t3t_read_next23
L__rw_ndef_t3t_read_next17:
;RW_NDEF_T3T.c, 131 :: 		if ( ( rw_ndef_t3t_ndef.record_size - rw_ndef_t3t_ndef.record_ptr ) <= 16 )
0x1178	0x4C33    LDR	R4, [PC, #204]
0x117A	0x8825    LDRH	R5, [R4, #0]
0x117C	0x4C31    LDR	R4, [PC, #196]
0x117E	0x8824    LDRH	R4, [R4, #0]
0x1180	0x1B64    SUB	R4, R4, R5
0x1182	0xB2A4    UXTH	R4, R4
0x1184	0x2C10    CMP	R4, #16
0x1186	0xD81F    BHI	L_rw_ndef_t3t_read_next13
; p_cmd end address is: 28 (R7)
; p_cmd_size end address is: 32 (R8)
;RW_NDEF_T3T.c, 134 :: 		( rw_ndef_t3t_ndef.record_size - rw_ndef_t3t_ndef.record_ptr ) );
0x1188	0xF8DF80BC  LDR	R8, [PC, #188]
0x118C	0xF8B85000  LDRH	R5, [R8, #0]
0x1190	0x4C2C    LDR	R4, [PC, #176]
0x1192	0x8824    LDRH	R4, [R4, #0]
0x1194	0x1B67    SUB	R7, R4, R5
;RW_NDEF_T3T.c, 133 :: 		memcpy( &rw_ndef_t3t_ndef.p_record[rw_ndef_t3t_ndef.record_ptr], &p_rsp[13],
0x1196	0xF109060D  ADD	R6, R9, #13
; p_rsp end address is: 36 (R9)
0x119A	0x4644    MOV	R4, R8
0x119C	0x8825    LDRH	R5, [R4, #0]
0x119E	0x4C2C    LDR	R4, [PC, #176]
0x11A0	0x6824    LDR	R4, [R4, #0]
0x11A2	0x1964    ADDS	R4, R4, R5
;RW_NDEF_T3T.c, 134 :: 		( rw_ndef_t3t_ndef.record_size - rw_ndef_t3t_ndef.record_ptr ) );
0x11A4	0xB23A    SXTH	R2, R7
;RW_NDEF_T3T.c, 133 :: 		memcpy( &rw_ndef_t3t_ndef.p_record[rw_ndef_t3t_ndef.record_ptr], &p_rsp[13],
0x11A6	0x4631    MOV	R1, R6
0x11A8	0x4620    MOV	R0, R4
;RW_NDEF_T3T.c, 134 :: 		( rw_ndef_t3t_ndef.record_size - rw_ndef_t3t_ndef.record_ptr ) );
0x11AA	0xF001FDB9  BL	_memcpy+0
;RW_NDEF_T3T.c, 136 :: 		if( p_rw_ndef_pull_cb != NULL ) p_rw_ndef_pull_cb( rw_ndef_t3t_ndef.p_record,
0x11AE	0x4C29    LDR	R4, [PC, #164]
0x11B0	0x6824    LDR	R4, [R4, #0]
0x11B2	0xB144    CBZ	R4, L_rw_ndef_t3t_read_next14
;RW_NDEF_T3T.c, 137 :: 		rw_ndef_t3t_ndef.record_size );
0x11B4	0x4C23    LDR	R4, [PC, #140]
0x11B6	0x8825    LDRH	R5, [R4, #0]
;RW_NDEF_T3T.c, 136 :: 		if( p_rw_ndef_pull_cb != NULL ) p_rw_ndef_pull_cb( rw_ndef_t3t_ndef.p_record,
0x11B8	0x4C25    LDR	R4, [PC, #148]
0x11BA	0x6824    LDR	R4, [R4, #0]
;RW_NDEF_T3T.c, 137 :: 		rw_ndef_t3t_ndef.record_size );
0x11BC	0xB2A9    UXTH	R1, R5
;RW_NDEF_T3T.c, 136 :: 		if( p_rw_ndef_pull_cb != NULL ) p_rw_ndef_pull_cb( rw_ndef_t3t_ndef.p_record,
0x11BE	0x4620    MOV	R0, R4
;RW_NDEF_T3T.c, 137 :: 		rw_ndef_t3t_ndef.record_size );
0x11C0	0x4C24    LDR	R4, [PC, #144]
0x11C2	0x6824    LDR	R4, [R4, #0]
0x11C4	0x47A0    BLX	R4
L_rw_ndef_t3t_read_next14:
;RW_NDEF_T3T.c, 138 :: 		} else {
0x11C6	0xE022    B	L_rw_ndef_t3t_read_next15
L_rw_ndef_t3t_read_next13:
;RW_NDEF_T3T.c, 139 :: 		memcpy( &rw_ndef_t3t_ndef.p_record[rw_ndef_t3t_ndef.record_ptr], &p_rsp[13],
; p_cmd_size start address is: 32 (R8)
; p_cmd start address is: 28 (R7)
; p_rsp start address is: 36 (R9)
0x11C8	0xF109060D  ADD	R6, R9, #13
; p_rsp end address is: 36 (R9)
0x11CC	0x4C1E    LDR	R4, [PC, #120]
0x11CE	0x8825    LDRH	R5, [R4, #0]
0x11D0	0x4C1F    LDR	R4, [PC, #124]
0x11D2	0x6824    LDR	R4, [R4, #0]
0x11D4	0x1964    ADDS	R4, R4, R5
;RW_NDEF_T3T.c, 140 :: 		16 );
0x11D6	0x2210    MOVS	R2, #16
0x11D8	0xB212    SXTH	R2, R2
;RW_NDEF_T3T.c, 139 :: 		memcpy( &rw_ndef_t3t_ndef.p_record[rw_ndef_t3t_ndef.record_ptr], &p_rsp[13],
0x11DA	0x4631    MOV	R1, R6
0x11DC	0x4620    MOV	R0, R4
;RW_NDEF_T3T.c, 140 :: 		16 );
0x11DE	0xF001FD9F  BL	_memcpy+0
;RW_NDEF_T3T.c, 141 :: 		rw_ndef_t3t_ndef.record_ptr += 16;
0x11E2	0x4D19    LDR	R5, [PC, #100]
0x11E4	0x882C    LDRH	R4, [R5, #0]
0x11E6	0x3410    ADDS	R4, #16
0x11E8	0x802C    STRH	R4, [R5, #0]
;RW_NDEF_T3T.c, 142 :: 		rw_ndef_t3t_ndef.blk_nb++;
0x11EA	0x4D18    LDR	R5, [PC, #96]
0x11EC	0x782C    LDRB	R4, [R5, #0]
0x11EE	0x1C64    ADDS	R4, R4, #1
0x11F0	0x702C    STRB	R4, [R5, #0]
;RW_NDEF_T3T.c, 145 :: 		memcpy ( p_cmd, T3T_CHECK, sizeof( T3T_CHECK ) );
0x11F2	0x2210    MOVS	R2, #16
0x11F4	0xB212    SXTH	R2, R2
0x11F6	0x4911    LDR	R1, [PC, #68]
0x11F8	0x4638    MOV	R0, R7
0x11FA	0xF001FD91  BL	_memcpy+0
;RW_NDEF_T3T.c, 146 :: 		p_cmd[15] = rw_ndef_t3t_ndef.blk_nb;
0x11FE	0xF207050F  ADDW	R5, R7, #15
; p_cmd end address is: 28 (R7)
0x1202	0x4C12    LDR	R4, [PC, #72]
0x1204	0x7824    LDRB	R4, [R4, #0]
0x1206	0x702C    STRB	R4, [R5, #0]
;RW_NDEF_T3T.c, 147 :: 		*p_cmd_size = sizeof( T3T_CHECK );
0x1208	0x2410    MOVS	R4, #16
0x120A	0xF8A84000  STRH	R4, [R8, #0]
; p_cmd_size end address is: 32 (R8)
;RW_NDEF_T3T.c, 148 :: 		}
L_rw_ndef_t3t_read_next15:
;RW_NDEF_T3T.c, 127 :: 		if ( ( p_rsp[rsp_size - 1] == 0x00 ) && ( p_rsp[1] == 0x07 ) &&
L__rw_ndef_t3t_read_next26:
L__rw_ndef_t3t_read_next25:
;RW_NDEF_T3T.c, 128 :: 		( p_rsp[10] == 0x00 ) && ( p_rsp[11] == 0x00 ) )
L__rw_ndef_t3t_read_next24:
L__rw_ndef_t3t_read_next23:
;RW_NDEF_T3T.c, 150 :: 		break;
0x120E	0xE010    B	L_rw_ndef_t3t_read_next1
;RW_NDEF_T3T.c, 152 :: 		default:
L_rw_ndef_t3t_read_next16:
;RW_NDEF_T3T.c, 153 :: 		break;
0x1210	0xE00F    B	L_rw_ndef_t3t_read_next1
;RW_NDEF_T3T.c, 154 :: 		}
L_rw_ndef_t3t_read_next0:
; p_cmd_size start address is: 32 (R8)
; p_cmd start address is: 28 (R7)
; rsp_size start address is: 4 (R1)
; p_rsp start address is: 36 (R9)
0x1212	0x4C0B    LDR	R4, [PC, #44]
0x1214	0x7824    LDRB	R4, [R4, #0]
0x1216	0x2C00    CMP	R4, #0
0x1218	0xF43FAF54  BEQ	L_rw_ndef_t3t_read_next2
0x121C	0x4C08    LDR	R4, [PC, #32]
0x121E	0x7824    LDRB	R4, [R4, #0]
0x1220	0x2C01    CMP	R4, #1
0x1222	0xF43FAF5C  BEQ	L_rw_ndef_t3t_read_next3
0x1226	0x4C06    LDR	R4, [PC, #24]
0x1228	0x7824    LDRB	R4, [R4, #0]
0x122A	0x2C02    CMP	R4, #2
0x122C	0xF43FAF8B  BEQ	L_rw_ndef_t3t_read_next9
; p_rsp end address is: 36 (R9)
; rsp_size end address is: 4 (R1)
; p_cmd end address is: 28 (R7)
; p_cmd_size end address is: 32 (R8)
0x1230	0xE7EE    B	L_rw_ndef_t3t_read_next16
L_rw_ndef_t3t_read_next1:
;RW_NDEF_T3T.c, 155 :: 		}
L_end_rw_ndef_t3t_read_next:
0x1232	0xF8DDE000  LDR	LR, [SP, #0]
0x1236	0xB001    ADD	SP, SP, #4
0x1238	0x4770    BX	LR
0x123A	0xBF00    NOP
0x123C	0x02302000  	RW_NDEF_T3T_T3T_CHECK+0
0x1240	0x022B2000  	RW_NDEF_T3T_e_rw_ndef_t3t_state+0
0x1244	0x4BC42000  	RW_NDEF_T3T_rw_ndef_t3t_ndef+12
0x1248	0x4BC22000  	RW_NDEF_T3T_rw_ndef_t3t_ndef+10
0x124C	0x4BC02000  	RW_NDEF_T3T_rw_ndef_t3t_ndef+8
0x1250	0x4BC82000  	RW_NDEF_T3T_rw_ndef_t3t_ndef+16
0x1254	0x4AA82000  	_p_rw_ndef_pull_cb+0
; end of _rw_ndef_t3t_read_next
_rw_ndef_t4t_read_next:
;RW_NDEF_T4T.c, 102 :: 		uint8_t *rsp, uint16_t *p_rsp_size )
; p_rsp_size start address is: 12 (R3)
; rsp start address is: 8 (R2)
; cmd_size start address is: 4 (R1)
; p_cmd start address is: 0 (R0)
0x0A5C	0xB081    SUB	SP, SP, #4
0x0A5E	0xF8CDE000  STR	LR, [SP, #0]
0x0A62	0x4681    MOV	R9, R0
0x0A64	0xFA1FFA81  UXTH	R10, R1
0x0A68	0x4690    MOV	R8, R2
0x0A6A	0x461F    MOV	R7, R3
; p_rsp_size end address is: 12 (R3)
; rsp end address is: 8 (R2)
; cmd_size end address is: 4 (R1)
; p_cmd end address is: 0 (R0)
; p_cmd start address is: 36 (R9)
; cmd_size start address is: 40 (R10)
; rsp start address is: 32 (R8)
; p_rsp_size start address is: 28 (R7)
;RW_NDEF_T4T.c, 105 :: 		*p_rsp_size = 0;
0x0A6C	0x2400    MOVS	R4, #0
0x0A6E	0x803C    STRH	R4, [R7, #0]
;RW_NDEF_T4T.c, 107 :: 		switch( e_rw_ndef_t4t_state )
0x0A70	0xE1B1    B	L_rw_ndef_t4t_read_next0
; p_cmd end address is: 36 (R9)
; cmd_size end address is: 40 (R10)
;RW_NDEF_T4T.c, 109 :: 		case INITIAL:
L_rw_ndef_t4t_read_next2:
;RW_NDEF_T4T.c, 111 :: 		memcpy( rsp, ( uint8_t * )RW_NDEF_T4T_APP_SELECT, sizeof( RW_NDEF_T4T_APP_SELECT ) );
0x0A72	0x220C    MOVS	R2, #12
0x0A74	0xB212    SXTH	R2, R2
0x0A76	0x49B5    LDR	R1, [PC, #724]
0x0A78	0x4640    MOV	R0, R8
; rsp end address is: 32 (R8)
0x0A7A	0xF002F951  BL	_memcpy+0
;RW_NDEF_T4T.c, 112 :: 		*p_rsp_size = sizeof( RW_NDEF_T4T_APP_SELECT );
0x0A7E	0x240C    MOVS	R4, #12
0x0A80	0x803C    STRH	R4, [R7, #0]
; p_rsp_size end address is: 28 (R7)
;RW_NDEF_T4T.c, 113 :: 		e_rw_ndef_t4t_state = SELECTING_NDEF_APPLICATION20;
0x0A82	0x2501    MOVS	R5, #1
0x0A84	0x4CB2    LDR	R4, [PC, #712]
0x0A86	0x7025    STRB	R5, [R4, #0]
;RW_NDEF_T4T.c, 114 :: 		break;
0x0A88	0xE1CE    B	L_rw_ndef_t4t_read_next1
;RW_NDEF_T4T.c, 116 :: 		case SELECTING_NDEF_APPLICATION20:
L_rw_ndef_t4t_read_next3:
;RW_NDEF_T4T.c, 118 :: 		if ( !memcmp( &p_cmd[cmd_size - 2], ( uint8_t * )RW_NDEF_T4T_OK,
; p_rsp_size start address is: 28 (R7)
; rsp start address is: 32 (R8)
; cmd_size start address is: 40 (R10)
; p_cmd start address is: 36 (R9)
0x0A8A	0xF1AA0402  SUB	R4, R10, #2
0x0A8E	0xB2A4    UXTH	R4, R4
; cmd_size end address is: 40 (R10)
0x0A90	0xEB090404  ADD	R4, R9, R4, LSL #0
; p_cmd end address is: 36 (R9)
;RW_NDEF_T4T.c, 119 :: 		sizeof( RW_NDEF_T4T_OK ) ) )
0x0A94	0x2202    MOVS	R2, #2
0x0A96	0xB212    SXTH	R2, R2
;RW_NDEF_T4T.c, 118 :: 		if ( !memcmp( &p_cmd[cmd_size - 2], ( uint8_t * )RW_NDEF_T4T_OK,
0x0A98	0x49AE    LDR	R1, [PC, #696]
0x0A9A	0x4620    MOV	R0, R4
;RW_NDEF_T4T.c, 119 :: 		sizeof( RW_NDEF_T4T_OK ) ) )
0x0A9C	0xF7FFFF72  BL	_memcmp+0
0x0AA0	0xB958    CBNZ	R0, L_rw_ndef_t4t_read_next4
;RW_NDEF_T4T.c, 122 :: 		memcpy( rsp, ( uint8_t * )RW_NDEF_T4T_CC_SELECT, sizeof( RW_NDEF_T4T_CC_SELECT ) );
0x0AA2	0x2207    MOVS	R2, #7
0x0AA4	0xB212    SXTH	R2, R2
0x0AA6	0x49AC    LDR	R1, [PC, #688]
0x0AA8	0x4640    MOV	R0, R8
; rsp end address is: 32 (R8)
0x0AAA	0xF002F939  BL	_memcpy+0
;RW_NDEF_T4T.c, 123 :: 		*p_rsp_size = sizeof( RW_NDEF_T4T_CC_SELECT );
0x0AAE	0x2407    MOVS	R4, #7
0x0AB0	0x803C    STRH	R4, [R7, #0]
; p_rsp_size end address is: 28 (R7)
;RW_NDEF_T4T.c, 124 :: 		e_rw_ndef_t4t_state = SELECTING_CC;
0x0AB2	0x2503    MOVS	R5, #3
0x0AB4	0x4CA6    LDR	R4, [PC, #664]
0x0AB6	0x7025    STRB	R5, [R4, #0]
;RW_NDEF_T4T.c, 125 :: 		}
0x0AB8	0xE00E    B	L_rw_ndef_t4t_read_next5
L_rw_ndef_t4t_read_next4:
;RW_NDEF_T4T.c, 129 :: 		memcpy( rsp, ( uint8_t * )RW_NDEF_T4T_APP_SELECT, sizeof( RW_NDEF_T4T_APP_SELECT ) );
; p_rsp_size start address is: 28 (R7)
; rsp start address is: 32 (R8)
0x0ABA	0x220C    MOVS	R2, #12
0x0ABC	0xB212    SXTH	R2, R2
0x0ABE	0x49A3    LDR	R1, [PC, #652]
0x0AC0	0x4640    MOV	R0, R8
0x0AC2	0xF002F92D  BL	_memcpy+0
;RW_NDEF_T4T.c, 130 :: 		rsp[11] = 0x0;
0x0AC6	0xF108050B  ADD	R5, R8, #11
; rsp end address is: 32 (R8)
0x0ACA	0x2400    MOVS	R4, #0
0x0ACC	0x702C    STRB	R4, [R5, #0]
;RW_NDEF_T4T.c, 131 :: 		*p_rsp_size = sizeof( RW_NDEF_T4T_APP_SELECT );
0x0ACE	0x240C    MOVS	R4, #12
0x0AD0	0x803C    STRH	R4, [R7, #0]
; p_rsp_size end address is: 28 (R7)
;RW_NDEF_T4T.c, 132 :: 		e_rw_ndef_t4t_state = SELECTING_NDEF_APPLICATION10;
0x0AD2	0x2502    MOVS	R5, #2
0x0AD4	0x4C9E    LDR	R4, [PC, #632]
0x0AD6	0x7025    STRB	R5, [R4, #0]
;RW_NDEF_T4T.c, 133 :: 		}
L_rw_ndef_t4t_read_next5:
;RW_NDEF_T4T.c, 134 :: 		break;
0x0AD8	0xE1A6    B	L_rw_ndef_t4t_read_next1
;RW_NDEF_T4T.c, 136 :: 		case SELECTING_NDEF_APPLICATION10:
L_rw_ndef_t4t_read_next6:
;RW_NDEF_T4T.c, 138 :: 		if ( !memcmp( &p_cmd[cmd_size - 2], ( uint8_t * )RW_NDEF_T4T_OK,
; p_rsp_size start address is: 28 (R7)
; rsp start address is: 32 (R8)
; cmd_size start address is: 40 (R10)
; p_cmd start address is: 36 (R9)
0x0ADA	0xF1AA0402  SUB	R4, R10, #2
0x0ADE	0xB2A4    UXTH	R4, R4
; cmd_size end address is: 40 (R10)
0x0AE0	0xEB090404  ADD	R4, R9, R4, LSL #0
; p_cmd end address is: 36 (R9)
;RW_NDEF_T4T.c, 139 :: 		sizeof( RW_NDEF_T4T_OK ) ) )
0x0AE4	0x2202    MOVS	R2, #2
0x0AE6	0xB212    SXTH	R2, R2
;RW_NDEF_T4T.c, 138 :: 		if ( !memcmp( &p_cmd[cmd_size - 2], ( uint8_t * )RW_NDEF_T4T_OK,
0x0AE8	0x499A    LDR	R1, [PC, #616]
0x0AEA	0x4620    MOV	R0, R4
;RW_NDEF_T4T.c, 139 :: 		sizeof( RW_NDEF_T4T_OK ) ) )
0x0AEC	0xF7FFFF4A  BL	_memcmp+0
0x0AF0	0xB970    CBNZ	R0, L_rw_ndef_t4t_read_next7
;RW_NDEF_T4T.c, 142 :: 		memcpy( rsp, ( uint8_t * )RW_NDEF_T4T_CC_SELECT, sizeof( RW_NDEF_T4T_CC_SELECT ) );
0x0AF2	0x2207    MOVS	R2, #7
0x0AF4	0xB212    SXTH	R2, R2
0x0AF6	0x4998    LDR	R1, [PC, #608]
0x0AF8	0x4640    MOV	R0, R8
0x0AFA	0xF002F911  BL	_memcpy+0
;RW_NDEF_T4T.c, 143 :: 		rsp[3] = 0x00;
0x0AFE	0xF1080503  ADD	R5, R8, #3
; rsp end address is: 32 (R8)
0x0B02	0x2400    MOVS	R4, #0
0x0B04	0x702C    STRB	R4, [R5, #0]
;RW_NDEF_T4T.c, 144 :: 		*p_rsp_size = sizeof( RW_NDEF_T4T_CC_SELECT );
0x0B06	0x2407    MOVS	R4, #7
0x0B08	0x803C    STRH	R4, [R7, #0]
; p_rsp_size end address is: 28 (R7)
;RW_NDEF_T4T.c, 145 :: 		e_rw_ndef_t4t_state = SELECTING_CC;
0x0B0A	0x2503    MOVS	R5, #3
0x0B0C	0x4C90    LDR	R4, [PC, #576]
0x0B0E	0x7025    STRB	R5, [R4, #0]
;RW_NDEF_T4T.c, 146 :: 		}
L_rw_ndef_t4t_read_next7:
;RW_NDEF_T4T.c, 147 :: 		break;
0x0B10	0xE18A    B	L_rw_ndef_t4t_read_next1
;RW_NDEF_T4T.c, 149 :: 		case SELECTING_CC:
L_rw_ndef_t4t_read_next8:
;RW_NDEF_T4T.c, 151 :: 		if ( !memcmp( &p_cmd[cmd_size - 2], ( uint8_t * )RW_NDEF_T4T_OK,
; p_rsp_size start address is: 28 (R7)
; rsp start address is: 32 (R8)
; cmd_size start address is: 40 (R10)
; p_cmd start address is: 36 (R9)
0x0B12	0xF1AA0402  SUB	R4, R10, #2
0x0B16	0xB2A4    UXTH	R4, R4
; cmd_size end address is: 40 (R10)
0x0B18	0xEB090404  ADD	R4, R9, R4, LSL #0
; p_cmd end address is: 36 (R9)
;RW_NDEF_T4T.c, 152 :: 		sizeof( RW_NDEF_T4T_OK ) ) )
0x0B1C	0x2202    MOVS	R2, #2
0x0B1E	0xB212    SXTH	R2, R2
;RW_NDEF_T4T.c, 151 :: 		if ( !memcmp( &p_cmd[cmd_size - 2], ( uint8_t * )RW_NDEF_T4T_OK,
0x0B20	0x498C    LDR	R1, [PC, #560]
0x0B22	0x4620    MOV	R0, R4
;RW_NDEF_T4T.c, 152 :: 		sizeof( RW_NDEF_T4T_OK ) ) )
0x0B24	0xF7FFFF2E  BL	_memcmp+0
0x0B28	0xB950    CBNZ	R0, L_rw_ndef_t4t_read_next9
;RW_NDEF_T4T.c, 155 :: 		memcpy( rsp, ( uint8_t * )RW_NDEF_T4T_READ, sizeof( RW_NDEF_T4T_READ ) );
0x0B2A	0x2205    MOVS	R2, #5
0x0B2C	0xB212    SXTH	R2, R2
0x0B2E	0x498B    LDR	R1, [PC, #556]
0x0B30	0x4640    MOV	R0, R8
; rsp end address is: 32 (R8)
0x0B32	0xF002F8F5  BL	_memcpy+0
;RW_NDEF_T4T.c, 156 :: 		*p_rsp_size = sizeof( RW_NDEF_T4T_READ );
0x0B36	0x2405    MOVS	R4, #5
0x0B38	0x803C    STRH	R4, [R7, #0]
; p_rsp_size end address is: 28 (R7)
;RW_NDEF_T4T.c, 157 :: 		e_rw_ndef_t4t_state = READING_CC;
0x0B3A	0x2504    MOVS	R5, #4
0x0B3C	0x4C84    LDR	R4, [PC, #528]
0x0B3E	0x7025    STRB	R5, [R4, #0]
;RW_NDEF_T4T.c, 158 :: 		}
L_rw_ndef_t4t_read_next9:
;RW_NDEF_T4T.c, 159 :: 		break;
0x0B40	0xE172    B	L_rw_ndef_t4t_read_next1
;RW_NDEF_T4T.c, 161 :: 		case READING_CC:
L_rw_ndef_t4t_read_next10:
;RW_NDEF_T4T.c, 163 :: 		if ( ( !memcmp( &p_cmd[cmd_size - 2], ( uint8_t * )RW_NDEF_T4T_OK,
; p_rsp_size start address is: 28 (R7)
; rsp start address is: 32 (R8)
; cmd_size start address is: 40 (R10)
; p_cmd start address is: 36 (R9)
0x0B42	0xF1AA0402  SUB	R4, R10, #2
0x0B46	0xB2A4    UXTH	R4, R4
0x0B48	0xEB090404  ADD	R4, R9, R4, LSL #0
;RW_NDEF_T4T.c, 164 :: 		sizeof( RW_NDEF_T4T_OK ) ) ) && ( cmd_size == 15 + 2 ) )
0x0B4C	0x2202    MOVS	R2, #2
0x0B4E	0xB212    SXTH	R2, R2
;RW_NDEF_T4T.c, 163 :: 		if ( ( !memcmp( &p_cmd[cmd_size - 2], ( uint8_t * )RW_NDEF_T4T_OK,
0x0B50	0x4980    LDR	R1, [PC, #512]
0x0B52	0x4620    MOV	R0, R4
;RW_NDEF_T4T.c, 164 :: 		sizeof( RW_NDEF_T4T_OK ) ) ) && ( cmd_size == 15 + 2 ) )
0x0B54	0xF7FFFF16  BL	_memcmp+0
0x0B58	0x2800    CMP	R0, #0
0x0B5A	0xF040805B  BNE	L__rw_ndef_t4t_read_next33
0x0B5E	0xF1BA0F11  CMP	R10, #17
0x0B62	0xF0408057  BNE	L__rw_ndef_t4t_read_next32
; cmd_size end address is: 40 (R10)
L__rw_ndef_t4t_read_next31:
;RW_NDEF_T4T.c, 167 :: 		rw_ndef_t4t_ndef.mapping_version = p_cmd[2];
0x0B66	0xF1090402  ADD	R4, R9, #2
0x0B6A	0x7825    LDRB	R5, [R4, #0]
0x0B6C	0x4C7C    LDR	R4, [PC, #496]
0x0B6E	0x7025    STRB	R5, [R4, #0]
;RW_NDEF_T4T.c, 168 :: 		rw_ndef_t4t_ndef.mle = ( p_cmd[3] << 8 ) + p_cmd[4];
0x0B70	0xF1090403  ADD	R4, R9, #3
0x0B74	0x7824    LDRB	R4, [R4, #0]
0x0B76	0x0225    LSLS	R5, R4, #8
0x0B78	0xB2AD    UXTH	R5, R5
0x0B7A	0xF1090404  ADD	R4, R9, #4
0x0B7E	0x7824    LDRB	R4, [R4, #0]
0x0B80	0x192D    ADDS	R5, R5, R4
0x0B82	0x4C78    LDR	R4, [PC, #480]
0x0B84	0x8025    STRH	R5, [R4, #0]
;RW_NDEF_T4T.c, 169 :: 		rw_ndef_t4t_ndef.mlc = ( p_cmd[5] << 8 ) + p_cmd[6];
0x0B86	0xF1090405  ADD	R4, R9, #5
0x0B8A	0x7824    LDRB	R4, [R4, #0]
0x0B8C	0x0225    LSLS	R5, R4, #8
0x0B8E	0xB2AD    UXTH	R5, R5
0x0B90	0xF1090406  ADD	R4, R9, #6
0x0B94	0x7824    LDRB	R4, [R4, #0]
0x0B96	0x192D    ADDS	R5, R5, R4
0x0B98	0x4C73    LDR	R4, [PC, #460]
0x0B9A	0x8025    STRH	R5, [R4, #0]
;RW_NDEF_T4T.c, 170 :: 		rw_ndef_t4t_ndef.file_id[0] = p_cmd[9];
0x0B9C	0xF1090409  ADD	R4, R9, #9
0x0BA0	0x7825    LDRB	R5, [R4, #0]
0x0BA2	0x4C72    LDR	R4, [PC, #456]
0x0BA4	0x7025    STRB	R5, [R4, #0]
;RW_NDEF_T4T.c, 171 :: 		rw_ndef_t4t_ndef.file_id[1] = p_cmd[10];
0x0BA6	0xF109040A  ADD	R4, R9, #10
0x0BAA	0x7825    LDRB	R5, [R4, #0]
0x0BAC	0x4C70    LDR	R4, [PC, #448]
0x0BAE	0x7025    STRB	R5, [R4, #0]
;RW_NDEF_T4T.c, 172 :: 		rw_ndef_t4t_ndef.max_ndef_file_size = ( p_cmd[11] << 8 ) + p_cmd[12];
0x0BB0	0xF109040B  ADD	R4, R9, #11
0x0BB4	0x7824    LDRB	R4, [R4, #0]
0x0BB6	0x0225    LSLS	R5, R4, #8
0x0BB8	0xB2AD    UXTH	R5, R5
0x0BBA	0xF109040C  ADD	R4, R9, #12
0x0BBE	0x7824    LDRB	R4, [R4, #0]
0x0BC0	0x192D    ADDS	R5, R5, R4
0x0BC2	0x4C6C    LDR	R4, [PC, #432]
0x0BC4	0x8025    STRH	R5, [R4, #0]
;RW_NDEF_T4T.c, 173 :: 		rw_ndef_t4t_ndef.rd_access = p_cmd[13];
0x0BC6	0xF109040D  ADD	R4, R9, #13
0x0BCA	0x7825    LDRB	R5, [R4, #0]
0x0BCC	0x4C6A    LDR	R4, [PC, #424]
0x0BCE	0x7025    STRB	R5, [R4, #0]
;RW_NDEF_T4T.c, 174 :: 		rw_ndef_t4t_ndef.wr_access = p_cmd[14];
0x0BD0	0xF109040E  ADD	R4, R9, #14
; p_cmd end address is: 36 (R9)
0x0BD4	0x7825    LDRB	R5, [R4, #0]
0x0BD6	0x4C69    LDR	R4, [PC, #420]
0x0BD8	0x7025    STRB	R5, [R4, #0]
;RW_NDEF_T4T.c, 177 :: 		memcpy( rsp, ( uint8_t * )RW_NDEF_T4T_NDEF_SELECT, sizeof( RW_NDEF_T4T_NDEF_SELECT ) );
0x0BDA	0x2207    MOVS	R2, #7
0x0BDC	0xB212    SXTH	R2, R2
0x0BDE	0x4968    LDR	R1, [PC, #416]
0x0BE0	0x4640    MOV	R0, R8
0x0BE2	0xF002F89D  BL	_memcpy+0
;RW_NDEF_T4T.c, 178 :: 		if ( rw_ndef_t4t_ndef.mapping_version == 0x10 ) rsp[3] = 0x00;
0x0BE6	0x4C5E    LDR	R4, [PC, #376]
0x0BE8	0x7824    LDRB	R4, [R4, #0]
0x0BEA	0x2C10    CMP	R4, #16
0x0BEC	0xD103    BNE	L_rw_ndef_t4t_read_next14
0x0BEE	0xF1080503  ADD	R5, R8, #3
0x0BF2	0x2400    MOVS	R4, #0
0x0BF4	0x702C    STRB	R4, [R5, #0]
L_rw_ndef_t4t_read_next14:
;RW_NDEF_T4T.c, 179 :: 		rsp[5] = rw_ndef_t4t_ndef.file_id[0];
0x0BF6	0xF1080505  ADD	R5, R8, #5
0x0BFA	0x4C5C    LDR	R4, [PC, #368]
0x0BFC	0x7824    LDRB	R4, [R4, #0]
0x0BFE	0x702C    STRB	R4, [R5, #0]
;RW_NDEF_T4T.c, 180 :: 		rsp[6] = rw_ndef_t4t_ndef.file_id[1];
0x0C00	0xF1080506  ADD	R5, R8, #6
; rsp end address is: 32 (R8)
0x0C04	0x4C5A    LDR	R4, [PC, #360]
0x0C06	0x7824    LDRB	R4, [R4, #0]
0x0C08	0x702C    STRB	R4, [R5, #0]
;RW_NDEF_T4T.c, 181 :: 		*p_rsp_size = sizeof( RW_NDEF_T4T_NDEF_SELECT );
0x0C0A	0x2407    MOVS	R4, #7
0x0C0C	0x803C    STRH	R4, [R7, #0]
; p_rsp_size end address is: 28 (R7)
;RW_NDEF_T4T.c, 182 :: 		e_rw_ndef_t4t_state = SELECTING_NDEF;
0x0C0E	0x2505    MOVS	R5, #5
0x0C10	0x4C4F    LDR	R4, [PC, #316]
0x0C12	0x7025    STRB	R5, [R4, #0]
;RW_NDEF_T4T.c, 164 :: 		sizeof( RW_NDEF_T4T_OK ) ) ) && ( cmd_size == 15 + 2 ) )
L__rw_ndef_t4t_read_next33:
L__rw_ndef_t4t_read_next32:
;RW_NDEF_T4T.c, 184 :: 		break;
0x0C14	0xE108    B	L_rw_ndef_t4t_read_next1
;RW_NDEF_T4T.c, 186 :: 		case SELECTING_NDEF:
L_rw_ndef_t4t_read_next15:
;RW_NDEF_T4T.c, 188 :: 		if ( !memcmp( &p_cmd[cmd_size - 2], ( uint8_t * )RW_NDEF_T4T_OK,
; p_rsp_size start address is: 28 (R7)
; rsp start address is: 32 (R8)
; cmd_size start address is: 40 (R10)
; p_cmd start address is: 36 (R9)
0x0C16	0xF1AA0402  SUB	R4, R10, #2
0x0C1A	0xB2A4    UXTH	R4, R4
; cmd_size end address is: 40 (R10)
0x0C1C	0xEB090404  ADD	R4, R9, R4, LSL #0
; p_cmd end address is: 36 (R9)
;RW_NDEF_T4T.c, 189 :: 		sizeof( RW_NDEF_T4T_OK ) ) )
0x0C20	0x2202    MOVS	R2, #2
0x0C22	0xB212    SXTH	R2, R2
;RW_NDEF_T4T.c, 188 :: 		if ( !memcmp( &p_cmd[cmd_size - 2], ( uint8_t * )RW_NDEF_T4T_OK,
0x0C24	0x494B    LDR	R1, [PC, #300]
0x0C26	0x4620    MOV	R0, R4
;RW_NDEF_T4T.c, 189 :: 		sizeof( RW_NDEF_T4T_OK ) ) )
0x0C28	0xF7FFFEAC  BL	_memcmp+0
0x0C2C	0xB970    CBNZ	R0, L_rw_ndef_t4t_read_next16
;RW_NDEF_T4T.c, 192 :: 		memcpy( rsp, ( uint8_t * )RW_NDEF_T4T_READ, sizeof( RW_NDEF_T4T_READ ) );
0x0C2E	0x2205    MOVS	R2, #5
0x0C30	0xB212    SXTH	R2, R2
0x0C32	0x494A    LDR	R1, [PC, #296]
0x0C34	0x4640    MOV	R0, R8
0x0C36	0xF002F873  BL	_memcpy+0
;RW_NDEF_T4T.c, 193 :: 		*p_rsp_size = sizeof( RW_NDEF_T4T_READ );
0x0C3A	0x2405    MOVS	R4, #5
0x0C3C	0x803C    STRH	R4, [R7, #0]
; p_rsp_size end address is: 28 (R7)
;RW_NDEF_T4T.c, 194 :: 		rsp[4] = 2;
0x0C3E	0xF1080504  ADD	R5, R8, #4
; rsp end address is: 32 (R8)
0x0C42	0x2402    MOVS	R4, #2
0x0C44	0x702C    STRB	R4, [R5, #0]
;RW_NDEF_T4T.c, 195 :: 		e_rw_ndef_t4t_state = READING_NDEF_SIZE;
0x0C46	0x2506    MOVS	R5, #6
0x0C48	0x4C41    LDR	R4, [PC, #260]
0x0C4A	0x7025    STRB	R5, [R4, #0]
;RW_NDEF_T4T.c, 196 :: 		}
L_rw_ndef_t4t_read_next16:
;RW_NDEF_T4T.c, 197 :: 		break;
0x0C4C	0xE0EC    B	L_rw_ndef_t4t_read_next1
;RW_NDEF_T4T.c, 199 :: 		case READING_NDEF_SIZE:
L_rw_ndef_t4t_read_next17:
;RW_NDEF_T4T.c, 201 :: 		if ( !memcmp( &p_cmd[cmd_size - 2], ( uint8_t * )RW_NDEF_T4T_OK,
; p_rsp_size start address is: 28 (R7)
; rsp start address is: 32 (R8)
; cmd_size start address is: 40 (R10)
; p_cmd start address is: 36 (R9)
0x0C4E	0xF1AA0402  SUB	R4, R10, #2
0x0C52	0xB2A4    UXTH	R4, R4
; cmd_size end address is: 40 (R10)
0x0C54	0xEB090404  ADD	R4, R9, R4, LSL #0
;RW_NDEF_T4T.c, 202 :: 		sizeof( RW_NDEF_T4T_OK ) ) )
0x0C58	0x2202    MOVS	R2, #2
0x0C5A	0xB212    SXTH	R2, R2
;RW_NDEF_T4T.c, 201 :: 		if ( !memcmp( &p_cmd[cmd_size - 2], ( uint8_t * )RW_NDEF_T4T_OK,
0x0C5C	0x493D    LDR	R1, [PC, #244]
0x0C5E	0x4620    MOV	R0, R4
;RW_NDEF_T4T.c, 202 :: 		sizeof( RW_NDEF_T4T_OK ) ) )
0x0C60	0xF7FFFE90  BL	_memcmp+0
0x0C64	0x2800    CMP	R0, #0
0x0C66	0xD131    BNE	L_rw_ndef_t4t_read_next18
;RW_NDEF_T4T.c, 204 :: 		rw_ndef_t4t_ndef.record_size = ( p_cmd[0] << 8 ) + p_cmd[1];
0x0C68	0xF8994000  LDRB	R4, [R9, #0]
0x0C6C	0x0225    LSLS	R5, R4, #8
0x0C6E	0xB2AD    UXTH	R5, R5
0x0C70	0xF1090401  ADD	R4, R9, #1
; p_cmd end address is: 36 (R9)
0x0C74	0x7824    LDRB	R4, [R4, #0]
0x0C76	0x192D    ADDS	R5, R5, R4
0x0C78	0xB2AD    UXTH	R5, R5
0x0C7A	0x4C42    LDR	R4, [PC, #264]
0x0C7C	0x8025    STRH	R5, [R4, #0]
;RW_NDEF_T4T.c, 205 :: 		if( rw_ndef_t4t_ndef.record_size > RW_MAX_NDEF_FILE_SIZE )
0x0C7E	0x2DF0    CMP	R5, #240
0x0C80	0xD900    BLS	L_rw_ndef_t4t_read_next19
; rsp end address is: 32 (R8)
; p_rsp_size end address is: 28 (R7)
;RW_NDEF_T4T.c, 208 :: 		}
0x0C82	0xE023    B	L_rw_ndef_t4t_read_next20
L_rw_ndef_t4t_read_next19:
;RW_NDEF_T4T.c, 211 :: 		rw_ndef_t4t_ndef.record_ptr = 0;
; p_rsp_size start address is: 28 (R7)
; rsp start address is: 32 (R8)
0x0C84	0x2500    MOVS	R5, #0
0x0C86	0x4C40    LDR	R4, [PC, #256]
0x0C88	0x8025    STRH	R5, [R4, #0]
;RW_NDEF_T4T.c, 214 :: 		memcpy( rsp, ( uint8_t * )RW_NDEF_T4T_READ, sizeof( RW_NDEF_T4T_READ ) );
0x0C8A	0x2205    MOVS	R2, #5
0x0C8C	0xB212    SXTH	R2, R2
0x0C8E	0x4933    LDR	R1, [PC, #204]
0x0C90	0x4640    MOV	R0, R8
0x0C92	0xF002F845  BL	_memcpy+0
;RW_NDEF_T4T.c, 215 :: 		rsp[3] =  2;
0x0C96	0xF1080503  ADD	R5, R8, #3
0x0C9A	0x2402    MOVS	R4, #2
0x0C9C	0x702C    STRB	R4, [R5, #0]
;RW_NDEF_T4T.c, 216 :: 		rsp[4] = ( rw_ndef_t4t_ndef.record_size > rw_ndef_t4t_ndef.mle - 1 ) ?
0x0C9E	0xF1080604  ADD	R6, R8, #4
; rsp end address is: 32 (R8)
0x0CA2	0x4C30    LDR	R4, [PC, #192]
0x0CA4	0x8824    LDRH	R4, [R4, #0]
0x0CA6	0x1E65    SUBS	R5, R4, #1
0x0CA8	0xB2AD    UXTH	R5, R5
0x0CAA	0x4C36    LDR	R4, [PC, #216]
0x0CAC	0x8824    LDRH	R4, [R4, #0]
0x0CAE	0x42AC    CMP	R4, R5
0x0CB0	0xD904    BLS	L_rw_ndef_t4t_read_next21
;RW_NDEF_T4T.c, 217 :: 		rw_ndef_t4t_ndef.mle - 1 : ( uint8_t ) rw_ndef_t4t_ndef.record_size;
0x0CB2	0x4C2C    LDR	R4, [PC, #176]
0x0CB4	0x8824    LDRH	R4, [R4, #0]
0x0CB6	0x1E60    SUBS	R0, R4, #1
0x0CB8	0xB280    UXTH	R0, R0
; ?FLOC___rw_ndef_t4t_read_next?T133 start address is: 0 (R0)
; ?FLOC___rw_ndef_t4t_read_next?T133 end address is: 0 (R0)
0x0CBA	0xE001    B	L_rw_ndef_t4t_read_next22
L_rw_ndef_t4t_read_next21:
0x0CBC	0x4C31    LDR	R4, [PC, #196]
; ?FLOC___rw_ndef_t4t_read_next?T133 start address is: 0 (R0)
0x0CBE	0x7820    LDRB	R0, [R4, #0]
; ?FLOC___rw_ndef_t4t_read_next?T133 end address is: 0 (R0)
L_rw_ndef_t4t_read_next22:
; ?FLOC___rw_ndef_t4t_read_next?T133 start address is: 0 (R0)
0x0CC0	0x7030    STRB	R0, [R6, #0]
; ?FLOC___rw_ndef_t4t_read_next?T133 end address is: 0 (R0)
;RW_NDEF_T4T.c, 218 :: 		*p_rsp_size = sizeof( RW_NDEF_T4T_READ );
0x0CC2	0x2405    MOVS	R4, #5
0x0CC4	0x803C    STRH	R4, [R7, #0]
; p_rsp_size end address is: 28 (R7)
;RW_NDEF_T4T.c, 219 :: 		e_rw_ndef_t4t_state = READING_NDEF;
0x0CC6	0x2507    MOVS	R5, #7
0x0CC8	0x4C21    LDR	R4, [PC, #132]
0x0CCA	0x7025    STRB	R5, [R4, #0]
;RW_NDEF_T4T.c, 220 :: 		}
L_rw_ndef_t4t_read_next20:
;RW_NDEF_T4T.c, 221 :: 		}
L_rw_ndef_t4t_read_next18:
;RW_NDEF_T4T.c, 222 :: 		break;
0x0CCC	0xE0AC    B	L_rw_ndef_t4t_read_next1
;RW_NDEF_T4T.c, 224 :: 		case READING_NDEF:
L_rw_ndef_t4t_read_next23:
;RW_NDEF_T4T.c, 226 :: 		if ( !memcmp( &p_cmd[cmd_size - 2], ( uint8_t * )RW_NDEF_T4T_OK,
; p_rsp_size start address is: 28 (R7)
; rsp start address is: 32 (R8)
; cmd_size start address is: 40 (R10)
; p_cmd start address is: 36 (R9)
0x0CCE	0xF1AA0402  SUB	R4, R10, #2
0x0CD2	0xB2A4    UXTH	R4, R4
0x0CD4	0xEB090404  ADD	R4, R9, R4, LSL #0
;RW_NDEF_T4T.c, 227 :: 		sizeof( RW_NDEF_T4T_OK ) ) )
0x0CD8	0x2202    MOVS	R2, #2
0x0CDA	0xB212    SXTH	R2, R2
;RW_NDEF_T4T.c, 226 :: 		if ( !memcmp( &p_cmd[cmd_size - 2], ( uint8_t * )RW_NDEF_T4T_OK,
0x0CDC	0x491D    LDR	R1, [PC, #116]
0x0CDE	0x4620    MOV	R0, R4
;RW_NDEF_T4T.c, 227 :: 		sizeof( RW_NDEF_T4T_OK ) ) )
0x0CE0	0xF7FFFE50  BL	_memcmp+0
0x0CE4	0x2800    CMP	R0, #0
0x0CE6	0xF0408074  BNE	L_rw_ndef_t4t_read_next24
;RW_NDEF_T4T.c, 230 :: 		cmd_size - 2 );
0x0CEA	0xF1AA0602  SUB	R6, R10, #2
;RW_NDEF_T4T.c, 229 :: 		memcpy( &rw_ndef_t4t_ndef.p_record[rw_ndef_t4t_ndef.record_ptr], p_cmd,
0x0CEE	0x4C26    LDR	R4, [PC, #152]
0x0CF0	0x8825    LDRH	R5, [R4, #0]
0x0CF2	0x4C26    LDR	R4, [PC, #152]
0x0CF4	0x6824    LDR	R4, [R4, #0]
0x0CF6	0x1964    ADDS	R4, R4, R5
;RW_NDEF_T4T.c, 230 :: 		cmd_size - 2 );
0x0CF8	0xB232    SXTH	R2, R6
;RW_NDEF_T4T.c, 229 :: 		memcpy( &rw_ndef_t4t_ndef.p_record[rw_ndef_t4t_ndef.record_ptr], p_cmd,
0x0CFA	0x4649    MOV	R1, R9
; p_cmd end address is: 36 (R9)
0x0CFC	0x4620    MOV	R0, R4
;RW_NDEF_T4T.c, 230 :: 		cmd_size - 2 );
0x0CFE	0xF002F80F  BL	_memcpy+0
;RW_NDEF_T4T.c, 231 :: 		rw_ndef_t4t_ndef.record_ptr += cmd_size - 2;
0x0D02	0xF1AA0502  SUB	R5, R10, #2
0x0D06	0xB2AD    UXTH	R5, R5
; cmd_size end address is: 40 (R10)
0x0D08	0x4E1F    LDR	R6, [PC, #124]
0x0D0A	0x8834    LDRH	R4, [R6, #0]
0x0D0C	0x1965    ADDS	R5, R4, R5
0x0D0E	0xB2AD    UXTH	R5, R5
0x0D10	0x8035    STRH	R5, [R6, #0]
;RW_NDEF_T4T.c, 234 :: 		if ( rw_ndef_t4t_ndef.record_ptr == rw_ndef_t4t_ndef.record_size )
0x0D12	0x4C1C    LDR	R4, [PC, #112]
0x0D14	0x8824    LDRH	R4, [R4, #0]
0x0D16	0x42A5    CMP	R5, R4
0x0D18	0xD10C    BNE	L_rw_ndef_t4t_read_next25
; rsp end address is: 32 (R8)
; p_rsp_size end address is: 28 (R7)
;RW_NDEF_T4T.c, 237 :: 		if( p_rw_ndef_pull_cb != NULL ) p_rw_ndef_pull_cb( rw_ndef_t4t_ndef.p_record,
0x0D1A	0x4C1D    LDR	R4, [PC, #116]
0x0D1C	0x6824    LDR	R4, [R4, #0]
0x0D1E	0xB144    CBZ	R4, L_rw_ndef_t4t_read_next26
;RW_NDEF_T4T.c, 238 :: 		rw_ndef_t4t_ndef.record_size );
0x0D20	0x4C18    LDR	R4, [PC, #96]
0x0D22	0x8825    LDRH	R5, [R4, #0]
;RW_NDEF_T4T.c, 237 :: 		if( p_rw_ndef_pull_cb != NULL ) p_rw_ndef_pull_cb( rw_ndef_t4t_ndef.p_record,
0x0D24	0x4C19    LDR	R4, [PC, #100]
0x0D26	0x6824    LDR	R4, [R4, #0]
;RW_NDEF_T4T.c, 238 :: 		rw_ndef_t4t_ndef.record_size );
0x0D28	0xB2A9    UXTH	R1, R5
;RW_NDEF_T4T.c, 237 :: 		if( p_rw_ndef_pull_cb != NULL ) p_rw_ndef_pull_cb( rw_ndef_t4t_ndef.p_record,
0x0D2A	0x4620    MOV	R0, R4
;RW_NDEF_T4T.c, 238 :: 		rw_ndef_t4t_ndef.record_size );
0x0D2C	0x4C18    LDR	R4, [PC, #96]
0x0D2E	0x6824    LDR	R4, [R4, #0]
0x0D30	0x47A0    BLX	R4
L_rw_ndef_t4t_read_next26:
;RW_NDEF_T4T.c, 239 :: 		}
0x0D32	0xE04E    B	L_rw_ndef_t4t_read_next27
L_rw_ndef_t4t_read_next25:
;RW_NDEF_T4T.c, 243 :: 		memcpy( rsp, ( uint8_t * )RW_NDEF_T4T_READ, sizeof( RW_NDEF_T4T_READ ) );
; p_rsp_size start address is: 28 (R7)
; rsp start address is: 32 (R8)
0x0D34	0x2205    MOVS	R2, #5
0x0D36	0xB212    SXTH	R2, R2
0x0D38	0x4908    LDR	R1, [PC, #32]
0x0D3A	0x4640    MOV	R0, R8
0x0D3C	0xF001FFF0  BL	_memcpy+0
;RW_NDEF_T4T.c, 244 :: 		rsp[3] =  rw_ndef_t4t_ndef.record_ptr + 2;
0x0D40	0xF1080603  ADD	R6, R8, #3
0x0D44	0x4D10    LDR	R5, [PC, #64]
0x0D46	0x882C    LDRH	R4, [R5, #0]
0x0D48	0xF000B824  B	#72
0x0D4C	0xAD000000  	RW_NDEF_T4T_RW_NDEF_T4T_APP_SELECT+0
0x0D50	0x02402000  	RW_NDEF_T4T_e_rw_ndef_t4t_state+0
0x0D54	0x01AE0000  	RW_NDEF_T4T_RW_NDEF_T4T_OK+0
0x0D58	0xAD400000  	RW_NDEF_T4T_RW_NDEF_T4T_CC_SELECT+0
0x0D5C	0xAD5B0000  	RW_NDEF_T4T_RW_NDEF_T4T_READ+0
0x0D60	0x4BCC2000  	RW_NDEF_T4T_rw_ndef_t4t_ndef+0
0x0D64	0x4BCE2000  	RW_NDEF_T4T_rw_ndef_t4t_ndef+2
0x0D68	0x4BD02000  	RW_NDEF_T4T_rw_ndef_t4t_ndef+4
0x0D6C	0x4BD22000  	RW_NDEF_T4T_rw_ndef_t4t_ndef+6
0x0D70	0x4BD32000  	RW_NDEF_T4T_rw_ndef_t4t_ndef+7
0x0D74	0x4BD42000  	RW_NDEF_T4T_rw_ndef_t4t_ndef+8
0x0D78	0x4BD62000  	RW_NDEF_T4T_rw_ndef_t4t_ndef+10
0x0D7C	0x4BD72000  	RW_NDEF_T4T_rw_ndef_t4t_ndef+11
0x0D80	0xAD4E0000  	RW_NDEF_T4T_RW_NDEF_T4T_NDEF_SELECT+0
0x0D84	0x4BDA2000  	RW_NDEF_T4T_rw_ndef_t4t_ndef+14
0x0D88	0x4BD82000  	RW_NDEF_T4T_rw_ndef_t4t_ndef+12
0x0D8C	0x4BDC2000  	RW_NDEF_T4T_rw_ndef_t4t_ndef+16
0x0D90	0x4AA82000  	_p_rw_ndef_pull_cb+0
0x0D94	0x1CA4    ADDS	R4, R4, #2
0x0D96	0x7034    STRB	R4, [R6, #0]
;RW_NDEF_T4T.c, 245 :: 		rsp[4] = ( ( rw_ndef_t4t_ndef.record_size - rw_ndef_t4t_ndef.record_ptr ) >
0x0D98	0xF1080604  ADD	R6, R8, #4
; rsp end address is: 32 (R8)
0x0D9C	0x462C    MOV	R4, R5
0x0D9E	0x8825    LDRH	R5, [R4, #0]
0x0DA0	0x4C23    LDR	R4, [PC, #140]
0x0DA2	0x8824    LDRH	R4, [R4, #0]
0x0DA4	0x1B65    SUB	R5, R4, R5
0x0DA6	0xB2AD    UXTH	R5, R5
;RW_NDEF_T4T.c, 246 :: 		rw_ndef_t4t_ndef.mle - 1 ) ? rw_ndef_t4t_ndef.mle - 1 : ( uint8_t ) (
0x0DA8	0x4C22    LDR	R4, [PC, #136]
0x0DAA	0x8824    LDRH	R4, [R4, #0]
0x0DAC	0x1E64    SUBS	R4, R4, #1
0x0DAE	0xB2A4    UXTH	R4, R4
0x0DB0	0x42A5    CMP	R5, R4
0x0DB2	0xD904    BLS	L_rw_ndef_t4t_read_next28
0x0DB4	0x4C1F    LDR	R4, [PC, #124]
0x0DB6	0x8824    LDRH	R4, [R4, #0]
0x0DB8	0x1E60    SUBS	R0, R4, #1
0x0DBA	0xB280    UXTH	R0, R0
; ?FLOC___rw_ndef_t4t_read_next?T164 start address is: 0 (R0)
; ?FLOC___rw_ndef_t4t_read_next?T164 end address is: 0 (R0)
0x0DBC	0xE006    B	L_rw_ndef_t4t_read_next29
L_rw_ndef_t4t_read_next28:
;RW_NDEF_T4T.c, 247 :: 		rw_ndef_t4t_ndef.record_size - rw_ndef_t4t_ndef.record_ptr );
0x0DBE	0x4C1E    LDR	R4, [PC, #120]
0x0DC0	0x8825    LDRH	R5, [R4, #0]
0x0DC2	0x4C1B    LDR	R4, [PC, #108]
0x0DC4	0x8824    LDRH	R4, [R4, #0]
0x0DC6	0x1B60    SUB	R0, R4, R5
0x0DC8	0xB280    UXTH	R0, R0
; ?FLOC___rw_ndef_t4t_read_next?T164 start address is: 0 (R0)
0x0DCA	0xB2C0    UXTB	R0, R0
; ?FLOC___rw_ndef_t4t_read_next?T164 end address is: 0 (R0)
L_rw_ndef_t4t_read_next29:
; ?FLOC___rw_ndef_t4t_read_next?T164 start address is: 0 (R0)
0x0DCC	0x7030    STRB	R0, [R6, #0]
; ?FLOC___rw_ndef_t4t_read_next?T164 end address is: 0 (R0)
;RW_NDEF_T4T.c, 248 :: 		*p_rsp_size = sizeof( RW_NDEF_T4T_READ );
0x0DCE	0x2405    MOVS	R4, #5
0x0DD0	0x803C    STRH	R4, [R7, #0]
; p_rsp_size end address is: 28 (R7)
;RW_NDEF_T4T.c, 249 :: 		}
L_rw_ndef_t4t_read_next27:
;RW_NDEF_T4T.c, 250 :: 		}
L_rw_ndef_t4t_read_next24:
;RW_NDEF_T4T.c, 251 :: 		break;
0x0DD2	0xE029    B	L_rw_ndef_t4t_read_next1
;RW_NDEF_T4T.c, 253 :: 		default:
L_rw_ndef_t4t_read_next30:
;RW_NDEF_T4T.c, 254 :: 		break;
0x0DD4	0xE028    B	L_rw_ndef_t4t_read_next1
;RW_NDEF_T4T.c, 255 :: 		}
L_rw_ndef_t4t_read_next0:
; p_rsp_size start address is: 28 (R7)
; rsp start address is: 32 (R8)
; cmd_size start address is: 40 (R10)
; p_cmd start address is: 36 (R9)
0x0DD6	0x4C19    LDR	R4, [PC, #100]
0x0DD8	0x7824    LDRB	R4, [R4, #0]
0x0DDA	0x2C00    CMP	R4, #0
0x0DDC	0xF43FAE49  BEQ	L_rw_ndef_t4t_read_next2
0x0DE0	0x4C16    LDR	R4, [PC, #88]
0x0DE2	0x7824    LDRB	R4, [R4, #0]
0x0DE4	0x2C01    CMP	R4, #1
0x0DE6	0xF43FAE50  BEQ	L_rw_ndef_t4t_read_next3
0x0DEA	0x4C14    LDR	R4, [PC, #80]
0x0DEC	0x7824    LDRB	R4, [R4, #0]
0x0DEE	0x2C02    CMP	R4, #2
0x0DF0	0xF43FAE73  BEQ	L_rw_ndef_t4t_read_next6
0x0DF4	0x4C11    LDR	R4, [PC, #68]
0x0DF6	0x7824    LDRB	R4, [R4, #0]
0x0DF8	0x2C03    CMP	R4, #3
0x0DFA	0xF43FAE8A  BEQ	L_rw_ndef_t4t_read_next8
0x0DFE	0x4C0F    LDR	R4, [PC, #60]
0x0E00	0x7824    LDRB	R4, [R4, #0]
0x0E02	0x2C04    CMP	R4, #4
0x0E04	0xF43FAE9D  BEQ	L_rw_ndef_t4t_read_next10
0x0E08	0x4C0C    LDR	R4, [PC, #48]
0x0E0A	0x7824    LDRB	R4, [R4, #0]
0x0E0C	0x2C05    CMP	R4, #5
0x0E0E	0xF43FAF02  BEQ	L_rw_ndef_t4t_read_next15
0x0E12	0x4C0A    LDR	R4, [PC, #40]
0x0E14	0x7824    LDRB	R4, [R4, #0]
0x0E16	0x2C06    CMP	R4, #6
0x0E18	0xF43FAF19  BEQ	L_rw_ndef_t4t_read_next17
0x0E1C	0x4C07    LDR	R4, [PC, #28]
0x0E1E	0x7824    LDRB	R4, [R4, #0]
0x0E20	0x2C07    CMP	R4, #7
0x0E22	0xF43FAF54  BEQ	L_rw_ndef_t4t_read_next23
; p_cmd end address is: 36 (R9)
; cmd_size end address is: 40 (R10)
; rsp end address is: 32 (R8)
; p_rsp_size end address is: 28 (R7)
0x0E26	0xE7D5    B	L_rw_ndef_t4t_read_next30
L_rw_ndef_t4t_read_next1:
;RW_NDEF_T4T.c, 256 :: 		}
L_end_rw_ndef_t4t_read_next:
0x0E28	0xF8DDE000  LDR	LR, [SP, #0]
0x0E2C	0xB001    ADD	SP, SP, #4
0x0E2E	0x4770    BX	LR
0x0E30	0x4BDA2000  	RW_NDEF_T4T_rw_ndef_t4t_ndef+14
0x0E34	0x4BCE2000  	RW_NDEF_T4T_rw_ndef_t4t_ndef+2
0x0E38	0x4BD82000  	RW_NDEF_T4T_rw_ndef_t4t_ndef+12
0x0E3C	0x02402000  	RW_NDEF_T4T_e_rw_ndef_t4t_state+0
; end of _rw_ndef_t4t_read_next
_memcmp:
;__Lib_CString.c, 30 :: 		int memcmp(void *s1, void *s2, int n) {
; n start address is: 8 (R2)
; s2 start address is: 4 (R1)
; s1 start address is: 0 (R0)
0x0984	0xB081    SUB	SP, SP, #4
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
; s1 end address is: 0 (R0)
; s1 start address is: 0 (R0)
; s2 start address is: 4 (R1)
; n start address is: 8 (R2)
0x0986	0xF8AD2000  STRH	R2, [SP, #0]
; s1 end address is: 0 (R0)
; n end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x098A	0x4602    MOV	R2, R0
0x098C	0xF9BD0000  LDRSH	R0, [SP, #0]
;__Lib_CString.c, 31 :: 		while(n-- != 0) {
L_memcmp4:
; n start address is: 0 (R0)
; n start address is: 0 (R0)
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
0x0990	0xB204    SXTH	R4, R0
0x0992	0x1E43    SUBS	R3, R0, #1
0x0994	0xB218    SXTH	R0, R3
; n end address is: 0 (R0)
0x0996	0xB15C    CBZ	R4, L_memcmp5
; n end address is: 0 (R0)
;__Lib_CString.c, 32 :: 		if(*((char *)s1) != *((char *)s2))
; n start address is: 0 (R0)
0x0998	0x7814    LDRB	R4, [R2, #0]
0x099A	0x780B    LDRB	R3, [R1, #0]
0x099C	0x429C    CMP	R4, R3
0x099E	0xD004    BEQ	L_memcmp6
; n end address is: 0 (R0)
;__Lib_CString.c, 33 :: 		return *((char *)s1) - *((char *)s2);
0x09A0	0x7814    LDRB	R4, [R2, #0]
; s1 end address is: 8 (R2)
0x09A2	0x780B    LDRB	R3, [R1, #0]
; s2 end address is: 4 (R1)
0x09A4	0x1AE3    SUB	R3, R4, R3
0x09A6	0xB218    SXTH	R0, R3
0x09A8	0xE004    B	L_end_memcmp
L_memcmp6:
;__Lib_CString.c, 37 :: 		s1++;
; s2 start address is: 4 (R1)
; s1 start address is: 8 (R2)
; n start address is: 0 (R0)
0x09AA	0x1C52    ADDS	R2, R2, #1
;__Lib_CString.c, 38 :: 		s2++;
0x09AC	0x1C49    ADDS	R1, R1, #1
;__Lib_CString.c, 39 :: 		}
; n end address is: 0 (R0)
; s1 end address is: 8 (R2)
; s2 end address is: 4 (R1)
0x09AE	0xE7EF    B	L_memcmp4
L_memcmp5:
;__Lib_CString.c, 40 :: 		return 0;
0x09B0	0x2000    MOVS	R0, #0
0x09B2	0xB200    SXTH	R0, R0
;__Lib_CString.c, 41 :: 		}
L_end_memcmp:
0x09B4	0xB001    ADD	SP, SP, #4
0x09B6	0x4770    BX	LR
; end of _memcmp
_nfc_restart_discovery:
;nfc.c, 754 :: 		int nfc_restart_discovery( void )
0x35A4	0xB0C3    SUB	SP, SP, #268
0x35A6	0xF8CDE000  STR	LR, [SP, #0]
;nfc.c, 756 :: 		uint8_t answer[ANSWER_MAX_SIZE] = {0};
0x35AA	0xF10D0B04  ADD	R11, SP, #4
0x35AE	0xF50B7A84  ADD	R10, R11, #264
0x35B2	0xF8DFC054  LDR	R12, [PC, #84]
0x35B6	0xF000FF39  BL	___CC2DW+0
;nfc.c, 757 :: 		uint16_t answer_size = 0;
;nfc.c, 758 :: 		uint8_t NCI_RESTART_DISCOVERY[] = { 0x21, 0x06, 0x01, 0x03 };
;nfc.c, 761 :: 		answer, sizeof( answer ), &answer_size ) )
0x35BA	0xF50D7283  ADD	R2, SP, #262
0x35BE	0xA901    ADD	R1, SP, #4
;nfc.c, 760 :: 		if( host_tx_rx( NCI_RESTART_DISCOVERY, sizeof( NCI_RESTART_DISCOVERY ),
0x35C0	0xA842    ADD	R0, SP, #264
;nfc.c, 761 :: 		answer, sizeof( answer ), &answer_size ) )
0x35C2	0xB404    PUSH	(R2)
0x35C4	0xF2401302  MOVW	R3, #258
0x35C8	0x460A    MOV	R2, R1
;nfc.c, 760 :: 		if( host_tx_rx( NCI_RESTART_DISCOVERY, sizeof( NCI_RESTART_DISCOVERY ),
0x35CA	0x2104    MOVS	R1, #4
;nfc.c, 761 :: 		answer, sizeof( answer ), &answer_size ) )
0x35CC	0xF7FFFB02  BL	nfc_host_tx_rx+0
0x35D0	0xB001    ADD	SP, SP, #4
0x35D2	0xB118    CBZ	R0, L_nfc_restart_discovery122
;nfc.c, 762 :: 		return NFC_ERROR;
0x35D4	0xF64F70FF  MOVW	R0, #65535
0x35D8	0xB200    SXTH	R0, R0
0x35DA	0xE010    B	L_end_nfc_restart_discovery
L_nfc_restart_discovery122:
;nfc.c, 763 :: 		else if( host_rx( answer, sizeof( answer ), &answer_size, TIMEOUT_1S ) )
0x35DC	0xF50D7183  ADD	R1, SP, #262
0x35E0	0xA801    ADD	R0, SP, #4
0x35E2	0xF24033E8  MOVW	R3, #1000
0x35E6	0x460A    MOV	R2, R1
0x35E8	0xF2401102  MOVW	R1, #258
0x35EC	0xF7FDFEEA  BL	nfc_host_rx+0
0x35F0	0xB118    CBZ	R0, L_nfc_restart_discovery124
;nfc.c, 764 :: 		return NFC_ERROR;
0x35F2	0xF64F70FF  MOVW	R0, #65535
0x35F6	0xB200    SXTH	R0, R0
0x35F8	0xE001    B	L_end_nfc_restart_discovery
L_nfc_restart_discovery124:
;nfc.c, 766 :: 		return NFC_SUCCESS;
0x35FA	0x2000    MOVS	R0, #0
0x35FC	0xB200    SXTH	R0, R0
;nfc.c, 767 :: 		}
L_end_nfc_restart_discovery:
0x35FE	0xF8DDE000  LDR	LR, [SP, #0]
0x3602	0xB043    ADD	SP, SP, #268
0x3604	0x4770    BX	LR
0x3606	0xBF00    NOP
0x3608	0xA93B0000  	?ICSnfc_restart_discovery_answer_L0+0
; end of _nfc_restart_discovery
_nfc_stop_discovery:
;nfc.c, 769 :: 		int nfc_stop_discovery( void )
0x3660	0xB0C3    SUB	SP, SP, #268
0x3662	0xF8CDE000  STR	LR, [SP, #0]
;nfc.c, 771 :: 		uint8_t answer[ANSWER_MAX_SIZE] = {0};
0x3666	0xF10D0B04  ADD	R11, SP, #4
0x366A	0xF50B7A84  ADD	R10, R11, #264
0x366E	0xF8DFC054  LDR	R12, [PC, #84]
0x3672	0xF000FEDB  BL	___CC2DW+0
;nfc.c, 772 :: 		uint16_t answer_size = 0;
;nfc.c, 773 :: 		uint8_t NCI_STOP_DISCOVERY[] = { 0x21, 0x06, 0x01, 0x00 };
;nfc.c, 776 :: 		answer,sizeof( answer ), &answer_size ) )
0x3676	0xF50D7283  ADD	R2, SP, #262
0x367A	0xA901    ADD	R1, SP, #4
;nfc.c, 775 :: 		if( host_tx_rx( NCI_STOP_DISCOVERY, sizeof( NCI_STOP_DISCOVERY ),
0x367C	0xA842    ADD	R0, SP, #264
;nfc.c, 776 :: 		answer,sizeof( answer ), &answer_size ) )
0x367E	0xB404    PUSH	(R2)
0x3680	0xF2401302  MOVW	R3, #258
0x3684	0x460A    MOV	R2, R1
;nfc.c, 775 :: 		if( host_tx_rx( NCI_STOP_DISCOVERY, sizeof( NCI_STOP_DISCOVERY ),
0x3686	0x2104    MOVS	R1, #4
;nfc.c, 776 :: 		answer,sizeof( answer ), &answer_size ) )
0x3688	0xF7FFFAA4  BL	nfc_host_tx_rx+0
0x368C	0xB001    ADD	SP, SP, #4
0x368E	0xB118    CBZ	R0, L_nfc_stop_discovery125
;nfc.c, 777 :: 		return NFC_ERROR;
0x3690	0xF64F70FF  MOVW	R0, #65535
0x3694	0xB200    SXTH	R0, R0
0x3696	0xE010    B	L_end_nfc_stop_discovery
L_nfc_stop_discovery125:
;nfc.c, 778 :: 		else if( host_rx( answer, sizeof( answer ), &answer_size, TIMEOUT_1S ) )
0x3698	0xF50D7183  ADD	R1, SP, #262
0x369C	0xA801    ADD	R0, SP, #4
0x369E	0xF24033E8  MOVW	R3, #1000
0x36A2	0x460A    MOV	R2, R1
0x36A4	0xF2401102  MOVW	R1, #258
0x36A8	0xF7FDFE8C  BL	nfc_host_rx+0
0x36AC	0xB118    CBZ	R0, L_nfc_stop_discovery127
;nfc.c, 779 :: 		return NFC_ERROR;
0x36AE	0xF64F70FF  MOVW	R0, #65535
0x36B2	0xB200    SXTH	R0, R0
0x36B4	0xE001    B	L_end_nfc_stop_discovery
L_nfc_stop_discovery127:
;nfc.c, 781 :: 		return NFC_SUCCESS;
0x36B6	0x2000    MOVS	R0, #0
0x36B8	0xB200    SXTH	R0, R0
;nfc.c, 782 :: 		}
L_end_nfc_stop_discovery:
0x36BA	0xF8DDE000  LDR	LR, [SP, #0]
0x36BE	0xB043    ADD	SP, SP, #268
0x36C0	0x4770    BX	LR
0x36C2	0xBF00    NOP
0x36C4	0xA8330000  	?ICSnfc_stop_discovery_answer_L0+0
; end of _nfc_stop_discovery
__Lib_System_InitialSetUpRCCRCC2:
;__Lib_System.c, 994 :: 		static void InitialSetUpRCCRCC2(){
0x4940	0xB090    SUB	SP, SP, #64
;__Lib_System.c, 1001 :: 		asm CPSID I;
0x4942	0xB672    CPSID	i
;__Lib_System.c, 1003 :: 		ulOSC_CR       = 12345678;
0x4944	0x4897    LDR	R0, [PC, #604]
0x4946	0x9001    STR	R0, [SP, #4]
;__Lib_System.c, 1004 :: 		ulSIM_SOPT1    = 12345679;
0x4948	0x4897    LDR	R0, [PC, #604]
0x494A	0x9002    STR	R0, [SP, #8]
;__Lib_System.c, 1005 :: 		ulSIM_SOPT2    = 12345680;
0x494C	0x4897    LDR	R0, [PC, #604]
0x494E	0x9003    STR	R0, [SP, #12]
;__Lib_System.c, 1006 :: 		ulSIM_CLKDIV1  = 12345681;
0x4950	0x4897    LDR	R0, [PC, #604]
0x4952	0x9004    STR	R0, [SP, #16]
;__Lib_System.c, 1007 :: 		ulMCG_C1       = 12345682;
0x4954	0x4897    LDR	R0, [PC, #604]
0x4956	0x9005    STR	R0, [SP, #20]
;__Lib_System.c, 1008 :: 		ulMCG_C2       = 12345683;
0x4958	0x4897    LDR	R0, [PC, #604]
0x495A	0x9006    STR	R0, [SP, #24]
;__Lib_System.c, 1009 :: 		ulMCG_C4       = 12345684;
0x495C	0x4897    LDR	R0, [PC, #604]
0x495E	0x9007    STR	R0, [SP, #28]
;__Lib_System.c, 1010 :: 		ulMCG_C5       = 12345685;
0x4960	0x4897    LDR	R0, [PC, #604]
0x4962	0x9008    STR	R0, [SP, #32]
;__Lib_System.c, 1011 :: 		ulMCG_C6       = 12345686;
0x4964	0x4897    LDR	R0, [PC, #604]
0x4966	0x9009    STR	R0, [SP, #36]
;__Lib_System.c, 1012 :: 		ulMCG_SC       = 12345687;
0x4968	0x4897    LDR	R0, [PC, #604]
0x496A	0x900A    STR	R0, [SP, #40]
;__Lib_System.c, 1013 :: 		ulMCG_C7       = 12345688;
0x496C	0x4897    LDR	R0, [PC, #604]
0x496E	0x900B    STR	R0, [SP, #44]
;__Lib_System.c, 1014 :: 		ulSIM_CLKDIV2  = 12345689;
0x4970	0x4897    LDR	R0, [PC, #604]
0x4972	0x900C    STR	R0, [SP, #48]
;__Lib_System.c, 1015 :: 		ulWDOG_STCTRLH = 12345690;
; ulWDOG_STCTRLH start address is: 4 (R1)
0x4974	0x4997    LDR	R1, [PC, #604]
;__Lib_System.c, 1016 :: 		ulMCG_MODE     = 12345691;
0x4976	0x4898    LDR	R0, [PC, #608]
0x4978	0x900D    STR	R0, [SP, #52]
;__Lib_System.c, 1018 :: 		Fosc_kHz       = 12345677;
0x497A	0x4898    LDR	R0, [PC, #608]
0x497C	0x900E    STR	R0, [SP, #56]
;__Lib_System.c, 1020 :: 		mcg_mode       = ulMCG_MODE & 0x7;
0x497E	0x980D    LDR	R0, [SP, #52]
0x4980	0xF0000007  AND	R0, R0, #7
0x4984	0x900F    STR	R0, [SP, #60]
;__Lib_System.c, 1023 :: 		if ((ulWDOG_STCTRLH & WDOG_STCTRLH_WDOGEN_MASK) == 0) {
0x4986	0xF0010001  AND	R0, R1, #1
; ulWDOG_STCTRLH end address is: 4 (R1)
0x498A	0xB950    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC231
;__Lib_System.c, 1026 :: 		WDOG->UNLOCK = WDOG_UNLOCK_WDOGUNLOCK(0xC520); // Key 1 //
0x498C	0xF24C5020  MOVW	R0, #50464
0x4990	0x4993    LDR	R1, [PC, #588]
0x4992	0x8008    STRH	R0, [R1, #0]
;__Lib_System.c, 1028 :: 		WDOG->UNLOCK = WDOG_UNLOCK_WDOGUNLOCK(0xD928); // Key 2 //
0x4994	0xF64D1028  MOVW	R0, #55592
0x4998	0x8008    STRH	R0, [R1, #0]
;__Lib_System.c, 1035 :: 		0x0100U;
0x499A	0xF24011D2  MOVW	R1, #466
0x499E	0x4891    LDR	R0, [PC, #580]
0x49A0	0x8001    STRH	R1, [R0, #0]
;__Lib_System.c, 1036 :: 		}
L___Lib_System_InitialSetUpRCCRCC231:
;__Lib_System.c, 1038 :: 		SCB->VTOR = 0;
0x49A2	0x2100    MOVS	R1, #0
0x49A4	0x4890    LDR	R0, [PC, #576]
0x49A6	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1040 :: 		if((RCM->SRS0 & RCM_SRS0_WAKEUP_MASK) != 0x00)
0x49A8	0x4890    LDR	R0, [PC, #576]
0x49AA	0x7800    LDRB	R0, [R0, #0]
0x49AC	0xF0000001  AND	R0, R0, #1
0x49B0	0xB2C0    UXTB	R0, R0
0x49B2	0xB158    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC232
;__Lib_System.c, 1042 :: 		if((PMC->REGSC & PMC_REGSC_ACKISO_MASK) != 0x00)
0x49B4	0x488E    LDR	R0, [PC, #568]
0x49B6	0x7800    LDRB	R0, [R0, #0]
0x49B8	0xF0000008  AND	R0, R0, #8
0x49BC	0xB2C0    UXTB	R0, R0
0x49BE	0xB120    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC233
;__Lib_System.c, 1044 :: 		PMC->REGSC |= PMC_REGSC_ACKISO_MASK; // Release hold with ACKISO:  Only has an effect if recovering from VLLSx.//
0x49C0	0x498B    LDR	R1, [PC, #556]
0x49C2	0x7808    LDRB	R0, [R1, #0]
0x49C4	0xF0400008  ORR	R0, R0, #8
0x49C8	0x7008    STRB	R0, [R1, #0]
;__Lib_System.c, 1045 :: 		}
L___Lib_System_InitialSetUpRCCRCC233:
;__Lib_System.c, 1046 :: 		} else {
0x49CA	0xE021    B	L___Lib_System_InitialSetUpRCCRCC234
L___Lib_System_InitialSetUpRCCRCC232:
;__Lib_System.c, 1047 :: 		SIM_SCGC6 |= SIM_SCGC6_RTC_MASK;
0x49CC	0x4889    LDR	R0, [PC, #548]
0x49CE	0x6800    LDR	R0, [R0, #0]
0x49D0	0xF0405100  ORR	R1, R0, #536870912
0x49D4	0x4887    LDR	R0, [PC, #540]
0x49D6	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1048 :: 		if ((RTC_CR & RTC_CR_OSCE_MASK) == 0x00) { // Only if the OSCILLATOR is not already enabled //
0x49D8	0x4887    LDR	R0, [PC, #540]
0x49DA	0x6800    LDR	R0, [R0, #0]
0x49DC	0xF4007080  AND	R0, R0, #256
0x49E0	0xB9B0    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC235
;__Lib_System.c, 1049 :: 		RTC_CR = (unsigned long)((RTC_CR & (unsigned long)~(unsigned long)(RTC_CR_SC2P_MASK | RTC_CR_SC4P_MASK | RTC_CR_SC8P_MASK | RTC_CR_SC16P_MASK)) | (unsigned long)SYSTEM_RTC_CR_VALUE);
0x49E2	0x4885    LDR	R0, [PC, #532]
0x49E4	0x6801    LDR	R1, [R0, #0]
0x49E6	0xF46F5070  MVN	R0, #15360
0x49EA	0xEA010000  AND	R0, R1, R0, LSL #0
0x49EE	0xF4407140  ORR	R1, R0, #768
0x49F2	0x4881    LDR	R0, [PC, #516]
0x49F4	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1050 :: 		RTC_CR |= (unsigned long)RTC_CR_OSCE_MASK;
0x49F6	0x4880    LDR	R0, [PC, #512]
0x49F8	0x6800    LDR	R0, [R0, #0]
0x49FA	0xF4407180  ORR	R1, R0, #256
0x49FE	0x487E    LDR	R0, [PC, #504]
0x4A00	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1051 :: 		RTC_CR &= (unsigned long)~(uint32_t)RTC_CR_CLKO_MASK;
0x4A02	0x487D    LDR	R0, [PC, #500]
0x4A04	0x6801    LDR	R1, [R0, #0]
0x4A06	0xF46F7000  MVN	R0, #512
0x4A0A	0x4001    ANDS	R1, R0
0x4A0C	0x487A    LDR	R0, [PC, #488]
0x4A0E	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1052 :: 		}
L___Lib_System_InitialSetUpRCCRCC235:
;__Lib_System.c, 1053 :: 		}
L___Lib_System_InitialSetUpRCCRCC234:
;__Lib_System.c, 1056 :: 		SMC_PMPROT = SYSTEM_SMC_PMPROT_VALUE; // Enable all modes; mcu familly dependant
0x4A10	0x21AA    MOVS	R1, #170
0x4A12	0x487A    LDR	R0, [PC, #488]
0x4A14	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1058 :: 		if ((ulMCG_MODE & 0x10) == 0) {
0x4A16	0x980D    LDR	R0, [SP, #52]
0x4A18	0xF0000010  AND	R0, R0, #16
0x4A1C	0xB958    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC236
;__Lib_System.c, 1060 :: 		SMC_PMCTRL &= ~SMC_PMCTRL_RUNM_MASK; // clear [5:6] bits, set RUN mode as default
0x4A1E	0x4878    LDR	R0, [PC, #480]
0x4A20	0x7800    LDRB	R0, [R0, #0]
0x4A22	0xF000019F  AND	R1, R0, #159
0x4A26	0x4876    LDR	R0, [PC, #472]
0x4A28	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1062 :: 		while(SMC_PMSTAT != 0x01);
L___Lib_System_InitialSetUpRCCRCC237:
0x4A2A	0x4876    LDR	R0, [PC, #472]
0x4A2C	0x7800    LDRB	R0, [R0, #0]
0x4A2E	0x2801    CMP	R0, #1
0x4A30	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC238
0x4A32	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC237
L___Lib_System_InitialSetUpRCCRCC238:
;__Lib_System.c, 1063 :: 		} else if((ulMCG_MODE & 0x10)) {
0x4A34	0xE01B    B	L___Lib_System_InitialSetUpRCCRCC239
L___Lib_System_InitialSetUpRCCRCC236:
0x4A36	0x980D    LDR	R0, [SP, #52]
0x4A38	0xF0000010  AND	R0, R0, #16
0x4A3C	0xB1B8    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC240
;__Lib_System.c, 1065 :: 		if (Fosc_kHz > 80000) {
0x4A3E	0x990E    LDR	R1, [SP, #56]
0x4A40	0x4871    LDR	R0, [PC, #452]
0x4A42	0x4281    CMP	R1, R0
0x4A44	0xD908    BLS	L___Lib_System_InitialSetUpRCCRCC241
;__Lib_System.c, 1067 :: 		SMC_PMCTRL = SMC_PMCTRL_RUNM_MASK;
0x4A46	0x2160    MOVS	R1, #96
0x4A48	0x486D    LDR	R0, [PC, #436]
0x4A4A	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1069 :: 		while(SMC_PMSTAT != 0x80);
L___Lib_System_InitialSetUpRCCRCC242:
0x4A4C	0x486D    LDR	R0, [PC, #436]
0x4A4E	0x7800    LDRB	R0, [R0, #0]
0x4A50	0x2880    CMP	R0, #128
0x4A52	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC243
0x4A54	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC242
L___Lib_System_InitialSetUpRCCRCC243:
;__Lib_System.c, 1070 :: 		} else {
0x4A56	0xE00A    B	L___Lib_System_InitialSetUpRCCRCC244
L___Lib_System_InitialSetUpRCCRCC241:
;__Lib_System.c, 1071 :: 		SMC_PMCTRL &= ~SMC_PMCTRL_RUNM_MASK;
0x4A58	0x4869    LDR	R0, [PC, #420]
0x4A5A	0x7800    LDRB	R0, [R0, #0]
0x4A5C	0xF000019F  AND	R1, R0, #159
0x4A60	0x4867    LDR	R0, [PC, #412]
0x4A62	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1072 :: 		while(SMC_PMSTAT != 0x01);
L___Lib_System_InitialSetUpRCCRCC245:
0x4A64	0x4867    LDR	R0, [PC, #412]
0x4A66	0x7800    LDRB	R0, [R0, #0]
0x4A68	0x2801    CMP	R0, #1
0x4A6A	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC246
0x4A6C	0xE7FA    B	L___Lib_System_InitialSetUpRCCRCC245
L___Lib_System_InitialSetUpRCCRCC246:
;__Lib_System.c, 1073 :: 		}
L___Lib_System_InitialSetUpRCCRCC244:
;__Lib_System.c, 1074 :: 		}
L___Lib_System_InitialSetUpRCCRCC240:
L___Lib_System_InitialSetUpRCCRCC239:
;__Lib_System.c, 1076 :: 		SIM_CLKDIV1 = ulSIM_CLKDIV1;
0x4A6E	0x9904    LDR	R1, [SP, #16]
0x4A70	0x4866    LDR	R0, [PC, #408]
0x4A72	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1078 :: 		SIM_SOPT1   = ((SIM_SOPT1 & (unsigned long)(~SIM_SOPT1_OSC32KSEL_MASK)) | (ulSIM_SOPT1 & SIM_SOPT1_OSC32KSEL_MASK));
0x4A74	0x4866    LDR	R0, [PC, #408]
0x4A76	0x6801    LDR	R1, [R0, #0]
0x4A78	0xF46F2040  MVN	R0, #786432
0x4A7C	0x4001    ANDS	R1, R0
0x4A7E	0x9802    LDR	R0, [SP, #8]
0x4A80	0xF4002040  AND	R0, R0, #786432
0x4A84	0x4301    ORRS	R1, R0
0x4A86	0x4862    LDR	R0, [PC, #392]
0x4A88	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1080 :: 		SIM_SOPT2   = ((SIM_SOPT2 & (unsigned long)(~SIM_SOPT2_PLLFLLSEL_MASK)) | (ulSIM_SOPT2 & SIM_SOPT2_PLLFLLSEL_MASK));
0x4A8A	0x4862    LDR	R0, [PC, #392]
0x4A8C	0x6801    LDR	R1, [R0, #0]
0x4A8E	0xF46F3040  MVN	R0, #196608
0x4A92	0x4001    ANDS	R1, R0
0x4A94	0x9803    LDR	R0, [SP, #12]
0x4A96	0xF4003040  AND	R0, R0, #196608
0x4A9A	0x4301    ORRS	R1, R0
0x4A9C	0x485D    LDR	R0, [PC, #372]
0x4A9E	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1082 :: 		if ((mcg_mode == MCG_MODE_FEI) || (mcg_mode == MCG_MODE_FBI) || (mcg_mode == MCG_MODE_BLPI)) {
0x4AA0	0x980F    LDR	R0, [SP, #60]
0x4AA2	0xB130    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2124
0x4AA4	0x980F    LDR	R0, [SP, #60]
0x4AA6	0x2801    CMP	R0, #1
0x4AA8	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2123
0x4AAA	0x980F    LDR	R0, [SP, #60]
0x4AAC	0x2802    CMP	R0, #2
0x4AAE	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2122
0x4AB0	0xE064    B	L___Lib_System_InitialSetUpRCCRCC249
L___Lib_System_InitialSetUpRCCRCC2124:
L___Lib_System_InitialSetUpRCCRCC2123:
L___Lib_System_InitialSetUpRCCRCC2122:
;__Lib_System.c, 1084 :: 		if (((ulOSC_CR & OSC_CR_ERCLKEN_MASK) != 0x00) || (((ulMCG_C5 & MCG_C5_PLLCLKEN0_MASK) != 0x00) && ((ulMCG_C7 & MCG_C7_OSCSEL_MASK) == 0x00))){
0x4AB2	0x9801    LDR	R0, [SP, #4]
0x4AB4	0xF0000080  AND	R0, R0, #128
0x4AB8	0xB950    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2127
0x4ABA	0x9808    LDR	R0, [SP, #32]
0x4ABC	0xF0000040  AND	R0, R0, #64
0x4AC0	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2126
0x4AC2	0x980B    LDR	R0, [SP, #44]
0x4AC4	0xF0000003  AND	R0, R0, #3
0x4AC8	0x2800    CMP	R0, #0
0x4ACA	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC2125
0x4ACC	0xE000    B	L___Lib_System_InitialSetUpRCCRCC2119
L___Lib_System_InitialSetUpRCCRCC2126:
L___Lib_System_InitialSetUpRCCRCC2125:
0x4ACE	0xE015    B	L___Lib_System_InitialSetUpRCCRCC254
L___Lib_System_InitialSetUpRCCRCC2119:
L___Lib_System_InitialSetUpRCCRCC2127:
;__Lib_System.c, 1086 :: 		SIM_SCGC5 |= SIM_SCGC5_PORTA_MASK;
0x4AD0	0x4851    LDR	R0, [PC, #324]
0x4AD2	0x6800    LDR	R0, [R0, #0]
0x4AD4	0xF4407100  ORR	R1, R0, #512
0x4AD8	0x484F    LDR	R0, [PC, #316]
0x4ADA	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1088 :: 		PORTA_PCR18 &= (unsigned long)~(unsigned long)((PORT_PCR_ISF_MASK | PORT_PCR_MUX(0x07)));
0x4ADC	0x484F    LDR	R0, [PC, #316]
0x4ADE	0x6801    LDR	R1, [R0, #0]
0x4AE0	0x484F    LDR	R0, [PC, #316]
0x4AE2	0x4001    ANDS	R1, R0
0x4AE4	0x484D    LDR	R0, [PC, #308]
0x4AE6	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1089 :: 		if ((ulMCG_C2 & MCG_C2_EREFS_MASK) != 0x00) {
0x4AE8	0x9806    LDR	R0, [SP, #24]
0x4AEA	0xF0000004  AND	R0, R0, #4
0x4AEE	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC255
;__Lib_System.c, 1091 :: 		PORTA_PCR19 &= (unsigned long)~(unsigned long)((PORT_PCR_ISF_MASK | PORT_PCR_MUX(0x07)));
0x4AF0	0x484C    LDR	R0, [PC, #304]
0x4AF2	0x6801    LDR	R1, [R0, #0]
0x4AF4	0x484A    LDR	R0, [PC, #296]
0x4AF6	0x4001    ANDS	R1, R0
0x4AF8	0x484A    LDR	R0, [PC, #296]
0x4AFA	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1092 :: 		}
L___Lib_System_InitialSetUpRCCRCC255:
;__Lib_System.c, 1093 :: 		}
L___Lib_System_InitialSetUpRCCRCC254:
;__Lib_System.c, 1094 :: 		MCG_SC = ulMCG_SC;       // Set SC (fast clock internal reference divider)
0x4AFC	0x990A    LDR	R1, [SP, #40]
0x4AFE	0x484A    LDR	R0, [PC, #296]
0x4B00	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1095 :: 		MCG_C1 = ulMCG_C1;       // Set C1 (clock source selection, FLL ext. reference divider, int. reference enable etc.)
0x4B02	0x9905    LDR	R1, [SP, #20]
0x4B04	0x4849    LDR	R0, [PC, #292]
0x4B06	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1097 :: 		if ((ulMCG_C1 & MCG_C1_IREFS_MASK) != 0x00) {
0x4B08	0x9805    LDR	R0, [SP, #20]
0x4B0A	0xF0000004  AND	R0, R0, #4
0x4B0E	0xB140    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC256
;__Lib_System.c, 1098 :: 		while((MCG_S & MCG_S_IREFST_MASK) == 0x00) {
L___Lib_System_InitialSetUpRCCRCC257:
0x4B10	0x4847    LDR	R0, [PC, #284]
0x4B12	0x7800    LDRB	R0, [R0, #0]
0x4B14	0xF0000010  AND	R0, R0, #16
0x4B18	0xB2C0    UXTB	R0, R0
0x4B1A	0x2800    CMP	R0, #0
0x4B1C	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC258
;__Lib_System.c, 1099 :: 		}
0x4B1E	0xE7F7    B	L___Lib_System_InitialSetUpRCCRCC257
L___Lib_System_InitialSetUpRCCRCC258:
;__Lib_System.c, 1100 :: 		} else {
0x4B20	0xE006    B	L___Lib_System_InitialSetUpRCCRCC259
L___Lib_System_InitialSetUpRCCRCC256:
;__Lib_System.c, 1101 :: 		while((MCG_S & MCG_S_IREFST_MASK) != 0x00) {
L___Lib_System_InitialSetUpRCCRCC260:
0x4B22	0x4843    LDR	R0, [PC, #268]
0x4B24	0x7800    LDRB	R0, [R0, #0]
0x4B26	0xF0000010  AND	R0, R0, #16
0x4B2A	0xB2C0    UXTB	R0, R0
0x4B2C	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC261
;__Lib_System.c, 1102 :: 		}
0x4B2E	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC260
L___Lib_System_InitialSetUpRCCRCC261:
;__Lib_System.c, 1103 :: 		}
L___Lib_System_InitialSetUpRCCRCC259:
;__Lib_System.c, 1104 :: 		MCG_C2 = (MCG_C2 & (unsigned char)(~MCG_C2_FCFTRIM_MASK)) | (ulMCG_C2 & (unsigned char)(~MCG_C2_LP_MASK)); // Set C2 (freq. range, ext. and int. reference selection etc. excluding trim bits; low power bit is set later)
0x4B30	0x4840    LDR	R0, [PC, #256]
0x4B32	0x7800    LDRB	R0, [R0, #0]
0x4B34	0xF00001BF  AND	R1, R0, #191
0x4B38	0xB2C9    UXTB	R1, R1
0x4B3A	0x9806    LDR	R0, [SP, #24]
0x4B3C	0xF00000FD  AND	R0, R0, #253
0x4B40	0x4301    ORRS	R1, R0
0x4B42	0x483C    LDR	R0, [PC, #240]
0x4B44	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1105 :: 		MCG_C4 = (ulMCG_C4 & (unsigned char)(~(MCG_C4_FCTRIM_MASK | MCG_C4_SCFTRIM_MASK))) | (MCG_C4 & (MCG_C4_FCTRIM_MASK | MCG_C4_SCFTRIM_MASK)); // Set C4 (FLL output; trim values not changed)
0x4B46	0x9807    LDR	R0, [SP, #28]
0x4B48	0xF00001E0  AND	R1, R0, #224
0x4B4C	0x483A    LDR	R0, [PC, #232]
0x4B4E	0x7800    LDRB	R0, [R0, #0]
0x4B50	0xF000001F  AND	R0, R0, #31
0x4B54	0xB2C0    UXTB	R0, R0
0x4B56	0x4301    ORRS	R1, R0
0x4B58	0x4837    LDR	R0, [PC, #220]
0x4B5A	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1106 :: 		OSC_CR = ulOSC_CR;       // Set OSC_CR (OSCERCLK enable, oscillator capacitor load)
0x4B5C	0x9901    LDR	R1, [SP, #4]
0x4B5E	0x4837    LDR	R0, [PC, #220]
0x4B60	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1107 :: 		MCG_C7 = ulMCG_C7;       // Set C7 (OSC Clock Select)
0x4B62	0x990B    LDR	R1, [SP, #44]
0x4B64	0x4836    LDR	R0, [PC, #216]
0x4B66	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1108 :: 		if (mcg_mode == MCG_MODE_BLPI){
0x4B68	0x980F    LDR	R0, [SP, #60]
0x4B6A	0x2802    CMP	R0, #2
0x4B6C	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC262
;__Lib_System.c, 1110 :: 		MCG_C2 |= MCG_C2_LP_MASK;         // Disable FLL and PLL in bypass mode
0x4B6E	0x4831    LDR	R0, [PC, #196]
0x4B70	0x7800    LDRB	R0, [R0, #0]
0x4B72	0xF0400102  ORR	R1, R0, #2
0x4B76	0x482F    LDR	R0, [PC, #188]
0x4B78	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1111 :: 		}
L___Lib_System_InitialSetUpRCCRCC262:
;__Lib_System.c, 1112 :: 		}else { // MCG_MODE
0x4B7A	0xE0BD    B	L___Lib_System_InitialSetUpRCCRCC263
L___Lib_System_InitialSetUpRCCRCC249:
;__Lib_System.c, 1114 :: 		if (((ulOSC_CR & OSC_CR_ERCLKEN_MASK) != 0x00) || ((ulMCG_C7 & MCG_C7_OSCSEL_MASK) == 0x00)) {
0x4B7C	0x9801    LDR	R0, [SP, #4]
0x4B7E	0xF0000080  AND	R0, R0, #128
0x4B82	0xB920    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2129
0x4B84	0x980B    LDR	R0, [SP, #44]
0x4B86	0xF0000003  AND	R0, R0, #3
0x4B8A	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2128
0x4B8C	0xE066    B	L___Lib_System_InitialSetUpRCCRCC266
L___Lib_System_InitialSetUpRCCRCC2129:
L___Lib_System_InitialSetUpRCCRCC2128:
;__Lib_System.c, 1116 :: 		SIM_SCGC5 |= SIM_SCGC5_PORTA_MASK;
0x4B8E	0x4822    LDR	R0, [PC, #136]
0x4B90	0x6800    LDR	R0, [R0, #0]
0x4B92	0xF4407100  ORR	R1, R0, #512
0x4B96	0x4820    LDR	R0, [PC, #128]
0x4B98	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1118 :: 		PORTA_PCR18 &= (unsigned long)~(unsigned long)((PORT_PCR_ISF_MASK | PORT_PCR_MUX(0x07)));
0x4B9A	0x4820    LDR	R0, [PC, #128]
0x4B9C	0x6801    LDR	R1, [R0, #0]
0x4B9E	0x4820    LDR	R0, [PC, #128]
0x4BA0	0x4001    ANDS	R1, R0
0x4BA2	0xE04F    B	#158
0x4BA4	0x00800000  	#128
0x4BA8	0x00000008  	#524288
0x4BAC	0x00000001  	#65536
0x4BB0	0x00000144  	#21233664
0x4BB4	0x00220000  	#34
0x4BB8	0x00240000  	#36
0x4BBC	0x00000000  	#0
0x4BC0	0x00020000  	#2
0x4BC4	0x00460000  	#70
0x4BC8	0x00000000  	#0
0x4BCC	0x00000000  	#0
0x4BD0	0x00090000  	#9
0x4BD4	0x00000000  	#0
0x4BD8	0x00070000  	#7
0x4BDC	0xD4C00001  	#120000
0x4BE0	0x200E4005  	#1074077710
0x4BE4	0x20004005  	#1074077696
0x4BE8	0xED08E000  	#3758157064
0x4BEC	0xF0004007  	#1074262016
0x4BF0	0xD0024007  	#1074253826
0x4BF4	0x803C4004  	SIM_SCGC6+0
0x4BF8	0xD0104003  	RTC_CR+0
0x4BFC	0xE0004007  	SMC_PMPROT+0
0x4C00	0xE0014007  	SMC_PMCTRL+0
0x4C04	0xE0034007  	SMC_PMSTAT+0
0x4C08	0x38800001  	#80000
0x4C0C	0x80444004  	SIM_CLKDIV1+0
0x4C10	0x70004004  	SIM_SOPT1+0
0x4C14	0x80044004  	SIM_SOPT2+0
0x4C18	0x80384004  	SIM_SCGC5+0
0x4C1C	0x90484004  	PORTA_PCR18+0
0x4C20	0xF8FFFEFF  	#-16779009
0x4C24	0x904C4004  	PORTA_PCR19+0
0x4C28	0x40084006  	MCG_SC+0
0x4C2C	0x40004006  	MCG_C1+0
0x4C30	0x40064006  	MCG_S+0
0x4C34	0x40014006  	MCG_C2+0
0x4C38	0x40034006  	MCG_C4+0
0x4C3C	0x50004006  	OSC_CR+0
0x4C40	0x400C4006  	MCG_C7+0
0x4C44	0x487F    LDR	R0, [PC, #508]
0x4C46	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1119 :: 		if ((ulMCG_C2 & MCG_C2_EREFS_MASK) != 0x00) {
0x4C48	0x9806    LDR	R0, [SP, #24]
0x4C4A	0xF0000004  AND	R0, R0, #4
0x4C4E	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC267
;__Lib_System.c, 1121 :: 		PORTA_PCR19 &= (unsigned long)~(unsigned long)((PORT_PCR_ISF_MASK | PORT_PCR_MUX(0x07)));
0x4C50	0x487D    LDR	R0, [PC, #500]
0x4C52	0x6801    LDR	R1, [R0, #0]
0x4C54	0x487D    LDR	R0, [PC, #500]
0x4C56	0x4001    ANDS	R1, R0
0x4C58	0x487B    LDR	R0, [PC, #492]
0x4C5A	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1122 :: 		}
L___Lib_System_InitialSetUpRCCRCC267:
;__Lib_System.c, 1123 :: 		}
L___Lib_System_InitialSetUpRCCRCC266:
;__Lib_System.c, 1124 :: 		MCG_SC = ulMCG_SC;                  // Set SC (fast clock internal reference divider)
0x4C5C	0x990A    LDR	R1, [SP, #40]
0x4C5E	0x487C    LDR	R0, [PC, #496]
0x4C60	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1125 :: 		MCG_C2 = (MCG_C2 & (unsigned char)(~(MCG_C2_FCFTRIM_MASK))) | (ulMCG_C2 & (unsigned char)(~MCG_C2_LP_MASK)); // Set C2 (freq. range, ext. and int. reference selection etc. excluding trim bits; low power bit is set later)
0x4C62	0x487C    LDR	R0, [PC, #496]
0x4C64	0x7800    LDRB	R0, [R0, #0]
0x4C66	0xF00001BF  AND	R1, R0, #191
0x4C6A	0xB2C9    UXTB	R1, R1
0x4C6C	0x9806    LDR	R0, [SP, #24]
0x4C6E	0xF00000FD  AND	R0, R0, #253
0x4C72	0x4301    ORRS	R1, R0
0x4C74	0x4877    LDR	R0, [PC, #476]
0x4C76	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1126 :: 		OSC_CR = ulOSC_CR;                  // Set OSC_CR (OSCERCLK enable, oscillator capacitor load)
0x4C78	0x9901    LDR	R1, [SP, #4]
0x4C7A	0x4877    LDR	R0, [PC, #476]
0x4C7C	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1127 :: 		MCG_C7 = ulMCG_C7;                  // Set C7 (OSC Clock Select)
0x4C7E	0x990B    LDR	R1, [SP, #44]
0x4C80	0x4876    LDR	R0, [PC, #472]
0x4C82	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1128 :: 		if (mcg_mode == MCG_MODE_PEE)
0x4C84	0x980F    LDR	R0, [SP, #60]
0x4C86	0x2807    CMP	R0, #7
0x4C88	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC268
;__Lib_System.c, 1129 :: 		MCG_C1 = ulMCG_C1 | MCG_C1_CLKS(0x02); // Set C1 (clock source selection, FLL ext. reference divider, int. reference enable etc.) - PBE mode
0x4C8A	0x9805    LDR	R0, [SP, #20]
0x4C8C	0xF0400180  ORR	R1, R0, #128
0x4C90	0x4873    LDR	R0, [PC, #460]
0x4C92	0x7001    STRB	R1, [R0, #0]
0x4C94	0xE002    B	L___Lib_System_InitialSetUpRCCRCC269
L___Lib_System_InitialSetUpRCCRCC268:
;__Lib_System.c, 1131 :: 		MCG_C1 = ulMCG_C1;       // Set C1 (clock source selection, FLL ext. reference divider, int. reference enable etc.)
0x4C96	0x9905    LDR	R1, [SP, #20]
0x4C98	0x4871    LDR	R0, [PC, #452]
0x4C9A	0x7001    STRB	R1, [R0, #0]
L___Lib_System_InitialSetUpRCCRCC269:
;__Lib_System.c, 1133 :: 		if (((ulMCG_C2 & MCG_C2_EREFS_MASK) != 0x00) && ((ulMCG_C7 & MCG_C7_OSCSEL_MASK) == 0x00)) {
0x4C9C	0x9806    LDR	R0, [SP, #24]
0x4C9E	0xF0000004  AND	R0, R0, #4
0x4CA2	0xB150    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2131
0x4CA4	0x980B    LDR	R0, [SP, #44]
0x4CA6	0xF0000003  AND	R0, R0, #3
0x4CAA	0xB930    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC2130
L___Lib_System_InitialSetUpRCCRCC2117:
;__Lib_System.c, 1134 :: 		while((MCG_S & MCG_S_OSCINIT0_MASK) == 0x00) { // Check that the oscillator is running
L___Lib_System_InitialSetUpRCCRCC273:
0x4CAC	0x486D    LDR	R0, [PC, #436]
0x4CAE	0x7800    LDRB	R0, [R0, #0]
0x4CB0	0xF0000002  AND	R0, R0, #2
0x4CB4	0xB2C0    UXTB	R0, R0
0x4CB6	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC274
;__Lib_System.c, 1135 :: 		}
0x4CB8	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC273
L___Lib_System_InitialSetUpRCCRCC274:
;__Lib_System.c, 1133 :: 		if (((ulMCG_C2 & MCG_C2_EREFS_MASK) != 0x00) && ((ulMCG_C7 & MCG_C7_OSCSEL_MASK) == 0x00)) {
L___Lib_System_InitialSetUpRCCRCC2131:
L___Lib_System_InitialSetUpRCCRCC2130:
;__Lib_System.c, 1138 :: 		if ((ulMCG_C1 & MCG_C1_IREFS_MASK) != 0x00) {
0x4CBA	0x9805    LDR	R0, [SP, #20]
0x4CBC	0xF0000004  AND	R0, R0, #4
0x4CC0	0xB140    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC275
;__Lib_System.c, 1139 :: 		while((MCG_S & MCG_S_IREFST_MASK) == 0x00) {
L___Lib_System_InitialSetUpRCCRCC276:
0x4CC2	0x4868    LDR	R0, [PC, #416]
0x4CC4	0x7800    LDRB	R0, [R0, #0]
0x4CC6	0xF0000010  AND	R0, R0, #16
0x4CCA	0xB2C0    UXTB	R0, R0
0x4CCC	0x2800    CMP	R0, #0
0x4CCE	0xD100    BNE	L___Lib_System_InitialSetUpRCCRCC277
;__Lib_System.c, 1140 :: 		}
0x4CD0	0xE7F7    B	L___Lib_System_InitialSetUpRCCRCC276
L___Lib_System_InitialSetUpRCCRCC277:
;__Lib_System.c, 1141 :: 		} else {
0x4CD2	0xE006    B	L___Lib_System_InitialSetUpRCCRCC278
L___Lib_System_InitialSetUpRCCRCC275:
;__Lib_System.c, 1142 :: 		while((MCG_S & MCG_S_IREFST_MASK) != 0x00) {
L___Lib_System_InitialSetUpRCCRCC279:
0x4CD4	0x4863    LDR	R0, [PC, #396]
0x4CD6	0x7800    LDRB	R0, [R0, #0]
0x4CD8	0xF0000010  AND	R0, R0, #16
0x4CDC	0xB2C0    UXTB	R0, R0
0x4CDE	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC280
;__Lib_System.c, 1143 :: 		}
0x4CE0	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC279
L___Lib_System_InitialSetUpRCCRCC280:
;__Lib_System.c, 1144 :: 		}
L___Lib_System_InitialSetUpRCCRCC278:
;__Lib_System.c, 1145 :: 		MCG_C4 = (ulMCG_C4 & (unsigned char)(~(MCG_C4_FCTRIM_MASK | MCG_C4_SCFTRIM_MASK))) | (MCG_C4 & (MCG_C4_FCTRIM_MASK | MCG_C4_SCFTRIM_MASK)); // Set C4 (FLL output; trim values not changed)
0x4CE2	0x9807    LDR	R0, [SP, #28]
0x4CE4	0xF00001E0  AND	R1, R0, #224
0x4CE8	0x485F    LDR	R0, [PC, #380]
0x4CEA	0x7800    LDRB	R0, [R0, #0]
0x4CEC	0xF000001F  AND	R0, R0, #31
0x4CF0	0xB2C0    UXTB	R0, R0
0x4CF2	0x4301    ORRS	R1, R0
0x4CF4	0x485C    LDR	R0, [PC, #368]
0x4CF6	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1146 :: 		}// end MCG_MODE
L___Lib_System_InitialSetUpRCCRCC263:
;__Lib_System.c, 1150 :: 		MCG_C5 = ulMCG_C5 & (unsigned char)(~MCG_C5_PLLCLKEN0_MASK); // Set C5 (PLL settings, PLL reference divider etc.)
0x4CF8	0x9808    LDR	R0, [SP, #32]
0x4CFA	0xF00001BF  AND	R1, R0, #191
0x4CFE	0x485B    LDR	R0, [PC, #364]
0x4D00	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1151 :: 		MCG_C6 = ulMCG_C6 & (unsigned char)~(MCG_C6_PLLS_MASK); // Set C6 (PLL select, VCO divider etc.)
0x4D02	0x9809    LDR	R0, [SP, #36]
0x4D04	0xF00001BF  AND	R1, R0, #191
0x4D08	0x4859    LDR	R0, [PC, #356]
0x4D0A	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1152 :: 		if (ulMCG_C5 & MCG_C5_PLLCLKEN0_MASK) {
0x4D0C	0x9808    LDR	R0, [SP, #32]
0x4D0E	0xF0000040  AND	R0, R0, #64
0x4D12	0xB128    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC281
;__Lib_System.c, 1153 :: 		MCG_C5 |= MCG_C5_PLLCLKEN0_MASK;  // PLL clock enable in mode other than PEE or PBE
0x4D14	0x4855    LDR	R0, [PC, #340]
0x4D16	0x7800    LDRB	R0, [R0, #0]
0x4D18	0xF0400140  ORR	R1, R0, #64
0x4D1C	0x4853    LDR	R0, [PC, #332]
0x4D1E	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1154 :: 		}
L___Lib_System_InitialSetUpRCCRCC281:
;__Lib_System.c, 1157 :: 		if (mcg_mode == MCG_MODE_BLPE){
0x4D20	0x980F    LDR	R0, [SP, #60]
0x4D22	0x2805    CMP	R0, #5
0x4D24	0xD106    BNE	L___Lib_System_InitialSetUpRCCRCC282
;__Lib_System.c, 1158 :: 		MCG_C2 |= (MCG_C2_LP_MASK);         // Disable FLL and PLL in bypass mode
0x4D26	0x484B    LDR	R0, [PC, #300]
0x4D28	0x7800    LDRB	R0, [R0, #0]
0x4D2A	0xF0400102  ORR	R1, R0, #2
0x4D2E	0x4849    LDR	R0, [PC, #292]
0x4D30	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1159 :: 		}
0x4D32	0xE01C    B	L___Lib_System_InitialSetUpRCCRCC283
L___Lib_System_InitialSetUpRCCRCC282:
;__Lib_System.c, 1160 :: 		else if ((mcg_mode == MCG_MODE_PBE) || (mcg_mode == MCG_MODE_PEE)) {
0x4D34	0x980F    LDR	R0, [SP, #60]
0x4D36	0x2806    CMP	R0, #6
0x4D38	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2133
0x4D3A	0x980F    LDR	R0, [SP, #60]
0x4D3C	0x2807    CMP	R0, #7
0x4D3E	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2132
0x4D40	0xE015    B	L___Lib_System_InitialSetUpRCCRCC286
L___Lib_System_InitialSetUpRCCRCC2133:
L___Lib_System_InitialSetUpRCCRCC2132:
;__Lib_System.c, 1161 :: 		MCG_C6 |= (MCG_C6_PLLS_MASK);       // Set C6 (PLL select, VCO divider etc.)
0x4D42	0x484B    LDR	R0, [PC, #300]
0x4D44	0x7800    LDRB	R0, [R0, #0]
0x4D46	0xF0400140  ORR	R1, R0, #64
0x4D4A	0x4849    LDR	R0, [PC, #292]
0x4D4C	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1162 :: 		while((MCG_S & MCG_S_LOCK0_MASK) == 0x00) { // Wait until PLL is locked
L___Lib_System_InitialSetUpRCCRCC287:
0x4D4E	0x4845    LDR	R0, [PC, #276]
0x4D50	0x7800    LDRB	R0, [R0, #0]
0x4D52	0xF0000040  AND	R0, R0, #64
0x4D56	0xB2C0    UXTB	R0, R0
0x4D58	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC288
;__Lib_System.c, 1163 :: 		}
0x4D5A	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC287
L___Lib_System_InitialSetUpRCCRCC288:
;__Lib_System.c, 1164 :: 		if (mcg_mode == MCG_MODE_PEE) {
0x4D5C	0x980F    LDR	R0, [SP, #60]
0x4D5E	0x2807    CMP	R0, #7
0x4D60	0xD105    BNE	L___Lib_System_InitialSetUpRCCRCC289
;__Lib_System.c, 1165 :: 		MCG_C1 &= (unsigned char)~(MCG_C1_CLKS_MASK);
0x4D62	0x483F    LDR	R0, [PC, #252]
0x4D64	0x7800    LDRB	R0, [R0, #0]
0x4D66	0xF000013F  AND	R1, R0, #63
0x4D6A	0x483D    LDR	R0, [PC, #244]
0x4D6C	0x7001    STRB	R1, [R0, #0]
;__Lib_System.c, 1166 :: 		}
L___Lib_System_InitialSetUpRCCRCC289:
;__Lib_System.c, 1167 :: 		}
L___Lib_System_InitialSetUpRCCRCC286:
L___Lib_System_InitialSetUpRCCRCC283:
;__Lib_System.c, 1169 :: 		if ((mcg_mode == MCG_MODE_FEI) || (mcg_mode == MCG_MODE_FEE)){
0x4D6E	0x980F    LDR	R0, [SP, #60]
0x4D70	0xB118    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC2135
0x4D72	0x980F    LDR	R0, [SP, #60]
0x4D74	0x2803    CMP	R0, #3
0x4D76	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2134
0x4D78	0xE029    B	L___Lib_System_InitialSetUpRCCRCC292
L___Lib_System_InitialSetUpRCCRCC2135:
L___Lib_System_InitialSetUpRCCRCC2134:
;__Lib_System.c, 1170 :: 		while((MCG_S & MCG_S_CLKST_MASK) != 0x00) { // Wait until output of the FLL is selected
L___Lib_System_InitialSetUpRCCRCC293:
0x4D7A	0x483A    LDR	R0, [PC, #232]
0x4D7C	0x7800    LDRB	R0, [R0, #0]
0x4D7E	0xF000000C  AND	R0, R0, #12
0x4D82	0xB2C0    UXTB	R0, R0
0x4D84	0xB100    CBZ	R0, L___Lib_System_InitialSetUpRCCRCC294
;__Lib_System.c, 1171 :: 		}
0x4D86	0xE7F8    B	L___Lib_System_InitialSetUpRCCRCC293
L___Lib_System_InitialSetUpRCCRCC294:
;__Lib_System.c, 1173 :: 		SIM_SCGC5 |= SIM_SCGC5_LPTMR_MASK;   // Alow software control of LPMTR
0x4D88	0x483A    LDR	R0, [PC, #232]
0x4D8A	0x6800    LDR	R0, [R0, #0]
0x4D8C	0xF0400101  ORR	R1, R0, #1
0x4D90	0x4838    LDR	R0, [PC, #224]
0x4D92	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1174 :: 		LPTMR0_CMR = LPTMR_CMR_COMPARE(0);   // Default 1 LPO tick
0x4D94	0x2100    MOVS	R1, #0
0x4D96	0x4838    LDR	R0, [PC, #224]
0x4D98	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1175 :: 		LPTMR0_CSR = (LPTMR_CSR_TCF_MASK | LPTMR_CSR_TPS(0x00));
0x4D9A	0x2180    MOVS	R1, #128
0x4D9C	0x4837    LDR	R0, [PC, #220]
0x4D9E	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1176 :: 		LPTMR0_PSR = (LPTMR_PSR_PCS(0x01) | LPTMR_PSR_PBYP_MASK); // Clock source: LPO, Prescaler bypass enable
0x4DA0	0x2105    MOVS	R1, #5
0x4DA2	0x4837    LDR	R0, [PC, #220]
0x4DA4	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1177 :: 		LPTMR0_CSR = LPTMR_CSR_TEN_MASK;     // LPMTR enable
0x4DA6	0x2101    MOVS	R1, #1
0x4DA8	0x4834    LDR	R0, [PC, #208]
0x4DAA	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1178 :: 		while((LPTMR0_CSR & LPTMR_CSR_TCF_MASK) == 0x00) {
L___Lib_System_InitialSetUpRCCRCC295:
0x4DAC	0x4833    LDR	R0, [PC, #204]
0x4DAE	0x6800    LDR	R0, [R0, #0]
0x4DB0	0xF0000080  AND	R0, R0, #128
0x4DB4	0xB900    CBNZ	R0, L___Lib_System_InitialSetUpRCCRCC296
;__Lib_System.c, 1179 :: 		}
0x4DB6	0xE7F9    B	L___Lib_System_InitialSetUpRCCRCC295
L___Lib_System_InitialSetUpRCCRCC296:
;__Lib_System.c, 1180 :: 		LPTMR0_CSR = 0x00;                   // Disable LPTMR
0x4DB8	0x2100    MOVS	R1, #0
0x4DBA	0x4830    LDR	R0, [PC, #192]
0x4DBC	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1181 :: 		SIM_SCGC5 &= (uint32_t)~(uint32_t)SIM_SCGC5_LPTMR_MASK;
0x4DBE	0x482D    LDR	R0, [PC, #180]
0x4DC0	0x6801    LDR	R1, [R0, #0]
0x4DC2	0xF06F0001  MVN	R0, #1
0x4DC6	0x4001    ANDS	R1, R0
0x4DC8	0x482A    LDR	R0, [PC, #168]
0x4DCA	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1182 :: 		}
0x4DCC	0xE02D    B	L___Lib_System_InitialSetUpRCCRCC297
L___Lib_System_InitialSetUpRCCRCC292:
;__Lib_System.c, 1183 :: 		else if ((mcg_mode == MCG_MODE_FBI) || (mcg_mode == MCG_MODE_BLPI)) {
0x4DCE	0x980F    LDR	R0, [SP, #60]
0x4DD0	0x2801    CMP	R0, #1
0x4DD2	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2137
0x4DD4	0x980F    LDR	R0, [SP, #60]
0x4DD6	0x2802    CMP	R0, #2
0x4DD8	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2136
0x4DDA	0xE008    B	L___Lib_System_InitialSetUpRCCRCC2100
L___Lib_System_InitialSetUpRCCRCC2137:
L___Lib_System_InitialSetUpRCCRCC2136:
;__Lib_System.c, 1184 :: 		while((MCG_S & MCG_S_CLKST_MASK) != 0x04) { // Wait until internal reference clock is selected as MCG output
L___Lib_System_InitialSetUpRCCRCC2101:
0x4DDC	0x4821    LDR	R0, [PC, #132]
0x4DDE	0x7800    LDRB	R0, [R0, #0]
0x4DE0	0xF000000C  AND	R0, R0, #12
0x4DE4	0xB2C0    UXTB	R0, R0
0x4DE6	0x2804    CMP	R0, #4
0x4DE8	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2102
;__Lib_System.c, 1185 :: 		}
0x4DEA	0xE7F7    B	L___Lib_System_InitialSetUpRCCRCC2101
L___Lib_System_InitialSetUpRCCRCC2102:
;__Lib_System.c, 1186 :: 		}
0x4DEC	0xE01D    B	L___Lib_System_InitialSetUpRCCRCC2103
L___Lib_System_InitialSetUpRCCRCC2100:
;__Lib_System.c, 1187 :: 		else if ((mcg_mode == MCG_MODE_FBE) || (mcg_mode == MCG_MODE_PBE) || (mcg_mode == MCG_MODE_BLPE)) {
0x4DEE	0x980F    LDR	R0, [SP, #60]
0x4DF0	0x2804    CMP	R0, #4
0x4DF2	0xD006    BEQ	L___Lib_System_InitialSetUpRCCRCC2140
0x4DF4	0x980F    LDR	R0, [SP, #60]
0x4DF6	0x2806    CMP	R0, #6
0x4DF8	0xD003    BEQ	L___Lib_System_InitialSetUpRCCRCC2139
0x4DFA	0x980F    LDR	R0, [SP, #60]
0x4DFC	0x2805    CMP	R0, #5
0x4DFE	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2138
0x4E00	0xE008    B	L___Lib_System_InitialSetUpRCCRCC2106
L___Lib_System_InitialSetUpRCCRCC2140:
L___Lib_System_InitialSetUpRCCRCC2139:
L___Lib_System_InitialSetUpRCCRCC2138:
;__Lib_System.c, 1188 :: 		while((MCG_S & MCG_S_CLKST_MASK) != 0x08) { // Wait until external reference clock is selected as MCG output
L___Lib_System_InitialSetUpRCCRCC2107:
0x4E02	0x4818    LDR	R0, [PC, #96]
0x4E04	0x7800    LDRB	R0, [R0, #0]
0x4E06	0xF000000C  AND	R0, R0, #12
0x4E0A	0xB2C0    UXTB	R0, R0
0x4E0C	0x2808    CMP	R0, #8
0x4E0E	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2108
;__Lib_System.c, 1189 :: 		}
0x4E10	0xE7F7    B	L___Lib_System_InitialSetUpRCCRCC2107
L___Lib_System_InitialSetUpRCCRCC2108:
;__Lib_System.c, 1190 :: 		}
0x4E12	0xE00A    B	L___Lib_System_InitialSetUpRCCRCC2109
L___Lib_System_InitialSetUpRCCRCC2106:
;__Lib_System.c, 1191 :: 		else if (mcg_mode == MCG_MODE_PEE) {
0x4E14	0x980F    LDR	R0, [SP, #60]
0x4E16	0x2807    CMP	R0, #7
0x4E18	0xD107    BNE	L___Lib_System_InitialSetUpRCCRCC2110
;__Lib_System.c, 1192 :: 		while((MCG_S & MCG_S_CLKST_MASK) != 0x0C) { // Wait until output of the PLL is selected
L___Lib_System_InitialSetUpRCCRCC2111:
0x4E1A	0x4812    LDR	R0, [PC, #72]
0x4E1C	0x7800    LDRB	R0, [R0, #0]
0x4E1E	0xF000000C  AND	R0, R0, #12
0x4E22	0xB2C0    UXTB	R0, R0
0x4E24	0x280C    CMP	R0, #12
0x4E26	0xD000    BEQ	L___Lib_System_InitialSetUpRCCRCC2112
;__Lib_System.c, 1193 :: 		}
0x4E28	0xE7F7    B	L___Lib_System_InitialSetUpRCCRCC2111
L___Lib_System_InitialSetUpRCCRCC2112:
;__Lib_System.c, 1194 :: 		}
L___Lib_System_InitialSetUpRCCRCC2110:
L___Lib_System_InitialSetUpRCCRCC2109:
L___Lib_System_InitialSetUpRCCRCC2103:
L___Lib_System_InitialSetUpRCCRCC297:
;__Lib_System.c, 1204 :: 		SIM_CLKDIV2 = ((SIM_CLKDIV2) & (unsigned long)(~(SIM_CLKDIV2_USBFRAC_MASK | SIM_CLKDIV2_USBDIV_MASK))) | (ulSIM_CLKDIV2 & (SIM_CLKDIV2_USBFRAC_MASK | SIM_CLKDIV2_USBDIV_MASK));
0x4E2A	0x4816    LDR	R0, [PC, #88]
0x4E2C	0x6801    LDR	R1, [R0, #0]
0x4E2E	0xF06F000F  MVN	R0, #15
0x4E32	0x4001    ANDS	R1, R0
0x4E34	0x980C    LDR	R0, [SP, #48]
0x4E36	0xF000000F  AND	R0, R0, #15
0x4E3A	0x4301    ORRS	R1, R0
0x4E3C	0x4811    LDR	R0, [PC, #68]
0x4E3E	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 1207 :: 		}
L_end_InitialSetUpRCCRCC2:
0x4E40	0xB010    ADD	SP, SP, #64
0x4E42	0x4770    BX	LR
0x4E44	0x90484004  	PORTA_PCR18+0
0x4E48	0x904C4004  	PORTA_PCR19+0
0x4E4C	0xF8FFFEFF  	#-16779009
0x4E50	0x40084006  	MCG_SC+0
0x4E54	0x40014006  	MCG_C2+0
0x4E58	0x50004006  	OSC_CR+0
0x4E5C	0x400C4006  	MCG_C7+0
0x4E60	0x40004006  	MCG_C1+0
0x4E64	0x40064006  	MCG_S+0
0x4E68	0x40034006  	MCG_C4+0
0x4E6C	0x40044006  	MCG_C5+0
0x4E70	0x40054006  	MCG_C6+0
0x4E74	0x80384004  	SIM_SCGC5+0
0x4E78	0x00084004  	LPTMR0_CMR+0
0x4E7C	0x00004004  	LPTMR0_CSR+0
0x4E80	0x00044004  	LPTMR0_PSR+0
0x4E84	0x80484004  	SIM_CLKDIV2+0
; end of __Lib_System_InitialSetUpRCCRCC2
__Lib_System_InitialSetUpFosc:
;__Lib_System.c, 954 :: 		static void InitialSetUpFosc(){
0x4EF0	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 955 :: 		__System_CLOCK_IN_KHZ = 12345677;
0x4EF2	0x4902    LDR	R1, [PC, #8]
0x4EF4	0x4802    LDR	R0, [PC, #8]
0x4EF6	0x6001    STR	R1, [R0, #0]
;__Lib_System.c, 956 :: 		}
L_end_InitialSetUpFosc:
0x4EF8	0xB001    ADD	SP, SP, #4
0x4EFA	0x4770    BX	LR
0x4EFC	0xD4C00001  	#120000
0x4F00	0x4BE02000  	___System_CLOCK_IN_KHZ+0
; end of __Lib_System_InitialSetUpFosc
___GenExcept:
;__Lib_System.c, 545 :: 		void __GenExcept() {
0x4EE8	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 546 :: 		while(1) ;
L___GenExcept27:
0x4EEA	0xE7FE    B	L___GenExcept27
;__Lib_System.c, 547 :: 		}
L_end___GenExcept:
0x4EEC	0xB001    ADD	SP, SP, #4
0x4EEE	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System.c, 578 :: 		void __EnableFPU(){
0x4928	0xB081    SUB	SP, SP, #4
;__Lib_System.c, 579 :: 		asm CPSID I;
0x492A	0xB672    CPSID	i
;__Lib_System.c, 580 :: 		SCB->CPACR |= ((3UL << 10*2) | (3UL << 11*2));    // set CP10, CP11 Full Access //
0x492C	0x4903    LDR	R1, [PC, #12]
0x492E	0x6808    LDR	R0, [R1, #0]
0x4930	0xF4400070  ORR	R0, R0, #15728640
0x4934	0x6008    STR	R0, [R1, #0]
;__Lib_System.c, 581 :: 		}
L_end___EnableFPU:
0x4936	0xB001    ADD	SP, SP, #4
0x4938	0x4770    BX	LR
0x493A	0xBF00    NOP
0x493C	0xED88E000  	#3758157192
; end of ___EnableFPU
0xAD70	0xB500    PUSH	(R14)
0xAD72	0xF8DFB014  LDR	R11, [PC, #20]
0xAD76	0xF8DFA014  LDR	R10, [PC, #20]
0xAD7A	0xF8DFC014  LDR	R12, [PC, #20]
0xAD7E	0xF7F9FB55  BL	17452
0xAD82	0xBD00    POP	(R15)
0xAD84	0x4770    BX	LR
0xAD86	0xBF00    NOP
0xAD88	0x00002000  	#536870912
0xAD8C	0x02672000  	#536871527
0xAD90	0x9D990000  	#40345
0xADF0	0xB500    PUSH	(R14)
0xADF2	0xF8DFB010  LDR	R11, [PC, #16]
0xADF6	0xF8DFA010  LDR	R10, [PC, #16]
0xADFA	0xF7F9FD49  BL	18576
0xADFE	0xBD00    POP	(R15)
0xAE00	0x4770    BX	LR
0xAE02	0xBF00    NOP
0xAE04	0x00002000  	#536870912
0xAE08	0x4BEC2000  	#536890348
_timer2_interrupt:
;HEXIWEAR_NFC_Click.c, 662 :: 		void timer2_interrupt() iv IVT_INT_LPTimer
0x48CC	0xB081    SUB	SP, SP, #4
0x48CE	0xF8CDE000  STR	LR, [SP, #0]
;HEXIWEAR_NFC_Click.c, 664 :: 		LPTMR0_CSR |= 0x80;
0x48D2	0x4809    LDR	R0, [PC, #36]
0x48D4	0x6800    LDR	R0, [R0, #0]
0x48D6	0xF0400180  ORR	R1, R0, #128
0x48DA	0x4807    LDR	R0, [PC, #28]
0x48DC	0x6001    STR	R1, [R0, #0]
;HEXIWEAR_NFC_Click.c, 665 :: 		PTA_PDOR.B11 = ~PTA_PDOR.B11;
0x48DE	0x4907    LDR	R1, [PC, #28]
0x48E0	0x6808    LDR	R0, [R1, #0]
0x48E2	0xF0800101  EOR	R1, R0, #1
0x48E6	0x4805    LDR	R0, [PC, #20]
0x48E8	0x6001    STR	R1, [R0, #0]
;HEXIWEAR_NFC_Click.c, 666 :: 		asm nop;
0x48EA	0xBF00    NOP
;HEXIWEAR_NFC_Click.c, 667 :: 		nfc_timer_tick();
0x48EC	0xF7FFFD8C  BL	_nfc_timer_tick+0
;HEXIWEAR_NFC_Click.c, 668 :: 		}
L_end_timer2_interrupt:
0x48F0	0xF8DDE000  LDR	LR, [SP, #0]
0x48F4	0xB001    ADD	SP, SP, #4
0x48F6	0x4770    BX	LR
0x48F8	0x00004004  	LPTMR0_CSR+0
0x48FC	0x002C43FE  	PTA_PDOR+0
; end of _timer2_interrupt
_nfc_timer_tick:
;nfc.c, 547 :: 		void nfc_timer_tick()
0x4408	0xB081    SUB	SP, SP, #4
;nfc.c, 549 :: 		timer_tick++;
0x440A	0x4803    LDR	R0, [PC, #12]
0x440C	0x6800    LDR	R0, [R0, #0]
0x440E	0x1C41    ADDS	R1, R0, #1
0x4410	0x4801    LDR	R0, [PC, #4]
0x4412	0x6001    STR	R1, [R0, #0]
;nfc.c, 550 :: 		}
L_end_nfc_timer_tick:
0x4414	0xB001    ADD	SP, SP, #4
0x4416	0x4770    BX	LR
0x4418	0x02682000  	nfc_timer_tick+0
; end of _nfc_timer_tick
_card_rx_ISR:
;HEXIWEAR_NFC_Click.c, 654 :: 		void card_rx_ISR() iv IVT_INT_PORTB ics ICS_AUTO
0x4900	0xB081    SUB	SP, SP, #4
0x4902	0xF8CDE000  STR	LR, [SP, #0]
;HEXIWEAR_NFC_Click.c, 656 :: 		PORTB_ISFR = 0xFFFFFFFF;
0x4906	0xF04F31FF  MOV	R1, #-1
0x490A	0x4805    LDR	R0, [PC, #20]
0x490C	0x6001    STR	R1, [R0, #0]
;HEXIWEAR_NFC_Click.c, 657 :: 		nfc_rx_ready();
0x490E	0xF7FFFD85  BL	_nfc_rx_ready+0
;HEXIWEAR_NFC_Click.c, 658 :: 		incoming_flag = true;
0x4912	0x2101    MOVS	R1, #1
0x4914	0x4803    LDR	R0, [PC, #12]
0x4916	0x7001    STRB	R1, [R0, #0]
;HEXIWEAR_NFC_Click.c, 659 :: 		}
L_end_card_rx_ISR:
0x4918	0xF8DDE000  LDR	LR, [SP, #0]
0x491C	0xB001    ADD	SP, SP, #4
0x491E	0x4770    BX	LR
0x4920	0xA0A04004  	PORTB_ISFR+0
0x4924	0x02672000  	_incoming_flag+0
; end of _card_rx_ISR
_nfc_rx_ready:
;nfc.c, 542 :: 		void nfc_rx_ready()
0x441C	0xB081    SUB	SP, SP, #4
;nfc.c, 544 :: 		rx_flag = true;
0x441E	0x2101    MOVS	R1, #1
0x4420	0x4801    LDR	R0, [PC, #4]
0x4422	0x7001    STRB	R1, [R0, #0]
;nfc.c, 545 :: 		}
L_end_nfc_rx_ready:
0x4424	0xB001    ADD	SP, SP, #4
0x4426	0x4770    BX	LR
0x4428	0x026C2000  	nfc_rx_flag+0
; end of _nfc_rx_ready
;RW_NDEF_T4T.c,83 :: RW_NDEF_T4T_RW_NDEF_T4T_OK [2]
0x01AE	0x0090 ;RW_NDEF_T4T_RW_NDEF_T4T_OK+0
; end of RW_NDEF_T4T_RW_NDEF_T4T_OK
;P2P_NDEF.c,95 :: P2P_NDEF_LLCP_SYMM [2]
0x0202	0x0000 ;P2P_NDEF_LLCP_SYMM+0
; end of P2P_NDEF_LLCP_SYMM
;P2P_NDEF.c,93 :: P2P_NDEF_LLCP_CONNECT_SNEP [2]
0x028E	0x2011 ;P2P_NDEF_LLCP_CONNECT_SNEP+0
; end of P2P_NDEF_LLCP_CONNECT_SNEP
;,0 :: ?Const_Config_Array [16]
0x0400	0xFFFFFFFF ;?Const_Config_Array+0
0x0404	0xFFFFFFFF ;?Const_Config_Array+4
0x0408	0xFFFFFFFF ;?Const_Config_Array+8
0x040C	0xFFFFFD02 ;?Const_Config_Array+12
; end of ?Const_Config_Array
;resources.c,2 :: _NFC_bmp [18438]
0x4F04	0x00601000 ;_NFC_bmp+0
0x4F08	0x00000060 ;_NFC_bmp+4
0x4F0C	0x00000000 ;_NFC_bmp+8
0x4F10	0x00000000 ;_NFC_bmp+12
0x4F14	0x00000000 ;_NFC_bmp+16
0x4F18	0x00000000 ;_NFC_bmp+20
0x4F1C	0x00000000 ;_NFC_bmp+24
0x4F20	0x00000000 ;_NFC_bmp+28
0x4F24	0x00000000 ;_NFC_bmp+32
0x4F28	0x00000000 ;_NFC_bmp+36
0x4F2C	0x00000000 ;_NFC_bmp+40
0x4F30	0x00000000 ;_NFC_bmp+44
0x4F34	0x00000000 ;_NFC_bmp+48
0x4F38	0x00000000 ;_NFC_bmp+52
0x4F3C	0x00000000 ;_NFC_bmp+56
0x4F40	0x00000000 ;_NFC_bmp+60
0x4F44	0x00000000 ;_NFC_bmp+64
0x4F48	0x00000000 ;_NFC_bmp+68
0x4F4C	0x00000000 ;_NFC_bmp+72
0x4F50	0x00000000 ;_NFC_bmp+76
0x4F54	0x00000000 ;_NFC_bmp+80
0x4F58	0x00000000 ;_NFC_bmp+84
0x4F5C	0x00000000 ;_NFC_bmp+88
0x4F60	0x00000000 ;_NFC_bmp+92
0x4F64	0x00000000 ;_NFC_bmp+96
0x4F68	0x00000000 ;_NFC_bmp+100
0x4F6C	0x00000000 ;_NFC_bmp+104
0x4F70	0x00000000 ;_NFC_bmp+108
0x4F74	0x00000000 ;_NFC_bmp+112
0x4F78	0x00000000 ;_NFC_bmp+116
0x4F7C	0x00000000 ;_NFC_bmp+120
0x4F80	0x00000000 ;_NFC_bmp+124
0x4F84	0x00000000 ;_NFC_bmp+128
0x4F88	0x00000000 ;_NFC_bmp+132
0x4F8C	0x00000000 ;_NFC_bmp+136
0x4F90	0x00000000 ;_NFC_bmp+140
0x4F94	0x00000000 ;_NFC_bmp+144
0x4F98	0x00000000 ;_NFC_bmp+148
0x4F9C	0x00000000 ;_NFC_bmp+152
0x4FA0	0x00000000 ;_NFC_bmp+156
0x4FA4	0x00000000 ;_NFC_bmp+160
0x4FA8	0x00000000 ;_NFC_bmp+164
0x4FAC	0x00000000 ;_NFC_bmp+168
0x4FB0	0x00000000 ;_NFC_bmp+172
0x4FB4	0x00000000 ;_NFC_bmp+176
0x4FB8	0x00000000 ;_NFC_bmp+180
0x4FBC	0x00000000 ;_NFC_bmp+184
0x4FC0	0x00000000 ;_NFC_bmp+188
0x4FC4	0x00000000 ;_NFC_bmp+192
0x4FC8	0x00000000 ;_NFC_bmp+196
0x4FCC	0x00000000 ;_NFC_bmp+200
0x4FD0	0x00000000 ;_NFC_bmp+204
0x4FD4	0x00000000 ;_NFC_bmp+208
0x4FD8	0x00000000 ;_NFC_bmp+212
0x4FDC	0x00000000 ;_NFC_bmp+216
0x4FE0	0x00000000 ;_NFC_bmp+220
0x4FE4	0x00000000 ;_NFC_bmp+224
0x4FE8	0x00000000 ;_NFC_bmp+228
0x4FEC	0x00000000 ;_NFC_bmp+232
0x4FF0	0x00000000 ;_NFC_bmp+236
0x4FF4	0x00000000 ;_NFC_bmp+240
0x4FF8	0x00000000 ;_NFC_bmp+244
0x4FFC	0x00000000 ;_NFC_bmp+248
0x5000	0x00000000 ;_NFC_bmp+252
0x5004	0x00000000 ;_NFC_bmp+256
0x5008	0x00000000 ;_NFC_bmp+260
0x500C	0x00000000 ;_NFC_bmp+264
0x5010	0x00000000 ;_NFC_bmp+268
0x5014	0x00000000 ;_NFC_bmp+272
0x5018	0x00000000 ;_NFC_bmp+276
0x501C	0x00000000 ;_NFC_bmp+280
0x5020	0x00000000 ;_NFC_bmp+284
0x5024	0x00000000 ;_NFC_bmp+288
0x5028	0x00000000 ;_NFC_bmp+292
0x502C	0x00000000 ;_NFC_bmp+296
0x5030	0x00000000 ;_NFC_bmp+300
0x5034	0x00000000 ;_NFC_bmp+304
0x5038	0x00000000 ;_NFC_bmp+308
0x503C	0x00000000 ;_NFC_bmp+312
0x5040	0x00000000 ;_NFC_bmp+316
0x5044	0x00000000 ;_NFC_bmp+320
0x5048	0x00000000 ;_NFC_bmp+324
0x504C	0x00000000 ;_NFC_bmp+328
0x5050	0x00000000 ;_NFC_bmp+332
0x5054	0x00000000 ;_NFC_bmp+336
0x5058	0x00000000 ;_NFC_bmp+340
0x505C	0x00000000 ;_NFC_bmp+344
0x5060	0x00000000 ;_NFC_bmp+348
0x5064	0x00000000 ;_NFC_bmp+352
0x5068	0x00000000 ;_NFC_bmp+356
0x506C	0x00000000 ;_NFC_bmp+360
0x5070	0x00000000 ;_NFC_bmp+364
0x5074	0x00000000 ;_NFC_bmp+368
0x5078	0x00000000 ;_NFC_bmp+372
0x507C	0x00000000 ;_NFC_bmp+376
0x5080	0x00000000 ;_NFC_bmp+380
0x5084	0x00000000 ;_NFC_bmp+384
0x5088	0x00000000 ;_NFC_bmp+388
0x508C	0x00000000 ;_NFC_bmp+392
0x5090	0x00000000 ;_NFC_bmp+396
0x5094	0x00000000 ;_NFC_bmp+400
0x5098	0x00000000 ;_NFC_bmp+404
0x509C	0x00000000 ;_NFC_bmp+408
0x50A0	0x00000000 ;_NFC_bmp+412
0x50A4	0x00000000 ;_NFC_bmp+416
0x50A8	0x00000000 ;_NFC_bmp+420
0x50AC	0x00000000 ;_NFC_bmp+424
0x50B0	0x00000000 ;_NFC_bmp+428
0x50B4	0x00000000 ;_NFC_bmp+432
0x50B8	0x00000000 ;_NFC_bmp+436
0x50BC	0x00000000 ;_NFC_bmp+440
0x50C0	0x00000000 ;_NFC_bmp+444
0x50C4	0x00000000 ;_NFC_bmp+448
0x50C8	0x00000000 ;_NFC_bmp+452
0x50CC	0x00000000 ;_NFC_bmp+456
0x50D0	0x00000000 ;_NFC_bmp+460
0x50D4	0x00000000 ;_NFC_bmp+464
0x50D8	0x00000000 ;_NFC_bmp+468
0x50DC	0x00000000 ;_NFC_bmp+472
0x50E0	0x00000000 ;_NFC_bmp+476
0x50E4	0x00000000 ;_NFC_bmp+480
0x50E8	0x00000000 ;_NFC_bmp+484
0x50EC	0x00000000 ;_NFC_bmp+488
0x50F0	0x00000000 ;_NFC_bmp+492
0x50F4	0x00000000 ;_NFC_bmp+496
0x50F8	0x00000000 ;_NFC_bmp+500
0x50FC	0x00000000 ;_NFC_bmp+504
0x5100	0x00000000 ;_NFC_bmp+508
0x5104	0x00000000 ;_NFC_bmp+512
0x5108	0x00000000 ;_NFC_bmp+516
0x510C	0x00000000 ;_NFC_bmp+520
0x5110	0x00000000 ;_NFC_bmp+524
0x5114	0x00000000 ;_NFC_bmp+528
0x5118	0x00000000 ;_NFC_bmp+532
0x511C	0x00000000 ;_NFC_bmp+536
0x5120	0x00000000 ;_NFC_bmp+540
0x5124	0x00000000 ;_NFC_bmp+544
0x5128	0x00000000 ;_NFC_bmp+548
0x512C	0x00000000 ;_NFC_bmp+552
0x5130	0x00000000 ;_NFC_bmp+556
0x5134	0x00000000 ;_NFC_bmp+560
0x5138	0x00000000 ;_NFC_bmp+564
0x513C	0x00000000 ;_NFC_bmp+568
0x5140	0x00000000 ;_NFC_bmp+572
0x5144	0x00000000 ;_NFC_bmp+576
0x5148	0x00000000 ;_NFC_bmp+580
0x514C	0x00000000 ;_NFC_bmp+584
0x5150	0x00000000 ;_NFC_bmp+588
0x5154	0x00000000 ;_NFC_bmp+592
0x5158	0x00000000 ;_NFC_bmp+596
0x515C	0x00000000 ;_NFC_bmp+600
0x5160	0x00000000 ;_NFC_bmp+604
0x5164	0x00000000 ;_NFC_bmp+608
0x5168	0x00000000 ;_NFC_bmp+612
0x516C	0x00000000 ;_NFC_bmp+616
0x5170	0x00000000 ;_NFC_bmp+620
0x5174	0x00000000 ;_NFC_bmp+624
0x5178	0x00000000 ;_NFC_bmp+628
0x517C	0x00000000 ;_NFC_bmp+632
0x5180	0x00000000 ;_NFC_bmp+636
0x5184	0x00000000 ;_NFC_bmp+640
0x5188	0x00000000 ;_NFC_bmp+644
0x518C	0x00000000 ;_NFC_bmp+648
0x5190	0x00000000 ;_NFC_bmp+652
0x5194	0x00000000 ;_NFC_bmp+656
0x5198	0x00000000 ;_NFC_bmp+660
0x519C	0x00000000 ;_NFC_bmp+664
0x51A0	0x00000000 ;_NFC_bmp+668
0x51A4	0x00000000 ;_NFC_bmp+672
0x51A8	0x00000000 ;_NFC_bmp+676
0x51AC	0x00000000 ;_NFC_bmp+680
0x51B0	0x00000000 ;_NFC_bmp+684
0x51B4	0x00000000 ;_NFC_bmp+688
0x51B8	0x00000000 ;_NFC_bmp+692
0x51BC	0x00000000 ;_NFC_bmp+696
0x51C0	0x00000000 ;_NFC_bmp+700
0x51C4	0x00000000 ;_NFC_bmp+704
0x51C8	0x00000000 ;_NFC_bmp+708
0x51CC	0x00000000 ;_NFC_bmp+712
0x51D0	0x00000000 ;_NFC_bmp+716
0x51D4	0x00000000 ;_NFC_bmp+720
0x51D8	0x00000000 ;_NFC_bmp+724
0x51DC	0x00000000 ;_NFC_bmp+728
0x51E0	0x00000000 ;_NFC_bmp+732
0x51E4	0x00000000 ;_NFC_bmp+736
0x51E8	0x00000000 ;_NFC_bmp+740
0x51EC	0x00000000 ;_NFC_bmp+744
0x51F0	0x00000000 ;_NFC_bmp+748
0x51F4	0x00000000 ;_NFC_bmp+752
0x51F8	0x00000000 ;_NFC_bmp+756
0x51FC	0x00000000 ;_NFC_bmp+760
0x5200	0x00000000 ;_NFC_bmp+764
0x5204	0x00000000 ;_NFC_bmp+768
0x5208	0x00000000 ;_NFC_bmp+772
0x520C	0x00000000 ;_NFC_bmp+776
0x5210	0x00000000 ;_NFC_bmp+780
0x5214	0x00000000 ;_NFC_bmp+784
0x5218	0x00000000 ;_NFC_bmp+788
0x521C	0x00000000 ;_NFC_bmp+792
0x5220	0x00000000 ;_NFC_bmp+796
0x5224	0x00000000 ;_NFC_bmp+800
0x5228	0x00000000 ;_NFC_bmp+804
0x522C	0x00000000 ;_NFC_bmp+808
0x5230	0x00000000 ;_NFC_bmp+812
0x5234	0x00000000 ;_NFC_bmp+816
0x5238	0x00000000 ;_NFC_bmp+820
0x523C	0x00000000 ;_NFC_bmp+824
0x5240	0x00000000 ;_NFC_bmp+828
0x5244	0x00000000 ;_NFC_bmp+832
0x5248	0x00000000 ;_NFC_bmp+836
0x524C	0x00000000 ;_NFC_bmp+840
0x5250	0x00000000 ;_NFC_bmp+844
0x5254	0x00000000 ;_NFC_bmp+848
0x5258	0x00000000 ;_NFC_bmp+852
0x525C	0x00000000 ;_NFC_bmp+856
0x5260	0x00000000 ;_NFC_bmp+860
0x5264	0x00000000 ;_NFC_bmp+864
0x5268	0x00000000 ;_NFC_bmp+868
0x526C	0x00000000 ;_NFC_bmp+872
0x5270	0x00000000 ;_NFC_bmp+876
0x5274	0x00000000 ;_NFC_bmp+880
0x5278	0x00000000 ;_NFC_bmp+884
0x527C	0x00000000 ;_NFC_bmp+888
0x5280	0x00000000 ;_NFC_bmp+892
0x5284	0x00000000 ;_NFC_bmp+896
0x5288	0x00000000 ;_NFC_bmp+900
0x528C	0x00000000 ;_NFC_bmp+904
0x5290	0x00000000 ;_NFC_bmp+908
0x5294	0x00000000 ;_NFC_bmp+912
0x5298	0x00000000 ;_NFC_bmp+916
0x529C	0x00000000 ;_NFC_bmp+920
0x52A0	0x00000000 ;_NFC_bmp+924
0x52A4	0x00000000 ;_NFC_bmp+928
0x52A8	0x00000000 ;_NFC_bmp+932
0x52AC	0x00000000 ;_NFC_bmp+936
0x52B0	0x00000000 ;_NFC_bmp+940
0x52B4	0x00000000 ;_NFC_bmp+944
0x52B8	0x00000000 ;_NFC_bmp+948
0x52BC	0x00000000 ;_NFC_bmp+952
0x52C0	0x00000000 ;_NFC_bmp+956
0x52C4	0x00000000 ;_NFC_bmp+960
0x52C8	0x00000000 ;_NFC_bmp+964
0x52CC	0x00000000 ;_NFC_bmp+968
0x52D0	0x00000000 ;_NFC_bmp+972
0x52D4	0x00000000 ;_NFC_bmp+976
0x52D8	0x00000000 ;_NFC_bmp+980
0x52DC	0x00000000 ;_NFC_bmp+984
0x52E0	0x00000000 ;_NFC_bmp+988
0x52E4	0x00000000 ;_NFC_bmp+992
0x52E8	0x00000000 ;_NFC_bmp+996
0x52EC	0x00000000 ;_NFC_bmp+1000
0x52F0	0x00000000 ;_NFC_bmp+1004
0x52F4	0x00000000 ;_NFC_bmp+1008
0x52F8	0x00000000 ;_NFC_bmp+1012
0x52FC	0x00000000 ;_NFC_bmp+1016
0x5300	0x00000000 ;_NFC_bmp+1020
0x5304	0x00000000 ;_NFC_bmp+1024
0x5308	0x00000000 ;_NFC_bmp+1028
0x530C	0x00000000 ;_NFC_bmp+1032
0x5310	0x00000000 ;_NFC_bmp+1036
0x5314	0x00000000 ;_NFC_bmp+1040
0x5318	0x00000000 ;_NFC_bmp+1044
0x531C	0x00000000 ;_NFC_bmp+1048
0x5320	0x00000000 ;_NFC_bmp+1052
0x5324	0x00000000 ;_NFC_bmp+1056
0x5328	0x00000000 ;_NFC_bmp+1060
0x532C	0x00000000 ;_NFC_bmp+1064
0x5330	0x00000000 ;_NFC_bmp+1068
0x5334	0x00000000 ;_NFC_bmp+1072
0x5338	0x00000000 ;_NFC_bmp+1076
0x533C	0x00000000 ;_NFC_bmp+1080
0x5340	0x00000000 ;_NFC_bmp+1084
0x5344	0x00000000 ;_NFC_bmp+1088
0x5348	0x00000000 ;_NFC_bmp+1092
0x534C	0x00000000 ;_NFC_bmp+1096
0x5350	0x00000000 ;_NFC_bmp+1100
0x5354	0x00000000 ;_NFC_bmp+1104
0x5358	0x00000000 ;_NFC_bmp+1108
0x535C	0x00000000 ;_NFC_bmp+1112
0x5360	0x00000000 ;_NFC_bmp+1116
0x5364	0x00000000 ;_NFC_bmp+1120
0x5368	0x00000000 ;_NFC_bmp+1124
0x536C	0x00000000 ;_NFC_bmp+1128
0x5370	0x00000000 ;_NFC_bmp+1132
0x5374	0x00000000 ;_NFC_bmp+1136
0x5378	0x00000000 ;_NFC_bmp+1140
0x537C	0x00000000 ;_NFC_bmp+1144
0x5380	0x00000000 ;_NFC_bmp+1148
0x5384	0x00000000 ;_NFC_bmp+1152
0x5388	0x00000000 ;_NFC_bmp+1156
0x538C	0x00000000 ;_NFC_bmp+1160
0x5390	0x00000000 ;_NFC_bmp+1164
0x5394	0x00000000 ;_NFC_bmp+1168
0x5398	0x00000000 ;_NFC_bmp+1172
0x539C	0x00000000 ;_NFC_bmp+1176
0x53A0	0x00000000 ;_NFC_bmp+1180
0x53A4	0x00000000 ;_NFC_bmp+1184
0x53A8	0x00000000 ;_NFC_bmp+1188
0x53AC	0x00000000 ;_NFC_bmp+1192
0x53B0	0x00000000 ;_NFC_bmp+1196
0x53B4	0x00000000 ;_NFC_bmp+1200
0x53B8	0x00000000 ;_NFC_bmp+1204
0x53BC	0x00000000 ;_NFC_bmp+1208
0x53C0	0x00000000 ;_NFC_bmp+1212
0x53C4	0x00000000 ;_NFC_bmp+1216
0x53C8	0x00000000 ;_NFC_bmp+1220
0x53CC	0x00000000 ;_NFC_bmp+1224
0x53D0	0x00000000 ;_NFC_bmp+1228
0x53D4	0x00000000 ;_NFC_bmp+1232
0x53D8	0x00000000 ;_NFC_bmp+1236
0x53DC	0x00000000 ;_NFC_bmp+1240
0x53E0	0x00000000 ;_NFC_bmp+1244
0x53E4	0x00000000 ;_NFC_bmp+1248
0x53E8	0x00000000 ;_NFC_bmp+1252
0x53EC	0x00000000 ;_NFC_bmp+1256
0x53F0	0x00000000 ;_NFC_bmp+1260
0x53F4	0x00000000 ;_NFC_bmp+1264
0x53F8	0x00000000 ;_NFC_bmp+1268
0x53FC	0x00000000 ;_NFC_bmp+1272
0x5400	0x00000000 ;_NFC_bmp+1276
0x5404	0x00000000 ;_NFC_bmp+1280
0x5408	0x00000000 ;_NFC_bmp+1284
0x540C	0x00000000 ;_NFC_bmp+1288
0x5410	0x00000000 ;_NFC_bmp+1292
0x5414	0x00000000 ;_NFC_bmp+1296
0x5418	0x00000000 ;_NFC_bmp+1300
0x541C	0x00000000 ;_NFC_bmp+1304
0x5420	0x00000000 ;_NFC_bmp+1308
0x5424	0x00000000 ;_NFC_bmp+1312
0x5428	0x00000000 ;_NFC_bmp+1316
0x542C	0x00000000 ;_NFC_bmp+1320
0x5430	0x00000000 ;_NFC_bmp+1324
0x5434	0x00000000 ;_NFC_bmp+1328
0x5438	0x00000000 ;_NFC_bmp+1332
0x543C	0x00000000 ;_NFC_bmp+1336
0x5440	0x00000000 ;_NFC_bmp+1340
0x5444	0x00000000 ;_NFC_bmp+1344
0x5448	0x00000000 ;_NFC_bmp+1348
0x544C	0x00000000 ;_NFC_bmp+1352
0x5450	0x00000000 ;_NFC_bmp+1356
0x5454	0x00000000 ;_NFC_bmp+1360
0x5458	0x00000000 ;_NFC_bmp+1364
0x545C	0x00000000 ;_NFC_bmp+1368
0x5460	0x00000000 ;_NFC_bmp+1372
0x5464	0x00000000 ;_NFC_bmp+1376
0x5468	0x00000000 ;_NFC_bmp+1380
0x546C	0x00000000 ;_NFC_bmp+1384
0x5470	0x00000000 ;_NFC_bmp+1388
0x5474	0x00000000 ;_NFC_bmp+1392
0x5478	0x00000000 ;_NFC_bmp+1396
0x547C	0x00000000 ;_NFC_bmp+1400
0x5480	0x00000000 ;_NFC_bmp+1404
0x5484	0x00000000 ;_NFC_bmp+1408
0x5488	0x00000000 ;_NFC_bmp+1412
0x548C	0x00000000 ;_NFC_bmp+1416
0x5490	0x00000000 ;_NFC_bmp+1420
0x5494	0x00000000 ;_NFC_bmp+1424
0x5498	0x00000000 ;_NFC_bmp+1428
0x549C	0x00000000 ;_NFC_bmp+1432
0x54A0	0x00000000 ;_NFC_bmp+1436
0x54A4	0x00000000 ;_NFC_bmp+1440
0x54A8	0x00000000 ;_NFC_bmp+1444
0x54AC	0x00000000 ;_NFC_bmp+1448
0x54B0	0x00000000 ;_NFC_bmp+1452
0x54B4	0x00000000 ;_NFC_bmp+1456
0x54B8	0x00000000 ;_NFC_bmp+1460
0x54BC	0x00000000 ;_NFC_bmp+1464
0x54C0	0x00000000 ;_NFC_bmp+1468
0x54C4	0x00000000 ;_NFC_bmp+1472
0x54C8	0x00000000 ;_NFC_bmp+1476
0x54CC	0x00000000 ;_NFC_bmp+1480
0x54D0	0x00000000 ;_NFC_bmp+1484
0x54D4	0x00000000 ;_NFC_bmp+1488
0x54D8	0x00000000 ;_NFC_bmp+1492
0x54DC	0x00000000 ;_NFC_bmp+1496
0x54E0	0x00000000 ;_NFC_bmp+1500
0x54E4	0x00000000 ;_NFC_bmp+1504
0x54E8	0x00000000 ;_NFC_bmp+1508
0x54EC	0x00000000 ;_NFC_bmp+1512
0x54F0	0x00000000 ;_NFC_bmp+1516
0x54F4	0x00000000 ;_NFC_bmp+1520
0x54F8	0x00000000 ;_NFC_bmp+1524
0x54FC	0x00000000 ;_NFC_bmp+1528
0x5500	0x00000000 ;_NFC_bmp+1532
0x5504	0x00000000 ;_NFC_bmp+1536
0x5508	0x00000000 ;_NFC_bmp+1540
0x550C	0x00000000 ;_NFC_bmp+1544
0x5510	0x00000000 ;_NFC_bmp+1548
0x5514	0x00000000 ;_NFC_bmp+1552
0x5518	0x00000000 ;_NFC_bmp+1556
0x551C	0x00000000 ;_NFC_bmp+1560
0x5520	0x00000000 ;_NFC_bmp+1564
0x5524	0x00000000 ;_NFC_bmp+1568
0x5528	0x00000000 ;_NFC_bmp+1572
0x552C	0x00000000 ;_NFC_bmp+1576
0x5530	0x00000000 ;_NFC_bmp+1580
0x5534	0x00000000 ;_NFC_bmp+1584
0x5538	0x00000000 ;_NFC_bmp+1588
0x553C	0x00000000 ;_NFC_bmp+1592
0x5540	0x00000000 ;_NFC_bmp+1596
0x5544	0x00000000 ;_NFC_bmp+1600
0x5548	0x00000000 ;_NFC_bmp+1604
0x554C	0x00000000 ;_NFC_bmp+1608
0x5550	0x00000000 ;_NFC_bmp+1612
0x5554	0x00000000 ;_NFC_bmp+1616
0x5558	0x00000000 ;_NFC_bmp+1620
0x555C	0x00000000 ;_NFC_bmp+1624
0x5560	0x00000000 ;_NFC_bmp+1628
0x5564	0x00000000 ;_NFC_bmp+1632
0x5568	0x00000000 ;_NFC_bmp+1636
0x556C	0x00000000 ;_NFC_bmp+1640
0x5570	0x00000000 ;_NFC_bmp+1644
0x5574	0x00000000 ;_NFC_bmp+1648
0x5578	0x00000000 ;_NFC_bmp+1652
0x557C	0x00000000 ;_NFC_bmp+1656
0x5580	0x00000000 ;_NFC_bmp+1660
0x5584	0x00000000 ;_NFC_bmp+1664
0x5588	0x00000000 ;_NFC_bmp+1668
0x558C	0x00000000 ;_NFC_bmp+1672
0x5590	0x00000000 ;_NFC_bmp+1676
0x5594	0x00000000 ;_NFC_bmp+1680
0x5598	0x00000000 ;_NFC_bmp+1684
0x559C	0x00000000 ;_NFC_bmp+1688
0x55A0	0x00000000 ;_NFC_bmp+1692
0x55A4	0x00000000 ;_NFC_bmp+1696
0x55A8	0x00000000 ;_NFC_bmp+1700
0x55AC	0x00000000 ;_NFC_bmp+1704
0x55B0	0x00000000 ;_NFC_bmp+1708
0x55B4	0x00000000 ;_NFC_bmp+1712
0x55B8	0x00000000 ;_NFC_bmp+1716
0x55BC	0x00000000 ;_NFC_bmp+1720
0x55C0	0x00000000 ;_NFC_bmp+1724
0x55C4	0x00000000 ;_NFC_bmp+1728
0x55C8	0x00000000 ;_NFC_bmp+1732
0x55CC	0x00000000 ;_NFC_bmp+1736
0x55D0	0x00000000 ;_NFC_bmp+1740
0x55D4	0x00000000 ;_NFC_bmp+1744
0x55D8	0x00000000 ;_NFC_bmp+1748
0x55DC	0x00000000 ;_NFC_bmp+1752
0x55E0	0x00000000 ;_NFC_bmp+1756
0x55E4	0x00000000 ;_NFC_bmp+1760
0x55E8	0x00000000 ;_NFC_bmp+1764
0x55EC	0x00000000 ;_NFC_bmp+1768
0x55F0	0x00000000 ;_NFC_bmp+1772
0x55F4	0x00000000 ;_NFC_bmp+1776
0x55F8	0x00000000 ;_NFC_bmp+1780
0x55FC	0x00000000 ;_NFC_bmp+1784
0x5600	0x00000000 ;_NFC_bmp+1788
0x5604	0x00000000 ;_NFC_bmp+1792
0x5608	0x00000000 ;_NFC_bmp+1796
0x560C	0x00000000 ;_NFC_bmp+1800
0x5610	0x00000000 ;_NFC_bmp+1804
0x5614	0xFFFF0000 ;_NFC_bmp+1808
0x5618	0x0000FFFF ;_NFC_bmp+1812
0x561C	0x00000000 ;_NFC_bmp+1816
0x5620	0xFFFF0000 ;_NFC_bmp+1820
0x5624	0xFFFF0000 ;_NFC_bmp+1824
0x5628	0xFFFFFFFF ;_NFC_bmp+1828
0x562C	0xFFFFFFFF ;_NFC_bmp+1832
0x5630	0x00000000 ;_NFC_bmp+1836
0x5634	0xFFFFFFFF ;_NFC_bmp+1840
0x5638	0xFFFFFFFF ;_NFC_bmp+1844
0x563C	0x0000FFFF ;_NFC_bmp+1848
0x5640	0x00000000 ;_NFC_bmp+1852
0x5644	0x00000000 ;_NFC_bmp+1856
0x5648	0x00000000 ;_NFC_bmp+1860
0x564C	0x00000000 ;_NFC_bmp+1864
0x5650	0x00000000 ;_NFC_bmp+1868
0x5654	0x00000000 ;_NFC_bmp+1872
0x5658	0x00000000 ;_NFC_bmp+1876
0x565C	0x00000000 ;_NFC_bmp+1880
0x5660	0x00000000 ;_NFC_bmp+1884
0x5664	0x00000000 ;_NFC_bmp+1888
0x5668	0x00000000 ;_NFC_bmp+1892
0x566C	0x00000000 ;_NFC_bmp+1896
0x5670	0x00000000 ;_NFC_bmp+1900
0x5674	0x00000000 ;_NFC_bmp+1904
0x5678	0x00000000 ;_NFC_bmp+1908
0x567C	0x00000000 ;_NFC_bmp+1912
0x5680	0x00000000 ;_NFC_bmp+1916
0x5684	0x00000000 ;_NFC_bmp+1920
0x5688	0x00000000 ;_NFC_bmp+1924
0x568C	0x00000000 ;_NFC_bmp+1928
0x5690	0x00000000 ;_NFC_bmp+1932
0x5694	0x00000000 ;_NFC_bmp+1936
0x5698	0x00000000 ;_NFC_bmp+1940
0x569C	0x00000000 ;_NFC_bmp+1944
0x56A0	0x00000000 ;_NFC_bmp+1948
0x56A4	0x00000000 ;_NFC_bmp+1952
0x56A8	0x00000000 ;_NFC_bmp+1956
0x56AC	0x00000000 ;_NFC_bmp+1960
0x56B0	0x00000000 ;_NFC_bmp+1964
0x56B4	0x00000000 ;_NFC_bmp+1968
0x56B8	0x00000000 ;_NFC_bmp+1972
0x56BC	0x00000000 ;_NFC_bmp+1976
0x56C0	0x00000000 ;_NFC_bmp+1980
0x56C4	0x00000000 ;_NFC_bmp+1984
0x56C8	0x00000000 ;_NFC_bmp+1988
0x56CC	0x00000000 ;_NFC_bmp+1992
0x56D0	0x00000000 ;_NFC_bmp+1996
0x56D4	0xFFFF0000 ;_NFC_bmp+2000
0x56D8	0xFFFFFFFF ;_NFC_bmp+2004
0x56DC	0x00000000 ;_NFC_bmp+2008
0x56E0	0xFFFF0000 ;_NFC_bmp+2012
0x56E4	0xFFFF0000 ;_NFC_bmp+2016
0x56E8	0x0000FFFF ;_NFC_bmp+2020
0x56EC	0x00000000 ;_NFC_bmp+2024
0x56F0	0xFFFF0000 ;_NFC_bmp+2028
0x56F4	0x0000FFFF ;_NFC_bmp+2032
0x56F8	0x00000000 ;_NFC_bmp+2036
0x56FC	0xFFFF0000 ;_NFC_bmp+2040
0x5700	0x00000000 ;_NFC_bmp+2044
0x5704	0x00000000 ;_NFC_bmp+2048
0x5708	0x00000000 ;_NFC_bmp+2052
0x570C	0x00000000 ;_NFC_bmp+2056
0x5710	0x00000000 ;_NFC_bmp+2060
0x5714	0x00000000 ;_NFC_bmp+2064
0x5718	0x00000000 ;_NFC_bmp+2068
0x571C	0x00000000 ;_NFC_bmp+2072
0x5720	0x00000000 ;_NFC_bmp+2076
0x5724	0x00000000 ;_NFC_bmp+2080
0x5728	0x00000000 ;_NFC_bmp+2084
0x572C	0x00000000 ;_NFC_bmp+2088
0x5730	0x00000000 ;_NFC_bmp+2092
0x5734	0x00000000 ;_NFC_bmp+2096
0x5738	0x00000000 ;_NFC_bmp+2100
0x573C	0x00000000 ;_NFC_bmp+2104
0x5740	0x00000000 ;_NFC_bmp+2108
0x5744	0x00000000 ;_NFC_bmp+2112
0x5748	0x00000000 ;_NFC_bmp+2116
0x574C	0x00000000 ;_NFC_bmp+2120
0x5750	0x00000000 ;_NFC_bmp+2124
0x5754	0x00000000 ;_NFC_bmp+2128
0x5758	0x00000000 ;_NFC_bmp+2132
0x575C	0x00000000 ;_NFC_bmp+2136
0x5760	0x00000000 ;_NFC_bmp+2140
0x5764	0x00000000 ;_NFC_bmp+2144
0x5768	0x00000000 ;_NFC_bmp+2148
0x576C	0x00000000 ;_NFC_bmp+2152
0x5770	0x00000000 ;_NFC_bmp+2156
0x5774	0x00000000 ;_NFC_bmp+2160
0x5778	0x00000000 ;_NFC_bmp+2164
0x577C	0x00000000 ;_NFC_bmp+2168
0x5780	0x00000000 ;_NFC_bmp+2172
0x5784	0x00000000 ;_NFC_bmp+2176
0x5788	0x00000000 ;_NFC_bmp+2180
0x578C	0x00000000 ;_NFC_bmp+2184
0x5790	0x00000000 ;_NFC_bmp+2188
0x5794	0xFFFF0000 ;_NFC_bmp+2192
0x5798	0xFFFFFFFF ;_NFC_bmp+2196
0x579C	0x00000000 ;_NFC_bmp+2200
0x57A0	0xFFFF0000 ;_NFC_bmp+2204
0x57A4	0xFFFF0000 ;_NFC_bmp+2208
0x57A8	0x0000FFFF ;_NFC_bmp+2212
0x57AC	0x00000000 ;_NFC_bmp+2216
0x57B0	0xFFFF0000 ;_NFC_bmp+2220
0x57B4	0x0000FFFF ;_NFC_bmp+2224
0x57B8	0x00000000 ;_NFC_bmp+2228
0x57BC	0xFFFF0000 ;_NFC_bmp+2232
0x57C0	0x00000000 ;_NFC_bmp+2236
0x57C4	0x00000000 ;_NFC_bmp+2240
0x57C8	0x00000000 ;_NFC_bmp+2244
0x57CC	0x00000000 ;_NFC_bmp+2248
0x57D0	0x00000000 ;_NFC_bmp+2252
0x57D4	0x00000000 ;_NFC_bmp+2256
0x57D8	0x00000000 ;_NFC_bmp+2260
0x57DC	0x00000000 ;_NFC_bmp+2264
0x57E0	0x00000000 ;_NFC_bmp+2268
0x57E4	0x00000000 ;_NFC_bmp+2272
0x57E8	0x00000000 ;_NFC_bmp+2276
0x57EC	0x00000000 ;_NFC_bmp+2280
0x57F0	0x00000000 ;_NFC_bmp+2284
0x57F4	0x00000000 ;_NFC_bmp+2288
0x57F8	0x00000000 ;_NFC_bmp+2292
0x57FC	0x00000000 ;_NFC_bmp+2296
0x5800	0x00000000 ;_NFC_bmp+2300
0x5804	0x00000000 ;_NFC_bmp+2304
0x5808	0x00000000 ;_NFC_bmp+2308
0x580C	0x00000000 ;_NFC_bmp+2312
0x5810	0x00000000 ;_NFC_bmp+2316
0x5814	0x00000000 ;_NFC_bmp+2320
0x5818	0x00000000 ;_NFC_bmp+2324
0x581C	0x00000000 ;_NFC_bmp+2328
0x5820	0x00000000 ;_NFC_bmp+2332
0x5824	0x00000000 ;_NFC_bmp+2336
0x5828	0x00000000 ;_NFC_bmp+2340
0x582C	0x00000000 ;_NFC_bmp+2344
0x5830	0x00000000 ;_NFC_bmp+2348
0x5834	0x00000000 ;_NFC_bmp+2352
0x5838	0x00000000 ;_NFC_bmp+2356
0x583C	0x00000000 ;_NFC_bmp+2360
0x5840	0x00000000 ;_NFC_bmp+2364
0x5844	0x00000000 ;_NFC_bmp+2368
0x5848	0x00000000 ;_NFC_bmp+2372
0x584C	0x00000000 ;_NFC_bmp+2376
0x5850	0x00000000 ;_NFC_bmp+2380
0x5854	0xFFFF0000 ;_NFC_bmp+2384
0x5858	0xFFFF0000 ;_NFC_bmp+2388
0x585C	0x0000FFFF ;_NFC_bmp+2392
0x5860	0xFFFF0000 ;_NFC_bmp+2396
0x5864	0xFFFF0000 ;_NFC_bmp+2400
0x5868	0x0000FFFF ;_NFC_bmp+2404
0x586C	0x00000000 ;_NFC_bmp+2408
0x5870	0xFFFF0000 ;_NFC_bmp+2412
0x5874	0x0000FFFF ;_NFC_bmp+2416
0x5878	0x00000000 ;_NFC_bmp+2420
0x587C	0x00000000 ;_NFC_bmp+2424
0x5880	0x00000000 ;_NFC_bmp+2428
0x5884	0x00000000 ;_NFC_bmp+2432
0x5888	0x00000000 ;_NFC_bmp+2436
0x588C	0x00000000 ;_NFC_bmp+2440
0x5890	0x00000000 ;_NFC_bmp+2444
0x5894	0x00000000 ;_NFC_bmp+2448
0x5898	0x00000000 ;_NFC_bmp+2452
0x589C	0x00000000 ;_NFC_bmp+2456
0x58A0	0x00000000 ;_NFC_bmp+2460
0x58A4	0x00000000 ;_NFC_bmp+2464
0x58A8	0x00000000 ;_NFC_bmp+2468
0x58AC	0x00000000 ;_NFC_bmp+2472
0x58B0	0x00000000 ;_NFC_bmp+2476
0x58B4	0x00000000 ;_NFC_bmp+2480
0x58B8	0x00000000 ;_NFC_bmp+2484
0x58BC	0x00000000 ;_NFC_bmp+2488
0x58C0	0x00000000 ;_NFC_bmp+2492
0x58C4	0x00000000 ;_NFC_bmp+2496
0x58C8	0x00000000 ;_NFC_bmp+2500
0x58CC	0x00000000 ;_NFC_bmp+2504
0x58D0	0x00000000 ;_NFC_bmp+2508
0x58D4	0x00000000 ;_NFC_bmp+2512
0x58D8	0x00000000 ;_NFC_bmp+2516
0x58DC	0x00000000 ;_NFC_bmp+2520
0x58E0	0x00000000 ;_NFC_bmp+2524
0x58E4	0x00000000 ;_NFC_bmp+2528
0x58E8	0x00000000 ;_NFC_bmp+2532
0x58EC	0x00000000 ;_NFC_bmp+2536
0x58F0	0x00000000 ;_NFC_bmp+2540
0x58F4	0x00000000 ;_NFC_bmp+2544
0x58F8	0x00000000 ;_NFC_bmp+2548
0x58FC	0x00000000 ;_NFC_bmp+2552
0x5900	0x00000000 ;_NFC_bmp+2556
0x5904	0x00000000 ;_NFC_bmp+2560
0x5908	0x00000000 ;_NFC_bmp+2564
0x590C	0x00000000 ;_NFC_bmp+2568
0x5910	0x00000000 ;_NFC_bmp+2572
0x5914	0xFFFF0000 ;_NFC_bmp+2576
0x5918	0x00000000 ;_NFC_bmp+2580
0x591C	0xFFFFFFFF ;_NFC_bmp+2584
0x5920	0xFFFF0000 ;_NFC_bmp+2588
0x5924	0xFFFF0000 ;_NFC_bmp+2592
0x5928	0xFFFFFFFF ;_NFC_bmp+2596
0x592C	0xFFFFFFFF ;_NFC_bmp+2600
0x5930	0xFFFF0000 ;_NFC_bmp+2604
0x5934	0x0000FFFF ;_NFC_bmp+2608
0x5938	0x00000000 ;_NFC_bmp+2612
0x593C	0x00000000 ;_NFC_bmp+2616
0x5940	0x00000000 ;_NFC_bmp+2620
0x5944	0x00000000 ;_NFC_bmp+2624
0x5948	0x00000000 ;_NFC_bmp+2628
0x594C	0x00000000 ;_NFC_bmp+2632
0x5950	0x00000000 ;_NFC_bmp+2636
0x5954	0x00000000 ;_NFC_bmp+2640
0x5958	0x00000000 ;_NFC_bmp+2644
0x595C	0x00000000 ;_NFC_bmp+2648
0x5960	0x00000000 ;_NFC_bmp+2652
0x5964	0x00000000 ;_NFC_bmp+2656
0x5968	0x00000000 ;_NFC_bmp+2660
0x596C	0x00000000 ;_NFC_bmp+2664
0x5970	0x00000000 ;_NFC_bmp+2668
0x5974	0x00000000 ;_NFC_bmp+2672
0x5978	0x00000000 ;_NFC_bmp+2676
0x597C	0x00000000 ;_NFC_bmp+2680
0x5980	0x00000000 ;_NFC_bmp+2684
0x5984	0x00000000 ;_NFC_bmp+2688
0x5988	0x00000000 ;_NFC_bmp+2692
0x598C	0x00000000 ;_NFC_bmp+2696
0x5990	0x00000000 ;_NFC_bmp+2700
0x5994	0x00000000 ;_NFC_bmp+2704
0x5998	0x00000000 ;_NFC_bmp+2708
0x599C	0x00000000 ;_NFC_bmp+2712
0x59A0	0x00000000 ;_NFC_bmp+2716
0x59A4	0x00000000 ;_NFC_bmp+2720
0x59A8	0x00000000 ;_NFC_bmp+2724
0x59AC	0x00000000 ;_NFC_bmp+2728
0x59B0	0x00000000 ;_NFC_bmp+2732
0x59B4	0x00000000 ;_NFC_bmp+2736
0x59B8	0x00000000 ;_NFC_bmp+2740
0x59BC	0x00000000 ;_NFC_bmp+2744
0x59C0	0x00000000 ;_NFC_bmp+2748
0x59C4	0x00000000 ;_NFC_bmp+2752
0x59C8	0x00000000 ;_NFC_bmp+2756
0x59CC	0x00000000 ;_NFC_bmp+2760
0x59D0	0x00000000 ;_NFC_bmp+2764
0x59D4	0xFFFF0000 ;_NFC_bmp+2768
0x59D8	0x00000000 ;_NFC_bmp+2772
0x59DC	0xFFFFFFFF ;_NFC_bmp+2776
0x59E0	0xFFFF0000 ;_NFC_bmp+2780
0x59E4	0xFFFF0000 ;_NFC_bmp+2784
0x59E8	0x0000FFFF ;_NFC_bmp+2788
0x59EC	0x00000000 ;_NFC_bmp+2792
0x59F0	0xFFFF0000 ;_NFC_bmp+2796
0x59F4	0x0000FFFF ;_NFC_bmp+2800
0x59F8	0x00000000 ;_NFC_bmp+2804
0x59FC	0x00000000 ;_NFC_bmp+2808
0x5A00	0x00000000 ;_NFC_bmp+2812
0x5A04	0x00000000 ;_NFC_bmp+2816
0x5A08	0x00000000 ;_NFC_bmp+2820
0x5A0C	0x00000000 ;_NFC_bmp+2824
0x5A10	0x00000000 ;_NFC_bmp+2828
0x5A14	0x00000000 ;_NFC_bmp+2832
0x5A18	0x00000000 ;_NFC_bmp+2836
0x5A1C	0x00000000 ;_NFC_bmp+2840
0x5A20	0x00000000 ;_NFC_bmp+2844
0x5A24	0x00000000 ;_NFC_bmp+2848
0x5A28	0x00000000 ;_NFC_bmp+2852
0x5A2C	0x00000000 ;_NFC_bmp+2856
0x5A30	0x00000000 ;_NFC_bmp+2860
0x5A34	0x00000000 ;_NFC_bmp+2864
0x5A38	0x00000000 ;_NFC_bmp+2868
0x5A3C	0x00000000 ;_NFC_bmp+2872
0x5A40	0x00000000 ;_NFC_bmp+2876
0x5A44	0x00000000 ;_NFC_bmp+2880
0x5A48	0x00000000 ;_NFC_bmp+2884
0x5A4C	0x00000000 ;_NFC_bmp+2888
0x5A50	0x00000000 ;_NFC_bmp+2892
0x5A54	0x00000000 ;_NFC_bmp+2896
0x5A58	0x00000000 ;_NFC_bmp+2900
0x5A5C	0x00000000 ;_NFC_bmp+2904
0x5A60	0x00000000 ;_NFC_bmp+2908
0x5A64	0x00000000 ;_NFC_bmp+2912
0x5A68	0x00000000 ;_NFC_bmp+2916
0x5A6C	0x00000000 ;_NFC_bmp+2920
0x5A70	0x00000000 ;_NFC_bmp+2924
0x5A74	0x00000000 ;_NFC_bmp+2928
0x5A78	0x00000000 ;_NFC_bmp+2932
0x5A7C	0x00000000 ;_NFC_bmp+2936
0x5A80	0x00000000 ;_NFC_bmp+2940
0x5A84	0x00000000 ;_NFC_bmp+2944
0x5A88	0x00000000 ;_NFC_bmp+2948
0x5A8C	0x00000000 ;_NFC_bmp+2952
0x5A90	0x00000000 ;_NFC_bmp+2956
0x5A94	0xFFFF0000 ;_NFC_bmp+2960
0x5A98	0x00000000 ;_NFC_bmp+2964
0x5A9C	0xFFFF0000 ;_NFC_bmp+2968
0x5AA0	0xFFFFFFFF ;_NFC_bmp+2972
0x5AA4	0xFFFF0000 ;_NFC_bmp+2976
0x5AA8	0x0000FFFF ;_NFC_bmp+2980
0x5AAC	0x00000000 ;_NFC_bmp+2984
0x5AB0	0xFFFF0000 ;_NFC_bmp+2988
0x5AB4	0x0000FFFF ;_NFC_bmp+2992
0x5AB8	0x00000000 ;_NFC_bmp+2996
0x5ABC	0xFFFF0000 ;_NFC_bmp+3000
0x5AC0	0x00000000 ;_NFC_bmp+3004
0x5AC4	0x00000000 ;_NFC_bmp+3008
0x5AC8	0x00000000 ;_NFC_bmp+3012
0x5ACC	0x00000000 ;_NFC_bmp+3016
0x5AD0	0x00000000 ;_NFC_bmp+3020
0x5AD4	0x00000000 ;_NFC_bmp+3024
0x5AD8	0x00000000 ;_NFC_bmp+3028
0x5ADC	0x00000000 ;_NFC_bmp+3032
0x5AE0	0x00000000 ;_NFC_bmp+3036
0x5AE4	0x00000000 ;_NFC_bmp+3040
0x5AE8	0x00000000 ;_NFC_bmp+3044
0x5AEC	0x00000000 ;_NFC_bmp+3048
0x5AF0	0x00000000 ;_NFC_bmp+3052
0x5AF4	0x00000000 ;_NFC_bmp+3056
0x5AF8	0x00000000 ;_NFC_bmp+3060
0x5AFC	0x00000000 ;_NFC_bmp+3064
0x5B00	0x00000000 ;_NFC_bmp+3068
0x5B04	0x00000000 ;_NFC_bmp+3072
0x5B08	0x00000000 ;_NFC_bmp+3076
0x5B0C	0x00000000 ;_NFC_bmp+3080
0x5B10	0x00000000 ;_NFC_bmp+3084
0x5B14	0x00000000 ;_NFC_bmp+3088
0x5B18	0x00000000 ;_NFC_bmp+3092
0x5B1C	0x00000000 ;_NFC_bmp+3096
0x5B20	0x00000000 ;_NFC_bmp+3100
0x5B24	0x00000000 ;_NFC_bmp+3104
0x5B28	0x00000000 ;_NFC_bmp+3108
0x5B2C	0x00000000 ;_NFC_bmp+3112
0x5B30	0x00000000 ;_NFC_bmp+3116
0x5B34	0x00000000 ;_NFC_bmp+3120
0x5B38	0x00000000 ;_NFC_bmp+3124
0x5B3C	0x00000000 ;_NFC_bmp+3128
0x5B40	0x00000000 ;_NFC_bmp+3132
0x5B44	0x00000000 ;_NFC_bmp+3136
0x5B48	0x00000000 ;_NFC_bmp+3140
0x5B4C	0x00000000 ;_NFC_bmp+3144
0x5B50	0x00000000 ;_NFC_bmp+3148
0x5B54	0xFFFF0000 ;_NFC_bmp+3152
0x5B58	0x00000000 ;_NFC_bmp+3156
0x5B5C	0xFFFF0000 ;_NFC_bmp+3160
0x5B60	0xFFFFFFFF ;_NFC_bmp+3164
0x5B64	0xFFFF0000 ;_NFC_bmp+3168
0x5B68	0x0000FFFF ;_NFC_bmp+3172
0x5B6C	0x00000000 ;_NFC_bmp+3176
0x5B70	0xFFFF0000 ;_NFC_bmp+3180
0x5B74	0x0000FFFF ;_NFC_bmp+3184
0x5B78	0x00000000 ;_NFC_bmp+3188
0x5B7C	0xFFFF0000 ;_NFC_bmp+3192
0x5B80	0x00000000 ;_NFC_bmp+3196
0x5B84	0x00000000 ;_NFC_bmp+3200
0x5B88	0x00000000 ;_NFC_bmp+3204
0x5B8C	0x00000000 ;_NFC_bmp+3208
0x5B90	0x00000000 ;_NFC_bmp+3212
0x5B94	0x00000000 ;_NFC_bmp+3216
0x5B98	0x00000000 ;_NFC_bmp+3220
0x5B9C	0x00000000 ;_NFC_bmp+3224
0x5BA0	0x00000000 ;_NFC_bmp+3228
0x5BA4	0x00000000 ;_NFC_bmp+3232
0x5BA8	0x00000000 ;_NFC_bmp+3236
0x5BAC	0x00000000 ;_NFC_bmp+3240
0x5BB0	0x00000000 ;_NFC_bmp+3244
0x5BB4	0x00000000 ;_NFC_bmp+3248
0x5BB8	0x00000000 ;_NFC_bmp+3252
0x5BBC	0x00000000 ;_NFC_bmp+3256
0x5BC0	0x00000000 ;_NFC_bmp+3260
0x5BC4	0x00000000 ;_NFC_bmp+3264
0x5BC8	0x00000000 ;_NFC_bmp+3268
0x5BCC	0x00000000 ;_NFC_bmp+3272
0x5BD0	0x00000000 ;_NFC_bmp+3276
0x5BD4	0x00000000 ;_NFC_bmp+3280
0x5BD8	0x00000000 ;_NFC_bmp+3284
0x5BDC	0x00000000 ;_NFC_bmp+3288
0x5BE0	0x00000000 ;_NFC_bmp+3292
0x5BE4	0x00000000 ;_NFC_bmp+3296
0x5BE8	0x00000000 ;_NFC_bmp+3300
0x5BEC	0x00000000 ;_NFC_bmp+3304
0x5BF0	0x00000000 ;_NFC_bmp+3308
0x5BF4	0x00000000 ;_NFC_bmp+3312
0x5BF8	0x00000000 ;_NFC_bmp+3316
0x5BFC	0x00000000 ;_NFC_bmp+3320
0x5C00	0x00000000 ;_NFC_bmp+3324
0x5C04	0x00000000 ;_NFC_bmp+3328
0x5C08	0x00000000 ;_NFC_bmp+3332
0x5C0C	0x00000000 ;_NFC_bmp+3336
0x5C10	0x00000000 ;_NFC_bmp+3340
0x5C14	0xFFFF0000 ;_NFC_bmp+3344
0x5C18	0x00000000 ;_NFC_bmp+3348
0x5C1C	0x00000000 ;_NFC_bmp+3352
0x5C20	0xFFFFFFFF ;_NFC_bmp+3356
0x5C24	0xFFFF0000 ;_NFC_bmp+3360
0x5C28	0x0000FFFF ;_NFC_bmp+3364
0x5C2C	0x00000000 ;_NFC_bmp+3368
0x5C30	0x00000000 ;_NFC_bmp+3372
0x5C34	0xFFFFFFFF ;_NFC_bmp+3376
0x5C38	0xFFFFFFFF ;_NFC_bmp+3380
0x5C3C	0x0000FFFF ;_NFC_bmp+3384
0x5C40	0x00000000 ;_NFC_bmp+3388
0x5C44	0x00000000 ;_NFC_bmp+3392
0x5C48	0x00000000 ;_NFC_bmp+3396
0x5C4C	0x00000000 ;_NFC_bmp+3400
0x5C50	0x00000000 ;_NFC_bmp+3404
0x5C54	0x00000000 ;_NFC_bmp+3408
0x5C58	0x00000000 ;_NFC_bmp+3412
0x5C5C	0x00000000 ;_NFC_bmp+3416
0x5C60	0x00000000 ;_NFC_bmp+3420
0x5C64	0x00000000 ;_NFC_bmp+3424
0x5C68	0x00000000 ;_NFC_bmp+3428
0x5C6C	0x00000000 ;_NFC_bmp+3432
0x5C70	0x00000000 ;_NFC_bmp+3436
0x5C74	0x00000000 ;_NFC_bmp+3440
0x5C78	0x00000000 ;_NFC_bmp+3444
0x5C7C	0x00000000 ;_NFC_bmp+3448
0x5C80	0x00000000 ;_NFC_bmp+3452
0x5C84	0x00000000 ;_NFC_bmp+3456
0x5C88	0x00000000 ;_NFC_bmp+3460
0x5C8C	0x00000000 ;_NFC_bmp+3464
0x5C90	0x00000000 ;_NFC_bmp+3468
0x5C94	0x00000000 ;_NFC_bmp+3472
0x5C98	0x00000000 ;_NFC_bmp+3476
0x5C9C	0x00000000 ;_NFC_bmp+3480
0x5CA0	0x00000000 ;_NFC_bmp+3484
0x5CA4	0x00000000 ;_NFC_bmp+3488
0x5CA8	0x00000000 ;_NFC_bmp+3492
0x5CAC	0x00000000 ;_NFC_bmp+3496
0x5CB0	0x00000000 ;_NFC_bmp+3500
0x5CB4	0x00000000 ;_NFC_bmp+3504
0x5CB8	0x00000000 ;_NFC_bmp+3508
0x5CBC	0x00000000 ;_NFC_bmp+3512
0x5CC0	0x00000000 ;_NFC_bmp+3516
0x5CC4	0x00000000 ;_NFC_bmp+3520
0x5CC8	0x00000000 ;_NFC_bmp+3524
0x5CCC	0x00000000 ;_NFC_bmp+3528
0x5CD0	0x00000000 ;_NFC_bmp+3532
0x5CD4	0x00000000 ;_NFC_bmp+3536
0x5CD8	0x00000000 ;_NFC_bmp+3540
0x5CDC	0x00000000 ;_NFC_bmp+3544
0x5CE0	0x00000000 ;_NFC_bmp+3548
0x5CE4	0x00000000 ;_NFC_bmp+3552
0x5CE8	0x00000000 ;_NFC_bmp+3556
0x5CEC	0x00000000 ;_NFC_bmp+3560
0x5CF0	0x00000000 ;_NFC_bmp+3564
0x5CF4	0x00000000 ;_NFC_bmp+3568
0x5CF8	0x00000000 ;_NFC_bmp+3572
0x5CFC	0x00000000 ;_NFC_bmp+3576
0x5D00	0x00000000 ;_NFC_bmp+3580
0x5D04	0x00000000 ;_NFC_bmp+3584
0x5D08	0x00000000 ;_NFC_bmp+3588
0x5D0C	0x00000000 ;_NFC_bmp+3592
0x5D10	0x00000000 ;_NFC_bmp+3596
0x5D14	0x00000000 ;_NFC_bmp+3600
0x5D18	0x00000000 ;_NFC_bmp+3604
0x5D1C	0x00000000 ;_NFC_bmp+3608
0x5D20	0x00000000 ;_NFC_bmp+3612
0x5D24	0x00000000 ;_NFC_bmp+3616
0x5D28	0x00000000 ;_NFC_bmp+3620
0x5D2C	0x00000000 ;_NFC_bmp+3624
0x5D30	0x00000000 ;_NFC_bmp+3628
0x5D34	0x00000000 ;_NFC_bmp+3632
0x5D38	0x00000000 ;_NFC_bmp+3636
0x5D3C	0x00000000 ;_NFC_bmp+3640
0x5D40	0x00000000 ;_NFC_bmp+3644
0x5D44	0x00000000 ;_NFC_bmp+3648
0x5D48	0x00000000 ;_NFC_bmp+3652
0x5D4C	0x00000000 ;_NFC_bmp+3656
0x5D50	0x00000000 ;_NFC_bmp+3660
0x5D54	0x00000000 ;_NFC_bmp+3664
0x5D58	0x00000000 ;_NFC_bmp+3668
0x5D5C	0x00000000 ;_NFC_bmp+3672
0x5D60	0x00000000 ;_NFC_bmp+3676
0x5D64	0x00000000 ;_NFC_bmp+3680
0x5D68	0x00000000 ;_NFC_bmp+3684
0x5D6C	0x00000000 ;_NFC_bmp+3688
0x5D70	0x00000000 ;_NFC_bmp+3692
0x5D74	0x00000000 ;_NFC_bmp+3696
0x5D78	0x00000000 ;_NFC_bmp+3700
0x5D7C	0x00000000 ;_NFC_bmp+3704
0x5D80	0x00000000 ;_NFC_bmp+3708
0x5D84	0x00000000 ;_NFC_bmp+3712
0x5D88	0x00000000 ;_NFC_bmp+3716
0x5D8C	0x00000000 ;_NFC_bmp+3720
0x5D90	0x00000000 ;_NFC_bmp+3724
0x5D94	0x00000000 ;_NFC_bmp+3728
0x5D98	0x00000000 ;_NFC_bmp+3732
0x5D9C	0x00000000 ;_NFC_bmp+3736
0x5DA0	0x00000000 ;_NFC_bmp+3740
0x5DA4	0x00000000 ;_NFC_bmp+3744
0x5DA8	0x00000000 ;_NFC_bmp+3748
0x5DAC	0x00000000 ;_NFC_bmp+3752
0x5DB0	0x00000000 ;_NFC_bmp+3756
0x5DB4	0x00000000 ;_NFC_bmp+3760
0x5DB8	0x00000000 ;_NFC_bmp+3764
0x5DBC	0x00000000 ;_NFC_bmp+3768
0x5DC0	0x00000000 ;_NFC_bmp+3772
0x5DC4	0x00000000 ;_NFC_bmp+3776
0x5DC8	0x00000000 ;_NFC_bmp+3780
0x5DCC	0x00000000 ;_NFC_bmp+3784
0x5DD0	0x00000000 ;_NFC_bmp+3788
0x5DD4	0x00000000 ;_NFC_bmp+3792
0x5DD8	0x00000000 ;_NFC_bmp+3796
0x5DDC	0x00000000 ;_NFC_bmp+3800
0x5DE0	0x00000000 ;_NFC_bmp+3804
0x5DE4	0x00000000 ;_NFC_bmp+3808
0x5DE8	0x00000000 ;_NFC_bmp+3812
0x5DEC	0x00000000 ;_NFC_bmp+3816
0x5DF0	0x00000000 ;_NFC_bmp+3820
0x5DF4	0x00000000 ;_NFC_bmp+3824
0x5DF8	0x00000000 ;_NFC_bmp+3828
0x5DFC	0x00000000 ;_NFC_bmp+3832
0x5E00	0x00000000 ;_NFC_bmp+3836
0x5E04	0x00000000 ;_NFC_bmp+3840
0x5E08	0x00000000 ;_NFC_bmp+3844
0x5E0C	0x00000000 ;_NFC_bmp+3848
0x5E10	0x00000000 ;_NFC_bmp+3852
0x5E14	0x00000000 ;_NFC_bmp+3856
0x5E18	0x00000000 ;_NFC_bmp+3860
0x5E1C	0x00000000 ;_NFC_bmp+3864
0x5E20	0x00000000 ;_NFC_bmp+3868
0x5E24	0x00000000 ;_NFC_bmp+3872
0x5E28	0x00000000 ;_NFC_bmp+3876
0x5E2C	0x00000000 ;_NFC_bmp+3880
0x5E30	0x00000000 ;_NFC_bmp+3884
0x5E34	0x00000000 ;_NFC_bmp+3888
0x5E38	0x00000000 ;_NFC_bmp+3892
0x5E3C	0x00000000 ;_NFC_bmp+3896
0x5E40	0x00000000 ;_NFC_bmp+3900
0x5E44	0x00000000 ;_NFC_bmp+3904
0x5E48	0x00000000 ;_NFC_bmp+3908
0x5E4C	0x00000000 ;_NFC_bmp+3912
0x5E50	0x00000000 ;_NFC_bmp+3916
0x5E54	0x00000000 ;_NFC_bmp+3920
0x5E58	0x00000000 ;_NFC_bmp+3924
0x5E5C	0x00000000 ;_NFC_bmp+3928
0x5E60	0x00000000 ;_NFC_bmp+3932
0x5E64	0x00000000 ;_NFC_bmp+3936
0x5E68	0x00000000 ;_NFC_bmp+3940
0x5E6C	0x00000000 ;_NFC_bmp+3944
0x5E70	0x00000000 ;_NFC_bmp+3948
0x5E74	0x00000000 ;_NFC_bmp+3952
0x5E78	0x00000000 ;_NFC_bmp+3956
0x5E7C	0x00000000 ;_NFC_bmp+3960
0x5E80	0x00000000 ;_NFC_bmp+3964
0x5E84	0x00000000 ;_NFC_bmp+3968
0x5E88	0x00000000 ;_NFC_bmp+3972
0x5E8C	0x00000000 ;_NFC_bmp+3976
0x5E90	0x00000000 ;_NFC_bmp+3980
0x5E94	0x00000000 ;_NFC_bmp+3984
0x5E98	0x00000000 ;_NFC_bmp+3988
0x5E9C	0x00000000 ;_NFC_bmp+3992
0x5EA0	0x00000000 ;_NFC_bmp+3996
0x5EA4	0x00000000 ;_NFC_bmp+4000
0x5EA8	0x00000000 ;_NFC_bmp+4004
0x5EAC	0x00000000 ;_NFC_bmp+4008
0x5EB0	0x00000000 ;_NFC_bmp+4012
0x5EB4	0x00000000 ;_NFC_bmp+4016
0x5EB8	0x00000000 ;_NFC_bmp+4020
0x5EBC	0x00000000 ;_NFC_bmp+4024
0x5EC0	0x00000000 ;_NFC_bmp+4028
0x5EC4	0x00000000 ;_NFC_bmp+4032
0x5EC8	0x00000000 ;_NFC_bmp+4036
0x5ECC	0x00000000 ;_NFC_bmp+4040
0x5ED0	0x00000000 ;_NFC_bmp+4044
0x5ED4	0x00000000 ;_NFC_bmp+4048
0x5ED8	0x00000000 ;_NFC_bmp+4052
0x5EDC	0x00000000 ;_NFC_bmp+4056
0x5EE0	0x00000000 ;_NFC_bmp+4060
0x5EE4	0x00000000 ;_NFC_bmp+4064
0x5EE8	0x00000000 ;_NFC_bmp+4068
0x5EEC	0x00000000 ;_NFC_bmp+4072
0x5EF0	0x00000000 ;_NFC_bmp+4076
0x5EF4	0x00000000 ;_NFC_bmp+4080
0x5EF8	0x00000000 ;_NFC_bmp+4084
0x5EFC	0x00000000 ;_NFC_bmp+4088
0x5F00	0x00000000 ;_NFC_bmp+4092
0x5F04	0x00000000 ;_NFC_bmp+4096
0x5F08	0x00000000 ;_NFC_bmp+4100
0x5F0C	0x00000000 ;_NFC_bmp+4104
0x5F10	0x00000000 ;_NFC_bmp+4108
0x5F14	0x00000000 ;_NFC_bmp+4112
0x5F18	0x00000000 ;_NFC_bmp+4116
0x5F1C	0x00000000 ;_NFC_bmp+4120
0x5F20	0x00000000 ;_NFC_bmp+4124
0x5F24	0x00000000 ;_NFC_bmp+4128
0x5F28	0x00000000 ;_NFC_bmp+4132
0x5F2C	0x00000000 ;_NFC_bmp+4136
0x5F30	0x00000000 ;_NFC_bmp+4140
0x5F34	0x00000000 ;_NFC_bmp+4144
0x5F38	0x00000000 ;_NFC_bmp+4148
0x5F3C	0x00000000 ;_NFC_bmp+4152
0x5F40	0x00000000 ;_NFC_bmp+4156
0x5F44	0x00000000 ;_NFC_bmp+4160
0x5F48	0x00000000 ;_NFC_bmp+4164
0x5F4C	0x00000000 ;_NFC_bmp+4168
0x5F50	0x00000000 ;_NFC_bmp+4172
0x5F54	0x00000000 ;_NFC_bmp+4176
0x5F58	0x00000000 ;_NFC_bmp+4180
0x5F5C	0x00000000 ;_NFC_bmp+4184
0x5F60	0x00000000 ;_NFC_bmp+4188
0x5F64	0x00000000 ;_NFC_bmp+4192
0x5F68	0x00000000 ;_NFC_bmp+4196
0x5F6C	0x00000000 ;_NFC_bmp+4200
0x5F70	0x00000000 ;_NFC_bmp+4204
0x5F74	0x00000000 ;_NFC_bmp+4208
0x5F78	0x00000000 ;_NFC_bmp+4212
0x5F7C	0x00000000 ;_NFC_bmp+4216
0x5F80	0x00000000 ;_NFC_bmp+4220
0x5F84	0x00000000 ;_NFC_bmp+4224
0x5F88	0x00000000 ;_NFC_bmp+4228
0x5F8C	0x00000000 ;_NFC_bmp+4232
0x5F90	0x00000000 ;_NFC_bmp+4236
0x5F94	0x00000000 ;_NFC_bmp+4240
0x5F98	0x00000000 ;_NFC_bmp+4244
0x5F9C	0x00000000 ;_NFC_bmp+4248
0x5FA0	0x00000000 ;_NFC_bmp+4252
0x5FA4	0x00000000 ;_NFC_bmp+4256
0x5FA8	0x00000000 ;_NFC_bmp+4260
0x5FAC	0x00000000 ;_NFC_bmp+4264
0x5FB0	0x00000000 ;_NFC_bmp+4268
0x5FB4	0x00000000 ;_NFC_bmp+4272
0x5FB8	0x00000000 ;_NFC_bmp+4276
0x5FBC	0x00000000 ;_NFC_bmp+4280
0x5FC0	0x00000000 ;_NFC_bmp+4284
0x5FC4	0x00000000 ;_NFC_bmp+4288
0x5FC8	0x00000000 ;_NFC_bmp+4292
0x5FCC	0x00000000 ;_NFC_bmp+4296
0x5FD0	0x00000000 ;_NFC_bmp+4300
0x5FD4	0x00000000 ;_NFC_bmp+4304
0x5FD8	0x00000000 ;_NFC_bmp+4308
0x5FDC	0x00000000 ;_NFC_bmp+4312
0x5FE0	0x00000000 ;_NFC_bmp+4316
0x5FE4	0x00000000 ;_NFC_bmp+4320
0x5FE8	0x00000000 ;_NFC_bmp+4324
0x5FEC	0x00000000 ;_NFC_bmp+4328
0x5FF0	0x00000000 ;_NFC_bmp+4332
0x5FF4	0x00000000 ;_NFC_bmp+4336
0x5FF8	0x00000000 ;_NFC_bmp+4340
0x5FFC	0x00000000 ;_NFC_bmp+4344
0x6000	0x00000000 ;_NFC_bmp+4348
0x6004	0x00000000 ;_NFC_bmp+4352
0x6008	0x00000000 ;_NFC_bmp+4356
0x600C	0x00000000 ;_NFC_bmp+4360
0x6010	0x00000000 ;_NFC_bmp+4364
0x6014	0x00000000 ;_NFC_bmp+4368
0x6018	0x00000000 ;_NFC_bmp+4372
0x601C	0x00000000 ;_NFC_bmp+4376
0x6020	0x00000000 ;_NFC_bmp+4380
0x6024	0x00000000 ;_NFC_bmp+4384
0x6028	0x00000000 ;_NFC_bmp+4388
0x602C	0x00000000 ;_NFC_bmp+4392
0x6030	0x00000000 ;_NFC_bmp+4396
0x6034	0x00000000 ;_NFC_bmp+4400
0x6038	0x00000000 ;_NFC_bmp+4404
0x603C	0x00000000 ;_NFC_bmp+4408
0x6040	0x00000000 ;_NFC_bmp+4412
0x6044	0x00000000 ;_NFC_bmp+4416
0x6048	0x00000000 ;_NFC_bmp+4420
0x604C	0x00000000 ;_NFC_bmp+4424
0x6050	0x00000000 ;_NFC_bmp+4428
0x6054	0x00000000 ;_NFC_bmp+4432
0x6058	0x00000000 ;_NFC_bmp+4436
0x605C	0x00000000 ;_NFC_bmp+4440
0x6060	0x00000000 ;_NFC_bmp+4444
0x6064	0x00000000 ;_NFC_bmp+4448
0x6068	0x00000000 ;_NFC_bmp+4452
0x606C	0x00000000 ;_NFC_bmp+4456
0x6070	0x00000000 ;_NFC_bmp+4460
0x6074	0x00000000 ;_NFC_bmp+4464
0x6078	0x00000000 ;_NFC_bmp+4468
0x607C	0xFFFF0000 ;_NFC_bmp+4472
0x6080	0xFFFFFFFF ;_NFC_bmp+4476
0x6084	0xFFFFFFFF ;_NFC_bmp+4480
0x6088	0xFFFFFFFF ;_NFC_bmp+4484
0x608C	0xFFFFFFFF ;_NFC_bmp+4488
0x6090	0xFFFFFFFF ;_NFC_bmp+4492
0x6094	0xFFFFFFFF ;_NFC_bmp+4496
0x6098	0xFFFFFFFF ;_NFC_bmp+4500
0x609C	0xFFFFFFFF ;_NFC_bmp+4504
0x60A0	0xFFFFFFFF ;_NFC_bmp+4508
0x60A4	0xFFFFFFFF ;_NFC_bmp+4512
0x60A8	0xFFFFFFFF ;_NFC_bmp+4516
0x60AC	0xFFFFFFFF ;_NFC_bmp+4520
0x60B0	0xFFFFFFFF ;_NFC_bmp+4524
0x60B4	0xFFFFFFFF ;_NFC_bmp+4528
0x60B8	0xFFFFFFFF ;_NFC_bmp+4532
0x60BC	0xFFFFFFFF ;_NFC_bmp+4536
0x60C0	0xFFFFFFFF ;_NFC_bmp+4540
0x60C4	0xFFFFFFFF ;_NFC_bmp+4544
0x60C8	0xFFFFFFFF ;_NFC_bmp+4548
0x60CC	0xFFFFFFFF ;_NFC_bmp+4552
0x60D0	0xFFFFFFFF ;_NFC_bmp+4556
0x60D4	0x0000FFFF ;_NFC_bmp+4560
0x60D8	0x00000000 ;_NFC_bmp+4564
0x60DC	0x00000000 ;_NFC_bmp+4568
0x60E0	0x00000000 ;_NFC_bmp+4572
0x60E4	0x00000000 ;_NFC_bmp+4576
0x60E8	0x00000000 ;_NFC_bmp+4580
0x60EC	0x00000000 ;_NFC_bmp+4584
0x60F0	0x00000000 ;_NFC_bmp+4588
0x60F4	0x00000000 ;_NFC_bmp+4592
0x60F8	0x00000000 ;_NFC_bmp+4596
0x60FC	0x00000000 ;_NFC_bmp+4600
0x6100	0x00000000 ;_NFC_bmp+4604
0x6104	0x00000000 ;_NFC_bmp+4608
0x6108	0x00000000 ;_NFC_bmp+4612
0x610C	0x00000000 ;_NFC_bmp+4616
0x6110	0x00000000 ;_NFC_bmp+4620
0x6114	0x00000000 ;_NFC_bmp+4624
0x6118	0x00000000 ;_NFC_bmp+4628
0x611C	0x00000000 ;_NFC_bmp+4632
0x6120	0x00000000 ;_NFC_bmp+4636
0x6124	0x00000000 ;_NFC_bmp+4640
0x6128	0x00000000 ;_NFC_bmp+4644
0x612C	0x00000000 ;_NFC_bmp+4648
0x6130	0x00000000 ;_NFC_bmp+4652
0x6134	0x00000000 ;_NFC_bmp+4656
0x6138	0x00000000 ;_NFC_bmp+4660
0x613C	0xFFFFEF7D ;_NFC_bmp+4664
0x6140	0x10821082 ;_NFC_bmp+4668
0x6144	0x10821082 ;_NFC_bmp+4672
0x6148	0x10821082 ;_NFC_bmp+4676
0x614C	0x00001082 ;_NFC_bmp+4680
0x6150	0x00000000 ;_NFC_bmp+4684
0x6154	0x00000000 ;_NFC_bmp+4688
0x6158	0x10820000 ;_NFC_bmp+4692
0x615C	0x10821082 ;_NFC_bmp+4696
0x6160	0x10821082 ;_NFC_bmp+4700
0x6164	0x10821082 ;_NFC_bmp+4704
0x6168	0x10821082 ;_NFC_bmp+4708
0x616C	0x10821082 ;_NFC_bmp+4712
0x6170	0x10821082 ;_NFC_bmp+4716
0x6174	0x10821082 ;_NFC_bmp+4720
0x6178	0x10821082 ;_NFC_bmp+4724
0x617C	0x10821082 ;_NFC_bmp+4728
0x6180	0x10821082 ;_NFC_bmp+4732
0x6184	0x10821082 ;_NFC_bmp+4736
0x6188	0x10821082 ;_NFC_bmp+4740
0x618C	0x10821082 ;_NFC_bmp+4744
0x6190	0x10821082 ;_NFC_bmp+4748
0x6194	0xFFFFFFFF ;_NFC_bmp+4752
0x6198	0x00000000 ;_NFC_bmp+4756
0x619C	0x00000000 ;_NFC_bmp+4760
0x61A0	0x00000000 ;_NFC_bmp+4764
0x61A4	0x00000000 ;_NFC_bmp+4768
0x61A8	0x00000000 ;_NFC_bmp+4772
0x61AC	0x00000000 ;_NFC_bmp+4776
0x61B0	0x00000000 ;_NFC_bmp+4780
0x61B4	0x00000000 ;_NFC_bmp+4784
0x61B8	0x00000000 ;_NFC_bmp+4788
0x61BC	0x00000000 ;_NFC_bmp+4792
0x61C0	0x00000000 ;_NFC_bmp+4796
0x61C4	0x00000000 ;_NFC_bmp+4800
0x61C8	0x00000000 ;_NFC_bmp+4804
0x61CC	0x00000000 ;_NFC_bmp+4808
0x61D0	0x00000000 ;_NFC_bmp+4812
0x61D4	0x00000000 ;_NFC_bmp+4816
0x61D8	0x00000000 ;_NFC_bmp+4820
0x61DC	0x00000000 ;_NFC_bmp+4824
0x61E0	0x00000000 ;_NFC_bmp+4828
0x61E4	0x00000000 ;_NFC_bmp+4832
0x61E8	0x00000000 ;_NFC_bmp+4836
0x61EC	0x00000000 ;_NFC_bmp+4840
0x61F0	0x00000000 ;_NFC_bmp+4844
0x61F4	0x00000000 ;_NFC_bmp+4848
0x61F8	0xE73C0000 ;_NFC_bmp+4852
0x61FC	0x0000FFFF ;_NFC_bmp+4856
0x6200	0x00000000 ;_NFC_bmp+4860
0x6204	0x00000000 ;_NFC_bmp+4864
0x6208	0x00000000 ;_NFC_bmp+4868
0x620C	0x00000000 ;_NFC_bmp+4872
0x6210	0x00000000 ;_NFC_bmp+4876
0x6214	0x00000000 ;_NFC_bmp+4880
0x6218	0x00000000 ;_NFC_bmp+4884
0x621C	0x00000000 ;_NFC_bmp+4888
0x6220	0x00000000 ;_NFC_bmp+4892
0x6224	0x00000000 ;_NFC_bmp+4896
0x6228	0x00000000 ;_NFC_bmp+4900
0x622C	0x00000000 ;_NFC_bmp+4904
0x6230	0x00000000 ;_NFC_bmp+4908
0x6234	0x00000000 ;_NFC_bmp+4912
0x6238	0x00000000 ;_NFC_bmp+4916
0x623C	0x00000000 ;_NFC_bmp+4920
0x6240	0x00000000 ;_NFC_bmp+4924
0x6244	0x00000000 ;_NFC_bmp+4928
0x6248	0x00000000 ;_NFC_bmp+4932
0x624C	0x00000000 ;_NFC_bmp+4936
0x6250	0x00000000 ;_NFC_bmp+4940
0x6254	0xFFFF0000 ;_NFC_bmp+4944
0x6258	0x0000FFFF ;_NFC_bmp+4948
0x625C	0x00000000 ;_NFC_bmp+4952
0x6260	0x00000000 ;_NFC_bmp+4956
0x6264	0x00000000 ;_NFC_bmp+4960
0x6268	0x00000000 ;_NFC_bmp+4964
0x626C	0x00000000 ;_NFC_bmp+4968
0x6270	0x00000000 ;_NFC_bmp+4972
0x6274	0x00000000 ;_NFC_bmp+4976
0x6278	0x00000000 ;_NFC_bmp+4980
0x627C	0x00000000 ;_NFC_bmp+4984
0x6280	0x00000000 ;_NFC_bmp+4988
0x6284	0x00000000 ;_NFC_bmp+4992
0x6288	0x00000000 ;_NFC_bmp+4996
0x628C	0x00000000 ;_NFC_bmp+5000
0x6290	0x00000000 ;_NFC_bmp+5004
0x6294	0x00000000 ;_NFC_bmp+5008
0x6298	0x00000000 ;_NFC_bmp+5012
0x629C	0x00000000 ;_NFC_bmp+5016
0x62A0	0x00000000 ;_NFC_bmp+5020
0x62A4	0x00000000 ;_NFC_bmp+5024
0x62A8	0x00000000 ;_NFC_bmp+5028
0x62AC	0x00000000 ;_NFC_bmp+5032
0x62B0	0x00000000 ;_NFC_bmp+5036
0x62B4	0x00000000 ;_NFC_bmp+5040
0x62B8	0xFFFF0000 ;_NFC_bmp+5044
0x62BC	0x00000000 ;_NFC_bmp+5048
0x62C0	0x00000000 ;_NFC_bmp+5052
0x62C4	0x00000000 ;_NFC_bmp+5056
0x62C8	0x00000000 ;_NFC_bmp+5060
0x62CC	0x00000000 ;_NFC_bmp+5064
0x62D0	0x00000000 ;_NFC_bmp+5068
0x62D4	0x00000000 ;_NFC_bmp+5072
0x62D8	0x00000000 ;_NFC_bmp+5076
0x62DC	0x00000000 ;_NFC_bmp+5080
0x62E0	0x00000000 ;_NFC_bmp+5084
0x62E4	0x00000000 ;_NFC_bmp+5088
0x62E8	0x00000000 ;_NFC_bmp+5092
0x62EC	0x00000000 ;_NFC_bmp+5096
0x62F0	0x00000000 ;_NFC_bmp+5100
0x62F4	0x00000000 ;_NFC_bmp+5104
0x62F8	0x00000000 ;_NFC_bmp+5108
0x62FC	0x00000000 ;_NFC_bmp+5112
0x6300	0x00000000 ;_NFC_bmp+5116
0x6304	0x00000000 ;_NFC_bmp+5120
0x6308	0x00000000 ;_NFC_bmp+5124
0x630C	0x00000000 ;_NFC_bmp+5128
0x6310	0x00000000 ;_NFC_bmp+5132
0x6314	0x00000000 ;_NFC_bmp+5136
0x6318	0x0000FFFF ;_NFC_bmp+5140
0x631C	0x00000000 ;_NFC_bmp+5144
0x6320	0x00000000 ;_NFC_bmp+5148
0x6324	0x00000000 ;_NFC_bmp+5152
0x6328	0x00000000 ;_NFC_bmp+5156
0x632C	0x00000000 ;_NFC_bmp+5160
0x6330	0x00000000 ;_NFC_bmp+5164
0x6334	0x00000000 ;_NFC_bmp+5168
0x6338	0x00000000 ;_NFC_bmp+5172
0x633C	0x00000000 ;_NFC_bmp+5176
0x6340	0x00000000 ;_NFC_bmp+5180
0x6344	0x00000000 ;_NFC_bmp+5184
0x6348	0x00000000 ;_NFC_bmp+5188
0x634C	0x00000000 ;_NFC_bmp+5192
0x6350	0x00000000 ;_NFC_bmp+5196
0x6354	0x00000000 ;_NFC_bmp+5200
0x6358	0x00000000 ;_NFC_bmp+5204
0x635C	0x00000000 ;_NFC_bmp+5208
0x6360	0x00000000 ;_NFC_bmp+5212
0x6364	0x00000000 ;_NFC_bmp+5216
0x6368	0x00000000 ;_NFC_bmp+5220
0x636C	0x00000000 ;_NFC_bmp+5224
0x6370	0x00000000 ;_NFC_bmp+5228
0x6374	0x00000000 ;_NFC_bmp+5232
0x6378	0xFFFF0000 ;_NFC_bmp+5236
0x637C	0x00000000 ;_NFC_bmp+5240
0x6380	0x00000000 ;_NFC_bmp+5244
0x6384	0x00000000 ;_NFC_bmp+5248
0x6388	0x00000000 ;_NFC_bmp+5252
0x638C	0x00000000 ;_NFC_bmp+5256
0x6390	0x00000000 ;_NFC_bmp+5260
0x6394	0x00000000 ;_NFC_bmp+5264
0x6398	0x00000000 ;_NFC_bmp+5268
0x639C	0x00000000 ;_NFC_bmp+5272
0x63A0	0x00000000 ;_NFC_bmp+5276
0x63A4	0x00000000 ;_NFC_bmp+5280
0x63A8	0x00000000 ;_NFC_bmp+5284
0x63AC	0x00000000 ;_NFC_bmp+5288
0x63B0	0x00000000 ;_NFC_bmp+5292
0x63B4	0x00000000 ;_NFC_bmp+5296
0x63B8	0x00000000 ;_NFC_bmp+5300
0x63BC	0x00000000 ;_NFC_bmp+5304
0x63C0	0x00000000 ;_NFC_bmp+5308
0x63C4	0x00000000 ;_NFC_bmp+5312
0x63C8	0x00000000 ;_NFC_bmp+5316
0x63CC	0x00000000 ;_NFC_bmp+5320
0x63D0	0x00000000 ;_NFC_bmp+5324
0x63D4	0x00000000 ;_NFC_bmp+5328
0x63D8	0x0000FFFF ;_NFC_bmp+5332
0x63DC	0x00000000 ;_NFC_bmp+5336
0x63E0	0x00000000 ;_NFC_bmp+5340
0x63E4	0x00000000 ;_NFC_bmp+5344
0x63E8	0x00000000 ;_NFC_bmp+5348
0x63EC	0x00000000 ;_NFC_bmp+5352
0x63F0	0x00000000 ;_NFC_bmp+5356
0x63F4	0x00000000 ;_NFC_bmp+5360
0x63F8	0x00000000 ;_NFC_bmp+5364
0x63FC	0x00000000 ;_NFC_bmp+5368
0x6400	0x00000000 ;_NFC_bmp+5372
0x6404	0x00000000 ;_NFC_bmp+5376
0x6408	0x00000000 ;_NFC_bmp+5380
0x640C	0x00000000 ;_NFC_bmp+5384
0x6410	0x00000000 ;_NFC_bmp+5388
0x6414	0x00000000 ;_NFC_bmp+5392
0x6418	0x00000000 ;_NFC_bmp+5396
0x641C	0x00000000 ;_NFC_bmp+5400
0x6420	0x00000000 ;_NFC_bmp+5404
0x6424	0x00000000 ;_NFC_bmp+5408
0x6428	0x00000000 ;_NFC_bmp+5412
0x642C	0x00000000 ;_NFC_bmp+5416
0x6430	0x00000000 ;_NFC_bmp+5420
0x6434	0x00000000 ;_NFC_bmp+5424
0x6438	0xFFFF0000 ;_NFC_bmp+5428
0x643C	0x00000000 ;_NFC_bmp+5432
0x6440	0x00000000 ;_NFC_bmp+5436
0x6444	0x00000000 ;_NFC_bmp+5440
0x6448	0x00000000 ;_NFC_bmp+5444
0x644C	0x00000000 ;_NFC_bmp+5448
0x6450	0x00000000 ;_NFC_bmp+5452
0x6454	0x00000000 ;_NFC_bmp+5456
0x6458	0x00000000 ;_NFC_bmp+5460
0x645C	0x00000000 ;_NFC_bmp+5464
0x6460	0x00000000 ;_NFC_bmp+5468
0x6464	0x00000000 ;_NFC_bmp+5472
0x6468	0x00000000 ;_NFC_bmp+5476
0x646C	0x00000000 ;_NFC_bmp+5480
0x6470	0x00000000 ;_NFC_bmp+5484
0x6474	0x00000000 ;_NFC_bmp+5488
0x6478	0x00000000 ;_NFC_bmp+5492
0x647C	0x00000000 ;_NFC_bmp+5496
0x6480	0x00000000 ;_NFC_bmp+5500
0x6484	0x00000000 ;_NFC_bmp+5504
0x6488	0x00000000 ;_NFC_bmp+5508
0x648C	0x00000000 ;_NFC_bmp+5512
0x6490	0x00000000 ;_NFC_bmp+5516
0x6494	0x00000000 ;_NFC_bmp+5520
0x6498	0x0000FFFF ;_NFC_bmp+5524
0x649C	0x00000000 ;_NFC_bmp+5528
0x64A0	0x00000000 ;_NFC_bmp+5532
0x64A4	0x00000000 ;_NFC_bmp+5536
0x64A8	0x00000000 ;_NFC_bmp+5540
0x64AC	0x00000000 ;_NFC_bmp+5544
0x64B0	0x00000000 ;_NFC_bmp+5548
0x64B4	0x00000000 ;_NFC_bmp+5552
0x64B8	0x00000000 ;_NFC_bmp+5556
0x64BC	0x00000000 ;_NFC_bmp+5560
0x64C0	0x00000000 ;_NFC_bmp+5564
0x64C4	0x00000000 ;_NFC_bmp+5568
0x64C8	0x00000000 ;_NFC_bmp+5572
0x64CC	0x00000000 ;_NFC_bmp+5576
0x64D0	0x00000000 ;_NFC_bmp+5580
0x64D4	0x00000000 ;_NFC_bmp+5584
0x64D8	0x00000000 ;_NFC_bmp+5588
0x64DC	0x00000000 ;_NFC_bmp+5592
0x64E0	0x00000000 ;_NFC_bmp+5596
0x64E4	0x00000000 ;_NFC_bmp+5600
0x64E8	0x00000000 ;_NFC_bmp+5604
0x64EC	0x00000000 ;_NFC_bmp+5608
0x64F0	0x00000000 ;_NFC_bmp+5612
0x64F4	0x00000000 ;_NFC_bmp+5616
0x64F8	0xFFFF0000 ;_NFC_bmp+5620
0x64FC	0x00000000 ;_NFC_bmp+5624
0x6500	0x00000000 ;_NFC_bmp+5628
0x6504	0x00000000 ;_NFC_bmp+5632
0x6508	0x00000000 ;_NFC_bmp+5636
0x650C	0x00000000 ;_NFC_bmp+5640
0x6510	0x00000000 ;_NFC_bmp+5644
0x6514	0x00000000 ;_NFC_bmp+5648
0x6518	0x00000000 ;_NFC_bmp+5652
0x651C	0x00000000 ;_NFC_bmp+5656
0x6520	0x00000000 ;_NFC_bmp+5660
0x6524	0x00000000 ;_NFC_bmp+5664
0x6528	0x00000000 ;_NFC_bmp+5668
0x652C	0x00000000 ;_NFC_bmp+5672
0x6530	0x00000000 ;_NFC_bmp+5676
0x6534	0x00000000 ;_NFC_bmp+5680
0x6538	0x00000000 ;_NFC_bmp+5684
0x653C	0x00000000 ;_NFC_bmp+5688
0x6540	0x00000000 ;_NFC_bmp+5692
0x6544	0x00000000 ;_NFC_bmp+5696
0x6548	0x00000000 ;_NFC_bmp+5700
0x654C	0x00000000 ;_NFC_bmp+5704
0x6550	0x00000000 ;_NFC_bmp+5708
0x6554	0x00000000 ;_NFC_bmp+5712
0x6558	0x0000FFFF ;_NFC_bmp+5716
0x655C	0x00000000 ;_NFC_bmp+5720
0x6560	0x00000000 ;_NFC_bmp+5724
0x6564	0x00000000 ;_NFC_bmp+5728
0x6568	0x00000000 ;_NFC_bmp+5732
0x656C	0x00000000 ;_NFC_bmp+5736
0x6570	0x00000000 ;_NFC_bmp+5740
0x6574	0x00000000 ;_NFC_bmp+5744
0x6578	0x00000000 ;_NFC_bmp+5748
0x657C	0x00000000 ;_NFC_bmp+5752
0x6580	0x00000000 ;_NFC_bmp+5756
0x6584	0x00000000 ;_NFC_bmp+5760
0x6588	0x00000000 ;_NFC_bmp+5764
0x658C	0x00000000 ;_NFC_bmp+5768
0x6590	0x00000000 ;_NFC_bmp+5772
0x6594	0x00000000 ;_NFC_bmp+5776
0x6598	0x00000000 ;_NFC_bmp+5780
0x659C	0x00000000 ;_NFC_bmp+5784
0x65A0	0x00000000 ;_NFC_bmp+5788
0x65A4	0x00000000 ;_NFC_bmp+5792
0x65A8	0x00000000 ;_NFC_bmp+5796
0x65AC	0x00000000 ;_NFC_bmp+5800
0x65B0	0x00000000 ;_NFC_bmp+5804
0x65B4	0x00000000 ;_NFC_bmp+5808
0x65B8	0xFFFF0000 ;_NFC_bmp+5812
0x65BC	0x00000000 ;_NFC_bmp+5816
0x65C0	0x00000000 ;_NFC_bmp+5820
0x65C4	0x00000000 ;_NFC_bmp+5824
0x65C8	0x00000000 ;_NFC_bmp+5828
0x65CC	0x00000000 ;_NFC_bmp+5832
0x65D0	0x00000000 ;_NFC_bmp+5836
0x65D4	0x00000000 ;_NFC_bmp+5840
0x65D8	0x00000000 ;_NFC_bmp+5844
0x65DC	0x00000000 ;_NFC_bmp+5848
0x65E0	0x00000000 ;_NFC_bmp+5852
0x65E4	0x00000000 ;_NFC_bmp+5856
0x65E8	0x00000000 ;_NFC_bmp+5860
0x65EC	0x00000000 ;_NFC_bmp+5864
0x65F0	0x00000000 ;_NFC_bmp+5868
0x65F4	0x00000000 ;_NFC_bmp+5872
0x65F8	0x00000000 ;_NFC_bmp+5876
0x65FC	0x00000000 ;_NFC_bmp+5880
0x6600	0x00000000 ;_NFC_bmp+5884
0x6604	0x00000000 ;_NFC_bmp+5888
0x6608	0x00000000 ;_NFC_bmp+5892
0x660C	0x00000000 ;_NFC_bmp+5896
0x6610	0x00000000 ;_NFC_bmp+5900
0x6614	0x00000000 ;_NFC_bmp+5904
0x6618	0x0000FFFF ;_NFC_bmp+5908
0x661C	0x00000000 ;_NFC_bmp+5912
0x6620	0x00000000 ;_NFC_bmp+5916
0x6624	0x00000000 ;_NFC_bmp+5920
0x6628	0x00000000 ;_NFC_bmp+5924
0x662C	0x00000000 ;_NFC_bmp+5928
0x6630	0x00000000 ;_NFC_bmp+5932
0x6634	0x00000000 ;_NFC_bmp+5936
0x6638	0x00000000 ;_NFC_bmp+5940
0x663C	0x00000000 ;_NFC_bmp+5944
0x6640	0x00000000 ;_NFC_bmp+5948
0x6644	0x00000000 ;_NFC_bmp+5952
0x6648	0x00000000 ;_NFC_bmp+5956
0x664C	0x00000000 ;_NFC_bmp+5960
0x6650	0x00000000 ;_NFC_bmp+5964
0x6654	0x00000000 ;_NFC_bmp+5968
0x6658	0x00000000 ;_NFC_bmp+5972
0x665C	0x00000000 ;_NFC_bmp+5976
0x6660	0x00000000 ;_NFC_bmp+5980
0x6664	0x00000000 ;_NFC_bmp+5984
0x6668	0x00000000 ;_NFC_bmp+5988
0x666C	0x00000000 ;_NFC_bmp+5992
0x6670	0x00000000 ;_NFC_bmp+5996
0x6674	0x00000000 ;_NFC_bmp+6000
0x6678	0xFFFF0000 ;_NFC_bmp+6004
0x667C	0x00000000 ;_NFC_bmp+6008
0x6680	0x00000000 ;_NFC_bmp+6012
0x6684	0x00000000 ;_NFC_bmp+6016
0x6688	0x00000000 ;_NFC_bmp+6020
0x668C	0x00000000 ;_NFC_bmp+6024
0x6690	0x00000000 ;_NFC_bmp+6028
0x6694	0x00000000 ;_NFC_bmp+6032
0x6698	0x00000000 ;_NFC_bmp+6036
0x669C	0x00000000 ;_NFC_bmp+6040
0x66A0	0x00000000 ;_NFC_bmp+6044
0x66A4	0x00000000 ;_NFC_bmp+6048
0x66A8	0x00000000 ;_NFC_bmp+6052
0x66AC	0x00000000 ;_NFC_bmp+6056
0x66B0	0x00000000 ;_NFC_bmp+6060
0x66B4	0x00000000 ;_NFC_bmp+6064
0x66B8	0x00000000 ;_NFC_bmp+6068
0x66BC	0x00000000 ;_NFC_bmp+6072
0x66C0	0x00000000 ;_NFC_bmp+6076
0x66C4	0x00000000 ;_NFC_bmp+6080
0x66C8	0x00000000 ;_NFC_bmp+6084
0x66CC	0x00000000 ;_NFC_bmp+6088
0x66D0	0x00000000 ;_NFC_bmp+6092
0x66D4	0x00000000 ;_NFC_bmp+6096
0x66D8	0x0000FFFF ;_NFC_bmp+6100
0x66DC	0x00000000 ;_NFC_bmp+6104
0x66E0	0x00000000 ;_NFC_bmp+6108
0x66E4	0x00000000 ;_NFC_bmp+6112
0x66E8	0x00000000 ;_NFC_bmp+6116
0x66EC	0x00000000 ;_NFC_bmp+6120
0x66F0	0x00000000 ;_NFC_bmp+6124
0x66F4	0x00000000 ;_NFC_bmp+6128
0x66F8	0x00000000 ;_NFC_bmp+6132
0x66FC	0x00000000 ;_NFC_bmp+6136
0x6700	0x00000000 ;_NFC_bmp+6140
0x6704	0x00000000 ;_NFC_bmp+6144
0x6708	0x00000000 ;_NFC_bmp+6148
0x670C	0x00000000 ;_NFC_bmp+6152
0x6710	0x00000000 ;_NFC_bmp+6156
0x6714	0x00000000 ;_NFC_bmp+6160
0x6718	0x00000000 ;_NFC_bmp+6164
0x671C	0x00000000 ;_NFC_bmp+6168
0x6720	0x00000000 ;_NFC_bmp+6172
0x6724	0x00000000 ;_NFC_bmp+6176
0x6728	0x00000000 ;_NFC_bmp+6180
0x672C	0x00000000 ;_NFC_bmp+6184
0x6730	0x00000000 ;_NFC_bmp+6188
0x6734	0x00000000 ;_NFC_bmp+6192
0x6738	0xFFFF0000 ;_NFC_bmp+6196
0x673C	0x00000000 ;_NFC_bmp+6200
0x6740	0x00000000 ;_NFC_bmp+6204
0x6744	0x00000000 ;_NFC_bmp+6208
0x6748	0x00000000 ;_NFC_bmp+6212
0x674C	0x00000000 ;_NFC_bmp+6216
0x6750	0x00000000 ;_NFC_bmp+6220
0x6754	0x00000000 ;_NFC_bmp+6224
0x6758	0x00000000 ;_NFC_bmp+6228
0x675C	0x00000000 ;_NFC_bmp+6232
0x6760	0x00000000 ;_NFC_bmp+6236
0x6764	0x42082104 ;_NFC_bmp+6240
0x6768	0x528A528A ;_NFC_bmp+6244
0x676C	0x18C339C7 ;_NFC_bmp+6248
0x6770	0x00000000 ;_NFC_bmp+6252
0x6774	0x00000000 ;_NFC_bmp+6256
0x6778	0x00000000 ;_NFC_bmp+6260
0x677C	0x00000000 ;_NFC_bmp+6264
0x6780	0x00000000 ;_NFC_bmp+6268
0x6784	0x00000000 ;_NFC_bmp+6272
0x6788	0x00000000 ;_NFC_bmp+6276
0x678C	0x00000000 ;_NFC_bmp+6280
0x6790	0x00000000 ;_NFC_bmp+6284
0x6794	0x00000000 ;_NFC_bmp+6288
0x6798	0x0000FFFF ;_NFC_bmp+6292
0x679C	0x00000000 ;_NFC_bmp+6296
0x67A0	0x00000000 ;_NFC_bmp+6300
0x67A4	0x00000000 ;_NFC_bmp+6304
0x67A8	0x00000000 ;_NFC_bmp+6308
0x67AC	0x00000000 ;_NFC_bmp+6312
0x67B0	0x00000000 ;_NFC_bmp+6316
0x67B4	0x00000000 ;_NFC_bmp+6320
0x67B8	0x00000000 ;_NFC_bmp+6324
0x67BC	0x00000000 ;_NFC_bmp+6328
0x67C0	0x00000000 ;_NFC_bmp+6332
0x67C4	0x00000000 ;_NFC_bmp+6336
0x67C8	0x00000000 ;_NFC_bmp+6340
0x67CC	0x00000000 ;_NFC_bmp+6344
0x67D0	0x00000000 ;_NFC_bmp+6348
0x67D4	0x00000000 ;_NFC_bmp+6352
0x67D8	0x00000000 ;_NFC_bmp+6356
0x67DC	0x00000000 ;_NFC_bmp+6360
0x67E0	0x00000000 ;_NFC_bmp+6364
0x67E4	0x00000000 ;_NFC_bmp+6368
0x67E8	0x00000000 ;_NFC_bmp+6372
0x67EC	0x00000000 ;_NFC_bmp+6376
0x67F0	0x00000000 ;_NFC_bmp+6380
0x67F4	0x00000000 ;_NFC_bmp+6384
0x67F8	0xFFFF0000 ;_NFC_bmp+6388
0x67FC	0x00000000 ;_NFC_bmp+6392
0x6800	0x00000000 ;_NFC_bmp+6396
0x6804	0x00000000 ;_NFC_bmp+6400
0x6808	0x00000000 ;_NFC_bmp+6404
0x680C	0x00000000 ;_NFC_bmp+6408
0x6810	0x00000000 ;_NFC_bmp+6412
0x6814	0x00000000 ;_NFC_bmp+6416
0x6818	0x00000000 ;_NFC_bmp+6420
0x681C	0x4A490841 ;_NFC_bmp+6424
0x6820	0xD6BA94B2 ;_NFC_bmp+6428
0x6824	0xFFFFE73C ;_NFC_bmp+6432
0x6828	0xFFFFFFFF ;_NFC_bmp+6436
0x682C	0xE73CF7BE ;_NFC_bmp+6440
0x6830	0x8430CE79 ;_NFC_bmp+6444
0x6834	0x00003186 ;_NFC_bmp+6448
0x6838	0x00000000 ;_NFC_bmp+6452
0x683C	0x00000000 ;_NFC_bmp+6456
0x6840	0x00000000 ;_NFC_bmp+6460
0x6844	0x00000000 ;_NFC_bmp+6464
0x6848	0x00000000 ;_NFC_bmp+6468
0x684C	0x00000000 ;_NFC_bmp+6472
0x6850	0x00000000 ;_NFC_bmp+6476
0x6854	0x00000000 ;_NFC_bmp+6480
0x6858	0x0000FFFF ;_NFC_bmp+6484
0x685C	0x00000000 ;_NFC_bmp+6488
0x6860	0x00000000 ;_NFC_bmp+6492
0x6864	0x00000000 ;_NFC_bmp+6496
0x6868	0x00000000 ;_NFC_bmp+6500
0x686C	0x00000000 ;_NFC_bmp+6504
0x6870	0x00000000 ;_NFC_bmp+6508
0x6874	0x00000000 ;_NFC_bmp+6512
0x6878	0x00000000 ;_NFC_bmp+6516
0x687C	0x00000000 ;_NFC_bmp+6520
0x6880	0x00000000 ;_NFC_bmp+6524
0x6884	0x00000000 ;_NFC_bmp+6528
0x6888	0x00000000 ;_NFC_bmp+6532
0x688C	0x00000000 ;_NFC_bmp+6536
0x6890	0x00000000 ;_NFC_bmp+6540
0x6894	0x00000000 ;_NFC_bmp+6544
0x6898	0x00000000 ;_NFC_bmp+6548
0x689C	0x00000000 ;_NFC_bmp+6552
0x68A0	0x00000000 ;_NFC_bmp+6556
0x68A4	0x00000000 ;_NFC_bmp+6560
0x68A8	0x00000000 ;_NFC_bmp+6564
0x68AC	0x00000000 ;_NFC_bmp+6568
0x68B0	0x00000000 ;_NFC_bmp+6572
0x68B4	0x00000000 ;_NFC_bmp+6576
0x68B8	0xFFFF0000 ;_NFC_bmp+6580
0x68BC	0x00000000 ;_NFC_bmp+6584
0x68C0	0x00000000 ;_NFC_bmp+6588
0x68C4	0x00000000 ;_NFC_bmp+6592
0x68C8	0x00000000 ;_NFC_bmp+6596
0x68CC	0x00000000 ;_NFC_bmp+6600
0x68D0	0x00000000 ;_NFC_bmp+6604
0x68D4	0x00000000 ;_NFC_bmp+6608
0x68D8	0x528A0000 ;_NFC_bmp+6612
0x68DC	0xFFFFCE79 ;_NFC_bmp+6616
0x68E0	0xFFFFFFFF ;_NFC_bmp+6620
0x68E4	0xFFFFFFFF ;_NFC_bmp+6624
0x68E8	0xFFFFFFFF ;_NFC_bmp+6628
0x68EC	0xFFFFFFFF ;_NFC_bmp+6632
0x68F0	0xFFFFFFFF ;_NFC_bmp+6636
0x68F4	0xA534F7BE ;_NFC_bmp+6640
0x68F8	0x00003186 ;_NFC_bmp+6644
0x68FC	0x00000000 ;_NFC_bmp+6648
0x6900	0x00000000 ;_NFC_bmp+6652
0x6904	0x00000000 ;_NFC_bmp+6656
0x6908	0x00000000 ;_NFC_bmp+6660
0x690C	0x00000000 ;_NFC_bmp+6664
0x6910	0x00000000 ;_NFC_bmp+6668
0x6914	0x00000000 ;_NFC_bmp+6672
0x6918	0x0000FFFF ;_NFC_bmp+6676
0x691C	0x00000000 ;_NFC_bmp+6680
0x6920	0x00000000 ;_NFC_bmp+6684
0x6924	0x00000000 ;_NFC_bmp+6688
0x6928	0x00000000 ;_NFC_bmp+6692
0x692C	0x00000000 ;_NFC_bmp+6696
0x6930	0x00000000 ;_NFC_bmp+6700
0x6934	0x00000000 ;_NFC_bmp+6704
0x6938	0x00000000 ;_NFC_bmp+6708
0x693C	0x00000000 ;_NFC_bmp+6712
0x6940	0x00000000 ;_NFC_bmp+6716
0x6944	0x00000000 ;_NFC_bmp+6720
0x6948	0x00000000 ;_NFC_bmp+6724
0x694C	0x00000000 ;_NFC_bmp+6728
0x6950	0x00000000 ;_NFC_bmp+6732
0x6954	0x00000000 ;_NFC_bmp+6736
0x6958	0x00000000 ;_NFC_bmp+6740
0x695C	0x00000000 ;_NFC_bmp+6744
0x6960	0x00000000 ;_NFC_bmp+6748
0x6964	0x00000000 ;_NFC_bmp+6752
0x6968	0x00000000 ;_NFC_bmp+6756
0x696C	0x00000000 ;_NFC_bmp+6760
0x6970	0x00000000 ;_NFC_bmp+6764
0x6974	0x00000000 ;_NFC_bmp+6768
0x6978	0xFFFF0000 ;_NFC_bmp+6772
0x697C	0x00000000 ;_NFC_bmp+6776
0x6980	0x00000000 ;_NFC_bmp+6780
0x6984	0x00000000 ;_NFC_bmp+6784
0x6988	0x00000000 ;_NFC_bmp+6788
0x698C	0x00000000 ;_NFC_bmp+6792
0x6990	0x00000000 ;_NFC_bmp+6796
0x6994	0x18C30000 ;_NFC_bmp+6800
0x6998	0xFFFFAD75 ;_NFC_bmp+6804
0x699C	0xFFFFFFFF ;_NFC_bmp+6808
0x69A0	0xFFFFFFFF ;_NFC_bmp+6812
0x69A4	0xFFFFFFFF ;_NFC_bmp+6816
0x69A8	0xFFFFFFFF ;_NFC_bmp+6820
0x69AC	0xFFFFFFFF ;_NFC_bmp+6824
0x69B0	0xFFFFFFFF ;_NFC_bmp+6828
0x69B4	0xFFFFFFFF ;_NFC_bmp+6832
0x69B8	0x8430F7BE ;_NFC_bmp+6836
0x69BC	0x00000841 ;_NFC_bmp+6840
0x69C0	0x00000000 ;_NFC_bmp+6844
0x69C4	0x00000000 ;_NFC_bmp+6848
0x69C8	0x00000000 ;_NFC_bmp+6852
0x69CC	0x00000000 ;_NFC_bmp+6856
0x69D0	0x00000000 ;_NFC_bmp+6860
0x69D4	0x00000000 ;_NFC_bmp+6864
0x69D8	0x0000FFFF ;_NFC_bmp+6868
0x69DC	0x00000000 ;_NFC_bmp+6872
0x69E0	0x00000000 ;_NFC_bmp+6876
0x69E4	0x00000000 ;_NFC_bmp+6880
0x69E8	0x00000000 ;_NFC_bmp+6884
0x69EC	0x00000000 ;_NFC_bmp+6888
0x69F0	0x00000000 ;_NFC_bmp+6892
0x69F4	0x00000000 ;_NFC_bmp+6896
0x69F8	0x00000000 ;_NFC_bmp+6900
0x69FC	0x00000000 ;_NFC_bmp+6904
0x6A00	0x00000000 ;_NFC_bmp+6908
0x6A04	0x00000000 ;_NFC_bmp+6912
0x6A08	0x00000000 ;_NFC_bmp+6916
0x6A0C	0x00000000 ;_NFC_bmp+6920
0x6A10	0x00000000 ;_NFC_bmp+6924
0x6A14	0x00000000 ;_NFC_bmp+6928
0x6A18	0x00000000 ;_NFC_bmp+6932
0x6A1C	0x00000000 ;_NFC_bmp+6936
0x6A20	0x00000000 ;_NFC_bmp+6940
0x6A24	0x00000000 ;_NFC_bmp+6944
0x6A28	0x00000000 ;_NFC_bmp+6948
0x6A2C	0x00000000 ;_NFC_bmp+6952
0x6A30	0x00000000 ;_NFC_bmp+6956
0x6A34	0x00000000 ;_NFC_bmp+6960
0x6A38	0xFFFF0000 ;_NFC_bmp+6964
0x6A3C	0x00000000 ;_NFC_bmp+6968
0x6A40	0x00000000 ;_NFC_bmp+6972
0x6A44	0x00000000 ;_NFC_bmp+6976
0x6A48	0x00000000 ;_NFC_bmp+6980
0x6A4C	0x00000000 ;_NFC_bmp+6984
0x6A50	0x00000000 ;_NFC_bmp+6988
0x6A54	0xCE792945 ;_NFC_bmp+6992
0x6A58	0xFFFFFFFF ;_NFC_bmp+6996
0x6A5C	0xFFFFFFFF ;_NFC_bmp+7000
0x6A60	0xFFFFFFFF ;_NFC_bmp+7004
0x6A64	0xFFFFFFFF ;_NFC_bmp+7008
0x6A68	0xFFFFFFFF ;_NFC_bmp+7012
0x6A6C	0xFFFFFFFF ;_NFC_bmp+7016
0x6A70	0xFFFFFFFF ;_NFC_bmp+7020
0x6A74	0xFFFFFFFF ;_NFC_bmp+7024
0x6A78	0xFFFFFFFF ;_NFC_bmp+7028
0x6A7C	0x1082A534 ;_NFC_bmp+7032
0x6A80	0x00000000 ;_NFC_bmp+7036
0x6A84	0x00000000 ;_NFC_bmp+7040
0x6A88	0x00000000 ;_NFC_bmp+7044
0x6A8C	0x00000000 ;_NFC_bmp+7048
0x6A90	0x00000000 ;_NFC_bmp+7052
0x6A94	0x00000000 ;_NFC_bmp+7056
0x6A98	0x0000FFFF ;_NFC_bmp+7060
0x6A9C	0x00000000 ;_NFC_bmp+7064
0x6AA0	0x00000000 ;_NFC_bmp+7068
0x6AA4	0x00000000 ;_NFC_bmp+7072
0x6AA8	0x00000000 ;_NFC_bmp+7076
0x6AAC	0x00000000 ;_NFC_bmp+7080
0x6AB0	0x00000000 ;_NFC_bmp+7084
0x6AB4	0x00000000 ;_NFC_bmp+7088
0x6AB8	0x00000000 ;_NFC_bmp+7092
0x6ABC	0x00000000 ;_NFC_bmp+7096
0x6AC0	0x00000000 ;_NFC_bmp+7100
0x6AC4	0x00000000 ;_NFC_bmp+7104
0x6AC8	0x00000000 ;_NFC_bmp+7108
0x6ACC	0x00000000 ;_NFC_bmp+7112
0x6AD0	0x00000000 ;_NFC_bmp+7116
0x6AD4	0x00000000 ;_NFC_bmp+7120
0x6AD8	0x00000000 ;_NFC_bmp+7124
0x6ADC	0x00000000 ;_NFC_bmp+7128
0x6AE0	0x00000000 ;_NFC_bmp+7132
0x6AE4	0x00000000 ;_NFC_bmp+7136
0x6AE8	0x00000000 ;_NFC_bmp+7140
0x6AEC	0x00000000 ;_NFC_bmp+7144
0x6AF0	0x00000000 ;_NFC_bmp+7148
0x6AF4	0x00000000 ;_NFC_bmp+7152
0x6AF8	0xFFFF0000 ;_NFC_bmp+7156
0x6AFC	0x00000000 ;_NFC_bmp+7160
0x6B00	0x00000000 ;_NFC_bmp+7164
0x6B04	0x00000000 ;_NFC_bmp+7168
0x6B08	0x00000000 ;_NFC_bmp+7172
0x6B0C	0x00000000 ;_NFC_bmp+7176
0x6B10	0x18C30000 ;_NFC_bmp+7180
0x6B14	0xFFFFD6BA ;_NFC_bmp+7184
0x6B18	0xFFFFFFFF ;_NFC_bmp+7188
0x6B1C	0xFFFFFFFF ;_NFC_bmp+7192
0x6B20	0xFFFFFFFF ;_NFC_bmp+7196
0x6B24	0xFFFFFFFF ;_NFC_bmp+7200
0x6B28	0xFFFFFFFF ;_NFC_bmp+7204
0x6B2C	0xFFFFFFFF ;_NFC_bmp+7208
0x6B30	0xFFFFFFFF ;_NFC_bmp+7212
0x6B34	0xFFFFFFFF ;_NFC_bmp+7216
0x6B38	0xFFFFFFFF ;_NFC_bmp+7220
0x6B3C	0xBDF7FFFF ;_NFC_bmp+7224
0x6B40	0x00001082 ;_NFC_bmp+7228
0x6B44	0x00000000 ;_NFC_bmp+7232
0x6B48	0x00000000 ;_NFC_bmp+7236
0x6B4C	0x00000000 ;_NFC_bmp+7240
0x6B50	0x00000000 ;_NFC_bmp+7244
0x6B54	0x00000000 ;_NFC_bmp+7248
0x6B58	0x0000FFFF ;_NFC_bmp+7252
0x6B5C	0x00000000 ;_NFC_bmp+7256
0x6B60	0x00000000 ;_NFC_bmp+7260
0x6B64	0x00000000 ;_NFC_bmp+7264
0x6B68	0x00000000 ;_NFC_bmp+7268
0x6B6C	0x00000000 ;_NFC_bmp+7272
0x6B70	0x00000000 ;_NFC_bmp+7276
0x6B74	0x00000000 ;_NFC_bmp+7280
0x6B78	0x00000000 ;_NFC_bmp+7284
0x6B7C	0x00000000 ;_NFC_bmp+7288
0x6B80	0x00000000 ;_NFC_bmp+7292
0x6B84	0x00000000 ;_NFC_bmp+7296
0x6B88	0x00000000 ;_NFC_bmp+7300
0x6B8C	0x00000000 ;_NFC_bmp+7304
0x6B90	0x00000000 ;_NFC_bmp+7308
0x6B94	0x00000000 ;_NFC_bmp+7312
0x6B98	0x00000000 ;_NFC_bmp+7316
0x6B9C	0x00000000 ;_NFC_bmp+7320
0x6BA0	0x00000000 ;_NFC_bmp+7324
0x6BA4	0x00000000 ;_NFC_bmp+7328
0x6BA8	0x00000000 ;_NFC_bmp+7332
0x6BAC	0x00000000 ;_NFC_bmp+7336
0x6BB0	0x00000000 ;_NFC_bmp+7340
0x6BB4	0x00000000 ;_NFC_bmp+7344
0x6BB8	0xFFFF0000 ;_NFC_bmp+7348
0x6BBC	0x00000000 ;_NFC_bmp+7352
0x6BC0	0x00000000 ;_NFC_bmp+7356
0x6BC4	0x00000000 ;_NFC_bmp+7360
0x6BC8	0x00000000 ;_NFC_bmp+7364
0x6BCC	0x00000000 ;_NFC_bmp+7368
0x6BD0	0xC6381082 ;_NFC_bmp+7372
0x6BD4	0xFFFFFFFF ;_NFC_bmp+7376
0x6BD8	0xFFFFFFFF ;_NFC_bmp+7380
0x6BDC	0xFFFFFFFF ;_NFC_bmp+7384
0x6BE0	0xFFFFFFFF ;_NFC_bmp+7388
0x6BE4	0xFFFFFFFF ;_NFC_bmp+7392
0x6BE8	0xFFFFFFFF ;_NFC_bmp+7396
0x6BEC	0xFFFFFFFF ;_NFC_bmp+7400
0x6BF0	0xFFFFFFFF ;_NFC_bmp+7404
0x6BF4	0xFFFFFFFF ;_NFC_bmp+7408
0x6BF8	0xFFFFFFFF ;_NFC_bmp+7412
0x6BFC	0xFFFFFFFF ;_NFC_bmp+7416
0x6C00	0x000094B2 ;_NFC_bmp+7420
0x6C04	0x00000000 ;_NFC_bmp+7424
0x6C08	0x00000000 ;_NFC_bmp+7428
0x6C0C	0x00000000 ;_NFC_bmp+7432
0x6C10	0x00000000 ;_NFC_bmp+7436
0x6C14	0x00000000 ;_NFC_bmp+7440
0x6C18	0x0000FFFF ;_NFC_bmp+7444
0x6C1C	0x00000000 ;_NFC_bmp+7448
0x6C20	0x00000000 ;_NFC_bmp+7452
0x6C24	0x00000000 ;_NFC_bmp+7456
0x6C28	0x00000000 ;_NFC_bmp+7460
0x6C2C	0x00000000 ;_NFC_bmp+7464
0x6C30	0x00000000 ;_NFC_bmp+7468
0x6C34	0x00000000 ;_NFC_bmp+7472
0x6C38	0x00000000 ;_NFC_bmp+7476
0x6C3C	0x00000000 ;_NFC_bmp+7480
0x6C40	0x00000000 ;_NFC_bmp+7484
0x6C44	0x00000000 ;_NFC_bmp+7488
0x6C48	0x00000000 ;_NFC_bmp+7492
0x6C4C	0x00000000 ;_NFC_bmp+7496
0x6C50	0x00000000 ;_NFC_bmp+7500
0x6C54	0x00000000 ;_NFC_bmp+7504
0x6C58	0x00000000 ;_NFC_bmp+7508
0x6C5C	0x00000000 ;_NFC_bmp+7512
0x6C60	0x00000000 ;_NFC_bmp+7516
0x6C64	0x00000000 ;_NFC_bmp+7520
0x6C68	0x00000000 ;_NFC_bmp+7524
0x6C6C	0x00000000 ;_NFC_bmp+7528
0x6C70	0x00000000 ;_NFC_bmp+7532
0x6C74	0x00000000 ;_NFC_bmp+7536
0x6C78	0xFFFF0000 ;_NFC_bmp+7540
0x6C7C	0x00000000 ;_NFC_bmp+7544
0x6C80	0x00000000 ;_NFC_bmp+7548
0x6C84	0x00000000 ;_NFC_bmp+7552
0x6C88	0x00000000 ;_NFC_bmp+7556
0x6C8C	0x00000000 ;_NFC_bmp+7560
0x6C90	0xFFFF8430 ;_NFC_bmp+7564
0x6C94	0xFFFFFFFF ;_NFC_bmp+7568
0x6C98	0xFFFFFFFF ;_NFC_bmp+7572
0x6C9C	0xFFFFFFFF ;_NFC_bmp+7576
0x6CA0	0xFFFFFFFF ;_NFC_bmp+7580
0x6CA4	0xFFFFFFFF ;_NFC_bmp+7584
0x6CA8	0xFFFFFFFF ;_NFC_bmp+7588
0x6CAC	0xFFFFFFFF ;_NFC_bmp+7592
0x6CB0	0xFFFFFFFF ;_NFC_bmp+7596
0x6CB4	0xFFFFFFFF ;_NFC_bmp+7600
0x6CB8	0xC638FFFF ;_NFC_bmp+7604
0x6CBC	0xFFFF9CF3 ;_NFC_bmp+7608
0x6CC0	0x5ACBFFFF ;_NFC_bmp+7612
0x6CC4	0x00000000 ;_NFC_bmp+7616
0x6CC8	0x00000000 ;_NFC_bmp+7620
0x6CCC	0x00000000 ;_NFC_bmp+7624
0x6CD0	0x00000000 ;_NFC_bmp+7628
0x6CD4	0x00000000 ;_NFC_bmp+7632
0x6CD8	0x0000FFFF ;_NFC_bmp+7636
0x6CDC	0x00000000 ;_NFC_bmp+7640
0x6CE0	0x00000000 ;_NFC_bmp+7644
0x6CE4	0x00000000 ;_NFC_bmp+7648
0x6CE8	0x00000000 ;_NFC_bmp+7652
0x6CEC	0x00000000 ;_NFC_bmp+7656
0x6CF0	0x00000000 ;_NFC_bmp+7660
0x6CF4	0x00000000 ;_NFC_bmp+7664
0x6CF8	0x00000000 ;_NFC_bmp+7668
0x6CFC	0x00000000 ;_NFC_bmp+7672
0x6D00	0x00000000 ;_NFC_bmp+7676
0x6D04	0x00000000 ;_NFC_bmp+7680
0x6D08	0x00000000 ;_NFC_bmp+7684
0x6D0C	0x00000000 ;_NFC_bmp+7688
0x6D10	0x00000000 ;_NFC_bmp+7692
0x6D14	0x00000000 ;_NFC_bmp+7696
0x6D18	0x00000000 ;_NFC_bmp+7700
0x6D1C	0x00000000 ;_NFC_bmp+7704
0x6D20	0x00000000 ;_NFC_bmp+7708
0x6D24	0x00000000 ;_NFC_bmp+7712
0x6D28	0x00000000 ;_NFC_bmp+7716
0x6D2C	0x00000000 ;_NFC_bmp+7720
0x6D30	0x00000000 ;_NFC_bmp+7724
0x6D34	0x00000000 ;_NFC_bmp+7728
0x6D38	0xFFFF0000 ;_NFC_bmp+7732
0x6D3C	0x00000000 ;_NFC_bmp+7736
0x6D40	0x00000000 ;_NFC_bmp+7740
0x6D44	0x00000000 ;_NFC_bmp+7744
0x6D48	0x00000000 ;_NFC_bmp+7748
0x6D4C	0x21040000 ;_NFC_bmp+7752
0x6D50	0xFFFFEF7D ;_NFC_bmp+7756
0x6D54	0xFFFFFFFF ;_NFC_bmp+7760
0x6D58	0xFFFFFFFF ;_NFC_bmp+7764
0x6D5C	0xFFFFFFFF ;_NFC_bmp+7768
0x6D60	0xFFFFFFFF ;_NFC_bmp+7772
0x6D64	0xFFFFFFFF ;_NFC_bmp+7776
0x6D68	0xFFFFFFFF ;_NFC_bmp+7780
0x6D6C	0xFFFFFFFF ;_NFC_bmp+7784
0x6D70	0xFFFFFFFF ;_NFC_bmp+7788
0x6D74	0xFFFFFFFF ;_NFC_bmp+7792
0x6D78	0x8430FFFF ;_NFC_bmp+7796
0x6D7C	0x84300000 ;_NFC_bmp+7800
0x6D80	0xDEFBFFFF ;_NFC_bmp+7804
0x6D84	0x00001082 ;_NFC_bmp+7808
0x6D88	0x00000000 ;_NFC_bmp+7812
0x6D8C	0x00000000 ;_NFC_bmp+7816
0x6D90	0x00000000 ;_NFC_bmp+7820
0x6D94	0x00000000 ;_NFC_bmp+7824
0x6D98	0x0000FFFF ;_NFC_bmp+7828
0x6D9C	0x00000000 ;_NFC_bmp+7832
0x6DA0	0x00000000 ;_NFC_bmp+7836
0x6DA4	0x00000000 ;_NFC_bmp+7840
0x6DA8	0x00000000 ;_NFC_bmp+7844
0x6DAC	0x00000000 ;_NFC_bmp+7848
0x6DB0	0x00000000 ;_NFC_bmp+7852
0x6DB4	0x00000000 ;_NFC_bmp+7856
0x6DB8	0x00000000 ;_NFC_bmp+7860
0x6DBC	0x00000000 ;_NFC_bmp+7864
0x6DC0	0x00000000 ;_NFC_bmp+7868
0x6DC4	0x00000000 ;_NFC_bmp+7872
0x6DC8	0x00000000 ;_NFC_bmp+7876
0x6DCC	0x00000000 ;_NFC_bmp+7880
0x6DD0	0x00000000 ;_NFC_bmp+7884
0x6DD4	0x00000000 ;_NFC_bmp+7888
0x6DD8	0x00000000 ;_NFC_bmp+7892
0x6DDC	0x00000000 ;_NFC_bmp+7896
0x6DE0	0x00000000 ;_NFC_bmp+7900
0x6DE4	0x00000000 ;_NFC_bmp+7904
0x6DE8	0x00000000 ;_NFC_bmp+7908
0x6DEC	0x00000000 ;_NFC_bmp+7912
0x6DF0	0x00000000 ;_NFC_bmp+7916
0x6DF4	0x00000000 ;_NFC_bmp+7920
0x6DF8	0xFFFF0000 ;_NFC_bmp+7924
0x6DFC	0x00000000 ;_NFC_bmp+7928
0x6E00	0x00000000 ;_NFC_bmp+7932
0x6E04	0x00000000 ;_NFC_bmp+7936
0x6E08	0x00000000 ;_NFC_bmp+7940
0x6E0C	0x8C710000 ;_NFC_bmp+7944
0x6E10	0xFFFFFFFF ;_NFC_bmp+7948
0x6E14	0xFFFFFFFF ;_NFC_bmp+7952
0x6E18	0xFFFFFFFF ;_NFC_bmp+7956
0x6E1C	0xFFFFFFFF ;_NFC_bmp+7960
0x6E20	0xFFFFFFFF ;_NFC_bmp+7964
0x6E24	0xFFFFFFFF ;_NFC_bmp+7968
0x6E28	0xFFFFFFFF ;_NFC_bmp+7972
0x6E2C	0xFFFFFFFF ;_NFC_bmp+7976
0x6E30	0xFFFFFFFF ;_NFC_bmp+7980
0x6E34	0xF7BEFFFF ;_NFC_bmp+7984
0x6E38	0xDEFBB5B6 ;_NFC_bmp+7988
0x6E3C	0x00004208 ;_NFC_bmp+7992
0x6E40	0xFFFF9CF3 ;_NFC_bmp+7996
0x6E44	0x0000630C ;_NFC_bmp+8000
0x6E48	0x00000000 ;_NFC_bmp+8004
0x6E4C	0x00000000 ;_NFC_bmp+8008
0x6E50	0x00000000 ;_NFC_bmp+8012
0x6E54	0x00000000 ;_NFC_bmp+8016
0x6E58	0x0000FFFF ;_NFC_bmp+8020
0x6E5C	0x00000000 ;_NFC_bmp+8024
0x6E60	0x00000000 ;_NFC_bmp+8028
0x6E64	0x00000000 ;_NFC_bmp+8032
0x6E68	0x00000000 ;_NFC_bmp+8036
0x6E6C	0x00000000 ;_NFC_bmp+8040
0x6E70	0x00000000 ;_NFC_bmp+8044
0x6E74	0x00000000 ;_NFC_bmp+8048
0x6E78	0x00000000 ;_NFC_bmp+8052
0x6E7C	0x00000000 ;_NFC_bmp+8056
0x6E80	0x00000000 ;_NFC_bmp+8060
0x6E84	0x00000000 ;_NFC_bmp+8064
0x6E88	0x00000000 ;_NFC_bmp+8068
0x6E8C	0x00000000 ;_NFC_bmp+8072
0x6E90	0x00000000 ;_NFC_bmp+8076
0x6E94	0x00000000 ;_NFC_bmp+8080
0x6E98	0x00000000 ;_NFC_bmp+8084
0x6E9C	0x00000000 ;_NFC_bmp+8088
0x6EA0	0x00000000 ;_NFC_bmp+8092
0x6EA4	0x00000000 ;_NFC_bmp+8096
0x6EA8	0x00000000 ;_NFC_bmp+8100
0x6EAC	0x00000000 ;_NFC_bmp+8104
0x6EB0	0x00000000 ;_NFC_bmp+8108
0x6EB4	0x00000000 ;_NFC_bmp+8112
0x6EB8	0xFFFF0000 ;_NFC_bmp+8116
0x6EBC	0x00000000 ;_NFC_bmp+8120
0x6EC0	0x00000000 ;_NFC_bmp+8124
0x6EC4	0x00000000 ;_NFC_bmp+8128
0x6EC8	0x00000000 ;_NFC_bmp+8132
0x6ECC	0xE73C1082 ;_NFC_bmp+8136
0x6ED0	0xFFFFFFFF ;_NFC_bmp+8140
0x6ED4	0xFFFFFFFF ;_NFC_bmp+8144
0x6ED8	0xFFFFFFFF ;_NFC_bmp+8148
0x6EDC	0xFFFFFFFF ;_NFC_bmp+8152
0x6EE0	0xFFFFFFFF ;_NFC_bmp+8156
0x6EE4	0xFFFFFFFF ;_NFC_bmp+8160
0x6EE8	0xFFFFFFFF ;_NFC_bmp+8164
0x6EEC	0xFFFFFFFF ;_NFC_bmp+8168
0x6EF0	0xFFFFFFFF ;_NFC_bmp+8172
0x6EF4	0xD6BAFFFF ;_NFC_bmp+8176
0x6EF8	0x630C0000 ;_NFC_bmp+8180
0x6EFC	0x2104DEFB ;_NFC_bmp+8184
0x6F00	0xEF7D18C3 ;_NFC_bmp+8188
0x6F04	0x0841C638 ;_NFC_bmp+8192
0x6F08	0x00000000 ;_NFC_bmp+8196
0x6F0C	0x00000000 ;_NFC_bmp+8200
0x6F10	0x00000000 ;_NFC_bmp+8204
0x6F14	0x00000000 ;_NFC_bmp+8208
0x6F18	0x0000FFFF ;_NFC_bmp+8212
0x6F1C	0x00000000 ;_NFC_bmp+8216
0x6F20	0x00000000 ;_NFC_bmp+8220
0x6F24	0x00000000 ;_NFC_bmp+8224
0x6F28	0x00000000 ;_NFC_bmp+8228
0x6F2C	0x00000000 ;_NFC_bmp+8232
0x6F30	0x00000000 ;_NFC_bmp+8236
0x6F34	0x00000000 ;_NFC_bmp+8240
0x6F38	0x00000000 ;_NFC_bmp+8244
0x6F3C	0x00000000 ;_NFC_bmp+8248
0x6F40	0x00000000 ;_NFC_bmp+8252
0x6F44	0x00000000 ;_NFC_bmp+8256
0x6F48	0x00000000 ;_NFC_bmp+8260
0x6F4C	0x00000000 ;_NFC_bmp+8264
0x6F50	0x00000000 ;_NFC_bmp+8268
0x6F54	0x00000000 ;_NFC_bmp+8272
0x6F58	0x00000000 ;_NFC_bmp+8276
0x6F5C	0x00000000 ;_NFC_bmp+8280
0x6F60	0x00000000 ;_NFC_bmp+8284
0x6F64	0x00000000 ;_NFC_bmp+8288
0x6F68	0x00000000 ;_NFC_bmp+8292
0x6F6C	0x00000000 ;_NFC_bmp+8296
0x6F70	0x00000000 ;_NFC_bmp+8300
0x6F74	0x00000000 ;_NFC_bmp+8304
0x6F78	0xFFFF0000 ;_NFC_bmp+8308
0x6F7C	0x00000000 ;_NFC_bmp+8312
0x6F80	0x00000000 ;_NFC_bmp+8316
0x6F84	0x00000000 ;_NFC_bmp+8320
0x6F88	0x00000000 ;_NFC_bmp+8324
0x6F8C	0xFFFF528A ;_NFC_bmp+8328
0x6F90	0xFFFFFFFF ;_NFC_bmp+8332
0x6F94	0xFFFFFFFF ;_NFC_bmp+8336
0x6F98	0xFFFFFFFF ;_NFC_bmp+8340
0x6F9C	0xFFFFFFFF ;_NFC_bmp+8344
0x6FA0	0xFFFFFFFF ;_NFC_bmp+8348
0x6FA4	0xFFFFFFFF ;_NFC_bmp+8352
0x6FA8	0xFFFFFFFF ;_NFC_bmp+8356
0x6FAC	0xFFFFFFFF ;_NFC_bmp+8360
0x6FB0	0xFFFFFFFF ;_NFC_bmp+8364
0x6FB4	0xD6BAD6BA ;_NFC_bmp+8368
0x6FB8	0x00008430 ;_NFC_bmp+8372
0x6FBC	0xA5348430 ;_NFC_bmp+8376
0x6FC0	0x84300000 ;_NFC_bmp+8380
0x6FC4	0x2104FFFF ;_NFC_bmp+8384
0x6FC8	0x00000000 ;_NFC_bmp+8388
0x6FCC	0x00000000 ;_NFC_bmp+8392
0x6FD0	0x00000000 ;_NFC_bmp+8396
0x6FD4	0x00000000 ;_NFC_bmp+8400
0x6FD8	0x0000FFFF ;_NFC_bmp+8404
0x6FDC	0x00000000 ;_NFC_bmp+8408
0x6FE0	0x00000000 ;_NFC_bmp+8412
0x6FE4	0x00000000 ;_NFC_bmp+8416
0x6FE8	0x00000000 ;_NFC_bmp+8420
0x6FEC	0x00000000 ;_NFC_bmp+8424
0x6FF0	0x00000000 ;_NFC_bmp+8428
0x6FF4	0x00000000 ;_NFC_bmp+8432
0x6FF8	0x00000000 ;_NFC_bmp+8436
0x6FFC	0x00000000 ;_NFC_bmp+8440
0x7000	0x00000000 ;_NFC_bmp+8444
0x7004	0x00000000 ;_NFC_bmp+8448
0x7008	0x00000000 ;_NFC_bmp+8452
0x700C	0x00000000 ;_NFC_bmp+8456
0x7010	0x00000000 ;_NFC_bmp+8460
0x7014	0x00000000 ;_NFC_bmp+8464
0x7018	0x00000000 ;_NFC_bmp+8468
0x701C	0x00000000 ;_NFC_bmp+8472
0x7020	0x00000000 ;_NFC_bmp+8476
0x7024	0x00000000 ;_NFC_bmp+8480
0x7028	0x00000000 ;_NFC_bmp+8484
0x702C	0x00000000 ;_NFC_bmp+8488
0x7030	0x00000000 ;_NFC_bmp+8492
0x7034	0x00000000 ;_NFC_bmp+8496
0x7038	0xFFFF0000 ;_NFC_bmp+8500
0x703C	0x00000000 ;_NFC_bmp+8504
0x7040	0x00000000 ;_NFC_bmp+8508
0x7044	0x00000000 ;_NFC_bmp+8512
0x7048	0x00000000 ;_NFC_bmp+8516
0x704C	0x738E8430 ;_NFC_bmp+8520
0x7050	0xB5B64208 ;_NFC_bmp+8524
0x7054	0x7BCFFFFF ;_NFC_bmp+8528
0x7058	0xDEFB4208 ;_NFC_bmp+8532
0x705C	0x738EF7BE ;_NFC_bmp+8536
0x7060	0x42084208 ;_NFC_bmp+8540
0x7064	0x9CF33186 ;_NFC_bmp+8544
0x7068	0x5ACBE73C ;_NFC_bmp+8548
0x706C	0x39C74208 ;_NFC_bmp+8552
0x7070	0xDEFB4208 ;_NFC_bmp+8556
0x7074	0x1082528A ;_NFC_bmp+8560
0x7078	0x4208D6BA ;_NFC_bmp+8564
0x707C	0xCE790841 ;_NFC_bmp+8568
0x7080	0x29452104 ;_NFC_bmp+8572
0x7084	0x5ACBFFFF ;_NFC_bmp+8576
0x7088	0x00000000 ;_NFC_bmp+8580
0x708C	0x00000000 ;_NFC_bmp+8584
0x7090	0x00000000 ;_NFC_bmp+8588
0x7094	0x00000000 ;_NFC_bmp+8592
0x7098	0x0000FFFF ;_NFC_bmp+8596
0x709C	0x00000000 ;_NFC_bmp+8600
0x70A0	0x00000000 ;_NFC_bmp+8604
0x70A4	0x00000000 ;_NFC_bmp+8608
0x70A8	0x00000000 ;_NFC_bmp+8612
0x70AC	0x00000000 ;_NFC_bmp+8616
0x70B0	0x00000000 ;_NFC_bmp+8620
0x70B4	0x00000000 ;_NFC_bmp+8624
0x70B8	0x00000000 ;_NFC_bmp+8628
0x70BC	0x00000000 ;_NFC_bmp+8632
0x70C0	0x00000000 ;_NFC_bmp+8636
0x70C4	0x00000000 ;_NFC_bmp+8640
0x70C8	0x00000000 ;_NFC_bmp+8644
0x70CC	0x00000000 ;_NFC_bmp+8648
0x70D0	0x00000000 ;_NFC_bmp+8652
0x70D4	0x00000000 ;_NFC_bmp+8656
0x70D8	0x00000000 ;_NFC_bmp+8660
0x70DC	0x00000000 ;_NFC_bmp+8664
0x70E0	0x00000000 ;_NFC_bmp+8668
0x70E4	0x00000000 ;_NFC_bmp+8672
0x70E8	0x00000000 ;_NFC_bmp+8676
0x70EC	0x00000000 ;_NFC_bmp+8680
0x70F0	0x00000000 ;_NFC_bmp+8684
0x70F4	0x00000000 ;_NFC_bmp+8688
0x70F8	0xFFFF0000 ;_NFC_bmp+8692
0x70FC	0x00000000 ;_NFC_bmp+8696
0x7100	0x00000000 ;_NFC_bmp+8700
0x7104	0x00000000 ;_NFC_bmp+8704
0x7108	0x00000000 ;_NFC_bmp+8708
0x710C	0x31869CF3 ;_NFC_bmp+8712
0x7110	0x31860000 ;_NFC_bmp+8716
0x7114	0x4A49FFFF ;_NFC_bmp+8720
0x7118	0xCE790000 ;_NFC_bmp+8724
0x711C	0x0000630C ;_NFC_bmp+8728
0x7120	0x39C72945 ;_NFC_bmp+8732
0x7124	0x843039C7 ;_NFC_bmp+8736
0x7128	0x000039C7 ;_NFC_bmp+8740
0x712C	0x39C73186 ;_NFC_bmp+8744
0x7130	0xCE793186 ;_NFC_bmp+8748
0x7134	0x0000BDF7 ;_NFC_bmp+8752
0x7138	0xB5B6630C ;_NFC_bmp+8756
0x713C	0x94B20000 ;_NFC_bmp+8760
0x7140	0x00006B4D ;_NFC_bmp+8764
0x7144	0x94B2E73C ;_NFC_bmp+8768
0x7148	0x00000000 ;_NFC_bmp+8772
0x714C	0x00000000 ;_NFC_bmp+8776
0x7150	0x00000000 ;_NFC_bmp+8780
0x7154	0x00000000 ;_NFC_bmp+8784
0x7158	0x0000FFFF ;_NFC_bmp+8788
0x715C	0x00000000 ;_NFC_bmp+8792
0x7160	0x00000000 ;_NFC_bmp+8796
0x7164	0x00000000 ;_NFC_bmp+8800
0x7168	0x00000000 ;_NFC_bmp+8804
0x716C	0x00000000 ;_NFC_bmp+8808
0x7170	0x00000000 ;_NFC_bmp+8812
0x7174	0x00000000 ;_NFC_bmp+8816
0x7178	0x00000000 ;_NFC_bmp+8820
0x717C	0x00000000 ;_NFC_bmp+8824
0x7180	0x00000000 ;_NFC_bmp+8828
0x7184	0x00000000 ;_NFC_bmp+8832
0x7188	0x00000000 ;_NFC_bmp+8836
0x718C	0x00000000 ;_NFC_bmp+8840
0x7190	0x00000000 ;_NFC_bmp+8844
0x7194	0x00000000 ;_NFC_bmp+8848
0x7198	0x00000000 ;_NFC_bmp+8852
0x719C	0x00000000 ;_NFC_bmp+8856
0x71A0	0x00000000 ;_NFC_bmp+8860
0x71A4	0x00000000 ;_NFC_bmp+8864
0x71A8	0x00000000 ;_NFC_bmp+8868
0x71AC	0x00000000 ;_NFC_bmp+8872
0x71B0	0x00000000 ;_NFC_bmp+8876
0x71B4	0x00000000 ;_NFC_bmp+8880
0x71B8	0xFFFF0000 ;_NFC_bmp+8884
0x71BC	0x00000000 ;_NFC_bmp+8888
0x71C0	0x00000000 ;_NFC_bmp+8892
0x71C4	0x00000000 ;_NFC_bmp+8896
0x71C8	0x08410000 ;_NFC_bmp+8900
0x71CC	0x39C7BDF7 ;_NFC_bmp+8904
0x71D0	0x00000000 ;_NFC_bmp+8908
0x71D4	0x630C9CF3 ;_NFC_bmp+8912
0x71D8	0xB5B60000 ;_NFC_bmp+8916
0x71DC	0x21042104 ;_NFC_bmp+8920
0x71E0	0xCE79BDF7 ;_NFC_bmp+8924
0x71E4	0x8430CE79 ;_NFC_bmp+8928
0x71E8	0x6B4D0000 ;_NFC_bmp+8932
0x71EC	0xFFFFFFFF ;_NFC_bmp+8936
0x71F0	0xFFFFFFFF ;_NFC_bmp+8940
0x71F4	0x4208FFFF ;_NFC_bmp+8944
0x71F8	0xBDF71082 ;_NFC_bmp+8948
0x71FC	0x5ACB0841 ;_NFC_bmp+8952
0x7200	0x0000A534 ;_NFC_bmp+8956
0x7204	0x9CF3CE79 ;_NFC_bmp+8960
0x7208	0x00000000 ;_NFC_bmp+8964
0x720C	0x00000000 ;_NFC_bmp+8968
0x7210	0x00000000 ;_NFC_bmp+8972
0x7214	0x00000000 ;_NFC_bmp+8976
0x7218	0x0000FFFF ;_NFC_bmp+8980
0x721C	0x00000000 ;_NFC_bmp+8984
0x7220	0x00000000 ;_NFC_bmp+8988
0x7224	0x00000000 ;_NFC_bmp+8992
0x7228	0x00000000 ;_NFC_bmp+8996
0x722C	0x00000000 ;_NFC_bmp+9000
0x7230	0x00000000 ;_NFC_bmp+9004
0x7234	0x00000000 ;_NFC_bmp+9008
0x7238	0x00000000 ;_NFC_bmp+9012
0x723C	0x00000000 ;_NFC_bmp+9016
0x7240	0x00000000 ;_NFC_bmp+9020
0x7244	0x00000000 ;_NFC_bmp+9024
0x7248	0x00000000 ;_NFC_bmp+9028
0x724C	0x00000000 ;_NFC_bmp+9032
0x7250	0x00000000 ;_NFC_bmp+9036
0x7254	0x00000000 ;_NFC_bmp+9040
0x7258	0x00000000 ;_NFC_bmp+9044
0x725C	0x00000000 ;_NFC_bmp+9048
0x7260	0x00000000 ;_NFC_bmp+9052
0x7264	0x00000000 ;_NFC_bmp+9056
0x7268	0x00000000 ;_NFC_bmp+9060
0x726C	0x00000000 ;_NFC_bmp+9064
0x7270	0x00000000 ;_NFC_bmp+9068
0x7274	0x00000000 ;_NFC_bmp+9072
0x7278	0xFFFF0000 ;_NFC_bmp+9076
0x727C	0x00000000 ;_NFC_bmp+9080
0x7280	0x00000000 ;_NFC_bmp+9084
0x7284	0x00000000 ;_NFC_bmp+9088
0x7288	0x10820000 ;_NFC_bmp+9092
0x728C	0x3186CE79 ;_NFC_bmp+9096
0x7290	0x4A492104 ;_NFC_bmp+9100
0x7294	0x39C72104 ;_NFC_bmp+9104
0x7298	0xA5340000 ;_NFC_bmp+9108
0x729C	0x000018C3 ;_NFC_bmp+9112
0x72A0	0x00000000 ;_NFC_bmp+9116
0x72A4	0x00000000 ;_NFC_bmp+9120
0x72A8	0x8C710000 ;_NFC_bmp+9124
0x72AC	0xFFFFFFFF ;_NFC_bmp+9128
0x72B0	0xFFFFFFFF ;_NFC_bmp+9132
0x72B4	0x630CFFFF ;_NFC_bmp+9136
0x72B8	0xB5B60000 ;_NFC_bmp+9140
0x72BC	0x5ACB2104 ;_NFC_bmp+9144
0x72C0	0x0000AD75 ;_NFC_bmp+9148
0x72C4	0x9CF3B5B6 ;_NFC_bmp+9152
0x72C8	0x00000000 ;_NFC_bmp+9156
0x72CC	0x00000000 ;_NFC_bmp+9160
0x72D0	0x00000000 ;_NFC_bmp+9164
0x72D4	0x00000000 ;_NFC_bmp+9168
0x72D8	0x0000FFFF ;_NFC_bmp+9172
0x72DC	0x00000000 ;_NFC_bmp+9176
0x72E0	0x00000000 ;_NFC_bmp+9180
0x72E4	0x00000000 ;_NFC_bmp+9184
0x72E8	0x00000000 ;_NFC_bmp+9188
0x72EC	0x00000000 ;_NFC_bmp+9192
0x72F0	0x00000000 ;_NFC_bmp+9196
0x72F4	0x00000000 ;_NFC_bmp+9200
0x72F8	0x00000000 ;_NFC_bmp+9204
0x72FC	0x00000000 ;_NFC_bmp+9208
0x7300	0x00000000 ;_NFC_bmp+9212
0x7304	0x00000000 ;_NFC_bmp+9216
0x7308	0x00000000 ;_NFC_bmp+9220
0x730C	0x00000000 ;_NFC_bmp+9224
0x7310	0x00000000 ;_NFC_bmp+9228
0x7314	0x00000000 ;_NFC_bmp+9232
0x7318	0x00000000 ;_NFC_bmp+9236
0x731C	0x00000000 ;_NFC_bmp+9240
0x7320	0x00000000 ;_NFC_bmp+9244
0x7324	0x00000000 ;_NFC_bmp+9248
0x7328	0x00000000 ;_NFC_bmp+9252
0x732C	0x00000000 ;_NFC_bmp+9256
0x7330	0x00000000 ;_NFC_bmp+9260
0x7334	0x00000000 ;_NFC_bmp+9264
0x7338	0xFFFF0000 ;_NFC_bmp+9268
0x733C	0x00000000 ;_NFC_bmp+9272
0x7340	0x00000000 ;_NFC_bmp+9276
0x7344	0x00000000 ;_NFC_bmp+9280
0x7348	0x08410000 ;_NFC_bmp+9284
0x734C	0x3186BDF7 ;_NFC_bmp+9288
0x7350	0xCE792945 ;_NFC_bmp+9292
0x7354	0x00000841 ;_NFC_bmp+9296
0x7358	0xA5340841 ;_NFC_bmp+9300
0x735C	0x31861082 ;_NFC_bmp+9304
0x7360	0xAD75AD75 ;_NFC_bmp+9308
0x7364	0x630CAD75 ;_NFC_bmp+9312
0x7368	0x8C710000 ;_NFC_bmp+9316
0x736C	0xFFFFFFFF ;_NFC_bmp+9320
0x7370	0xFFFFFFFF ;_NFC_bmp+9324
0x7374	0x4A49FFFF ;_NFC_bmp+9328
0x7378	0xB5B60841 ;_NFC_bmp+9332
0x737C	0x5ACB0841 ;_NFC_bmp+9336
0x7380	0x0000A534 ;_NFC_bmp+9340
0x7384	0x9CF3CE79 ;_NFC_bmp+9344
0x7388	0x00000000 ;_NFC_bmp+9348
0x738C	0x00000000 ;_NFC_bmp+9352
0x7390	0x00000000 ;_NFC_bmp+9356
0x7394	0x00000000 ;_NFC_bmp+9360
0x7398	0x0000FFFF ;_NFC_bmp+9364
0x739C	0x00000000 ;_NFC_bmp+9368
0x73A0	0x00000000 ;_NFC_bmp+9372
0x73A4	0x00000000 ;_NFC_bmp+9376
0x73A8	0x00000000 ;_NFC_bmp+9380
0x73AC	0x00000000 ;_NFC_bmp+9384
0x73B0	0x00000000 ;_NFC_bmp+9388
0x73B4	0x00000000 ;_NFC_bmp+9392
0x73B8	0x00000000 ;_NFC_bmp+9396
0x73BC	0x00000000 ;_NFC_bmp+9400
0x73C0	0x00000000 ;_NFC_bmp+9404
0x73C4	0x00000000 ;_NFC_bmp+9408
0x73C8	0x00000000 ;_NFC_bmp+9412
0x73CC	0x00000000 ;_NFC_bmp+9416
0x73D0	0x00000000 ;_NFC_bmp+9420
0x73D4	0x00000000 ;_NFC_bmp+9424
0x73D8	0x00000000 ;_NFC_bmp+9428
0x73DC	0x00000000 ;_NFC_bmp+9432
0x73E0	0x00000000 ;_NFC_bmp+9436
0x73E4	0x00000000 ;_NFC_bmp+9440
0x73E8	0x00000000 ;_NFC_bmp+9444
0x73EC	0x00000000 ;_NFC_bmp+9448
0x73F0	0x00000000 ;_NFC_bmp+9452
0x73F4	0x00000000 ;_NFC_bmp+9456
0x73F8	0xFFFF0000 ;_NFC_bmp+9460
0x73FC	0x00000000 ;_NFC_bmp+9464
0x7400	0x00000000 ;_NFC_bmp+9468
0x7404	0x00000000 ;_NFC_bmp+9472
0x7408	0x00000000 ;_NFC_bmp+9476
0x740C	0x3186A534 ;_NFC_bmp+9480
0x7410	0xFFFF2104 ;_NFC_bmp+9484
0x7414	0x0000738E ;_NFC_bmp+9488
0x7418	0xA5340841 ;_NFC_bmp+9492
0x741C	0x528A0000 ;_NFC_bmp+9496
0x7420	0xFFFFFFFF ;_NFC_bmp+9500
0x7424	0xDEFBFFFF ;_NFC_bmp+9504
0x7428	0x18C30841 ;_NFC_bmp+9508
0x742C	0x738E6B4D ;_NFC_bmp+9512
0x7430	0xE73C738E ;_NFC_bmp+9516
0x7434	0x0841BDF7 ;_NFC_bmp+9520
0x7438	0xBDF7528A ;_NFC_bmp+9524
0x743C	0x8C710000 ;_NFC_bmp+9528
0x7440	0x00006B4D ;_NFC_bmp+9532
0x7444	0x94B2E73C ;_NFC_bmp+9536
0x7448	0x00000000 ;_NFC_bmp+9540
0x744C	0x00000000 ;_NFC_bmp+9544
0x7450	0x00000000 ;_NFC_bmp+9548
0x7454	0x00000000 ;_NFC_bmp+9552
0x7458	0x0000FFFF ;_NFC_bmp+9556
0x745C	0x00000000 ;_NFC_bmp+9560
0x7460	0x00000000 ;_NFC_bmp+9564
0x7464	0x00000000 ;_NFC_bmp+9568
0x7468	0x00000000 ;_NFC_bmp+9572
0x746C	0x00000000 ;_NFC_bmp+9576
0x7470	0x00000000 ;_NFC_bmp+9580
0x7474	0x00000000 ;_NFC_bmp+9584
0x7478	0x00000000 ;_NFC_bmp+9588
0x747C	0x00000000 ;_NFC_bmp+9592
0x7480	0x00000000 ;_NFC_bmp+9596
0x7484	0x00000000 ;_NFC_bmp+9600
0x7488	0x00000000 ;_NFC_bmp+9604
0x748C	0x00000000 ;_NFC_bmp+9608
0x7490	0x00000000 ;_NFC_bmp+9612
0x7494	0x00000000 ;_NFC_bmp+9616
0x7498	0x00000000 ;_NFC_bmp+9620
0x749C	0x00000000 ;_NFC_bmp+9624
0x74A0	0x00000000 ;_NFC_bmp+9628
0x74A4	0x00000000 ;_NFC_bmp+9632
0x74A8	0x00000000 ;_NFC_bmp+9636
0x74AC	0x00000000 ;_NFC_bmp+9640
0x74B0	0x00000000 ;_NFC_bmp+9644
0x74B4	0x00000000 ;_NFC_bmp+9648
0x74B8	0xFFFF0000 ;_NFC_bmp+9652
0x74BC	0x00000000 ;_NFC_bmp+9656
0x74C0	0x00000000 ;_NFC_bmp+9660
0x74C4	0x00000000 ;_NFC_bmp+9664
0x74C8	0x00000000 ;_NFC_bmp+9668
0x74CC	0x4A498430 ;_NFC_bmp+9672
0x74D0	0xFFFF3186 ;_NFC_bmp+9676
0x74D4	0x2945E73C ;_NFC_bmp+9680
0x74D8	0xA53418C3 ;_NFC_bmp+9684
0x74DC	0x630C2104 ;_NFC_bmp+9688
0x74E0	0xFFFFFFFF ;_NFC_bmp+9692
0x74E4	0xFFFFFFFF ;_NFC_bmp+9696
0x74E8	0x4208BDF7 ;_NFC_bmp+9700
0x74EC	0x08411082 ;_NFC_bmp+9704
0x74F0	0xDEFB1082 ;_NFC_bmp+9708
0x74F4	0x0841528A ;_NFC_bmp+9712
0x74F8	0x5ACBDEFB ;_NFC_bmp+9716
0x74FC	0xCE790841 ;_NFC_bmp+9720
0x7500	0x21042945 ;_NFC_bmp+9724
0x7504	0x630CFFFF ;_NFC_bmp+9728
0x7508	0x00000000 ;_NFC_bmp+9732
0x750C	0x00000000 ;_NFC_bmp+9736
0x7510	0x00000000 ;_NFC_bmp+9740
0x7514	0x00000000 ;_NFC_bmp+9744
0x7518	0x0000FFFF ;_NFC_bmp+9748
0x751C	0x00000000 ;_NFC_bmp+9752
0x7520	0x00000000 ;_NFC_bmp+9756
0x7524	0x00000000 ;_NFC_bmp+9760
0x7528	0x00000000 ;_NFC_bmp+9764
0x752C	0x00000000 ;_NFC_bmp+9768
0x7530	0x00000000 ;_NFC_bmp+9772
0x7534	0x00000000 ;_NFC_bmp+9776
0x7538	0x00000000 ;_NFC_bmp+9780
0x753C	0x00000000 ;_NFC_bmp+9784
0x7540	0x00000000 ;_NFC_bmp+9788
0x7544	0x00000000 ;_NFC_bmp+9792
0x7548	0x00000000 ;_NFC_bmp+9796
0x754C	0x00000000 ;_NFC_bmp+9800
0x7550	0x00000000 ;_NFC_bmp+9804
0x7554	0x00000000 ;_NFC_bmp+9808
0x7558	0x00000000 ;_NFC_bmp+9812
0x755C	0x00000000 ;_NFC_bmp+9816
0x7560	0x00000000 ;_NFC_bmp+9820
0x7564	0x00000000 ;_NFC_bmp+9824
0x7568	0x00000000 ;_NFC_bmp+9828
0x756C	0x00000000 ;_NFC_bmp+9832
0x7570	0x00000000 ;_NFC_bmp+9836
0x7574	0x00000000 ;_NFC_bmp+9840
0x7578	0xFFFF0000 ;_NFC_bmp+9844
0x757C	0x00000000 ;_NFC_bmp+9848
0x7580	0x00000000 ;_NFC_bmp+9852
0x7584	0x00000000 ;_NFC_bmp+9856
0x7588	0x00000000 ;_NFC_bmp+9860
0x758C	0xEF7D528A ;_NFC_bmp+9864
0x7590	0xFFFFE73C ;_NFC_bmp+9868
0x7594	0xEF7DFFFF ;_NFC_bmp+9872
0x7598	0xEF7DDEFB ;_NFC_bmp+9876
0x759C	0xEF7DE73C ;_NFC_bmp+9880
0x75A0	0xFFFFFFFF ;_NFC_bmp+9884
0x75A4	0xFFFFFFFF ;_NFC_bmp+9888
0x75A8	0xFFFFFFFF ;_NFC_bmp+9892
0x75AC	0xE73CE73C ;_NFC_bmp+9896
0x75B0	0xFFFFE73C ;_NFC_bmp+9900
0x75B4	0xC638CE79 ;_NFC_bmp+9904
0x75B8	0x0000A534 ;_NFC_bmp+9908
0x75BC	0xAD75738E ;_NFC_bmp+9912
0x75C0	0x738E0000 ;_NFC_bmp+9916
0x75C4	0x2104FFFF ;_NFC_bmp+9920
0x75C8	0x00000000 ;_NFC_bmp+9924
0x75CC	0x00000000 ;_NFC_bmp+9928
0x75D0	0x00000000 ;_NFC_bmp+9932
0x75D4	0x00000000 ;_NFC_bmp+9936
0x75D8	0x0000FFFF ;_NFC_bmp+9940
0x75DC	0x00000000 ;_NFC_bmp+9944
0x75E0	0x00000000 ;_NFC_bmp+9948
0x75E4	0x00000000 ;_NFC_bmp+9952
0x75E8	0x00000000 ;_NFC_bmp+9956
0x75EC	0x00000000 ;_NFC_bmp+9960
0x75F0	0x00000000 ;_NFC_bmp+9964
0x75F4	0x00000000 ;_NFC_bmp+9968
0x75F8	0x00000000 ;_NFC_bmp+9972
0x75FC	0x00000000 ;_NFC_bmp+9976
0x7600	0x00000000 ;_NFC_bmp+9980
0x7604	0x00000000 ;_NFC_bmp+9984
0x7608	0x00000000 ;_NFC_bmp+9988
0x760C	0x00000000 ;_NFC_bmp+9992
0x7610	0x00000000 ;_NFC_bmp+9996
0x7614	0x00000000 ;_NFC_bmp+10000
0x7618	0x00000000 ;_NFC_bmp+10004
0x761C	0x00000000 ;_NFC_bmp+10008
0x7620	0x00000000 ;_NFC_bmp+10012
0x7624	0x00000000 ;_NFC_bmp+10016
0x7628	0x00000000 ;_NFC_bmp+10020
0x762C	0x00000000 ;_NFC_bmp+10024
0x7630	0x00000000 ;_NFC_bmp+10028
0x7634	0x00000000 ;_NFC_bmp+10032
0x7638	0xFFFF0000 ;_NFC_bmp+10036
0x763C	0x00000000 ;_NFC_bmp+10040
0x7640	0x00000000 ;_NFC_bmp+10044
0x7644	0x00000000 ;_NFC_bmp+10048
0x7648	0x00000000 ;_NFC_bmp+10052
0x764C	0xF7BE18C3 ;_NFC_bmp+10056
0x7650	0xFFFFFFFF ;_NFC_bmp+10060
0x7654	0xFFFFFFFF ;_NFC_bmp+10064
0x7658	0xFFFFFFFF ;_NFC_bmp+10068
0x765C	0xFFFFFFFF ;_NFC_bmp+10072
0x7660	0xFFFFFFFF ;_NFC_bmp+10076
0x7664	0xFFFFFFFF ;_NFC_bmp+10080
0x7668	0xFFFFFFFF ;_NFC_bmp+10084
0x766C	0xFFFFFFFF ;_NFC_bmp+10088
0x7670	0xFFFFFFFF ;_NFC_bmp+10092
0x7674	0xE73CFFFF ;_NFC_bmp+10096
0x7678	0x31860000 ;_NFC_bmp+10100
0x767C	0x2945DEFB ;_NFC_bmp+10104
0x7680	0xE73C1082 ;_NFC_bmp+10108
0x7684	0x0841CE79 ;_NFC_bmp+10112
0x7688	0x00000000 ;_NFC_bmp+10116
0x768C	0x00000000 ;_NFC_bmp+10120
0x7690	0x00000000 ;_NFC_bmp+10124
0x7694	0x00000000 ;_NFC_bmp+10128
0x7698	0x0000FFFF ;_NFC_bmp+10132
0x769C	0x00000000 ;_NFC_bmp+10136
0x76A0	0x00000000 ;_NFC_bmp+10140
0x76A4	0x00000000 ;_NFC_bmp+10144
0x76A8	0x00000000 ;_NFC_bmp+10148
0x76AC	0x00000000 ;_NFC_bmp+10152
0x76B0	0x00000000 ;_NFC_bmp+10156
0x76B4	0x00000000 ;_NFC_bmp+10160
0x76B8	0x00000000 ;_NFC_bmp+10164
0x76BC	0x00000000 ;_NFC_bmp+10168
0x76C0	0x00000000 ;_NFC_bmp+10172
0x76C4	0x00000000 ;_NFC_bmp+10176
0x76C8	0x00000000 ;_NFC_bmp+10180
0x76CC	0x00000000 ;_NFC_bmp+10184
0x76D0	0x00000000 ;_NFC_bmp+10188
0x76D4	0x00000000 ;_NFC_bmp+10192
0x76D8	0x00000000 ;_NFC_bmp+10196
0x76DC	0x00000000 ;_NFC_bmp+10200
0x76E0	0x00000000 ;_NFC_bmp+10204
0x76E4	0x00000000 ;_NFC_bmp+10208
0x76E8	0x00000000 ;_NFC_bmp+10212
0x76EC	0x00000000 ;_NFC_bmp+10216
0x76F0	0x00000000 ;_NFC_bmp+10220
0x76F4	0x00000000 ;_NFC_bmp+10224
0x76F8	0xFFFF0000 ;_NFC_bmp+10228
0x76FC	0x00000000 ;_NFC_bmp+10232
0x7700	0x00000000 ;_NFC_bmp+10236
0x7704	0x00000000 ;_NFC_bmp+10240
0x7708	0x00000000 ;_NFC_bmp+10244
0x770C	0x9CF30000 ;_NFC_bmp+10248
0x7710	0xFFFFFFFF ;_NFC_bmp+10252
0x7714	0xFFFFFFFF ;_NFC_bmp+10256
0x7718	0xFFFFFFFF ;_NFC_bmp+10260
0x771C	0xFFFFFFFF ;_NFC_bmp+10264
0x7720	0xFFFFFFFF ;_NFC_bmp+10268
0x7724	0xFFFFFFFF ;_NFC_bmp+10272
0x7728	0xFFFFFFFF ;_NFC_bmp+10276
0x772C	0xFFFFFFFF ;_NFC_bmp+10280
0x7730	0xFFFFFFFF ;_NFC_bmp+10284
0x7734	0xF7BEFFFF ;_NFC_bmp+10288
0x7738	0xDEFB94B2 ;_NFC_bmp+10292
0x773C	0x00006B4D ;_NFC_bmp+10296
0x7740	0xFFFF94B2 ;_NFC_bmp+10300
0x7744	0x00006B4D ;_NFC_bmp+10304
0x7748	0x00000000 ;_NFC_bmp+10308
0x774C	0x00000000 ;_NFC_bmp+10312
0x7750	0x00000000 ;_NFC_bmp+10316
0x7754	0x00000000 ;_NFC_bmp+10320
0x7758	0x0000FFFF ;_NFC_bmp+10324
0x775C	0x00000000 ;_NFC_bmp+10328
0x7760	0x00000000 ;_NFC_bmp+10332
0x7764	0x00000000 ;_NFC_bmp+10336
0x7768	0x00000000 ;_NFC_bmp+10340
0x776C	0x00000000 ;_NFC_bmp+10344
0x7770	0x00000000 ;_NFC_bmp+10348
0x7774	0x00000000 ;_NFC_bmp+10352
0x7778	0x00000000 ;_NFC_bmp+10356
0x777C	0x00000000 ;_NFC_bmp+10360
0x7780	0x00000000 ;_NFC_bmp+10364
0x7784	0x00000000 ;_NFC_bmp+10368
0x7788	0x00000000 ;_NFC_bmp+10372
0x778C	0x00000000 ;_NFC_bmp+10376
0x7790	0x00000000 ;_NFC_bmp+10380
0x7794	0x00000000 ;_NFC_bmp+10384
0x7798	0x00000000 ;_NFC_bmp+10388
0x779C	0x00000000 ;_NFC_bmp+10392
0x77A0	0x00000000 ;_NFC_bmp+10396
0x77A4	0x00000000 ;_NFC_bmp+10400
0x77A8	0x00000000 ;_NFC_bmp+10404
0x77AC	0x00000000 ;_NFC_bmp+10408
0x77B0	0x00000000 ;_NFC_bmp+10412
0x77B4	0x00000000 ;_NFC_bmp+10416
0x77B8	0xFFFF0000 ;_NFC_bmp+10420
0x77BC	0x00000000 ;_NFC_bmp+10424
0x77C0	0x00000000 ;_NFC_bmp+10428
0x77C4	0x00000000 ;_NFC_bmp+10432
0x77C8	0x00000000 ;_NFC_bmp+10436
0x77CC	0x31860000 ;_NFC_bmp+10440
0x77D0	0xFFFFFFFF ;_NFC_bmp+10444
0x77D4	0xFFFFFFFF ;_NFC_bmp+10448
0x77D8	0xFFFFFFFF ;_NFC_bmp+10452
0x77DC	0xFFFFFFFF ;_NFC_bmp+10456
0x77E0	0xFFFFFFFF ;_NFC_bmp+10460
0x77E4	0xFFFFFFFF ;_NFC_bmp+10464
0x77E8	0xFFFFFFFF ;_NFC_bmp+10468
0x77EC	0xFFFFFFFF ;_NFC_bmp+10472
0x77F0	0xFFFFFFFF ;_NFC_bmp+10476
0x77F4	0xFFFFFFFF ;_NFC_bmp+10480
0x77F8	0x9CF3FFFF ;_NFC_bmp+10484
0x77FC	0x7BCF0000 ;_NFC_bmp+10488
0x7800	0xD6BAFFFF ;_NFC_bmp+10492
0x7804	0x00001082 ;_NFC_bmp+10496
0x7808	0x00000000 ;_NFC_bmp+10500
0x780C	0x00000000 ;_NFC_bmp+10504
0x7810	0x00000000 ;_NFC_bmp+10508
0x7814	0x00000000 ;_NFC_bmp+10512
0x7818	0x0000FFFF ;_NFC_bmp+10516
0x781C	0x00000000 ;_NFC_bmp+10520
0x7820	0x00000000 ;_NFC_bmp+10524
0x7824	0x00000000 ;_NFC_bmp+10528
0x7828	0x00000000 ;_NFC_bmp+10532
0x782C	0x00000000 ;_NFC_bmp+10536
0x7830	0x00000000 ;_NFC_bmp+10540
0x7834	0x00000000 ;_NFC_bmp+10544
0x7838	0x00000000 ;_NFC_bmp+10548
0x783C	0x00000000 ;_NFC_bmp+10552
0x7840	0x00000000 ;_NFC_bmp+10556
0x7844	0x00000000 ;_NFC_bmp+10560
0x7848	0x00000000 ;_NFC_bmp+10564
0x784C	0x00000000 ;_NFC_bmp+10568
0x7850	0x00000000 ;_NFC_bmp+10572
0x7854	0x00000000 ;_NFC_bmp+10576
0x7858	0x00000000 ;_NFC_bmp+10580
0x785C	0x00000000 ;_NFC_bmp+10584
0x7860	0x00000000 ;_NFC_bmp+10588
0x7864	0x00000000 ;_NFC_bmp+10592
0x7868	0x00000000 ;_NFC_bmp+10596
0x786C	0x00000000 ;_NFC_bmp+10600
0x7870	0x00000000 ;_NFC_bmp+10604
0x7874	0x00000000 ;_NFC_bmp+10608
0x7878	0xFFFF0000 ;_NFC_bmp+10612
0x787C	0x00000000 ;_NFC_bmp+10616
0x7880	0x00000000 ;_NFC_bmp+10620
0x7884	0x00000000 ;_NFC_bmp+10624
0x7888	0x00000000 ;_NFC_bmp+10628
0x788C	0x00000000 ;_NFC_bmp+10632
0x7890	0xFFFF9CF3 ;_NFC_bmp+10636
0x7894	0xFFFFFFFF ;_NFC_bmp+10640
0x7898	0xFFFFFFFF ;_NFC_bmp+10644
0x789C	0xFFFFFFFF ;_NFC_bmp+10648
0x78A0	0xFFFFFFFF ;_NFC_bmp+10652
0x78A4	0xFFFFFFFF ;_NFC_bmp+10656
0x78A8	0xFFFFFFFF ;_NFC_bmp+10660
0x78AC	0xFFFFFFFF ;_NFC_bmp+10664
0x78B0	0xFFFFFFFF ;_NFC_bmp+10668
0x78B4	0xFFFFFFFF ;_NFC_bmp+10672
0x78B8	0xCE79FFFF ;_NFC_bmp+10676
0x78BC	0xFFFF8C71 ;_NFC_bmp+10680
0x78C0	0x5ACBFFFF ;_NFC_bmp+10684
0x78C4	0x00000000 ;_NFC_bmp+10688
0x78C8	0x00000000 ;_NFC_bmp+10692
0x78CC	0x00000000 ;_NFC_bmp+10696
0x78D0	0x00000000 ;_NFC_bmp+10700
0x78D4	0x00000000 ;_NFC_bmp+10704
0x78D8	0x0000FFFF ;_NFC_bmp+10708
0x78DC	0x00000000 ;_NFC_bmp+10712
0x78E0	0x00000000 ;_NFC_bmp+10716
0x78E4	0x00000000 ;_NFC_bmp+10720
0x78E8	0x00000000 ;_NFC_bmp+10724
0x78EC	0x00000000 ;_NFC_bmp+10728
0x78F0	0x00000000 ;_NFC_bmp+10732
0x78F4	0x00000000 ;_NFC_bmp+10736
0x78F8	0x00000000 ;_NFC_bmp+10740
0x78FC	0x00000000 ;_NFC_bmp+10744
0x7900	0x00000000 ;_NFC_bmp+10748
0x7904	0x00000000 ;_NFC_bmp+10752
0x7908	0x00000000 ;_NFC_bmp+10756
0x790C	0x00000000 ;_NFC_bmp+10760
0x7910	0x00000000 ;_NFC_bmp+10764
0x7914	0x00000000 ;_NFC_bmp+10768
0x7918	0x00000000 ;_NFC_bmp+10772
0x791C	0x00000000 ;_NFC_bmp+10776
0x7920	0x00000000 ;_NFC_bmp+10780
0x7924	0x00000000 ;_NFC_bmp+10784
0x7928	0x00000000 ;_NFC_bmp+10788
0x792C	0x00000000 ;_NFC_bmp+10792
0x7930	0x00000000 ;_NFC_bmp+10796
0x7934	0x00000000 ;_NFC_bmp+10800
0x7938	0xFFFF0000 ;_NFC_bmp+10804
0x793C	0x00000000 ;_NFC_bmp+10808
0x7940	0x00000000 ;_NFC_bmp+10812
0x7944	0x00000000 ;_NFC_bmp+10816
0x7948	0x00000000 ;_NFC_bmp+10820
0x794C	0x00000000 ;_NFC_bmp+10824
0x7950	0xDEFB18C3 ;_NFC_bmp+10828
0x7954	0xFFFFFFFF ;_NFC_bmp+10832
0x7958	0xFFFFFFFF ;_NFC_bmp+10836
0x795C	0xFFFFFFFF ;_NFC_bmp+10840
0x7960	0xFFFFFFFF ;_NFC_bmp+10844
0x7964	0xFFFFFFFF ;_NFC_bmp+10848
0x7968	0xFFFFFFFF ;_NFC_bmp+10852
0x796C	0xFFFFFFFF ;_NFC_bmp+10856
0x7970	0xFFFFFFFF ;_NFC_bmp+10860
0x7974	0xFFFFFFFF ;_NFC_bmp+10864
0x7978	0xFFFFFFFF ;_NFC_bmp+10868
0x797C	0xFFFFFFFF ;_NFC_bmp+10872
0x7980	0x0000B5B6 ;_NFC_bmp+10876
0x7984	0x00000000 ;_NFC_bmp+10880
0x7988	0x00000000 ;_NFC_bmp+10884
0x798C	0x00000000 ;_NFC_bmp+10888
0x7990	0x00000000 ;_NFC_bmp+10892
0x7994	0x00000000 ;_NFC_bmp+10896
0x7998	0x0000FFFF ;_NFC_bmp+10900
0x799C	0x00000000 ;_NFC_bmp+10904
0x79A0	0x00000000 ;_NFC_bmp+10908
0x79A4	0x00000000 ;_NFC_bmp+10912
0x79A8	0x00000000 ;_NFC_bmp+10916
0x79AC	0x00000000 ;_NFC_bmp+10920
0x79B0	0x00000000 ;_NFC_bmp+10924
0x79B4	0x00000000 ;_NFC_bmp+10928
0x79B8	0x00000000 ;_NFC_bmp+10932
0x79BC	0x00000000 ;_NFC_bmp+10936
0x79C0	0x00000000 ;_NFC_bmp+10940
0x79C4	0x00000000 ;_NFC_bmp+10944
0x79C8	0x00000000 ;_NFC_bmp+10948
0x79CC	0x00000000 ;_NFC_bmp+10952
0x79D0	0x00000000 ;_NFC_bmp+10956
0x79D4	0x00000000 ;_NFC_bmp+10960
0x79D8	0x00000000 ;_NFC_bmp+10964
0x79DC	0x00000000 ;_NFC_bmp+10968
0x79E0	0x00000000 ;_NFC_bmp+10972
0x79E4	0x00000000 ;_NFC_bmp+10976
0x79E8	0x00000000 ;_NFC_bmp+10980
0x79EC	0x00000000 ;_NFC_bmp+10984
0x79F0	0x00000000 ;_NFC_bmp+10988
0x79F4	0x00000000 ;_NFC_bmp+10992
0x79F8	0xFFFF0000 ;_NFC_bmp+10996
0x79FC	0x00000000 ;_NFC_bmp+11000
0x7A00	0x00000000 ;_NFC_bmp+11004
0x7A04	0x00000000 ;_NFC_bmp+11008
0x7A08	0x00000000 ;_NFC_bmp+11012
0x7A0C	0x00000000 ;_NFC_bmp+11016
0x7A10	0x31860000 ;_NFC_bmp+11020
0x7A14	0xFFFFDEFB ;_NFC_bmp+11024
0x7A18	0xFFFFFFFF ;_NFC_bmp+11028
0x7A1C	0xFFFFFFFF ;_NFC_bmp+11032
0x7A20	0xFFFFFFFF ;_NFC_bmp+11036
0x7A24	0xFFFFFFFF ;_NFC_bmp+11040
0x7A28	0xFFFFFFFF ;_NFC_bmp+11044
0x7A2C	0xFFFFFFFF ;_NFC_bmp+11048
0x7A30	0xFFFFFFFF ;_NFC_bmp+11052
0x7A34	0xFFFFFFFF ;_NFC_bmp+11056
0x7A38	0xFFFFFFFF ;_NFC_bmp+11060
0x7A3C	0xCE79FFFF ;_NFC_bmp+11064
0x7A40	0x000018C3 ;_NFC_bmp+11068
0x7A44	0x00000000 ;_NFC_bmp+11072
0x7A48	0x00000000 ;_NFC_bmp+11076
0x7A4C	0x00000000 ;_NFC_bmp+11080
0x7A50	0x00000000 ;_NFC_bmp+11084
0x7A54	0x00000000 ;_NFC_bmp+11088
0x7A58	0x0000FFFF ;_NFC_bmp+11092
0x7A5C	0x00000000 ;_NFC_bmp+11096
0x7A60	0x00000000 ;_NFC_bmp+11100
0x7A64	0x00000000 ;_NFC_bmp+11104
0x7A68	0x00000000 ;_NFC_bmp+11108
0x7A6C	0x00000000 ;_NFC_bmp+11112
0x7A70	0x00000000 ;_NFC_bmp+11116
0x7A74	0x00000000 ;_NFC_bmp+11120
0x7A78	0x00000000 ;_NFC_bmp+11124
0x7A7C	0x00000000 ;_NFC_bmp+11128
0x7A80	0x00000000 ;_NFC_bmp+11132
0x7A84	0x00000000 ;_NFC_bmp+11136
0x7A88	0x00000000 ;_NFC_bmp+11140
0x7A8C	0x00000000 ;_NFC_bmp+11144
0x7A90	0x00000000 ;_NFC_bmp+11148
0x7A94	0x00000000 ;_NFC_bmp+11152
0x7A98	0x00000000 ;_NFC_bmp+11156
0x7A9C	0x00000000 ;_NFC_bmp+11160
0x7AA0	0x00000000 ;_NFC_bmp+11164
0x7AA4	0x00000000 ;_NFC_bmp+11168
0x7AA8	0x00000000 ;_NFC_bmp+11172
0x7AAC	0x00000000 ;_NFC_bmp+11176
0x7AB0	0x00000000 ;_NFC_bmp+11180
0x7AB4	0x00000000 ;_NFC_bmp+11184
0x7AB8	0xFFFF0000 ;_NFC_bmp+11188
0x7ABC	0x00000000 ;_NFC_bmp+11192
0x7AC0	0x00000000 ;_NFC_bmp+11196
0x7AC4	0x00000000 ;_NFC_bmp+11200
0x7AC8	0x00000000 ;_NFC_bmp+11204
0x7ACC	0x00000000 ;_NFC_bmp+11208
0x7AD0	0x00000000 ;_NFC_bmp+11212
0x7AD4	0xD6BA3186 ;_NFC_bmp+11216
0x7AD8	0xFFFFFFFF ;_NFC_bmp+11220
0x7ADC	0xFFFFFFFF ;_NFC_bmp+11224
0x7AE0	0xFFFFFFFF ;_NFC_bmp+11228
0x7AE4	0xFFFFFFFF ;_NFC_bmp+11232
0x7AE8	0xFFFFFFFF ;_NFC_bmp+11236
0x7AEC	0xFFFFFFFF ;_NFC_bmp+11240
0x7AF0	0xFFFFFFFF ;_NFC_bmp+11244
0x7AF4	0xFFFFFFFF ;_NFC_bmp+11248
0x7AF8	0xFFFFFFFF ;_NFC_bmp+11252
0x7AFC	0x2104CE79 ;_NFC_bmp+11256
0x7B00	0x00000000 ;_NFC_bmp+11260
0x7B04	0x00000000 ;_NFC_bmp+11264
0x7B08	0x00000000 ;_NFC_bmp+11268
0x7B0C	0x00000000 ;_NFC_bmp+11272
0x7B10	0x00000000 ;_NFC_bmp+11276
0x7B14	0x00000000 ;_NFC_bmp+11280
0x7B18	0x0000FFFF ;_NFC_bmp+11284
0x7B1C	0x00000000 ;_NFC_bmp+11288
0x7B20	0x00000000 ;_NFC_bmp+11292
0x7B24	0x00000000 ;_NFC_bmp+11296
0x7B28	0x00000000 ;_NFC_bmp+11300
0x7B2C	0x00000000 ;_NFC_bmp+11304
0x7B30	0x00000000 ;_NFC_bmp+11308
0x7B34	0x00000000 ;_NFC_bmp+11312
0x7B38	0x00000000 ;_NFC_bmp+11316
0x7B3C	0x00000000 ;_NFC_bmp+11320
0x7B40	0x00000000 ;_NFC_bmp+11324
0x7B44	0x00000000 ;_NFC_bmp+11328
0x7B48	0x00000000 ;_NFC_bmp+11332
0x7B4C	0x00000000 ;_NFC_bmp+11336
0x7B50	0x00000000 ;_NFC_bmp+11340
0x7B54	0x00000000 ;_NFC_bmp+11344
0x7B58	0x00000000 ;_NFC_bmp+11348
0x7B5C	0x00000000 ;_NFC_bmp+11352
0x7B60	0x00000000 ;_NFC_bmp+11356
0x7B64	0x00000000 ;_NFC_bmp+11360
0x7B68	0x00000000 ;_NFC_bmp+11364
0x7B6C	0x00000000 ;_NFC_bmp+11368
0x7B70	0x00000000 ;_NFC_bmp+11372
0x7B74	0x00000000 ;_NFC_bmp+11376
0x7B78	0xFFFF0000 ;_NFC_bmp+11380
0x7B7C	0x00000000 ;_NFC_bmp+11384
0x7B80	0x00000000 ;_NFC_bmp+11388
0x7B84	0x00000000 ;_NFC_bmp+11392
0x7B88	0x00000000 ;_NFC_bmp+11396
0x7B8C	0x00000000 ;_NFC_bmp+11400
0x7B90	0x00000000 ;_NFC_bmp+11404
0x7B94	0x21040000 ;_NFC_bmp+11408
0x7B98	0xFFFFB5B6 ;_NFC_bmp+11412
0x7B9C	0xFFFFFFFF ;_NFC_bmp+11416
0x7BA0	0xFFFFFFFF ;_NFC_bmp+11420
0x7BA4	0xFFFFFFFF ;_NFC_bmp+11424
0x7BA8	0xFFFFFFFF ;_NFC_bmp+11428
0x7BAC	0xFFFFFFFF ;_NFC_bmp+11432
0x7BB0	0xFFFFFFFF ;_NFC_bmp+11436
0x7BB4	0xFFFFFFFF ;_NFC_bmp+11440
0x7BB8	0xA534FFFF ;_NFC_bmp+11444
0x7BBC	0x000018C3 ;_NFC_bmp+11448
0x7BC0	0x00000000 ;_NFC_bmp+11452
0x7BC4	0x00000000 ;_NFC_bmp+11456
0x7BC8	0x00000000 ;_NFC_bmp+11460
0x7BCC	0x00000000 ;_NFC_bmp+11464
0x7BD0	0x00000000 ;_NFC_bmp+11468
0x7BD4	0x00000000 ;_NFC_bmp+11472
0x7BD8	0x0000FFFF ;_NFC_bmp+11476
0x7BDC	0x00000000 ;_NFC_bmp+11480
0x7BE0	0x00000000 ;_NFC_bmp+11484
0x7BE4	0x00000000 ;_NFC_bmp+11488
0x7BE8	0x00000000 ;_NFC_bmp+11492
0x7BEC	0x00000000 ;_NFC_bmp+11496
0x7BF0	0x00000000 ;_NFC_bmp+11500
0x7BF4	0x00000000 ;_NFC_bmp+11504
0x7BF8	0x00000000 ;_NFC_bmp+11508
0x7BFC	0x00000000 ;_NFC_bmp+11512
0x7C00	0x00000000 ;_NFC_bmp+11516
0x7C04	0x00000000 ;_NFC_bmp+11520
0x7C08	0x00000000 ;_NFC_bmp+11524
0x7C0C	0x00000000 ;_NFC_bmp+11528
0x7C10	0x00000000 ;_NFC_bmp+11532
0x7C14	0x00000000 ;_NFC_bmp+11536
0x7C18	0x00000000 ;_NFC_bmp+11540
0x7C1C	0x00000000 ;_NFC_bmp+11544
0x7C20	0x00000000 ;_NFC_bmp+11548
0x7C24	0x00000000 ;_NFC_bmp+11552
0x7C28	0x00000000 ;_NFC_bmp+11556
0x7C2C	0x00000000 ;_NFC_bmp+11560
0x7C30	0x00000000 ;_NFC_bmp+11564
0x7C34	0x00000000 ;_NFC_bmp+11568
0x7C38	0xFFFF0000 ;_NFC_bmp+11572
0x7C3C	0x00000000 ;_NFC_bmp+11576
0x7C40	0x00000000 ;_NFC_bmp+11580
0x7C44	0x00000000 ;_NFC_bmp+11584
0x7C48	0x00000000 ;_NFC_bmp+11588
0x7C4C	0x00000000 ;_NFC_bmp+11592
0x7C50	0x00000000 ;_NFC_bmp+11596
0x7C54	0x00000000 ;_NFC_bmp+11600
0x7C58	0x6B4D0841 ;_NFC_bmp+11604
0x7C5C	0xFFFFDEFB ;_NFC_bmp+11608
0x7C60	0xFFFFFFFF ;_NFC_bmp+11612
0x7C64	0xFFFFFFFF ;_NFC_bmp+11616
0x7C68	0xFFFFFFFF ;_NFC_bmp+11620
0x7C6C	0xFFFFFFFF ;_NFC_bmp+11624
0x7C70	0xFFFFFFFF ;_NFC_bmp+11628
0x7C74	0xCE79FFFF ;_NFC_bmp+11632
0x7C78	0x0000528A ;_NFC_bmp+11636
0x7C7C	0x00000000 ;_NFC_bmp+11640
0x7C80	0x00000000 ;_NFC_bmp+11644
0x7C84	0x00000000 ;_NFC_bmp+11648
0x7C88	0x00000000 ;_NFC_bmp+11652
0x7C8C	0x00000000 ;_NFC_bmp+11656
0x7C90	0x00000000 ;_NFC_bmp+11660
0x7C94	0x00000000 ;_NFC_bmp+11664
0x7C98	0x0000FFFF ;_NFC_bmp+11668
0x7C9C	0x00000000 ;_NFC_bmp+11672
0x7CA0	0x00000000 ;_NFC_bmp+11676
0x7CA4	0x00000000 ;_NFC_bmp+11680
0x7CA8	0x00000000 ;_NFC_bmp+11684
0x7CAC	0x00000000 ;_NFC_bmp+11688
0x7CB0	0x00000000 ;_NFC_bmp+11692
0x7CB4	0x00000000 ;_NFC_bmp+11696
0x7CB8	0x00000000 ;_NFC_bmp+11700
0x7CBC	0x00000000 ;_NFC_bmp+11704
0x7CC0	0x00000000 ;_NFC_bmp+11708
0x7CC4	0x00000000 ;_NFC_bmp+11712
0x7CC8	0x00000000 ;_NFC_bmp+11716
0x7CCC	0x00000000 ;_NFC_bmp+11720
0x7CD0	0x00000000 ;_NFC_bmp+11724
0x7CD4	0x00000000 ;_NFC_bmp+11728
0x7CD8	0x00000000 ;_NFC_bmp+11732
0x7CDC	0x00000000 ;_NFC_bmp+11736
0x7CE0	0x00000000 ;_NFC_bmp+11740
0x7CE4	0x00000000 ;_NFC_bmp+11744
0x7CE8	0x00000000 ;_NFC_bmp+11748
0x7CEC	0x00000000 ;_NFC_bmp+11752
0x7CF0	0x00000000 ;_NFC_bmp+11756
0x7CF4	0x00000000 ;_NFC_bmp+11760
0x7CF8	0xFFFF0000 ;_NFC_bmp+11764
0x7CFC	0x00000000 ;_NFC_bmp+11768
0x7D00	0x00000000 ;_NFC_bmp+11772
0x7D04	0x00000000 ;_NFC_bmp+11776
0x7D08	0x00000000 ;_NFC_bmp+11780
0x7D0C	0x00000000 ;_NFC_bmp+11784
0x7D10	0x00000000 ;_NFC_bmp+11788
0x7D14	0x00000000 ;_NFC_bmp+11792
0x7D18	0x00000000 ;_NFC_bmp+11796
0x7D1C	0x630C1082 ;_NFC_bmp+11800
0x7D20	0xE73CB5B6 ;_NFC_bmp+11804
0x7D24	0xFFFFFFFF ;_NFC_bmp+11808
0x7D28	0xFFFFFFFF ;_NFC_bmp+11812
0x7D2C	0xF7BEFFFF ;_NFC_bmp+11816
0x7D30	0xA534DEFB ;_NFC_bmp+11820
0x7D34	0x0841528A ;_NFC_bmp+11824
0x7D38	0x00000000 ;_NFC_bmp+11828
0x7D3C	0x00000000 ;_NFC_bmp+11832
0x7D40	0x00000000 ;_NFC_bmp+11836
0x7D44	0x00000000 ;_NFC_bmp+11840
0x7D48	0x00000000 ;_NFC_bmp+11844
0x7D4C	0x00000000 ;_NFC_bmp+11848
0x7D50	0x00000000 ;_NFC_bmp+11852
0x7D54	0x00000000 ;_NFC_bmp+11856
0x7D58	0x0000FFFF ;_NFC_bmp+11860
0x7D5C	0x00000000 ;_NFC_bmp+11864
0x7D60	0x00000000 ;_NFC_bmp+11868
0x7D64	0x00000000 ;_NFC_bmp+11872
0x7D68	0x00000000 ;_NFC_bmp+11876
0x7D6C	0x00000000 ;_NFC_bmp+11880
0x7D70	0x00000000 ;_NFC_bmp+11884
0x7D74	0x00000000 ;_NFC_bmp+11888
0x7D78	0x00000000 ;_NFC_bmp+11892
0x7D7C	0x00000000 ;_NFC_bmp+11896
0x7D80	0x00000000 ;_NFC_bmp+11900
0x7D84	0x00000000 ;_NFC_bmp+11904
0x7D88	0x00000000 ;_NFC_bmp+11908
0x7D8C	0x00000000 ;_NFC_bmp+11912
0x7D90	0x00000000 ;_NFC_bmp+11916
0x7D94	0x00000000 ;_NFC_bmp+11920
0x7D98	0x00000000 ;_NFC_bmp+11924
0x7D9C	0x00000000 ;_NFC_bmp+11928
0x7DA0	0x00000000 ;_NFC_bmp+11932
0x7DA4	0x00000000 ;_NFC_bmp+11936
0x7DA8	0x00000000 ;_NFC_bmp+11940
0x7DAC	0x00000000 ;_NFC_bmp+11944
0x7DB0	0x00000000 ;_NFC_bmp+11948
0x7DB4	0x00000000 ;_NFC_bmp+11952
0x7DB8	0xFFFF0000 ;_NFC_bmp+11956
0x7DBC	0x00000000 ;_NFC_bmp+11960
0x7DC0	0x00000000 ;_NFC_bmp+11964
0x7DC4	0x00000000 ;_NFC_bmp+11968
0x7DC8	0x00000000 ;_NFC_bmp+11972
0x7DCC	0x00000000 ;_NFC_bmp+11976
0x7DD0	0x00000000 ;_NFC_bmp+11980
0x7DD4	0x00000000 ;_NFC_bmp+11984
0x7DD8	0x00000000 ;_NFC_bmp+11988
0x7DDC	0x00000000 ;_NFC_bmp+11992
0x7DE0	0x10820000 ;_NFC_bmp+11996
0x7DE4	0x5ACB4208 ;_NFC_bmp+12000
0x7DE8	0x630C630C ;_NFC_bmp+12004
0x7DEC	0x39C75ACB ;_NFC_bmp+12008
0x7DF0	0x00000841 ;_NFC_bmp+12012
0x7DF4	0x00000000 ;_NFC_bmp+12016
0x7DF8	0x00000000 ;_NFC_bmp+12020
0x7DFC	0x00000000 ;_NFC_bmp+12024
0x7E00	0x00000000 ;_NFC_bmp+12028
0x7E04	0x00000000 ;_NFC_bmp+12032
0x7E08	0x00000000 ;_NFC_bmp+12036
0x7E0C	0x00000000 ;_NFC_bmp+12040
0x7E10	0x00000000 ;_NFC_bmp+12044
0x7E14	0x00000000 ;_NFC_bmp+12048
0x7E18	0x0000FFFF ;_NFC_bmp+12052
0x7E1C	0x00000000 ;_NFC_bmp+12056
0x7E20	0x00000000 ;_NFC_bmp+12060
0x7E24	0x00000000 ;_NFC_bmp+12064
0x7E28	0x00000000 ;_NFC_bmp+12068
0x7E2C	0x00000000 ;_NFC_bmp+12072
0x7E30	0x00000000 ;_NFC_bmp+12076
0x7E34	0x00000000 ;_NFC_bmp+12080
0x7E38	0x00000000 ;_NFC_bmp+12084
0x7E3C	0x00000000 ;_NFC_bmp+12088
0x7E40	0x00000000 ;_NFC_bmp+12092
0x7E44	0x00000000 ;_NFC_bmp+12096
0x7E48	0x00000000 ;_NFC_bmp+12100
0x7E4C	0x00000000 ;_NFC_bmp+12104
0x7E50	0x00000000 ;_NFC_bmp+12108
0x7E54	0x00000000 ;_NFC_bmp+12112
0x7E58	0x00000000 ;_NFC_bmp+12116
0x7E5C	0x00000000 ;_NFC_bmp+12120
0x7E60	0x00000000 ;_NFC_bmp+12124
0x7E64	0x00000000 ;_NFC_bmp+12128
0x7E68	0x00000000 ;_NFC_bmp+12132
0x7E6C	0x00000000 ;_NFC_bmp+12136
0x7E70	0x00000000 ;_NFC_bmp+12140
0x7E74	0x00000000 ;_NFC_bmp+12144
0x7E78	0xFFFF0000 ;_NFC_bmp+12148
0x7E7C	0x00000000 ;_NFC_bmp+12152
0x7E80	0x00000000 ;_NFC_bmp+12156
0x7E84	0x00000000 ;_NFC_bmp+12160
0x7E88	0x00000000 ;_NFC_bmp+12164
0x7E8C	0x00000000 ;_NFC_bmp+12168
0x7E90	0x00000000 ;_NFC_bmp+12172
0x7E94	0x00000000 ;_NFC_bmp+12176
0x7E98	0x00000000 ;_NFC_bmp+12180
0x7E9C	0x00000000 ;_NFC_bmp+12184
0x7EA0	0x00000000 ;_NFC_bmp+12188
0x7EA4	0x00000000 ;_NFC_bmp+12192
0x7EA8	0x00000000 ;_NFC_bmp+12196
0x7EAC	0x00000000 ;_NFC_bmp+12200
0x7EB0	0x00000000 ;_NFC_bmp+12204
0x7EB4	0x00000000 ;_NFC_bmp+12208
0x7EB8	0x00000000 ;_NFC_bmp+12212
0x7EBC	0x00000000 ;_NFC_bmp+12216
0x7EC0	0x00000000 ;_NFC_bmp+12220
0x7EC4	0x00000000 ;_NFC_bmp+12224
0x7EC8	0x00000000 ;_NFC_bmp+12228
0x7ECC	0x00000000 ;_NFC_bmp+12232
0x7ED0	0x00000000 ;_NFC_bmp+12236
0x7ED4	0x00000000 ;_NFC_bmp+12240
0x7ED8	0x0000FFFF ;_NFC_bmp+12244
0x7EDC	0x00000000 ;_NFC_bmp+12248
0x7EE0	0x00000000 ;_NFC_bmp+12252
0x7EE4	0x00000000 ;_NFC_bmp+12256
0x7EE8	0x00000000 ;_NFC_bmp+12260
0x7EEC	0x00000000 ;_NFC_bmp+12264
0x7EF0	0x00000000 ;_NFC_bmp+12268
0x7EF4	0x00000000 ;_NFC_bmp+12272
0x7EF8	0x00000000 ;_NFC_bmp+12276
0x7EFC	0x00000000 ;_NFC_bmp+12280
0x7F00	0x00000000 ;_NFC_bmp+12284
0x7F04	0x00000000 ;_NFC_bmp+12288
0x7F08	0x00000000 ;_NFC_bmp+12292
0x7F0C	0x00000000 ;_NFC_bmp+12296
0x7F10	0x00000000 ;_NFC_bmp+12300
0x7F14	0x00000000 ;_NFC_bmp+12304
0x7F18	0x00000000 ;_NFC_bmp+12308
0x7F1C	0x00000000 ;_NFC_bmp+12312
0x7F20	0x00000000 ;_NFC_bmp+12316
0x7F24	0x00000000 ;_NFC_bmp+12320
0x7F28	0x00000000 ;_NFC_bmp+12324
0x7F2C	0x00000000 ;_NFC_bmp+12328
0x7F30	0x00000000 ;_NFC_bmp+12332
0x7F34	0x00000000 ;_NFC_bmp+12336
0x7F38	0xFFFF0000 ;_NFC_bmp+12340
0x7F3C	0x00000000 ;_NFC_bmp+12344
0x7F40	0x00000000 ;_NFC_bmp+12348
0x7F44	0x00000000 ;_NFC_bmp+12352
0x7F48	0x00000000 ;_NFC_bmp+12356
0x7F4C	0x00000000 ;_NFC_bmp+12360
0x7F50	0x00000000 ;_NFC_bmp+12364
0x7F54	0x00000000 ;_NFC_bmp+12368
0x7F58	0x00000000 ;_NFC_bmp+12372
0x7F5C	0x00000000 ;_NFC_bmp+12376
0x7F60	0x00000000 ;_NFC_bmp+12380
0x7F64	0x00000000 ;_NFC_bmp+12384
0x7F68	0x00000000 ;_NFC_bmp+12388
0x7F6C	0x00000000 ;_NFC_bmp+12392
0x7F70	0x00000000 ;_NFC_bmp+12396
0x7F74	0x00000000 ;_NFC_bmp+12400
0x7F78	0x00000000 ;_NFC_bmp+12404
0x7F7C	0x00000000 ;_NFC_bmp+12408
0x7F80	0x00000000 ;_NFC_bmp+12412
0x7F84	0x00000000 ;_NFC_bmp+12416
0x7F88	0x00000000 ;_NFC_bmp+12420
0x7F8C	0x00000000 ;_NFC_bmp+12424
0x7F90	0x00000000 ;_NFC_bmp+12428
0x7F94	0x00000000 ;_NFC_bmp+12432
0x7F98	0x0000FFFF ;_NFC_bmp+12436
0x7F9C	0x00000000 ;_NFC_bmp+12440
0x7FA0	0x00000000 ;_NFC_bmp+12444
0x7FA4	0x00000000 ;_NFC_bmp+12448
0x7FA8	0x00000000 ;_NFC_bmp+12452
0x7FAC	0x00000000 ;_NFC_bmp+12456
0x7FB0	0x00000000 ;_NFC_bmp+12460
0x7FB4	0x00000000 ;_NFC_bmp+12464
0x7FB8	0x00000000 ;_NFC_bmp+12468
0x7FBC	0x00000000 ;_NFC_bmp+12472
0x7FC0	0x00000000 ;_NFC_bmp+12476
0x7FC4	0x00000000 ;_NFC_bmp+12480
0x7FC8	0x00000000 ;_NFC_bmp+12484
0x7FCC	0x00000000 ;_NFC_bmp+12488
0x7FD0	0x00000000 ;_NFC_bmp+12492
0x7FD4	0x00000000 ;_NFC_bmp+12496
0x7FD8	0x00000000 ;_NFC_bmp+12500
0x7FDC	0x00000000 ;_NFC_bmp+12504
0x7FE0	0x00000000 ;_NFC_bmp+12508
0x7FE4	0x00000000 ;_NFC_bmp+12512
0x7FE8	0x00000000 ;_NFC_bmp+12516
0x7FEC	0x00000000 ;_NFC_bmp+12520
0x7FF0	0x00000000 ;_NFC_bmp+12524
0x7FF4	0x00000000 ;_NFC_bmp+12528
0x7FF8	0xFFFF0000 ;_NFC_bmp+12532
0x7FFC	0x00000000 ;_NFC_bmp+12536
0x8000	0x00000000 ;_NFC_bmp+12540
0x8004	0x00000000 ;_NFC_bmp+12544
0x8008	0x00000000 ;_NFC_bmp+12548
0x800C	0x00000000 ;_NFC_bmp+12552
0x8010	0x00000000 ;_NFC_bmp+12556
0x8014	0x00000000 ;_NFC_bmp+12560
0x8018	0x00000000 ;_NFC_bmp+12564
0x801C	0x00000000 ;_NFC_bmp+12568
0x8020	0x00000000 ;_NFC_bmp+12572
0x8024	0x00000000 ;_NFC_bmp+12576
0x8028	0x00000000 ;_NFC_bmp+12580
0x802C	0x00000000 ;_NFC_bmp+12584
0x8030	0x00000000 ;_NFC_bmp+12588
0x8034	0x00000000 ;_NFC_bmp+12592
0x8038	0x00000000 ;_NFC_bmp+12596
0x803C	0x00000000 ;_NFC_bmp+12600
0x8040	0x00000000 ;_NFC_bmp+12604
0x8044	0x00000000 ;_NFC_bmp+12608
0x8048	0x00000000 ;_NFC_bmp+12612
0x804C	0x00000000 ;_NFC_bmp+12616
0x8050	0x00000000 ;_NFC_bmp+12620
0x8054	0x00000000 ;_NFC_bmp+12624
0x8058	0x0000FFFF ;_NFC_bmp+12628
0x805C	0x00000000 ;_NFC_bmp+12632
0x8060	0x00000000 ;_NFC_bmp+12636
0x8064	0x00000000 ;_NFC_bmp+12640
0x8068	0x00000000 ;_NFC_bmp+12644
0x806C	0x00000000 ;_NFC_bmp+12648
0x8070	0x00000000 ;_NFC_bmp+12652
0x8074	0x00000000 ;_NFC_bmp+12656
0x8078	0x00000000 ;_NFC_bmp+12660
0x807C	0x00000000 ;_NFC_bmp+12664
0x8080	0x00000000 ;_NFC_bmp+12668
0x8084	0x00000000 ;_NFC_bmp+12672
0x8088	0x00000000 ;_NFC_bmp+12676
0x808C	0x00000000 ;_NFC_bmp+12680
0x8090	0x00000000 ;_NFC_bmp+12684
0x8094	0x00000000 ;_NFC_bmp+12688
0x8098	0x00000000 ;_NFC_bmp+12692
0x809C	0x00000000 ;_NFC_bmp+12696
0x80A0	0x00000000 ;_NFC_bmp+12700
0x80A4	0x00000000 ;_NFC_bmp+12704
0x80A8	0x00000000 ;_NFC_bmp+12708
0x80AC	0x00000000 ;_NFC_bmp+12712
0x80B0	0x00000000 ;_NFC_bmp+12716
0x80B4	0x00000000 ;_NFC_bmp+12720
0x80B8	0xFFFF0000 ;_NFC_bmp+12724
0x80BC	0x00000000 ;_NFC_bmp+12728
0x80C0	0x00000000 ;_NFC_bmp+12732
0x80C4	0x00000000 ;_NFC_bmp+12736
0x80C8	0x00000000 ;_NFC_bmp+12740
0x80CC	0x00000000 ;_NFC_bmp+12744
0x80D0	0x00000000 ;_NFC_bmp+12748
0x80D4	0x00000000 ;_NFC_bmp+12752
0x80D8	0x00000000 ;_NFC_bmp+12756
0x80DC	0x00000000 ;_NFC_bmp+12760
0x80E0	0x00000000 ;_NFC_bmp+12764
0x80E4	0x00000000 ;_NFC_bmp+12768
0x80E8	0x00000000 ;_NFC_bmp+12772
0x80EC	0x00000000 ;_NFC_bmp+12776
0x80F0	0x00000000 ;_NFC_bmp+12780
0x80F4	0x00000000 ;_NFC_bmp+12784
0x80F8	0x00000000 ;_NFC_bmp+12788
0x80FC	0x00000000 ;_NFC_bmp+12792
0x8100	0x00000000 ;_NFC_bmp+12796
0x8104	0x00000000 ;_NFC_bmp+12800
0x8108	0x00000000 ;_NFC_bmp+12804
0x810C	0x00000000 ;_NFC_bmp+12808
0x8110	0x00000000 ;_NFC_bmp+12812
0x8114	0x00000000 ;_NFC_bmp+12816
0x8118	0x0000FFFF ;_NFC_bmp+12820
0x811C	0x00000000 ;_NFC_bmp+12824
0x8120	0x00000000 ;_NFC_bmp+12828
0x8124	0x00000000 ;_NFC_bmp+12832
0x8128	0x00000000 ;_NFC_bmp+12836
0x812C	0x00000000 ;_NFC_bmp+12840
0x8130	0x00000000 ;_NFC_bmp+12844
0x8134	0x00000000 ;_NFC_bmp+12848
0x8138	0x00000000 ;_NFC_bmp+12852
0x813C	0x00000000 ;_NFC_bmp+12856
0x8140	0x00000000 ;_NFC_bmp+12860
0x8144	0x00000000 ;_NFC_bmp+12864
0x8148	0x00000000 ;_NFC_bmp+12868
0x814C	0x00000000 ;_NFC_bmp+12872
0x8150	0x00000000 ;_NFC_bmp+12876
0x8154	0x00000000 ;_NFC_bmp+12880
0x8158	0x00000000 ;_NFC_bmp+12884
0x815C	0x00000000 ;_NFC_bmp+12888
0x8160	0x00000000 ;_NFC_bmp+12892
0x8164	0x00000000 ;_NFC_bmp+12896
0x8168	0x00000000 ;_NFC_bmp+12900
0x816C	0x00000000 ;_NFC_bmp+12904
0x8170	0x00000000 ;_NFC_bmp+12908
0x8174	0x00000000 ;_NFC_bmp+12912
0x8178	0xFFFF0000 ;_NFC_bmp+12916
0x817C	0x00000000 ;_NFC_bmp+12920
0x8180	0x00000000 ;_NFC_bmp+12924
0x8184	0x00000000 ;_NFC_bmp+12928
0x8188	0x00000000 ;_NFC_bmp+12932
0x818C	0x00000000 ;_NFC_bmp+12936
0x8190	0x00000000 ;_NFC_bmp+12940
0x8194	0x00000000 ;_NFC_bmp+12944
0x8198	0x00000000 ;_NFC_bmp+12948
0x819C	0x00000000 ;_NFC_bmp+12952
0x81A0	0x00000000 ;_NFC_bmp+12956
0x81A4	0x00000000 ;_NFC_bmp+12960
0x81A8	0x00000000 ;_NFC_bmp+12964
0x81AC	0x00000000 ;_NFC_bmp+12968
0x81B0	0x00000000 ;_NFC_bmp+12972
0x81B4	0x00000000 ;_NFC_bmp+12976
0x81B8	0x00000000 ;_NFC_bmp+12980
0x81BC	0x00000000 ;_NFC_bmp+12984
0x81C0	0x00000000 ;_NFC_bmp+12988
0x81C4	0x00000000 ;_NFC_bmp+12992
0x81C8	0x00000000 ;_NFC_bmp+12996
0x81CC	0x00000000 ;_NFC_bmp+13000
0x81D0	0x00000000 ;_NFC_bmp+13004
0x81D4	0x00000000 ;_NFC_bmp+13008
0x81D8	0x0000FFFF ;_NFC_bmp+13012
0x81DC	0x00000000 ;_NFC_bmp+13016
0x81E0	0x00000000 ;_NFC_bmp+13020
0x81E4	0x00000000 ;_NFC_bmp+13024
0x81E8	0x00000000 ;_NFC_bmp+13028
0x81EC	0x00000000 ;_NFC_bmp+13032
0x81F0	0x00000000 ;_NFC_bmp+13036
0x81F4	0x00000000 ;_NFC_bmp+13040
0x81F8	0x00000000 ;_NFC_bmp+13044
0x81FC	0x00000000 ;_NFC_bmp+13048
0x8200	0x00000000 ;_NFC_bmp+13052
0x8204	0x00000000 ;_NFC_bmp+13056
0x8208	0x00000000 ;_NFC_bmp+13060
0x820C	0x00000000 ;_NFC_bmp+13064
0x8210	0x00000000 ;_NFC_bmp+13068
0x8214	0x00000000 ;_NFC_bmp+13072
0x8218	0x00000000 ;_NFC_bmp+13076
0x821C	0x00000000 ;_NFC_bmp+13080
0x8220	0x00000000 ;_NFC_bmp+13084
0x8224	0x00000000 ;_NFC_bmp+13088
0x8228	0x00000000 ;_NFC_bmp+13092
0x822C	0x00000000 ;_NFC_bmp+13096
0x8230	0x00000000 ;_NFC_bmp+13100
0x8234	0x00000000 ;_NFC_bmp+13104
0x8238	0xFFFF0000 ;_NFC_bmp+13108
0x823C	0x00000000 ;_NFC_bmp+13112
0x8240	0x00000000 ;_NFC_bmp+13116
0x8244	0x00000000 ;_NFC_bmp+13120
0x8248	0x00000000 ;_NFC_bmp+13124
0x824C	0x00000000 ;_NFC_bmp+13128
0x8250	0x00000000 ;_NFC_bmp+13132
0x8254	0x00000000 ;_NFC_bmp+13136
0x8258	0x00000000 ;_NFC_bmp+13140
0x825C	0x00000000 ;_NFC_bmp+13144
0x8260	0x00000000 ;_NFC_bmp+13148
0x8264	0x00000000 ;_NFC_bmp+13152
0x8268	0x00000000 ;_NFC_bmp+13156
0x826C	0x00000000 ;_NFC_bmp+13160
0x8270	0x00000000 ;_NFC_bmp+13164
0x8274	0x00000000 ;_NFC_bmp+13168
0x8278	0x00000000 ;_NFC_bmp+13172
0x827C	0x00000000 ;_NFC_bmp+13176
0x8280	0x00000000 ;_NFC_bmp+13180
0x8284	0x00000000 ;_NFC_bmp+13184
0x8288	0x00000000 ;_NFC_bmp+13188
0x828C	0x00000000 ;_NFC_bmp+13192
0x8290	0x00000000 ;_NFC_bmp+13196
0x8294	0x00000000 ;_NFC_bmp+13200
0x8298	0x0000FFFF ;_NFC_bmp+13204
0x829C	0x00000000 ;_NFC_bmp+13208
0x82A0	0x00000000 ;_NFC_bmp+13212
0x82A4	0x00000000 ;_NFC_bmp+13216
0x82A8	0x00000000 ;_NFC_bmp+13220
0x82AC	0x00000000 ;_NFC_bmp+13224
0x82B0	0x00000000 ;_NFC_bmp+13228
0x82B4	0x00000000 ;_NFC_bmp+13232
0x82B8	0x00000000 ;_NFC_bmp+13236
0x82BC	0x00000000 ;_NFC_bmp+13240
0x82C0	0x00000000 ;_NFC_bmp+13244
0x82C4	0x00000000 ;_NFC_bmp+13248
0x82C8	0x00000000 ;_NFC_bmp+13252
0x82CC	0x00000000 ;_NFC_bmp+13256
0x82D0	0x00000000 ;_NFC_bmp+13260
0x82D4	0x00000000 ;_NFC_bmp+13264
0x82D8	0x00000000 ;_NFC_bmp+13268
0x82DC	0x00000000 ;_NFC_bmp+13272
0x82E0	0x00000000 ;_NFC_bmp+13276
0x82E4	0x00000000 ;_NFC_bmp+13280
0x82E8	0x00000000 ;_NFC_bmp+13284
0x82EC	0x00000000 ;_NFC_bmp+13288
0x82F0	0x00000000 ;_NFC_bmp+13292
0x82F4	0x00000000 ;_NFC_bmp+13296
0x82F8	0xFFFF0000 ;_NFC_bmp+13300
0x82FC	0x00000000 ;_NFC_bmp+13304
0x8300	0x00000000 ;_NFC_bmp+13308
0x8304	0x00000000 ;_NFC_bmp+13312
0x8308	0x00000000 ;_NFC_bmp+13316
0x830C	0x00000000 ;_NFC_bmp+13320
0x8310	0x00000000 ;_NFC_bmp+13324
0x8314	0x00000000 ;_NFC_bmp+13328
0x8318	0x00000000 ;_NFC_bmp+13332
0x831C	0x00000000 ;_NFC_bmp+13336
0x8320	0x00000000 ;_NFC_bmp+13340
0x8324	0x00000000 ;_NFC_bmp+13344
0x8328	0x00000000 ;_NFC_bmp+13348
0x832C	0x00000000 ;_NFC_bmp+13352
0x8330	0x00000000 ;_NFC_bmp+13356
0x8334	0x00000000 ;_NFC_bmp+13360
0x8338	0x00000000 ;_NFC_bmp+13364
0x833C	0x00000000 ;_NFC_bmp+13368
0x8340	0x00000000 ;_NFC_bmp+13372
0x8344	0x00000000 ;_NFC_bmp+13376
0x8348	0x00000000 ;_NFC_bmp+13380
0x834C	0x00000000 ;_NFC_bmp+13384
0x8350	0x00000000 ;_NFC_bmp+13388
0x8354	0x00000000 ;_NFC_bmp+13392
0x8358	0x0000FFFF ;_NFC_bmp+13396
0x835C	0x00000000 ;_NFC_bmp+13400
0x8360	0x00000000 ;_NFC_bmp+13404
0x8364	0x00000000 ;_NFC_bmp+13408
0x8368	0x00000000 ;_NFC_bmp+13412
0x836C	0x00000000 ;_NFC_bmp+13416
0x8370	0x00000000 ;_NFC_bmp+13420
0x8374	0x00000000 ;_NFC_bmp+13424
0x8378	0x00000000 ;_NFC_bmp+13428
0x837C	0x00000000 ;_NFC_bmp+13432
0x8380	0x00000000 ;_NFC_bmp+13436
0x8384	0x00000000 ;_NFC_bmp+13440
0x8388	0x00000000 ;_NFC_bmp+13444
0x838C	0x00000000 ;_NFC_bmp+13448
0x8390	0x00000000 ;_NFC_bmp+13452
0x8394	0x00000000 ;_NFC_bmp+13456
0x8398	0x00000000 ;_NFC_bmp+13460
0x839C	0x00000000 ;_NFC_bmp+13464
0x83A0	0x00000000 ;_NFC_bmp+13468
0x83A4	0x00000000 ;_NFC_bmp+13472
0x83A8	0x00000000 ;_NFC_bmp+13476
0x83AC	0x00000000 ;_NFC_bmp+13480
0x83B0	0x00000000 ;_NFC_bmp+13484
0x83B4	0x00000000 ;_NFC_bmp+13488
0x83B8	0xFFFF0000 ;_NFC_bmp+13492
0x83BC	0x0000FFFF ;_NFC_bmp+13496
0x83C0	0x00000000 ;_NFC_bmp+13500
0x83C4	0x00000000 ;_NFC_bmp+13504
0x83C8	0x00000000 ;_NFC_bmp+13508
0x83CC	0x00000000 ;_NFC_bmp+13512
0x83D0	0x00000000 ;_NFC_bmp+13516
0x83D4	0x00000000 ;_NFC_bmp+13520
0x83D8	0x00000000 ;_NFC_bmp+13524
0x83DC	0x00000000 ;_NFC_bmp+13528
0x83E0	0x00000000 ;_NFC_bmp+13532
0x83E4	0x00000000 ;_NFC_bmp+13536
0x83E8	0x00000000 ;_NFC_bmp+13540
0x83EC	0x00000000 ;_NFC_bmp+13544
0x83F0	0x00000000 ;_NFC_bmp+13548
0x83F4	0x00000000 ;_NFC_bmp+13552
0x83F8	0x00000000 ;_NFC_bmp+13556
0x83FC	0x00000000 ;_NFC_bmp+13560
0x8400	0x00000000 ;_NFC_bmp+13564
0x8404	0x00000000 ;_NFC_bmp+13568
0x8408	0x00000000 ;_NFC_bmp+13572
0x840C	0x00000000 ;_NFC_bmp+13576
0x8410	0x00000000 ;_NFC_bmp+13580
0x8414	0xFFFF0000 ;_NFC_bmp+13584
0x8418	0x0000FFFF ;_NFC_bmp+13588
0x841C	0x00000000 ;_NFC_bmp+13592
0x8420	0x00000000 ;_NFC_bmp+13596
0x8424	0x00000000 ;_NFC_bmp+13600
0x8428	0x00000000 ;_NFC_bmp+13604
0x842C	0x00000000 ;_NFC_bmp+13608
0x8430	0x00000000 ;_NFC_bmp+13612
0x8434	0x00000000 ;_NFC_bmp+13616
0x8438	0x00000000 ;_NFC_bmp+13620
0x843C	0x00000000 ;_NFC_bmp+13624
0x8440	0x00000000 ;_NFC_bmp+13628
0x8444	0x00000000 ;_NFC_bmp+13632
0x8448	0x00000000 ;_NFC_bmp+13636
0x844C	0x00000000 ;_NFC_bmp+13640
0x8450	0x00000000 ;_NFC_bmp+13644
0x8454	0x00000000 ;_NFC_bmp+13648
0x8458	0x00000000 ;_NFC_bmp+13652
0x845C	0x00000000 ;_NFC_bmp+13656
0x8460	0x00000000 ;_NFC_bmp+13660
0x8464	0x00000000 ;_NFC_bmp+13664
0x8468	0x00000000 ;_NFC_bmp+13668
0x846C	0x00000000 ;_NFC_bmp+13672
0x8470	0x00000000 ;_NFC_bmp+13676
0x8474	0x00000000 ;_NFC_bmp+13680
0x8478	0x00000000 ;_NFC_bmp+13684
0x847C	0xFFFFFFFF ;_NFC_bmp+13688
0x8480	0x00000000 ;_NFC_bmp+13692
0x8484	0x00000000 ;_NFC_bmp+13696
0x8488	0x00000000 ;_NFC_bmp+13700
0x848C	0x00000000 ;_NFC_bmp+13704
0x8490	0x00000000 ;_NFC_bmp+13708
0x8494	0x00000000 ;_NFC_bmp+13712
0x8498	0x00000000 ;_NFC_bmp+13716
0x849C	0x00000000 ;_NFC_bmp+13720
0x84A0	0x00000000 ;_NFC_bmp+13724
0x84A4	0x00000000 ;_NFC_bmp+13728
0x84A8	0x00000000 ;_NFC_bmp+13732
0x84AC	0x00000000 ;_NFC_bmp+13736
0x84B0	0x00000000 ;_NFC_bmp+13740
0x84B4	0x00000000 ;_NFC_bmp+13744
0x84B8	0x00000000 ;_NFC_bmp+13748
0x84BC	0x00000000 ;_NFC_bmp+13752
0x84C0	0x00000000 ;_NFC_bmp+13756
0x84C4	0x00000000 ;_NFC_bmp+13760
0x84C8	0x00000000 ;_NFC_bmp+13764
0x84CC	0x00000000 ;_NFC_bmp+13768
0x84D0	0x00000000 ;_NFC_bmp+13772
0x84D4	0xFFFFFFFF ;_NFC_bmp+13776
0x84D8	0x00000000 ;_NFC_bmp+13780
0x84DC	0x00000000 ;_NFC_bmp+13784
0x84E0	0x00000000 ;_NFC_bmp+13788
0x84E4	0x00000000 ;_NFC_bmp+13792
0x84E8	0x00000000 ;_NFC_bmp+13796
0x84EC	0x00000000 ;_NFC_bmp+13800
0x84F0	0x00000000 ;_NFC_bmp+13804
0x84F4	0x00000000 ;_NFC_bmp+13808
0x84F8	0x00000000 ;_NFC_bmp+13812
0x84FC	0x00000000 ;_NFC_bmp+13816
0x8500	0x00000000 ;_NFC_bmp+13820
0x8504	0x00000000 ;_NFC_bmp+13824
0x8508	0x00000000 ;_NFC_bmp+13828
0x850C	0x00000000 ;_NFC_bmp+13832
0x8510	0x00000000 ;_NFC_bmp+13836
0x8514	0x00000000 ;_NFC_bmp+13840
0x8518	0x00000000 ;_NFC_bmp+13844
0x851C	0x00000000 ;_NFC_bmp+13848
0x8520	0x00000000 ;_NFC_bmp+13852
0x8524	0x00000000 ;_NFC_bmp+13856
0x8528	0x00000000 ;_NFC_bmp+13860
0x852C	0x00000000 ;_NFC_bmp+13864
0x8530	0x00000000 ;_NFC_bmp+13868
0x8534	0x00000000 ;_NFC_bmp+13872
0x8538	0x00000000 ;_NFC_bmp+13876
0x853C	0xFFFF0000 ;_NFC_bmp+13880
0x8540	0xFFFFFFFF ;_NFC_bmp+13884
0x8544	0xFFFFFFFF ;_NFC_bmp+13888
0x8548	0xFFFFFFFF ;_NFC_bmp+13892
0x854C	0xFFFFFFFF ;_NFC_bmp+13896
0x8550	0xFFFFFFFF ;_NFC_bmp+13900
0x8554	0xFFFFFFFF ;_NFC_bmp+13904
0x8558	0xFFFFFFFF ;_NFC_bmp+13908
0x855C	0xFFFFFFFF ;_NFC_bmp+13912
0x8560	0xFFFFFFFF ;_NFC_bmp+13916
0x8564	0xFFFFFFFF ;_NFC_bmp+13920
0x8568	0xFFFFFFFF ;_NFC_bmp+13924
0x856C	0xFFFFFFFF ;_NFC_bmp+13928
0x8570	0xFFFFFFFF ;_NFC_bmp+13932
0x8574	0xFFFFFFFF ;_NFC_bmp+13936
0x8578	0xFFFFFFFF ;_NFC_bmp+13940
0x857C	0xFFFFFFFF ;_NFC_bmp+13944
0x8580	0xFFFFFFFF ;_NFC_bmp+13948
0x8584	0xFFFFFFFF ;_NFC_bmp+13952
0x8588	0xFFFFFFFF ;_NFC_bmp+13956
0x858C	0xFFFFFFFF ;_NFC_bmp+13960
0x8590	0xFFFFFFFF ;_NFC_bmp+13964
0x8594	0x0000FFFF ;_NFC_bmp+13968
0x8598	0x00000000 ;_NFC_bmp+13972
0x859C	0x00000000 ;_NFC_bmp+13976
0x85A0	0x00000000 ;_NFC_bmp+13980
0x85A4	0x00000000 ;_NFC_bmp+13984
0x85A8	0x00000000 ;_NFC_bmp+13988
0x85AC	0x00000000 ;_NFC_bmp+13992
0x85B0	0x00000000 ;_NFC_bmp+13996
0x85B4	0x00000000 ;_NFC_bmp+14000
0x85B8	0x00000000 ;_NFC_bmp+14004
0x85BC	0x00000000 ;_NFC_bmp+14008
0x85C0	0x00000000 ;_NFC_bmp+14012
0x85C4	0x00000000 ;_NFC_bmp+14016
0x85C8	0x00000000 ;_NFC_bmp+14020
0x85CC	0x00000000 ;_NFC_bmp+14024
0x85D0	0x00000000 ;_NFC_bmp+14028
0x85D4	0x00000000 ;_NFC_bmp+14032
0x85D8	0x00000000 ;_NFC_bmp+14036
0x85DC	0x00000000 ;_NFC_bmp+14040
0x85E0	0x00000000 ;_NFC_bmp+14044
0x85E4	0x00000000 ;_NFC_bmp+14048
0x85E8	0x00000000 ;_NFC_bmp+14052
0x85EC	0x00000000 ;_NFC_bmp+14056
0x85F0	0x00000000 ;_NFC_bmp+14060
0x85F4	0x00000000 ;_NFC_bmp+14064
0x85F8	0x00000000 ;_NFC_bmp+14068
0x85FC	0x00000000 ;_NFC_bmp+14072
0x8600	0x00000000 ;_NFC_bmp+14076
0x8604	0x00000000 ;_NFC_bmp+14080
0x8608	0x00000000 ;_NFC_bmp+14084
0x860C	0x00000000 ;_NFC_bmp+14088
0x8610	0x00000000 ;_NFC_bmp+14092
0x8614	0x00000000 ;_NFC_bmp+14096
0x8618	0x00000000 ;_NFC_bmp+14100
0x861C	0x00000000 ;_NFC_bmp+14104
0x8620	0x00000000 ;_NFC_bmp+14108
0x8624	0x00000000 ;_NFC_bmp+14112
0x8628	0x00000000 ;_NFC_bmp+14116
0x862C	0x00000000 ;_NFC_bmp+14120
0x8630	0x00000000 ;_NFC_bmp+14124
0x8634	0x00000000 ;_NFC_bmp+14128
0x8638	0x00000000 ;_NFC_bmp+14132
0x863C	0x00000000 ;_NFC_bmp+14136
0x8640	0x00000000 ;_NFC_bmp+14140
0x8644	0x00000000 ;_NFC_bmp+14144
0x8648	0x00000000 ;_NFC_bmp+14148
0x864C	0x00000000 ;_NFC_bmp+14152
0x8650	0x00000000 ;_NFC_bmp+14156
0x8654	0x00000000 ;_NFC_bmp+14160
0x8658	0x00000000 ;_NFC_bmp+14164
0x865C	0x00000000 ;_NFC_bmp+14168
0x8660	0x00000000 ;_NFC_bmp+14172
0x8664	0x00000000 ;_NFC_bmp+14176
0x8668	0x00000000 ;_NFC_bmp+14180
0x866C	0x00000000 ;_NFC_bmp+14184
0x8670	0x00000000 ;_NFC_bmp+14188
0x8674	0x00000000 ;_NFC_bmp+14192
0x8678	0x00000000 ;_NFC_bmp+14196
0x867C	0x00000000 ;_NFC_bmp+14200
0x8680	0x00000000 ;_NFC_bmp+14204
0x8684	0x00000000 ;_NFC_bmp+14208
0x8688	0x00000000 ;_NFC_bmp+14212
0x868C	0x00000000 ;_NFC_bmp+14216
0x8690	0x00000000 ;_NFC_bmp+14220
0x8694	0x00000000 ;_NFC_bmp+14224
0x8698	0x00000000 ;_NFC_bmp+14228
0x869C	0x00000000 ;_NFC_bmp+14232
0x86A0	0x00000000 ;_NFC_bmp+14236
0x86A4	0x00000000 ;_NFC_bmp+14240
0x86A8	0x00000000 ;_NFC_bmp+14244
0x86AC	0x00000000 ;_NFC_bmp+14248
0x86B0	0x00000000 ;_NFC_bmp+14252
0x86B4	0x00000000 ;_NFC_bmp+14256
0x86B8	0x00000000 ;_NFC_bmp+14260
0x86BC	0x00000000 ;_NFC_bmp+14264
0x86C0	0x00000000 ;_NFC_bmp+14268
0x86C4	0x00000000 ;_NFC_bmp+14272
0x86C8	0x00000000 ;_NFC_bmp+14276
0x86CC	0x00000000 ;_NFC_bmp+14280
0x86D0	0x00000000 ;_NFC_bmp+14284
0x86D4	0x00000000 ;_NFC_bmp+14288
0x86D8	0x00000000 ;_NFC_bmp+14292
0x86DC	0x00000000 ;_NFC_bmp+14296
0x86E0	0x00000000 ;_NFC_bmp+14300
0x86E4	0x00000000 ;_NFC_bmp+14304
0x86E8	0x00000000 ;_NFC_bmp+14308
0x86EC	0x00000000 ;_NFC_bmp+14312
0x86F0	0x00000000 ;_NFC_bmp+14316
0x86F4	0x00000000 ;_NFC_bmp+14320
0x86F8	0x00000000 ;_NFC_bmp+14324
0x86FC	0x00000000 ;_NFC_bmp+14328
0x8700	0x00000000 ;_NFC_bmp+14332
0x8704	0x00000000 ;_NFC_bmp+14336
0x8708	0x00000000 ;_NFC_bmp+14340
0x870C	0x00000000 ;_NFC_bmp+14344
0x8710	0x00000000 ;_NFC_bmp+14348
0x8714	0x00000000 ;_NFC_bmp+14352
0x8718	0x00000000 ;_NFC_bmp+14356
0x871C	0x00000000 ;_NFC_bmp+14360
0x8720	0x00000000 ;_NFC_bmp+14364
0x8724	0x00000000 ;_NFC_bmp+14368
0x8728	0x00000000 ;_NFC_bmp+14372
0x872C	0x00000000 ;_NFC_bmp+14376
0x8730	0x00000000 ;_NFC_bmp+14380
0x8734	0x00000000 ;_NFC_bmp+14384
0x8738	0x00000000 ;_NFC_bmp+14388
0x873C	0x00000000 ;_NFC_bmp+14392
0x8740	0x00000000 ;_NFC_bmp+14396
0x8744	0x00000000 ;_NFC_bmp+14400
0x8748	0x00000000 ;_NFC_bmp+14404
0x874C	0x00000000 ;_NFC_bmp+14408
0x8750	0x00000000 ;_NFC_bmp+14412
0x8754	0x00000000 ;_NFC_bmp+14416
0x8758	0x00000000 ;_NFC_bmp+14420
0x875C	0x00000000 ;_NFC_bmp+14424
0x8760	0x00000000 ;_NFC_bmp+14428
0x8764	0x00000000 ;_NFC_bmp+14432
0x8768	0x00000000 ;_NFC_bmp+14436
0x876C	0x00000000 ;_NFC_bmp+14440
0x8770	0x00000000 ;_NFC_bmp+14444
0x8774	0x00000000 ;_NFC_bmp+14448
0x8778	0x00000000 ;_NFC_bmp+14452
0x877C	0x00000000 ;_NFC_bmp+14456
0x8780	0x00000000 ;_NFC_bmp+14460
0x8784	0x00000000 ;_NFC_bmp+14464
0x8788	0x00000000 ;_NFC_bmp+14468
0x878C	0x00000000 ;_NFC_bmp+14472
0x8790	0x00000000 ;_NFC_bmp+14476
0x8794	0x00000000 ;_NFC_bmp+14480
0x8798	0x00000000 ;_NFC_bmp+14484
0x879C	0x00000000 ;_NFC_bmp+14488
0x87A0	0x00000000 ;_NFC_bmp+14492
0x87A4	0x00000000 ;_NFC_bmp+14496
0x87A8	0x00000000 ;_NFC_bmp+14500
0x87AC	0x00000000 ;_NFC_bmp+14504
0x87B0	0x00000000 ;_NFC_bmp+14508
0x87B4	0x00000000 ;_NFC_bmp+14512
0x87B8	0x00000000 ;_NFC_bmp+14516
0x87BC	0x00000000 ;_NFC_bmp+14520
0x87C0	0x00000000 ;_NFC_bmp+14524
0x87C4	0x00000000 ;_NFC_bmp+14528
0x87C8	0x00000000 ;_NFC_bmp+14532
0x87CC	0x00000000 ;_NFC_bmp+14536
0x87D0	0x00000000 ;_NFC_bmp+14540
0x87D4	0x00000000 ;_NFC_bmp+14544
0x87D8	0x00000000 ;_NFC_bmp+14548
0x87DC	0x00000000 ;_NFC_bmp+14552
0x87E0	0x00000000 ;_NFC_bmp+14556
0x87E4	0x00000000 ;_NFC_bmp+14560
0x87E8	0x00000000 ;_NFC_bmp+14564
0x87EC	0x00000000 ;_NFC_bmp+14568
0x87F0	0x00000000 ;_NFC_bmp+14572
0x87F4	0x00000000 ;_NFC_bmp+14576
0x87F8	0x00000000 ;_NFC_bmp+14580
0x87FC	0x00000000 ;_NFC_bmp+14584
0x8800	0x00000000 ;_NFC_bmp+14588
0x8804	0x00000000 ;_NFC_bmp+14592
0x8808	0x00000000 ;_NFC_bmp+14596
0x880C	0x00000000 ;_NFC_bmp+14600
0x8810	0x00000000 ;_NFC_bmp+14604
0x8814	0x00000000 ;_NFC_bmp+14608
0x8818	0x00000000 ;_NFC_bmp+14612
0x881C	0x00000000 ;_NFC_bmp+14616
0x8820	0x00000000 ;_NFC_bmp+14620
0x8824	0x00000000 ;_NFC_bmp+14624
0x8828	0x00000000 ;_NFC_bmp+14628
0x882C	0x00000000 ;_NFC_bmp+14632
0x8830	0x00000000 ;_NFC_bmp+14636
0x8834	0x00000000 ;_NFC_bmp+14640
0x8838	0x00000000 ;_NFC_bmp+14644
0x883C	0x00000000 ;_NFC_bmp+14648
0x8840	0x00000000 ;_NFC_bmp+14652
0x8844	0x00000000 ;_NFC_bmp+14656
0x8848	0x00000000 ;_NFC_bmp+14660
0x884C	0x00000000 ;_NFC_bmp+14664
0x8850	0x00000000 ;_NFC_bmp+14668
0x8854	0x00000000 ;_NFC_bmp+14672
0x8858	0x00000000 ;_NFC_bmp+14676
0x885C	0x00000000 ;_NFC_bmp+14680
0x8860	0x00000000 ;_NFC_bmp+14684
0x8864	0x00000000 ;_NFC_bmp+14688
0x8868	0x00000000 ;_NFC_bmp+14692
0x886C	0x00000000 ;_NFC_bmp+14696
0x8870	0x00000000 ;_NFC_bmp+14700
0x8874	0x00000000 ;_NFC_bmp+14704
0x8878	0x00000000 ;_NFC_bmp+14708
0x887C	0x00000000 ;_NFC_bmp+14712
0x8880	0x00000000 ;_NFC_bmp+14716
0x8884	0x00000000 ;_NFC_bmp+14720
0x8888	0x00000000 ;_NFC_bmp+14724
0x888C	0x00000000 ;_NFC_bmp+14728
0x8890	0x00000000 ;_NFC_bmp+14732
0x8894	0x00000000 ;_NFC_bmp+14736
0x8898	0x00000000 ;_NFC_bmp+14740
0x889C	0x00000000 ;_NFC_bmp+14744
0x88A0	0x00000000 ;_NFC_bmp+14748
0x88A4	0x00000000 ;_NFC_bmp+14752
0x88A8	0x00000000 ;_NFC_bmp+14756
0x88AC	0x00000000 ;_NFC_bmp+14760
0x88B0	0x00000000 ;_NFC_bmp+14764
0x88B4	0x00000000 ;_NFC_bmp+14768
0x88B8	0x00000000 ;_NFC_bmp+14772
0x88BC	0x00000000 ;_NFC_bmp+14776
0x88C0	0x00000000 ;_NFC_bmp+14780
0x88C4	0x00000000 ;_NFC_bmp+14784
0x88C8	0x00000000 ;_NFC_bmp+14788
0x88CC	0x00000000 ;_NFC_bmp+14792
0x88D0	0x00000000 ;_NFC_bmp+14796
0x88D4	0x00000000 ;_NFC_bmp+14800
0x88D8	0x00000000 ;_NFC_bmp+14804
0x88DC	0x00000000 ;_NFC_bmp+14808
0x88E0	0x00000000 ;_NFC_bmp+14812
0x88E4	0x00000000 ;_NFC_bmp+14816
0x88E8	0x00000000 ;_NFC_bmp+14820
0x88EC	0x00000000 ;_NFC_bmp+14824
0x88F0	0x00000000 ;_NFC_bmp+14828
0x88F4	0x00000000 ;_NFC_bmp+14832
0x88F8	0x00000000 ;_NFC_bmp+14836
0x88FC	0x00000000 ;_NFC_bmp+14840
0x8900	0x00000000 ;_NFC_bmp+14844
0x8904	0x00000000 ;_NFC_bmp+14848
0x8908	0x00000000 ;_NFC_bmp+14852
0x890C	0x00000000 ;_NFC_bmp+14856
0x8910	0x00000000 ;_NFC_bmp+14860
0x8914	0x00000000 ;_NFC_bmp+14864
0x8918	0x00000000 ;_NFC_bmp+14868
0x891C	0x00000000 ;_NFC_bmp+14872
0x8920	0x00000000 ;_NFC_bmp+14876
0x8924	0x00000000 ;_NFC_bmp+14880
0x8928	0x00000000 ;_NFC_bmp+14884
0x892C	0x00000000 ;_NFC_bmp+14888
0x8930	0x00000000 ;_NFC_bmp+14892
0x8934	0x00000000 ;_NFC_bmp+14896
0x8938	0x00000000 ;_NFC_bmp+14900
0x893C	0x00000000 ;_NFC_bmp+14904
0x8940	0x00000000 ;_NFC_bmp+14908
0x8944	0x00000000 ;_NFC_bmp+14912
0x8948	0x00000000 ;_NFC_bmp+14916
0x894C	0x00000000 ;_NFC_bmp+14920
0x8950	0x00000000 ;_NFC_bmp+14924
0x8954	0x00000000 ;_NFC_bmp+14928
0x8958	0x00000000 ;_NFC_bmp+14932
0x895C	0x00000000 ;_NFC_bmp+14936
0x8960	0x00000000 ;_NFC_bmp+14940
0x8964	0x00000000 ;_NFC_bmp+14944
0x8968	0x00000000 ;_NFC_bmp+14948
0x896C	0x00000000 ;_NFC_bmp+14952
0x8970	0x00000000 ;_NFC_bmp+14956
0x8974	0x00000000 ;_NFC_bmp+14960
0x8978	0x00000000 ;_NFC_bmp+14964
0x897C	0x00000000 ;_NFC_bmp+14968
0x8980	0x00000000 ;_NFC_bmp+14972
0x8984	0x00000000 ;_NFC_bmp+14976
0x8988	0x00000000 ;_NFC_bmp+14980
0x898C	0x00000000 ;_NFC_bmp+14984
0x8990	0x00000000 ;_NFC_bmp+14988
0x8994	0x00000000 ;_NFC_bmp+14992
0x8998	0x00000000 ;_NFC_bmp+14996
0x899C	0x00000000 ;_NFC_bmp+15000
0x89A0	0x00000000 ;_NFC_bmp+15004
0x89A4	0x00000000 ;_NFC_bmp+15008
0x89A8	0x00000000 ;_NFC_bmp+15012
0x89AC	0x00000000 ;_NFC_bmp+15016
0x89B0	0x00000000 ;_NFC_bmp+15020
0x89B4	0x00000000 ;_NFC_bmp+15024
0x89B8	0x00000000 ;_NFC_bmp+15028
0x89BC	0x00000000 ;_NFC_bmp+15032
0x89C0	0x00000000 ;_NFC_bmp+15036
0x89C4	0x00000000 ;_NFC_bmp+15040
0x89C8	0x00000000 ;_NFC_bmp+15044
0x89CC	0x00000000 ;_NFC_bmp+15048
0x89D0	0x00000000 ;_NFC_bmp+15052
0x89D4	0x00000000 ;_NFC_bmp+15056
0x89D8	0x00000000 ;_NFC_bmp+15060
0x89DC	0x00000000 ;_NFC_bmp+15064
0x89E0	0x00000000 ;_NFC_bmp+15068
0x89E4	0x00000000 ;_NFC_bmp+15072
0x89E8	0x00000000 ;_NFC_bmp+15076
0x89EC	0x00000000 ;_NFC_bmp+15080
0x89F0	0x00000000 ;_NFC_bmp+15084
0x89F4	0x00000000 ;_NFC_bmp+15088
0x89F8	0x00000000 ;_NFC_bmp+15092
0x89FC	0x00000000 ;_NFC_bmp+15096
0x8A00	0x00000000 ;_NFC_bmp+15100
0x8A04	0x00000000 ;_NFC_bmp+15104
0x8A08	0x00000000 ;_NFC_bmp+15108
0x8A0C	0x00000000 ;_NFC_bmp+15112
0x8A10	0x00000000 ;_NFC_bmp+15116
0x8A14	0x00000000 ;_NFC_bmp+15120
0x8A18	0x00000000 ;_NFC_bmp+15124
0x8A1C	0x00000000 ;_NFC_bmp+15128
0x8A20	0x00000000 ;_NFC_bmp+15132
0x8A24	0x00000000 ;_NFC_bmp+15136
0x8A28	0x00000000 ;_NFC_bmp+15140
0x8A2C	0x00000000 ;_NFC_bmp+15144
0x8A30	0x00000000 ;_NFC_bmp+15148
0x8A34	0x00000000 ;_NFC_bmp+15152
0x8A38	0x00000000 ;_NFC_bmp+15156
0x8A3C	0x00000000 ;_NFC_bmp+15160
0x8A40	0x00000000 ;_NFC_bmp+15164
0x8A44	0x00000000 ;_NFC_bmp+15168
0x8A48	0x00000000 ;_NFC_bmp+15172
0x8A4C	0x00000000 ;_NFC_bmp+15176
0x8A50	0x00000000 ;_NFC_bmp+15180
0x8A54	0x00000000 ;_NFC_bmp+15184
0x8A58	0x00000000 ;_NFC_bmp+15188
0x8A5C	0x00000000 ;_NFC_bmp+15192
0x8A60	0x00000000 ;_NFC_bmp+15196
0x8A64	0x00000000 ;_NFC_bmp+15200
0x8A68	0x00000000 ;_NFC_bmp+15204
0x8A6C	0x00000000 ;_NFC_bmp+15208
0x8A70	0x00000000 ;_NFC_bmp+15212
0x8A74	0x00000000 ;_NFC_bmp+15216
0x8A78	0x00000000 ;_NFC_bmp+15220
0x8A7C	0x00000000 ;_NFC_bmp+15224
0x8A80	0x00000000 ;_NFC_bmp+15228
0x8A84	0x00000000 ;_NFC_bmp+15232
0x8A88	0x00000000 ;_NFC_bmp+15236
0x8A8C	0x00000000 ;_NFC_bmp+15240
0x8A90	0x00000000 ;_NFC_bmp+15244
0x8A94	0x00000000 ;_NFC_bmp+15248
0x8A98	0x00000000 ;_NFC_bmp+15252
0x8A9C	0x00000000 ;_NFC_bmp+15256
0x8AA0	0x00000000 ;_NFC_bmp+15260
0x8AA4	0x00000000 ;_NFC_bmp+15264
0x8AA8	0x00000000 ;_NFC_bmp+15268
0x8AAC	0x00000000 ;_NFC_bmp+15272
0x8AB0	0x00000000 ;_NFC_bmp+15276
0x8AB4	0x00000000 ;_NFC_bmp+15280
0x8AB8	0x00000000 ;_NFC_bmp+15284
0x8ABC	0x00000000 ;_NFC_bmp+15288
0x8AC0	0x00000000 ;_NFC_bmp+15292
0x8AC4	0x00000000 ;_NFC_bmp+15296
0x8AC8	0x00000000 ;_NFC_bmp+15300
0x8ACC	0x00000000 ;_NFC_bmp+15304
0x8AD0	0x00000000 ;_NFC_bmp+15308
0x8AD4	0x00000000 ;_NFC_bmp+15312
0x8AD8	0x00000000 ;_NFC_bmp+15316
0x8ADC	0x00000000 ;_NFC_bmp+15320
0x8AE0	0x00000000 ;_NFC_bmp+15324
0x8AE4	0x00000000 ;_NFC_bmp+15328
0x8AE8	0x00000000 ;_NFC_bmp+15332
0x8AEC	0x00000000 ;_NFC_bmp+15336
0x8AF0	0x00000000 ;_NFC_bmp+15340
0x8AF4	0x00000000 ;_NFC_bmp+15344
0x8AF8	0x00000000 ;_NFC_bmp+15348
0x8AFC	0x00000000 ;_NFC_bmp+15352
0x8B00	0x00000000 ;_NFC_bmp+15356
0x8B04	0x00000000 ;_NFC_bmp+15360
0x8B08	0x00000000 ;_NFC_bmp+15364
0x8B0C	0x00000000 ;_NFC_bmp+15368
0x8B10	0x00000000 ;_NFC_bmp+15372
0x8B14	0x00000000 ;_NFC_bmp+15376
0x8B18	0x00000000 ;_NFC_bmp+15380
0x8B1C	0x00000000 ;_NFC_bmp+15384
0x8B20	0x00000000 ;_NFC_bmp+15388
0x8B24	0x00000000 ;_NFC_bmp+15392
0x8B28	0x00000000 ;_NFC_bmp+15396
0x8B2C	0x00000000 ;_NFC_bmp+15400
0x8B30	0x00000000 ;_NFC_bmp+15404
0x8B34	0x00000000 ;_NFC_bmp+15408
0x8B38	0x00000000 ;_NFC_bmp+15412
0x8B3C	0x00000000 ;_NFC_bmp+15416
0x8B40	0x00000000 ;_NFC_bmp+15420
0x8B44	0x00000000 ;_NFC_bmp+15424
0x8B48	0x00000000 ;_NFC_bmp+15428
0x8B4C	0x00000000 ;_NFC_bmp+15432
0x8B50	0x00000000 ;_NFC_bmp+15436
0x8B54	0x00000000 ;_NFC_bmp+15440
0x8B58	0x00000000 ;_NFC_bmp+15444
0x8B5C	0x00000000 ;_NFC_bmp+15448
0x8B60	0x00000000 ;_NFC_bmp+15452
0x8B64	0x00000000 ;_NFC_bmp+15456
0x8B68	0x00000000 ;_NFC_bmp+15460
0x8B6C	0x00000000 ;_NFC_bmp+15464
0x8B70	0x00000000 ;_NFC_bmp+15468
0x8B74	0x00000000 ;_NFC_bmp+15472
0x8B78	0x00000000 ;_NFC_bmp+15476
0x8B7C	0x00000000 ;_NFC_bmp+15480
0x8B80	0x00000000 ;_NFC_bmp+15484
0x8B84	0x00000000 ;_NFC_bmp+15488
0x8B88	0x00000000 ;_NFC_bmp+15492
0x8B8C	0x00000000 ;_NFC_bmp+15496
0x8B90	0x00000000 ;_NFC_bmp+15500
0x8B94	0x00000000 ;_NFC_bmp+15504
0x8B98	0x00000000 ;_NFC_bmp+15508
0x8B9C	0x00000000 ;_NFC_bmp+15512
0x8BA0	0x00000000 ;_NFC_bmp+15516
0x8BA4	0x00000000 ;_NFC_bmp+15520
0x8BA8	0x00000000 ;_NFC_bmp+15524
0x8BAC	0x00000000 ;_NFC_bmp+15528
0x8BB0	0x00000000 ;_NFC_bmp+15532
0x8BB4	0x00000000 ;_NFC_bmp+15536
0x8BB8	0x00000000 ;_NFC_bmp+15540
0x8BBC	0x00000000 ;_NFC_bmp+15544
0x8BC0	0x00000000 ;_NFC_bmp+15548
0x8BC4	0x00000000 ;_NFC_bmp+15552
0x8BC8	0x00000000 ;_NFC_bmp+15556
0x8BCC	0x00000000 ;_NFC_bmp+15560
0x8BD0	0x00000000 ;_NFC_bmp+15564
0x8BD4	0x00000000 ;_NFC_bmp+15568
0x8BD8	0x00000000 ;_NFC_bmp+15572
0x8BDC	0x00000000 ;_NFC_bmp+15576
0x8BE0	0x00000000 ;_NFC_bmp+15580
0x8BE4	0x00000000 ;_NFC_bmp+15584
0x8BE8	0x00000000 ;_NFC_bmp+15588
0x8BEC	0x00000000 ;_NFC_bmp+15592
0x8BF0	0x00000000 ;_NFC_bmp+15596
0x8BF4	0x00000000 ;_NFC_bmp+15600
0x8BF8	0x00000000 ;_NFC_bmp+15604
0x8BFC	0x00000000 ;_NFC_bmp+15608
0x8C00	0x00000000 ;_NFC_bmp+15612
0x8C04	0x00000000 ;_NFC_bmp+15616
0x8C08	0x00000000 ;_NFC_bmp+15620
0x8C0C	0x00000000 ;_NFC_bmp+15624
0x8C10	0x00000000 ;_NFC_bmp+15628
0x8C14	0x00000000 ;_NFC_bmp+15632
0x8C18	0x00000000 ;_NFC_bmp+15636
0x8C1C	0x00000000 ;_NFC_bmp+15640
0x8C20	0x00000000 ;_NFC_bmp+15644
0x8C24	0x00000000 ;_NFC_bmp+15648
0x8C28	0x00000000 ;_NFC_bmp+15652
0x8C2C	0x00000000 ;_NFC_bmp+15656
0x8C30	0x00000000 ;_NFC_bmp+15660
0x8C34	0x00000000 ;_NFC_bmp+15664
0x8C38	0x00000000 ;_NFC_bmp+15668
0x8C3C	0x00000000 ;_NFC_bmp+15672
0x8C40	0x00000000 ;_NFC_bmp+15676
0x8C44	0x00000000 ;_NFC_bmp+15680
0x8C48	0x00000000 ;_NFC_bmp+15684
0x8C4C	0x00000000 ;_NFC_bmp+15688
0x8C50	0x00000000 ;_NFC_bmp+15692
0x8C54	0x00000000 ;_NFC_bmp+15696
0x8C58	0x00000000 ;_NFC_bmp+15700
0x8C5C	0x00000000 ;_NFC_bmp+15704
0x8C60	0x00000000 ;_NFC_bmp+15708
0x8C64	0x00000000 ;_NFC_bmp+15712
0x8C68	0x00000000 ;_NFC_bmp+15716
0x8C6C	0x00000000 ;_NFC_bmp+15720
0x8C70	0x00000000 ;_NFC_bmp+15724
0x8C74	0x00000000 ;_NFC_bmp+15728
0x8C78	0x00000000 ;_NFC_bmp+15732
0x8C7C	0x00000000 ;_NFC_bmp+15736
0x8C80	0x00000000 ;_NFC_bmp+15740
0x8C84	0x00000000 ;_NFC_bmp+15744
0x8C88	0x00000000 ;_NFC_bmp+15748
0x8C8C	0x00000000 ;_NFC_bmp+15752
0x8C90	0x00000000 ;_NFC_bmp+15756
0x8C94	0x00000000 ;_NFC_bmp+15760
0x8C98	0x00000000 ;_NFC_bmp+15764
0x8C9C	0x00000000 ;_NFC_bmp+15768
0x8CA0	0x00000000 ;_NFC_bmp+15772
0x8CA4	0x00000000 ;_NFC_bmp+15776
0x8CA8	0x00000000 ;_NFC_bmp+15780
0x8CAC	0x00000000 ;_NFC_bmp+15784
0x8CB0	0x00000000 ;_NFC_bmp+15788
0x8CB4	0x00000000 ;_NFC_bmp+15792
0x8CB8	0x00000000 ;_NFC_bmp+15796
0x8CBC	0x00000000 ;_NFC_bmp+15800
0x8CC0	0x00000000 ;_NFC_bmp+15804
0x8CC4	0x00000000 ;_NFC_bmp+15808
0x8CC8	0x00000000 ;_NFC_bmp+15812
0x8CCC	0x00000000 ;_NFC_bmp+15816
0x8CD0	0x00000000 ;_NFC_bmp+15820
0x8CD4	0x00000000 ;_NFC_bmp+15824
0x8CD8	0x00000000 ;_NFC_bmp+15828
0x8CDC	0x00000000 ;_NFC_bmp+15832
0x8CE0	0x00000000 ;_NFC_bmp+15836
0x8CE4	0x00000000 ;_NFC_bmp+15840
0x8CE8	0x00000000 ;_NFC_bmp+15844
0x8CEC	0x00000000 ;_NFC_bmp+15848
0x8CF0	0x00000000 ;_NFC_bmp+15852
0x8CF4	0x00000000 ;_NFC_bmp+15856
0x8CF8	0x00000000 ;_NFC_bmp+15860
0x8CFC	0x00000000 ;_NFC_bmp+15864
0x8D00	0x00000000 ;_NFC_bmp+15868
0x8D04	0x00000000 ;_NFC_bmp+15872
0x8D08	0x00000000 ;_NFC_bmp+15876
0x8D0C	0x00000000 ;_NFC_bmp+15880
0x8D10	0x00000000 ;_NFC_bmp+15884
0x8D14	0x00000000 ;_NFC_bmp+15888
0x8D18	0x00000000 ;_NFC_bmp+15892
0x8D1C	0x00000000 ;_NFC_bmp+15896
0x8D20	0x00000000 ;_NFC_bmp+15900
0x8D24	0x00000000 ;_NFC_bmp+15904
0x8D28	0x00000000 ;_NFC_bmp+15908
0x8D2C	0x00000000 ;_NFC_bmp+15912
0x8D30	0x00000000 ;_NFC_bmp+15916
0x8D34	0x00000000 ;_NFC_bmp+15920
0x8D38	0x00000000 ;_NFC_bmp+15924
0x8D3C	0x00000000 ;_NFC_bmp+15928
0x8D40	0x00000000 ;_NFC_bmp+15932
0x8D44	0x00000000 ;_NFC_bmp+15936
0x8D48	0x00000000 ;_NFC_bmp+15940
0x8D4C	0x00000000 ;_NFC_bmp+15944
0x8D50	0x00000000 ;_NFC_bmp+15948
0x8D54	0x00000000 ;_NFC_bmp+15952
0x8D58	0x00000000 ;_NFC_bmp+15956
0x8D5C	0x00000000 ;_NFC_bmp+15960
0x8D60	0x00000000 ;_NFC_bmp+15964
0x8D64	0x00000000 ;_NFC_bmp+15968
0x8D68	0x00000000 ;_NFC_bmp+15972
0x8D6C	0x00000000 ;_NFC_bmp+15976
0x8D70	0x00000000 ;_NFC_bmp+15980
0x8D74	0x00000000 ;_NFC_bmp+15984
0x8D78	0x00000000 ;_NFC_bmp+15988
0x8D7C	0x00000000 ;_NFC_bmp+15992
0x8D80	0x00000000 ;_NFC_bmp+15996
0x8D84	0x00000000 ;_NFC_bmp+16000
0x8D88	0x00000000 ;_NFC_bmp+16004
0x8D8C	0x00000000 ;_NFC_bmp+16008
0x8D90	0x00000000 ;_NFC_bmp+16012
0x8D94	0x00000000 ;_NFC_bmp+16016
0x8D98	0x00000000 ;_NFC_bmp+16020
0x8D9C	0x00000000 ;_NFC_bmp+16024
0x8DA0	0x00000000 ;_NFC_bmp+16028
0x8DA4	0x00000000 ;_NFC_bmp+16032
0x8DA8	0x00000000 ;_NFC_bmp+16036
0x8DAC	0x00000000 ;_NFC_bmp+16040
0x8DB0	0x00000000 ;_NFC_bmp+16044
0x8DB4	0x00000000 ;_NFC_bmp+16048
0x8DB8	0x00000000 ;_NFC_bmp+16052
0x8DBC	0x00000000 ;_NFC_bmp+16056
0x8DC0	0x00000000 ;_NFC_bmp+16060
0x8DC4	0x00000000 ;_NFC_bmp+16064
0x8DC8	0x00000000 ;_NFC_bmp+16068
0x8DCC	0x00000000 ;_NFC_bmp+16072
0x8DD0	0x00000000 ;_NFC_bmp+16076
0x8DD4	0x00000000 ;_NFC_bmp+16080
0x8DD8	0x00000000 ;_NFC_bmp+16084
0x8DDC	0x00000000 ;_NFC_bmp+16088
0x8DE0	0x00000000 ;_NFC_bmp+16092
0x8DE4	0x00000000 ;_NFC_bmp+16096
0x8DE8	0x00000000 ;_NFC_bmp+16100
0x8DEC	0x00000000 ;_NFC_bmp+16104
0x8DF0	0x00000000 ;_NFC_bmp+16108
0x8DF4	0x00000000 ;_NFC_bmp+16112
0x8DF8	0x00000000 ;_NFC_bmp+16116
0x8DFC	0x00000000 ;_NFC_bmp+16120
0x8E00	0x00000000 ;_NFC_bmp+16124
0x8E04	0x00000000 ;_NFC_bmp+16128
0x8E08	0x00000000 ;_NFC_bmp+16132
0x8E0C	0x00000000 ;_NFC_bmp+16136
0x8E10	0x00000000 ;_NFC_bmp+16140
0x8E14	0x00000000 ;_NFC_bmp+16144
0x8E18	0x00000000 ;_NFC_bmp+16148
0x8E1C	0x00000000 ;_NFC_bmp+16152
0x8E20	0x00000000 ;_NFC_bmp+16156
0x8E24	0x00000000 ;_NFC_bmp+16160
0x8E28	0x00000000 ;_NFC_bmp+16164
0x8E2C	0x00000000 ;_NFC_bmp+16168
0x8E30	0x00000000 ;_NFC_bmp+16172
0x8E34	0x00000000 ;_NFC_bmp+16176
0x8E38	0x00000000 ;_NFC_bmp+16180
0x8E3C	0x00000000 ;_NFC_bmp+16184
0x8E40	0x00000000 ;_NFC_bmp+16188
0x8E44	0x00000000 ;_NFC_bmp+16192
0x8E48	0x00000000 ;_NFC_bmp+16196
0x8E4C	0x00000000 ;_NFC_bmp+16200
0x8E50	0x00000000 ;_NFC_bmp+16204
0x8E54	0x00000000 ;_NFC_bmp+16208
0x8E58	0x00000000 ;_NFC_bmp+16212
0x8E5C	0x00000000 ;_NFC_bmp+16216
0x8E60	0x00000000 ;_NFC_bmp+16220
0x8E64	0x00000000 ;_NFC_bmp+16224
0x8E68	0x00000000 ;_NFC_bmp+16228
0x8E6C	0x00000000 ;_NFC_bmp+16232
0x8E70	0x00000000 ;_NFC_bmp+16236
0x8E74	0x00000000 ;_NFC_bmp+16240
0x8E78	0x00000000 ;_NFC_bmp+16244
0x8E7C	0x00000000 ;_NFC_bmp+16248
0x8E80	0x00000000 ;_NFC_bmp+16252
0x8E84	0x00000000 ;_NFC_bmp+16256
0x8E88	0x00000000 ;_NFC_bmp+16260
0x8E8C	0x00000000 ;_NFC_bmp+16264
0x8E90	0x00000000 ;_NFC_bmp+16268
0x8E94	0x00000000 ;_NFC_bmp+16272
0x8E98	0x00000000 ;_NFC_bmp+16276
0x8E9C	0x00000000 ;_NFC_bmp+16280
0x8EA0	0x00000000 ;_NFC_bmp+16284
0x8EA4	0x00000000 ;_NFC_bmp+16288
0x8EA8	0x00000000 ;_NFC_bmp+16292
0x8EAC	0x00000000 ;_NFC_bmp+16296
0x8EB0	0x00000000 ;_NFC_bmp+16300
0x8EB4	0x00000000 ;_NFC_bmp+16304
0x8EB8	0x00000000 ;_NFC_bmp+16308
0x8EBC	0x00000000 ;_NFC_bmp+16312
0x8EC0	0x00000000 ;_NFC_bmp+16316
0x8EC4	0x00000000 ;_NFC_bmp+16320
0x8EC8	0x00000000 ;_NFC_bmp+16324
0x8ECC	0x00000000 ;_NFC_bmp+16328
0x8ED0	0x00000000 ;_NFC_bmp+16332
0x8ED4	0x00000000 ;_NFC_bmp+16336
0x8ED8	0x00000000 ;_NFC_bmp+16340
0x8EDC	0x00000000 ;_NFC_bmp+16344
0x8EE0	0x00000000 ;_NFC_bmp+16348
0x8EE4	0x00000000 ;_NFC_bmp+16352
0x8EE8	0x00000000 ;_NFC_bmp+16356
0x8EEC	0x00000000 ;_NFC_bmp+16360
0x8EF0	0x00000000 ;_NFC_bmp+16364
0x8EF4	0x00000000 ;_NFC_bmp+16368
0x8EF8	0x00000000 ;_NFC_bmp+16372
0x8EFC	0x00000000 ;_NFC_bmp+16376
0x8F00	0x00000000 ;_NFC_bmp+16380
0x8F04	0x00000000 ;_NFC_bmp+16384
0x8F08	0x00000000 ;_NFC_bmp+16388
0x8F0C	0x00000000 ;_NFC_bmp+16392
0x8F10	0x00000000 ;_NFC_bmp+16396
0x8F14	0x00000000 ;_NFC_bmp+16400
0x8F18	0x00000000 ;_NFC_bmp+16404
0x8F1C	0x00000000 ;_NFC_bmp+16408
0x8F20	0x00000000 ;_NFC_bmp+16412
0x8F24	0x00000000 ;_NFC_bmp+16416
0x8F28	0x00000000 ;_NFC_bmp+16420
0x8F2C	0x00000000 ;_NFC_bmp+16424
0x8F30	0x00000000 ;_NFC_bmp+16428
0x8F34	0x00000000 ;_NFC_bmp+16432
0x8F38	0x00000000 ;_NFC_bmp+16436
0x8F3C	0x00000000 ;_NFC_bmp+16440
0x8F40	0x00000000 ;_NFC_bmp+16444
0x8F44	0x00000000 ;_NFC_bmp+16448
0x8F48	0x00000000 ;_NFC_bmp+16452
0x8F4C	0x00000000 ;_NFC_bmp+16456
0x8F50	0x00000000 ;_NFC_bmp+16460
0x8F54	0x00000000 ;_NFC_bmp+16464
0x8F58	0x00000000 ;_NFC_bmp+16468
0x8F5C	0x00000000 ;_NFC_bmp+16472
0x8F60	0x00000000 ;_NFC_bmp+16476
0x8F64	0x00000000 ;_NFC_bmp+16480
0x8F68	0x00000000 ;_NFC_bmp+16484
0x8F6C	0x00000000 ;_NFC_bmp+16488
0x8F70	0x00000000 ;_NFC_bmp+16492
0x8F74	0x00000000 ;_NFC_bmp+16496
0x8F78	0x00000000 ;_NFC_bmp+16500
0x8F7C	0x00000000 ;_NFC_bmp+16504
0x8F80	0x00000000 ;_NFC_bmp+16508
0x8F84	0x00000000 ;_NFC_bmp+16512
0x8F88	0x00000000 ;_NFC_bmp+16516
0x8F8C	0x00000000 ;_NFC_bmp+16520
0x8F90	0x00000000 ;_NFC_bmp+16524
0x8F94	0x00000000 ;_NFC_bmp+16528
0x8F98	0x00000000 ;_NFC_bmp+16532
0x8F9C	0x00000000 ;_NFC_bmp+16536
0x8FA0	0x00000000 ;_NFC_bmp+16540
0x8FA4	0x00000000 ;_NFC_bmp+16544
0x8FA8	0x00000000 ;_NFC_bmp+16548
0x8FAC	0x00000000 ;_NFC_bmp+16552
0x8FB0	0x00000000 ;_NFC_bmp+16556
0x8FB4	0x00000000 ;_NFC_bmp+16560
0x8FB8	0x00000000 ;_NFC_bmp+16564
0x8FBC	0x00000000 ;_NFC_bmp+16568
0x8FC0	0x00000000 ;_NFC_bmp+16572
0x8FC4	0x00000000 ;_NFC_bmp+16576
0x8FC8	0x00000000 ;_NFC_bmp+16580
0x8FCC	0x00000000 ;_NFC_bmp+16584
0x8FD0	0x00000000 ;_NFC_bmp+16588
0x8FD4	0x00000000 ;_NFC_bmp+16592
0x8FD8	0x00000000 ;_NFC_bmp+16596
0x8FDC	0x00000000 ;_NFC_bmp+16600
0x8FE0	0x00000000 ;_NFC_bmp+16604
0x8FE4	0x00000000 ;_NFC_bmp+16608
0x8FE8	0x00000000 ;_NFC_bmp+16612
0x8FEC	0x00000000 ;_NFC_bmp+16616
0x8FF0	0x00000000 ;_NFC_bmp+16620
0x8FF4	0x00000000 ;_NFC_bmp+16624
0x8FF8	0x00000000 ;_NFC_bmp+16628
0x8FFC	0x00000000 ;_NFC_bmp+16632
0x9000	0x00000000 ;_NFC_bmp+16636
0x9004	0x00000000 ;_NFC_bmp+16640
0x9008	0x00000000 ;_NFC_bmp+16644
0x900C	0x00000000 ;_NFC_bmp+16648
0x9010	0x00000000 ;_NFC_bmp+16652
0x9014	0x00000000 ;_NFC_bmp+16656
0x9018	0x00000000 ;_NFC_bmp+16660
0x901C	0x00000000 ;_NFC_bmp+16664
0x9020	0x00000000 ;_NFC_bmp+16668
0x9024	0x00000000 ;_NFC_bmp+16672
0x9028	0x00000000 ;_NFC_bmp+16676
0x902C	0x00000000 ;_NFC_bmp+16680
0x9030	0x00000000 ;_NFC_bmp+16684
0x9034	0x00000000 ;_NFC_bmp+16688
0x9038	0x00000000 ;_NFC_bmp+16692
0x903C	0x00000000 ;_NFC_bmp+16696
0x9040	0x00000000 ;_NFC_bmp+16700
0x9044	0x00000000 ;_NFC_bmp+16704
0x9048	0x00000000 ;_NFC_bmp+16708
0x904C	0x00000000 ;_NFC_bmp+16712
0x9050	0x00000000 ;_NFC_bmp+16716
0x9054	0x00000000 ;_NFC_bmp+16720
0x9058	0x00000000 ;_NFC_bmp+16724
0x905C	0x00000000 ;_NFC_bmp+16728
0x9060	0x00000000 ;_NFC_bmp+16732
0x9064	0x00000000 ;_NFC_bmp+16736
0x9068	0x00000000 ;_NFC_bmp+16740
0x906C	0x00000000 ;_NFC_bmp+16744
0x9070	0x00000000 ;_NFC_bmp+16748
0x9074	0x00000000 ;_NFC_bmp+16752
0x9078	0x00000000 ;_NFC_bmp+16756
0x907C	0x00000000 ;_NFC_bmp+16760
0x9080	0x00000000 ;_NFC_bmp+16764
0x9084	0x00000000 ;_NFC_bmp+16768
0x9088	0x00000000 ;_NFC_bmp+16772
0x908C	0x00000000 ;_NFC_bmp+16776
0x9090	0x00000000 ;_NFC_bmp+16780
0x9094	0x00000000 ;_NFC_bmp+16784
0x9098	0x00000000 ;_NFC_bmp+16788
0x909C	0x00000000 ;_NFC_bmp+16792
0x90A0	0x00000000 ;_NFC_bmp+16796
0x90A4	0x00000000 ;_NFC_bmp+16800
0x90A8	0x00000000 ;_NFC_bmp+16804
0x90AC	0x00000000 ;_NFC_bmp+16808
0x90B0	0x00000000 ;_NFC_bmp+16812
0x90B4	0x00000000 ;_NFC_bmp+16816
0x90B8	0x00000000 ;_NFC_bmp+16820
0x90BC	0x00000000 ;_NFC_bmp+16824
0x90C0	0x00000000 ;_NFC_bmp+16828
0x90C4	0x00000000 ;_NFC_bmp+16832
0x90C8	0x00000000 ;_NFC_bmp+16836
0x90CC	0x00000000 ;_NFC_bmp+16840
0x90D0	0x00000000 ;_NFC_bmp+16844
0x90D4	0x00000000 ;_NFC_bmp+16848
0x90D8	0x00000000 ;_NFC_bmp+16852
0x90DC	0x00000000 ;_NFC_bmp+16856
0x90E0	0x00000000 ;_NFC_bmp+16860
0x90E4	0x00000000 ;_NFC_bmp+16864
0x90E8	0x00000000 ;_NFC_bmp+16868
0x90EC	0x00000000 ;_NFC_bmp+16872
0x90F0	0x00000000 ;_NFC_bmp+16876
0x90F4	0x00000000 ;_NFC_bmp+16880
0x90F8	0x00000000 ;_NFC_bmp+16884
0x90FC	0x00000000 ;_NFC_bmp+16888
0x9100	0x00000000 ;_NFC_bmp+16892
0x9104	0x00000000 ;_NFC_bmp+16896
0x9108	0x00000000 ;_NFC_bmp+16900
0x910C	0x00000000 ;_NFC_bmp+16904
0x9110	0x00000000 ;_NFC_bmp+16908
0x9114	0x00000000 ;_NFC_bmp+16912
0x9118	0x00000000 ;_NFC_bmp+16916
0x911C	0x00000000 ;_NFC_bmp+16920
0x9120	0x00000000 ;_NFC_bmp+16924
0x9124	0x00000000 ;_NFC_bmp+16928
0x9128	0x00000000 ;_NFC_bmp+16932
0x912C	0x00000000 ;_NFC_bmp+16936
0x9130	0x00000000 ;_NFC_bmp+16940
0x9134	0x00000000 ;_NFC_bmp+16944
0x9138	0x00000000 ;_NFC_bmp+16948
0x913C	0x00000000 ;_NFC_bmp+16952
0x9140	0x00000000 ;_NFC_bmp+16956
0x9144	0x00000000 ;_NFC_bmp+16960
0x9148	0x00000000 ;_NFC_bmp+16964
0x914C	0x00000000 ;_NFC_bmp+16968
0x9150	0x00000000 ;_NFC_bmp+16972
0x9154	0x00000000 ;_NFC_bmp+16976
0x9158	0x00000000 ;_NFC_bmp+16980
0x915C	0x00000000 ;_NFC_bmp+16984
0x9160	0x00000000 ;_NFC_bmp+16988
0x9164	0x00000000 ;_NFC_bmp+16992
0x9168	0x00000000 ;_NFC_bmp+16996
0x916C	0x00000000 ;_NFC_bmp+17000
0x9170	0x00000000 ;_NFC_bmp+17004
0x9174	0x00000000 ;_NFC_bmp+17008
0x9178	0x00000000 ;_NFC_bmp+17012
0x917C	0x00000000 ;_NFC_bmp+17016
0x9180	0x00000000 ;_NFC_bmp+17020
0x9184	0x00000000 ;_NFC_bmp+17024
0x9188	0x00000000 ;_NFC_bmp+17028
0x918C	0x00000000 ;_NFC_bmp+17032
0x9190	0x00000000 ;_NFC_bmp+17036
0x9194	0x00000000 ;_NFC_bmp+17040
0x9198	0x00000000 ;_NFC_bmp+17044
0x919C	0x00000000 ;_NFC_bmp+17048
0x91A0	0x00000000 ;_NFC_bmp+17052
0x91A4	0x00000000 ;_NFC_bmp+17056
0x91A8	0x00000000 ;_NFC_bmp+17060
0x91AC	0x00000000 ;_NFC_bmp+17064
0x91B0	0x00000000 ;_NFC_bmp+17068
0x91B4	0x00000000 ;_NFC_bmp+17072
0x91B8	0x00000000 ;_NFC_bmp+17076
0x91BC	0x00000000 ;_NFC_bmp+17080
0x91C0	0x00000000 ;_NFC_bmp+17084
0x91C4	0x00000000 ;_NFC_bmp+17088
0x91C8	0x00000000 ;_NFC_bmp+17092
0x91CC	0x00000000 ;_NFC_bmp+17096
0x91D0	0x00000000 ;_NFC_bmp+17100
0x91D4	0x00000000 ;_NFC_bmp+17104
0x91D8	0x00000000 ;_NFC_bmp+17108
0x91DC	0x00000000 ;_NFC_bmp+17112
0x91E0	0x00000000 ;_NFC_bmp+17116
0x91E4	0x00000000 ;_NFC_bmp+17120
0x91E8	0x00000000 ;_NFC_bmp+17124
0x91EC	0x00000000 ;_NFC_bmp+17128
0x91F0	0x00000000 ;_NFC_bmp+17132
0x91F4	0x00000000 ;_NFC_bmp+17136
0x91F8	0x00000000 ;_NFC_bmp+17140
0x91FC	0x00000000 ;_NFC_bmp+17144
0x9200	0x00000000 ;_NFC_bmp+17148
0x9204	0x00000000 ;_NFC_bmp+17152
0x9208	0x00000000 ;_NFC_bmp+17156
0x920C	0x00000000 ;_NFC_bmp+17160
0x9210	0x00000000 ;_NFC_bmp+17164
0x9214	0x00000000 ;_NFC_bmp+17168
0x9218	0x00000000 ;_NFC_bmp+17172
0x921C	0x00000000 ;_NFC_bmp+17176
0x9220	0x00000000 ;_NFC_bmp+17180
0x9224	0x00000000 ;_NFC_bmp+17184
0x9228	0x00000000 ;_NFC_bmp+17188
0x922C	0x00000000 ;_NFC_bmp+17192
0x9230	0x00000000 ;_NFC_bmp+17196
0x9234	0x00000000 ;_NFC_bmp+17200
0x9238	0x00000000 ;_NFC_bmp+17204
0x923C	0x00000000 ;_NFC_bmp+17208
0x9240	0x00000000 ;_NFC_bmp+17212
0x9244	0x00000000 ;_NFC_bmp+17216
0x9248	0x00000000 ;_NFC_bmp+17220
0x924C	0x00000000 ;_NFC_bmp+17224
0x9250	0x00000000 ;_NFC_bmp+17228
0x9254	0x00000000 ;_NFC_bmp+17232
0x9258	0x00000000 ;_NFC_bmp+17236
0x925C	0x00000000 ;_NFC_bmp+17240
0x9260	0x00000000 ;_NFC_bmp+17244
0x9264	0x00000000 ;_NFC_bmp+17248
0x9268	0x00000000 ;_NFC_bmp+17252
0x926C	0x00000000 ;_NFC_bmp+17256
0x9270	0x00000000 ;_NFC_bmp+17260
0x9274	0x00000000 ;_NFC_bmp+17264
0x9278	0x00000000 ;_NFC_bmp+17268
0x927C	0x00000000 ;_NFC_bmp+17272
0x9280	0x00000000 ;_NFC_bmp+17276
0x9284	0x00000000 ;_NFC_bmp+17280
0x9288	0x00000000 ;_NFC_bmp+17284
0x928C	0x00000000 ;_NFC_bmp+17288
0x9290	0x00000000 ;_NFC_bmp+17292
0x9294	0x00000000 ;_NFC_bmp+17296
0x9298	0x00000000 ;_NFC_bmp+17300
0x929C	0x00000000 ;_NFC_bmp+17304
0x92A0	0x00000000 ;_NFC_bmp+17308
0x92A4	0x00000000 ;_NFC_bmp+17312
0x92A8	0x00000000 ;_NFC_bmp+17316
0x92AC	0x00000000 ;_NFC_bmp+17320
0x92B0	0x00000000 ;_NFC_bmp+17324
0x92B4	0x00000000 ;_NFC_bmp+17328
0x92B8	0x00000000 ;_NFC_bmp+17332
0x92BC	0x00000000 ;_NFC_bmp+17336
0x92C0	0x00000000 ;_NFC_bmp+17340
0x92C4	0x00000000 ;_NFC_bmp+17344
0x92C8	0x00000000 ;_NFC_bmp+17348
0x92CC	0x00000000 ;_NFC_bmp+17352
0x92D0	0x00000000 ;_NFC_bmp+17356
0x92D4	0x00000000 ;_NFC_bmp+17360
0x92D8	0x00000000 ;_NFC_bmp+17364
0x92DC	0x00000000 ;_NFC_bmp+17368
0x92E0	0x00000000 ;_NFC_bmp+17372
0x92E4	0x00000000 ;_NFC_bmp+17376
0x92E8	0x00000000 ;_NFC_bmp+17380
0x92EC	0x00000000 ;_NFC_bmp+17384
0x92F0	0x00000000 ;_NFC_bmp+17388
0x92F4	0x00000000 ;_NFC_bmp+17392
0x92F8	0x00000000 ;_NFC_bmp+17396
0x92FC	0x00000000 ;_NFC_bmp+17400
0x9300	0x00000000 ;_NFC_bmp+17404
0x9304	0x00000000 ;_NFC_bmp+17408
0x9308	0x00000000 ;_NFC_bmp+17412
0x930C	0x00000000 ;_NFC_bmp+17416
0x9310	0x00000000 ;_NFC_bmp+17420
0x9314	0x00000000 ;_NFC_bmp+17424
0x9318	0x00000000 ;_NFC_bmp+17428
0x931C	0x00000000 ;_NFC_bmp+17432
0x9320	0x00000000 ;_NFC_bmp+17436
0x9324	0x00000000 ;_NFC_bmp+17440
0x9328	0x00000000 ;_NFC_bmp+17444
0x932C	0x00000000 ;_NFC_bmp+17448
0x9330	0x00000000 ;_NFC_bmp+17452
0x9334	0x00000000 ;_NFC_bmp+17456
0x9338	0x00000000 ;_NFC_bmp+17460
0x933C	0x00000000 ;_NFC_bmp+17464
0x9340	0x00000000 ;_NFC_bmp+17468
0x9344	0x00000000 ;_NFC_bmp+17472
0x9348	0x00000000 ;_NFC_bmp+17476
0x934C	0x00000000 ;_NFC_bmp+17480
0x9350	0x00000000 ;_NFC_bmp+17484
0x9354	0x00000000 ;_NFC_bmp+17488
0x9358	0x00000000 ;_NFC_bmp+17492
0x935C	0x00000000 ;_NFC_bmp+17496
0x9360	0x00000000 ;_NFC_bmp+17500
0x9364	0x00000000 ;_NFC_bmp+17504
0x9368	0x00000000 ;_NFC_bmp+17508
0x936C	0x00000000 ;_NFC_bmp+17512
0x9370	0x00000000 ;_NFC_bmp+17516
0x9374	0x00000000 ;_NFC_bmp+17520
0x9378	0x00000000 ;_NFC_bmp+17524
0x937C	0x00000000 ;_NFC_bmp+17528
0x9380	0x00000000 ;_NFC_bmp+17532
0x9384	0x00000000 ;_NFC_bmp+17536
0x9388	0x00000000 ;_NFC_bmp+17540
0x938C	0x00000000 ;_NFC_bmp+17544
0x9390	0x00000000 ;_NFC_bmp+17548
0x9394	0x00000000 ;_NFC_bmp+17552
0x9398	0x00000000 ;_NFC_bmp+17556
0x939C	0x00000000 ;_NFC_bmp+17560
0x93A0	0x00000000 ;_NFC_bmp+17564
0x93A4	0x00000000 ;_NFC_bmp+17568
0x93A8	0x00000000 ;_NFC_bmp+17572
0x93AC	0x00000000 ;_NFC_bmp+17576
0x93B0	0x00000000 ;_NFC_bmp+17580
0x93B4	0x00000000 ;_NFC_bmp+17584
0x93B8	0x00000000 ;_NFC_bmp+17588
0x93BC	0x00000000 ;_NFC_bmp+17592
0x93C0	0x00000000 ;_NFC_bmp+17596
0x93C4	0x00000000 ;_NFC_bmp+17600
0x93C8	0x00000000 ;_NFC_bmp+17604
0x93CC	0x00000000 ;_NFC_bmp+17608
0x93D0	0x00000000 ;_NFC_bmp+17612
0x93D4	0x00000000 ;_NFC_bmp+17616
0x93D8	0x00000000 ;_NFC_bmp+17620
0x93DC	0x00000000 ;_NFC_bmp+17624
0x93E0	0x00000000 ;_NFC_bmp+17628
0x93E4	0x00000000 ;_NFC_bmp+17632
0x93E8	0x00000000 ;_NFC_bmp+17636
0x93EC	0x00000000 ;_NFC_bmp+17640
0x93F0	0x00000000 ;_NFC_bmp+17644
0x93F4	0x00000000 ;_NFC_bmp+17648
0x93F8	0x00000000 ;_NFC_bmp+17652
0x93FC	0x00000000 ;_NFC_bmp+17656
0x9400	0x00000000 ;_NFC_bmp+17660
0x9404	0x00000000 ;_NFC_bmp+17664
0x9408	0x00000000 ;_NFC_bmp+17668
0x940C	0x00000000 ;_NFC_bmp+17672
0x9410	0x00000000 ;_NFC_bmp+17676
0x9414	0x00000000 ;_NFC_bmp+17680
0x9418	0x00000000 ;_NFC_bmp+17684
0x941C	0x00000000 ;_NFC_bmp+17688
0x9420	0x00000000 ;_NFC_bmp+17692
0x9424	0x00000000 ;_NFC_bmp+17696
0x9428	0x00000000 ;_NFC_bmp+17700
0x942C	0x00000000 ;_NFC_bmp+17704
0x9430	0x00000000 ;_NFC_bmp+17708
0x9434	0x00000000 ;_NFC_bmp+17712
0x9438	0x00000000 ;_NFC_bmp+17716
0x943C	0x00000000 ;_NFC_bmp+17720
0x9440	0x00000000 ;_NFC_bmp+17724
0x9444	0x00000000 ;_NFC_bmp+17728
0x9448	0x00000000 ;_NFC_bmp+17732
0x944C	0x00000000 ;_NFC_bmp+17736
0x9450	0x00000000 ;_NFC_bmp+17740
0x9454	0x00000000 ;_NFC_bmp+17744
0x9458	0x00000000 ;_NFC_bmp+17748
0x945C	0x00000000 ;_NFC_bmp+17752
0x9460	0x00000000 ;_NFC_bmp+17756
0x9464	0x00000000 ;_NFC_bmp+17760
0x9468	0x00000000 ;_NFC_bmp+17764
0x946C	0x00000000 ;_NFC_bmp+17768
0x9470	0x00000000 ;_NFC_bmp+17772
0x9474	0x00000000 ;_NFC_bmp+17776
0x9478	0x00000000 ;_NFC_bmp+17780
0x947C	0x00000000 ;_NFC_bmp+17784
0x9480	0x00000000 ;_NFC_bmp+17788
0x9484	0x00000000 ;_NFC_bmp+17792
0x9488	0x00000000 ;_NFC_bmp+17796
0x948C	0x00000000 ;_NFC_bmp+17800
0x9490	0x00000000 ;_NFC_bmp+17804
0x9494	0x00000000 ;_NFC_bmp+17808
0x9498	0x00000000 ;_NFC_bmp+17812
0x949C	0x00000000 ;_NFC_bmp+17816
0x94A0	0x00000000 ;_NFC_bmp+17820
0x94A4	0x00000000 ;_NFC_bmp+17824
0x94A8	0x00000000 ;_NFC_bmp+17828
0x94AC	0x00000000 ;_NFC_bmp+17832
0x94B0	0x00000000 ;_NFC_bmp+17836
0x94B4	0x00000000 ;_NFC_bmp+17840
0x94B8	0x00000000 ;_NFC_bmp+17844
0x94BC	0x00000000 ;_NFC_bmp+17848
0x94C0	0x00000000 ;_NFC_bmp+17852
0x94C4	0x00000000 ;_NFC_bmp+17856
0x94C8	0x00000000 ;_NFC_bmp+17860
0x94CC	0x00000000 ;_NFC_bmp+17864
0x94D0	0x00000000 ;_NFC_bmp+17868
0x94D4	0x00000000 ;_NFC_bmp+17872
0x94D8	0x00000000 ;_NFC_bmp+17876
0x94DC	0x00000000 ;_NFC_bmp+17880
0x94E0	0x00000000 ;_NFC_bmp+17884
0x94E4	0x00000000 ;_NFC_bmp+17888
0x94E8	0x00000000 ;_NFC_bmp+17892
0x94EC	0x00000000 ;_NFC_bmp+17896
0x94F0	0x00000000 ;_NFC_bmp+17900
0x94F4	0x00000000 ;_NFC_bmp+17904
0x94F8	0x00000000 ;_NFC_bmp+17908
0x94FC	0x00000000 ;_NFC_bmp+17912
0x9500	0x00000000 ;_NFC_bmp+17916
0x9504	0x00000000 ;_NFC_bmp+17920
0x9508	0x00000000 ;_NFC_bmp+17924
0x950C	0x00000000 ;_NFC_bmp+17928
0x9510	0x00000000 ;_NFC_bmp+17932
0x9514	0x00000000 ;_NFC_bmp+17936
0x9518	0x00000000 ;_NFC_bmp+17940
0x951C	0x00000000 ;_NFC_bmp+17944
0x9520	0x00000000 ;_NFC_bmp+17948
0x9524	0x00000000 ;_NFC_bmp+17952
0x9528	0x00000000 ;_NFC_bmp+17956
0x952C	0x00000000 ;_NFC_bmp+17960
0x9530	0x00000000 ;_NFC_bmp+17964
0x9534	0x00000000 ;_NFC_bmp+17968
0x9538	0x00000000 ;_NFC_bmp+17972
0x953C	0x00000000 ;_NFC_bmp+17976
0x9540	0x00000000 ;_NFC_bmp+17980
0x9544	0x00000000 ;_NFC_bmp+17984
0x9548	0x00000000 ;_NFC_bmp+17988
0x954C	0x00000000 ;_NFC_bmp+17992
0x9550	0x00000000 ;_NFC_bmp+17996
0x9554	0x00000000 ;_NFC_bmp+18000
0x9558	0x00000000 ;_NFC_bmp+18004
0x955C	0x00000000 ;_NFC_bmp+18008
0x9560	0x00000000 ;_NFC_bmp+18012
0x9564	0x00000000 ;_NFC_bmp+18016
0x9568	0x00000000 ;_NFC_bmp+18020
0x956C	0x00000000 ;_NFC_bmp+18024
0x9570	0x00000000 ;_NFC_bmp+18028
0x9574	0x00000000 ;_NFC_bmp+18032
0x9578	0x00000000 ;_NFC_bmp+18036
0x957C	0x00000000 ;_NFC_bmp+18040
0x9580	0x00000000 ;_NFC_bmp+18044
0x9584	0x00000000 ;_NFC_bmp+18048
0x9588	0x00000000 ;_NFC_bmp+18052
0x958C	0x00000000 ;_NFC_bmp+18056
0x9590	0x00000000 ;_NFC_bmp+18060
0x9594	0x00000000 ;_NFC_bmp+18064
0x9598	0x00000000 ;_NFC_bmp+18068
0x959C	0x00000000 ;_NFC_bmp+18072
0x95A0	0x00000000 ;_NFC_bmp+18076
0x95A4	0x00000000 ;_NFC_bmp+18080
0x95A8	0x00000000 ;_NFC_bmp+18084
0x95AC	0x00000000 ;_NFC_bmp+18088
0x95B0	0x00000000 ;_NFC_bmp+18092
0x95B4	0x00000000 ;_NFC_bmp+18096
0x95B8	0x00000000 ;_NFC_bmp+18100
0x95BC	0x00000000 ;_NFC_bmp+18104
0x95C0	0x00000000 ;_NFC_bmp+18108
0x95C4	0x00000000 ;_NFC_bmp+18112
0x95C8	0x00000000 ;_NFC_bmp+18116
0x95CC	0x00000000 ;_NFC_bmp+18120
0x95D0	0x00000000 ;_NFC_bmp+18124
0x95D4	0x00000000 ;_NFC_bmp+18128
0x95D8	0x00000000 ;_NFC_bmp+18132
0x95DC	0x00000000 ;_NFC_bmp+18136
0x95E0	0x00000000 ;_NFC_bmp+18140
0x95E4	0x00000000 ;_NFC_bmp+18144
0x95E8	0x00000000 ;_NFC_bmp+18148
0x95EC	0x00000000 ;_NFC_bmp+18152
0x95F0	0x00000000 ;_NFC_bmp+18156
0x95F4	0x00000000 ;_NFC_bmp+18160
0x95F8	0x00000000 ;_NFC_bmp+18164
0x95FC	0x00000000 ;_NFC_bmp+18168
0x9600	0x00000000 ;_NFC_bmp+18172
0x9604	0x00000000 ;_NFC_bmp+18176
0x9608	0x00000000 ;_NFC_bmp+18180
0x960C	0x00000000 ;_NFC_bmp+18184
0x9610	0x00000000 ;_NFC_bmp+18188
0x9614	0x00000000 ;_NFC_bmp+18192
0x9618	0x00000000 ;_NFC_bmp+18196
0x961C	0x00000000 ;_NFC_bmp+18200
0x9620	0x00000000 ;_NFC_bmp+18204
0x9624	0x00000000 ;_NFC_bmp+18208
0x9628	0x00000000 ;_NFC_bmp+18212
0x962C	0x00000000 ;_NFC_bmp+18216
0x9630	0x00000000 ;_NFC_bmp+18220
0x9634	0x00000000 ;_NFC_bmp+18224
0x9638	0x00000000 ;_NFC_bmp+18228
0x963C	0x00000000 ;_NFC_bmp+18232
0x9640	0x00000000 ;_NFC_bmp+18236
0x9644	0x00000000 ;_NFC_bmp+18240
0x9648	0x00000000 ;_NFC_bmp+18244
0x964C	0x00000000 ;_NFC_bmp+18248
0x9650	0x00000000 ;_NFC_bmp+18252
0x9654	0x00000000 ;_NFC_bmp+18256
0x9658	0x00000000 ;_NFC_bmp+18260
0x965C	0x00000000 ;_NFC_bmp+18264
0x9660	0x00000000 ;_NFC_bmp+18268
0x9664	0x00000000 ;_NFC_bmp+18272
0x9668	0x00000000 ;_NFC_bmp+18276
0x966C	0x00000000 ;_NFC_bmp+18280
0x9670	0x00000000 ;_NFC_bmp+18284
0x9674	0x00000000 ;_NFC_bmp+18288
0x9678	0x00000000 ;_NFC_bmp+18292
0x967C	0x00000000 ;_NFC_bmp+18296
0x9680	0x00000000 ;_NFC_bmp+18300
0x9684	0x00000000 ;_NFC_bmp+18304
0x9688	0x00000000 ;_NFC_bmp+18308
0x968C	0x00000000 ;_NFC_bmp+18312
0x9690	0x00000000 ;_NFC_bmp+18316
0x9694	0x00000000 ;_NFC_bmp+18320
0x9698	0x00000000 ;_NFC_bmp+18324
0x969C	0x00000000 ;_NFC_bmp+18328
0x96A0	0x00000000 ;_NFC_bmp+18332
0x96A4	0x00000000 ;_NFC_bmp+18336
0x96A8	0x00000000 ;_NFC_bmp+18340
0x96AC	0x00000000 ;_NFC_bmp+18344
0x96B0	0x00000000 ;_NFC_bmp+18348
0x96B4	0x00000000 ;_NFC_bmp+18352
0x96B8	0x00000000 ;_NFC_bmp+18356
0x96BC	0x00000000 ;_NFC_bmp+18360
0x96C0	0x00000000 ;_NFC_bmp+18364
0x96C4	0x00000000 ;_NFC_bmp+18368
0x96C8	0x00000000 ;_NFC_bmp+18372
0x96CC	0x00000000 ;_NFC_bmp+18376
0x96D0	0x00000000 ;_NFC_bmp+18380
0x96D4	0x00000000 ;_NFC_bmp+18384
0x96D8	0x00000000 ;_NFC_bmp+18388
0x96DC	0x00000000 ;_NFC_bmp+18392
0x96E0	0x00000000 ;_NFC_bmp+18396
0x96E4	0x00000000 ;_NFC_bmp+18400
0x96E8	0x00000000 ;_NFC_bmp+18404
0x96EC	0x00000000 ;_NFC_bmp+18408
0x96F0	0x00000000 ;_NFC_bmp+18412
0x96F4	0x00000000 ;_NFC_bmp+18416
0x96F8	0x00000000 ;_NFC_bmp+18420
0x96FC	0x00000000 ;_NFC_bmp+18424
0x9700	0x00000000 ;_NFC_bmp+18428
0x9704	0x00000000 ;_NFC_bmp+18432
0x9708	0x0000 ;_NFC_bmp+18436
; end of _NFC_bmp
;,0 :: _initBlock_5 [1692]
; Containing: guiFont_Tahoma_8_Regular [1679]
;             ?ICS?lstr15_HEXIWEAR_NFC_Click [13]
0x970A	0x00200000 ;_initBlock_5+0 : guiFont_Tahoma_8_Regular at 0x970A
0x970E	0x100D007F ;_initBlock_5+4
0x9712	0x00018803 ;_initBlock_5+8
0x9716	0x00019502 ;_initBlock_5+12
0x971A	0x0001A203 ;_initBlock_5+16
0x971E	0x0001AF07 ;_initBlock_5+20
0x9722	0x0001BC05 ;_initBlock_5+24
0x9726	0x0001C90A ;_initBlock_5+28
0x972A	0x0001E307 ;_initBlock_5+32
0x972E	0x0001F001 ;_initBlock_5+36
0x9732	0x0001FD03 ;_initBlock_5+40
0x9736	0x00020A03 ;_initBlock_5+44
0x973A	0x00021705 ;_initBlock_5+48
0x973E	0x00022407 ;_initBlock_5+52
0x9742	0x00023102 ;_initBlock_5+56
0x9746	0x00023E03 ;_initBlock_5+60
0x974A	0x00024B02 ;_initBlock_5+64
0x974E	0x00025803 ;_initBlock_5+68
0x9752	0x00026505 ;_initBlock_5+72
0x9756	0x00027204 ;_initBlock_5+76
0x975A	0x00027F05 ;_initBlock_5+80
0x975E	0x00028C05 ;_initBlock_5+84
0x9762	0x00029905 ;_initBlock_5+88
0x9766	0x0002A605 ;_initBlock_5+92
0x976A	0x0002B305 ;_initBlock_5+96
0x976E	0x0002C005 ;_initBlock_5+100
0x9772	0x0002CD05 ;_initBlock_5+104
0x9776	0x0002DA05 ;_initBlock_5+108
0x977A	0x0002E702 ;_initBlock_5+112
0x977E	0x0002F402 ;_initBlock_5+116
0x9782	0x00030107 ;_initBlock_5+120
0x9786	0x00030E07 ;_initBlock_5+124
0x978A	0x00031B07 ;_initBlock_5+128
0x978E	0x00032804 ;_initBlock_5+132
0x9792	0x00033509 ;_initBlock_5+136
0x9796	0x00034F06 ;_initBlock_5+140
0x979A	0x00035C05 ;_initBlock_5+144
0x979E	0x00036906 ;_initBlock_5+148
0x97A2	0x00037606 ;_initBlock_5+152
0x97A6	0x00038305 ;_initBlock_5+156
0x97AA	0x00039005 ;_initBlock_5+160
0x97AE	0x00039D06 ;_initBlock_5+164
0x97B2	0x0003AA06 ;_initBlock_5+168
0x97B6	0x0003B703 ;_initBlock_5+172
0x97BA	0x0003C404 ;_initBlock_5+176
0x97BE	0x0003D105 ;_initBlock_5+180
0x97C2	0x0003DE04 ;_initBlock_5+184
0x97C6	0x0003EB07 ;_initBlock_5+188
0x97CA	0x0003F806 ;_initBlock_5+192
0x97CE	0x00040507 ;_initBlock_5+196
0x97D2	0x00041205 ;_initBlock_5+200
0x97D6	0x00041F07 ;_initBlock_5+204
0x97DA	0x00042C06 ;_initBlock_5+208
0x97DE	0x00043905 ;_initBlock_5+212
0x97E2	0x00044605 ;_initBlock_5+216
0x97E6	0x00045306 ;_initBlock_5+220
0x97EA	0x00046005 ;_initBlock_5+224
0x97EE	0x00046D09 ;_initBlock_5+228
0x97F2	0x00048705 ;_initBlock_5+232
0x97F6	0x00049405 ;_initBlock_5+236
0x97FA	0x0004A105 ;_initBlock_5+240
0x97FE	0x0004AE03 ;_initBlock_5+244
0x9802	0x0004BB03 ;_initBlock_5+248
0x9806	0x0004C803 ;_initBlock_5+252
0x980A	0x0004D507 ;_initBlock_5+256
0x980E	0x0004E206 ;_initBlock_5+260
0x9812	0x0004EF03 ;_initBlock_5+264
0x9816	0x0004FC05 ;_initBlock_5+268
0x981A	0x00050905 ;_initBlock_5+272
0x981E	0x00051604 ;_initBlock_5+276
0x9822	0x00052305 ;_initBlock_5+280
0x9826	0x00053005 ;_initBlock_5+284
0x982A	0x00053D03 ;_initBlock_5+288
0x982E	0x00054A05 ;_initBlock_5+292
0x9832	0x00055705 ;_initBlock_5+296
0x9836	0x00056401 ;_initBlock_5+300
0x983A	0x00057102 ;_initBlock_5+304
0x983E	0x00057E05 ;_initBlock_5+308
0x9842	0x00058B01 ;_initBlock_5+312
0x9846	0x00059807 ;_initBlock_5+316
0x984A	0x0005A505 ;_initBlock_5+320
0x984E	0x0005B205 ;_initBlock_5+324
0x9852	0x0005BF05 ;_initBlock_5+328
0x9856	0x0005CC05 ;_initBlock_5+332
0x985A	0x0005D903 ;_initBlock_5+336
0x985E	0x0005E604 ;_initBlock_5+340
0x9862	0x0005F303 ;_initBlock_5+344
0x9866	0x00060005 ;_initBlock_5+348
0x986A	0x00060D05 ;_initBlock_5+352
0x986E	0x00061A07 ;_initBlock_5+356
0x9872	0x00062705 ;_initBlock_5+360
0x9876	0x00063405 ;_initBlock_5+364
0x987A	0x00064104 ;_initBlock_5+368
0x987E	0x00064E04 ;_initBlock_5+372
0x9882	0x00065B02 ;_initBlock_5+376
0x9886	0x00066804 ;_initBlock_5+380
0x988A	0x00067507 ;_initBlock_5+384
0x988E	0x00068203 ;_initBlock_5+388
0x9892	0x00000000 ;_initBlock_5+392
0x9896	0x00000000 ;_initBlock_5+396
0x989A	0x00000000 ;_initBlock_5+400
0x989E	0x00000000 ;_initBlock_5+404
0x98A2	0x02020202 ;_initBlock_5+408
0x98A6	0x02000202 ;_initBlock_5+412
0x98AA	0x00000000 ;_initBlock_5+416
0x98AE	0x00050505 ;_initBlock_5+420
0x98B2	0x00000000 ;_initBlock_5+424
0x98B6	0x00000000 ;_initBlock_5+428
0x98BA	0x28280000 ;_initBlock_5+432
0x98BE	0x3F14147E ;_initBlock_5+436
0x98C2	0x00000A0A ;_initBlock_5+440
0x98C6	0x04040000 ;_initBlock_5+444
0x98CA	0x0E05051E ;_initBlock_5+448
0x98CE	0x040F1414 ;_initBlock_5+452
0x98D2	0x00000004 ;_initBlock_5+456
0x98D6	0x46000000 ;_initBlock_5+460
0x98DA	0x29004900 ;_initBlock_5+464
0x98DE	0x90002600 ;_initBlock_5+468
0x98E2	0x48025001 ;_initBlock_5+472
0x98E6	0x00018802 ;_initBlock_5+476
0x98EA	0x00000000 ;_initBlock_5+480
0x98EE	0x09060000 ;_initBlock_5+484
0x98F2	0x11292609 ;_initBlock_5+488
0x98F6	0x00004E31 ;_initBlock_5+492
0x98FA	0x01010000 ;_initBlock_5+496
0x98FE	0x00000001 ;_initBlock_5+500
0x9902	0x00000000 ;_initBlock_5+504
0x9906	0x04000000 ;_initBlock_5+508
0x990A	0x01010202 ;_initBlock_5+512
0x990E	0x02010101 ;_initBlock_5+516
0x9912	0x00000402 ;_initBlock_5+520
0x9916	0x04020201 ;_initBlock_5+524
0x991A	0x04040404 ;_initBlock_5+528
0x991E	0x00010202 ;_initBlock_5+532
0x9922	0x0E150400 ;_initBlock_5+536
0x9926	0x00000415 ;_initBlock_5+540
0x992A	0x00000000 ;_initBlock_5+544
0x992E	0x00000000 ;_initBlock_5+548
0x9932	0x7F080808 ;_initBlock_5+552
0x9936	0x00080808 ;_initBlock_5+556
0x993A	0x00000000 ;_initBlock_5+560
0x993E	0x00000000 ;_initBlock_5+564
0x9942	0x02020000 ;_initBlock_5+568
0x9946	0x00000102 ;_initBlock_5+572
0x994A	0x00000000 ;_initBlock_5+576
0x994E	0x00000700 ;_initBlock_5+580
0x9952	0x00000000 ;_initBlock_5+584
0x9956	0x00000000 ;_initBlock_5+588
0x995A	0x00000000 ;_initBlock_5+592
0x995E	0x00000202 ;_initBlock_5+596
0x9962	0x04040000 ;_initBlock_5+600
0x9966	0x02020204 ;_initBlock_5+604
0x996A	0x01010202 ;_initBlock_5+608
0x996E	0x00000001 ;_initBlock_5+612
0x9972	0x1111110E ;_initBlock_5+616
0x9976	0x0E111111 ;_initBlock_5+620
0x997A	0x00000000 ;_initBlock_5+624
0x997E	0x04060400 ;_initBlock_5+628
0x9982	0x04040404 ;_initBlock_5+632
0x9986	0x0000000E ;_initBlock_5+636
0x998A	0x110E0000 ;_initBlock_5+640
0x998E	0x02040810 ;_initBlock_5+644
0x9992	0x00001F01 ;_initBlock_5+648
0x9996	0x0E000000 ;_initBlock_5+652
0x999A	0x100C1011 ;_initBlock_5+656
0x999E	0x000E1110 ;_initBlock_5+660
0x99A2	0x00000000 ;_initBlock_5+664
0x99A6	0x090A0C08 ;_initBlock_5+668
0x99AA	0x0808081F ;_initBlock_5+672
0x99AE	0x00000000 ;_initBlock_5+676
0x99B2	0x01011F00 ;_initBlock_5+680
0x99B6	0x1110100F ;_initBlock_5+684
0x99BA	0x0000000E ;_initBlock_5+688
0x99BE	0x020C0000 ;_initBlock_5+692
0x99C2	0x11110F01 ;_initBlock_5+696
0x99C6	0x00000E11 ;_initBlock_5+700
0x99CA	0x1F000000 ;_initBlock_5+704
0x99CE	0x04080810 ;_initBlock_5+708
0x99D2	0x00020204 ;_initBlock_5+712
0x99D6	0x00000000 ;_initBlock_5+716
0x99DA	0x0E11110E ;_initBlock_5+720
0x99DE	0x0E111111 ;_initBlock_5+724
0x99E2	0x00000000 ;_initBlock_5+728
0x99E6	0x11110E00 ;_initBlock_5+732
0x99EA	0x08101E11 ;_initBlock_5+736
0x99EE	0x00000006 ;_initBlock_5+740
0x99F2	0x00000000 ;_initBlock_5+744
0x99F6	0x00000202 ;_initBlock_5+748
0x99FA	0x00000202 ;_initBlock_5+752
0x99FE	0x00000000 ;_initBlock_5+756
0x9A02	0x00020200 ;_initBlock_5+760
0x9A06	0x02020200 ;_initBlock_5+764
0x9A0A	0x00000001 ;_initBlock_5+768
0x9A0E	0x0C304000 ;_initBlock_5+772
0x9A12	0x40300C02 ;_initBlock_5+776
0x9A16	0x00000000 ;_initBlock_5+780
0x9A1A	0x00000000 ;_initBlock_5+784
0x9A1E	0x007F007F ;_initBlock_5+788
0x9A22	0x00000000 ;_initBlock_5+792
0x9A26	0x02000000 ;_initBlock_5+796
0x9A2A	0x3040300C ;_initBlock_5+800
0x9A2E	0x0000020C ;_initBlock_5+804
0x9A32	0x07000000 ;_initBlock_5+808
0x9A36	0x02040808 ;_initBlock_5+812
0x9A3A	0x00020002 ;_initBlock_5+816
0x9A3E	0x00000000 ;_initBlock_5+820
0x9A42	0x7C000000 ;_initBlock_5+824
0x9A46	0x39008200 ;_initBlock_5+828
0x9A4A	0x25012501 ;_initBlock_5+832
0x9A4E	0xF9012501 ;_initBlock_5+836
0x9A52	0x3C000200 ;_initBlock_5+840
0x9A56	0x00000000 ;_initBlock_5+844
0x9A5A	0x0C0C0000 ;_initBlock_5+848
0x9A5E	0x3F121212 ;_initBlock_5+852
0x9A62	0x00002121 ;_initBlock_5+856
0x9A66	0x0F000000 ;_initBlock_5+860
0x9A6A	0x110F1111 ;_initBlock_5+864
0x9A6E	0x000F1111 ;_initBlock_5+868
0x9A72	0x00000000 ;_initBlock_5+872
0x9A76	0x0101023C ;_initBlock_5+876
0x9A7A	0x3C020101 ;_initBlock_5+880
0x9A7E	0x00000000 ;_initBlock_5+884
0x9A82	0x21110F00 ;_initBlock_5+888
0x9A86	0x11212121 ;_initBlock_5+892
0x9A8A	0x0000000F ;_initBlock_5+896
0x9A8E	0x011F0000 ;_initBlock_5+900
0x9A92	0x01010F01 ;_initBlock_5+904
0x9A96	0x00001F01 ;_initBlock_5+908
0x9A9A	0x1F000000 ;_initBlock_5+912
0x9A9E	0x011F0101 ;_initBlock_5+916
0x9AA2	0x00010101 ;_initBlock_5+920
0x9AA6	0x00000000 ;_initBlock_5+924
0x9AAA	0x0101023C ;_initBlock_5+928
0x9AAE	0x3C222139 ;_initBlock_5+932
0x9AB2	0x00000000 ;_initBlock_5+936
0x9AB6	0x21212100 ;_initBlock_5+940
0x9ABA	0x2121213F ;_initBlock_5+944
0x9ABE	0x00000021 ;_initBlock_5+948
0x9AC2	0x02070000 ;_initBlock_5+952
0x9AC6	0x02020202 ;_initBlock_5+956
0x9ACA	0x00000702 ;_initBlock_5+960
0x9ACE	0x0E000000 ;_initBlock_5+964
0x9AD2	0x08080808 ;_initBlock_5+968
0x9AD6	0x00070808 ;_initBlock_5+972
0x9ADA	0x00000000 ;_initBlock_5+976
0x9ADE	0x03050911 ;_initBlock_5+980
0x9AE2	0x11090503 ;_initBlock_5+984
0x9AE6	0x00000000 ;_initBlock_5+988
0x9AEA	0x01010100 ;_initBlock_5+992
0x9AEE	0x01010101 ;_initBlock_5+996
0x9AF2	0x0000000F ;_initBlock_5+1000
0x9AF6	0x63630000 ;_initBlock_5+1004
0x9AFA	0x49495555 ;_initBlock_5+1008
0x9AFE	0x00004141 ;_initBlock_5+1012
0x9B02	0x23000000 ;_initBlock_5+1016
0x9B06	0x29252523 ;_initBlock_5+1020
0x9B0A	0x00313129 ;_initBlock_5+1024
0x9B0E	0x00000000 ;_initBlock_5+1028
0x9B12	0x4141221C ;_initBlock_5+1032
0x9B16	0x1C224141 ;_initBlock_5+1036
0x9B1A	0x00000000 ;_initBlock_5+1040
0x9B1E	0x11110F00 ;_initBlock_5+1044
0x9B22	0x01010F11 ;_initBlock_5+1048
0x9B26	0x00000001 ;_initBlock_5+1052
0x9B2A	0x221C0000 ;_initBlock_5+1056
0x9B2E	0x41414141 ;_initBlock_5+1060
0x9B32	0x60101C22 ;_initBlock_5+1064
0x9B36	0x0F000000 ;_initBlock_5+1068
0x9B3A	0x0F111111 ;_initBlock_5+1072
0x9B3E	0x00211109 ;_initBlock_5+1076
0x9B42	0x00000000 ;_initBlock_5+1080
0x9B46	0x0E01011E ;_initBlock_5+1084
0x9B4A	0x0F101010 ;_initBlock_5+1088
0x9B4E	0x00000000 ;_initBlock_5+1092
0x9B52	0x04041F00 ;_initBlock_5+1096
0x9B56	0x04040404 ;_initBlock_5+1100
0x9B5A	0x00000004 ;_initBlock_5+1104
0x9B5E	0x21210000 ;_initBlock_5+1108
0x9B62	0x21212121 ;_initBlock_5+1112
0x9B66	0x00001E21 ;_initBlock_5+1116
0x9B6A	0x11000000 ;_initBlock_5+1120
0x9B6E	0x0A0A1111 ;_initBlock_5+1124
0x9B72	0x0004040A ;_initBlock_5+1128
0x9B76	0x00000000 ;_initBlock_5+1132
0x9B7A	0x11000000 ;_initBlock_5+1136
0x9B7E	0x11011101 ;_initBlock_5+1140
0x9B82	0xAA00AA01 ;_initBlock_5+1144
0x9B86	0x4400AA00 ;_initBlock_5+1148
0x9B8A	0x00004400 ;_initBlock_5+1152
0x9B8E	0x00000000 ;_initBlock_5+1156
0x9B92	0x11110000 ;_initBlock_5+1160
0x9B96	0x0A04040A ;_initBlock_5+1164
0x9B9A	0x00001111 ;_initBlock_5+1168
0x9B9E	0x11000000 ;_initBlock_5+1172
0x9BA2	0x040A0A11 ;_initBlock_5+1176
0x9BA6	0x00040404 ;_initBlock_5+1180
0x9BAA	0x00000000 ;_initBlock_5+1184
0x9BAE	0x0408101F ;_initBlock_5+1188
0x9BB2	0x1F010204 ;_initBlock_5+1192
0x9BB6	0x00000000 ;_initBlock_5+1196
0x9BBA	0x01010107 ;_initBlock_5+1200
0x9BBE	0x01010101 ;_initBlock_5+1204
0x9BC2	0x00070101 ;_initBlock_5+1208
0x9BC6	0x01010100 ;_initBlock_5+1212
0x9BCA	0x02020202 ;_initBlock_5+1216
0x9BCE	0x04040402 ;_initBlock_5+1220
0x9BD2	0x04070000 ;_initBlock_5+1224
0x9BD6	0x04040404 ;_initBlock_5+1228
0x9BDA	0x04040404 ;_initBlock_5+1232
0x9BDE	0x00000007 ;_initBlock_5+1236
0x9BE2	0x41221408 ;_initBlock_5+1240
0x9BE6	0x00000000 ;_initBlock_5+1244
0x9BEA	0x00000000 ;_initBlock_5+1248
0x9BEE	0x00000000 ;_initBlock_5+1252
0x9BF2	0x00000000 ;_initBlock_5+1256
0x9BF6	0x003F0000 ;_initBlock_5+1260
0x9BFA	0x00040200 ;_initBlock_5+1264
0x9BFE	0x00000000 ;_initBlock_5+1268
0x9C02	0x00000000 ;_initBlock_5+1272
0x9C06	0x00000000 ;_initBlock_5+1276
0x9C0A	0x1E100E00 ;_initBlock_5+1280
0x9C0E	0x001E1111 ;_initBlock_5+1284
0x9C12	0x01000000 ;_initBlock_5+1288
0x9C16	0x110F0101 ;_initBlock_5+1292
0x9C1A	0x0F111111 ;_initBlock_5+1296
0x9C1E	0x00000000 ;_initBlock_5+1300
0x9C22	0x0E000000 ;_initBlock_5+1304
0x9C26	0x01010101 ;_initBlock_5+1308
0x9C2A	0x0000000E ;_initBlock_5+1312
0x9C2E	0x10101000 ;_initBlock_5+1316
0x9C32	0x1111111E ;_initBlock_5+1320
0x9C36	0x00001E11 ;_initBlock_5+1324
0x9C3A	0x00000000 ;_initBlock_5+1328
0x9C3E	0x1F110E00 ;_initBlock_5+1332
0x9C42	0x000E1101 ;_initBlock_5+1336
0x9C46	0x06000000 ;_initBlock_5+1340
0x9C4A	0x01070101 ;_initBlock_5+1344
0x9C4E	0x01010101 ;_initBlock_5+1348
0x9C52	0x00000000 ;_initBlock_5+1352
0x9C56	0x1E000000 ;_initBlock_5+1356
0x9C5A	0x11111111 ;_initBlock_5+1360
0x9C5E	0x000E101E ;_initBlock_5+1364
0x9C62	0x01010100 ;_initBlock_5+1368
0x9C66	0x1111110F ;_initBlock_5+1372
0x9C6A	0x00001111 ;_initBlock_5+1376
0x9C6E	0x01000000 ;_initBlock_5+1380
0x9C72	0x01010100 ;_initBlock_5+1384
0x9C76	0x00010101 ;_initBlock_5+1388
0x9C7A	0x00000000 ;_initBlock_5+1392
0x9C7E	0x02030002 ;_initBlock_5+1396
0x9C82	0x02020202 ;_initBlock_5+1400
0x9C86	0x00000102 ;_initBlock_5+1404
0x9C8A	0x09010101 ;_initBlock_5+1408
0x9C8E	0x09050305 ;_initBlock_5+1412
0x9C92	0x00000011 ;_initBlock_5+1416
0x9C96	0x01010100 ;_initBlock_5+1420
0x9C9A	0x01010101 ;_initBlock_5+1424
0x9C9E	0x00000101 ;_initBlock_5+1428
0x9CA2	0x00000000 ;_initBlock_5+1432
0x9CA6	0x49493700 ;_initBlock_5+1436
0x9CAA	0x00494949 ;_initBlock_5+1440
0x9CAE	0x00000000 ;_initBlock_5+1444
0x9CB2	0x110F0000 ;_initBlock_5+1448
0x9CB6	0x11111111 ;_initBlock_5+1452
0x9CBA	0x00000000 ;_initBlock_5+1456
0x9CBE	0x0E000000 ;_initBlock_5+1460
0x9CC2	0x11111111 ;_initBlock_5+1464
0x9CC6	0x0000000E ;_initBlock_5+1468
0x9CCA	0x00000000 ;_initBlock_5+1472
0x9CCE	0x1111110F ;_initBlock_5+1476
0x9CD2	0x01010F11 ;_initBlock_5+1480
0x9CD6	0x00000000 ;_initBlock_5+1484
0x9CDA	0x11111E00 ;_initBlock_5+1488
0x9CDE	0x101E1111 ;_initBlock_5+1492
0x9CE2	0x00000010 ;_initBlock_5+1496
0x9CE6	0x03050000 ;_initBlock_5+1500
0x9CEA	0x01010101 ;_initBlock_5+1504
0x9CEE	0x00000000 ;_initBlock_5+1508
0x9CF2	0x0E000000 ;_initBlock_5+1512
0x9CF6	0x080C0301 ;_initBlock_5+1516
0x9CFA	0x00000007 ;_initBlock_5+1520
0x9CFE	0x01010000 ;_initBlock_5+1524
0x9D02	0x01010107 ;_initBlock_5+1528
0x9D06	0x00000601 ;_initBlock_5+1532
0x9D0A	0x00000000 ;_initBlock_5+1536
0x9D0E	0x11111100 ;_initBlock_5+1540
0x9D12	0x001E1111 ;_initBlock_5+1544
0x9D16	0x00000000 ;_initBlock_5+1548
0x9D1A	0x11110000 ;_initBlock_5+1552
0x9D1E	0x04040A0A ;_initBlock_5+1556
0x9D22	0x00000000 ;_initBlock_5+1560
0x9D26	0x49000000 ;_initBlock_5+1564
0x9D2A	0x22555549 ;_initBlock_5+1568
0x9D2E	0x00000022 ;_initBlock_5+1572
0x9D32	0x00000000 ;_initBlock_5+1576
0x9D36	0x04040A11 ;_initBlock_5+1580
0x9D3A	0x0000110A ;_initBlock_5+1584
0x9D3E	0x00000000 ;_initBlock_5+1588
0x9D42	0x0A111100 ;_initBlock_5+1592
0x9D46	0x0204040A ;_initBlock_5+1596
0x9D4A	0x00000002 ;_initBlock_5+1600
0x9D4E	0x080F0000 ;_initBlock_5+1604
0x9D52	0x0F010204 ;_initBlock_5+1608
0x9D56	0x00000000 ;_initBlock_5+1612
0x9D5A	0x04040408 ;_initBlock_5+1616
0x9D5E	0x04040304 ;_initBlock_5+1620
0x9D62	0x00080404 ;_initBlock_5+1624
0x9D66	0x02020200 ;_initBlock_5+1628
0x9D6A	0x02020202 ;_initBlock_5+1632
0x9D6E	0x02020202 ;_initBlock_5+1636
0x9D72	0x02010000 ;_initBlock_5+1640
0x9D76	0x0C020202 ;_initBlock_5+1644
0x9D7A	0x02020202 ;_initBlock_5+1648
0x9D7E	0x00000001 ;_initBlock_5+1652
0x9D82	0x46000000 ;_initBlock_5+1656
0x9D86	0x00003149 ;_initBlock_5+1660
0x9D8A	0x00000000 ;_initBlock_5+1664
0x9D8E	0x05050700 ;_initBlock_5+1668
0x9D92	0x05050505 ;_initBlock_5+1672
0x9D96	0x54000007 ;_initBlock_5+1676 : ?ICS?lstr15_HEXIWEAR_NFC_Click at 0x9D99
0x9D9A	0x20747865 ;_initBlock_5+1680
0x9D9E	0x6F636572 ;_initBlock_5+1684
0x9DA2	0x003A6472 ;_initBlock_5+1688
; end of _initBlock_5
;HEXIWEAR_NFC_Click.c,0 :: ?ICS?lstr17_HEXIWEAR_NFC_Click [12]
0x9DA6	0x20495255 ;?ICS?lstr17_HEXIWEAR_NFC_Click+0
0x9DAA	0x6F636572 ;?ICS?lstr17_HEXIWEAR_NFC_Click+4
0x9DAE	0x003A6472 ;?ICS?lstr17_HEXIWEAR_NFC_Click+8
; end of ?ICS?lstr17_HEXIWEAR_NFC_Click
;HEXIWEAR_NFC_Click.c,0 :: ?ICS?lstr18_HEXIWEAR_NFC_Click [12]
0x9DB2	0x75736E55 ;?ICS?lstr18_HEXIWEAR_NFC_Click+0
0x9DB6	0x726F7070 ;?ICS?lstr18_HEXIWEAR_NFC_Click+4
0x9DBA	0x00646574 ;?ICS?lstr18_HEXIWEAR_NFC_Click+8
; end of ?ICS?lstr18_HEXIWEAR_NFC_Click
;HEXIWEAR_NFC_Click.c,0 :: ?ICS?lstr35_HEXIWEAR_NFC_Click [12]
0x9DBE	0x4146494D ;?ICS?lstr35_HEXIWEAR_NFC_Click+0
0x9DC2	0x63204552 ;?ICS?lstr35_HEXIWEAR_NFC_Click+4
0x9DC6	0x00647261 ;?ICS?lstr35_HEXIWEAR_NFC_Click+8
; end of ?ICS?lstr35_HEXIWEAR_NFC_Click
;HEXIWEAR_NFC_Click.c,0 :: ?ICS?lstr38_HEXIWEAR_NFC_Click [10]
0x9DCA	0x65746544 ;?ICS?lstr38_HEXIWEAR_NFC_Click+0
0x9DCE	0x64657463 ;?ICS?lstr38_HEXIWEAR_NFC_Click+4
0x9DD2	0x003A ;?ICS?lstr38_HEXIWEAR_NFC_Click+8
; end of ?ICS?lstr38_HEXIWEAR_NFC_Click
;HEXIWEAR_NFC_Click.c,0 :: ?ICS?lstr39_HEXIWEAR_NFC_Click [12]
0x9DD4	0x6E6B6E55 ;?ICS?lstr39_HEXIWEAR_NFC_Click+0
0x9DD8	0x206E776F ;?ICS?lstr39_HEXIWEAR_NFC_Click+4
0x9DDC	0x00766564 ;?ICS?lstr39_HEXIWEAR_NFC_Click+8
; end of ?ICS?lstr39_HEXIWEAR_NFC_Click
;HEXIWEAR_NFC_Click.c,0 :: ?ICS_discovery_technologies [8]
0x9DE0	0x05020100 ;?ICS_discovery_technologies+0
0x9DE4	0x85838280 ;?ICS_discovery_technologies+4
; end of ?ICS_discovery_technologies
;HEXIWEAR_NFC_Click.c,0 :: ?ICS?lstr40_HEXIWEAR_NFC_Click [16]
0x9DE8	0x74696157 ;?ICS?lstr40_HEXIWEAR_NFC_Click+0
0x9DEC	0x726F6620 ;?ICS?lstr40_HEXIWEAR_NFC_Click+4
0x9DF0	0x76656420 ;?ICS?lstr40_HEXIWEAR_NFC_Click+8
0x9DF4	0x00656369 ;?ICS?lstr40_HEXIWEAR_NFC_Click+12
; end of ?ICS?lstr40_HEXIWEAR_NFC_Click
;HEXIWEAR_NFC_Click.c,0 :: ?ICS?lstr30_HEXIWEAR_NFC_Click [16]
0x9DF8	0x72617453 ;?ICS?lstr30_HEXIWEAR_NFC_Click+0
0x9DFC	0x65542074 ;?ICS?lstr30_HEXIWEAR_NFC_Click+4
0x9E00	0x4C207473 ;?ICS?lstr30_HEXIWEAR_NFC_Click+8
0x9E04	0x00706F6F ;?ICS?lstr30_HEXIWEAR_NFC_Click+12
; end of ?ICS?lstr30_HEXIWEAR_NFC_Click
;,0 :: _initBlock_14 [14]
; Containing: ?ICS?lstr31_HEXIWEAR_NFC_Click [7]
;             ?ICS?lstr32_HEXIWEAR_NFC_Click [7]
0x9E08	0x6F727245 ;_initBlock_14+0 : ?ICS?lstr31_HEXIWEAR_NFC_Click at 0x9E08
0x9E0C	0x45002172 ;_initBlock_14+4 : ?ICS?lstr32_HEXIWEAR_NFC_Click at 0x9E0F
0x9E10	0x726F7272 ;_initBlock_14+8
0x9E14	0x0021 ;_initBlock_14+12
; end of _initBlock_14
;,0 :: _initBlock_15 [16]
; Containing: ?ICS?lstr33_HEXIWEAR_NFC_Click [7]
;             ?ICS?lstr34_HEXIWEAR_NFC_Click [9]
0x9E16	0x6F727245 ;_initBlock_15+0 : ?ICS?lstr33_HEXIWEAR_NFC_Click at 0x9E16
0x9E1A	0x53002172 ;_initBlock_15+4 : ?ICS?lstr34_HEXIWEAR_NFC_Click at 0x9E1D
0x9E1E	0x65636375 ;_initBlock_15+8
0x9E22	0x00217373 ;_initBlock_15+12
; end of _initBlock_15
;HEXIWEAR_NFC_Click.c,0 :: ?ICS?lstr41_HEXIWEAR_NFC_Click [16]
0x9E26	0x74696157 ;?ICS?lstr41_HEXIWEAR_NFC_Click+0
0x9E2A	0x726F6620 ;?ICS?lstr41_HEXIWEAR_NFC_Click+4
0x9E2E	0x76656420 ;?ICS?lstr41_HEXIWEAR_NFC_Click+8
0x9E32	0x00656369 ;?ICS?lstr41_HEXIWEAR_NFC_Click+12
; end of ?ICS?lstr41_HEXIWEAR_NFC_Click
;,0 :: _initBlock_17 [46]
; Containing: ?ICS?lstr3_nfc [15]
;             ?ICS?lstr4_nfc [16]
;             ?ICS?lstr5_nfc [15]
0x9E36	0x65736552 ;_initBlock_17+0 : ?ICS?lstr3_nfc at 0x9E36
0x9E3A	0x6E612074 ;_initBlock_17+4
0x9E3E	0x6E492064 ;_initBlock_17+8
0x9E42	0x53007469 ;_initBlock_17+12 : ?ICS?lstr4_nfc at 0x9E45
0x9E46	0x74726174 ;_initBlock_17+16
0x9E4A	0x73655420 ;_initBlock_17+20
0x9E4E	0x6F4D2074 ;_initBlock_17+24
0x9E52	0x44006564 ;_initBlock_17+28 : ?ICS?lstr5_nfc at 0x9E55
0x9E56	0x62617369 ;_initBlock_17+32
0x9E5A	0x74532065 ;_initBlock_17+36
0x9E5E	0x62646E61 ;_initBlock_17+40
0x9E62	0x0079 ;_initBlock_17+44
; end of _initBlock_17
;nfc.c,0 :: ?ICS?lstr6_nfc [12]
0x9E64	0x6E617453 ;?ICS?lstr6_nfc+0
0x9E68	0x20796264 ;?ICS?lstr6_nfc+4
0x9E6C	0x0046464F ;?ICS?lstr6_nfc+8
; end of ?ICS?lstr6_nfc
;,0 :: _initBlock_19 [40]
; Containing: ?ICS?lstr7_nfc [13]
;             ?ICS?lstr8_nfc [14]
;             ?ICS?lstr9_nfc [13]
0x9E70	0x74736554 ;_initBlock_19+0 : ?ICS?lstr7_nfc at 0x9E70
0x9E74	0x746E4120 ;_initBlock_19+4
0x9E78	0x616E6E65 ;_initBlock_19+8
0x9E7C	0x61745300 ;_initBlock_19+12 : ?ICS?lstr8_nfc at 0x9E7D
0x9E80	0x54207472 ;_initBlock_19+16
0x9E84	0x69747365 ;_initBlock_19+20
0x9E88	0x5400676E ;_initBlock_19+24 : ?ICS?lstr9_nfc at 0x9E8B
0x9E8C	0x20747365 ;_initBlock_19+28
0x9E90	0x63637553 ;_initBlock_19+32
0x9E94	0x00737365 ;_initBlock_19+36
; end of _initBlock_19
;nfc.c,0 :: ?ICS?lstr10_nfc [10]
0x9E98	0x74736554 ;?ICS?lstr10_nfc+0
0x9E9C	0x69614620 ;?ICS?lstr10_nfc+4
0x9EA0	0x006C ;?ICS?lstr10_nfc+8
; end of ?ICS?lstr10_nfc
;nfc.c,0 :: ?ICS?lstr11_nfc [16]
0x9EA2	0x63736944 ;?ICS?lstr11_nfc+0
0x9EA6	0x7265766F ;?ICS?lstr11_nfc+4
0x9EAA	0x74532079 ;?ICS?lstr11_nfc+8
0x9EAE	0x00747261 ;?ICS?lstr11_nfc+12
; end of ?ICS?lstr11_nfc
;nfc.c,0 :: ?ICS_answer [258]
0x9EB2	0x00000000 ;?ICS_answer+0
0x9EB6	0x00000000 ;?ICS_answer+4
0x9EBA	0x00000000 ;?ICS_answer+8
0x9EBE	0x00000000 ;?ICS_answer+12
0x9EC2	0x00000000 ;?ICS_answer+16
0x9EC6	0x00000000 ;?ICS_answer+20
0x9ECA	0x00000000 ;?ICS_answer+24
0x9ECE	0x00000000 ;?ICS_answer+28
0x9ED2	0x00000000 ;?ICS_answer+32
0x9ED6	0x00000000 ;?ICS_answer+36
0x9EDA	0x00000000 ;?ICS_answer+40
0x9EDE	0x00000000 ;?ICS_answer+44
0x9EE2	0x00000000 ;?ICS_answer+48
0x9EE6	0x00000000 ;?ICS_answer+52
0x9EEA	0x00000000 ;?ICS_answer+56
0x9EEE	0x00000000 ;?ICS_answer+60
0x9EF2	0x00000000 ;?ICS_answer+64
0x9EF6	0x00000000 ;?ICS_answer+68
0x9EFA	0x00000000 ;?ICS_answer+72
0x9EFE	0x00000000 ;?ICS_answer+76
0x9F02	0x00000000 ;?ICS_answer+80
0x9F06	0x00000000 ;?ICS_answer+84
0x9F0A	0x00000000 ;?ICS_answer+88
0x9F0E	0x00000000 ;?ICS_answer+92
0x9F12	0x00000000 ;?ICS_answer+96
0x9F16	0x00000000 ;?ICS_answer+100
0x9F1A	0x00000000 ;?ICS_answer+104
0x9F1E	0x00000000 ;?ICS_answer+108
0x9F22	0x00000000 ;?ICS_answer+112
0x9F26	0x00000000 ;?ICS_answer+116
0x9F2A	0x00000000 ;?ICS_answer+120
0x9F2E	0x00000000 ;?ICS_answer+124
0x9F32	0x00000000 ;?ICS_answer+128
0x9F36	0x00000000 ;?ICS_answer+132
0x9F3A	0x00000000 ;?ICS_answer+136
0x9F3E	0x00000000 ;?ICS_answer+140
0x9F42	0x00000000 ;?ICS_answer+144
0x9F46	0x00000000 ;?ICS_answer+148
0x9F4A	0x00000000 ;?ICS_answer+152
0x9F4E	0x00000000 ;?ICS_answer+156
0x9F52	0x00000000 ;?ICS_answer+160
0x9F56	0x00000000 ;?ICS_answer+164
0x9F5A	0x00000000 ;?ICS_answer+168
0x9F5E	0x00000000 ;?ICS_answer+172
0x9F62	0x00000000 ;?ICS_answer+176
0x9F66	0x00000000 ;?ICS_answer+180
0x9F6A	0x00000000 ;?ICS_answer+184
0x9F6E	0x00000000 ;?ICS_answer+188
0x9F72	0x00000000 ;?ICS_answer+192
0x9F76	0x00000000 ;?ICS_answer+196
0x9F7A	0x00000000 ;?ICS_answer+200
0x9F7E	0x00000000 ;?ICS_answer+204
0x9F82	0x00000000 ;?ICS_answer+208
0x9F86	0x00000000 ;?ICS_answer+212
0x9F8A	0x00000000 ;?ICS_answer+216
0x9F8E	0x00000000 ;?ICS_answer+220
0x9F92	0x00000000 ;?ICS_answer+224
0x9F96	0x00000000 ;?ICS_answer+228
0x9F9A	0x00000000 ;?ICS_answer+232
0x9F9E	0x00000000 ;?ICS_answer+236
0x9FA2	0x00000000 ;?ICS_answer+240
0x9FA6	0x00000000 ;?ICS_answer+244
0x9FAA	0x00000000 ;?ICS_answer+248
0x9FAE	0x00000000 ;?ICS_answer+252
0x9FB2	0x0000 ;?ICS_answer+256
; end of ?ICS_answer
;,0 :: _initBlock_23 [4]
; Containing: ?ICSOLED_driver_FontInitialized [1]
;             ?ICSP2P_NDEF_ndef_record_size [2]
;             ?ICSP2P_NDEF_e_p2p_snep_client_state [1]
0x9FB4	0x01000000 ;_initBlock_23+0 : ?ICSOLED_driver_FontInitialized at 0x9FB4 : ?ICSP2P_NDEF_ndef_record_size at 0x9FB5 : ?ICSP2P_NDEF_e_p2p_snep_client_state at 0x9FB7
; end of _initBlock_23
;,0 :: _initBlock_24 [12]
; Containing: ?ICSRW_NDEF_T1T_e_rw_ndef_t1t_state [1]
;             ?ICSP2P_NDEF_p_p2p_ndef_push_cb [4]
;             ?ICSP2P_NDEF_p_p2p_ndef_pull_cb [4]
;             ?ICSP2P_NDEF_p2p_snep_client_delay_count [2]
;             ?ICSRW_NDEF_T2T_e_rw_ndef_t2t_state [1]
0x9FB8	0x00000000 ;_initBlock_24+0 : ?ICSRW_NDEF_T1T_e_rw_ndef_t1t_state at 0x9FB8 : ?ICSP2P_NDEF_p_p2p_ndef_push_cb at 0x9FB9
0x9FBC	0x00000000 ;_initBlock_24+4 : ?ICSP2P_NDEF_p_p2p_ndef_pull_cb at 0x9FBD
0x9FC0	0x00000100 ;_initBlock_24+8 : ?ICSP2P_NDEF_p2p_snep_client_delay_count at 0x9FC1 : ?ICSRW_NDEF_T2T_e_rw_ndef_t2t_state at 0x9FC3
; end of _initBlock_24
;,0 :: _initBlock_25 [22]
; Containing: ?ICSRW_NDEF_T3T_e_rw_ndef_t3t_state [1]
;             ?ICSRW_NDEF_p_read_fct [4]
;             ?ICSRW_NDEF_T3T_T3T_CHECK [16]
;             ?ICSRW_NDEF_T4T_e_rw_ndef_t4t_state [1]
0x9FC4	0x00000000 ;_initBlock_25+0 : ?ICSRW_NDEF_T3T_e_rw_ndef_t3t_state at 0x9FC4 : ?ICSRW_NDEF_p_read_fct at 0x9FC5
0x9FC8	0x00061000 ;_initBlock_25+4 : ?ICSRW_NDEF_T3T_T3T_CHECK at 0x9FC9
0x9FCC	0x00000000 ;_initBlock_25+8
0x9FD0	0x01000000 ;_initBlock_25+12
0x9FD4	0x8001000B ;_initBlock_25+16
0x9FD8	0x0000 ;_initBlock_25+20 : ?ICSRW_NDEF_T4T_e_rw_ndef_t4t_state at 0x9FD9
; end of _initBlock_25
;__Lib_Sprinti.c,0 :: ?ICS?lstr1___Lib_Sprinti [16]
0x9FDA	0x2D6E6F6E ;?ICS?lstr1___Lib_Sprinti+0
0x9FDE	0x676E6F6C ;?ICS?lstr1___Lib_Sprinti+4
0x9FE2	0x69727020 ;?ICS?lstr1___Lib_Sprinti+8
0x9FE6	0x0066746E ;?ICS?lstr1___Lib_Sprinti+12
; end of ?ICS?lstr1___Lib_Sprinti
;,0 :: _initBlock_27 [22]
; Containing: ?ICS?lstr2___Lib_Sprinti [17]
;             ?ICS?lstr3___Lib_Sprinti [5]
0x9FEA	0x2D6E6F6E ;_initBlock_27+0 : ?ICS?lstr2___Lib_Sprinti at 0x9FEA
0x9FEE	0x616F6C66 ;_initBlock_27+4
0x9FF2	0x72702074 ;_initBlock_27+8
0x9FF6	0x66746E69 ;_initBlock_27+12
0x9FFA	0x6C756E00 ;_initBlock_27+16 : ?ICS?lstr3___Lib_Sprinti at 0x9FFB
0x9FFE	0x006C ;_initBlock_27+20
; end of _initBlock_27
;nfc.c,0 :: ?ICSnfc_p2p_mode_cmd_L2 [256]
0xA000	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+0
0xA004	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+4
0xA008	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+8
0xA00C	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+12
0xA010	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+16
0xA014	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+20
0xA018	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+24
0xA01C	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+28
0xA020	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+32
0xA024	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+36
0xA028	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+40
0xA02C	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+44
0xA030	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+48
0xA034	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+52
0xA038	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+56
0xA03C	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+60
0xA040	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+64
0xA044	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+68
0xA048	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+72
0xA04C	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+76
0xA050	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+80
0xA054	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+84
0xA058	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+88
0xA05C	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+92
0xA060	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+96
0xA064	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+100
0xA068	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+104
0xA06C	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+108
0xA070	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+112
0xA074	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+116
0xA078	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+120
0xA07C	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+124
0xA080	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+128
0xA084	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+132
0xA088	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+136
0xA08C	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+140
0xA090	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+144
0xA094	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+148
0xA098	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+152
0xA09C	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+156
0xA0A0	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+160
0xA0A4	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+164
0xA0A8	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+168
0xA0AC	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+172
0xA0B0	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+176
0xA0B4	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+180
0xA0B8	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+184
0xA0BC	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+188
0xA0C0	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+192
0xA0C4	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+196
0xA0C8	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+200
0xA0CC	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+204
0xA0D0	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+208
0xA0D4	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+212
0xA0D8	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+216
0xA0DC	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+220
0xA0E0	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+224
0xA0E4	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+228
0xA0E8	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+232
0xA0EC	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+236
0xA0F0	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+240
0xA0F4	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+244
0xA0F8	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+248
0xA0FC	0x00000000 ;?ICSnfc_p2p_mode_cmd_L2+252
; end of ?ICSnfc_p2p_mode_cmd_L2
;nfc.c,0 :: ?ICSnfc_p2p_mode_cmd_size_L2 [2]
0xA100	0x0000 ;?ICSnfc_p2p_mode_cmd_size_L2+0
; end of ?ICSnfc_p2p_mode_cmd_size_L2
;nfc.c,0 :: ?ICSnfc_p2p_mode_answer_L0 [258]
0xA102	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+0
0xA106	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+4
0xA10A	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+8
0xA10E	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+12
0xA112	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+16
0xA116	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+20
0xA11A	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+24
0xA11E	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+28
0xA122	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+32
0xA126	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+36
0xA12A	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+40
0xA12E	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+44
0xA132	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+48
0xA136	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+52
0xA13A	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+56
0xA13E	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+60
0xA142	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+64
0xA146	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+68
0xA14A	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+72
0xA14E	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+76
0xA152	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+80
0xA156	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+84
0xA15A	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+88
0xA15E	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+92
0xA162	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+96
0xA166	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+100
0xA16A	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+104
0xA16E	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+108
0xA172	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+112
0xA176	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+116
0xA17A	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+120
0xA17E	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+124
0xA182	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+128
0xA186	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+132
0xA18A	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+136
0xA18E	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+140
0xA192	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+144
0xA196	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+148
0xA19A	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+152
0xA19E	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+156
0xA1A2	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+160
0xA1A6	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+164
0xA1AA	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+168
0xA1AE	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+172
0xA1B2	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+176
0xA1B6	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+180
0xA1BA	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+184
0xA1BE	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+188
0xA1C2	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+192
0xA1C6	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+196
0xA1CA	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+200
0xA1CE	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+204
0xA1D2	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+208
0xA1D6	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+212
0xA1DA	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+216
0xA1DE	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+220
0xA1E2	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+224
0xA1E6	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+228
0xA1EA	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+232
0xA1EE	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+236
0xA1F2	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+240
0xA1F6	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+244
0xA1FA	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+248
0xA1FE	0x00000000 ;?ICSnfc_p2p_mode_answer_L0+252
0xA202	0x0000 ;?ICSnfc_p2p_mode_answer_L0+256
; end of ?ICSnfc_p2p_mode_answer_L0
;nfc.c,0 :: ?ICSnfc_p2p_mode_answer_size_L0 [2]
0xA204	0x0000 ;?ICSnfc_p2p_mode_answer_size_L0+0
; end of ?ICSnfc_p2p_mode_answer_size_L0
;,0 :: _initBlock_32 [9]
; Containing: ?ICSnfc_p2p_mode_NCIL_LCP_SYMM_L0 [5]
;             ?ICSnfc_p2p_mode_NCI_RESTART_DISCOVERY_L0 [4]
0xA206	0x00020000 ;_initBlock_32+0 : ?ICSnfc_p2p_mode_NCIL_LCP_SYMM_L0 at 0xA206
0xA20A	0x01062100 ;_initBlock_32+4 : ?ICSnfc_p2p_mode_NCI_RESTART_DISCOVERY_L0 at 0xA20B
0xA20E	0x03 ;_initBlock_32+8
; end of _initBlock_32
;__Lib_I2C_012.c,32 :: _divTable [400]
0xA210	0x00000000 ;_divTable+0
0xA214	0x00000014 ;_divTable+4
0xA218	0x00000001 ;_divTable+8
0xA21C	0x00000016 ;_divTable+12
0xA220	0x00000002 ;_divTable+16
0xA224	0x00000018 ;_divTable+20
0xA228	0x00000003 ;_divTable+24
0xA22C	0x0000001A ;_divTable+28
0xA230	0x00000004 ;_divTable+32
0xA234	0x0000001C ;_divTable+36
0xA238	0x00000005 ;_divTable+40
0xA23C	0x0000001E ;_divTable+44
0xA240	0x00000009 ;_divTable+48
0xA244	0x00000020 ;_divTable+52
0xA248	0x00000006 ;_divTable+56
0xA24C	0x00000022 ;_divTable+60
0xA250	0x0000000A ;_divTable+64
0xA254	0x00000024 ;_divTable+68
0xA258	0x00000007 ;_divTable+72
0xA25C	0x00000028 ;_divTable+76
0xA260	0x0000000C ;_divTable+80
0xA264	0x0000002C ;_divTable+84
0xA268	0x00000010 ;_divTable+88
0xA26C	0x00000030 ;_divTable+92
0xA270	0x00000011 ;_divTable+96
0xA274	0x00000038 ;_divTable+100
0xA278	0x00000012 ;_divTable+104
0xA27C	0x00000040 ;_divTable+108
0xA280	0x0000000F ;_divTable+112
0xA284	0x00000044 ;_divTable+116
0xA288	0x00000013 ;_divTable+120
0xA28C	0x00000048 ;_divTable+124
0xA290	0x00000014 ;_divTable+128
0xA294	0x00000050 ;_divTable+132
0xA298	0x00000015 ;_divTable+136
0xA29C	0x00000058 ;_divTable+140
0xA2A0	0x00000019 ;_divTable+144
0xA2A4	0x00000060 ;_divTable+148
0xA2A8	0x00000016 ;_divTable+152
0xA2AC	0x00000068 ;_divTable+156
0xA2B0	0x0000001A ;_divTable+160
0xA2B4	0x00000070 ;_divTable+164
0xA2B8	0x00000017 ;_divTable+168
0xA2BC	0x00000080 ;_divTable+172
0xA2C0	0x0000001C ;_divTable+176
0xA2C4	0x00000090 ;_divTable+180
0xA2C8	0x0000001D ;_divTable+184
0xA2CC	0x000000A0 ;_divTable+188
0xA2D0	0x0000001E ;_divTable+192
0xA2D4	0x000000C0 ;_divTable+196
0xA2D8	0x00000022 ;_divTable+200
0xA2DC	0x000000E0 ;_divTable+204
0xA2E0	0x0000001F ;_divTable+208
0xA2E4	0x000000F0 ;_divTable+212
0xA2E8	0x00000023 ;_divTable+216
0xA2EC	0x00000100 ;_divTable+220
0xA2F0	0x00000024 ;_divTable+224
0xA2F4	0x00000120 ;_divTable+228
0xA2F8	0x00000025 ;_divTable+232
0xA2FC	0x00000140 ;_divTable+236
0xA300	0x00000026 ;_divTable+240
0xA304	0x00000180 ;_divTable+244
0xA308	0x0000002A ;_divTable+248
0xA30C	0x000001C0 ;_divTable+252
0xA310	0x00000027 ;_divTable+256
0xA314	0x000001E0 ;_divTable+260
0xA318	0x0000002B ;_divTable+264
0xA31C	0x00000200 ;_divTable+268
0xA320	0x0000002C ;_divTable+272
0xA324	0x00000240 ;_divTable+276
0xA328	0x0000002D ;_divTable+280
0xA32C	0x00000280 ;_divTable+284
0xA330	0x0000002E ;_divTable+288
0xA334	0x00000300 ;_divTable+292
0xA338	0x00000032 ;_divTable+296
0xA33C	0x00000380 ;_divTable+300
0xA340	0x0000002F ;_divTable+304
0xA344	0x000003C0 ;_divTable+308
0xA348	0x00000033 ;_divTable+312
0xA34C	0x00000400 ;_divTable+316
0xA350	0x00000034 ;_divTable+320
0xA354	0x00000480 ;_divTable+324
0xA358	0x00000035 ;_divTable+328
0xA35C	0x00000500 ;_divTable+332
0xA360	0x00000036 ;_divTable+336
0xA364	0x00000600 ;_divTable+340
0xA368	0x0000003A ;_divTable+344
0xA36C	0x00000700 ;_divTable+348
0xA370	0x00000037 ;_divTable+352
0xA374	0x00000780 ;_divTable+356
0xA378	0x0000003B ;_divTable+360
0xA37C	0x00000800 ;_divTable+364
0xA380	0x0000003C ;_divTable+368
0xA384	0x00000900 ;_divTable+372
0xA388	0x0000003D ;_divTable+376
0xA38C	0x00000A00 ;_divTable+380
0xA390	0x0000003E ;_divTable+384
0xA394	0x00000C00 ;_divTable+388
0xA398	0x0000003F ;_divTable+392
0xA39C	0x00000F00 ;_divTable+396
; end of _divTable
;nfc.c,0 :: ?ICSnfc_configure_answer_L0 [258]
0xA3A0	0x00000000 ;?ICSnfc_configure_answer_L0+0
0xA3A4	0x00000000 ;?ICSnfc_configure_answer_L0+4
0xA3A8	0x00000000 ;?ICSnfc_configure_answer_L0+8
0xA3AC	0x00000000 ;?ICSnfc_configure_answer_L0+12
0xA3B0	0x00000000 ;?ICSnfc_configure_answer_L0+16
0xA3B4	0x00000000 ;?ICSnfc_configure_answer_L0+20
0xA3B8	0x00000000 ;?ICSnfc_configure_answer_L0+24
0xA3BC	0x00000000 ;?ICSnfc_configure_answer_L0+28
0xA3C0	0x00000000 ;?ICSnfc_configure_answer_L0+32
0xA3C4	0x00000000 ;?ICSnfc_configure_answer_L0+36
0xA3C8	0x00000000 ;?ICSnfc_configure_answer_L0+40
0xA3CC	0x00000000 ;?ICSnfc_configure_answer_L0+44
0xA3D0	0x00000000 ;?ICSnfc_configure_answer_L0+48
0xA3D4	0x00000000 ;?ICSnfc_configure_answer_L0+52
0xA3D8	0x00000000 ;?ICSnfc_configure_answer_L0+56
0xA3DC	0x00000000 ;?ICSnfc_configure_answer_L0+60
0xA3E0	0x00000000 ;?ICSnfc_configure_answer_L0+64
0xA3E4	0x00000000 ;?ICSnfc_configure_answer_L0+68
0xA3E8	0x00000000 ;?ICSnfc_configure_answer_L0+72
0xA3EC	0x00000000 ;?ICSnfc_configure_answer_L0+76
0xA3F0	0x00000000 ;?ICSnfc_configure_answer_L0+80
0xA3F4	0x00000000 ;?ICSnfc_configure_answer_L0+84
0xA3F8	0x00000000 ;?ICSnfc_configure_answer_L0+88
0xA3FC	0x00000000 ;?ICSnfc_configure_answer_L0+92
0xA400	0x00000000 ;?ICSnfc_configure_answer_L0+96
0xA404	0x00000000 ;?ICSnfc_configure_answer_L0+100
0xA408	0x00000000 ;?ICSnfc_configure_answer_L0+104
0xA40C	0x00000000 ;?ICSnfc_configure_answer_L0+108
0xA410	0x00000000 ;?ICSnfc_configure_answer_L0+112
0xA414	0x00000000 ;?ICSnfc_configure_answer_L0+116
0xA418	0x00000000 ;?ICSnfc_configure_answer_L0+120
0xA41C	0x00000000 ;?ICSnfc_configure_answer_L0+124
0xA420	0x00000000 ;?ICSnfc_configure_answer_L0+128
0xA424	0x00000000 ;?ICSnfc_configure_answer_L0+132
0xA428	0x00000000 ;?ICSnfc_configure_answer_L0+136
0xA42C	0x00000000 ;?ICSnfc_configure_answer_L0+140
0xA430	0x00000000 ;?ICSnfc_configure_answer_L0+144
0xA434	0x00000000 ;?ICSnfc_configure_answer_L0+148
0xA438	0x00000000 ;?ICSnfc_configure_answer_L0+152
0xA43C	0x00000000 ;?ICSnfc_configure_answer_L0+156
0xA440	0x00000000 ;?ICSnfc_configure_answer_L0+160
0xA444	0x00000000 ;?ICSnfc_configure_answer_L0+164
0xA448	0x00000000 ;?ICSnfc_configure_answer_L0+168
0xA44C	0x00000000 ;?ICSnfc_configure_answer_L0+172
0xA450	0x00000000 ;?ICSnfc_configure_answer_L0+176
0xA454	0x00000000 ;?ICSnfc_configure_answer_L0+180
0xA458	0x00000000 ;?ICSnfc_configure_answer_L0+184
0xA45C	0x00000000 ;?ICSnfc_configure_answer_L0+188
0xA460	0x00000000 ;?ICSnfc_configure_answer_L0+192
0xA464	0x00000000 ;?ICSnfc_configure_answer_L0+196
0xA468	0x00000000 ;?ICSnfc_configure_answer_L0+200
0xA46C	0x00000000 ;?ICSnfc_configure_answer_L0+204
0xA470	0x00000000 ;?ICSnfc_configure_answer_L0+208
0xA474	0x00000000 ;?ICSnfc_configure_answer_L0+212
0xA478	0x00000000 ;?ICSnfc_configure_answer_L0+216
0xA47C	0x00000000 ;?ICSnfc_configure_answer_L0+220
0xA480	0x00000000 ;?ICSnfc_configure_answer_L0+224
0xA484	0x00000000 ;?ICSnfc_configure_answer_L0+228
0xA488	0x00000000 ;?ICSnfc_configure_answer_L0+232
0xA48C	0x00000000 ;?ICSnfc_configure_answer_L0+236
0xA490	0x00000000 ;?ICSnfc_configure_answer_L0+240
0xA494	0x00000000 ;?ICSnfc_configure_answer_L0+244
0xA498	0x00000000 ;?ICSnfc_configure_answer_L0+248
0xA49C	0x00000000 ;?ICSnfc_configure_answer_L0+252
0xA4A0	0x0000 ;?ICSnfc_configure_answer_L0+256
; end of ?ICSnfc_configure_answer_L0
;nfc.c,0 :: ?ICSnfc_configure_answer_size_L0 [2]
0xA4A2	0x0000 ;?ICSnfc_configure_answer_size_L0+0
; end of ?ICSnfc_configure_answer_size_L0
;nfc.c,0 :: ?ICSnfc_configure_NCI_DISCOVER_MAP_CMD_L0 [2]
0xA4A4	0x0021 ;?ICSnfc_configure_NCI_DISCOVER_MAP_CMD_L0+0
; end of ?ICSnfc_configure_NCI_DISCOVER_MAP_CMD_L0
;,0 :: _initBlock_37 [8]
; Containing: ?ICSnfc_configure_DM_P2P_L0 [3]
;             ?ICSnfc_configure_R_P2P_L0 [5]
0xA4A6	0x01030305 ;_initBlock_37+0 : ?ICSnfc_configure_DM_P2P_L0 at 0xA4A6 : ?ICSnfc_configure_R_P2P_L0 at 0xA4A9
0xA4AA	0x05010003 ;_initBlock_37+4
; end of _initBlock_37
;nfc.c,0 :: ?ICSnfc_configure_NCI_SET_CONFIG_NFC_L0 [34]
0xA4AE	0x021F0220 ;?ICSnfc_configure_NCI_SET_CONFIG_NFC_L0+0
0xA4B2	0x66460D29 ;?ICSnfc_configure_NCI_SET_CONFIG_NFC_L0+4
0xA4B6	0x1101016D ;?ICSnfc_configure_NCI_SET_CONFIG_NFC_L0+8
0xA4BA	0x01000203 ;?ICSnfc_configure_NCI_SET_CONFIG_NFC_L0+12
0xA4BE	0x61FA0104 ;?ICSnfc_configure_NCI_SET_CONFIG_NFC_L0+16
0xA4C2	0x6D66460D ;?ICSnfc_configure_NCI_SET_CONFIG_NFC_L0+20
0xA4C6	0x03110101 ;?ICSnfc_configure_NCI_SET_CONFIG_NFC_L0+24
0xA4CA	0x04010002 ;?ICSnfc_configure_NCI_SET_CONFIG_NFC_L0+28
0xA4CE	0xFA01 ;?ICSnfc_configure_NCI_SET_CONFIG_NFC_L0+32
; end of ?ICSnfc_configure_NCI_SET_CONFIG_NFC_L0
;,0 :: _initBlock_39 [18]
; Containing: ?ICSnfc_configure_DM_RW_L0 [15]
;             ?ICSnfc_configure_NCI_PROPRIETARY_ACT_CMD_L0 [3]
0xA4D0	0x02010101 ;_initBlock_39+0 : ?ICSnfc_configure_DM_RW_L0 at 0xA4D0
0xA4D4	0x01030101 ;_initBlock_39+4
0xA4D8	0x02010401 ;_initBlock_39+8
0xA4DC	0x2F800180 ;_initBlock_39+12 : ?ICSnfc_configure_NCI_PROPRIETARY_ACT_CMD_L0 at 0xA4DF
0xA4E0	0x0002 ;_initBlock_39+16
; end of _initBlock_39
;,0 :: _initBlock_40 [12]
; Containing: ?ICSnfc_configure_NCI_ROUTING_L0 [5]
;             ?ICSnfc_configure_nci_set_config_nfca_selrsp_L0 [7]
0xA4E2	0x00070121 ;_initBlock_40+0 : ?ICSnfc_configure_NCI_ROUTING_L0 at 0xA4E2
0xA4E6	0x04022001 ;_initBlock_40+4 : ?ICSnfc_configure_nci_set_config_nfca_selrsp_L0 at 0xA4E7
0xA4EA	0x00013201 ;_initBlock_40+8
; end of _initBlock_40
;nfc.c,0 :: ?ICSnfc_reader_mode_cmd_L0 [256]
0xA4EE	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+0
0xA4F2	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+4
0xA4F6	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+8
0xA4FA	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+12
0xA4FE	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+16
0xA502	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+20
0xA506	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+24
0xA50A	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+28
0xA50E	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+32
0xA512	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+36
0xA516	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+40
0xA51A	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+44
0xA51E	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+48
0xA522	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+52
0xA526	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+56
0xA52A	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+60
0xA52E	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+64
0xA532	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+68
0xA536	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+72
0xA53A	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+76
0xA53E	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+80
0xA542	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+84
0xA546	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+88
0xA54A	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+92
0xA54E	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+96
0xA552	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+100
0xA556	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+104
0xA55A	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+108
0xA55E	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+112
0xA562	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+116
0xA566	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+120
0xA56A	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+124
0xA56E	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+128
0xA572	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+132
0xA576	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+136
0xA57A	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+140
0xA57E	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+144
0xA582	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+148
0xA586	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+152
0xA58A	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+156
0xA58E	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+160
0xA592	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+164
0xA596	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+168
0xA59A	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+172
0xA59E	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+176
0xA5A2	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+180
0xA5A6	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+184
0xA5AA	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+188
0xA5AE	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+192
0xA5B2	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+196
0xA5B6	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+200
0xA5BA	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+204
0xA5BE	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+208
0xA5C2	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+212
0xA5C6	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+216
0xA5CA	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+220
0xA5CE	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+224
0xA5D2	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+228
0xA5D6	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+232
0xA5DA	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+236
0xA5DE	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+240
0xA5E2	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+244
0xA5E6	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+248
0xA5EA	0x00000000 ;?ICSnfc_reader_mode_cmd_L0+252
; end of ?ICSnfc_reader_mode_cmd_L0
;nfc.c,0 :: ?ICSnfc_reader_mode_cmd_size_L0 [2]
0xA5EE	0x0000 ;?ICSnfc_reader_mode_cmd_size_L0+0
; end of ?ICSnfc_reader_mode_cmd_size_L0
;nfc.c,0 :: ?ICSnfc_reader_mode_answer_size_L0 [2]
0xA5F0	0x0000 ;?ICSnfc_reader_mode_answer_size_L0+0
; end of ?ICSnfc_reader_mode_answer_size_L0
;nfc.c,0 :: ?ICSnfc_reader_mode_NCI_PRES_CHECK_T1T_L0 [10]
0xA5F2	0x78070000 ;?ICSnfc_reader_mode_NCI_PRES_CHECK_T1T_L0+0
0xA5F6	0x00000000 ;?ICSnfc_reader_mode_NCI_PRES_CHECK_T1T_L0+4
0xA5FA	0x0000 ;?ICSnfc_reader_mode_NCI_PRES_CHECK_T1T_L0+8
; end of ?ICSnfc_reader_mode_NCI_PRES_CHECK_T1T_L0
;,0 :: _initBlock_45 [12]
; Containing: ?ICSnfc_reader_mode_NCI_PRES_CHECK_T2T_L0 [5]
;             ?ICSnfc_reader_mode_NCI_POLLING_CMD_T3T_L0 [7]
0xA5FC	0x30020000 ;_initBlock_45+0 : ?ICSnfc_reader_mode_NCI_PRES_CHECK_T2T_L0 at 0xA5FC
0xA600	0x04082100 ;_initBlock_45+4 : ?ICSnfc_reader_mode_NCI_POLLING_CMD_T3T_L0 at 0xA601
0xA604	0x0100FC12 ;_initBlock_45+8
; end of _initBlock_45
;,0 :: _initBlock_46 [286]
; Containing: ?ICSnfc_reader_mode_NCI_PRES_CHECK_ISO_DEP_L0 [3]
;             ?ICSnfc_reader_mode_NCI_RESTART_DISCOVERY_L0 [4]
;             ?ICSnfc_init_answer_L0 [258]
;             ?ICSnfc_init_answer_size_L0 [2]
;             ?ICSnfc_init_CORE_SET_POWER_MODE_CMD_L0 [4]
;             ?ICSnfc_init_TEST_ANTENNA_CMD_L0 [8]
;             ?ICSnfc_init_TEST_PRBS_CMD_L0 [7]
0xA608	0x2100112F ;_initBlock_46+0 : ?ICSnfc_reader_mode_NCI_PRES_CHECK_ISO_DEP_L0 at 0xA608 : ?ICSnfc_reader_mode_NCI_RESTART_DISCOVERY_L0 at 0xA60B
0xA60C	0x00030106 ;_initBlock_46+4 : ?ICSnfc_init_answer_L0 at 0xA60F
0xA610	0x00000000 ;_initBlock_46+8
0xA614	0x00000000 ;_initBlock_46+12
0xA618	0x00000000 ;_initBlock_46+16
0xA61C	0x00000000 ;_initBlock_46+20
0xA620	0x00000000 ;_initBlock_46+24
0xA624	0x00000000 ;_initBlock_46+28
0xA628	0x00000000 ;_initBlock_46+32
0xA62C	0x00000000 ;_initBlock_46+36
0xA630	0x00000000 ;_initBlock_46+40
0xA634	0x00000000 ;_initBlock_46+44
0xA638	0x00000000 ;_initBlock_46+48
0xA63C	0x00000000 ;_initBlock_46+52
0xA640	0x00000000 ;_initBlock_46+56
0xA644	0x00000000 ;_initBlock_46+60
0xA648	0x00000000 ;_initBlock_46+64
0xA64C	0x00000000 ;_initBlock_46+68
0xA650	0x00000000 ;_initBlock_46+72
0xA654	0x00000000 ;_initBlock_46+76
0xA658	0x00000000 ;_initBlock_46+80
0xA65C	0x00000000 ;_initBlock_46+84
0xA660	0x00000000 ;_initBlock_46+88
0xA664	0x00000000 ;_initBlock_46+92
0xA668	0x00000000 ;_initBlock_46+96
0xA66C	0x00000000 ;_initBlock_46+100
0xA670	0x00000000 ;_initBlock_46+104
0xA674	0x00000000 ;_initBlock_46+108
0xA678	0x00000000 ;_initBlock_46+112
0xA67C	0x00000000 ;_initBlock_46+116
0xA680	0x00000000 ;_initBlock_46+120
0xA684	0x00000000 ;_initBlock_46+124
0xA688	0x00000000 ;_initBlock_46+128
0xA68C	0x00000000 ;_initBlock_46+132
0xA690	0x00000000 ;_initBlock_46+136
0xA694	0x00000000 ;_initBlock_46+140
0xA698	0x00000000 ;_initBlock_46+144
0xA69C	0x00000000 ;_initBlock_46+148
0xA6A0	0x00000000 ;_initBlock_46+152
0xA6A4	0x00000000 ;_initBlock_46+156
0xA6A8	0x00000000 ;_initBlock_46+160
0xA6AC	0x00000000 ;_initBlock_46+164
0xA6B0	0x00000000 ;_initBlock_46+168
0xA6B4	0x00000000 ;_initBlock_46+172
0xA6B8	0x00000000 ;_initBlock_46+176
0xA6BC	0x00000000 ;_initBlock_46+180
0xA6C0	0x00000000 ;_initBlock_46+184
0xA6C4	0x00000000 ;_initBlock_46+188
0xA6C8	0x00000000 ;_initBlock_46+192
0xA6CC	0x00000000 ;_initBlock_46+196
0xA6D0	0x00000000 ;_initBlock_46+200
0xA6D4	0x00000000 ;_initBlock_46+204
0xA6D8	0x00000000 ;_initBlock_46+208
0xA6DC	0x00000000 ;_initBlock_46+212
0xA6E0	0x00000000 ;_initBlock_46+216
0xA6E4	0x00000000 ;_initBlock_46+220
0xA6E8	0x00000000 ;_initBlock_46+224
0xA6EC	0x00000000 ;_initBlock_46+228
0xA6F0	0x00000000 ;_initBlock_46+232
0xA6F4	0x00000000 ;_initBlock_46+236
0xA6F8	0x00000000 ;_initBlock_46+240
0xA6FC	0x00000000 ;_initBlock_46+244
0xA700	0x00000000 ;_initBlock_46+248
0xA704	0x00000000 ;_initBlock_46+252
0xA708	0x00000000 ;_initBlock_46+256
0xA70C	0x00000000 ;_initBlock_46+260
0xA710	0x2F000000 ;_initBlock_46+264 : ?ICSnfc_init_answer_size_L0 at 0xA711 : ?ICSnfc_init_CORE_SET_POWER_MODE_CMD_L0 at 0xA713
0xA714	0x2F000100 ;_initBlock_46+268 : ?ICSnfc_init_TEST_ANTENNA_CMD_L0 at 0xA717
0xA718	0x0020053D ;_initBlock_46+272
0xA71C	0x2F000000 ;_initBlock_46+276 : ?ICSnfc_init_TEST_PRBS_CMD_L0 at 0xA71F
0xA720	0x00000430 ;_initBlock_46+280
0xA724	0x1F00 ;_initBlock_46+284
; end of _initBlock_46
;nfc.c,0 :: ?ICSnfc_initialize_core_answer_L0 [258]
0xA726	0x00000000 ;?ICSnfc_initialize_core_answer_L0+0
0xA72A	0x00000000 ;?ICSnfc_initialize_core_answer_L0+4
0xA72E	0x00000000 ;?ICSnfc_initialize_core_answer_L0+8
0xA732	0x00000000 ;?ICSnfc_initialize_core_answer_L0+12
0xA736	0x00000000 ;?ICSnfc_initialize_core_answer_L0+16
0xA73A	0x00000000 ;?ICSnfc_initialize_core_answer_L0+20
0xA73E	0x00000000 ;?ICSnfc_initialize_core_answer_L0+24
0xA742	0x00000000 ;?ICSnfc_initialize_core_answer_L0+28
0xA746	0x00000000 ;?ICSnfc_initialize_core_answer_L0+32
0xA74A	0x00000000 ;?ICSnfc_initialize_core_answer_L0+36
0xA74E	0x00000000 ;?ICSnfc_initialize_core_answer_L0+40
0xA752	0x00000000 ;?ICSnfc_initialize_core_answer_L0+44
0xA756	0x00000000 ;?ICSnfc_initialize_core_answer_L0+48
0xA75A	0x00000000 ;?ICSnfc_initialize_core_answer_L0+52
0xA75E	0x00000000 ;?ICSnfc_initialize_core_answer_L0+56
0xA762	0x00000000 ;?ICSnfc_initialize_core_answer_L0+60
0xA766	0x00000000 ;?ICSnfc_initialize_core_answer_L0+64
0xA76A	0x00000000 ;?ICSnfc_initialize_core_answer_L0+68
0xA76E	0x00000000 ;?ICSnfc_initialize_core_answer_L0+72
0xA772	0x00000000 ;?ICSnfc_initialize_core_answer_L0+76
0xA776	0x00000000 ;?ICSnfc_initialize_core_answer_L0+80
0xA77A	0x00000000 ;?ICSnfc_initialize_core_answer_L0+84
0xA77E	0x00000000 ;?ICSnfc_initialize_core_answer_L0+88
0xA782	0x00000000 ;?ICSnfc_initialize_core_answer_L0+92
0xA786	0x00000000 ;?ICSnfc_initialize_core_answer_L0+96
0xA78A	0x00000000 ;?ICSnfc_initialize_core_answer_L0+100
0xA78E	0x00000000 ;?ICSnfc_initialize_core_answer_L0+104
0xA792	0x00000000 ;?ICSnfc_initialize_core_answer_L0+108
0xA796	0x00000000 ;?ICSnfc_initialize_core_answer_L0+112
0xA79A	0x00000000 ;?ICSnfc_initialize_core_answer_L0+116
0xA79E	0x00000000 ;?ICSnfc_initialize_core_answer_L0+120
0xA7A2	0x00000000 ;?ICSnfc_initialize_core_answer_L0+124
0xA7A6	0x00000000 ;?ICSnfc_initialize_core_answer_L0+128
0xA7AA	0x00000000 ;?ICSnfc_initialize_core_answer_L0+132
0xA7AE	0x00000000 ;?ICSnfc_initialize_core_answer_L0+136
0xA7B2	0x00000000 ;?ICSnfc_initialize_core_answer_L0+140
0xA7B6	0x00000000 ;?ICSnfc_initialize_core_answer_L0+144
0xA7BA	0x00000000 ;?ICSnfc_initialize_core_answer_L0+148
0xA7BE	0x00000000 ;?ICSnfc_initialize_core_answer_L0+152
0xA7C2	0x00000000 ;?ICSnfc_initialize_core_answer_L0+156
0xA7C6	0x00000000 ;?ICSnfc_initialize_core_answer_L0+160
0xA7CA	0x00000000 ;?ICSnfc_initialize_core_answer_L0+164
0xA7CE	0x00000000 ;?ICSnfc_initialize_core_answer_L0+168
0xA7D2	0x00000000 ;?ICSnfc_initialize_core_answer_L0+172
0xA7D6	0x00000000 ;?ICSnfc_initialize_core_answer_L0+176
0xA7DA	0x00000000 ;?ICSnfc_initialize_core_answer_L0+180
0xA7DE	0x00000000 ;?ICSnfc_initialize_core_answer_L0+184
0xA7E2	0x00000000 ;?ICSnfc_initialize_core_answer_L0+188
0xA7E6	0x00000000 ;?ICSnfc_initialize_core_answer_L0+192
0xA7EA	0x00000000 ;?ICSnfc_initialize_core_answer_L0+196
0xA7EE	0x00000000 ;?ICSnfc_initialize_core_answer_L0+200
0xA7F2	0x00000000 ;?ICSnfc_initialize_core_answer_L0+204
0xA7F6	0x00000000 ;?ICSnfc_initialize_core_answer_L0+208
0xA7FA	0x00000000 ;?ICSnfc_initialize_core_answer_L0+212
0xA7FE	0x00000000 ;?ICSnfc_initialize_core_answer_L0+216
0xA802	0x00000000 ;?ICSnfc_initialize_core_answer_L0+220
0xA806	0x00000000 ;?ICSnfc_initialize_core_answer_L0+224
0xA80A	0x00000000 ;?ICSnfc_initialize_core_answer_L0+228
0xA80E	0x00000000 ;?ICSnfc_initialize_core_answer_L0+232
0xA812	0x00000000 ;?ICSnfc_initialize_core_answer_L0+236
0xA816	0x00000000 ;?ICSnfc_initialize_core_answer_L0+240
0xA81A	0x00000000 ;?ICSnfc_initialize_core_answer_L0+244
0xA81E	0x00000000 ;?ICSnfc_initialize_core_answer_L0+248
0xA822	0x00000000 ;?ICSnfc_initialize_core_answer_L0+252
0xA826	0x0000 ;?ICSnfc_initialize_core_answer_L0+256
; end of ?ICSnfc_initialize_core_answer_L0
;nfc.c,0 :: ?ICSnfc_initialize_core_answer_size_L0 [2]
0xA828	0x0000 ;?ICSnfc_initialize_core_answer_size_L0+0
; end of ?ICSnfc_initialize_core_answer_size_L0
;nfc.c,0 :: ?ICSnfc_initialize_core_i_L0 [2]
0xA82A	0x000A ;?ICSnfc_initialize_core_i_L0+0
; end of ?ICSnfc_initialize_core_i_L0
;nfc.c,0 :: ?ICSnfc_initialize_core_CORE_RESET_CMD_L0 [4]
0xA82C	0x01010020 ;?ICSnfc_initialize_core_CORE_RESET_CMD_L0+0
; end of ?ICSnfc_initialize_core_CORE_RESET_CMD_L0
;,0 :: _initBlock_51 [793]
; Containing: ?ICSnfc_initialize_core_CORE_INIT_CMD_L0 [3]
;             ?ICSnfc_stop_discovery_answer_L0 [258]
;             ?ICSnfc_stop_discovery_answer_size_L0 [2]
;             ?ICSnfc_stop_discovery_NCI_STOP_DISCOVERY_L0 [4]
;             ?ICSnfc_restart_discovery_answer_L0 [258]
;             ?ICSnfc_restart_discovery_answer_size_L0 [2]
;             ?ICSnfc_restart_discovery_NCI_RESTART_DISCOVERY_L0 [4]
;             ?ICSnfc_start_discovery_answer_L0 [258]
;             ?ICSnfc_start_discovery_answer_size_L0 [2]
;             ?ICSnfc_start_discovery_NCI_DISCOVER_CMD_L0 [2]
0xA830	0x00000120 ;_initBlock_51+0 : ?ICSnfc_initialize_core_CORE_INIT_CMD_L0 at 0xA830 : ?ICSnfc_stop_discovery_answer_L0 at 0xA833
0xA834	0x00000000 ;_initBlock_51+4
0xA838	0x00000000 ;_initBlock_51+8
0xA83C	0x00000000 ;_initBlock_51+12
0xA840	0x00000000 ;_initBlock_51+16
0xA844	0x00000000 ;_initBlock_51+20
0xA848	0x00000000 ;_initBlock_51+24
0xA84C	0x00000000 ;_initBlock_51+28
0xA850	0x00000000 ;_initBlock_51+32
0xA854	0x00000000 ;_initBlock_51+36
0xA858	0x00000000 ;_initBlock_51+40
0xA85C	0x00000000 ;_initBlock_51+44
0xA860	0x00000000 ;_initBlock_51+48
0xA864	0x00000000 ;_initBlock_51+52
0xA868	0x00000000 ;_initBlock_51+56
0xA86C	0x00000000 ;_initBlock_51+60
0xA870	0x00000000 ;_initBlock_51+64
0xA874	0x00000000 ;_initBlock_51+68
0xA878	0x00000000 ;_initBlock_51+72
0xA87C	0x00000000 ;_initBlock_51+76
0xA880	0x00000000 ;_initBlock_51+80
0xA884	0x00000000 ;_initBlock_51+84
0xA888	0x00000000 ;_initBlock_51+88
0xA88C	0x00000000 ;_initBlock_51+92
0xA890	0x00000000 ;_initBlock_51+96
0xA894	0x00000000 ;_initBlock_51+100
0xA898	0x00000000 ;_initBlock_51+104
0xA89C	0x00000000 ;_initBlock_51+108
0xA8A0	0x00000000 ;_initBlock_51+112
0xA8A4	0x00000000 ;_initBlock_51+116
0xA8A8	0x00000000 ;_initBlock_51+120
0xA8AC	0x00000000 ;_initBlock_51+124
0xA8B0	0x00000000 ;_initBlock_51+128
0xA8B4	0x00000000 ;_initBlock_51+132
0xA8B8	0x00000000 ;_initBlock_51+136
0xA8BC	0x00000000 ;_initBlock_51+140
0xA8C0	0x00000000 ;_initBlock_51+144
0xA8C4	0x00000000 ;_initBlock_51+148
0xA8C8	0x00000000 ;_initBlock_51+152
0xA8CC	0x00000000 ;_initBlock_51+156
0xA8D0	0x00000000 ;_initBlock_51+160
0xA8D4	0x00000000 ;_initBlock_51+164
0xA8D8	0x00000000 ;_initBlock_51+168
0xA8DC	0x00000000 ;_initBlock_51+172
0xA8E0	0x00000000 ;_initBlock_51+176
0xA8E4	0x00000000 ;_initBlock_51+180
0xA8E8	0x00000000 ;_initBlock_51+184
0xA8EC	0x00000000 ;_initBlock_51+188
0xA8F0	0x00000000 ;_initBlock_51+192
0xA8F4	0x00000000 ;_initBlock_51+196
0xA8F8	0x00000000 ;_initBlock_51+200
0xA8FC	0x00000000 ;_initBlock_51+204
0xA900	0x00000000 ;_initBlock_51+208
0xA904	0x00000000 ;_initBlock_51+212
0xA908	0x00000000 ;_initBlock_51+216
0xA90C	0x00000000 ;_initBlock_51+220
0xA910	0x00000000 ;_initBlock_51+224
0xA914	0x00000000 ;_initBlock_51+228
0xA918	0x00000000 ;_initBlock_51+232
0xA91C	0x00000000 ;_initBlock_51+236
0xA920	0x00000000 ;_initBlock_51+240
0xA924	0x00000000 ;_initBlock_51+244
0xA928	0x00000000 ;_initBlock_51+248
0xA92C	0x00000000 ;_initBlock_51+252
0xA930	0x00000000 ;_initBlock_51+256
0xA934	0x21000000 ;_initBlock_51+260 : ?ICSnfc_stop_discovery_answer_size_L0 at 0xA935 : ?ICSnfc_stop_discovery_NCI_STOP_DISCOVERY_L0 at 0xA937
0xA938	0x00000106 ;_initBlock_51+264 : ?ICSnfc_restart_discovery_answer_L0 at 0xA93B
0xA93C	0x00000000 ;_initBlock_51+268
0xA940	0x00000000 ;_initBlock_51+272
0xA944	0x00000000 ;_initBlock_51+276
0xA948	0x00000000 ;_initBlock_51+280
0xA94C	0x00000000 ;_initBlock_51+284
0xA950	0x00000000 ;_initBlock_51+288
0xA954	0x00000000 ;_initBlock_51+292
0xA958	0x00000000 ;_initBlock_51+296
0xA95C	0x00000000 ;_initBlock_51+300
0xA960	0x00000000 ;_initBlock_51+304
0xA964	0x00000000 ;_initBlock_51+308
0xA968	0x00000000 ;_initBlock_51+312
0xA96C	0x00000000 ;_initBlock_51+316
0xA970	0x00000000 ;_initBlock_51+320
0xA974	0x00000000 ;_initBlock_51+324
0xA978	0x00000000 ;_initBlock_51+328
0xA97C	0x00000000 ;_initBlock_51+332
0xA980	0x00000000 ;_initBlock_51+336
0xA984	0x00000000 ;_initBlock_51+340
0xA988	0x00000000 ;_initBlock_51+344
0xA98C	0x00000000 ;_initBlock_51+348
0xA990	0x00000000 ;_initBlock_51+352
0xA994	0x00000000 ;_initBlock_51+356
0xA998	0x00000000 ;_initBlock_51+360
0xA99C	0x00000000 ;_initBlock_51+364
0xA9A0	0x00000000 ;_initBlock_51+368
0xA9A4	0x00000000 ;_initBlock_51+372
0xA9A8	0x00000000 ;_initBlock_51+376
0xA9AC	0x00000000 ;_initBlock_51+380
0xA9B0	0x00000000 ;_initBlock_51+384
0xA9B4	0x00000000 ;_initBlock_51+388
0xA9B8	0x00000000 ;_initBlock_51+392
0xA9BC	0x00000000 ;_initBlock_51+396
0xA9C0	0x00000000 ;_initBlock_51+400
0xA9C4	0x00000000 ;_initBlock_51+404
0xA9C8	0x00000000 ;_initBlock_51+408
0xA9CC	0x00000000 ;_initBlock_51+412
0xA9D0	0x00000000 ;_initBlock_51+416
0xA9D4	0x00000000 ;_initBlock_51+420
0xA9D8	0x00000000 ;_initBlock_51+424
0xA9DC	0x00000000 ;_initBlock_51+428
0xA9E0	0x00000000 ;_initBlock_51+432
0xA9E4	0x00000000 ;_initBlock_51+436
0xA9E8	0x00000000 ;_initBlock_51+440
0xA9EC	0x00000000 ;_initBlock_51+444
0xA9F0	0x00000000 ;_initBlock_51+448
0xA9F4	0x00000000 ;_initBlock_51+452
0xA9F8	0x00000000 ;_initBlock_51+456
0xA9FC	0x00000000 ;_initBlock_51+460
0xAA00	0x00000000 ;_initBlock_51+464
0xAA04	0x00000000 ;_initBlock_51+468
0xAA08	0x00000000 ;_initBlock_51+472
0xAA0C	0x00000000 ;_initBlock_51+476
0xAA10	0x00000000 ;_initBlock_51+480
0xAA14	0x00000000 ;_initBlock_51+484
0xAA18	0x00000000 ;_initBlock_51+488
0xAA1C	0x00000000 ;_initBlock_51+492
0xAA20	0x00000000 ;_initBlock_51+496
0xAA24	0x00000000 ;_initBlock_51+500
0xAA28	0x00000000 ;_initBlock_51+504
0xAA2C	0x00000000 ;_initBlock_51+508
0xAA30	0x00000000 ;_initBlock_51+512
0xAA34	0x00000000 ;_initBlock_51+516
0xAA38	0x00000000 ;_initBlock_51+520
0xAA3C	0x21000000 ;_initBlock_51+524 : ?ICSnfc_restart_discovery_answer_size_L0 at 0xAA3D : ?ICSnfc_restart_discovery_NCI_RESTART_DISCOVERY_L0 at 0xAA3F
0xAA40	0x00030106 ;_initBlock_51+528 : ?ICSnfc_start_discovery_answer_L0 at 0xAA43
0xAA44	0x00000000 ;_initBlock_51+532
0xAA48	0x00000000 ;_initBlock_51+536
0xAA4C	0x00000000 ;_initBlock_51+540
0xAA50	0x00000000 ;_initBlock_51+544
0xAA54	0x00000000 ;_initBlock_51+548
0xAA58	0x00000000 ;_initBlock_51+552
0xAA5C	0x00000000 ;_initBlock_51+556
0xAA60	0x00000000 ;_initBlock_51+560
0xAA64	0x00000000 ;_initBlock_51+564
0xAA68	0x00000000 ;_initBlock_51+568
0xAA6C	0x00000000 ;_initBlock_51+572
0xAA70	0x00000000 ;_initBlock_51+576
0xAA74	0x00000000 ;_initBlock_51+580
0xAA78	0x00000000 ;_initBlock_51+584
0xAA7C	0x00000000 ;_initBlock_51+588
0xAA80	0x00000000 ;_initBlock_51+592
0xAA84	0x00000000 ;_initBlock_51+596
0xAA88	0x00000000 ;_initBlock_51+600
0xAA8C	0x00000000 ;_initBlock_51+604
0xAA90	0x00000000 ;_initBlock_51+608
0xAA94	0x00000000 ;_initBlock_51+612
0xAA98	0x00000000 ;_initBlock_51+616
0xAA9C	0x00000000 ;_initBlock_51+620
0xAAA0	0x00000000 ;_initBlock_51+624
0xAAA4	0x00000000 ;_initBlock_51+628
0xAAA8	0x00000000 ;_initBlock_51+632
0xAAAC	0x00000000 ;_initBlock_51+636
0xAAB0	0x00000000 ;_initBlock_51+640
0xAAB4	0x00000000 ;_initBlock_51+644
0xAAB8	0x00000000 ;_initBlock_51+648
0xAABC	0x00000000 ;_initBlock_51+652
0xAAC0	0x00000000 ;_initBlock_51+656
0xAAC4	0x00000000 ;_initBlock_51+660
0xAAC8	0x00000000 ;_initBlock_51+664
0xAACC	0x00000000 ;_initBlock_51+668
0xAAD0	0x00000000 ;_initBlock_51+672
0xAAD4	0x00000000 ;_initBlock_51+676
0xAAD8	0x00000000 ;_initBlock_51+680
0xAADC	0x00000000 ;_initBlock_51+684
0xAAE0	0x00000000 ;_initBlock_51+688
0xAAE4	0x00000000 ;_initBlock_51+692
0xAAE8	0x00000000 ;_initBlock_51+696
0xAAEC	0x00000000 ;_initBlock_51+700
0xAAF0	0x00000000 ;_initBlock_51+704
0xAAF4	0x00000000 ;_initBlock_51+708
0xAAF8	0x00000000 ;_initBlock_51+712
0xAAFC	0x00000000 ;_initBlock_51+716
0xAB00	0x00000000 ;_initBlock_51+720
0xAB04	0x00000000 ;_initBlock_51+724
0xAB08	0x00000000 ;_initBlock_51+728
0xAB0C	0x00000000 ;_initBlock_51+732
0xAB10	0x00000000 ;_initBlock_51+736
0xAB14	0x00000000 ;_initBlock_51+740
0xAB18	0x00000000 ;_initBlock_51+744
0xAB1C	0x00000000 ;_initBlock_51+748
0xAB20	0x00000000 ;_initBlock_51+752
0xAB24	0x00000000 ;_initBlock_51+756
0xAB28	0x00000000 ;_initBlock_51+760
0xAB2C	0x00000000 ;_initBlock_51+764
0xAB30	0x00000000 ;_initBlock_51+768
0xAB34	0x00000000 ;_initBlock_51+772
0xAB38	0x00000000 ;_initBlock_51+776
0xAB3C	0x00000000 ;_initBlock_51+780
0xAB40	0x00000000 ;_initBlock_51+784
0xAB44	0x21000000 ;_initBlock_51+788 : ?ICSnfc_start_discovery_answer_size_L0 at 0xAB45 : ?ICSnfc_start_discovery_NCI_DISCOVER_CMD_L0 at 0xAB47
0xAB48	0x03 ;_initBlock_51+792
; end of _initBlock_51
;__Lib_GPIO_MK64_Defs.c,723 :: __GPIO_Module_I2C0_PD8_9 [108]
0xAB4C	0x00000268 ;__GPIO_Module_I2C0_PD8_9+0
0xAB50	0x00000269 ;__GPIO_Module_I2C0_PD8_9+4
0xAB54	0xFFFFFFFF ;__GPIO_Module_I2C0_PD8_9+8
0xAB58	0x00000000 ;__GPIO_Module_I2C0_PD8_9+12
0xAB5C	0x00000000 ;__GPIO_Module_I2C0_PD8_9+16
0xAB60	0x00000000 ;__GPIO_Module_I2C0_PD8_9+20
0xAB64	0x00000000 ;__GPIO_Module_I2C0_PD8_9+24
0xAB68	0x00000000 ;__GPIO_Module_I2C0_PD8_9+28
0xAB6C	0x00000000 ;__GPIO_Module_I2C0_PD8_9+32
0xAB70	0x00000000 ;__GPIO_Module_I2C0_PD8_9+36
0xAB74	0x00000000 ;__GPIO_Module_I2C0_PD8_9+40
0xAB78	0x00000000 ;__GPIO_Module_I2C0_PD8_9+44
0xAB7C	0x00000000 ;__GPIO_Module_I2C0_PD8_9+48
0xAB80	0x00080002 ;__GPIO_Module_I2C0_PD8_9+52
0xAB84	0x00080002 ;__GPIO_Module_I2C0_PD8_9+56
0xAB88	0xFFFFFFFF ;__GPIO_Module_I2C0_PD8_9+60
0xAB8C	0x00000000 ;__GPIO_Module_I2C0_PD8_9+64
0xAB90	0x00000000 ;__GPIO_Module_I2C0_PD8_9+68
0xAB94	0x00000000 ;__GPIO_Module_I2C0_PD8_9+72
0xAB98	0x00000000 ;__GPIO_Module_I2C0_PD8_9+76
0xAB9C	0x00000000 ;__GPIO_Module_I2C0_PD8_9+80
0xABA0	0x00000000 ;__GPIO_Module_I2C0_PD8_9+84
0xABA4	0x00000000 ;__GPIO_Module_I2C0_PD8_9+88
0xABA8	0x00000000 ;__GPIO_Module_I2C0_PD8_9+92
0xABAC	0x00000000 ;__GPIO_Module_I2C0_PD8_9+96
0xABB0	0x00000000 ;__GPIO_Module_I2C0_PD8_9+100
0xABB4	0x00000000 ;__GPIO_Module_I2C0_PD8_9+104
; end of __GPIO_Module_I2C0_PD8_9
;__Lib_GPIO_MK64_Defs.c,697 :: __GPIO_Module_SPI2_PB21_23_22 [108]
0xABB8	0x00000235 ;__GPIO_Module_SPI2_PB21_23_22+0
0xABBC	0x00000237 ;__GPIO_Module_SPI2_PB21_23_22+4
0xABC0	0x00000236 ;__GPIO_Module_SPI2_PB21_23_22+8
0xABC4	0xFFFFFFFF ;__GPIO_Module_SPI2_PB21_23_22+12
0xABC8	0x00000000 ;__GPIO_Module_SPI2_PB21_23_22+16
0xABCC	0x00000000 ;__GPIO_Module_SPI2_PB21_23_22+20
0xABD0	0x00000000 ;__GPIO_Module_SPI2_PB21_23_22+24
0xABD4	0x00000000 ;__GPIO_Module_SPI2_PB21_23_22+28
0xABD8	0x00000000 ;__GPIO_Module_SPI2_PB21_23_22+32
0xABDC	0x00000000 ;__GPIO_Module_SPI2_PB21_23_22+36
0xABE0	0x00000000 ;__GPIO_Module_SPI2_PB21_23_22+40
0xABE4	0x00000000 ;__GPIO_Module_SPI2_PB21_23_22+44
0xABE8	0x00000000 ;__GPIO_Module_SPI2_PB21_23_22+48
0xABEC	0x00080002 ;__GPIO_Module_SPI2_PB21_23_22+52
0xABF0	0x00080002 ;__GPIO_Module_SPI2_PB21_23_22+56
0xABF4	0x00080002 ;__GPIO_Module_SPI2_PB21_23_22+60
0xABF8	0xFFFFFFFF ;__GPIO_Module_SPI2_PB21_23_22+64
0xABFC	0x00000000 ;__GPIO_Module_SPI2_PB21_23_22+68
0xAC00	0x00000000 ;__GPIO_Module_SPI2_PB21_23_22+72
0xAC04	0x00000000 ;__GPIO_Module_SPI2_PB21_23_22+76
0xAC08	0x00000000 ;__GPIO_Module_SPI2_PB21_23_22+80
0xAC0C	0x00000000 ;__GPIO_Module_SPI2_PB21_23_22+84
0xAC10	0x00000000 ;__GPIO_Module_SPI2_PB21_23_22+88
0xAC14	0x00000000 ;__GPIO_Module_SPI2_PB21_23_22+92
0xAC18	0x00000000 ;__GPIO_Module_SPI2_PB21_23_22+96
0xAC1C	0x00000000 ;__GPIO_Module_SPI2_PB21_23_22+100
0xAC20	0x00000000 ;__GPIO_Module_SPI2_PB21_23_22+104
; end of __GPIO_Module_SPI2_PB21_23_22
;__Lib_SPI_012.c,247 :: __Lib_SPI_012_baudrateScaler [64]
0xAC24	0x00000002 ;__Lib_SPI_012_baudrateScaler+0
0xAC28	0x00000004 ;__Lib_SPI_012_baudrateScaler+4
0xAC2C	0x00000006 ;__Lib_SPI_012_baudrateScaler+8
0xAC30	0x00000008 ;__Lib_SPI_012_baudrateScaler+12
0xAC34	0x00000010 ;__Lib_SPI_012_baudrateScaler+16
0xAC38	0x00000020 ;__Lib_SPI_012_baudrateScaler+20
0xAC3C	0x00000040 ;__Lib_SPI_012_baudrateScaler+24
0xAC40	0x00000080 ;__Lib_SPI_012_baudrateScaler+28
0xAC44	0x00000100 ;__Lib_SPI_012_baudrateScaler+32
0xAC48	0x00000200 ;__Lib_SPI_012_baudrateScaler+36
0xAC4C	0x00000400 ;__Lib_SPI_012_baudrateScaler+40
0xAC50	0x00000800 ;__Lib_SPI_012_baudrateScaler+44
0xAC54	0x00001000 ;__Lib_SPI_012_baudrateScaler+48
0xAC58	0x00002000 ;__Lib_SPI_012_baudrateScaler+52
0xAC5C	0x00004000 ;__Lib_SPI_012_baudrateScaler+56
0xAC60	0x00008000 ;__Lib_SPI_012_baudrateScaler+60
; end of __Lib_SPI_012_baudrateScaler
;HEXIWEAR_NFC_Click.c,0 :: ?lstr_14_HEXIWEAR_NFC_Click [38]
0xAC64	0x54202020 ;?lstr_14_HEXIWEAR_NFC_Click+0
0xAC68	0x20747865 ;?lstr_14_HEXIWEAR_NFC_Click+4
0xAC6C	0x6F636572 ;?lstr_14_HEXIWEAR_NFC_Click+8
0xAC70	0x28206472 ;?lstr_14_HEXIWEAR_NFC_Click+12
0xAC74	0x676E616C ;?lstr_14_HEXIWEAR_NFC_Click+16
0xAC78	0x65676175 ;?lstr_14_HEXIWEAR_NFC_Click+20
0xAC7C	0x25203D20 ;?lstr_14_HEXIWEAR_NFC_Click+24
0xAC80	0x29632563 ;?lstr_14_HEXIWEAR_NFC_Click+28
0xAC84	0x7325203A ;?lstr_14_HEXIWEAR_NFC_Click+32
0xAC88	0x000A ;?lstr_14_HEXIWEAR_NFC_Click+36
; end of ?lstr_14_HEXIWEAR_NFC_Click
;HEXIWEAR_NFC_Click.c,0 :: ?lstr_36_HEXIWEAR_NFC_Click [38]
0xAC8A	0x50202D20 ;?lstr_36_HEXIWEAR_NFC_Click+0
0xAC8E	0x204C4C4F ;?lstr_36_HEXIWEAR_NFC_Click+4
0xAC92	0x45444F4D ;?lstr_36_HEXIWEAR_NFC_Click+8
0xAC96	0x6552203A ;?lstr_36_HEXIWEAR_NFC_Click+12
0xAC9A	0x65746F6D ;?lstr_36_HEXIWEAR_NFC_Click+16
0xAC9E	0x64255420 ;?lstr_36_HEXIWEAR_NFC_Click+20
0xACA2	0x63612054 ;?lstr_36_HEXIWEAR_NFC_Click+24
0xACA6	0x61766974 ;?lstr_36_HEXIWEAR_NFC_Click+28
0xACAA	0x0D646574 ;?lstr_36_HEXIWEAR_NFC_Click+32
0xACAE	0x000A ;?lstr_36_HEXIWEAR_NFC_Click+36
; end of ?lstr_36_HEXIWEAR_NFC_Click
;,0 :: _initBlock_57 [34]
; Containing: hexs [17]
;             hexb [17]
0xACB0	0x33323130 ;_initBlock_57+0 : hexs at 0xACB0
0xACB4	0x37363534 ;_initBlock_57+4
0xACB8	0x62613938 ;_initBlock_57+8
0xACBC	0x66656463 ;_initBlock_57+12
0xACC0	0x32313000 ;_initBlock_57+16 : hexb at 0xACC1
0xACC4	0x36353433 ;_initBlock_57+20
0xACC8	0x41393837 ;_initBlock_57+24
0xACCC	0x45444342 ;_initBlock_57+28
0xACD0	0x0046 ;_initBlock_57+32
; end of _initBlock_57
;__Lib_Conversions.c,3 :: __Lib_Conversions_Digits [16]
0xACD2	0x33323130 ;__Lib_Conversions_Digits+0
0xACD6	0x37363534 ;__Lib_Conversions_Digits+4
0xACDA	0x42413938 ;__Lib_Conversions_Digits+8
0xACDE	0x46454443 ;__Lib_Conversions_Digits+12
; end of __Lib_Conversions_Digits
;__Lib_SPI_012.c,246 :: __Lib_SPI_012_baudratePrescaler [16]
0xACE4	0x00000002 ;__Lib_SPI_012_baudratePrescaler+0
0xACE8	0x00000003 ;__Lib_SPI_012_baudratePrescaler+4
0xACEC	0x00000005 ;__Lib_SPI_012_baudratePrescaler+8
0xACF0	0x00000007 ;__Lib_SPI_012_baudratePrescaler+12
; end of __Lib_SPI_012_baudratePrescaler
;HEXIWEAR_NFC_Click.c,0 :: ?lstr_37_HEXIWEAR_NFC_Click [12]
0xACF4	0x65707954 ;?lstr_37_HEXIWEAR_NFC_Click+0
0xACF8	0x20642520 ;?lstr_37_HEXIWEAR_NFC_Click+4
0xACFC	0x00676154 ;?lstr_37_HEXIWEAR_NFC_Click+8
; end of ?lstr_37_HEXIWEAR_NFC_Click
;RW_NDEF_T4T.c,66 :: RW_NDEF_T4T_RW_NDEF_T4T_APP_SELECT [12]
0xAD00	0x0004A400 ;RW_NDEF_T4T_RW_NDEF_T4T_APP_SELECT+0
0xAD04	0x0076D207 ;RW_NDEF_T4T_RW_NDEF_T4T_APP_SELECT+4
0xAD08	0x01018500 ;RW_NDEF_T4T_RW_NDEF_T4T_APP_SELECT+8
; end of RW_NDEF_T4T_RW_NDEF_T4T_APP_SELECT
;__Lib_Sprinti.c,114 :: __Lib_Sprinti_octpowers [12]
0xAD0C	0x00080001 ;__Lib_Sprinti_octpowers+0
0xAD10	0x02000040 ;__Lib_Sprinti_octpowers+4
0xAD14	0x80001000 ;__Lib_Sprinti_octpowers+8
; end of __Lib_Sprinti_octpowers
;HEXIWEAR_NFC_Click.c,72 :: _NDEF_RECORD [11]
0xAD18	0x540701D1 ;_NDEF_RECORD+0
0xAD1C	0x546E6502 ;_NDEF_RECORD+4
0xAD20	0x747365 ;_NDEF_RECORD+8
; end of _NDEF_RECORD
;__Lib_Sprinti.c,103 :: __Lib_Sprinti_dpowers [10]
0xAD24	0x000A0001 ;__Lib_Sprinti_dpowers+0
0xAD28	0x03E80064 ;__Lib_Sprinti_dpowers+4
0xAD2C	0x2710 ;__Lib_Sprinti_dpowers+8
; end of __Lib_Sprinti_dpowers
;RW_NDEF_T1T.c,62 :: RW_NDEF_T1T_T1T_READ8 [10]
0xAD2E	0x00000002 ;RW_NDEF_T1T_T1T_READ8+0
0xAD32	0x00000000 ;RW_NDEF_T1T_T1T_READ8+4
0xAD36	0x0000 ;RW_NDEF_T1T_T1T_READ8+8
; end of RW_NDEF_T1T_T1T_READ8
;__Lib_Sprinti.c,109 :: __Lib_Sprinti_hexpowers [8]
0xAD38	0x00100001 ;__Lib_Sprinti_hexpowers+0
0xAD3C	0x10000100 ;__Lib_Sprinti_hexpowers+4
; end of __Lib_Sprinti_hexpowers
;,0 :: _initBlock_67 [14]
; Containing: RW_NDEF_T4T_CC_SELECT [7]
;             T1T_RID [7]
0xAD40	0x0C00A400 ;_initBlock_67+0 : RW_NDEF_T4T_CC_SELECT at 0xAD40
0xAD44	0x7803E102 ;_initBlock_67+4 : T1T_RID at 0xAD47
0xAD48	0x00000000 ;_initBlock_67+8
0xAD4C	0x0000 ;_initBlock_67+12
; end of _initBlock_67
;,0 :: _initBlock_68 [18]
; Containing: RW_NDEF_T4T_NDEF_SELECT [7]
;             SNEP_PUT_SUCCESS [6]
;             RW_NDEF_T4T_READ [5]
0xAD4E	0x0C00A400 ;_initBlock_68+0 : RW_NDEF_T4T_NDEF_SELECT at 0xAD4E
0xAD52	0x1004E102 ;_initBlock_68+4 : SNEP_PUT_SUCCESS at 0xAD55
0xAD56	0x00000081 ;_initBlock_68+8
0xAD5A	0x00B00000 ;_initBlock_68+12 : RW_NDEF_T4T_READ at 0xAD5B
0xAD5E	0x0F00 ;_initBlock_68+16
; end of _initBlock_68
;nfc.c,0 :: ?lstr_2_nfc [4]
0xAD60	0x00207325 ;?lstr_2_nfc+0
; end of ?lstr_2_nfc
;HEXIWEAR_NFC_Click.c,0 :: ?lstr_16_HEXIWEAR_NFC_Click [4]
0xAD64	0x000A7325 ;?lstr_16_HEXIWEAR_NFC_Click+0
; end of ?lstr_16_HEXIWEAR_NFC_Click
;nfc.c,0 :: ?lstr_1_nfc [4]
0xAD68	0x00207325 ;?lstr_1_nfc+0
; end of ?lstr_1_nfc
;RW_NDEF_T1T.c,61 :: RW_NDEF_T1T_T1T_RALL [3]
0xAD6C	0x000000 ;RW_NDEF_T1T_T1T_RALL+0
; end of RW_NDEF_T1T_T1T_RALL
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0198      [22]    __Lib_I2C_012_I2Cx_Is_Idle
0x01B0      [44]    __Lib_SPI_012_SPI_Hal_WriteBlocking
0x01DC      [38]    __Lib_I2C_012_I2Cx_ReadByte
0x0204      [32]    _SPI2_Write
0x0224     [106]    __Lib_I2C_012_I2Cx_Stop
0x0290     [230]    __Lib_I2C_012_I2Cx_Read
0x0378      [26]    __Lib_I2C_012_I2Cx_Wait_For_Idle
0x0394      [62]    __Lib_I2C_012_I2Cx_WriteByte
0x03D4      [36]    _I2C1_Read
0x03F8       [6]    _ndef_push_cb
0x0410      [36]    _I2C0_Read
0x0434      [68]    _OLED_SendCmd
0x0478     [354]    __Lib_I2C_012_I2Cx_Write
0x05DC     [158]    __Lib_I2C_012_I2Cx_Start
0x067C      [16]    _Get_Fosc_kHz
0x068C      [36]    _I2C2_Read
0x06B0      [24]    _I2C0_Start
0x06C8      [48]    __Lib_GPIO_GPIO_HAL_Clk_Enable
0x06F8      [36]    _I2C1_Write
0x071C      [80]    _WordToStr
0x076C      [36]    _I2C0_Write
0x0790      [88]    __Lib_GPIO_GPIO_Config_Pin_Alternate_Function
0x07E8      [24]    _I2C2_Start
0x0800     [112]    _SIM_GetClocksFrequency
0x0870      [24]    _I2C1_Start
0x0888      [96]    _OLED_SendData
0x08E8     [154]    OLED_driver_SetBorders
0x0984      [52]    _memcmp
0x09B8      [36]    _I2C2_Write
0x09DC     [128]    _nfc_hal_read
0x0A5C     [996]    _rw_ndef_t4t_read_next
0x0E40     [624]    _rw_ndef_t2t_read_next
0x10B0     [424]    _rw_ndef_t3t_read_next
0x1258      [96]    _nfc_hal_write
0x12B8      [28]    _Delay_10ms
0x12D4     [110]    _IntToStr
0x1344      [44]    _ByteToHex
0x1370      [50]    P2P_NDEF_fill_llcp
0x13A4      [32]    _rw_ndef_t1t_reset
0x13C4     [104]    nfc_host_rx
0x142C      [50]    P2P_NDEF_parse_llcp
0x1460      [32]    _rw_ndef_t4t_reset
0x1480     [704]    _rw_ndef_t1t_read_next
0x1740      [32]    _rw_ndef_t2t_reset
0x1760      [32]    _rw_ndef_t3t_reset
0x1780     [108]    __Lib_SPI_012_SPI_Hal_ResetInit
0x17EC      [22]    _isdigit
0x1804     [316]    __Lib_SPI_012_SPI_Hal_SetBaudRate
0x1940     [148]    _OLED_DrawPixel
0x19D4      [18]    __Lib_SPI_012_SPI_Hal_StartTransfer
0x19E8      [72]    __Lib_SPI_012_SPI_Hal_EnableClock
0x1A30     [180]    __Lib_GPIO_GPIO_HAL_Config
0x1AE4      [74]    _GPIO_Alternate_Function_Enable
0x1B30     [572]    OLED_driver_OLED_WriteChar
0x1D6C      [28]    _nfc_hal_delay
0x1D88      [24]    OLED_driver_OLED_MoveCursor
0x1DA0     [238]    __Lib_SPI_012_SPI_Hal_Init_Advanced
0x1E90     [108]    __Lib_SPI_012_SPI_AssignPtr
0x1EFC      [18]    _GPIO_Config
0x1F10     [112]    _rw_ndef_reset
0x1F80     [648]    _p2p_ndef_next
0x2208      [56]    _nfc_hal_reset
0x2240      [32]    _rw_ndef_read_next
0x2260      [48]    _rw_ndef_t3t_set_id_m
0x2290    [2336]    __Lib_Sprinti__doprnti
0x2BB0      [36]    _p2p_ndef_reset
0x2BD4     [280]    nfc_host_tx_rx
0x2CEC      [52]    _sprinti
0x2D20      [34]    _memcpy
0x2D44      [82]    _OLED_WriteText
0x2D98     [108]    _OLED_SetFont
0x2E04      [24]    _GPIO_Digital_Output
0x2E1C     [368]    nfc_p2p_mode
0x2F8C     [588]    nfc_reader_mode
0x31D8      [24]    _GPIO_Digital_Input
0x31F0     [120]    _NVIC_IntEnable
0x3268      [50]    OLED_driver_OLED_Swap
0x329C      [76]    _nfc_hal_init
0x32E8     [388]    __Lib_I2C_012_I2Cx_Init_Advanced
0x346C     [200]    nfc_initialize_core
0x3534      [28]    _Delay_1ms
0x3550      [20]    _OLED_PowerOff
0x3564      [44]    _SPI2_Init_Advanced
0x3590      [20]    _OLED_PowerOn
0x35A4     [104]    _nfc_restart_discovery
0x360C      [14]    _EnableInterrupts
0x361C      [16]    _p2p_ndef_register_pull_callback
0x362C      [52]    _p2p_ndef_set_record
0x3660     [104]    _nfc_stop_discovery
0x36C8     [348]    _ndef_pull_cb
0x3824      [84]    _init_timer2
0x3878      [68]    _init_ExtPinInt
0x38BC     [744]    _nfc_configure
0x3BA4      [28]    _I2C0_Init_Advanced
0x3BC0     [288]    _OLED_DrawBox
0x3CE0     [196]    _OLED_DrawImage
0x3DA4     [728]    _OLED_Init
0x407C     [260]    _nfc_start_discovery
0x4180     [588]    _nfc_init
0x43CC      [16]    _rw_ndef_register_pull_callback
0x43DC      [44]    _nfc_process
0x4408      [20]    _nfc_timer_tick
0x441C      [16]    _nfc_rx_ready
0x442C      [20]    ___CC2DW
0x4440     [440]    _system_init
0x45F8     [180]    _nfc_wait_for_discovery_notification
0x46AC     [484]    _process_radio
0x4890      [58]    ___FillZeros
0x48CC      [52]    _timer2_interrupt
0x4900      [40]    _card_rx_ISR
0x4928      [24]    ___EnableFPU
0x4940    [1352]    __Lib_System_InitialSetUpRCCRCC2
0x4E88      [96]    _main
0x4EE8       [8]    ___GenExcept
0x4EF0      [20]    __Lib_System_InitialSetUpFosc
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [4]    FARG_FloatToStr_fnum
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x20000000      [13]    ?lstr15_HEXIWEAR_NFC_Click
0x2000000D      [12]    ?lstr17_HEXIWEAR_NFC_Click
0x20000019      [12]    ?lstr18_HEXIWEAR_NFC_Click
0x20000025      [12]    ?lstr35_HEXIWEAR_NFC_Click
0x20000031      [10]    ?lstr38_HEXIWEAR_NFC_Click
0x2000003B      [12]    ?lstr39_HEXIWEAR_NFC_Click
0x20000047       [8]    _discovery_technologies
0x2000004F      [16]    ?lstr40_HEXIWEAR_NFC_Click
0x2000005F      [16]    ?lstr30_HEXIWEAR_NFC_Click
0x2000006F       [7]    ?lstr31_HEXIWEAR_NFC_Click
0x20000076       [7]    ?lstr32_HEXIWEAR_NFC_Click
0x2000007D       [7]    ?lstr33_HEXIWEAR_NFC_Click
0x20000084       [9]    ?lstr34_HEXIWEAR_NFC_Click
0x2000008D      [16]    ?lstr41_HEXIWEAR_NFC_Click
0x2000009D      [15]    ?lstr3_nfc
0x200000AC      [16]    ?lstr4_nfc
0x200000BC      [15]    ?lstr5_nfc
0x200000CB      [12]    ?lstr6_nfc
0x200000D7      [13]    ?lstr7_nfc
0x200000E4      [14]    ?lstr8_nfc
0x200000F2      [13]    ?lstr9_nfc
0x200000FF      [10]    ?lstr10_nfc
0x20000109      [16]    ?lstr11_nfc
0x20000119     [258]    _answer
0x2000021B       [1]    OLED_driver_FontInitialized
0x2000021C       [2]    P2P_NDEF_ndef_record_size
0x2000021E       [1]    P2P_NDEF_e_p2p_snep_client_state
0x2000021F       [1]    RW_NDEF_T1T_e_rw_ndef_t1t_state
0x20000220       [4]    P2P_NDEF_p_p2p_ndef_push_cb
0x20000224       [4]    P2P_NDEF_p_p2p_ndef_pull_cb
0x20000228       [2]    P2P_NDEF_p2p_snep_client_delay_count
0x2000022A       [1]    RW_NDEF_T2T_e_rw_ndef_t2t_state
0x2000022B       [1]    RW_NDEF_T3T_e_rw_ndef_t3t_state
0x2000022C       [4]    RW_NDEF_p_read_fct
0x20000230      [16]    RW_NDEF_T3T_T3T_CHECK
0x20000240       [1]    RW_NDEF_T4T_e_rw_ndef_t4t_state
0x20000241      [16]    ?lstr1___Lib_Sprinti
0x20000251      [17]    ?lstr2___Lib_Sprinti
0x20000262       [5]    ?lstr3___Lib_Sprinti
0x20000267       [1]    _incoming_flag
0x20000268       [4]    nfc_timer_tick
0x2000026C       [1]    nfc_rx_flag
0x2000026D       [1]    nfc_hal__i2c_hw_address
0x2000026E       [2]    OLED_driver__fontFirstChar
0x20000270       [4]    nfc_hal_start_i2c_p
0x20000274       [4]    _I2C_Start_Ptr
0x20000278       [4]    nfc_hal_write_i2c_p
0x2000027C       [4]    _I2C_Write_Ptr
0x20000280       [4]    nfc_hal_read_i2c_p
0x20000284       [4]    _I2C_Read_Ptr
0x20000288   [18432]    OLED_driver_screenBuf
0x20004A88      [12]    OLED_driver_oled_text_properties
0x20004A94       [2]    OLED_driver__fontLastChar
0x20004A96       [1]    OLED_driver_FontOrientation
0x20004A97       [1]    _ExternalFontSet
0x20004A98       [4]    OLED_driver__font
0x20004A9C       [2]    OLED_driver_y_cord
0x20004A9E       [2]    OLED_driver__fontHeight
0x20004AA0       [2]    OLED_driver_x_cord
0x20004AA2       [2]    OLED_driver_FontColor
0x20004AA4       [4]    P2P_NDEF_p_ndef_record
0x20004AA8       [4]    _p_rw_ndef_pull_cb
0x20004AAC      [16]    RW_NDEF_T1T_rw_ndef_t1t_ndef
0x20004ABC     [240]    _ndef_buffer
0x20004BAC      [12]    RW_NDEF_T2T_rw_ndef_t2t_ndef
0x20004BB8      [20]    RW_NDEF_T3T_rw_ndef_t3t_ndef
0x20004BCC      [20]    RW_NDEF_T4T_rw_ndef_t4t_ndef
0x20004BE0       [4]    ___System_CLOCK_IN_KHZ
0x20004BE4       [4]    _SPI_Wr_Ptr
0x20004BE8       [4]    _SPI_Rd_Ptr
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x01AE       [2]    RW_NDEF_T4T_RW_NDEF_T4T_OK
0x0202       [2]    P2P_NDEF_LLCP_SYMM
0x028E       [2]    P2P_NDEF_LLCP_CONNECT_SNEP
0x4F04   [18438]    _NFC_bmp
0x970A    [1679]    _guiFont_Tahoma_8_Regular
0x9D99      [13]    ?ICS?lstr15_HEXIWEAR_NFC_Click
0x9DA6      [12]    ?ICS?lstr17_HEXIWEAR_NFC_Click
0x9DB2      [12]    ?ICS?lstr18_HEXIWEAR_NFC_Click
0x9DBE      [12]    ?ICS?lstr35_HEXIWEAR_NFC_Click
0x9DCA      [10]    ?ICS?lstr38_HEXIWEAR_NFC_Click
0x9DD4      [12]    ?ICS?lstr39_HEXIWEAR_NFC_Click
0x9DE0       [8]    ?ICS_discovery_technologies
0x9DE8      [16]    ?ICS?lstr40_HEXIWEAR_NFC_Click
0x9DF8      [16]    ?ICS?lstr30_HEXIWEAR_NFC_Click
0x9E08       [7]    ?ICS?lstr31_HEXIWEAR_NFC_Click
0x9E0F       [7]    ?ICS?lstr32_HEXIWEAR_NFC_Click
0x9E16       [7]    ?ICS?lstr33_HEXIWEAR_NFC_Click
0x9E1D       [9]    ?ICS?lstr34_HEXIWEAR_NFC_Click
0x9E26      [16]    ?ICS?lstr41_HEXIWEAR_NFC_Click
0x9E36      [15]    ?ICS?lstr3_nfc
0x9E45      [16]    ?ICS?lstr4_nfc
0x9E55      [15]    ?ICS?lstr5_nfc
0x9E64      [12]    ?ICS?lstr6_nfc
0x9E70      [13]    ?ICS?lstr7_nfc
0x9E7D      [14]    ?ICS?lstr8_nfc
0x9E8B      [13]    ?ICS?lstr9_nfc
0x9E98      [10]    ?ICS?lstr10_nfc
0x9EA2      [16]    ?ICS?lstr11_nfc
0x9EB2     [258]    ?ICS_answer
0x9FB4       [1]    ?ICSOLED_driver_FontInitialized
0x9FB5       [2]    ?ICSP2P_NDEF_ndef_record_size
0x9FB7       [1]    ?ICSP2P_NDEF_e_p2p_snep_client_state
0x9FB8       [1]    ?ICSRW_NDEF_T1T_e_rw_ndef_t1t_state
0x9FB9       [4]    ?ICSP2P_NDEF_p_p2p_ndef_push_cb
0x9FBD       [4]    ?ICSP2P_NDEF_p_p2p_ndef_pull_cb
0x9FC1       [2]    ?ICSP2P_NDEF_p2p_snep_client_delay_count
0x9FC3       [1]    ?ICSRW_NDEF_T2T_e_rw_ndef_t2t_state
0x9FC4       [1]    ?ICSRW_NDEF_T3T_e_rw_ndef_t3t_state
0x9FC5       [4]    ?ICSRW_NDEF_p_read_fct
0x9FC9      [16]    ?ICSRW_NDEF_T3T_T3T_CHECK
0x9FD9       [1]    ?ICSRW_NDEF_T4T_e_rw_ndef_t4t_state
0x9FDA      [16]    ?ICS?lstr1___Lib_Sprinti
0x9FEA      [17]    ?ICS?lstr2___Lib_Sprinti
0x9FFB       [5]    ?ICS?lstr3___Lib_Sprinti
0xA000     [256]    ?ICSnfc_p2p_mode_cmd_L2
0xA100       [2]    ?ICSnfc_p2p_mode_cmd_size_L2
0xA102     [258]    ?ICSnfc_p2p_mode_answer_L0
0xA204       [2]    ?ICSnfc_p2p_mode_answer_size_L0
0xA206       [5]    ?ICSnfc_p2p_mode_NCIL_LCP_SYMM_L0
0xA20B       [4]    ?ICSnfc_p2p_mode_NCI_RESTART_DISCOVERY_L0
0xA210     [400]    _divTable
0xA3A0     [258]    ?ICSnfc_configure_answer_L0
0xA4A2       [2]    ?ICSnfc_configure_answer_size_L0
0xA4A4       [2]    ?ICSnfc_configure_NCI_DISCOVER_MAP_CMD_L0
0xA4A6       [3]    ?ICSnfc_configure_DM_P2P_L0
0xA4A9       [5]    ?ICSnfc_configure_R_P2P_L0
0xA4AE      [34]    ?ICSnfc_configure_NCI_SET_CONFIG_NFC_L0
0xA4D0      [15]    ?ICSnfc_configure_DM_RW_L0
0xA4DF       [3]    ?ICSnfc_configure_NCI_PROPRIETARY_ACT_CMD_L0
0xA4E2       [5]    ?ICSnfc_configure_NCI_ROUTING_L0
0xA4E7       [7]    ?ICSnfc_configure_nci_set_config_nfca_selrsp_L0
0xA4EE     [256]    ?ICSnfc_reader_mode_cmd_L0
0xA5EE       [2]    ?ICSnfc_reader_mode_cmd_size_L0
0xA5F0       [2]    ?ICSnfc_reader_mode_answer_size_L0
0xA5F2      [10]    ?ICSnfc_reader_mode_NCI_PRES_CHECK_T1T_L0
0xA5FC       [5]    ?ICSnfc_reader_mode_NCI_PRES_CHECK_T2T_L0
0xA601       [7]    ?ICSnfc_reader_mode_NCI_POLLING_CMD_T3T_L0
0xA608       [3]    ?ICSnfc_reader_mode_NCI_PRES_CHECK_ISO_DEP_L0
0xA60B       [4]    ?ICSnfc_reader_mode_NCI_RESTART_DISCOVERY_L0
0xA60F     [258]    ?ICSnfc_init_answer_L0
0xA711       [2]    ?ICSnfc_init_answer_size_L0
0xA713       [4]    ?ICSnfc_init_CORE_SET_POWER_MODE_CMD_L0
0xA717       [8]    ?ICSnfc_init_TEST_ANTENNA_CMD_L0
0xA71F       [7]    ?ICSnfc_init_TEST_PRBS_CMD_L0
0xA726     [258]    ?ICSnfc_initialize_core_answer_L0
0xA828       [2]    ?ICSnfc_initialize_core_answer_size_L0
0xA82A       [2]    ?ICSnfc_initialize_core_i_L0
0xA82C       [4]    ?ICSnfc_initialize_core_CORE_RESET_CMD_L0
0xA830       [3]    ?ICSnfc_initialize_core_CORE_INIT_CMD_L0
0xA833     [258]    ?ICSnfc_stop_discovery_answer_L0
0xA935       [2]    ?ICSnfc_stop_discovery_answer_size_L0
0xA937       [4]    ?ICSnfc_stop_discovery_NCI_STOP_DISCOVERY_L0
0xA93B     [258]    ?ICSnfc_restart_discovery_answer_L0
0xAA3D       [2]    ?ICSnfc_restart_discovery_answer_size_L0
0xAA3F       [4]    ?ICSnfc_restart_discovery_NCI_RESTART_DISCOVERY_L0
0xAA43     [258]    ?ICSnfc_start_discovery_answer_L0
0xAB45       [2]    ?ICSnfc_start_discovery_answer_size_L0
0xAB47       [2]    ?ICSnfc_start_discovery_NCI_DISCOVER_CMD_L0
0xAB4C     [108]    __GPIO_Module_I2C0_PD8_9
0xABB8     [108]    __GPIO_Module_SPI2_PB21_23_22
0xAC24      [64]    __Lib_SPI_012_baudrateScaler
0xAC64      [38]    ?lstr_14_HEXIWEAR_NFC_Click
0xAC8A      [38]    ?lstr_36_HEXIWEAR_NFC_Click
0xACB0      [17]    __Lib_Sprinti_hexs
0xACC1      [17]    __Lib_Sprinti_hexb
0xACD2      [16]    __Lib_Conversions_Digits
0xACE4      [16]    __Lib_SPI_012_baudratePrescaler
0xACF4      [12]    ?lstr_37_HEXIWEAR_NFC_Click
0xAD00      [12]    RW_NDEF_T4T_RW_NDEF_T4T_APP_SELECT
0xAD0C      [12]    __Lib_Sprinti_octpowers
0xAD18      [11]    _NDEF_RECORD
0xAD24      [10]    __Lib_Sprinti_dpowers
0xAD2E      [10]    RW_NDEF_T1T_T1T_READ8
0xAD38       [8]    __Lib_Sprinti_hexpowers
0xAD40       [7]    RW_NDEF_T4T_RW_NDEF_T4T_CC_SELECT
0xAD47       [7]    RW_NDEF_T1T_T1T_RID
0xAD4E       [7]    RW_NDEF_T4T_RW_NDEF_T4T_NDEF_SELECT
0xAD55       [6]    P2P_NDEF_SNEP_PUT_SUCCESS
0xAD5B       [5]    RW_NDEF_T4T_RW_NDEF_T4T_READ
0xAD60       [4]    ?lstr_2_nfc
0xAD64       [4]    ?lstr_16_HEXIWEAR_NFC_Click
0xAD68       [4]    ?lstr_1_nfc
0xAD6C       [3]    RW_NDEF_T1T_T1T_RALL
