

================================================================
== Vitis HLS Report for 'FIR8_Pipeline_SHIFTER_LOOP'
================================================================
* Date:           Sat Oct 18 17:03:32 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        FIR8
* Solution:       hls_component (Vivado IP Flow Target)
* Product family: aartix7
* Target device:  xa7a100t-csg324-2I


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  1.00 us|  4.570 ns|     0.27 us|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       10|       10|  10.000 us|  10.000 us|    9|    9|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- SHIFTER_LOOP  |        8|        8|         2|          1|          1|     8|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     41|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     49|    -|
|Register         |        -|    -|      12|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      12|     90|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln51_fu_115_p2  |         +|   0|  0|  13|           4|           2|
    |add_ln56_fu_104_p2  |         +|   0|  0|  11|           3|           2|
    |ap_condition_184    |       and|   0|  0|   2|           1|           1|
    |icmp_ln53_fu_98_p2  |      icmp|   0|  0|  13|           4|           1|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  41|          13|           8|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1      |   9|          2|    4|          8|
    |i_fu_40                   |   9|          2|    4|          8|
    |shift_reg_address1_local  |  13|          3|    3|          9|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  49|         11|   13|         29|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_1_reg_137              |  4|   0|    4|          0|
    |i_fu_40                  |  4|   0|    4|          0|
    |icmp_ln53_reg_145        |  1|   0|    1|          0|
    +-------------------------+---+----+-----+-----------+
    |Total                    | 12|   0|   12|          0|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+----------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |        Source Object       |    C Type    |
+--------------------+-----+-----+------------+----------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  FIR8_Pipeline_SHIFTER_LOOP|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  FIR8_Pipeline_SHIFTER_LOOP|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  FIR8_Pipeline_SHIFTER_LOOP|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  FIR8_Pipeline_SHIFTER_LOOP|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  FIR8_Pipeline_SHIFTER_LOOP|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  FIR8_Pipeline_SHIFTER_LOOP|  return value|
|x                   |   in|    8|     ap_none|                           x|        scalar|
|shift_reg_address0  |  out|    3|   ap_memory|                   shift_reg|         array|
|shift_reg_ce0       |  out|    1|   ap_memory|                   shift_reg|         array|
|shift_reg_we0       |  out|    1|   ap_memory|                   shift_reg|         array|
|shift_reg_d0        |  out|    8|   ap_memory|                   shift_reg|         array|
|shift_reg_address1  |  out|    3|   ap_memory|                   shift_reg|         array|
|shift_reg_ce1       |  out|    1|   ap_memory|                   shift_reg|         array|
|shift_reg_we1       |  out|    1|   ap_memory|                   shift_reg|         array|
|shift_reg_d1        |  out|    8|   ap_memory|                   shift_reg|         array|
|shift_reg_q1        |   in|    8|   ap_memory|                   shift_reg|         array|
+--------------------+-----+-----+------------+----------------------------+--------------+

