# Generated by Yosys 0.9+932 (git sha1 613334d9, gcc 7.4.0-1ubuntu1~18.04.1 -fPIC -Os)
autoidx 6937
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:849"
module \ICESTORM_LC
  parameter \ASYNC_SR
  parameter \CARRY_ENABLE
  parameter \CIN_CONST
  parameter \CIN_SET
  parameter \DFF_ENABLE
  parameter \LUT_INIT
  parameter \NEG_CLK
  parameter \SET_NORESET
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:850"
  wire input 7 \CEN
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:850"
  wire input 5 \CIN
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:850"
  wire input 6 \CLK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:856"
  wire output 11 \COUT
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:850"
  wire input 1 \I0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:850"
  wire input 2 \I1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:850"
  wire input 3 \I2
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:850"
  wire input 4 \I3
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:851"
  wire output 9 \LO
  attribute \abc9_arrival 540
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:855"
  wire output 10 \O
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:850"
  wire input 8 \SR
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1665"
module \ICESTORM_RAM
  parameter \INIT_0
  parameter \INIT_1
  parameter \INIT_2
  parameter \INIT_3
  parameter \INIT_4
  parameter \INIT_5
  parameter \INIT_6
  parameter \INIT_7
  parameter \INIT_8
  parameter \INIT_9
  parameter \INIT_A
  parameter \INIT_B
  parameter \INIT_C
  parameter \INIT_D
  parameter \INIT_E
  parameter \INIT_F
  parameter \NEG_CLK_R
  parameter \NEG_CLK_W
  parameter \READ_MODE
  parameter \WRITE_MODE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671"
  wire input 60 \MASK_0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671"
  wire input 59 \MASK_1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671"
  wire input 50 \MASK_10
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671"
  wire input 49 \MASK_11
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671"
  wire input 48 \MASK_12
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671"
  wire input 47 \MASK_13
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671"
  wire input 46 \MASK_14
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671"
  wire input 45 \MASK_15
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671"
  wire input 58 \MASK_2
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671"
  wire input 57 \MASK_3
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671"
  wire input 56 \MASK_4
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671"
  wire input 55 \MASK_5
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671"
  wire input 54 \MASK_6
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671"
  wire input 53 \MASK_7
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671"
  wire input 52 \MASK_8
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1671"
  wire input 51 \MASK_9
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1668"
  wire input 30 \RADDR_0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1668"
  wire input 29 \RADDR_1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1668"
  wire input 20 \RADDR_10
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1668"
  wire input 28 \RADDR_2
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1668"
  wire input 27 \RADDR_3
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1668"
  wire input 26 \RADDR_4
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1668"
  wire input 25 \RADDR_5
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1668"
  wire input 24 \RADDR_6
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1668"
  wire input 23 \RADDR_7
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1668"
  wire input 22 \RADDR_8
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1668"
  wire input 21 \RADDR_9
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667"
  wire input 17 \RCLK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667"
  wire input 18 \RCLKE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1666"
  wire output 16 \RDATA_0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1666"
  wire output 15 \RDATA_1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1666"
  wire output 6 \RDATA_10
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1666"
  wire output 5 \RDATA_11
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1666"
  wire output 4 \RDATA_12
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1666"
  wire output 3 \RDATA_13
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1666"
  wire output 2 \RDATA_14
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1666"
  wire output 1 \RDATA_15
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1666"
  wire output 14 \RDATA_2
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1666"
  wire output 13 \RDATA_3
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1666"
  wire output 12 \RDATA_4
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1666"
  wire output 11 \RDATA_5
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1666"
  wire output 10 \RDATA_6
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1666"
  wire output 9 \RDATA_7
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1666"
  wire output 8 \RDATA_8
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1666"
  wire output 7 \RDATA_9
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1667"
  wire input 19 \RE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1670"
  wire input 44 \WADDR_0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1670"
  wire input 43 \WADDR_1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1670"
  wire input 34 \WADDR_10
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1670"
  wire input 42 \WADDR_2
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1670"
  wire input 41 \WADDR_3
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1670"
  wire input 40 \WADDR_4
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1670"
  wire input 39 \WADDR_5
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1670"
  wire input 38 \WADDR_6
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1670"
  wire input 37 \WADDR_7
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1670"
  wire input 36 \WADDR_8
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1670"
  wire input 35 \WADDR_9
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669"
  wire input 31 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669"
  wire input 32 \WCLKE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1672"
  wire input 76 \WDATA_0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1672"
  wire input 75 \WDATA_1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1672"
  wire input 66 \WDATA_10
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1672"
  wire input 65 \WDATA_11
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1672"
  wire input 64 \WDATA_12
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1672"
  wire input 63 \WDATA_13
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1672"
  wire input 62 \WDATA_14
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1672"
  wire input 61 \WDATA_15
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1672"
  wire input 74 \WDATA_2
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1672"
  wire input 73 \WDATA_3
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1672"
  wire input 72 \WDATA_4
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1672"
  wire input 71 \WDATA_5
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1672"
  wire input 70 \WDATA_6
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1672"
  wire input 69 \WDATA_7
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1672"
  wire input 68 \WDATA_8
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1672"
  wire input 67 \WDATA_9
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1669"
  wire input 33 \WE
end
attribute \whitebox 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:180"
module \SB_CARRY
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:181"
  wire $logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:181$252_Y
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:181"
  wire $logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:181$254_Y
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:181"
  wire $logic_or$/usr/local/bin/../share/yosys/ice40/cells_sim.v:181$253_Y
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:181"
  wire $logic_or$/usr/local/bin/../share/yosys/ice40/cells_sim.v:181$255_Y
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:180"
  wire input 4 \CI
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:180"
  wire output 1 \CO
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:180"
  wire input 2 \I0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:180"
  wire input 3 \I1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:181"
  cell $logic_and $logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:181$252
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I0
    connect \B \I1
    connect \Y $logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:181$252_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:181"
  cell $logic_and $logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:181$254
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_or$/usr/local/bin/../share/yosys/ice40/cells_sim.v:181$253_Y
    connect \B \CI
    connect \Y $logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:181$254_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:181"
  cell $logic_or $logic_or$/usr/local/bin/../share/yosys/ice40/cells_sim.v:181$253
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A \I0
    connect \B \I1
    connect \Y $logic_or$/usr/local/bin/../share/yosys/ice40/cells_sim.v:181$253_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:181"
  cell $logic_or $logic_or$/usr/local/bin/../share/yosys/ice40/cells_sim.v:181$255
    parameter \A_SIGNED 0
    parameter \A_WIDTH 1
    parameter \B_SIGNED 0
    parameter \B_WIDTH 1
    parameter \Y_WIDTH 1
    connect \A $logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:181$252_Y
    connect \B $logic_and$/usr/local/bin/../share/yosys/ice40/cells_sim.v:181$254_Y
    connect \Y $logic_or$/usr/local/bin/../share/yosys/ice40/cells_sim.v:181$255_Y
  end
  connect \CO $logic_or$/usr/local/bin/../share/yosys/ice40/cells_sim.v:181$255_Y
end
attribute \blackbox 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:190"
module \SB_DFF
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:195"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:195"
  wire input 3 \D
  attribute \abc9_arrival 540
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:194"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:201"
module \SB_DFFE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:206"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:206"
  wire input 4 \D
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:206"
  wire input 3 \E
  attribute \abc9_arrival 540
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:205"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:285"
module \SB_DFFER
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:290"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:290"
  wire input 5 \D
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:290"
  wire input 3 \E
  attribute \abc9_arrival 540
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:289"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:290"
  wire input 4 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:315"
module \SB_DFFES
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:320"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:320"
  wire input 5 \D
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:320"
  wire input 3 \E
  attribute \abc9_arrival 540
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:319"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:320"
  wire input 4 \S
end
attribute \blackbox 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:269"
module \SB_DFFESR
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:274"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:274"
  wire input 5 \D
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:274"
  wire input 3 \E
  attribute \abc9_arrival 540
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:273"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:274"
  wire input 4 \R
end
attribute \blackbox 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:299"
module \SB_DFFESS
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:304"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:304"
  wire input 5 \D
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:304"
  wire input 3 \E
  attribute \abc9_arrival 540
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:303"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:304"
  wire input 4 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:331"
module \SB_DFFN
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:336"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:336"
  wire input 3 \D
  attribute \abc9_arrival 540
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:335"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:342"
module \SB_DFFNE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:347"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:347"
  wire input 4 \D
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:347"
  wire input 3 \E
  attribute \abc9_arrival 540
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:346"
  wire output 1 \Q
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:426"
module \SB_DFFNER
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:431"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:431"
  wire input 5 \D
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:431"
  wire input 3 \E
  attribute \abc9_arrival 540
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:430"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:431"
  wire input 4 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:456"
module \SB_DFFNES
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:461"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:461"
  wire input 5 \D
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:461"
  wire input 3 \E
  attribute \abc9_arrival 540
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:460"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:461"
  wire input 4 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:410"
module \SB_DFFNESR
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:415"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:415"
  wire input 5 \D
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:415"
  wire input 3 \E
  attribute \abc9_arrival 540
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:414"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:415"
  wire input 4 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:440"
module \SB_DFFNESS
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:445"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:445"
  wire input 5 \D
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:445"
  wire input 3 \E
  attribute \abc9_arrival 540
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:444"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:445"
  wire input 4 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:368"
module \SB_DFFNR
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:373"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:373"
  wire input 4 \D
  attribute \abc9_arrival 540
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:372"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:373"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:396"
module \SB_DFFNS
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:401"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:401"
  wire input 4 \D
  attribute \abc9_arrival 540
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:400"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:401"
  wire input 3 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:354"
module \SB_DFFNSR
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:359"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:359"
  wire input 4 \D
  attribute \abc9_arrival 540
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:358"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:359"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:382"
module \SB_DFFNSS
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:387"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:387"
  wire input 4 \D
  attribute \abc9_arrival 540
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:386"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:387"
  wire input 3 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:227"
module \SB_DFFR
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:232"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:232"
  wire input 4 \D
  attribute \abc9_arrival 540
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:231"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:232"
  wire input 3 \R
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:255"
module \SB_DFFS
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:260"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:260"
  wire input 4 \D
  attribute \abc9_arrival 540
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:259"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:260"
  wire input 3 \S
end
attribute \blackbox 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:213"
module \SB_DFFSR
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:218"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:218"
  wire input 4 \D
  attribute \abc9_arrival 540
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:217"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:218"
  wire input 3 \R
end
attribute \blackbox 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:241"
module \SB_DFFSS
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:246"
  wire input 2 \C
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:246"
  wire input 4 \D
  attribute \abc9_arrival 540
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:245"
  wire output 1 \Q
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:246"
  wire input 3 \S
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1355"
module \SB_FILTER_50NS
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1356"
  wire input 1 \FILTERIN
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1357"
  wire output 2 \FILTEROUT
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:156"
module \SB_GB
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:158"
  wire output 2 \GLOBAL_BUFFER_OUTPUT
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:157"
  wire input 1 \USER_SIGNAL_TO_GLOBAL_BUFFER
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:117"
module \SB_GB_IO
  parameter \IO_STANDARD
  parameter \NEG_TRIGGER
  parameter \PIN_TYPE
  parameter \PULLUP
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:121"
  wire input 4 \CLOCK_ENABLE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:127"
  wire output 10 \D_IN_0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:128"
  wire output 11 \D_IN_1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:125"
  wire input 8 \D_OUT_0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:126"
  wire input 9 \D_OUT_1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:119"
  wire output 2 \GLOBAL_BUFFER_OUTPUT
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:122"
  wire input 5 \INPUT_CLK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:120"
  wire input 3 \LATCH_INPUT_VALUE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:123"
  wire input 6 \OUTPUT_CLK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:124"
  wire input 7 \OUTPUT_ENABLE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:118"
  wire inout 1 \PACKAGE_PIN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1163"
module \SB_HFOSC
  parameter \CLKHF_DIV
  parameter \TRIM_EN
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1176"
  wire output 13 \CLKHF
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1175"
  wire input 12 \CLKHFEN
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1174"
  wire input 11 \CLKHFPU
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1164"
  wire input 1 \TRIM0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1165"
  wire input 2 \TRIM1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1166"
  wire input 3 \TRIM2
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1167"
  wire input 4 \TRIM3
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1168"
  wire input 5 \TRIM4
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1169"
  wire input 6 \TRIM5
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1170"
  wire input 7 \TRIM6
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1171"
  wire input 8 \TRIM7
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1172"
  wire input 9 \TRIM8
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1173"
  wire input 10 \TRIM9
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1232"
module \SB_I2C
  parameter \BUS_ADDR74
  parameter \I2C_SLAVE_INIT_ADDR
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1263"
  wire output 31 \I2CIRQ
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1264"
  wire output 32 \I2CWKUP
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1262"
  wire output 30 \SBACKO
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1243"
  wire input 11 \SBADRI0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1242"
  wire input 10 \SBADRI1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1241"
  wire input 9 \SBADRI2
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1240"
  wire input 8 \SBADRI3
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1239"
  wire input 7 \SBADRI4
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1238"
  wire input 6 \SBADRI5
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1237"
  wire input 5 \SBADRI6
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1236"
  wire input 4 \SBADRI7
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1233"
  wire input 1 \SBCLKI
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1251"
  wire input 19 \SBDATI0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1250"
  wire input 18 \SBDATI1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1249"
  wire input 17 \SBDATI2
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1248"
  wire input 16 \SBDATI3
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1247"
  wire input 15 \SBDATI4
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1246"
  wire input 14 \SBDATI5
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1245"
  wire input 13 \SBDATI6
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1244"
  wire input 12 \SBDATI7
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1261"
  wire output 29 \SBDATO0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1260"
  wire output 28 \SBDATO1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1259"
  wire output 27 \SBDATO2
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1258"
  wire output 26 \SBDATO3
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1257"
  wire output 25 \SBDATO4
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1256"
  wire output 24 \SBDATO5
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1255"
  wire output 23 \SBDATO6
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1254"
  wire output 22 \SBDATO7
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1234"
  wire input 2 \SBRWI
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1235"
  wire input 3 \SBSTBI
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1252"
  wire input 20 \SCLI
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1265"
  wire output 33 \SCLO
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1266"
  wire output 34 \SCLOE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1253"
  wire input 21 \SDAI
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1267"
  wire output 35 \SDAO
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1268"
  wire output 36 \SDAOE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:11"
module \SB_IO
  parameter \IO_STANDARD
  parameter \NEG_TRIGGER
  parameter \PIN_TYPE
  parameter \PULLUP
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:14"
  wire input 3 \CLOCK_ENABLE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:20"
  wire output 9 \D_IN_0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:21"
  wire output 10 \D_IN_1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:18"
  wire input 7 \D_OUT_0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:19"
  wire input 8 \D_OUT_1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:15"
  wire input 4 \INPUT_CLK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:13"
  wire input 2 \LATCH_INPUT_VALUE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:16"
  wire input 5 \OUTPUT_CLK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:17"
  wire input 6 \OUTPUT_ENABLE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:12"
  wire inout 1 \PACKAGE_PIN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1361"
module \SB_IO_I3C
  parameter \IO_STANDARD
  parameter \NEG_TRIGGER
  parameter \PIN_TYPE
  parameter \PULLUP
  parameter \WEAK_PULLUP
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1364"
  wire input 3 \CLOCK_ENABLE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1370"
  wire output 9 \D_IN_0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1371"
  wire output 10 \D_IN_1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1368"
  wire input 7 \D_OUT_0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1369"
  wire input 8 \D_OUT_1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1365"
  wire input 4 \INPUT_CLK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1363"
  wire input 2 \LATCH_INPUT_VALUE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1366"
  wire input 5 \OUTPUT_CLK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1367"
  wire input 6 \OUTPUT_ENABLE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1362"
  wire inout 1 \PACKAGE_PIN
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1372"
  wire input 11 \PU_ENB
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1373"
  wire input 12 \WEAK_PU_ENB
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1430"
module \SB_IO_OD
  parameter \NEG_TRIGGER
  parameter \PIN_TYPE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1433"
  wire input 3 \CLOCKENABLE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1440"
  wire output 10 \DIN0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1439"
  wire output 9 \DIN1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1438"
  wire input 8 \DOUT0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1437"
  wire input 7 \DOUT1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1434"
  wire input 4 \INPUTCLK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1432"
  wire input 2 \LATCHINPUTVALUE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1435"
  wire input 5 \OUTPUTCLK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1436"
  wire input 6 \OUTPUTENABLE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1431"
  wire inout 1 \PACKAGEPIN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1329"
module \SB_LEDDA_IP
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1343"
  wire input 14 \LEDDADDR0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1342"
  wire input 13 \LEDDADDR1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1341"
  wire input 12 \LEDDADDR2
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1340"
  wire input 11 \LEDDADDR3
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1331"
  wire input 2 \LEDDCLK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1330"
  wire input 1 \LEDDCS
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1339"
  wire input 10 \LEDDDAT0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1338"
  wire input 9 \LEDDDAT1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1337"
  wire input 8 \LEDDDAT2
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1336"
  wire input 7 \LEDDDAT3
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1335"
  wire input 6 \LEDDDAT4
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1334"
  wire input 5 \LEDDDAT5
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1333"
  wire input 4 \LEDDDAT6
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1332"
  wire input 3 \LEDDDAT7
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1344"
  wire input 15 \LEDDDEN
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1345"
  wire input 16 \LEDDEXE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1350"
  wire output 21 \LEDDON
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1346"
  wire input 17 \LEDDRST
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1347"
  wire output 18 \PWMOUT0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1348"
  wire output 19 \PWMOUT1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1349"
  wire output 20 \PWMOUT2
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1208"
module \SB_LED_DRV_CUR
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1209"
  wire input 1 \EN
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1210"
  wire output 2 \LEDPU
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1183"
module \SB_LFOSC
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1186"
  wire output 3 \CLKLF
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1185"
  wire input 2 \CLKLFEN
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1184"
  wire input 1 \CLKLFPU
end
attribute \whitebox 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171"
module \SB_LUT4
  parameter \LUT_INIT
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:173"
  wire width 8 $ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:173$248_Y
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:174"
  wire width 4 $ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:174$249_Y
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:175"
  wire width 2 $ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:175$250_Y
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:176"
  wire $ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:176$251_Y
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171"
  wire input 2 \I0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171"
  wire input 3 \I1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171"
  wire input 4 \I2
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171"
  wire input 5 \I3
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:171"
  wire output 1 \O
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:175"
  wire width 2 \s1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:174"
  wire width 4 \s2
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:173"
  wire width 8 \s3
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:173"
  cell $mux $ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:173$248
    parameter \WIDTH 8
    connect \A 8'00000000
    connect \B 8'00000000
    connect \S \I3
    connect \Y $ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:173$248_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:174"
  cell $mux $ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:174$249
    parameter \WIDTH 4
    connect \A \s3 [3:0]
    connect \B \s3 [7:4]
    connect \S \I2
    connect \Y $ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:174$249_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:175"
  cell $mux $ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:175$250
    parameter \WIDTH 2
    connect \A \s2 [1:0]
    connect \B \s2 [3:2]
    connect \S \I1
    connect \Y $ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:175$250_Y
  end
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:176"
  cell $mux $ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:176$251
    parameter \WIDTH 1
    connect \A \s1 [0]
    connect \B \s1 [1]
    connect \S \I0
    connect \Y $ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:176$251_Y
  end
  connect \s3 $ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:173$248_Y
  connect \s2 $ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:174$249_Y
  connect \s1 $ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:175$250_Y
  connect \O $ternary$/usr/local/bin/../share/yosys/ice40/cells_sim.v:176$251_Y
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1494"
module \SB_MAC16
  parameter \A_REG
  parameter \A_SIGNED
  parameter \BOTADDSUB_CARRYSELECT
  parameter \BOTADDSUB_LOWERINPUT
  parameter \BOTADDSUB_UPPERINPUT
  parameter \BOTOUTPUT_SELECT
  parameter \BOT_8x8_MULT_REG
  parameter \B_REG
  parameter \B_SIGNED
  parameter \C_REG
  parameter \D_REG
  parameter \MODE_8x8
  parameter \NEG_TRIGGER
  parameter \PIPELINE_16x16_MULT_REG1
  parameter \PIPELINE_16x16_MULT_REG2
  parameter \TOPADDSUB_CARRYSELECT
  parameter \TOPADDSUB_LOWERINPUT
  parameter \TOPADDSUB_UPPERINPUT
  parameter \TOPOUTPUT_SELECT
  parameter \TOP_8x8_MULT_REG
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496"
  wire width 16 input 4 \A
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1503"
  wire input 22 \ACCUMCI
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1505"
  wire output 26 \ACCUMCO
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1501"
  wire input 18 \ADDSUBBOT
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1501"
  wire input 17 \ADDSUBTOP
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497"
  wire input 7 \AHOLD
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496"
  wire width 16 input 5 \B
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497"
  wire input 8 \BHOLD
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496"
  wire width 16 input 3 \C
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495"
  wire input 2 \CE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497"
  wire input 9 \CHOLD
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1503"
  wire input 21 \CI
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1495"
  wire input 1 \CLK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1505"
  wire output 25 \CO
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1496"
  wire width 16 input 6 \D
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1497"
  wire input 10 \DHOLD
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498"
  wire input 12 \IRSTBOT
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1498"
  wire input 11 \IRSTTOP
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1504"
  wire width 32 output 24 \O
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1502"
  wire input 20 \OHOLDBOT
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1502"
  wire input 19 \OHOLDTOP
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1500"
  wire input 16 \OLOADBOT
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1500"
  wire input 15 \OLOADTOP
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1499"
  wire input 14 \ORSTBOT
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1499"
  wire input 13 \ORSTTOP
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1503"
  wire input 23 \SIGNEXTIN
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1505"
  wire output 27 \SIGNEXTOUT
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1045"
module \SB_PLL40_2F_CORE
  parameter \DELAY_ADJUSTMENT_MODE_FEEDBACK
  parameter \DELAY_ADJUSTMENT_MODE_RELATIVE
  parameter \DIVF
  parameter \DIVQ
  parameter \DIVR
  parameter \ENABLE_ICEGATE_PORTA
  parameter \ENABLE_ICEGATE_PORTB
  parameter \EXTERNAL_DIVIDE_FACTOR
  parameter \FDA_FEEDBACK
  parameter \FDA_RELATIVE
  parameter \FEEDBACK_PATH
  parameter \FILTER_RANGE
  parameter \PLLOUT_SELECT_PORTA
  parameter \PLLOUT_SELECT_PORTB
  parameter \SHIFTREG_DIV_MODE
  parameter \TEST_MODE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1054"
  wire input 9 \BYPASS
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1052"
  wire width 8 input 7 \DYNAMICDELAY
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1051"
  wire input 6 \EXTFEEDBACK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1056"
  wire input 11 \LATCHINPUTVALUE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1053"
  wire output 8 \LOCK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1047"
  wire output 2 \PLLOUTCOREA
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1049"
  wire output 4 \PLLOUTCOREB
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1048"
  wire output 3 \PLLOUTGLOBALA
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1050"
  wire output 5 \PLLOUTGLOBALB
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1046"
  wire input 1 \REFERENCECLK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1055"
  wire input 10 \RESETB
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1059"
  wire input 14 \SCLK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1058"
  wire input 13 \SDI
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1057"
  wire output 12 \SDO
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1080"
module \SB_PLL40_2F_PAD
  parameter \DELAY_ADJUSTMENT_MODE_FEEDBACK
  parameter \DELAY_ADJUSTMENT_MODE_RELATIVE
  parameter \DIVF
  parameter \DIVQ
  parameter \DIVR
  parameter \ENABLE_ICEGATE_PORTA
  parameter \ENABLE_ICEGATE_PORTB
  parameter \EXTERNAL_DIVIDE_FACTOR
  parameter \FDA_FEEDBACK
  parameter \FDA_RELATIVE
  parameter \FEEDBACK_PATH
  parameter \FILTER_RANGE
  parameter \PLLOUT_SELECT_PORTA
  parameter \PLLOUT_SELECT_PORTB
  parameter \SHIFTREG_DIV_MODE
  parameter \TEST_MODE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1089"
  wire input 9 \BYPASS
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1087"
  wire width 8 input 7 \DYNAMICDELAY
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1086"
  wire input 6 \EXTFEEDBACK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1091"
  wire input 11 \LATCHINPUTVALUE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1088"
  wire output 8 \LOCK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1081"
  wire input 1 \PACKAGEPIN
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1082"
  wire output 2 \PLLOUTCOREA
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1084"
  wire output 4 \PLLOUTCOREB
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1083"
  wire output 3 \PLLOUTGLOBALA
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1085"
  wire output 5 \PLLOUTGLOBALB
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1090"
  wire input 10 \RESETB
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1094"
  wire input 14 \SCLK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1093"
  wire input 13 \SDI
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1092"
  wire output 12 \SDO
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1011"
module \SB_PLL40_2_PAD
  parameter \DELAY_ADJUSTMENT_MODE_FEEDBACK
  parameter \DELAY_ADJUSTMENT_MODE_RELATIVE
  parameter \DIVF
  parameter \DIVQ
  parameter \DIVR
  parameter \ENABLE_ICEGATE_PORTA
  parameter \ENABLE_ICEGATE_PORTB
  parameter \EXTERNAL_DIVIDE_FACTOR
  parameter \FDA_FEEDBACK
  parameter \FDA_RELATIVE
  parameter \FEEDBACK_PATH
  parameter \FILTER_RANGE
  parameter \PLLOUT_SELECT_PORTB
  parameter \SHIFTREG_DIV_MODE
  parameter \TEST_MODE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1020"
  wire input 9 \BYPASS
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1018"
  wire width 8 input 7 \DYNAMICDELAY
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1017"
  wire input 6 \EXTFEEDBACK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1022"
  wire input 11 \LATCHINPUTVALUE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1019"
  wire output 8 \LOCK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1012"
  wire input 1 \PACKAGEPIN
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1013"
  wire output 2 \PLLOUTCOREA
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1015"
  wire output 4 \PLLOUTCOREB
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1014"
  wire output 3 \PLLOUTGLOBALA
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1016"
  wire output 5 \PLLOUTGLOBALB
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1021"
  wire input 10 \RESETB
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1025"
  wire input 14 \SCLK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1024"
  wire input 13 \SDI
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1023"
  wire output 12 \SDO
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:949"
module \SB_PLL40_CORE
  parameter \DELAY_ADJUSTMENT_MODE_FEEDBACK
  parameter \DELAY_ADJUSTMENT_MODE_RELATIVE
  parameter \DIVF
  parameter \DIVQ
  parameter \DIVR
  parameter \ENABLE_ICEGATE
  parameter \EXTERNAL_DIVIDE_FACTOR
  parameter \FDA_FEEDBACK
  parameter \FDA_RELATIVE
  parameter \FEEDBACK_PATH
  parameter \FILTER_RANGE
  parameter \PLLOUT_SELECT
  parameter \SHIFTREG_DIV_MODE
  parameter \TEST_MODE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:956"
  wire input 7 \BYPASS
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:954"
  wire width 8 input 5 \DYNAMICDELAY
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:953"
  wire input 4 \EXTFEEDBACK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:958"
  wire input 9 \LATCHINPUTVALUE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:955"
  wire output 6 \LOCK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:951"
  wire output 2 \PLLOUTCORE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:952"
  wire output 3 \PLLOUTGLOBAL
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:950"
  wire input 1 \REFERENCECLK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:957"
  wire input 8 \RESETB
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:961"
  wire input 12 \SCLK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:960"
  wire input 11 \SDI
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:959"
  wire output 10 \SDO
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:980"
module \SB_PLL40_PAD
  parameter \DELAY_ADJUSTMENT_MODE_FEEDBACK
  parameter \DELAY_ADJUSTMENT_MODE_RELATIVE
  parameter \DIVF
  parameter \DIVQ
  parameter \DIVR
  parameter \ENABLE_ICEGATE
  parameter \EXTERNAL_DIVIDE_FACTOR
  parameter \FDA_FEEDBACK
  parameter \FDA_RELATIVE
  parameter \FEEDBACK_PATH
  parameter \FILTER_RANGE
  parameter \PLLOUT_SELECT
  parameter \SHIFTREG_DIV_MODE
  parameter \TEST_MODE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:987"
  wire input 7 \BYPASS
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:985"
  wire width 8 input 5 \DYNAMICDELAY
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:984"
  wire input 4 \EXTFEEDBACK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:989"
  wire input 9 \LATCHINPUTVALUE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:986"
  wire output 6 \LOCK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:981"
  wire input 1 \PACKAGEPIN
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:982"
  wire output 2 \PLLOUTCORE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:983"
  wire output 3 \PLLOUTGLOBAL
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:988"
  wire input 8 \RESETB
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:992"
  wire input 12 \SCLK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:991"
  wire input 11 \SDI
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:990"
  wire output 10 \SDO
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:472"
module \SB_RAM40_4K
  parameter \INIT_0
  parameter \INIT_1
  parameter \INIT_2
  parameter \INIT_3
  parameter \INIT_4
  parameter \INIT_5
  parameter \INIT_6
  parameter \INIT_7
  parameter \INIT_8
  parameter \INIT_9
  parameter \INIT_A
  parameter \INIT_B
  parameter \INIT_C
  parameter \INIT_D
  parameter \INIT_E
  parameter \INIT_F
  parameter \INIT_FILE
  parameter \READ_MODE
  parameter \WRITE_MODE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:481"
  wire width 16 input 10 \MASK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:478"
  wire width 11 input 5 \RADDR
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:477"
  wire input 2 \RCLK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:477"
  wire input 3 \RCLKE
  attribute \abc9_arrival 2146
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:476"
  wire width 16 output 1 \RDATA
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:477"
  wire input 4 \RE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:480"
  wire width 11 input 9 \WADDR
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:479"
  wire input 6 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:479"
  wire input 7 \WCLKE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:481"
  wire width 16 input 11 \WDATA
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:479"
  wire input 8 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:643"
module \SB_RAM40_4KNR
  parameter \INIT_0
  parameter \INIT_1
  parameter \INIT_2
  parameter \INIT_3
  parameter \INIT_4
  parameter \INIT_5
  parameter \INIT_6
  parameter \INIT_7
  parameter \INIT_8
  parameter \INIT_9
  parameter \INIT_A
  parameter \INIT_B
  parameter \INIT_C
  parameter \INIT_D
  parameter \INIT_E
  parameter \INIT_F
  parameter \INIT_FILE
  parameter \READ_MODE
  parameter \WRITE_MODE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:652"
  wire width 16 input 10 \MASK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:649"
  wire width 11 input 5 \RADDR
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:648"
  wire input 3 \RCLKE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:648"
  wire input 2 \RCLKN
  attribute \abc9_arrival 2146
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:647"
  wire width 16 output 1 \RDATA
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:648"
  wire input 4 \RE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:651"
  wire width 11 input 9 \WADDR
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:650"
  wire input 6 \WCLK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:650"
  wire input 7 \WCLKE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:652"
  wire width 16 input 11 \WDATA
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:650"
  wire input 8 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:779"
module \SB_RAM40_4KNRNW
  parameter \INIT_0
  parameter \INIT_1
  parameter \INIT_2
  parameter \INIT_3
  parameter \INIT_4
  parameter \INIT_5
  parameter \INIT_6
  parameter \INIT_7
  parameter \INIT_8
  parameter \INIT_9
  parameter \INIT_A
  parameter \INIT_B
  parameter \INIT_C
  parameter \INIT_D
  parameter \INIT_E
  parameter \INIT_F
  parameter \INIT_FILE
  parameter \READ_MODE
  parameter \WRITE_MODE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:788"
  wire width 16 input 10 \MASK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:785"
  wire width 11 input 5 \RADDR
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:784"
  wire input 3 \RCLKE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:784"
  wire input 2 \RCLKN
  attribute \abc9_arrival 2146
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:783"
  wire width 16 output 1 \RDATA
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:784"
  wire input 4 \RE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:787"
  wire width 11 input 9 \WADDR
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:786"
  wire input 7 \WCLKE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:786"
  wire input 6 \WCLKN
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:788"
  wire width 16 input 11 \WDATA
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:786"
  wire input 8 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:711"
module \SB_RAM40_4KNW
  parameter \INIT_0
  parameter \INIT_1
  parameter \INIT_2
  parameter \INIT_3
  parameter \INIT_4
  parameter \INIT_5
  parameter \INIT_6
  parameter \INIT_7
  parameter \INIT_8
  parameter \INIT_9
  parameter \INIT_A
  parameter \INIT_B
  parameter \INIT_C
  parameter \INIT_D
  parameter \INIT_E
  parameter \INIT_F
  parameter \INIT_FILE
  parameter \READ_MODE
  parameter \WRITE_MODE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:720"
  wire width 16 input 10 \MASK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:717"
  wire width 11 input 5 \RADDR
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:716"
  wire input 2 \RCLK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:716"
  wire input 3 \RCLKE
  attribute \abc9_arrival 2146
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:715"
  wire width 16 output 1 \RDATA
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:716"
  wire input 4 \RE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:719"
  wire width 11 input 9 \WADDR
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:718"
  wire input 7 \WCLKE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:718"
  wire input 6 \WCLKN
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:720"
  wire width 16 input 11 \WDATA
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:718"
  wire input 8 \WE
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1191"
module \SB_RGBA_DRV
  parameter \CURRENT_MODE
  parameter \RGB0_CURRENT
  parameter \RGB1_CURRENT
  parameter \RGB2_CURRENT
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1192"
  wire input 1 \CURREN
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1197"
  wire output 6 \RGB0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1194"
  wire input 3 \RGB0PWM
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1198"
  wire output 7 \RGB1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1195"
  wire input 4 \RGB1PWM
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1199"
  wire output 8 \RGB2
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1196"
  wire input 5 \RGB2PWM
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1193"
  wire input 2 \RGBLEDEN
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1215"
module \SB_RGB_DRV
  parameter \CURRENT_MODE
  parameter \RGB0_CURRENT
  parameter \RGB1_CURRENT
  parameter \RGB2_CURRENT
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1221"
  wire output 6 \RGB0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1217"
  wire input 2 \RGB0PWM
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1222"
  wire output 7 \RGB1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1218"
  wire input 3 \RGB1PWM
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1223"
  wire output 8 \RGB2
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1219"
  wire input 4 \RGB2PWM
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1216"
  wire input 1 \RGBLEDEN
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1220"
  wire input 5 \RGBPU
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1275"
module \SB_SPI
  parameter \BUS_ADDR74
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1319"
  wire output 44 \MCSNO0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1318"
  wire output 43 \MCSNO1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1317"
  wire output 42 \MCSNO2
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1316"
  wire output 41 \MCSNO3
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1323"
  wire output 48 \MCSNOE0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1322"
  wire output 47 \MCSNOE1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1321"
  wire output 46 \MCSNOE2
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1320"
  wire output 45 \MCSNOE3
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1295"
  wire input 20 \MI
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1312"
  wire output 37 \MO
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1313"
  wire output 38 \MOE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1307"
  wire output 32 \SBACKO
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1286"
  wire input 11 \SBADRI0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1285"
  wire input 10 \SBADRI1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1284"
  wire input 9 \SBADRI2
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1283"
  wire input 8 \SBADRI3
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1282"
  wire input 7 \SBADRI4
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1281"
  wire input 6 \SBADRI5
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1280"
  wire input 5 \SBADRI6
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1279"
  wire input 4 \SBADRI7
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1276"
  wire input 1 \SBCLKI
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1294"
  wire input 19 \SBDATI0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1293"
  wire input 18 \SBDATI1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1292"
  wire input 17 \SBDATI2
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1291"
  wire input 16 \SBDATI3
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1290"
  wire input 15 \SBDATI4
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1289"
  wire input 14 \SBDATI5
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1288"
  wire input 13 \SBDATI6
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1287"
  wire input 12 \SBDATI7
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1306"
  wire output 31 \SBDATO0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1305"
  wire output 30 \SBDATO1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1304"
  wire output 29 \SBDATO2
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1303"
  wire output 28 \SBDATO3
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1302"
  wire output 27 \SBDATO4
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1301"
  wire output 26 \SBDATO5
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1300"
  wire output 25 \SBDATO6
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1299"
  wire output 24 \SBDATO7
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1277"
  wire input 2 \SBRWI
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1278"
  wire input 3 \SBSTBI
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1297"
  wire input 22 \SCKI
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1314"
  wire output 39 \SCKO
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1315"
  wire output 40 \SCKOE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1298"
  wire input 23 \SCSNI
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1296"
  wire input 21 \SI
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1310"
  wire output 35 \SO
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1311"
  wire output 36 \SOE
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1308"
  wire output 33 \SPIIRQ
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1309"
  wire output 34 \SPIWKUP
end
attribute \blackbox 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1124"
module \SB_SPRAM256KA
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1125"
  wire width 14 input 1 \ADDRESS
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1128"
  wire input 5 \CHIPSELECT
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1128"
  wire input 6 \CLOCK
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1126"
  wire width 16 input 2 \DATAIN
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1129"
  wire width 16 output 10 \DATAOUT
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1127"
  wire width 4 input 3 \MASKWREN
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1128"
  wire input 9 \POWEROFF
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1128"
  wire input 8 \SLEEP
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1128"
  wire input 7 \STANDBY
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1128"
  wire input 4 \WREN
end
attribute \blackbox 1
attribute \keep 1
attribute \cells_not_processed 1
attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1117"
module \SB_WARMBOOT
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1118"
  wire input 1 \BOOT
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1120"
  wire input 3 \S0
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_sim.v:1119"
  wire input 2 \S1
end
attribute \dynports 1
attribute \top 1
attribute \src "bug_03.v:11"
module \test_top
  parameter \ASZ
  parameter \DSZ
  parameter \RSZ
  attribute \src "bug_03.v:158|bin_to_disp.v:6"
  wire width 4 \Id0.i_Binary_Num
  attribute \src "bug_03.v:158|bin_to_disp.v:5"
  wire \Id0.i_Clk
  attribute \src "bug_03.v:158|bin_to_disp.v:7"
  wire \Id0.o_Segment_A
  attribute \src "bug_03.v:158|bin_to_disp.v:20|bin_to_disp.v:36|/usr/local/bin/../share/yosys/techmap.v:441"
  wire \Id0.o_Segment_A_SB_DFFSS_Q_D
  attribute \src "bug_03.v:158|bin_to_disp.v:8"
  wire \Id0.o_Segment_B
  attribute \src "bug_03.v:158|bin_to_disp.v:20|bin_to_disp.v:36|/usr/local/bin/../share/yosys/techmap.v:441"
  wire \Id0.o_Segment_B_SB_DFFSS_Q_D
  attribute \src "bug_03.v:158|bin_to_disp.v:9"
  wire \Id0.o_Segment_C
  attribute \src "bug_03.v:158|bin_to_disp.v:20|bin_to_disp.v:36|/usr/local/bin/../share/yosys/techmap.v:441"
  wire \Id0.o_Segment_C_SB_DFFSS_Q_D
  attribute \src "bug_03.v:158|bin_to_disp.v:10"
  wire \Id0.o_Segment_D
  attribute \src "bug_03.v:158|bin_to_disp.v:20|bin_to_disp.v:36|/usr/local/bin/../share/yosys/techmap.v:441"
  wire \Id0.o_Segment_D_SB_DFFSS_Q_D
  attribute \src "bug_03.v:158|bin_to_disp.v:11"
  wire \Id0.o_Segment_E
  attribute \src "bug_03.v:158|bin_to_disp.v:20|bin_to_disp.v:36|/usr/local/bin/../share/yosys/techmap.v:441"
  wire \Id0.o_Segment_E_SB_DFFSS_Q_D
  attribute \src "bug_03.v:158|bin_to_disp.v:12"
  wire \Id0.o_Segment_F
  attribute \src "bug_03.v:158|bin_to_disp.v:20|bin_to_disp.v:36|/usr/local/bin/../share/yosys/techmap.v:441"
  wire \Id0.o_Segment_F_SB_DFFSS_Q_D
  attribute \src "bug_03.v:158|bin_to_disp.v:13"
  wire \Id0.o_Segment_G
  attribute \src "bug_03.v:158|bin_to_disp.v:20|bin_to_disp.v:36|/usr/local/bin/../share/yosys/techmap.v:441"
  wire \Id0.o_Segment_G_SB_DFFSR_Q_D
  wire \Id0.o_Segment_G_SB_DFFSR_Q_R
  attribute \src "bug_03.v:158|bin_to_disp.v:16"
  wire width 7 \Id0.r_Hex_Encoding
  attribute \src "bug_03.v:172|bin_to_disp.v:6"
  wire width 4 \Id1.i_Binary_Num
  attribute \src "bug_03.v:172|bin_to_disp.v:5"
  wire \Id1.i_Clk
  attribute \src "bug_03.v:172|bin_to_disp.v:7"
  wire \Id1.o_Segment_A
  attribute \src "bug_03.v:172|bin_to_disp.v:20|bin_to_disp.v:36|/usr/local/bin/../share/yosys/techmap.v:441"
  wire \Id1.o_Segment_A_SB_DFFSS_Q_D
  attribute \src "bug_03.v:172|bin_to_disp.v:8"
  wire \Id1.o_Segment_B
  attribute \src "bug_03.v:172|bin_to_disp.v:20|bin_to_disp.v:36|/usr/local/bin/../share/yosys/techmap.v:441"
  wire \Id1.o_Segment_B_SB_DFFSS_Q_D
  attribute \src "bug_03.v:172|bin_to_disp.v:9"
  wire \Id1.o_Segment_C
  attribute \src "bug_03.v:172|bin_to_disp.v:20|bin_to_disp.v:36|/usr/local/bin/../share/yosys/techmap.v:441"
  wire \Id1.o_Segment_C_SB_DFFSS_Q_D
  attribute \src "bug_03.v:172|bin_to_disp.v:10"
  wire \Id1.o_Segment_D
  attribute \src "bug_03.v:172|bin_to_disp.v:20|bin_to_disp.v:36|/usr/local/bin/../share/yosys/techmap.v:441"
  wire \Id1.o_Segment_D_SB_DFFSS_Q_D
  attribute \src "bug_03.v:172|bin_to_disp.v:11"
  wire \Id1.o_Segment_E
  attribute \src "bug_03.v:172|bin_to_disp.v:20|bin_to_disp.v:36|/usr/local/bin/../share/yosys/techmap.v:441"
  wire \Id1.o_Segment_E_SB_DFFSS_Q_D
  attribute \src "bug_03.v:172|bin_to_disp.v:12"
  wire \Id1.o_Segment_F
  attribute \src "bug_03.v:172|bin_to_disp.v:20|bin_to_disp.v:36|/usr/local/bin/../share/yosys/techmap.v:441"
  wire \Id1.o_Segment_F_SB_DFFSS_Q_D
  attribute \src "bug_03.v:172|bin_to_disp.v:13"
  wire \Id1.o_Segment_G
  attribute \src "bug_03.v:172|bin_to_disp.v:20|bin_to_disp.v:36|/usr/local/bin/../share/yosys/techmap.v:441"
  wire \Id1.o_Segment_G_SB_DFFSR_Q_D
  wire \Id1.o_Segment_G_SB_DFFSR_Q_R
  attribute \src "bug_03.v:172|bin_to_disp.v:16"
  wire width 7 \Id1.r_Hex_Encoding
  attribute \src "bug_03.v:50"
  wire \clk_0
  attribute \src "bug_03.v:81"
  wire \clk_0_SB_DFFE_Q_D
  attribute \src "bug_03.v:81"
  attribute \unused_bits "1 2"
  wire width 3 \clk_0_SB_DFFE_Q_E
  attribute \src "bug_03.v:51"
  wire \clk_1
  attribute \src "bug_03.v:52"
  wire \clk_2
  attribute \src "bug_03.v:53"
  wire \clk_3
  attribute \src "bug_03.v:81"
  wire \clk_3_SB_DFFE_Q_D
  attribute \src "bug_03.v:81"
  attribute \unused_bits "1 2 3 4 5 6 7"
  wire width 8 \clk_3_SB_DFFE_Q_E
  wire \clk_3_SB_DFFE_Q_E_SB_LUT4_O_I2
  wire \clk_3_SB_DFFE_Q_E_SB_LUT4_O_I3
  attribute \src "bug_03.v:54"
  wire \clk_4
  attribute \src "bug_03.v:44"
  wire width 3 \cnt_clk0
  attribute \src "bug_03.v:45"
  wire width 4 \cnt_clk1
  attribute \src "bug_03.v:46"
  wire width 6 \cnt_clk2
  attribute \src "bug_03.v:47"
  wire width 8 \cnt_clk3
  attribute \src "bug_03.v:48"
  wire width 12 \cnt_clk4
  attribute \src "bug_03.v:56"
  wire width 4 \dbg0_disp0
  attribute \src "bug_03.v:56"
  wire width 4 \dbg0_disp1
  attribute \src "bug_03.v:56"
  wire width 4 \dbg0_leds
  attribute \src "bug_03.v:57"
  wire width 4 \dbg1_disp0
  attribute \src "bug_03.v:57"
  wire width 4 \dbg1_disp1
  attribute \src "bug_03.v:57"
  wire width 4 \dbg1_leds
  wire \gt_BUG_t5.bf0_busy[0]
  wire \gt_BUG_t5.bf0_busy[0]_SB_DFFE_Q_D
  wire \gt_BUG_t5.bf0_busy[0]_SB_DFFE_Q_E
  wire \gt_BUG_t5.bf0_busy[0]_SB_LUT4_I2_O
  attribute \src "bug_03.v:125|nd_bug_03.v:79"
  wire \gt_BUG_t5.bf0_busy[0]_SB_LUT4_I3_I2
  wire width 20 \gt_BUG_t5.bf0_data[0]
  wire \gt_BUG_t5.bf0_data[0]_SB_DFFESR_Q_D
  wire \gt_BUG_t5.bf0_data[0]_SB_DFFESR_Q_R
  wire \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_10_D
  wire \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_11_D
  wire \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_12_D
  wire \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_13_D
  wire \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_14_D
  wire \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_15_D
  wire \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_16_D
  wire \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_17_D
  wire \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_4_D
  wire \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_5_D
  wire \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_6_D
  wire \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_7_D
  wire \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_8_D
  wire \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_9_D
  wire \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E
  attribute \src "bug_03.v:125|nd_bug_03.v:45"
  wire \gt_BUG_t5.bf0_hd_busy
  attribute \src "bug_03.v:125|nd_bug_03.v:45"
  wire \gt_BUG_t5.bf0_hd_idx
  attribute \src "bug_03.v:125|nd_bug_03.v:45"
  wire \gt_BUG_t5.bf0_tl_busy
  attribute \src "bug_03.v:125|nd_bug_03.v:45"
  wire \gt_BUG_t5.bf0_tl_idx
  attribute \src "bug_03.v:125|nd_bug_03.v:45"
  wire width 32 \gt_BUG_t5.bf0ii
  attribute \src "bug_03.v:125|nd_bug_03.v:27"
  wire \gt_BUG_t5.dbg_clk
  attribute \src "bug_03.v:125|nd_bug_03.v:27"
  wire width 4 \gt_BUG_t5.dbg_disp0
  attribute \src "bug_03.v:125|nd_bug_03.v:27"
  wire width 4 \gt_BUG_t5.dbg_disp1
  attribute \src "bug_03.v:125|nd_bug_03.v:27"
  wire width 4 \gt_BUG_t5.dbg_leds
  attribute \src "bug_03.v:125|nd_bug_03.v:19"
  wire \gt_BUG_t5.i_clk
  attribute \src "bug_03.v:125|nd_bug_03.v:31"
  wire \gt_BUG_t5.out0_did_ck
  attribute \src "bug_03.v:125|nd_bug_03.v:47"
  wire \gt_BUG_t5.out0_did_ck_SB_DFFE_Q_D
  wire \gt_BUG_t5.out0_did_ck_SB_DFFE_Q_E
  attribute \src "bug_03.v:125|nd_bug_03.v:20"
  wire \gt_BUG_t5.out_clk
  attribute \src "bug_03.v:125|nd_bug_03.v:25"
  wire \gt_BUG_t5.rcv0_ack
  attribute \src "bug_03.v:125|nd_bug_03.v:25"
  wire width 4 \gt_BUG_t5.rcv0_dat
  attribute \src "bug_03.v:125|nd_bug_03.v:25"
  wire width 6 \gt_BUG_t5.rcv0_dst
  attribute \src "bug_03.v:125|nd_bug_03.v:25"
  wire width 4 \gt_BUG_t5.rcv0_red
  attribute \src "bug_03.v:125|nd_bug_03.v:25"
  wire \gt_BUG_t5.rcv0_req
  attribute \src "bug_03.v:125|nd_bug_03.v:25"
  wire width 6 \gt_BUG_t5.rcv0_src
  attribute \src "bug_03.v:125|nd_bug_03.v:22"
  wire \gt_BUG_t5.ready
  attribute \src "bug_03.v:125|nd_bug_03.v:21"
  wire \gt_BUG_t5.reset
  attribute \src "bug_03.v:125|nd_bug_03.v:29"
  wire width 4 \gt_BUG_t5.rg_dbg_disp0
  attribute \src "bug_03.v:125|nd_bug_03.v:29"
  wire width 4 \gt_BUG_t5.rg_dbg_disp1
  attribute \src "bug_03.v:125|nd_bug_03.v:29"
  wire width 4 \gt_BUG_t5.rg_dbg_leds
  attribute \src "bug_03.v:125|nd_bug_03.v:33"
  wire \gt_BUG_t5.rg_rdy
  attribute \src "bug_03.v:125|nd_bug_03.v:42"
  wire \gt_BUG_t5.rgi0_ack
  attribute \src "bug_03.v:125|nd_bug_03.v:47"
  wire \gt_BUG_t5.rgi0_ack_SB_DFF_Q_D
  attribute \src "bug_03.v:125|nd_bug_03.v:39"
  wire \gt_BUG_t5.rgo0_added_hd
  attribute \src "bug_03.v:125|nd_bug_03.v:47"
  wire \gt_BUG_t5.rgo0_added_hd_SB_DFF_Q_D
  wire \gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_O
  attribute \src "bug_03.v:125|nd_bug_03.v:38"
  wire \gt_BUG_t5.rgo0_busy
  attribute \src "bug_03.v:125|nd_bug_03.v:47"
  wire \gt_BUG_t5.rgo0_busy_SB_DFF_Q_D
  attribute \src "bug_03.v:125|nd_bug_03.v:36"
  wire width 4 \gt_BUG_t5.rgo0_dat
  attribute \src "bug_03.v:125|nd_bug_03.v:47"
  wire \gt_BUG_t5.rgo0_dat_SB_DFF_Q_1_D
  attribute \src "bug_03.v:125|nd_bug_03.v:47"
  wire \gt_BUG_t5.rgo0_dat_SB_DFF_Q_2_D
  attribute \src "bug_03.v:125|nd_bug_03.v:47"
  wire \gt_BUG_t5.rgo0_dat_SB_DFF_Q_3_D
  attribute \src "bug_03.v:125|nd_bug_03.v:47"
  wire \gt_BUG_t5.rgo0_dat_SB_DFF_Q_D
  attribute \src "bug_03.v:125|nd_bug_03.v:36"
  wire width 6 \gt_BUG_t5.rgo0_dst
  attribute \src "bug_03.v:125|nd_bug_03.v:47"
  wire \gt_BUG_t5.rgo0_dst_SB_DFF_Q_1_D
  attribute \src "bug_03.v:125|nd_bug_03.v:47"
  wire \gt_BUG_t5.rgo0_dst_SB_DFF_Q_2_D
  attribute \src "bug_03.v:125|nd_bug_03.v:47"
  wire \gt_BUG_t5.rgo0_dst_SB_DFF_Q_3_D
  attribute \src "bug_03.v:125|nd_bug_03.v:47"
  wire \gt_BUG_t5.rgo0_dst_SB_DFF_Q_4_D
  attribute \src "bug_03.v:125|nd_bug_03.v:47"
  wire \gt_BUG_t5.rgo0_dst_SB_DFF_Q_5_D
  attribute \src "bug_03.v:125|nd_bug_03.v:47"
  wire \gt_BUG_t5.rgo0_dst_SB_DFF_Q_D
  attribute \src "bug_03.v:125|nd_bug_03.v:36"
  wire width 4 \gt_BUG_t5.rgo0_red
  attribute \src "bug_03.v:125|nd_bug_03.v:47"
  wire \gt_BUG_t5.rgo0_red_SB_DFF_Q_1_D
  attribute \src "bug_03.v:125|nd_bug_03.v:47"
  wire \gt_BUG_t5.rgo0_red_SB_DFF_Q_2_D
  attribute \src "bug_03.v:125|nd_bug_03.v:47"
  wire \gt_BUG_t5.rgo0_red_SB_DFF_Q_3_D
  attribute \src "bug_03.v:125|nd_bug_03.v:47"
  wire \gt_BUG_t5.rgo0_red_SB_DFF_Q_D
  attribute \src "bug_03.v:125|nd_bug_03.v:37"
  wire \gt_BUG_t5.rgo0_req
  attribute \src "bug_03.v:125|nd_bug_03.v:47"
  wire \gt_BUG_t5.rgo0_req_SB_DFF_Q_D
  attribute \src "bug_03.v:125|nd_bug_03.v:36"
  wire width 6 \gt_BUG_t5.rgo0_src
  attribute \src "bug_03.v:125|nd_bug_03.v:47"
  wire \gt_BUG_t5.rgo0_src_SB_DFF_Q_1_D
  attribute \src "bug_03.v:125|nd_bug_03.v:47"
  wire \gt_BUG_t5.rgo0_src_SB_DFF_Q_2_D
  attribute \src "bug_03.v:125|nd_bug_03.v:47"
  wire \gt_BUG_t5.rgo0_src_SB_DFF_Q_3_D
  attribute \src "bug_03.v:125|nd_bug_03.v:47"
  wire \gt_BUG_t5.rgo0_src_SB_DFF_Q_4_D
  attribute \src "bug_03.v:125|nd_bug_03.v:47"
  wire \gt_BUG_t5.rgo0_src_SB_DFF_Q_5_D
  attribute \src "bug_03.v:125|nd_bug_03.v:47"
  wire \gt_BUG_t5.rgo0_src_SB_DFF_Q_D
  attribute \src "bug_03.v:125|nd_bug_03.v:24"
  wire \gt_BUG_t5.snd0_ack
  attribute \src "bug_03.v:125|nd_bug_03.v:24"
  wire width 4 \gt_BUG_t5.snd0_dat
  attribute \src "bug_03.v:125|nd_bug_03.v:24"
  wire width 6 \gt_BUG_t5.snd0_dst
  attribute \src "bug_03.v:125|nd_bug_03.v:24"
  wire width 4 \gt_BUG_t5.snd0_red
  attribute \src "bug_03.v:125|nd_bug_03.v:24"
  wire \gt_BUG_t5.snd0_req
  attribute \src "bug_03.v:125|nd_bug_03.v:24"
  wire width 6 \gt_BUG_t5.snd0_src
  attribute \src "bug_03.v:15"
  wire input 2 \i_Switch_1
  attribute \src "bug_03.v:16"
  wire input 3 \i_Switch_2
  attribute \src "bug_03.v:17"
  wire input 4 \i_Switch_3
  attribute \src "bug_03.v:18"
  wire input 5 \i_Switch_4
  attribute \src "bug_03.v:14"
  wire input 1 \i_clk
  attribute \src "bug_03.v:143|io_bug_03.v:40"
  wire width 4 \io_BUG_t5.cnt_0
  wire \io_BUG_t5.cnt_0_SB_DFFE_Q_3_D
  attribute \src "bug_03.v:143|io_bug_03.v:79"
  wire width 4 \io_BUG_t5.cnt_0_SB_DFFE_Q_D
  attribute \src "bug_03.v:143|io_bug_03.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:43"
  wire width 4 \io_BUG_t5.cnt_0_SB_DFFE_Q_D_SB_LUT4_O_2_I3
  wire \io_BUG_t5.cnt_0_SB_DFFE_Q_E
  attribute \src "bug_03.v:143|io_bug_03.v:41"
  wire width 4 \io_BUG_t5.cnt_1
  wire \io_BUG_t5.cnt_1_SB_DFFE_Q_3_D
  attribute \src "bug_03.v:143|io_bug_03.v:102"
  attribute \unused_bits "4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31"
  wire width 32 \io_BUG_t5.cnt_1_SB_DFFE_Q_D
  attribute \src "bug_03.v:143|io_bug_03.v:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:43"
  wire width 4 \io_BUG_t5.cnt_1_SB_DFFE_Q_D_SB_LUT4_O_I3
  wire \io_BUG_t5.cnt_1_SB_DFFE_Q_E
  attribute \src "bug_03.v:143|io_bug_03.v:35"
  wire \io_BUG_t5.dbg_clk
  attribute \src "bug_03.v:143|io_bug_03.v:35"
  wire width 4 \io_BUG_t5.dbg_disp0
  attribute \src "bug_03.v:143|io_bug_03.v:35"
  wire width 4 \io_BUG_t5.dbg_disp1
  attribute \src "bug_03.v:143|io_bug_03.v:35"
  wire width 4 \io_BUG_t5.dbg_leds
  attribute \src "bug_03.v:143|io_bug_03.v:58"
  wire width 4 \io_BUG_t5.err0_case
  attribute \src "bug_03.v:143|io_bug_03.v:38"
  wire width 4 \io_BUG_t5.err_mg_redun
  attribute \src "bug_03.v:143|io_bug_03.v:59"
  wire \io_BUG_t5.has_inp0
  attribute \src "bug_03.v:143|io_bug_03.v:124"
  wire \io_BUG_t5.has_inp0_SB_DFFE_Q_D
  wire \io_BUG_t5.has_inp0_SB_DFFE_Q_E
  wire \io_BUG_t5.has_inp0_SB_LUT4_I3_O
  attribute \src "bug_03.v:143|io_bug_03.v:33"
  wire \io_BUG_t5.i0_ack
  attribute \src "bug_03.v:143|io_bug_03.v:33"
  wire width 4 \io_BUG_t5.i0_dat
  attribute \src "bug_03.v:143|io_bug_03.v:33"
  wire width 6 \io_BUG_t5.i0_dst
  attribute \src "bug_03.v:143|io_bug_03.v:33"
  wire width 4 \io_BUG_t5.i0_red
  attribute \src "bug_03.v:143|io_bug_03.v:33"
  wire \io_BUG_t5.i0_req
  attribute \src "bug_03.v:143|io_bug_03.v:33"
  wire width 6 \io_BUG_t5.i0_src
  attribute \src "bug_03.v:143|io_bug_03.v:69"
  wire \io_BUG_t5.inp0_ack
  attribute \src "bug_03.v:143|io_bug_03.v:124"
  wire \io_BUG_t5.inp0_ack_SB_DFFE_Q_D
  wire \io_BUG_t5.inp0_ack_SB_DFFE_Q_E
  attribute \src "bug_03.v:143|io_bug_03.v:63"
  wire width 4 \io_BUG_t5.inp0_calc_redun
  attribute \src "bug_03.v:143|io_bug_03.v:70"
  wire width 4 \io_BUG_t5.inp0_ck_dat
  wire \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_1_I3
  wire \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_1_I3_SB_DFFE_Q_D
  wire \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_1_I3_SB_LUT4_I1_O
  wire \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_2_I3
  wire \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_2_I3_SB_DFFE_Q_D
  wire \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_3_I3
  wire \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_3_I3_SB_DFFE_Q_D
  wire \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_I3
  wire \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_I3_SB_DFFE_Q_D
  attribute \src "bug_03.v:143|io_bug_03.v:144"
  wire \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_I3_SB_LUT4_I1_I2
  wire \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_I3_SB_LUT4_I1_O
  attribute \src "bug_03.v:143|io_bug_03.v:62"
  wire width 4 \io_BUG_t5.inp0_dat
  attribute \src "bug_03.v:143|io_bug_03.v:61"
  wire \io_BUG_t5.inp0_done_cks
  wire \io_BUG_t5.inp0_done_cks_SB_DFFESR_Q_D
  attribute \src "bug_03.v:143|io_bug_03.v:62"
  wire width 6 \io_BUG_t5.inp0_dst
  attribute \src "bug_03.v:143|io_bug_03.v:71"
  wire \io_BUG_t5.inp0_err
  wire \io_BUG_t5.inp0_err_SB_DFFESS_Q_D
  wire \io_BUG_t5.inp0_err_SB_DFFESS_Q_D_SB_LUT4_O_I1
  wire \io_BUG_t5.inp0_err_SB_DFFESS_Q_D_SB_LUT4_O_I2
  wire \io_BUG_t5.inp0_err_SB_DFFESS_Q_E
  wire \io_BUG_t5.inp0_err_SB_LUT4_I2_I3
  wire \io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I2
  attribute \src "bug_03.v:143|io_bug_03.v:144"
  wire \io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
  attribute \src "bug_03.v:143|io_bug_03.v:144"
  wire \io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
  attribute \src "bug_03.v:143|io_bug_03.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:43"
  wire \io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I3
  attribute \src "bug_03.v:143|io_bug_03.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:43"
  wire width 5 \io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI
  wire \io_BUG_t5.inp0_err_SB_LUT4_I2_O
  wire \io_BUG_t5.inp0_err_SB_LUT4_I3_O
  attribute \src "bug_03.v:143|io_bug_03.v:60"
  wire \io_BUG_t5.inp0_has_redun
  wire \io_BUG_t5.inp0_has_redun_SB_DFFE_Q_E
  wire \io_BUG_t5.inp0_has_redun_SB_LUT4_I3_O
  attribute \src "bug_03.v:143|io_bug_03.v:62"
  wire width 4 \io_BUG_t5.inp0_red
  attribute \src "bug_03.v:143|io_bug_03.v:64"
  wire width 4 \io_BUG_t5.inp0_redun
  attribute \src "bug_03.v:143|io_bug_03.v:62"
  wire width 6 \io_BUG_t5.inp0_src
  attribute \src "bug_03.v:143|io_bug_03.v:65|calc_redun.v:20"
  wire width 16 \io_BUG_t5.md_calc_red0.full_msg
  attribute \src "bug_03.v:143|io_bug_03.v:65|calc_redun.v:12"
  wire width 4 \io_BUG_t5.md_calc_red0.mg_dat
  attribute \src "bug_03.v:143|io_bug_03.v:65|calc_redun.v:11"
  wire width 6 \io_BUG_t5.md_calc_red0.mg_dst
  attribute \src "bug_03.v:143|io_bug_03.v:65|calc_redun.v:10"
  wire width 6 \io_BUG_t5.md_calc_red0.mg_src
  attribute \src "bug_03.v:143|io_bug_03.v:65|calc_redun.v:13"
  wire width 4 \io_BUG_t5.md_calc_red0.redun
  attribute \src "bug_03.v:143|io_bug_03.v:65|calc_redun.v:33|tree_nand.v:10"
  wire width 4 \io_BUG_t5.md_calc_red0.t1.in_nand
  attribute \src "bug_03.v:143|io_bug_03.v:65|calc_redun.v:33|tree_nand.v:11"
  wire \io_BUG_t5.md_calc_red0.t1.out_nand
  attribute \src "bug_03.v:143|io_bug_03.v:65|calc_redun.v:33|tree_nand.v:27|tree_nand.v:10"
  wire width 2 \io_BUG_t5.md_calc_red0.t1.tree_nand_high.in_nand
  attribute \src "bug_03.v:143|io_bug_03.v:65|calc_redun.v:33|tree_nand.v:24|tree_nand.v:10"
  wire width 2 \io_BUG_t5.md_calc_red0.t1.tree_nand_low.in_nand
  attribute \src "bug_03.v:143|io_bug_03.v:30"
  wire \io_BUG_t5.o0_ack
  attribute \src "bug_03.v:143|io_bug_03.v:30"
  wire width 4 \io_BUG_t5.o0_dat
  attribute \src "bug_03.v:143|io_bug_03.v:30"
  wire width 6 \io_BUG_t5.o0_dst
  attribute \src "bug_03.v:143|io_bug_03.v:30"
  wire width 4 \io_BUG_t5.o0_red
  attribute \src "bug_03.v:143|io_bug_03.v:30"
  wire \io_BUG_t5.o0_req
  attribute \src "bug_03.v:143|io_bug_03.v:30"
  wire width 6 \io_BUG_t5.o0_src
  attribute \src "bug_03.v:143|io_bug_03.v:75|calc_redun.v:20"
  wire width 16 \io_BUG_t5.r1.full_msg
  attribute \src "bug_03.v:143|io_bug_03.v:75|calc_redun.v:12"
  wire width 4 \io_BUG_t5.r1.mg_dat
  attribute \src "bug_03.v:143|io_bug_03.v:75|calc_redun.v:11"
  wire width 6 \io_BUG_t5.r1.mg_dst
  attribute \src "bug_03.v:143|io_bug_03.v:75|calc_redun.v:10"
  wire width 6 \io_BUG_t5.r1.mg_src
  attribute \src "bug_03.v:143|io_bug_03.v:75|calc_redun.v:13"
  wire width 4 \io_BUG_t5.r1.redun
  attribute \src "bug_03.v:143|io_bug_03.v:75|calc_redun.v:33|tree_nand.v:10"
  wire width 4 \io_BUG_t5.r1.t1.in_nand
  attribute \src "bug_03.v:143|io_bug_03.v:75|calc_redun.v:33|tree_nand.v:11"
  wire \io_BUG_t5.r1.t1.out_nand
  attribute \src "bug_03.v:143|io_bug_03.v:75|calc_redun.v:33|tree_nand.v:23"
  wire \io_BUG_t5.r1.t1.out_nand_high
  attribute \src "bug_03.v:143|io_bug_03.v:75|calc_redun.v:33|tree_nand.v:22"
  wire \io_BUG_t5.r1.t1.out_nand_low
  attribute \src "bug_03.v:143|io_bug_03.v:75|calc_redun.v:33|tree_nand.v:27|tree_nand.v:10"
  wire width 2 \io_BUG_t5.r1.t1.tree_nand_high.in_nand
  attribute \src "bug_03.v:143|io_bug_03.v:75|calc_redun.v:33|tree_nand.v:27|tree_nand.v:11"
  wire \io_BUG_t5.r1.t1.tree_nand_high.out_nand
  attribute \src "bug_03.v:143|io_bug_03.v:75|calc_redun.v:33|tree_nand.v:24|tree_nand.v:10"
  wire width 2 \io_BUG_t5.r1.t1.tree_nand_low.in_nand
  attribute \src "bug_03.v:143|io_bug_03.v:75|calc_redun.v:33|tree_nand.v:24|tree_nand.v:11"
  wire \io_BUG_t5.r1.t1.tree_nand_low.out_nand
  attribute \src "bug_03.v:143|io_bug_03.v:43"
  wire width 4 \io_BUG_t5.r_dat1
  attribute \src "bug_03.v:143|io_bug_03.v:37"
  wire width 4 \io_BUG_t5.rg_dbg_disp0
  attribute \src "bug_03.v:143|io_bug_03.v:37"
  wire width 4 \io_BUG_t5.rg_dbg_disp1
  attribute \src "bug_03.v:143|io_bug_03.v:37"
  wire width 4 \io_BUG_t5.rg_dbg_leds
  attribute \src "bug_03.v:143|io_bug_03.v:49"
  wire \io_BUG_t5.ro0_busy
  attribute \src "bug_03.v:143|io_bug_03.v:51"
  wire width 4 \io_BUG_t5.ro0_dat
  attribute \src "bug_03.v:143|io_bug_03.v:79"
  wire \io_BUG_t5.ro0_dat_SB_DFFE_Q_1_D
  attribute \src "bug_03.v:143|io_bug_03.v:79"
  wire \io_BUG_t5.ro0_dat_SB_DFFE_Q_2_D
  attribute \src "bug_03.v:143|io_bug_03.v:79"
  wire \io_BUG_t5.ro0_dat_SB_DFFE_Q_3_D
  attribute \src "bug_03.v:143|io_bug_03.v:79"
  wire \io_BUG_t5.ro0_dat_SB_DFFE_Q_D
  attribute \src "bug_03.v:143|io_bug_03.v:52"
  wire width 6 \io_BUG_t5.ro0_dst
  wire \io_BUG_t5.ro0_dst_SB_LUT4_I0_O
  wire \io_BUG_t5.ro0_dst_SB_LUT4_I1_I0
  attribute \src "bug_03.v:125|nd_bug_03.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
  wire \io_BUG_t5.ro0_dst_SB_LUT4_I3_1_O
  attribute \src "bug_03.v:125|nd_bug_03.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
  wire \io_BUG_t5.ro0_dst_SB_LUT4_I3_2_O
  attribute \src "bug_03.v:125|nd_bug_03.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:42"
  wire \io_BUG_t5.ro0_dst_SB_LUT4_I3_O
  attribute \src "bug_03.v:125|nd_bug_03.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:43"
  wire width 6 \io_BUG_t5.ro0_dst_SB_LUT4_I3_O_SB_CARRY_I1_CO
  attribute \src "bug_03.v:143|io_bug_03.v:55"
  wire \io_BUG_t5.ro0_err
  attribute \src "bug_03.v:143|io_bug_03.v:47"
  wire \io_BUG_t5.ro0_has_dat
  wire \io_BUG_t5.ro0_has_dat_SB_DFFE_Q_E
  wire \io_BUG_t5.ro0_has_dat_SB_LUT4_I1_I2
  wire \io_BUG_t5.ro0_has_dat_SB_LUT4_I1_O
  wire \io_BUG_t5.ro0_has_dat_SB_LUT4_I3_O
  attribute \src "bug_03.v:143|io_bug_03.v:46"
  wire \io_BUG_t5.ro0_has_dst
  wire \io_BUG_t5.ro0_has_dst_SB_DFFE_Q_E
  wire \io_BUG_t5.ro0_has_dst_SB_LUT4_I3_O
  attribute \src "bug_03.v:143|io_bug_03.v:48"
  wire \io_BUG_t5.ro0_has_red
  wire \io_BUG_t5.ro0_has_red_SB_DFFE_Q_E
  attribute \src "bug_03.v:143|io_bug_03.v:53"
  wire width 4 \io_BUG_t5.ro0_red
  attribute \src "bug_03.v:143|io_bug_03.v:74"
  wire width 4 \io_BUG_t5.ro0_redun
  attribute \src "bug_03.v:143|io_bug_03.v:54"
  wire \io_BUG_t5.ro0_req
  attribute \src "bug_03.v:143|io_bug_03.v:79"
  wire \io_BUG_t5.ro0_req_SB_DFFE_Q_D
  wire \io_BUG_t5.ro0_req_SB_DFFE_Q_E
  attribute \src "bug_03.v:143|io_bug_03.v:50"
  wire width 6 \io_BUG_t5.ro0_src
  attribute \src "bug_03.v:143|io_bug_03.v:27"
  wire \io_BUG_t5.snk0_clk
  attribute \src "bug_03.v:143|io_bug_03.v:26"
  wire \io_BUG_t5.src0_clk
  attribute \src "bug_03.v:60"
  wire \lnk_0_ack
  attribute \src "bug_03.v:60"
  wire width 4 \lnk_0_dat
  attribute \src "bug_03.v:60"
  wire width 6 \lnk_0_dst
  attribute \src "bug_03.v:60"
  wire width 4 \lnk_0_red
  attribute \src "bug_03.v:60"
  wire \lnk_0_req
  attribute \src "bug_03.v:60"
  wire width 6 \lnk_0_src
  attribute \src "bug_03.v:63"
  wire \lnk_1_ack
  attribute \src "bug_03.v:63"
  wire width 4 \lnk_1_dat
  attribute \src "bug_03.v:63"
  wire width 6 \lnk_1_dst
  attribute \src "bug_03.v:63"
  wire width 4 \lnk_1_red
  attribute \src "bug_03.v:63"
  wire \lnk_1_req
  attribute \src "bug_03.v:63"
  wire width 6 \lnk_1_src
  attribute \src "bug_03.v:35"
  wire output 20 \o_LED_1
  attribute \src "bug_03.v:36"
  wire output 21 \o_LED_2
  wire \o_LED_2_SB_DFFE_Q_E
  wire \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I0
  wire \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I1
  wire \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
  wire \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFE_Q_D
  wire \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2
  wire \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFE_Q_D
  wire \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I2
  wire \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2
  wire \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFE_Q_D
  wire \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I3
  wire \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
  wire \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
  wire \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFE_Q_D
  wire \o_LED_2_SB_LUT4_I2_O
  wire \o_LED_2_SB_LUT4_I2_O_SB_LUT4_I0_O
  attribute \src "bug_03.v:37"
  wire output 22 \o_LED_3
  wire \o_LED_3_SB_DFFE_Q_E
  wire \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I2
  wire \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3
  attribute \src "bug_03.v:38"
  wire output 23 \o_LED_4
  attribute \src "bug_03.v:20"
  wire output 6 \o_Segment1_A
  attribute \src "bug_03.v:21"
  wire output 7 \o_Segment1_B
  attribute \src "bug_03.v:22"
  wire output 8 \o_Segment1_C
  attribute \src "bug_03.v:23"
  wire output 9 \o_Segment1_D
  attribute \src "bug_03.v:24"
  wire output 10 \o_Segment1_E
  attribute \src "bug_03.v:25"
  wire output 11 \o_Segment1_F
  attribute \src "bug_03.v:26"
  wire output 12 \o_Segment1_G
  attribute \src "bug_03.v:28"
  wire output 13 \o_Segment2_A
  attribute \src "bug_03.v:29"
  wire output 14 \o_Segment2_B
  attribute \src "bug_03.v:30"
  wire output 15 \o_Segment2_C
  attribute \src "bug_03.v:31"
  wire output 16 \o_Segment2_D
  attribute \src "bug_03.v:32"
  wire output 17 \o_Segment2_E
  attribute \src "bug_03.v:33"
  wire output 18 \o_Segment2_F
  attribute \src "bug_03.v:34"
  wire output 19 \o_Segment2_G
  attribute \src "bug_03.v:42"
  wire \the_all_ready
  attribute \src "bug_03.v:41"
  wire \the_reset
  attribute \src "bug_03.v:65"
  wire \w_Segment1_A
  attribute \src "bug_03.v:66"
  wire \w_Segment1_B
  attribute \src "bug_03.v:67"
  wire \w_Segment1_C
  attribute \src "bug_03.v:68"
  wire \w_Segment1_D
  attribute \src "bug_03.v:69"
  wire \w_Segment1_E
  attribute \src "bug_03.v:70"
  wire \w_Segment1_F
  attribute \src "bug_03.v:71"
  wire \w_Segment1_G
  attribute \src "bug_03.v:73"
  wire \w_Segment2_A
  attribute \src "bug_03.v:74"
  wire \w_Segment2_B
  attribute \src "bug_03.v:75"
  wire \w_Segment2_C
  attribute \src "bug_03.v:76"
  wire \w_Segment2_D
  attribute \src "bug_03.v:77"
  wire \w_Segment2_E
  attribute \src "bug_03.v:78"
  wire \w_Segment2_F
  attribute \src "bug_03.v:79"
  wire \w_Segment2_G
  attribute \module_not_derived 1
  attribute \src "bug_03.v:158|bin_to_disp.v:18|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFFSS \Id0.o_Segment_A_SB_DFFSS_Q
    connect \C \i_clk
    connect \D \Id0.o_Segment_A_SB_DFFSS_Q_D
    connect \Q \Id0.o_Segment_A
    connect \S \Id0.o_Segment_G_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \Id0.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1101111001101110
    connect \I0 \io_BUG_t5.rg_dbg_disp0 [3]
    connect \I1 \io_BUG_t5.rg_dbg_disp0 [1]
    connect \I2 \io_BUG_t5.rg_dbg_disp0 [0]
    connect \I3 \io_BUG_t5.rg_dbg_disp0 [2]
    connect \O \Id0.o_Segment_A_SB_DFFSS_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:158|bin_to_disp.v:18|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFFSS \Id0.o_Segment_B_SB_DFFSS_Q
    connect \C \i_clk
    connect \D \Id0.o_Segment_B_SB_DFFSS_Q_D
    connect \Q \Id0.o_Segment_B
    connect \S \Id0.o_Segment_G_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \Id0.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0001101110110110
    connect \I0 \io_BUG_t5.rg_dbg_disp0 [0]
    connect \I1 \io_BUG_t5.rg_dbg_disp0 [2]
    connect \I2 \io_BUG_t5.rg_dbg_disp0 [1]
    connect \I3 \io_BUG_t5.rg_dbg_disp0 [3]
    connect \O \Id0.o_Segment_B_SB_DFFSS_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:158|bin_to_disp.v:18|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFFSS \Id0.o_Segment_C_SB_DFFSS_Q
    connect \C \i_clk
    connect \D \Id0.o_Segment_C_SB_DFFSS_Q_D
    connect \Q \Id0.o_Segment_C
    connect \S \Id0.o_Segment_G_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \Id0.o_Segment_C_SB_DFFSS_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0111011011110110
    connect \I0 \io_BUG_t5.rg_dbg_disp0 [2]
    connect \I1 \io_BUG_t5.rg_dbg_disp0 [3]
    connect \I2 \io_BUG_t5.rg_dbg_disp0 [0]
    connect \I3 \io_BUG_t5.rg_dbg_disp0 [1]
    connect \O \Id0.o_Segment_C_SB_DFFSS_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:158|bin_to_disp.v:18|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFFSS \Id0.o_Segment_D_SB_DFFSS_Q
    connect \C \i_clk
    connect \D \Id0.o_Segment_D_SB_DFFSS_Q_D
    connect \Q \Id0.o_Segment_D
    connect \S \Id0.o_Segment_G_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \Id0.o_Segment_D_SB_DFFSS_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0101111011100110
    connect \I0 \io_BUG_t5.rg_dbg_disp0 [1]
    connect \I1 \io_BUG_t5.rg_dbg_disp0 [3]
    connect \I2 \io_BUG_t5.rg_dbg_disp0 [0]
    connect \I3 \io_BUG_t5.rg_dbg_disp0 [2]
    connect \O \Id0.o_Segment_D_SB_DFFSS_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:158|bin_to_disp.v:18|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFFSS \Id0.o_Segment_E_SB_DFFSS_Q
    connect \C \i_clk
    connect \D \Id0.o_Segment_E_SB_DFFSS_Q_D
    connect \Q \Id0.o_Segment_E
    connect \S \Id0.o_Segment_G_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \Id0.o_Segment_E_SB_DFFSS_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111010011010100
    connect \I0 \io_BUG_t5.rg_dbg_disp0 [0]
    connect \I1 \io_BUG_t5.rg_dbg_disp0 [1]
    connect \I2 \io_BUG_t5.rg_dbg_disp0 [3]
    connect \I3 \io_BUG_t5.rg_dbg_disp0 [2]
    connect \O \Id0.o_Segment_E_SB_DFFSS_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:158|bin_to_disp.v:18|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFFSS \Id0.o_Segment_F_SB_DFFSS_Q
    connect \C \i_clk
    connect \D \Id0.o_Segment_F_SB_DFFSS_Q_D
    connect \Q \Id0.o_Segment_F
    connect \S \Id0.o_Segment_G_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \Id0.o_Segment_F_SB_DFFSS_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1011101001111010
    connect \I0 \io_BUG_t5.rg_dbg_disp0 [3]
    connect \I1 \io_BUG_t5.rg_dbg_disp0 [0]
    connect \I2 \io_BUG_t5.rg_dbg_disp0 [2]
    connect \I3 \io_BUG_t5.rg_dbg_disp0 [1]
    connect \O \Id0.o_Segment_F_SB_DFFSS_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:158|bin_to_disp.v:18|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFFSR \Id0.o_Segment_G_SB_DFFSR_Q
    connect \C \i_clk
    connect \D \Id0.o_Segment_G_SB_DFFSR_Q_D
    connect \Q \Id0.o_Segment_G
    connect \R \Id0.o_Segment_G_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \Id0.o_Segment_G_SB_DFFSR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1101111011110110
    connect \I0 \io_BUG_t5.rg_dbg_disp0 [2]
    connect \I1 \io_BUG_t5.rg_dbg_disp0 [3]
    connect \I2 \io_BUG_t5.rg_dbg_disp0 [1]
    connect \I3 \io_BUG_t5.rg_dbg_disp0 [0]
    connect \O \Id0.o_Segment_G_SB_DFFSR_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \Id0.o_Segment_G_SB_DFFSR_Q_R_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000000001
    connect \I0 \io_BUG_t5.rg_dbg_disp0 [1]
    connect \I1 \io_BUG_t5.rg_dbg_disp0 [0]
    connect \I2 \io_BUG_t5.rg_dbg_disp0 [3]
    connect \I3 \io_BUG_t5.rg_dbg_disp0 [2]
    connect \O \Id0.o_Segment_G_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:172|bin_to_disp.v:18|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFFSS \Id1.o_Segment_A_SB_DFFSS_Q
    connect \C \i_clk
    connect \D \Id1.o_Segment_A_SB_DFFSS_Q_D
    connect \Q \Id1.o_Segment_A
    connect \S \Id1.o_Segment_G_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \Id1.o_Segment_A_SB_DFFSS_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1101111001101110
    connect \I0 \io_BUG_t5.rg_dbg_disp1 [3]
    connect \I1 \io_BUG_t5.rg_dbg_disp1 [1]
    connect \I2 \io_BUG_t5.rg_dbg_disp1 [0]
    connect \I3 \io_BUG_t5.rg_dbg_disp1 [2]
    connect \O \Id1.o_Segment_A_SB_DFFSS_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:172|bin_to_disp.v:18|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFFSS \Id1.o_Segment_B_SB_DFFSS_Q
    connect \C \i_clk
    connect \D \Id1.o_Segment_B_SB_DFFSS_Q_D
    connect \Q \Id1.o_Segment_B
    connect \S \Id1.o_Segment_G_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \Id1.o_Segment_B_SB_DFFSS_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0001101110110110
    connect \I0 \io_BUG_t5.rg_dbg_disp1 [0]
    connect \I1 \io_BUG_t5.rg_dbg_disp1 [2]
    connect \I2 \io_BUG_t5.rg_dbg_disp1 [1]
    connect \I3 \io_BUG_t5.rg_dbg_disp1 [3]
    connect \O \Id1.o_Segment_B_SB_DFFSS_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:172|bin_to_disp.v:18|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFFSS \Id1.o_Segment_C_SB_DFFSS_Q
    connect \C \i_clk
    connect \D \Id1.o_Segment_C_SB_DFFSS_Q_D
    connect \Q \Id1.o_Segment_C
    connect \S \Id1.o_Segment_G_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \Id1.o_Segment_C_SB_DFFSS_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0111011011110110
    connect \I0 \io_BUG_t5.rg_dbg_disp1 [3]
    connect \I1 \io_BUG_t5.rg_dbg_disp1 [2]
    connect \I2 \io_BUG_t5.rg_dbg_disp1 [0]
    connect \I3 \io_BUG_t5.rg_dbg_disp1 [1]
    connect \O \Id1.o_Segment_C_SB_DFFSS_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:172|bin_to_disp.v:18|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFFSS \Id1.o_Segment_D_SB_DFFSS_Q
    connect \C \i_clk
    connect \D \Id1.o_Segment_D_SB_DFFSS_Q_D
    connect \Q \Id1.o_Segment_D
    connect \S \Id1.o_Segment_G_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \Id1.o_Segment_D_SB_DFFSS_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0101111011100110
    connect \I0 \io_BUG_t5.rg_dbg_disp1 [1]
    connect \I1 \io_BUG_t5.rg_dbg_disp1 [3]
    connect \I2 \io_BUG_t5.rg_dbg_disp1 [0]
    connect \I3 \io_BUG_t5.rg_dbg_disp1 [2]
    connect \O \Id1.o_Segment_D_SB_DFFSS_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:172|bin_to_disp.v:18|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFFSS \Id1.o_Segment_E_SB_DFFSS_Q
    connect \C \i_clk
    connect \D \Id1.o_Segment_E_SB_DFFSS_Q_D
    connect \Q \Id1.o_Segment_E
    connect \S \Id1.o_Segment_G_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \Id1.o_Segment_E_SB_DFFSS_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111010011010100
    connect \I0 \io_BUG_t5.rg_dbg_disp1 [0]
    connect \I1 \io_BUG_t5.rg_dbg_disp1 [1]
    connect \I2 \io_BUG_t5.rg_dbg_disp1 [3]
    connect \I3 \io_BUG_t5.rg_dbg_disp1 [2]
    connect \O \Id1.o_Segment_E_SB_DFFSS_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:172|bin_to_disp.v:18|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFFSS \Id1.o_Segment_F_SB_DFFSS_Q
    connect \C \i_clk
    connect \D \Id1.o_Segment_F_SB_DFFSS_Q_D
    connect \Q \Id1.o_Segment_F
    connect \S \Id1.o_Segment_G_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \Id1.o_Segment_F_SB_DFFSS_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1011101001111010
    connect \I0 \io_BUG_t5.rg_dbg_disp1 [3]
    connect \I1 \io_BUG_t5.rg_dbg_disp1 [0]
    connect \I2 \io_BUG_t5.rg_dbg_disp1 [2]
    connect \I3 \io_BUG_t5.rg_dbg_disp1 [1]
    connect \O \Id1.o_Segment_F_SB_DFFSS_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:172|bin_to_disp.v:18|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFFSR \Id1.o_Segment_G_SB_DFFSR_Q
    connect \C \i_clk
    connect \D \Id1.o_Segment_G_SB_DFFSR_Q_D
    connect \Q \Id1.o_Segment_G
    connect \R \Id1.o_Segment_G_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \Id1.o_Segment_G_SB_DFFSR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1101111011110110
    connect \I0 \io_BUG_t5.rg_dbg_disp1 [2]
    connect \I1 \io_BUG_t5.rg_dbg_disp1 [3]
    connect \I2 \io_BUG_t5.rg_dbg_disp1 [1]
    connect \I3 \io_BUG_t5.rg_dbg_disp1 [0]
    connect \O \Id1.o_Segment_G_SB_DFFSR_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \Id1.o_Segment_G_SB_DFFSR_Q_R_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000000001
    connect \I0 \io_BUG_t5.rg_dbg_disp1 [0]
    connect \I1 \io_BUG_t5.rg_dbg_disp1 [1]
    connect \I2 \io_BUG_t5.rg_dbg_disp1 [3]
    connect \I3 \io_BUG_t5.rg_dbg_disp1 [2]
    connect \O \Id1.o_Segment_G_SB_DFFSR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:81|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \clk_0_SB_DFFE_Q
    connect \C \i_clk
    connect \D \clk_0_SB_DFFE_Q_D
    connect \E \clk_0_SB_DFFE_Q_E [0]
    connect \Q \clk_0
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \clk_0_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \clk_0
    connect \O \clk_0_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:81|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \clk_3_SB_DFFE_Q
    connect \C \i_clk
    connect \D \clk_3_SB_DFFE_Q_D
    connect \E \clk_3_SB_DFFE_Q_E [0]
    connect \Q \clk_3
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \clk_3_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \clk_3
    connect \O \clk_3_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
  cell \SB_LUT4 \clk_3_SB_DFFE_Q_E_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \clk_3_SB_DFFE_Q_E_SB_LUT4_O_I2
    connect \I3 \clk_3_SB_DFFE_Q_E_SB_LUT4_O_I3
    connect \O \clk_3_SB_DFFE_Q_E [0]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \clk_3_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000000001
    connect \I0 \cnt_clk3 [3]
    connect \I1 \cnt_clk3 [2]
    connect \I2 \cnt_clk3 [1]
    connect \I3 \cnt_clk3 [0]
    connect \O \clk_3_SB_DFFE_Q_E_SB_LUT4_O_I2
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \clk_3_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000000001
    connect \I0 \cnt_clk3 [7]
    connect \I1 \cnt_clk3 [6]
    connect \I2 \cnt_clk3 [5]
    connect \I3 \cnt_clk3 [4]
    connect \O \clk_3_SB_DFFE_Q_E_SB_LUT4_O_I3
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:81|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFFSR \cnt_clk0_SB_DFFSR_Q
    connect \C \i_clk
    connect \D \cnt_clk0 [1]
    connect \Q \cnt_clk0 [2]
    connect \R \clk_0_SB_DFFE_Q_E [0]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:81|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFFSR \cnt_clk0_SB_DFFSR_Q_1
    connect \C \i_clk
    connect \D \cnt_clk0 [0]
    connect \Q \cnt_clk0 [1]
    connect \R \clk_0_SB_DFFE_Q_E [0]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:81|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFF \cnt_clk0_SB_DFF_Q
    connect \C \i_clk
    connect \D \clk_0_SB_DFFE_Q_E [0]
    connect \Q \cnt_clk0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
  cell \SB_LUT4 \cnt_clk0_SB_LUT4_I1
    parameter \LUT_INIT 16'0000000000000011
    connect \I0 1'0
    connect \I1 \cnt_clk0 [2]
    connect \I2 \cnt_clk0 [1]
    connect \I3 \cnt_clk0 [0]
    connect \O \clk_0_SB_DFFE_Q_E [0]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:81|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFFSR \cnt_clk3_SB_DFFSR_Q
    connect \C \i_clk
    connect \D \cnt_clk3 [6]
    connect \Q \cnt_clk3 [7]
    connect \R \clk_3_SB_DFFE_Q_E [0]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:81|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFFSR \cnt_clk3_SB_DFFSR_Q_1
    connect \C \i_clk
    connect \D \cnt_clk3 [5]
    connect \Q \cnt_clk3 [6]
    connect \R \clk_3_SB_DFFE_Q_E [0]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:81|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFFSR \cnt_clk3_SB_DFFSR_Q_2
    connect \C \i_clk
    connect \D \cnt_clk3 [4]
    connect \Q \cnt_clk3 [5]
    connect \R \clk_3_SB_DFFE_Q_E [0]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:81|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFFSR \cnt_clk3_SB_DFFSR_Q_3
    connect \C \i_clk
    connect \D \cnt_clk3 [3]
    connect \Q \cnt_clk3 [4]
    connect \R \clk_3_SB_DFFE_Q_E [0]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:81|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFFSR \cnt_clk3_SB_DFFSR_Q_4
    connect \C \i_clk
    connect \D \cnt_clk3 [2]
    connect \Q \cnt_clk3 [3]
    connect \R \clk_3_SB_DFFE_Q_E [0]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:81|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFFSR \cnt_clk3_SB_DFFSR_Q_5
    connect \C \i_clk
    connect \D \cnt_clk3 [1]
    connect \Q \cnt_clk3 [2]
    connect \R \clk_3_SB_DFFE_Q_E [0]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:81|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFFSR \cnt_clk3_SB_DFFSR_Q_6
    connect \C \i_clk
    connect \D \cnt_clk3 [0]
    connect \Q \cnt_clk3 [1]
    connect \R \clk_3_SB_DFFE_Q_E [0]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:81|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFF \cnt_clk3_SB_DFF_Q
    connect \C \i_clk
    connect \D \clk_3_SB_DFFE_Q_E [0]
    connect \Q \cnt_clk3 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \gt_BUG_t5.bf0_busy[0]_SB_DFFE_Q
    connect \C \i_clk
    connect \D \gt_BUG_t5.bf0_busy[0]_SB_DFFE_Q_D
    connect \E \gt_BUG_t5.bf0_busy[0]_SB_DFFE_Q_E
    connect \Q \gt_BUG_t5.bf0_busy[0]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
  cell \SB_LUT4 \gt_BUG_t5.bf0_busy[0]_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1100000000000000
    connect \I0 1'0
    connect \I1 \gt_BUG_t5.rg_rdy
    connect \I2 \gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_O
    connect \I3 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3
    connect \O \gt_BUG_t5.bf0_busy[0]_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.bf0_busy[0]_SB_DFFE_Q_E_SB_LUT4_O
    parameter \LUT_INIT 16'1111110111011101
    connect \I0 \gt_BUG_t5.rg_rdy
    connect \I1 \gt_BUG_t5.bf0_busy[0]_SB_LUT4_I2_O
    connect \I2 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3
    connect \I3 \gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_O
    connect \O \gt_BUG_t5.bf0_busy[0]_SB_DFFE_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
  cell \SB_LUT4 \gt_BUG_t5.bf0_busy[0]_SB_LUT4_I2
    parameter \LUT_INIT 16'0000000011110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \gt_BUG_t5.bf0_busy[0]
    connect \I3 \gt_BUG_t5.rgo0_busy
    connect \O \gt_BUG_t5.bf0_busy[0]_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.bf0_busy[0]_SB_LUT4_I3
    parameter \LUT_INIT 16'0010101000001000
    connect \I0 \gt_BUG_t5.rg_rdy
    connect \I1 \gt_BUG_t5.rgo0_busy
    connect \I2 \gt_BUG_t5.bf0_busy[0]_SB_LUT4_I3_I2
    connect \I3 \gt_BUG_t5.bf0_busy[0]
    connect \O \gt_BUG_t5.rgo0_busy_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
  cell \SB_LUT4 \gt_BUG_t5.bf0_busy[0]_SB_LUT4_I3_I2_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \gt_BUG_t5.rgo0_req
    connect \I3 \io_BUG_t5.inp0_ack
    connect \O \gt_BUG_t5.bf0_busy[0]_SB_LUT4_I3_I2
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFESR \gt_BUG_t5.bf0_data[0]_SB_DFFESR_Q
    connect \C \i_clk
    connect \D \gt_BUG_t5.bf0_data[0]_SB_DFFESR_Q_D
    connect \E \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E
    connect \Q \gt_BUG_t5.bf0_data[0] [17]
    connect \R \gt_BUG_t5.bf0_data[0]_SB_DFFESR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFESR \gt_BUG_t5.bf0_data[0]_SB_DFFESR_Q_1
    connect \C \i_clk
    connect \D \gt_BUG_t5.bf0_data[0]_SB_DFFESR_Q_D
    connect \E \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E
    connect \Q \gt_BUG_t5.bf0_data[0] [14]
    connect \R \gt_BUG_t5.bf0_data[0]_SB_DFFESR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
  cell \SB_LUT4 \gt_BUG_t5.bf0_data[0]_SB_DFFESR_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_O
    connect \I3 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3
    connect \O \gt_BUG_t5.bf0_data[0]_SB_DFFESR_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \gt_BUG_t5.bf0_data[0]_SB_DFFESR_Q_R_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \gt_BUG_t5.rg_rdy
    connect \O \gt_BUG_t5.bf0_data[0]_SB_DFFESR_Q_R
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q
    connect \C \i_clk
    connect \D 1'0
    connect \E \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E
    connect \Q \gt_BUG_t5.bf0_data[0] [19]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_1
    connect \C \i_clk
    connect \D 1'0
    connect \E \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E
    connect \Q \gt_BUG_t5.bf0_data[0] [18]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_10
    connect \C \i_clk
    connect \D \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_10_D
    connect \E \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E
    connect \Q \gt_BUG_t5.bf0_data[0] [7]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_10_D_SB_LUT4_O
    parameter \LUT_INIT 16'1000000000000000
    connect \I0 \io_BUG_t5.ro0_dat [3]
    connect \I1 \gt_BUG_t5.rg_rdy
    connect \I2 \gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_O
    connect \I3 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3
    connect \O \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_10_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_11
    connect \C \i_clk
    connect \D \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_11_D
    connect \E \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E
    connect \Q \gt_BUG_t5.bf0_data[0] [6]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_11_D_SB_LUT4_O
    parameter \LUT_INIT 16'1000000000000000
    connect \I0 \io_BUG_t5.ro0_dat [2]
    connect \I1 \gt_BUG_t5.rg_rdy
    connect \I2 \gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_O
    connect \I3 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3
    connect \O \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_11_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_12
    connect \C \i_clk
    connect \D \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_12_D
    connect \E \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E
    connect \Q \gt_BUG_t5.bf0_data[0] [5]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_12_D_SB_LUT4_O
    parameter \LUT_INIT 16'1000000000000000
    connect \I0 \io_BUG_t5.ro0_dat [1]
    connect \I1 \gt_BUG_t5.rg_rdy
    connect \I2 \gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_O
    connect \I3 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3
    connect \O \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_12_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_13
    connect \C \i_clk
    connect \D \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_13_D
    connect \E \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E
    connect \Q \gt_BUG_t5.bf0_data[0] [4]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_13_D_SB_LUT4_O
    parameter \LUT_INIT 16'1000000000000000
    connect \I0 \io_BUG_t5.ro0_dat [0]
    connect \I1 \gt_BUG_t5.rg_rdy
    connect \I2 \gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_O
    connect \I3 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3
    connect \O \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_13_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_14
    connect \C \i_clk
    connect \D \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_14_D
    connect \E \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E
    connect \Q \gt_BUG_t5.bf0_data[0] [3]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_14_D_SB_LUT4_O
    parameter \LUT_INIT 16'1000000000000000
    connect \I0 \io_BUG_t5.ro0_red [3]
    connect \I1 \gt_BUG_t5.rg_rdy
    connect \I2 \gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_O
    connect \I3 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3
    connect \O \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_14_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_15
    connect \C \i_clk
    connect \D \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_15_D
    connect \E \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E
    connect \Q \gt_BUG_t5.bf0_data[0] [2]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_15_D_SB_LUT4_O
    parameter \LUT_INIT 16'1000000000000000
    connect \I0 \io_BUG_t5.ro0_red [2]
    connect \I1 \gt_BUG_t5.rg_rdy
    connect \I2 \gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_O
    connect \I3 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3
    connect \O \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_15_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_16
    connect \C \i_clk
    connect \D \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_16_D
    connect \E \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E
    connect \Q \gt_BUG_t5.bf0_data[0] [1]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_16_D_SB_LUT4_O
    parameter \LUT_INIT 16'1000000000000000
    connect \I0 \io_BUG_t5.ro0_red [1]
    connect \I1 \gt_BUG_t5.rg_rdy
    connect \I2 \gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_O
    connect \I3 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3
    connect \O \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_16_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_17
    connect \C \i_clk
    connect \D \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_17_D
    connect \E \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E
    connect \Q \gt_BUG_t5.bf0_data[0] [0]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_17_D_SB_LUT4_O
    parameter \LUT_INIT 16'1000000000000000
    connect \I0 \io_BUG_t5.ro0_red [0]
    connect \I1 \gt_BUG_t5.rg_rdy
    connect \I2 \gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_O
    connect \I3 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3
    connect \O \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_17_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_2
    connect \C \i_clk
    connect \D 1'0
    connect \E \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E
    connect \Q \gt_BUG_t5.bf0_data[0] [16]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_3
    connect \C \i_clk
    connect \D 1'0
    connect \E \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E
    connect \Q \gt_BUG_t5.bf0_data[0] [15]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_4
    connect \C \i_clk
    connect \D \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_4_D
    connect \E \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E
    connect \Q \gt_BUG_t5.bf0_data[0] [13]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_4_D_SB_LUT4_O
    parameter \LUT_INIT 16'1000000000000000
    connect \I0 \io_BUG_t5.ro0_dst [5]
    connect \I1 \gt_BUG_t5.rg_rdy
    connect \I2 \gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_O
    connect \I3 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3
    connect \O \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_4_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_5
    connect \C \i_clk
    connect \D \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_5_D
    connect \E \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E
    connect \Q \gt_BUG_t5.bf0_data[0] [12]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_5_D_SB_LUT4_O
    parameter \LUT_INIT 16'1000000000000000
    connect \I0 \io_BUG_t5.ro0_dst [4]
    connect \I1 \gt_BUG_t5.rg_rdy
    connect \I2 \gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_O
    connect \I3 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3
    connect \O \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_5_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_6
    connect \C \i_clk
    connect \D \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_6_D
    connect \E \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E
    connect \Q \gt_BUG_t5.bf0_data[0] [11]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_6_D_SB_LUT4_O
    parameter \LUT_INIT 16'1000000000000000
    connect \I0 \io_BUG_t5.ro0_dst [3]
    connect \I1 \gt_BUG_t5.rg_rdy
    connect \I2 \gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_O
    connect \I3 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3
    connect \O \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_6_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_7
    connect \C \i_clk
    connect \D \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_7_D
    connect \E \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E
    connect \Q \gt_BUG_t5.bf0_data[0] [10]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_7_D_SB_LUT4_O
    parameter \LUT_INIT 16'1000000000000000
    connect \I0 \io_BUG_t5.ro0_dst [2]
    connect \I1 \gt_BUG_t5.rg_rdy
    connect \I2 \gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_O
    connect \I3 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3
    connect \O \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_7_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_8
    connect \C \i_clk
    connect \D \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_8_D
    connect \E \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E
    connect \Q \gt_BUG_t5.bf0_data[0] [9]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_8_D_SB_LUT4_O
    parameter \LUT_INIT 16'1000000000000000
    connect \I0 \io_BUG_t5.ro0_dst [1]
    connect \I1 \gt_BUG_t5.rg_rdy
    connect \I2 \gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_O
    connect \I3 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3
    connect \O \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_8_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_9
    connect \C \i_clk
    connect \D \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_9_D
    connect \E \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E
    connect \Q \gt_BUG_t5.bf0_data[0] [8]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_9_D_SB_LUT4_O
    parameter \LUT_INIT 16'1000000000000000
    connect \I0 \io_BUG_t5.ro0_dst [0]
    connect \I1 \gt_BUG_t5.rg_rdy
    connect \I2 \gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_O
    connect \I3 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3
    connect \O \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_9_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \gt_BUG_t5.out0_did_ck_SB_DFFE_Q
    connect \C \i_clk
    connect \D \gt_BUG_t5.out0_did_ck_SB_DFFE_Q_D
    connect \E \gt_BUG_t5.out0_did_ck_SB_DFFE_Q_E
    connect \Q \gt_BUG_t5.out0_did_ck
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
  cell \SB_LUT4 \gt_BUG_t5.out0_did_ck_SB_DFFE_Q_E_SB_LUT4_O
    parameter \LUT_INIT 16'1100110011111100
    connect \I0 1'0
    connect \I1 \o_LED_2_SB_LUT4_I2_O
    connect \I2 \gt_BUG_t5.rg_rdy
    connect \I3 \gt_BUG_t5.out0_did_ck_SB_DFFE_Q_D
    connect \O \gt_BUG_t5.out0_did_ck_SB_DFFE_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
  cell \SB_LUT4 \gt_BUG_t5.out0_did_ck_SB_LUT4_I1
    parameter \LUT_INIT 16'1111001100110011
    connect \I0 1'0
    connect \I1 \gt_BUG_t5.out0_did_ck
    connect \I2 \gt_BUG_t5.rgo0_busy
    connect \I3 \gt_BUG_t5.rg_rdy
    connect \O \gt_BUG_t5.out0_did_ck_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFF \gt_BUG_t5.rg_rdy_SB_DFF_Q
    connect \C \i_clk
    connect \D 1'1
    connect \Q \gt_BUG_t5.rg_rdy
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFF \gt_BUG_t5.rgi0_ack_SB_DFF_Q
    connect \C \i_clk
    connect \D \gt_BUG_t5.rgi0_ack_SB_DFF_Q_D
    connect \Q \gt_BUG_t5.rgi0_ack
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFF \gt_BUG_t5.rgo0_added_hd_SB_DFF_Q
    connect \C \i_clk
    connect \D \gt_BUG_t5.rgo0_added_hd_SB_DFF_Q_D
    connect \Q \gt_BUG_t5.rgo0_added_hd
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
  cell \SB_LUT4 \gt_BUG_t5.rgo0_added_hd_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1100000000000000
    connect \I0 1'0
    connect \I1 \gt_BUG_t5.rg_rdy
    connect \I2 \gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_O
    connect \I3 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3
    connect \O \gt_BUG_t5.rgo0_added_hd_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3
    parameter \LUT_INIT 16'0000001000100010
    connect \I0 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I2
    connect \I1 \gt_BUG_t5.bf0_busy[0]
    connect \I2 \gt_BUG_t5.rg_rdy
    connect \I3 \gt_BUG_t5.rgo0_added_hd
    connect \O \gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_O
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_1
    parameter \LUT_INIT 16'1010001010000000
    connect \I0 \gt_BUG_t5.rg_rdy
    connect \I1 \gt_BUG_t5.rgi0_ack
    connect \I2 \io_BUG_t5.ro0_req
    connect \I3 \gt_BUG_t5.rgo0_added_hd
    connect \O \gt_BUG_t5.rgi0_ack_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
  cell \SB_LUT4 \gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_O_SB_LUT4_I3
    parameter \LUT_INIT 16'1111001100110011
    connect \I0 1'0
    connect \I1 \gt_BUG_t5.rg_rdy
    connect \I2 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3
    connect \I3 \gt_BUG_t5.rgo0_added_hd_SB_LUT4_I3_O
    connect \O \gt_BUG_t5.bf0_data[0]_SB_DFFE_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFF \gt_BUG_t5.rgo0_busy_SB_DFF_Q
    connect \C \i_clk
    connect \D \gt_BUG_t5.rgo0_busy_SB_DFF_Q_D
    connect \Q \gt_BUG_t5.rgo0_busy
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFF \gt_BUG_t5.rgo0_dat_SB_DFF_Q
    connect \C \i_clk
    connect \D \gt_BUG_t5.rgo0_dat_SB_DFF_Q_D
    connect \Q \gt_BUG_t5.rgo0_dat [3]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFF \gt_BUG_t5.rgo0_dat_SB_DFF_Q_1
    connect \C \i_clk
    connect \D \gt_BUG_t5.rgo0_dat_SB_DFF_Q_1_D
    connect \Q \gt_BUG_t5.rgo0_dat [2]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.rgo0_dat_SB_DFF_Q_1_D_SB_LUT4_O
    parameter \LUT_INIT 16'1010001010000000
    connect \I0 \gt_BUG_t5.rg_rdy
    connect \I1 \gt_BUG_t5.bf0_busy[0]_SB_LUT4_I2_O
    connect \I2 \gt_BUG_t5.bf0_data[0] [6]
    connect \I3 \gt_BUG_t5.rgo0_dat [2]
    connect \O \gt_BUG_t5.rgo0_dat_SB_DFF_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFF \gt_BUG_t5.rgo0_dat_SB_DFF_Q_2
    connect \C \i_clk
    connect \D \gt_BUG_t5.rgo0_dat_SB_DFF_Q_2_D
    connect \Q \gt_BUG_t5.rgo0_dat [1]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.rgo0_dat_SB_DFF_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'1010001010000000
    connect \I0 \gt_BUG_t5.rg_rdy
    connect \I1 \gt_BUG_t5.bf0_busy[0]_SB_LUT4_I2_O
    connect \I2 \gt_BUG_t5.bf0_data[0] [5]
    connect \I3 \gt_BUG_t5.rgo0_dat [1]
    connect \O \gt_BUG_t5.rgo0_dat_SB_DFF_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFF \gt_BUG_t5.rgo0_dat_SB_DFF_Q_3
    connect \C \i_clk
    connect \D \gt_BUG_t5.rgo0_dat_SB_DFF_Q_3_D
    connect \Q \gt_BUG_t5.rgo0_dat [0]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.rgo0_dat_SB_DFF_Q_3_D_SB_LUT4_O
    parameter \LUT_INIT 16'1010001010000000
    connect \I0 \gt_BUG_t5.rg_rdy
    connect \I1 \gt_BUG_t5.bf0_busy[0]_SB_LUT4_I2_O
    connect \I2 \gt_BUG_t5.bf0_data[0] [4]
    connect \I3 \gt_BUG_t5.rgo0_dat [0]
    connect \O \gt_BUG_t5.rgo0_dat_SB_DFF_Q_3_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.rgo0_dat_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1010001010000000
    connect \I0 \gt_BUG_t5.rg_rdy
    connect \I1 \gt_BUG_t5.bf0_busy[0]_SB_LUT4_I2_O
    connect \I2 \gt_BUG_t5.bf0_data[0] [7]
    connect \I3 \gt_BUG_t5.rgo0_dat [3]
    connect \O \gt_BUG_t5.rgo0_dat_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFF \gt_BUG_t5.rgo0_dst_SB_DFF_Q
    connect \C \i_clk
    connect \D \gt_BUG_t5.rgo0_dst_SB_DFF_Q_D
    connect \Q \gt_BUG_t5.rgo0_dst [5]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFF \gt_BUG_t5.rgo0_dst_SB_DFF_Q_1
    connect \C \i_clk
    connect \D \gt_BUG_t5.rgo0_dst_SB_DFF_Q_1_D
    connect \Q \gt_BUG_t5.rgo0_dst [4]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.rgo0_dst_SB_DFF_Q_1_D_SB_LUT4_O
    parameter \LUT_INIT 16'1010001010000000
    connect \I0 \gt_BUG_t5.rg_rdy
    connect \I1 \gt_BUG_t5.bf0_busy[0]_SB_LUT4_I2_O
    connect \I2 \gt_BUG_t5.bf0_data[0] [12]
    connect \I3 \gt_BUG_t5.rgo0_dst [4]
    connect \O \gt_BUG_t5.rgo0_dst_SB_DFF_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFF \gt_BUG_t5.rgo0_dst_SB_DFF_Q_2
    connect \C \i_clk
    connect \D \gt_BUG_t5.rgo0_dst_SB_DFF_Q_2_D
    connect \Q \gt_BUG_t5.rgo0_dst [3]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.rgo0_dst_SB_DFF_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'1010001010000000
    connect \I0 \gt_BUG_t5.rg_rdy
    connect \I1 \gt_BUG_t5.bf0_busy[0]_SB_LUT4_I2_O
    connect \I2 \gt_BUG_t5.bf0_data[0] [11]
    connect \I3 \gt_BUG_t5.rgo0_dst [3]
    connect \O \gt_BUG_t5.rgo0_dst_SB_DFF_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFF \gt_BUG_t5.rgo0_dst_SB_DFF_Q_3
    connect \C \i_clk
    connect \D \gt_BUG_t5.rgo0_dst_SB_DFF_Q_3_D
    connect \Q \gt_BUG_t5.rgo0_dst [2]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.rgo0_dst_SB_DFF_Q_3_D_SB_LUT4_O
    parameter \LUT_INIT 16'1010001010000000
    connect \I0 \gt_BUG_t5.rg_rdy
    connect \I1 \gt_BUG_t5.bf0_busy[0]_SB_LUT4_I2_O
    connect \I2 \gt_BUG_t5.bf0_data[0] [10]
    connect \I3 \gt_BUG_t5.rgo0_dst [2]
    connect \O \gt_BUG_t5.rgo0_dst_SB_DFF_Q_3_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFF \gt_BUG_t5.rgo0_dst_SB_DFF_Q_4
    connect \C \i_clk
    connect \D \gt_BUG_t5.rgo0_dst_SB_DFF_Q_4_D
    connect \Q \gt_BUG_t5.rgo0_dst [1]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.rgo0_dst_SB_DFF_Q_4_D_SB_LUT4_O
    parameter \LUT_INIT 16'1010001010000000
    connect \I0 \gt_BUG_t5.rg_rdy
    connect \I1 \gt_BUG_t5.bf0_busy[0]_SB_LUT4_I2_O
    connect \I2 \gt_BUG_t5.bf0_data[0] [9]
    connect \I3 \gt_BUG_t5.rgo0_dst [1]
    connect \O \gt_BUG_t5.rgo0_dst_SB_DFF_Q_4_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFF \gt_BUG_t5.rgo0_dst_SB_DFF_Q_5
    connect \C \i_clk
    connect \D \gt_BUG_t5.rgo0_dst_SB_DFF_Q_5_D
    connect \Q \gt_BUG_t5.rgo0_dst [0]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.rgo0_dst_SB_DFF_Q_5_D_SB_LUT4_O
    parameter \LUT_INIT 16'1010001010000000
    connect \I0 \gt_BUG_t5.rg_rdy
    connect \I1 \gt_BUG_t5.bf0_busy[0]_SB_LUT4_I2_O
    connect \I2 \gt_BUG_t5.bf0_data[0] [8]
    connect \I3 \gt_BUG_t5.rgo0_dst [0]
    connect \O \gt_BUG_t5.rgo0_dst_SB_DFF_Q_5_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.rgo0_dst_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1010001010000000
    connect \I0 \gt_BUG_t5.rg_rdy
    connect \I1 \gt_BUG_t5.bf0_busy[0]_SB_LUT4_I2_O
    connect \I2 \gt_BUG_t5.bf0_data[0] [13]
    connect \I3 \gt_BUG_t5.rgo0_dst [5]
    connect \O \gt_BUG_t5.rgo0_dst_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFF \gt_BUG_t5.rgo0_red_SB_DFF_Q
    connect \C \i_clk
    connect \D \gt_BUG_t5.rgo0_red_SB_DFF_Q_D
    connect \Q \gt_BUG_t5.rgo0_red [3]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFF \gt_BUG_t5.rgo0_red_SB_DFF_Q_1
    connect \C \i_clk
    connect \D \gt_BUG_t5.rgo0_red_SB_DFF_Q_1_D
    connect \Q \gt_BUG_t5.rgo0_red [2]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.rgo0_red_SB_DFF_Q_1_D_SB_LUT4_O
    parameter \LUT_INIT 16'1010001010000000
    connect \I0 \gt_BUG_t5.rg_rdy
    connect \I1 \gt_BUG_t5.bf0_busy[0]_SB_LUT4_I2_O
    connect \I2 \gt_BUG_t5.bf0_data[0] [2]
    connect \I3 \gt_BUG_t5.rgo0_red [2]
    connect \O \gt_BUG_t5.rgo0_red_SB_DFF_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFF \gt_BUG_t5.rgo0_red_SB_DFF_Q_2
    connect \C \i_clk
    connect \D \gt_BUG_t5.rgo0_red_SB_DFF_Q_2_D
    connect \Q \gt_BUG_t5.rgo0_red [1]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.rgo0_red_SB_DFF_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'1010001010000000
    connect \I0 \gt_BUG_t5.rg_rdy
    connect \I1 \gt_BUG_t5.bf0_busy[0]_SB_LUT4_I2_O
    connect \I2 \gt_BUG_t5.bf0_data[0] [1]
    connect \I3 \gt_BUG_t5.rgo0_red [1]
    connect \O \gt_BUG_t5.rgo0_red_SB_DFF_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFF \gt_BUG_t5.rgo0_red_SB_DFF_Q_3
    connect \C \i_clk
    connect \D \gt_BUG_t5.rgo0_red_SB_DFF_Q_3_D
    connect \Q \gt_BUG_t5.rgo0_red [0]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.rgo0_red_SB_DFF_Q_3_D_SB_LUT4_O
    parameter \LUT_INIT 16'1010001010000000
    connect \I0 \gt_BUG_t5.rg_rdy
    connect \I1 \gt_BUG_t5.bf0_busy[0]_SB_LUT4_I2_O
    connect \I2 \gt_BUG_t5.bf0_data[0] [0]
    connect \I3 \gt_BUG_t5.rgo0_red [0]
    connect \O \gt_BUG_t5.rgo0_red_SB_DFF_Q_3_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.rgo0_red_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1010001010000000
    connect \I0 \gt_BUG_t5.rg_rdy
    connect \I1 \gt_BUG_t5.bf0_busy[0]_SB_LUT4_I2_O
    connect \I2 \gt_BUG_t5.bf0_data[0] [3]
    connect \I3 \gt_BUG_t5.rgo0_red [3]
    connect \O \gt_BUG_t5.rgo0_red_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFF \gt_BUG_t5.rgo0_req_SB_DFF_Q
    connect \C \i_clk
    connect \D \gt_BUG_t5.rgo0_req_SB_DFF_Q_D
    connect \Q \gt_BUG_t5.rgo0_req
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.rgo0_req_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0010101000001000
    connect \I0 \gt_BUG_t5.rg_rdy
    connect \I1 \gt_BUG_t5.rgo0_busy
    connect \I2 \io_BUG_t5.inp0_ack
    connect \I3 \gt_BUG_t5.rgo0_req
    connect \O \gt_BUG_t5.rgo0_req_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
  cell \SB_LUT4 \gt_BUG_t5.rgo0_req_SB_LUT4_I2
    parameter \LUT_INIT 16'0000000011110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \gt_BUG_t5.rgo0_req
    connect \I3 \io_BUG_t5.inp0_ack
    connect \O \io_BUG_t5.has_inp0_SB_DFFE_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFF \gt_BUG_t5.rgo0_src_SB_DFF_Q
    connect \C \i_clk
    connect \D \gt_BUG_t5.rgo0_src_SB_DFF_Q_D
    connect \Q \gt_BUG_t5.rgo0_src [5]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFF \gt_BUG_t5.rgo0_src_SB_DFF_Q_1
    connect \C \i_clk
    connect \D \gt_BUG_t5.rgo0_src_SB_DFF_Q_1_D
    connect \Q \gt_BUG_t5.rgo0_src [4]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.rgo0_src_SB_DFF_Q_1_D_SB_LUT4_O
    parameter \LUT_INIT 16'1010001010000000
    connect \I0 \gt_BUG_t5.rg_rdy
    connect \I1 \gt_BUG_t5.bf0_busy[0]_SB_LUT4_I2_O
    connect \I2 \gt_BUG_t5.bf0_data[0] [18]
    connect \I3 \gt_BUG_t5.rgo0_src [4]
    connect \O \gt_BUG_t5.rgo0_src_SB_DFF_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFF \gt_BUG_t5.rgo0_src_SB_DFF_Q_2
    connect \C \i_clk
    connect \D \gt_BUG_t5.rgo0_src_SB_DFF_Q_2_D
    connect \Q \gt_BUG_t5.rgo0_src [3]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.rgo0_src_SB_DFF_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'1010001010000000
    connect \I0 \gt_BUG_t5.rg_rdy
    connect \I1 \gt_BUG_t5.bf0_busy[0]_SB_LUT4_I2_O
    connect \I2 \gt_BUG_t5.bf0_data[0] [17]
    connect \I3 \gt_BUG_t5.rgo0_src [3]
    connect \O \gt_BUG_t5.rgo0_src_SB_DFF_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFF \gt_BUG_t5.rgo0_src_SB_DFF_Q_3
    connect \C \i_clk
    connect \D \gt_BUG_t5.rgo0_src_SB_DFF_Q_3_D
    connect \Q \gt_BUG_t5.rgo0_src [2]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.rgo0_src_SB_DFF_Q_3_D_SB_LUT4_O
    parameter \LUT_INIT 16'1010001010000000
    connect \I0 \gt_BUG_t5.rg_rdy
    connect \I1 \gt_BUG_t5.bf0_busy[0]_SB_LUT4_I2_O
    connect \I2 \gt_BUG_t5.bf0_data[0] [16]
    connect \I3 \gt_BUG_t5.rgo0_src [2]
    connect \O \gt_BUG_t5.rgo0_src_SB_DFF_Q_3_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFF \gt_BUG_t5.rgo0_src_SB_DFF_Q_4
    connect \C \i_clk
    connect \D \gt_BUG_t5.rgo0_src_SB_DFF_Q_4_D
    connect \Q \gt_BUG_t5.rgo0_src [1]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.rgo0_src_SB_DFF_Q_4_D_SB_LUT4_O
    parameter \LUT_INIT 16'1010001010000000
    connect \I0 \gt_BUG_t5.rg_rdy
    connect \I1 \gt_BUG_t5.bf0_busy[0]_SB_LUT4_I2_O
    connect \I2 \gt_BUG_t5.bf0_data[0] [15]
    connect \I3 \gt_BUG_t5.rgo0_src [1]
    connect \O \gt_BUG_t5.rgo0_src_SB_DFF_Q_4_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:2"
  cell \SB_DFF \gt_BUG_t5.rgo0_src_SB_DFF_Q_5
    connect \C \i_clk
    connect \D \gt_BUG_t5.rgo0_src_SB_DFF_Q_5_D
    connect \Q \gt_BUG_t5.rgo0_src [0]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.rgo0_src_SB_DFF_Q_5_D_SB_LUT4_O
    parameter \LUT_INIT 16'1010001010000000
    connect \I0 \gt_BUG_t5.rg_rdy
    connect \I1 \gt_BUG_t5.bf0_busy[0]_SB_LUT4_I2_O
    connect \I2 \gt_BUG_t5.bf0_data[0] [14]
    connect \I3 \gt_BUG_t5.rgo0_src [0]
    connect \O \gt_BUG_t5.rgo0_src_SB_DFF_Q_5_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \gt_BUG_t5.rgo0_src_SB_DFF_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1010001010000000
    connect \I0 \gt_BUG_t5.rg_rdy
    connect \I1 \gt_BUG_t5.bf0_busy[0]_SB_LUT4_I2_O
    connect \I2 \gt_BUG_t5.bf0_data[0] [19]
    connect \I3 \gt_BUG_t5.rgo0_src [5]
    connect \O \gt_BUG_t5.rgo0_src_SB_DFF_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.cnt_0_SB_DFFE_Q
    connect \C \clk_0
    connect \D \io_BUG_t5.cnt_0_SB_DFFE_Q_D [3]
    connect \E \io_BUG_t5.cnt_0_SB_DFFE_Q_E
    connect \Q \io_BUG_t5.cnt_0 [3]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.cnt_0_SB_DFFE_Q_1
    connect \C \clk_0
    connect \D \io_BUG_t5.cnt_0_SB_DFFE_Q_D [2]
    connect \E \io_BUG_t5.cnt_0_SB_DFFE_Q_E
    connect \Q \io_BUG_t5.cnt_0 [2]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.cnt_0_SB_DFFE_Q_2
    connect \C \clk_0
    connect \D \io_BUG_t5.cnt_0_SB_DFFE_Q_D [1]
    connect \E \io_BUG_t5.cnt_0_SB_DFFE_Q_E
    connect \Q \io_BUG_t5.cnt_0 [1]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.cnt_0_SB_DFFE_Q_3
    connect \C \clk_0
    connect \D \io_BUG_t5.cnt_0_SB_DFFE_Q_3_D
    connect \E \io_BUG_t5.cnt_0_SB_DFFE_Q_E
    connect \Q \io_BUG_t5.cnt_0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \io_BUG_t5.cnt_0_SB_DFFE_Q_3_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \io_BUG_t5.cnt_0 [0]
    connect \O \io_BUG_t5.cnt_0_SB_DFFE_Q_3_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \io_BUG_t5.cnt_0_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \io_BUG_t5.cnt_0 [1]
    connect \I3 \io_BUG_t5.cnt_0 [0]
    connect \O \io_BUG_t5.cnt_0_SB_DFFE_Q_D [1]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \io_BUG_t5.cnt_0_SB_DFFE_Q_D_SB_LUT4_O_1
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \io_BUG_t5.cnt_0 [3]
    connect \I3 \io_BUG_t5.cnt_0_SB_DFFE_Q_D_SB_LUT4_O_2_I3 [3]
    connect \O \io_BUG_t5.cnt_0_SB_DFFE_Q_D [3]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \io_BUG_t5.cnt_0_SB_DFFE_Q_D_SB_LUT4_O_2
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \io_BUG_t5.cnt_0 [2]
    connect \I3 \io_BUG_t5.cnt_0_SB_DFFE_Q_D_SB_LUT4_O_2_I3 [2]
    connect \O \io_BUG_t5.cnt_0_SB_DFFE_Q_D [2]
  end
  attribute \src "bug_03.v:143|io_bug_03.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
  cell \SB_CARRY \io_BUG_t5.cnt_0_SB_DFFE_Q_D_SB_LUT4_O_2_I3_SB_CARRY_CO
    connect \CI \io_BUG_t5.cnt_0_SB_DFFE_Q_D_SB_LUT4_O_2_I3 [2]
    connect \CO \io_BUG_t5.cnt_0_SB_DFFE_Q_D_SB_LUT4_O_2_I3 [3]
    connect \I0 1'0
    connect \I1 \io_BUG_t5.cnt_0 [2]
  end
  attribute \src "bug_03.v:143|io_bug_03.v:99|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
  cell \SB_CARRY \io_BUG_t5.cnt_0_SB_DFFE_Q_D_SB_LUT4_O_2_I3_SB_CARRY_CO_1
    connect \CI \io_BUG_t5.cnt_0 [0]
    connect \CO \io_BUG_t5.cnt_0_SB_DFFE_Q_D_SB_LUT4_O_2_I3 [2]
    connect \I0 1'0
    connect \I1 \io_BUG_t5.cnt_0 [1]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.cnt_1_SB_DFFE_Q
    connect \C \clk_0
    connect \D \io_BUG_t5.cnt_1_SB_DFFE_Q_D [3]
    connect \E \io_BUG_t5.cnt_1_SB_DFFE_Q_E
    connect \Q \io_BUG_t5.cnt_1 [3]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.cnt_1_SB_DFFE_Q_1
    connect \C \clk_0
    connect \D \io_BUG_t5.cnt_1_SB_DFFE_Q_D [2]
    connect \E \io_BUG_t5.cnt_1_SB_DFFE_Q_E
    connect \Q \io_BUG_t5.cnt_1 [2]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.cnt_1_SB_DFFE_Q_2
    connect \C \clk_0
    connect \D \io_BUG_t5.cnt_1_SB_DFFE_Q_D [1]
    connect \E \io_BUG_t5.cnt_1_SB_DFFE_Q_E
    connect \Q \io_BUG_t5.cnt_1 [1]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.cnt_1_SB_DFFE_Q_3
    connect \C \clk_0
    connect \D \io_BUG_t5.cnt_1_SB_DFFE_Q_3_D
    connect \E \io_BUG_t5.cnt_1_SB_DFFE_Q_E
    connect \Q \io_BUG_t5.cnt_1 [0]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \io_BUG_t5.cnt_1_SB_DFFE_Q_3_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \io_BUG_t5.cnt_1 [0]
    connect \O \io_BUG_t5.cnt_1_SB_DFFE_Q_3_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \io_BUG_t5.cnt_1_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \io_BUG_t5.cnt_1 [3]
    connect \I3 \io_BUG_t5.cnt_1_SB_DFFE_Q_D_SB_LUT4_O_I3 [3]
    connect \O \io_BUG_t5.cnt_1_SB_DFFE_Q_D [3]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \io_BUG_t5.cnt_1_SB_DFFE_Q_D_SB_LUT4_O_1
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \io_BUG_t5.cnt_1 [2]
    connect \I3 \io_BUG_t5.cnt_1_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]
    connect \O \io_BUG_t5.cnt_1_SB_DFFE_Q_D [2]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \io_BUG_t5.cnt_1_SB_DFFE_Q_D_SB_LUT4_O_2
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \io_BUG_t5.cnt_1 [1]
    connect \I3 \io_BUG_t5.cnt_1 [0]
    connect \O \io_BUG_t5.cnt_1_SB_DFFE_Q_D [1]
  end
  attribute \src "bug_03.v:143|io_bug_03.v:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
  cell \SB_CARRY \io_BUG_t5.cnt_1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO
    connect \CI \io_BUG_t5.cnt_1_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]
    connect \CO \io_BUG_t5.cnt_1_SB_DFFE_Q_D_SB_LUT4_O_I3 [3]
    connect \I0 1'0
    connect \I1 \io_BUG_t5.cnt_1 [2]
  end
  attribute \src "bug_03.v:143|io_bug_03.v:102|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
  cell \SB_CARRY \io_BUG_t5.cnt_1_SB_DFFE_Q_D_SB_LUT4_O_I3_SB_CARRY_CO_1
    connect \CI \io_BUG_t5.cnt_1 [0]
    connect \CO \io_BUG_t5.cnt_1_SB_DFFE_Q_D_SB_LUT4_O_I3 [2]
    connect \I0 1'0
    connect \I1 \io_BUG_t5.cnt_1 [1]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.has_inp0_SB_DFFE_Q
    connect \C \clk_3
    connect \D \io_BUG_t5.has_inp0_SB_DFFE_Q_D
    connect \E \io_BUG_t5.has_inp0_SB_DFFE_Q_E
    connect \Q \io_BUG_t5.has_inp0
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \io_BUG_t5.has_inp0_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \io_BUG_t5.inp0_done_cks
    connect \O \io_BUG_t5.has_inp0_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
  cell \SB_LUT4 \io_BUG_t5.has_inp0_SB_LUT4_I3
    parameter \LUT_INIT 16'0000000011110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \io_BUG_t5.has_inp0_SB_DFFE_Q_E
    connect \I3 \io_BUG_t5.has_inp0
    connect \O \io_BUG_t5.has_inp0_SB_LUT4_I3_O
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_ack_SB_DFFE_Q
    connect \C \clk_3
    connect \D \io_BUG_t5.inp0_ack_SB_DFFE_Q_D
    connect \E \io_BUG_t5.inp0_ack_SB_DFFE_Q_E
    connect \Q \io_BUG_t5.inp0_ack
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
  cell \SB_LUT4 \io_BUG_t5.inp0_ack_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111111100001111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \io_BUG_t5.inp0_ack
    connect \I3 \gt_BUG_t5.rgo0_req
    connect \O \io_BUG_t5.inp0_ack_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
  cell \SB_LUT4 \io_BUG_t5.inp0_ack_SB_DFFE_Q_E_SB_LUT4_O
    parameter \LUT_INIT 16'0011110000110000
    connect \I0 1'0
    connect \I1 \gt_BUG_t5.rgo0_req
    connect \I2 \io_BUG_t5.inp0_ack
    connect \I3 \io_BUG_t5.inp0_done_cks
    connect \O \io_BUG_t5.inp0_ack_SB_DFFE_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \io_BUG_t5.inp0_calc_redun_SB_LUT4_O
    parameter \LUT_INIT 16'1111100010001000
    connect \I0 \io_BUG_t5.inp0_dat [0]
    connect \I1 \io_BUG_t5.inp0_dat [1]
    connect \I2 \io_BUG_t5.inp0_dat [2]
    connect \I3 \io_BUG_t5.inp0_dat [3]
    connect \O \io_BUG_t5.inp0_calc_redun [0]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \io_BUG_t5.inp0_calc_redun_SB_LUT4_O_1
    parameter \LUT_INIT 16'1111100010001000
    connect \I0 \io_BUG_t5.inp0_dst [3]
    connect \I1 \io_BUG_t5.inp0_dst [2]
    connect \I2 \io_BUG_t5.inp0_dst [1]
    connect \I3 \io_BUG_t5.inp0_dst [0]
    connect \O \io_BUG_t5.inp0_calc_redun [1]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \io_BUG_t5.inp0_calc_redun_SB_LUT4_O_2
    parameter \LUT_INIT 16'1111100010001000
    connect \I0 \io_BUG_t5.inp0_src [1]
    connect \I1 \io_BUG_t5.inp0_src [0]
    connect \I2 \io_BUG_t5.inp0_dst [5]
    connect \I3 \io_BUG_t5.inp0_dst [4]
    connect \O \io_BUG_t5.inp0_calc_redun [2]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \io_BUG_t5.inp0_ck_dat_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_I3
    connect \O \io_BUG_t5.inp0_ck_dat [0]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_1
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_1_I3
    connect \O \io_BUG_t5.inp0_ck_dat [3]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_1_I3_SB_DFFE_Q
    connect \C \clk_3
    connect \D \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_1_I3_SB_DFFE_Q_D
    connect \E \io_BUG_t5.inp0_err_SB_LUT4_I2_O
    connect \Q \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_1_I3
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_1_I3_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \io_BUG_t5.inp0_dat [3]
    connect \O \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_1_I3_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_1_I3_SB_LUT4_I1
    parameter \LUT_INIT 16'0000000000000001
    connect \I0 \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_I3
    connect \I1 \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_1_I3
    connect \I2 \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_2_I3
    connect \I3 \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_3_I3
    connect \O \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_1_I3_SB_LUT4_I1_O
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_2
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_2_I3
    connect \O \io_BUG_t5.inp0_ck_dat [2]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_2_I3_SB_DFFE_Q
    connect \C \clk_3
    connect \D \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_2_I3_SB_DFFE_Q_D
    connect \E \io_BUG_t5.inp0_err_SB_LUT4_I2_O
    connect \Q \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_2_I3
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_2_I3_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \io_BUG_t5.inp0_dat [2]
    connect \O \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_2_I3_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_3
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_3_I3
    connect \O \io_BUG_t5.inp0_ck_dat [1]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_3_I3_SB_DFFE_Q
    connect \C \clk_3
    connect \D \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_3_I3_SB_DFFE_Q_D
    connect \E \io_BUG_t5.inp0_err_SB_LUT4_I2_O
    connect \Q \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_3_I3
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_3_I3_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \io_BUG_t5.inp0_dat [1]
    connect \O \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_3_I3_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_I3_SB_DFFE_Q
    connect \C \clk_3
    connect \D \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_I3_SB_DFFE_Q_D
    connect \E \io_BUG_t5.inp0_err_SB_LUT4_I2_O
    connect \Q \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_I3
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \io_BUG_t5.inp0_dat [0]
    connect \O \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_I3_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_I3_SB_LUT4_I1
    parameter \LUT_INIT 16'1001000000001001
    connect \I0 \io_BUG_t5.inp0_dat [0]
    connect \I1 \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_I3
    connect \I2 \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_I3_SB_LUT4_I1_I2
    connect \I3 \io_BUG_t5.inp0_dat [1]
    connect \O \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_I3_SB_LUT4_I1_O
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_I3_SB_LUT4_I1_I2_SB_LUT4_O
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \io_BUG_t5.inp0_ck_dat [1]
    connect \I3 \io_BUG_t5.inp0_ck_dat [0]
    connect \O \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_I3_SB_LUT4_I1_I2
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_dat_SB_DFFE_Q
    connect \C \clk_3
    connect \D \gt_BUG_t5.rgo0_dat [3]
    connect \E \io_BUG_t5.has_inp0_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.inp0_dat [3]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_dat_SB_DFFE_Q_1
    connect \C \clk_3
    connect \D \gt_BUG_t5.rgo0_dat [2]
    connect \E \io_BUG_t5.has_inp0_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.inp0_dat [2]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_dat_SB_DFFE_Q_2
    connect \C \clk_3
    connect \D \gt_BUG_t5.rgo0_dat [1]
    connect \E \io_BUG_t5.has_inp0_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.inp0_dat [1]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_dat_SB_DFFE_Q_3
    connect \C \clk_3
    connect \D \gt_BUG_t5.rgo0_dat [0]
    connect \E \io_BUG_t5.has_inp0_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.inp0_dat [0]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFESR \io_BUG_t5.inp0_done_cks_SB_DFFESR_Q
    connect \C \clk_3
    connect \D \io_BUG_t5.inp0_done_cks_SB_DFFESR_Q_D
    connect \E \io_BUG_t5.has_inp0_SB_DFFE_Q_E
    connect \Q \io_BUG_t5.inp0_done_cks
    connect \R \io_BUG_t5.inp0_done_cks
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_dst_SB_DFFE_Q
    connect \C \clk_3
    connect \D \gt_BUG_t5.rgo0_dst [5]
    connect \E \io_BUG_t5.has_inp0_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.inp0_dst [5]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_dst_SB_DFFE_Q_1
    connect \C \clk_3
    connect \D \gt_BUG_t5.rgo0_dst [4]
    connect \E \io_BUG_t5.has_inp0_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.inp0_dst [4]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_dst_SB_DFFE_Q_2
    connect \C \clk_3
    connect \D \gt_BUG_t5.rgo0_dst [3]
    connect \E \io_BUG_t5.has_inp0_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.inp0_dst [3]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_dst_SB_DFFE_Q_3
    connect \C \clk_3
    connect \D \gt_BUG_t5.rgo0_dst [2]
    connect \E \io_BUG_t5.has_inp0_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.inp0_dst [2]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_dst_SB_DFFE_Q_4
    connect \C \clk_3
    connect \D \gt_BUG_t5.rgo0_dst [1]
    connect \E \io_BUG_t5.has_inp0_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.inp0_dst [1]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_dst_SB_DFFE_Q_5
    connect \C \clk_3
    connect \D \gt_BUG_t5.rgo0_dst [0]
    connect \E \io_BUG_t5.has_inp0_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.inp0_dst [0]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFESS \io_BUG_t5.inp0_err_SB_DFFESS_Q
    connect \C \clk_3
    connect \D \io_BUG_t5.inp0_err_SB_DFFESS_Q_D
    connect \E \io_BUG_t5.inp0_err_SB_DFFESS_Q_E
    connect \Q \io_BUG_t5.inp0_err
    connect \S \io_BUG_t5.inp0_err
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
  cell \SB_LUT4 \io_BUG_t5.inp0_err_SB_DFFESS_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111111100111111
    connect \I0 1'0
    connect \I1 \io_BUG_t5.inp0_err_SB_DFFESS_Q_D_SB_LUT4_O_I1
    connect \I2 \io_BUG_t5.inp0_err_SB_DFFESS_Q_D_SB_LUT4_O_I2
    connect \I3 \io_BUG_t5.inp0_err_SB_LUT4_I2_I3
    connect \O \io_BUG_t5.inp0_err_SB_DFFESS_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \io_BUG_t5.inp0_err_SB_DFFESS_Q_D_SB_LUT4_O_I1_SB_LUT4_O
    parameter \LUT_INIT 16'1001000000001001
    connect \I0 \io_BUG_t5.inp0_redun [3]
    connect \I1 \io_BUG_t5.inp0_red [3]
    connect \I2 \io_BUG_t5.inp0_redun [1]
    connect \I3 \io_BUG_t5.inp0_red [1]
    connect \O \io_BUG_t5.inp0_err_SB_DFFESS_Q_D_SB_LUT4_O_I1
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \io_BUG_t5.inp0_err_SB_DFFESS_Q_D_SB_LUT4_O_I2_SB_LUT4_O
    parameter \LUT_INIT 16'1001000000001001
    connect \I0 \io_BUG_t5.inp0_redun [2]
    connect \I1 \io_BUG_t5.inp0_red [2]
    connect \I2 \io_BUG_t5.inp0_redun [0]
    connect \I3 \io_BUG_t5.inp0_red [0]
    connect \O \io_BUG_t5.inp0_err_SB_DFFESS_Q_D_SB_LUT4_O_I2
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
  cell \SB_LUT4 \io_BUG_t5.inp0_err_SB_DFFESS_Q_E_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011000000
    connect \I0 1'0
    connect \I1 \io_BUG_t5.has_inp0_SB_DFFE_Q_E
    connect \I2 \io_BUG_t5.inp0_done_cks_SB_DFFESR_Q_D
    connect \I3 \io_BUG_t5.inp0_done_cks
    connect \O \io_BUG_t5.inp0_err_SB_DFFESS_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
  cell \SB_LUT4 \io_BUG_t5.inp0_err_SB_LUT4_I2
    parameter \LUT_INIT 16'0000000000001100
    connect \I0 1'0
    connect \I1 \io_BUG_t5.inp0_err_SB_DFFESS_Q_E
    connect \I2 \io_BUG_t5.inp0_err
    connect \I3 \io_BUG_t5.inp0_err_SB_LUT4_I2_I3
    connect \O \io_BUG_t5.inp0_err_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O
    parameter \LUT_INIT 16'0101010100010101
    connect \I0 \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_1_I3_SB_LUT4_I1_O
    connect \I1 \io_BUG_t5.inp0_ck_dat_SB_LUT4_O_I3_SB_LUT4_I1_O
    connect \I2 \io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I2
    connect \I3 \io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I3
    connect \O \io_BUG_t5.inp0_err_SB_LUT4_I2_I3
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O
    parameter \LUT_INIT 16'1001000000001001
    connect \I0 \io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
    connect \I1 \io_BUG_t5.inp0_dat [3]
    connect \I2 \io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
    connect \I3 \io_BUG_t5.inp0_dat [2]
    connect \O \io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I2
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I0_SB_LUT4_O
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \io_BUG_t5.inp0_ck_dat [3]
    connect \I3 \io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI [3]
    connect \O \io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I0
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_LUT4_O
    parameter \LUT_INIT 16'0110100110010110
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \io_BUG_t5.inp0_ck_dat [2]
    connect \I3 \io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI [2]
    connect \O \io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I2_SB_LUT4_O_I2
  end
  attribute \src "bug_03.v:143|io_bug_03.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
  cell \SB_CARRY \io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO
    connect \CI \io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI [3]
    connect \CO \io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I3
    connect \I0 1'0
    connect \I1 \io_BUG_t5.inp0_ck_dat [3]
  end
  attribute \src "bug_03.v:143|io_bug_03.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
  cell \SB_CARRY \io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO
    connect \CI \io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI [2]
    connect \CO \io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI [3]
    connect \I0 1'0
    connect \I1 \io_BUG_t5.inp0_ck_dat [2]
  end
  attribute \src "bug_03.v:143|io_bug_03.v:144|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
  cell \SB_CARRY \io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI_SB_CARRY_CO_1
    connect \CI \io_BUG_t5.inp0_ck_dat [0]
    connect \CO \io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI [2]
    connect \I0 1'0
    connect \I1 \io_BUG_t5.inp0_ck_dat [1]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
  cell \SB_LUT4 \io_BUG_t5.inp0_err_SB_LUT4_I3
    parameter \LUT_INIT 16'0000000011000000
    connect \I0 1'0
    connect \I1 \io_BUG_t5.inp0_err_SB_DFFESS_Q_E
    connect \I2 \io_BUG_t5.inp0_err_SB_LUT4_I2_I3
    connect \I3 \io_BUG_t5.inp0_err
    connect \O \io_BUG_t5.inp0_err_SB_LUT4_I3_O
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_has_redun_SB_DFFE_Q
    connect \C \clk_3
    connect \D \io_BUG_t5.has_inp0_SB_DFFE_Q_D
    connect \E \io_BUG_t5.inp0_has_redun_SB_DFFE_Q_E
    connect \Q \io_BUG_t5.inp0_has_redun
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
  cell \SB_LUT4 \io_BUG_t5.inp0_has_redun_SB_DFFE_Q_E_SB_LUT4_O
    parameter \LUT_INIT 16'1100110011000000
    connect \I0 1'0
    connect \I1 \io_BUG_t5.has_inp0_SB_DFFE_Q_E
    connect \I2 \io_BUG_t5.inp0_done_cks
    connect \I3 \io_BUG_t5.has_inp0
    connect \O \io_BUG_t5.inp0_has_redun_SB_DFFE_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
  cell \SB_LUT4 \io_BUG_t5.inp0_has_redun_SB_LUT4_I3
    parameter \LUT_INIT 16'0000000011000000
    connect \I0 1'0
    connect \I1 \io_BUG_t5.has_inp0
    connect \I2 \io_BUG_t5.has_inp0_SB_DFFE_Q_E
    connect \I3 \io_BUG_t5.inp0_has_redun
    connect \O \io_BUG_t5.inp0_has_redun_SB_LUT4_I3_O
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
  cell \SB_LUT4 \io_BUG_t5.inp0_has_redun_SB_LUT4_I3_1
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \io_BUG_t5.has_inp0
    connect \I3 \io_BUG_t5.inp0_has_redun
    connect \O \io_BUG_t5.inp0_done_cks_SB_DFFESR_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_red_SB_DFFE_Q
    connect \C \clk_3
    connect \D \gt_BUG_t5.rgo0_red [3]
    connect \E \io_BUG_t5.has_inp0_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.inp0_red [3]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_red_SB_DFFE_Q_1
    connect \C \clk_3
    connect \D \gt_BUG_t5.rgo0_red [2]
    connect \E \io_BUG_t5.has_inp0_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.inp0_red [2]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_red_SB_DFFE_Q_2
    connect \C \clk_3
    connect \D \gt_BUG_t5.rgo0_red [1]
    connect \E \io_BUG_t5.has_inp0_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.inp0_red [1]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_red_SB_DFFE_Q_3
    connect \C \clk_3
    connect \D \gt_BUG_t5.rgo0_red [0]
    connect \E \io_BUG_t5.has_inp0_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.inp0_red [0]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_redun_SB_DFFE_Q
    connect \C \clk_3
    connect \D \io_BUG_t5.md_calc_red0.t1.out_nand
    connect \E \io_BUG_t5.inp0_has_redun_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.inp0_redun [3]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_redun_SB_DFFE_Q_1
    connect \C \clk_3
    connect \D \io_BUG_t5.inp0_calc_redun [2]
    connect \E \io_BUG_t5.inp0_has_redun_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.inp0_redun [2]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_redun_SB_DFFE_Q_2
    connect \C \clk_3
    connect \D \io_BUG_t5.inp0_calc_redun [1]
    connect \E \io_BUG_t5.inp0_has_redun_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.inp0_redun [1]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_redun_SB_DFFE_Q_3
    connect \C \clk_3
    connect \D \io_BUG_t5.inp0_calc_redun [0]
    connect \E \io_BUG_t5.inp0_has_redun_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.inp0_redun [0]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_src_SB_DFFE_Q
    connect \C \clk_3
    connect \D \gt_BUG_t5.rgo0_src [5]
    connect \E \io_BUG_t5.has_inp0_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.inp0_src [5]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_src_SB_DFFE_Q_1
    connect \C \clk_3
    connect \D \gt_BUG_t5.rgo0_src [4]
    connect \E \io_BUG_t5.has_inp0_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.inp0_src [4]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_src_SB_DFFE_Q_2
    connect \C \clk_3
    connect \D \gt_BUG_t5.rgo0_src [3]
    connect \E \io_BUG_t5.has_inp0_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.inp0_src [3]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_src_SB_DFFE_Q_3
    connect \C \clk_3
    connect \D \gt_BUG_t5.rgo0_src [2]
    connect \E \io_BUG_t5.has_inp0_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.inp0_src [2]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_src_SB_DFFE_Q_4
    connect \C \clk_3
    connect \D \gt_BUG_t5.rgo0_src [1]
    connect \E \io_BUG_t5.has_inp0_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.inp0_src [1]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.inp0_src_SB_DFFE_Q_5
    connect \C \clk_3
    connect \D \gt_BUG_t5.rgo0_src [0]
    connect \E \io_BUG_t5.has_inp0_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.inp0_src [0]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \io_BUG_t5.md_calc_red0.t1.out_nand_SB_LUT4_O
    parameter \LUT_INIT 16'1111100010001000
    connect \I0 \io_BUG_t5.inp0_src [5]
    connect \I1 \io_BUG_t5.inp0_src [4]
    connect \I2 \io_BUG_t5.inp0_src [3]
    connect \I3 \io_BUG_t5.inp0_src [2]
    connect \O \io_BUG_t5.md_calc_red0.t1.out_nand
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.rg_dbg_disp0_SB_DFFE_Q
    connect \C \clk_3
    connect \D \io_BUG_t5.inp0_ck_dat [3]
    connect \E \io_BUG_t5.inp0_err_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.rg_dbg_disp0 [3]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.rg_dbg_disp0_SB_DFFE_Q_1
    connect \C \clk_3
    connect \D \io_BUG_t5.inp0_ck_dat [2]
    connect \E \io_BUG_t5.inp0_err_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.rg_dbg_disp0 [2]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.rg_dbg_disp0_SB_DFFE_Q_2
    connect \C \clk_3
    connect \D \io_BUG_t5.inp0_ck_dat [1]
    connect \E \io_BUG_t5.inp0_err_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.rg_dbg_disp0 [1]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.rg_dbg_disp0_SB_DFFE_Q_3
    connect \C \clk_3
    connect \D \io_BUG_t5.inp0_ck_dat [0]
    connect \E \io_BUG_t5.inp0_err_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.rg_dbg_disp0 [0]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.rg_dbg_disp1_SB_DFFE_Q
    connect \C \clk_3
    connect \D \io_BUG_t5.inp0_dat [3]
    connect \E \io_BUG_t5.inp0_err_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.rg_dbg_disp1 [3]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.rg_dbg_disp1_SB_DFFE_Q_1
    connect \C \clk_3
    connect \D \io_BUG_t5.inp0_dat [2]
    connect \E \io_BUG_t5.inp0_err_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.rg_dbg_disp1 [2]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.rg_dbg_disp1_SB_DFFE_Q_2
    connect \C \clk_3
    connect \D \io_BUG_t5.inp0_dat [1]
    connect \E \io_BUG_t5.inp0_err_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.rg_dbg_disp1 [1]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:124|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.rg_dbg_disp1_SB_DFFE_Q_3
    connect \C \clk_3
    connect \D \io_BUG_t5.inp0_dat [0]
    connect \E \io_BUG_t5.inp0_err_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.rg_dbg_disp1 [0]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.ro0_dat_SB_DFFE_Q
    connect \C \clk_0
    connect \D \io_BUG_t5.ro0_dat_SB_DFFE_Q_D
    connect \E \io_BUG_t5.ro0_has_dat_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.ro0_dat [3]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.ro0_dat_SB_DFFE_Q_1
    connect \C \clk_0
    connect \D \io_BUG_t5.ro0_dat_SB_DFFE_Q_1_D
    connect \E \io_BUG_t5.ro0_has_dat_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.ro0_dat [2]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
  cell \SB_LUT4 \io_BUG_t5.ro0_dat_SB_DFFE_Q_1_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111001111000000
    connect \I0 1'0
    connect \I1 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3
    connect \I2 \io_BUG_t5.cnt_1 [2]
    connect \I3 \io_BUG_t5.cnt_0 [2]
    connect \O \io_BUG_t5.ro0_dat_SB_DFFE_Q_1_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.ro0_dat_SB_DFFE_Q_2
    connect \C \clk_0
    connect \D \io_BUG_t5.ro0_dat_SB_DFFE_Q_2_D
    connect \E \io_BUG_t5.ro0_has_dat_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.ro0_dat [1]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
  cell \SB_LUT4 \io_BUG_t5.ro0_dat_SB_DFFE_Q_2_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111001111000000
    connect \I0 1'0
    connect \I1 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3
    connect \I2 \io_BUG_t5.cnt_1 [1]
    connect \I3 \io_BUG_t5.cnt_0 [1]
    connect \O \io_BUG_t5.ro0_dat_SB_DFFE_Q_2_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.ro0_dat_SB_DFFE_Q_3
    connect \C \clk_0
    connect \D \io_BUG_t5.ro0_dat_SB_DFFE_Q_3_D
    connect \E \io_BUG_t5.ro0_has_dat_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.ro0_dat [0]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
  cell \SB_LUT4 \io_BUG_t5.ro0_dat_SB_DFFE_Q_3_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111001111000000
    connect \I0 1'0
    connect \I1 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3
    connect \I2 \io_BUG_t5.cnt_1 [0]
    connect \I3 \io_BUG_t5.cnt_0 [0]
    connect \O \io_BUG_t5.ro0_dat_SB_DFFE_Q_3_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
  cell \SB_LUT4 \io_BUG_t5.ro0_dat_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'1111001111000000
    connect \I0 1'0
    connect \I1 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3
    connect \I2 \io_BUG_t5.cnt_1 [3]
    connect \I3 \io_BUG_t5.cnt_0 [3]
    connect \O \io_BUG_t5.ro0_dat_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.ro0_dst_SB_DFFE_Q
    connect \C \clk_0
    connect \D 1'0
    connect \E \io_BUG_t5.ro0_has_dst_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.ro0_dst [5]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.ro0_dst_SB_DFFE_Q_1
    connect \C \clk_0
    connect \D 1'0
    connect \E \io_BUG_t5.ro0_has_dst_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.ro0_dst [4]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.ro0_dst_SB_DFFE_Q_2
    connect \C \clk_0
    connect \D 1'1
    connect \E \io_BUG_t5.ro0_has_dst_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.ro0_dst [3]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.ro0_dst_SB_DFFE_Q_3
    connect \C \clk_0
    connect \D 1'0
    connect \E \io_BUG_t5.ro0_has_dst_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.ro0_dst [2]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.ro0_dst_SB_DFFE_Q_4
    connect \C \clk_0
    connect \D 1'1
    connect \E \io_BUG_t5.ro0_has_dst_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.ro0_dst [1]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.ro0_dst_SB_DFFE_Q_5
    connect \C \clk_0
    connect \D 1'0
    connect \E \io_BUG_t5.ro0_has_dst_SB_LUT4_I3_O
    connect \Q \io_BUG_t5.ro0_dst [0]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \io_BUG_t5.ro0_dst_SB_LUT4_I0
    parameter \LUT_INIT 16'0000000000001000
    connect \I0 \io_BUG_t5.ro0_dst [4]
    connect \I1 \io_BUG_t5.ro0_dst [2]
    connect \I2 \io_BUG_t5.ro0_dst [3]
    connect \I3 \io_BUG_t5.ro0_dst [5]
    connect \O \io_BUG_t5.ro0_dst_SB_LUT4_I0_O
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \io_BUG_t5.ro0_dst_SB_LUT4_I1
    parameter \LUT_INIT 16'0010101010101010
    connect \I0 \io_BUG_t5.ro0_dst_SB_LUT4_I1_I0
    connect \I1 \io_BUG_t5.ro0_dst [0]
    connect \I2 \io_BUG_t5.ro0_dst_SB_LUT4_I0_O
    connect \I3 \io_BUG_t5.ro0_dst [1]
    connect \O \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \io_BUG_t5.ro0_dst_SB_LUT4_I3
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \io_BUG_t5.ro0_dst [4]
    connect \O \io_BUG_t5.ro0_dst_SB_LUT4_I3_O
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \io_BUG_t5.ro0_dst_SB_LUT4_I3_1
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \io_BUG_t5.ro0_dst [3]
    connect \O \io_BUG_t5.ro0_dst_SB_LUT4_I3_1_O
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \io_BUG_t5.ro0_dst_SB_LUT4_I3_2
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \io_BUG_t5.ro0_dst [5]
    connect \O \io_BUG_t5.ro0_dst_SB_LUT4_I3_2_O
  end
  attribute \src "bug_03.v:125|nd_bug_03.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
  cell \SB_CARRY \io_BUG_t5.ro0_dst_SB_LUT4_I3_2_O_SB_CARRY_I1
    connect \CI \io_BUG_t5.ro0_dst_SB_LUT4_I3_O_SB_CARRY_I1_CO [5]
    connect \CO \io_BUG_t5.ro0_dst_SB_LUT4_I1_I0
    connect \I0 1'0
    connect \I1 \io_BUG_t5.ro0_dst_SB_LUT4_I3_2_O
  end
  attribute \src "bug_03.v:125|nd_bug_03.v:69|/usr/local/bin/../share/yosys/ice40/arith_map.v:47"
  cell \SB_CARRY \io_BUG_t5.ro0_dst_SB_LUT4_I3_O_SB_CARRY_I1
    connect \CI \io_BUG_t5.ro0_dst_SB_LUT4_I3_1_O
    connect \CO \io_BUG_t5.ro0_dst_SB_LUT4_I3_O_SB_CARRY_I1_CO [5]
    connect \I0 1'1
    connect \I1 \io_BUG_t5.ro0_dst_SB_LUT4_I3_O
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.ro0_has_dat_SB_DFFE_Q
    connect \C \clk_0
    connect \D \io_BUG_t5.ro0_req_SB_DFFE_Q_D
    connect \E \io_BUG_t5.ro0_has_dat_SB_DFFE_Q_E
    connect \Q \io_BUG_t5.ro0_has_dat
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
  cell \SB_LUT4 \io_BUG_t5.ro0_has_dat_SB_DFFE_Q_E_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \io_BUG_t5.ro0_has_dst_SB_DFFE_Q_E
    connect \I3 \io_BUG_t5.ro0_has_dst_SB_LUT4_I3_O
    connect \O \io_BUG_t5.ro0_has_dat_SB_DFFE_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \io_BUG_t5.ro0_has_dat_SB_LUT4_I1
    parameter \LUT_INIT 16'0000000010000000
    connect \I0 \io_BUG_t5.ro0_has_dst
    connect \I1 \io_BUG_t5.ro0_has_dat
    connect \I2 \io_BUG_t5.ro0_has_dat_SB_LUT4_I1_I2
    connect \I3 \io_BUG_t5.ro0_has_red
    connect \O \io_BUG_t5.ro0_has_dat_SB_LUT4_I1_O
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
  cell \SB_LUT4 \io_BUG_t5.ro0_has_dat_SB_LUT4_I1_I2_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000001111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \gt_BUG_t5.rgi0_ack
    connect \I3 \io_BUG_t5.ro0_req
    connect \O \io_BUG_t5.ro0_has_dat_SB_LUT4_I1_I2
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
  cell \SB_LUT4 \io_BUG_t5.ro0_has_dat_SB_LUT4_I3
    parameter \LUT_INIT 16'0000000011000000
    connect \I0 1'0
    connect \I1 \io_BUG_t5.ro0_has_dst
    connect \I2 \io_BUG_t5.ro0_has_dat_SB_LUT4_I1_I2
    connect \I3 \io_BUG_t5.ro0_has_dat
    connect \O \io_BUG_t5.ro0_has_dat_SB_LUT4_I3_O
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
  cell \SB_LUT4 \io_BUG_t5.ro0_has_dat_SB_LUT4_I3_O_SB_LUT4_I2
    parameter \LUT_INIT 16'0000000011110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \io_BUG_t5.ro0_has_dat_SB_LUT4_I3_O
    connect \I3 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3
    connect \O \io_BUG_t5.cnt_0_SB_DFFE_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
  cell \SB_LUT4 \io_BUG_t5.ro0_has_dat_SB_LUT4_I3_O_SB_LUT4_I3
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3
    connect \I3 \io_BUG_t5.ro0_has_dat_SB_LUT4_I3_O
    connect \O \io_BUG_t5.cnt_1_SB_DFFE_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.ro0_has_dst_SB_DFFE_Q
    connect \C \clk_0
    connect \D \io_BUG_t5.ro0_req_SB_DFFE_Q_D
    connect \E \io_BUG_t5.ro0_has_dst_SB_DFFE_Q_E
    connect \Q \io_BUG_t5.ro0_has_dst
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
  cell \SB_LUT4 \io_BUG_t5.ro0_has_dst_SB_DFFE_Q_E_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000001111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \gt_BUG_t5.rgi0_ack
    connect \I3 \io_BUG_t5.ro0_req
    connect \O \io_BUG_t5.ro0_has_dst_SB_DFFE_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
  cell \SB_LUT4 \io_BUG_t5.ro0_has_dst_SB_LUT4_I3
    parameter \LUT_INIT 16'0000000011110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \io_BUG_t5.ro0_has_dat_SB_LUT4_I1_I2
    connect \I3 \io_BUG_t5.ro0_has_dst
    connect \O \io_BUG_t5.ro0_has_dst_SB_LUT4_I3_O
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.ro0_has_red_SB_DFFE_Q
    connect \C \clk_0
    connect \D \io_BUG_t5.ro0_req_SB_DFFE_Q_D
    connect \E \io_BUG_t5.ro0_has_red_SB_DFFE_Q_E
    connect \Q \io_BUG_t5.ro0_has_red
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
  cell \SB_LUT4 \io_BUG_t5.ro0_has_red_SB_DFFE_Q_E_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000001100
    connect \I0 1'0
    connect \I1 \io_BUG_t5.ro0_has_dst_SB_DFFE_Q_E
    connect \I2 \io_BUG_t5.ro0_has_dat_SB_LUT4_I3_O
    connect \I3 \io_BUG_t5.ro0_has_dst_SB_LUT4_I3_O
    connect \O \io_BUG_t5.ro0_has_red_SB_DFFE_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
  cell \SB_LUT4 \io_BUG_t5.ro0_has_red_SB_LUT4_I3
    parameter \LUT_INIT 16'1100001111000000
    connect \I0 1'0
    connect \I1 \gt_BUG_t5.rgi0_ack
    connect \I2 \io_BUG_t5.ro0_req
    connect \I3 \io_BUG_t5.ro0_has_red
    connect \O \io_BUG_t5.ro0_req_SB_DFFE_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.ro0_red_SB_DFFE_Q
    connect \C \clk_0
    connect \D 1'0
    connect \E \io_BUG_t5.ro0_has_dat_SB_LUT4_I1_O
    connect \Q \io_BUG_t5.ro0_red [3]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.ro0_red_SB_DFFE_Q_1
    connect \C \clk_0
    connect \D \io_BUG_t5.ro0_redun [2]
    connect \E \io_BUG_t5.ro0_has_dat_SB_LUT4_I1_O
    connect \Q \io_BUG_t5.ro0_red [2]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.ro0_red_SB_DFFE_Q_2
    connect \C \clk_0
    connect \D \io_BUG_t5.ro0_redun [1]
    connect \E \io_BUG_t5.ro0_has_dat_SB_LUT4_I1_O
    connect \Q \io_BUG_t5.ro0_red [1]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.ro0_red_SB_DFFE_Q_3
    connect \C \clk_0
    connect \D \io_BUG_t5.ro0_redun [0]
    connect \E \io_BUG_t5.ro0_has_dat_SB_LUT4_I1_O
    connect \Q \io_BUG_t5.ro0_red [0]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
  cell \SB_LUT4 \io_BUG_t5.ro0_redun_SB_LUT4_O
    parameter \LUT_INIT 16'1111000000000000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \io_BUG_t5.ro0_dst [4]
    connect \I3 \io_BUG_t5.ro0_dst [5]
    connect \O \io_BUG_t5.ro0_redun [2]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \io_BUG_t5.ro0_redun_SB_LUT4_O_1
    parameter \LUT_INIT 16'1111100010001000
    connect \I0 \io_BUG_t5.ro0_dat [1]
    connect \I1 \io_BUG_t5.ro0_dat [0]
    connect \I2 \io_BUG_t5.ro0_dat [3]
    connect \I3 \io_BUG_t5.ro0_dat [2]
    connect \O \io_BUG_t5.ro0_redun [0]
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \io_BUG_t5.ro0_redun_SB_LUT4_O_2
    parameter \LUT_INIT 16'1111100010001000
    connect \I0 \io_BUG_t5.ro0_dst [1]
    connect \I1 \io_BUG_t5.ro0_dst [0]
    connect \I2 \io_BUG_t5.ro0_dst [3]
    connect \I3 \io_BUG_t5.ro0_dst [2]
    connect \O \io_BUG_t5.ro0_redun [1]
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:143|io_bug_03.v:79|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \io_BUG_t5.ro0_req_SB_DFFE_Q
    connect \C \clk_0
    connect \D \io_BUG_t5.ro0_req_SB_DFFE_Q_D
    connect \E \io_BUG_t5.ro0_req_SB_DFFE_Q_E
    connect \Q \io_BUG_t5.ro0_req
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
  cell \SB_LUT4 \io_BUG_t5.ro0_req_SB_LUT4_I3
    parameter \LUT_INIT 16'0000111111111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \gt_BUG_t5.rgi0_ack
    connect \I3 \io_BUG_t5.ro0_req
    connect \O \io_BUG_t5.ro0_req_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \o_LED_2_SB_DFFE_Q
    connect \C \i_clk
    connect \D 1'1
    connect \E \o_LED_2_SB_DFFE_Q_E
    connect \Q \o_LED_2
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000001000
    connect \I0 \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I0
    connect \I1 \o_LED_2_SB_LUT4_I2_O
    connect \I2 \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I2
    connect \I3 \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I3
    connect \O \o_LED_2_SB_DFFE_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
  cell \SB_LUT4 \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O
    parameter \LUT_INIT 16'0000110011000000
    connect \I0 1'0
    connect \I1 \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I1
    connect \I2 \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2
    connect \I3 \gt_BUG_t5.rgo0_dat [1]
    connect \O \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I0
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O
    parameter \LUT_INIT 16'0001010000101000
    connect \I0 \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
    connect \I1 \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
    connect \I2 \gt_BUG_t5.rgo0_dat [0]
    connect \I3 \gt_BUG_t5.rgo0_dat [3]
    connect \O \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I1
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFE_Q
    connect \C \i_clk
    connect \D \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFE_Q_D
    connect \E \o_LED_2_SB_LUT4_I2_O_SB_LUT4_I0_O
    connect \Q \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \gt_BUG_t5.rgo0_dat [0]
    connect \O \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I1_SB_LUT4_O_I1_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFE_Q
    connect \C \i_clk
    connect \D \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFE_Q_D
    connect \E \o_LED_2_SB_LUT4_I2_O_SB_LUT4_I0_O
    connect \Q \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \gt_BUG_t5.rgo0_dat [1]
    connect \O \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I0_SB_LUT4_O_I2_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
  cell \SB_LUT4 \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O
    parameter \LUT_INIT 16'0000000000001111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2
    connect \I3 \gt_BUG_t5.rgo0_dat [2]
    connect \O \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I2
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFE_Q
    connect \C \i_clk
    connect \D \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFE_Q_D
    connect \E \o_LED_2_SB_LUT4_I2_O_SB_LUT4_I0_O
    connect \Q \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \gt_BUG_t5.rgo0_dat [2]
    connect \O \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
  cell \SB_LUT4 \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \gt_BUG_t5.rgo0_dat [2]
    connect \I3 \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
    connect \O \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I3
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O
    parameter \LUT_INIT 16'0101010100010101
    connect \I0 \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O_I2
    connect \I1 \gt_BUG_t5.rgo0_dat [1]
    connect \I2 \gt_BUG_t5.rgo0_dat [0]
    connect \I3 \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
    connect \O \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFE_Q
    connect \C \i_clk
    connect \D \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFE_Q_D
    connect \E \o_LED_2_SB_LUT4_I2_O_SB_LUT4_I0_O
    connect \Q \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFE_Q_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \gt_BUG_t5.rgo0_dat [3]
    connect \O \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_LUT4_O_I3_SB_DFFE_Q_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \o_LED_2_SB_LUT4_I2
    parameter \LUT_INIT 16'0000000000001000
    connect \I0 \gt_BUG_t5.rg_rdy
    connect \I1 \gt_BUG_t5.rgo0_busy
    connect \I2 \o_LED_2
    connect \I3 \gt_BUG_t5.out0_did_ck
    connect \O \o_LED_2_SB_LUT4_I2_O
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:56"
  cell \SB_LUT4 \o_LED_2_SB_LUT4_I2_O_SB_LUT4_I0
    parameter \LUT_INIT 16'1010101010100010
    connect \I0 \o_LED_2_SB_LUT4_I2_O
    connect \I1 \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I0
    connect \I2 \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I2
    connect \I3 \o_LED_2_SB_DFFE_Q_E_SB_LUT4_O_I3
    connect \O \o_LED_2_SB_LUT4_I2_O_SB_LUT4_I0_O
  end
  attribute \module_not_derived 1
  attribute \src "bug_03.v:125|nd_bug_03.v:47|/usr/local/bin/../share/yosys/ice40/cells_map.v:8"
  cell \SB_DFFE \o_LED_3_SB_DFFE_Q
    connect \C \i_clk
    connect \D 1'1
    connect \E \o_LED_3_SB_DFFE_Q_E
    connect \Q \o_LED_3
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:51"
  cell \SB_LUT4 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011000000
    connect \I0 1'0
    connect \I1 \gt_BUG_t5.rg_rdy
    connect \I2 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I2
    connect \I3 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I3
    connect \O \o_LED_3_SB_DFFE_Q_E
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:46"
  cell \SB_LUT4 \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I2_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011110000
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 \io_BUG_t5.ro0_req
    connect \I3 \gt_BUG_t5.rgi0_ack
    connect \O \o_LED_3_SB_DFFE_Q_E_SB_LUT4_O_I2
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \o_Segment1_A_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \Id0.o_Segment_A
    connect \O \o_Segment1_A
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \o_Segment1_B_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \Id0.o_Segment_B
    connect \O \o_Segment1_B
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \o_Segment1_C_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \Id0.o_Segment_C
    connect \O \o_Segment1_C
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \o_Segment1_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \Id0.o_Segment_D
    connect \O \o_Segment1_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \o_Segment1_E_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \Id0.o_Segment_E
    connect \O \o_Segment1_E
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \o_Segment1_F_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \Id0.o_Segment_F
    connect \O \o_Segment1_F
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \o_Segment1_G_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \Id0.o_Segment_G
    connect \O \o_Segment1_G
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \o_Segment2_A_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \Id1.o_Segment_A
    connect \O \o_Segment2_A
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \o_Segment2_B_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \Id1.o_Segment_B
    connect \O \o_Segment2_B
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \o_Segment2_C_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \Id1.o_Segment_C
    connect \O \o_Segment2_C
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \o_Segment2_D_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \Id1.o_Segment_D
    connect \O \o_Segment2_D
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \o_Segment2_E_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \Id1.o_Segment_E
    connect \O \o_Segment2_E
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \o_Segment2_F_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \Id1.o_Segment_F
    connect \O \o_Segment2_F
  end
  attribute \module_not_derived 1
  attribute \src "/usr/local/bin/../share/yosys/ice40/cells_map.v:41"
  cell \SB_LUT4 \o_Segment2_G_SB_LUT4_O
    parameter \LUT_INIT 16'0000000011111111
    connect \I0 1'0
    connect \I1 1'0
    connect \I2 1'0
    connect \I3 \Id1.o_Segment_G
    connect \O \o_Segment2_G
  end
  connect \io_BUG_t5.ro0_dst_SB_LUT4_I3_O_SB_CARRY_I1_CO [4:0] { \io_BUG_t5.ro0_dst_SB_LUT4_I3_1_O 4'1111 }
  connect \io_BUG_t5.cnt_1_SB_DFFE_Q_D_SB_LUT4_O_I3 [1:0] { \io_BUG_t5.cnt_1 [0] 1'0 }
  connect { \io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI [4] \io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I3_SB_CARRY_CO_CI [1:0] } { \io_BUG_t5.inp0_err_SB_LUT4_I2_I3_SB_LUT4_O_I3 \io_BUG_t5.inp0_ck_dat [0] 1'0 }
  connect \io_BUG_t5.cnt_0_SB_DFFE_Q_D_SB_LUT4_O_2_I3 [1:0] { \io_BUG_t5.cnt_0 [0] 1'0 }
  connect \io_BUG_t5.cnt_1_SB_DFFE_Q_D [0] \io_BUG_t5.cnt_1_SB_DFFE_Q_3_D
  connect \io_BUG_t5.cnt_0_SB_DFFE_Q_D [0] \io_BUG_t5.cnt_0_SB_DFFE_Q_3_D
  connect \Id0.i_Binary_Num \io_BUG_t5.rg_dbg_disp0
  connect \Id0.i_Clk \i_clk
  connect \Id0.r_Hex_Encoding { \Id0.o_Segment_A \Id0.o_Segment_B \Id0.o_Segment_C \Id0.o_Segment_D \Id0.o_Segment_E \Id0.o_Segment_F \Id0.o_Segment_G }
  connect \Id1.i_Binary_Num \io_BUG_t5.rg_dbg_disp1
  connect \Id1.i_Clk \i_clk
  connect \Id1.r_Hex_Encoding { \Id1.o_Segment_A \Id1.o_Segment_B \Id1.o_Segment_C \Id1.o_Segment_D \Id1.o_Segment_E \Id1.o_Segment_F \Id1.o_Segment_G }
  connect \clk_1 1'0
  connect \clk_2 1'0
  connect \clk_4 1'0
  connect \cnt_clk1 4'0000
  connect \cnt_clk2 6'000000
  connect \cnt_clk4 12'000000000000
  connect \dbg0_disp0 4'0000
  connect \dbg0_disp1 4'0000
  connect \dbg0_leds { 2'00 \o_LED_3 \o_LED_2 }
  connect \dbg1_disp0 \io_BUG_t5.rg_dbg_disp0
  connect \dbg1_disp1 \io_BUG_t5.rg_dbg_disp1
  connect \dbg1_leds { 3'000 \io_BUG_t5.inp0_err }
  connect \gt_BUG_t5.bf0_hd_busy \gt_BUG_t5.bf0_busy[0]
  connect \gt_BUG_t5.bf0_hd_idx 1'0
  connect \gt_BUG_t5.bf0_tl_busy \gt_BUG_t5.bf0_busy[0]
  connect \gt_BUG_t5.bf0_tl_idx 1'0
  connect \gt_BUG_t5.bf0ii 0
  connect \gt_BUG_t5.dbg_clk \i_clk
  connect \gt_BUG_t5.dbg_disp0 4'0000
  connect \gt_BUG_t5.dbg_disp1 4'0000
  connect \gt_BUG_t5.dbg_leds { 2'00 \o_LED_3 \o_LED_2 }
  connect \gt_BUG_t5.i_clk \i_clk
  connect \gt_BUG_t5.out_clk \i_clk
  connect \gt_BUG_t5.rcv0_ack \gt_BUG_t5.rgi0_ack
  connect \gt_BUG_t5.rcv0_dat \io_BUG_t5.ro0_dat
  connect \gt_BUG_t5.rcv0_dst \io_BUG_t5.ro0_dst
  connect \gt_BUG_t5.rcv0_red \io_BUG_t5.ro0_red
  connect \gt_BUG_t5.rcv0_req \io_BUG_t5.ro0_req
  connect \gt_BUG_t5.rcv0_src 6'001001
  connect \gt_BUG_t5.ready \gt_BUG_t5.rg_rdy
  connect \gt_BUG_t5.reset 1'0
  connect \gt_BUG_t5.rg_dbg_disp0 4'0000
  connect \gt_BUG_t5.rg_dbg_disp1 4'0000
  connect \gt_BUG_t5.rg_dbg_leds { 2'00 \o_LED_3 \o_LED_2 }
  connect \gt_BUG_t5.snd0_ack \io_BUG_t5.inp0_ack
  connect \gt_BUG_t5.snd0_dat \gt_BUG_t5.rgo0_dat
  connect \gt_BUG_t5.snd0_dst \gt_BUG_t5.rgo0_dst
  connect \gt_BUG_t5.snd0_red \gt_BUG_t5.rgo0_red
  connect \gt_BUG_t5.snd0_req \gt_BUG_t5.rgo0_req
  connect \gt_BUG_t5.snd0_src \gt_BUG_t5.rgo0_src
  connect \io_BUG_t5.dbg_clk \i_clk
  connect \io_BUG_t5.dbg_disp0 \io_BUG_t5.rg_dbg_disp0
  connect \io_BUG_t5.dbg_disp1 \io_BUG_t5.rg_dbg_disp1
  connect \io_BUG_t5.dbg_leds { 3'000 \io_BUG_t5.inp0_err }
  connect \io_BUG_t5.err0_case 4'0000
  connect \io_BUG_t5.err_mg_redun 4'0000
  connect \io_BUG_t5.i0_ack \io_BUG_t5.inp0_ack
  connect \io_BUG_t5.i0_dat \gt_BUG_t5.rgo0_dat
  connect \io_BUG_t5.i0_dst \gt_BUG_t5.rgo0_dst
  connect \io_BUG_t5.i0_red \gt_BUG_t5.rgo0_red
  connect \io_BUG_t5.i0_req \gt_BUG_t5.rgo0_req
  connect \io_BUG_t5.i0_src \gt_BUG_t5.rgo0_src
  connect \io_BUG_t5.inp0_calc_redun [3] \io_BUG_t5.md_calc_red0.t1.out_nand
  connect \io_BUG_t5.md_calc_red0.full_msg { \io_BUG_t5.inp0_src \io_BUG_t5.inp0_dst \io_BUG_t5.inp0_dat }
  connect \io_BUG_t5.md_calc_red0.mg_dat \io_BUG_t5.inp0_dat
  connect \io_BUG_t5.md_calc_red0.mg_dst \io_BUG_t5.inp0_dst
  connect \io_BUG_t5.md_calc_red0.mg_src \io_BUG_t5.inp0_src
  connect \io_BUG_t5.md_calc_red0.redun { \io_BUG_t5.md_calc_red0.t1.out_nand \io_BUG_t5.inp0_calc_redun [2:0] }
  connect \io_BUG_t5.md_calc_red0.t1.in_nand \io_BUG_t5.inp0_src [5:2]
  connect \io_BUG_t5.md_calc_red0.t1.tree_nand_high.in_nand \io_BUG_t5.inp0_src [5:4]
  connect \io_BUG_t5.md_calc_red0.t1.tree_nand_low.in_nand \io_BUG_t5.inp0_src [3:2]
  connect \io_BUG_t5.o0_ack \gt_BUG_t5.rgi0_ack
  connect \io_BUG_t5.o0_dat \io_BUG_t5.ro0_dat
  connect \io_BUG_t5.o0_dst \io_BUG_t5.ro0_dst
  connect \io_BUG_t5.o0_red \io_BUG_t5.ro0_red
  connect \io_BUG_t5.o0_req \io_BUG_t5.ro0_req
  connect \io_BUG_t5.o0_src 6'001001
  connect \io_BUG_t5.r1.full_msg { 6'001001 \io_BUG_t5.ro0_dst \io_BUG_t5.ro0_dat }
  connect \io_BUG_t5.r1.mg_dat \io_BUG_t5.ro0_dat
  connect \io_BUG_t5.r1.mg_dst \io_BUG_t5.ro0_dst
  connect \io_BUG_t5.r1.mg_src 6'001001
  connect \io_BUG_t5.r1.redun { 1'0 \io_BUG_t5.ro0_redun [2:0] }
  connect \io_BUG_t5.r1.t1.in_nand 4'0010
  connect \io_BUG_t5.r1.t1.out_nand 1'0
  connect \io_BUG_t5.r1.t1.out_nand_high 1'1
  connect \io_BUG_t5.r1.t1.out_nand_low 1'1
  connect \io_BUG_t5.r1.t1.tree_nand_high.in_nand 2'00
  connect \io_BUG_t5.r1.t1.tree_nand_high.out_nand 1'1
  connect \io_BUG_t5.r1.t1.tree_nand_low.in_nand 2'10
  connect \io_BUG_t5.r1.t1.tree_nand_low.out_nand 1'1
  connect \io_BUG_t5.r_dat1 4'0000
  connect \io_BUG_t5.rg_dbg_leds 4'0000
  connect \io_BUG_t5.ro0_busy 1'0
  connect \io_BUG_t5.ro0_err 1'0
  connect \io_BUG_t5.ro0_redun [3] 1'0
  connect \io_BUG_t5.ro0_src 6'001001
  connect \io_BUG_t5.snk0_clk \clk_3
  connect \io_BUG_t5.src0_clk \clk_0
  connect \lnk_0_ack \io_BUG_t5.inp0_ack
  connect \lnk_0_dat \gt_BUG_t5.rgo0_dat
  connect \lnk_0_dst \gt_BUG_t5.rgo0_dst
  connect \lnk_0_red \gt_BUG_t5.rgo0_red
  connect \lnk_0_req \gt_BUG_t5.rgo0_req
  connect \lnk_0_src \gt_BUG_t5.rgo0_src
  connect \lnk_1_ack \gt_BUG_t5.rgi0_ack
  connect \lnk_1_dat \io_BUG_t5.ro0_dat
  connect \lnk_1_dst \io_BUG_t5.ro0_dst
  connect \lnk_1_red \io_BUG_t5.ro0_red
  connect \lnk_1_req \io_BUG_t5.ro0_req
  connect \lnk_1_src 6'001001
  connect \o_LED_1 1'0
  connect \o_LED_4 1'0
  connect \the_all_ready \gt_BUG_t5.rg_rdy
  connect \the_reset 1'0
  connect \w_Segment1_A \Id0.o_Segment_A
  connect \w_Segment1_B \Id0.o_Segment_B
  connect \w_Segment1_C \Id0.o_Segment_C
  connect \w_Segment1_D \Id0.o_Segment_D
  connect \w_Segment1_E \Id0.o_Segment_E
  connect \w_Segment1_F \Id0.o_Segment_F
  connect \w_Segment1_G \Id0.o_Segment_G
  connect \w_Segment2_A \Id1.o_Segment_A
  connect \w_Segment2_B \Id1.o_Segment_B
  connect \w_Segment2_C \Id1.o_Segment_C
  connect \w_Segment2_D \Id1.o_Segment_D
  connect \w_Segment2_E \Id1.o_Segment_E
  connect \w_Segment2_F \Id1.o_Segment_F
  connect \w_Segment2_G \Id1.o_Segment_G
end
