#Build: Fabric Compiler 2022.1, Build 99559, Jul 12 00:20 2022
#Install: D:\Program Files\PDS\PDS_2022.1\bin
#Application name: pds_shell.exe
#OS: Windows 10 10.0.22631
#Hostname: HTYâ€˜sLaptop
Generated by Fabric Compiler (version 2022.1 build 99559) at Mon Nov 25 21:39:51 2024
License checkout: fabric_ads
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
Constraint check start.
W: ConstraintEditor-4030: No constraint files found, so all ports are unspecified I/O constraint.
Constraint check end.
C: SDC-2025: Clock source 'n:CLK' need a clock constraint, please use 'create_clock' or 'create_generate_clock' to generate.
Executing : get_ports CLK
Executing : get_ports CLK successfully.
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name MCycle|CLK [get_ports CLK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK
Executing : set_clock_groups -name Inferred_clock_group_0 -asynchronous -group MCycle|CLK successfully.
Start pre-mapping.
I: Removed bmsADD inst N79 that is redundant to N47
Executing : pre-mapping successfully. Time elapsed: 0.031s wall, 0.016s user + 0.000s system = 0.016s CPU (50.0%)

Start mod-gen.
I: Constant propagation done on out_xor (bmsREDXOR).
I: Constant propagation done on out_xor_1 (bmsREDXOR).
I: Constant propagation done on out_xor_2 (bmsREDXOR).
I: Constant propagation done on out_xor_3 (bmsREDXOR).
I: Constant propagation done on out_xor_4 (bmsREDXOR).
I: Constant propagation done on out_xor_5 (bmsREDXOR).
W: Removed bmsWIDEDFFCPE inst count[5:0] at 5 that is stuck at constant 0.
I: Constant propagation done on count[5:0] (bmsWIDEDFFCPE).
I: Constant propagation done on N42_sum0 (bmsREDXOR).
I: Constant propagation done on N42_ab0 (bmsREDAND).
I: Constant propagation done on N42_bc0 (bmsREDAND).
Executing : mod-gen successfully. Time elapsed: 0.036s wall, 0.031s user + 0.000s system = 0.031s CPU (86.1%)

Start logic-optimization.
Executing : logic-optimization successfully. Time elapsed: 0.249s wall, 0.109s user + 0.016s system = 0.125s CPU (50.2%)

Start tech-mapping phase 1.
W: Public-4008: Instance 'count[5]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
Executing : tech-mapping phase 1 successfully. Time elapsed: 0.011s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully. Time elapsed: 0.074s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start tech-optimization.
Executing : tech-optimization successfully. Time elapsed: 0.031s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start phys-optimization.
Executing : phys-optimization successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)

Start restore-hierarchy.
Executing : restore-hierarchy successfully. Time elapsed: 0.000s wall, 0.000s user + 0.000s system = 0.000s CPU (n/a%)


Cell Usage:
GTP_DFF_C                     2 uses
GTP_DFF_CE                   70 uses
GTP_GRS                       1 use
GTP_LUT3                      2 uses
GTP_LUT5                     32 uses
GTP_LUT6                     36 uses
GTP_LUT6CARRY               132 uses
GTP_LUT6D                    19 uses

I/O ports: 101
GTP_INBUF                  68 uses
GTP_OUTBUF                 33 uses

Mapping Summary:
Total LUTs: 221 of 35800 (0.62%)
	LUTs as dram: 0 of 9500 (0.00%)
	LUTs as logic: 221
Total Registers: 72 of 71600 (0.10%)
Total Latches: 0

DRM36K/FIFO:
Total DRM = 0.0 of 85 (0.00%)

APMs:
Total APMs = 0.00 of 120 (0.00%)

Total I/O ports = 101 of 209 (48.33%)


Overview of Control Sets:

Number of unique control sets : 2

Histogram:
**************************************************************
  Fanout      | Count    | Sync Set/Reset    Async Set/Reset
--------------------------------------------------------------
  [0, 2)      | 0        | 0                 0
  [2, 4)      | 1        | 0                 1
  [4, 6)      | 0        | 0                 0
  [6, 8)      | 0        | 0                 0
  [8, 10)     | 0        | 0                 0
  [10, 12)    | 0        | 0                 0
  [12, 14)    | 0        | 0                 0
  [14, 16)    | 0        | 0                 0
  [16, Inf)   | 1        | 0                 1
--------------------------------------------------------------
  The maximum fanout: 70
==============================================================

Flip-Flop Distribution:
************************************************************************
  Clock Enable    Sync Set/Reset    Async Set/Reset    Total Registers
------------------------------------------------------------------------
  NO              NO                NO                 0
  NO              NO                YES                2
  NO              YES               NO                 0
  YES             NO                NO                 0
  YES             NO                YES                70
  YES             YES               NO                 0
========================================================================

Latch Distribution:
************************************************
  Gate Enable    Preset/Clear    Total Latches
************************************************
  NO             NO              0
  NO             YES             0
  YES            NO              0
  YES            YES             0
************************************************

Design 'MCycle' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to MCycle_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
W: Timing-4087: Port 'Busy' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[0]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[2]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[3]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[4]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[5]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[6]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[7]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[8]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[9]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[10]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[11]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[12]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[13]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[14]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[15]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[16]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[17]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[18]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[19]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[20]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[21]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[22]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[23]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[24]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[25]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[26]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[27]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[28]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[29]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[30]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'Result[31]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'MCycleOp' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand1[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[0]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[1]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[2]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[3]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[4]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[5]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[6]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[7]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[8]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[9]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[10]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[11]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[12]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[13]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[14]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[15]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[16]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[17]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[18]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[19]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[20]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[21]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[22]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[23]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[24]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[25]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[26]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[27]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[28]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[29]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[30]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Operand2[31]' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'RESET' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'Start' is not constrained, it is treated as combinational input.
Action synthesize: Real time elapsed is 0h:0m:3s
Action synthesize: CPU time elapsed is 0h:0m:0s
Action synthesize: Process CPU time elapsed is 0h:0m:0s
Current time: Mon Nov 25 21:39:52 2024
Action synthesize: Peak memory pool usage is 166 MB
