[
 {
  "InstFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/top.sv",
  "InstLine" : 1,
  "InstName" : "top",
  "ModuleFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/top.sv",
  "ModuleLine" : 1,
  "ModuleName" : "top",
  "SubInsts" : [
   {
    "InstFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/top.sv",
    "InstLine" : 64,
    "InstName" : "ws2812_top_m0",
    "ModuleFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/ws2812_top.v",
    "ModuleLine" : 2,
    "ModuleName" : "ws2812_top"
   },
   {
    "InstFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/top.sv",
    "InstLine" : 166,
    "InstName" : "hdmi_top_m0",
    "ModuleFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/hdmi_top.v",
    "ModuleLine" : 1,
    "ModuleName" : "hdmi_top",
    "SubInsts" : [
     {
      "InstFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/hdmi_top.v",
      "InstLine" : 46,
      "InstName" : "cmos_top_m0",
      "ModuleFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/dvp/cmos_top.sv",
      "ModuleLine" : 1,
      "ModuleName" : "cmos_top",
      "SubInsts" : [
       {
        "InstFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/dvp/cmos_top.sv",
        "InstLine" : 93,
        "InstName" : "mem_pll_m0",
        "ModuleFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/gowin_rpll/mem_pll.v",
        "ModuleLine" : 10,
        "ModuleName" : "mem_pll"
       },
       {
        "InstFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/dvp/cmos_top.sv",
        "InstLine" : 109,
        "InstName" : "i2c_config_m0",
        "ModuleFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/dvp/i2c_master/i2c_config.v",
        "ModuleLine" : 30,
        "ModuleName" : "i2c_config",
        "SubInsts" : [
         {
          "InstFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/dvp/i2c_master/i2c_config.v",
          "InstLine" : 130,
          "InstName" : "i2c_master_top_m0",
          "ModuleFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/dvp/i2c_master/i2c_master_top.v",
          "ModuleLine" : 30,
          "ModuleName" : "i2c_master_top",
          "SubInsts" : [
           {
            "InstFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/dvp/i2c_master/i2c_master_top.v",
            "InstLine" : 261,
            "InstName" : "byte_controller",
            "ModuleFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/dvp/i2c_master/i2c_master_byte_ctrl.v",
            "ModuleLine" : 75,
            "ModuleName" : "i2c_master_byte_ctrl",
            "SubInsts" : [
             {
              "InstFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/dvp/i2c_master/i2c_master_byte_ctrl.v",
              "InstLine" : 146,
              "InstName" : "bit_controller",
              "ModuleFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/dvp/i2c_master/i2c_master_bit_ctrl.v",
              "ModuleLine" : 143,
              "ModuleName" : "i2c_master_bit_ctrl"
             }
            ]
           }
          ]
         }
        ]
       },
       {
        "InstFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/dvp/cmos_top.sv",
        "InstLine" : 124,
        "InstName" : "lut_ov5640_rgb565_1280_720_m0",
        "ModuleFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/dvp/lut_ov5640_rgb565_1280_720.v",
        "ModuleLine" : 1,
        "ModuleName" : "lut_ov5640_rgb565_1280_720"
       },
       {
        "InstFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/dvp/cmos_top.sv",
        "InstLine" : 129,
        "InstName" : "cmos_8_16bit_m0",
        "ModuleFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/dvp/cmos_8_16bit.v",
        "ModuleLine" : 1,
        "ModuleName" : "cmos_8_16bit"
       },
       {
        "InstFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/dvp/cmos_top.sv",
        "InstLine" : 141,
        "InstName" : "Video_Frame_Buffer_Top_inst",
        "ModuleFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/video_frame_buffer/Video_Frame_Buffer_Top.v",
        "ModuleLine" : 4239,
        "ModuleName" : "Video_Frame_Buffer_Top",
        "SubInsts" : [
         {
          "InstFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/video_frame_buffer/Video_Frame_Buffer_Top.v",
          "InstLine" : 4302,
          "InstName" : "vfb_ddr3_wrapper_inst",
          "ModuleFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/video_frame_buffer/Video_Frame_Buffer_Top.v",
          "ModuleLine" : 1,
          "ModuleName" : "~vfb_ddr3_wrapper.Video_Frame_Buffer_Top"
         }
        ]
       },
       {
        "InstFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/dvp/cmos_top.sv",
        "InstLine" : 183,
        "InstName" : "DDR3_Memory_Interface_Top_inst",
        "ModuleFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/ddr3_memory_interface/DDR3MI.v",
        "ModuleLine" : 11459,
        "ModuleName" : "DDR3MI",
        "SubInsts" : [
         {
          "InstFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/ddr3_memory_interface/DDR3MI.v",
          "InstLine" : 11544,
          "InstName" : "gw3_top",
          "ModuleFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/ddr3_memory_interface/DDR3MI.v",
          "ModuleLine" : 1,
          "ModuleName" : "~GW_DDR3_PHY_MC.DDR3MI"
         }
        ]
       }
      ]
     },
     {
      "InstFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/hdmi_top.v",
      "InstLine" : 108,
      "InstName" : "vga_timing_m0",
      "ModuleFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/vga_timing.v",
      "ModuleLine" : 1,
      "ModuleName" : "vga_timing"
     },
     {
      "InstFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/hdmi_top.v",
      "InstLine" : 129,
      "InstName" : "u_tmds_rpll",
      "ModuleFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/gowin_rpll/TMDS_rPLL.v",
      "ModuleLine" : 10,
      "ModuleName" : "TMDS_rPLL"
     },
     {
      "InstFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/hdmi_top.v",
      "InstLine" : 153,
      "InstName" : "DVI_TX_Top_inst",
      "ModuleFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/dvi_tx/DVI_TX_Top.v",
      "ModuleLine" : 1042,
      "ModuleName" : "DVI_TX_Top",
      "SubInsts" : [
       {
        "InstFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/dvi_tx/DVI_TX_Top.v",
        "InstLine" : 1073,
        "InstName" : "rgb2dvi_inst",
        "ModuleFile" : "E:/FPGA_work/Gowin/GW020AB/all_test/src/dvi_tx/DVI_TX_Top.v",
        "ModuleLine" : 1,
        "ModuleName" : "~rgb2dvi.DVI_TX_Top"
       }
      ]
     }
    ]
   }
  ]
 }
]