{
  "name": "alloc::sync::Arc::<T>::map",
  "span": "$library/alloc/src/sync.rs:678:5: 678:65",
  "mir": "fn alloc::sync::Arc::<T>::map(_1: sync::Arc<T>, _2: impl FnOnce(&T) -> U) -> sync::Arc<U> {\n    let mut _0: sync::Arc<U>;\n    let mut _3: bool;\n    let mut _4: usize;\n    let mut _5: usize;\n    let mut _6: bool;\n    let mut _7: usize;\n    let mut _8: usize;\n    let mut _9: bool;\n    let  _10: &sync::Arc<T>;\n    let  _11: *const T;\n    let mut _12: sync::Arc<T>;\n    let  _13: T;\n    let mut _14: sync::Arc<core::mem::MaybeUninit<U>>;\n    let mut _15: *const core::mem::MaybeUninit<U>;\n    let  _16: &mut U;\n    let mut _17: &mut core::mem::MaybeUninit<U>;\n    let mut _18: &mut sync::Arc<core::mem::MaybeUninit<U>>;\n    let mut _19: U;\n    let mut _20: (&T,);\n    let  _21: &T;\n    let mut _22: sync::Arc<core::mem::MaybeUninit<U>>;\n    let mut _23: U;\n    let mut _24: (&T,);\n    let  _25: &T;\n    let mut _26: &sync::Arc<T>;\n    let mut _27: bool;\n    debug this => _1;\n    debug f => _2;\n    debug ptr => _11;\n    debug value => _13;\n    debug allocation => _14;\n    bb0: {\n        _27 = false;\n        _27 = true;\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = core::mem::size_of::<T>() -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        StorageLive(_5);\n        _5 = core::mem::size_of::<U>() -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        _3 = Eq(move _4, move _5);\n        switchInt(move _3) -> [0: bb20, otherwise: bb3];\n    }\n    bb3: {\n        StorageDead(_5);\n        StorageDead(_4);\n        StorageLive(_6);\n        StorageLive(_7);\n        _7 = core::mem::align_of::<T>() -> [return: bb4, unwind unreachable];\n    }\n    bb4: {\n        StorageLive(_8);\n        _8 = core::mem::align_of::<U>() -> [return: bb5, unwind unreachable];\n    }\n    bb5: {\n        _6 = Eq(move _7, move _8);\n        switchInt(move _6) -> [0: bb19, otherwise: bb6];\n    }\n    bb6: {\n        StorageDead(_8);\n        StorageDead(_7);\n        StorageLive(_9);\n        _10 = &_1;\n        _9 = sync::Arc::<T>::is_unique(_10) -> [return: bb7, unwind unreachable];\n    }\n    bb7: {\n        switchInt(move _9) -> [0: bb18, otherwise: bb8];\n    }\n    bb8: {\n        StorageLive(_12);\n        _27 = false;\n        _12 = move _1;\n        _11 = sync::Arc::<T>::into_raw(move _12) -> [return: bb9, unwind unreachable];\n    }\n    bb9: {\n        StorageDead(_12);\n        StorageLive(_13);\n        _13 = core::ptr::const_ptr::<impl *const T>::read(_11) -> [return: bb10, unwind unreachable];\n    }\n    bb10: {\n        StorageLive(_14);\n        StorageLive(_15);\n        _15 = core::ptr::const_ptr::<impl *const T>::cast::<core::mem::MaybeUninit<U>>(_11) -> [return: bb11, unwind unreachable];\n    }\n    bb11: {\n        _14 = sync::Arc::<core::mem::MaybeUninit<U>>::from_raw(move _15) -> [return: bb12, unwind unreachable];\n    }\n    bb12: {\n        StorageDead(_15);\n        StorageLive(_16);\n        _18 = &mut _14;\n        _17 = sync::Arc::<core::mem::MaybeUninit<U>>::get_mut_unchecked(_18) -> [return: bb13, unwind unreachable];\n    }\n    bb13: {\n        StorageLive(_19);\n        StorageLive(_20);\n        _21 = &_13;\n        _20 = (_21);\n        _19 = <impl FnOnce(&T) -> U as core::ops::FnOnce<(&T,)>>::call_once(_2, move _20) -> [return: bb14, unwind unreachable];\n    }\n    bb14: {\n        StorageDead(_20);\n        _16 = core::mem::MaybeUninit::<U>::write(_17, move _19) -> [return: bb15, unwind unreachable];\n    }\n    bb15: {\n        StorageDead(_19);\n        StorageDead(_16);\n        StorageLive(_22);\n        _22 = move _14;\n        _0 = sync::Arc::<core::mem::MaybeUninit<U>>::assume_init(move _22) -> [return: bb16, unwind unreachable];\n    }\n    bb16: {\n        StorageDead(_22);\n        StorageDead(_14);\n        drop(_13) -> [return: bb17, unwind unreachable];\n    }\n    bb17: {\n        StorageDead(_13);\n        goto -> bb25;\n    }\n    bb18: {\n        goto -> bb21;\n    }\n    bb19: {\n        StorageDead(_8);\n        StorageDead(_7);\n        goto -> bb21;\n    }\n    bb20: {\n        StorageDead(_5);\n        StorageDead(_4);\n        goto -> bb21;\n    }\n    bb21: {\n        StorageLive(_23);\n        StorageLive(_24);\n        StorageLive(_26);\n        _26 = &_1;\n        _25 = <sync::Arc<T> as core::ops::Deref>::deref(move _26) -> [return: bb22, unwind unreachable];\n    }\n    bb22: {\n        StorageDead(_26);\n        _24 = (_25);\n        _23 = <impl FnOnce(&T) -> U as core::ops::FnOnce<(&T,)>>::call_once(_2, move _24) -> [return: bb23, unwind unreachable];\n    }\n    bb23: {\n        StorageDead(_24);\n        _0 = sync::Arc::<U>::new(move _23) -> [return: bb24, unwind unreachable];\n    }\n    bb24: {\n        StorageDead(_23);\n        goto -> bb25;\n    }\n    bb25: {\n        StorageDead(_9);\n        StorageDead(_6);\n        StorageDead(_3);\n        switchInt(_27) -> [0: bb26, otherwise: bb27];\n    }\n    bb26: {\n        return;\n    }\n    bb27: {\n        drop(_1) -> [return: bb26, unwind unreachable];\n    }\n}\n"
}