Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Oct 25 03:39:01 2021
| Host         : DESKTOP-M660UKK running 64-bit major release  (build 9200)
| Command      : report_bus_skew -warn_on_violation -file top_bus_skew_routed.rpt -pb top_bus_skew_routed.pb -rpx top_bus_skew_routed.rpx
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
------------------------------------------------------------------------------------------------------------------------------------------

Bus Skew Report

Table of Contents
-----------------
1. Bus Skew Report Summary
2. Bus Skew Report Per Constraint

1. Bus Skew Report Summary
--------------------------

Id  Position  From                            To                              Corner  Requirement(ns)  Actual(ns)  Slack(ns)
--  --------  ------------------------------  ------------------------------  ------  ---------------  ----------  ---------
1   29        [get_cells {u_cpu/u_control_unit/px_*_reg[*]}]
                                              [get_cells u_dvi_display/u_frame_buffer/*]
                                                                              Slow             20.000       7.733     12.267
2   31        [get_cells u_dvi_display/u_frame_buffer/fb_memory_reg*]
                                              [get_cells {u_cpu/u_control_unit/px_read_data_r_reg[*]}]
                                                                              Slow              8.000       4.475      3.525


2. Bus Skew Report Per Constraint
---------------------------------

Id: 1
set_bus_skew -from [get_cells {u_cpu/u_control_unit/px_*_reg[*]}] -to [get_cells u_dvi_display/u_frame_buffer/*] 20.000
Requirement: 20.000ns
Endpoints: 865

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
cpu_clk               pixel_clk             u_dvi_display/u_frame_buffer/fb_memory_reg_0_20/ADDRARDADDR[12]
                                                                            u_dvi_display/u_frame_buffer/fb_memory_reg_1_23/DIADI[0]
                                                                                                            Slow         7.733     12.267


Slack (MET) :             12.267ns  (requirement - actual skew)
  Endpoint Source:        u_cpu/u_control_unit/px_address_r_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk)
  Endpoint Destination:   u_dvi_display/u_frame_buffer/fb_memory_reg_0_20/ADDRARDADDR[12]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk)
  Reference Source:       u_cpu/u_control_unit/px_write_data_r_reg[23]/C
                            (rising edge-triggered cell FDCE clocked by cpu_clk)
  Reference Destination:  u_dvi_display/u_frame_buffer/fb_memory_reg_1_23/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            20.000ns
  Endpoint Relative Delay:    5.056ns
  Reference Relative Delay:  -2.856ns
  Relative CRPR:              0.598ns
  Uncertainty:                0.419ns
  Actual Bus Skew:            7.733ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        2.050    -0.666    u_cpu/u_control_unit/clk
    SLICE_X107Y114       FDCE                                         r  u_cpu/u_control_unit/px_address_r_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y114       FDCE (Prop_fdce_C_Q)         0.456    -0.210 r  u_cpu/u_control_unit/px_address_r_reg[12]/Q
                         net (fo=4, routed)           1.247     1.036    u_dvi_display/u_frame_buffer/px_row_address[4]
    SLICE_X107Y104       LUT4 (Prop_lut4_I3_O)        0.124     1.160 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_5/O
                         net (fo=22, routed)          4.976     6.136    u_dvi_display/u_frame_buffer/fb_memory_reg_1_21_i_5_n_0
    RAMB36_X4Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_20/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612     1.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.813 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.088    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.643     1.646    u_dvi_display/u_frame_buffer/clk
    RAMB36_X4Y16         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_20/CLKARDCLK
                         clock pessimism              0.000     1.646    
    RAMB36_X4Y16         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ADDRARDADDR[12])
                                                     -0.566     1.080    u_dvi_display/u_frame_buffer/fb_memory_reg_0_20
  -------------------------------------------------------------------
                         data arrival                           6.136    
                         clock arrival                          1.080    
  -------------------------------------------------------------------
                         relative delay                         5.056    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.775    -1.394    u_cpu/u_control_unit/clk
    SLICE_X101Y116       FDCE                                         r  u_cpu/u_control_unit/px_write_data_r_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y116       FDCE (Prop_fdce_C_Q)         0.367    -1.027 r  u_cpu/u_control_unit/px_write_data_r_reg[23]/Q
                         net (fo=3, routed)           0.590    -0.437    u_dvi_display/u_frame_buffer/px_write_data[23]
    RAMB36_X5Y23         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_23/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         2.011     2.014    u_dvi_display/u_frame_buffer/clk
    RAMB36_X5Y23         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_23/CLKARDCLK
                         clock pessimism              0.000     2.014    
    RAMB36_X5Y23         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.405     2.419    u_dvi_display/u_frame_buffer/fb_memory_reg_1_23
  -------------------------------------------------------------------
                         data arrival                          -0.437    
                         clock arrival                          2.419    
  -------------------------------------------------------------------
                         relative delay                        -2.856    



Id: 2
set_bus_skew -from [get_cells u_dvi_display/u_frame_buffer/fb_memory_reg*] -to [get_cells {u_cpu/u_control_unit/px_read_data_r_reg[*]}] 8.000
Requirement: 8.000ns
Endpoints: 16

From Clock            To Clock              Endpoint Pin                    Reference Pin                   Corner  Actual(ns)  Slack(ns)
--------------------  --------------------  ------------------------------  ------------------------------  ------  ----------  ---------
pixel_clk             cpu_clk               u_cpu/u_control_unit/px_read_data_r_reg[0]/D
                                                                            u_cpu/u_control_unit/px_read_data_r_reg[6]/D
                                                                                                            Slow         4.475      3.525


Slack (MET) :             3.525ns  (requirement - actual skew)
  Endpoint Source:        u_dvi_display/u_frame_buffer/fb_memory_reg_0_0/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk)
  Endpoint Destination:   u_cpu/u_control_unit/px_read_data_r_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk)
  Reference Source:       u_dvi_display/u_frame_buffer/fb_memory_reg_1_6/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by pixel_clk)
  Reference Destination:  u_cpu/u_control_unit/px_read_data_r_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by cpu_clk)
  Path Type:              Bus Skew (Max at Slow Process Corner)
  Requirement:            8.000ns
  Endpoint Relative Delay:    9.578ns
  Reference Relative Delay:   4.993ns
  Relative CRPR:              0.584ns
  Uncertainty:                0.474ns
  Actual Bus Skew:            4.475ns  (Endpoint Relative Delay - Reference Relative Delay - Relative CRPR + Uncertainty)

Endpoint path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.806     1.806    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.793    -1.987 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.889    -0.098    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.839     1.842    u_dvi_display/u_frame_buffer/clk
    RAMB36_X4Y8          RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_0/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X4Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_CASCADEOUTA)
                                                      2.872     4.714 r  u_dvi_display/u_frame_buffer/fb_memory_reg_0_0/CASCADEOUTA
                         net (fo=1, routed)           0.065     4.780    u_dvi_display/u_frame_buffer/fb_memory_reg_0_0_n_0
    RAMB36_X4Y9          RAMB36E1 (Prop_ramb36e1_CASCADEINA_DOADO[0])
                                                      0.425     5.205 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_0/DOADO[0]
                         net (fo=2, routed)           2.942     8.147    u_cpu/u_control_unit/px_read_data[0]
    SLICE_X102Y108       LUT6 (Prop_lut6_I0_O)        0.124     8.271 r  u_cpu/u_control_unit/px_read_data_r[0]_i_1/O
                         net (fo=1, routed)           0.000     8.271    u_cpu/u_control_unit/px_read_data_nxt[0]
    SLICE_X102Y108       FDCE                                         r  u_cpu/u_control_unit/px_read_data_r_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.380     1.380 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.542    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814    -5.272 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012    -3.260    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    -3.169 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.782    -1.387    u_cpu/u_control_unit/clk
    SLICE_X102Y108       FDCE                                         r  u_cpu/u_control_unit/px_read_data_r_reg[0]/C
                         clock pessimism              0.000    -1.387    
    SLICE_X102Y108       FDCE (Setup_fdce_C_D)        0.079    -1.308    u_cpu/u_control_unit/px_read_data_r_reg[0]
  -------------------------------------------------------------------
                         data arrival                           8.271    
                         clock arrival                         -1.308    
  -------------------------------------------------------------------
                         relative delay                         9.578    

Reference path:
    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock pixel_clk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y18       BUFG                         0.000     0.000 r  u_cpu_clock_gen/inst/clkout2_buf/O
                         net (fo=1, routed)           1.612     1.612    u_video_clock_gen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.425    -1.813 r  u_video_clock_gen/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.725    -0.088    u_video_clock_gen/inst/pixel_clk_video_clock_gen
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     0.003 r  u_video_clock_gen/inst/clkout2_buf/O
                         net (fo=312, routed)         1.642     1.645    u_dvi_display/u_frame_buffer/clk
    RAMB36_X5Y15         RAMB36E1                                     r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_6/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X5Y15         RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[0])
                                                      1.353     2.998 r  u_dvi_display/u_frame_buffer/fb_memory_reg_1_6/DOADO[0]
                         net (fo=2, routed)           1.487     4.485    u_cpu/u_control_unit/px_read_data[6]
    SLICE_X104Y108       LUT6 (Prop_lut6_I0_O)        0.100     4.585 r  u_cpu/u_control_unit/px_read_data_r[6]_i_1/O
                         net (fo=1, routed)           0.000     4.585    u_cpu/u_control_unit/px_read_data_nxt[6]
    SLICE_X104Y108       FDCE                                         r  u_cpu/u_control_unit/px_read_data_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    u_cpu_clock_gen/inst/clk_in1
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  u_cpu_clock_gen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.736    u_cpu_clock_gen/inst/clk_in1_cpu_clock_gen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -5.023 r  u_cpu_clock_gen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.817    u_cpu_clock_gen/inst/clk_60MHz_cpu_clock_gen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.716 r  u_cpu_clock_gen/inst/clkout1_buf/O
                         net (fo=2800, routed)        1.976    -0.740    u_cpu/u_control_unit/clk
    SLICE_X104Y108       FDCE                                         r  u_cpu/u_control_unit/px_read_data_r_reg[6]/C
                         clock pessimism              0.000    -0.740    
    SLICE_X104Y108       FDCE (Hold_fdce_C_D)         0.333    -0.407    u_cpu/u_control_unit/px_read_data_r_reg[6]
  -------------------------------------------------------------------
                         data arrival                           4.585    
                         clock arrival                         -0.407    
  -------------------------------------------------------------------
                         relative delay                         4.993    



