#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x26a9110 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x26ea870 .scope module, "tb" "tb" 3 144;
 .timescale -12 -12;
L_0x26a71d0 .functor NOT 1, L_0x272abc0, C4<0>, C4<0>, C4<0>;
L_0x26a8170 .functor XOR 4, L_0x272a660, L_0x272a940, C4<0000>, C4<0000>;
L_0x26cd260 .functor XOR 4, L_0x26a8170, L_0x272aa80, C4<0000>, C4<0000>;
v0x2717f00_0 .net *"_ivl_10", 3 0, L_0x272aa80;  1 drivers
v0x2718000_0 .net *"_ivl_12", 3 0, L_0x26cd260;  1 drivers
v0x27180e0_0 .net *"_ivl_2", 3 0, L_0x272a5c0;  1 drivers
v0x27181a0_0 .net *"_ivl_4", 3 0, L_0x272a660;  1 drivers
v0x2718280_0 .net *"_ivl_6", 3 0, L_0x272a940;  1 drivers
v0x27183b0_0 .net *"_ivl_8", 3 0, L_0x26a8170;  1 drivers
v0x2718490_0 .net "aaah_dut", 0 0, v0x2717070_0;  1 drivers
v0x2718530_0 .net "aaah_ref", 0 0, L_0x26a7670;  1 drivers
v0x27185d0_0 .net "areset", 0 0, L_0x26a7410;  1 drivers
v0x2718700_0 .net "bump_left", 0 0, v0x2716350_0;  1 drivers
v0x27187a0_0 .net "bump_right", 0 0, v0x27163f0_0;  1 drivers
v0x2718840_0 .var "clk", 0 0;
v0x27188e0_0 .net "dig", 0 0, v0x2716620_0;  1 drivers
v0x2718980_0 .net "digging_dut", 0 0, v0x2717650_0;  1 drivers
v0x2718a20_0 .net "digging_ref", 0 0, L_0x26a7c70;  1 drivers
v0x2718ac0_0 .net "ground", 0 0, v0x27166f0_0;  1 drivers
v0x2718b60_0 .var/2u "stats1", 351 0;
v0x2718c00_0 .var/2u "strobe", 0 0;
v0x2718ca0_0 .net "tb_match", 0 0, L_0x272abc0;  1 drivers
v0x2718d40_0 .net "tb_mismatch", 0 0, L_0x26a71d0;  1 drivers
v0x2718de0_0 .net "walk_left_dut", 0 0, v0x2717a10_0;  1 drivers
v0x2718e80_0 .net "walk_left_ref", 0 0, L_0x27294b0;  1 drivers
v0x2718f50_0 .net "walk_right_dut", 0 0, v0x2717ad0_0;  1 drivers
v0x2719020_0 .net "walk_right_ref", 0 0, L_0x27297d0;  1 drivers
v0x27190f0_0 .net "wavedrom_enable", 0 0, v0x2716900_0;  1 drivers
v0x27191c0_0 .net "wavedrom_title", 511 0, v0x27169a0_0;  1 drivers
L_0x272a5c0 .concat [ 1 1 1 1], L_0x26a7c70, L_0x26a7670, L_0x27297d0, L_0x27294b0;
L_0x272a660 .concat [ 1 1 1 1], L_0x26a7c70, L_0x26a7670, L_0x27297d0, L_0x27294b0;
L_0x272a940 .concat [ 1 1 1 1], v0x2717650_0, v0x2717070_0, v0x2717ad0_0, v0x2717a10_0;
L_0x272aa80 .concat [ 1 1 1 1], L_0x26a7c70, L_0x26a7670, L_0x27297d0, L_0x27294b0;
L_0x272abc0 .cmp/eeq 4, L_0x272a5c0, L_0x26cd260;
S_0x26c19b0 .scope module, "good1" "reference_module" 3 203, 3 4 0, S_0x26ea870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0x26c1b40 .param/l "DIGL" 0 3 16, +C4<00000000000000000000000000000100>;
P_0x26c1b80 .param/l "DIGR" 0 3 16, +C4<00000000000000000000000000000101>;
P_0x26c1bc0 .param/l "FALLL" 0 3 16, +C4<00000000000000000000000000000010>;
P_0x26c1c00 .param/l "FALLR" 0 3 16, +C4<00000000000000000000000000000011>;
P_0x26c1c40 .param/l "WL" 0 3 16, +C4<00000000000000000000000000000000>;
P_0x26c1c80 .param/l "WR" 0 3 16, +C4<00000000000000000000000000000001>;
L_0x26a7670 .functor OR 1, L_0x2729a80, L_0x2729dc0, C4<0>, C4<0>;
L_0x26a7c70 .functor OR 1, L_0x272a0e0, L_0x272a320, C4<0>, C4<0>;
v0x26ab400_0 .net *"_ivl_0", 31 0, L_0x2729300;  1 drivers
L_0x7feac1a890f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26ab630_0 .net *"_ivl_11", 28 0, L_0x7feac1a890f0;  1 drivers
L_0x7feac1a89138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x26a7240_0 .net/2u *"_ivl_12", 31 0, L_0x7feac1a89138;  1 drivers
v0x26a7480_0 .net *"_ivl_16", 31 0, L_0x2729990;  1 drivers
L_0x7feac1a89180 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26a76e0_0 .net *"_ivl_19", 28 0, L_0x7feac1a89180;  1 drivers
L_0x7feac1a891c8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x26a7dc0_0 .net/2u *"_ivl_20", 31 0, L_0x7feac1a891c8;  1 drivers
v0x26a8280_0 .net *"_ivl_22", 0 0, L_0x2729a80;  1 drivers
v0x2713a20_0 .net *"_ivl_24", 31 0, L_0x2729c00;  1 drivers
L_0x7feac1a89210 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2713b00_0 .net *"_ivl_27", 28 0, L_0x7feac1a89210;  1 drivers
L_0x7feac1a89258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x2713be0_0 .net/2u *"_ivl_28", 31 0, L_0x7feac1a89258;  1 drivers
L_0x7feac1a89060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2713cc0_0 .net *"_ivl_3", 28 0, L_0x7feac1a89060;  1 drivers
v0x2713da0_0 .net *"_ivl_30", 0 0, L_0x2729dc0;  1 drivers
v0x2713e60_0 .net *"_ivl_34", 31 0, L_0x2729ff0;  1 drivers
L_0x7feac1a892a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2713f40_0 .net *"_ivl_37", 28 0, L_0x7feac1a892a0;  1 drivers
L_0x7feac1a892e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x2714020_0 .net/2u *"_ivl_38", 31 0, L_0x7feac1a892e8;  1 drivers
L_0x7feac1a890a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2714100_0 .net/2u *"_ivl_4", 31 0, L_0x7feac1a890a8;  1 drivers
v0x27141e0_0 .net *"_ivl_40", 0 0, L_0x272a0e0;  1 drivers
v0x27142a0_0 .net *"_ivl_42", 31 0, L_0x272a280;  1 drivers
L_0x7feac1a89330 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2714380_0 .net *"_ivl_45", 28 0, L_0x7feac1a89330;  1 drivers
L_0x7feac1a89378 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x2714460_0 .net/2u *"_ivl_46", 31 0, L_0x7feac1a89378;  1 drivers
v0x2714540_0 .net *"_ivl_48", 0 0, L_0x272a320;  1 drivers
v0x2714600_0 .net *"_ivl_8", 31 0, L_0x2729640;  1 drivers
v0x27146e0_0 .net "aaah", 0 0, L_0x26a7670;  alias, 1 drivers
v0x27147a0_0 .net "areset", 0 0, L_0x26a7410;  alias, 1 drivers
v0x2714860_0 .net "bump_left", 0 0, v0x2716350_0;  alias, 1 drivers
v0x2714920_0 .net "bump_right", 0 0, v0x27163f0_0;  alias, 1 drivers
v0x27149e0_0 .net "clk", 0 0, v0x2718840_0;  1 drivers
v0x2714aa0_0 .net "dig", 0 0, v0x2716620_0;  alias, 1 drivers
v0x2714b60_0 .net "digging", 0 0, L_0x26a7c70;  alias, 1 drivers
v0x2714c20_0 .net "ground", 0 0, v0x27166f0_0;  alias, 1 drivers
v0x2714ce0_0 .var "next", 2 0;
v0x2714dc0_0 .var "state", 2 0;
v0x2714ea0_0 .net "walk_left", 0 0, L_0x27294b0;  alias, 1 drivers
v0x2715170_0 .net "walk_right", 0 0, L_0x27297d0;  alias, 1 drivers
E_0x26bcfa0 .event posedge, v0x27147a0_0, v0x27149e0_0;
E_0x26bbbe0/0 .event anyedge, v0x2714dc0_0, v0x2714c20_0, v0x2714aa0_0, v0x2714860_0;
E_0x26bbbe0/1 .event anyedge, v0x2714920_0;
E_0x26bbbe0 .event/or E_0x26bbbe0/0, E_0x26bbbe0/1;
L_0x2729300 .concat [ 3 29 0 0], v0x2714dc0_0, L_0x7feac1a89060;
L_0x27294b0 .cmp/eq 32, L_0x2729300, L_0x7feac1a890a8;
L_0x2729640 .concat [ 3 29 0 0], v0x2714dc0_0, L_0x7feac1a890f0;
L_0x27297d0 .cmp/eq 32, L_0x2729640, L_0x7feac1a89138;
L_0x2729990 .concat [ 3 29 0 0], v0x2714dc0_0, L_0x7feac1a89180;
L_0x2729a80 .cmp/eq 32, L_0x2729990, L_0x7feac1a891c8;
L_0x2729c00 .concat [ 3 29 0 0], v0x2714dc0_0, L_0x7feac1a89210;
L_0x2729dc0 .cmp/eq 32, L_0x2729c00, L_0x7feac1a89258;
L_0x2729ff0 .concat [ 3 29 0 0], v0x2714dc0_0, L_0x7feac1a892a0;
L_0x272a0e0 .cmp/eq 32, L_0x2729ff0, L_0x7feac1a892e8;
L_0x272a280 .concat [ 3 29 0 0], v0x2714dc0_0, L_0x7feac1a89330;
L_0x272a320 .cmp/eq 32, L_0x272a280, L_0x7feac1a89378;
S_0x2715370 .scope module, "stim1" "stimulus_gen" 3 195, 3 51 0, S_0x26ea870;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "dig";
    .port_info 5 /OUTPUT 1 "ground";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
    .port_info 8 /INPUT 1 "tb_match";
L_0x26a7410 .functor BUFZ 1, v0x27167c0_0, C4<0>, C4<0>, C4<0>;
v0x2716290_0 .net "areset", 0 0, L_0x26a7410;  alias, 1 drivers
v0x2716350_0 .var "bump_left", 0 0;
v0x27163f0_0 .var "bump_right", 0 0;
v0x2716490_0 .net "clk", 0 0, v0x2718840_0;  alias, 1 drivers
L_0x7feac1a89018 .functor BUFT 1, C4<00100010001100101010001000000000000000110010001000100010>, C4<0>, C4<0>, C4<0>;
v0x2716530_0 .net "d", 55 0, L_0x7feac1a89018;  1 drivers
v0x2716620_0 .var "dig", 0 0;
v0x27166f0_0 .var "ground", 0 0;
v0x27167c0_0 .var "reset", 0 0;
v0x2716860_0 .net "tb_match", 0 0, L_0x272abc0;  alias, 1 drivers
v0x2716900_0 .var "wavedrom_enable", 0 0;
v0x27169a0_0 .var "wavedrom_title", 511 0;
E_0x26bbe30/0 .event negedge, v0x27149e0_0;
E_0x26bbe30/1 .event posedge, v0x27149e0_0;
E_0x26bbe30 .event/or E_0x26bbe30/0, E_0x26bbe30/1;
S_0x2715590 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 129, 3 129 0, S_0x2715370;
 .timescale -12 -12;
v0x27157d0_0 .var/2s "i", 31 0;
E_0x269b9f0 .event posedge, v0x27149e0_0;
S_0x27158d0 .scope task, "reset_test" "reset_test" 3 65, 3 65 0, S_0x2715370;
 .timescale -12 -12;
v0x2715af0_0 .var/2u "arfail", 0 0;
v0x2715bd0_0 .var "async", 0 0;
v0x2715c90_0 .var/2u "datafail", 0 0;
v0x2715d30_0 .var/2u "srfail", 0 0;
E_0x26f6ca0 .event negedge, v0x27149e0_0;
TD_tb.stim1.reset_test ;
    %wait E_0x269b9f0;
    %wait E_0x269b9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27167c0_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x269b9f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x26f6ca0;
    %load/vec4 v0x2716860_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2715c90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27167c0_0, 0;
    %wait E_0x269b9f0;
    %load/vec4 v0x2716860_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2715af0_0, 0, 1;
    %wait E_0x269b9f0;
    %load/vec4 v0x2716860_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x2715d30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27167c0_0, 0;
    %load/vec4 v0x2715d30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 79 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x2715af0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x2715bd0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x2715c90_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x2715bd0_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 81 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x2715df0 .scope task, "wavedrom_start" "wavedrom_start" 3 92, 3 92 0, S_0x2715370;
 .timescale -12 -12;
v0x2715fd0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x27160b0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 95, 3 95 0, S_0x2715370;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x2716b40 .scope module, "top_module1" "top_module" 3 215, 4 1 0, S_0x26ea870;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0x2716d00 .param/l "IDLE" 0 4 18, C4<00>;
P_0x2716d40 .param/l "LEFT" 0 4 19, C4<01>;
P_0x2716d80 .param/l "RIGHT" 0 4 20, C4<10>;
v0x2717070_0 .var "aaah", 0 0;
v0x2717130_0 .net "areset", 0 0, L_0x26a7410;  alias, 1 drivers
v0x2717240_0 .net "bump_left", 0 0, v0x2716350_0;  alias, 1 drivers
v0x2717330_0 .net "bump_right", 0 0, v0x27163f0_0;  alias, 1 drivers
v0x2717420_0 .net "clk", 0 0, v0x2718840_0;  alias, 1 drivers
v0x2717560_0 .net "dig", 0 0, v0x2716620_0;  alias, 1 drivers
v0x2717650_0 .var "digging", 0 0;
v0x27176f0_0 .net "ground", 0 0, v0x27166f0_0;  alias, 1 drivers
v0x27177e0_0 .var "next_state", 1 0;
v0x2717930_0 .var "state", 1 0;
v0x2717a10_0 .var "walk_left", 0 0;
v0x2717ad0_0 .var "walk_right", 0 0;
S_0x2717d30 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 229, 3 229 0, S_0x26ea870;
 .timescale -12 -12;
E_0x26f6fc0 .event anyedge, v0x2718c00_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x2718c00_0;
    %nor/r;
    %assign/vec4 v0x2718c00_0, 0;
    %wait E_0x26f6fc0;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x2715370;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27167c0_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x2716620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27166f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27163f0_0, 0;
    %assign/vec4 v0x2716350_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2715bd0_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x27158d0;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x27167c0_0, 0;
    %wait E_0x269b9f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x27167c0_0, 0;
    %wait E_0x26f6ca0;
    %fork t_1, S_0x2715590;
    %jmp t_0;
    .scope S_0x2715590;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x27157d0_0, 0, 32;
T_4.0 ; Top of for-loop 
    %load/vec4 v0x27157d0_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_0x269b9f0;
    %load/vec4 v0x2716530_0;
    %pushi/vec4 52, 0, 35;
    %load/vec4 v0x27157d0_0;
    %pad/s 34;
    %muli 4, 0, 34;
    %pad/s 35;
    %sub;
    %part/s 4;
    %split/vec4 1;
    %assign/vec4 v0x2716620_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27166f0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27163f0_0, 0;
    %assign/vec4 v0x2716350_0, 0;
T_4.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x27157d0_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x27157d0_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %end;
    .scope S_0x2715370;
t_0 %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x27160b0;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.4, 5;
    %jmp/1 T_4.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26bbe30;
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x2716350_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x27163f0_0, 0;
    %assign/vec4 v0x2716620_0, 0;
    %vpi_func 3 135 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0x27166f0_0, 0;
    %vpi_func 3 136 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x27167c0_0, 0;
    %jmp T_4.3;
T_4.4 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 139 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x26c19b0;
T_5 ;
Ewait_0 .event/or E_0x26bbbe0, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x2714dc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x2714c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x2714ce0_0, 0, 3;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x2714aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x2714ce0_0, 0, 3;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x2714860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x2714ce0_0, 0, 3;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2714ce0_0, 0, 3;
T_5.12 ;
T_5.10 ;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x2714c20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x2714ce0_0, 0, 3;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x2714aa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x2714ce0_0, 0, 3;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0x2714920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2714ce0_0, 0, 3;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x2714ce0_0, 0, 3;
T_5.18 ;
T_5.16 ;
T_5.14 ;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x2714c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %pad/s 3;
    %store/vec4 v0x2714ce0_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x2714c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %pad/s 3;
    %store/vec4 v0x2714ce0_0, 0, 3;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x2714c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %pad/s 3;
    %store/vec4 v0x2714ce0_0, 0, 3;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x2714c20_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.25, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_5.26, 8;
T_5.25 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.26, 8;
 ; End of false expr.
    %blend;
T_5.26;
    %pad/s 3;
    %store/vec4 v0x2714ce0_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x26c19b0;
T_6 ;
    %wait E_0x26bcfa0;
    %load/vec4 v0x27147a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x2714dc0_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x2714ce0_0;
    %assign/vec4 v0x2714dc0_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x2716b40;
T_7 ;
    %wait E_0x26bcfa0;
    %load/vec4 v0x2717130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x2717930_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2717a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2717ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2717070_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2717650_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x27177e0_0;
    %assign/vec4 v0x2717930_0, 0;
    %load/vec4 v0x2717930_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %jmp T_7.5;
T_7.2 ;
    %load/vec4 v0x2717240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.6, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2717a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2717ad0_0, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x27177e0_0, 0, 2;
    %jmp T_7.7;
T_7.6 ;
    %load/vec4 v0x2717330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.8, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2717a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2717ad0_0, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x27177e0_0, 0, 2;
    %jmp T_7.9;
T_7.8 ;
    %load/vec4 v0x27176f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.12, 9;
    %load/vec4 v0x2717560_0;
    %nor/r;
    %and;
T_7.12;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.10, 8;
    %load/vec4 v0x2717a10_0;
    %assign/vec4 v0x2717a10_0, 0;
    %load/vec4 v0x2717ad0_0;
    %assign/vec4 v0x2717ad0_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x27177e0_0, 0, 2;
    %jmp T_7.11;
T_7.10 ;
    %load/vec4 v0x27176f0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_7.15, 9;
    %load/vec4 v0x2717560_0;
    %and;
T_7.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0x2717a10_0;
    %assign/vec4 v0x2717a10_0, 0;
    %load/vec4 v0x2717ad0_0;
    %assign/vec4 v0x2717ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2717650_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x27177e0_0, 0, 2;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0x2717a10_0;
    %assign/vec4 v0x2717a10_0, 0;
    %load/vec4 v0x2717ad0_0;
    %assign/vec4 v0x2717ad0_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x27177e0_0, 0, 2;
T_7.14 ;
T_7.11 ;
T_7.9 ;
T_7.7 ;
    %jmp T_7.5;
T_7.3 ;
    %load/vec4 v0x2717330_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.16, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2717a10_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2717ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2717650_0, 0;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x27177e0_0, 0, 2;
    %jmp T_7.17;
T_7.16 ;
    %load/vec4 v0x27176f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.18, 8;
    %load/vec4 v0x2717a10_0;
    %assign/vec4 v0x2717a10_0, 0;
    %load/vec4 v0x2717ad0_0;
    %assign/vec4 v0x2717ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2717070_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x27177e0_0, 0, 2;
    %jmp T_7.19;
T_7.18 ;
    %load/vec4 v0x2717560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.20, 8;
    %load/vec4 v0x2717a10_0;
    %assign/vec4 v0x2717a10_0, 0;
    %load/vec4 v0x2717ad0_0;
    %assign/vec4 v0x2717ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2717650_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x27177e0_0, 0, 2;
    %jmp T_7.21;
T_7.20 ;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x27177e0_0, 0, 2;
T_7.21 ;
T_7.19 ;
T_7.17 ;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0x2717240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.22, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2717a10_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2717ad0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x2717650_0, 0;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x27177e0_0, 0, 2;
    %jmp T_7.23;
T_7.22 ;
    %load/vec4 v0x27176f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.24, 8;
    %load/vec4 v0x2717a10_0;
    %assign/vec4 v0x2717a10_0, 0;
    %load/vec4 v0x2717ad0_0;
    %assign/vec4 v0x2717ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2717070_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x27177e0_0, 0, 2;
    %jmp T_7.25;
T_7.24 ;
    %load/vec4 v0x2717560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.26, 8;
    %load/vec4 v0x2717a10_0;
    %assign/vec4 v0x2717a10_0, 0;
    %load/vec4 v0x2717ad0_0;
    %assign/vec4 v0x2717ad0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x2717650_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x27177e0_0, 0, 2;
    %jmp T_7.27;
T_7.26 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x27177e0_0, 0, 2;
T_7.27 ;
T_7.25 ;
T_7.23 ;
    %jmp T_7.5;
T_7.5 ;
    %pop/vec4 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x26ea870;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2718840_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2718c00_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x26ea870;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x2718840_0;
    %inv;
    %store/vec4 v0x2718840_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x26ea870;
T_10 ;
    %vpi_call/w 3 187 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 188 "$dumpvars", 32'sb00000000000000000000000000000001, v0x2716490_0, v0x2718d40_0, v0x2718840_0, v0x27185d0_0, v0x2718700_0, v0x27187a0_0, v0x2718ac0_0, v0x27188e0_0, v0x2718e80_0, v0x2718de0_0, v0x2719020_0, v0x2718f50_0, v0x2718530_0, v0x2718490_0, v0x2718a20_0, v0x2718980_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x26ea870;
T_11 ;
    %load/vec4 v0x2718b60_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x2718b60_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x2718b60_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 238 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 239 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_11.1 ;
    %load/vec4 v0x2718b60_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %load/vec4 v0x2718b60_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x2718b60_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 240 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.3;
T_11.2 ;
    %vpi_call/w 3 241 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_11.3 ;
    %load/vec4 v0x2718b60_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.4, 4;
    %load/vec4 v0x2718b60_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x2718b60_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 242 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aaah", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.5;
T_11.4 ;
    %vpi_call/w 3 243 "$display", "Hint: Output '%s' has no mismatches.", "aaah" {0 0 0};
T_11.5 ;
    %load/vec4 v0x2718b60_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %load/vec4 v0x2718b60_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x2718b60_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 244 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "digging", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.7;
T_11.6 ;
    %vpi_call/w 3 245 "$display", "Hint: Output '%s' has no mismatches.", "digging" {0 0 0};
T_11.7 ;
    %load/vec4 v0x2718b60_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x2718b60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 247 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 248 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x2718b60_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x2718b60_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 249 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x26ea870;
T_12 ;
    %wait E_0x26bbe30;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2718b60_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2718b60_0, 4, 32;
    %load/vec4 v0x2718ca0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x2718b60_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 260 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2718b60_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x2718b60_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2718b60_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x2718e80_0;
    %load/vec4 v0x2718e80_0;
    %load/vec4 v0x2718de0_0;
    %xor;
    %load/vec4 v0x2718e80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x2718b60_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 264 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2718b60_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x2718b60_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2718b60_0, 4, 32;
T_12.4 ;
    %load/vec4 v0x2719020_0;
    %load/vec4 v0x2719020_0;
    %load/vec4 v0x2718f50_0;
    %xor;
    %load/vec4 v0x2719020_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.8, 6;
    %load/vec4 v0x2718b60_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %vpi_func 3 267 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2718b60_0, 4, 32;
T_12.10 ;
    %load/vec4 v0x2718b60_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2718b60_0, 4, 32;
T_12.8 ;
    %load/vec4 v0x2718530_0;
    %load/vec4 v0x2718530_0;
    %load/vec4 v0x2718490_0;
    %xor;
    %load/vec4 v0x2718530_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.12, 6;
    %load/vec4 v0x2718b60_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.14, 4;
    %vpi_func 3 270 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2718b60_0, 4, 32;
T_12.14 ;
    %load/vec4 v0x2718b60_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2718b60_0, 4, 32;
T_12.12 ;
    %load/vec4 v0x2718a20_0;
    %load/vec4 v0x2718a20_0;
    %load/vec4 v0x2718980_0;
    %xor;
    %load/vec4 v0x2718a20_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.16, 6;
    %load/vec4 v0x2718b60_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.18, 4;
    %vpi_func 3 273 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2718b60_0, 4, 32;
T_12.18 ;
    %load/vec4 v0x2718b60_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x2718b60_0, 4, 32;
T_12.16 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/lemmings3/lemmings3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/can5_depth5/human/lemmings3/iter3/response4/top_module.sv";
