// Seed: 2824166825
module module_0 (
    id_1
);
  output wire id_1;
  wand id_2 = -1, id_3;
  wire id_4;
  final id_3 = 1;
endmodule
program module_1 (
    input  wor   id_0,
    output logic id_1
);
  uwire id_3;
  logic [7:0] id_4;
  initial id_1 <= 1'b0;
  supply1 id_5 = id_3;
  module_0 modCall_1 (id_5);
  id_6(
      .id_0(id_3), .id_1(-1), .id_2(id_4[1]), .id_3(id_4[1 : $display(1)]), .id_4(1), .id_5(id_3)
  );
  wire id_7 = id_7;
endmodule
