<div align="center">
  <img height="150" src="https://ucscextension-live-28cd95cf77884d15bb06-01c17c1.divio-media.net/images/VLSI_Semiconductor_Certifica.2e16d0ba.fill-2400x858-c100.jpg"  />
</div>

###

[![Linkedin Badge](https://img.shields.io/badge/-Saumya%20Shah-blue?style=flat&logo=Linkedin&logoColor=white&link=https://www.linkedin.com/in/saumya-shah-22/)](https://www.linkedin.com/in/saumya-shah-22/)
[![Github Badge](https://img.shields.io/badge/-saumyatshah-000?style=flat&logo=Github&logoColor=white&link=https://github.com/saumyatshah)](https://github.com/saumyatshah)

###

<h1 align="center">Hi there ğŸ‘‹, I'm Saumya Shah</h1>

###

<h3 align="left">ğŸ‘©â€ğŸ’»  About Me</h3>

###

<p align="left"><br>- ğŸ”­ I'm a passionate Electrical Engineer with a focus on VLSI design, embedded systems, and digital logic.<br>- ğŸ“š Proficient in various programming languages including Verilog, C, C++, and SystemVerilog.<br>- ğŸ“š Experience in industry-standard tools such as Cadence, ModelSim, and Synopsys.   </p>

###

<h3 align="center">ğŸ›  Language and tools</h3>

###
<div align="center">
<img height="50" src="https://static-00.iconduck.com/assets.00/file-type-verilog-icon-256x256-goe8p7qm.png"/>
<img height="50" src="https://static-00.iconduck.com/assets.00/file-type-light-systemverilog-icon-512x512-n6etzhly.png"/>
<img height="50" src="https://mshr-h.gallerycdn.vsassets.io/extensions/mshr-h/veriloghdl/1.13.2/1707020468811/Microsoft.VisualStudio.Services.Icons.Default"/>
<img height="50" src="https://user-images.githubusercontent.com/42747200/46140125-da084900-c26d-11e8-8ea7-c45ae6306309.png"/>
<img height="50" src="https://encrypted-tbn0.gstatic.com/images?q=tbn:ANd9GcTP709eg4I7yNUF4N5WQI4z3-Yzut6bnACeMNVMjUDO4w&s"/>
<img height="50" src="https://user-images.githubusercontent.com/48672827/57464068-a2a35580-72ae-11e9-9d52-7cadbf0cb940.png"/>
</div>
