m255
K3
13
cModel Technology
dC:\modeltech64_10.1c\examples
T_opt
VZ8l9PJPMBYe<5FBT4g^9N1
04 13 10 work tb_controller structural 1
=1-64510608b0f2-591b5a21-327-acc
o-quiet -auto_acc_if_foreign -work work +acc
Z0 n@_opt
Z1 OL;O;10.1c;51
Ecomm_fpga_fx2
Z2 w1484849218
Z3 DPx4 ieee 11 numeric_std 0 22 O3PF8EB`?j9=z7KT`fn941
Z4 DPx3 std 6 textio 0 22 5>J:;AW>W0[[dW0I6EN1Q0
Z5 DPx4 ieee 14 std_logic_1164 0 22 5=aWaoGZSMWIcH0i^f`XF1
Z6 dC:\Users\nn\Docs\RA\Design\HDL\Repo\node-fpga_mitfork\controller\controller.sim
Z7 8C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/comm_fpga_fx2.vhdl
Z8 FC:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/comm_fpga_fx2.vhdl
l0
L22
VMD8JU^e];DR<[8n?dT:0n1
Z9 OL;C;10.1c;51
32
Z10 !s108 1494964679.910000
Z11 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/comm_fpga_fx2.vhdl|
Z12 !s107 C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/comm_fpga_fx2.vhdl|
Z13 o-work work -2002 -explicit
Z14 tExplicit 1
!s100 G_j1<:aNKbV<@6Nzg_dbY0
!i10b 1
Artl
R3
R4
R5
Z15 DEx4 work 13 comm_fpga_fx2 0 22 MD8JU^e];DR<[8n?dT:0n1
l84
L56
V`CM7KzBCLIClHPD82c:3>3
R9
32
R10
R11
R12
R13
R14
!s100 QgilV0z>]]TAE[SUCaPFd0
!i10b 1
Econtroller
Z16 w1494535157
Z17 DPx6 unisim 11 vcomponents 0 22 ^SgSiH]fe0j`VL_8Rhmkj2
Z18 DPx8 unimacro 11 vcomponents 0 22 eIKX=W:[HG`df9[_o:;AW0
Z19 DPx4 work 11 nodelibrary 0 22 XKQI]S9212zXbjI]ZzN=23
R4
R5
R6
Z20 8C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/controller.vhd
Z21 FC:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/controller.vhd
l0
L42
VJdC9LBMA2`_YOEVDe?KHC0
R9
32
Z22 !s108 1494964680.039000
Z23 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/controller.vhd|
Z24 !s107 C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/controller.vhd|
R13
R14
!s100 i3l^PAgjhMCU8@zaiKbOR3
!i10b 1
Astructural
Z25 DEx4 work 8 sem_cont 0 22 RW7mVHbU>k<o3o6RHU9bI2
Z26 DEx4 work 3 pid 0 22 @HV[T@W^fa9@5C;mA:iCV3
Z27 DEx4 work 4 uart 0 22 @c;BE:6K;da:P5@><I;Vg3
Z28 DEx4 work 4 spi3 0 22 <D]4hBgdh1];m?S5G]G^T0
Z29 DEx4 work 4 spi2 0 22 JBXfaZfiIYhYn9RJeimRm2
Z30 DEx4 work 4 spi1 0 22 <YNGNe4:eKk<XRA3M=?O]2
Z31 DPx4 work 16 memorymaplibrary 0 22 fLn68D^P6T[JHzO8l0=R<2
Z32 DPx4 ieee 15 std_logic_arith 0 22 4`Y?g_lkdn;7UL9IiJck01
Z33 DPx4 ieee 18 std_logic_unsigned 0 22 RYmj;=TK`k=k>D@Cz`zoB3
R3
Z34 DEx4 work 12 registerfile 0 22 BC7O2I5`EbkNQY3BcNGcn2
R17
R18
R19
R4
R5
Z35 DEx4 work 10 controller 0 22 JdC9LBMA2`_YOEVDe?KHC0
l129
L74
VHjLAkeTj1;eaO3=;dhNoT2
R9
32
R22
R23
R24
R13
R14
!s100 a[5@LgBWmPYj3lPPSnMS53
!i10b 1
Pmemorymaplibrary
R4
R5
w1493692265
R6
8C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/memoryMapLibrary.vhd
FC:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/memoryMapLibrary.vhd
l0
L3
VfLn68D^P6T[JHzO8l0=R<2
R9
32
R13
R14
!s100 DQb4?MV1z0ekhgnnMgGbh0
!i10b 1
!s108 1494964680.369000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/memoryMapLibrary.vhd|
!s107 C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/memoryMapLibrary.vhd|
Pnodelibrary
R4
R5
w1493616766
R6
8C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/nodeLibrary.vhd
FC:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/nodeLibrary.vhd
l0
L34
VXKQI]S9212zXbjI]ZzN=23
R9
32
R13
R14
!s100 4fG>zN8fYJ3aTOKYT0dN?2
!i10b 1
!s108 1494964680.452000
!s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/nodeLibrary.vhd|
!s107 C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/nodeLibrary.vhd|
Epid
Z36 w1487585164
R32
R33
R4
R5
R6
Z37 8C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/PID.vhd
Z38 FC:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/PID.vhd
l0
L35
V@HV[T@W^fa9@5C;mA:iCV3
R9
32
Z39 !s108 1494964680.519000
Z40 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/PID.vhd|
Z41 !s107 C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/PID.vhd|
R13
R14
!s100 d82JYC4V[Ok7UaL8_CQh91
!i10b 1
Abehavioral
R32
R33
R4
R5
R26
l47
L45
Ve<i3eDYd9m8SbcN03l83n1
R9
32
R39
R40
R41
R13
R14
!s100 gnf]5K0K>:GVL^PI<mQ740
!i10b 1
Eregisterfile
Z42 w1494529754
R31
R19
R32
R33
R3
R4
R5
R6
Z43 8C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/registerFile.vhd
Z44 FC:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/registerFile.vhd
l0
L29
VBC7O2I5`EbkNQY3BcNGcn2
R9
32
Z45 !s108 1494964680.622000
Z46 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/registerFile.vhd|
Z47 !s107 C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/registerFile.vhd|
R13
R14
!s100 2BI5jZ>LVA^TjDKGTFISM3
!i10b 1
Abehavioral
R31
R19
R32
R33
R3
R4
R5
R34
l74
L61
VY[P@m@zUYA`5ck3?`DeIJ3
R9
32
R45
R46
R47
R13
R14
!s100 4@Tzn7Qoo6^XOUJGF]lK>3
!i10b 1
Esem_cont
Z48 w1493616728
R31
R19
R32
R33
R3
R4
R5
R6
Z49 8C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/SEM_CONT.vhd
Z50 FC:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/SEM_CONT.vhd
l0
L39
VRW7mVHbU>k<o3o6RHU9bI2
R9
32
Z51 !s108 1494964680.711000
Z52 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/SEM_CONT.vhd|
Z53 !s107 C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/SEM_CONT.vhd|
R13
R14
!s100 Ek0XTgSmFWDl:F[f:2;Y?3
!i10b 1
Abehavioral
R31
R19
R32
R33
R3
R4
R5
R25
l54
L52
Vg<IceoS^Y]]EhE^AElRGR1
R9
32
R51
R52
R53
R13
R14
!s100 zVFdB]Z<VAC<SeE^K@W=81
!i10b 1
Espi1
Z54 w1489444817
R3
R32
R33
R4
R5
R6
Z55 8C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/SPI1.vhd
Z56 FC:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/SPI1.vhd
l0
L35
V<YNGNe4:eKk<XRA3M=?O]2
R9
32
Z57 !s108 1494964680.813000
Z58 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/SPI1.vhd|
Z59 !s107 C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/SPI1.vhd|
R13
R14
!s100 6l0CzGJJ@m21BN1nla=dP0
!i10b 1
Abehavioral
R3
R32
R33
R4
R5
R30
l63
L47
V[JDTWQVJC9m>oU_:JVg063
R9
32
R57
R58
R59
R13
R14
!s100 ne6?:M53I5YZP[Qa2h4RN1
!i10b 1
Espi2
Z60 w1489531220
R31
R19
R32
R33
R3
R4
R5
R6
Z61 8C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/SPI2.vhd
Z62 FC:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/SPI2.vhd
l0
L37
VJBXfaZfiIYhYn9RJeimRm2
R9
32
Z63 !s108 1494964680.899000
Z64 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/SPI2.vhd|
Z65 !s107 C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/SPI2.vhd|
R13
R14
!s100 SO2RnW5GYg0PRJU=Wz^JP0
!i10b 1
Abehavioral
R31
R19
R32
R33
R3
R4
R5
R29
l58
L50
VYTb1[5hNIYS3jz5R7g^5z3
R9
32
R63
R64
R65
R13
R14
!s100 hoEa;=B4KJiG1cK=`33df0
!i10b 1
Espi3
Z66 w1489421844
R3
R32
R33
R4
R5
R6
Z67 8C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/SPI3.vhd
Z68 FC:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/SPI3.vhd
l0
L36
V<D]4hBgdh1];m?S5G]G^T0
R9
32
Z69 !s108 1494964680.983000
Z70 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/SPI3.vhd|
Z71 !s107 C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/SPI3.vhd|
R13
R14
!s100 :XjXZzd:CmJ7D`3kJbgaO1
!i10b 1
Abehavioral
R3
R32
R33
R4
R5
R28
l58
L46
V:0XnE2a0NADWfTBTzoTZ[0
R9
32
R69
R70
R71
R13
R14
!s100 G1YX6TglVoo:3onmfJI9W0
!i10b 1
Espi_pulse
Z72 w1489444903
R32
R33
R4
R5
R6
Z73 8C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sim_1/new/SPI_pulse.vhd
Z74 FC:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sim_1/new/SPI_pulse.vhd
l0
L13
V]KFSI8F@5WB8D:iVfZK@f1
R9
32
Z75 !s108 1494964681.797000
Z76 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sim_1/new/SPI_pulse.vhd|
Z77 !s107 C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sim_1/new/SPI_pulse.vhd|
R13
R14
!s100 SR=ET6[3;dF4M_`RYfKfR0
!i10b 1
Abehavioral
R32
R33
R4
R5
Z78 DEx4 work 9 spi_pulse 0 22 ]KFSI8F@5WB8D:iVfZK@f1
l28
L26
VAjOI3N=2WR2YPUB]I8ol`2
R9
32
R75
R76
R77
R13
R14
!s100 AAmeSRICijh2PFYndld>Y3
!i10b 1
Espi_rd
Z79 w1489690899
R32
R33
R3
R4
R5
R6
Z80 8C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sim_1/new/SPI_rd.vhd
Z81 FC:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sim_1/new/SPI_rd.vhd
l0
L36
V`4SemPACoIKJPWYzizVBN1
R9
32
Z82 !s108 1494964681.894000
Z83 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sim_1/new/SPI_rd.vhd|
Z84 !s107 C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sim_1/new/SPI_rd.vhd|
R13
R14
!s100 PPzajPho`ll<MzPd0U]2z0
!i10b 1
Abehavioral
R32
R33
R3
R4
R5
Z85 DEx4 work 6 spi_rd 0 22 `4SemPACoIKJPWYzizVBN1
l51
L48
VCh]Yha]I:6Vg<^^o2Pnjk2
R9
32
R82
R83
R84
R13
R14
!s100 FWf4^oCnJ6G7PeI8<L?mm0
!i10b 1
Espi_state
Z86 w1489445150
R32
R33
R4
R5
R6
Z87 8C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sim_1/new/SPI_state.vhd
Z88 FC:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sim_1/new/SPI_state.vhd
l0
L13
VVU16Lf9RZgCz:3MWfU]ch1
R9
32
Z89 !s108 1494964681.985000
Z90 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sim_1/new/SPI_state.vhd|
Z91 !s107 C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sim_1/new/SPI_state.vhd|
R13
R14
!s100 `E0V6:GcY1PYW_D>J1<PQ1
!i10b 1
Abehavioral
R32
R33
R4
R5
Z92 DEx4 work 9 spi_state 0 22 VU16Lf9RZgCz:3MWfU]ch1
l27
L26
V^;GY2J>:J]VIjo0QkF?dm0
R9
32
R89
R90
R91
R13
R14
!s100 W_R`]:JfaLcDcGnFl[GRA0
!i10b 1
Etb_controller
Z93 w1494533734
R31
R19
R32
R33
R3
R4
R5
R6
Z94 8C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sim_1/new/tb_controller.vhd
Z95 FC:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sim_1/new/tb_controller.vhd
l0
L40
VWNR]D>7nbDlCXDk;aKD4a0
R9
32
Z96 !s108 1494964682.080000
Z97 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sim_1/new/tb_controller.vhd|
Z98 !s107 C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sim_1/new/tb_controller.vhd|
R13
R14
!s100 ML<W6bYFMz8HfF[]V50FF0
!i10b 1
Astructural
R27
R85
R92
R78
R17
R18
R35
R31
R19
R32
R33
R3
R4
R5
DEx4 work 13 tb_controller 0 22 WNR]D>7nbDlCXDk;aKD4a0
l67
L43
VYkkkfo`OGac0fLcU<Ad@Y2
R9
32
R96
R97
R98
R13
R14
!s100 IX?E1Mh]TO`0cALKNmF]O3
!i10b 1
Etb_uart
Z99 w1489327127
R3
R4
R5
R6
Z100 8C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sim_1/new/tb_uart.vhd
Z101 FC:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sim_1/new/tb_uart.vhd
l0
L14
V96lMZ3R]HZ07:LKBI7O2<0
R9
32
Z102 !s108 1494510188.524000
Z103 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sim_1/new/tb_uart.vhd|
Z104 !s107 C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sim_1/new/tb_uart.vhd|
R13
R14
!s100 JVmUA7K4;VWj::lUN`KSX2
!i10b 1
Afull
R27
R3
R4
R5
DEx4 work 7 tb_uart 0 22 96lMZ3R]HZ07:LKBI7O2<0
l37
L17
VVlZ4;2[[a6Gb0m5NmF?WR2
R9
32
R102
R103
R104
R13
R14
!s100 4l=SG0kCInLa_>@gWO@CP1
!i10b 1
Etop_level
Z105 w1492722206
R3
R4
R5
R6
Z106 8C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/top_level.vhdl
Z107 FC:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/top_level.vhdl
l0
L22
V6F9mLhG1jD7M^iMAmE5kU3
R9
32
Z108 !s108 1494964681.069000
Z109 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/top_level.vhdl|
Z110 !s107 C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/top_level.vhdl|
R13
R14
!s100 A[>g^9P2n3bBoIL6X_mG]0
!i10b 1
Astructural
Z111 DEx4 work 8 watchdog 0 22 N1HefWWz@7FI?4D=MfKYI1
R17
R18
R19
R35
R15
R3
R4
R5
DEx4 work 9 top_level 0 22 6F9mLhG1jD7M^iMAmE5kU3
l85
L57
Vf_dH;NT14XJ3I92RgTAU00
R9
32
R108
R109
R110
R13
R14
!s100 0fc1jnHJFhMU1G5>kX34U0
!i10b 1
Euart
Z112 w1487871705
R3
R4
R5
R6
Z113 8C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/uartOC.vhd
Z114 FC:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/uartOC.vhd
l0
L17
V@c;BE:6K;da:P5@><I;Vg3
R9
32
Z115 !s108 1494964681.599000
Z116 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/uartOC.vhd|
Z117 !s107 C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/uartOC.vhd|
R13
R14
!s100 2JROiTjaPobU:5>0iAXV72
!i10b 1
Afull
Z118 DEx4 work 7 uart_rx 0 22 ==<J^H9JWE7eNDhLgPhV72
Z119 DEx4 work 7 uart_tx 0 22 Jn0<jF:e83Hb<g@WKRDQ>2
R3
R4
R5
R27
l49
L40
VKzZbFUzi>O=P74HeX[NC@0
R9
32
R115
R116
R117
R13
R14
!s100 Q80hZMk1DBmm52UIYJEzZ2
!i10b 1
Euart_parity
Z120 w1464853738
R3
R4
R5
R6
Z121 8C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/uart_parity.vhd
Z122 FC:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/uart_parity.vhd
l0
L14
VS3R387UMfGS^=jcoJ@R6N0
R9
32
Z123 !s108 1494964681.343000
Z124 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/uart_parity.vhd|
Z125 !s107 C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/uart_parity.vhd|
R13
R14
!s100 S1=m>DHCZ=zzTlM^:[d8:1
!i10b 1
Afull
R3
R4
R5
Z126 DEx4 work 11 uart_parity 0 22 S3R387UMfGS^=jcoJ@R6N0
l27
L25
V[W7KE:K62]cPmShZQ:OW80
R9
32
R123
R124
R125
R13
R14
!s100 42HcXM25kiP=N@A3O9iSn0
!i10b 1
Euart_rx
R120
R3
R4
R5
R6
Z127 8C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/uart_rx.vhd
Z128 FC:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/uart_rx.vhd
l0
L14
V==<J^H9JWE7eNDhLgPhV72
R9
32
Z129 !s108 1494964681.430000
Z130 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/uart_rx.vhd|
Z131 !s107 C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/uart_rx.vhd|
R13
R14
!s100 3::4mo[gPE]z:F9dCgZR23
!i10b 1
Afull
R126
R3
R4
R5
R118
l49
L31
V9zJEDdNoc?kbA7YdX4o411
R9
32
R129
R130
R131
R13
R14
!s100 E;6UQl1S:d^?Q57GRj?<b3
!i10b 1
Euart_tx
R120
R3
R4
R5
R6
Z132 8C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/uart_tx.vhd
Z133 FC:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/uart_tx.vhd
l0
L14
VJn0<jF:e83Hb<g@WKRDQ>2
R9
32
Z134 !s108 1494964681.514000
Z135 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/uart_tx.vhd|
Z136 !s107 C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/uart_tx.vhd|
R13
R14
!s100 VW7@@;i1M0DSP0Nee<0KP2
!i10b 1
Afull
R126
R3
R4
R5
R119
l47
L31
VNJ7XGmJ[@Jk>29eNChzEo0
R9
32
R134
R135
R136
R13
R14
!s100 Dj8cWe0_UTVoe38:J]oM[2
!i10b 1
Ewatchdog
Z137 w1493665603
R4
R5
R6
Z138 8C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/watchdog.vhd
Z139 FC:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/watchdog.vhd
l0
L33
VN1HefWWz@7FI?4D=MfKYI1
R9
32
Z140 !s108 1494964681.682000
Z141 !s90 -reportprogress|300|-work|work|-2002|-explicit|-vopt|C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/watchdog.vhd|
Z142 !s107 C:/Users/nn/Docs/RA/Design/HDL/Repo/node-fpga_mitfork/controller/controller.srcs/sources_1/new/watchdog.vhd|
R13
R14
!s100 9nWS<F]3>jV1B=gbLVP:Z2
!i10b 1
Abehavioral
R4
R5
R111
l45
L43
V2?Xkf1D]N075N6_5UoA>_3
R9
32
R140
R141
R142
R13
R14
!s100 kJcf;O@N^z:<06lgai`RO2
!i10b 1
