Info: Generated by version: 22.4 build 94
Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/wisig321/Videos/G1/ip/qsys_top/qsys_top_master_1.ip --block-symbol-file --output-directory=/home/wisig321/Videos/G1/ip/qsys_top/qsys_top_master_1 --family=Agilex --part=AGFB014R24B2E2V
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/wisig321/Videos/G1/ip/qsys_top/qsys_top_master_1.ip --synthesis=VERILOG --output-directory=/home/wisig321/Videos/G1/ip/qsys_top/qsys_top_master_1 --family=Agilex --part=AGFB014R24B2E2V
Info: qsys_top_master_1: "Transforming system: qsys_top_master_1"
Info: qsys_top_master_1: "Naming system components in system: qsys_top_master_1"
Info: qsys_top_master_1: "Processing generation queue"
Info: qsys_top_master_1: "Generating: qsys_top_master_1"
Info: qsys_top_master_1: "Generating: qsys_top_master_1_altera_jtag_avalon_master_191_3zppvky"
Info: qsys_top_master_1: "Generating: altera_avalon_st_jtag_interface"
Info: qsys_top_master_1: "Generating: qsys_top_master_1_timing_adapter_1930_zznpvoa"
Info: qsys_top_master_1: "Generating: qsys_top_master_1_altera_avalon_sc_fifo_1931_fzgstwy"
Info: qsys_top_master_1: "Generating: altera_avalon_st_bytes_to_packets"
Info: qsys_top_master_1: "Generating: altera_avalon_st_packets_to_bytes"
Info: qsys_top_master_1: "Generating: altera_avalon_packets_to_master"
Info: qsys_top_master_1: "Generating: qsys_top_master_1_channel_adapter_1921_5wnzrci"
Info: qsys_top_master_1: "Generating: qsys_top_master_1_channel_adapter_1921_fkajlia"
Info: qsys_top_master_1: "Generating: altera_reset_controller"
Info: qsys_top_master_1: Done "qsys_top_master_1" with 11 modules, 24 files
Info: Finished: Create HDL design files for synthesis
