// Seed: 2371035043
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4, id_5;
  id_6(
      id_3
  );
  wire id_7;
  wire id_8 = 1;
endmodule
module module_1 (
    output logic id_0,
    input  tri   id_1,
    inout  logic id_2,
    output tri0  id_3,
    input  tri   id_4,
    output wire  id_5,
    output wor   id_6
);
  wire  id_8;
  logic id_9 = id_2;
  wire  id_10;
  module_0 modCall_1 (
      id_10,
      id_10,
      id_8
  );
  final id_0 <= id_2;
  integer id_11 (
      -1,
      -1 ? -1 : id_4,
      -1,
      1
  );
  supply1 id_12, id_13;
  always_ff $display(-1);
  tri  id_14 = -1, id_15 = id_12 == id_1, id_16;
  wire id_17;
endmodule
