Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Mon Jun 17 20:34:47 2024
| Host         : DESKTOP-1U5LP56 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7k160t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   125 |
|    Minimum number of control sets                        |   125 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   737 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   125 |
| >= 0 to < 4        |    98 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |    17 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              62 |           36 |
| No           | No                    | Yes                    |             140 |           92 |
| No           | Yes                   | No                     |              58 |           41 |
| Yes          | No                    | No                     |              78 |           32 |
| Yes          | No                    | Yes                    |            2237 |          570 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------+------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|                 Clock Signal                |            Enable Signal           |              Set/Reset Signal              | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------+------------------------------------+--------------------------------------------+------------------+----------------+--------------+
|  a0/pwm_gen/pwm_gen_cnt_reg[13]_LDC_i_1_n_0 |                                    | a0/pwm_gen/pwm_gen_cnt_reg[13]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[16]_LDC_i_1_n_0 |                                    | a0/pwm_gen/pwm_gen_cnt_reg[16]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[20]_LDC_i_1_n_0 |                                    | a0/pwm_gen/pwm_gen_cnt_reg[20]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[14]_LDC_i_1_n_0 |                                    | a0/pwm_gen/pwm_gen_cnt_reg[14]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[1]_LDC_i_1_n_0  |                                    | a0/pwm_gen/pwm_gen_cnt_reg[1]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[17]_LDC_i_1_n_0 |                                    | a0/pwm_gen/pwm_gen_cnt_reg[17]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[15]_LDC_i_1_n_0 |                                    | a0/pwm_gen/pwm_gen_cnt_reg[15]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[21]_LDC_i_1_n_0 |                                    | a0/pwm_gen/pwm_gen_cnt_reg[21]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[18]_LDC_i_1_n_0 |                                    | a0/pwm_gen/pwm_gen_cnt_reg[18]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[22]_LDC_i_1_n_0 |                                    | a0/pwm_gen/pwm_gen_cnt_reg[22]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[19]_LDC_i_1_n_0 |                                    | a0/pwm_gen/pwm_gen_cnt_reg[19]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[23]_LDC_i_1_n_0 |                                    | a0/pwm_gen/pwm_gen_cnt_reg[23]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[30]_LDC_i_1_n_0 |                                    | a0/pwm_gen/pwm_gen_cnt_reg[30]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[28]_LDC_i_1_n_0 |                                    | a0/pwm_gen/pwm_gen_cnt_reg[28]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[29]_LDC_i_1_n_0 |                                    | a0/pwm_gen/pwm_gen_cnt_reg[29]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[27]_LDC_i_1_n_0 |                                    | a0/pwm_gen/pwm_gen_cnt_reg[27]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[25]_LDC_i_1_n_0 |                                    | a0/pwm_gen/pwm_gen_cnt_reg[25]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[2]_LDC_i_1_n_0  |                                    | a0/pwm_gen/pwm_gen_cnt_reg[2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[24]_LDC_i_1_n_0 |                                    | a0/pwm_gen/pwm_gen_cnt_reg[24]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[26]_LDC_i_1_n_0 |                                    | a0/pwm_gen/pwm_gen_cnt_reg[26]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[3]_LDC_i_1_n_0  |                                    | a0/pwm_gen/pwm_gen_cnt_reg[3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[31]_LDC_i_1_n_0 |                                    | a0/pwm_gen/pwm_gen_cnt_reg[31]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[4]_LDC_i_1_n_0  |                                    | a0/pwm_gen/pwm_gen_cnt_reg[4]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[7]_LDC_i_1_n_0  |                                    | a0/pwm_gen/pwm_gen_cnt_reg[7]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[5]_LDC_i_1_n_0  |                                    | a0/pwm_gen/pwm_gen_cnt_reg[5]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[8]_LDC_i_1_n_0  |                                    | a0/pwm_gen/pwm_gen_cnt_reg[8]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[9]_LDC_i_1_n_0  |                                    | a0/pwm_gen/pwm_gen_cnt_reg[9]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[6]_LDC_i_1_n_0  |                                    | a0/pwm_gen/pwm_gen_cnt_reg[6]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[0]_LDC_i_1_n_0  |                                    | a0/pwm_gen/pwm_gen_cnt_reg[0]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[10]_LDC_i_1_n_0 |                                    | a0/pwm_gen/pwm_gen_cnt_reg[10]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[12]_LDC_i_1_n_0 |                                    | a0/pwm_gen/pwm_gen_cnt_reg[12]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  a0/pwm_gen/pwm_gen_cnt_reg[11]_LDC_i_1_n_0 |                                    | a0/pwm_gen/pwm_gen_cnt_reg[11]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[10]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              | disp1/m7/M2/EN_i_1_n_0             |                                            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[13]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[19]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[18]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[16]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[20]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[17]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[13]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[1]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[16]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[14]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[1]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[17]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[15]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[20]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[14]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[21]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[18]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[21]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[22]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[22]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[19]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[23]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[15]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[29]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[30]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[28]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[29]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[27]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[24]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[27]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[25]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[25]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[28]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[26]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[2]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[2]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[3]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[24]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[26]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[31]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[3]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[30]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[31]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[23]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[4]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[8]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[9]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[6]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[7]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[5]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[8]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[9]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[5]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[6]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[7]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[4]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[0]_LDC_i_1_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[0]_LDC_i_2_n_0  |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[11]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[10]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[12]_LDC_i_2_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[12]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              |                                    | a0/pwm_gen/pwm_gen_cnt_reg[11]_LDC_i_1_n_0 |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                              | disp1/m7/M2/state                  |                                            |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                              | a0/E[0]                            |                                            |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                              |                                    | kb/uut0/state                              |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                              | kb/uut0/key_clk_neg                | g0/rst                                     |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                              | disp1/m7/M2/shift_count[5]_i_1_n_0 |                                            |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                              | kb/uut0/key_byte[7]_i_1_n_0        | g0/rst                                     |                2 |              9 |         4.50 |
|  div_res_BUFG[1]                            | disp0/vga_sync/v_count             | g0/rst                                     |                4 |             10 |         2.50 |
|  div_res_BUFG[1]                            |                                    | disp0/vga_sync/h_count[9]_i_1_n_0          |                4 |             10 |         2.50 |
|  clk_IBUF_BUFG                              | g0/readAddr                        | g0/rst                                     |                2 |             11 |         5.50 |
|  clk_IBUF_BUFG                              | a0/get_pitch/pitch_num             | g0/rst                                     |                3 |             11 |         3.67 |
|  div_res_BUFG[1]                            |                                    | disp0/vga_sync/rdn_reg_n_0                 |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                              | g0/combo0                          | g0/rst                                     |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                              | g0/combo1                          | g0/rst                                     |                3 |             16 |         5.33 |
|  clk_IBUF_BUFG                              | g0/combo2                          | g0/rst                                     |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                              | g0/combo3                          | g0/rst                                     |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                              | g0/readcnt[15]_i_1_n_0             | g0/rst                                     |                6 |             16 |         2.67 |
|  clk_IBUF_BUFG                              |                                    |                                            |               21 |             30 |         1.43 |
|  clk_IBUF_BUFG                              | g0/score0[0]_i_1_n_0               | g0/rst                                     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                              | g0/score1[0]_i_1_n_0               | g0/rst                                     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                              | g0/score2[0]_i_1_n_0               | g0/rst                                     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                              | g0/score3[0]_i_1_n_0               | g0/rst                                     |                8 |             32 |         4.00 |
|  clk_IBUF_BUFG                              | a0/E[0]                            | g0/rst                                     |                6 |             32 |         5.33 |
|  div_res_BUFG[1]                            |                                    |                                            |               15 |             32 |         2.13 |
|  clk_IBUF_BUFG                              | g0/timecnt                         | g0/rst                                     |                5 |             32 |         6.40 |
|  clk_IBUF_BUFG                              | disp1/m7/M2/buffer[63]_i_1_n_0     |                                            |               27 |             64 |         2.37 |
|  clk_IBUF_BUFG                              |                                    | g0/rst                                     |               28 |             76 |         2.71 |
|  clk_IBUF_BUFG                              | g0/track1[39]_i_1_n_0              | g0/rst                                     |               26 |            160 |         6.15 |
|  clk_IBUF_BUFG                              | g0/track1[479]_i_1_n_0             | g0/rst                                     |              465 |           1760 |         3.78 |
+---------------------------------------------+------------------------------------+--------------------------------------------+------------------+----------------+--------------+


