#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Mon Jun 11 23:59:46 2018
# Process ID: 18824
# Current directory: D:/Smartgit/RTS-/project_6
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent19840 D:\Smartgit\RTS-\project_6\project_6.xpr
# Log file: D:/Smartgit/RTS-/project_6/vivado.log
# Journal file: D:/Smartgit/RTS-/project_6\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Smartgit/RTS-/project_6/project_6.xpr
update_compile_order -fileset sources_1
set_property  ip_repo_paths  d:/Smartgit/RTS-/TestProject/ip_repo/myip_1.0 [current_project]
update_ip_catalog
set_property  ip_repo_paths  {d:/Smartgit/RTS-/TestProject/ip_repo/myip_1.0 C:/Users/JARVIS/AppData/Roaming/Xilinx/Vivado/HLS} [current_project]
update_ip_catalog
set_property  ip_repo_paths  d:/Smartgit/RTS-/TestProject/ip_repo/myip_1.0 [current_project]
update_ip_catalog
set_property  ip_repo_paths  {d:/Smartgit/RTS-/TestProject/ip_repo/myip_1.0 D:/Smartgit/RTS-/HLS} [current_project]
update_ip_catalog
open_bd_design {D:/Smartgit/RTS-/project_6/project_6.srcs/sources_1/bd/design_1/design_1.bd}
delete_bd_objs [get_bd_intf_nets ps7_0_axi_periph_M01_AXI] [get_bd_cells HWAccel_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:HWAccel:1.0 HWAccel_0
endgroup
set_property location {3 933 92} [get_bd_cells HWAccel_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/processing_system7_0/FCLK_CLK0 (100 MHz)} Clk_slave {Auto} Clk_xbar {/processing_system7_0/FCLK_CLK0 (100 MHz)} Master {/processing_system7_0/M_AXI_GP0} Slave {/HWAccel_0/s_axi_AXI_L} intc_ip {/ps7_0_axi_periph} master_apm {0}}  [get_bd_intf_pins HWAccel_0/s_axi_AXI_L]
regenerate_bd_layout
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
wait_on_run impl_1
file copy -force D:/Smartgit/RTS-/project_6/project_6.runs/impl_1/design_1_wrapper.sysdef D:/Smartgit/RTS-/project_6/project_6.sdk/design_1_wrapper.hdf

launch_sdk -workspace D:/Smartgit/RTS-/project_6/project_6.sdk -hwspec D:/Smartgit/RTS-/project_6/project_6.sdk/design_1_wrapper.hdf
