{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1639921793472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1639921793473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 19 22:49:53 2021 " "Processing started: Sun Dec 19 22:49:53 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1639921793473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921793473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off quartus -c quartus " "Command: quartus_map --read_settings_files=on --write_settings_files=off quartus -c quartus" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921793473 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1639921793899 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1639921793899 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_8.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_8.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_8 " "Found entity 1: count_8" {  } { { "count_8.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/count_8.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_4 " "Found entity 1: count_4" {  } { { "count_4.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/count_4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801153 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8bit_16x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_8bit_16x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8bit_16x1 " "Found entity 1: mux_8bit_16x1" {  } { { "mux_8bit_16x1.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/mux_8bit_16x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count16.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count16.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count16 " "Found entity 1: count16" {  } { { "count16.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/count16.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801156 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801156 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_8bit_ce.bdf 1 1 " "Found 1 design units, including 1 entities, in source file reg_8bit_ce.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 reg_8bit_ce " "Found entity 1: reg_8bit_ce" {  } { { "reg_8bit_ce.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/reg_8bit_ce.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram_5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ram_5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RAM_5 " "Found entity 1: RAM_5" {  } { { "RAM_5.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/RAM_5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801160 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux_5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file demux_5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 demux_5 " "Found entity 1: demux_5" {  } { { "demux_5.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/demux_5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "count_5.bdf 1 1 " "Found 1 design units, including 1 entities, in source file count_5.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 count_5 " "Found entity 1: count_5" {  } { { "count_5.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/count_5.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801163 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decre_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decre_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decre_4bit " "Found entity 1: decre_4bit" {  } { { "decre_4bit.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/decre_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_8bit_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mux_8bit_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_8bit_2x1 " "Found entity 1: mux_8bit_2x1" {  } { { "mux_8bit_2x1.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/mux_8bit_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file half_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/half_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/full_adder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_4bit_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_4bit_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_4bit_2x1 " "Found entity 1: mx_4bit_2x1" {  } { { "mx_4bit_2x1.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/mx_4bit_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mx_2x1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file mx_2x1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 mx_2x1 " "Found entity 1: mx_2x1" {  } { { "mx_2x1.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/mx_2x1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801174 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801174 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "four_bit_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file four_bit_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 four_bit_register " "Found entity 1: four_bit_register" {  } { { "four_bit_register.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/four_bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eight_bit_register.bdf 1 1 " "Found 1 design units, including 1 entities, in source file eight_bit_register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 eight_bit_register " "Found entity 1: eight_bit_register" {  } { { "eight_bit_register.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/eight_bit_register.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decimal_to_alphabet.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decimal_to_alphabet.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decimal_to_alphabet " "Found entity 1: decimal_to_alphabet" {  } { { "decimal_to_alphabet.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/decimal_to_alphabet.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter4.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter4.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter4 " "Found entity 1: counter4" {  } { { "counter4.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/counter4.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8bit_2bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_8bit_2bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8bit_2bit " "Found entity 1: adder_8bit_2bit" {  } { { "adder_8bit_2bit.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/adder_8bit_2bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801182 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "test.bdf " "Can't analyze file -- file test.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1639921801188 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "quartus.bdf " "Can't analyze file -- file quartus.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1639921801193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file counter2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 counter2 " "Found entity 1: counter2" {  } { { "counter2.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/counter2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801194 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file or_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 or_8bit " "Found entity 1: or_8bit" {  } { { "or_8bit.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/or_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bittobus_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file bittobus_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 bitToBus_8bit " "Found entity 1: bitToBus_8bit" {  } { { "bitToBus_8bit.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/bitToBus_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d2b_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file d2b_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 d2b_8bit " "Found entity 1: d2b_8bit" {  } { { "d2b_8bit.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/d2b_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801200 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801200 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file input_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 INPUT_MODULE " "Found entity 1: INPUT_MODULE" {  } { { "INPUT_MODULE.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/INPUT_MODULE.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decre_2bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file decre_2bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 decre_2bit " "Found entity 1: decre_2bit" {  } { { "decre_2bit.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/decre_2bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8bit_4bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_8bit_4bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8bit_4bit " "Found entity 1: adder_8bit_4bit" {  } { { "adder_8bit_4bit.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/adder_8bit_4bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "convert_to_ascii.bdf 1 1 " "Found 1 design units, including 1 entities, in source file convert_to_ascii.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CONVERT_TO_ASCII " "Found entity 1: CONVERT_TO_ASCII" {  } { { "CONVERT_TO_ASCII.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/CONVERT_TO_ASCII.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801207 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_8bit_8bit.bdf 1 1 " "Found 1 design units, including 1 entities, in source file adder_8bit_8bit.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 adder_8bit_8bit " "Found entity 1: adder_8bit_8bit" {  } { { "adder_8bit_8bit.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/adder_8bit_8bit.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 PROJECT " "Found entity 1: PROJECT" {  } { { "PROJECT.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/PROJECT.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shw_module.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shw_module.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shw_module " "Found entity 1: shw_module" {  } { { "shw_module.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/shw_module.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801219 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801219 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "b2seg.bdf 1 1 " "Found 1 design units, including 1 entities, in source file b2seg.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 b2seg " "Found entity 1: b2seg" {  } { { "b2seg.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/b2seg.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801220 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "is_ascii.bdf 1 1 " "Found 1 design units, including 1 entities, in source file is_ascii.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 is_ascii " "Found entity 1: is_ascii" {  } { { "is_ascii.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/is_ascii.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1639921801222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801222 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "shw_module " "Elaborating entity \"shw_module\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1639921801257 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst5 " "Block or symbol \"NOT\" of instance \"inst5\" overlaps another block or symbol" {  } { { "shw_module.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/shw_module.bdf" { { 392 696 744 424 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1639921801261 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst16 " "Block or symbol \"NOT\" of instance \"inst16\" overlaps another block or symbol" {  } { { "shw_module.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/shw_module.bdf" { { 512 704 752 544 "inst16" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1639921801261 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst18 " "Block or symbol \"NOT\" of instance \"inst18\" overlaps another block or symbol" {  } { { "shw_module.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/shw_module.bdf" { { 632 704 752 664 "inst18" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1639921801261 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst24 " "Block or symbol \"NOT\" of instance \"inst24\" overlaps another block or symbol" {  } { { "shw_module.bdf" "" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/shw_module.bdf" { { 864 712 760 896 "inst24" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1639921801261 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "b2seg b2seg:inst44 " "Elaborating entity \"b2seg\" for hierarchy \"b2seg:inst44\"" {  } { { "shw_module.bdf" "inst44" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/shw_module.bdf" { { 1696 1616 1760 1856 "inst44" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639921801267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mx_2x1 b2seg:inst44\|mx_2x1:inst " "Elaborating entity \"mx_2x1\" for hierarchy \"b2seg:inst44\|mx_2x1:inst\"" {  } { { "b2seg.bdf" "inst" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/b2seg.bdf" { { 104 1200 1312 200 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639921801268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "count_8 count_8:inst3 " "Elaborating entity \"count_8\" for hierarchy \"count_8:inst3\"" {  } { { "shw_module.bdf" "inst3" { Schematic "C:/intelFPGA_lite/term_proj/term_project/quartus/shw_module.bdf" { { 288 352 536 384 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1639921801270 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "45 " "Implemented 45 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "11 " "Implemented 11 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1639921801478 ""} { "Info" "ICUT_CUT_TM_OPINS" "15 " "Implemented 15 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1639921801478 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1639921801478 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1639921801478 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1639921801519 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 19 22:50:01 2021 " "Processing ended: Sun Dec 19 22:50:01 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1639921801519 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1639921801519 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1639921801519 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1639921801519 ""}
