/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire [4:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [4:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire [18:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [40:0] celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [29:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_28z;
  wire celloutsig_0_30z;
  wire [9:0] celloutsig_0_34z;
  wire [8:0] celloutsig_0_38z;
  wire [2:0] celloutsig_0_40z;
  reg [15:0] celloutsig_0_41z;
  wire [20:0] celloutsig_0_4z;
  wire [2:0] celloutsig_0_5z;
  wire celloutsig_0_7z;
  reg [8:0] celloutsig_0_9z;
  wire [3:0] celloutsig_1_0z;
  reg [7:0] celloutsig_1_10z;
  wire [5:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [2:0] celloutsig_1_15z;
  wire [14:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  reg [3:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  reg [14:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  reg [28:0] _00_;
  always_latch
    if (clkin_data[32]) _00_ = 29'h00000000;
    else if (!celloutsig_1_18z[0]) _00_ = { in_data[45:43], celloutsig_0_10z[4:2], 1'h1, celloutsig_0_10z[0], celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_24z, in_data[92], celloutsig_0_23z, celloutsig_0_19z, celloutsig_0_15z, celloutsig_0_0z };
  assign { celloutsig_0_25z[29:17], celloutsig_0_25z[15:0] } = _00_;
  assign celloutsig_1_8z = celloutsig_1_0z[3] ? in_data[163] : celloutsig_1_2z;
  assign celloutsig_1_13z = celloutsig_1_8z ? celloutsig_1_12z : celloutsig_1_1z[0];
  assign celloutsig_1_7z = ~(celloutsig_1_6z & in_data[191]);
  assign celloutsig_0_20z = ~(celloutsig_0_18z & 1'h0);
  assign celloutsig_0_23z = ~(1'h1 & celloutsig_0_16z[4]);
  assign celloutsig_0_14z = ~(celloutsig_0_9z[6] | 1'h1);
  assign celloutsig_0_26z = ~(celloutsig_0_9z[7] | celloutsig_0_18z);
  assign celloutsig_0_28z = ~(celloutsig_0_0z | celloutsig_0_4z[20]);
  assign celloutsig_1_9z = ~celloutsig_1_6z;
  assign celloutsig_0_17z = ~in_data[68];
  assign celloutsig_1_3z = in_data[148] | ~(celloutsig_1_1z[2]);
  assign celloutsig_0_24z = celloutsig_0_13z | celloutsig_0_0z;
  assign celloutsig_0_38z = { celloutsig_0_25z[18:17], 1'h0, celloutsig_0_25z[15:10] } + celloutsig_0_34z[9:1];
  assign celloutsig_0_40z = celloutsig_0_25z[19:17] + { celloutsig_0_26z, celloutsig_0_0z, celloutsig_0_30z };
  assign celloutsig_1_15z = { celloutsig_1_13z, celloutsig_1_13z, celloutsig_1_9z } + { celloutsig_1_6z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_1_18z = { in_data[162:152], celloutsig_1_9z, celloutsig_1_8z, celloutsig_1_7z, celloutsig_1_4z } + { celloutsig_1_5z[14:6], celloutsig_1_3z, celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_2z };
  assign celloutsig_0_19z = { celloutsig_0_10z[2], 1'h1, in_data[92] } + { in_data[50], 1'h1, celloutsig_0_11z };
  assign celloutsig_1_19z = { celloutsig_1_11z[3:0], celloutsig_1_9z } == celloutsig_1_11z[4:0];
  assign celloutsig_0_7z = in_data[61:54] == { 1'h0, celloutsig_0_1z, 3'h6, celloutsig_0_5z };
  assign celloutsig_0_18z = { celloutsig_0_17z, celloutsig_0_7z, celloutsig_0_7z } == { celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_13z = { in_data[70:56], celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_11z, 1'h0, celloutsig_0_0z } === in_data[60:41];
  assign celloutsig_0_0z = in_data[92:68] && in_data[26:2];
  assign celloutsig_1_4z = celloutsig_1_0z && celloutsig_1_0z;
  assign celloutsig_1_12z = { celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_10z, celloutsig_1_2z } && { celloutsig_1_5z[4:3], celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_7z };
  assign celloutsig_0_30z = { celloutsig_0_25z[13:8], celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_23z, celloutsig_0_13z, celloutsig_0_1z } || { in_data[26:4], celloutsig_0_20z };
  assign celloutsig_1_2z = celloutsig_1_1z[0] & ~(in_data[179]);
  assign celloutsig_0_11z = in_data[92] & ~(celloutsig_0_5z[2]);
  assign celloutsig_1_0z = in_data[121:118] % { 1'h1, in_data[185:183] };
  assign celloutsig_1_11z = { celloutsig_1_0z[3], celloutsig_1_1z, celloutsig_1_3z } % { 1'h1, celloutsig_1_1z, celloutsig_1_8z };
  assign celloutsig_0_21z = in_data[87:47] * { celloutsig_0_7z, celloutsig_0_10z[4:2], 1'h1, celloutsig_0_10z[0], celloutsig_0_0z, celloutsig_0_4z[20:8], 1'h1, celloutsig_0_4z[6], 1'h1, in_data[54], 3'h7, celloutsig_0_4z[0], celloutsig_0_17z, celloutsig_0_15z, celloutsig_0_17z, celloutsig_0_18z };
  assign celloutsig_1_6z = { celloutsig_1_0z[2:1], celloutsig_1_1z, celloutsig_1_4z } != celloutsig_1_5z[6:0];
  assign celloutsig_0_1z = | in_data[64:55];
  assign celloutsig_0_15z = { in_data[24:20], celloutsig_0_10z[4:2], 1'h1, celloutsig_0_10z[0] } <<< celloutsig_0_4z[18:9];
  assign celloutsig_0_34z = { celloutsig_0_21z[32:24], celloutsig_0_24z } >>> { celloutsig_0_19z, celloutsig_0_28z, celloutsig_0_12z[4:3], 3'h6, celloutsig_0_26z };
  assign celloutsig_0_5z = in_data[80:78] >>> { celloutsig_0_4z[10:9], 1'h1 };
  assign celloutsig_0_16z = { in_data[82:67], celloutsig_0_13z, in_data[92], 1'h1 } - in_data[94:76];
  always_latch
    if (!clkin_data[64]) celloutsig_0_41z = 16'h0000;
    else if (!celloutsig_1_18z[0]) celloutsig_0_41z = { celloutsig_0_15z[8:5], celloutsig_0_23z, celloutsig_0_38z, 1'h1, celloutsig_0_23z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_1z = 4'h0;
    else if (!clkin_data[0]) celloutsig_1_1z = celloutsig_1_0z;
  always_latch
    if (clkin_data[96]) celloutsig_1_5z = 15'h0000;
    else if (clkin_data[0]) celloutsig_1_5z = { in_data[127:118], celloutsig_1_1z, celloutsig_1_4z };
  always_latch
    if (!clkin_data[96]) celloutsig_1_10z = 8'h00;
    else if (clkin_data[0]) celloutsig_1_10z = { celloutsig_1_5z[9:6], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_6z };
  always_latch
    if (!clkin_data[32]) celloutsig_0_9z = 9'h000;
    else if (celloutsig_1_18z[0]) celloutsig_0_9z = in_data[48:40];
  assign { celloutsig_0_4z[20:8], celloutsig_0_4z[6], celloutsig_0_4z[0] } = { in_data[70:58], in_data[56], celloutsig_0_0z } | { in_data[35:23], celloutsig_0_0z, celloutsig_0_1z };
  assign { celloutsig_0_10z[4:2], celloutsig_0_10z[0] } = { celloutsig_0_9z[5:4], celloutsig_0_1z, in_data[92] } | { celloutsig_0_9z[7:5], celloutsig_0_0z };
  assign celloutsig_0_12z[4:3] = { celloutsig_0_7z, in_data[92] } & celloutsig_0_10z[3:2];
  assign celloutsig_0_10z[1] = 1'h1;
  assign celloutsig_0_12z[2:0] = 3'h6;
  assign celloutsig_0_25z[16] = 1'h0;
  assign { celloutsig_0_4z[7], celloutsig_0_4z[5:1] } = { 2'h3, in_data[54], 3'h7 };
  assign { out_data[142:128], out_data[96], out_data[34:32], out_data[15:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_40z, celloutsig_0_41z };
endmodule
