$date
	Sun Oct 23 06:14:50 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#932043
b1100 !
1"
#932046
b1100 &
b1100 %
1$
#932047
0"
#932050
b110 &
b110 %
#932054
b11 &
b11 %
#932058
b1010 &
b1010 %
#932062
b101 &
b101 %
#932066
b10000 &
b10000 %
#932070
b1000 &
b1000 %
#932074
b100 &
b100 %
#932078
b10 &
b10 %
#932082
b1 &
b1 %
1#
#932086
b0 &
0#
b0 %
0$
#1893611
b1101 !
1"
#1893614
b1101 &
b1101 %
1$
#1893615
0"
#1893618
b101000 &
b101000 %
#1893622
b10100 &
b10100 %
#1893626
b1010 &
b1010 %
#1893630
b101 &
b101 %
#1893634
b10000 &
b10000 %
#1893638
b1000 &
b1000 %
#1893642
b100 &
b100 %
#1893646
b10 &
b10 %
#1893650
b1 &
b1 %
1#
#1893654
b0 &
0#
b0 %
0$
#2885856
b111 !
1"
#2885858
b111 &
b111 %
1$
#2885859
0"
#2885862
b10110 &
b10110 %
#2885866
b1011 &
b1011 %
#2885870
b100010 &
b100010 %
#2885874
b10001 &
b10001 %
#2885878
b110100 &
b110100 %
#2885882
b11010 &
b11010 %
#2885886
b1101 &
b1101 %
#2885890
b101000 &
b101000 %
#2885894
b10100 &
b10100 %
#2885898
b1010 &
b1010 %
#2885902
b101 &
b101 %
#2885906
b10000 &
b10000 %
#2885910
b1000 &
b1000 %
#2885914
b100 &
b100 %
#2885918
b10 &
b10 %
#2885922
b1 &
b1 %
1#
#2885926
b0 &
0#
b0 %
0$
#4500012
