// Seed: 2219625260
module module_0 ();
  wire id_1 = id_1;
  logic id_2, id_3;
  tri1 id_4 = -1'b0;
endmodule
module module_1 #(
    parameter id_5 = 32'd71
) (
    id_1,
    id_2,
    id_3,
    id_4,
    _id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  inout wire _id_5;
  input wire id_4;
  output logic [7:0] id_3;
  output wire id_2;
  output wire id_1;
  assign id_2 = (-1);
  assign id_3[id_5] = 1 ? id_7 : -1;
  module_0 modCall_1 ();
  logic [1 : -1] id_9;
  ;
endmodule
