$date
	Wed Aug 28 16:04:53 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Function_Decoder4to16_tb $end
$var wire 1 ! f $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$scope module mu $end
$var wire 1 " A $end
$var wire 1 # B $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 ! f $end
$var reg 16 & Y [15:0] $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ' k [31:0] $end
$upscope $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 ( i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 (
b10000 '
b1 &
0%
0$
0#
0"
0!
$end
#10
b10 &
b10000 '
1%
b1 (
#20
1!
b100 &
b10000 '
1$
0%
b10 (
#30
b1000 &
b10000 '
1%
b11 (
#40
b10000 &
b10000 '
1#
0$
0%
b100 (
#50
b100000 &
b10000 '
1%
b101 (
#60
b1000000 &
b10000 '
1$
0%
b110 (
#70
b10000000 &
b10000 '
1%
b111 (
#80
0!
b100000000 &
b10000 '
1"
0#
0$
0%
b1000 (
#90
b1000000000 &
b10000 '
1%
b1001 (
#100
1!
b10000000000 &
b10000 '
1$
0%
b1010 (
#110
b100000000000 &
b10000 '
1%
b1011 (
#120
b1000000000000 &
b10000 '
1#
0$
0%
b1100 (
#130
0!
b10000000000000 &
b10000 '
1%
b1101 (
#140
b100000000000000 &
b10000 '
1$
0%
b1110 (
#150
1!
b1000000000000000 &
b10000 '
1%
b1111 (
#160
b10000 (
