{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1488407431657 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488407431657 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 01 17:30:31 2017 " "Processing started: Wed Mar 01 17:30:31 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488407431657 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1488407431657 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g07_stack -c g07_stack " "Command: quartus_map --read_settings_files=on --write_settings_files=off g07_stack -c g07_stack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1488407431658 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1488407432032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_constant0.vhd 4 2 " "Found 4 design units, including 2 entities, in source file lpm_constant0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_constant0_lpm_constant_d89-RTL " "Found design unit 1: lpm_constant0_lpm_constant_d89-RTL" {  } { { "lpm_constant0.vhd" "" { Text "D:/intelFPGA/Lab3/lpm_constant0.vhd" 50 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407432529 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 lpm_constant0-RTL " "Found design unit 2: lpm_constant0-RTL" {  } { { "lpm_constant0.vhd" "" { Text "D:/intelFPGA/Lab3/lpm_constant0.vhd" 71 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407432529 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_constant0_lpm_constant_d89 " "Found entity 1: lpm_constant0_lpm_constant_d89" {  } { { "lpm_constant0.vhd" "" { Text "D:/intelFPGA/Lab3/lpm_constant0.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407432529 ""} { "Info" "ISGN_ENTITY_NAME" "2 lpm_constant0 " "Found entity 2: lpm_constant0" {  } { { "lpm_constant0.vhd" "" { Text "D:/intelFPGA/Lab3/lpm_constant0.vhd" 63 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407432529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488407432529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_stack.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g07_stack.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_stack " "Found entity 1: g07_stack" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407432534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488407432534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_stack52.bdf 1 1 " "Found 1 design units, including 1 entities, in source file g07_stack52.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 g07_stack52 " "Found entity 1: g07_stack52" {  } { { "g07_stack52.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack52.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407432537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488407432537 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "g07_stack " "Elaborating entity \"g07_stack\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1488407432601 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q10\[5..0\] Q1 " "Bus \"Q10\[5..0\]\" found using same base name as \"Q1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2192 656 668 2272 "Q10\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q11\[5..0\] Q1 " "Bus \"Q11\[5..0\]\" found using same base name as \"Q1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2392 656 668 2464 "Q11\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q12\[5..0\] Q1 " "Bus \"Q12\[5..0\]\" found using same base name as \"Q1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2568 616 628 2672 "Q12\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q13\[5..0\] Q1 " "Bus \"Q13\[5..0\]\" found using same base name as \"Q1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2768 664 676 2840 "Q13\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q14\[5..0\] Q1 " "Bus \"Q14\[5..0\]\" found using same base name as \"Q1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2968 656 668 3048 "Q14\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q15\[5..0\] Q1 " "Bus \"Q15\[5..0\]\" found using same base name as \"Q1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 3168 656 668 3240 "Q15\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q20\[5..0\] Q2 " "Bus \"Q20\[5..0\]\" found using same base name as \"Q2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4128 616 628 4232 "Q20\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q21\[5..0\] Q2 " "Bus \"Q21\[5..0\]\" found using same base name as \"Q2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4328 664 676 4400 "Q21\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q22\[5..0\] Q2 " "Bus \"Q22\[5..0\]\" found using same base name as \"Q2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4528 656 668 4608 "Q22\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q23\[5..0\] Q2 " "Bus \"Q23\[5..0\]\" found using same base name as \"Q2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4728 656 668 4808 "Q23\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q24\[5..0\] Q2 " "Bus \"Q24\[5..0\]\" found using same base name as \"Q2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4904 624 636 5008 "Q24\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q25\[5..0\] Q2 " "Bus \"Q25\[5..0\]\" found using same base name as \"Q2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 5104 672 684 5176 "Q25\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q30\[5..0\] Q3 " "Bus \"Q30\[5..0\]\" found using same base name as \"Q3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6080 664 676 6160 "Q30\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q31\[5..0\] Q3 " "Bus \"Q31\[5..0\]\" found using same base name as \"Q3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6280 664 676 6352 "Q31\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q32\[5..0\] Q3 " "Bus \"Q32\[5..0\]\" found using same base name as \"Q3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6456 664 676 6536 "Q32\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q33\[5..0\] Q3 " "Bus \"Q33\[5..0\]\" found using same base name as \"Q3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6656 664 676 6736 "Q33\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q35\[5..0\] Q3 " "Bus \"Q35\[5..0\]\" found using same base name as \"Q3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 7032 680 692 7104 "Q35\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q40\[5..0\] Q4 " "Bus \"Q40\[5..0\]\" found using same base name as \"Q4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8008 672 684 8088 "Q40\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q41\[5..0\] Q4 " "Bus \"Q41\[5..0\]\" found using same base name as \"Q4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8208 656 668 8304 "Q41\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q42\[5..0\] Q4 " "Bus \"Q42\[5..0\]\" found using same base name as \"Q4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8400 672 684 8480 "Q42\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q43\[5..0\] Q4 " "Bus \"Q43\[5..0\]\" found using same base name as \"Q4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8600 672 684 8680 "Q43\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q44\[5..0\] Q4 " "Bus \"Q44\[5..0\]\" found using same base name as \"Q4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8776 640 652 8880 "Q44\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q45\[5..0\] Q4 " "Bus \"Q45\[5..0\]\" found using same base name as \"Q4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8976 688 700 9048 "Q45\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q50\[5..0\] Q5 " "Bus \"Q50\[5..0\]\" found using same base name as \"Q5\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 9952 680 692 10032 "Q50\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q51\[5..0\] Q5 " "Bus \"Q51\[5..0\]\" found using same base name as \"Q5\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10048 680 692 10152 "Q51\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O20\[5..0\] O2 " "Bus \"O20\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4096 248 302 4108 "O20\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O21\[5..0\] O2 " "Bus \"O21\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4280 256 310 4292 "O21\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O22\[5..0\] O2 " "Bus \"O22\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4488 256 310 4500 "O22\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O23\[5..0\] O2 " "Bus \"O23\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4688 240 294 4700 "O23\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O24\[5..0\] O2 " "Bus \"O24\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4872 256 310 4884 "O24\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O25\[5..0\] O2 " "Bus \"O25\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 5056 256 310 5068 "O25\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O30\[5..0\] O3 " "Bus \"O30\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6040 256 310 6052 "O30\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O31\[5..0\] O3 " "Bus \"O31\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6240 248 302 6252 "O31\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O32\[5..0\] O3 " "Bus \"O32\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6416 256 310 6428 "O32\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O32\[5..0\] O3 " "Bus \"O32\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6616 256 310 6628 "O32\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O34\[5..0\] O3 " "Bus \"O34\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6800 264 318 6812 "O34\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O35\[5..0\] O3 " "Bus \"O35\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6984 264 318 6996 "O35\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O50\[5..0\] O5 " "Bus \"O50\[5..0\]\" found using same base name as \"O5\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 9912 272 326 9924 "O50\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O51\[5..0\] O51 " "Bus \"O51\[5..0\]\" found using same base name as \"O51\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10112 264 318 10124 "O51\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O20\[5..0\] O2 " "Bus \"O20\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 432 -72 -25 444 "O20\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O21\[5..0\] O2 " "Bus \"O21\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 448 -72 -18 460 "O21\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O22\[5..0\] O2 " "Bus \"O22\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 464 -72 -18 476 "O22\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O23\[5..0\] O2 " "Bus \"O23\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 480 -72 -25 492 "O23\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O24\[5..0\] O2 " "Bus \"O24\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 496 -72 -18 508 "O24\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O25\[5..0\] O2 " "Bus \"O25\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 512 -72 -18 524 "O25\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O30\[5..0\] O3 " "Bus \"O30\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 592 -72 -18 604 "O30\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O31\[5..0\] O3 " "Bus \"O31\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 608 -72 -18 620 "O31\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O32\[5..0\] O3 " "Bus \"O32\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 624 -72 -18 636 "O32\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O33\[5..0\] O3 " "Bus \"O33\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 640 -72 -18 652 "O33\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O34\[5..0\] O3 " "Bus \"O34\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 656 -72 -18 668 "O34\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O35\[5..0\] O3 " "Bus \"O35\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 672 -72 -18 684 "O35\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O40\[5..0\] O40 " "Bus \"O40\[5..0\]\" found using same base name as \"O40\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 752 -72 -18 764 "O40\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O41\[5..0\] O41 " "Bus \"O41\[5..0\]\" found using same base name as \"O41\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 768 -72 -25 780 "O41\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O42\[5..0\] O42 " "Bus \"O42\[5..0\]\" found using same base name as \"O42\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 784 -72 -18 796 "O42\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O43\[5..0\] O43 " "Bus \"O43\[5..0\]\" found using same base name as \"O43\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 800 -72 -18 812 "O43\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O44\[5..0\] O44 " "Bus \"O44\[5..0\]\" found using same base name as \"O44\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 816 -72 -18 828 "O44\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O45\[5..0\] O45 " "Bus \"O45\[5..0\]\" found using same base name as \"O45\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 832 -72 -25 844 "O45\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O50\[5..0\] O5 " "Bus \"O50\[5..0\]\" found using same base name as \"O5\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 912 -72 -18 924 "O50\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O51\[5..0\] O51 " "Bus \"O51\[5..0\]\" found using same base name as \"O51\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 928 -72 -25 940 "O51\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q34\[5..0\] Q3 " "Bus \"Q34\[5..0\]\" found using same base name as \"Q3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6832 624 636 6935 "Q34\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q51\[5..0\] Q5 " "Bus \"Q51\[5..0\]\" found using same base name as \"Q5\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q50\[5..0\] Q5 " "Bus \"Q50\[5..0\]\" found using same base name as \"Q5\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q45\[5..0\] Q4 " "Bus \"Q45\[5..0\]\" found using same base name as \"Q4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q44\[5..0\] Q4 " "Bus \"Q44\[5..0\]\" found using same base name as \"Q4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q43\[5..0\] Q4 " "Bus \"Q43\[5..0\]\" found using same base name as \"Q4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q42\[5..0\] Q4 " "Bus \"Q42\[5..0\]\" found using same base name as \"Q4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q41\[5..0\] Q4 " "Bus \"Q41\[5..0\]\" found using same base name as \"Q4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q40\[5..0\] Q4 " "Bus \"Q40\[5..0\]\" found using same base name as \"Q4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q35\[5..0\] Q3 " "Bus \"Q35\[5..0\]\" found using same base name as \"Q3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q34\[5..0\] Q3 " "Bus \"Q34\[5..0\]\" found using same base name as \"Q3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q33\[5..0\] Q3 " "Bus \"Q33\[5..0\]\" found using same base name as \"Q3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q32\[5..0\] Q3 " "Bus \"Q32\[5..0\]\" found using same base name as \"Q3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q31\[5..0\] Q3 " "Bus \"Q31\[5..0\]\" found using same base name as \"Q3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q30\[5..0\] Q3 " "Bus \"Q30\[5..0\]\" found using same base name as \"Q3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q25\[5..0\] Q2 " "Bus \"Q25\[5..0\]\" found using same base name as \"Q2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q24\[5..0\] Q2 " "Bus \"Q24\[5..0\]\" found using same base name as \"Q2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q23\[5..0\] Q2 " "Bus \"Q23\[5..0\]\" found using same base name as \"Q2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q22\[5..0\] Q2 " "Bus \"Q22\[5..0\]\" found using same base name as \"Q2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q21\[5..0\] Q2 " "Bus \"Q21\[5..0\]\" found using same base name as \"Q2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q20\[5..0\] Q2 " "Bus \"Q20\[5..0\]\" found using same base name as \"Q2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q15\[5..0\] Q1 " "Bus \"Q15\[5..0\]\" found using same base name as \"Q1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q14\[5..0\] Q1 " "Bus \"Q14\[5..0\]\" found using same base name as \"Q1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q13\[5..0\] Q1 " "Bus \"Q13\[5..0\]\" found using same base name as \"Q1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q12\[5..0\] Q1 " "Bus \"Q12\[5..0\]\" found using same base name as \"Q1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q11\[5..0\] Q1 " "Bus \"Q11\[5..0\]\" found using same base name as \"Q1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "Q10\[5..0\] Q1 " "Bus \"Q10\[5..0\]\" found using same base name as \"Q1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432806 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O10\[5..0\] O1 " "Bus \"O10\[5..0\]\" found using same base name as \"O1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432973 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O11\[5..0\] O1 " "Bus \"O11\[5..0\]\" found using same base name as \"O1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432973 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O12\[5..0\] O1 " "Bus \"O12\[5..0\]\" found using same base name as \"O1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432973 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O13\[5..0\] O1 " "Bus \"O13\[5..0\]\" found using same base name as \"O1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432973 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O14\[5..0\] O1 " "Bus \"O14\[5..0\]\" found using same base name as \"O1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432973 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O15\[5..0\] O1 " "Bus \"O15\[5..0\]\" found using same base name as \"O1\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432973 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O20\[5..0\] O2 " "Bus \"O20\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432974 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O21\[5..0\] O2 " "Bus \"O21\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432974 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O22\[5..0\] O2 " "Bus \"O22\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432974 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O23\[5..0\] O2 " "Bus \"O23\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432974 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O24\[5..0\] O2 " "Bus \"O24\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432974 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O25\[5..0\] O2 " "Bus \"O25\[5..0\]\" found using same base name as \"O2\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432974 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O30\[5..0\] O3 " "Bus \"O30\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432974 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O31\[5..0\] O3 " "Bus \"O31\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432974 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O32\[5..0\] O3 " "Bus \"O32\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432975 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O33\[5..0\] O3 " "Bus \"O33\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432975 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O34\[5..0\] O3 " "Bus \"O34\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432975 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O35\[5..0\] O3 " "Bus \"O35\[5..0\]\" found using same base name as \"O3\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432975 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O40\[5..0\] O4 " "Bus \"O40\[5..0\]\" found using same base name as \"O4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432975 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O41\[5..0\] O4 " "Bus \"O41\[5..0\]\" found using same base name as \"O4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432975 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O42\[5..0\] O4 " "Bus \"O42\[5..0\]\" found using same base name as \"O4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432975 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O43\[5..0\] O4 " "Bus \"O43\[5..0\]\" found using same base name as \"O4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432975 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O44\[5..0\] O4 " "Bus \"O44\[5..0\]\" found using same base name as \"O4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432976 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O45\[5..0\] O4 " "Bus \"O45\[5..0\]\" found using same base name as \"O4\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432976 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O50\[5..0\] O5 " "Bus \"O50\[5..0\]\" found using same base name as \"O5\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432976 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "O51\[5..0\] O5 " "Bus \"O51\[5..0\]\" found using same base name as \"O5\", which might lead to a name conflict." {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Quartus II" 0 -1 1488407432976 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O1 " "Converted elements in bus name \"O1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O1\[5..0\] O15..0 " "Converted element name(s) from \"O1\[5..0\]\" to \"O15..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432977 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432977 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O10 " "Converted elements in bus name \"O10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O10\[5..0\] O105..0 " "Converted element name(s) from \"O10\[5..0\]\" to \"O105..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432977 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432977 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O11 " "Converted elements in bus name \"O11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O11\[5..0\] O115..0 " "Converted element name(s) from \"O11\[5..0\]\" to \"O115..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432977 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432977 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O12 " "Converted elements in bus name \"O12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O12\[5..0\] O125..0 " "Converted element name(s) from \"O12\[5..0\]\" to \"O125..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432977 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432977 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O13 " "Converted elements in bus name \"O13\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O13\[5..0\] O135..0 " "Converted element name(s) from \"O13\[5..0\]\" to \"O135..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432978 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432978 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O14 " "Converted elements in bus name \"O14\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O14\[5..0\] O145..0 " "Converted element name(s) from \"O14\[5..0\]\" to \"O145..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432978 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432978 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O15 " "Converted elements in bus name \"O15\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O15\[5..0\] O155..0 " "Converted element name(s) from \"O15\[5..0\]\" to \"O155..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432978 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432978 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O2 " "Converted elements in bus name \"O2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O2\[5..0\] O25..0 " "Converted element name(s) from \"O2\[5..0\]\" to \"O25..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432978 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432978 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O20 " "Converted elements in bus name \"O20\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O20\[5..0\] O205..0 " "Converted element name(s) from \"O20\[5..0\]\" to \"O205..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432979 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432979 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O21 " "Converted elements in bus name \"O21\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O21\[5..0\] O215..0 " "Converted element name(s) from \"O21\[5..0\]\" to \"O215..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432979 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432979 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O22 " "Converted elements in bus name \"O22\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O22\[5..0\] O225..0 " "Converted element name(s) from \"O22\[5..0\]\" to \"O225..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432979 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432979 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O23 " "Converted elements in bus name \"O23\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O23\[5..0\] O235..0 " "Converted element name(s) from \"O23\[5..0\]\" to \"O235..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432979 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432979 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O24 " "Converted elements in bus name \"O24\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O24\[5..0\] O245..0 " "Converted element name(s) from \"O24\[5..0\]\" to \"O245..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432980 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432980 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O25 " "Converted elements in bus name \"O25\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O25\[5..0\] O255..0 " "Converted element name(s) from \"O25\[5..0\]\" to \"O255..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432980 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432980 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O3 " "Converted elements in bus name \"O3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O3\[5..0\] O35..0 " "Converted element name(s) from \"O3\[5..0\]\" to \"O35..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432980 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432980 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O30 " "Converted elements in bus name \"O30\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O30\[5..0\] O305..0 " "Converted element name(s) from \"O30\[5..0\]\" to \"O305..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432980 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432980 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O31 " "Converted elements in bus name \"O31\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O31\[5..0\] O315..0 " "Converted element name(s) from \"O31\[5..0\]\" to \"O315..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432981 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432981 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O32 " "Converted elements in bus name \"O32\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O32\[5..0\] O325..0 " "Converted element name(s) from \"O32\[5..0\]\" to \"O325..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432981 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432981 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O33 " "Converted elements in bus name \"O33\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O33\[5..0\] O335..0 " "Converted element name(s) from \"O33\[5..0\]\" to \"O335..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432981 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432981 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O34 " "Converted elements in bus name \"O34\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O34\[5..0\] O345..0 " "Converted element name(s) from \"O34\[5..0\]\" to \"O345..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432981 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432981 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O35 " "Converted elements in bus name \"O35\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O35\[5..0\] O355..0 " "Converted element name(s) from \"O35\[5..0\]\" to \"O355..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432982 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432982 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O4 " "Converted elements in bus name \"O4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O4\[5..0\] O45..0 " "Converted element name(s) from \"O4\[5..0\]\" to \"O45..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432982 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432982 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O40 " "Converted elements in bus name \"O40\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O40\[5..0\] O405..0 " "Converted element name(s) from \"O40\[5..0\]\" to \"O405..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432982 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432982 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O41 " "Converted elements in bus name \"O41\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O41\[5..0\] O415..0 " "Converted element name(s) from \"O41\[5..0\]\" to \"O415..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432982 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432982 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O42 " "Converted elements in bus name \"O42\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O42\[5..0\] O425..0 " "Converted element name(s) from \"O42\[5..0\]\" to \"O425..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432983 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432983 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O43 " "Converted elements in bus name \"O43\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O43\[5..0\] O435..0 " "Converted element name(s) from \"O43\[5..0\]\" to \"O435..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432983 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432983 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O44 " "Converted elements in bus name \"O44\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O44\[5..0\] O445..0 " "Converted element name(s) from \"O44\[5..0\]\" to \"O445..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432983 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432983 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O45 " "Converted elements in bus name \"O45\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O45\[5..0\] O455..0 " "Converted element name(s) from \"O45\[5..0\]\" to \"O455..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432984 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432984 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O5 " "Converted elements in bus name \"O5\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O5\[5..0\] O55..0 " "Converted element name(s) from \"O5\[5..0\]\" to \"O55..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432984 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432984 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O50 " "Converted elements in bus name \"O50\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O50\[5..0\] O505..0 " "Converted element name(s) from \"O50\[5..0\]\" to \"O505..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432984 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432984 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O51 " "Converted elements in bus name \"O51\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O51\[5..0\] O515..0 " "Converted element name(s) from \"O51\[5..0\]\" to \"O515..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407432984 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407432984 ""}
{ "Warning" "WGDFX_UNDECLARED_PARAMETER" "UNUSED " "Undeclared parameter UNUSED" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 120 1096 1224 248 "inst156" "" } } } }  } 0 275004 "Undeclared parameter %1!s!" 0 0 "Quartus II" 0 -1 1488407433005 ""}
{ "Warning" "WGDFX_UNRESOLVED_PARAMETER" "LPM_PIPELINE UNUSED " "Can't find a definition for parameter LPM_PIPELINE -- assuming UNUSED was intended to be a quoted string" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 120 1096 1224 248 "inst156" "" } } } }  } 0 275006 "Can't find a definition for parameter %1!s! -- assuming %2!s! was intended to be a quoted string" 0 0 "Quartus II" 0 -1 1488407433005 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O1 " "Converted elements in bus name \"O1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O1\[5..0\] O15..0 " "Converted element name(s) from \"O1\[5..0\]\" to \"O15..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 128 -72 81 140 "O1\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433006 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 128 -72 81 140 "O1\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433006 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O10 " "Converted elements in bus name \"O10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O10\[5..0\] O105..0 " "Converted element name(s) from \"O10\[5..0\]\" to \"O105..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2152 256 310 2164 "O10\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433006 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O10\[5..0\] O105..0 " "Converted element name(s) from \"O10\[5..0\]\" to \"O105..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 272 -72 -18 284 "O10\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433006 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2152 256 310 2164 "O10\[5..0\]" "" } { 272 -72 -18 284 "O10\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433006 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O11 " "Converted elements in bus name \"O11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O11\[5..0\] O115..0 " "Converted element name(s) from \"O11\[5..0\]\" to \"O115..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2352 256 310 2364 "O11\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433007 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O11\[5..0\] O115..0 " "Converted element name(s) from \"O11\[5..0\]\" to \"O115..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 288 -72 -18 300 "O11\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433007 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2352 256 310 2364 "O11\[5..0\]" "" } { 288 -72 -18 300 "O11\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433007 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O12 " "Converted elements in bus name \"O12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O12\[5..0\] O125..0 " "Converted element name(s) from \"O12\[5..0\]\" to \"O125..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2536 256 310 2548 "O12\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433007 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O12\[5..0\] O125..0 " "Converted element name(s) from \"O12\[5..0\]\" to \"O125..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 304 -72 -18 316 "O12\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433007 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2536 256 310 2548 "O12\[5..0\]" "" } { 304 -72 -18 316 "O12\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433007 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O13 " "Converted elements in bus name \"O13\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O13\[5..0\] O135..0 " "Converted element name(s) from \"O13\[5..0\]\" to \"O135..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2720 256 310 2732 "O13\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433007 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O13\[5..0\] O135..0 " "Converted element name(s) from \"O13\[5..0\]\" to \"O135..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 320 -72 -18 332 "O13\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433007 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2720 256 310 2732 "O13\[5..0\]" "" } { 320 -72 -18 332 "O13\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433007 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O14 " "Converted elements in bus name \"O14\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O14\[5..0\] O145..0 " "Converted element name(s) from \"O14\[5..0\]\" to \"O145..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2928 256 314 2940 "O14\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433007 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O14\[5..0\] O145..0 " "Converted element name(s) from \"O14\[5..0\]\" to \"O145..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 336 -72 -18 348 "O14\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433007 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2928 256 314 2940 "O14\[5..0\]" "" } { 336 -72 -18 348 "O14\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433007 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O15 " "Converted elements in bus name \"O15\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O15\[5..0\] O155..0 " "Converted element name(s) from \"O15\[5..0\]\" to \"O155..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 3128 248 302 3140 "O15\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433008 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O15\[5..0\] O155..0 " "Converted element name(s) from \"O15\[5..0\]\" to \"O155..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 352 -72 -18 364 "O15\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433008 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 3128 248 302 3140 "O15\[5..0\]" "" } { 352 -72 -18 364 "O15\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433008 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O2 " "Converted elements in bus name \"O2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O2\[5..0\] O25..0 " "Converted element name(s) from \"O2\[5..0\]\" to \"O25..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 600 256 304 612 "O2\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433008 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O2\[5..0\] O25..0 " "Converted element name(s) from \"O2\[5..0\]\" to \"O25..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 144 -72 -23 156 "O2\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433008 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 600 256 304 612 "O2\[5..0\]" "" } { 144 -72 -23 156 "O2\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433008 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O20 " "Converted elements in bus name \"O20\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O20\[5..0\] O205..0 " "Converted element name(s) from \"O20\[5..0\]\" to \"O205..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4096 248 302 4108 "O20\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433008 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O20\[5..0\] O205..0 " "Converted element name(s) from \"O20\[5..0\]\" to \"O205..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 432 -72 -25 444 "O20\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433008 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4096 248 302 4108 "O20\[5..0\]" "" } { 432 -72 -25 444 "O20\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433008 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O21 " "Converted elements in bus name \"O21\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O21\[5..0\] O215..0 " "Converted element name(s) from \"O21\[5..0\]\" to \"O215..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4280 256 310 4292 "O21\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433008 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O21\[5..0\] O215..0 " "Converted element name(s) from \"O21\[5..0\]\" to \"O215..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 448 -72 -18 460 "O21\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433008 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4280 256 310 4292 "O21\[5..0\]" "" } { 448 -72 -18 460 "O21\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433008 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O22 " "Converted elements in bus name \"O22\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O22\[5..0\] O225..0 " "Converted element name(s) from \"O22\[5..0\]\" to \"O225..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4488 256 310 4500 "O22\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433008 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O22\[5..0\] O225..0 " "Converted element name(s) from \"O22\[5..0\]\" to \"O225..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 464 -72 -18 476 "O22\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433008 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4488 256 310 4500 "O22\[5..0\]" "" } { 464 -72 -18 476 "O22\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433008 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O23 " "Converted elements in bus name \"O23\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O23\[5..0\] O235..0 " "Converted element name(s) from \"O23\[5..0\]\" to \"O235..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4688 240 294 4700 "O23\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433009 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O23\[5..0\] O235..0 " "Converted element name(s) from \"O23\[5..0\]\" to \"O235..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 480 -72 -25 492 "O23\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433009 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4688 240 294 4700 "O23\[5..0\]" "" } { 480 -72 -25 492 "O23\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433009 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O24 " "Converted elements in bus name \"O24\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O24\[5..0\] O245..0 " "Converted element name(s) from \"O24\[5..0\]\" to \"O245..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4872 256 310 4884 "O24\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433009 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O24\[5..0\] O245..0 " "Converted element name(s) from \"O24\[5..0\]\" to \"O245..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 496 -72 -18 508 "O24\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433009 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4872 256 310 4884 "O24\[5..0\]" "" } { 496 -72 -18 508 "O24\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433009 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O25 " "Converted elements in bus name \"O25\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O25\[5..0\] O255..0 " "Converted element name(s) from \"O25\[5..0\]\" to \"O255..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 5056 256 310 5068 "O25\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433009 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O25\[5..0\] O255..0 " "Converted element name(s) from \"O25\[5..0\]\" to \"O255..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 512 -72 -18 524 "O25\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433009 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 5056 256 310 5068 "O25\[5..0\]" "" } { 512 -72 -18 524 "O25\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433009 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O3 " "Converted elements in bus name \"O3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O3\[5..0\] O35..0 " "Converted element name(s) from \"O3\[5..0\]\" to \"O35..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 800 248 296 812 "O3\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433009 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O3\[5..0\] O35..0 " "Converted element name(s) from \"O3\[5..0\]\" to \"O35..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 160 -72 -27 172 "O3\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433009 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 800 248 296 812 "O3\[5..0\]" "" } { 160 -72 -27 172 "O3\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433009 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O30 " "Converted elements in bus name \"O30\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O30\[5..0\] O305..0 " "Converted element name(s) from \"O30\[5..0\]\" to \"O305..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6040 256 310 6052 "O30\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433010 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O30\[5..0\] O305..0 " "Converted element name(s) from \"O30\[5..0\]\" to \"O305..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 592 -72 -18 604 "O30\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433010 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6040 256 310 6052 "O30\[5..0\]" "" } { 592 -72 -18 604 "O30\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433010 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O31 " "Converted elements in bus name \"O31\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O31\[5..0\] O315..0 " "Converted element name(s) from \"O31\[5..0\]\" to \"O315..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6240 248 302 6252 "O31\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433010 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O31\[5..0\] O315..0 " "Converted element name(s) from \"O31\[5..0\]\" to \"O315..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 608 -72 -18 620 "O31\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433010 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6240 248 302 6252 "O31\[5..0\]" "" } { 608 -72 -18 620 "O31\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433010 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O32 " "Converted elements in bus name \"O32\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O32\[5..0\] O325..0 " "Converted element name(s) from \"O32\[5..0\]\" to \"O325..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6416 256 310 6428 "O32\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433010 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O32\[5..0\] O325..0 " "Converted element name(s) from \"O32\[5..0\]\" to \"O325..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6616 256 310 6628 "O32\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433010 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O32\[5..0\] O325..0 " "Converted element name(s) from \"O32\[5..0\]\" to \"O325..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 624 -72 -18 636 "O32\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433010 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6416 256 310 6428 "O32\[5..0\]" "" } { 6616 256 310 6628 "O32\[5..0\]" "" } { 624 -72 -18 636 "O32\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433010 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O33 " "Converted elements in bus name \"O33\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O33\[5..0\] O335..0 " "Converted element name(s) from \"O33\[5..0\]\" to \"O335..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 640 -72 -18 652 "O33\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433010 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 640 -72 -18 652 "O33\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433010 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O34 " "Converted elements in bus name \"O34\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O34\[5..0\] O345..0 " "Converted element name(s) from \"O34\[5..0\]\" to \"O345..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6800 264 318 6812 "O34\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433010 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O34\[5..0\] O345..0 " "Converted element name(s) from \"O34\[5..0\]\" to \"O345..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 656 -72 -18 668 "O34\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433010 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6800 264 318 6812 "O34\[5..0\]" "" } { 656 -72 -18 668 "O34\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433010 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O35 " "Converted elements in bus name \"O35\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O35\[5..0\] O355..0 " "Converted element name(s) from \"O35\[5..0\]\" to \"O355..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6984 264 318 6996 "O35\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433011 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O35\[5..0\] O355..0 " "Converted element name(s) from \"O35\[5..0\]\" to \"O355..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 672 -72 -18 684 "O35\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433011 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6984 264 318 6996 "O35\[5..0\]" "" } { 672 -72 -18 684 "O35\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433011 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O4 " "Converted elements in bus name \"O4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O4\[5..0\] O45..0 " "Converted element name(s) from \"O4\[5..0\]\" to \"O45..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 176 -72 -20 188 "O4\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433011 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O4\[5..0\] O45..0 " "Converted element name(s) from \"O4\[5..0\]\" to \"O45..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 984 248 296 996 "O4\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433011 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 176 -72 -20 188 "O4\[5..0\]" "" } { 984 248 296 996 "O4\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433011 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O40 " "Converted elements in bus name \"O40\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O40\[5..0\] O405..0 " "Converted element name(s) from \"O40\[5..0\]\" to \"O405..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 7968 264 318 7980 "O40\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433011 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O40\[5..0\] O405..0 " "Converted element name(s) from \"O40\[5..0\]\" to \"O405..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 752 -72 -18 764 "O40\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433011 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 7968 264 318 7980 "O40\[5..0\]" "" } { 752 -72 -18 764 "O40\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433011 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O41 " "Converted elements in bus name \"O41\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O41\[5..0\] O415..0 " "Converted element name(s) from \"O41\[5..0\]\" to \"O415..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8168 264 318 8180 "O41\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433011 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O41\[5..0\] O415..0 " "Converted element name(s) from \"O41\[5..0\]\" to \"O415..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 768 -72 -25 780 "O41\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433011 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8168 264 318 8180 "O41\[5..0\]" "" } { 768 -72 -25 780 "O41\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433011 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O42 " "Converted elements in bus name \"O42\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O42\[5..0\] O425..0 " "Converted element name(s) from \"O42\[5..0\]\" to \"O425..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8360 264 318 8372 "O42\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433012 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O42\[5..0\] O425..0 " "Converted element name(s) from \"O42\[5..0\]\" to \"O425..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 784 -72 -18 796 "O42\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433012 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8360 264 318 8372 "O42\[5..0\]" "" } { 784 -72 -18 796 "O42\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433012 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O43 " "Converted elements in bus name \"O43\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O43\[5..0\] O435..0 " "Converted element name(s) from \"O43\[5..0\]\" to \"O435..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8560 256 310 8572 "O43\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433012 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O43\[5..0\] O435..0 " "Converted element name(s) from \"O43\[5..0\]\" to \"O435..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 800 -72 -18 812 "O43\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433012 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8560 256 310 8572 "O43\[5..0\]" "" } { 800 -72 -18 812 "O43\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433012 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O44 " "Converted elements in bus name \"O44\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O44\[5..0\] O445..0 " "Converted element name(s) from \"O44\[5..0\]\" to \"O445..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8744 272 326 8756 "O44\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433012 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O44\[5..0\] O445..0 " "Converted element name(s) from \"O44\[5..0\]\" to \"O445..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 816 -72 -18 828 "O44\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433012 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8744 272 326 8756 "O44\[5..0\]" "" } { 816 -72 -18 828 "O44\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433012 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O45 " "Converted elements in bus name \"O45\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O45\[5..0\] O455..0 " "Converted element name(s) from \"O45\[5..0\]\" to \"O455..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8928 272 326 8940 "O45\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433012 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O45\[5..0\] O455..0 " "Converted element name(s) from \"O45\[5..0\]\" to \"O455..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 832 -72 -25 844 "O45\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433012 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8928 272 326 8940 "O45\[5..0\]" "" } { 832 -72 -25 844 "O45\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433012 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O5 " "Converted elements in bus name \"O5\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O5\[5..0\] O55..0 " "Converted element name(s) from \"O5\[5..0\]\" to \"O55..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 1168 240 288 1180 "O5\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433012 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O5\[5..0\] O55..0 " "Converted element name(s) from \"O5\[5..0\]\" to \"O55..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 192 -72 -25 204 "O5\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433012 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 1168 240 288 1180 "O5\[5..0\]" "" } { 192 -72 -25 204 "O5\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433012 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O50 " "Converted elements in bus name \"O50\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O50\[5..0\] O505..0 " "Converted element name(s) from \"O50\[5..0\]\" to \"O505..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 9912 272 326 9924 "O50\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433013 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O50\[5..0\] O505..0 " "Converted element name(s) from \"O50\[5..0\]\" to \"O505..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 912 -72 -18 924 "O50\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433013 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 9912 272 326 9924 "O50\[5..0\]" "" } { 912 -72 -18 924 "O50\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433013 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "O51 " "Converted elements in bus name \"O51\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O51\[5..0\] O515..0 " "Converted element name(s) from \"O51\[5..0\]\" to \"O515..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 168 1032 1105 180 "O51\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433013 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O51\[5..0\] O515..0 " "Converted element name(s) from \"O51\[5..0\]\" to \"O515..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10112 264 318 10124 "O51\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433013 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "O51\[5..0\] O515..0 " "Converted element name(s) from \"O51\[5..0\]\" to \"O515..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 928 -72 -25 940 "O51\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433013 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 168 1032 1105 180 "O51\[5..0\]" "" } { 10112 264 318 10124 "O51\[5..0\]" "" } { 928 -72 -25 940 "O51\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433013 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q1 " "Converted elements in bus name \"Q1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q1\[5..0\] Q15..0 " "Converted element name(s) from \"Q1\[5..0\]\" to \"Q15..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 440 656 668 523 "Q1\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433013 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q1\[5..0\] Q15..0 " "Converted element name(s) from \"Q1\[5..0\]\" to \"Q15..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433013 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 440 656 668 523 "Q1\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433013 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q10 " "Converted elements in bus name \"Q10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q10\[5..0\] Q105..0 " "Converted element name(s) from \"Q10\[5..0\]\" to \"Q105..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2192 656 668 2272 "Q10\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433014 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q10\[5..0\] Q105..0 " "Converted element name(s) from \"Q10\[5..0\]\" to \"Q105..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433014 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2192 656 668 2272 "Q10\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433014 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q11 " "Converted elements in bus name \"Q11\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q11\[5..0\] Q115..0 " "Converted element name(s) from \"Q11\[5..0\]\" to \"Q115..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2392 656 668 2464 "Q11\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433014 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q11\[5..0\] Q115..0 " "Converted element name(s) from \"Q11\[5..0\]\" to \"Q115..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433014 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2392 656 668 2464 "Q11\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433014 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q12 " "Converted elements in bus name \"Q12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q12\[5..0\] Q125..0 " "Converted element name(s) from \"Q12\[5..0\]\" to \"Q125..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2568 616 628 2672 "Q12\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433014 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q12\[5..0\] Q125..0 " "Converted element name(s) from \"Q12\[5..0\]\" to \"Q125..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433014 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2568 616 628 2672 "Q12\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433014 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q13 " "Converted elements in bus name \"Q13\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q13\[5..0\] Q135..0 " "Converted element name(s) from \"Q13\[5..0\]\" to \"Q135..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2768 664 676 2840 "Q13\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433015 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q13\[5..0\] Q135..0 " "Converted element name(s) from \"Q13\[5..0\]\" to \"Q135..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433015 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2768 664 676 2840 "Q13\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433015 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q14 " "Converted elements in bus name \"Q14\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q14\[5..0\] Q145..0 " "Converted element name(s) from \"Q14\[5..0\]\" to \"Q145..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2968 656 668 3048 "Q14\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433015 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q14\[5..0\] Q145..0 " "Converted element name(s) from \"Q14\[5..0\]\" to \"Q145..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433015 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 2968 656 668 3048 "Q14\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433015 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q15 " "Converted elements in bus name \"Q15\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q15\[5..0\] Q155..0 " "Converted element name(s) from \"Q15\[5..0\]\" to \"Q155..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 3168 656 668 3240 "Q15\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433015 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q15\[5..0\] Q155..0 " "Converted element name(s) from \"Q15\[5..0\]\" to \"Q155..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433015 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 3168 656 668 3240 "Q15\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433015 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q2 " "Converted elements in bus name \"Q2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q2\[5..0\] Q25..0 " "Converted element name(s) from \"Q2\[5..0\]\" to \"Q25..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 640 648 660 731 "Q2\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433016 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q2\[5..0\] Q25..0 " "Converted element name(s) from \"Q2\[5..0\]\" to \"Q25..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433016 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 640 648 660 731 "Q2\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433016 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q20 " "Converted elements in bus name \"Q20\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q20\[5..0\] Q205..0 " "Converted element name(s) from \"Q20\[5..0\]\" to \"Q205..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4128 616 628 4232 "Q20\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433016 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q20\[5..0\] Q205..0 " "Converted element name(s) from \"Q20\[5..0\]\" to \"Q205..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433016 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4128 616 628 4232 "Q20\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433016 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q21 " "Converted elements in bus name \"Q21\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q21\[5..0\] Q215..0 " "Converted element name(s) from \"Q21\[5..0\]\" to \"Q215..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4328 664 676 4400 "Q21\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433016 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q21\[5..0\] Q215..0 " "Converted element name(s) from \"Q21\[5..0\]\" to \"Q215..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433016 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4328 664 676 4400 "Q21\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433016 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q22 " "Converted elements in bus name \"Q22\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q22\[5..0\] Q225..0 " "Converted element name(s) from \"Q22\[5..0\]\" to \"Q225..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4528 656 668 4608 "Q22\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433016 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q22\[5..0\] Q225..0 " "Converted element name(s) from \"Q22\[5..0\]\" to \"Q225..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433016 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4528 656 668 4608 "Q22\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433016 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q23 " "Converted elements in bus name \"Q23\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q23\[5..0\] Q235..0 " "Converted element name(s) from \"Q23\[5..0\]\" to \"Q235..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4728 656 668 4808 "Q23\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433017 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q23\[5..0\] Q235..0 " "Converted element name(s) from \"Q23\[5..0\]\" to \"Q235..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433017 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4728 656 668 4808 "Q23\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433017 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q24 " "Converted elements in bus name \"Q24\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q24\[5..0\] Q245..0 " "Converted element name(s) from \"Q24\[5..0\]\" to \"Q245..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4904 624 636 5008 "Q24\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433017 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q24\[5..0\] Q245..0 " "Converted element name(s) from \"Q24\[5..0\]\" to \"Q245..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433017 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 4904 624 636 5008 "Q24\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433017 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q25 " "Converted elements in bus name \"Q25\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q25\[5..0\] Q255..0 " "Converted element name(s) from \"Q25\[5..0\]\" to \"Q255..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 5104 672 684 5176 "Q25\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433017 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q25\[5..0\] Q255..0 " "Converted element name(s) from \"Q25\[5..0\]\" to \"Q255..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433017 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 5104 672 684 5176 "Q25\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433017 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q3 " "Converted elements in bus name \"Q3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q3\[5..0\] Q35..0 " "Converted element name(s) from \"Q3\[5..0\]\" to \"Q35..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 840 649 661 938 "Q3\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433018 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q3\[5..0\] Q35..0 " "Converted element name(s) from \"Q3\[5..0\]\" to \"Q35..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433018 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 840 649 661 938 "Q3\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433018 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q30 " "Converted elements in bus name \"Q30\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q30\[5..0\] Q305..0 " "Converted element name(s) from \"Q30\[5..0\]\" to \"Q305..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6080 664 676 6160 "Q30\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433018 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q30\[5..0\] Q305..0 " "Converted element name(s) from \"Q30\[5..0\]\" to \"Q305..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433018 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6080 664 676 6160 "Q30\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433018 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q31 " "Converted elements in bus name \"Q31\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q31\[5..0\] Q315..0 " "Converted element name(s) from \"Q31\[5..0\]\" to \"Q315..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6280 664 676 6352 "Q31\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433018 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q31\[5..0\] Q315..0 " "Converted element name(s) from \"Q31\[5..0\]\" to \"Q315..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433018 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6280 664 676 6352 "Q31\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433018 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q32 " "Converted elements in bus name \"Q32\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q32\[5..0\] Q325..0 " "Converted element name(s) from \"Q32\[5..0\]\" to \"Q325..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6456 664 676 6536 "Q32\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433019 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q32\[5..0\] Q325..0 " "Converted element name(s) from \"Q32\[5..0\]\" to \"Q325..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433019 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6456 664 676 6536 "Q32\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433019 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q33 " "Converted elements in bus name \"Q33\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q33\[5..0\] Q335..0 " "Converted element name(s) from \"Q33\[5..0\]\" to \"Q335..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6656 664 676 6736 "Q33\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433019 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q33\[5..0\] Q335..0 " "Converted element name(s) from \"Q33\[5..0\]\" to \"Q335..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433019 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6656 664 676 6736 "Q33\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433019 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q34 " "Converted elements in bus name \"Q34\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q34\[5..0\] Q345..0 " "Converted element name(s) from \"Q34\[5..0\]\" to \"Q345..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6832 624 636 6935 "Q34\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433019 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q34\[5..0\] Q345..0 " "Converted element name(s) from \"Q34\[5..0\]\" to \"Q345..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433019 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 6832 624 636 6935 "Q34\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433019 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q35 " "Converted elements in bus name \"Q35\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q35\[5..0\] Q355..0 " "Converted element name(s) from \"Q35\[5..0\]\" to \"Q355..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 7032 680 692 7104 "Q35\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433020 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q35\[5..0\] Q355..0 " "Converted element name(s) from \"Q35\[5..0\]\" to \"Q355..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433020 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 7032 680 692 7104 "Q35\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433020 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q4 " "Converted elements in bus name \"Q4\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q4\[5..0\] Q45..0 " "Converted element name(s) from \"Q4\[5..0\]\" to \"Q45..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 1016 609 621 1138 "Q4\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433020 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q4\[5..0\] Q45..0 " "Converted element name(s) from \"Q4\[5..0\]\" to \"Q45..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433020 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 1016 609 621 1138 "Q4\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433020 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q40 " "Converted elements in bus name \"Q40\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q40\[5..0\] Q405..0 " "Converted element name(s) from \"Q40\[5..0\]\" to \"Q405..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8008 672 684 8088 "Q40\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433020 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q40\[5..0\] Q405..0 " "Converted element name(s) from \"Q40\[5..0\]\" to \"Q405..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433020 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8008 672 684 8088 "Q40\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433020 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q41 " "Converted elements in bus name \"Q41\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q41\[5..0\] Q415..0 " "Converted element name(s) from \"Q41\[5..0\]\" to \"Q415..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8208 656 668 8304 "Q41\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433020 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q41\[5..0\] Q415..0 " "Converted element name(s) from \"Q41\[5..0\]\" to \"Q415..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433020 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8208 656 668 8304 "Q41\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433020 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q42 " "Converted elements in bus name \"Q42\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q42\[5..0\] Q425..0 " "Converted element name(s) from \"Q42\[5..0\]\" to \"Q425..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8400 672 684 8480 "Q42\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433021 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q42\[5..0\] Q425..0 " "Converted element name(s) from \"Q42\[5..0\]\" to \"Q425..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433021 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8400 672 684 8480 "Q42\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433021 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q43 " "Converted elements in bus name \"Q43\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q43\[5..0\] Q435..0 " "Converted element name(s) from \"Q43\[5..0\]\" to \"Q435..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8600 672 684 8680 "Q43\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433021 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q43\[5..0\] Q435..0 " "Converted element name(s) from \"Q43\[5..0\]\" to \"Q435..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433021 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8600 672 684 8680 "Q43\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433021 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q44 " "Converted elements in bus name \"Q44\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q44\[5..0\] Q445..0 " "Converted element name(s) from \"Q44\[5..0\]\" to \"Q445..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8776 640 652 8880 "Q44\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433021 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q44\[5..0\] Q445..0 " "Converted element name(s) from \"Q44\[5..0\]\" to \"Q445..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433021 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8776 640 652 8880 "Q44\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433021 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q45 " "Converted elements in bus name \"Q45\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q45\[5..0\] Q455..0 " "Converted element name(s) from \"Q45\[5..0\]\" to \"Q455..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8976 688 700 9048 "Q45\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433022 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q45\[5..0\] Q455..0 " "Converted element name(s) from \"Q45\[5..0\]\" to \"Q455..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433022 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 8976 688 700 9048 "Q45\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433022 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q5 " "Converted elements in bus name \"Q5\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q5\[5..0\] Q55..0 " "Converted element name(s) from \"Q5\[5..0\]\" to \"Q55..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 1216 656 668 1288 "Q5\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433022 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q5\[5..0\] Q55..0 " "Converted element name(s) from \"Q5\[5..0\]\" to \"Q55..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433022 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 1216 656 668 1288 "Q5\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433022 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q50 " "Converted elements in bus name \"Q50\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q50\[5..0\] Q505..0 " "Converted element name(s) from \"Q50\[5..0\]\" to \"Q505..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 9952 680 692 10032 "Q50\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433022 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q50\[5..0\] Q505..0 " "Converted element name(s) from \"Q50\[5..0\]\" to \"Q505..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433022 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 9952 680 692 10032 "Q50\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433022 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "Q51 " "Converted elements in bus name \"Q51\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q51\[5..0\] Q515..0 " "Converted element name(s) from \"Q51\[5..0\]\" to \"Q515..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10048 680 692 10152 "Q51\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433023 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "Q51\[5..0\] Q515..0 " "Converted element name(s) from \"Q51\[5..0\]\" to \"Q515..0\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433023 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10048 680 692 10152 "Q51\[5..0\]" "" } { 744 768 3290 756 "Q51\[5..0\],Q50\[5..0\],Q49\[5..0\],Q48\[5..0\],Q47\[5..0\],Q46\[5..0\],Q45\[5..0\],Q44\[5..0\],Q43\[5..0\],Q42\[5..0\],Q41\[5..0\],Q40\[5..0\],Q39\[5..0\],Q38\[5..0\],Q37\[5..0\],Q36\[5..0\],Q35\[5..0\],Q34\[5..0\],Q33\[5..0\],Q32\[5..0\],Q31\[5..0\],Q30\[5..0\],Q29\[5..0\],Q28\[5..0\],Q27\[5..0\],Q26\[5..0\],Q25\[5..0\],Q24\[5..0\],Q23\[5..0\],Q22\[5..0\],Q21\[5..0\],Q20\[5..0\],Q19\[5..0\],Q18\[5..0\],Q17\[5..0\],Q16\[5..0\],Q15\[5..0\],Q14\[5..0\],Q13\[5..0\],Q12\[5..0\],Q11\[5..0\],Q10\[5..0\],Q9\[5..0\],Q8\[5..0\],Q7\[5..0\],Q6\[5..0\],Q5\[5..0\],Q4\[5..0\],Q3\[5..0\],Q2\[5..0\],Q1\[5..0\],Q0\[5..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Quartus II" 0 -1 1488407433023 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "NAND2 inst1 " "Primitive \"NAND2\" of instance \"inst1\" not used" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 0 -8 56 48 "inst1" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1488407433040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COMPARE LPM_COMPARE:inst156 " "Elaborating entity \"LPM_COMPARE\" for hierarchy \"LPM_COMPARE:inst156\"" {  } { { "g07_stack.bdf" "inst156" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 120 1096 1224 248 "inst156" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433077 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COMPARE:inst156 " "Elaborated megafunction instantiation \"LPM_COMPARE:inst156\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 120 1096 1224 248 "inst156" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488407433085 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COMPARE:inst156 " "Instantiated megafunction \"LPM_COMPARE:inst156\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE UNUSED " "Parameter \"LPM_PIPELINE\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433085 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433085 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 120 1096 1224 248 "inst156" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1488407433085 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_pkd.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_pkd.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_pkd " "Found entity 1: cmpr_pkd" {  } { { "db/cmpr_pkd.tdf" "" { Text "D:/intelFPGA/Lab3/db/cmpr_pkd.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407433153 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488407433153 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_pkd LPM_COMPARE:inst156\|cmpr_pkd:auto_generated " "Elaborating entity \"cmpr_pkd\" for hierarchy \"LPM_COMPARE:inst156\|cmpr_pkd:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433154 ""}
{ "Warning" "WSGN_SEARCH_FILE" "g07_generator.vhd 2 1 " "Using design file g07_generator.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_generator-behavior " "Found design unit 1: g07_generator-behavior" {  } { { "g07_generator.vhd" "" { Text "D:/intelFPGA/Lab3/g07_generator.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407433165 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_generator " "Found entity 1: g07_generator" {  } { { "g07_generator.vhd" "" { Text "D:/intelFPGA/Lab3/g07_generator.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407433165 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1488407433165 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_generator g07_generator:JimLahey " "Elaborating entity \"g07_generator\" for hierarchy \"g07_generator:JimLahey\"" {  } { { "g07_stack.bdf" "JimLahey" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 88 -224 -72 1000 "JimLahey" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433167 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COUNTER LPM_COUNTER:inst " "Elaborating entity \"LPM_COUNTER\" for hierarchy \"LPM_COUNTER:inst\"" {  } { { "g07_stack.bdf" "inst" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 160 856 992 360 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433186 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COUNTER:inst " "Elaborated megafunction instantiation \"LPM_COUNTER:inst\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 160 856 992 360 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488407433186 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COUNTER:inst " "Instantiated megafunction \"LPM_COUNTER:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 52 " "Parameter \"LPM_SVALUE\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433186 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433186 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 160 856 992 360 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1488407433186 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qeg.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qeg.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qeg " "Found entity 1: cntr_qeg" {  } { { "db/cntr_qeg.tdf" "" { Text "D:/intelFPGA/Lab3/db/cntr_qeg.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407433248 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488407433248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_qeg LPM_COUNTER:inst\|cntr_qeg:auto_generated " "Elaborating entity \"cntr_qeg\" for hierarchy \"LPM_COUNTER:inst\|cntr_qeg:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433248 ""}
{ "Warning" "WSGN_SEARCH_FILE" "g07_pushpopdecide.vhd 2 1 " "Using design file g07_pushpopdecide.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_pushpopdecide-behavior " "Found design unit 1: g07_pushpopdecide-behavior" {  } { { "g07_pushpopdecide.vhd" "" { Text "D:/intelFPGA/Lab3/g07_pushpopdecide.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407433270 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_pushpopdecide " "Found entity 1: g07_pushpopdecide" {  } { { "g07_pushpopdecide.vhd" "" { Text "D:/intelFPGA/Lab3/g07_pushpopdecide.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407433270 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1488407433270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_pushpopdecide g07_pushpopdecide:SnoopDogg " "Elaborating entity \"g07_pushpopdecide\" for hierarchy \"g07_pushpopdecide:SnoopDogg\"" {  } { { "g07_stack.bdf" "SnoopDogg" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 192 1344 1536 304 "SnoopDogg" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433270 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_COMPARE LPM_COMPARE:inst157 " "Elaborating entity \"LPM_COMPARE\" for hierarchy \"LPM_COMPARE:inst157\"" {  } { { "g07_stack.bdf" "inst157" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 272 1096 1224 400 "inst157" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433270 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_COMPARE:inst157 " "Elaborated megafunction instantiation \"LPM_COMPARE:inst157\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 272 1096 1224 400 "inst157" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488407433270 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_COMPARE:inst157 " "Instantiated megafunction \"LPM_COMPARE:inst157\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433270 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433270 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 272 1096 1224 400 "inst157" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1488407433270 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_t0f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_t0f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_t0f " "Found entity 1: cmpr_t0f" {  } { { "db/cmpr_t0f.tdf" "" { Text "D:/intelFPGA/Lab3/db/cmpr_t0f.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407433332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488407433332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_t0f LPM_COMPARE:inst157\|cmpr_t0f:auto_generated " "Elaborating entity \"cmpr_t0f\" for hierarchy \"LPM_COMPARE:inst157\|cmpr_t0f:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433348 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX LPM_MUX:inst159 " "Elaborating entity \"LPM_MUX\" for hierarchy \"LPM_MUX:inst159\"" {  } { { "g07_stack.bdf" "inst159" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 704 1040 1152 800 "inst159" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433364 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_MUX:inst159 " "Elaborated megafunction instantiation \"LPM_MUX:inst159\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 704 1040 1152 800 "inst159" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488407433366 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_MUX:inst159 " "Instantiated megafunction \"LPM_MUX:inst159\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 52 " "Parameter \"LPM_SIZE\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433366 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 6 " "Parameter \"LPM_WIDTHS\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433366 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 704 1040 1152 800 "inst159" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1488407433366 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_koc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_koc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_koc " "Found entity 1: mux_koc" {  } { { "db/mux_koc.tdf" "" { Text "D:/intelFPGA/Lab3/db/mux_koc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407433448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488407433448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_koc LPM_MUX:inst159\|mux_koc:auto_generated " "Elaborating entity \"mux_koc\" for hierarchy \"LPM_MUX:inst159\|mux_koc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433448 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF LPM_FF:inst143 " "Elaborating entity \"LPM_FF\" for hierarchy \"LPM_FF:inst143\"" {  } { { "g07_stack.bdf" "inst143" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10064 456 632 10208 "inst143" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433470 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignored LPM_AVALUE parameter because the aset port is not used " "Assertion warning: Ignored LPM_AVALUE parameter because the aset port is not used" {  } { { "lpm_ff.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_ff.tdf" 91 2 0 } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 152 424 600 296 "Corey" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1488407433470 ""}
{ "Warning" "WTDFX_ASSERTION" "Ignored LPM_SVALUE parameter because the sset port is not used " "Assertion warning: Ignored LPM_SVALUE parameter because the sset port is not used" {  } { { "lpm_ff.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_ff.tdf" 96 2 0 } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 152 424 600 296 "Corey" "" } } } }  } 0 287001 "Assertion warning: %1!s!" 0 0 "Quartus II" 0 -1 1488407433470 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "ac " "Variable or input pin \"ac\" is defined but never used." {  } { { "lpm_ff.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_ff.tdf" 71 4 0 } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 152 424 600 296 "Corey" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1488407433470 "|g07_stack|LPM_FF:Corey"}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "sc " "Variable or input pin \"sc\" is defined but never used." {  } { { "lpm_ff.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_ff.tdf" 74 4 0 } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 152 424 600 296 "Corey" "" } } } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Quartus II" 0 -1 1488407433470 "|g07_stack|LPM_FF:Corey"}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_FF:inst143 " "Elaborated megafunction instantiation \"LPM_FF:inst143\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10064 456 632 10208 "inst143" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488407433470 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_FF:inst143 " "Instantiated megafunction \"LPM_FF:inst143\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_AVALUE 0 " "Parameter \"LPM_AVALUE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SVALUE 1 " "Parameter \"LPM_SVALUE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433470 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 6 " "Parameter \"LPM_WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433470 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10064 456 632 10208 "inst143" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1488407433470 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst16 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst16\"" {  } { { "g07_stack.bdf" "inst16" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -200 768 880 -112 "inst16" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433486 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst16 " "Elaborated megafunction instantiation \"BUSMUX:inst16\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -200 768 880 -112 "inst16" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488407433486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst16 " "Instantiated megafunction \"BUSMUX:inst16\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 52 " "Parameter \"WIDTH\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433486 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -200 768 880 -112 "inst16" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1488407433486 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX BUSMUX:inst16\|LPM_MUX:\$00000 " "Elaborating entity \"LPM_MUX\" for hierarchy \"BUSMUX:inst16\|LPM_MUX:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "d:/intelfpga/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433486 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst16\|LPM_MUX:\$00000 BUSMUX:inst16 " "Elaborated megafunction instantiation \"BUSMUX:inst16\|LPM_MUX:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst16\"" {  } { { "busmux.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -200 768 880 -112 "inst16" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_boc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_boc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_boc " "Found entity 1: mux_boc" {  } { { "db/mux_boc.tdf" "" { Text "D:/intelFPGA/Lab3/db/mux_boc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407433566 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488407433566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_boc BUSMUX:inst16\|LPM_MUX:\$00000\|mux_boc:auto_generated " "Elaborating entity \"mux_boc\" for hierarchy \"BUSMUX:inst16\|LPM_MUX:\$00000\|mux_boc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433567 ""}
{ "Warning" "WSGN_SEARCH_FILE" "g07_popenable.vhd 2 1 " "Using design file g07_popenable.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_popenable-behavior " "Found design unit 1: g07_popenable-behavior" {  } { { "g07_popenable.vhd" "" { Text "D:/intelFPGA/Lab3/g07_popenable.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407433586 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_popenable " "Found entity 1: g07_popenable" {  } { { "g07_popenable.vhd" "" { Text "D:/intelFPGA/Lab3/g07_popenable.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407433586 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1488407433586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "g07_popenable g07_popenable:inst13 " "Elaborating entity \"g07_popenable\" for hierarchy \"g07_popenable:inst13\"" {  } { { "g07_stack.bdf" "inst13" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -80 352 528 0 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_ROM g07_popenable:inst13\|LPM_ROM:rom " "Elaborating entity \"LPM_ROM\" for hierarchy \"g07_popenable:inst13\|LPM_ROM:rom\"" {  } { { "g07_popenable.vhd" "rom" { Text "D:/intelFPGA/Lab3/g07_popenable.vhd" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433602 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "g07_popenable:inst13\|LPM_ROM:rom " "Elaborated megafunction instantiation \"g07_popenable:inst13\|LPM_ROM:rom\"" {  } { { "g07_popenable.vhd" "" { Text "D:/intelFPGA/Lab3/g07_popenable.vhd" 16 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488407433602 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "g07_popenable:inst13\|LPM_ROM:rom " "Instantiated megafunction \"g07_popenable:inst13\|LPM_ROM:rom\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 52 " "Parameter \"LPM_WIDTH\" = \"52\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 6 " "Parameter \"LPM_WIDTHAD\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 0 " "Parameter \"LPM_NUMWORDS\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE popen.mif " "Parameter \"LPM_FILE\" = \"popen.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_ROM " "Parameter \"LPM_TYPE\" = \"LPM_ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY UNUSED " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433602 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433602 ""}  } { { "g07_popenable.vhd" "" { Text "D:/intelFPGA/Lab3/g07_popenable.vhd" 16 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1488407433602 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altrom g07_popenable:inst13\|LPM_ROM:rom\|altrom:srom " "Elaborating entity \"altrom\" for hierarchy \"g07_popenable:inst13\|LPM_ROM:rom\|altrom:srom\"" {  } { { "lpm_rom.tdf" "srom" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433618 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "g07_popenable:inst13\|LPM_ROM:rom\|altrom:srom g07_popenable:inst13\|LPM_ROM:rom " "Elaborated megafunction instantiation \"g07_popenable:inst13\|LPM_ROM:rom\|altrom:srom\", which is child of megafunction instantiation \"g07_popenable:inst13\|LPM_ROM:rom\"" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 54 3 0 } } { "g07_popenable.vhd" "" { Text "D:/intelFPGA/Lab3/g07_popenable.vhd" 16 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram g07_popenable:inst13\|LPM_ROM:rom\|altrom:srom\|altsyncram:rom_block " "Elaborating entity \"altsyncram\" for hierarchy \"g07_popenable:inst13\|LPM_ROM:rom\|altrom:srom\|altsyncram:rom_block\"" {  } { { "altrom.tdf" "rom_block" { Text "d:/intelfpga/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433649 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "g07_popenable:inst13\|LPM_ROM:rom\|altrom:srom\|altsyncram:rom_block g07_popenable:inst13\|LPM_ROM:rom " "Elaborated megafunction instantiation \"g07_popenable:inst13\|LPM_ROM:rom\|altrom:srom\|altsyncram:rom_block\", which is child of megafunction instantiation \"g07_popenable:inst13\|LPM_ROM:rom\"" {  } { { "altrom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/altrom.tdf" 88 6 0 } } { "g07_popenable.vhd" "" { Text "D:/intelFPGA/Lab3/g07_popenable.vhd" 16 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433671 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q001.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q001.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q001 " "Found entity 1: altsyncram_q001" {  } { { "db/altsyncram_q001.tdf" "" { Text "D:/intelFPGA/Lab3/db/altsyncram_q001.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407433749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488407433749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q001 g07_popenable:inst13\|LPM_ROM:rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_q001:auto_generated " "Elaborating entity \"altsyncram_q001\" for hierarchy \"g07_popenable:inst13\|LPM_ROM:rom\|altrom:srom\|altsyncram:rom_block\|altsyncram_q001:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst151 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst151\"" {  } { { "g07_stack.bdf" "inst151" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10088 304 416 10176 "inst151" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433749 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst151 " "Elaborated megafunction instantiation \"BUSMUX:inst151\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10088 304 416 10176 "inst151" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488407433749 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst151 " "Instantiated megafunction \"BUSMUX:inst151\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433749 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10088 304 416 10176 "inst151" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1488407433749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX BUSMUX:inst151\|LPM_MUX:\$00000 " "Elaborating entity \"LPM_MUX\" for hierarchy \"BUSMUX:inst151\|LPM_MUX:\$00000\"" {  } { { "busmux.tdf" "\$00000" { Text "d:/intelfpga/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433749 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "BUSMUX:inst151\|LPM_MUX:\$00000 BUSMUX:inst151 " "Elaborated megafunction instantiation \"BUSMUX:inst151\|LPM_MUX:\$00000\", which is child of megafunction instantiation \"BUSMUX:inst151\"" {  } { { "busmux.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/busmux.tdf" 43 13 0 } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10088 304 416 10176 "inst151" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433765 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_qmc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_qmc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_qmc " "Found entity 1: mux_qmc" {  } { { "db/mux_qmc.tdf" "" { Text "D:/intelFPGA/Lab3/db/mux_qmc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1488407433818 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1488407433818 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_qmc BUSMUX:inst151\|LPM_MUX:\$00000\|mux_qmc:auto_generated " "Elaborating entity \"mux_qmc\" for hierarchy \"BUSMUX:inst151\|LPM_MUX:\$00000\|mux_qmc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUSMUX BUSMUX:inst147 " "Elaborating entity \"BUSMUX\" for hierarchy \"BUSMUX:inst147\"" {  } { { "g07_stack.bdf" "inst147" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10104 144 256 10192 "inst147" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433834 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "BUSMUX:inst147 " "Elaborated megafunction instantiation \"BUSMUX:inst147\"" {  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10104 144 256 10192 "inst147" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488407433834 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "BUSMUX:inst147 " "Instantiated megafunction \"BUSMUX:inst147\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH 6 " "Parameter \"WIDTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1488407433834 ""}  } { { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { 10104 144 256 10192 "inst147" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1488407433834 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[51\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[51\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[50\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[50\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[49\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[49\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[48\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[48\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[47\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[47\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[46\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[46\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[45\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[45\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[44\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[44\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[43\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[43\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[42\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[42\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[41\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[41\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[40\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[40\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[39\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[39\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[38\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[38\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[37\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[37\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[36\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[36\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[35\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[35\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[34\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[34\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[33\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[33\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[32\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[32\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[31\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[31\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[30\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[30\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[29\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[29\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[28\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[28\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[27\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[27\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[26\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[26\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[25\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[25\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[24\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[24\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[23\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[23\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[22\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[22\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[21\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[21\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[20\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[20\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[19\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[19\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[18\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[18\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[17\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[17\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[16\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[16\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[15\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[15\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[14\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[14\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[13\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[13\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[12\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[12\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[11\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[11\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[10\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[10\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[9\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[9\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[8\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[8\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[7\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[7\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[6\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[6\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[5\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[5\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[4\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[4\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[3\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[3\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[2\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[2\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[1\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[1\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "g07_popenable:inst13\|lpm_rom:rom\|otri\[0\] " "Converted tri-state buffer \"g07_popenable:inst13\|lpm_rom:rom\|otri\[0\]\" feeding internal logic into a wire" {  } { { "lpm_rom.tdf" "" { Text "d:/intelfpga/quartus/libraries/megafunctions/lpm_rom.tdf" 67 6 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1488407434937 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1488407434937 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1488407438370 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1488407438370 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "710 " "Implemented 710 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1488407438486 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1488407438486 ""} { "Info" "ICUT_CUT_TM_LCELLS" "627 " "Implemented 627 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1488407438486 ""} { "Info" "ICUT_CUT_TM_RAMS" "52 " "Implemented 52 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1488407438486 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1488407438486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 424 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 424 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "539 " "Peak virtual memory: 539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488407438540 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 01 17:30:38 2017 " "Processing ended: Wed Mar 01 17:30:38 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488407438540 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488407438540 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488407438540 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488407438540 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1488407439603 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488407439603 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 01 17:30:39 2017 " "Processing started: Wed Mar 01 17:30:39 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488407439603 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1488407439603 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off g07_stack -c g07_stack " "Command: quartus_fit --read_settings_files=off --write_settings_files=off g07_stack -c g07_stack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1488407439603 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #3" {  } {  } 0 0 "qfit2_default_script.tcl version: #3" 0 0 "Fitter" 0 0 1488407439657 ""}
{ "Info" "0" "" "Project  = g07_stack" {  } {  } 0 0 "Project  = g07_stack" 0 0 "Fitter" 0 0 1488407439673 ""}
{ "Info" "0" "" "Revision = g07_stack" {  } {  } 0 0 "Revision = g07_stack" 0 0 "Fitter" 0 0 1488407439673 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1488407439772 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "g07_stack EP2C5T144C6 " "Automatically selected device EP2C5T144C6 for design g07_stack" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1488407439857 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1488407439942 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1488407439957 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Device EP2C8T144C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1488407440145 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1488407440145 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 2439 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1488407440148 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 2440 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1488407440148 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 2441 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1488407440148 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1488407440148 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1488407440151 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 31 " "No exact pin location assignment(s) for 31 pins of 31 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FULL " "Pin FULL not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { FULL } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -128 1136 1312 -112 "FULL" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FULL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NUM\[5\] " "Pin NUM\[5\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { NUM[5] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -80 1136 1312 -64 "NUM" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NUM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NUM\[4\] " "Pin NUM\[4\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { NUM[4] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -80 1136 1312 -64 "NUM" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NUM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NUM\[3\] " "Pin NUM\[3\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { NUM[3] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -80 1136 1312 -64 "NUM" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NUM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NUM\[2\] " "Pin NUM\[2\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { NUM[2] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -80 1136 1312 -64 "NUM" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NUM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NUM\[1\] " "Pin NUM\[1\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { NUM[1] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -80 1136 1312 -64 "NUM" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NUM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NUM\[0\] " "Pin NUM\[0\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { NUM[0] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -80 1136 1312 -64 "NUM" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NUM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EMPTY " "Pin EMPTY not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { EMPTY } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -104 1136 1312 -88 "EMPTY" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMPTY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 425 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VALUE\[5\] " "Pin VALUE\[5\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { VALUE[5] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -152 1136 1312 -136 "VALUE" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VALUE[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VALUE\[4\] " "Pin VALUE\[4\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { VALUE[4] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -152 1136 1312 -136 "VALUE" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VALUE[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VALUE\[3\] " "Pin VALUE\[3\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { VALUE[3] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -152 1136 1312 -136 "VALUE" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VALUE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VALUE\[2\] " "Pin VALUE\[2\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { VALUE[2] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -152 1136 1312 -136 "VALUE" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VALUE[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VALUE\[1\] " "Pin VALUE\[1\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { VALUE[1] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -152 1136 1312 -136 "VALUE" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VALUE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VALUE\[0\] " "Pin VALUE\[0\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { VALUE[0] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -152 1136 1312 -136 "VALUE" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VALUE[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[5\] " "Pin ADDR\[5\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { ADDR[5] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -248 32 200 -232 "ADDR" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[4\] " "Pin ADDR\[4\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { ADDR[4] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -248 32 200 -232 "ADDR" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[1\] " "Pin ADDR\[1\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { ADDR[1] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -248 32 200 -232 "ADDR" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[0\] " "Pin ADDR\[0\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { ADDR[0] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -248 32 200 -232 "ADDR" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[2\] " "Pin ADDR\[2\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { ADDR[2] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -248 32 200 -232 "ADDR" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[3\] " "Pin ADDR\[3\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { ADDR[3] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -248 32 200 -232 "ADDR" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { CLK } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -176 32 200 -160 "CLK" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MODE\[1\] " "Pin MODE\[1\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { MODE[1] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -272 24 192 -256 "MODE" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MODE\[0\] " "Pin MODE\[0\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { MODE[0] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -272 24 192 -256 "MODE" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODE[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Pin RST not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { RST } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -200 32 200 -184 "RST" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENABLE " "Pin ENABLE not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { ENABLE } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -224 32 200 -208 "ENABLE" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENABLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[5\] " "Pin DATA\[5\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { DATA[5] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -296 32 200 -280 "DATA" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[4\] " "Pin DATA\[4\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { DATA[4] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -296 32 200 -280 "DATA" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[3\] " "Pin DATA\[3\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { DATA[3] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -296 32 200 -280 "DATA" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[2\] " "Pin DATA\[2\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { DATA[2] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -296 32 200 -280 "DATA" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[1\] " "Pin DATA\[1\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { DATA[1] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -296 32 200 -280 "DATA" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[0\] " "Pin DATA\[0\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { DATA[0] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -296 32 200 -280 "DATA" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 421 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407440199 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1488407440199 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "g07_stack.sdc " "Synopsys Design Constraints File file not found: 'g07_stack.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1488407440381 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1488407440381 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1488407440394 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488407440477 ""}  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { CLK } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -176 32 200 -160 "CLK" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488407440477 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node RST (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488407440477 ""}  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { RST } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -200 32 200 -184 "RST" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488407440477 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1488407440610 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1488407440612 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1488407440612 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1488407440615 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1488407440617 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1488407440618 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1488407440618 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1488407440620 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1488407440621 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1488407440623 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1488407440623 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "29 unused 3.3V 15 14 0 " "Number of I/O pins in group: 29 (unused VREF, 3.3V VCCIO, 15 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1488407440624 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1488407440624 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1488407440624 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 15 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1488407440625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1488407440625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1488407440625 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1488407440625 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1488407440625 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1488407440625 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488407440655 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1488407441127 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488407441451 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1488407441465 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1488407442585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488407442585 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1488407442744 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "D:/intelFPGA/Lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1488407444664 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1488407444664 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488407444958 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1488407444958 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1488407444958 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.59 " "Total time spent on timing analysis during the Fitter is 0.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1488407444980 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1488407444995 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "14 " "Found 14 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FULL 0 " "Pin \"FULL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488407445011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM\[5\] 0 " "Pin \"NUM\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488407445011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM\[4\] 0 " "Pin \"NUM\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488407445011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM\[3\] 0 " "Pin \"NUM\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488407445011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM\[2\] 0 " "Pin \"NUM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488407445011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM\[1\] 0 " "Pin \"NUM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488407445011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM\[0\] 0 " "Pin \"NUM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488407445011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EMPTY 0 " "Pin \"EMPTY\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488407445011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VALUE\[5\] 0 " "Pin \"VALUE\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488407445011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VALUE\[4\] 0 " "Pin \"VALUE\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488407445011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VALUE\[3\] 0 " "Pin \"VALUE\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488407445011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VALUE\[2\] 0 " "Pin \"VALUE\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488407445011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VALUE\[1\] 0 " "Pin \"VALUE\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488407445011 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VALUE\[0\] 0 " "Pin \"VALUE\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488407445011 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1488407445011 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1488407445281 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1488407445324 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1488407445628 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488407445797 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1488407445810 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1488407445847 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA/Lab3/output_files/g07_stack.fit.smsg " "Generated suppressed messages file D:/intelFPGA/Lab3/output_files/g07_stack.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1488407445975 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "600 " "Peak virtual memory: 600 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488407446228 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 01 17:30:46 2017 " "Processing ended: Wed Mar 01 17:30:46 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488407446228 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488407446228 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488407446228 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1488407446228 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1488407447160 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488407447160 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 01 17:30:47 2017 " "Processing started: Wed Mar 01 17:30:47 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488407447160 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1488407447160 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off g07_stack -c g07_stack " "Command: quartus_asm --read_settings_files=off --write_settings_files=off g07_stack -c g07_stack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1488407447160 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1488407447605 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1488407447618 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "427 " "Peak virtual memory: 427 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488407447855 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 01 17:30:47 2017 " "Processing ended: Wed Mar 01 17:30:47 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488407447855 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488407447855 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488407447855 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1488407447855 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1488407448475 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1488407448904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488407448904 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 01 17:30:48 2017 " "Processing started: Wed Mar 01 17:30:48 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488407448904 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1488407448904 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta g07_stack -c g07_stack " "Command: quartus_sta g07_stack -c g07_stack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1488407448904 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1488407448974 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1488407449105 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "g07_stack.sdc " "Synopsys Design Constraints File file not found: 'g07_stack.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1488407449255 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1488407449256 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLK CLK " "create_clock -period 1.000 -name CLK CLK" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488407449258 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1488407449258 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1488407449258 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1488407449273 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1488407449273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -4.334 " "Worst-case setup slack is -4.334" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488407449273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488407449273 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.334     -1267.564 CLK  " "   -4.334     -1267.564 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488407449273 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1488407449273 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.524 " "Worst-case hold slack is 0.524" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488407449289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488407449289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.524         0.000 CLK  " "    0.524         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488407449289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1488407449289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1488407449289 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1488407449289 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488407449289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488407449289 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -353.532 CLK  " "   -1.423      -353.532 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488407449289 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1488407449289 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1488407449336 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1488407449336 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1488407449374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -2.090 " "Worst-case setup slack is -2.090" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488407449374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488407449374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.090      -611.300 CLK  " "   -2.090      -611.300 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488407449374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1488407449374 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.240 " "Worst-case hold slack is 0.240" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488407449374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488407449374 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.240         0.000 CLK  " "    0.240         0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488407449374 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1488407449374 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1488407449374 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1488407449389 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.423 " "Worst-case minimum pulse width slack is -1.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488407449389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488407449389 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.423      -353.532 CLK  " "   -1.423      -353.532 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1488407449389 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1488407449389 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1488407449436 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1488407449458 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1488407449458 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "424 " "Peak virtual memory: 424 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488407449521 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 01 17:30:49 2017 " "Processing ended: Wed Mar 01 17:30:49 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488407449521 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488407449521 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488407449521 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488407449521 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1488407450457 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1488407450473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 01 17:30:50 2017 " "Processing started: Wed Mar 01 17:30:50 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1488407450473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1488407450473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off g07_stack -c g07_stack " "Command: quartus_eda --read_settings_files=off --write_settings_files=off g07_stack -c g07_stack" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1488407450473 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "g07_stack.vo D:/intelFPGA/Lab3/simulation/modelsim/ simulation " "Generated file g07_stack.vo in folder \"D:/intelFPGA/Lab3/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1488407450936 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "403 " "Peak virtual memory: 403 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488407450973 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 01 17:30:50 2017 " "Processing ended: Wed Mar 01 17:30:50 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488407450973 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488407450973 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488407450973 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488407450973 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 434 s " "Quartus II Full Compilation was successful. 0 errors, 434 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1488407451619 ""}
