0.7
2020.2
Oct 19 2021
02:56:52
/home/student/kligeza/PPCU_RISCV/mtm_ppcu_vlsi_riscv/hw/asic/rtl/pads_in.v,1722445710,systemVerilog,,,,,,,,,,,,
/home/student/kligeza/PPCU_RISCV/mtm_ppcu_vlsi_riscv/hw/asic/rtl/pads_out.v,1720775137,systemVerilog,,,,,,,,,,,,
/home/student/kligeza/PPCU_RISCV/mtm_ppcu_vlsi_riscv/hw/asic/rtl/pads_pwr.v,1721757757,systemVerilog,,,,,,,,,,,,
/home/student/kligeza/PPCU_RISCV_2/mtm_ppcu_vlsi_riscv/hw/asic/rtl/pads_in.v,1723185430,systemVerilog,,,,,,,,,,,,
/home/student/kligeza/PPCU_RISCV_2/mtm_ppcu_vlsi_riscv/hw/asic/rtl/pads_out.v,1722970093,systemVerilog,,,,,,,,,,,,
/home/student/kligeza/PPCU_RISCV_2/mtm_ppcu_vlsi_riscv/hw/asic/rtl/pads_pwr.v,1723190974,systemVerilog,,,,,,,,,,,,
/home/student/kligeza/PPCU_RISCV_2/mtm_ppcu_vlsi_riscv/hw/asic/synth/results/mtm_riscv_chip.v,1723990823,systemVerilog,,,,boot_mem;core_ibus_instr_bus_master_dbus_data_bus_master;cu;data_bus_arbiter_core_dbus_data_bus_slave_boot_rom_dbus_data_bus_master_code_ram_dbus_data_bus_master_data_ram_dbus_data_bus_master_gpio_dbus_data_bus_master_uart_dbus_data_bus_master;data_ram_dbus_data_bus_slave;idu;ifu_ibus_instr_bus_master;mtm_riscv_chip;pads_in;pads_out;pads_pwr;ram;ram_1322;rf;soc;uart_clock_generator;uart_dbus_data_bus_slave;uart_receiver;uart_transmitter,,,,,,,,
