// Seed: 1066303477
module module_0 (
    module_0,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_10 = 32'd51
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10
);
  inout wire _id_10;
  input wire id_9;
  output uwire id_8;
  input wire id_7;
  inout wire id_6;
  input logic [7:0] id_5;
  input wire id_4;
  input wire id_3;
  inout tri id_2;
  inout wire id_1;
  supply1 id_11;
  parameter id_12 = -1;
  assign id_8 = -1;
  wire id_13;
  assign id_2  = -1;
  assign id_11 = 1;
  module_0 modCall_1 (
      id_12,
      id_12,
      id_9,
      id_11,
      id_6
  );
  wire id_14 = id_1;
  logic id_15;
  wire [1 : -1] id_16;
  logic [1 : 1] id_17[1 : 1];
endmodule
