#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Sun Jan  6 19:34:26 2019
# Process ID: 7704
# Current directory: E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.runs/impl_1
# Command line: vivado.exe -log sd_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source sd_test.tcl -notrace
# Log file: E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.runs/impl_1/sd_test.vdi
# Journal file: E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source sd_test.tcl -notrace
Command: link_design -top sd_test -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'ila_0_inst'
INFO: [Project 1-454] Reading design checkpoint 'e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.srcs/sources_1/ip/pll/pll.dcp' for cell 'pll_inst'
INFO: [Netlist 29-17] Analyzing 124 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-140] Inserted 1 IBUFs to IO ports without IO buffers.
WARNING: [Opt 31-35] Removing redundant IBUF, pll_inst/inst/clkin1_ibufg, from the path connected to top-level port: clk 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'pll_inst/clk_in1' is not directly connected to top level port. Synthesis is ignored for e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.srcs/sources_1/ip/pll/pll/pll.edf but preserved for implementation. [e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.srcs/sources_1/ip/pll/pll/pll.edf:297]
INFO: [Chipscope 16-324] Core: ila_0_inst UUID: d8923df3-e0ca-58ef-8f94-7de50e816f31 
Parsing XDC File [e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_0_inst/inst'
Finished Parsing XDC File [e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ila_0_inst/inst'
Parsing XDC File [e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_0_inst/inst'
Finished Parsing XDC File [e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'ila_0_inst/inst'
Parsing XDC File [e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll_inst/inst'
Finished Parsing XDC File [e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.srcs/sources_1/ip/pll/pll_board.xdc] for cell 'pll_inst/inst'
Parsing XDC File [e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll_inst/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.srcs/sources_1/ip/pll/pll.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.srcs/sources_1/ip/pll/pll.xdc:57]
get_clocks: Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 1281.926 ; gain = 564.918
Finished Parsing XDC File [e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.srcs/sources_1/ip/pll/pll.xdc] for cell 'pll_inst/inst'
Parsing XDC File [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.srcs/constrs_1/new/MicroSD_Test.xdc]
Finished Parsing XDC File [E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.srcs/constrs_1/new/MicroSD_Test.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 60 instances

13 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:24 . Memory (MB): peak = 1281.926 ; gain = 909.508
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.948 . Memory (MB): peak = 1281.926 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 14eca1203

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 1295.184 ; gain = 13.258

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "1878a28cd6314a6b".
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.runs/impl_1/.Xil/Vivado-7704-evelovely/dbg_hub_CV.0/out/xsdbm.xdc:11]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "wr_clk_period": no such variable
 [e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.runs/impl_1/.Xil/Vivado-7704-evelovely/dbg_hub_CV.0/out/xsdbm.xdc:13]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.runs/impl_1/.Xil/Vivado-7704-evelovely/dbg_hub_CV.0/out/xsdbm.xdc:18]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.runs/impl_1/.Xil/Vivado-7704-evelovely/dbg_hub_CV.0/out/xsdbm.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value": no such variable
 [e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.runs/impl_1/.Xil/Vivado-7704-evelovely/dbg_hub_CV.0/out/xsdbm.xdc:21]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.runs/impl_1/.Xil/Vivado-7704-evelovely/dbg_hub_CV.0/out/xsdbm.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "rd_clk_period_2": no such variable
 [e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.runs/impl_1/.Xil/Vivado-7704-evelovely/dbg_hub_CV.0/out/xsdbm.xdc:26]
CRITICAL WARNING: [Common 17-55] 'get_property' expects at least one object. [e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.runs/impl_1/.Xil/Vivado-7704-evelovely/dbg_hub_CV.0/out/xsdbm.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.runs/impl_1/.Xil/Vivado-7704-evelovely/dbg_hub_CV.0/out/xsdbm.xdc:34]
CRITICAL WARNING: [Common 17-1548] Command failed: can't read "skew_value_2": no such variable
 [e:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.runs/impl_1/.Xil/Vivado-7704-evelovely/dbg_hub_CV.0/out/xsdbm.xdc:37]
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 1308.859 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: b8c3b42e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 1308.859 ; gain = 13.676

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 1 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 199aa092e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:28 . Memory (MB): peak = 1308.859 ; gain = 13.676
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1c4f1bd92

Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 1308.859 ; gain = 13.676
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells

Phase 4 Sweep
Phase 4 Sweep | Checksum: 18ed3ae2d

Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 1308.859 ; gain = 13.676
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 55 cells

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG clk_IBUF_BUFG_inst to drive 1802 load(s) on clock net clk_IBUF_BUFG
INFO: [Opt 31-193] Inserted 1 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 1761e0003

Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 1308.859 ; gain = 13.676
INFO: [Opt 31-662] Phase BUFG optimization created 1 cells of which 1 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 904bc615

Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 1308.859 ; gain = 13.676
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 904bc615

Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 1308.859 ; gain = 13.676
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1308.859 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 904bc615

Time (s): cpu = 00:00:03 ; elapsed = 00:00:29 . Memory (MB): peak = 1308.859 ; gain = 13.676

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=14.730 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 1 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 1 newly gated: 0 Total Ports: 2
Ending PowerOpt Patch Enables Task | Checksum: 88ba427a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 1477.016 ; gain = 0.000
Ending Power Optimization Task | Checksum: 88ba427a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1477.016 ; gain = 168.156

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 88ba427a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1477.016 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
45 Infos, 4 Warnings, 10 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:33 . Memory (MB): peak = 1477.016 ; gain = 195.090
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1477.016 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.runs/impl_1/sd_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sd_test_drc_opted.rpt -pb sd_test_drc_opted.pb -rpx sd_test_drc_opted.rpx
Command: report_drc -file sd_test_drc_opted.rpt -pb sd_test_drc_opted.pb -rpx sd_test_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.runs/impl_1/sd_test_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1477.016 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 47d6105a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1477.016 ; gain = 0.000
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1477.016 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9f679cb6

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1477.016 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 19e3ef780

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1477.016 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 19e3ef780

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1477.016 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 19e3ef780

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1477.016 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 129fd0260

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1477.016 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1477.016 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: ec6af940

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1477.016 ; gain = 0.000
Phase 2 Global Placement | Checksum: 11a93bdf3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1477.016 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 11a93bdf3

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 1477.016 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 4347059d

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1477.016 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 485d3bfe

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1477.016 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 3e932319

Time (s): cpu = 00:00:11 ; elapsed = 00:00:09 . Memory (MB): peak = 1477.016 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 12ffe4e70

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1477.016 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1d2c62e46

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1477.016 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1d2c62e46

Time (s): cpu = 00:00:13 ; elapsed = 00:00:10 . Memory (MB): peak = 1477.016 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1d2c62e46

Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 1477.016 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1f374da92

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 1f374da92

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1477.016 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=15.101. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1fc60e292

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1477.016 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1fc60e292

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1477.016 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1fc60e292

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1477.016 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1fc60e292

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1477.016 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 22a79edde

Time (s): cpu = 00:00:14 ; elapsed = 00:00:11 . Memory (MB): peak = 1477.016 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 22a79edde

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1477.016 ; gain = 0.000
Ending Placer Task | Checksum: 153acf765

Time (s): cpu = 00:00:15 ; elapsed = 00:00:12 . Memory (MB): peak = 1477.016 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 4 Warnings, 10 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 1477.016 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.504 . Memory (MB): peak = 1477.016 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.runs/impl_1/sd_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file sd_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.049 . Memory (MB): peak = 1477.016 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file sd_test_utilization_placed.rpt -pb sd_test_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.109 . Memory (MB): peak = 1477.016 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file sd_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1477.016 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: d13ad724 ConstDB: 0 ShapeSum: 82722041 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 103bcf811

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1477.016 ; gain = 0.000
Post Restoration Checksum: NetGraph: bf193f49 NumContArr: 44a3b8c8 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 103bcf811

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1477.016 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 103bcf811

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1477.016 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 103bcf811

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1477.016 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 18db4c06d

Time (s): cpu = 00:00:25 ; elapsed = 00:00:23 . Memory (MB): peak = 1477.016 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.167 | TNS=0.000  | WHS=-0.207 | THS=-38.872|

Phase 2 Router Initialization | Checksum: 146710d78

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1477.016 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 9690d3f9

Time (s): cpu = 00:00:26 ; elapsed = 00:00:23 . Memory (MB): peak = 1477.016 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 271
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.274 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 10d5085f5

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1477.016 ; gain = 0.000

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.274 | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 185d493ca

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1477.016 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 185d493ca

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1477.016 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 185d493ca

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1477.016 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 185d493ca

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1477.016 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 185d493ca

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1477.016 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 18851df4a

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1477.016 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=15.281 | TNS=0.000  | WHS=0.045  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 185c3f3aa

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1477.016 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 185c3f3aa

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1477.016 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.580563 %
  Global Horizontal Routing Utilization  = 0.773295 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1f51fab84

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1477.016 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1f51fab84

Time (s): cpu = 00:00:28 ; elapsed = 00:00:24 . Memory (MB): peak = 1477.016 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 22bebe294

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1477.016 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=15.281 | TNS=0.000  | WHS=0.045  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 22bebe294

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1477.016 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:29 ; elapsed = 00:00:25 . Memory (MB): peak = 1477.016 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
88 Infos, 4 Warnings, 10 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 1477.016 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.561 . Memory (MB): peak = 1477.016 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.runs/impl_1/sd_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file sd_test_drc_routed.rpt -pb sd_test_drc_routed.pb -rpx sd_test_drc_routed.rpx
Command: report_drc -file sd_test_drc_routed.rpt -pb sd_test_drc_routed.pb -rpx sd_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.runs/impl_1/sd_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file sd_test_methodology_drc_routed.rpt -pb sd_test_methodology_drc_routed.pb -rpx sd_test_methodology_drc_routed.rpx
Command: report_methodology -file sd_test_methodology_drc_routed.rpt -pb sd_test_methodology_drc_routed.pb -rpx sd_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file E:/Xilinx/Artix-7/Workspace-DDR3-DB2/Test07_MicroSD_Test/project_1.runs/impl_1/sd_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file sd_test_power_routed.rpt -pb sd_test_power_summary_routed.pb -rpx sd_test_power_routed.rpx
Command: report_power -file sd_test_power_routed.rpt -pb sd_test_power_summary_routed.pb -rpx sd_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
101 Infos, 4 Warnings, 10 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file sd_test_route_status.rpt -pb sd_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file sd_test_timing_summary_routed.rpt -pb sd_test_timing_summary_routed.pb -rpx sd_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file sd_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file sd_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file sd_test_bus_skew_routed.rpt -pb sd_test_bus_skew_routed.pb -rpx sd_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun Jan  6 19:36:29 2019...
