# Pipelined-MIPS-Processor
A pipelined MIPS Processor with 5 stages written in SystemVerilog.
