
*** Running vivado
    with args -log MicroBlaze_CC_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source MicroBlaze_CC_0_0.tcl



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Mon Jan 20 02:21:40 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source MicroBlaze_CC_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2024.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.cache/ip 
Command: synth_design -top MicroBlaze_CC_0_0 -part xc7z010clg400-1 -incremental_mode off -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z010'
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 12124
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:09 . Memory (MB): peak = 1057.820 ; gain = 466.605
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'MicroBlaze_CC_0_0' [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_CC_0_0/synth/MicroBlaze_CC_0_0.v:53]
INFO: [Synth 8-6157] synthesizing module 'CC' [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/CC.v:4]
INFO: [Synth 8-6155] done synthesizing module 'CC' (0#1) [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/CC.v:4]
INFO: [Synth 8-6155] done synthesizing module 'MicroBlaze_CC_0_0' (0#1) [c:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.gen/sources_1/bd/MicroBlaze/ip/MicroBlaze_CC_0_0/synth/MicroBlaze_CC_0_0.v:53]
WARNING: [Synth 8-6014] Unused sequential element wave00Address_reg was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/CC.v:76]
WARNING: [Synth 8-6014] Unused sequential element wave1Address_reg was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/CC.v:78]
WARNING: [Synth 8-6014] Unused sequential element wave01Address_reg was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/CC.v:79]
WARNING: [Synth 8-6014] Unused sequential element wave2Address_reg was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/CC.v:81]
WARNING: [Synth 8-6014] Unused sequential element wave02Address_reg was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/CC.v:82]
WARNING: [Synth 8-6014] Unused sequential element wave3Address_reg was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/CC.v:84]
WARNING: [Synth 8-6014] Unused sequential element wave03Address_reg was removed.  [C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.srcs/sources_1/new/CC.v:85]
WARNING: [Synth 8-7129] Port clk1Mhz in module CC is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1170.812 ; gain = 579.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1170.812 ; gain = 579.598
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 1170.812 ; gain = 579.598
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1170.812 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1263.945 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1263.980 ; gain = 0.035
INFO: [Designutils 20-5008] Incremental synthesis strategy off
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1263.980 ; gain = 672.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z010clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1263.980 ; gain = 672.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1263.980 ; gain = 672.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:22 . Memory (MB): peak = 1263.980 ; gain = 672.766
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 3     
	   2 Input   17 Bit       Adders := 1     
	   2 Input   16 Bit       Adders := 1     
	   3 Input   16 Bit       Adders := 3     
+---Registers : 
	               36 Bit    Registers := 4     
	               16 Bit    Registers := 4     
	               12 Bit    Registers := 1     
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 80 (col length:40)
BRAMs: 120 (col length: RAMB18 40 RAMB36 20)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
DSP Report: Generating DSP inst/temp2_reg, operation Mode is: (A*B)'.
DSP Report: register inst/temp2_reg is absorbed into DSP inst/temp2_reg.
DSP Report: operator inst/temp20 is absorbed into DSP inst/temp2_reg.
DSP Report: Generating DSP inst/product_stage2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register inst/product_stage2_reg is absorbed into DSP inst/product_stage2_reg.
DSP Report: register inst/temp3_reg is absorbed into DSP inst/product_stage2_reg.
DSP Report: operator inst/product_stage20 is absorbed into DSP inst/product_stage2_reg.
DSP Report: operator inst/temp30 is absorbed into DSP inst/product_stage2_reg.
DSP Report: Generating DSP inst/temp0_reg, operation Mode is: (A*B)'.
DSP Report: register inst/temp0_reg is absorbed into DSP inst/temp0_reg.
DSP Report: operator inst/temp00 is absorbed into DSP inst/temp0_reg.
DSP Report: Generating DSP inst/product_stage1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register inst/product_stage1_reg is absorbed into DSP inst/product_stage1_reg.
DSP Report: register inst/temp1_reg is absorbed into DSP inst/product_stage1_reg.
DSP Report: operator inst/product_stage10 is absorbed into DSP inst/product_stage1_reg.
DSP Report: operator inst/temp10 is absorbed into DSP inst/product_stage1_reg.
DSP Report: Generating DSP inst/product_stage3_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register inst/product_stage3_reg is absorbed into DSP inst/product_stage3_reg.
DSP Report: operator inst/product_stage30 is absorbed into DSP inst/product_stage3_reg.
DSP Report: Generating DSP inst/product_reg, operation Mode is: (PCIN+P)'.
DSP Report: register inst/product_reg is absorbed into DSP inst/product_reg.
DSP Report: operator inst/product0 is absorbed into DSP inst/product_reg.
DSP Report: Generating DSP inst/temp02_reg, operation Mode is: (A*B)'.
DSP Report: register inst/temp02_reg is absorbed into DSP inst/temp02_reg.
DSP Report: operator inst/temp020 is absorbed into DSP inst/temp02_reg.
DSP Report: Generating DSP inst/product1_stage2_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register inst/product1_stage2_reg is absorbed into DSP inst/product1_stage2_reg.
DSP Report: register inst/temp03_reg is absorbed into DSP inst/product1_stage2_reg.
DSP Report: operator inst/product1_stage20 is absorbed into DSP inst/product1_stage2_reg.
DSP Report: operator inst/temp030 is absorbed into DSP inst/product1_stage2_reg.
DSP Report: Generating DSP inst/temp00_reg, operation Mode is: (A*B)'.
DSP Report: register inst/temp00_reg is absorbed into DSP inst/temp00_reg.
DSP Report: operator inst/temp000 is absorbed into DSP inst/temp00_reg.
DSP Report: Generating DSP inst/product1_stage1_reg, operation Mode is: (PCIN+(A*B)')'.
DSP Report: register inst/product1_stage1_reg is absorbed into DSP inst/product1_stage1_reg.
DSP Report: register inst/temp01_reg is absorbed into DSP inst/product1_stage1_reg.
DSP Report: operator inst/product1_stage10 is absorbed into DSP inst/product1_stage1_reg.
DSP Report: operator inst/temp010 is absorbed into DSP inst/product1_stage1_reg.
DSP Report: Generating DSP inst/product1_stage3_reg, operation Mode is: (PCIN+A:B)'.
DSP Report: register inst/product1_stage3_reg is absorbed into DSP inst/product1_stage3_reg.
DSP Report: operator inst/product1_stage30 is absorbed into DSP inst/product1_stage3_reg.
DSP Report: Generating DSP inst/product1_reg, operation Mode is: (PCIN+P)'.
DSP Report: register inst/product1_reg is absorbed into DSP inst/product1_reg.
DSP Report: operator inst/product10 is absorbed into DSP inst/product1_reg.
WARNING: [Synth 8-7129] Port clk1Mhz in module MicroBlaze_CC_0_0 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:25 . Memory (MB): peak = 1263.980 ; gain = 672.766
---------------------------------------------------------------------------------
 Sort Area is  inst/temp02_reg_7 : 0 0 : 1076 2583 : Used 1 time 0
 Sort Area is  inst/temp02_reg_7 : 0 1 : 1221 2583 : Used 1 time 0
 Sort Area is  inst/temp02_reg_7 : 0 2 : 143 2583 : Used 1 time 0
 Sort Area is  inst/temp02_reg_7 : 0 3 : 143 2583 : Used 1 time 0
 Sort Area is  inst/temp2_reg_3 : 0 0 : 1076 2583 : Used 1 time 0
 Sort Area is  inst/temp2_reg_3 : 0 1 : 1221 2583 : Used 1 time 0
 Sort Area is  inst/temp2_reg_3 : 0 2 : 143 2583 : Used 1 time 0
 Sort Area is  inst/temp2_reg_3 : 0 3 : 143 2583 : Used 1 time 0
 Sort Area is  inst/temp00_reg_6 : 0 0 : 1076 2297 : Used 1 time 0
 Sort Area is  inst/temp00_reg_6 : 0 1 : 1221 2297 : Used 1 time 0
 Sort Area is  inst/temp0_reg_0 : 0 0 : 1076 2297 : Used 1 time 0
 Sort Area is  inst/temp0_reg_0 : 0 1 : 1221 2297 : Used 1 time 0
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|CC          | (A*B)'         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CC          | (PCIN+(A*B)')' | 12     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|CC          | (A*B)'         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CC          | (PCIN+(A*B)')' | 12     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|CC          | (PCIN+A:B)'    | 18     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CC          | (PCIN+P)'      | -      | -      | -      | -      | -1     | -    | -    | -    | -    | -     | 0    | 1    | 
|CC          | (A*B)'         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CC          | (PCIN+(A*B)')' | 12     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|CC          | (A*B)'         | 12     | 12     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|CC          | (PCIN+(A*B)')' | 12     | 12     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|CC          | (PCIN+A:B)'    | 18     | 18     | -      | -      | -1     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CC          | (PCIN+P)'      | -      | -      | -      | -      | -1     | -    | -    | -    | -    | -     | 0    | 1    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 1418.836 ; gain = 827.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 1419.133 ; gain = 827.918
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:18 ; elapsed = 00:00:37 . Memory (MB): peak = 1438.219 ; gain = 847.004
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1648.859 ; gain = 1057.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1648.859 ; gain = 1057.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1648.859 ; gain = 1057.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1648.859 ; gain = 1057.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1648.859 ; gain = 1057.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1648.859 ; gain = 1057.645
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|CC          | (A*B)'         | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CC          | (PCIN+(A*B)')' | 30     | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 1    | 
|CC          | (A*B)'         | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CC          | (PCIN+(A*B)')' | 30     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|CC          | (PCIN+A:B)'    | 30     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CC          | (PCIN+P)'      | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 1    | 
|CC          | (A*B)'         | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CC          | (PCIN+(A*B)')' | 30     | 18     | -      | -      | 0      | 0    | 0    | -    | -    | -     | 1    | 1    | 
|CC          | (A*B)'         | 30     | 18     | -      | -      | 24     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CC          | (PCIN+(A*B)')' | 30     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 1    | 1    | 
|CC          | (PCIN+A:B)'    | 30     | 18     | -      | -      | 36     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|CC          | (PCIN+P)'      | -      | -      | -      | -      | 36     | -    | -    | -    | -    | -     | 0    | 1    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |CARRY4  |    75|
|2     |DSP48E1 |    12|
|6     |LUT1    |    38|
|7     |LUT2    |   249|
|8     |LUT3    |    12|
|9     |LUT4    |    70|
|10    |LUT6    |     5|
|11    |FDRE    |   171|
|12    |FDSE    |    10|
+------+--------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:46 . Memory (MB): peak = 1648.859 ; gain = 1057.645
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 2 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:44 . Memory (MB): peak = 1648.859 ; gain = 964.477
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:47 . Memory (MB): peak = 1648.859 ; gain = 1057.645
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1648.859 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 87 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 12 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1648.859 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 892f3b4a
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:54 . Memory (MB): peak = 1648.859 ; gain = 1266.660
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1648.859 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Cascade_hydrophones/WorkspaceOMDHydrophones/Hardware/HydroProccess/HydroProccess.runs/MicroBlaze_CC_0_0_synth_1/MicroBlaze_CC_0_0.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file MicroBlaze_CC_0_0_utilization_synth.rpt -pb MicroBlaze_CC_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon Jan 20 02:22:40 2025...
