# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../../../../ip_repo/hdr_ip_1.0/hdl/hdr_ip_v1_0.v"
verilog xil_defaultlib  "../../../hdr_ip_v1_0_v1_0_project.srcs/sim_1/new/tb.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
