{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 21 17:47:29 2018 " "Info: Processing started: Mon May 21 17:47:29 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off MemoryDesign -c MemoryDesign --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off MemoryDesign -c MemoryDesign --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK_50MHz " "Info: Assuming node \"CLK_50MHz\" is an undefined clock" {  } { { "ALTSYNCRAM15.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/MemoryDesign/ALTSYNCRAM15.bdf" { { 0 -128 40 16 "CLK_50MHz" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK_50MHz" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "ALTSYNCRAM15.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/MemoryDesign/ALTSYNCRAM15.bdf" { { 152 -176 -8 168 "CLK" "" } } } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "newlcd:inst1\|LCD_Display:inst\|CLK_400HZ " "Info: Detected ripple clock \"newlcd:inst1\|LCD_Display:inst\|CLK_400HZ\" as buffer" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } } { "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "newlcd:inst1\|LCD_Display:inst\|CLK_400HZ" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "CLK_50MHz memory newlcd:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated\|ram_block1a0~porta_address_reg0 register newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 149.52 MHz 6.688 ns Internal " "Info: Clock \"CLK_50MHz\" has Internal fmax of 149.52 MHz between source memory \"newlcd:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated\|ram_block1a0~porta_address_reg0\" and destination register \"newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]\" (period= 6.688 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.460 ns + Longest memory register " "Info: + Longest memory to register delay is 6.460 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns newlcd:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated\|ram_block1a0~porta_address_reg0 1 MEM M4K_X52_Y26 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y26; Fanout = 8; MEM Node = 'newlcd:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_og71.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/MemoryDesign/db/altsyncram_og71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.993 ns) 2.993 ns newlcd:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated\|q_a\[7\] 2 MEM M4K_X52_Y26 3 " "Info: 2: + IC(0.000 ns) + CELL(2.993 ns) = 2.993 ns; Loc. = M4K_X52_Y26; Fanout = 3; MEM Node = 'newlcd:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated\|q_a\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.993 ns" { newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|q_a[7] } "NODE_NAME" } } { "db/altsyncram_og71.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/MemoryDesign/db/altsyncram_og71.tdf" 31 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.398 ns) 4.076 ns newlcd:inst1\|LCD_Display:inst\|Equal0~0 3 COMB LCCOMB_X53_Y26_N26 9 " "Info: 3: + IC(0.685 ns) + CELL(0.398 ns) = 4.076 ns; Loc. = LCCOMB_X53_Y26_N26; Fanout = 9; COMB Node = 'newlcd:inst1\|LCD_Display:inst\|Equal0~0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.083 ns" { newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|q_a[7] newlcd:inst1|LCD_Display:inst|Equal0~0 } "NODE_NAME" } } { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/altera/91sp2/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1871 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.150 ns) 4.526 ns newlcd:inst1\|LCD_Display:inst\|Next_Char\[1\]~4 4 COMB LCCOMB_X53_Y26_N14 5 " "Info: 4: + IC(0.300 ns) + CELL(0.150 ns) = 4.526 ns; Loc. = LCCOMB_X53_Y26_N14; Fanout = 5; COMB Node = 'newlcd:inst1\|LCD_Display:inst\|Next_Char\[1\]~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.450 ns" { newlcd:inst1|LCD_Display:inst|Equal0~0 newlcd:inst1|LCD_Display:inst|Next_Char[1]~4 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.286 ns) + CELL(0.419 ns) 5.231 ns newlcd:inst1\|LCD_Display:inst\|Selector6~2 5 COMB LCCOMB_X53_Y26_N0 3 " "Info: 5: + IC(0.286 ns) + CELL(0.419 ns) = 5.231 ns; Loc. = LCCOMB_X53_Y26_N0; Fanout = 3; COMB Node = 'newlcd:inst1\|LCD_Display:inst\|Selector6~2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.705 ns" { newlcd:inst1|LCD_Display:inst|Next_Char[1]~4 newlcd:inst1|LCD_Display:inst|Selector6~2 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.469 ns) + CELL(0.275 ns) 5.975 ns newlcd:inst1\|LCD_Display:inst\|Selector6~3 6 COMB LCCOMB_X53_Y26_N2 1 " "Info: 6: + IC(0.469 ns) + CELL(0.275 ns) = 5.975 ns; Loc. = LCCOMB_X53_Y26_N2; Fanout = 1; COMB Node = 'newlcd:inst1\|LCD_Display:inst\|Selector6~3'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.744 ns" { newlcd:inst1|LCD_Display:inst|Selector6~2 newlcd:inst1|LCD_Display:inst|Selector6~3 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.251 ns) + CELL(0.150 ns) 6.376 ns newlcd:inst1\|LCD_Display:inst\|Selector6~4 7 COMB LCCOMB_X53_Y26_N10 1 " "Info: 7: + IC(0.251 ns) + CELL(0.150 ns) = 6.376 ns; Loc. = LCCOMB_X53_Y26_N10; Fanout = 1; COMB Node = 'newlcd:inst1\|LCD_Display:inst\|Selector6~4'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { newlcd:inst1|LCD_Display:inst|Selector6~3 newlcd:inst1|LCD_Display:inst|Selector6~4 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 171 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 6.460 ns newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 8 REG LCFF_X53_Y26_N11 2 " "Info: 8: + IC(0.000 ns) + CELL(0.084 ns) = 6.460 ns; Loc. = LCFF_X53_Y26_N11; Fanout = 2; REG Node = 'newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { newlcd:inst1|LCD_Display:inst|Selector6~4 newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.469 ns ( 69.18 % ) " "Info: Total cell delay = 4.469 ns ( 69.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.991 ns ( 30.82 % ) " "Info: Total interconnect delay = 1.991 ns ( 30.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.460 ns" { newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|q_a[7] newlcd:inst1|LCD_Display:inst|Equal0~0 newlcd:inst1|LCD_Display:inst|Next_Char[1]~4 newlcd:inst1|LCD_Display:inst|Selector6~2 newlcd:inst1|LCD_Display:inst|Selector6~3 newlcd:inst1|LCD_Display:inst|Selector6~4 newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.460 ns" { newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 {} newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|q_a[7] {} newlcd:inst1|LCD_Display:inst|Equal0~0 {} newlcd:inst1|LCD_Display:inst|Next_Char[1]~4 {} newlcd:inst1|LCD_Display:inst|Selector6~2 {} newlcd:inst1|LCD_Display:inst|Selector6~3 {} newlcd:inst1|LCD_Display:inst|Selector6~4 {} newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 0.685ns 0.300ns 0.286ns 0.469ns 0.251ns 0.000ns } { 0.000ns 2.993ns 0.398ns 0.150ns 0.419ns 0.275ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.055 ns - Smallest " "Info: - Smallest clock skew is -0.055 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHz destination 5.968 ns + Shortest register " "Info: + Shortest clock path from clock \"CLK_50MHz\" to destination register is 5.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHz } "NODE_NAME" } } { "ALTSYNCRAM15.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/MemoryDesign/ALTSYNCRAM15.bdf" { { 0 -128 40 16 "CLK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.787 ns) 2.809 ns newlcd:inst1\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X18_Y22_N9 2 " "Info: 2: + IC(1.023 ns) + CELL(0.787 ns) = 2.809 ns; Loc. = LCFF_X18_Y22_N9; Fanout = 2; REG Node = 'newlcd:inst1\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.621 ns) + CELL(0.000 ns) 4.430 ns newlcd:inst1\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G1 44 " "Info: 3: + IC(1.621 ns) + CELL(0.000 ns) = 4.430 ns; Loc. = CLKCTRL_G1; Fanout = 44; COMB Node = 'newlcd:inst1\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 5.968 ns newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 4 REG LCFF_X53_Y26_N11 2 " "Info: 4: + IC(1.001 ns) + CELL(0.537 ns) = 5.968 ns; Loc. = LCFF_X53_Y26_N11; Fanout = 2; REG Node = 'newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.92 % ) " "Info: Total cell delay = 2.323 ns ( 38.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.645 ns ( 61.08 % ) " "Info: Total interconnect delay = 3.645 ns ( 61.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.968 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.968 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 1.023ns 1.621ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHz source 6.023 ns - Longest memory " "Info: - Longest clock path from clock \"CLK_50MHz\" to source memory is 6.023 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHz } "NODE_NAME" } } { "ALTSYNCRAM15.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/MemoryDesign/ALTSYNCRAM15.bdf" { { 0 -128 40 16 "CLK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.787 ns) 2.809 ns newlcd:inst1\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X18_Y22_N9 2 " "Info: 2: + IC(1.023 ns) + CELL(0.787 ns) = 2.809 ns; Loc. = LCFF_X18_Y22_N9; Fanout = 2; REG Node = 'newlcd:inst1\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.621 ns) + CELL(0.000 ns) 4.430 ns newlcd:inst1\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G1 44 " "Info: 3: + IC(1.621 ns) + CELL(0.000 ns) = 4.430 ns; Loc. = CLKCTRL_G1; Fanout = 44; COMB Node = 'newlcd:inst1\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.932 ns) + CELL(0.661 ns) 6.023 ns newlcd:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated\|ram_block1a0~porta_address_reg0 4 MEM M4K_X52_Y26 8 " "Info: 4: + IC(0.932 ns) + CELL(0.661 ns) = 6.023 ns; Loc. = M4K_X52_Y26; Fanout = 8; MEM Node = 'newlcd:inst1\|lpm_rom0:inst1\|altsyncram:altsyncram_component\|altsyncram_og71:auto_generated\|ram_block1a0~porta_address_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.593 ns" { newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "db/altsyncram_og71.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/MemoryDesign/db/altsyncram_og71.tdf" 34 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.447 ns ( 40.63 % ) " "Info: Total cell delay = 2.447 ns ( 40.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.576 ns ( 59.37 % ) " "Info: Total interconnect delay = 3.576 ns ( 59.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.023 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.023 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.023ns 1.621ns 0.932ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.968 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.968 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 1.023ns 1.621ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.023 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.023 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.023ns 1.621ns 0.932ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_og71.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/MemoryDesign/db/altsyncram_og71.tdf" 34 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.460 ns" { newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|q_a[7] newlcd:inst1|LCD_Display:inst|Equal0~0 newlcd:inst1|LCD_Display:inst|Next_Char[1]~4 newlcd:inst1|LCD_Display:inst|Selector6~2 newlcd:inst1|LCD_Display:inst|Selector6~3 newlcd:inst1|LCD_Display:inst|Selector6~4 newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.460 ns" { newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 {} newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|q_a[7] {} newlcd:inst1|LCD_Display:inst|Equal0~0 {} newlcd:inst1|LCD_Display:inst|Next_Char[1]~4 {} newlcd:inst1|LCD_Display:inst|Selector6~2 {} newlcd:inst1|LCD_Display:inst|Selector6~3 {} newlcd:inst1|LCD_Display:inst|Selector6~4 {} newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 0.685ns 0.300ns 0.286ns 0.469ns 0.251ns 0.000ns } { 0.000ns 2.993ns 0.398ns 0.150ns 0.419ns 0.275ns 0.150ns 0.084ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.968 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.968 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 1.023ns 1.621ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.023 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "6.023 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst1|lpm_rom0:inst1|altsyncram:altsyncram_component|altsyncram_og71:auto_generated|ram_block1a0~porta_address_reg0 {} } { 0.000ns 0.000ns 1.023ns 1.621ns 0.932ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.661ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "CLK memory memory altsyncram1:inst\|altsyncram:altsyncram_component\|altsyncram_5jc1:auto_generated\|ram_block1a0~porta_datain_reg0 altsyncram1:inst\|altsyncram:altsyncram_component\|altsyncram_5jc1:auto_generated\|ram_block1a0~porta_memory_reg0 200.0 MHz Internal " "Info: Clock \"CLK\" Internal fmax is restricted to 200.0 MHz between source memory \"altsyncram1:inst\|altsyncram:altsyncram_component\|altsyncram_5jc1:auto_generated\|ram_block1a0~porta_datain_reg0\" and destination memory \"altsyncram1:inst\|altsyncram:altsyncram_component\|altsyncram_5jc1:auto_generated\|ram_block1a0~porta_memory_reg0\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.5 ns 2.5 ns 5.0 ns " "Info: fmax restricted to Clock High delay (2.5 ns) plus Clock Low delay (2.5 ns) : restricted to 5.0 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.645 ns + Longest memory memory " "Info: + Longest memory to memory delay is 2.645 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altsyncram1:inst\|altsyncram:altsyncram_component\|altsyncram_5jc1:auto_generated\|ram_block1a0~porta_datain_reg0 1 MEM M4K_X52_Y25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X52_Y25; Fanout = 1; MEM Node = 'altsyncram1:inst\|altsyncram:altsyncram_component\|altsyncram_5jc1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_5jc1.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/MemoryDesign/db/altsyncram_5jc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.645 ns) 2.645 ns altsyncram1:inst\|altsyncram:altsyncram_component\|altsyncram_5jc1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X52_Y25 0 " "Info: 2: + IC(0.000 ns) + CELL(2.645 ns) = 2.645 ns; Loc. = M4K_X52_Y25; Fanout = 0; MEM Node = 'altsyncram1:inst\|altsyncram:altsyncram_component\|altsyncram_5jc1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_5jc1.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/MemoryDesign/db/altsyncram_5jc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.645 ns ( 100.00 % ) " "Info: Total cell delay = 2.645 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0 {} altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.025 ns - Smallest " "Info: - Smallest clock skew is -0.025 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.006 ns + Shortest memory " "Info: + Shortest clock path from clock \"CLK\" to destination memory is 3.006 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 21 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 21; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ALTSYNCRAM15.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/MemoryDesign/ALTSYNCRAM15.bdf" { { 152 -176 -8 168 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.509 ns) + CELL(0.635 ns) 3.006 ns altsyncram1:inst\|altsyncram:altsyncram_component\|altsyncram_5jc1:auto_generated\|ram_block1a0~porta_memory_reg0 2 MEM M4K_X52_Y25 0 " "Info: 2: + IC(1.509 ns) + CELL(0.635 ns) = 3.006 ns; Loc. = M4K_X52_Y25; Fanout = 0; MEM Node = 'altsyncram1:inst\|altsyncram:altsyncram_component\|altsyncram_5jc1:auto_generated\|ram_block1a0~porta_memory_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.144 ns" { CLK altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "db/altsyncram_5jc1.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/MemoryDesign/db/altsyncram_5jc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.497 ns ( 49.80 % ) " "Info: Total cell delay = 1.497 ns ( 49.80 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.509 ns ( 50.20 % ) " "Info: Total interconnect delay = 1.509 ns ( 50.20 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.006 ns" { CLK altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.006 ns" { CLK {} CLK~combout {} altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.509ns } { 0.000ns 0.862ns 0.635ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 3.031 ns - Longest memory " "Info: - Longest clock path from clock \"CLK\" to source memory is 3.031 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 21 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 21; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ALTSYNCRAM15.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/MemoryDesign/ALTSYNCRAM15.bdf" { { 152 -176 -8 168 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.509 ns) + CELL(0.660 ns) 3.031 ns altsyncram1:inst\|altsyncram:altsyncram_component\|altsyncram_5jc1:auto_generated\|ram_block1a0~porta_datain_reg0 2 MEM M4K_X52_Y25 1 " "Info: 2: + IC(1.509 ns) + CELL(0.660 ns) = 3.031 ns; Loc. = M4K_X52_Y25; Fanout = 1; MEM Node = 'altsyncram1:inst\|altsyncram:altsyncram_component\|altsyncram_5jc1:auto_generated\|ram_block1a0~porta_datain_reg0'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.169 ns" { CLK altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "db/altsyncram_5jc1.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/MemoryDesign/db/altsyncram_5jc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.522 ns ( 50.21 % ) " "Info: Total cell delay = 1.522 ns ( 50.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.509 ns ( 49.79 % ) " "Info: Total interconnect delay = 1.509 ns ( 49.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { CLK altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { CLK {} CLK~combout {} altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.509ns } { 0.000ns 0.862ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.006 ns" { CLK altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.006 ns" { CLK {} CLK~combout {} altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.509ns } { 0.000ns 0.862ns 0.635ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { CLK altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { CLK {} CLK~combout {} altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.509ns } { 0.000ns 0.862ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_5jc1.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/MemoryDesign/db/altsyncram_5jc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_5jc1.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/MemoryDesign/db/altsyncram_5jc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.645 ns" { altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0 altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.645 ns" { altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0 {} altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns } { 0.000ns 2.645ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.006 ns" { CLK altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.006 ns" { CLK {} CLK~combout {} altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } { 0.000ns 0.000ns 1.509ns } { 0.000ns 0.862ns 0.635ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.031 ns" { CLK altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.031 ns" { CLK {} CLK~combout {} altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_datain_reg0 {} } { 0.000ns 0.000ns 1.509ns } { 0.000ns 0.862ns 0.660ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_memory_reg0 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_memory_reg0 {} } {  } {  } "" } } { "db/altsyncram_5jc1.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/MemoryDesign/db/altsyncram_5jc1.tdf" 36 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "newlcd:inst1\|LCD_Display:inst\|CLK_COUNT_400HZ\[7\] Rst CLK_50MHz 5.323 ns register " "Info: tsu for register \"newlcd:inst1\|LCD_Display:inst\|CLK_COUNT_400HZ\[7\]\" (data pin = \"Rst\", clock pin = \"CLK_50MHz\") is 5.323 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.033 ns + Longest pin register " "Info: + Longest pin to register delay is 8.033 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.842 ns) 0.842 ns Rst 1 PIN PIN_N23 8 " "Info: 1: + IC(0.000 ns) + CELL(0.842 ns) = 0.842 ns; Loc. = PIN_N23; Fanout = 8; PIN Node = 'Rst'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { Rst } "NODE_NAME" } } { "ALTSYNCRAM15.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/MemoryDesign/ALTSYNCRAM15.bdf" { { 24 -128 40 40 "Rst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.708 ns) + CELL(0.275 ns) 6.825 ns newlcd:inst1\|LCD_Display:inst\|CLK_COUNT_400HZ\[10\]~50 2 COMB LCCOMB_X19_Y22_N22 20 " "Info: 2: + IC(5.708 ns) + CELL(0.275 ns) = 6.825 ns; Loc. = LCCOMB_X19_Y22_N22; Fanout = 20; COMB Node = 'newlcd:inst1\|LCD_Display:inst\|CLK_COUNT_400HZ\[10\]~50'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.983 ns" { Rst newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[10]~50 } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.698 ns) + CELL(0.510 ns) 8.033 ns newlcd:inst1\|LCD_Display:inst\|CLK_COUNT_400HZ\[7\] 3 REG LCFF_X19_Y23_N27 3 " "Info: 3: + IC(0.698 ns) + CELL(0.510 ns) = 8.033 ns; Loc. = LCFF_X19_Y23_N27; Fanout = 3; REG Node = 'newlcd:inst1\|LCD_Display:inst\|CLK_COUNT_400HZ\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.208 ns" { newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[10]~50 newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.627 ns ( 20.25 % ) " "Info: Total cell delay = 1.627 ns ( 20.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.406 ns ( 79.75 % ) " "Info: Total interconnect delay = 6.406 ns ( 79.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.033 ns" { Rst newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[10]~50 newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.033 ns" { Rst {} Rst~combout {} newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[10]~50 {} newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7] {} } { 0.000ns 0.000ns 5.708ns 0.698ns } { 0.000ns 0.842ns 0.275ns 0.510ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHz destination 2.674 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK_50MHz\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHz } "NODE_NAME" } } { "ALTSYNCRAM15.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/MemoryDesign/ALTSYNCRAM15.bdf" { { 0 -128 40 16 "CLK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK_50MHz~clkctrl 2 COMB CLKCTRL_G2 20 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G2; Fanout = 20; COMB Node = 'CLK_50MHz~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK_50MHz CLK_50MHz~clkctrl } "NODE_NAME" } } { "ALTSYNCRAM15.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/MemoryDesign/ALTSYNCRAM15.bdf" { { 0 -128 40 16 "CLK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns newlcd:inst1\|LCD_Display:inst\|CLK_COUNT_400HZ\[7\] 3 REG LCFF_X19_Y23_N27 3 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X19_Y23_N27; Fanout = 3; REG Node = 'newlcd:inst1\|LCD_Display:inst\|CLK_COUNT_400HZ\[7\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { CLK_50MHz~clkctrl newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { CLK_50MHz CLK_50MHz~clkctrl newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { CLK_50MHz {} CLK_50MHz~combout {} CLK_50MHz~clkctrl {} newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.033 ns" { Rst newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[10]~50 newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "8.033 ns" { Rst {} Rst~combout {} newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[10]~50 {} newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7] {} } { 0.000ns 0.000ns 5.708ns 0.698ns } { 0.000ns 0.842ns 0.275ns 0.510ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { CLK_50MHz CLK_50MHz~clkctrl newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { CLK_50MHz {} CLK_50MHz~combout {} CLK_50MHz~clkctrl {} newlcd:inst1|LCD_Display:inst|CLK_COUNT_400HZ[7] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK_50MHz DBUS\[3\] newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 13.339 ns register " "Info: tco from clock \"CLK_50MHz\" to destination pin \"DBUS\[3\]\" through register \"newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]\" is 13.339 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK_50MHz source 5.968 ns + Longest register " "Info: + Longest clock path from clock \"CLK_50MHz\" to source register is 5.968 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK_50MHz 1 CLK PIN_N2 2 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_N2; Fanout = 2; CLK Node = 'CLK_50MHz'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK_50MHz } "NODE_NAME" } } { "ALTSYNCRAM15.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/MemoryDesign/ALTSYNCRAM15.bdf" { { 0 -128 40 16 "CLK_50MHz" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.023 ns) + CELL(0.787 ns) 2.809 ns newlcd:inst1\|LCD_Display:inst\|CLK_400HZ 2 REG LCFF_X18_Y22_N9 2 " "Info: 2: + IC(1.023 ns) + CELL(0.787 ns) = 2.809 ns; Loc. = LCFF_X18_Y22_N9; Fanout = 2; REG Node = 'newlcd:inst1\|LCD_Display:inst\|CLK_400HZ'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.810 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.621 ns) + CELL(0.000 ns) 4.430 ns newlcd:inst1\|LCD_Display:inst\|CLK_400HZ~clkctrl 3 COMB CLKCTRL_G1 44 " "Info: 3: + IC(1.621 ns) + CELL(0.000 ns) = 4.430 ns; Loc. = CLKCTRL_G1; Fanout = 44; COMB Node = 'newlcd:inst1\|LCD_Display:inst\|CLK_400HZ~clkctrl'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.621 ns" { newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 157 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.001 ns) + CELL(0.537 ns) 5.968 ns newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 4 REG LCFF_X53_Y26_N11 2 " "Info: 4: + IC(1.001 ns) + CELL(0.537 ns) = 5.968 ns; Loc. = LCFF_X53_Y26_N11; Fanout = 2; REG Node = 'newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.538 ns" { newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.323 ns ( 38.92 % ) " "Info: Total cell delay = 2.323 ns ( 38.92 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.645 ns ( 61.08 % ) " "Info: Total interconnect delay = 3.645 ns ( 61.08 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.968 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.968 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 1.023ns 1.621ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.121 ns + Longest register pin " "Info: + Longest register to pin delay is 7.121 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[3\] 1 REG LCFF_X53_Y26_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X53_Y26_N11; Fanout = 2; REG Node = 'newlcd:inst1\|LCD_Display:inst\|DATA_BUS_VALUE\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "lcd_display.vhd" "" { Text "c:/altera/91sp2/corelibrary/lcd_display.vhd" 161 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.469 ns) + CELL(2.652 ns) 7.121 ns DBUS\[3\] 2 PIN PIN_H2 0 " "Info: 2: + IC(4.469 ns) + CELL(2.652 ns) = 7.121 ns; Loc. = PIN_H2; Fanout = 0; PIN Node = 'DBUS\[3\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.121 ns" { newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] DBUS[3] } "NODE_NAME" } } { "ALTSYNCRAM15.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/MemoryDesign/ALTSYNCRAM15.bdf" { { 184 1016 1192 200 "DBUS\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.652 ns ( 37.24 % ) " "Info: Total cell delay = 2.652 ns ( 37.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.469 ns ( 62.76 % ) " "Info: Total interconnect delay = 4.469 ns ( 62.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.121 ns" { newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] DBUS[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.121 ns" { newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] {} DBUS[3] {} } { 0.000ns 4.469ns } { 0.000ns 2.652ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.968 ns" { CLK_50MHz newlcd:inst1|LCD_Display:inst|CLK_400HZ newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "5.968 ns" { CLK_50MHz {} CLK_50MHz~combout {} newlcd:inst1|LCD_Display:inst|CLK_400HZ {} newlcd:inst1|LCD_Display:inst|CLK_400HZ~clkctrl {} newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] {} } { 0.000ns 0.000ns 1.023ns 1.621ns 1.001ns } { 0.000ns 0.999ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.121 ns" { newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] DBUS[3] } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "7.121 ns" { newlcd:inst1|LCD_Display:inst|DATA_BUS_VALUE[3] {} DBUS[3] {} } { 0.000ns 4.469ns } { 0.000ns 2.652ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "altsyncram1:inst\|altsyncram:altsyncram_component\|altsyncram_5jc1:auto_generated\|ram_block1a0~porta_address_reg2 ADD\[2\] CLK 0.755 ns memory " "Info: th for memory \"altsyncram1:inst\|altsyncram:altsyncram_component\|altsyncram_5jc1:auto_generated\|ram_block1a0~porta_address_reg2\" (data pin = \"ADD\[2\]\", clock pin = \"CLK\") is 0.755 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 3.032 ns + Longest memory " "Info: + Longest clock path from clock \"CLK\" to destination memory is 3.032 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns CLK 1 CLK PIN_G26 21 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 21; CLK Node = 'CLK'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "ALTSYNCRAM15.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/MemoryDesign/ALTSYNCRAM15.bdf" { { 152 -176 -8 168 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.509 ns) + CELL(0.661 ns) 3.032 ns altsyncram1:inst\|altsyncram:altsyncram_component\|altsyncram_5jc1:auto_generated\|ram_block1a0~porta_address_reg2 2 MEM M4K_X52_Y25 8 " "Info: 2: + IC(1.509 ns) + CELL(0.661 ns) = 3.032 ns; Loc. = M4K_X52_Y25; Fanout = 8; MEM Node = 'altsyncram1:inst\|altsyncram:altsyncram_component\|altsyncram_5jc1:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.170 ns" { CLK altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_5jc1.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/MemoryDesign/db/altsyncram_5jc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.523 ns ( 50.23 % ) " "Info: Total cell delay = 1.523 ns ( 50.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.509 ns ( 49.77 % ) " "Info: Total interconnect delay = 1.509 ns ( 49.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.032 ns" { CLK {} CLK~combout {} altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 1.509ns } { 0.000ns 0.862ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.234 ns + " "Info: + Micro hold delay of destination is 0.234 ns" {  } { { "db/altsyncram_5jc1.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/MemoryDesign/db/altsyncram_5jc1.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.511 ns - Shortest pin memory " "Info: - Shortest pin to memory delay is 2.511 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns ADD\[2\] 1 PIN PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; PIN Node = 'ADD\[2\]'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADD[2] } "NODE_NAME" } } { "ALTSYNCRAM15.bdf" "" { Schematic "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/MemoryDesign/ALTSYNCRAM15.bdf" { { 112 -176 -8 128 "ADD\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.370 ns) + CELL(0.142 ns) 2.511 ns altsyncram1:inst\|altsyncram:altsyncram_component\|altsyncram_5jc1:auto_generated\|ram_block1a0~porta_address_reg2 2 MEM M4K_X52_Y25 8 " "Info: 2: + IC(1.370 ns) + CELL(0.142 ns) = 2.511 ns; Loc. = M4K_X52_Y25; Fanout = 8; MEM Node = 'altsyncram1:inst\|altsyncram:altsyncram_component\|altsyncram_5jc1:auto_generated\|ram_block1a0~porta_address_reg2'" {  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.512 ns" { ADD[2] altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "db/altsyncram_5jc1.tdf" "" { Text "E:/Ηλεκτρονική και Τηλεπικοινωνίες/Digital Design II/Lab6/MemoryDesign/db/altsyncram_5jc1.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.141 ns ( 45.44 % ) " "Info: Total cell delay = 1.141 ns ( 45.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.370 ns ( 54.56 % ) " "Info: Total interconnect delay = 1.370 ns ( 54.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { ADD[2] altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { ADD[2] {} ADD[2]~combout {} altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 1.370ns } { 0.000ns 0.999ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.032 ns" { CLK altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "3.032 ns" { CLK {} CLK~combout {} altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 1.509ns } { 0.000ns 0.862ns 0.661ns } "" } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.511 ns" { ADD[2] altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_address_reg2 } "NODE_NAME" } } { "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/91sp2/quartus/bin/Technology_Viewer.qrui" "2.511 ns" { ADD[2] {} ADD[2]~combout {} altsyncram1:inst|altsyncram:altsyncram_component|altsyncram_5jc1:auto_generated|ram_block1a0~porta_address_reg2 {} } { 0.000ns 0.000ns 1.370ns } { 0.000ns 0.999ns 0.142ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "169 " "Info: Peak virtual memory: 169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 21 17:47:30 2018 " "Info: Processing ended: Mon May 21 17:47:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
