[BOARD=iMX6DQ_IOMUXC] 
description="Freescale iMX6DQ development kit"
Advanced_Information.Cortex-A9={\
  Memory_block.default={}\
  Map_Rule.default={}:Register_enum.default={}:Register.default={\
    bit_fields.default={}\
  }:Concat_Register.default={}:Peripherals.default={\
    Register.default={\
      bit_fields.default={}\
    }\
  }\
  :Peripherals.IOMUXC={\
    base=Absolute:description=""\
    :Register.G_IOMUXC_GPR0={\
      gui_name="GPR0":start=0x20e0000:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL0={\
        gui_name="DMAREQ_MUX_SEL0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL1={\
        gui_name="DMAREQ_MUX_SEL1":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL2={\
        gui_name="DMAREQ_MUX_SEL2":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL3={\
        gui_name="DMAREQ_MUX_SEL3":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL4={\
        gui_name="DMAREQ_MUX_SEL4":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL5={\
        gui_name="DMAREQ_MUX_SEL5":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL6={\
        gui_name="DMAREQ_MUX_SEL6":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_DMAREQ_MUX_SEL7={\
        gui_name="DMAREQ_MUX_SEL7":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_AUDIO_VIDEO_MUXING={\
        gui_name="AUDIO_VIDEO_MUXING":position=8:size=6:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_TX_CLK2_MUX_SEL={\
        gui_name="TX_CLK2_MUX_SEL":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_CLOCK_1_MUX_SEL={\
        gui_name="CLOCK_1_MUX_SEL":position=16:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_CLOCK_9_MUX_SEL={\
        gui_name="CLOCK_9_MUX_SEL":position=18:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_CLOCK_2_MUX_SEL={\
        gui_name="CLOCK_2_MUX_SEL":position=20:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_CLOCK_A_MUX_SEL={\
        gui_name="CLOCK_A_MUX_SEL":position=22:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_CLOCK_3_MUX_SEL={\
        gui_name="CLOCK_3_MUX_SEL":position=24:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_CLOCK_B_MUX_SEL={\
        gui_name="CLOCK_B_MUX_SEL":position=26:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_CLOCK_0_MUX_SEL={\
        gui_name="CLOCK_0_MUX_SEL":position=28:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR0_CLOCK_8_MUX_SEL={\
        gui_name="CLOCK_8_MUX_SEL":position=30:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR1={\
      gui_name="GPR1":start=0x20e0004:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR1_ACT_CS0={\
        gui_name="ACT_CS0":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ADDRS0={\
        gui_name="ADDRS0":position=1:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ACT_CS1={\
        gui_name="ACT_CS1":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ADDRS1={\
        gui_name="ADDRS1":position=4:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ACT_CS2={\
        gui_name="ACT_CS2":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ADDRS2={\
        gui_name="ADDRS2":position=7:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ACT_CS3={\
        gui_name="ACT_CS3":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ADDRS3={\
        gui_name="ADDRS3":position=10:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_GINT={\
        gui_name="GINT":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_USB_OTG_ID_SEL={\
        gui_name="USB_OTG_ID_SEL":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_SYS_INT={\
        gui_name="SYS_INT":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_USB_EXP_MODE={\
        gui_name="USB_EXP_MODE":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_REF_SSP_EN={\
        gui_name="REF_SSP_EN":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_IPU_VPU_MUX={\
        gui_name="IPU_VPU_MUX":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_TEST_POWERDOWN={\
        gui_name="TEST_POWERDOWN":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_MIPI_IPU2_MUX={\
        gui_name="MIPI_IPU2_MUX":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_MIPI_IPU1_MUX={\
        gui_name="MIPI_IPU1_MUX":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_ENET_CLK_SEL={\
        gui_name="ENET_CLK_SEL":position=21:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_EXC_MON={\
        gui_name="EXC_MON":position=22:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_MIPI_DPI_OFF={\
        gui_name="MIPI_DPI_OFF":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_MIPI_COLOR_SW={\
        gui_name="MIPI_COLOR_SW":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_APP_REQ_ENTR_L1={\
        gui_name="APP_REQ_ENTR_L1":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_APP_READY_ENTR_L23={\
        gui_name="APP_READY_ENTR_L23":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_APP_REQ_EXIT_L1={\
        gui_name="APP_REQ_EXIT_L1":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_APP_CLK_REQ_N={\
        gui_name="APP_CLK_REQ_N":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR1_CFG_L1_CLK_REMOVA1={\
        gui_name="CFG_L1_CLK_REMOVAL_EN":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR2={\
      gui_name="GPR2":start=0x20e0008:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR2_CH0_MODE={\
        gui_name="CH0_MODE":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_CH1_MODE={\
        gui_name="CH1_MODE":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_SPLIT_MODE_EN={\
        gui_name="SPLIT_MODE_EN":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_DATA_WIDTH_CH0={\
        gui_name="DATA_WIDTH_CH0":position=5:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_BIT_MAPPING_CH0={\
        gui_name="BIT_MAPPING_CH0":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_DATA_WIDTH_CH1={\
        gui_name="DATA_WIDTH_CH1":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_BIT_MAPPING_CH1={\
        gui_name="BIT_MAPPING_CH1":position=8:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_DI0_VS_POLARITY={\
        gui_name="DI0_VS_POLARITY":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_DI1_VS_POLARITY={\
        gui_name="DI1_VS_POLARITY":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_LVDS_CLK_SHIFT={\
        gui_name="LVDS_CLK_SHIFT":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR2_COUNTER_RESET_VAL={\
        gui_name="COUNTER_RESET_VAL":position=20:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR3={\
      gui_name="GPR3":start=0x20e000c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR3_HDMI_MUX_CTL={\
        gui_name="HDMI_MUX_CTL":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_MIPI_MUX_CTL={\
        gui_name="MIPI_MUX_CTL":position=4:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_LVDS0_MUX_CTL={\
        gui_name="LVDS0_MUX_CTL":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_LVDS1_MUX_CTL={\
        gui_name="LVDS1_MUX_CTL":position=8:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_IPU_DIAG={\
        gui_name="IPU_DIAG":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_TZASC1_BOOT_LOCK={\
        gui_name="TZASC1_BOOT_LOCK":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_TZASC2_BOOT_LOCK={\
        gui_name="TZASC2_BOOT_LOCK":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_CORE0_DBG_ACK_EN={\
        gui_name="CORE0_DBG_ACK_EN":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_CORE1_DBG_ACK_EN={\
        gui_name="CORE1_DBG_ACK_EN":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_CORE2_DBG_ACK_EN={\
        gui_name="CORE2_DBG_ACK_EN":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_CORE3_DBG_ACK_EN={\
        gui_name="CORE3_DBG_ACK_EN":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_OCRAM_STATUS={\
        gui_name="OCRAM_STATUS":position=17:size=4:read_only=true\
      }\
      :bit_fields.B_IOMUXC_GPR3_OCRAM_CTL={\
        gui_name="OCRAM_CTL":position=21:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_USDHCX_RD_CACHE_C2={\
        gui_name="USDHCX_RD_CACHE_CTL":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_USDHCX_WR_CACHE_C3={\
        gui_name="USDHCX_WR_CACHE_CTL":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_BCH_RD_CACHE_CTL={\
        gui_name="BCH_RD_CACHE_CTL":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_BCH_WR_CACHE_CTL={\
        gui_name="BCH_WR_CACHE_CTL":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR3_GPU_DBG={\
        gui_name="GPU_DBG":position=29:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR4={\
      gui_name="GPR4":start=0x20e0010:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR4_IPU_RD_CACHE_CTL={\
        gui_name="IPU_RD_CACHE_CTL":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_IPU_WR_CACHE_CTL={\
        gui_name="IPU_WR_CACHE_CTL":position=1:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_VPU_P_RD_CACHE_VAL={\
        gui_name="VPU_P_RD_CACHE_VAL":position=2:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_VPU_P_WR_CACHE_VAL={\
        gui_name="VPU_P_WR_CACHE_VAL":position=3:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_VPU_RD_CACHE_SEL={\
        gui_name="VPU_RD_CACHE_SEL":position=6:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_VPU_WR_CACHE_SEL={\
        gui_name="VPU_WR_CACHE_SEL":position=7:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_SOC_VERSION={\
        gui_name="SOC_VERSION":position=8:size=8:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_ENET_STOP_ACK={\
        gui_name="ENET_STOP_ACK":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_CAN1_STOP_ACK={\
        gui_name="CAN1_STOP_ACK":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_CAN2_STOP_ACK={\
        gui_name="CAN2_STOP_ACK":position=18:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_SDMA_STOP_ACK={\
        gui_name="SDMA_STOP_ACK":position=19:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_PCIE_RD_CACHE_VAL={\
        gui_name="PCIE_RD_CACHE_VAL":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_PCIE_WR_CACHE_VAL={\
        gui_name="PCIE_WR_CACHE_VAL":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_PCIE_RD_CACHE_SEL={\
        gui_name="PCIE_RD_CACHE_SEL":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_PCIE_WR_CACHE_SEL={\
        gui_name="PCIE_WR_CACHE_SEL":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_VDOA_RD_CACHE_VAL={\
        gui_name="VDOA_RD_CACHE_VAL":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_VDOA_WR_CACHE_VAL={\
        gui_name="VDOA_WR_CACHE_VAL":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_VDOA_RD_CACHE_SEL={\
        gui_name="VDOA_RD_CACHE_SEL":position=30:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR4_VDOA_WR_CACHE_SEL={\
        gui_name="VDOA_WR_CACHE_SEL":position=31:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR5={\
      gui_name="GPR5":start=0x20e0014:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR5_ARM_WFI={\
        gui_name="ARM_WFI":position=0:size=4:read_only=true\
      }\
      :bit_fields.B_IOMUXC_GPR5_ARM_WFE={\
        gui_name="ARM_WFE":position=4:size=4:read_only=true\
      }\
      :bit_fields.B_IOMUXC_GPR5_L2_CLK_STOP={\
        gui_name="L2_CLK_STOP":position=8:size=1:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_GPR6={\
      gui_name="GPR6":start=0x20e0018:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR6_IPU1_ID00_WR_QOS={\
        gui_name="IPU1_ID00_WR_QOS":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR6_IPU1_ID01_WR_QOS={\
        gui_name="IPU1_ID01_WR_QOS":position=4:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR6_IPU1_ID10_WR_QOS={\
        gui_name="IPU1_ID10_WR_QOS":position=8:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR6_IPU1_ID11_WR_QOS={\
        gui_name="IPU1_ID11_WR_QOS":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR6_IPU1_ID00_RD_QOS={\
        gui_name="IPU1_ID00_RD_QOS":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR6_IPU1_ID01_RD_QOS={\
        gui_name="IPU1_ID01_RD_QOS":position=20:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR6_IPU1_ID10_RD_QOS={\
        gui_name="IPU1_ID10_RD_QOS":position=24:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR6_IPU1_ID11_RD_QOS={\
        gui_name="IPU1_ID11_RD_QOS":position=28:size=4:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR7={\
      gui_name="GPR7":start=0x20e001c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR7_IPU2_ID00_WR_QOS={\
        gui_name="IPU2_ID00_WR_QOS":position=0:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR7_IPU2_ID01_WR_QOS={\
        gui_name="IPU2_ID01_WR_QOS":position=4:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR7_IPU2_ID10_WR_QOS={\
        gui_name="IPU2_ID10_WR_QOS":position=8:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR7_IPU2_ID11_WR_QOS={\
        gui_name="IPU2_ID11_WR_QOS":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR7_IPU2_ID00_RD_QOS={\
        gui_name="IPU2_ID00_RD_QOS":position=16:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR7_IPU2_ID01_RD_QOS={\
        gui_name="IPU2_ID01_RD_QOS":position=20:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR7_IPU2_ID10_RD_QOS={\
        gui_name="IPU2_ID10_RD_QOS":position=24:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR7_IPU2_ID11_RD_QOS={\
        gui_name="IPU2_ID11_RD_QOS":position=28:size=4:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR8={\
      gui_name="GPR8":start=0x20e0020:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR8_PCS_TX_DEEMPH_GEN1={\
        gui_name="PCS_TX_DEEMPH_GEN1":position=0:size=6:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR8_PCS_TX_DEEMPH_GEN4={\
        gui_name="PCS_TX_DEEMPH_GEN2_3P5DB":position=6:size=6:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR8_PCS_TX_DEEMPH_GEN5={\
        gui_name="PCS_TX_DEEMPH_GEN2_6DB":position=12:size=6:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR8_PCS_TX_SWING_FULL={\
        gui_name="PCS_TX_SWING_FULL":position=18:size=7:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR8_PCS_TX_SWING_LOW={\
        gui_name="PCS_TX_SWING_LOW":position=25:size=7:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR9={\
      gui_name="GPR9":start=0x20e0024:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR9_TZASC1_BYP={\
        gui_name="TZASC1_BYP":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_GPR9_TZASC2_BYP={\
        gui_name="TZASC2_BYP":position=1:size=1:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_GPR10={\
      gui_name="GPR10":start=0x20e0028:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR10_DCIC1_MUX_CTL={\
        gui_name="DCIC1_MUX_CTL":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_DCIC2_MUX_CTL={\
        gui_name="DCIC2_MUX_CTL":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_OCRAM_TZ_EN={\
        gui_name="OCRAM_TZ_EN":position=4:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_OCRAM_TZ_ADDR={\
        gui_name="OCRAM_TZ_ADDR":position=5:size=6:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_SEC_ERR_RESP={\
        gui_name="SEC_ERR_RESP":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_DBG_CLK_EN={\
        gui_name="DBG_CLK_EN":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_DBG_EN={\
        gui_name="DBG_EN":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_LOCK_DCIC1_MUX_C6={\
        gui_name="LOCK_DCIC1_MUX_CTL":position=16:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_LOCK_DCIC2_MUX_C7={\
        gui_name="LOCK_DCIC2_MUX_CTL":position=18:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_LOCK_OCRAM_TZ_EN={\
        gui_name="LOCK_OCRAM_TZ_EN":position=20:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_LOCK_OCRAM_TZ_AD8={\
        gui_name="LOCK_OCRAM_TZ_ADDR":position=21:size=6:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_LOCK_SEC_ERR_RESP={\
        gui_name="LOCK_SEC_ERR_RESP":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_LOCK_DBG_CLK_EN={\
        gui_name="LOCK_DBG_CLK_EN":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR10_LOCK_DBG_EN={\
        gui_name="LOCK_DBG_EN":position=29:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR11={\
      gui_name="GPR11":start=0x20e002c:length=4:\
      read_only=false:write_only=false\
    }\
    :Register.G_IOMUXC_GPR12={\
      gui_name="GPR12":start=0x20e0030:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR12_USDHC_DBG_MUX={\
        gui_name="USDHC_DBG_MUX":position=2:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_LOS_LEVEL={\
        gui_name="LOS_LEVEL":position=4:size=5:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_APPS_PM_XMT_PME={\
        gui_name="APPS_PM_XMT_PME":position=9:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_APP_LTSSM_ENABLE={\
        gui_name="APP_LTSSM_ENABLE":position=10:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_APP_INIT_RST={\
        gui_name="APP_INIT_RST":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_DEVICE_TYPE={\
        gui_name="DEVICE_TYPE":position=12:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_APPS_PM_XMT_TURN9={\
        gui_name="APPS_PM_XMT_TURNOFF":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_DIA_STATUS_BUS_10={\
        gui_name="DIA_STATUS_BUS_SELECT":position=17:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_PCIE_CTL_7={\
        gui_name="PCIE_CTL_7":position=21:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_ARMP_APB_CLK_EN={\
        gui_name="ARMP_APB_CLK_EN":position=24:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_ARMP_ATB_CLK_EN={\
        gui_name="ARMP_ATB_CLK_EN":position=25:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_ARMP_AHB_CLK_EN={\
        gui_name="ARMP_AHB_CLK_EN":position=26:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR12_ARMP_IPG_CLK_EN={\
        gui_name="ARMP_IPG_CLK_EN":position=27:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_GPR13={\
      gui_name="GPR13":start=0x20e0034:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_GPR13_SATA_PHY_1={\
        gui_name="SATA_PHY_1":position=0:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_SATA_PHY_2={\
        gui_name="SATA_PHY_2":position=2:size=5:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_SATA_PHY_3={\
        gui_name="SATA_PHY_3":position=7:size=4:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_SATA_PHY_4={\
        gui_name="SATA_PHY_4":position=11:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_SATA_PHY_5={\
        gui_name="SATA_PHY_5":position=14:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_SATA_SPEED={\
        gui_name="SATA_SPEED":position=15:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_SATA_PHY_6={\
        gui_name="SATA_PHY_6":position=16:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_SATA_PHY_7={\
        gui_name="SATA_PHY_7":position=19:size=5:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_SATA_PHY_8={\
        gui_name="SATA_PHY_8":position=24:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_ENET_STOP_REQ={\
        gui_name="ENET_STOP_REQ":position=27:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_CAN1_STOP_REQ={\
        gui_name="CAN1_STOP_REQ":position=28:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_CAN2_STOP_REQ={\
        gui_name="CAN2_STOP_REQ":position=29:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_GPR13_SDMA_STOP_REQ={\
        gui_name="SDMA_STOP_REQ":position=30:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT1={\
      gui_name="SW_MUX_CTL_PAD_SD2_DAT1":start=0x20e004c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_DA11={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_DA12={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT2={\
      gui_name="SW_MUX_CTL_PAD_SD2_DAT2":start=0x20e0050:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_DA13={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_DA14={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT0={\
      gui_name="SW_MUX_CTL_PAD_SD2_DAT0":start=0x20e0054:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_DA15={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_DA16={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII_17={\
      gui_name="SW_MUX_CTL_PAD_RGMII_TXC":start=0x20e0058:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_18={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_19={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII_20={\
      gui_name="SW_MUX_CTL_PAD_RGMII_TD0":start=0x20e005c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_21={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_22={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII_23={\
      gui_name="SW_MUX_CTL_PAD_RGMII_TD1":start=0x20e0060:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_24={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_25={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII_26={\
      gui_name="SW_MUX_CTL_PAD_RGMII_TD2":start=0x20e0064:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_27={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_28={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII_29={\
      gui_name="SW_MUX_CTL_PAD_RGMII_TD3":start=0x20e0068:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_30={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_31={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII_32={\
      gui_name="SW_MUX_CTL_PAD_RGMII_RX_CTL":start=0x20e006c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_33={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_34={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII_35={\
      gui_name="SW_MUX_CTL_PAD_RGMII_RD0":start=0x20e0070:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_36={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_37={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII_38={\
      gui_name="SW_MUX_CTL_PAD_RGMII_TX_CTL":start=0x20e0074:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_39={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_40={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII_41={\
      gui_name="SW_MUX_CTL_PAD_RGMII_RD1":start=0x20e0078:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_42={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_43={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII_44={\
      gui_name="SW_MUX_CTL_PAD_RGMII_RD2":start=0x20e007c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_45={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_46={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII_47={\
      gui_name="SW_MUX_CTL_PAD_RGMII_RD3":start=0x20e0080:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_48={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_49={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_RGMII_50={\
      gui_name="SW_MUX_CTL_PAD_RGMII_RXC":start=0x20e0084:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_51={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_RGMII_52={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_A25={\
      gui_name="SW_MUX_CTL_PAD_EIM_A25":start=0x20e0088:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A253={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A254={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_EB2={\
      gui_name="SW_MUX_CTL_PAD_EIM_EB2":start=0x20e008c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_EB55={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_EB56={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D16={\
      gui_name="SW_MUX_CTL_PAD_EIM_D16":start=0x20e0090:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D157={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D158={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D17={\
      gui_name="SW_MUX_CTL_PAD_EIM_D17":start=0x20e0094:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D159={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D160={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D18={\
      gui_name="SW_MUX_CTL_PAD_EIM_D18":start=0x20e0098:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D161={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D162={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D19={\
      gui_name="SW_MUX_CTL_PAD_EIM_D19":start=0x20e009c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D163={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D164={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D20={\
      gui_name="SW_MUX_CTL_PAD_EIM_D20":start=0x20e00a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D265={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D266={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D21={\
      gui_name="SW_MUX_CTL_PAD_EIM_D21":start=0x20e00a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D267={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D268={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D22={\
      gui_name="SW_MUX_CTL_PAD_EIM_D22":start=0x20e00a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D269={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D270={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D23={\
      gui_name="SW_MUX_CTL_PAD_EIM_D23":start=0x20e00ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D271={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D272={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_EB3={\
      gui_name="SW_MUX_CTL_PAD_EIM_EB3":start=0x20e00b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_EB73={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_EB74={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D24={\
      gui_name="SW_MUX_CTL_PAD_EIM_D24":start=0x20e00b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D275={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D276={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D25={\
      gui_name="SW_MUX_CTL_PAD_EIM_D25":start=0x20e00b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D277={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D278={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D26={\
      gui_name="SW_MUX_CTL_PAD_EIM_D26":start=0x20e00bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D279={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D280={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D27={\
      gui_name="SW_MUX_CTL_PAD_EIM_D27":start=0x20e00c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D281={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D282={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D28={\
      gui_name="SW_MUX_CTL_PAD_EIM_D28":start=0x20e00c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D283={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D284={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D29={\
      gui_name="SW_MUX_CTL_PAD_EIM_D29":start=0x20e00c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D285={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D286={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D30={\
      gui_name="SW_MUX_CTL_PAD_EIM_D30":start=0x20e00cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D387={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D388={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_D31={\
      gui_name="SW_MUX_CTL_PAD_EIM_D31":start=0x20e00d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D389={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D390={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_A24={\
      gui_name="SW_MUX_CTL_PAD_EIM_A24":start=0x20e00d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A291={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A292={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_A23={\
      gui_name="SW_MUX_CTL_PAD_EIM_A23":start=0x20e00d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A293={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A294={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_A22={\
      gui_name="SW_MUX_CTL_PAD_EIM_A22":start=0x20e00dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A295={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A296={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_A21={\
      gui_name="SW_MUX_CTL_PAD_EIM_A21":start=0x20e00e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A297={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A298={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_A20={\
      gui_name="SW_MUX_CTL_PAD_EIM_A20":start=0x20e00e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A299={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A100={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_A19={\
      gui_name="SW_MUX_CTL_PAD_EIM_A19":start=0x20e00e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A101={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A102={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_A18={\
      gui_name="SW_MUX_CTL_PAD_EIM_A18":start=0x20e00ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A103={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A104={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_A17={\
      gui_name="SW_MUX_CTL_PAD_EIM_A17":start=0x20e00f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A105={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A106={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_A16={\
      gui_name="SW_MUX_CTL_PAD_EIM_A16":start=0x20e00f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A107={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_A108={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_CS0={\
      gui_name="SW_MUX_CTL_PAD_EIM_CS0":start=0x20e00f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_C109={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_C110={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_CS1={\
      gui_name="SW_MUX_CTL_PAD_EIM_CS1":start=0x20e00fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_C111={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_C112={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_OE={\
      gui_name="SW_MUX_CTL_PAD_EIM_OE":start=0x20e0100:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_O113={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_O114={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_RW={\
      gui_name="SW_MUX_CTL_PAD_EIM_RW":start=0x20e0104:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_R115={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_R116={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_LBA={\
      gui_name="SW_MUX_CTL_PAD_EIM_LBA":start=0x20e0108:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_L117={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_L118={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_EB0={\
      gui_name="SW_MUX_CTL_PAD_EIM_EB0":start=0x20e010c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_E119={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_E120={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_EB1={\
      gui_name="SW_MUX_CTL_PAD_EIM_EB1":start=0x20e0110:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_E121={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_E122={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA0={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA0":start=0x20e0114:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D123={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D124={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA1={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA1":start=0x20e0118:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D125={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D126={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA2={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA2":start=0x20e011c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D127={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D128={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA3={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA3":start=0x20e0120:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D129={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D130={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA4={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA4":start=0x20e0124:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D131={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D132={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA5={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA5":start=0x20e0128:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D133={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D134={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA6={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA6":start=0x20e012c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D135={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D136={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA7={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA7":start=0x20e0130:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D137={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D138={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA8={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA8":start=0x20e0134:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D139={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D140={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA9={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA9":start=0x20e0138:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D141={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D142={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA10={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA10":start=0x20e013c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D143={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D144={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA11={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA11":start=0x20e0140:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D145={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D146={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA12={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA12":start=0x20e0144:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D147={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D148={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA13={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA13":start=0x20e0148:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D149={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D150={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA14={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA14":start=0x20e014c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D151={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D152={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA15={\
      gui_name="SW_MUX_CTL_PAD_EIM_DA15":start=0x20e0150:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D153={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_D154={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_WAIT={\
      gui_name="SW_MUX_CTL_PAD_EIM_WAIT":start=0x20e0154:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_W155={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_W156={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_EIM_BCLK={\
      gui_name="SW_MUX_CTL_PAD_EIM_BCLK":start=0x20e0158:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_B157={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_EIM_B158={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DI0_D159={\
      gui_name="SW_MUX_CTL_PAD_DI0_DISP_CLK":start=0x20e015c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_D160={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_D161={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DI0_P162={\
      gui_name="SW_MUX_CTL_PAD_DI0_PIN15":start=0x20e0160:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_P163={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_P164={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN2={\
      gui_name="SW_MUX_CTL_PAD_DI0_PIN2":start=0x20e0164:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_P165={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_P166={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN3={\
      gui_name="SW_MUX_CTL_PAD_DI0_PIN3":start=0x20e0168:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_P167={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_P168={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN4={\
      gui_name="SW_MUX_CTL_PAD_DI0_PIN4":start=0x20e016c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_P169={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DI0_P170={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0171={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT0":start=0x20e0170:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0172={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0173={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0174={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT1":start=0x20e0174:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0175={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0176={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0177={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT2":start=0x20e0178:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0178={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0179={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0180={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT3":start=0x20e017c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0181={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0182={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0183={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT4":start=0x20e0180:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0184={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0185={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0186={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT5":start=0x20e0184:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0187={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0188={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0189={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT6":start=0x20e0188:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0190={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0191={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0192={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT7":start=0x20e018c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0193={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0194={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0195={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT8":start=0x20e0190:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0196={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0197={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0198={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT9":start=0x20e0194:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0199={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0200={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0201={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT10":start=0x20e0198:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0202={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0203={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0204={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT11":start=0x20e019c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0205={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0206={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0207={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT12":start=0x20e01a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0208={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0209={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0210={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT13":start=0x20e01a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0211={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0212={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0213={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT14":start=0x20e01a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0214={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0215={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0216={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT15":start=0x20e01ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0217={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0218={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0219={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT16":start=0x20e01b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0220={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0221={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0222={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT17":start=0x20e01b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0223={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0224={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0225={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT18":start=0x20e01b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0226={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0227={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0228={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT19":start=0x20e01bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0229={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0230={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0231={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT20":start=0x20e01c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0232={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0233={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0234={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT21":start=0x20e01c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0235={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0236={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0237={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT22":start=0x20e01c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0238={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0239={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_DISP0240={\
      gui_name="SW_MUX_CTL_PAD_DISP0_DAT23":start=0x20e01cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0241={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_DISP0242={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_243={\
      gui_name="SW_MUX_CTL_PAD_ENET_MDIO":start=0x20e01d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_244={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_245={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_246={\
      gui_name="SW_MUX_CTL_PAD_ENET_REF_CLK":start=0x20e01d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_247={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_248={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_249={\
      gui_name="SW_MUX_CTL_PAD_ENET_RX_ER":start=0x20e01d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_250={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_251={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_252={\
      gui_name="SW_MUX_CTL_PAD_ENET_CRS_DV":start=0x20e01dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_253={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_254={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_255={\
      gui_name="SW_MUX_CTL_PAD_ENET_RXD1":start=0x20e01e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_256={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_257={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_258={\
      gui_name="SW_MUX_CTL_PAD_ENET_RXD0":start=0x20e01e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_259={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_260={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_261={\
      gui_name="SW_MUX_CTL_PAD_ENET_TX_EN":start=0x20e01e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_262={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_263={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_264={\
      gui_name="SW_MUX_CTL_PAD_ENET_TXD1":start=0x20e01ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_265={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_266={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_267={\
      gui_name="SW_MUX_CTL_PAD_ENET_TXD0":start=0x20e01f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_268={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_269={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_ENET_MDC={\
      gui_name="SW_MUX_CTL_PAD_ENET_MDC":start=0x20e01f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_270={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_ENET_271={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL0={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL0":start=0x20e01f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C272={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C273={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW0":start=0x20e01fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R274={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R275={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL1={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL1":start=0x20e0200:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C276={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C277={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW1":start=0x20e0204:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R278={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R279={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL2={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL2":start=0x20e0208:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C280={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C281={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW2":start=0x20e020c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R282={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R283={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL3={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL3":start=0x20e0210:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C284={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C285={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW3":start=0x20e0214:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R286={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R287={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL4={\
      gui_name="SW_MUX_CTL_PAD_KEY_COL4":start=0x20e0218:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C288={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_C289={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4={\
      gui_name="SW_MUX_CTL_PAD_KEY_ROW4":start=0x20e021c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R290={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_KEY_R291={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO_0={\
      gui_name="SW_MUX_CTL_PAD_GPIO_0":start=0x20e0220:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_292={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_293={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO_1={\
      gui_name="SW_MUX_CTL_PAD_GPIO_1":start=0x20e0224:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_294={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_295={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO_9={\
      gui_name="SW_MUX_CTL_PAD_GPIO_9":start=0x20e0228:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_296={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_297={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO_3={\
      gui_name="SW_MUX_CTL_PAD_GPIO_3":start=0x20e022c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_298={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_299={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO_6={\
      gui_name="SW_MUX_CTL_PAD_GPIO_6":start=0x20e0230:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_300={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_301={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO_2={\
      gui_name="SW_MUX_CTL_PAD_GPIO_2":start=0x20e0234:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_302={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_303={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO_4={\
      gui_name="SW_MUX_CTL_PAD_GPIO_4":start=0x20e0238:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_304={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_305={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO_5={\
      gui_name="SW_MUX_CTL_PAD_GPIO_5":start=0x20e023c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_306={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_307={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO_7={\
      gui_name="SW_MUX_CTL_PAD_GPIO_7":start=0x20e0240:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_308={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_309={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO_8={\
      gui_name="SW_MUX_CTL_PAD_GPIO_8":start=0x20e0244:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_310={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_311={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO_16={\
      gui_name="SW_MUX_CTL_PAD_GPIO_16":start=0x20e0248:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_312={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_313={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO_17={\
      gui_name="SW_MUX_CTL_PAD_GPIO_17":start=0x20e024c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_314={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_315={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO_18={\
      gui_name="SW_MUX_CTL_PAD_GPIO_18":start=0x20e0250:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_316={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_317={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_GPIO_19={\
      gui_name="SW_MUX_CTL_PAD_GPIO_19":start=0x20e0254:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_318={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_GPIO_319={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_320={\
      gui_name="SW_MUX_CTL_PAD_CSI0_PIXCLK":start=0x20e0258:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_321={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_322={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_323={\
      gui_name="SW_MUX_CTL_PAD_CSI0_MCLK":start=0x20e025c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_324={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_325={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_326={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DATA_EN":start=0x20e0260:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_327={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_328={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_329={\
      gui_name="SW_MUX_CTL_PAD_CSI0_VSYNC":start=0x20e0264:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_330={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_331={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_332={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT4":start=0x20e0268:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_333={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_334={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_335={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT5":start=0x20e026c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_336={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_337={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_338={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT6":start=0x20e0270:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_339={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_340={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_341={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT7":start=0x20e0274:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_342={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_343={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_344={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT8":start=0x20e0278:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_345={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_346={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_347={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT9":start=0x20e027c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_348={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_349={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_350={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT10":start=0x20e0280:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_351={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_352={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_353={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT11":start=0x20e0284:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_354={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_355={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_356={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT12":start=0x20e0288:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_357={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_358={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_359={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT13":start=0x20e028c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_360={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_361={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_362={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT14":start=0x20e0290:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_363={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_364={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_365={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT15":start=0x20e0294:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_366={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_367={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_368={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT16":start=0x20e0298:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_369={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_370={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_371={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT17":start=0x20e029c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_372={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_373={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_374={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT18":start=0x20e02a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_375={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_376={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_CSI0_377={\
      gui_name="SW_MUX_CTL_PAD_CSI0_DAT19":start=0x20e02a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_378={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_CSI0_379={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT7={\
      gui_name="SW_MUX_CTL_PAD_SD3_DAT7":start=0x20e02a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D380={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D381={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT6={\
      gui_name="SW_MUX_CTL_PAD_SD3_DAT6":start=0x20e02ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D382={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D383={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT5={\
      gui_name="SW_MUX_CTL_PAD_SD3_DAT5":start=0x20e02b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D384={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D385={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT4={\
      gui_name="SW_MUX_CTL_PAD_SD3_DAT4":start=0x20e02b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D386={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D387={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_CMD={\
      gui_name="SW_MUX_CTL_PAD_SD3_CMD":start=0x20e02b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_C388={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_C389={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_CLK={\
      gui_name="SW_MUX_CTL_PAD_SD3_CLK":start=0x20e02bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_C390={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_C391={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT0={\
      gui_name="SW_MUX_CTL_PAD_SD3_DAT0":start=0x20e02c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D392={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D393={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT1={\
      gui_name="SW_MUX_CTL_PAD_SD3_DAT1":start=0x20e02c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D394={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D395={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT2={\
      gui_name="SW_MUX_CTL_PAD_SD3_DAT2":start=0x20e02c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D396={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D397={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT3={\
      gui_name="SW_MUX_CTL_PAD_SD3_DAT3":start=0x20e02cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D398={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_D399={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD3_RST={\
      gui_name="SW_MUX_CTL_PAD_SD3_RST":start=0x20e02d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_R400={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD3_R401={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF402={\
      gui_name="SW_MUX_CTL_PAD_NANDF_CLE":start=0x20e02d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF403={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF404={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF405={\
      gui_name="SW_MUX_CTL_PAD_NANDF_ALE":start=0x20e02d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF406={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF407={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF408={\
      gui_name="SW_MUX_CTL_PAD_NANDF_WP_B":start=0x20e02dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF409={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF410={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF411={\
      gui_name="SW_MUX_CTL_PAD_NANDF_RB0":start=0x20e02e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF412={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF413={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF414={\
      gui_name="SW_MUX_CTL_PAD_NANDF_CS0":start=0x20e02e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF415={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF416={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF417={\
      gui_name="SW_MUX_CTL_PAD_NANDF_CS1":start=0x20e02e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF418={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF419={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF420={\
      gui_name="SW_MUX_CTL_PAD_NANDF_CS2":start=0x20e02ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF421={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF422={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF423={\
      gui_name="SW_MUX_CTL_PAD_NANDF_CS3":start=0x20e02f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF424={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF425={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_CMD={\
      gui_name="SW_MUX_CTL_PAD_SD4_CMD":start=0x20e02f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_C426={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_C427={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_CLK={\
      gui_name="SW_MUX_CTL_PAD_SD4_CLK":start=0x20e02f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_C428={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_C429={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D0={\
      gui_name="SW_MUX_CTL_PAD_NANDF_D0":start=0x20e02fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF430={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF431={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D1={\
      gui_name="SW_MUX_CTL_PAD_NANDF_D1":start=0x20e0300:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF432={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF433={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D2={\
      gui_name="SW_MUX_CTL_PAD_NANDF_D2":start=0x20e0304:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF434={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF435={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D3={\
      gui_name="SW_MUX_CTL_PAD_NANDF_D3":start=0x20e0308:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF436={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF437={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D4={\
      gui_name="SW_MUX_CTL_PAD_NANDF_D4":start=0x20e030c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF438={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF439={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D5={\
      gui_name="SW_MUX_CTL_PAD_NANDF_D5":start=0x20e0310:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF440={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF441={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D6={\
      gui_name="SW_MUX_CTL_PAD_NANDF_D6":start=0x20e0314:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF442={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF443={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D7={\
      gui_name="SW_MUX_CTL_PAD_NANDF_D7":start=0x20e0318:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF444={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_NANDF445={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT0={\
      gui_name="SW_MUX_CTL_PAD_SD4_DAT0":start=0x20e031c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D446={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D447={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT1={\
      gui_name="SW_MUX_CTL_PAD_SD4_DAT1":start=0x20e0320:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D448={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D449={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT2={\
      gui_name="SW_MUX_CTL_PAD_SD4_DAT2":start=0x20e0324:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D450={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D451={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT3={\
      gui_name="SW_MUX_CTL_PAD_SD4_DAT3":start=0x20e0328:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D452={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D453={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT4={\
      gui_name="SW_MUX_CTL_PAD_SD4_DAT4":start=0x20e032c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D454={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D455={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT5={\
      gui_name="SW_MUX_CTL_PAD_SD4_DAT5":start=0x20e0330:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D456={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D457={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT6={\
      gui_name="SW_MUX_CTL_PAD_SD4_DAT6":start=0x20e0334:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D458={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D459={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT7={\
      gui_name="SW_MUX_CTL_PAD_SD4_DAT7":start=0x20e0338:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D460={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD4_D461={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT1={\
      gui_name="SW_MUX_CTL_PAD_SD1_DAT1":start=0x20e033c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D462={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D463={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT0={\
      gui_name="SW_MUX_CTL_PAD_SD1_DAT0":start=0x20e0340:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D464={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D465={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT3={\
      gui_name="SW_MUX_CTL_PAD_SD1_DAT3":start=0x20e0344:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D466={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D467={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_CMD={\
      gui_name="SW_MUX_CTL_PAD_SD1_CMD":start=0x20e0348:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_C468={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_C469={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT2={\
      gui_name="SW_MUX_CTL_PAD_SD1_DAT2":start=0x20e034c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D470={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_D471={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD1_CLK={\
      gui_name="SW_MUX_CTL_PAD_SD1_CLK":start=0x20e0350:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_C472={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD1_C473={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_CLK={\
      gui_name="SW_MUX_CTL_PAD_SD2_CLK":start=0x20e0354:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_C474={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_C475={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_CMD={\
      gui_name="SW_MUX_CTL_PAD_SD2_CMD":start=0x20e0358:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_C476={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_C477={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT3={\
      gui_name="SW_MUX_CTL_PAD_SD2_DAT3":start=0x20e035c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D478={\
        gui_name="MUX_MODE":position=0:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_MUX_CTL_PAD_SD2_D479={\
        gui_name="SION":position=4:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT1={\
      gui_name="SW_PAD_CTL_PAD_SD2_DAT1":start=0x20e0360:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D480={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D481={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D482={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D483={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D484={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D485={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D486={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D487={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT2={\
      gui_name="SW_PAD_CTL_PAD_SD2_DAT2":start=0x20e0364:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D488={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D489={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D490={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D491={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D492={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D493={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D494={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D495={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT0={\
      gui_name="SW_PAD_CTL_PAD_SD2_DAT0":start=0x20e0368:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D496={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D497={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D498={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D499={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D500={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D501={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D502={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_D503={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMII504={\
      gui_name="SW_PAD_CTL_PAD_RGMII_TXC":start=0x20e036c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII505={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII506={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII507={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII508={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII509={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII510={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII511={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII512={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMII513={\
      gui_name="SW_PAD_CTL_PAD_RGMII_TD0":start=0x20e0370:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII514={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII515={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII516={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII517={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII518={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII519={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII520={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII521={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMII522={\
      gui_name="SW_PAD_CTL_PAD_RGMII_TD1":start=0x20e0374:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII523={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII524={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII525={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII526={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII527={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII528={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII529={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII530={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMII531={\
      gui_name="SW_PAD_CTL_PAD_RGMII_TD2":start=0x20e0378:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII532={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII533={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII534={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII535={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII536={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII537={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII538={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII539={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMII540={\
      gui_name="SW_PAD_CTL_PAD_RGMII_TD3":start=0x20e037c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII541={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII542={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII543={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII544={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII545={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII546={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII547={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII548={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMII549={\
      gui_name="SW_PAD_CTL_PAD_RGMII_RX_CTL":start=0x20e0380:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII550={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII551={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII552={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII553={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII554={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII555={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII556={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII557={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMII558={\
      gui_name="SW_PAD_CTL_PAD_RGMII_RD0":start=0x20e0384:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII559={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII560={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII561={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII562={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII563={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII564={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII565={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII566={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMII567={\
      gui_name="SW_PAD_CTL_PAD_RGMII_TX_CTL":start=0x20e0388:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII568={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII569={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII570={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII571={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII572={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII573={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII574={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII575={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMII576={\
      gui_name="SW_PAD_CTL_PAD_RGMII_RD1":start=0x20e038c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII577={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII578={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII579={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII580={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII581={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII582={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII583={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII584={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMII585={\
      gui_name="SW_PAD_CTL_PAD_RGMII_RD2":start=0x20e0390:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII586={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII587={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII588={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII589={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII590={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII591={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII592={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII593={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMII594={\
      gui_name="SW_PAD_CTL_PAD_RGMII_RD3":start=0x20e0394:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII595={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII596={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII597={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII598={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII599={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII600={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII601={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII602={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_RGMII603={\
      gui_name="SW_PAD_CTL_PAD_RGMII_RXC":start=0x20e0398:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII604={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII605={\
        gui_name="ODT":position=8:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII606={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII607={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII608={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII609={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII610={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_RGMII611={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A25={\
      gui_name="SW_PAD_CTL_PAD_EIM_A25":start=0x20e039c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A612={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A613={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A614={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A615={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A616={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A617={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A618={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A619={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_EB2={\
      gui_name="SW_PAD_CTL_PAD_EIM_EB2":start=0x20e03a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E620={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E621={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E622={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E623={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E624={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E625={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E626={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E627={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D16={\
      gui_name="SW_PAD_CTL_PAD_EIM_D16":start=0x20e03a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D628={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D629={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D630={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D631={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D632={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D633={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D634={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D635={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D17={\
      gui_name="SW_PAD_CTL_PAD_EIM_D17":start=0x20e03a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D636={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D637={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D638={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D639={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D640={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D641={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D642={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D643={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D18={\
      gui_name="SW_PAD_CTL_PAD_EIM_D18":start=0x20e03ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D644={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D645={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D646={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D647={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D648={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D649={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D650={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D651={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D19={\
      gui_name="SW_PAD_CTL_PAD_EIM_D19":start=0x20e03b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D652={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D653={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D654={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D655={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D656={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D657={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D658={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D659={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D20={\
      gui_name="SW_PAD_CTL_PAD_EIM_D20":start=0x20e03b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D660={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D661={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D662={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D663={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D664={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D665={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D666={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D667={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D21={\
      gui_name="SW_PAD_CTL_PAD_EIM_D21":start=0x20e03b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D668={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D669={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D670={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D671={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D672={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D673={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D674={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D675={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D22={\
      gui_name="SW_PAD_CTL_PAD_EIM_D22":start=0x20e03bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D676={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D677={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D678={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D679={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D680={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D681={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D682={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D683={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D23={\
      gui_name="SW_PAD_CTL_PAD_EIM_D23":start=0x20e03c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D684={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D685={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D686={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D687={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D688={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D689={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D690={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D691={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_EB3={\
      gui_name="SW_PAD_CTL_PAD_EIM_EB3":start=0x20e03c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E692={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E693={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E694={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E695={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E696={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E697={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E698={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E699={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D24={\
      gui_name="SW_PAD_CTL_PAD_EIM_D24":start=0x20e03c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D700={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D701={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D702={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D703={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D704={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D705={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D706={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D707={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D25={\
      gui_name="SW_PAD_CTL_PAD_EIM_D25":start=0x20e03cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D708={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D709={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D710={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D711={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D712={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D713={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D714={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D715={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D26={\
      gui_name="SW_PAD_CTL_PAD_EIM_D26":start=0x20e03d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D716={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D717={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D718={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D719={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D720={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D721={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D722={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D723={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D27={\
      gui_name="SW_PAD_CTL_PAD_EIM_D27":start=0x20e03d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D724={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D725={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D726={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D727={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D728={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D729={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D730={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D731={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D28={\
      gui_name="SW_PAD_CTL_PAD_EIM_D28":start=0x20e03d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D732={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D733={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D734={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D735={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D736={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D737={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D738={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D739={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D29={\
      gui_name="SW_PAD_CTL_PAD_EIM_D29":start=0x20e03dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D740={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D741={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D742={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D743={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D744={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D745={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D746={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D747={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D30={\
      gui_name="SW_PAD_CTL_PAD_EIM_D30":start=0x20e03e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D748={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D749={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D750={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D751={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D752={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D753={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D754={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D755={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_D31={\
      gui_name="SW_PAD_CTL_PAD_EIM_D31":start=0x20e03e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D756={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D757={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D758={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D759={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D760={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D761={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D762={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D763={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A24={\
      gui_name="SW_PAD_CTL_PAD_EIM_A24":start=0x20e03e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A764={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A765={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A766={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A767={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A768={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A769={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A770={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A771={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A23={\
      gui_name="SW_PAD_CTL_PAD_EIM_A23":start=0x20e03ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A772={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A773={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A774={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A775={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A776={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A777={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A778={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A779={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A22={\
      gui_name="SW_PAD_CTL_PAD_EIM_A22":start=0x20e03f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A780={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A781={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A782={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A783={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A784={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A785={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A786={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A787={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A21={\
      gui_name="SW_PAD_CTL_PAD_EIM_A21":start=0x20e03f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A788={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A789={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A790={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A791={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A792={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A793={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A794={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A795={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A20={\
      gui_name="SW_PAD_CTL_PAD_EIM_A20":start=0x20e03f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A796={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A797={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A798={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A799={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A800={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A801={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A802={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A803={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A19={\
      gui_name="SW_PAD_CTL_PAD_EIM_A19":start=0x20e03fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A804={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A805={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A806={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A807={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A808={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A809={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A810={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A811={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A18={\
      gui_name="SW_PAD_CTL_PAD_EIM_A18":start=0x20e0400:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A812={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A813={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A814={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A815={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A816={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A817={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A818={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A819={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A17={\
      gui_name="SW_PAD_CTL_PAD_EIM_A17":start=0x20e0404:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A820={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A821={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A822={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A823={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A824={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A825={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A826={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A827={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_A16={\
      gui_name="SW_PAD_CTL_PAD_EIM_A16":start=0x20e0408:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A828={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A829={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A830={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A831={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A832={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A833={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A834={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_A835={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_CS0={\
      gui_name="SW_PAD_CTL_PAD_EIM_CS0":start=0x20e040c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C836={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C837={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C838={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C839={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C840={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C841={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C842={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C843={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_CS1={\
      gui_name="SW_PAD_CTL_PAD_EIM_CS1":start=0x20e0410:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C844={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C845={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C846={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C847={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C848={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C849={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C850={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_C851={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_OE={\
      gui_name="SW_PAD_CTL_PAD_EIM_OE":start=0x20e0414:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_O852={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_O853={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_O854={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_O855={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_O856={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_O857={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_O858={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_O859={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_RW={\
      gui_name="SW_PAD_CTL_PAD_EIM_RW":start=0x20e0418:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_R860={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_R861={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_R862={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_R863={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_R864={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_R865={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_R866={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_R867={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_LBA={\
      gui_name="SW_PAD_CTL_PAD_EIM_LBA":start=0x20e041c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_L868={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_L869={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_L870={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_L871={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_L872={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_L873={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_L874={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_L875={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_EB0={\
      gui_name="SW_PAD_CTL_PAD_EIM_EB0":start=0x20e0420:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E876={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E877={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E878={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E879={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E880={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E881={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E882={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E883={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_EB1={\
      gui_name="SW_PAD_CTL_PAD_EIM_EB1":start=0x20e0424:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E884={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E885={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E886={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E887={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E888={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E889={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E890={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_E891={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA0={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA0":start=0x20e0428:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D892={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D893={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D894={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D895={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D896={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D897={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D898={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D899={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA1={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA1":start=0x20e042c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D900={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D901={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D902={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D903={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D904={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D905={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D906={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D907={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA2={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA2":start=0x20e0430:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D908={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D909={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D910={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D911={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D912={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D913={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D914={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D915={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA3={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA3":start=0x20e0434:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D916={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D917={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D918={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D919={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D920={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D921={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D922={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D923={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA4={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA4":start=0x20e0438:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D924={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D925={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D926={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D927={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D928={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D929={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D930={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D931={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA5={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA5":start=0x20e043c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D932={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D933={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D934={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D935={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D936={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D937={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D938={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D939={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA6={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA6":start=0x20e0440:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D940={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D941={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D942={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D943={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D944={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D945={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D946={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D947={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA7={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA7":start=0x20e0444:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D948={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D949={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D950={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D951={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D952={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D953={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D954={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D955={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA8={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA8":start=0x20e0448:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D956={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D957={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D958={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D959={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D960={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D961={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D962={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D963={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA9={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA9":start=0x20e044c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D964={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D965={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D966={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D967={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D968={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D969={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D970={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D971={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA10={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA10":start=0x20e0450:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D972={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D973={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D974={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D975={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D976={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D977={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D978={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D979={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA11={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA11":start=0x20e0454:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D980={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D981={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D982={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D983={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D984={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D985={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D986={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D987={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA12={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA12":start=0x20e0458:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D988={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D989={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D990={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D991={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D992={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D993={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D994={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D995={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA13={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA13":start=0x20e045c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D996={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D997={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D998={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_D999={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1000={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1001={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1002={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1003={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA14={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA14":start=0x20e0460:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1004={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1005={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1006={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1007={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1008={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1009={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1010={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1011={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA15={\
      gui_name="SW_PAD_CTL_PAD_EIM_DA15":start=0x20e0464:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1012={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1013={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1014={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1015={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1016={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1017={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1018={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1019={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_WAIT={\
      gui_name="SW_PAD_CTL_PAD_EIM_WAIT":start=0x20e0468:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1020={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1021={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1022={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1023={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1024={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1025={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1026={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1027={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK={\
      gui_name="SW_PAD_CTL_PAD_EIM_BCLK":start=0x20e046c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1028={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1029={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1030={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1031={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1032={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1033={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1034={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_EIM_1035={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DI0_1036={\
      gui_name="SW_PAD_CTL_PAD_DI0_DISP_CLK":start=0x20e0470:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1037={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1038={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1039={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1040={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1041={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1042={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1043={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1044={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DI0_1045={\
      gui_name="SW_PAD_CTL_PAD_DI0_PIN15":start=0x20e0474:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1046={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1047={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1048={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1049={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1050={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1051={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1052={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1053={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN2={\
      gui_name="SW_PAD_CTL_PAD_DI0_PIN2":start=0x20e0478:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1054={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1055={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1056={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1057={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1058={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1059={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1060={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1061={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN3={\
      gui_name="SW_PAD_CTL_PAD_DI0_PIN3":start=0x20e047c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1062={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1063={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1064={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1065={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1066={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1067={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1068={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1069={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN4={\
      gui_name="SW_PAD_CTL_PAD_DI0_PIN4":start=0x20e0480:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1070={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1071={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1072={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1073={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1074={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1075={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1076={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DI0_1077={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1078={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT0":start=0x20e0484:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1079={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1080={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1081={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1082={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1083={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1084={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1085={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1086={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1087={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT1":start=0x20e0488:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1088={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1089={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1090={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1091={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1092={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1093={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1094={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1095={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1096={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT2":start=0x20e048c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1097={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1098={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1099={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1100={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1101={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1102={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1103={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1104={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1105={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT3":start=0x20e0490:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1106={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1107={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1108={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1109={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1110={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1111={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1112={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1113={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1114={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT4":start=0x20e0494:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1115={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1116={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1117={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1118={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1119={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1120={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1121={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1122={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1123={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT5":start=0x20e0498:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1124={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1125={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1126={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1127={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1128={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1129={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1130={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1131={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1132={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT6":start=0x20e049c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1133={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1134={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1135={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1136={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1137={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1138={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1139={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1140={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1141={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT7":start=0x20e04a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1142={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1143={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1144={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1145={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1146={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1147={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1148={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1149={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1150={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT8":start=0x20e04a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1151={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1152={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1153={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1154={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1155={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1156={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1157={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1158={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1159={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT9":start=0x20e04a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1160={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1161={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1162={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1163={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1164={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1165={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1166={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1167={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1168={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT10":start=0x20e04ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1169={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1170={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1171={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1172={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1173={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1174={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1175={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1176={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1177={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT11":start=0x20e04b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1178={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1179={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1180={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1181={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1182={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1183={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1184={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1185={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1186={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT12":start=0x20e04b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1187={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1188={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1189={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1190={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1191={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1192={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1193={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1194={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1195={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT13":start=0x20e04b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1196={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1197={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1198={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1199={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1200={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1201={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1202={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1203={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1204={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT14":start=0x20e04bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1205={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1206={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1207={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1208={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1209={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1210={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1211={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1212={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1213={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT15":start=0x20e04c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1214={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1215={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1216={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1217={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1218={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1219={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1220={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1221={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1222={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT16":start=0x20e04c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1223={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1224={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1225={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1226={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1227={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1228={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1229={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1230={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1231={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT17":start=0x20e04c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1232={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1233={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1234={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1235={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1236={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1237={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1238={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1239={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1240={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT18":start=0x20e04cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1241={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1242={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1243={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1244={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1245={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1246={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1247={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1248={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1249={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT19":start=0x20e04d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1250={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1251={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1252={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1253={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1254={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1255={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1256={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1257={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1258={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT20":start=0x20e04d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1259={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1260={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1261={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1262={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1263={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1264={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1265={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1266={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1267={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT21":start=0x20e04d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1268={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1269={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1270={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1271={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1272={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1273={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1274={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1275={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1276={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT22":start=0x20e04dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1277={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1278={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1279={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1280={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1281={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1282={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1283={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1284={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DISP1285={\
      gui_name="SW_PAD_CTL_PAD_DISP0_DAT23":start=0x20e04e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1286={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1287={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1288={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1289={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1290={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1291={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1292={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DISP1293={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET1294={\
      gui_name="SW_PAD_CTL_PAD_ENET_MDIO":start=0x20e04e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1295={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1296={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1297={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1298={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1299={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1300={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1301={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1302={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET1303={\
      gui_name="SW_PAD_CTL_PAD_ENET_REF_CLK":start=0x20e04e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1304={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1305={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1306={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1307={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1308={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1309={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1310={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1311={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET1312={\
      gui_name="SW_PAD_CTL_PAD_ENET_RX_ER":start=0x20e04ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1313={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1314={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1315={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1316={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1317={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1318={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1319={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1320={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET1321={\
      gui_name="SW_PAD_CTL_PAD_ENET_CRS_DV":start=0x20e04f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1322={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1323={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1324={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1325={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1326={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1327={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1328={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1329={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET1330={\
      gui_name="SW_PAD_CTL_PAD_ENET_RXD1":start=0x20e04f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1331={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1332={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1333={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1334={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1335={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1336={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1337={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1338={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET1339={\
      gui_name="SW_PAD_CTL_PAD_ENET_RXD0":start=0x20e04f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1340={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1341={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1342={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1343={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1344={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1345={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1346={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1347={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET1348={\
      gui_name="SW_PAD_CTL_PAD_ENET_TX_EN":start=0x20e04fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1349={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1350={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1351={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1352={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1353={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1354={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1355={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1356={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET1357={\
      gui_name="SW_PAD_CTL_PAD_ENET_TXD1":start=0x20e0500:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1358={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1359={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1360={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1361={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1362={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1363={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1364={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1365={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET1366={\
      gui_name="SW_PAD_CTL_PAD_ENET_TXD0":start=0x20e0504:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1367={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1368={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1369={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1370={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1371={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1372={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1373={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1374={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_ENET_MDC={\
      gui_name="SW_PAD_CTL_PAD_ENET_MDC":start=0x20e0508:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1375={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1376={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1377={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1378={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1379={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1380={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1381={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_ENET1382={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1383={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS5":start=0x20e050c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1384={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1385={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1386={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1387={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1388={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1389={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1390={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1391={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1392={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM5":start=0x20e0510:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1393={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1394={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1395={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1396={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1397={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1398={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1399={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1400={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1401={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM4":start=0x20e0514:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1402={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1403={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1404={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1405={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1406={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1407={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1408={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1409={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1410={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS4":start=0x20e0518:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1411={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1412={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1413={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1414={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1415={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1416={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1417={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1418={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1419={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS3":start=0x20e051c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1420={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1421={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1422={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1423={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1424={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1425={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1426={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1427={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1428={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM3":start=0x20e0520:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1429={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1430={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1431={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1432={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1433={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1434={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1435={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1436={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1437={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS2":start=0x20e0524:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1438={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1439={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1440={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1441={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1442={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1443={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1444={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1445={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1446={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM2":start=0x20e0528:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1447={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1448={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1449={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1450={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1451={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1452={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1453={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1454={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A0={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A0":start=0x20e052c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1455={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1456={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1457={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1458={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1459={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1460={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1461={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1462={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A1={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A1":start=0x20e0530:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1463={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1464={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1465={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1466={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1467={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1468={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1469={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1470={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A2={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A2":start=0x20e0534:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1471={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1472={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1473={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1474={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1475={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1476={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1477={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1478={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A3={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A3":start=0x20e0538:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1479={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1480={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1481={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1482={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1483={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1484={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1485={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1486={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A4={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A4":start=0x20e053c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1487={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1488={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1489={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1490={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1491={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1492={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1493={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1494={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A5={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A5":start=0x20e0540:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1495={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1496={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1497={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1498={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1499={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1500={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1501={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1502={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A6={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A6":start=0x20e0544:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1503={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1504={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1505={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1506={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1507={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1508={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1509={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1510={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A7={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A7":start=0x20e0548:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1511={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1512={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1513={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1514={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1515={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1516={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1517={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1518={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A8={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A8":start=0x20e054c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1519={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1520={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1521={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1522={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1523={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1524={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1525={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1526={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A9={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A9":start=0x20e0550:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1527={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1528={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1529={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1530={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1531={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1532={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1533={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1534={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A10={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A10":start=0x20e0554:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1535={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1536={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1537={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1538={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1539={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1540={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1541={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1542={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A11={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A11":start=0x20e0558:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1543={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1544={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1545={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1546={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1547={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1548={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1549={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1550={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A12={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A12":start=0x20e055c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1551={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1552={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1553={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1554={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1555={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1556={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1557={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1558={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A13={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A13":start=0x20e0560:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1559={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1560={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1561={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1562={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1563={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1564={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1565={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1566={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A14={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A14":start=0x20e0564:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1567={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1568={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1569={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1570={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1571={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1572={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1573={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1574={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A15={\
      gui_name="SW_PAD_CTL_PAD_DRAM_A15":start=0x20e0568:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1575={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1576={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1577={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1578={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1579={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1580={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1581={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1582={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS={\
      gui_name="SW_PAD_CTL_PAD_DRAM_CAS":start=0x20e056c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1583={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1584={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1585={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1586={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1587={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1588={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1589={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1590={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0={\
      gui_name="SW_PAD_CTL_PAD_DRAM_CS0":start=0x20e0570:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1591={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1592={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1593={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1594={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1595={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1596={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1597={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1598={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1={\
      gui_name="SW_PAD_CTL_PAD_DRAM_CS1":start=0x20e0574:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1599={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1600={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1601={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1602={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1603={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1604={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1605={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1606={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS={\
      gui_name="SW_PAD_CTL_PAD_DRAM_RAS":start=0x20e0578:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1607={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1608={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1609={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1610={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1611={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1612={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1613={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1614={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1615={\
      gui_name="SW_PAD_CTL_PAD_DRAM_RESET":start=0x20e057c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1616={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1617={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1618={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1619={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1620={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1621={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1622={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1623={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1624={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDBA0":start=0x20e0580:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1625={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1626={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1627={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1628={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1629={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1630={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1631={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1632={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1633={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDBA1":start=0x20e0584:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1634={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1635={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1636={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1637={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1638={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1639={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1640={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1641={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1642={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDCLK_0":start=0x20e0588:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1643={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1644={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1645={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1646={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1647={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1648={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1649={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1650={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1651={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDBA2":start=0x20e058c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1652={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1653={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1654={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1655={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1656={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1657={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1658={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1659={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1660={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDCKE0":start=0x20e0590:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1661={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1662={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1663={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1664={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1665={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1666={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1667={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1668={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1669={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDCLK_1":start=0x20e0594:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1670={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1671={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1672={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1673={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1674={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1675={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1676={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1677={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1678={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDCKE1":start=0x20e0598:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1679={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1680={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1681={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1682={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1683={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1684={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1685={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1686={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1687={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDODT0":start=0x20e059c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1688={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1689={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1690={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1691={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1692={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1693={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1694={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1695={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1696={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDODT1":start=0x20e05a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1697={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1698={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1699={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1700={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1701={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1702={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1703={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1704={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1705={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDWE":start=0x20e05a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1706={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1707={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1708={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1709={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1710={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1711={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1712={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1713={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1714={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS0":start=0x20e05a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1715={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1716={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1717={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1718={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1719={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1720={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1721={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1722={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1723={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM0":start=0x20e05ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1724={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1725={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1726={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1727={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1728={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1729={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1730={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1731={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1732={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS1":start=0x20e05b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1733={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1734={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1735={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1736={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1737={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1738={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1739={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1740={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1741={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM1":start=0x20e05b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1742={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1743={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1744={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1745={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1746={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1747={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1748={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1749={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1750={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS6":start=0x20e05b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1751={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1752={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1753={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1754={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1755={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1756={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1757={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1758={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1759={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM6":start=0x20e05bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1760={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1761={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1762={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1763={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1764={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1765={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1766={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1767={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1768={\
      gui_name="SW_PAD_CTL_PAD_DRAM_SDQS7":start=0x20e05c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1769={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1770={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1771={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1772={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1773={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1774={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1775={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1776={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_DRAM1777={\
      gui_name="SW_PAD_CTL_PAD_DRAM_DQM7":start=0x20e05c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1778={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1779={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1780={\
        gui_name="PKE":position=12:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1781={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1782={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1783={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1784={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_DRAM1785={\
        gui_name="DDR_SEL":position=18:size=2:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL0={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL0":start=0x20e05c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1786={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1787={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1788={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1789={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1790={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1791={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1792={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1793={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW0":start=0x20e05cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1794={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1795={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1796={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1797={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1798={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1799={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1800={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1801={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL1={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL1":start=0x20e05d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1802={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1803={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1804={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1805={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1806={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1807={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1808={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1809={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW1":start=0x20e05d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1810={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1811={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1812={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1813={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1814={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1815={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1816={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1817={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL2={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL2":start=0x20e05d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1818={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1819={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1820={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1821={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1822={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1823={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1824={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1825={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW2":start=0x20e05dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1826={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1827={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1828={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1829={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1830={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1831={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1832={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1833={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL3={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL3":start=0x20e05e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1834={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1835={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1836={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1837={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1838={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1839={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1840={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1841={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW3":start=0x20e05e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1842={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1843={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1844={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1845={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1846={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1847={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1848={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1849={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL4={\
      gui_name="SW_PAD_CTL_PAD_KEY_COL4":start=0x20e05e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1850={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1851={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1852={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1853={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1854={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1855={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1856={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1857={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4={\
      gui_name="SW_PAD_CTL_PAD_KEY_ROW4":start=0x20e05ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1858={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1859={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1860={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1861={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1862={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1863={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1864={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_KEY_1865={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO_0={\
      gui_name="SW_PAD_CTL_PAD_GPIO_0":start=0x20e05f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1866={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1867={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1868={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1869={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1870={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1871={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1872={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1873={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO_1={\
      gui_name="SW_PAD_CTL_PAD_GPIO_1":start=0x20e05f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1874={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1875={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1876={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1877={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1878={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1879={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1880={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1881={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO_9={\
      gui_name="SW_PAD_CTL_PAD_GPIO_9":start=0x20e05f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1882={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1883={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1884={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1885={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1886={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1887={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1888={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1889={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO_3={\
      gui_name="SW_PAD_CTL_PAD_GPIO_3":start=0x20e05fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1890={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1891={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1892={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1893={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1894={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1895={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1896={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1897={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO_6={\
      gui_name="SW_PAD_CTL_PAD_GPIO_6":start=0x20e0600:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1898={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1899={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1900={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1901={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1902={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1903={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1904={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1905={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO_2={\
      gui_name="SW_PAD_CTL_PAD_GPIO_2":start=0x20e0604:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1906={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1907={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1908={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1909={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1910={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1911={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1912={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1913={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO_4={\
      gui_name="SW_PAD_CTL_PAD_GPIO_4":start=0x20e0608:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1914={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1915={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1916={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1917={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1918={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1919={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1920={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1921={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO_5={\
      gui_name="SW_PAD_CTL_PAD_GPIO_5":start=0x20e060c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1922={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1923={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1924={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1925={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1926={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1927={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1928={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1929={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO_7={\
      gui_name="SW_PAD_CTL_PAD_GPIO_7":start=0x20e0610:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1930={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1931={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1932={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1933={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1934={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1935={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1936={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1937={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO_8={\
      gui_name="SW_PAD_CTL_PAD_GPIO_8":start=0x20e0614:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1938={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1939={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1940={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1941={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1942={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1943={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1944={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1945={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO_16={\
      gui_name="SW_PAD_CTL_PAD_GPIO_16":start=0x20e0618:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1946={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1947={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1948={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1949={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1950={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1951={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1952={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1953={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO_17={\
      gui_name="SW_PAD_CTL_PAD_GPIO_17":start=0x20e061c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1954={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1955={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1956={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1957={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1958={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1959={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1960={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1961={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO_18={\
      gui_name="SW_PAD_CTL_PAD_GPIO_18":start=0x20e0620:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1962={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1963={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1964={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1965={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1966={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1967={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1968={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1969={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_GPIO_19={\
      gui_name="SW_PAD_CTL_PAD_GPIO_19":start=0x20e0624:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1970={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1971={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1972={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1973={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1974={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1975={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1976={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_GPIO1977={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI01978={\
      gui_name="SW_PAD_CTL_PAD_CSI0_PIXCLK":start=0x20e0628:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI01979={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI01980={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI01981={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI01982={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI01983={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI01984={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI01985={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI01986={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI01987={\
      gui_name="SW_PAD_CTL_PAD_CSI0_MCLK":start=0x20e062c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI01988={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI01989={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI01990={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI01991={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI01992={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI01993={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI01994={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI01995={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI01996={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DATA_EN":start=0x20e0630:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI01997={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI01998={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI01999={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02000={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02001={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02002={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02003={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02004={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02005={\
      gui_name="SW_PAD_CTL_PAD_CSI0_VSYNC":start=0x20e0634:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02006={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02007={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02008={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02009={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02010={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02011={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02012={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02013={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02014={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT4":start=0x20e0638:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02015={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02016={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02017={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02018={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02019={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02020={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02021={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02022={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02023={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT5":start=0x20e063c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02024={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02025={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02026={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02027={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02028={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02029={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02030={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02031={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02032={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT6":start=0x20e0640:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02033={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02034={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02035={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02036={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02037={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02038={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02039={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02040={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02041={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT7":start=0x20e0644:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02042={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02043={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02044={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02045={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02046={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02047={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02048={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02049={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02050={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT8":start=0x20e0648:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02051={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02052={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02053={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02054={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02055={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02056={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02057={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02058={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02059={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT9":start=0x20e064c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02060={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02061={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02062={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02063={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02064={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02065={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02066={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02067={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02068={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT10":start=0x20e0650:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02069={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02070={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02071={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02072={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02073={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02074={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02075={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02076={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02077={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT11":start=0x20e0654:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02078={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02079={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02080={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02081={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02082={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02083={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02084={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02085={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02086={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT12":start=0x20e0658:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02087={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02088={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02089={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02090={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02091={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02092={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02093={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02094={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02095={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT13":start=0x20e065c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02096={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02097={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02098={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02099={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02100={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02101={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02102={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02103={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02104={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT14":start=0x20e0660:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02105={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02106={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02107={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02108={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02109={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02110={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02111={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02112={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02113={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT15":start=0x20e0664:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02114={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02115={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02116={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02117={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02118={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02119={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02120={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02121={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02122={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT16":start=0x20e0668:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02123={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02124={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02125={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02126={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02127={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02128={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02129={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02130={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02131={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT17":start=0x20e066c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02132={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02133={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02134={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02135={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02136={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02137={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02138={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02139={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02140={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT18":start=0x20e0670:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02141={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02142={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02143={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02144={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02145={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02146={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02147={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02148={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_CSI02149={\
      gui_name="SW_PAD_CTL_PAD_CSI0_DAT19":start=0x20e0674:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02150={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02151={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02152={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02153={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02154={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02155={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02156={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_CSI02157={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS={\
      gui_name="SW_PAD_CTL_PAD_JTAG_TMS":start=0x20e0678:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2158={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2159={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2160={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2161={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2162={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2163={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2164={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2165={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD={\
      gui_name="SW_PAD_CTL_PAD_JTAG_MOD":start=0x20e067c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2166={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2167={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2168={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2169={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2170={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2171={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2172={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2173={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG2174={\
      gui_name="SW_PAD_CTL_PAD_JTAG_TRSTB":start=0x20e0680:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2175={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2176={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2177={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2178={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2179={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2180={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2181={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2182={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI={\
      gui_name="SW_PAD_CTL_PAD_JTAG_TDI":start=0x20e0684:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2183={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2184={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2185={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2186={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2187={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2188={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2189={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2190={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK={\
      gui_name="SW_PAD_CTL_PAD_JTAG_TCK":start=0x20e0688:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2191={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2192={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2193={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2194={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2195={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2196={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2197={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2198={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO={\
      gui_name="SW_PAD_CTL_PAD_JTAG_TDO":start=0x20e068c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2199={\
        gui_name="SRE":position=0:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2200={\
        gui_name="DSE":position=3:size=3:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2201={\
        gui_name="SPEED":position=6:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2202={\
        gui_name="ODE":position=11:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2203={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2204={\
        gui_name="PUE":position=13:size=1:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2205={\
        gui_name="PUS":position=14:size=2:read_only=true\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_JTAG2206={\
        gui_name="HYS":position=16:size=1:read_only=true\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT7={\
      gui_name="SW_PAD_CTL_PAD_SD3_DAT7":start=0x20e0690:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2207={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2208={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2209={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2210={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2211={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2212={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2213={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2214={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT6={\
      gui_name="SW_PAD_CTL_PAD_SD3_DAT6":start=0x20e0694:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2215={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2216={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2217={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2218={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2219={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2220={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2221={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2222={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT5={\
      gui_name="SW_PAD_CTL_PAD_SD3_DAT5":start=0x20e0698:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2223={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2224={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2225={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2226={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2227={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2228={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2229={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2230={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT4={\
      gui_name="SW_PAD_CTL_PAD_SD3_DAT4":start=0x20e069c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2231={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2232={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2233={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2234={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2235={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2236={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2237={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2238={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_CMD={\
      gui_name="SW_PAD_CTL_PAD_SD3_CMD":start=0x20e06a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2239={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2240={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2241={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2242={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2243={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2244={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2245={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2246={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_CLK={\
      gui_name="SW_PAD_CTL_PAD_SD3_CLK":start=0x20e06a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2247={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2248={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2249={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2250={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2251={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2252={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2253={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2254={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT0={\
      gui_name="SW_PAD_CTL_PAD_SD3_DAT0":start=0x20e06a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2255={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2256={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2257={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2258={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2259={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2260={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2261={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2262={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT1={\
      gui_name="SW_PAD_CTL_PAD_SD3_DAT1":start=0x20e06ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2263={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2264={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2265={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2266={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2267={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2268={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2269={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2270={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT2={\
      gui_name="SW_PAD_CTL_PAD_SD3_DAT2":start=0x20e06b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2271={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2272={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2273={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2274={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2275={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2276={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2277={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2278={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT3={\
      gui_name="SW_PAD_CTL_PAD_SD3_DAT3":start=0x20e06b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2279={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2280={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2281={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2282={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2283={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2284={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2285={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2286={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD3_RST={\
      gui_name="SW_PAD_CTL_PAD_SD3_RST":start=0x20e06b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2287={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2288={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2289={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2290={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2291={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2292={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2293={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD3_2294={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2295={\
      gui_name="SW_PAD_CTL_PAD_NANDF_CLE":start=0x20e06bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2296={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2297={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2298={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2299={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2300={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2301={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2302={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2303={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2304={\
      gui_name="SW_PAD_CTL_PAD_NANDF_ALE":start=0x20e06c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2305={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2306={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2307={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2308={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2309={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2310={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2311={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2312={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2313={\
      gui_name="SW_PAD_CTL_PAD_NANDF_WP_B":start=0x20e06c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2314={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2315={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2316={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2317={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2318={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2319={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2320={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2321={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2322={\
      gui_name="SW_PAD_CTL_PAD_NANDF_RB0":start=0x20e06c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2323={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2324={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2325={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2326={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2327={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2328={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2329={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2330={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2331={\
      gui_name="SW_PAD_CTL_PAD_NANDF_CS0":start=0x20e06cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2332={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2333={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2334={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2335={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2336={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2337={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2338={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2339={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2340={\
      gui_name="SW_PAD_CTL_PAD_NANDF_CS1":start=0x20e06d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2341={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2342={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2343={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2344={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2345={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2346={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2347={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2348={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2349={\
      gui_name="SW_PAD_CTL_PAD_NANDF_CS2":start=0x20e06d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2350={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2351={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2352={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2353={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2354={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2355={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2356={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2357={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NAND2358={\
      gui_name="SW_PAD_CTL_PAD_NANDF_CS3":start=0x20e06d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2359={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2360={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2361={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2362={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2363={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2364={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2365={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2366={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_CMD={\
      gui_name="SW_PAD_CTL_PAD_SD4_CMD":start=0x20e06dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2367={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2368={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2369={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2370={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2371={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2372={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2373={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2374={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_CLK={\
      gui_name="SW_PAD_CTL_PAD_SD4_CLK":start=0x20e06e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2375={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2376={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2377={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2378={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2379={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2380={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2381={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2382={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D0={\
      gui_name="SW_PAD_CTL_PAD_NANDF_D0":start=0x20e06e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2383={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2384={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2385={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2386={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2387={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2388={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2389={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2390={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D1={\
      gui_name="SW_PAD_CTL_PAD_NANDF_D1":start=0x20e06e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2391={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2392={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2393={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2394={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2395={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2396={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2397={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2398={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D2={\
      gui_name="SW_PAD_CTL_PAD_NANDF_D2":start=0x20e06ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2399={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2400={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2401={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2402={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2403={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2404={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2405={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2406={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D3={\
      gui_name="SW_PAD_CTL_PAD_NANDF_D3":start=0x20e06f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2407={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2408={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2409={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2410={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2411={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2412={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2413={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2414={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D4={\
      gui_name="SW_PAD_CTL_PAD_NANDF_D4":start=0x20e06f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2415={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2416={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2417={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2418={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2419={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2420={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2421={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2422={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D5={\
      gui_name="SW_PAD_CTL_PAD_NANDF_D5":start=0x20e06f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2423={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2424={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2425={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2426={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2427={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2428={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2429={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2430={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D6={\
      gui_name="SW_PAD_CTL_PAD_NANDF_D6":start=0x20e06fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2431={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2432={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2433={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2434={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2435={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2436={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2437={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2438={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D7={\
      gui_name="SW_PAD_CTL_PAD_NANDF_D7":start=0x20e0700:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2439={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2440={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2441={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2442={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2443={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2444={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2445={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_NAND2446={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT0={\
      gui_name="SW_PAD_CTL_PAD_SD4_DAT0":start=0x20e0704:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2447={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2448={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2449={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2450={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2451={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2452={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2453={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2454={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT1={\
      gui_name="SW_PAD_CTL_PAD_SD4_DAT1":start=0x20e0708:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2455={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2456={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2457={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2458={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2459={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2460={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2461={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2462={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT2={\
      gui_name="SW_PAD_CTL_PAD_SD4_DAT2":start=0x20e070c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2463={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2464={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2465={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2466={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2467={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2468={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2469={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2470={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT3={\
      gui_name="SW_PAD_CTL_PAD_SD4_DAT3":start=0x20e0710:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2471={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2472={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2473={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2474={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2475={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2476={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2477={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2478={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT4={\
      gui_name="SW_PAD_CTL_PAD_SD4_DAT4":start=0x20e0714:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2479={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2480={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2481={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2482={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2483={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2484={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2485={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2486={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT5={\
      gui_name="SW_PAD_CTL_PAD_SD4_DAT5":start=0x20e0718:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2487={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2488={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2489={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2490={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2491={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2492={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2493={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2494={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT6={\
      gui_name="SW_PAD_CTL_PAD_SD4_DAT6":start=0x20e071c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2495={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2496={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2497={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2498={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2499={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2500={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2501={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2502={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT7={\
      gui_name="SW_PAD_CTL_PAD_SD4_DAT7":start=0x20e0720:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2503={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2504={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2505={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2506={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2507={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2508={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2509={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD4_2510={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT1={\
      gui_name="SW_PAD_CTL_PAD_SD1_DAT1":start=0x20e0724:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2511={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2512={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2513={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2514={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2515={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2516={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2517={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2518={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT0={\
      gui_name="SW_PAD_CTL_PAD_SD1_DAT0":start=0x20e0728:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2519={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2520={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2521={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2522={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2523={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2524={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2525={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2526={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT3={\
      gui_name="SW_PAD_CTL_PAD_SD1_DAT3":start=0x20e072c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2527={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2528={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2529={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2530={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2531={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2532={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2533={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2534={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_CMD={\
      gui_name="SW_PAD_CTL_PAD_SD1_CMD":start=0x20e0730:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2535={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2536={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2537={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2538={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2539={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2540={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2541={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2542={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT2={\
      gui_name="SW_PAD_CTL_PAD_SD1_DAT2":start=0x20e0734:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2543={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2544={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2545={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2546={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2547={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2548={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2549={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2550={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD1_CLK={\
      gui_name="SW_PAD_CTL_PAD_SD1_CLK":start=0x20e0738:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2551={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2552={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2553={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2554={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2555={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2556={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2557={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD1_2558={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_CLK={\
      gui_name="SW_PAD_CTL_PAD_SD2_CLK":start=0x20e073c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2559={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2560={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2561={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2562={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2563={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2564={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2565={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2566={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_CMD={\
      gui_name="SW_PAD_CTL_PAD_SD2_CMD":start=0x20e0740:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2567={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2568={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2569={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2570={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2571={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2572={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2573={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2574={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT3={\
      gui_name="SW_PAD_CTL_PAD_SD2_DAT3":start=0x20e0744:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2575={\
        gui_name="SRE":position=0:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2576={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2577={\
        gui_name="SPEED":position=6:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2578={\
        gui_name="ODE":position=11:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2579={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2580={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2581={\
        gui_name="PUS":position=14:size=2:read_only=false\
      }\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_PAD_SD2_2582={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_B7DS={\
      gui_name="SW_PAD_CTL_GRP_B7DS":start=0x20e0748:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B7DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_ADDDS={\
      gui_name="SW_PAD_CTL_GRP_ADDDS":start=0x20e074c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_ADDD2583={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_DDRM2584={\
      gui_name="SW_PAD_CTL_GRP_DDRMODE_CTL":start=0x20e0750:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDRM2585={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_TERM2586={\
      gui_name="SW_PAD_CTL_GRP_TERM_CTL0":start=0x20e0754:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_TERM2587={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_DDRPKE={\
      gui_name="SW_PAD_CTL_GRP_DDRPKE":start=0x20e0758:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDRP2588={\
        gui_name="PKE":position=12:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_TERM2589={\
      gui_name="SW_PAD_CTL_GRP_TERM_CTL1":start=0x20e075c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_TERM2590={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_TERM2591={\
      gui_name="SW_PAD_CTL_GRP_TERM_CTL2":start=0x20e0760:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_TERM2592={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_TERM2593={\
      gui_name="SW_PAD_CTL_GRP_TERM_CTL3":start=0x20e0764:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_TERM2594={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_DDRPK={\
      gui_name="SW_PAD_CTL_GRP_DDRPK":start=0x20e0768:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDRP2595={\
        gui_name="PUE":position=13:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_TERM2596={\
      gui_name="SW_PAD_CTL_GRP_TERM_CTL4":start=0x20e076c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_TERM2597={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_DDRHYS={\
      gui_name="SW_PAD_CTL_GRP_DDRHYS":start=0x20e0770:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDRH2598={\
        gui_name="HYS":position=16:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_DDRMODE={\
      gui_name="SW_PAD_CTL_GRP_DDRMODE":start=0x20e0774:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDRM2599={\
        gui_name="DDR_INPUT":position=17:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_TERM2600={\
      gui_name="SW_PAD_CTL_GRP_TERM_CTL5":start=0x20e0778:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_TERM2601={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_TERM2602={\
      gui_name="SW_PAD_CTL_GRP_TERM_CTL6":start=0x20e077c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_TERM2603={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_TERM2604={\
      gui_name="SW_PAD_CTL_GRP_TERM_CTL7":start=0x20e0780:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_TERM2605={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_B0DS={\
      gui_name="SW_PAD_CTL_GRP_B0DS":start=0x20e0784:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B0DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_B1DS={\
      gui_name="SW_PAD_CTL_GRP_B1DS":start=0x20e0788:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B1DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_CTLDS={\
      gui_name="SW_PAD_CTL_GRP_CTLDS":start=0x20e078c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_CTLD2606={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_DDR_2607={\
      gui_name="SW_PAD_CTL_GRP_DDR_TYPE_RGMII":start=0x20e0790:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDR_2608={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_B2DS={\
      gui_name="SW_PAD_CTL_GRP_B2DS":start=0x20e0794:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B2DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE={\
      gui_name="SW_PAD_CTL_GRP_DDR_TYPE":start=0x20e0798:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_DDR_2609={\
        gui_name="DDR_SEL":position=18:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_B3DS={\
      gui_name="SW_PAD_CTL_GRP_B3DS":start=0x20e079c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B3DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_B4DS={\
      gui_name="SW_PAD_CTL_GRP_B4DS":start=0x20e07a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B4DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_B5DS={\
      gui_name="SW_PAD_CTL_GRP_B5DS":start=0x20e07a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B5DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_B6DS={\
      gui_name="SW_PAD_CTL_GRP_B6DS":start=0x20e07a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_B6DS_DSE={\
        gui_name="DSE":position=3:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SW_PAD_CTL_GRP_RGMI2610={\
      gui_name="SW_PAD_CTL_GRP_RGMII_TERM":start=0x20e07ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SW_PAD_CTL_GRP_RGMI2611={\
        gui_name="ODT":position=8:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ASRC_ASRCK_CLOCK_6_2612={\
      gui_name="ASRC_ASRCK_CLOCK_6_SELECT_INPUT":start=0x20e07b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ASRC_ASRCK_CLOCK_6_2613={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUDMUX_P4_INPUT_DA_2614={\
      gui_name="AUDMUX_P4_INPUT_DA_AMX_SELECT_INPUT":start=0x20e07b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUDMUX_P4_INPUT_DA_2615={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUDMUX_P4_INPUT_DB_2616={\
      gui_name="AUDMUX_P4_INPUT_DB_AMX_SELECT_INPUT":start=0x20e07b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUDMUX_P4_INPUT_DB_2617={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUDMUX_P4_INPUT_RXC2618={\
      gui_name="AUDMUX_P4_INPUT_RXCLK_AMX_SELECT_INPUT":start=0x20e07bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUDMUX_P4_INPUT_RXC2619={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUDMUX_P4_INPUT_RXF2620={\
      gui_name="AUDMUX_P4_INPUT_RXFS_AMX_SELECT_INPUT":start=0x20e07c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUDMUX_P4_INPUT_RXF2621={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUDMUX_P4_INPUT_TXC2622={\
      gui_name="AUDMUX_P4_INPUT_TXCLK_AMX_SELECT_INPUT":start=0x20e07c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUDMUX_P4_INPUT_TXC2623={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUDMUX_P4_INPUT_TXF2624={\
      gui_name="AUDMUX_P4_INPUT_TXFS_AMX_SELECT_INPUT":start=0x20e07c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUDMUX_P4_INPUT_TXF2625={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUDMUX_P5_INPUT_DA_2626={\
      gui_name="AUDMUX_P5_INPUT_DA_AMX_SELECT_INPUT":start=0x20e07cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUDMUX_P5_INPUT_DA_2627={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUDMUX_P5_INPUT_DB_2628={\
      gui_name="AUDMUX_P5_INPUT_DB_AMX_SELECT_INPUT":start=0x20e07d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUDMUX_P5_INPUT_DB_2629={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUDMUX_P5_INPUT_RXC2630={\
      gui_name="AUDMUX_P5_INPUT_RXCLK_AMX_SELECT_INPUT":start=0x20e07d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUDMUX_P5_INPUT_RXC2631={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUDMUX_P5_INPUT_RXF2632={\
      gui_name="AUDMUX_P5_INPUT_RXFS_AMX_SELECT_INPUT":start=0x20e07d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUDMUX_P5_INPUT_RXF2633={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUDMUX_P5_INPUT_TXC2634={\
      gui_name="AUDMUX_P5_INPUT_TXCLK_AMX_SELECT_INPUT":start=0x20e07dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUDMUX_P5_INPUT_TXC2635={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_AUDMUX_P5_INPUT_TXF2636={\
      gui_name="AUDMUX_P5_INPUT_TXFS_AMX_SELECT_INPUT":start=0x20e07e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_AUDMUX_P5_INPUT_TXF2637={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_CAN1_IPP_IND_CANRX_2638={\
      gui_name="CAN1_IPP_IND_CANRX_SELECT_INPUT":start=0x20e07e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_CAN1_IPP_IND_CANRX_2639={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_CAN2_IPP_IND_CANRX_2640={\
      gui_name="CAN2_IPP_IND_CANRX_SELECT_INPUT":start=0x20e07e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_CAN2_IPP_IND_CANRX_2641={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_CCM_IPP_DI1_CLK_SEL2642={\
      gui_name="CCM_IPP_DI1_CLK_SELECT_INPUT":start=0x20e07ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_CCM_IPP_DI1_CLK_SEL2643={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_CCM_PMIC_VFUNCIONAL2644={\
      gui_name="CCM_PMIC_VFUNCIONAL_READY_SELECT_INPUT":start=0x20e07f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_CCM_PMIC_VFUNCIONAL2645={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI1_IPP_CSPI_CLK2646={\
      gui_name="ECSPI1_IPP_CSPI_CLK_IN_SELECT_INPUT":start=0x20e07f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI1_IPP_CSPI_CLK2647={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI1_IPP_IND_MISO2648={\
      gui_name="ECSPI1_IPP_IND_MISO_SELECT_INPUT":start=0x20e07f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI1_IPP_IND_MISO2649={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI1_IPP_IND_MOSI2650={\
      gui_name="ECSPI1_IPP_IND_MOSI_SELECT_INPUT":start=0x20e07fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI1_IPP_IND_MOSI2651={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI1_IPP_IND_SS_B2652={\
      gui_name="ECSPI1_IPP_IND_SS_B_0_SELECT_INPUT":start=0x20e0800:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI1_IPP_IND_SS_B2653={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI1_IPP_IND_SS_B2654={\
      gui_name="ECSPI1_IPP_IND_SS_B_1_SELECT_INPUT":start=0x20e0804:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI1_IPP_IND_SS_B2655={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI1_IPP_IND_SS_B2656={\
      gui_name="ECSPI1_IPP_IND_SS_B_2_SELECT_INPUT":start=0x20e0808:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI1_IPP_IND_SS_B2657={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI1_IPP_IND_SS_B2658={\
      gui_name="ECSPI1_IPP_IND_SS_B_3_SELECT_INPUT":start=0x20e080c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI1_IPP_IND_SS_B2659={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI2_IPP_CSPI_CLK2660={\
      gui_name="ECSPI2_IPP_CSPI_CLK_IN_SELECT_INPUT":start=0x20e0810:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI2_IPP_CSPI_CLK2661={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI2_IPP_IND_MISO2662={\
      gui_name="ECSPI2_IPP_IND_MISO_SELECT_INPUT":start=0x20e0814:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI2_IPP_IND_MISO2663={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI2_IPP_IND_MOSI2664={\
      gui_name="ECSPI2_IPP_IND_MOSI_SELECT_INPUT":start=0x20e0818:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI2_IPP_IND_MOSI2665={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI2_IPP_IND_SS_B2666={\
      gui_name="ECSPI2_IPP_IND_SS_B_0_SELECT_INPUT":start=0x20e081c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI2_IPP_IND_SS_B2667={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI2_IPP_IND_SS_B2668={\
      gui_name="ECSPI2_IPP_IND_SS_B_1_SELECT_INPUT":start=0x20e0820:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI2_IPP_IND_SS_B2669={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI4_IPP_IND_SS_B2670={\
      gui_name="ECSPI4_IPP_IND_SS_B_0_SELECT_INPUT":start=0x20e0824:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI4_IPP_IND_SS_B2671={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI5_IPP_CSPI_CLK2672={\
      gui_name="ECSPI5_IPP_CSPI_CLK_IN_SELECT_INPUT":start=0x20e0828:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI5_IPP_CSPI_CLK2673={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI5_IPP_IND_MISO2674={\
      gui_name="ECSPI5_IPP_IND_MISO_SELECT_INPUT":start=0x20e082c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI5_IPP_IND_MISO2675={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI5_IPP_IND_MOSI2676={\
      gui_name="ECSPI5_IPP_IND_MOSI_SELECT_INPUT":start=0x20e0830:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI5_IPP_IND_MOSI2677={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI5_IPP_IND_SS_B2678={\
      gui_name="ECSPI5_IPP_IND_SS_B_0_SELECT_INPUT":start=0x20e0834:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI5_IPP_IND_SS_B2679={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ECSPI5_IPP_IND_SS_B2680={\
      gui_name="ECSPI5_IPP_IND_SS_B_1_SELECT_INPUT":start=0x20e0838:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ECSPI5_IPP_IND_SS_B2681={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ENET_IPG_CLK_RMII_S2682={\
      gui_name="ENET_IPG_CLK_RMII_SELECT_INPUT":start=0x20e083c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ENET_IPG_CLK_RMII_S2683={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ENET_IPP_IND_MAC0_M2684={\
      gui_name="ENET_IPP_IND_MAC0_MDIO_SELECT_INPUT":start=0x20e0840:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ENET_IPP_IND_MAC0_M2685={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ENET_IPP_IND_MAC0_R2686={\
      gui_name="ENET_IPP_IND_MAC0_RXCLK_SELECT_INPUT":start=0x20e0844:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ENET_IPP_IND_MAC0_R2687={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ENET_IPP_IND_MAC0_R2688={\
      gui_name="ENET_IPP_IND_MAC0_RXDATA_0_SELECT_INPUT":start=0x20e0848:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ENET_IPP_IND_MAC0_R2689={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ENET_IPP_IND_MAC0_R2690={\
      gui_name="ENET_IPP_IND_MAC0_RXDATA_1_SELECT_INPUT":start=0x20e084c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ENET_IPP_IND_MAC0_R2691={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ENET_IPP_IND_MAC0_R2692={\
      gui_name="ENET_IPP_IND_MAC0_RXDATA_2_SELECT_INPUT":start=0x20e0850:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ENET_IPP_IND_MAC0_R2693={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ENET_IPP_IND_MAC0_R2694={\
      gui_name="ENET_IPP_IND_MAC0_RXDATA_3_SELECT_INPUT":start=0x20e0854:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ENET_IPP_IND_MAC0_R2695={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ENET_IPP_IND_MAC0_R2696={\
      gui_name="ENET_IPP_IND_MAC0_RXEN_SELECT_INPUT":start=0x20e0858:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ENET_IPP_IND_MAC0_R2697={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_IPP_IND_FSR_SE2698={\
      gui_name="ESAI_IPP_IND_FSR_SELECT_INPUT":start=0x20e085c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_IPP_IND_FSR_SE2699={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_IPP_IND_FST_SE2700={\
      gui_name="ESAI_IPP_IND_FST_SELECT_INPUT":start=0x20e0860:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_IPP_IND_FST_SE2701={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_IPP_IND_HCKR_S2702={\
      gui_name="ESAI_IPP_IND_HCKR_SELECT_INPUT":start=0x20e0864:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_IPP_IND_HCKR_S2703={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_IPP_IND_HCKT_S2704={\
      gui_name="ESAI_IPP_IND_HCKT_SELECT_INPUT":start=0x20e0868:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_IPP_IND_HCKT_S2705={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_IPP_IND_SCKR_S2706={\
      gui_name="ESAI_IPP_IND_SCKR_SELECT_INPUT":start=0x20e086c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_IPP_IND_SCKR_S2707={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_IPP_IND_SCKT_S2708={\
      gui_name="ESAI_IPP_IND_SCKT_SELECT_INPUT":start=0x20e0870:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_IPP_IND_SCKT_S2709={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_IPP_IND_SDO0_S2710={\
      gui_name="ESAI_IPP_IND_SDO0_SELECT_INPUT":start=0x20e0874:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_IPP_IND_SDO0_S2711={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_IPP_IND_SDO1_S2712={\
      gui_name="ESAI_IPP_IND_SDO1_SELECT_INPUT":start=0x20e0878:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_IPP_IND_SDO1_S2713={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_IPP_IND_SDO2_S2714={\
      gui_name="ESAI_IPP_IND_SDO2_SDI3_SELECT_INPUT":start=0x20e087c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_IPP_IND_SDO2_S2715={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_IPP_IND_SDO3_S2716={\
      gui_name="ESAI_IPP_IND_SDO3_SDI2_SELECT_INPUT":start=0x20e0880:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_IPP_IND_SDO3_S2717={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_IPP_IND_SDO4_S2718={\
      gui_name="ESAI_IPP_IND_SDO4_SDI1_SELECT_INPUT":start=0x20e0884:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_IPP_IND_SDO4_S2719={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_ESAI_IPP_IND_SDO5_S2720={\
      gui_name="ESAI_IPP_IND_SDO5_SDI0_SELECT_INPUT":start=0x20e0888:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_ESAI_IPP_IND_SDO5_S2721={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_HDMI_TX_ICECIN_SELE2722={\
      gui_name="HDMI_TX_ICECIN_SELECT_INPUT":start=0x20e088c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_HDMI_TX_ICECIN_SELE2723={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_HDMI_TX_II2C_MSTH132724={\
      gui_name="HDMI_TX_II2C_MSTH13TDDC_SCLIN_SELECT_INPUT":start=0x20e0890:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_HDMI_TX_II2C_MSTH132725={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_HDMI_TX_II2C_MSTH132726={\
      gui_name="HDMI_TX_II2C_MSTH13TDDC_SDAIN_SELECT_INPUT":start=0x20e0894:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_HDMI_TX_II2C_MSTH132727={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_I2C1_IPP_SCL_IN_SEL2728={\
      gui_name="I2C1_IPP_SCL_IN_SELECT_INPUT":start=0x20e0898:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_I2C1_IPP_SCL_IN_SEL2729={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_I2C1_IPP_SDA_IN_SEL2730={\
      gui_name="I2C1_IPP_SDA_IN_SELECT_INPUT":start=0x20e089c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_I2C1_IPP_SDA_IN_SEL2731={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_I2C2_IPP_SCL_IN_SEL2732={\
      gui_name="I2C2_IPP_SCL_IN_SELECT_INPUT":start=0x20e08a0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_I2C2_IPP_SCL_IN_SEL2733={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_I2C2_IPP_SDA_IN_SEL2734={\
      gui_name="I2C2_IPP_SDA_IN_SELECT_INPUT":start=0x20e08a4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_I2C2_IPP_SDA_IN_SEL2735={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_I2C3_IPP_SCL_IN_SEL2736={\
      gui_name="I2C3_IPP_SCL_IN_SELECT_INPUT":start=0x20e08a8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_I2C3_IPP_SCL_IN_SEL2737={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_I2C3_IPP_SDA_IN_SEL2738={\
      gui_name="I2C3_IPP_SDA_IN_SELECT_INPUT":start=0x20e08ac:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_I2C3_IPP_SDA_IN_SEL2739={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU2_IPP_IND_SENS1_2740={\
      gui_name="IPU2_IPP_IND_SENS1_DATA_10_SELECT_INPUT":start=0x20e08b0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU2_IPP_IND_SENS1_2741={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU2_IPP_IND_SENS1_2742={\
      gui_name="IPU2_IPP_IND_SENS1_DATA_11_SELECT_INPUT":start=0x20e08b4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU2_IPP_IND_SENS1_2743={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU2_IPP_IND_SENS1_2744={\
      gui_name="IPU2_IPP_IND_SENS1_DATA_12_SELECT_INPUT":start=0x20e08b8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU2_IPP_IND_SENS1_2745={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU2_IPP_IND_SENS1_2746={\
      gui_name="IPU2_IPP_IND_SENS1_DATA_13_SELECT_INPUT":start=0x20e08bc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU2_IPP_IND_SENS1_2747={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU2_IPP_IND_SENS1_2748={\
      gui_name="IPU2_IPP_IND_SENS1_DATA_14_SELECT_INPUT":start=0x20e08c0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU2_IPP_IND_SENS1_2749={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU2_IPP_IND_SENS1_2750={\
      gui_name="IPU2_IPP_IND_SENS1_DATA_15_SELECT_INPUT":start=0x20e08c4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU2_IPP_IND_SENS1_2751={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU2_IPP_IND_SENS1_2752={\
      gui_name="IPU2_IPP_IND_SENS1_DATA_16_SELECT_INPUT":start=0x20e08c8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU2_IPP_IND_SENS1_2753={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU2_IPP_IND_SENS1_2754={\
      gui_name="IPU2_IPP_IND_SENS1_DATA_17_SELECT_INPUT":start=0x20e08cc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU2_IPP_IND_SENS1_2755={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU2_IPP_IND_SENS1_2756={\
      gui_name="IPU2_IPP_IND_SENS1_DATA_18_SELECT_INPUT":start=0x20e08d0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU2_IPP_IND_SENS1_2757={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU2_IPP_IND_SENS1_2758={\
      gui_name="IPU2_IPP_IND_SENS1_DATA_19_SELECT_INPUT":start=0x20e08d4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU2_IPP_IND_SENS1_2759={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU2_IPP_IND_SENS1_2760={\
      gui_name="IPU2_IPP_IND_SENS1_DATA_EN_SELECT_INPUT":start=0x20e08d8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU2_IPP_IND_SENS1_2761={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU2_IPP_IND_SENS1_2762={\
      gui_name="IPU2_IPP_IND_SENS1_HSYNC_SELECT_INPUT":start=0x20e08dc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU2_IPP_IND_SENS1_2763={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU2_IPP_IND_SENS1_2764={\
      gui_name="IPU2_IPP_IND_SENS1_PIX_CLK_SELECT_INPUT":start=0x20e08e0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU2_IPP_IND_SENS1_2765={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_IPU2_IPP_IND_SENS1_2766={\
      gui_name="IPU2_IPP_IND_SENS1_VSYNC_SELECT_INPUT":start=0x20e08e4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_IPU2_IPP_IND_SENS1_2767={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KPP_IPP_IND_COL_5_S2768={\
      gui_name="KPP_IPP_IND_COL_5_SELECT_INPUT":start=0x20e08e8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KPP_IPP_IND_COL_5_S2769={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KPP_IPP_IND_COL_6_S2770={\
      gui_name="KPP_IPP_IND_COL_6_SELECT_INPUT":start=0x20e08ec:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KPP_IPP_IND_COL_6_S2771={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KPP_IPP_IND_COL_7_S2772={\
      gui_name="KPP_IPP_IND_COL_7_SELECT_INPUT":start=0x20e08f0:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KPP_IPP_IND_COL_7_S2773={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KPP_IPP_IND_ROW_5_S2774={\
      gui_name="KPP_IPP_IND_ROW_5_SELECT_INPUT":start=0x20e08f4:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KPP_IPP_IND_ROW_5_S2775={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KPP_IPP_IND_ROW_6_S2776={\
      gui_name="KPP_IPP_IND_ROW_6_SELECT_INPUT":start=0x20e08f8:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KPP_IPP_IND_ROW_6_S2777={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_KPP_IPP_IND_ROW_7_S2778={\
      gui_name="KPP_IPP_IND_ROW_7_SELECT_INPUT":start=0x20e08fc:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_KPP_IPP_IND_ROW_7_S2779={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_MLB_MLB_CLK_IN_SELE2780={\
      gui_name="MLB_MLB_CLK_IN_SELECT_INPUT":start=0x20e0900:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_MLB_MLB_CLK_IN_SELE2781={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_MLB_MLB_DATA_IN_SEL2782={\
      gui_name="MLB_MLB_DATA_IN_SELECT_INPUT":start=0x20e0904:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_MLB_MLB_DATA_IN_SEL2783={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_MLB_MLB_SIG_IN_SELE2784={\
      gui_name="MLB_MLB_SIG_IN_SELECT_INPUT":start=0x20e0908:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_MLB_MLB_SIG_IN_SELE2785={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SPDIF_SPDIF_IN1_SEL2786={\
      gui_name="SPDIF_SPDIF_IN1_SELECT_INPUT":start=0x20e0914:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SPDIF_SPDIF_IN1_SEL2787={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_SPDIF_TX_CLK2_SELEC2788={\
      gui_name="SPDIF_TX_CLK2_SELECT_INPUT":start=0x20e0918:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_SPDIF_TX_CLK2_SELEC2789={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART1_IPP_UART_RTS_2790={\
      gui_name="UART1_IPP_UART_RTS_B_SELECT_INPUT":start=0x20e091c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART1_IPP_UART_RTS_2791={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART1_IPP_UART_RXD_2792={\
      gui_name="UART1_IPP_UART_RXD_MUX_SELECT_INPUT":start=0x20e0920:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART1_IPP_UART_RXD_2793={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART2_IPP_UART_RTS_2794={\
      gui_name="UART2_IPP_UART_RTS_B_SELECT_INPUT":start=0x20e0924:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART2_IPP_UART_RTS_2795={\
        gui_name="DAISY":position=0:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART2_IPP_UART_RXD_2796={\
      gui_name="UART2_IPP_UART_RXD_MUX_SELECT_INPUT":start=0x20e0928:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART2_IPP_UART_RXD_2797={\
        gui_name="DAISY":position=0:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART3_IPP_UART_RTS_2798={\
      gui_name="UART3_IPP_UART_RTS_B_SELECT_INPUT":start=0x20e092c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART3_IPP_UART_RTS_2799={\
        gui_name="DAISY":position=0:size=3:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART3_IPP_UART_RXD_2800={\
      gui_name="UART3_IPP_UART_RXD_MUX_SELECT_INPUT":start=0x20e0930:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART3_IPP_UART_RXD_2801={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART4_IPP_UART_RTS_2802={\
      gui_name="UART4_IPP_UART_RTS_B_SELECT_INPUT":start=0x20e0934:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART4_IPP_UART_RTS_2803={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART4_IPP_UART_RXD_2804={\
      gui_name="UART4_IPP_UART_RXD_MUX_SELECT_INPUT":start=0x20e0938:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART4_IPP_UART_RXD_2805={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART5_IPP_UART_RTS_2806={\
      gui_name="UART5_IPP_UART_RTS_B_SELECT_INPUT":start=0x20e093c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART5_IPP_UART_RTS_2807={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_UART5_IPP_UART_RXD_2808={\
      gui_name="UART5_IPP_UART_RXD_MUX_SELECT_INPUT":start=0x20e0940:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_UART5_IPP_UART_RXD_2809={\
        gui_name="DAISY":position=0:size=2:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USB_IPP_IND_OTG_OC_2810={\
      gui_name="USB_IPP_IND_OTG_OC_SELECT_INPUT":start=0x20e0944:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USB_IPP_IND_OTG_OC_2811={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USB_IPP_IND_H1_OC_S2812={\
      gui_name="USB_IPP_IND_H1_OC_SELECT_INPUT":start=0x20e0948:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USB_IPP_IND_H1_OC_S2813={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
    :Register.G_IOMUXC_USDHC1_IPP_WP_ON_SE2814={\
      gui_name="USDHC1_IPP_WP_ON_SELECT_INPUT":start=0x20e094c:length=4:\
      read_only=false:write_only=false\
      :bit_fields.B_IOMUXC_USDHC1_IPP_WP_ON_SE2815={\
        gui_name="DAISY":position=0:size=1:read_only=false\
      }\
    }\
  }\
  :Register_window.IOMUXC={\
    line="$+":\
    line="=G_IOMUXC_GPR0":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL0":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL1":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL2":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL3":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL4":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL5":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL6":\
    line="B_IOMUXC_GPR0_DMAREQ_MUX_SEL7":\
    line="B_IOMUXC_GPR0_AUDIO_VIDEO_MUXING":\
    line="B_IOMUXC_GPR0_TX_CLK2_MUX_SEL":\
    line="B_IOMUXC_GPR0_CLOCK_1_MUX_SEL":\
    line="B_IOMUXC_GPR0_CLOCK_9_MUX_SEL":\
    line="B_IOMUXC_GPR0_CLOCK_2_MUX_SEL":\
    line="B_IOMUXC_GPR0_CLOCK_A_MUX_SEL":\
    line="B_IOMUXC_GPR0_CLOCK_3_MUX_SEL":\
    line="B_IOMUXC_GPR0_CLOCK_B_MUX_SEL":\
    line="B_IOMUXC_GPR0_CLOCK_0_MUX_SEL":\
    line="B_IOMUXC_GPR0_CLOCK_8_MUX_SEL":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR1":\
    line="B_IOMUXC_GPR1_ACT_CS0":\
    line="B_IOMUXC_GPR1_ADDRS0":\
    line="B_IOMUXC_GPR1_ACT_CS1":\
    line="B_IOMUXC_GPR1_ADDRS1":\
    line="B_IOMUXC_GPR1_ACT_CS2":\
    line="B_IOMUXC_GPR1_ADDRS2":\
    line="B_IOMUXC_GPR1_ACT_CS3":\
    line="B_IOMUXC_GPR1_ADDRS3":\
    line="B_IOMUXC_GPR1_GINT":\
    line="B_IOMUXC_GPR1_USB_OTG_ID_SEL":\
    line="B_IOMUXC_GPR1_SYS_INT":\
    line="B_IOMUXC_GPR1_USB_EXP_MODE":\
    line="B_IOMUXC_GPR1_REF_SSP_EN":\
    line="B_IOMUXC_GPR1_IPU_VPU_MUX":\
    line="B_IOMUXC_GPR1_TEST_POWERDOWN":\
    line="B_IOMUXC_GPR1_MIPI_IPU2_MUX":\
    line="B_IOMUXC_GPR1_MIPI_IPU1_MUX":\
    line="B_IOMUXC_GPR1_ENET_CLK_SEL":\
    line="B_IOMUXC_GPR1_EXC_MON":\
    line="B_IOMUXC_GPR1_MIPI_DPI_OFF":\
    line="B_IOMUXC_GPR1_MIPI_COLOR_SW":\
    line="B_IOMUXC_GPR1_APP_REQ_ENTR_L1":\
    line="B_IOMUXC_GPR1_APP_READY_ENTR_L23":\
    line="B_IOMUXC_GPR1_APP_REQ_EXIT_L1":\
    line="B_IOMUXC_GPR1_APP_CLK_REQ_N":\
    line="B_IOMUXC_GPR1_CFG_L1_CLK_REMOVA1":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR2":\
    line="B_IOMUXC_GPR2_CH0_MODE":\
    line="B_IOMUXC_GPR2_CH1_MODE":\
    line="B_IOMUXC_GPR2_SPLIT_MODE_EN":\
    line="B_IOMUXC_GPR2_DATA_WIDTH_CH0":\
    line="B_IOMUXC_GPR2_BIT_MAPPING_CH0":\
    line="B_IOMUXC_GPR2_DATA_WIDTH_CH1":\
    line="B_IOMUXC_GPR2_BIT_MAPPING_CH1":\
    line="B_IOMUXC_GPR2_DI0_VS_POLARITY":\
    line="B_IOMUXC_GPR2_DI1_VS_POLARITY":\
    line="B_IOMUXC_GPR2_LVDS_CLK_SHIFT":\
    line="B_IOMUXC_GPR2_COUNTER_RESET_VAL":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR3":\
    line="B_IOMUXC_GPR3_HDMI_MUX_CTL":\
    line="B_IOMUXC_GPR3_MIPI_MUX_CTL":\
    line="B_IOMUXC_GPR3_LVDS0_MUX_CTL":\
    line="B_IOMUXC_GPR3_LVDS1_MUX_CTL":\
    line="B_IOMUXC_GPR3_IPU_DIAG":\
    line="B_IOMUXC_GPR3_TZASC1_BOOT_LOCK":\
    line="B_IOMUXC_GPR3_TZASC2_BOOT_LOCK":\
    line="B_IOMUXC_GPR3_CORE0_DBG_ACK_EN":\
    line="B_IOMUXC_GPR3_CORE1_DBG_ACK_EN":\
    line="B_IOMUXC_GPR3_CORE2_DBG_ACK_EN":\
    line="B_IOMUXC_GPR3_CORE3_DBG_ACK_EN":\
    line="B_IOMUXC_GPR3_OCRAM_STATUS":\
    line="B_IOMUXC_GPR3_OCRAM_CTL":\
    line="B_IOMUXC_GPR3_USDHCX_RD_CACHE_C2":\
    line="B_IOMUXC_GPR3_USDHCX_WR_CACHE_C3":\
    line="B_IOMUXC_GPR3_BCH_RD_CACHE_CTL":\
    line="B_IOMUXC_GPR3_BCH_WR_CACHE_CTL":\
    line="B_IOMUXC_GPR3_GPU_DBG":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR4":\
    line="B_IOMUXC_GPR4_IPU_RD_CACHE_CTL":\
    line="B_IOMUXC_GPR4_IPU_WR_CACHE_CTL":\
    line="B_IOMUXC_GPR4_VPU_P_RD_CACHE_VAL":\
    line="B_IOMUXC_GPR4_VPU_P_WR_CACHE_VAL":\
    line="B_IOMUXC_GPR4_VPU_RD_CACHE_SEL":\
    line="B_IOMUXC_GPR4_VPU_WR_CACHE_SEL":\
    line="B_IOMUXC_GPR4_SOC_VERSION":\
    line="B_IOMUXC_GPR4_ENET_STOP_ACK":\
    line="B_IOMUXC_GPR4_CAN1_STOP_ACK":\
    line="B_IOMUXC_GPR4_CAN2_STOP_ACK":\
    line="B_IOMUXC_GPR4_SDMA_STOP_ACK":\
    line="B_IOMUXC_GPR4_PCIE_RD_CACHE_VAL":\
    line="B_IOMUXC_GPR4_PCIE_WR_CACHE_VAL":\
    line="B_IOMUXC_GPR4_PCIE_RD_CACHE_SEL":\
    line="B_IOMUXC_GPR4_PCIE_WR_CACHE_SEL":\
    line="B_IOMUXC_GPR4_VDOA_RD_CACHE_VAL":\
    line="B_IOMUXC_GPR4_VDOA_WR_CACHE_VAL":\
    line="B_IOMUXC_GPR4_VDOA_RD_CACHE_SEL":\
    line="B_IOMUXC_GPR4_VDOA_WR_CACHE_SEL":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR5":\
    line="B_IOMUXC_GPR5_ARM_WFI":\
    line="B_IOMUXC_GPR5_ARM_WFE":\
    line="B_IOMUXC_GPR5_L2_CLK_STOP":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR6":\
    line="B_IOMUXC_GPR6_IPU1_ID00_WR_QOS":\
    line="B_IOMUXC_GPR6_IPU1_ID01_WR_QOS":\
    line="B_IOMUXC_GPR6_IPU1_ID10_WR_QOS":\
    line="B_IOMUXC_GPR6_IPU1_ID11_WR_QOS":\
    line="B_IOMUXC_GPR6_IPU1_ID00_RD_QOS":\
    line="B_IOMUXC_GPR6_IPU1_ID01_RD_QOS":\
    line="B_IOMUXC_GPR6_IPU1_ID10_RD_QOS":\
    line="B_IOMUXC_GPR6_IPU1_ID11_RD_QOS":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR7":\
    line="B_IOMUXC_GPR7_IPU2_ID00_WR_QOS":\
    line="B_IOMUXC_GPR7_IPU2_ID01_WR_QOS":\
    line="B_IOMUXC_GPR7_IPU2_ID10_WR_QOS":\
    line="B_IOMUXC_GPR7_IPU2_ID11_WR_QOS":\
    line="B_IOMUXC_GPR7_IPU2_ID00_RD_QOS":\
    line="B_IOMUXC_GPR7_IPU2_ID01_RD_QOS":\
    line="B_IOMUXC_GPR7_IPU2_ID10_RD_QOS":\
    line="B_IOMUXC_GPR7_IPU2_ID11_RD_QOS":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR8":\
    line="B_IOMUXC_GPR8_PCS_TX_DEEMPH_GEN1":\
    line="B_IOMUXC_GPR8_PCS_TX_DEEMPH_GEN4":\
    line="B_IOMUXC_GPR8_PCS_TX_DEEMPH_GEN5":\
    line="B_IOMUXC_GPR8_PCS_TX_SWING_FULL":\
    line="B_IOMUXC_GPR8_PCS_TX_SWING_LOW":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR9":\
    line="B_IOMUXC_GPR9_TZASC1_BYP":\
    line="B_IOMUXC_GPR9_TZASC2_BYP":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR10":\
    line="B_IOMUXC_GPR10_DCIC1_MUX_CTL":\
    line="B_IOMUXC_GPR10_DCIC2_MUX_CTL":\
    line="B_IOMUXC_GPR10_OCRAM_TZ_EN":\
    line="B_IOMUXC_GPR10_OCRAM_TZ_ADDR":\
    line="B_IOMUXC_GPR10_SEC_ERR_RESP":\
    line="B_IOMUXC_GPR10_DBG_CLK_EN":\
    line="B_IOMUXC_GPR10_DBG_EN":\
    line="B_IOMUXC_GPR10_LOCK_DCIC1_MUX_C6":\
    line="B_IOMUXC_GPR10_LOCK_DCIC2_MUX_C7":\
    line="B_IOMUXC_GPR10_LOCK_OCRAM_TZ_EN":\
    line="B_IOMUXC_GPR10_LOCK_OCRAM_TZ_AD8":\
    line="B_IOMUXC_GPR10_LOCK_SEC_ERR_RESP":\
    line="B_IOMUXC_GPR10_LOCK_DBG_CLK_EN":\
    line="B_IOMUXC_GPR10_LOCK_DBG_EN":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR11":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR12":\
    line="B_IOMUXC_GPR12_USDHC_DBG_MUX":\
    line="B_IOMUXC_GPR12_LOS_LEVEL":\
    line="B_IOMUXC_GPR12_APPS_PM_XMT_PME":\
    line="B_IOMUXC_GPR12_APP_LTSSM_ENABLE":\
    line="B_IOMUXC_GPR12_APP_INIT_RST":\
    line="B_IOMUXC_GPR12_DEVICE_TYPE":\
    line="B_IOMUXC_GPR12_APPS_PM_XMT_TURN9":\
    line="B_IOMUXC_GPR12_DIA_STATUS_BUS_10":\
    line="B_IOMUXC_GPR12_PCIE_CTL_7":\
    line="B_IOMUXC_GPR12_ARMP_APB_CLK_EN":\
    line="B_IOMUXC_GPR12_ARMP_ATB_CLK_EN":\
    line="B_IOMUXC_GPR12_ARMP_AHB_CLK_EN":\
    line="B_IOMUXC_GPR12_ARMP_IPG_CLK_EN":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_GPR13":\
    line="B_IOMUXC_GPR13_SATA_PHY_1":\
    line="B_IOMUXC_GPR13_SATA_PHY_2":\
    line="B_IOMUXC_GPR13_SATA_PHY_3":\
    line="B_IOMUXC_GPR13_SATA_PHY_4":\
    line="B_IOMUXC_GPR13_SATA_PHY_5":\
    line="B_IOMUXC_GPR13_SATA_SPEED":\
    line="B_IOMUXC_GPR13_SATA_PHY_6":\
    line="B_IOMUXC_GPR13_SATA_PHY_7":\
    line="B_IOMUXC_GPR13_SATA_PHY_8":\
    line="B_IOMUXC_GPR13_ENET_STOP_REQ":\
    line="B_IOMUXC_GPR13_CAN1_STOP_REQ":\
    line="B_IOMUXC_GPR13_CAN2_STOP_REQ":\
    line="B_IOMUXC_GPR13_SDMA_STOP_REQ":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_DA11":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_DA12":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_DA13":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_DA14":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_DA15":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_DA16":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII_17":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_18":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_19":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII_20":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_21":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_22":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII_23":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_24":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_25":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII_26":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_27":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_28":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII_29":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_30":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_31":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII_32":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_33":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_34":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII_35":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_36":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_37":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII_38":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_39":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_40":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII_41":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_42":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_43":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII_44":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_45":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_46":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII_47":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_48":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_49":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_RGMII_50":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_51":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_RGMII_52":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_A25":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A253":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A254":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_EB2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_EB55":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_EB56":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D16":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D157":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D158":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D17":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D159":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D160":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D18":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D161":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D162":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D19":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D163":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D164":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D20":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D265":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D266":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D21":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D267":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D268":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D22":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D269":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D270":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D23":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D271":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D272":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_EB3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_EB73":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_EB74":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D24":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D275":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D276":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D25":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D277":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D278":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D26":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D279":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D280":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D27":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D281":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D282":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D28":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D283":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D284":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D29":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D285":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D286":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D30":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D387":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D388":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_D31":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D389":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D390":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_A24":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A291":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A292":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_A23":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A293":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A294":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_A22":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A295":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A296":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_A21":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A297":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A298":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_A20":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A299":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A100":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_A19":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A101":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A102":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_A18":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A103":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A104":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_A17":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A105":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A106":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_A16":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A107":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_A108":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_CS0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_C109":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_C110":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_CS1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_C111":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_C112":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_OE":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_O113":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_O114":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_RW":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_R115":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_R116":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_LBA":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_L117":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_L118":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_EB0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_E119":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_E120":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_EB1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_E121":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_E122":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D123":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D124":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D125":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D126":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D127":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D128":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D129":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D130":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA4":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D131":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D132":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA5":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D133":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D134":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA6":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D135":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D136":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA7":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D137":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D138":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA8":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D139":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D140":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA9":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D141":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D142":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA10":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D143":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D144":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA11":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D145":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D146":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA12":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D147":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D148":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA13":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D149":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D150":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA14":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D151":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D152":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_DA15":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D153":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_D154":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_WAIT":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_W155":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_W156":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_EIM_BCLK":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_B157":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_EIM_B158":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DI0_D159":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_D160":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_D161":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DI0_P162":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_P163":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_P164":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_P165":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_P166":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_P167":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_P168":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DI0_PIN4":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_P169":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DI0_P170":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0171":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0172":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0173":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0174":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0175":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0176":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0177":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0178":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0179":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0180":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0181":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0182":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0183":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0184":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0185":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0186":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0187":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0188":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0189":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0190":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0191":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0192":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0193":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0194":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0195":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0196":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0197":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0198":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0199":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0200":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0201":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0202":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0203":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0204":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0205":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0206":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0207":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0208":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0209":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0210":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0211":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0212":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0213":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0214":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0215":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0216":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0217":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0218":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0219":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0220":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0221":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0222":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0223":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0224":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0225":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0226":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0227":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0228":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0229":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0230":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0231":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0232":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0233":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0234":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0235":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0236":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0237":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0238":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0239":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_DISP0240":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0241":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_DISP0242":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_243":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_244":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_245":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_246":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_247":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_248":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_249":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_250":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_251":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_252":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_253":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_254":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_255":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_256":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_257":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_258":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_259":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_260":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_261":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_262":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_263":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_264":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_265":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_266":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_267":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_268":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_269":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_ENET_MDC":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_270":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_ENET_271":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C272":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C273":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R274":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R275":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C276":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C277":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R278":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R279":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C280":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C281":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R282":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R283":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C284":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C285":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R286":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R287":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_COL4":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C288":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_C289":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_KEY_ROW4":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R290":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_KEY_R291":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO_0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_292":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_293":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO_1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_294":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_295":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO_9":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_296":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_297":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO_3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_298":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_299":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO_6":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_300":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_301":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO_2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_302":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_303":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO_4":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_304":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_305":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO_5":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_306":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_307":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO_7":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_308":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_309":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO_8":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_310":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_311":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO_16":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_312":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_313":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO_17":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_314":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_315":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO_18":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_316":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_317":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_GPIO_19":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_318":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_GPIO_319":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_320":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_321":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_322":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_323":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_324":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_325":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_326":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_327":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_328":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_329":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_330":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_331":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_332":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_333":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_334":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_335":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_336":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_337":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_338":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_339":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_340":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_341":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_342":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_343":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_344":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_345":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_346":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_347":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_348":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_349":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_350":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_351":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_352":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_353":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_354":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_355":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_356":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_357":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_358":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_359":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_360":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_361":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_362":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_363":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_364":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_365":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_366":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_367":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_368":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_369":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_370":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_371":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_372":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_373":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_374":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_375":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_376":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_CSI0_377":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_378":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_CSI0_379":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT7":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D380":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D381":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT6":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D382":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D383":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT5":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D384":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D385":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT4":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D386":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D387":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_CMD":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_C388":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_C389":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_CLK":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_C390":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_C391":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D392":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D393":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D394":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D395":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D396":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D397":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_DAT3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D398":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_D399":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD3_RST":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_R400":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD3_R401":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF402":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF403":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF404":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF405":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF406":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF407":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF408":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF409":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF410":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF411":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF412":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF413":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF414":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF415":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF416":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF417":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF418":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF419":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF420":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF421":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF422":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF423":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF424":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF425":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_CMD":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_C426":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_C427":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_CLK":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_C428":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_C429":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF430":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF431":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF432":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF433":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF434":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF435":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF436":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF437":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D4":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF438":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF439":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D5":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF440":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF441":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D6":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF442":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF443":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_NANDF_D7":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF444":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_NANDF445":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D446":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D447":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D448":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D449":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D450":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D451":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D452":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D453":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT4":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D454":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D455":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT5":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D456":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D457":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT6":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D458":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D459":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD4_DAT7":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D460":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD4_D461":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT1":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D462":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D463":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT0":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D464":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D465":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D466":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D467":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_CMD":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_C468":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_C469":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_DAT2":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D470":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_D471":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD1_CLK":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_C472":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD1_C473":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_CLK":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_C474":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_C475":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_CMD":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_C476":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_C477":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_MUX_CTL_PAD_SD2_DAT3":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D478":\
    line="B_IOMUXC_SW_MUX_CTL_PAD_SD2_D479":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D480":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D481":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D482":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D483":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D484":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D485":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D486":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D487":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D488":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D489":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D490":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D491":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D492":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D493":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D494":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D495":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D496":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D497":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D498":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D499":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D500":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D501":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D502":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_D503":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMII504":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII505":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII506":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII507":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII508":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII509":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII510":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII511":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII512":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMII513":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII514":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII515":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII516":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII517":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII518":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII519":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII520":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII521":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMII522":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII523":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII524":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII525":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII526":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII527":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII528":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII529":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII530":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMII531":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII532":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII533":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII534":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII535":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII536":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII537":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII538":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII539":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMII540":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII541":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII542":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII543":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII544":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII545":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII546":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII547":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII548":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMII549":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII550":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII551":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII552":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII553":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII554":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII555":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII556":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII557":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMII558":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII559":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII560":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII561":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII562":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII563":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII564":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII565":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII566":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMII567":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII568":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII569":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII570":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII571":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII572":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII573":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII574":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII575":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMII576":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII577":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII578":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII579":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII580":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII581":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII582":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII583":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII584":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMII585":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII586":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII587":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII588":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII589":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII590":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII591":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII592":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII593":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMII594":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII595":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII596":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII597":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII598":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII599":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII600":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII601":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII602":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_RGMII603":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII604":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII605":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII606":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII607":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII608":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII609":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII610":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_RGMII611":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A25":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A612":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A613":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A614":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A615":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A616":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A617":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A618":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A619":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_EB2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E620":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E621":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E622":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E623":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E624":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E625":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E626":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E627":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D16":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D628":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D629":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D630":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D631":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D632":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D633":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D634":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D635":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D17":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D636":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D637":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D638":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D639":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D640":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D641":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D642":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D643":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D18":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D644":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D645":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D646":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D647":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D648":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D649":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D650":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D651":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D19":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D652":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D653":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D654":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D655":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D656":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D657":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D658":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D659":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D20":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D660":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D661":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D662":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D663":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D664":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D665":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D666":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D667":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D21":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D668":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D669":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D670":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D671":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D672":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D673":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D674":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D675":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D22":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D676":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D677":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D678":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D679":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D680":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D681":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D682":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D683":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D23":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D684":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D685":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D686":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D687":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D688":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D689":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D690":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D691":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_EB3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E692":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E693":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E694":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E695":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E696":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E697":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E698":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E699":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D24":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D700":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D701":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D702":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D703":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D704":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D705":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D706":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D707":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D25":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D708":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D709":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D710":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D711":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D712":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D713":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D714":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D715":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D26":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D716":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D717":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D718":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D719":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D720":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D721":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D722":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D723":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D27":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D724":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D725":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D726":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D727":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D728":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D729":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D730":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D731":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D28":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D732":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D733":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D734":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D735":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D736":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D737":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D738":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D739":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D29":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D740":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D741":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D742":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D743":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D744":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D745":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D746":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D747":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D30":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D748":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D749":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D750":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D751":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D752":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D753":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D754":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D755":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_D31":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D756":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D757":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D758":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D759":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D760":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D761":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D762":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D763":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A24":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A764":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A765":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A766":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A767":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A768":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A769":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A770":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A771":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A23":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A772":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A773":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A774":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A775":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A776":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A777":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A778":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A779":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A22":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A780":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A781":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A782":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A783":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A784":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A785":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A786":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A787":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A21":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A788":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A789":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A790":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A791":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A792":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A793":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A794":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A795":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A20":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A796":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A797":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A798":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A799":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A800":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A801":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A802":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A803":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A19":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A804":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A805":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A806":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A807":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A808":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A809":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A810":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A811":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A18":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A812":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A813":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A814":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A815":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A816":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A817":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A818":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A819":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A17":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A820":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A821":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A822":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A823":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A824":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A825":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A826":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A827":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_A16":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A828":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A829":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A830":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A831":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A832":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A833":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A834":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_A835":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_CS0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C836":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C837":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C838":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C839":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C840":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C841":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C842":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C843":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_CS1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C844":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C845":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C846":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C847":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C848":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C849":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C850":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_C851":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_OE":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_O852":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_O853":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_O854":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_O855":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_O856":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_O857":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_O858":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_O859":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_RW":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_R860":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_R861":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_R862":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_R863":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_R864":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_R865":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_R866":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_R867":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_LBA":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_L868":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_L869":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_L870":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_L871":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_L872":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_L873":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_L874":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_L875":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_EB0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E876":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E877":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E878":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E879":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E880":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E881":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E882":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E883":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_EB1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E884":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E885":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E886":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E887":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E888":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E889":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E890":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_E891":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D892":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D893":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D894":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D895":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D896":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D897":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D898":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D899":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D900":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D901":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D902":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D903":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D904":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D905":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D906":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D907":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D908":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D909":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D910":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D911":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D912":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D913":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D914":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D915":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D916":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D917":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D918":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D919":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D920":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D921":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D922":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D923":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA4":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D924":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D925":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D926":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D927":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D928":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D929":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D930":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D931":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA5":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D932":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D933":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D934":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D935":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D936":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D937":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D938":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D939":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA6":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D940":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D941":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D942":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D943":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D944":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D945":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D946":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D947":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA7":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D948":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D949":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D950":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D951":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D952":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D953":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D954":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D955":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA8":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D956":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D957":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D958":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D959":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D960":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D961":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D962":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D963":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA9":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D964":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D965":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D966":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D967":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D968":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D969":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D970":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D971":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA10":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D972":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D973":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D974":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D975":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D976":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D977":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D978":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D979":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA11":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D980":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D981":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D982":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D983":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D984":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D985":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D986":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D987":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA12":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D988":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D989":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D990":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D991":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D992":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D993":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D994":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D995":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA13":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D996":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D997":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D998":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_D999":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1000":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1001":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1002":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1003":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA14":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1004":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1005":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1006":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1007":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1008":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1009":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1010":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1011":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_DA15":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1012":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1013":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1014":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1015":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1016":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1017":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1018":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1019":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_WAIT":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1020":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1021":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1022":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1023":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1024":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1025":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1026":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1027":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_EIM_BCLK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1028":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1029":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1030":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1031":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1032":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1033":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1034":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_EIM_1035":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DI0_1036":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1037":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1038":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1039":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1040":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1041":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1042":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1043":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1044":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DI0_1045":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1046":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1047":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1048":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1049":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1050":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1051":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1052":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1053":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1054":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1055":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1056":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1057":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1058":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1059":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1060":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1061":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1062":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1063":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1064":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1065":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1066":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1067":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1068":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1069":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DI0_PIN4":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1070":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1071":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1072":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1073":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1074":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1075":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1076":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DI0_1077":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1078":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1079":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1080":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1081":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1082":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1083":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1084":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1085":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1086":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1087":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1088":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1089":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1090":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1091":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1092":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1093":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1094":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1095":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1096":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1097":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1098":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1099":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1100":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1101":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1102":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1103":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1104":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1105":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1106":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1107":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1108":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1109":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1110":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1111":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1112":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1113":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1114":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1115":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1116":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1117":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1118":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1119":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1120":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1121":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1122":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1123":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1124":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1125":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1126":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1127":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1128":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1129":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1130":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1131":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1132":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1133":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1134":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1135":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1136":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1137":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1138":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1139":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1140":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1141":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1142":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1143":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1144":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1145":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1146":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1147":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1148":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1149":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1150":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1151":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1152":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1153":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1154":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1155":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1156":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1157":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1158":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1159":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1160":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1161":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1162":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1163":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1164":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1165":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1166":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1167":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1168":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1169":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1170":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1171":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1172":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1173":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1174":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1175":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1176":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1177":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1178":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1179":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1180":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1181":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1182":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1183":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1184":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1185":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1186":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1187":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1188":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1189":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1190":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1191":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1192":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1193":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1194":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1195":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1196":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1197":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1198":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1199":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1200":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1201":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1202":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1203":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1204":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1205":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1206":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1207":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1208":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1209":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1210":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1211":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1212":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1213":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1214":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1215":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1216":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1217":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1218":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1219":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1220":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1221":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1222":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1223":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1224":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1225":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1226":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1227":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1228":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1229":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1230":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1231":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1232":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1233":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1234":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1235":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1236":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1237":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1238":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1239":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1240":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1241":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1242":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1243":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1244":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1245":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1246":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1247":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1248":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1249":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1250":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1251":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1252":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1253":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1254":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1255":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1256":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1257":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1258":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1259":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1260":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1261":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1262":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1263":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1264":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1265":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1266":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1267":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1268":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1269":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1270":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1271":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1272":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1273":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1274":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1275":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1276":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1277":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1278":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1279":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1280":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1281":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1282":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1283":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1284":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DISP1285":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1286":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1287":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1288":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1289":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1290":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1291":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1292":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DISP1293":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET1294":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1295":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1296":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1297":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1298":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1299":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1300":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1301":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1302":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET1303":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1304":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1305":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1306":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1307":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1308":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1309":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1310":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1311":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET1312":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1313":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1314":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1315":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1316":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1317":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1318":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1319":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1320":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET1321":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1322":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1323":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1324":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1325":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1326":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1327":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1328":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1329":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET1330":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1331":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1332":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1333":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1334":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1335":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1336":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1337":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1338":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET1339":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1340":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1341":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1342":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1343":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1344":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1345":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1346":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1347":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET1348":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1349":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1350":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1351":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1352":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1353":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1354":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1355":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1356":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET1357":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1358":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1359":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1360":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1361":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1362":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1363":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1364":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1365":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET1366":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1367":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1368":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1369":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1370":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1371":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1372":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1373":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1374":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_ENET_MDC":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1375":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1376":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1377":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1378":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1379":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1380":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1381":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_ENET1382":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1383":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1384":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1385":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1386":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1387":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1388":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1389":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1390":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1391":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1392":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1393":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1394":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1395":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1396":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1397":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1398":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1399":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1400":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1401":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1402":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1403":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1404":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1405":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1406":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1407":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1408":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1409":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1410":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1411":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1412":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1413":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1414":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1415":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1416":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1417":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1418":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1419":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1420":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1421":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1422":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1423":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1424":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1425":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1426":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1427":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1428":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1429":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1430":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1431":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1432":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1433":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1434":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1435":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1436":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1437":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1438":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1439":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1440":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1441":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1442":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1443":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1444":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1445":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1446":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1447":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1448":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1449":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1450":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1451":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1452":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1453":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1454":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1455":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1456":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1457":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1458":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1459":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1460":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1461":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1462":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1463":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1464":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1465":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1466":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1467":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1468":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1469":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1470":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1471":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1472":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1473":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1474":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1475":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1476":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1477":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1478":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1479":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1480":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1481":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1482":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1483":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1484":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1485":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1486":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A4":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1487":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1488":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1489":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1490":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1491":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1492":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1493":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1494":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A5":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1495":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1496":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1497":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1498":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1499":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1500":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1501":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1502":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A6":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1503":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1504":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1505":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1506":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1507":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1508":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1509":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1510":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A7":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1511":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1512":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1513":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1514":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1515":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1516":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1517":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1518":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A8":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1519":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1520":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1521":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1522":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1523":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1524":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1525":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1526":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A9":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1527":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1528":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1529":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1530":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1531":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1532":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1533":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1534":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A10":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1535":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1536":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1537":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1538":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1539":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1540":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1541":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1542":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A11":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1543":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1544":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1545":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1546":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1547":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1548":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1549":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1550":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A12":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1551":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1552":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1553":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1554":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1555":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1556":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1557":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1558":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A13":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1559":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1560":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1561":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1562":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1563":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1564":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1565":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1566":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A14":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1567":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1568":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1569":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1570":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1571":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1572":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1573":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1574":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_A15":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1575":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1576":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1577":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1578":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1579":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1580":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1581":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1582":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CAS":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1583":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1584":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1585":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1586":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1587":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1588":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1589":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1590":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1591":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1592":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1593":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1594":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1595":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1596":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1597":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1598":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_CS1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1599":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1600":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1601":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1602":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1603":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1604":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1605":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1606":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM_RAS":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1607":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1608":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1609":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1610":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1611":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1612":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1613":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1614":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1615":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1616":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1617":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1618":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1619":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1620":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1621":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1622":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1623":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1624":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1625":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1626":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1627":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1628":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1629":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1630":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1631":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1632":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1633":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1634":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1635":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1636":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1637":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1638":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1639":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1640":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1641":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1642":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1643":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1644":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1645":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1646":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1647":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1648":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1649":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1650":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1651":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1652":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1653":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1654":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1655":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1656":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1657":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1658":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1659":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1660":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1661":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1662":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1663":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1664":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1665":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1666":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1667":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1668":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1669":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1670":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1671":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1672":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1673":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1674":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1675":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1676":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1677":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1678":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1679":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1680":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1681":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1682":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1683":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1684":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1685":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1686":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1687":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1688":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1689":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1690":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1691":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1692":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1693":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1694":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1695":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1696":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1697":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1698":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1699":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1700":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1701":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1702":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1703":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1704":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1705":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1706":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1707":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1708":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1709":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1710":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1711":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1712":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1713":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1714":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1715":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1716":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1717":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1718":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1719":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1720":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1721":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1722":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1723":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1724":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1725":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1726":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1727":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1728":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1729":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1730":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1731":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1732":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1733":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1734":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1735":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1736":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1737":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1738":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1739":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1740":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1741":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1742":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1743":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1744":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1745":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1746":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1747":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1748":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1749":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1750":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1751":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1752":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1753":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1754":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1755":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1756":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1757":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1758":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1759":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1760":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1761":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1762":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1763":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1764":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1765":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1766":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1767":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1768":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1769":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1770":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1771":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1772":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1773":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1774":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1775":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1776":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_DRAM1777":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1778":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1779":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1780":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1781":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1782":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1783":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1784":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_DRAM1785":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1786":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1787":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1788":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1789":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1790":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1791":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1792":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1793":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1794":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1795":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1796":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1797":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1798":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1799":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1800":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1801":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1802":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1803":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1804":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1805":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1806":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1807":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1808":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1809":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1810":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1811":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1812":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1813":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1814":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1815":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1816":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1817":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1818":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1819":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1820":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1821":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1822":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1823":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1824":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1825":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1826":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1827":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1828":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1829":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1830":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1831":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1832":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1833":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1834":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1835":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1836":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1837":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1838":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1839":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1840":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1841":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1842":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1843":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1844":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1845":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1846":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1847":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1848":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1849":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_COL4":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1850":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1851":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1852":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1853":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1854":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1855":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1856":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1857":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_KEY_ROW4":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1858":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1859":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1860":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1861":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1862":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1863":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1864":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_KEY_1865":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO_0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1866":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1867":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1868":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1869":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1870":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1871":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1872":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1873":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO_1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1874":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1875":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1876":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1877":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1878":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1879":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1880":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1881":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO_9":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1882":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1883":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1884":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1885":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1886":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1887":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1888":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1889":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO_3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1890":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1891":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1892":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1893":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1894":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1895":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1896":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1897":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO_6":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1898":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1899":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1900":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1901":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1902":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1903":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1904":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1905":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO_2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1906":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1907":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1908":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1909":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1910":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1911":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1912":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1913":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO_4":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1914":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1915":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1916":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1917":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1918":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1919":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1920":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1921":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO_5":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1922":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1923":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1924":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1925":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1926":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1927":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1928":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1929":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO_7":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1930":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1931":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1932":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1933":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1934":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1935":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1936":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1937":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO_8":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1938":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1939":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1940":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1941":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1942":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1943":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1944":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1945":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO_16":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1946":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1947":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1948":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1949":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1950":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1951":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1952":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1953":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO_17":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1954":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1955":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1956":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1957":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1958":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1959":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1960":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1961":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO_18":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1962":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1963":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1964":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1965":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1966":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1967":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1968":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1969":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_GPIO_19":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1970":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1971":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1972":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1973":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1974":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1975":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1976":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_GPIO1977":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI01978":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI01979":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI01980":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI01981":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI01982":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI01983":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI01984":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI01985":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI01986":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI01987":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI01988":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI01989":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI01990":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI01991":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI01992":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI01993":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI01994":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI01995":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI01996":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI01997":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI01998":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI01999":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02000":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02001":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02002":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02003":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02004":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02005":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02006":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02007":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02008":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02009":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02010":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02011":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02012":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02013":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02014":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02015":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02016":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02017":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02018":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02019":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02020":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02021":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02022":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02023":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02024":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02025":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02026":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02027":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02028":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02029":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02030":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02031":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02032":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02033":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02034":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02035":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02036":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02037":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02038":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02039":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02040":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02041":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02042":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02043":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02044":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02045":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02046":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02047":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02048":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02049":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02050":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02051":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02052":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02053":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02054":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02055":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02056":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02057":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02058":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02059":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02060":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02061":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02062":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02063":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02064":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02065":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02066":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02067":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02068":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02069":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02070":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02071":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02072":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02073":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02074":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02075":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02076":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02077":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02078":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02079":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02080":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02081":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02082":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02083":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02084":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02085":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02086":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02087":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02088":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02089":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02090":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02091":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02092":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02093":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02094":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02095":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02096":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02097":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02098":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02099":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02100":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02101":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02102":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02103":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02104":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02105":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02106":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02107":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02108":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02109":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02110":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02111":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02112":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02113":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02114":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02115":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02116":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02117":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02118":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02119":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02120":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02121":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02122":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02123":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02124":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02125":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02126":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02127":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02128":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02129":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02130":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02131":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02132":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02133":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02134":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02135":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02136":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02137":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02138":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02139":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02140":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02141":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02142":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02143":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02144":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02145":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02146":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02147":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02148":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_CSI02149":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02150":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02151":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02152":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02153":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02154":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02155":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02156":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_CSI02157":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TMS":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2158":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2159":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2160":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2161":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2162":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2163":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2164":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2165":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG_MOD":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2166":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2167":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2168":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2169":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2170":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2171":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2172":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2173":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG2174":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2175":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2176":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2177":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2178":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2179":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2180":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2181":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2182":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TDI":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2183":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2184":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2185":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2186":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2187":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2188":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2189":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2190":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TCK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2191":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2192":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2193":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2194":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2195":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2196":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2197":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2198":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_JTAG_TDO":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2199":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2200":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2201":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2202":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2203":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2204":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2205":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_JTAG2206":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT7":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2207":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2208":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2209":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2210":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2211":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2212":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2213":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2214":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT6":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2215":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2216":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2217":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2218":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2219":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2220":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2221":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2222":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT5":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2223":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2224":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2225":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2226":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2227":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2228":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2229":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2230":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT4":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2231":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2232":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2233":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2234":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2235":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2236":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2237":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2238":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_CMD":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2239":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2240":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2241":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2242":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2243":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2244":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2245":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2246":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_CLK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2247":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2248":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2249":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2250":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2251":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2252":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2253":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2254":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2255":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2256":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2257":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2258":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2259":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2260":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2261":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2262":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2263":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2264":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2265":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2266":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2267":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2268":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2269":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2270":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2271":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2272":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2273":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2274":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2275":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2276":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2277":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2278":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_DAT3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2279":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2280":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2281":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2282":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2283":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2284":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2285":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2286":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD3_RST":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2287":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2288":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2289":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2290":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2291":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2292":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2293":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD3_2294":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2295":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2296":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2297":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2298":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2299":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2300":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2301":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2302":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2303":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2304":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2305":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2306":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2307":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2308":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2309":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2310":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2311":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2312":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2313":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2314":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2315":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2316":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2317":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2318":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2319":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2320":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2321":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2322":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2323":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2324":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2325":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2326":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2327":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2328":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2329":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2330":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2331":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2332":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2333":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2334":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2335":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2336":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2337":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2338":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2339":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2340":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2341":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2342":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2343":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2344":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2345":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2346":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2347":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2348":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2349":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2350":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2351":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2352":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2353":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2354":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2355":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2356":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2357":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NAND2358":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2359":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2360":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2361":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2362":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2363":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2364":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2365":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2366":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_CMD":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2367":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2368":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2369":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2370":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2371":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2372":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2373":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2374":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_CLK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2375":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2376":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2377":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2378":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2379":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2380":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2381":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2382":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2383":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2384":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2385":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2386":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2387":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2388":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2389":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2390":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2391":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2392":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2393":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2394":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2395":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2396":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2397":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2398":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2399":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2400":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2401":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2402":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2403":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2404":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2405":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2406":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2407":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2408":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2409":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2410":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2411":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2412":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2413":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2414":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D4":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2415":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2416":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2417":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2418":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2419":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2420":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2421":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2422":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D5":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2423":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2424":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2425":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2426":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2427":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2428":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2429":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2430":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D6":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2431":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2432":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2433":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2434":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2435":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2436":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2437":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2438":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_NANDF_D7":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2439":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2440":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2441":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2442":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2443":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2444":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2445":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_NAND2446":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2447":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2448":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2449":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2450":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2451":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2452":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2453":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2454":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2455":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2456":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2457":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2458":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2459":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2460":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2461":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2462":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2463":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2464":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2465":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2466":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2467":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2468":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2469":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2470":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2471":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2472":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2473":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2474":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2475":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2476":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2477":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2478":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT4":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2479":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2480":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2481":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2482":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2483":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2484":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2485":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2486":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT5":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2487":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2488":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2489":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2490":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2491":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2492":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2493":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2494":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT6":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2495":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2496":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2497":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2498":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2499":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2500":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2501":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2502":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD4_DAT7":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2503":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2504":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2505":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2506":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2507":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2508":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2509":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD4_2510":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT1":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2511":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2512":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2513":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2514":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2515":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2516":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2517":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2518":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT0":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2519":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2520":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2521":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2522":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2523":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2524":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2525":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2526":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2527":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2528":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2529":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2530":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2531":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2532":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2533":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2534":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_CMD":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2535":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2536":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2537":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2538":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2539":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2540":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2541":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2542":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_DAT2":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2543":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2544":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2545":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2546":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2547":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2548":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2549":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2550":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD1_CLK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2551":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2552":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2553":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2554":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2555":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2556":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2557":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD1_2558":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_CLK":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2559":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2560":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2561":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2562":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2563":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2564":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2565":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2566":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_CMD":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2567":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2568":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2569":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2570":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2571":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2572":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2573":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2574":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_PAD_SD2_DAT3":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2575":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2576":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2577":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2578":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2579":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2580":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2581":\
    line="B_IOMUXC_SW_PAD_CTL_PAD_SD2_2582":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B7DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B7DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_ADDDS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_ADDD2583":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDRM2584":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDRM2585":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_TERM2586":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_TERM2587":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDRPKE":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDRP2588":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_TERM2589":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_TERM2590":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_TERM2591":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_TERM2592":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_TERM2593":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_TERM2594":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDRPK":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDRP2595":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_TERM2596":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_TERM2597":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDRHYS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDRH2598":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDRMODE":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDRM2599":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_TERM2600":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_TERM2601":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_TERM2602":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_TERM2603":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_TERM2604":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_TERM2605":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B0DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B0DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B1DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B1DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_CTLDS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_CTLD2606":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDR_2607":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDR_2608":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B2DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B2DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_DDR_TYPE":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_DDR_2609":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B3DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B3DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B4DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B4DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B5DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B5DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_B6DS":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_B6DS_DSE":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SW_PAD_CTL_GRP_RGMI2610":\
    line="B_IOMUXC_SW_PAD_CTL_GRP_RGMI2611":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ASRC_ASRCK_CLOCK_6_2612":\
    line="B_IOMUXC_ASRC_ASRCK_CLOCK_6_2613":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P4_INPUT_DA_2614":\
    line="B_IOMUXC_AUDMUX_P4_INPUT_DA_2615":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P4_INPUT_DB_2616":\
    line="B_IOMUXC_AUDMUX_P4_INPUT_DB_2617":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P4_INPUT_RXC2618":\
    line="B_IOMUXC_AUDMUX_P4_INPUT_RXC2619":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P4_INPUT_RXF2620":\
    line="B_IOMUXC_AUDMUX_P4_INPUT_RXF2621":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P4_INPUT_TXC2622":\
    line="B_IOMUXC_AUDMUX_P4_INPUT_TXC2623":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P4_INPUT_TXF2624":\
    line="B_IOMUXC_AUDMUX_P4_INPUT_TXF2625":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P5_INPUT_DA_2626":\
    line="B_IOMUXC_AUDMUX_P5_INPUT_DA_2627":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P5_INPUT_DB_2628":\
    line="B_IOMUXC_AUDMUX_P5_INPUT_DB_2629":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P5_INPUT_RXC2630":\
    line="B_IOMUXC_AUDMUX_P5_INPUT_RXC2631":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P5_INPUT_RXF2632":\
    line="B_IOMUXC_AUDMUX_P5_INPUT_RXF2633":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P5_INPUT_TXC2634":\
    line="B_IOMUXC_AUDMUX_P5_INPUT_TXC2635":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_AUDMUX_P5_INPUT_TXF2636":\
    line="B_IOMUXC_AUDMUX_P5_INPUT_TXF2637":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CAN1_IPP_IND_CANRX_2638":\
    line="B_IOMUXC_CAN1_IPP_IND_CANRX_2639":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CAN2_IPP_IND_CANRX_2640":\
    line="B_IOMUXC_CAN2_IPP_IND_CANRX_2641":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CCM_IPP_DI1_CLK_SEL2642":\
    line="B_IOMUXC_CCM_IPP_DI1_CLK_SEL2643":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_CCM_PMIC_VFUNCIONAL2644":\
    line="B_IOMUXC_CCM_PMIC_VFUNCIONAL2645":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_IPP_CSPI_CLK2646":\
    line="B_IOMUXC_ECSPI1_IPP_CSPI_CLK2647":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_IPP_IND_MISO2648":\
    line="B_IOMUXC_ECSPI1_IPP_IND_MISO2649":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_IPP_IND_MOSI2650":\
    line="B_IOMUXC_ECSPI1_IPP_IND_MOSI2651":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_IPP_IND_SS_B2652":\
    line="B_IOMUXC_ECSPI1_IPP_IND_SS_B2653":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_IPP_IND_SS_B2654":\
    line="B_IOMUXC_ECSPI1_IPP_IND_SS_B2655":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_IPP_IND_SS_B2656":\
    line="B_IOMUXC_ECSPI1_IPP_IND_SS_B2657":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI1_IPP_IND_SS_B2658":\
    line="B_IOMUXC_ECSPI1_IPP_IND_SS_B2659":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI2_IPP_CSPI_CLK2660":\
    line="B_IOMUXC_ECSPI2_IPP_CSPI_CLK2661":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI2_IPP_IND_MISO2662":\
    line="B_IOMUXC_ECSPI2_IPP_IND_MISO2663":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI2_IPP_IND_MOSI2664":\
    line="B_IOMUXC_ECSPI2_IPP_IND_MOSI2665":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI2_IPP_IND_SS_B2666":\
    line="B_IOMUXC_ECSPI2_IPP_IND_SS_B2667":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI2_IPP_IND_SS_B2668":\
    line="B_IOMUXC_ECSPI2_IPP_IND_SS_B2669":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI4_IPP_IND_SS_B2670":\
    line="B_IOMUXC_ECSPI4_IPP_IND_SS_B2671":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI5_IPP_CSPI_CLK2672":\
    line="B_IOMUXC_ECSPI5_IPP_CSPI_CLK2673":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI5_IPP_IND_MISO2674":\
    line="B_IOMUXC_ECSPI5_IPP_IND_MISO2675":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI5_IPP_IND_MOSI2676":\
    line="B_IOMUXC_ECSPI5_IPP_IND_MOSI2677":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI5_IPP_IND_SS_B2678":\
    line="B_IOMUXC_ECSPI5_IPP_IND_SS_B2679":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ECSPI5_IPP_IND_SS_B2680":\
    line="B_IOMUXC_ECSPI5_IPP_IND_SS_B2681":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ENET_IPG_CLK_RMII_S2682":\
    line="B_IOMUXC_ENET_IPG_CLK_RMII_S2683":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ENET_IPP_IND_MAC0_M2684":\
    line="B_IOMUXC_ENET_IPP_IND_MAC0_M2685":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ENET_IPP_IND_MAC0_R2686":\
    line="B_IOMUXC_ENET_IPP_IND_MAC0_R2687":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ENET_IPP_IND_MAC0_R2688":\
    line="B_IOMUXC_ENET_IPP_IND_MAC0_R2689":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ENET_IPP_IND_MAC0_R2690":\
    line="B_IOMUXC_ENET_IPP_IND_MAC0_R2691":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ENET_IPP_IND_MAC0_R2692":\
    line="B_IOMUXC_ENET_IPP_IND_MAC0_R2693":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ENET_IPP_IND_MAC0_R2694":\
    line="B_IOMUXC_ENET_IPP_IND_MAC0_R2695":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ENET_IPP_IND_MAC0_R2696":\
    line="B_IOMUXC_ENET_IPP_IND_MAC0_R2697":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_IPP_IND_FSR_SE2698":\
    line="B_IOMUXC_ESAI_IPP_IND_FSR_SE2699":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_IPP_IND_FST_SE2700":\
    line="B_IOMUXC_ESAI_IPP_IND_FST_SE2701":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_IPP_IND_HCKR_S2702":\
    line="B_IOMUXC_ESAI_IPP_IND_HCKR_S2703":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_IPP_IND_HCKT_S2704":\
    line="B_IOMUXC_ESAI_IPP_IND_HCKT_S2705":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_IPP_IND_SCKR_S2706":\
    line="B_IOMUXC_ESAI_IPP_IND_SCKR_S2707":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_IPP_IND_SCKT_S2708":\
    line="B_IOMUXC_ESAI_IPP_IND_SCKT_S2709":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_IPP_IND_SDO0_S2710":\
    line="B_IOMUXC_ESAI_IPP_IND_SDO0_S2711":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_IPP_IND_SDO1_S2712":\
    line="B_IOMUXC_ESAI_IPP_IND_SDO1_S2713":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_IPP_IND_SDO2_S2714":\
    line="B_IOMUXC_ESAI_IPP_IND_SDO2_S2715":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_IPP_IND_SDO3_S2716":\
    line="B_IOMUXC_ESAI_IPP_IND_SDO3_S2717":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_IPP_IND_SDO4_S2718":\
    line="B_IOMUXC_ESAI_IPP_IND_SDO4_S2719":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_ESAI_IPP_IND_SDO5_S2720":\
    line="B_IOMUXC_ESAI_IPP_IND_SDO5_S2721":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_HDMI_TX_ICECIN_SELE2722":\
    line="B_IOMUXC_HDMI_TX_ICECIN_SELE2723":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_HDMI_TX_II2C_MSTH132724":\
    line="B_IOMUXC_HDMI_TX_II2C_MSTH132725":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_HDMI_TX_II2C_MSTH132726":\
    line="B_IOMUXC_HDMI_TX_II2C_MSTH132727":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C1_IPP_SCL_IN_SEL2728":\
    line="B_IOMUXC_I2C1_IPP_SCL_IN_SEL2729":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C1_IPP_SDA_IN_SEL2730":\
    line="B_IOMUXC_I2C1_IPP_SDA_IN_SEL2731":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C2_IPP_SCL_IN_SEL2732":\
    line="B_IOMUXC_I2C2_IPP_SCL_IN_SEL2733":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C2_IPP_SDA_IN_SEL2734":\
    line="B_IOMUXC_I2C2_IPP_SDA_IN_SEL2735":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C3_IPP_SCL_IN_SEL2736":\
    line="B_IOMUXC_I2C3_IPP_SCL_IN_SEL2737":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_I2C3_IPP_SDA_IN_SEL2738":\
    line="B_IOMUXC_I2C3_IPP_SDA_IN_SEL2739":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU2_IPP_IND_SENS1_2740":\
    line="B_IOMUXC_IPU2_IPP_IND_SENS1_2741":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU2_IPP_IND_SENS1_2742":\
    line="B_IOMUXC_IPU2_IPP_IND_SENS1_2743":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU2_IPP_IND_SENS1_2744":\
    line="B_IOMUXC_IPU2_IPP_IND_SENS1_2745":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU2_IPP_IND_SENS1_2746":\
    line="B_IOMUXC_IPU2_IPP_IND_SENS1_2747":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU2_IPP_IND_SENS1_2748":\
    line="B_IOMUXC_IPU2_IPP_IND_SENS1_2749":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU2_IPP_IND_SENS1_2750":\
    line="B_IOMUXC_IPU2_IPP_IND_SENS1_2751":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU2_IPP_IND_SENS1_2752":\
    line="B_IOMUXC_IPU2_IPP_IND_SENS1_2753":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU2_IPP_IND_SENS1_2754":\
    line="B_IOMUXC_IPU2_IPP_IND_SENS1_2755":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU2_IPP_IND_SENS1_2756":\
    line="B_IOMUXC_IPU2_IPP_IND_SENS1_2757":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU2_IPP_IND_SENS1_2758":\
    line="B_IOMUXC_IPU2_IPP_IND_SENS1_2759":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU2_IPP_IND_SENS1_2760":\
    line="B_IOMUXC_IPU2_IPP_IND_SENS1_2761":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU2_IPP_IND_SENS1_2762":\
    line="B_IOMUXC_IPU2_IPP_IND_SENS1_2763":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU2_IPP_IND_SENS1_2764":\
    line="B_IOMUXC_IPU2_IPP_IND_SENS1_2765":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_IPU2_IPP_IND_SENS1_2766":\
    line="B_IOMUXC_IPU2_IPP_IND_SENS1_2767":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KPP_IPP_IND_COL_5_S2768":\
    line="B_IOMUXC_KPP_IPP_IND_COL_5_S2769":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KPP_IPP_IND_COL_6_S2770":\
    line="B_IOMUXC_KPP_IPP_IND_COL_6_S2771":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KPP_IPP_IND_COL_7_S2772":\
    line="B_IOMUXC_KPP_IPP_IND_COL_7_S2773":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KPP_IPP_IND_ROW_5_S2774":\
    line="B_IOMUXC_KPP_IPP_IND_ROW_5_S2775":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KPP_IPP_IND_ROW_6_S2776":\
    line="B_IOMUXC_KPP_IPP_IND_ROW_6_S2777":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_KPP_IPP_IND_ROW_7_S2778":\
    line="B_IOMUXC_KPP_IPP_IND_ROW_7_S2779":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_MLB_MLB_CLK_IN_SELE2780":\
    line="B_IOMUXC_MLB_MLB_CLK_IN_SELE2781":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_MLB_MLB_DATA_IN_SEL2782":\
    line="B_IOMUXC_MLB_MLB_DATA_IN_SEL2783":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_MLB_MLB_SIG_IN_SELE2784":\
    line="B_IOMUXC_MLB_MLB_SIG_IN_SELE2785":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SPDIF_SPDIF_IN1_SEL2786":\
    line="B_IOMUXC_SPDIF_SPDIF_IN1_SEL2787":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_SPDIF_TX_CLK2_SELEC2788":\
    line="B_IOMUXC_SPDIF_TX_CLK2_SELEC2789":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART1_IPP_UART_RTS_2790":\
    line="B_IOMUXC_UART1_IPP_UART_RTS_2791":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART1_IPP_UART_RXD_2792":\
    line="B_IOMUXC_UART1_IPP_UART_RXD_2793":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART2_IPP_UART_RTS_2794":\
    line="B_IOMUXC_UART2_IPP_UART_RTS_2795":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART2_IPP_UART_RXD_2796":\
    line="B_IOMUXC_UART2_IPP_UART_RXD_2797":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART3_IPP_UART_RTS_2798":\
    line="B_IOMUXC_UART3_IPP_UART_RTS_2799":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART3_IPP_UART_RXD_2800":\
    line="B_IOMUXC_UART3_IPP_UART_RXD_2801":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART4_IPP_UART_RTS_2802":\
    line="B_IOMUXC_UART4_IPP_UART_RTS_2803":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART4_IPP_UART_RXD_2804":\
    line="B_IOMUXC_UART4_IPP_UART_RXD_2805":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART5_IPP_UART_RTS_2806":\
    line="B_IOMUXC_UART5_IPP_UART_RTS_2807":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_UART5_IPP_UART_RXD_2808":\
    line="B_IOMUXC_UART5_IPP_UART_RXD_2809":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USB_IPP_IND_OTG_OC_2810":\
    line="B_IOMUXC_USB_IPP_IND_OTG_OC_2811":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USB_IPP_IND_H1_OC_S2812":\
    line="B_IOMUXC_USB_IPP_IND_H1_OC_S2813":\
    line="$$":\
    line="$+":\
    line="=G_IOMUXC_USDHC1_IPP_WP_ON_SE2814":\
    line="B_IOMUXC_USDHC1_IPP_WP_ON_SE2815":\
    line="$$":\
  }\
  :ARM_config={}\
}
