INFO: [VRFC 10-2263] Analyzing Verilog file "D:/documenten/schooljaar2022/fpga/fpga_dotcatcher/beta2_clockdriven_ledmatrix/beta2_clockdriven_ledmatrix.sim/sim_1/synth/timing/xsim/top_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module seven_segment_display_VHDL
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-311] analyzing module glbl
