
Test_Wifi_04.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00003dd4  0800013c  0800013c  0001013c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000d0  08003f10  08003f10  00013f10  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08003fe0  08003fe0  000200a0  2**0
                  CONTENTS
  4 .ARM          00000008  08003fe0  08003fe0  00013fe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003fe8  08003fe8  000200a0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003fe8  08003fe8  00013fe8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08003fec  08003fec  00013fec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000a0  20000000  08003ff0  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000160  200000a0  08004090  000200a0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000200  08004090  00020200  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000200a0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000ac06  00000000  00000000  000200c9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002012  00000000  00000000  0002accf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bd8  00000000  00000000  0002cce8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000af0  00000000  00000000  0002d8c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000174ae  00000000  00000000  0002e3b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000ce2b  00000000  00000000  0004585e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008d0e0  00000000  00000000  00052689  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000df769  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003828  00000000  00000000  000df7bc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800013c <__do_global_dtors_aux>:
 800013c:	b510      	push	{r4, lr}
 800013e:	4c05      	ldr	r4, [pc, #20]	; (8000154 <__do_global_dtors_aux+0x18>)
 8000140:	7823      	ldrb	r3, [r4, #0]
 8000142:	b933      	cbnz	r3, 8000152 <__do_global_dtors_aux+0x16>
 8000144:	4b04      	ldr	r3, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x1c>)
 8000146:	b113      	cbz	r3, 800014e <__do_global_dtors_aux+0x12>
 8000148:	4804      	ldr	r0, [pc, #16]	; (800015c <__do_global_dtors_aux+0x20>)
 800014a:	f3af 8000 	nop.w
 800014e:	2301      	movs	r3, #1
 8000150:	7023      	strb	r3, [r4, #0]
 8000152:	bd10      	pop	{r4, pc}
 8000154:	200000a0 	.word	0x200000a0
 8000158:	00000000 	.word	0x00000000
 800015c:	08003ef8 	.word	0x08003ef8

08000160 <frame_dummy>:
 8000160:	b508      	push	{r3, lr}
 8000162:	4b03      	ldr	r3, [pc, #12]	; (8000170 <frame_dummy+0x10>)
 8000164:	b11b      	cbz	r3, 800016e <frame_dummy+0xe>
 8000166:	4903      	ldr	r1, [pc, #12]	; (8000174 <frame_dummy+0x14>)
 8000168:	4803      	ldr	r0, [pc, #12]	; (8000178 <frame_dummy+0x18>)
 800016a:	f3af 8000 	nop.w
 800016e:	bd08      	pop	{r3, pc}
 8000170:	00000000 	.word	0x00000000
 8000174:	200000a4 	.word	0x200000a4
 8000178:	08003ef8 	.word	0x08003ef8

0800017c <strlen>:
 800017c:	4603      	mov	r3, r0
 800017e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000182:	2a00      	cmp	r2, #0
 8000184:	d1fb      	bne.n	800017e <strlen+0x2>
 8000186:	1a18      	subs	r0, r3, r0
 8000188:	3801      	subs	r0, #1
 800018a:	4770      	bx	lr

0800018c <__aeabi_uldivmod>:
 800018c:	b953      	cbnz	r3, 80001a4 <__aeabi_uldivmod+0x18>
 800018e:	b94a      	cbnz	r2, 80001a4 <__aeabi_uldivmod+0x18>
 8000190:	2900      	cmp	r1, #0
 8000192:	bf08      	it	eq
 8000194:	2800      	cmpeq	r0, #0
 8000196:	bf1c      	itt	ne
 8000198:	f04f 31ff 	movne.w	r1, #4294967295
 800019c:	f04f 30ff 	movne.w	r0, #4294967295
 80001a0:	f000 b976 	b.w	8000490 <__aeabi_idiv0>
 80001a4:	f1ad 0c08 	sub.w	ip, sp, #8
 80001a8:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001ac:	f000 f806 	bl	80001bc <__udivmoddi4>
 80001b0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001b4:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001b8:	b004      	add	sp, #16
 80001ba:	4770      	bx	lr

080001bc <__udivmoddi4>:
 80001bc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001c0:	9e08      	ldr	r6, [sp, #32]
 80001c2:	460d      	mov	r5, r1
 80001c4:	4604      	mov	r4, r0
 80001c6:	4688      	mov	r8, r1
 80001c8:	2b00      	cmp	r3, #0
 80001ca:	d14d      	bne.n	8000268 <__udivmoddi4+0xac>
 80001cc:	428a      	cmp	r2, r1
 80001ce:	4694      	mov	ip, r2
 80001d0:	d968      	bls.n	80002a4 <__udivmoddi4+0xe8>
 80001d2:	fab2 f282 	clz	r2, r2
 80001d6:	b152      	cbz	r2, 80001ee <__udivmoddi4+0x32>
 80001d8:	fa01 f302 	lsl.w	r3, r1, r2
 80001dc:	f1c2 0120 	rsb	r1, r2, #32
 80001e0:	fa20 f101 	lsr.w	r1, r0, r1
 80001e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80001e8:	ea41 0803 	orr.w	r8, r1, r3
 80001ec:	4094      	lsls	r4, r2
 80001ee:	ea4f 411c 	mov.w	r1, ip, lsr #16
 80001f2:	fbb8 f7f1 	udiv	r7, r8, r1
 80001f6:	fa1f fe8c 	uxth.w	lr, ip
 80001fa:	fb01 8817 	mls	r8, r1, r7, r8
 80001fe:	fb07 f00e 	mul.w	r0, r7, lr
 8000202:	0c23      	lsrs	r3, r4, #16
 8000204:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000208:	4298      	cmp	r0, r3
 800020a:	d90a      	bls.n	8000222 <__udivmoddi4+0x66>
 800020c:	eb1c 0303 	adds.w	r3, ip, r3
 8000210:	f107 35ff 	add.w	r5, r7, #4294967295
 8000214:	f080 811e 	bcs.w	8000454 <__udivmoddi4+0x298>
 8000218:	4298      	cmp	r0, r3
 800021a:	f240 811b 	bls.w	8000454 <__udivmoddi4+0x298>
 800021e:	3f02      	subs	r7, #2
 8000220:	4463      	add	r3, ip
 8000222:	1a1b      	subs	r3, r3, r0
 8000224:	fbb3 f0f1 	udiv	r0, r3, r1
 8000228:	fb01 3310 	mls	r3, r1, r0, r3
 800022c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000230:	b2a4      	uxth	r4, r4
 8000232:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000236:	45a6      	cmp	lr, r4
 8000238:	d90a      	bls.n	8000250 <__udivmoddi4+0x94>
 800023a:	eb1c 0404 	adds.w	r4, ip, r4
 800023e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000242:	f080 8109 	bcs.w	8000458 <__udivmoddi4+0x29c>
 8000246:	45a6      	cmp	lr, r4
 8000248:	f240 8106 	bls.w	8000458 <__udivmoddi4+0x29c>
 800024c:	4464      	add	r4, ip
 800024e:	3802      	subs	r0, #2
 8000250:	2100      	movs	r1, #0
 8000252:	eba4 040e 	sub.w	r4, r4, lr
 8000256:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 800025a:	b11e      	cbz	r6, 8000264 <__udivmoddi4+0xa8>
 800025c:	2300      	movs	r3, #0
 800025e:	40d4      	lsrs	r4, r2
 8000260:	e9c6 4300 	strd	r4, r3, [r6]
 8000264:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000268:	428b      	cmp	r3, r1
 800026a:	d908      	bls.n	800027e <__udivmoddi4+0xc2>
 800026c:	2e00      	cmp	r6, #0
 800026e:	f000 80ee 	beq.w	800044e <__udivmoddi4+0x292>
 8000272:	2100      	movs	r1, #0
 8000274:	e9c6 0500 	strd	r0, r5, [r6]
 8000278:	4608      	mov	r0, r1
 800027a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800027e:	fab3 f183 	clz	r1, r3
 8000282:	2900      	cmp	r1, #0
 8000284:	d14a      	bne.n	800031c <__udivmoddi4+0x160>
 8000286:	42ab      	cmp	r3, r5
 8000288:	d302      	bcc.n	8000290 <__udivmoddi4+0xd4>
 800028a:	4282      	cmp	r2, r0
 800028c:	f200 80fc 	bhi.w	8000488 <__udivmoddi4+0x2cc>
 8000290:	1a84      	subs	r4, r0, r2
 8000292:	eb65 0303 	sbc.w	r3, r5, r3
 8000296:	2001      	movs	r0, #1
 8000298:	4698      	mov	r8, r3
 800029a:	2e00      	cmp	r6, #0
 800029c:	d0e2      	beq.n	8000264 <__udivmoddi4+0xa8>
 800029e:	e9c6 4800 	strd	r4, r8, [r6]
 80002a2:	e7df      	b.n	8000264 <__udivmoddi4+0xa8>
 80002a4:	b902      	cbnz	r2, 80002a8 <__udivmoddi4+0xec>
 80002a6:	deff      	udf	#255	; 0xff
 80002a8:	fab2 f282 	clz	r2, r2
 80002ac:	2a00      	cmp	r2, #0
 80002ae:	f040 8091 	bne.w	80003d4 <__udivmoddi4+0x218>
 80002b2:	eba1 000c 	sub.w	r0, r1, ip
 80002b6:	2101      	movs	r1, #1
 80002b8:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002bc:	fa1f fe8c 	uxth.w	lr, ip
 80002c0:	fbb0 f3f7 	udiv	r3, r0, r7
 80002c4:	fb07 0013 	mls	r0, r7, r3, r0
 80002c8:	0c25      	lsrs	r5, r4, #16
 80002ca:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 80002ce:	fb0e f003 	mul.w	r0, lr, r3
 80002d2:	42a8      	cmp	r0, r5
 80002d4:	d908      	bls.n	80002e8 <__udivmoddi4+0x12c>
 80002d6:	eb1c 0505 	adds.w	r5, ip, r5
 80002da:	f103 38ff 	add.w	r8, r3, #4294967295
 80002de:	d202      	bcs.n	80002e6 <__udivmoddi4+0x12a>
 80002e0:	42a8      	cmp	r0, r5
 80002e2:	f200 80ce 	bhi.w	8000482 <__udivmoddi4+0x2c6>
 80002e6:	4643      	mov	r3, r8
 80002e8:	1a2d      	subs	r5, r5, r0
 80002ea:	fbb5 f0f7 	udiv	r0, r5, r7
 80002ee:	fb07 5510 	mls	r5, r7, r0, r5
 80002f2:	fb0e fe00 	mul.w	lr, lr, r0
 80002f6:	b2a4      	uxth	r4, r4
 80002f8:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80002fc:	45a6      	cmp	lr, r4
 80002fe:	d908      	bls.n	8000312 <__udivmoddi4+0x156>
 8000300:	eb1c 0404 	adds.w	r4, ip, r4
 8000304:	f100 35ff 	add.w	r5, r0, #4294967295
 8000308:	d202      	bcs.n	8000310 <__udivmoddi4+0x154>
 800030a:	45a6      	cmp	lr, r4
 800030c:	f200 80b6 	bhi.w	800047c <__udivmoddi4+0x2c0>
 8000310:	4628      	mov	r0, r5
 8000312:	eba4 040e 	sub.w	r4, r4, lr
 8000316:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 800031a:	e79e      	b.n	800025a <__udivmoddi4+0x9e>
 800031c:	f1c1 0720 	rsb	r7, r1, #32
 8000320:	408b      	lsls	r3, r1
 8000322:	fa22 fc07 	lsr.w	ip, r2, r7
 8000326:	ea4c 0c03 	orr.w	ip, ip, r3
 800032a:	fa25 fa07 	lsr.w	sl, r5, r7
 800032e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000332:	fbba f8f9 	udiv	r8, sl, r9
 8000336:	fa20 f307 	lsr.w	r3, r0, r7
 800033a:	fb09 aa18 	mls	sl, r9, r8, sl
 800033e:	408d      	lsls	r5, r1
 8000340:	fa1f fe8c 	uxth.w	lr, ip
 8000344:	431d      	orrs	r5, r3
 8000346:	fa00 f301 	lsl.w	r3, r0, r1
 800034a:	fb08 f00e 	mul.w	r0, r8, lr
 800034e:	0c2c      	lsrs	r4, r5, #16
 8000350:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8000354:	42a0      	cmp	r0, r4
 8000356:	fa02 f201 	lsl.w	r2, r2, r1
 800035a:	d90b      	bls.n	8000374 <__udivmoddi4+0x1b8>
 800035c:	eb1c 0404 	adds.w	r4, ip, r4
 8000360:	f108 3aff 	add.w	sl, r8, #4294967295
 8000364:	f080 8088 	bcs.w	8000478 <__udivmoddi4+0x2bc>
 8000368:	42a0      	cmp	r0, r4
 800036a:	f240 8085 	bls.w	8000478 <__udivmoddi4+0x2bc>
 800036e:	f1a8 0802 	sub.w	r8, r8, #2
 8000372:	4464      	add	r4, ip
 8000374:	1a24      	subs	r4, r4, r0
 8000376:	fbb4 f0f9 	udiv	r0, r4, r9
 800037a:	fb09 4410 	mls	r4, r9, r0, r4
 800037e:	fb00 fe0e 	mul.w	lr, r0, lr
 8000382:	b2ad      	uxth	r5, r5
 8000384:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000388:	45a6      	cmp	lr, r4
 800038a:	d908      	bls.n	800039e <__udivmoddi4+0x1e2>
 800038c:	eb1c 0404 	adds.w	r4, ip, r4
 8000390:	f100 35ff 	add.w	r5, r0, #4294967295
 8000394:	d26c      	bcs.n	8000470 <__udivmoddi4+0x2b4>
 8000396:	45a6      	cmp	lr, r4
 8000398:	d96a      	bls.n	8000470 <__udivmoddi4+0x2b4>
 800039a:	3802      	subs	r0, #2
 800039c:	4464      	add	r4, ip
 800039e:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003a2:	fba0 9502 	umull	r9, r5, r0, r2
 80003a6:	eba4 040e 	sub.w	r4, r4, lr
 80003aa:	42ac      	cmp	r4, r5
 80003ac:	46c8      	mov	r8, r9
 80003ae:	46ae      	mov	lr, r5
 80003b0:	d356      	bcc.n	8000460 <__udivmoddi4+0x2a4>
 80003b2:	d053      	beq.n	800045c <__udivmoddi4+0x2a0>
 80003b4:	2e00      	cmp	r6, #0
 80003b6:	d069      	beq.n	800048c <__udivmoddi4+0x2d0>
 80003b8:	ebb3 0208 	subs.w	r2, r3, r8
 80003bc:	eb64 040e 	sbc.w	r4, r4, lr
 80003c0:	fa22 f301 	lsr.w	r3, r2, r1
 80003c4:	fa04 f707 	lsl.w	r7, r4, r7
 80003c8:	431f      	orrs	r7, r3
 80003ca:	40cc      	lsrs	r4, r1
 80003cc:	e9c6 7400 	strd	r7, r4, [r6]
 80003d0:	2100      	movs	r1, #0
 80003d2:	e747      	b.n	8000264 <__udivmoddi4+0xa8>
 80003d4:	fa0c fc02 	lsl.w	ip, ip, r2
 80003d8:	f1c2 0120 	rsb	r1, r2, #32
 80003dc:	fa25 f301 	lsr.w	r3, r5, r1
 80003e0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80003e4:	fa20 f101 	lsr.w	r1, r0, r1
 80003e8:	4095      	lsls	r5, r2
 80003ea:	430d      	orrs	r5, r1
 80003ec:	fbb3 f1f7 	udiv	r1, r3, r7
 80003f0:	fb07 3311 	mls	r3, r7, r1, r3
 80003f4:	fa1f fe8c 	uxth.w	lr, ip
 80003f8:	0c28      	lsrs	r0, r5, #16
 80003fa:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 80003fe:	fb01 f30e 	mul.w	r3, r1, lr
 8000402:	4283      	cmp	r3, r0
 8000404:	fa04 f402 	lsl.w	r4, r4, r2
 8000408:	d908      	bls.n	800041c <__udivmoddi4+0x260>
 800040a:	eb1c 0000 	adds.w	r0, ip, r0
 800040e:	f101 38ff 	add.w	r8, r1, #4294967295
 8000412:	d22f      	bcs.n	8000474 <__udivmoddi4+0x2b8>
 8000414:	4283      	cmp	r3, r0
 8000416:	d92d      	bls.n	8000474 <__udivmoddi4+0x2b8>
 8000418:	3902      	subs	r1, #2
 800041a:	4460      	add	r0, ip
 800041c:	1ac0      	subs	r0, r0, r3
 800041e:	fbb0 f3f7 	udiv	r3, r0, r7
 8000422:	fb07 0013 	mls	r0, r7, r3, r0
 8000426:	b2ad      	uxth	r5, r5
 8000428:	ea45 4500 	orr.w	r5, r5, r0, lsl #16
 800042c:	fb03 f00e 	mul.w	r0, r3, lr
 8000430:	42a8      	cmp	r0, r5
 8000432:	d908      	bls.n	8000446 <__udivmoddi4+0x28a>
 8000434:	eb1c 0505 	adds.w	r5, ip, r5
 8000438:	f103 38ff 	add.w	r8, r3, #4294967295
 800043c:	d216      	bcs.n	800046c <__udivmoddi4+0x2b0>
 800043e:	42a8      	cmp	r0, r5
 8000440:	d914      	bls.n	800046c <__udivmoddi4+0x2b0>
 8000442:	3b02      	subs	r3, #2
 8000444:	4465      	add	r5, ip
 8000446:	1a28      	subs	r0, r5, r0
 8000448:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 800044c:	e738      	b.n	80002c0 <__udivmoddi4+0x104>
 800044e:	4631      	mov	r1, r6
 8000450:	4630      	mov	r0, r6
 8000452:	e707      	b.n	8000264 <__udivmoddi4+0xa8>
 8000454:	462f      	mov	r7, r5
 8000456:	e6e4      	b.n	8000222 <__udivmoddi4+0x66>
 8000458:	4618      	mov	r0, r3
 800045a:	e6f9      	b.n	8000250 <__udivmoddi4+0x94>
 800045c:	454b      	cmp	r3, r9
 800045e:	d2a9      	bcs.n	80003b4 <__udivmoddi4+0x1f8>
 8000460:	ebb9 0802 	subs.w	r8, r9, r2
 8000464:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000468:	3801      	subs	r0, #1
 800046a:	e7a3      	b.n	80003b4 <__udivmoddi4+0x1f8>
 800046c:	4643      	mov	r3, r8
 800046e:	e7ea      	b.n	8000446 <__udivmoddi4+0x28a>
 8000470:	4628      	mov	r0, r5
 8000472:	e794      	b.n	800039e <__udivmoddi4+0x1e2>
 8000474:	4641      	mov	r1, r8
 8000476:	e7d1      	b.n	800041c <__udivmoddi4+0x260>
 8000478:	46d0      	mov	r8, sl
 800047a:	e77b      	b.n	8000374 <__udivmoddi4+0x1b8>
 800047c:	4464      	add	r4, ip
 800047e:	3802      	subs	r0, #2
 8000480:	e747      	b.n	8000312 <__udivmoddi4+0x156>
 8000482:	3b02      	subs	r3, #2
 8000484:	4465      	add	r5, ip
 8000486:	e72f      	b.n	80002e8 <__udivmoddi4+0x12c>
 8000488:	4608      	mov	r0, r1
 800048a:	e706      	b.n	800029a <__udivmoddi4+0xde>
 800048c:	4631      	mov	r1, r6
 800048e:	e6e9      	b.n	8000264 <__udivmoddi4+0xa8>

08000490 <__aeabi_idiv0>:
 8000490:	4770      	bx	lr
 8000492:	bf00      	nop

08000494 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000494:	b580      	push	{r7, lr}
 8000496:	b08a      	sub	sp, #40	; 0x28
 8000498:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800049a:	f107 0314 	add.w	r3, r7, #20
 800049e:	2200      	movs	r2, #0
 80004a0:	601a      	str	r2, [r3, #0]
 80004a2:	605a      	str	r2, [r3, #4]
 80004a4:	609a      	str	r2, [r3, #8]
 80004a6:	60da      	str	r2, [r3, #12]
 80004a8:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80004aa:	4b2a      	ldr	r3, [pc, #168]	; (8000554 <MX_GPIO_Init+0xc0>)
 80004ac:	69db      	ldr	r3, [r3, #28]
 80004ae:	4a29      	ldr	r2, [pc, #164]	; (8000554 <MX_GPIO_Init+0xc0>)
 80004b0:	f043 0304 	orr.w	r3, r3, #4
 80004b4:	61d3      	str	r3, [r2, #28]
 80004b6:	4b27      	ldr	r3, [pc, #156]	; (8000554 <MX_GPIO_Init+0xc0>)
 80004b8:	69db      	ldr	r3, [r3, #28]
 80004ba:	f003 0304 	and.w	r3, r3, #4
 80004be:	613b      	str	r3, [r7, #16]
 80004c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80004c2:	4b24      	ldr	r3, [pc, #144]	; (8000554 <MX_GPIO_Init+0xc0>)
 80004c4:	69db      	ldr	r3, [r3, #28]
 80004c6:	4a23      	ldr	r2, [pc, #140]	; (8000554 <MX_GPIO_Init+0xc0>)
 80004c8:	f043 0320 	orr.w	r3, r3, #32
 80004cc:	61d3      	str	r3, [r2, #28]
 80004ce:	4b21      	ldr	r3, [pc, #132]	; (8000554 <MX_GPIO_Init+0xc0>)
 80004d0:	69db      	ldr	r3, [r3, #28]
 80004d2:	f003 0320 	and.w	r3, r3, #32
 80004d6:	60fb      	str	r3, [r7, #12]
 80004d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80004da:	4b1e      	ldr	r3, [pc, #120]	; (8000554 <MX_GPIO_Init+0xc0>)
 80004dc:	69db      	ldr	r3, [r3, #28]
 80004de:	4a1d      	ldr	r2, [pc, #116]	; (8000554 <MX_GPIO_Init+0xc0>)
 80004e0:	f043 0301 	orr.w	r3, r3, #1
 80004e4:	61d3      	str	r3, [r2, #28]
 80004e6:	4b1b      	ldr	r3, [pc, #108]	; (8000554 <MX_GPIO_Init+0xc0>)
 80004e8:	69db      	ldr	r3, [r3, #28]
 80004ea:	f003 0301 	and.w	r3, r3, #1
 80004ee:	60bb      	str	r3, [r7, #8]
 80004f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80004f2:	4b18      	ldr	r3, [pc, #96]	; (8000554 <MX_GPIO_Init+0xc0>)
 80004f4:	69db      	ldr	r3, [r3, #28]
 80004f6:	4a17      	ldr	r2, [pc, #92]	; (8000554 <MX_GPIO_Init+0xc0>)
 80004f8:	f043 0302 	orr.w	r3, r3, #2
 80004fc:	61d3      	str	r3, [r2, #28]
 80004fe:	4b15      	ldr	r3, [pc, #84]	; (8000554 <MX_GPIO_Init+0xc0>)
 8000500:	69db      	ldr	r3, [r3, #28]
 8000502:	f003 0302 	and.w	r3, r3, #2
 8000506:	607b      	str	r3, [r7, #4]
 8000508:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 800050a:	2200      	movs	r2, #0
 800050c:	2120      	movs	r1, #32
 800050e:	4812      	ldr	r0, [pc, #72]	; (8000558 <MX_GPIO_Init+0xc4>)
 8000510:	f000 fee0 	bl	80012d4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8000514:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000518:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800051a:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 800051e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000520:	2300      	movs	r3, #0
 8000522:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8000524:	f107 0314 	add.w	r3, r7, #20
 8000528:	4619      	mov	r1, r3
 800052a:	480c      	ldr	r0, [pc, #48]	; (800055c <MX_GPIO_Init+0xc8>)
 800052c:	f000 fd42 	bl	8000fb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8000530:	2320      	movs	r3, #32
 8000532:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000534:	2301      	movs	r3, #1
 8000536:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000538:	2300      	movs	r3, #0
 800053a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800053c:	2300      	movs	r3, #0
 800053e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8000540:	f107 0314 	add.w	r3, r7, #20
 8000544:	4619      	mov	r1, r3
 8000546:	4804      	ldr	r0, [pc, #16]	; (8000558 <MX_GPIO_Init+0xc4>)
 8000548:	f000 fd34 	bl	8000fb4 <HAL_GPIO_Init>

}
 800054c:	bf00      	nop
 800054e:	3728      	adds	r7, #40	; 0x28
 8000550:	46bd      	mov	sp, r7
 8000552:	bd80      	pop	{r7, pc}
 8000554:	40023800 	.word	0x40023800
 8000558:	40020000 	.word	0x40020000
 800055c:	40020800 	.word	0x40020800

08000560 <ITM_SendChar>:
           \li Is blocking when a debugger is connected, but the previous character sent has not been transmitted.
  \param [in]     ch  Character to transmit.
  \returns            Character to transmit.
 */
__STATIC_INLINE uint32_t ITM_SendChar (uint32_t ch)
{
 8000560:	b480      	push	{r7}
 8000562:	b083      	sub	sp, #12
 8000564:	af00      	add	r7, sp, #0
 8000566:	6078      	str	r0, [r7, #4]
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000568:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800056c:	f8d3 3e80 	ldr.w	r3, [r3, #3712]	; 0xe80
 8000570:	f003 0301 	and.w	r3, r3, #1
 8000574:	2b00      	cmp	r3, #0
 8000576:	d013      	beq.n	80005a0 <ITM_SendChar+0x40>
      ((ITM->TER & 1UL               ) != 0UL)   )     /* ITM Port #0 enabled */
 8000578:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800057c:	f8d3 3e00 	ldr.w	r3, [r3, #3584]	; 0xe00
 8000580:	f003 0301 	and.w	r3, r3, #1
  if (((ITM->TCR & ITM_TCR_ITMENA_Msk) != 0UL) &&      /* ITM enabled */
 8000584:	2b00      	cmp	r3, #0
 8000586:	d00b      	beq.n	80005a0 <ITM_SendChar+0x40>
  {
    while (ITM->PORT[0U].u32 == 0UL)
 8000588:	e000      	b.n	800058c <ITM_SendChar+0x2c>
    {
      __NOP();
 800058a:	bf00      	nop
    while (ITM->PORT[0U].u32 == 0UL)
 800058c:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	2b00      	cmp	r3, #0
 8000594:	d0f9      	beq.n	800058a <ITM_SendChar+0x2a>
    }
    ITM->PORT[0U].u8 = (uint8_t)ch;
 8000596:	f04f 4360 	mov.w	r3, #3758096384	; 0xe0000000
 800059a:	687a      	ldr	r2, [r7, #4]
 800059c:	b2d2      	uxtb	r2, r2
 800059e:	701a      	strb	r2, [r3, #0]
  }
  return (ch);
 80005a0:	687b      	ldr	r3, [r7, #4]
}
 80005a2:	4618      	mov	r0, r3
 80005a4:	370c      	adds	r7, #12
 80005a6:	46bd      	mov	sp, r7
 80005a8:	bc80      	pop	{r7}
 80005aa:	4770      	bx	lr

080005ac <_write>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int _write(int file, char *ptr, int len)
{
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b086      	sub	sp, #24
 80005b0:	af00      	add	r7, sp, #0
 80005b2:	60f8      	str	r0, [r7, #12]
 80005b4:	60b9      	str	r1, [r7, #8]
 80005b6:	607a      	str	r2, [r7, #4]
int DataIdx;
for (DataIdx = 0; DataIdx < len; DataIdx++)
 80005b8:	2300      	movs	r3, #0
 80005ba:	617b      	str	r3, [r7, #20]
 80005bc:	e009      	b.n	80005d2 <_write+0x26>
{
//__io_putchar(*ptr++);
ITM_SendChar(*ptr++);
 80005be:	68bb      	ldr	r3, [r7, #8]
 80005c0:	1c5a      	adds	r2, r3, #1
 80005c2:	60ba      	str	r2, [r7, #8]
 80005c4:	781b      	ldrb	r3, [r3, #0]
 80005c6:	4618      	mov	r0, r3
 80005c8:	f7ff ffca 	bl	8000560 <ITM_SendChar>
for (DataIdx = 0; DataIdx < len; DataIdx++)
 80005cc:	697b      	ldr	r3, [r7, #20]
 80005ce:	3301      	adds	r3, #1
 80005d0:	617b      	str	r3, [r7, #20]
 80005d2:	697a      	ldr	r2, [r7, #20]
 80005d4:	687b      	ldr	r3, [r7, #4]
 80005d6:	429a      	cmp	r2, r3
 80005d8:	dbf1      	blt.n	80005be <_write+0x12>
}
return len;
 80005da:	687b      	ldr	r3, [r7, #4]
}
 80005dc:	4618      	mov	r0, r3
 80005de:	3718      	adds	r7, #24
 80005e0:	46bd      	mov	sp, r7
 80005e2:	bd80      	pop	{r7, pc}

080005e4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005e4:	b580      	push	{r7, lr}
 80005e6:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005e8:	f000 fb2f 	bl	8000c4a <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005ec:	f000 f80c 	bl	8000608 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005f0:	f7ff ff50 	bl	8000494 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 80005f4:	f000 fa02 	bl	80009fc <MX_USART2_UART_Init>
  MX_USART1_UART_Init();
 80005f8:	f000 f9d6 	bl	80009a8 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  Wifi_Init();
 80005fc:	f000 fac4 	bl	8000b88 <Wifi_Init>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  Wifi_Process();
 8000600:	f000 fad0 	bl	8000ba4 <Wifi_Process>
 8000604:	e7fc      	b.n	8000600 <main+0x1c>
	...

08000608 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000608:	b580      	push	{r7, lr}
 800060a:	b092      	sub	sp, #72	; 0x48
 800060c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800060e:	f107 0314 	add.w	r3, r7, #20
 8000612:	2234      	movs	r2, #52	; 0x34
 8000614:	2100      	movs	r1, #0
 8000616:	4618      	mov	r0, r3
 8000618:	f002 fc5c 	bl	8002ed4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800061c:	463b      	mov	r3, r7
 800061e:	2200      	movs	r2, #0
 8000620:	601a      	str	r2, [r3, #0]
 8000622:	605a      	str	r2, [r3, #4]
 8000624:	609a      	str	r2, [r3, #8]
 8000626:	60da      	str	r2, [r3, #12]
 8000628:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800062a:	4b1d      	ldr	r3, [pc, #116]	; (80006a0 <SystemClock_Config+0x98>)
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	f423 53c0 	bic.w	r3, r3, #6144	; 0x1800
 8000632:	4a1b      	ldr	r2, [pc, #108]	; (80006a0 <SystemClock_Config+0x98>)
 8000634:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8000638:	6013      	str	r3, [r2, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800063a:	2302      	movs	r3, #2
 800063c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800063e:	2301      	movs	r3, #1
 8000640:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000642:	2310      	movs	r3, #16
 8000644:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000646:	2302      	movs	r3, #2
 8000648:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800064a:	2300      	movs	r3, #0
 800064c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL6;
 800064e:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8000652:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLDIV = RCC_PLL_DIV3;
 8000654:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8000658:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800065a:	f107 0314 	add.w	r3, r7, #20
 800065e:	4618      	mov	r0, r3
 8000660:	f000 fe50 	bl	8001304 <HAL_RCC_OscConfig>
 8000664:	4603      	mov	r3, r0
 8000666:	2b00      	cmp	r3, #0
 8000668:	d001      	beq.n	800066e <SystemClock_Config+0x66>
  {
    Error_Handler();
 800066a:	f000 f82a 	bl	80006c2 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800066e:	230f      	movs	r3, #15
 8000670:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000672:	2303      	movs	r3, #3
 8000674:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000676:	2300      	movs	r3, #0
 8000678:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800067a:	2300      	movs	r3, #0
 800067c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800067e:	2300      	movs	r3, #0
 8000680:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_1) != HAL_OK)
 8000682:	463b      	mov	r3, r7
 8000684:	2101      	movs	r1, #1
 8000686:	4618      	mov	r0, r3
 8000688:	f001 f96c 	bl	8001964 <HAL_RCC_ClockConfig>
 800068c:	4603      	mov	r3, r0
 800068e:	2b00      	cmp	r3, #0
 8000690:	d001      	beq.n	8000696 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 8000692:	f000 f816 	bl	80006c2 <Error_Handler>
  }
}
 8000696:	bf00      	nop
 8000698:	3748      	adds	r7, #72	; 0x48
 800069a:	46bd      	mov	sp, r7
 800069c:	bd80      	pop	{r7, pc}
 800069e:	bf00      	nop
 80006a0:	40007000 	.word	0x40007000

080006a4 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b082      	sub	sp, #8
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM2) {
 80006ac:	687b      	ldr	r3, [r7, #4]
 80006ae:	681b      	ldr	r3, [r3, #0]
 80006b0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80006b4:	d101      	bne.n	80006ba <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 80006b6:	f000 fae1 	bl	8000c7c <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 80006ba:	bf00      	nop
 80006bc:	3708      	adds	r7, #8
 80006be:	46bd      	mov	sp, r7
 80006c0:	bd80      	pop	{r7, pc}

080006c2 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80006c2:	b480      	push	{r7}
 80006c4:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80006c6:	b672      	cpsid	i
}
 80006c8:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80006ca:	e7fe      	b.n	80006ca <Error_Handler+0x8>

080006cc <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80006cc:	b480      	push	{r7}
 80006ce:	b085      	sub	sp, #20
 80006d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_COMP_CLK_ENABLE();
 80006d2:	4b14      	ldr	r3, [pc, #80]	; (8000724 <HAL_MspInit+0x58>)
 80006d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006d6:	4a13      	ldr	r2, [pc, #76]	; (8000724 <HAL_MspInit+0x58>)
 80006d8:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 80006dc:	6253      	str	r3, [r2, #36]	; 0x24
 80006de:	4b11      	ldr	r3, [pc, #68]	; (8000724 <HAL_MspInit+0x58>)
 80006e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80006e2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80006e6:	60fb      	str	r3, [r7, #12]
 80006e8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80006ea:	4b0e      	ldr	r3, [pc, #56]	; (8000724 <HAL_MspInit+0x58>)
 80006ec:	6a1b      	ldr	r3, [r3, #32]
 80006ee:	4a0d      	ldr	r2, [pc, #52]	; (8000724 <HAL_MspInit+0x58>)
 80006f0:	f043 0301 	orr.w	r3, r3, #1
 80006f4:	6213      	str	r3, [r2, #32]
 80006f6:	4b0b      	ldr	r3, [pc, #44]	; (8000724 <HAL_MspInit+0x58>)
 80006f8:	6a1b      	ldr	r3, [r3, #32]
 80006fa:	f003 0301 	and.w	r3, r3, #1
 80006fe:	60bb      	str	r3, [r7, #8]
 8000700:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000702:	4b08      	ldr	r3, [pc, #32]	; (8000724 <HAL_MspInit+0x58>)
 8000704:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000706:	4a07      	ldr	r2, [pc, #28]	; (8000724 <HAL_MspInit+0x58>)
 8000708:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800070c:	6253      	str	r3, [r2, #36]	; 0x24
 800070e:	4b05      	ldr	r3, [pc, #20]	; (8000724 <HAL_MspInit+0x58>)
 8000710:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000712:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000716:	607b      	str	r3, [r7, #4]
 8000718:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800071a:	bf00      	nop
 800071c:	3714      	adds	r7, #20
 800071e:	46bd      	mov	sp, r7
 8000720:	bc80      	pop	{r7}
 8000722:	4770      	bx	lr
 8000724:	40023800 	.word	0x40023800

08000728 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b08e      	sub	sp, #56	; 0x38
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock, uwAPB1Prescaler = 0U;
 8000730:	2300      	movs	r3, #0
 8000732:	62fb      	str	r3, [r7, #44]	; 0x2c

  uint32_t              uwPrescalerValue = 0U;
 8000734:	2300      	movs	r3, #0
 8000736:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status = HAL_OK;
 8000738:	2300      	movs	r3, #0
 800073a:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33

  /* Enable TIM2 clock */
  __HAL_RCC_TIM2_CLK_ENABLE();
 800073e:	4b33      	ldr	r3, [pc, #204]	; (800080c <HAL_InitTick+0xe4>)
 8000740:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000742:	4a32      	ldr	r2, [pc, #200]	; (800080c <HAL_InitTick+0xe4>)
 8000744:	f043 0301 	orr.w	r3, r3, #1
 8000748:	6253      	str	r3, [r2, #36]	; 0x24
 800074a:	4b30      	ldr	r3, [pc, #192]	; (800080c <HAL_InitTick+0xe4>)
 800074c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800074e:	f003 0301 	and.w	r3, r3, #1
 8000752:	60fb      	str	r3, [r7, #12]
 8000754:	68fb      	ldr	r3, [r7, #12]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000756:	f107 0210 	add.w	r2, r7, #16
 800075a:	f107 0314 	add.w	r3, r7, #20
 800075e:	4611      	mov	r1, r2
 8000760:	4618      	mov	r0, r3
 8000762:	f001 fb65 	bl	8001e30 <HAL_RCC_GetClockConfig>

  /* Get APB1 prescaler */
  uwAPB1Prescaler = clkconfig.APB1CLKDivider;
 8000766:	6a3b      	ldr	r3, [r7, #32]
 8000768:	62fb      	str	r3, [r7, #44]	; 0x2c
  /* Compute TIM2 clock */
  if (uwAPB1Prescaler == RCC_HCLK_DIV1)
 800076a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800076c:	2b00      	cmp	r3, #0
 800076e:	d103      	bne.n	8000778 <HAL_InitTick+0x50>
  {
    uwTimclock = HAL_RCC_GetPCLK1Freq();
 8000770:	f001 fb36 	bl	8001de0 <HAL_RCC_GetPCLK1Freq>
 8000774:	6378      	str	r0, [r7, #52]	; 0x34
 8000776:	e004      	b.n	8000782 <HAL_InitTick+0x5a>
  }
  else
  {
    uwTimclock = 2UL * HAL_RCC_GetPCLK1Freq();
 8000778:	f001 fb32 	bl	8001de0 <HAL_RCC_GetPCLK1Freq>
 800077c:	4603      	mov	r3, r0
 800077e:	005b      	lsls	r3, r3, #1
 8000780:	637b      	str	r3, [r7, #52]	; 0x34
  }

  /* Compute the prescaler value to have TIM2 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8000782:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000784:	4a22      	ldr	r2, [pc, #136]	; (8000810 <HAL_InitTick+0xe8>)
 8000786:	fba2 2303 	umull	r2, r3, r2, r3
 800078a:	0c9b      	lsrs	r3, r3, #18
 800078c:	3b01      	subs	r3, #1
 800078e:	62bb      	str	r3, [r7, #40]	; 0x28

  /* Initialize TIM2 */
  htim2.Instance = TIM2;
 8000790:	4b20      	ldr	r3, [pc, #128]	; (8000814 <HAL_InitTick+0xec>)
 8000792:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8000796:	601a      	str	r2, [r3, #0]
  + Period = [(TIM2CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim2.Init.Period = (1000000U / 1000U) - 1U;
 8000798:	4b1e      	ldr	r3, [pc, #120]	; (8000814 <HAL_InitTick+0xec>)
 800079a:	f240 32e7 	movw	r2, #999	; 0x3e7
 800079e:	60da      	str	r2, [r3, #12]
  htim2.Init.Prescaler = uwPrescalerValue;
 80007a0:	4a1c      	ldr	r2, [pc, #112]	; (8000814 <HAL_InitTick+0xec>)
 80007a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80007a4:	6053      	str	r3, [r2, #4]
  htim2.Init.ClockDivision = 0;
 80007a6:	4b1b      	ldr	r3, [pc, #108]	; (8000814 <HAL_InitTick+0xec>)
 80007a8:	2200      	movs	r2, #0
 80007aa:	611a      	str	r2, [r3, #16]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80007ac:	4b19      	ldr	r3, [pc, #100]	; (8000814 <HAL_InitTick+0xec>)
 80007ae:	2200      	movs	r2, #0
 80007b0:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim2);
 80007b2:	4818      	ldr	r0, [pc, #96]	; (8000814 <HAL_InitTick+0xec>)
 80007b4:	f001 fbcc 	bl	8001f50 <HAL_TIM_Base_Init>
 80007b8:	4603      	mov	r3, r0
 80007ba:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
  if (status == HAL_OK)
 80007be:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d11b      	bne.n	80007fe <HAL_InitTick+0xd6>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim2);
 80007c6:	4813      	ldr	r0, [pc, #76]	; (8000814 <HAL_InitTick+0xec>)
 80007c8:	f001 fc0a 	bl	8001fe0 <HAL_TIM_Base_Start_IT>
 80007cc:	4603      	mov	r3, r0
 80007ce:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
    if (status == HAL_OK)
 80007d2:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80007d6:	2b00      	cmp	r3, #0
 80007d8:	d111      	bne.n	80007fe <HAL_InitTick+0xd6>
    {
    /* Enable the TIM2 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM2_IRQn);
 80007da:	201c      	movs	r0, #28
 80007dc:	f000 fb5d 	bl	8000e9a <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007e0:	687b      	ldr	r3, [r7, #4]
 80007e2:	2b0f      	cmp	r3, #15
 80007e4:	d808      	bhi.n	80007f8 <HAL_InitTick+0xd0>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM2_IRQn, TickPriority, 0U);
 80007e6:	2200      	movs	r2, #0
 80007e8:	6879      	ldr	r1, [r7, #4]
 80007ea:	201c      	movs	r0, #28
 80007ec:	f000 fb39 	bl	8000e62 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80007f0:	4a09      	ldr	r2, [pc, #36]	; (8000818 <HAL_InitTick+0xf0>)
 80007f2:	687b      	ldr	r3, [r7, #4]
 80007f4:	6013      	str	r3, [r2, #0]
 80007f6:	e002      	b.n	80007fe <HAL_InitTick+0xd6>
      }
      else
      {
        status = HAL_ERROR;
 80007f8:	2301      	movs	r3, #1
 80007fa:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
      }
    }
  }

 /* Return function status */
  return status;
 80007fe:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
}
 8000802:	4618      	mov	r0, r3
 8000804:	3738      	adds	r7, #56	; 0x38
 8000806:	46bd      	mov	sp, r7
 8000808:	bd80      	pop	{r7, pc}
 800080a:	bf00      	nop
 800080c:	40023800 	.word	0x40023800
 8000810:	431bde83 	.word	0x431bde83
 8000814:	200000bc 	.word	0x200000bc
 8000818:	20000034 	.word	0x20000034

0800081c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800081c:	b480      	push	{r7}
 800081e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000820:	e7fe      	b.n	8000820 <NMI_Handler+0x4>

08000822 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000822:	b480      	push	{r7}
 8000824:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000826:	e7fe      	b.n	8000826 <HardFault_Handler+0x4>

08000828 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000828:	b480      	push	{r7}
 800082a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800082c:	e7fe      	b.n	800082c <MemManage_Handler+0x4>

0800082e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800082e:	b480      	push	{r7}
 8000830:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000832:	e7fe      	b.n	8000832 <BusFault_Handler+0x4>

08000834 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000834:	b480      	push	{r7}
 8000836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000838:	e7fe      	b.n	8000838 <UsageFault_Handler+0x4>

0800083a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800083a:	b480      	push	{r7}
 800083c:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 800083e:	bf00      	nop
 8000840:	46bd      	mov	sp, r7
 8000842:	bc80      	pop	{r7}
 8000844:	4770      	bx	lr

08000846 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000846:	b480      	push	{r7}
 8000848:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800084a:	bf00      	nop
 800084c:	46bd      	mov	sp, r7
 800084e:	bc80      	pop	{r7}
 8000850:	4770      	bx	lr

08000852 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000852:	b480      	push	{r7}
 8000854:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000856:	bf00      	nop
 8000858:	46bd      	mov	sp, r7
 800085a:	bc80      	pop	{r7}
 800085c:	4770      	bx	lr

0800085e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800085e:	b480      	push	{r7}
 8000860:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000862:	bf00      	nop
 8000864:	46bd      	mov	sp, r7
 8000866:	bc80      	pop	{r7}
 8000868:	4770      	bx	lr
	...

0800086c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800086c:	b580      	push	{r7, lr}
 800086e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8000870:	4802      	ldr	r0, [pc, #8]	; (800087c <TIM2_IRQHandler+0x10>)
 8000872:	f001 fc07 	bl	8002084 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8000876:	bf00      	nop
 8000878:	bd80      	pop	{r7, pc}
 800087a:	bf00      	nop
 800087c:	200000bc 	.word	0x200000bc

08000880 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 8000880:	b580      	push	{r7, lr}
 8000882:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000884:	4802      	ldr	r0, [pc, #8]	; (8000890 <USART1_IRQHandler+0x10>)
 8000886:	f001 fe7d 	bl	8002584 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 800088a:	bf00      	nop
 800088c:	bd80      	pop	{r7, pc}
 800088e:	bf00      	nop
 8000890:	20000100 	.word	0x20000100

08000894 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8000894:	b580      	push	{r7, lr}
 8000896:	b086      	sub	sp, #24
 8000898:	af00      	add	r7, sp, #0
 800089a:	60f8      	str	r0, [r7, #12]
 800089c:	60b9      	str	r1, [r7, #8]
 800089e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008a0:	2300      	movs	r3, #0
 80008a2:	617b      	str	r3, [r7, #20]
 80008a4:	e00a      	b.n	80008bc <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80008a6:	f3af 8000 	nop.w
 80008aa:	4601      	mov	r1, r0
 80008ac:	68bb      	ldr	r3, [r7, #8]
 80008ae:	1c5a      	adds	r2, r3, #1
 80008b0:	60ba      	str	r2, [r7, #8]
 80008b2:	b2ca      	uxtb	r2, r1
 80008b4:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80008b6:	697b      	ldr	r3, [r7, #20]
 80008b8:	3301      	adds	r3, #1
 80008ba:	617b      	str	r3, [r7, #20]
 80008bc:	697a      	ldr	r2, [r7, #20]
 80008be:	687b      	ldr	r3, [r7, #4]
 80008c0:	429a      	cmp	r2, r3
 80008c2:	dbf0      	blt.n	80008a6 <_read+0x12>
  }

  return len;
 80008c4:	687b      	ldr	r3, [r7, #4]
}
 80008c6:	4618      	mov	r0, r3
 80008c8:	3718      	adds	r7, #24
 80008ca:	46bd      	mov	sp, r7
 80008cc:	bd80      	pop	{r7, pc}

080008ce <_close>:
  }
  return len;
}

int _close(int file)
{
 80008ce:	b480      	push	{r7}
 80008d0:	b083      	sub	sp, #12
 80008d2:	af00      	add	r7, sp, #0
 80008d4:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80008d6:	f04f 33ff 	mov.w	r3, #4294967295
}
 80008da:	4618      	mov	r0, r3
 80008dc:	370c      	adds	r7, #12
 80008de:	46bd      	mov	sp, r7
 80008e0:	bc80      	pop	{r7}
 80008e2:	4770      	bx	lr

080008e4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80008e4:	b480      	push	{r7}
 80008e6:	b083      	sub	sp, #12
 80008e8:	af00      	add	r7, sp, #0
 80008ea:	6078      	str	r0, [r7, #4]
 80008ec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80008ee:	683b      	ldr	r3, [r7, #0]
 80008f0:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80008f4:	605a      	str	r2, [r3, #4]
  return 0;
 80008f6:	2300      	movs	r3, #0
}
 80008f8:	4618      	mov	r0, r3
 80008fa:	370c      	adds	r7, #12
 80008fc:	46bd      	mov	sp, r7
 80008fe:	bc80      	pop	{r7}
 8000900:	4770      	bx	lr

08000902 <_isatty>:

int _isatty(int file)
{
 8000902:	b480      	push	{r7}
 8000904:	b083      	sub	sp, #12
 8000906:	af00      	add	r7, sp, #0
 8000908:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800090a:	2301      	movs	r3, #1
}
 800090c:	4618      	mov	r0, r3
 800090e:	370c      	adds	r7, #12
 8000910:	46bd      	mov	sp, r7
 8000912:	bc80      	pop	{r7}
 8000914:	4770      	bx	lr

08000916 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000916:	b480      	push	{r7}
 8000918:	b085      	sub	sp, #20
 800091a:	af00      	add	r7, sp, #0
 800091c:	60f8      	str	r0, [r7, #12]
 800091e:	60b9      	str	r1, [r7, #8]
 8000920:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000922:	2300      	movs	r3, #0
}
 8000924:	4618      	mov	r0, r3
 8000926:	3714      	adds	r7, #20
 8000928:	46bd      	mov	sp, r7
 800092a:	bc80      	pop	{r7}
 800092c:	4770      	bx	lr
	...

08000930 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000930:	b580      	push	{r7, lr}
 8000932:	b086      	sub	sp, #24
 8000934:	af00      	add	r7, sp, #0
 8000936:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000938:	4a14      	ldr	r2, [pc, #80]	; (800098c <_sbrk+0x5c>)
 800093a:	4b15      	ldr	r3, [pc, #84]	; (8000990 <_sbrk+0x60>)
 800093c:	1ad3      	subs	r3, r2, r3
 800093e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000940:	697b      	ldr	r3, [r7, #20]
 8000942:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000944:	4b13      	ldr	r3, [pc, #76]	; (8000994 <_sbrk+0x64>)
 8000946:	681b      	ldr	r3, [r3, #0]
 8000948:	2b00      	cmp	r3, #0
 800094a:	d102      	bne.n	8000952 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800094c:	4b11      	ldr	r3, [pc, #68]	; (8000994 <_sbrk+0x64>)
 800094e:	4a12      	ldr	r2, [pc, #72]	; (8000998 <_sbrk+0x68>)
 8000950:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000952:	4b10      	ldr	r3, [pc, #64]	; (8000994 <_sbrk+0x64>)
 8000954:	681a      	ldr	r2, [r3, #0]
 8000956:	687b      	ldr	r3, [r7, #4]
 8000958:	4413      	add	r3, r2
 800095a:	693a      	ldr	r2, [r7, #16]
 800095c:	429a      	cmp	r2, r3
 800095e:	d207      	bcs.n	8000970 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000960:	f002 fa8e 	bl	8002e80 <__errno>
 8000964:	4603      	mov	r3, r0
 8000966:	220c      	movs	r2, #12
 8000968:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800096a:	f04f 33ff 	mov.w	r3, #4294967295
 800096e:	e009      	b.n	8000984 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000970:	4b08      	ldr	r3, [pc, #32]	; (8000994 <_sbrk+0x64>)
 8000972:	681b      	ldr	r3, [r3, #0]
 8000974:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000976:	4b07      	ldr	r3, [pc, #28]	; (8000994 <_sbrk+0x64>)
 8000978:	681a      	ldr	r2, [r3, #0]
 800097a:	687b      	ldr	r3, [r7, #4]
 800097c:	4413      	add	r3, r2
 800097e:	4a05      	ldr	r2, [pc, #20]	; (8000994 <_sbrk+0x64>)
 8000980:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000982:	68fb      	ldr	r3, [r7, #12]
}
 8000984:	4618      	mov	r0, r3
 8000986:	3718      	adds	r7, #24
 8000988:	46bd      	mov	sp, r7
 800098a:	bd80      	pop	{r7, pc}
 800098c:	20014000 	.word	0x20014000
 8000990:	00000400 	.word	0x00000400
 8000994:	200000fc 	.word	0x200000fc
 8000998:	20000200 	.word	0x20000200

0800099c <SystemInit>:
  *         SystemCoreClock variable.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0
    
  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80009a0:	bf00      	nop
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bc80      	pop	{r7}
 80009a6:	4770      	bx	lr

080009a8 <MX_USART1_UART_Init>:
UART_HandleTypeDef huart2;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80009a8:	b580      	push	{r7, lr}
 80009aa:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80009ac:	4b11      	ldr	r3, [pc, #68]	; (80009f4 <MX_USART1_UART_Init+0x4c>)
 80009ae:	4a12      	ldr	r2, [pc, #72]	; (80009f8 <MX_USART1_UART_Init+0x50>)
 80009b0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80009b2:	4b10      	ldr	r3, [pc, #64]	; (80009f4 <MX_USART1_UART_Init+0x4c>)
 80009b4:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80009b8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80009ba:	4b0e      	ldr	r3, [pc, #56]	; (80009f4 <MX_USART1_UART_Init+0x4c>)
 80009bc:	2200      	movs	r2, #0
 80009be:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 80009c0:	4b0c      	ldr	r3, [pc, #48]	; (80009f4 <MX_USART1_UART_Init+0x4c>)
 80009c2:	2200      	movs	r2, #0
 80009c4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80009c6:	4b0b      	ldr	r3, [pc, #44]	; (80009f4 <MX_USART1_UART_Init+0x4c>)
 80009c8:	2200      	movs	r2, #0
 80009ca:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80009cc:	4b09      	ldr	r3, [pc, #36]	; (80009f4 <MX_USART1_UART_Init+0x4c>)
 80009ce:	220c      	movs	r2, #12
 80009d0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80009d2:	4b08      	ldr	r3, [pc, #32]	; (80009f4 <MX_USART1_UART_Init+0x4c>)
 80009d4:	2200      	movs	r2, #0
 80009d6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80009d8:	4b06      	ldr	r3, [pc, #24]	; (80009f4 <MX_USART1_UART_Init+0x4c>)
 80009da:	2200      	movs	r2, #0
 80009dc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80009de:	4805      	ldr	r0, [pc, #20]	; (80009f4 <MX_USART1_UART_Init+0x4c>)
 80009e0:	f001 fcc0 	bl	8002364 <HAL_UART_Init>
 80009e4:	4603      	mov	r3, r0
 80009e6:	2b00      	cmp	r3, #0
 80009e8:	d001      	beq.n	80009ee <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80009ea:	f7ff fe6a 	bl	80006c2 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80009ee:	bf00      	nop
 80009f0:	bd80      	pop	{r7, pc}
 80009f2:	bf00      	nop
 80009f4:	20000100 	.word	0x20000100
 80009f8:	40013800 	.word	0x40013800

080009fc <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 80009fc:	b580      	push	{r7, lr}
 80009fe:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8000a00:	4b11      	ldr	r3, [pc, #68]	; (8000a48 <MX_USART2_UART_Init+0x4c>)
 8000a02:	4a12      	ldr	r2, [pc, #72]	; (8000a4c <MX_USART2_UART_Init+0x50>)
 8000a04:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8000a06:	4b10      	ldr	r3, [pc, #64]	; (8000a48 <MX_USART2_UART_Init+0x4c>)
 8000a08:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8000a0c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8000a0e:	4b0e      	ldr	r3, [pc, #56]	; (8000a48 <MX_USART2_UART_Init+0x4c>)
 8000a10:	2200      	movs	r2, #0
 8000a12:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8000a14:	4b0c      	ldr	r3, [pc, #48]	; (8000a48 <MX_USART2_UART_Init+0x4c>)
 8000a16:	2200      	movs	r2, #0
 8000a18:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8000a1a:	4b0b      	ldr	r3, [pc, #44]	; (8000a48 <MX_USART2_UART_Init+0x4c>)
 8000a1c:	2200      	movs	r2, #0
 8000a1e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8000a20:	4b09      	ldr	r3, [pc, #36]	; (8000a48 <MX_USART2_UART_Init+0x4c>)
 8000a22:	220c      	movs	r2, #12
 8000a24:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a26:	4b08      	ldr	r3, [pc, #32]	; (8000a48 <MX_USART2_UART_Init+0x4c>)
 8000a28:	2200      	movs	r2, #0
 8000a2a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a2c:	4b06      	ldr	r3, [pc, #24]	; (8000a48 <MX_USART2_UART_Init+0x4c>)
 8000a2e:	2200      	movs	r2, #0
 8000a30:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8000a32:	4805      	ldr	r0, [pc, #20]	; (8000a48 <MX_USART2_UART_Init+0x4c>)
 8000a34:	f001 fc96 	bl	8002364 <HAL_UART_Init>
 8000a38:	4603      	mov	r3, r0
 8000a3a:	2b00      	cmp	r3, #0
 8000a3c:	d001      	beq.n	8000a42 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8000a3e:	f7ff fe40 	bl	80006c2 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8000a42:	bf00      	nop
 8000a44:	bd80      	pop	{r7, pc}
 8000a46:	bf00      	nop
 8000a48:	20000144 	.word	0x20000144
 8000a4c:	40004400 	.word	0x40004400

08000a50 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8000a50:	b580      	push	{r7, lr}
 8000a52:	b08c      	sub	sp, #48	; 0x30
 8000a54:	af00      	add	r7, sp, #0
 8000a56:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000a58:	f107 031c 	add.w	r3, r7, #28
 8000a5c:	2200      	movs	r2, #0
 8000a5e:	601a      	str	r2, [r3, #0]
 8000a60:	605a      	str	r2, [r3, #4]
 8000a62:	609a      	str	r2, [r3, #8]
 8000a64:	60da      	str	r2, [r3, #12]
 8000a66:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART1)
 8000a68:	687b      	ldr	r3, [r7, #4]
 8000a6a:	681b      	ldr	r3, [r3, #0]
 8000a6c:	4a32      	ldr	r2, [pc, #200]	; (8000b38 <HAL_UART_MspInit+0xe8>)
 8000a6e:	4293      	cmp	r3, r2
 8000a70:	d131      	bne.n	8000ad6 <HAL_UART_MspInit+0x86>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8000a72:	4b32      	ldr	r3, [pc, #200]	; (8000b3c <HAL_UART_MspInit+0xec>)
 8000a74:	6a1b      	ldr	r3, [r3, #32]
 8000a76:	4a31      	ldr	r2, [pc, #196]	; (8000b3c <HAL_UART_MspInit+0xec>)
 8000a78:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000a7c:	6213      	str	r3, [r2, #32]
 8000a7e:	4b2f      	ldr	r3, [pc, #188]	; (8000b3c <HAL_UART_MspInit+0xec>)
 8000a80:	6a1b      	ldr	r3, [r3, #32]
 8000a82:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000a86:	61bb      	str	r3, [r7, #24]
 8000a88:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a8a:	4b2c      	ldr	r3, [pc, #176]	; (8000b3c <HAL_UART_MspInit+0xec>)
 8000a8c:	69db      	ldr	r3, [r3, #28]
 8000a8e:	4a2b      	ldr	r2, [pc, #172]	; (8000b3c <HAL_UART_MspInit+0xec>)
 8000a90:	f043 0301 	orr.w	r3, r3, #1
 8000a94:	61d3      	str	r3, [r2, #28]
 8000a96:	4b29      	ldr	r3, [pc, #164]	; (8000b3c <HAL_UART_MspInit+0xec>)
 8000a98:	69db      	ldr	r3, [r3, #28]
 8000a9a:	f003 0301 	and.w	r3, r3, #1
 8000a9e:	617b      	str	r3, [r7, #20]
 8000aa0:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 8000aa2:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 8000aa6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000aa8:	2302      	movs	r3, #2
 8000aaa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000aac:	2300      	movs	r3, #0
 8000aae:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000ab0:	2303      	movs	r3, #3
 8000ab2:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000ab4:	2307      	movs	r3, #7
 8000ab6:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000ab8:	f107 031c 	add.w	r3, r7, #28
 8000abc:	4619      	mov	r1, r3
 8000abe:	4820      	ldr	r0, [pc, #128]	; (8000b40 <HAL_UART_MspInit+0xf0>)
 8000ac0:	f000 fa78 	bl	8000fb4 <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000ac4:	2200      	movs	r2, #0
 8000ac6:	2100      	movs	r1, #0
 8000ac8:	2025      	movs	r0, #37	; 0x25
 8000aca:	f000 f9ca 	bl	8000e62 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000ace:	2025      	movs	r0, #37	; 0x25
 8000ad0:	f000 f9e3 	bl	8000e9a <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8000ad4:	e02c      	b.n	8000b30 <HAL_UART_MspInit+0xe0>
  else if(uartHandle->Instance==USART2)
 8000ad6:	687b      	ldr	r3, [r7, #4]
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	4a1a      	ldr	r2, [pc, #104]	; (8000b44 <HAL_UART_MspInit+0xf4>)
 8000adc:	4293      	cmp	r3, r2
 8000ade:	d127      	bne.n	8000b30 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 8000ae0:	4b16      	ldr	r3, [pc, #88]	; (8000b3c <HAL_UART_MspInit+0xec>)
 8000ae2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000ae4:	4a15      	ldr	r2, [pc, #84]	; (8000b3c <HAL_UART_MspInit+0xec>)
 8000ae6:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000aea:	6253      	str	r3, [r2, #36]	; 0x24
 8000aec:	4b13      	ldr	r3, [pc, #76]	; (8000b3c <HAL_UART_MspInit+0xec>)
 8000aee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8000af0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000af4:	613b      	str	r3, [r7, #16]
 8000af6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000af8:	4b10      	ldr	r3, [pc, #64]	; (8000b3c <HAL_UART_MspInit+0xec>)
 8000afa:	69db      	ldr	r3, [r3, #28]
 8000afc:	4a0f      	ldr	r2, [pc, #60]	; (8000b3c <HAL_UART_MspInit+0xec>)
 8000afe:	f043 0301 	orr.w	r3, r3, #1
 8000b02:	61d3      	str	r3, [r2, #28]
 8000b04:	4b0d      	ldr	r3, [pc, #52]	; (8000b3c <HAL_UART_MspInit+0xec>)
 8000b06:	69db      	ldr	r3, [r3, #28]
 8000b08:	f003 0301 	and.w	r3, r3, #1
 8000b0c:	60fb      	str	r3, [r7, #12]
 8000b0e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8000b10:	230c      	movs	r3, #12
 8000b12:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b14:	2302      	movs	r3, #2
 8000b16:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b18:	2300      	movs	r3, #0
 8000b1a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b1c:	2303      	movs	r3, #3
 8000b1e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8000b20:	2307      	movs	r3, #7
 8000b22:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000b24:	f107 031c 	add.w	r3, r7, #28
 8000b28:	4619      	mov	r1, r3
 8000b2a:	4805      	ldr	r0, [pc, #20]	; (8000b40 <HAL_UART_MspInit+0xf0>)
 8000b2c:	f000 fa42 	bl	8000fb4 <HAL_GPIO_Init>
}
 8000b30:	bf00      	nop
 8000b32:	3730      	adds	r7, #48	; 0x30
 8000b34:	46bd      	mov	sp, r7
 8000b36:	bd80      	pop	{r7, pc}
 8000b38:	40013800 	.word	0x40013800
 8000b3c:	40023800 	.word	0x40023800
 8000b40:	40020000 	.word	0x40020000
 8000b44:	40004400 	.word	0x40004400

08000b48 <HAL_UART_RxCpltCallback>:
char rxBuffer[100];

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart);

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8000b48:	b580      	push	{r7, lr}
 8000b4a:	b082      	sub	sp, #8
 8000b4c:	af00      	add	r7, sp, #0
 8000b4e:	6078      	str	r0, [r7, #4]
  if (huart == &huart1)
 8000b50:	687b      	ldr	r3, [r7, #4]
 8000b52:	4a0a      	ldr	r2, [pc, #40]	; (8000b7c <HAL_UART_RxCpltCallback+0x34>)
 8000b54:	4293      	cmp	r3, r2
 8000b56:	d10d      	bne.n	8000b74 <HAL_UART_RxCpltCallback+0x2c>
  {
	  printf("Wifi Response: %s\n", rxBuffer);
 8000b58:	4909      	ldr	r1, [pc, #36]	; (8000b80 <HAL_UART_RxCpltCallback+0x38>)
 8000b5a:	480a      	ldr	r0, [pc, #40]	; (8000b84 <HAL_UART_RxCpltCallback+0x3c>)
 8000b5c:	f002 f9c2 	bl	8002ee4 <iprintf>
	  memset(rxBuffer, 0, sizeof(rxBuffer));
 8000b60:	2264      	movs	r2, #100	; 0x64
 8000b62:	2100      	movs	r1, #0
 8000b64:	4806      	ldr	r0, [pc, #24]	; (8000b80 <HAL_UART_RxCpltCallback+0x38>)
 8000b66:	f002 f9b5 	bl	8002ed4 <memset>
	  HAL_UART_Receive_IT(&huart1, (uint8_t*)rxBuffer, sizeof(rxBuffer)-1);
 8000b6a:	2263      	movs	r2, #99	; 0x63
 8000b6c:	4904      	ldr	r1, [pc, #16]	; (8000b80 <HAL_UART_RxCpltCallback+0x38>)
 8000b6e:	4803      	ldr	r0, [pc, #12]	; (8000b7c <HAL_UART_RxCpltCallback+0x34>)
 8000b70:	f001 fcd7 	bl	8002522 <HAL_UART_Receive_IT>
  }
}
 8000b74:	bf00      	nop
 8000b76:	3708      	adds	r7, #8
 8000b78:	46bd      	mov	sp, r7
 8000b7a:	bd80      	pop	{r7, pc}
 8000b7c:	20000100 	.word	0x20000100
 8000b80:	20000188 	.word	0x20000188
 8000b84:	08003f10 	.word	0x08003f10

08000b88 <Wifi_Init>:

void Wifi_Init(void){
 8000b88:	b580      	push	{r7, lr}
 8000b8a:	af00      	add	r7, sp, #0
	HAL_UART_Receive_IT(&huart1, (uint8_t*)rxBuffer, sizeof(rxBuffer)-1);
 8000b8c:	2263      	movs	r2, #99	; 0x63
 8000b8e:	4903      	ldr	r1, [pc, #12]	; (8000b9c <Wifi_Init+0x14>)
 8000b90:	4803      	ldr	r0, [pc, #12]	; (8000ba0 <Wifi_Init+0x18>)
 8000b92:	f001 fcc6 	bl	8002522 <HAL_UART_Receive_IT>
}
 8000b96:	bf00      	nop
 8000b98:	bd80      	pop	{r7, pc}
 8000b9a:	bf00      	nop
 8000b9c:	20000188 	.word	0x20000188
 8000ba0:	20000100 	.word	0x20000100

08000ba4 <Wifi_Process>:

void Wifi_Process(void){
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	af00      	add	r7, sp, #0
/*
	//apConnect
	HAL_UART_Transmit(&huart1, (uint8_t*)at, strlen(at) , 1000); //Send
	printf("%s\n", at);
*/
	HAL_UART_Transmit(&huart1, (uint8_t*)at, strlen(at) , 1000); //Send
 8000ba8:	4812      	ldr	r0, [pc, #72]	; (8000bf4 <Wifi_Process+0x50>)
 8000baa:	f7ff fae7 	bl	800017c <strlen>
 8000bae:	4603      	mov	r3, r0
 8000bb0:	b29a      	uxth	r2, r3
 8000bb2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bb6:	490f      	ldr	r1, [pc, #60]	; (8000bf4 <Wifi_Process+0x50>)
 8000bb8:	480f      	ldr	r0, [pc, #60]	; (8000bf8 <Wifi_Process+0x54>)
 8000bba:	f001 fc20 	bl	80023fe <HAL_UART_Transmit>
	printf("%s\n", at);
 8000bbe:	480d      	ldr	r0, [pc, #52]	; (8000bf4 <Wifi_Process+0x50>)
 8000bc0:	f002 fa16 	bl	8002ff0 <puts>

	HAL_Delay(1000);
 8000bc4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bc8:	f000 f874 	bl	8000cb4 <HAL_Delay>

	HAL_UART_Transmit(&huart1, (uint8_t*)apConnect, strlen(apConnect) , 1000); //Send
 8000bcc:	480b      	ldr	r0, [pc, #44]	; (8000bfc <Wifi_Process+0x58>)
 8000bce:	f7ff fad5 	bl	800017c <strlen>
 8000bd2:	4603      	mov	r3, r0
 8000bd4:	b29a      	uxth	r2, r3
 8000bd6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000bda:	4908      	ldr	r1, [pc, #32]	; (8000bfc <Wifi_Process+0x58>)
 8000bdc:	4806      	ldr	r0, [pc, #24]	; (8000bf8 <Wifi_Process+0x54>)
 8000bde:	f001 fc0e 	bl	80023fe <HAL_UART_Transmit>
	printf("%s\n", apConnect);
 8000be2:	4806      	ldr	r0, [pc, #24]	; (8000bfc <Wifi_Process+0x58>)
 8000be4:	f002 fa04 	bl	8002ff0 <puts>

	HAL_Delay(1000);
 8000be8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8000bec:	f000 f862 	bl	8000cb4 <HAL_Delay>
}
 8000bf0:	bf00      	nop
 8000bf2:	bd80      	pop	{r7, pc}
 8000bf4:	20000004 	.word	0x20000004
 8000bf8:	20000100 	.word	0x20000100
 8000bfc:	2000000c 	.word	0x2000000c

08000c00 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000c00:	480c      	ldr	r0, [pc, #48]	; (8000c34 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8000c02:	490d      	ldr	r1, [pc, #52]	; (8000c38 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8000c04:	4a0d      	ldr	r2, [pc, #52]	; (8000c3c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8000c06:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000c08:	e002      	b.n	8000c10 <LoopCopyDataInit>

08000c0a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000c0a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000c0c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000c0e:	3304      	adds	r3, #4

08000c10 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000c10:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000c12:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000c14:	d3f9      	bcc.n	8000c0a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000c16:	4a0a      	ldr	r2, [pc, #40]	; (8000c40 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8000c18:	4c0a      	ldr	r4, [pc, #40]	; (8000c44 <LoopFillZerobss+0x22>)
  movs r3, #0
 8000c1a:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000c1c:	e001      	b.n	8000c22 <LoopFillZerobss>

08000c1e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000c1e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000c20:	3204      	adds	r2, #4

08000c22 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000c22:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000c24:	d3fb      	bcc.n	8000c1e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8000c26:	f7ff feb9 	bl	800099c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c2a:	f002 f92f 	bl	8002e8c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000c2e:	f7ff fcd9 	bl	80005e4 <main>
  bx lr
 8000c32:	4770      	bx	lr
  ldr r0, =_sdata
 8000c34:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000c38:	200000a0 	.word	0x200000a0
  ldr r2, =_sidata
 8000c3c:	08003ff0 	.word	0x08003ff0
  ldr r2, =_sbss
 8000c40:	200000a0 	.word	0x200000a0
  ldr r4, =_ebss
 8000c44:	20000200 	.word	0x20000200

08000c48 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000c48:	e7fe      	b.n	8000c48 <ADC1_IRQHandler>

08000c4a <HAL_Init>:
  *        In the default implementation,Systick is used as source of time base.
  *        the tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c4a:	b580      	push	{r7, lr}
 8000c4c:	b082      	sub	sp, #8
 8000c4e:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000c50:	2300      	movs	r3, #0
 8000c52:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c54:	2003      	movs	r0, #3
 8000c56:	f000 f8f9 	bl	8000e4c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000c5a:	200f      	movs	r0, #15
 8000c5c:	f7ff fd64 	bl	8000728 <HAL_InitTick>
 8000c60:	4603      	mov	r3, r0
 8000c62:	2b00      	cmp	r3, #0
 8000c64:	d002      	beq.n	8000c6c <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000c66:	2301      	movs	r3, #1
 8000c68:	71fb      	strb	r3, [r7, #7]
 8000c6a:	e001      	b.n	8000c70 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000c6c:	f7ff fd2e 	bl	80006cc <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000c70:	79fb      	ldrb	r3, [r7, #7]
}
 8000c72:	4618      	mov	r0, r3
 8000c74:	3708      	adds	r7, #8
 8000c76:	46bd      	mov	sp, r7
 8000c78:	bd80      	pop	{r7, pc}
	...

08000c7c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000c7c:	b480      	push	{r7}
 8000c7e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000c80:	4b05      	ldr	r3, [pc, #20]	; (8000c98 <HAL_IncTick+0x1c>)
 8000c82:	681a      	ldr	r2, [r3, #0]
 8000c84:	4b05      	ldr	r3, [pc, #20]	; (8000c9c <HAL_IncTick+0x20>)
 8000c86:	681b      	ldr	r3, [r3, #0]
 8000c88:	4413      	add	r3, r2
 8000c8a:	4a03      	ldr	r2, [pc, #12]	; (8000c98 <HAL_IncTick+0x1c>)
 8000c8c:	6013      	str	r3, [r2, #0]
}
 8000c8e:	bf00      	nop
 8000c90:	46bd      	mov	sp, r7
 8000c92:	bc80      	pop	{r7}
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop
 8000c98:	200001ec 	.word	0x200001ec
 8000c9c:	20000038 	.word	0x20000038

08000ca0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000ca0:	b480      	push	{r7}
 8000ca2:	af00      	add	r7, sp, #0
  return uwTick;
 8000ca4:	4b02      	ldr	r3, [pc, #8]	; (8000cb0 <HAL_GetTick+0x10>)
 8000ca6:	681b      	ldr	r3, [r3, #0]
}
 8000ca8:	4618      	mov	r0, r3
 8000caa:	46bd      	mov	sp, r7
 8000cac:	bc80      	pop	{r7}
 8000cae:	4770      	bx	lr
 8000cb0:	200001ec 	.word	0x200001ec

08000cb4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000cb4:	b580      	push	{r7, lr}
 8000cb6:	b084      	sub	sp, #16
 8000cb8:	af00      	add	r7, sp, #0
 8000cba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000cbc:	f7ff fff0 	bl	8000ca0 <HAL_GetTick>
 8000cc0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8000cc2:	687b      	ldr	r3, [r7, #4]
 8000cc4:	60fb      	str	r3, [r7, #12]

  /* Add a period to guaranty minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000cc6:	68fb      	ldr	r3, [r7, #12]
 8000cc8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000ccc:	d004      	beq.n	8000cd8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 8000cce:	4b09      	ldr	r3, [pc, #36]	; (8000cf4 <HAL_Delay+0x40>)
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	68fa      	ldr	r2, [r7, #12]
 8000cd4:	4413      	add	r3, r2
 8000cd6:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8000cd8:	bf00      	nop
 8000cda:	f7ff ffe1 	bl	8000ca0 <HAL_GetTick>
 8000cde:	4602      	mov	r2, r0
 8000ce0:	68bb      	ldr	r3, [r7, #8]
 8000ce2:	1ad3      	subs	r3, r2, r3
 8000ce4:	68fa      	ldr	r2, [r7, #12]
 8000ce6:	429a      	cmp	r2, r3
 8000ce8:	d8f7      	bhi.n	8000cda <HAL_Delay+0x26>
  {
  }
}
 8000cea:	bf00      	nop
 8000cec:	bf00      	nop
 8000cee:	3710      	adds	r7, #16
 8000cf0:	46bd      	mov	sp, r7
 8000cf2:	bd80      	pop	{r7, pc}
 8000cf4:	20000038 	.word	0x20000038

08000cf8 <__NVIC_SetPriorityGrouping>:
{
 8000cf8:	b480      	push	{r7}
 8000cfa:	b085      	sub	sp, #20
 8000cfc:	af00      	add	r7, sp, #0
 8000cfe:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000d00:	687b      	ldr	r3, [r7, #4]
 8000d02:	f003 0307 	and.w	r3, r3, #7
 8000d06:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d08:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__NVIC_SetPriorityGrouping+0x44>)
 8000d0a:	68db      	ldr	r3, [r3, #12]
 8000d0c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d0e:	68ba      	ldr	r2, [r7, #8]
 8000d10:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d14:	4013      	ands	r3, r2
 8000d16:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000d18:	68fb      	ldr	r3, [r7, #12]
 8000d1a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d1c:	68bb      	ldr	r3, [r7, #8]
 8000d1e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d20:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d24:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d28:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d2a:	4a04      	ldr	r2, [pc, #16]	; (8000d3c <__NVIC_SetPriorityGrouping+0x44>)
 8000d2c:	68bb      	ldr	r3, [r7, #8]
 8000d2e:	60d3      	str	r3, [r2, #12]
}
 8000d30:	bf00      	nop
 8000d32:	3714      	adds	r7, #20
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bc80      	pop	{r7}
 8000d38:	4770      	bx	lr
 8000d3a:	bf00      	nop
 8000d3c:	e000ed00 	.word	0xe000ed00

08000d40 <__NVIC_GetPriorityGrouping>:
{
 8000d40:	b480      	push	{r7}
 8000d42:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d44:	4b04      	ldr	r3, [pc, #16]	; (8000d58 <__NVIC_GetPriorityGrouping+0x18>)
 8000d46:	68db      	ldr	r3, [r3, #12]
 8000d48:	0a1b      	lsrs	r3, r3, #8
 8000d4a:	f003 0307 	and.w	r3, r3, #7
}
 8000d4e:	4618      	mov	r0, r3
 8000d50:	46bd      	mov	sp, r7
 8000d52:	bc80      	pop	{r7}
 8000d54:	4770      	bx	lr
 8000d56:	bf00      	nop
 8000d58:	e000ed00 	.word	0xe000ed00

08000d5c <__NVIC_EnableIRQ>:
{
 8000d5c:	b480      	push	{r7}
 8000d5e:	b083      	sub	sp, #12
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	4603      	mov	r3, r0
 8000d64:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d6a:	2b00      	cmp	r3, #0
 8000d6c:	db0b      	blt.n	8000d86 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d6e:	79fb      	ldrb	r3, [r7, #7]
 8000d70:	f003 021f 	and.w	r2, r3, #31
 8000d74:	4906      	ldr	r1, [pc, #24]	; (8000d90 <__NVIC_EnableIRQ+0x34>)
 8000d76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d7a:	095b      	lsrs	r3, r3, #5
 8000d7c:	2001      	movs	r0, #1
 8000d7e:	fa00 f202 	lsl.w	r2, r0, r2
 8000d82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8000d86:	bf00      	nop
 8000d88:	370c      	adds	r7, #12
 8000d8a:	46bd      	mov	sp, r7
 8000d8c:	bc80      	pop	{r7}
 8000d8e:	4770      	bx	lr
 8000d90:	e000e100 	.word	0xe000e100

08000d94 <__NVIC_SetPriority>:
{
 8000d94:	b480      	push	{r7}
 8000d96:	b083      	sub	sp, #12
 8000d98:	af00      	add	r7, sp, #0
 8000d9a:	4603      	mov	r3, r0
 8000d9c:	6039      	str	r1, [r7, #0]
 8000d9e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000da0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000da4:	2b00      	cmp	r3, #0
 8000da6:	db0a      	blt.n	8000dbe <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000da8:	683b      	ldr	r3, [r7, #0]
 8000daa:	b2da      	uxtb	r2, r3
 8000dac:	490c      	ldr	r1, [pc, #48]	; (8000de0 <__NVIC_SetPriority+0x4c>)
 8000dae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000db2:	0112      	lsls	r2, r2, #4
 8000db4:	b2d2      	uxtb	r2, r2
 8000db6:	440b      	add	r3, r1
 8000db8:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8000dbc:	e00a      	b.n	8000dd4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dbe:	683b      	ldr	r3, [r7, #0]
 8000dc0:	b2da      	uxtb	r2, r3
 8000dc2:	4908      	ldr	r1, [pc, #32]	; (8000de4 <__NVIC_SetPriority+0x50>)
 8000dc4:	79fb      	ldrb	r3, [r7, #7]
 8000dc6:	f003 030f 	and.w	r3, r3, #15
 8000dca:	3b04      	subs	r3, #4
 8000dcc:	0112      	lsls	r2, r2, #4
 8000dce:	b2d2      	uxtb	r2, r2
 8000dd0:	440b      	add	r3, r1
 8000dd2:	761a      	strb	r2, [r3, #24]
}
 8000dd4:	bf00      	nop
 8000dd6:	370c      	adds	r7, #12
 8000dd8:	46bd      	mov	sp, r7
 8000dda:	bc80      	pop	{r7}
 8000ddc:	4770      	bx	lr
 8000dde:	bf00      	nop
 8000de0:	e000e100 	.word	0xe000e100
 8000de4:	e000ed00 	.word	0xe000ed00

08000de8 <NVIC_EncodePriority>:
{
 8000de8:	b480      	push	{r7}
 8000dea:	b089      	sub	sp, #36	; 0x24
 8000dec:	af00      	add	r7, sp, #0
 8000dee:	60f8      	str	r0, [r7, #12]
 8000df0:	60b9      	str	r1, [r7, #8]
 8000df2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000df4:	68fb      	ldr	r3, [r7, #12]
 8000df6:	f003 0307 	and.w	r3, r3, #7
 8000dfa:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000dfc:	69fb      	ldr	r3, [r7, #28]
 8000dfe:	f1c3 0307 	rsb	r3, r3, #7
 8000e02:	2b04      	cmp	r3, #4
 8000e04:	bf28      	it	cs
 8000e06:	2304      	movcs	r3, #4
 8000e08:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e0a:	69fb      	ldr	r3, [r7, #28]
 8000e0c:	3304      	adds	r3, #4
 8000e0e:	2b06      	cmp	r3, #6
 8000e10:	d902      	bls.n	8000e18 <NVIC_EncodePriority+0x30>
 8000e12:	69fb      	ldr	r3, [r7, #28]
 8000e14:	3b03      	subs	r3, #3
 8000e16:	e000      	b.n	8000e1a <NVIC_EncodePriority+0x32>
 8000e18:	2300      	movs	r3, #0
 8000e1a:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e1c:	f04f 32ff 	mov.w	r2, #4294967295
 8000e20:	69bb      	ldr	r3, [r7, #24]
 8000e22:	fa02 f303 	lsl.w	r3, r2, r3
 8000e26:	43da      	mvns	r2, r3
 8000e28:	68bb      	ldr	r3, [r7, #8]
 8000e2a:	401a      	ands	r2, r3
 8000e2c:	697b      	ldr	r3, [r7, #20]
 8000e2e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e30:	f04f 31ff 	mov.w	r1, #4294967295
 8000e34:	697b      	ldr	r3, [r7, #20]
 8000e36:	fa01 f303 	lsl.w	r3, r1, r3
 8000e3a:	43d9      	mvns	r1, r3
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e40:	4313      	orrs	r3, r2
}
 8000e42:	4618      	mov	r0, r3
 8000e44:	3724      	adds	r7, #36	; 0x24
 8000e46:	46bd      	mov	sp, r7
 8000e48:	bc80      	pop	{r7}
 8000e4a:	4770      	bx	lr

08000e4c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e4c:	b580      	push	{r7, lr}
 8000e4e:	b082      	sub	sp, #8
 8000e50:	af00      	add	r7, sp, #0
 8000e52:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e54:	6878      	ldr	r0, [r7, #4]
 8000e56:	f7ff ff4f 	bl	8000cf8 <__NVIC_SetPriorityGrouping>
}
 8000e5a:	bf00      	nop
 8000e5c:	3708      	adds	r7, #8
 8000e5e:	46bd      	mov	sp, r7
 8000e60:	bd80      	pop	{r7, pc}

08000e62 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000e62:	b580      	push	{r7, lr}
 8000e64:	b086      	sub	sp, #24
 8000e66:	af00      	add	r7, sp, #0
 8000e68:	4603      	mov	r3, r0
 8000e6a:	60b9      	str	r1, [r7, #8]
 8000e6c:	607a      	str	r2, [r7, #4]
 8000e6e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 8000e70:	2300      	movs	r3, #0
 8000e72:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e74:	f7ff ff64 	bl	8000d40 <__NVIC_GetPriorityGrouping>
 8000e78:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e7a:	687a      	ldr	r2, [r7, #4]
 8000e7c:	68b9      	ldr	r1, [r7, #8]
 8000e7e:	6978      	ldr	r0, [r7, #20]
 8000e80:	f7ff ffb2 	bl	8000de8 <NVIC_EncodePriority>
 8000e84:	4602      	mov	r2, r0
 8000e86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e8a:	4611      	mov	r1, r2
 8000e8c:	4618      	mov	r0, r3
 8000e8e:	f7ff ff81 	bl	8000d94 <__NVIC_SetPriority>
}
 8000e92:	bf00      	nop
 8000e94:	3718      	adds	r7, #24
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}

08000e9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l1xx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e9a:	b580      	push	{r7, lr}
 8000e9c:	b082      	sub	sp, #8
 8000e9e:	af00      	add	r7, sp, #0
 8000ea0:	4603      	mov	r3, r0
 8000ea2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ea4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea8:	4618      	mov	r0, r3
 8000eaa:	f7ff ff57 	bl	8000d5c <__NVIC_EnableIRQ>
}
 8000eae:	bf00      	nop
 8000eb0:	3708      	adds	r7, #8
 8000eb2:	46bd      	mov	sp, r7
 8000eb4:	bd80      	pop	{r7, pc}

08000eb6 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000eb6:	b480      	push	{r7}
 8000eb8:	b085      	sub	sp, #20
 8000eba:	af00      	add	r7, sp, #0
 8000ebc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	73fb      	strb	r3, [r7, #15]

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000ec2:	687b      	ldr	r3, [r7, #4]
 8000ec4:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000ec8:	b2db      	uxtb	r3, r3
 8000eca:	2b02      	cmp	r3, #2
 8000ecc:	d008      	beq.n	8000ee0 <HAL_DMA_Abort+0x2a>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	2204      	movs	r2, #4
 8000ed2:	639a      	str	r2, [r3, #56]	; 0x38

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000ed4:	687b      	ldr	r3, [r7, #4]
 8000ed6:	2200      	movs	r2, #0
 8000ed8:	f883 2020 	strb.w	r2, [r3, #32]

    return HAL_ERROR;
 8000edc:	2301      	movs	r3, #1
 8000ede:	e022      	b.n	8000f26 <HAL_DMA_Abort+0x70>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000ee0:	687b      	ldr	r3, [r7, #4]
 8000ee2:	681b      	ldr	r3, [r3, #0]
 8000ee4:	681a      	ldr	r2, [r3, #0]
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	681b      	ldr	r3, [r3, #0]
 8000eea:	f022 020e 	bic.w	r2, r2, #14
 8000eee:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	681b      	ldr	r3, [r3, #0]
 8000ef4:	681a      	ldr	r2, [r3, #0]
 8000ef6:	687b      	ldr	r3, [r7, #4]
 8000ef8:	681b      	ldr	r3, [r3, #0]
 8000efa:	f022 0201 	bic.w	r2, r2, #1
 8000efe:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000f00:	687b      	ldr	r3, [r7, #4]
 8000f02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f04:	f003 021c 	and.w	r2, r3, #28
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f0c:	2101      	movs	r1, #1
 8000f0e:	fa01 f202 	lsl.w	r2, r1, r2
 8000f12:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000f14:	687b      	ldr	r3, [r7, #4]
 8000f16:	2201      	movs	r2, #1
 8000f18:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	2200      	movs	r2, #0
 8000f20:	f883 2020 	strb.w	r2, [r3, #32]

    return status;
 8000f24:	7bfb      	ldrb	r3, [r7, #15]
  }
}
 8000f26:	4618      	mov	r0, r3
 8000f28:	3714      	adds	r7, #20
 8000f2a:	46bd      	mov	sp, r7
 8000f2c:	bc80      	pop	{r7}
 8000f2e:	4770      	bx	lr

08000f30 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b084      	sub	sp, #16
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000f38:	2300      	movs	r3, #0
 8000f3a:	73fb      	strb	r3, [r7, #15]

  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000f3c:	687b      	ldr	r3, [r7, #4]
 8000f3e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8000f42:	b2db      	uxtb	r3, r3
 8000f44:	2b02      	cmp	r3, #2
 8000f46:	d005      	beq.n	8000f54 <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000f48:	687b      	ldr	r3, [r7, #4]
 8000f4a:	2204      	movs	r2, #4
 8000f4c:	639a      	str	r2, [r3, #56]	; 0x38

    status = HAL_ERROR;
 8000f4e:	2301      	movs	r3, #1
 8000f50:	73fb      	strb	r3, [r7, #15]
 8000f52:	e029      	b.n	8000fa8 <HAL_DMA_Abort_IT+0x78>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	681b      	ldr	r3, [r3, #0]
 8000f58:	681a      	ldr	r2, [r3, #0]
 8000f5a:	687b      	ldr	r3, [r7, #4]
 8000f5c:	681b      	ldr	r3, [r3, #0]
 8000f5e:	f022 020e 	bic.w	r2, r2, #14
 8000f62:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000f64:	687b      	ldr	r3, [r7, #4]
 8000f66:	681b      	ldr	r3, [r3, #0]
 8000f68:	681a      	ldr	r2, [r3, #0]
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	f022 0201 	bic.w	r2, r2, #1
 8000f72:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f78:	f003 021c 	and.w	r2, r3, #28
 8000f7c:	687b      	ldr	r3, [r7, #4]
 8000f7e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000f80:	2101      	movs	r1, #1
 8000f82:	fa01 f202 	lsl.w	r2, r1, r2
 8000f86:	605a      	str	r2, [r3, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000f88:	687b      	ldr	r3, [r7, #4]
 8000f8a:	2201      	movs	r2, #1
 8000f8c:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000f90:	687b      	ldr	r3, [r7, #4]
 8000f92:	2200      	movs	r2, #0
 8000f94:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000f98:	687b      	ldr	r3, [r7, #4]
 8000f9a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000f9c:	2b00      	cmp	r3, #0
 8000f9e:	d003      	beq.n	8000fa8 <HAL_DMA_Abort_IT+0x78>
    {
      hdma->XferAbortCallback(hdma);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8000fa4:	6878      	ldr	r0, [r7, #4]
 8000fa6:	4798      	blx	r3
    }
  }
  return status;
 8000fa8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000faa:	4618      	mov	r0, r3
 8000fac:	3710      	adds	r7, #16
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	bd80      	pop	{r7, pc}
	...

08000fb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000fb4:	b480      	push	{r7}
 8000fb6:	b087      	sub	sp, #28
 8000fb8:	af00      	add	r7, sp, #0
 8000fba:	6078      	str	r0, [r7, #4]
 8000fbc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00;
 8000fbe:	2300      	movs	r3, #0
 8000fc0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00;
 8000fc2:	2300      	movs	r3, #0
 8000fc4:	60fb      	str	r3, [r7, #12]
  uint32_t temp = 0x00;
 8000fc6:	2300      	movs	r3, #0
 8000fc8:	613b      	str	r3, [r7, #16]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0)
 8000fca:	e160      	b.n	800128e <HAL_GPIO_Init+0x2da>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1U << position);
 8000fcc:	683b      	ldr	r3, [r7, #0]
 8000fce:	681a      	ldr	r2, [r3, #0]
 8000fd0:	2101      	movs	r1, #1
 8000fd2:	697b      	ldr	r3, [r7, #20]
 8000fd4:	fa01 f303 	lsl.w	r3, r1, r3
 8000fd8:	4013      	ands	r3, r2
 8000fda:	60fb      	str	r3, [r7, #12]

    if (iocurrent)
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	f000 8152 	beq.w	8001288 <HAL_GPIO_Init+0x2d4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000fe4:	683b      	ldr	r3, [r7, #0]
 8000fe6:	685b      	ldr	r3, [r3, #4]
 8000fe8:	f003 0303 	and.w	r3, r3, #3
 8000fec:	2b01      	cmp	r3, #1
 8000fee:	d005      	beq.n	8000ffc <HAL_GPIO_Init+0x48>
          ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8000ff0:	683b      	ldr	r3, [r7, #0]
 8000ff2:	685b      	ldr	r3, [r3, #4]
 8000ff4:	f003 0303 	and.w	r3, r3, #3
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8000ff8:	2b02      	cmp	r3, #2
 8000ffa:	d130      	bne.n	800105e <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	689b      	ldr	r3, [r3, #8]
 8001000:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OSPEEDER_OSPEEDR0 << (position * 2));
 8001002:	697b      	ldr	r3, [r7, #20]
 8001004:	005b      	lsls	r3, r3, #1
 8001006:	2203      	movs	r2, #3
 8001008:	fa02 f303 	lsl.w	r3, r2, r3
 800100c:	43db      	mvns	r3, r3
 800100e:	693a      	ldr	r2, [r7, #16]
 8001010:	4013      	ands	r3, r2
 8001012:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, GPIO_Init->Speed << (position * 2));
 8001014:	683b      	ldr	r3, [r7, #0]
 8001016:	68da      	ldr	r2, [r3, #12]
 8001018:	697b      	ldr	r3, [r7, #20]
 800101a:	005b      	lsls	r3, r3, #1
 800101c:	fa02 f303 	lsl.w	r3, r2, r3
 8001020:	693a      	ldr	r2, [r7, #16]
 8001022:	4313      	orrs	r3, r2
 8001024:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	693a      	ldr	r2, [r7, #16]
 800102a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_OTYPER_OT_0 << position) ;
 8001032:	2201      	movs	r2, #1
 8001034:	697b      	ldr	r3, [r7, #20]
 8001036:	fa02 f303 	lsl.w	r3, r2, r3
 800103a:	43db      	mvns	r3, r3
 800103c:	693a      	ldr	r2, [r7, #16]
 800103e:	4013      	ands	r3, r2
 8001040:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, ((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001042:	683b      	ldr	r3, [r7, #0]
 8001044:	685b      	ldr	r3, [r3, #4]
 8001046:	091b      	lsrs	r3, r3, #4
 8001048:	f003 0201 	and.w	r2, r3, #1
 800104c:	697b      	ldr	r3, [r7, #20]
 800104e:	fa02 f303 	lsl.w	r3, r2, r3
 8001052:	693a      	ldr	r2, [r7, #16]
 8001054:	4313      	orrs	r3, r2
 8001056:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	693a      	ldr	r2, [r7, #16]
 800105c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800105e:	683b      	ldr	r3, [r7, #0]
 8001060:	685b      	ldr	r3, [r3, #4]
 8001062:	f003 0303 	and.w	r3, r3, #3
 8001066:	2b03      	cmp	r3, #3
 8001068:	d017      	beq.n	800109a <HAL_GPIO_Init+0xe6>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800106a:	687b      	ldr	r3, [r7, #4]
 800106c:	68db      	ldr	r3, [r3, #12]
 800106e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, GPIO_PUPDR_PUPDR0 << (position * 2));
 8001070:	697b      	ldr	r3, [r7, #20]
 8001072:	005b      	lsls	r3, r3, #1
 8001074:	2203      	movs	r2, #3
 8001076:	fa02 f303 	lsl.w	r3, r2, r3
 800107a:	43db      	mvns	r3, r3
 800107c:	693a      	ldr	r2, [r7, #16]
 800107e:	4013      	ands	r3, r2
 8001080:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_Init->Pull) << (position * 2));
 8001082:	683b      	ldr	r3, [r7, #0]
 8001084:	689a      	ldr	r2, [r3, #8]
 8001086:	697b      	ldr	r3, [r7, #20]
 8001088:	005b      	lsls	r3, r3, #1
 800108a:	fa02 f303 	lsl.w	r3, r2, r3
 800108e:	693a      	ldr	r2, [r7, #16]
 8001090:	4313      	orrs	r3, r2
 8001092:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	693a      	ldr	r2, [r7, #16]
 8001098:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	685b      	ldr	r3, [r3, #4]
 800109e:	f003 0303 	and.w	r3, r3, #3
 80010a2:	2b02      	cmp	r3, #2
 80010a4:	d123      	bne.n	80010ee <HAL_GPIO_Init+0x13a>
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        /* Identify AFRL or AFRH register based on IO position*/
        temp = GPIOx->AFR[position >> 3];
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	08da      	lsrs	r2, r3, #3
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	3208      	adds	r2, #8
 80010ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010b2:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, 0xFU << ((uint32_t)(position & 0x07U) * 4));
 80010b4:	697b      	ldr	r3, [r7, #20]
 80010b6:	f003 0307 	and.w	r3, r3, #7
 80010ba:	009b      	lsls	r3, r3, #2
 80010bc:	220f      	movs	r2, #15
 80010be:	fa02 f303 	lsl.w	r3, r2, r3
 80010c2:	43db      	mvns	r3, r3
 80010c4:	693a      	ldr	r2, [r7, #16]
 80010c6:	4013      	ands	r3, r2
 80010c8:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4));
 80010ca:	683b      	ldr	r3, [r7, #0]
 80010cc:	691a      	ldr	r2, [r3, #16]
 80010ce:	697b      	ldr	r3, [r7, #20]
 80010d0:	f003 0307 	and.w	r3, r3, #7
 80010d4:	009b      	lsls	r3, r3, #2
 80010d6:	fa02 f303 	lsl.w	r3, r2, r3
 80010da:	693a      	ldr	r2, [r7, #16]
 80010dc:	4313      	orrs	r3, r2
 80010de:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3] = temp;
 80010e0:	697b      	ldr	r3, [r7, #20]
 80010e2:	08da      	lsrs	r2, r3, #3
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	3208      	adds	r2, #8
 80010e8:	6939      	ldr	r1, [r7, #16]
 80010ea:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80010ee:	687b      	ldr	r3, [r7, #4]
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	613b      	str	r3, [r7, #16]
      CLEAR_BIT(temp, GPIO_MODER_MODER0 << (position * 2));
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	005b      	lsls	r3, r3, #1
 80010f8:	2203      	movs	r2, #3
 80010fa:	fa02 f303 	lsl.w	r3, r2, r3
 80010fe:	43db      	mvns	r3, r3
 8001100:	693a      	ldr	r2, [r7, #16]
 8001102:	4013      	ands	r3, r2
 8001104:	613b      	str	r3, [r7, #16]
      SET_BIT(temp, (GPIO_Init->Mode & GPIO_MODE) << (position * 2));
 8001106:	683b      	ldr	r3, [r7, #0]
 8001108:	685b      	ldr	r3, [r3, #4]
 800110a:	f003 0203 	and.w	r2, r3, #3
 800110e:	697b      	ldr	r3, [r7, #20]
 8001110:	005b      	lsls	r3, r3, #1
 8001112:	fa02 f303 	lsl.w	r3, r2, r3
 8001116:	693a      	ldr	r2, [r7, #16]
 8001118:	4313      	orrs	r3, r2
 800111a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	693a      	ldr	r2, [r7, #16]
 8001120:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001122:	683b      	ldr	r3, [r7, #0]
 8001124:	685b      	ldr	r3, [r3, #4]
 8001126:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800112a:	2b00      	cmp	r3, #0
 800112c:	f000 80ac 	beq.w	8001288 <HAL_GPIO_Init+0x2d4>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001130:	4b5e      	ldr	r3, [pc, #376]	; (80012ac <HAL_GPIO_Init+0x2f8>)
 8001132:	6a1b      	ldr	r3, [r3, #32]
 8001134:	4a5d      	ldr	r2, [pc, #372]	; (80012ac <HAL_GPIO_Init+0x2f8>)
 8001136:	f043 0301 	orr.w	r3, r3, #1
 800113a:	6213      	str	r3, [r2, #32]
 800113c:	4b5b      	ldr	r3, [pc, #364]	; (80012ac <HAL_GPIO_Init+0x2f8>)
 800113e:	6a1b      	ldr	r3, [r3, #32]
 8001140:	f003 0301 	and.w	r3, r3, #1
 8001144:	60bb      	str	r3, [r7, #8]
 8001146:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2];
 8001148:	4a59      	ldr	r2, [pc, #356]	; (80012b0 <HAL_GPIO_Init+0x2fc>)
 800114a:	697b      	ldr	r3, [r7, #20]
 800114c:	089b      	lsrs	r3, r3, #2
 800114e:	3302      	adds	r3, #2
 8001150:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001154:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (0x0FU) << (4 * (position & 0x03)));
 8001156:	697b      	ldr	r3, [r7, #20]
 8001158:	f003 0303 	and.w	r3, r3, #3
 800115c:	009b      	lsls	r3, r3, #2
 800115e:	220f      	movs	r2, #15
 8001160:	fa02 f303 	lsl.w	r3, r2, r3
 8001164:	43db      	mvns	r3, r3
 8001166:	693a      	ldr	r2, [r7, #16]
 8001168:	4013      	ands	r3, r2
 800116a:	613b      	str	r3, [r7, #16]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4 * (position & 0x03)));
 800116c:	687b      	ldr	r3, [r7, #4]
 800116e:	4a51      	ldr	r2, [pc, #324]	; (80012b4 <HAL_GPIO_Init+0x300>)
 8001170:	4293      	cmp	r3, r2
 8001172:	d025      	beq.n	80011c0 <HAL_GPIO_Init+0x20c>
 8001174:	687b      	ldr	r3, [r7, #4]
 8001176:	4a50      	ldr	r2, [pc, #320]	; (80012b8 <HAL_GPIO_Init+0x304>)
 8001178:	4293      	cmp	r3, r2
 800117a:	d01f      	beq.n	80011bc <HAL_GPIO_Init+0x208>
 800117c:	687b      	ldr	r3, [r7, #4]
 800117e:	4a4f      	ldr	r2, [pc, #316]	; (80012bc <HAL_GPIO_Init+0x308>)
 8001180:	4293      	cmp	r3, r2
 8001182:	d019      	beq.n	80011b8 <HAL_GPIO_Init+0x204>
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	4a4e      	ldr	r2, [pc, #312]	; (80012c0 <HAL_GPIO_Init+0x30c>)
 8001188:	4293      	cmp	r3, r2
 800118a:	d013      	beq.n	80011b4 <HAL_GPIO_Init+0x200>
 800118c:	687b      	ldr	r3, [r7, #4]
 800118e:	4a4d      	ldr	r2, [pc, #308]	; (80012c4 <HAL_GPIO_Init+0x310>)
 8001190:	4293      	cmp	r3, r2
 8001192:	d00d      	beq.n	80011b0 <HAL_GPIO_Init+0x1fc>
 8001194:	687b      	ldr	r3, [r7, #4]
 8001196:	4a4c      	ldr	r2, [pc, #304]	; (80012c8 <HAL_GPIO_Init+0x314>)
 8001198:	4293      	cmp	r3, r2
 800119a:	d007      	beq.n	80011ac <HAL_GPIO_Init+0x1f8>
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	4a4b      	ldr	r2, [pc, #300]	; (80012cc <HAL_GPIO_Init+0x318>)
 80011a0:	4293      	cmp	r3, r2
 80011a2:	d101      	bne.n	80011a8 <HAL_GPIO_Init+0x1f4>
 80011a4:	2306      	movs	r3, #6
 80011a6:	e00c      	b.n	80011c2 <HAL_GPIO_Init+0x20e>
 80011a8:	2307      	movs	r3, #7
 80011aa:	e00a      	b.n	80011c2 <HAL_GPIO_Init+0x20e>
 80011ac:	2305      	movs	r3, #5
 80011ae:	e008      	b.n	80011c2 <HAL_GPIO_Init+0x20e>
 80011b0:	2304      	movs	r3, #4
 80011b2:	e006      	b.n	80011c2 <HAL_GPIO_Init+0x20e>
 80011b4:	2303      	movs	r3, #3
 80011b6:	e004      	b.n	80011c2 <HAL_GPIO_Init+0x20e>
 80011b8:	2302      	movs	r3, #2
 80011ba:	e002      	b.n	80011c2 <HAL_GPIO_Init+0x20e>
 80011bc:	2301      	movs	r3, #1
 80011be:	e000      	b.n	80011c2 <HAL_GPIO_Init+0x20e>
 80011c0:	2300      	movs	r3, #0
 80011c2:	697a      	ldr	r2, [r7, #20]
 80011c4:	f002 0203 	and.w	r2, r2, #3
 80011c8:	0092      	lsls	r2, r2, #2
 80011ca:	4093      	lsls	r3, r2
 80011cc:	693a      	ldr	r2, [r7, #16]
 80011ce:	4313      	orrs	r3, r2
 80011d0:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2] = temp;
 80011d2:	4937      	ldr	r1, [pc, #220]	; (80012b0 <HAL_GPIO_Init+0x2fc>)
 80011d4:	697b      	ldr	r3, [r7, #20]
 80011d6:	089b      	lsrs	r3, r3, #2
 80011d8:	3302      	adds	r3, #2
 80011da:	693a      	ldr	r2, [r7, #16]
 80011dc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80011e0:	4b3b      	ldr	r3, [pc, #236]	; (80012d0 <HAL_GPIO_Init+0x31c>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 80011e6:	68fb      	ldr	r3, [r7, #12]
 80011e8:	43db      	mvns	r3, r3
 80011ea:	693a      	ldr	r2, [r7, #16]
 80011ec:	4013      	ands	r3, r2
 80011ee:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80011f0:	683b      	ldr	r3, [r7, #0]
 80011f2:	685b      	ldr	r3, [r3, #4]
 80011f4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80011f8:	2b00      	cmp	r3, #0
 80011fa:	d003      	beq.n	8001204 <HAL_GPIO_Init+0x250>
        {
          SET_BIT(temp, iocurrent);
 80011fc:	693a      	ldr	r2, [r7, #16]
 80011fe:	68fb      	ldr	r3, [r7, #12]
 8001200:	4313      	orrs	r3, r2
 8001202:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 8001204:	4a32      	ldr	r2, [pc, #200]	; (80012d0 <HAL_GPIO_Init+0x31c>)
 8001206:	693b      	ldr	r3, [r7, #16]
 8001208:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800120a:	4b31      	ldr	r3, [pc, #196]	; (80012d0 <HAL_GPIO_Init+0x31c>)
 800120c:	685b      	ldr	r3, [r3, #4]
 800120e:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	43db      	mvns	r3, r3
 8001214:	693a      	ldr	r2, [r7, #16]
 8001216:	4013      	ands	r3, r2
 8001218:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800121a:	683b      	ldr	r3, [r7, #0]
 800121c:	685b      	ldr	r3, [r3, #4]
 800121e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001222:	2b00      	cmp	r3, #0
 8001224:	d003      	beq.n	800122e <HAL_GPIO_Init+0x27a>
        {
          SET_BIT(temp, iocurrent);
 8001226:	693a      	ldr	r2, [r7, #16]
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	4313      	orrs	r3, r2
 800122c:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 800122e:	4a28      	ldr	r2, [pc, #160]	; (80012d0 <HAL_GPIO_Init+0x31c>)
 8001230:	693b      	ldr	r3, [r7, #16]
 8001232:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001234:	4b26      	ldr	r3, [pc, #152]	; (80012d0 <HAL_GPIO_Init+0x31c>)
 8001236:	689b      	ldr	r3, [r3, #8]
 8001238:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 800123a:	68fb      	ldr	r3, [r7, #12]
 800123c:	43db      	mvns	r3, r3
 800123e:	693a      	ldr	r2, [r7, #16]
 8001240:	4013      	ands	r3, r2
 8001242:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001244:	683b      	ldr	r3, [r7, #0]
 8001246:	685b      	ldr	r3, [r3, #4]
 8001248:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800124c:	2b00      	cmp	r3, #0
 800124e:	d003      	beq.n	8001258 <HAL_GPIO_Init+0x2a4>
        {
          SET_BIT(temp, iocurrent);
 8001250:	693a      	ldr	r2, [r7, #16]
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	4313      	orrs	r3, r2
 8001256:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 8001258:	4a1d      	ldr	r2, [pc, #116]	; (80012d0 <HAL_GPIO_Init+0x31c>)
 800125a:	693b      	ldr	r3, [r7, #16]
 800125c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800125e:	4b1c      	ldr	r3, [pc, #112]	; (80012d0 <HAL_GPIO_Init+0x31c>)
 8001260:	68db      	ldr	r3, [r3, #12]
 8001262:	613b      	str	r3, [r7, #16]
        CLEAR_BIT(temp, (uint32_t)iocurrent);
 8001264:	68fb      	ldr	r3, [r7, #12]
 8001266:	43db      	mvns	r3, r3
 8001268:	693a      	ldr	r2, [r7, #16]
 800126a:	4013      	ands	r3, r2
 800126c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800126e:	683b      	ldr	r3, [r7, #0]
 8001270:	685b      	ldr	r3, [r3, #4]
 8001272:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001276:	2b00      	cmp	r3, #0
 8001278:	d003      	beq.n	8001282 <HAL_GPIO_Init+0x2ce>
        {
          SET_BIT(temp, iocurrent);
 800127a:	693a      	ldr	r2, [r7, #16]
 800127c:	68fb      	ldr	r3, [r7, #12]
 800127e:	4313      	orrs	r3, r2
 8001280:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 8001282:	4a13      	ldr	r2, [pc, #76]	; (80012d0 <HAL_GPIO_Init+0x31c>)
 8001284:	693b      	ldr	r3, [r7, #16]
 8001286:	60d3      	str	r3, [r2, #12]
      }
    }

    position++;
 8001288:	697b      	ldr	r3, [r7, #20]
 800128a:	3301      	adds	r3, #1
 800128c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0)
 800128e:	683b      	ldr	r3, [r7, #0]
 8001290:	681a      	ldr	r2, [r3, #0]
 8001292:	697b      	ldr	r3, [r7, #20]
 8001294:	fa22 f303 	lsr.w	r3, r2, r3
 8001298:	2b00      	cmp	r3, #0
 800129a:	f47f ae97 	bne.w	8000fcc <HAL_GPIO_Init+0x18>
  }
}
 800129e:	bf00      	nop
 80012a0:	bf00      	nop
 80012a2:	371c      	adds	r7, #28
 80012a4:	46bd      	mov	sp, r7
 80012a6:	bc80      	pop	{r7}
 80012a8:	4770      	bx	lr
 80012aa:	bf00      	nop
 80012ac:	40023800 	.word	0x40023800
 80012b0:	40010000 	.word	0x40010000
 80012b4:	40020000 	.word	0x40020000
 80012b8:	40020400 	.word	0x40020400
 80012bc:	40020800 	.word	0x40020800
 80012c0:	40020c00 	.word	0x40020c00
 80012c4:	40021000 	.word	0x40021000
 80012c8:	40021400 	.word	0x40021400
 80012cc:	40021800 	.word	0x40021800
 80012d0:	40010400 	.word	0x40010400

080012d4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80012d4:	b480      	push	{r7}
 80012d6:	b083      	sub	sp, #12
 80012d8:	af00      	add	r7, sp, #0
 80012da:	6078      	str	r0, [r7, #4]
 80012dc:	460b      	mov	r3, r1
 80012de:	807b      	strh	r3, [r7, #2]
 80012e0:	4613      	mov	r3, r2
 80012e2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80012e4:	787b      	ldrb	r3, [r7, #1]
 80012e6:	2b00      	cmp	r3, #0
 80012e8:	d003      	beq.n	80012f2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80012ea:	887a      	ldrh	r2, [r7, #2]
 80012ec:	687b      	ldr	r3, [r7, #4]
 80012ee:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
  }
}
 80012f0:	e003      	b.n	80012fa <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16 ;
 80012f2:	887b      	ldrh	r3, [r7, #2]
 80012f4:	041a      	lsls	r2, r3, #16
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	619a      	str	r2, [r3, #24]
}
 80012fa:	bf00      	nop
 80012fc:	370c      	adds	r7, #12
 80012fe:	46bd      	mov	sp, r7
 8001300:	bc80      	pop	{r7}
 8001302:	4770      	bx	lr

08001304 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001304:	b580      	push	{r7, lr}
 8001306:	b088      	sub	sp, #32
 8001308:	af00      	add	r7, sp, #0
 800130a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check the parameters */
  if(RCC_OscInitStruct == NULL)
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	2b00      	cmp	r3, #0
 8001310:	d101      	bne.n	8001316 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001312:	2301      	movs	r3, #1
 8001314:	e31d      	b.n	8001952 <HAL_RCC_OscConfig+0x64e>
  }

  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001316:	4b94      	ldr	r3, [pc, #592]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 8001318:	689b      	ldr	r3, [r3, #8]
 800131a:	f003 030c 	and.w	r3, r3, #12
 800131e:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001320:	4b91      	ldr	r3, [pc, #580]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 8001322:	689b      	ldr	r3, [r3, #8]
 8001324:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001328:	617b      	str	r3, [r7, #20]

  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	681b      	ldr	r3, [r3, #0]
 800132e:	f003 0301 	and.w	r3, r3, #1
 8001332:	2b00      	cmp	r3, #0
 8001334:	d07b      	beq.n	800142e <HAL_RCC_OscConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8001336:	69bb      	ldr	r3, [r7, #24]
 8001338:	2b08      	cmp	r3, #8
 800133a:	d006      	beq.n	800134a <HAL_RCC_OscConfig+0x46>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 800133c:	69bb      	ldr	r3, [r7, #24]
 800133e:	2b0c      	cmp	r3, #12
 8001340:	d10f      	bne.n	8001362 <HAL_RCC_OscConfig+0x5e>
 8001342:	697b      	ldr	r3, [r7, #20]
 8001344:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001348:	d10b      	bne.n	8001362 <HAL_RCC_OscConfig+0x5e>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800134a:	4b87      	ldr	r3, [pc, #540]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 800134c:	681b      	ldr	r3, [r3, #0]
 800134e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001352:	2b00      	cmp	r3, #0
 8001354:	d06a      	beq.n	800142c <HAL_RCC_OscConfig+0x128>
 8001356:	687b      	ldr	r3, [r7, #4]
 8001358:	685b      	ldr	r3, [r3, #4]
 800135a:	2b00      	cmp	r3, #0
 800135c:	d166      	bne.n	800142c <HAL_RCC_OscConfig+0x128>
      {
        return HAL_ERROR;
 800135e:	2301      	movs	r3, #1
 8001360:	e2f7      	b.n	8001952 <HAL_RCC_OscConfig+0x64e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001362:	687b      	ldr	r3, [r7, #4]
 8001364:	685b      	ldr	r3, [r3, #4]
 8001366:	2b01      	cmp	r3, #1
 8001368:	d106      	bne.n	8001378 <HAL_RCC_OscConfig+0x74>
 800136a:	4b7f      	ldr	r3, [pc, #508]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 800136c:	681b      	ldr	r3, [r3, #0]
 800136e:	4a7e      	ldr	r2, [pc, #504]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 8001370:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001374:	6013      	str	r3, [r2, #0]
 8001376:	e02d      	b.n	80013d4 <HAL_RCC_OscConfig+0xd0>
 8001378:	687b      	ldr	r3, [r7, #4]
 800137a:	685b      	ldr	r3, [r3, #4]
 800137c:	2b00      	cmp	r3, #0
 800137e:	d10c      	bne.n	800139a <HAL_RCC_OscConfig+0x96>
 8001380:	4b79      	ldr	r3, [pc, #484]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 8001382:	681b      	ldr	r3, [r3, #0]
 8001384:	4a78      	ldr	r2, [pc, #480]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 8001386:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800138a:	6013      	str	r3, [r2, #0]
 800138c:	4b76      	ldr	r3, [pc, #472]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 800138e:	681b      	ldr	r3, [r3, #0]
 8001390:	4a75      	ldr	r2, [pc, #468]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 8001392:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8001396:	6013      	str	r3, [r2, #0]
 8001398:	e01c      	b.n	80013d4 <HAL_RCC_OscConfig+0xd0>
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	685b      	ldr	r3, [r3, #4]
 800139e:	2b05      	cmp	r3, #5
 80013a0:	d10c      	bne.n	80013bc <HAL_RCC_OscConfig+0xb8>
 80013a2:	4b71      	ldr	r3, [pc, #452]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 80013a4:	681b      	ldr	r3, [r3, #0]
 80013a6:	4a70      	ldr	r2, [pc, #448]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 80013a8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80013ac:	6013      	str	r3, [r2, #0]
 80013ae:	4b6e      	ldr	r3, [pc, #440]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	4a6d      	ldr	r2, [pc, #436]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 80013b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80013b8:	6013      	str	r3, [r2, #0]
 80013ba:	e00b      	b.n	80013d4 <HAL_RCC_OscConfig+0xd0>
 80013bc:	4b6a      	ldr	r3, [pc, #424]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a69      	ldr	r2, [pc, #420]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 80013c2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80013c6:	6013      	str	r3, [r2, #0]
 80013c8:	4b67      	ldr	r3, [pc, #412]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	4a66      	ldr	r2, [pc, #408]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 80013ce:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80013d2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	685b      	ldr	r3, [r3, #4]
 80013d8:	2b00      	cmp	r3, #0
 80013da:	d013      	beq.n	8001404 <HAL_RCC_OscConfig+0x100>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80013dc:	f7ff fc60 	bl	8000ca0 <HAL_GetTick>
 80013e0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80013e2:	e008      	b.n	80013f6 <HAL_RCC_OscConfig+0xf2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80013e4:	f7ff fc5c 	bl	8000ca0 <HAL_GetTick>
 80013e8:	4602      	mov	r2, r0
 80013ea:	693b      	ldr	r3, [r7, #16]
 80013ec:	1ad3      	subs	r3, r2, r3
 80013ee:	2b64      	cmp	r3, #100	; 0x64
 80013f0:	d901      	bls.n	80013f6 <HAL_RCC_OscConfig+0xf2>
          {
            return HAL_TIMEOUT;
 80013f2:	2303      	movs	r3, #3
 80013f4:	e2ad      	b.n	8001952 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80013f6:	4b5c      	ldr	r3, [pc, #368]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 80013f8:	681b      	ldr	r3, [r3, #0]
 80013fa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013fe:	2b00      	cmp	r3, #0
 8001400:	d0f0      	beq.n	80013e4 <HAL_RCC_OscConfig+0xe0>
 8001402:	e014      	b.n	800142e <HAL_RCC_OscConfig+0x12a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001404:	f7ff fc4c 	bl	8000ca0 <HAL_GetTick>
 8001408:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800140a:	e008      	b.n	800141e <HAL_RCC_OscConfig+0x11a>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800140c:	f7ff fc48 	bl	8000ca0 <HAL_GetTick>
 8001410:	4602      	mov	r2, r0
 8001412:	693b      	ldr	r3, [r7, #16]
 8001414:	1ad3      	subs	r3, r2, r3
 8001416:	2b64      	cmp	r3, #100	; 0x64
 8001418:	d901      	bls.n	800141e <HAL_RCC_OscConfig+0x11a>
          {
            return HAL_TIMEOUT;
 800141a:	2303      	movs	r3, #3
 800141c:	e299      	b.n	8001952 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 800141e:	4b52      	ldr	r3, [pc, #328]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 8001420:	681b      	ldr	r3, [r3, #0]
 8001422:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001426:	2b00      	cmp	r3, #0
 8001428:	d1f0      	bne.n	800140c <HAL_RCC_OscConfig+0x108>
 800142a:	e000      	b.n	800142e <HAL_RCC_OscConfig+0x12a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800142c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800142e:	687b      	ldr	r3, [r7, #4]
 8001430:	681b      	ldr	r3, [r3, #0]
 8001432:	f003 0302 	and.w	r3, r3, #2
 8001436:	2b00      	cmp	r3, #0
 8001438:	d05a      	beq.n	80014f0 <HAL_RCC_OscConfig+0x1ec>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 800143a:	69bb      	ldr	r3, [r7, #24]
 800143c:	2b04      	cmp	r3, #4
 800143e:	d005      	beq.n	800144c <HAL_RCC_OscConfig+0x148>
       || ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8001440:	69bb      	ldr	r3, [r7, #24]
 8001442:	2b0c      	cmp	r3, #12
 8001444:	d119      	bne.n	800147a <HAL_RCC_OscConfig+0x176>
 8001446:	697b      	ldr	r3, [r7, #20]
 8001448:	2b00      	cmp	r3, #0
 800144a:	d116      	bne.n	800147a <HAL_RCC_OscConfig+0x176>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800144c:	4b46      	ldr	r3, [pc, #280]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 800144e:	681b      	ldr	r3, [r3, #0]
 8001450:	f003 0302 	and.w	r3, r3, #2
 8001454:	2b00      	cmp	r3, #0
 8001456:	d005      	beq.n	8001464 <HAL_RCC_OscConfig+0x160>
 8001458:	687b      	ldr	r3, [r7, #4]
 800145a:	68db      	ldr	r3, [r3, #12]
 800145c:	2b01      	cmp	r3, #1
 800145e:	d001      	beq.n	8001464 <HAL_RCC_OscConfig+0x160>
      {
        return HAL_ERROR;
 8001460:	2301      	movs	r3, #1
 8001462:	e276      	b.n	8001952 <HAL_RCC_OscConfig+0x64e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001464:	4b40      	ldr	r3, [pc, #256]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	691b      	ldr	r3, [r3, #16]
 8001470:	021b      	lsls	r3, r3, #8
 8001472:	493d      	ldr	r1, [pc, #244]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 8001474:	4313      	orrs	r3, r2
 8001476:	604b      	str	r3, [r1, #4]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001478:	e03a      	b.n	80014f0 <HAL_RCC_OscConfig+0x1ec>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800147a:	687b      	ldr	r3, [r7, #4]
 800147c:	68db      	ldr	r3, [r3, #12]
 800147e:	2b00      	cmp	r3, #0
 8001480:	d020      	beq.n	80014c4 <HAL_RCC_OscConfig+0x1c0>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001482:	4b3a      	ldr	r3, [pc, #232]	; (800156c <HAL_RCC_OscConfig+0x268>)
 8001484:	2201      	movs	r2, #1
 8001486:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001488:	f7ff fc0a 	bl	8000ca0 <HAL_GetTick>
 800148c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800148e:	e008      	b.n	80014a2 <HAL_RCC_OscConfig+0x19e>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8001490:	f7ff fc06 	bl	8000ca0 <HAL_GetTick>
 8001494:	4602      	mov	r2, r0
 8001496:	693b      	ldr	r3, [r7, #16]
 8001498:	1ad3      	subs	r3, r2, r3
 800149a:	2b02      	cmp	r3, #2
 800149c:	d901      	bls.n	80014a2 <HAL_RCC_OscConfig+0x19e>
          {
            return HAL_TIMEOUT;
 800149e:	2303      	movs	r3, #3
 80014a0:	e257      	b.n	8001952 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80014a2:	4b31      	ldr	r3, [pc, #196]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 80014a4:	681b      	ldr	r3, [r3, #0]
 80014a6:	f003 0302 	and.w	r3, r3, #2
 80014aa:	2b00      	cmp	r3, #0
 80014ac:	d0f0      	beq.n	8001490 <HAL_RCC_OscConfig+0x18c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014ae:	4b2e      	ldr	r3, [pc, #184]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 80014b0:	685b      	ldr	r3, [r3, #4]
 80014b2:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	691b      	ldr	r3, [r3, #16]
 80014ba:	021b      	lsls	r3, r3, #8
 80014bc:	492a      	ldr	r1, [pc, #168]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 80014be:	4313      	orrs	r3, r2
 80014c0:	604b      	str	r3, [r1, #4]
 80014c2:	e015      	b.n	80014f0 <HAL_RCC_OscConfig+0x1ec>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80014c4:	4b29      	ldr	r3, [pc, #164]	; (800156c <HAL_RCC_OscConfig+0x268>)
 80014c6:	2200      	movs	r2, #0
 80014c8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014ca:	f7ff fbe9 	bl	8000ca0 <HAL_GetTick>
 80014ce:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80014d0:	e008      	b.n	80014e4 <HAL_RCC_OscConfig+0x1e0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80014d2:	f7ff fbe5 	bl	8000ca0 <HAL_GetTick>
 80014d6:	4602      	mov	r2, r0
 80014d8:	693b      	ldr	r3, [r7, #16]
 80014da:	1ad3      	subs	r3, r2, r3
 80014dc:	2b02      	cmp	r3, #2
 80014de:	d901      	bls.n	80014e4 <HAL_RCC_OscConfig+0x1e0>
          {
            return HAL_TIMEOUT;
 80014e0:	2303      	movs	r3, #3
 80014e2:	e236      	b.n	8001952 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 80014e4:	4b20      	ldr	r3, [pc, #128]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 80014e6:	681b      	ldr	r3, [r3, #0]
 80014e8:	f003 0302 	and.w	r3, r3, #2
 80014ec:	2b00      	cmp	r3, #0
 80014ee:	d1f0      	bne.n	80014d2 <HAL_RCC_OscConfig+0x1ce>
        }
      }
    }
  }
  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 80014f0:	687b      	ldr	r3, [r7, #4]
 80014f2:	681b      	ldr	r3, [r3, #0]
 80014f4:	f003 0310 	and.w	r3, r3, #16
 80014f8:	2b00      	cmp	r3, #0
 80014fa:	f000 80b8 	beq.w	800166e <HAL_RCC_OscConfig+0x36a>
  {
    /* When the MSI is used as system clock it will not be disabled */
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 80014fe:	69bb      	ldr	r3, [r7, #24]
 8001500:	2b00      	cmp	r3, #0
 8001502:	d170      	bne.n	80015e6 <HAL_RCC_OscConfig+0x2e2>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8001504:	4b18      	ldr	r3, [pc, #96]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 8001506:	681b      	ldr	r3, [r3, #0]
 8001508:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800150c:	2b00      	cmp	r3, #0
 800150e:	d005      	beq.n	800151c <HAL_RCC_OscConfig+0x218>
 8001510:	687b      	ldr	r3, [r7, #4]
 8001512:	699b      	ldr	r3, [r3, #24]
 8001514:	2b00      	cmp	r3, #0
 8001516:	d101      	bne.n	800151c <HAL_RCC_OscConfig+0x218>
      {
        return HAL_ERROR;
 8001518:	2301      	movs	r3, #1
 800151a:	e21a      	b.n	8001952 <HAL_RCC_OscConfig+0x64e>
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800151c:	687b      	ldr	r3, [r7, #4]
 800151e:	6a1a      	ldr	r2, [r3, #32]
 8001520:	4b11      	ldr	r3, [pc, #68]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 8001522:	685b      	ldr	r3, [r3, #4]
 8001524:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
 8001528:	429a      	cmp	r2, r3
 800152a:	d921      	bls.n	8001570 <HAL_RCC_OscConfig+0x26c>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800152c:	687b      	ldr	r3, [r7, #4]
 800152e:	6a1b      	ldr	r3, [r3, #32]
 8001530:	4618      	mov	r0, r3
 8001532:	f000 fcad 	bl	8001e90 <RCC_SetFlashLatencyFromMSIRange>
 8001536:	4603      	mov	r3, r0
 8001538:	2b00      	cmp	r3, #0
 800153a:	d001      	beq.n	8001540 <HAL_RCC_OscConfig+0x23c>
          {
            return HAL_ERROR;
 800153c:	2301      	movs	r3, #1
 800153e:	e208      	b.n	8001952 <HAL_RCC_OscConfig+0x64e>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001540:	4b09      	ldr	r3, [pc, #36]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 8001542:	685b      	ldr	r3, [r3, #4]
 8001544:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001548:	687b      	ldr	r3, [r7, #4]
 800154a:	6a1b      	ldr	r3, [r3, #32]
 800154c:	4906      	ldr	r1, [pc, #24]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 800154e:	4313      	orrs	r3, r2
 8001550:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001552:	4b05      	ldr	r3, [pc, #20]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 8001554:	685b      	ldr	r3, [r3, #4]
 8001556:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	69db      	ldr	r3, [r3, #28]
 800155e:	061b      	lsls	r3, r3, #24
 8001560:	4901      	ldr	r1, [pc, #4]	; (8001568 <HAL_RCC_OscConfig+0x264>)
 8001562:	4313      	orrs	r3, r2
 8001564:	604b      	str	r3, [r1, #4]
 8001566:	e020      	b.n	80015aa <HAL_RCC_OscConfig+0x2a6>
 8001568:	40023800 	.word	0x40023800
 800156c:	42470000 	.word	0x42470000
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8001570:	4b99      	ldr	r3, [pc, #612]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 8001572:	685b      	ldr	r3, [r3, #4]
 8001574:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001578:	687b      	ldr	r3, [r7, #4]
 800157a:	6a1b      	ldr	r3, [r3, #32]
 800157c:	4996      	ldr	r1, [pc, #600]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 800157e:	4313      	orrs	r3, r2
 8001580:	604b      	str	r3, [r1, #4]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8001582:	4b95      	ldr	r3, [pc, #596]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 8001584:	685b      	ldr	r3, [r3, #4]
 8001586:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	69db      	ldr	r3, [r3, #28]
 800158e:	061b      	lsls	r3, r3, #24
 8001590:	4991      	ldr	r1, [pc, #580]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 8001592:	4313      	orrs	r3, r2
 8001594:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	6a1b      	ldr	r3, [r3, #32]
 800159a:	4618      	mov	r0, r3
 800159c:	f000 fc78 	bl	8001e90 <RCC_SetFlashLatencyFromMSIRange>
 80015a0:	4603      	mov	r3, r0
 80015a2:	2b00      	cmp	r3, #0
 80015a4:	d001      	beq.n	80015aa <HAL_RCC_OscConfig+0x2a6>
          {
            return HAL_ERROR;
 80015a6:	2301      	movs	r3, #1
 80015a8:	e1d3      	b.n	8001952 <HAL_RCC_OscConfig+0x64e>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80015aa:	687b      	ldr	r3, [r7, #4]
 80015ac:	6a1b      	ldr	r3, [r3, #32]
 80015ae:	0b5b      	lsrs	r3, r3, #13
 80015b0:	3301      	adds	r3, #1
 80015b2:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 80015b6:	fa02 f303 	lsl.w	r3, r2, r3
                           >> AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos)];
 80015ba:	4a87      	ldr	r2, [pc, #540]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 80015bc:	6892      	ldr	r2, [r2, #8]
 80015be:	0912      	lsrs	r2, r2, #4
 80015c0:	f002 020f 	and.w	r2, r2, #15
 80015c4:	4985      	ldr	r1, [pc, #532]	; (80017dc <HAL_RCC_OscConfig+0x4d8>)
 80015c6:	5c8a      	ldrb	r2, [r1, r2]
 80015c8:	40d3      	lsrs	r3, r2
        SystemCoreClock =  (32768U * (1UL << ((RCC_OscInitStruct->MSIClockRange >> RCC_ICSCR_MSIRANGE_Pos) + 1U)))
 80015ca:	4a85      	ldr	r2, [pc, #532]	; (80017e0 <HAL_RCC_OscConfig+0x4dc>)
 80015cc:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 80015ce:	4b85      	ldr	r3, [pc, #532]	; (80017e4 <HAL_RCC_OscConfig+0x4e0>)
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	4618      	mov	r0, r3
 80015d4:	f7ff f8a8 	bl	8000728 <HAL_InitTick>
 80015d8:	4603      	mov	r3, r0
 80015da:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 80015dc:	7bfb      	ldrb	r3, [r7, #15]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d045      	beq.n	800166e <HAL_RCC_OscConfig+0x36a>
        {
          return status;
 80015e2:	7bfb      	ldrb	r3, [r7, #15]
 80015e4:	e1b5      	b.n	8001952 <HAL_RCC_OscConfig+0x64e>
    {
      /* Check MSI State */
      assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));

      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 80015e6:	687b      	ldr	r3, [r7, #4]
 80015e8:	699b      	ldr	r3, [r3, #24]
 80015ea:	2b00      	cmp	r3, #0
 80015ec:	d029      	beq.n	8001642 <HAL_RCC_OscConfig+0x33e>
      {
        /* Enable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 80015ee:	4b7e      	ldr	r3, [pc, #504]	; (80017e8 <HAL_RCC_OscConfig+0x4e4>)
 80015f0:	2201      	movs	r2, #1
 80015f2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015f4:	f7ff fb54 	bl	8000ca0 <HAL_GetTick>
 80015f8:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 80015fa:	e008      	b.n	800160e <HAL_RCC_OscConfig+0x30a>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80015fc:	f7ff fb50 	bl	8000ca0 <HAL_GetTick>
 8001600:	4602      	mov	r2, r0
 8001602:	693b      	ldr	r3, [r7, #16]
 8001604:	1ad3      	subs	r3, r2, r3
 8001606:	2b02      	cmp	r3, #2
 8001608:	d901      	bls.n	800160e <HAL_RCC_OscConfig+0x30a>
          {
            return HAL_TIMEOUT;
 800160a:	2303      	movs	r3, #3
 800160c:	e1a1      	b.n	8001952 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 800160e:	4b72      	ldr	r3, [pc, #456]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001616:	2b00      	cmp	r3, #0
 8001618:	d0f0      	beq.n	80015fc <HAL_RCC_OscConfig+0x2f8>
        /* Check MSICalibrationValue and MSIClockRange input parameters */
        assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
        assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800161a:	4b6f      	ldr	r3, [pc, #444]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 800161c:	685b      	ldr	r3, [r3, #4]
 800161e:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8001622:	687b      	ldr	r3, [r7, #4]
 8001624:	6a1b      	ldr	r3, [r3, #32]
 8001626:	496c      	ldr	r1, [pc, #432]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 8001628:	4313      	orrs	r3, r2
 800162a:	604b      	str	r3, [r1, #4]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800162c:	4b6a      	ldr	r3, [pc, #424]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 800162e:	685b      	ldr	r3, [r3, #4]
 8001630:	f023 427f 	bic.w	r2, r3, #4278190080	; 0xff000000
 8001634:	687b      	ldr	r3, [r7, #4]
 8001636:	69db      	ldr	r3, [r3, #28]
 8001638:	061b      	lsls	r3, r3, #24
 800163a:	4967      	ldr	r1, [pc, #412]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 800163c:	4313      	orrs	r3, r2
 800163e:	604b      	str	r3, [r1, #4]
 8001640:	e015      	b.n	800166e <HAL_RCC_OscConfig+0x36a>

      }
      else
      {
        /* Disable the Multi Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8001642:	4b69      	ldr	r3, [pc, #420]	; (80017e8 <HAL_RCC_OscConfig+0x4e4>)
 8001644:	2200      	movs	r2, #0
 8001646:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001648:	f7ff fb2a 	bl	8000ca0 <HAL_GetTick>
 800164c:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 800164e:	e008      	b.n	8001662 <HAL_RCC_OscConfig+0x35e>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8001650:	f7ff fb26 	bl	8000ca0 <HAL_GetTick>
 8001654:	4602      	mov	r2, r0
 8001656:	693b      	ldr	r3, [r7, #16]
 8001658:	1ad3      	subs	r3, r2, r3
 800165a:	2b02      	cmp	r3, #2
 800165c:	d901      	bls.n	8001662 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800165e:	2303      	movs	r3, #3
 8001660:	e177      	b.n	8001952 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) != 0U)
 8001662:	4b5d      	ldr	r3, [pc, #372]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 8001664:	681b      	ldr	r3, [r3, #0]
 8001666:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800166a:	2b00      	cmp	r3, #0
 800166c:	d1f0      	bne.n	8001650 <HAL_RCC_OscConfig+0x34c>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800166e:	687b      	ldr	r3, [r7, #4]
 8001670:	681b      	ldr	r3, [r3, #0]
 8001672:	f003 0308 	and.w	r3, r3, #8
 8001676:	2b00      	cmp	r3, #0
 8001678:	d030      	beq.n	80016dc <HAL_RCC_OscConfig+0x3d8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	695b      	ldr	r3, [r3, #20]
 800167e:	2b00      	cmp	r3, #0
 8001680:	d016      	beq.n	80016b0 <HAL_RCC_OscConfig+0x3ac>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8001682:	4b5a      	ldr	r3, [pc, #360]	; (80017ec <HAL_RCC_OscConfig+0x4e8>)
 8001684:	2201      	movs	r2, #1
 8001686:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001688:	f7ff fb0a 	bl	8000ca0 <HAL_GetTick>
 800168c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 800168e:	e008      	b.n	80016a2 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8001690:	f7ff fb06 	bl	8000ca0 <HAL_GetTick>
 8001694:	4602      	mov	r2, r0
 8001696:	693b      	ldr	r3, [r7, #16]
 8001698:	1ad3      	subs	r3, r2, r3
 800169a:	2b02      	cmp	r3, #2
 800169c:	d901      	bls.n	80016a2 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800169e:	2303      	movs	r3, #3
 80016a0:	e157      	b.n	8001952 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80016a2:	4b4d      	ldr	r3, [pc, #308]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 80016a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016a6:	f003 0302 	and.w	r3, r3, #2
 80016aa:	2b00      	cmp	r3, #0
 80016ac:	d0f0      	beq.n	8001690 <HAL_RCC_OscConfig+0x38c>
 80016ae:	e015      	b.n	80016dc <HAL_RCC_OscConfig+0x3d8>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80016b0:	4b4e      	ldr	r3, [pc, #312]	; (80017ec <HAL_RCC_OscConfig+0x4e8>)
 80016b2:	2200      	movs	r2, #0
 80016b4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80016b6:	f7ff faf3 	bl	8000ca0 <HAL_GetTick>
 80016ba:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80016bc:	e008      	b.n	80016d0 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80016be:	f7ff faef 	bl	8000ca0 <HAL_GetTick>
 80016c2:	4602      	mov	r2, r0
 80016c4:	693b      	ldr	r3, [r7, #16]
 80016c6:	1ad3      	subs	r3, r2, r3
 80016c8:	2b02      	cmp	r3, #2
 80016ca:	d901      	bls.n	80016d0 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80016cc:	2303      	movs	r3, #3
 80016ce:	e140      	b.n	8001952 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 80016d0:	4b41      	ldr	r3, [pc, #260]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 80016d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80016d4:	f003 0302 	and.w	r3, r3, #2
 80016d8:	2b00      	cmp	r3, #0
 80016da:	d1f0      	bne.n	80016be <HAL_RCC_OscConfig+0x3ba>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80016dc:	687b      	ldr	r3, [r7, #4]
 80016de:	681b      	ldr	r3, [r3, #0]
 80016e0:	f003 0304 	and.w	r3, r3, #4
 80016e4:	2b00      	cmp	r3, #0
 80016e6:	f000 80b5 	beq.w	8001854 <HAL_RCC_OscConfig+0x550>
  {
    FlagStatus       pwrclkchanged = RESET;
 80016ea:	2300      	movs	r3, #0
 80016ec:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80016ee:	4b3a      	ldr	r3, [pc, #232]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 80016f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016f2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d10d      	bne.n	8001716 <HAL_RCC_OscConfig+0x412>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80016fa:	4b37      	ldr	r3, [pc, #220]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 80016fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80016fe:	4a36      	ldr	r2, [pc, #216]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 8001700:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001704:	6253      	str	r3, [r2, #36]	; 0x24
 8001706:	4b34      	ldr	r3, [pc, #208]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 8001708:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800170a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800170e:	60bb      	str	r3, [r7, #8]
 8001710:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001712:	2301      	movs	r3, #1
 8001714:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001716:	4b36      	ldr	r3, [pc, #216]	; (80017f0 <HAL_RCC_OscConfig+0x4ec>)
 8001718:	681b      	ldr	r3, [r3, #0]
 800171a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800171e:	2b00      	cmp	r3, #0
 8001720:	d118      	bne.n	8001754 <HAL_RCC_OscConfig+0x450>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001722:	4b33      	ldr	r3, [pc, #204]	; (80017f0 <HAL_RCC_OscConfig+0x4ec>)
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4a32      	ldr	r2, [pc, #200]	; (80017f0 <HAL_RCC_OscConfig+0x4ec>)
 8001728:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800172c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800172e:	f7ff fab7 	bl	8000ca0 <HAL_GetTick>
 8001732:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001734:	e008      	b.n	8001748 <HAL_RCC_OscConfig+0x444>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001736:	f7ff fab3 	bl	8000ca0 <HAL_GetTick>
 800173a:	4602      	mov	r2, r0
 800173c:	693b      	ldr	r3, [r7, #16]
 800173e:	1ad3      	subs	r3, r2, r3
 8001740:	2b64      	cmp	r3, #100	; 0x64
 8001742:	d901      	bls.n	8001748 <HAL_RCC_OscConfig+0x444>
        {
          return HAL_TIMEOUT;
 8001744:	2303      	movs	r3, #3
 8001746:	e104      	b.n	8001952 <HAL_RCC_OscConfig+0x64e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001748:	4b29      	ldr	r3, [pc, #164]	; (80017f0 <HAL_RCC_OscConfig+0x4ec>)
 800174a:	681b      	ldr	r3, [r3, #0]
 800174c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001750:	2b00      	cmp	r3, #0
 8001752:	d0f0      	beq.n	8001736 <HAL_RCC_OscConfig+0x432>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001754:	687b      	ldr	r3, [r7, #4]
 8001756:	689b      	ldr	r3, [r3, #8]
 8001758:	2b01      	cmp	r3, #1
 800175a:	d106      	bne.n	800176a <HAL_RCC_OscConfig+0x466>
 800175c:	4b1e      	ldr	r3, [pc, #120]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 800175e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001760:	4a1d      	ldr	r2, [pc, #116]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 8001762:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001766:	6353      	str	r3, [r2, #52]	; 0x34
 8001768:	e02d      	b.n	80017c6 <HAL_RCC_OscConfig+0x4c2>
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	689b      	ldr	r3, [r3, #8]
 800176e:	2b00      	cmp	r3, #0
 8001770:	d10c      	bne.n	800178c <HAL_RCC_OscConfig+0x488>
 8001772:	4b19      	ldr	r3, [pc, #100]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 8001774:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001776:	4a18      	ldr	r2, [pc, #96]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 8001778:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800177c:	6353      	str	r3, [r2, #52]	; 0x34
 800177e:	4b16      	ldr	r3, [pc, #88]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 8001780:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001782:	4a15      	ldr	r2, [pc, #84]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 8001784:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8001788:	6353      	str	r3, [r2, #52]	; 0x34
 800178a:	e01c      	b.n	80017c6 <HAL_RCC_OscConfig+0x4c2>
 800178c:	687b      	ldr	r3, [r7, #4]
 800178e:	689b      	ldr	r3, [r3, #8]
 8001790:	2b05      	cmp	r3, #5
 8001792:	d10c      	bne.n	80017ae <HAL_RCC_OscConfig+0x4aa>
 8001794:	4b10      	ldr	r3, [pc, #64]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 8001796:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8001798:	4a0f      	ldr	r2, [pc, #60]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 800179a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800179e:	6353      	str	r3, [r2, #52]	; 0x34
 80017a0:	4b0d      	ldr	r3, [pc, #52]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 80017a2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017a4:	4a0c      	ldr	r2, [pc, #48]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 80017a6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80017aa:	6353      	str	r3, [r2, #52]	; 0x34
 80017ac:	e00b      	b.n	80017c6 <HAL_RCC_OscConfig+0x4c2>
 80017ae:	4b0a      	ldr	r3, [pc, #40]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 80017b0:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017b2:	4a09      	ldr	r2, [pc, #36]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 80017b4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80017b8:	6353      	str	r3, [r2, #52]	; 0x34
 80017ba:	4b07      	ldr	r3, [pc, #28]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 80017bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80017be:	4a06      	ldr	r2, [pc, #24]	; (80017d8 <HAL_RCC_OscConfig+0x4d4>)
 80017c0:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 80017c4:	6353      	str	r3, [r2, #52]	; 0x34
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	689b      	ldr	r3, [r3, #8]
 80017ca:	2b00      	cmp	r3, #0
 80017cc:	d024      	beq.n	8001818 <HAL_RCC_OscConfig+0x514>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80017ce:	f7ff fa67 	bl	8000ca0 <HAL_GetTick>
 80017d2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80017d4:	e019      	b.n	800180a <HAL_RCC_OscConfig+0x506>
 80017d6:	bf00      	nop
 80017d8:	40023800 	.word	0x40023800
 80017dc:	08003f30 	.word	0x08003f30
 80017e0:	20000000 	.word	0x20000000
 80017e4:	20000034 	.word	0x20000034
 80017e8:	42470020 	.word	0x42470020
 80017ec:	42470680 	.word	0x42470680
 80017f0:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80017f4:	f7ff fa54 	bl	8000ca0 <HAL_GetTick>
 80017f8:	4602      	mov	r2, r0
 80017fa:	693b      	ldr	r3, [r7, #16]
 80017fc:	1ad3      	subs	r3, r2, r3
 80017fe:	f241 3288 	movw	r2, #5000	; 0x1388
 8001802:	4293      	cmp	r3, r2
 8001804:	d901      	bls.n	800180a <HAL_RCC_OscConfig+0x506>
        {
          return HAL_TIMEOUT;
 8001806:	2303      	movs	r3, #3
 8001808:	e0a3      	b.n	8001952 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800180a:	4b54      	ldr	r3, [pc, #336]	; (800195c <HAL_RCC_OscConfig+0x658>)
 800180c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800180e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001812:	2b00      	cmp	r3, #0
 8001814:	d0ee      	beq.n	80017f4 <HAL_RCC_OscConfig+0x4f0>
 8001816:	e014      	b.n	8001842 <HAL_RCC_OscConfig+0x53e>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001818:	f7ff fa42 	bl	8000ca0 <HAL_GetTick>
 800181c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 800181e:	e00a      	b.n	8001836 <HAL_RCC_OscConfig+0x532>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001820:	f7ff fa3e 	bl	8000ca0 <HAL_GetTick>
 8001824:	4602      	mov	r2, r0
 8001826:	693b      	ldr	r3, [r7, #16]
 8001828:	1ad3      	subs	r3, r2, r3
 800182a:	f241 3288 	movw	r2, #5000	; 0x1388
 800182e:	4293      	cmp	r3, r2
 8001830:	d901      	bls.n	8001836 <HAL_RCC_OscConfig+0x532>
        {
          return HAL_TIMEOUT;
 8001832:	2303      	movs	r3, #3
 8001834:	e08d      	b.n	8001952 <HAL_RCC_OscConfig+0x64e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 8001836:	4b49      	ldr	r3, [pc, #292]	; (800195c <HAL_RCC_OscConfig+0x658>)
 8001838:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800183a:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800183e:	2b00      	cmp	r3, #0
 8001840:	d1ee      	bne.n	8001820 <HAL_RCC_OscConfig+0x51c>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8001842:	7ffb      	ldrb	r3, [r7, #31]
 8001844:	2b01      	cmp	r3, #1
 8001846:	d105      	bne.n	8001854 <HAL_RCC_OscConfig+0x550>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001848:	4b44      	ldr	r3, [pc, #272]	; (800195c <HAL_RCC_OscConfig+0x658>)
 800184a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800184c:	4a43      	ldr	r2, [pc, #268]	; (800195c <HAL_RCC_OscConfig+0x658>)
 800184e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001852:	6253      	str	r3, [r2, #36]	; 0x24
  }

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001854:	687b      	ldr	r3, [r7, #4]
 8001856:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001858:	2b00      	cmp	r3, #0
 800185a:	d079      	beq.n	8001950 <HAL_RCC_OscConfig+0x64c>
  {
    /* Check if the PLL is used as system clock or not */
    if(sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800185c:	69bb      	ldr	r3, [r7, #24]
 800185e:	2b0c      	cmp	r3, #12
 8001860:	d056      	beq.n	8001910 <HAL_RCC_OscConfig+0x60c>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001866:	2b02      	cmp	r3, #2
 8001868:	d13b      	bne.n	80018e2 <HAL_RCC_OscConfig+0x5de>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PLL_DIV(RCC_OscInitStruct->PLL.PLLDIV));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800186a:	4b3d      	ldr	r3, [pc, #244]	; (8001960 <HAL_RCC_OscConfig+0x65c>)
 800186c:	2200      	movs	r2, #0
 800186e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001870:	f7ff fa16 	bl	8000ca0 <HAL_GetTick>
 8001874:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001876:	e008      	b.n	800188a <HAL_RCC_OscConfig+0x586>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001878:	f7ff fa12 	bl	8000ca0 <HAL_GetTick>
 800187c:	4602      	mov	r2, r0
 800187e:	693b      	ldr	r3, [r7, #16]
 8001880:	1ad3      	subs	r3, r2, r3
 8001882:	2b02      	cmp	r3, #2
 8001884:	d901      	bls.n	800188a <HAL_RCC_OscConfig+0x586>
          {
            return HAL_TIMEOUT;
 8001886:	2303      	movs	r3, #3
 8001888:	e063      	b.n	8001952 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800188a:	4b34      	ldr	r3, [pc, #208]	; (800195c <HAL_RCC_OscConfig+0x658>)
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001892:	2b00      	cmp	r3, #0
 8001894:	d1f0      	bne.n	8001878 <HAL_RCC_OscConfig+0x574>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001896:	4b31      	ldr	r3, [pc, #196]	; (800195c <HAL_RCC_OscConfig+0x658>)
 8001898:	689b      	ldr	r3, [r3, #8]
 800189a:	f423 027d 	bic.w	r2, r3, #16580608	; 0xfd0000
 800189e:	687b      	ldr	r3, [r7, #4]
 80018a0:	6a99      	ldr	r1, [r3, #40]	; 0x28
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80018a6:	4319      	orrs	r1, r3
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80018ac:	430b      	orrs	r3, r1
 80018ae:	492b      	ldr	r1, [pc, #172]	; (800195c <HAL_RCC_OscConfig+0x658>)
 80018b0:	4313      	orrs	r3, r2
 80018b2:	608b      	str	r3, [r1, #8]
                             RCC_OscInitStruct->PLL.PLLMUL,
                             RCC_OscInitStruct->PLL.PLLDIV);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80018b4:	4b2a      	ldr	r3, [pc, #168]	; (8001960 <HAL_RCC_OscConfig+0x65c>)
 80018b6:	2201      	movs	r2, #1
 80018b8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018ba:	f7ff f9f1 	bl	8000ca0 <HAL_GetTick>
 80018be:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80018c0:	e008      	b.n	80018d4 <HAL_RCC_OscConfig+0x5d0>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018c2:	f7ff f9ed 	bl	8000ca0 <HAL_GetTick>
 80018c6:	4602      	mov	r2, r0
 80018c8:	693b      	ldr	r3, [r7, #16]
 80018ca:	1ad3      	subs	r3, r2, r3
 80018cc:	2b02      	cmp	r3, #2
 80018ce:	d901      	bls.n	80018d4 <HAL_RCC_OscConfig+0x5d0>
          {
            return HAL_TIMEOUT;
 80018d0:	2303      	movs	r3, #3
 80018d2:	e03e      	b.n	8001952 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80018d4:	4b21      	ldr	r3, [pc, #132]	; (800195c <HAL_RCC_OscConfig+0x658>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d0f0      	beq.n	80018c2 <HAL_RCC_OscConfig+0x5be>
 80018e0:	e036      	b.n	8001950 <HAL_RCC_OscConfig+0x64c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80018e2:	4b1f      	ldr	r3, [pc, #124]	; (8001960 <HAL_RCC_OscConfig+0x65c>)
 80018e4:	2200      	movs	r2, #0
 80018e6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80018e8:	f7ff f9da 	bl	8000ca0 <HAL_GetTick>
 80018ec:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80018ee:	e008      	b.n	8001902 <HAL_RCC_OscConfig+0x5fe>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80018f0:	f7ff f9d6 	bl	8000ca0 <HAL_GetTick>
 80018f4:	4602      	mov	r2, r0
 80018f6:	693b      	ldr	r3, [r7, #16]
 80018f8:	1ad3      	subs	r3, r2, r3
 80018fa:	2b02      	cmp	r3, #2
 80018fc:	d901      	bls.n	8001902 <HAL_RCC_OscConfig+0x5fe>
          {
            return HAL_TIMEOUT;
 80018fe:	2303      	movs	r3, #3
 8001900:	e027      	b.n	8001952 <HAL_RCC_OscConfig+0x64e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8001902:	4b16      	ldr	r3, [pc, #88]	; (800195c <HAL_RCC_OscConfig+0x658>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800190a:	2b00      	cmp	r3, #0
 800190c:	d1f0      	bne.n	80018f0 <HAL_RCC_OscConfig+0x5ec>
 800190e:	e01f      	b.n	8001950 <HAL_RCC_OscConfig+0x64c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001914:	2b01      	cmp	r3, #1
 8001916:	d101      	bne.n	800191c <HAL_RCC_OscConfig+0x618>
      {
        return HAL_ERROR;
 8001918:	2301      	movs	r3, #1
 800191a:	e01a      	b.n	8001952 <HAL_RCC_OscConfig+0x64e>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800191c:	4b0f      	ldr	r3, [pc, #60]	; (800195c <HAL_RCC_OscConfig+0x658>)
 800191e:	689b      	ldr	r3, [r3, #8]
 8001920:	617b      	str	r3, [r7, #20]
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001922:	697b      	ldr	r3, [r7, #20]
 8001924:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8001928:	687b      	ldr	r3, [r7, #4]
 800192a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800192c:	429a      	cmp	r2, r3
 800192e:	d10d      	bne.n	800194c <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001930:	697b      	ldr	r3, [r7, #20]
 8001932:	f403 1270 	and.w	r2, r3, #3932160	; 0x3c0000
 8001936:	687b      	ldr	r3, [r7, #4]
 8001938:	6adb      	ldr	r3, [r3, #44]	; 0x2c
        if((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800193a:	429a      	cmp	r2, r3
 800193c:	d106      	bne.n	800194c <HAL_RCC_OscConfig+0x648>
           (READ_BIT(pll_config, RCC_CFGR_PLLDIV) != RCC_OscInitStruct->PLL.PLLDIV))
 800193e:	697b      	ldr	r3, [r7, #20]
 8001940:	f403 0240 	and.w	r2, r3, #12582912	; 0xc00000
 8001944:	687b      	ldr	r3, [r7, #4]
 8001946:	6b1b      	ldr	r3, [r3, #48]	; 0x30
           (READ_BIT(pll_config, RCC_CFGR_PLLMUL) != RCC_OscInitStruct->PLL.PLLMUL) ||
 8001948:	429a      	cmp	r2, r3
 800194a:	d001      	beq.n	8001950 <HAL_RCC_OscConfig+0x64c>
        {
          return HAL_ERROR;
 800194c:	2301      	movs	r3, #1
 800194e:	e000      	b.n	8001952 <HAL_RCC_OscConfig+0x64e>
        }
      }
    }
  }

  return HAL_OK;
 8001950:	2300      	movs	r3, #0
}
 8001952:	4618      	mov	r0, r3
 8001954:	3720      	adds	r7, #32
 8001956:	46bd      	mov	sp, r7
 8001958:	bd80      	pop	{r7, pc}
 800195a:	bf00      	nop
 800195c:	40023800 	.word	0x40023800
 8001960:	42470060 	.word	0x42470060

08001964 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001964:	b580      	push	{r7, lr}
 8001966:	b084      	sub	sp, #16
 8001968:	af00      	add	r7, sp, #0
 800196a:	6078      	str	r0, [r7, #4]
 800196c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status;

  /* Check the parameters */
  if(RCC_ClkInitStruct == NULL)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	2b00      	cmp	r3, #0
 8001972:	d101      	bne.n	8001978 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001974:	2301      	movs	r3, #1
 8001976:	e11a      	b.n	8001bae <HAL_RCC_ClockConfig+0x24a>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
  must be correctly programmed according to the frequency of the CPU clock
  (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001978:	4b8f      	ldr	r3, [pc, #572]	; (8001bb8 <HAL_RCC_ClockConfig+0x254>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f003 0301 	and.w	r3, r3, #1
 8001980:	683a      	ldr	r2, [r7, #0]
 8001982:	429a      	cmp	r2, r3
 8001984:	d919      	bls.n	80019ba <HAL_RCC_ClockConfig+0x56>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001986:	683b      	ldr	r3, [r7, #0]
 8001988:	2b01      	cmp	r3, #1
 800198a:	d105      	bne.n	8001998 <HAL_RCC_ClockConfig+0x34>
 800198c:	4b8a      	ldr	r3, [pc, #552]	; (8001bb8 <HAL_RCC_ClockConfig+0x254>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	4a89      	ldr	r2, [pc, #548]	; (8001bb8 <HAL_RCC_ClockConfig+0x254>)
 8001992:	f043 0304 	orr.w	r3, r3, #4
 8001996:	6013      	str	r3, [r2, #0]
 8001998:	4b87      	ldr	r3, [pc, #540]	; (8001bb8 <HAL_RCC_ClockConfig+0x254>)
 800199a:	681b      	ldr	r3, [r3, #0]
 800199c:	f023 0201 	bic.w	r2, r3, #1
 80019a0:	4985      	ldr	r1, [pc, #532]	; (8001bb8 <HAL_RCC_ClockConfig+0x254>)
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	4313      	orrs	r3, r2
 80019a6:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80019a8:	4b83      	ldr	r3, [pc, #524]	; (8001bb8 <HAL_RCC_ClockConfig+0x254>)
 80019aa:	681b      	ldr	r3, [r3, #0]
 80019ac:	f003 0301 	and.w	r3, r3, #1
 80019b0:	683a      	ldr	r2, [r7, #0]
 80019b2:	429a      	cmp	r2, r3
 80019b4:	d001      	beq.n	80019ba <HAL_RCC_ClockConfig+0x56>
    {
      return HAL_ERROR;
 80019b6:	2301      	movs	r3, #1
 80019b8:	e0f9      	b.n	8001bae <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f003 0302 	and.w	r3, r3, #2
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d008      	beq.n	80019d8 <HAL_RCC_ClockConfig+0x74>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80019c6:	4b7d      	ldr	r3, [pc, #500]	; (8001bbc <HAL_RCC_ClockConfig+0x258>)
 80019c8:	689b      	ldr	r3, [r3, #8]
 80019ca:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	689b      	ldr	r3, [r3, #8]
 80019d2:	497a      	ldr	r1, [pc, #488]	; (8001bbc <HAL_RCC_ClockConfig+0x258>)
 80019d4:	4313      	orrs	r3, r2
 80019d6:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80019d8:	687b      	ldr	r3, [r7, #4]
 80019da:	681b      	ldr	r3, [r3, #0]
 80019dc:	f003 0301 	and.w	r3, r3, #1
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	f000 808e 	beq.w	8001b02 <HAL_RCC_ClockConfig+0x19e>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	2b02      	cmp	r3, #2
 80019ec:	d107      	bne.n	80019fe <HAL_RCC_ClockConfig+0x9a>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 80019ee:	4b73      	ldr	r3, [pc, #460]	; (8001bbc <HAL_RCC_ClockConfig+0x258>)
 80019f0:	681b      	ldr	r3, [r3, #0]
 80019f2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d121      	bne.n	8001a3e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 80019fa:	2301      	movs	r3, #1
 80019fc:	e0d7      	b.n	8001bae <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80019fe:	687b      	ldr	r3, [r7, #4]
 8001a00:	685b      	ldr	r3, [r3, #4]
 8001a02:	2b03      	cmp	r3, #3
 8001a04:	d107      	bne.n	8001a16 <HAL_RCC_ClockConfig+0xb2>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8001a06:	4b6d      	ldr	r3, [pc, #436]	; (8001bbc <HAL_RCC_ClockConfig+0x258>)
 8001a08:	681b      	ldr	r3, [r3, #0]
 8001a0a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d115      	bne.n	8001a3e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001a12:	2301      	movs	r3, #1
 8001a14:	e0cb      	b.n	8001bae <HAL_RCC_ClockConfig+0x24a>
      }
    }
    /* HSI is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	685b      	ldr	r3, [r3, #4]
 8001a1a:	2b01      	cmp	r3, #1
 8001a1c:	d107      	bne.n	8001a2e <HAL_RCC_ClockConfig+0xca>
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8001a1e:	4b67      	ldr	r3, [pc, #412]	; (8001bbc <HAL_RCC_ClockConfig+0x258>)
 8001a20:	681b      	ldr	r3, [r3, #0]
 8001a22:	f003 0302 	and.w	r3, r3, #2
 8001a26:	2b00      	cmp	r3, #0
 8001a28:	d109      	bne.n	8001a3e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001a2a:	2301      	movs	r3, #1
 8001a2c:	e0bf      	b.n	8001bae <HAL_RCC_ClockConfig+0x24a>
    }
    /* MSI is selected as System Clock Source */
    else
    {
      /* Check the MSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_MSIRDY) == 0U)
 8001a2e:	4b63      	ldr	r3, [pc, #396]	; (8001bbc <HAL_RCC_ClockConfig+0x258>)
 8001a30:	681b      	ldr	r3, [r3, #0]
 8001a32:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001a36:	2b00      	cmp	r3, #0
 8001a38:	d101      	bne.n	8001a3e <HAL_RCC_ClockConfig+0xda>
      {
        return HAL_ERROR;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	e0b7      	b.n	8001bae <HAL_RCC_ClockConfig+0x24a>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8001a3e:	4b5f      	ldr	r3, [pc, #380]	; (8001bbc <HAL_RCC_ClockConfig+0x258>)
 8001a40:	689b      	ldr	r3, [r3, #8]
 8001a42:	f023 0203 	bic.w	r2, r3, #3
 8001a46:	687b      	ldr	r3, [r7, #4]
 8001a48:	685b      	ldr	r3, [r3, #4]
 8001a4a:	495c      	ldr	r1, [pc, #368]	; (8001bbc <HAL_RCC_ClockConfig+0x258>)
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001a50:	f7ff f926 	bl	8000ca0 <HAL_GetTick>
 8001a54:	60f8      	str	r0, [r7, #12]

    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001a56:	687b      	ldr	r3, [r7, #4]
 8001a58:	685b      	ldr	r3, [r3, #4]
 8001a5a:	2b02      	cmp	r3, #2
 8001a5c:	d112      	bne.n	8001a84 <HAL_RCC_ClockConfig+0x120>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a5e:	e00a      	b.n	8001a76 <HAL_RCC_ClockConfig+0x112>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a60:	f7ff f91e 	bl	8000ca0 <HAL_GetTick>
 8001a64:	4602      	mov	r2, r0
 8001a66:	68fb      	ldr	r3, [r7, #12]
 8001a68:	1ad3      	subs	r3, r2, r3
 8001a6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a6e:	4293      	cmp	r3, r2
 8001a70:	d901      	bls.n	8001a76 <HAL_RCC_ClockConfig+0x112>
        {
          return HAL_TIMEOUT;
 8001a72:	2303      	movs	r3, #3
 8001a74:	e09b      	b.n	8001bae <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8001a76:	4b51      	ldr	r3, [pc, #324]	; (8001bbc <HAL_RCC_ClockConfig+0x258>)
 8001a78:	689b      	ldr	r3, [r3, #8]
 8001a7a:	f003 030c 	and.w	r3, r3, #12
 8001a7e:	2b08      	cmp	r3, #8
 8001a80:	d1ee      	bne.n	8001a60 <HAL_RCC_ClockConfig+0xfc>
 8001a82:	e03e      	b.n	8001b02 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001a84:	687b      	ldr	r3, [r7, #4]
 8001a86:	685b      	ldr	r3, [r3, #4]
 8001a88:	2b03      	cmp	r3, #3
 8001a8a:	d112      	bne.n	8001ab2 <HAL_RCC_ClockConfig+0x14e>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001a8c:	e00a      	b.n	8001aa4 <HAL_RCC_ClockConfig+0x140>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001a8e:	f7ff f907 	bl	8000ca0 <HAL_GetTick>
 8001a92:	4602      	mov	r2, r0
 8001a94:	68fb      	ldr	r3, [r7, #12]
 8001a96:	1ad3      	subs	r3, r2, r3
 8001a98:	f241 3288 	movw	r2, #5000	; 0x1388
 8001a9c:	4293      	cmp	r3, r2
 8001a9e:	d901      	bls.n	8001aa4 <HAL_RCC_ClockConfig+0x140>
        {
          return HAL_TIMEOUT;
 8001aa0:	2303      	movs	r3, #3
 8001aa2:	e084      	b.n	8001bae <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8001aa4:	4b45      	ldr	r3, [pc, #276]	; (8001bbc <HAL_RCC_ClockConfig+0x258>)
 8001aa6:	689b      	ldr	r3, [r3, #8]
 8001aa8:	f003 030c 	and.w	r3, r3, #12
 8001aac:	2b0c      	cmp	r3, #12
 8001aae:	d1ee      	bne.n	8001a8e <HAL_RCC_ClockConfig+0x12a>
 8001ab0:	e027      	b.n	8001b02 <HAL_RCC_ClockConfig+0x19e>
        }
      }
    }
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI)
 8001ab2:	687b      	ldr	r3, [r7, #4]
 8001ab4:	685b      	ldr	r3, [r3, #4]
 8001ab6:	2b01      	cmp	r3, #1
 8001ab8:	d11d      	bne.n	8001af6 <HAL_RCC_ClockConfig+0x192>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001aba:	e00a      	b.n	8001ad2 <HAL_RCC_ClockConfig+0x16e>
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001abc:	f7ff f8f0 	bl	8000ca0 <HAL_GetTick>
 8001ac0:	4602      	mov	r2, r0
 8001ac2:	68fb      	ldr	r3, [r7, #12]
 8001ac4:	1ad3      	subs	r3, r2, r3
 8001ac6:	f241 3288 	movw	r2, #5000	; 0x1388
 8001aca:	4293      	cmp	r3, r2
 8001acc:	d901      	bls.n	8001ad2 <HAL_RCC_ClockConfig+0x16e>
        {
          return HAL_TIMEOUT;
 8001ace:	2303      	movs	r3, #3
 8001ad0:	e06d      	b.n	8001bae <HAL_RCC_ClockConfig+0x24a>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 8001ad2:	4b3a      	ldr	r3, [pc, #232]	; (8001bbc <HAL_RCC_ClockConfig+0x258>)
 8001ad4:	689b      	ldr	r3, [r3, #8]
 8001ad6:	f003 030c 	and.w	r3, r3, #12
 8001ada:	2b04      	cmp	r3, #4
 8001adc:	d1ee      	bne.n	8001abc <HAL_RCC_ClockConfig+0x158>
 8001ade:	e010      	b.n	8001b02 <HAL_RCC_ClockConfig+0x19e>
    }
    else
    {
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
      {
        if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ae0:	f7ff f8de 	bl	8000ca0 <HAL_GetTick>
 8001ae4:	4602      	mov	r2, r0
 8001ae6:	68fb      	ldr	r3, [r7, #12]
 8001ae8:	1ad3      	subs	r3, r2, r3
 8001aea:	f241 3288 	movw	r2, #5000	; 0x1388
 8001aee:	4293      	cmp	r3, r2
 8001af0:	d901      	bls.n	8001af6 <HAL_RCC_ClockConfig+0x192>
        {
          return HAL_TIMEOUT;
 8001af2:	2303      	movs	r3, #3
 8001af4:	e05b      	b.n	8001bae <HAL_RCC_ClockConfig+0x24a>
      while(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8001af6:	4b31      	ldr	r3, [pc, #196]	; (8001bbc <HAL_RCC_ClockConfig+0x258>)
 8001af8:	689b      	ldr	r3, [r3, #8]
 8001afa:	f003 030c 	and.w	r3, r3, #12
 8001afe:	2b00      	cmp	r3, #0
 8001b00:	d1ee      	bne.n	8001ae0 <HAL_RCC_ClockConfig+0x17c>
        }
      }
    }
  }
  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001b02:	4b2d      	ldr	r3, [pc, #180]	; (8001bb8 <HAL_RCC_ClockConfig+0x254>)
 8001b04:	681b      	ldr	r3, [r3, #0]
 8001b06:	f003 0301 	and.w	r3, r3, #1
 8001b0a:	683a      	ldr	r2, [r7, #0]
 8001b0c:	429a      	cmp	r2, r3
 8001b0e:	d219      	bcs.n	8001b44 <HAL_RCC_ClockConfig+0x1e0>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001b10:	683b      	ldr	r3, [r7, #0]
 8001b12:	2b01      	cmp	r3, #1
 8001b14:	d105      	bne.n	8001b22 <HAL_RCC_ClockConfig+0x1be>
 8001b16:	4b28      	ldr	r3, [pc, #160]	; (8001bb8 <HAL_RCC_ClockConfig+0x254>)
 8001b18:	681b      	ldr	r3, [r3, #0]
 8001b1a:	4a27      	ldr	r2, [pc, #156]	; (8001bb8 <HAL_RCC_ClockConfig+0x254>)
 8001b1c:	f043 0304 	orr.w	r3, r3, #4
 8001b20:	6013      	str	r3, [r2, #0]
 8001b22:	4b25      	ldr	r3, [pc, #148]	; (8001bb8 <HAL_RCC_ClockConfig+0x254>)
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	f023 0201 	bic.w	r2, r3, #1
 8001b2a:	4923      	ldr	r1, [pc, #140]	; (8001bb8 <HAL_RCC_ClockConfig+0x254>)
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	4313      	orrs	r3, r2
 8001b30:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001b32:	4b21      	ldr	r3, [pc, #132]	; (8001bb8 <HAL_RCC_ClockConfig+0x254>)
 8001b34:	681b      	ldr	r3, [r3, #0]
 8001b36:	f003 0301 	and.w	r3, r3, #1
 8001b3a:	683a      	ldr	r2, [r7, #0]
 8001b3c:	429a      	cmp	r2, r3
 8001b3e:	d001      	beq.n	8001b44 <HAL_RCC_ClockConfig+0x1e0>
    {
      return HAL_ERROR;
 8001b40:	2301      	movs	r3, #1
 8001b42:	e034      	b.n	8001bae <HAL_RCC_ClockConfig+0x24a>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	681b      	ldr	r3, [r3, #0]
 8001b48:	f003 0304 	and.w	r3, r3, #4
 8001b4c:	2b00      	cmp	r3, #0
 8001b4e:	d008      	beq.n	8001b62 <HAL_RCC_ClockConfig+0x1fe>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001b50:	4b1a      	ldr	r3, [pc, #104]	; (8001bbc <HAL_RCC_ClockConfig+0x258>)
 8001b52:	689b      	ldr	r3, [r3, #8]
 8001b54:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8001b58:	687b      	ldr	r3, [r7, #4]
 8001b5a:	68db      	ldr	r3, [r3, #12]
 8001b5c:	4917      	ldr	r1, [pc, #92]	; (8001bbc <HAL_RCC_ClockConfig+0x258>)
 8001b5e:	4313      	orrs	r3, r2
 8001b60:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001b62:	687b      	ldr	r3, [r7, #4]
 8001b64:	681b      	ldr	r3, [r3, #0]
 8001b66:	f003 0308 	and.w	r3, r3, #8
 8001b6a:	2b00      	cmp	r3, #0
 8001b6c:	d009      	beq.n	8001b82 <HAL_RCC_ClockConfig+0x21e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001b6e:	4b13      	ldr	r3, [pc, #76]	; (8001bbc <HAL_RCC_ClockConfig+0x258>)
 8001b70:	689b      	ldr	r3, [r3, #8]
 8001b72:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8001b76:	687b      	ldr	r3, [r7, #4]
 8001b78:	691b      	ldr	r3, [r3, #16]
 8001b7a:	00db      	lsls	r3, r3, #3
 8001b7c:	490f      	ldr	r1, [pc, #60]	; (8001bbc <HAL_RCC_ClockConfig+0x258>)
 8001b7e:	4313      	orrs	r3, r2
 8001b80:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8001b82:	f000 f823 	bl	8001bcc <HAL_RCC_GetSysClockFreq>
 8001b86:	4602      	mov	r2, r0
 8001b88:	4b0c      	ldr	r3, [pc, #48]	; (8001bbc <HAL_RCC_ClockConfig+0x258>)
 8001b8a:	689b      	ldr	r3, [r3, #8]
 8001b8c:	091b      	lsrs	r3, r3, #4
 8001b8e:	f003 030f 	and.w	r3, r3, #15
 8001b92:	490b      	ldr	r1, [pc, #44]	; (8001bc0 <HAL_RCC_ClockConfig+0x25c>)
 8001b94:	5ccb      	ldrb	r3, [r1, r3]
 8001b96:	fa22 f303 	lsr.w	r3, r2, r3
 8001b9a:	4a0a      	ldr	r2, [pc, #40]	; (8001bc4 <HAL_RCC_ClockConfig+0x260>)
 8001b9c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 8001b9e:	4b0a      	ldr	r3, [pc, #40]	; (8001bc8 <HAL_RCC_ClockConfig+0x264>)
 8001ba0:	681b      	ldr	r3, [r3, #0]
 8001ba2:	4618      	mov	r0, r3
 8001ba4:	f7fe fdc0 	bl	8000728 <HAL_InitTick>
 8001ba8:	4603      	mov	r3, r0
 8001baa:	72fb      	strb	r3, [r7, #11]

  return status;
 8001bac:	7afb      	ldrb	r3, [r7, #11]
}
 8001bae:	4618      	mov	r0, r3
 8001bb0:	3710      	adds	r7, #16
 8001bb2:	46bd      	mov	sp, r7
 8001bb4:	bd80      	pop	{r7, pc}
 8001bb6:	bf00      	nop
 8001bb8:	40023c00 	.word	0x40023c00
 8001bbc:	40023800 	.word	0x40023800
 8001bc0:	08003f30 	.word	0x08003f30
 8001bc4:	20000000 	.word	0x20000000
 8001bc8:	20000034 	.word	0x20000034

08001bcc <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001bcc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8001bd0:	b092      	sub	sp, #72	; 0x48
 8001bd2:	af00      	add	r7, sp, #0
  uint32_t tmpreg, pllm, plld, pllvco, msiclkrange, sysclockfreq;

  tmpreg = RCC->CFGR;
 8001bd4:	4b79      	ldr	r3, [pc, #484]	; (8001dbc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001bd6:	689b      	ldr	r3, [r3, #8]
 8001bd8:	63fb      	str	r3, [r7, #60]	; 0x3c

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001bda:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001bdc:	f003 030c 	and.w	r3, r3, #12
 8001be0:	2b0c      	cmp	r3, #12
 8001be2:	d00d      	beq.n	8001c00 <HAL_RCC_GetSysClockFreq+0x34>
 8001be4:	2b0c      	cmp	r3, #12
 8001be6:	f200 80d5 	bhi.w	8001d94 <HAL_RCC_GetSysClockFreq+0x1c8>
 8001bea:	2b04      	cmp	r3, #4
 8001bec:	d002      	beq.n	8001bf4 <HAL_RCC_GetSysClockFreq+0x28>
 8001bee:	2b08      	cmp	r3, #8
 8001bf0:	d003      	beq.n	8001bfa <HAL_RCC_GetSysClockFreq+0x2e>
 8001bf2:	e0cf      	b.n	8001d94 <HAL_RCC_GetSysClockFreq+0x1c8>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001bf4:	4b72      	ldr	r3, [pc, #456]	; (8001dc0 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8001bf6:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8001bf8:	e0da      	b.n	8001db0 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001bfa:	4b72      	ldr	r3, [pc, #456]	; (8001dc4 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8001bfc:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8001bfe:	e0d7      	b.n	8001db0 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllm = PLLMulTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_Pos];
 8001c00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c02:	0c9b      	lsrs	r3, r3, #18
 8001c04:	f003 020f 	and.w	r2, r3, #15
 8001c08:	4b6f      	ldr	r3, [pc, #444]	; (8001dc8 <HAL_RCC_GetSysClockFreq+0x1fc>)
 8001c0a:	5c9b      	ldrb	r3, [r3, r2]
 8001c0c:	63bb      	str	r3, [r7, #56]	; 0x38
      plld = ((uint32_t)(tmpreg & RCC_CFGR_PLLDIV) >> RCC_CFGR_PLLDIV_Pos) + 1U;
 8001c0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001c10:	0d9b      	lsrs	r3, r3, #22
 8001c12:	f003 0303 	and.w	r3, r3, #3
 8001c16:	3301      	adds	r3, #1
 8001c18:	637b      	str	r3, [r7, #52]	; 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001c1a:	4b68      	ldr	r3, [pc, #416]	; (8001dbc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001c1c:	689b      	ldr	r3, [r3, #8]
 8001c1e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001c22:	2b00      	cmp	r3, #0
 8001c24:	d05d      	beq.n	8001ce2 <HAL_RCC_GetSysClockFreq+0x116>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSE_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001c26:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001c28:	2200      	movs	r2, #0
 8001c2a:	4618      	mov	r0, r3
 8001c2c:	4611      	mov	r1, r2
 8001c2e:	4604      	mov	r4, r0
 8001c30:	460d      	mov	r5, r1
 8001c32:	4622      	mov	r2, r4
 8001c34:	462b      	mov	r3, r5
 8001c36:	f04f 0000 	mov.w	r0, #0
 8001c3a:	f04f 0100 	mov.w	r1, #0
 8001c3e:	0159      	lsls	r1, r3, #5
 8001c40:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001c44:	0150      	lsls	r0, r2, #5
 8001c46:	4602      	mov	r2, r0
 8001c48:	460b      	mov	r3, r1
 8001c4a:	4621      	mov	r1, r4
 8001c4c:	1a51      	subs	r1, r2, r1
 8001c4e:	6139      	str	r1, [r7, #16]
 8001c50:	4629      	mov	r1, r5
 8001c52:	eb63 0301 	sbc.w	r3, r3, r1
 8001c56:	617b      	str	r3, [r7, #20]
 8001c58:	f04f 0200 	mov.w	r2, #0
 8001c5c:	f04f 0300 	mov.w	r3, #0
 8001c60:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8001c64:	4659      	mov	r1, fp
 8001c66:	018b      	lsls	r3, r1, #6
 8001c68:	4651      	mov	r1, sl
 8001c6a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8001c6e:	4651      	mov	r1, sl
 8001c70:	018a      	lsls	r2, r1, #6
 8001c72:	46d4      	mov	ip, sl
 8001c74:	ebb2 080c 	subs.w	r8, r2, ip
 8001c78:	4659      	mov	r1, fp
 8001c7a:	eb63 0901 	sbc.w	r9, r3, r1
 8001c7e:	f04f 0200 	mov.w	r2, #0
 8001c82:	f04f 0300 	mov.w	r3, #0
 8001c86:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8001c8a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8001c8e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8001c92:	4690      	mov	r8, r2
 8001c94:	4699      	mov	r9, r3
 8001c96:	4623      	mov	r3, r4
 8001c98:	eb18 0303 	adds.w	r3, r8, r3
 8001c9c:	60bb      	str	r3, [r7, #8]
 8001c9e:	462b      	mov	r3, r5
 8001ca0:	eb49 0303 	adc.w	r3, r9, r3
 8001ca4:	60fb      	str	r3, [r7, #12]
 8001ca6:	f04f 0200 	mov.w	r2, #0
 8001caa:	f04f 0300 	mov.w	r3, #0
 8001cae:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8001cb2:	4629      	mov	r1, r5
 8001cb4:	024b      	lsls	r3, r1, #9
 8001cb6:	4620      	mov	r0, r4
 8001cb8:	4629      	mov	r1, r5
 8001cba:	4604      	mov	r4, r0
 8001cbc:	ea43 53d4 	orr.w	r3, r3, r4, lsr #23
 8001cc0:	4601      	mov	r1, r0
 8001cc2:	024a      	lsls	r2, r1, #9
 8001cc4:	4610      	mov	r0, r2
 8001cc6:	4619      	mov	r1, r3
 8001cc8:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001cca:	2200      	movs	r2, #0
 8001ccc:	62bb      	str	r3, [r7, #40]	; 0x28
 8001cce:	62fa      	str	r2, [r7, #44]	; 0x2c
 8001cd0:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8001cd4:	f7fe fa5a 	bl	800018c <__aeabi_uldivmod>
 8001cd8:	4602      	mov	r2, r0
 8001cda:	460b      	mov	r3, r1
 8001cdc:	4613      	mov	r3, r2
 8001cde:	647b      	str	r3, [r7, #68]	; 0x44
 8001ce0:	e055      	b.n	8001d8e <HAL_RCC_GetSysClockFreq+0x1c2>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)(((uint64_t)HSI_VALUE * (uint64_t)pllm) / (uint64_t)plld);
 8001ce2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ce4:	2200      	movs	r2, #0
 8001ce6:	623b      	str	r3, [r7, #32]
 8001ce8:	627a      	str	r2, [r7, #36]	; 0x24
 8001cea:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8001cee:	4642      	mov	r2, r8
 8001cf0:	464b      	mov	r3, r9
 8001cf2:	f04f 0000 	mov.w	r0, #0
 8001cf6:	f04f 0100 	mov.w	r1, #0
 8001cfa:	0159      	lsls	r1, r3, #5
 8001cfc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8001d00:	0150      	lsls	r0, r2, #5
 8001d02:	4602      	mov	r2, r0
 8001d04:	460b      	mov	r3, r1
 8001d06:	46c4      	mov	ip, r8
 8001d08:	ebb2 0a0c 	subs.w	sl, r2, ip
 8001d0c:	4640      	mov	r0, r8
 8001d0e:	4649      	mov	r1, r9
 8001d10:	468c      	mov	ip, r1
 8001d12:	eb63 0b0c 	sbc.w	fp, r3, ip
 8001d16:	f04f 0200 	mov.w	r2, #0
 8001d1a:	f04f 0300 	mov.w	r3, #0
 8001d1e:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8001d22:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8001d26:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8001d2a:	ebb2 040a 	subs.w	r4, r2, sl
 8001d2e:	eb63 050b 	sbc.w	r5, r3, fp
 8001d32:	f04f 0200 	mov.w	r2, #0
 8001d36:	f04f 0300 	mov.w	r3, #0
 8001d3a:	00eb      	lsls	r3, r5, #3
 8001d3c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8001d40:	00e2      	lsls	r2, r4, #3
 8001d42:	4614      	mov	r4, r2
 8001d44:	461d      	mov	r5, r3
 8001d46:	4603      	mov	r3, r0
 8001d48:	18e3      	adds	r3, r4, r3
 8001d4a:	603b      	str	r3, [r7, #0]
 8001d4c:	460b      	mov	r3, r1
 8001d4e:	eb45 0303 	adc.w	r3, r5, r3
 8001d52:	607b      	str	r3, [r7, #4]
 8001d54:	f04f 0200 	mov.w	r2, #0
 8001d58:	f04f 0300 	mov.w	r3, #0
 8001d5c:	e9d7 4500 	ldrd	r4, r5, [r7]
 8001d60:	4629      	mov	r1, r5
 8001d62:	028b      	lsls	r3, r1, #10
 8001d64:	4620      	mov	r0, r4
 8001d66:	4629      	mov	r1, r5
 8001d68:	4604      	mov	r4, r0
 8001d6a:	ea43 5394 	orr.w	r3, r3, r4, lsr #22
 8001d6e:	4601      	mov	r1, r0
 8001d70:	028a      	lsls	r2, r1, #10
 8001d72:	4610      	mov	r0, r2
 8001d74:	4619      	mov	r1, r3
 8001d76:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001d78:	2200      	movs	r2, #0
 8001d7a:	61bb      	str	r3, [r7, #24]
 8001d7c:	61fa      	str	r2, [r7, #28]
 8001d7e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001d82:	f7fe fa03 	bl	800018c <__aeabi_uldivmod>
 8001d86:	4602      	mov	r2, r0
 8001d88:	460b      	mov	r3, r1
 8001d8a:	4613      	mov	r3, r2
 8001d8c:	647b      	str	r3, [r7, #68]	; 0x44
      }
      sysclockfreq = pllvco;
 8001d8e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001d90:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8001d92:	e00d      	b.n	8001db0 <HAL_RCC_GetSysClockFreq+0x1e4>
    }
    case RCC_SYSCLKSOURCE_STATUS_MSI:  /* MSI used as system clock source */
    default: /* MSI used as system clock */
    {
      msiclkrange = (RCC->ICSCR & RCC_ICSCR_MSIRANGE ) >> RCC_ICSCR_MSIRANGE_Pos;
 8001d94:	4b09      	ldr	r3, [pc, #36]	; (8001dbc <HAL_RCC_GetSysClockFreq+0x1f0>)
 8001d96:	685b      	ldr	r3, [r3, #4]
 8001d98:	0b5b      	lsrs	r3, r3, #13
 8001d9a:	f003 0307 	and.w	r3, r3, #7
 8001d9e:	633b      	str	r3, [r7, #48]	; 0x30
      sysclockfreq = (32768U * (1UL << (msiclkrange + 1U)));
 8001da0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001da2:	3301      	adds	r3, #1
 8001da4:	f44f 4200 	mov.w	r2, #32768	; 0x8000
 8001da8:	fa02 f303 	lsl.w	r3, r2, r3
 8001dac:	643b      	str	r3, [r7, #64]	; 0x40
      break;
 8001dae:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001db0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
}
 8001db2:	4618      	mov	r0, r3
 8001db4:	3748      	adds	r7, #72	; 0x48
 8001db6:	46bd      	mov	sp, r7
 8001db8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8001dbc:	40023800 	.word	0x40023800
 8001dc0:	00f42400 	.word	0x00f42400
 8001dc4:	007a1200 	.word	0x007a1200
 8001dc8:	08003f24 	.word	0x08003f24

08001dcc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001dd0:	4b02      	ldr	r3, [pc, #8]	; (8001ddc <HAL_RCC_GetHCLKFreq+0x10>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bc80      	pop	{r7}
 8001dda:	4770      	bx	lr
 8001ddc:	20000000 	.word	0x20000000

08001de0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001de4:	f7ff fff2 	bl	8001dcc <HAL_RCC_GetHCLKFreq>
 8001de8:	4602      	mov	r2, r0
 8001dea:	4b05      	ldr	r3, [pc, #20]	; (8001e00 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001dec:	689b      	ldr	r3, [r3, #8]
 8001dee:	0a1b      	lsrs	r3, r3, #8
 8001df0:	f003 0307 	and.w	r3, r3, #7
 8001df4:	4903      	ldr	r1, [pc, #12]	; (8001e04 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001df6:	5ccb      	ldrb	r3, [r1, r3]
 8001df8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001dfc:	4618      	mov	r0, r3
 8001dfe:	bd80      	pop	{r7, pc}
 8001e00:	40023800 	.word	0x40023800
 8001e04:	08003f40 	.word	0x08003f40

08001e08 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001e0c:	f7ff ffde 	bl	8001dcc <HAL_RCC_GetHCLKFreq>
 8001e10:	4602      	mov	r2, r0
 8001e12:	4b05      	ldr	r3, [pc, #20]	; (8001e28 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001e14:	689b      	ldr	r3, [r3, #8]
 8001e16:	0adb      	lsrs	r3, r3, #11
 8001e18:	f003 0307 	and.w	r3, r3, #7
 8001e1c:	4903      	ldr	r1, [pc, #12]	; (8001e2c <HAL_RCC_GetPCLK2Freq+0x24>)
 8001e1e:	5ccb      	ldrb	r3, [r1, r3]
 8001e20:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001e24:	4618      	mov	r0, r3
 8001e26:	bd80      	pop	{r7, pc}
 8001e28:	40023800 	.word	0x40023800
 8001e2c:	08003f40 	.word	0x08003f40

08001e30 <HAL_RCC_GetClockConfig>:
  * contains the current clock configuration.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001e30:	b480      	push	{r7}
 8001e32:	b083      	sub	sp, #12
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
 8001e38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	220f      	movs	r2, #15
 8001e3e:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001e40:	4b11      	ldr	r3, [pc, #68]	; (8001e88 <HAL_RCC_GetClockConfig+0x58>)
 8001e42:	689b      	ldr	r3, [r3, #8]
 8001e44:	f003 0203 	and.w	r2, r3, #3
 8001e48:	687b      	ldr	r3, [r7, #4]
 8001e4a:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001e4c:	4b0e      	ldr	r3, [pc, #56]	; (8001e88 <HAL_RCC_GetClockConfig+0x58>)
 8001e4e:	689b      	ldr	r3, [r3, #8]
 8001e50:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001e58:	4b0b      	ldr	r3, [pc, #44]	; (8001e88 <HAL_RCC_GetClockConfig+0x58>)
 8001e5a:	689b      	ldr	r3, [r3, #8]
 8001e5c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001e60:	687b      	ldr	r3, [r7, #4]
 8001e62:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001e64:	4b08      	ldr	r3, [pc, #32]	; (8001e88 <HAL_RCC_GetClockConfig+0x58>)
 8001e66:	689b      	ldr	r3, [r3, #8]
 8001e68:	08db      	lsrs	r3, r3, #3
 8001e6a:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8001e6e:	687b      	ldr	r3, [r7, #4]
 8001e70:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 8001e72:	4b06      	ldr	r3, [pc, #24]	; (8001e8c <HAL_RCC_GetClockConfig+0x5c>)
 8001e74:	681b      	ldr	r3, [r3, #0]
 8001e76:	f003 0201 	and.w	r2, r3, #1
 8001e7a:	683b      	ldr	r3, [r7, #0]
 8001e7c:	601a      	str	r2, [r3, #0]
}
 8001e7e:	bf00      	nop
 8001e80:	370c      	adds	r7, #12
 8001e82:	46bd      	mov	sp, r7
 8001e84:	bc80      	pop	{r7}
 8001e86:	4770      	bx	lr
 8001e88:	40023800 	.word	0x40023800
 8001e8c:	40023c00 	.word	0x40023c00

08001e90 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range
  * @param  MSIrange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_6
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSIrange)
{
 8001e90:	b480      	push	{r7}
 8001e92:	b087      	sub	sp, #28
 8001e94:	af00      	add	r7, sp, #0
 8001e96:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8001e98:	2300      	movs	r3, #0
 8001e9a:	613b      	str	r3, [r7, #16]

  /* HCLK can reach 4 MHz only if AHB prescaler = 1 */
  if (READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8001e9c:	4b29      	ldr	r3, [pc, #164]	; (8001f44 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001e9e:	689b      	ldr	r3, [r3, #8]
 8001ea0:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8001ea4:	2b00      	cmp	r3, #0
 8001ea6:	d12c      	bne.n	8001f02 <RCC_SetFlashLatencyFromMSIRange+0x72>
  {
    if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8001ea8:	4b26      	ldr	r3, [pc, #152]	; (8001f44 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001eaa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001eac:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d005      	beq.n	8001ec0 <RCC_SetFlashLatencyFromMSIRange+0x30>
    {
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001eb4:	4b24      	ldr	r3, [pc, #144]	; (8001f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001eb6:	681b      	ldr	r3, [r3, #0]
 8001eb8:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8001ebc:	617b      	str	r3, [r7, #20]
 8001ebe:	e016      	b.n	8001eee <RCC_SetFlashLatencyFromMSIRange+0x5e>
    }
    else
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001ec0:	4b20      	ldr	r3, [pc, #128]	; (8001f44 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001ec2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ec4:	4a1f      	ldr	r2, [pc, #124]	; (8001f44 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001ec6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001eca:	6253      	str	r3, [r2, #36]	; 0x24
 8001ecc:	4b1d      	ldr	r3, [pc, #116]	; (8001f44 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001ece:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ed0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001ed4:	60fb      	str	r3, [r7, #12]
 8001ed6:	68fb      	ldr	r3, [r7, #12]
      vos = READ_BIT(PWR->CR, PWR_CR_VOS);
 8001ed8:	4b1b      	ldr	r3, [pc, #108]	; (8001f48 <RCC_SetFlashLatencyFromMSIRange+0xb8>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	f403 53c0 	and.w	r3, r3, #6144	; 0x1800
 8001ee0:	617b      	str	r3, [r7, #20]
      __HAL_RCC_PWR_CLK_DISABLE();
 8001ee2:	4b18      	ldr	r3, [pc, #96]	; (8001f44 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001ee4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001ee6:	4a17      	ldr	r2, [pc, #92]	; (8001f44 <RCC_SetFlashLatencyFromMSIRange+0xb4>)
 8001ee8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001eec:	6253      	str	r3, [r2, #36]	; 0x24
    }

    /* Check if need to set latency 1 only for Range 3 & HCLK = 4MHz */
    if((vos == PWR_REGULATOR_VOLTAGE_SCALE3) && (MSIrange == RCC_MSIRANGE_6))
 8001eee:	697b      	ldr	r3, [r7, #20]
 8001ef0:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 8001ef4:	d105      	bne.n	8001f02 <RCC_SetFlashLatencyFromMSIRange+0x72>
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8001efc:	d101      	bne.n	8001f02 <RCC_SetFlashLatencyFromMSIRange+0x72>
    {
      latency = FLASH_LATENCY_1; /* 1WS */
 8001efe:	2301      	movs	r3, #1
 8001f00:	613b      	str	r3, [r7, #16]
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8001f02:	693b      	ldr	r3, [r7, #16]
 8001f04:	2b01      	cmp	r3, #1
 8001f06:	d105      	bne.n	8001f14 <RCC_SetFlashLatencyFromMSIRange+0x84>
 8001f08:	4b10      	ldr	r3, [pc, #64]	; (8001f4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f0a:	681b      	ldr	r3, [r3, #0]
 8001f0c:	4a0f      	ldr	r2, [pc, #60]	; (8001f4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f0e:	f043 0304 	orr.w	r3, r3, #4
 8001f12:	6013      	str	r3, [r2, #0]
 8001f14:	4b0d      	ldr	r3, [pc, #52]	; (8001f4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f16:	681b      	ldr	r3, [r3, #0]
 8001f18:	f023 0201 	bic.w	r2, r3, #1
 8001f1c:	490b      	ldr	r1, [pc, #44]	; (8001f4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f1e:	693b      	ldr	r3, [r7, #16]
 8001f20:	4313      	orrs	r3, r2
 8001f22:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8001f24:	4b09      	ldr	r3, [pc, #36]	; (8001f4c <RCC_SetFlashLatencyFromMSIRange+0xbc>)
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	f003 0301 	and.w	r3, r3, #1
 8001f2c:	693a      	ldr	r2, [r7, #16]
 8001f2e:	429a      	cmp	r2, r3
 8001f30:	d001      	beq.n	8001f36 <RCC_SetFlashLatencyFromMSIRange+0xa6>
  {
    return HAL_ERROR;
 8001f32:	2301      	movs	r3, #1
 8001f34:	e000      	b.n	8001f38 <RCC_SetFlashLatencyFromMSIRange+0xa8>
  }

  return HAL_OK;
 8001f36:	2300      	movs	r3, #0
}
 8001f38:	4618      	mov	r0, r3
 8001f3a:	371c      	adds	r7, #28
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bc80      	pop	{r7}
 8001f40:	4770      	bx	lr
 8001f42:	bf00      	nop
 8001f44:	40023800 	.word	0x40023800
 8001f48:	40007000 	.word	0x40007000
 8001f4c:	40023c00 	.word	0x40023c00

08001f50 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001f50:	b580      	push	{r7, lr}
 8001f52:	b082      	sub	sp, #8
 8001f54:	af00      	add	r7, sp, #0
 8001f56:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	d101      	bne.n	8001f62 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	e031      	b.n	8001fc6 <HAL_TIM_Base_Init+0x76>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001f62:	687b      	ldr	r3, [r7, #4]
 8001f64:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001f68:	b2db      	uxtb	r3, r3
 8001f6a:	2b00      	cmp	r3, #0
 8001f6c:	d106      	bne.n	8001f7c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001f6e:	687b      	ldr	r3, [r7, #4]
 8001f70:	2200      	movs	r2, #0
 8001f72:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001f76:	6878      	ldr	r0, [r7, #4]
 8001f78:	f000 f829 	bl	8001fce <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	2202      	movs	r2, #2
 8001f80:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	681a      	ldr	r2, [r3, #0]
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	3304      	adds	r3, #4
 8001f8c:	4619      	mov	r1, r3
 8001f8e:	4610      	mov	r0, r2
 8001f90:	f000 f978 	bl	8002284 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	2201      	movs	r2, #1
 8001f98:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	2201      	movs	r2, #1
 8001fa0:	f883 203a 	strb.w	r2, [r3, #58]	; 0x3a
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	2201      	movs	r2, #1
 8001fa8:	f883 203b 	strb.w	r2, [r3, #59]	; 0x3b
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	2201      	movs	r2, #1
 8001fb0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	2201      	movs	r2, #1
 8001fc0:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  return HAL_OK;
 8001fc4:	2300      	movs	r3, #0
}
 8001fc6:	4618      	mov	r0, r3
 8001fc8:	3708      	adds	r7, #8
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}

08001fce <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001fce:	b480      	push	{r7}
 8001fd0:	b083      	sub	sp, #12
 8001fd2:	af00      	add	r7, sp, #0
 8001fd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001fd6:	bf00      	nop
 8001fd8:	370c      	adds	r7, #12
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bc80      	pop	{r7}
 8001fde:	4770      	bx	lr

08001fe0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	b085      	sub	sp, #20
 8001fe4:	af00      	add	r7, sp, #0
 8001fe6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8001fe8:	687b      	ldr	r3, [r7, #4]
 8001fea:	f893 3039 	ldrb.w	r3, [r3, #57]	; 0x39
 8001fee:	b2db      	uxtb	r3, r3
 8001ff0:	2b01      	cmp	r3, #1
 8001ff2:	d001      	beq.n	8001ff8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8001ff4:	2301      	movs	r3, #1
 8001ff6:	e03a      	b.n	800206e <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001ff8:	687b      	ldr	r3, [r7, #4]
 8001ffa:	2202      	movs	r2, #2
 8001ffc:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002000:	687b      	ldr	r3, [r7, #4]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	68da      	ldr	r2, [r3, #12]
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f042 0201 	orr.w	r2, r2, #1
 800200e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002010:	687b      	ldr	r3, [r7, #4]
 8002012:	681b      	ldr	r3, [r3, #0]
 8002014:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002018:	d00e      	beq.n	8002038 <HAL_TIM_Base_Start_IT+0x58>
 800201a:	687b      	ldr	r3, [r7, #4]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	4a16      	ldr	r2, [pc, #88]	; (8002078 <HAL_TIM_Base_Start_IT+0x98>)
 8002020:	4293      	cmp	r3, r2
 8002022:	d009      	beq.n	8002038 <HAL_TIM_Base_Start_IT+0x58>
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	4a14      	ldr	r2, [pc, #80]	; (800207c <HAL_TIM_Base_Start_IT+0x9c>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d004      	beq.n	8002038 <HAL_TIM_Base_Start_IT+0x58>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	681b      	ldr	r3, [r3, #0]
 8002032:	4a13      	ldr	r2, [pc, #76]	; (8002080 <HAL_TIM_Base_Start_IT+0xa0>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d111      	bne.n	800205c <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002038:	687b      	ldr	r3, [r7, #4]
 800203a:	681b      	ldr	r3, [r3, #0]
 800203c:	689b      	ldr	r3, [r3, #8]
 800203e:	f003 0307 	and.w	r3, r3, #7
 8002042:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002044:	68fb      	ldr	r3, [r7, #12]
 8002046:	2b06      	cmp	r3, #6
 8002048:	d010      	beq.n	800206c <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	681b      	ldr	r3, [r3, #0]
 800204e:	681a      	ldr	r2, [r3, #0]
 8002050:	687b      	ldr	r3, [r7, #4]
 8002052:	681b      	ldr	r3, [r3, #0]
 8002054:	f042 0201 	orr.w	r2, r2, #1
 8002058:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800205a:	e007      	b.n	800206c <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	681b      	ldr	r3, [r3, #0]
 8002060:	681a      	ldr	r2, [r3, #0]
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	f042 0201 	orr.w	r2, r2, #1
 800206a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 800206c:	2300      	movs	r3, #0
}
 800206e:	4618      	mov	r0, r3
 8002070:	3714      	adds	r7, #20
 8002072:	46bd      	mov	sp, r7
 8002074:	bc80      	pop	{r7}
 8002076:	4770      	bx	lr
 8002078:	40000400 	.word	0x40000400
 800207c:	40000800 	.word	0x40000800
 8002080:	40010800 	.word	0x40010800

08002084 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002084:	b580      	push	{r7, lr}
 8002086:	b082      	sub	sp, #8
 8002088:	af00      	add	r7, sp, #0
 800208a:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800208c:	687b      	ldr	r3, [r7, #4]
 800208e:	681b      	ldr	r3, [r3, #0]
 8002090:	691b      	ldr	r3, [r3, #16]
 8002092:	f003 0302 	and.w	r3, r3, #2
 8002096:	2b02      	cmp	r3, #2
 8002098:	d122      	bne.n	80020e0 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	68db      	ldr	r3, [r3, #12]
 80020a0:	f003 0302 	and.w	r3, r3, #2
 80020a4:	2b02      	cmp	r3, #2
 80020a6:	d11b      	bne.n	80020e0 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	f06f 0202 	mvn.w	r2, #2
 80020b0:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	2201      	movs	r2, #1
 80020b6:	761a      	strb	r2, [r3, #24]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80020b8:	687b      	ldr	r3, [r7, #4]
 80020ba:	681b      	ldr	r3, [r3, #0]
 80020bc:	699b      	ldr	r3, [r3, #24]
 80020be:	f003 0303 	and.w	r3, r3, #3
 80020c2:	2b00      	cmp	r3, #0
 80020c4:	d003      	beq.n	80020ce <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80020c6:	6878      	ldr	r0, [r7, #4]
 80020c8:	f000 f8c1 	bl	800224e <HAL_TIM_IC_CaptureCallback>
 80020cc:	e005      	b.n	80020da <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80020ce:	6878      	ldr	r0, [r7, #4]
 80020d0:	f000 f8b4 	bl	800223c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80020d4:	6878      	ldr	r0, [r7, #4]
 80020d6:	f000 f8c3 	bl	8002260 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	2200      	movs	r2, #0
 80020de:	761a      	strb	r2, [r3, #24]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	681b      	ldr	r3, [r3, #0]
 80020e4:	691b      	ldr	r3, [r3, #16]
 80020e6:	f003 0304 	and.w	r3, r3, #4
 80020ea:	2b04      	cmp	r3, #4
 80020ec:	d122      	bne.n	8002134 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 80020ee:	687b      	ldr	r3, [r7, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	68db      	ldr	r3, [r3, #12]
 80020f4:	f003 0304 	and.w	r3, r3, #4
 80020f8:	2b04      	cmp	r3, #4
 80020fa:	d11b      	bne.n	8002134 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 80020fc:	687b      	ldr	r3, [r7, #4]
 80020fe:	681b      	ldr	r3, [r3, #0]
 8002100:	f06f 0204 	mvn.w	r2, #4
 8002104:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002106:	687b      	ldr	r3, [r7, #4]
 8002108:	2202      	movs	r2, #2
 800210a:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800210c:	687b      	ldr	r3, [r7, #4]
 800210e:	681b      	ldr	r3, [r3, #0]
 8002110:	699b      	ldr	r3, [r3, #24]
 8002112:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8002116:	2b00      	cmp	r3, #0
 8002118:	d003      	beq.n	8002122 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800211a:	6878      	ldr	r0, [r7, #4]
 800211c:	f000 f897 	bl	800224e <HAL_TIM_IC_CaptureCallback>
 8002120:	e005      	b.n	800212e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002122:	6878      	ldr	r0, [r7, #4]
 8002124:	f000 f88a 	bl	800223c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002128:	6878      	ldr	r0, [r7, #4]
 800212a:	f000 f899 	bl	8002260 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800212e:	687b      	ldr	r3, [r7, #4]
 8002130:	2200      	movs	r2, #0
 8002132:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8002134:	687b      	ldr	r3, [r7, #4]
 8002136:	681b      	ldr	r3, [r3, #0]
 8002138:	691b      	ldr	r3, [r3, #16]
 800213a:	f003 0308 	and.w	r3, r3, #8
 800213e:	2b08      	cmp	r3, #8
 8002140:	d122      	bne.n	8002188 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8002142:	687b      	ldr	r3, [r7, #4]
 8002144:	681b      	ldr	r3, [r3, #0]
 8002146:	68db      	ldr	r3, [r3, #12]
 8002148:	f003 0308 	and.w	r3, r3, #8
 800214c:	2b08      	cmp	r3, #8
 800214e:	d11b      	bne.n	8002188 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8002150:	687b      	ldr	r3, [r7, #4]
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	f06f 0208 	mvn.w	r2, #8
 8002158:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	2204      	movs	r2, #4
 800215e:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002160:	687b      	ldr	r3, [r7, #4]
 8002162:	681b      	ldr	r3, [r3, #0]
 8002164:	69db      	ldr	r3, [r3, #28]
 8002166:	f003 0303 	and.w	r3, r3, #3
 800216a:	2b00      	cmp	r3, #0
 800216c:	d003      	beq.n	8002176 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800216e:	6878      	ldr	r0, [r7, #4]
 8002170:	f000 f86d 	bl	800224e <HAL_TIM_IC_CaptureCallback>
 8002174:	e005      	b.n	8002182 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002176:	6878      	ldr	r0, [r7, #4]
 8002178:	f000 f860 	bl	800223c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800217c:	6878      	ldr	r0, [r7, #4]
 800217e:	f000 f86f 	bl	8002260 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002182:	687b      	ldr	r3, [r7, #4]
 8002184:	2200      	movs	r2, #0
 8002186:	761a      	strb	r2, [r3, #24]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	681b      	ldr	r3, [r3, #0]
 800218c:	691b      	ldr	r3, [r3, #16]
 800218e:	f003 0310 	and.w	r3, r3, #16
 8002192:	2b10      	cmp	r3, #16
 8002194:	d122      	bne.n	80021dc <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	681b      	ldr	r3, [r3, #0]
 800219a:	68db      	ldr	r3, [r3, #12]
 800219c:	f003 0310 	and.w	r3, r3, #16
 80021a0:	2b10      	cmp	r3, #16
 80021a2:	d11b      	bne.n	80021dc <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80021a4:	687b      	ldr	r3, [r7, #4]
 80021a6:	681b      	ldr	r3, [r3, #0]
 80021a8:	f06f 0210 	mvn.w	r2, #16
 80021ac:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	2208      	movs	r2, #8
 80021b2:	761a      	strb	r2, [r3, #24]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	681b      	ldr	r3, [r3, #0]
 80021b8:	69db      	ldr	r3, [r3, #28]
 80021ba:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d003      	beq.n	80021ca <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80021c2:	6878      	ldr	r0, [r7, #4]
 80021c4:	f000 f843 	bl	800224e <HAL_TIM_IC_CaptureCallback>
 80021c8:	e005      	b.n	80021d6 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80021ca:	6878      	ldr	r0, [r7, #4]
 80021cc:	f000 f836 	bl	800223c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80021d0:	6878      	ldr	r0, [r7, #4]
 80021d2:	f000 f845 	bl	8002260 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	2200      	movs	r2, #0
 80021da:	761a      	strb	r2, [r3, #24]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	691b      	ldr	r3, [r3, #16]
 80021e2:	f003 0301 	and.w	r3, r3, #1
 80021e6:	2b01      	cmp	r3, #1
 80021e8:	d10e      	bne.n	8002208 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80021ea:	687b      	ldr	r3, [r7, #4]
 80021ec:	681b      	ldr	r3, [r3, #0]
 80021ee:	68db      	ldr	r3, [r3, #12]
 80021f0:	f003 0301 	and.w	r3, r3, #1
 80021f4:	2b01      	cmp	r3, #1
 80021f6:	d107      	bne.n	8002208 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681b      	ldr	r3, [r3, #0]
 80021fc:	f06f 0201 	mvn.w	r2, #1
 8002200:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002202:	6878      	ldr	r0, [r7, #4]
 8002204:	f7fe fa4e 	bl	80006a4 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	691b      	ldr	r3, [r3, #16]
 800220e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002212:	2b40      	cmp	r3, #64	; 0x40
 8002214:	d10e      	bne.n	8002234 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	681b      	ldr	r3, [r3, #0]
 800221a:	68db      	ldr	r3, [r3, #12]
 800221c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002220:	2b40      	cmp	r3, #64	; 0x40
 8002222:	d107      	bne.n	8002234 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800222c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800222e:	6878      	ldr	r0, [r7, #4]
 8002230:	f000 f81f 	bl	8002272 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002234:	bf00      	nop
 8002236:	3708      	adds	r7, #8
 8002238:	46bd      	mov	sp, r7
 800223a:	bd80      	pop	{r7, pc}

0800223c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800223c:	b480      	push	{r7}
 800223e:	b083      	sub	sp, #12
 8002240:	af00      	add	r7, sp, #0
 8002242:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002244:	bf00      	nop
 8002246:	370c      	adds	r7, #12
 8002248:	46bd      	mov	sp, r7
 800224a:	bc80      	pop	{r7}
 800224c:	4770      	bx	lr

0800224e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800224e:	b480      	push	{r7}
 8002250:	b083      	sub	sp, #12
 8002252:	af00      	add	r7, sp, #0
 8002254:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8002256:	bf00      	nop
 8002258:	370c      	adds	r7, #12
 800225a:	46bd      	mov	sp, r7
 800225c:	bc80      	pop	{r7}
 800225e:	4770      	bx	lr

08002260 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8002260:	b480      	push	{r7}
 8002262:	b083      	sub	sp, #12
 8002264:	af00      	add	r7, sp, #0
 8002266:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8002268:	bf00      	nop
 800226a:	370c      	adds	r7, #12
 800226c:	46bd      	mov	sp, r7
 800226e:	bc80      	pop	{r7}
 8002270:	4770      	bx	lr

08002272 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8002272:	b480      	push	{r7}
 8002274:	b083      	sub	sp, #12
 8002276:	af00      	add	r7, sp, #0
 8002278:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800227a:	bf00      	nop
 800227c:	370c      	adds	r7, #12
 800227e:	46bd      	mov	sp, r7
 8002280:	bc80      	pop	{r7}
 8002282:	4770      	bx	lr

08002284 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
static void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8002284:	b480      	push	{r7}
 8002286:	b085      	sub	sp, #20
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]
 800228c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800228e:	687b      	ldr	r3, [r7, #4]
 8002290:	681b      	ldr	r3, [r3, #0]
 8002292:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002294:	687b      	ldr	r3, [r7, #4]
 8002296:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800229a:	d00f      	beq.n	80022bc <TIM_Base_SetConfig+0x38>
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	4a2b      	ldr	r2, [pc, #172]	; (800234c <TIM_Base_SetConfig+0xc8>)
 80022a0:	4293      	cmp	r3, r2
 80022a2:	d00b      	beq.n	80022bc <TIM_Base_SetConfig+0x38>
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	4a2a      	ldr	r2, [pc, #168]	; (8002350 <TIM_Base_SetConfig+0xcc>)
 80022a8:	4293      	cmp	r3, r2
 80022aa:	d007      	beq.n	80022bc <TIM_Base_SetConfig+0x38>
 80022ac:	687b      	ldr	r3, [r7, #4]
 80022ae:	4a29      	ldr	r2, [pc, #164]	; (8002354 <TIM_Base_SetConfig+0xd0>)
 80022b0:	4293      	cmp	r3, r2
 80022b2:	d003      	beq.n	80022bc <TIM_Base_SetConfig+0x38>
 80022b4:	687b      	ldr	r3, [r7, #4]
 80022b6:	4a28      	ldr	r2, [pc, #160]	; (8002358 <TIM_Base_SetConfig+0xd4>)
 80022b8:	4293      	cmp	r3, r2
 80022ba:	d108      	bne.n	80022ce <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80022bc:	68fb      	ldr	r3, [r7, #12]
 80022be:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80022c2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80022c4:	683b      	ldr	r3, [r7, #0]
 80022c6:	685b      	ldr	r3, [r3, #4]
 80022c8:	68fa      	ldr	r2, [r7, #12]
 80022ca:	4313      	orrs	r3, r2
 80022cc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80022d4:	d017      	beq.n	8002306 <TIM_Base_SetConfig+0x82>
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	4a1c      	ldr	r2, [pc, #112]	; (800234c <TIM_Base_SetConfig+0xc8>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d013      	beq.n	8002306 <TIM_Base_SetConfig+0x82>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	4a1b      	ldr	r2, [pc, #108]	; (8002350 <TIM_Base_SetConfig+0xcc>)
 80022e2:	4293      	cmp	r3, r2
 80022e4:	d00f      	beq.n	8002306 <TIM_Base_SetConfig+0x82>
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	4a1a      	ldr	r2, [pc, #104]	; (8002354 <TIM_Base_SetConfig+0xd0>)
 80022ea:	4293      	cmp	r3, r2
 80022ec:	d00b      	beq.n	8002306 <TIM_Base_SetConfig+0x82>
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	4a19      	ldr	r2, [pc, #100]	; (8002358 <TIM_Base_SetConfig+0xd4>)
 80022f2:	4293      	cmp	r3, r2
 80022f4:	d007      	beq.n	8002306 <TIM_Base_SetConfig+0x82>
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	4a18      	ldr	r2, [pc, #96]	; (800235c <TIM_Base_SetConfig+0xd8>)
 80022fa:	4293      	cmp	r3, r2
 80022fc:	d003      	beq.n	8002306 <TIM_Base_SetConfig+0x82>
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	4a17      	ldr	r2, [pc, #92]	; (8002360 <TIM_Base_SetConfig+0xdc>)
 8002302:	4293      	cmp	r3, r2
 8002304:	d108      	bne.n	8002318 <TIM_Base_SetConfig+0x94>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002306:	68fb      	ldr	r3, [r7, #12]
 8002308:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800230c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800230e:	683b      	ldr	r3, [r7, #0]
 8002310:	68db      	ldr	r3, [r3, #12]
 8002312:	68fa      	ldr	r2, [r7, #12]
 8002314:	4313      	orrs	r3, r2
 8002316:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002318:	68fb      	ldr	r3, [r7, #12]
 800231a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	691b      	ldr	r3, [r3, #16]
 8002322:	4313      	orrs	r3, r2
 8002324:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002326:	687b      	ldr	r3, [r7, #4]
 8002328:	68fa      	ldr	r2, [r7, #12]
 800232a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800232c:	683b      	ldr	r3, [r7, #0]
 800232e:	689a      	ldr	r2, [r3, #8]
 8002330:	687b      	ldr	r3, [r7, #4]
 8002332:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	681a      	ldr	r2, [r3, #0]
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	629a      	str	r2, [r3, #40]	; 0x28

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800233c:	687b      	ldr	r3, [r7, #4]
 800233e:	2201      	movs	r2, #1
 8002340:	615a      	str	r2, [r3, #20]
}
 8002342:	bf00      	nop
 8002344:	3714      	adds	r7, #20
 8002346:	46bd      	mov	sp, r7
 8002348:	bc80      	pop	{r7}
 800234a:	4770      	bx	lr
 800234c:	40000400 	.word	0x40000400
 8002350:	40000800 	.word	0x40000800
 8002354:	40000c00 	.word	0x40000c00
 8002358:	40010800 	.word	0x40010800
 800235c:	40010c00 	.word	0x40010c00
 8002360:	40011000 	.word	0x40011000

08002364 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8002364:	b580      	push	{r7, lr}
 8002366:	b082      	sub	sp, #8
 8002368:	af00      	add	r7, sp, #0
 800236a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	2b00      	cmp	r3, #0
 8002370:	d101      	bne.n	8002376 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8002372:	2301      	movs	r3, #1
 8002374:	e03f      	b.n	80023f6 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800237c:	b2db      	uxtb	r3, r3
 800237e:	2b00      	cmp	r3, #0
 8002380:	d106      	bne.n	8002390 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	2200      	movs	r2, #0
 8002386:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800238a:	6878      	ldr	r0, [r7, #4]
 800238c:	f7fe fb60 	bl	8000a50 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	2224      	movs	r2, #36	; 0x24
 8002394:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	681b      	ldr	r3, [r3, #0]
 800239c:	68da      	ldr	r2, [r3, #12]
 800239e:	687b      	ldr	r3, [r7, #4]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80023a6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80023a8:	6878      	ldr	r0, [r7, #4]
 80023aa:	f000 fc85 	bl	8002cb8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	681b      	ldr	r3, [r3, #0]
 80023b2:	691a      	ldr	r2, [r3, #16]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80023bc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	681b      	ldr	r3, [r3, #0]
 80023c2:	695a      	ldr	r2, [r3, #20]
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80023cc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	68da      	ldr	r2, [r3, #12]
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	681b      	ldr	r3, [r3, #0]
 80023d8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 80023dc:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80023de:	687b      	ldr	r3, [r7, #4]
 80023e0:	2200      	movs	r2, #0
 80023e2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2220      	movs	r2, #32
 80023e8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 80023ec:	687b      	ldr	r3, [r7, #4]
 80023ee:	2220      	movs	r2, #32
 80023f0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 80023f4:	2300      	movs	r3, #0
}
 80023f6:	4618      	mov	r0, r3
 80023f8:	3708      	adds	r7, #8
 80023fa:	46bd      	mov	sp, r7
 80023fc:	bd80      	pop	{r7, pc}

080023fe <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80023fe:	b580      	push	{r7, lr}
 8002400:	b08a      	sub	sp, #40	; 0x28
 8002402:	af02      	add	r7, sp, #8
 8002404:	60f8      	str	r0, [r7, #12]
 8002406:	60b9      	str	r1, [r7, #8]
 8002408:	603b      	str	r3, [r7, #0]
 800240a:	4613      	mov	r3, r2
 800240c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800240e:	2300      	movs	r3, #0
 8002410:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8002412:	68fb      	ldr	r3, [r7, #12]
 8002414:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002418:	b2db      	uxtb	r3, r3
 800241a:	2b20      	cmp	r3, #32
 800241c:	d17c      	bne.n	8002518 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800241e:	68bb      	ldr	r3, [r7, #8]
 8002420:	2b00      	cmp	r3, #0
 8002422:	d002      	beq.n	800242a <HAL_UART_Transmit+0x2c>
 8002424:	88fb      	ldrh	r3, [r7, #6]
 8002426:	2b00      	cmp	r3, #0
 8002428:	d101      	bne.n	800242e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800242a:	2301      	movs	r3, #1
 800242c:	e075      	b.n	800251a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800242e:	68fb      	ldr	r3, [r7, #12]
 8002430:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002434:	2b01      	cmp	r3, #1
 8002436:	d101      	bne.n	800243c <HAL_UART_Transmit+0x3e>
 8002438:	2302      	movs	r3, #2
 800243a:	e06e      	b.n	800251a <HAL_UART_Transmit+0x11c>
 800243c:	68fb      	ldr	r3, [r7, #12]
 800243e:	2201      	movs	r2, #1
 8002440:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002444:	68fb      	ldr	r3, [r7, #12]
 8002446:	2200      	movs	r2, #0
 8002448:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800244a:	68fb      	ldr	r3, [r7, #12]
 800244c:	2221      	movs	r2, #33	; 0x21
 800244e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8002452:	f7fe fc25 	bl	8000ca0 <HAL_GetTick>
 8002456:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8002458:	68fb      	ldr	r3, [r7, #12]
 800245a:	88fa      	ldrh	r2, [r7, #6]
 800245c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800245e:	68fb      	ldr	r3, [r7, #12]
 8002460:	88fa      	ldrh	r2, [r7, #6]
 8002462:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002464:	68fb      	ldr	r3, [r7, #12]
 8002466:	689b      	ldr	r3, [r3, #8]
 8002468:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800246c:	d108      	bne.n	8002480 <HAL_UART_Transmit+0x82>
 800246e:	68fb      	ldr	r3, [r7, #12]
 8002470:	691b      	ldr	r3, [r3, #16]
 8002472:	2b00      	cmp	r3, #0
 8002474:	d104      	bne.n	8002480 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8002476:	2300      	movs	r3, #0
 8002478:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800247a:	68bb      	ldr	r3, [r7, #8]
 800247c:	61bb      	str	r3, [r7, #24]
 800247e:	e003      	b.n	8002488 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8002480:	68bb      	ldr	r3, [r7, #8]
 8002482:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8002484:	2300      	movs	r3, #0
 8002486:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8002488:	68fb      	ldr	r3, [r7, #12]
 800248a:	2200      	movs	r2, #0
 800248c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8002490:	e02a      	b.n	80024e8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8002492:	683b      	ldr	r3, [r7, #0]
 8002494:	9300      	str	r3, [sp, #0]
 8002496:	697b      	ldr	r3, [r7, #20]
 8002498:	2200      	movs	r2, #0
 800249a:	2180      	movs	r1, #128	; 0x80
 800249c:	68f8      	ldr	r0, [r7, #12]
 800249e:	f000 fa38 	bl	8002912 <UART_WaitOnFlagUntilTimeout>
 80024a2:	4603      	mov	r3, r0
 80024a4:	2b00      	cmp	r3, #0
 80024a6:	d001      	beq.n	80024ac <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 80024a8:	2303      	movs	r3, #3
 80024aa:	e036      	b.n	800251a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 80024ac:	69fb      	ldr	r3, [r7, #28]
 80024ae:	2b00      	cmp	r3, #0
 80024b0:	d10b      	bne.n	80024ca <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 80024b2:	69bb      	ldr	r3, [r7, #24]
 80024b4:	881b      	ldrh	r3, [r3, #0]
 80024b6:	461a      	mov	r2, r3
 80024b8:	68fb      	ldr	r3, [r7, #12]
 80024ba:	681b      	ldr	r3, [r3, #0]
 80024bc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80024c0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 80024c2:	69bb      	ldr	r3, [r7, #24]
 80024c4:	3302      	adds	r3, #2
 80024c6:	61bb      	str	r3, [r7, #24]
 80024c8:	e007      	b.n	80024da <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 80024ca:	69fb      	ldr	r3, [r7, #28]
 80024cc:	781a      	ldrb	r2, [r3, #0]
 80024ce:	68fb      	ldr	r3, [r7, #12]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 80024d4:	69fb      	ldr	r3, [r7, #28]
 80024d6:	3301      	adds	r3, #1
 80024d8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80024da:	68fb      	ldr	r3, [r7, #12]
 80024dc:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80024de:	b29b      	uxth	r3, r3
 80024e0:	3b01      	subs	r3, #1
 80024e2:	b29a      	uxth	r2, r3
 80024e4:	68fb      	ldr	r3, [r7, #12]
 80024e6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 80024e8:	68fb      	ldr	r3, [r7, #12]
 80024ea:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 80024ec:	b29b      	uxth	r3, r3
 80024ee:	2b00      	cmp	r3, #0
 80024f0:	d1cf      	bne.n	8002492 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80024f2:	683b      	ldr	r3, [r7, #0]
 80024f4:	9300      	str	r3, [sp, #0]
 80024f6:	697b      	ldr	r3, [r7, #20]
 80024f8:	2200      	movs	r2, #0
 80024fa:	2140      	movs	r1, #64	; 0x40
 80024fc:	68f8      	ldr	r0, [r7, #12]
 80024fe:	f000 fa08 	bl	8002912 <UART_WaitOnFlagUntilTimeout>
 8002502:	4603      	mov	r3, r0
 8002504:	2b00      	cmp	r3, #0
 8002506:	d001      	beq.n	800250c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8002508:	2303      	movs	r3, #3
 800250a:	e006      	b.n	800251a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800250c:	68fb      	ldr	r3, [r7, #12]
 800250e:	2220      	movs	r2, #32
 8002510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8002514:	2300      	movs	r3, #0
 8002516:	e000      	b.n	800251a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8002518:	2302      	movs	r3, #2
  }
}
 800251a:	4618      	mov	r0, r3
 800251c:	3720      	adds	r7, #32
 800251e:	46bd      	mov	sp, r7
 8002520:	bd80      	pop	{r7, pc}

08002522 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8002522:	b580      	push	{r7, lr}
 8002524:	b084      	sub	sp, #16
 8002526:	af00      	add	r7, sp, #0
 8002528:	60f8      	str	r0, [r7, #12]
 800252a:	60b9      	str	r1, [r7, #8]
 800252c:	4613      	mov	r3, r2
 800252e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8002530:	68fb      	ldr	r3, [r7, #12]
 8002532:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002536:	b2db      	uxtb	r3, r3
 8002538:	2b20      	cmp	r3, #32
 800253a:	d11d      	bne.n	8002578 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800253c:	68bb      	ldr	r3, [r7, #8]
 800253e:	2b00      	cmp	r3, #0
 8002540:	d002      	beq.n	8002548 <HAL_UART_Receive_IT+0x26>
 8002542:	88fb      	ldrh	r3, [r7, #6]
 8002544:	2b00      	cmp	r3, #0
 8002546:	d101      	bne.n	800254c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8002548:	2301      	movs	r3, #1
 800254a:	e016      	b.n	800257a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800254c:	68fb      	ldr	r3, [r7, #12]
 800254e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002552:	2b01      	cmp	r3, #1
 8002554:	d101      	bne.n	800255a <HAL_UART_Receive_IT+0x38>
 8002556:	2302      	movs	r3, #2
 8002558:	e00f      	b.n	800257a <HAL_UART_Receive_IT+0x58>
 800255a:	68fb      	ldr	r3, [r7, #12]
 800255c:	2201      	movs	r2, #1
 800255e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002562:	68fb      	ldr	r3, [r7, #12]
 8002564:	2200      	movs	r2, #0
 8002566:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 8002568:	88fb      	ldrh	r3, [r7, #6]
 800256a:	461a      	mov	r2, r3
 800256c:	68b9      	ldr	r1, [r7, #8]
 800256e:	68f8      	ldr	r0, [r7, #12]
 8002570:	f000 fa19 	bl	80029a6 <UART_Start_Receive_IT>
 8002574:	4603      	mov	r3, r0
 8002576:	e000      	b.n	800257a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8002578:	2302      	movs	r3, #2
  }
}
 800257a:	4618      	mov	r0, r3
 800257c:	3710      	adds	r7, #16
 800257e:	46bd      	mov	sp, r7
 8002580:	bd80      	pop	{r7, pc}
	...

08002584 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8002584:	b580      	push	{r7, lr}
 8002586:	b08a      	sub	sp, #40	; 0x28
 8002588:	af00      	add	r7, sp, #0
 800258a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8002594:	687b      	ldr	r3, [r7, #4]
 8002596:	681b      	ldr	r3, [r3, #0]
 8002598:	68db      	ldr	r3, [r3, #12]
 800259a:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	695b      	ldr	r3, [r3, #20]
 80025a2:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 80025a4:	2300      	movs	r3, #0
 80025a6:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 80025a8:	2300      	movs	r3, #0
 80025aa:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80025ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ae:	f003 030f 	and.w	r3, r3, #15
 80025b2:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 80025b4:	69bb      	ldr	r3, [r7, #24]
 80025b6:	2b00      	cmp	r3, #0
 80025b8:	d10d      	bne.n	80025d6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80025ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025bc:	f003 0320 	and.w	r3, r3, #32
 80025c0:	2b00      	cmp	r3, #0
 80025c2:	d008      	beq.n	80025d6 <HAL_UART_IRQHandler+0x52>
 80025c4:	6a3b      	ldr	r3, [r7, #32]
 80025c6:	f003 0320 	and.w	r3, r3, #32
 80025ca:	2b00      	cmp	r3, #0
 80025cc:	d003      	beq.n	80025d6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 80025ce:	6878      	ldr	r0, [r7, #4]
 80025d0:	f000 fac9 	bl	8002b66 <UART_Receive_IT>
      return;
 80025d4:	e17b      	b.n	80028ce <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80025d6:	69bb      	ldr	r3, [r7, #24]
 80025d8:	2b00      	cmp	r3, #0
 80025da:	f000 80b1 	beq.w	8002740 <HAL_UART_IRQHandler+0x1bc>
 80025de:	69fb      	ldr	r3, [r7, #28]
 80025e0:	f003 0301 	and.w	r3, r3, #1
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d105      	bne.n	80025f4 <HAL_UART_IRQHandler+0x70>
 80025e8:	6a3b      	ldr	r3, [r7, #32]
 80025ea:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80025ee:	2b00      	cmp	r3, #0
 80025f0:	f000 80a6 	beq.w	8002740 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80025f4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025f6:	f003 0301 	and.w	r3, r3, #1
 80025fa:	2b00      	cmp	r3, #0
 80025fc:	d00a      	beq.n	8002614 <HAL_UART_IRQHandler+0x90>
 80025fe:	6a3b      	ldr	r3, [r7, #32]
 8002600:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002604:	2b00      	cmp	r3, #0
 8002606:	d005      	beq.n	8002614 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800260c:	f043 0201 	orr.w	r2, r3, #1
 8002610:	687b      	ldr	r3, [r7, #4]
 8002612:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002614:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002616:	f003 0304 	and.w	r3, r3, #4
 800261a:	2b00      	cmp	r3, #0
 800261c:	d00a      	beq.n	8002634 <HAL_UART_IRQHandler+0xb0>
 800261e:	69fb      	ldr	r3, [r7, #28]
 8002620:	f003 0301 	and.w	r3, r3, #1
 8002624:	2b00      	cmp	r3, #0
 8002626:	d005      	beq.n	8002634 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800262c:	f043 0202 	orr.w	r2, r3, #2
 8002630:	687b      	ldr	r3, [r7, #4]
 8002632:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8002634:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002636:	f003 0302 	and.w	r3, r3, #2
 800263a:	2b00      	cmp	r3, #0
 800263c:	d00a      	beq.n	8002654 <HAL_UART_IRQHandler+0xd0>
 800263e:	69fb      	ldr	r3, [r7, #28]
 8002640:	f003 0301 	and.w	r3, r3, #1
 8002644:	2b00      	cmp	r3, #0
 8002646:	d005      	beq.n	8002654 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800264c:	f043 0204 	orr.w	r2, r3, #4
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 8002654:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002656:	f003 0308 	and.w	r3, r3, #8
 800265a:	2b00      	cmp	r3, #0
 800265c:	d00f      	beq.n	800267e <HAL_UART_IRQHandler+0xfa>
 800265e:	6a3b      	ldr	r3, [r7, #32]
 8002660:	f003 0320 	and.w	r3, r3, #32
 8002664:	2b00      	cmp	r3, #0
 8002666:	d104      	bne.n	8002672 <HAL_UART_IRQHandler+0xee>
 8002668:	69fb      	ldr	r3, [r7, #28]
 800266a:	f003 0301 	and.w	r3, r3, #1
 800266e:	2b00      	cmp	r3, #0
 8002670:	d005      	beq.n	800267e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8002672:	687b      	ldr	r3, [r7, #4]
 8002674:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002676:	f043 0208 	orr.w	r2, r3, #8
 800267a:	687b      	ldr	r3, [r7, #4]
 800267c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002682:	2b00      	cmp	r3, #0
 8002684:	f000 811e 	beq.w	80028c4 <HAL_UART_IRQHandler+0x340>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8002688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800268a:	f003 0320 	and.w	r3, r3, #32
 800268e:	2b00      	cmp	r3, #0
 8002690:	d007      	beq.n	80026a2 <HAL_UART_IRQHandler+0x11e>
 8002692:	6a3b      	ldr	r3, [r7, #32]
 8002694:	f003 0320 	and.w	r3, r3, #32
 8002698:	2b00      	cmp	r3, #0
 800269a:	d002      	beq.n	80026a2 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 800269c:	6878      	ldr	r0, [r7, #4]
 800269e:	f000 fa62 	bl	8002b66 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	681b      	ldr	r3, [r3, #0]
 80026a6:	695b      	ldr	r3, [r3, #20]
 80026a8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026ac:	2b40      	cmp	r3, #64	; 0x40
 80026ae:	bf0c      	ite	eq
 80026b0:	2301      	moveq	r3, #1
 80026b2:	2300      	movne	r3, #0
 80026b4:	b2db      	uxtb	r3, r3
 80026b6:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026bc:	f003 0308 	and.w	r3, r3, #8
 80026c0:	2b00      	cmp	r3, #0
 80026c2:	d102      	bne.n	80026ca <HAL_UART_IRQHandler+0x146>
 80026c4:	697b      	ldr	r3, [r7, #20]
 80026c6:	2b00      	cmp	r3, #0
 80026c8:	d031      	beq.n	800272e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80026ca:	6878      	ldr	r0, [r7, #4]
 80026cc:	f000 f9a4 	bl	8002a18 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80026d0:	687b      	ldr	r3, [r7, #4]
 80026d2:	681b      	ldr	r3, [r3, #0]
 80026d4:	695b      	ldr	r3, [r3, #20]
 80026d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80026da:	2b40      	cmp	r3, #64	; 0x40
 80026dc:	d123      	bne.n	8002726 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80026de:	687b      	ldr	r3, [r7, #4]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	695a      	ldr	r2, [r3, #20]
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80026ec:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026f2:	2b00      	cmp	r3, #0
 80026f4:	d013      	beq.n	800271e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80026fa:	4a76      	ldr	r2, [pc, #472]	; (80028d4 <HAL_UART_IRQHandler+0x350>)
 80026fc:	635a      	str	r2, [r3, #52]	; 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002702:	4618      	mov	r0, r3
 8002704:	f7fe fc14 	bl	8000f30 <HAL_DMA_Abort_IT>
 8002708:	4603      	mov	r3, r0
 800270a:	2b00      	cmp	r3, #0
 800270c:	d016      	beq.n	800273c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002712:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002714:	687a      	ldr	r2, [r7, #4]
 8002716:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8002718:	4610      	mov	r0, r2
 800271a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800271c:	e00e      	b.n	800273c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800271e:	6878      	ldr	r0, [r7, #4]
 8002720:	f000 f8e3 	bl	80028ea <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002724:	e00a      	b.n	800273c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8002726:	6878      	ldr	r0, [r7, #4]
 8002728:	f000 f8df 	bl	80028ea <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800272c:	e006      	b.n	800273c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800272e:	6878      	ldr	r0, [r7, #4]
 8002730:	f000 f8db 	bl	80028ea <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	2200      	movs	r2, #0
 8002738:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800273a:	e0c3      	b.n	80028c4 <HAL_UART_IRQHandler+0x340>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800273c:	bf00      	nop
    return;
 800273e:	e0c1      	b.n	80028c4 <HAL_UART_IRQHandler+0x340>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002744:	2b01      	cmp	r3, #1
 8002746:	f040 80a1 	bne.w	800288c <HAL_UART_IRQHandler+0x308>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800274a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800274c:	f003 0310 	and.w	r3, r3, #16
 8002750:	2b00      	cmp	r3, #0
 8002752:	f000 809b 	beq.w	800288c <HAL_UART_IRQHandler+0x308>
      &&((cr1its & USART_SR_IDLE) != 0U))
 8002756:	6a3b      	ldr	r3, [r7, #32]
 8002758:	f003 0310 	and.w	r3, r3, #16
 800275c:	2b00      	cmp	r3, #0
 800275e:	f000 8095 	beq.w	800288c <HAL_UART_IRQHandler+0x308>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002762:	2300      	movs	r3, #0
 8002764:	60fb      	str	r3, [r7, #12]
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	681b      	ldr	r3, [r3, #0]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	60fb      	str	r3, [r7, #12]
 800276e:	687b      	ldr	r3, [r7, #4]
 8002770:	681b      	ldr	r3, [r3, #0]
 8002772:	685b      	ldr	r3, [r3, #4]
 8002774:	60fb      	str	r3, [r7, #12]
 8002776:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	695b      	ldr	r3, [r3, #20]
 800277e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002782:	2b40      	cmp	r3, #64	; 0x40
 8002784:	d14e      	bne.n	8002824 <HAL_UART_IRQHandler+0x2a0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800278a:	681b      	ldr	r3, [r3, #0]
 800278c:	685b      	ldr	r3, [r3, #4]
 800278e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 8002790:	8a3b      	ldrh	r3, [r7, #16]
 8002792:	2b00      	cmp	r3, #0
 8002794:	f000 8098 	beq.w	80028c8 <HAL_UART_IRQHandler+0x344>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 8002798:	687b      	ldr	r3, [r7, #4]
 800279a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800279c:	8a3a      	ldrh	r2, [r7, #16]
 800279e:	429a      	cmp	r2, r3
 80027a0:	f080 8092 	bcs.w	80028c8 <HAL_UART_IRQHandler+0x344>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	8a3a      	ldrh	r2, [r7, #16]
 80027a8:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80027aa:	687b      	ldr	r3, [r7, #4]
 80027ac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80027ae:	699b      	ldr	r3, [r3, #24]
 80027b0:	2b20      	cmp	r3, #32
 80027b2:	d02b      	beq.n	800280c <HAL_UART_IRQHandler+0x288>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	68da      	ldr	r2, [r3, #12]
 80027ba:	687b      	ldr	r3, [r7, #4]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80027c2:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80027c4:	687b      	ldr	r3, [r7, #4]
 80027c6:	681b      	ldr	r3, [r3, #0]
 80027c8:	695a      	ldr	r2, [r3, #20]
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	f022 0201 	bic.w	r2, r2, #1
 80027d2:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	681b      	ldr	r3, [r3, #0]
 80027d8:	695a      	ldr	r2, [r3, #20]
 80027da:	687b      	ldr	r3, [r7, #4]
 80027dc:	681b      	ldr	r3, [r3, #0]
 80027de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80027e2:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	2220      	movs	r2, #32
 80027e8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80027ec:	687b      	ldr	r3, [r7, #4]
 80027ee:	2200      	movs	r2, #0
 80027f0:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80027f2:	687b      	ldr	r3, [r7, #4]
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	68da      	ldr	r2, [r3, #12]
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	681b      	ldr	r3, [r3, #0]
 80027fc:	f022 0210 	bic.w	r2, r2, #16
 8002800:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002806:	4618      	mov	r0, r3
 8002808:	f7fe fb55 	bl	8000eb6 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002810:	687b      	ldr	r3, [r7, #4]
 8002812:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002814:	b29b      	uxth	r3, r3
 8002816:	1ad3      	subs	r3, r2, r3
 8002818:	b29b      	uxth	r3, r3
 800281a:	4619      	mov	r1, r3
 800281c:	6878      	ldr	r0, [r7, #4]
 800281e:	f000 f86d 	bl	80028fc <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 8002822:	e051      	b.n	80028c8 <HAL_UART_IRQHandler+0x344>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800282c:	b29b      	uxth	r3, r3
 800282e:	1ad3      	subs	r3, r2, r3
 8002830:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002836:	b29b      	uxth	r3, r3
 8002838:	2b00      	cmp	r3, #0
 800283a:	d047      	beq.n	80028cc <HAL_UART_IRQHandler+0x348>
          &&(nb_rx_data > 0U) )
 800283c:	8a7b      	ldrh	r3, [r7, #18]
 800283e:	2b00      	cmp	r3, #0
 8002840:	d044      	beq.n	80028cc <HAL_UART_IRQHandler+0x348>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	68da      	ldr	r2, [r3, #12]
 8002848:	687b      	ldr	r3, [r7, #4]
 800284a:	681b      	ldr	r3, [r3, #0]
 800284c:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002850:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002852:	687b      	ldr	r3, [r7, #4]
 8002854:	681b      	ldr	r3, [r3, #0]
 8002856:	695a      	ldr	r2, [r3, #20]
 8002858:	687b      	ldr	r3, [r7, #4]
 800285a:	681b      	ldr	r3, [r3, #0]
 800285c:	f022 0201 	bic.w	r2, r2, #1
 8002860:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	2220      	movs	r2, #32
 8002866:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800286a:	687b      	ldr	r3, [r7, #4]
 800286c:	2200      	movs	r2, #0
 800286e:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002870:	687b      	ldr	r3, [r7, #4]
 8002872:	681b      	ldr	r3, [r3, #0]
 8002874:	68da      	ldr	r2, [r3, #12]
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	681b      	ldr	r3, [r3, #0]
 800287a:	f022 0210 	bic.w	r2, r2, #16
 800287e:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8002880:	8a7b      	ldrh	r3, [r7, #18]
 8002882:	4619      	mov	r1, r3
 8002884:	6878      	ldr	r0, [r7, #4]
 8002886:	f000 f839 	bl	80028fc <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800288a:	e01f      	b.n	80028cc <HAL_UART_IRQHandler+0x348>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800288c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800288e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002892:	2b00      	cmp	r3, #0
 8002894:	d008      	beq.n	80028a8 <HAL_UART_IRQHandler+0x324>
 8002896:	6a3b      	ldr	r3, [r7, #32]
 8002898:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800289c:	2b00      	cmp	r3, #0
 800289e:	d003      	beq.n	80028a8 <HAL_UART_IRQHandler+0x324>
  {
    UART_Transmit_IT(huart);
 80028a0:	6878      	ldr	r0, [r7, #4]
 80028a2:	f000 f8f9 	bl	8002a98 <UART_Transmit_IT>
    return;
 80028a6:	e012      	b.n	80028ce <HAL_UART_IRQHandler+0x34a>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80028a8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80028aa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d00d      	beq.n	80028ce <HAL_UART_IRQHandler+0x34a>
 80028b2:	6a3b      	ldr	r3, [r7, #32]
 80028b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80028b8:	2b00      	cmp	r3, #0
 80028ba:	d008      	beq.n	80028ce <HAL_UART_IRQHandler+0x34a>
  {
    UART_EndTransmit_IT(huart);
 80028bc:	6878      	ldr	r0, [r7, #4]
 80028be:	f000 f93a 	bl	8002b36 <UART_EndTransmit_IT>
    return;
 80028c2:	e004      	b.n	80028ce <HAL_UART_IRQHandler+0x34a>
    return;
 80028c4:	bf00      	nop
 80028c6:	e002      	b.n	80028ce <HAL_UART_IRQHandler+0x34a>
      return;
 80028c8:	bf00      	nop
 80028ca:	e000      	b.n	80028ce <HAL_UART_IRQHandler+0x34a>
      return;
 80028cc:	bf00      	nop
  }
}
 80028ce:	3728      	adds	r7, #40	; 0x28
 80028d0:	46bd      	mov	sp, r7
 80028d2:	bd80      	pop	{r7, pc}
 80028d4:	08002a71 	.word	0x08002a71

080028d8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80028d8:	b480      	push	{r7}
 80028da:	b083      	sub	sp, #12
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80028e0:	bf00      	nop
 80028e2:	370c      	adds	r7, #12
 80028e4:	46bd      	mov	sp, r7
 80028e6:	bc80      	pop	{r7}
 80028e8:	4770      	bx	lr

080028ea <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80028ea:	b480      	push	{r7}
 80028ec:	b083      	sub	sp, #12
 80028ee:	af00      	add	r7, sp, #0
 80028f0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80028f2:	bf00      	nop
 80028f4:	370c      	adds	r7, #12
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bc80      	pop	{r7}
 80028fa:	4770      	bx	lr

080028fc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80028fc:	b480      	push	{r7}
 80028fe:	b083      	sub	sp, #12
 8002900:	af00      	add	r7, sp, #0
 8002902:	6078      	str	r0, [r7, #4]
 8002904:	460b      	mov	r3, r1
 8002906:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8002908:	bf00      	nop
 800290a:	370c      	adds	r7, #12
 800290c:	46bd      	mov	sp, r7
 800290e:	bc80      	pop	{r7}
 8002910:	4770      	bx	lr

08002912 <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 8002912:	b580      	push	{r7, lr}
 8002914:	b084      	sub	sp, #16
 8002916:	af00      	add	r7, sp, #0
 8002918:	60f8      	str	r0, [r7, #12]
 800291a:	60b9      	str	r1, [r7, #8]
 800291c:	603b      	str	r3, [r7, #0]
 800291e:	4613      	mov	r3, r2
 8002920:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002922:	e02c      	b.n	800297e <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002924:	69bb      	ldr	r3, [r7, #24]
 8002926:	f1b3 3fff 	cmp.w	r3, #4294967295
 800292a:	d028      	beq.n	800297e <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800292c:	69bb      	ldr	r3, [r7, #24]
 800292e:	2b00      	cmp	r3, #0
 8002930:	d007      	beq.n	8002942 <UART_WaitOnFlagUntilTimeout+0x30>
 8002932:	f7fe f9b5 	bl	8000ca0 <HAL_GetTick>
 8002936:	4602      	mov	r2, r0
 8002938:	683b      	ldr	r3, [r7, #0]
 800293a:	1ad3      	subs	r3, r2, r3
 800293c:	69ba      	ldr	r2, [r7, #24]
 800293e:	429a      	cmp	r2, r3
 8002940:	d21d      	bcs.n	800297e <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8002942:	68fb      	ldr	r3, [r7, #12]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	68da      	ldr	r2, [r3, #12]
 8002948:	68fb      	ldr	r3, [r7, #12]
 800294a:	681b      	ldr	r3, [r3, #0]
 800294c:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8002950:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002952:	68fb      	ldr	r3, [r7, #12]
 8002954:	681b      	ldr	r3, [r3, #0]
 8002956:	695a      	ldr	r2, [r3, #20]
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	f022 0201 	bic.w	r2, r2, #1
 8002960:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 8002962:	68fb      	ldr	r3, [r7, #12]
 8002964:	2220      	movs	r2, #32
 8002966:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	2220      	movs	r2, #32
 800296e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	2200      	movs	r2, #0
 8002976:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800297a:	2303      	movs	r3, #3
 800297c:	e00f      	b.n	800299e <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800297e:	68fb      	ldr	r3, [r7, #12]
 8002980:	681b      	ldr	r3, [r3, #0]
 8002982:	681a      	ldr	r2, [r3, #0]
 8002984:	68bb      	ldr	r3, [r7, #8]
 8002986:	4013      	ands	r3, r2
 8002988:	68ba      	ldr	r2, [r7, #8]
 800298a:	429a      	cmp	r2, r3
 800298c:	bf0c      	ite	eq
 800298e:	2301      	moveq	r3, #1
 8002990:	2300      	movne	r3, #0
 8002992:	b2db      	uxtb	r3, r3
 8002994:	461a      	mov	r2, r3
 8002996:	79fb      	ldrb	r3, [r7, #7]
 8002998:	429a      	cmp	r2, r3
 800299a:	d0c3      	beq.n	8002924 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800299c:	2300      	movs	r3, #0
}
 800299e:	4618      	mov	r0, r3
 80029a0:	3710      	adds	r7, #16
 80029a2:	46bd      	mov	sp, r7
 80029a4:	bd80      	pop	{r7, pc}

080029a6 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80029a6:	b480      	push	{r7}
 80029a8:	b085      	sub	sp, #20
 80029aa:	af00      	add	r7, sp, #0
 80029ac:	60f8      	str	r0, [r7, #12]
 80029ae:	60b9      	str	r1, [r7, #8]
 80029b0:	4613      	mov	r3, r2
 80029b2:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80029b4:	68fb      	ldr	r3, [r7, #12]
 80029b6:	68ba      	ldr	r2, [r7, #8]
 80029b8:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80029ba:	68fb      	ldr	r3, [r7, #12]
 80029bc:	88fa      	ldrh	r2, [r7, #6]
 80029be:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80029c0:	68fb      	ldr	r3, [r7, #12]
 80029c2:	88fa      	ldrh	r2, [r7, #6]
 80029c4:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	2200      	movs	r2, #0
 80029ca:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	2222      	movs	r2, #34	; 0x22
 80029d0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	2200      	movs	r2, #0
 80029d8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	681b      	ldr	r3, [r3, #0]
 80029e0:	68da      	ldr	r2, [r3, #12]
 80029e2:	68fb      	ldr	r3, [r7, #12]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80029ea:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80029ec:	68fb      	ldr	r3, [r7, #12]
 80029ee:	681b      	ldr	r3, [r3, #0]
 80029f0:	695a      	ldr	r2, [r3, #20]
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	f042 0201 	orr.w	r2, r2, #1
 80029fa:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80029fc:	68fb      	ldr	r3, [r7, #12]
 80029fe:	681b      	ldr	r3, [r3, #0]
 8002a00:	68da      	ldr	r2, [r3, #12]
 8002a02:	68fb      	ldr	r3, [r7, #12]
 8002a04:	681b      	ldr	r3, [r3, #0]
 8002a06:	f042 0220 	orr.w	r2, r2, #32
 8002a0a:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8002a0c:	2300      	movs	r3, #0
}
 8002a0e:	4618      	mov	r0, r3
 8002a10:	3714      	adds	r7, #20
 8002a12:	46bd      	mov	sp, r7
 8002a14:	bc80      	pop	{r7}
 8002a16:	4770      	bx	lr

08002a18 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8002a18:	b480      	push	{r7}
 8002a1a:	b083      	sub	sp, #12
 8002a1c:	af00      	add	r7, sp, #0
 8002a1e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	68da      	ldr	r2, [r3, #12]
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	681b      	ldr	r3, [r3, #0]
 8002a2a:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8002a2e:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002a30:	687b      	ldr	r3, [r7, #4]
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	695a      	ldr	r2, [r3, #20]
 8002a36:	687b      	ldr	r3, [r7, #4]
 8002a38:	681b      	ldr	r3, [r3, #0]
 8002a3a:	f022 0201 	bic.w	r2, r2, #1
 8002a3e:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a44:	2b01      	cmp	r3, #1
 8002a46:	d107      	bne.n	8002a58 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	68da      	ldr	r2, [r3, #12]
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	681b      	ldr	r3, [r3, #0]
 8002a52:	f022 0210 	bic.w	r2, r2, #16
 8002a56:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	2220      	movs	r2, #32
 8002a5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2200      	movs	r2, #0
 8002a64:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002a66:	bf00      	nop
 8002a68:	370c      	adds	r7, #12
 8002a6a:	46bd      	mov	sp, r7
 8002a6c:	bc80      	pop	{r7}
 8002a6e:	4770      	bx	lr

08002a70 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8002a70:	b580      	push	{r7, lr}
 8002a72:	b084      	sub	sp, #16
 8002a74:	af00      	add	r7, sp, #0
 8002a76:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a7c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002a7e:	68fb      	ldr	r3, [r7, #12]
 8002a80:	2200      	movs	r2, #0
 8002a82:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	2200      	movs	r2, #0
 8002a88:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8002a8a:	68f8      	ldr	r0, [r7, #12]
 8002a8c:	f7ff ff2d 	bl	80028ea <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8002a90:	bf00      	nop
 8002a92:	3710      	adds	r7, #16
 8002a94:	46bd      	mov	sp, r7
 8002a96:	bd80      	pop	{r7, pc}

08002a98 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8002a98:	b480      	push	{r7}
 8002a9a:	b085      	sub	sp, #20
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002aa6:	b2db      	uxtb	r3, r3
 8002aa8:	2b21      	cmp	r3, #33	; 0x21
 8002aaa:	d13e      	bne.n	8002b2a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002aac:	687b      	ldr	r3, [r7, #4]
 8002aae:	689b      	ldr	r3, [r3, #8]
 8002ab0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002ab4:	d114      	bne.n	8002ae0 <UART_Transmit_IT+0x48>
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	691b      	ldr	r3, [r3, #16]
 8002aba:	2b00      	cmp	r3, #0
 8002abc:	d110      	bne.n	8002ae0 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8002abe:	687b      	ldr	r3, [r7, #4]
 8002ac0:	6a1b      	ldr	r3, [r3, #32]
 8002ac2:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	881b      	ldrh	r3, [r3, #0]
 8002ac8:	461a      	mov	r2, r3
 8002aca:	687b      	ldr	r3, [r7, #4]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8002ad2:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8002ad4:	687b      	ldr	r3, [r7, #4]
 8002ad6:	6a1b      	ldr	r3, [r3, #32]
 8002ad8:	1c9a      	adds	r2, r3, #2
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	621a      	str	r2, [r3, #32]
 8002ade:	e008      	b.n	8002af2 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	6a1b      	ldr	r3, [r3, #32]
 8002ae4:	1c59      	adds	r1, r3, #1
 8002ae6:	687a      	ldr	r2, [r7, #4]
 8002ae8:	6211      	str	r1, [r2, #32]
 8002aea:	781a      	ldrb	r2, [r3, #0]
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8002af6:	b29b      	uxth	r3, r3
 8002af8:	3b01      	subs	r3, #1
 8002afa:	b29b      	uxth	r3, r3
 8002afc:	687a      	ldr	r2, [r7, #4]
 8002afe:	4619      	mov	r1, r3
 8002b00:	84d1      	strh	r1, [r2, #38]	; 0x26
 8002b02:	2b00      	cmp	r3, #0
 8002b04:	d10f      	bne.n	8002b26 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	68da      	ldr	r2, [r3, #12]
 8002b0c:	687b      	ldr	r3, [r7, #4]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002b14:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	68da      	ldr	r2, [r3, #12]
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8002b24:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002b26:	2300      	movs	r3, #0
 8002b28:	e000      	b.n	8002b2c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002b2a:	2302      	movs	r3, #2
  }
}
 8002b2c:	4618      	mov	r0, r3
 8002b2e:	3714      	adds	r7, #20
 8002b30:	46bd      	mov	sp, r7
 8002b32:	bc80      	pop	{r7}
 8002b34:	4770      	bx	lr

08002b36 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002b36:	b580      	push	{r7, lr}
 8002b38:	b082      	sub	sp, #8
 8002b3a:	af00      	add	r7, sp, #0
 8002b3c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	68da      	ldr	r2, [r3, #12]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8002b4c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	2220      	movs	r2, #32
 8002b52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002b56:	6878      	ldr	r0, [r7, #4]
 8002b58:	f7ff febe 	bl	80028d8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002b5c:	2300      	movs	r3, #0
}
 8002b5e:	4618      	mov	r0, r3
 8002b60:	3708      	adds	r7, #8
 8002b62:	46bd      	mov	sp, r7
 8002b64:	bd80      	pop	{r7, pc}

08002b66 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002b66:	b580      	push	{r7, lr}
 8002b68:	b086      	sub	sp, #24
 8002b6a:	af00      	add	r7, sp, #0
 8002b6c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002b74:	b2db      	uxtb	r3, r3
 8002b76:	2b22      	cmp	r3, #34	; 0x22
 8002b78:	f040 8099 	bne.w	8002cae <UART_Receive_IT+0x148>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	689b      	ldr	r3, [r3, #8]
 8002b80:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002b84:	d117      	bne.n	8002bb6 <UART_Receive_IT+0x50>
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	691b      	ldr	r3, [r3, #16]
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d113      	bne.n	8002bb6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8002b8e:	2300      	movs	r3, #0
 8002b90:	617b      	str	r3, [r7, #20]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002b96:	613b      	str	r3, [r7, #16]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8002b98:	687b      	ldr	r3, [r7, #4]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	685b      	ldr	r3, [r3, #4]
 8002b9e:	b29b      	uxth	r3, r3
 8002ba0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8002ba4:	b29a      	uxth	r2, r3
 8002ba6:	693b      	ldr	r3, [r7, #16]
 8002ba8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bae:	1c9a      	adds	r2, r3, #2
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	629a      	str	r2, [r3, #40]	; 0x28
 8002bb4:	e026      	b.n	8002c04 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8002bb6:	687b      	ldr	r3, [r7, #4]
 8002bb8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bba:	617b      	str	r3, [r7, #20]
      pdata16bits  = NULL;
 8002bbc:	2300      	movs	r3, #0
 8002bbe:	613b      	str	r3, [r7, #16]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	689b      	ldr	r3, [r3, #8]
 8002bc4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8002bc8:	d007      	beq.n	8002bda <UART_Receive_IT+0x74>
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	689b      	ldr	r3, [r3, #8]
 8002bce:	2b00      	cmp	r3, #0
 8002bd0:	d10a      	bne.n	8002be8 <UART_Receive_IT+0x82>
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	691b      	ldr	r3, [r3, #16]
 8002bd6:	2b00      	cmp	r3, #0
 8002bd8:	d106      	bne.n	8002be8 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	685b      	ldr	r3, [r3, #4]
 8002be0:	b2da      	uxtb	r2, r3
 8002be2:	697b      	ldr	r3, [r7, #20]
 8002be4:	701a      	strb	r2, [r3, #0]
 8002be6:	e008      	b.n	8002bfa <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8002bf4:	b2da      	uxtb	r2, r3
 8002bf6:	697b      	ldr	r3, [r7, #20]
 8002bf8:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002bfe:	1c5a      	adds	r2, r3, #1
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8002c08:	b29b      	uxth	r3, r3
 8002c0a:	3b01      	subs	r3, #1
 8002c0c:	b29b      	uxth	r3, r3
 8002c0e:	687a      	ldr	r2, [r7, #4]
 8002c10:	4619      	mov	r1, r3
 8002c12:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8002c14:	2b00      	cmp	r3, #0
 8002c16:	d148      	bne.n	8002caa <UART_Receive_IT+0x144>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	68da      	ldr	r2, [r3, #12]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f022 0220 	bic.w	r2, r2, #32
 8002c26:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002c28:	687b      	ldr	r3, [r7, #4]
 8002c2a:	681b      	ldr	r3, [r3, #0]
 8002c2c:	68da      	ldr	r2, [r3, #12]
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8002c36:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	695a      	ldr	r2, [r3, #20]
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	681b      	ldr	r3, [r3, #0]
 8002c42:	f022 0201 	bic.w	r2, r2, #1
 8002c46:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002c48:	687b      	ldr	r3, [r7, #4]
 8002c4a:	2220      	movs	r2, #32
 8002c4c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002c54:	2b01      	cmp	r3, #1
 8002c56:	d123      	bne.n	8002ca0 <UART_Receive_IT+0x13a>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	681b      	ldr	r3, [r3, #0]
 8002c62:	68da      	ldr	r2, [r3, #12]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	f022 0210 	bic.w	r2, r2, #16
 8002c6c:	60da      	str	r2, [r3, #12]

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	681b      	ldr	r3, [r3, #0]
 8002c74:	f003 0310 	and.w	r3, r3, #16
 8002c78:	2b10      	cmp	r3, #16
 8002c7a:	d10a      	bne.n	8002c92 <UART_Receive_IT+0x12c>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8002c7c:	2300      	movs	r3, #0
 8002c7e:	60fb      	str	r3, [r7, #12]
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	681b      	ldr	r3, [r3, #0]
 8002c86:	60fb      	str	r3, [r7, #12]
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	685b      	ldr	r3, [r3, #4]
 8002c8e:	60fb      	str	r3, [r7, #12]
 8002c90:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8002c96:	4619      	mov	r1, r3
 8002c98:	6878      	ldr	r0, [r7, #4]
 8002c9a:	f7ff fe2f 	bl	80028fc <HAL_UARTEx_RxEventCallback>
 8002c9e:	e002      	b.n	8002ca6 <UART_Receive_IT+0x140>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 8002ca0:	6878      	ldr	r0, [r7, #4]
 8002ca2:	f7fd ff51 	bl	8000b48 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8002ca6:	2300      	movs	r3, #0
 8002ca8:	e002      	b.n	8002cb0 <UART_Receive_IT+0x14a>
    }
    return HAL_OK;
 8002caa:	2300      	movs	r3, #0
 8002cac:	e000      	b.n	8002cb0 <UART_Receive_IT+0x14a>
  }
  else
  {
    return HAL_BUSY;
 8002cae:	2302      	movs	r3, #2
  }
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3718      	adds	r7, #24
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}

08002cb8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8002cb8:	b580      	push	{r7, lr}
 8002cba:	b084      	sub	sp, #16
 8002cbc:	af00      	add	r7, sp, #0
 8002cbe:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	681b      	ldr	r3, [r3, #0]
 8002cc4:	691b      	ldr	r3, [r3, #16]
 8002cc6:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	68da      	ldr	r2, [r3, #12]
 8002cce:	687b      	ldr	r3, [r7, #4]
 8002cd0:	681b      	ldr	r3, [r3, #0]
 8002cd2:	430a      	orrs	r2, r1
 8002cd4:	611a      	str	r2, [r3, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	689a      	ldr	r2, [r3, #8]
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	691b      	ldr	r3, [r3, #16]
 8002cde:	431a      	orrs	r2, r3
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	695b      	ldr	r3, [r3, #20]
 8002ce4:	431a      	orrs	r2, r3
 8002ce6:	687b      	ldr	r3, [r7, #4]
 8002ce8:	69db      	ldr	r3, [r3, #28]
 8002cea:	4313      	orrs	r3, r2
 8002cec:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	681b      	ldr	r3, [r3, #0]
 8002cf2:	68db      	ldr	r3, [r3, #12]
 8002cf4:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 8002cf8:	f023 030c 	bic.w	r3, r3, #12
 8002cfc:	687a      	ldr	r2, [r7, #4]
 8002cfe:	6812      	ldr	r2, [r2, #0]
 8002d00:	68b9      	ldr	r1, [r7, #8]
 8002d02:	430b      	orrs	r3, r1
 8002d04:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	695b      	ldr	r3, [r3, #20]
 8002d0c:	f423 7140 	bic.w	r1, r3, #768	; 0x300
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	699a      	ldr	r2, [r3, #24]
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	430a      	orrs	r2, r1
 8002d1a:	615a      	str	r2, [r3, #20]


  if((huart->Instance == USART1))
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	681b      	ldr	r3, [r3, #0]
 8002d20:	4a55      	ldr	r2, [pc, #340]	; (8002e78 <UART_SetConfig+0x1c0>)
 8002d22:	4293      	cmp	r3, r2
 8002d24:	d103      	bne.n	8002d2e <UART_SetConfig+0x76>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002d26:	f7ff f86f 	bl	8001e08 <HAL_RCC_GetPCLK2Freq>
 8002d2a:	60f8      	str	r0, [r7, #12]
 8002d2c:	e002      	b.n	8002d34 <UART_SetConfig+0x7c>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8002d2e:	f7ff f857 	bl	8001de0 <HAL_RCC_GetPCLK1Freq>
 8002d32:	60f8      	str	r0, [r7, #12]
  }

  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	69db      	ldr	r3, [r3, #28]
 8002d38:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002d3c:	d14c      	bne.n	8002dd8 <UART_SetConfig+0x120>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8002d3e:	68fa      	ldr	r2, [r7, #12]
 8002d40:	4613      	mov	r3, r2
 8002d42:	009b      	lsls	r3, r3, #2
 8002d44:	4413      	add	r3, r2
 8002d46:	009a      	lsls	r2, r3, #2
 8002d48:	441a      	add	r2, r3
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	685b      	ldr	r3, [r3, #4]
 8002d4e:	005b      	lsls	r3, r3, #1
 8002d50:	fbb2 f3f3 	udiv	r3, r2, r3
 8002d54:	4a49      	ldr	r2, [pc, #292]	; (8002e7c <UART_SetConfig+0x1c4>)
 8002d56:	fba2 2303 	umull	r2, r3, r2, r3
 8002d5a:	095b      	lsrs	r3, r3, #5
 8002d5c:	0119      	lsls	r1, r3, #4
 8002d5e:	68fa      	ldr	r2, [r7, #12]
 8002d60:	4613      	mov	r3, r2
 8002d62:	009b      	lsls	r3, r3, #2
 8002d64:	4413      	add	r3, r2
 8002d66:	009a      	lsls	r2, r3, #2
 8002d68:	441a      	add	r2, r3
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	685b      	ldr	r3, [r3, #4]
 8002d6e:	005b      	lsls	r3, r3, #1
 8002d70:	fbb2 f2f3 	udiv	r2, r2, r3
 8002d74:	4b41      	ldr	r3, [pc, #260]	; (8002e7c <UART_SetConfig+0x1c4>)
 8002d76:	fba3 0302 	umull	r0, r3, r3, r2
 8002d7a:	095b      	lsrs	r3, r3, #5
 8002d7c:	2064      	movs	r0, #100	; 0x64
 8002d7e:	fb00 f303 	mul.w	r3, r0, r3
 8002d82:	1ad3      	subs	r3, r2, r3
 8002d84:	00db      	lsls	r3, r3, #3
 8002d86:	3332      	adds	r3, #50	; 0x32
 8002d88:	4a3c      	ldr	r2, [pc, #240]	; (8002e7c <UART_SetConfig+0x1c4>)
 8002d8a:	fba2 2303 	umull	r2, r3, r2, r3
 8002d8e:	095b      	lsrs	r3, r3, #5
 8002d90:	005b      	lsls	r3, r3, #1
 8002d92:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8002d96:	4419      	add	r1, r3
 8002d98:	68fa      	ldr	r2, [r7, #12]
 8002d9a:	4613      	mov	r3, r2
 8002d9c:	009b      	lsls	r3, r3, #2
 8002d9e:	4413      	add	r3, r2
 8002da0:	009a      	lsls	r2, r3, #2
 8002da2:	441a      	add	r2, r3
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	685b      	ldr	r3, [r3, #4]
 8002da8:	005b      	lsls	r3, r3, #1
 8002daa:	fbb2 f2f3 	udiv	r2, r2, r3
 8002dae:	4b33      	ldr	r3, [pc, #204]	; (8002e7c <UART_SetConfig+0x1c4>)
 8002db0:	fba3 0302 	umull	r0, r3, r3, r2
 8002db4:	095b      	lsrs	r3, r3, #5
 8002db6:	2064      	movs	r0, #100	; 0x64
 8002db8:	fb00 f303 	mul.w	r3, r0, r3
 8002dbc:	1ad3      	subs	r3, r2, r3
 8002dbe:	00db      	lsls	r3, r3, #3
 8002dc0:	3332      	adds	r3, #50	; 0x32
 8002dc2:	4a2e      	ldr	r2, [pc, #184]	; (8002e7c <UART_SetConfig+0x1c4>)
 8002dc4:	fba2 2303 	umull	r2, r3, r2, r3
 8002dc8:	095b      	lsrs	r3, r3, #5
 8002dca:	f003 0207 	and.w	r2, r3, #7
 8002dce:	687b      	ldr	r3, [r7, #4]
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	440a      	add	r2, r1
 8002dd4:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8002dd6:	e04a      	b.n	8002e6e <UART_SetConfig+0x1b6>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002dd8:	68fa      	ldr	r2, [r7, #12]
 8002dda:	4613      	mov	r3, r2
 8002ddc:	009b      	lsls	r3, r3, #2
 8002dde:	4413      	add	r3, r2
 8002de0:	009a      	lsls	r2, r3, #2
 8002de2:	441a      	add	r2, r3
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	009b      	lsls	r3, r3, #2
 8002dea:	fbb2 f3f3 	udiv	r3, r2, r3
 8002dee:	4a23      	ldr	r2, [pc, #140]	; (8002e7c <UART_SetConfig+0x1c4>)
 8002df0:	fba2 2303 	umull	r2, r3, r2, r3
 8002df4:	095b      	lsrs	r3, r3, #5
 8002df6:	0119      	lsls	r1, r3, #4
 8002df8:	68fa      	ldr	r2, [r7, #12]
 8002dfa:	4613      	mov	r3, r2
 8002dfc:	009b      	lsls	r3, r3, #2
 8002dfe:	4413      	add	r3, r2
 8002e00:	009a      	lsls	r2, r3, #2
 8002e02:	441a      	add	r2, r3
 8002e04:	687b      	ldr	r3, [r7, #4]
 8002e06:	685b      	ldr	r3, [r3, #4]
 8002e08:	009b      	lsls	r3, r3, #2
 8002e0a:	fbb2 f2f3 	udiv	r2, r2, r3
 8002e0e:	4b1b      	ldr	r3, [pc, #108]	; (8002e7c <UART_SetConfig+0x1c4>)
 8002e10:	fba3 0302 	umull	r0, r3, r3, r2
 8002e14:	095b      	lsrs	r3, r3, #5
 8002e16:	2064      	movs	r0, #100	; 0x64
 8002e18:	fb00 f303 	mul.w	r3, r0, r3
 8002e1c:	1ad3      	subs	r3, r2, r3
 8002e1e:	011b      	lsls	r3, r3, #4
 8002e20:	3332      	adds	r3, #50	; 0x32
 8002e22:	4a16      	ldr	r2, [pc, #88]	; (8002e7c <UART_SetConfig+0x1c4>)
 8002e24:	fba2 2303 	umull	r2, r3, r2, r3
 8002e28:	095b      	lsrs	r3, r3, #5
 8002e2a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8002e2e:	4419      	add	r1, r3
 8002e30:	68fa      	ldr	r2, [r7, #12]
 8002e32:	4613      	mov	r3, r2
 8002e34:	009b      	lsls	r3, r3, #2
 8002e36:	4413      	add	r3, r2
 8002e38:	009a      	lsls	r2, r3, #2
 8002e3a:	441a      	add	r2, r3
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	685b      	ldr	r3, [r3, #4]
 8002e40:	009b      	lsls	r3, r3, #2
 8002e42:	fbb2 f2f3 	udiv	r2, r2, r3
 8002e46:	4b0d      	ldr	r3, [pc, #52]	; (8002e7c <UART_SetConfig+0x1c4>)
 8002e48:	fba3 0302 	umull	r0, r3, r3, r2
 8002e4c:	095b      	lsrs	r3, r3, #5
 8002e4e:	2064      	movs	r0, #100	; 0x64
 8002e50:	fb00 f303 	mul.w	r3, r0, r3
 8002e54:	1ad3      	subs	r3, r2, r3
 8002e56:	011b      	lsls	r3, r3, #4
 8002e58:	3332      	adds	r3, #50	; 0x32
 8002e5a:	4a08      	ldr	r2, [pc, #32]	; (8002e7c <UART_SetConfig+0x1c4>)
 8002e5c:	fba2 2303 	umull	r2, r3, r2, r3
 8002e60:	095b      	lsrs	r3, r3, #5
 8002e62:	f003 020f 	and.w	r2, r3, #15
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	681b      	ldr	r3, [r3, #0]
 8002e6a:	440a      	add	r2, r1
 8002e6c:	609a      	str	r2, [r3, #8]
}
 8002e6e:	bf00      	nop
 8002e70:	3710      	adds	r7, #16
 8002e72:	46bd      	mov	sp, r7
 8002e74:	bd80      	pop	{r7, pc}
 8002e76:	bf00      	nop
 8002e78:	40013800 	.word	0x40013800
 8002e7c:	51eb851f 	.word	0x51eb851f

08002e80 <__errno>:
 8002e80:	4b01      	ldr	r3, [pc, #4]	; (8002e88 <__errno+0x8>)
 8002e82:	6818      	ldr	r0, [r3, #0]
 8002e84:	4770      	bx	lr
 8002e86:	bf00      	nop
 8002e88:	2000003c 	.word	0x2000003c

08002e8c <__libc_init_array>:
 8002e8c:	b570      	push	{r4, r5, r6, lr}
 8002e8e:	2600      	movs	r6, #0
 8002e90:	4d0c      	ldr	r5, [pc, #48]	; (8002ec4 <__libc_init_array+0x38>)
 8002e92:	4c0d      	ldr	r4, [pc, #52]	; (8002ec8 <__libc_init_array+0x3c>)
 8002e94:	1b64      	subs	r4, r4, r5
 8002e96:	10a4      	asrs	r4, r4, #2
 8002e98:	42a6      	cmp	r6, r4
 8002e9a:	d109      	bne.n	8002eb0 <__libc_init_array+0x24>
 8002e9c:	f001 f82c 	bl	8003ef8 <_init>
 8002ea0:	2600      	movs	r6, #0
 8002ea2:	4d0a      	ldr	r5, [pc, #40]	; (8002ecc <__libc_init_array+0x40>)
 8002ea4:	4c0a      	ldr	r4, [pc, #40]	; (8002ed0 <__libc_init_array+0x44>)
 8002ea6:	1b64      	subs	r4, r4, r5
 8002ea8:	10a4      	asrs	r4, r4, #2
 8002eaa:	42a6      	cmp	r6, r4
 8002eac:	d105      	bne.n	8002eba <__libc_init_array+0x2e>
 8002eae:	bd70      	pop	{r4, r5, r6, pc}
 8002eb0:	f855 3b04 	ldr.w	r3, [r5], #4
 8002eb4:	4798      	blx	r3
 8002eb6:	3601      	adds	r6, #1
 8002eb8:	e7ee      	b.n	8002e98 <__libc_init_array+0xc>
 8002eba:	f855 3b04 	ldr.w	r3, [r5], #4
 8002ebe:	4798      	blx	r3
 8002ec0:	3601      	adds	r6, #1
 8002ec2:	e7f2      	b.n	8002eaa <__libc_init_array+0x1e>
 8002ec4:	08003fe8 	.word	0x08003fe8
 8002ec8:	08003fe8 	.word	0x08003fe8
 8002ecc:	08003fe8 	.word	0x08003fe8
 8002ed0:	08003fec 	.word	0x08003fec

08002ed4 <memset>:
 8002ed4:	4603      	mov	r3, r0
 8002ed6:	4402      	add	r2, r0
 8002ed8:	4293      	cmp	r3, r2
 8002eda:	d100      	bne.n	8002ede <memset+0xa>
 8002edc:	4770      	bx	lr
 8002ede:	f803 1b01 	strb.w	r1, [r3], #1
 8002ee2:	e7f9      	b.n	8002ed8 <memset+0x4>

08002ee4 <iprintf>:
 8002ee4:	b40f      	push	{r0, r1, r2, r3}
 8002ee6:	4b0a      	ldr	r3, [pc, #40]	; (8002f10 <iprintf+0x2c>)
 8002ee8:	b513      	push	{r0, r1, r4, lr}
 8002eea:	681c      	ldr	r4, [r3, #0]
 8002eec:	b124      	cbz	r4, 8002ef8 <iprintf+0x14>
 8002eee:	69a3      	ldr	r3, [r4, #24]
 8002ef0:	b913      	cbnz	r3, 8002ef8 <iprintf+0x14>
 8002ef2:	4620      	mov	r0, r4
 8002ef4:	f000 fa5a 	bl	80033ac <__sinit>
 8002ef8:	ab05      	add	r3, sp, #20
 8002efa:	4620      	mov	r0, r4
 8002efc:	9a04      	ldr	r2, [sp, #16]
 8002efe:	68a1      	ldr	r1, [r4, #8]
 8002f00:	9301      	str	r3, [sp, #4]
 8002f02:	f000 fc5d 	bl	80037c0 <_vfiprintf_r>
 8002f06:	b002      	add	sp, #8
 8002f08:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8002f0c:	b004      	add	sp, #16
 8002f0e:	4770      	bx	lr
 8002f10:	2000003c 	.word	0x2000003c

08002f14 <_puts_r>:
 8002f14:	b570      	push	{r4, r5, r6, lr}
 8002f16:	460e      	mov	r6, r1
 8002f18:	4605      	mov	r5, r0
 8002f1a:	b118      	cbz	r0, 8002f24 <_puts_r+0x10>
 8002f1c:	6983      	ldr	r3, [r0, #24]
 8002f1e:	b90b      	cbnz	r3, 8002f24 <_puts_r+0x10>
 8002f20:	f000 fa44 	bl	80033ac <__sinit>
 8002f24:	69ab      	ldr	r3, [r5, #24]
 8002f26:	68ac      	ldr	r4, [r5, #8]
 8002f28:	b913      	cbnz	r3, 8002f30 <_puts_r+0x1c>
 8002f2a:	4628      	mov	r0, r5
 8002f2c:	f000 fa3e 	bl	80033ac <__sinit>
 8002f30:	4b2c      	ldr	r3, [pc, #176]	; (8002fe4 <_puts_r+0xd0>)
 8002f32:	429c      	cmp	r4, r3
 8002f34:	d120      	bne.n	8002f78 <_puts_r+0x64>
 8002f36:	686c      	ldr	r4, [r5, #4]
 8002f38:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002f3a:	07db      	lsls	r3, r3, #31
 8002f3c:	d405      	bmi.n	8002f4a <_puts_r+0x36>
 8002f3e:	89a3      	ldrh	r3, [r4, #12]
 8002f40:	0598      	lsls	r0, r3, #22
 8002f42:	d402      	bmi.n	8002f4a <_puts_r+0x36>
 8002f44:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002f46:	f000 facf 	bl	80034e8 <__retarget_lock_acquire_recursive>
 8002f4a:	89a3      	ldrh	r3, [r4, #12]
 8002f4c:	0719      	lsls	r1, r3, #28
 8002f4e:	d51d      	bpl.n	8002f8c <_puts_r+0x78>
 8002f50:	6923      	ldr	r3, [r4, #16]
 8002f52:	b1db      	cbz	r3, 8002f8c <_puts_r+0x78>
 8002f54:	3e01      	subs	r6, #1
 8002f56:	68a3      	ldr	r3, [r4, #8]
 8002f58:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8002f5c:	3b01      	subs	r3, #1
 8002f5e:	60a3      	str	r3, [r4, #8]
 8002f60:	bb39      	cbnz	r1, 8002fb2 <_puts_r+0x9e>
 8002f62:	2b00      	cmp	r3, #0
 8002f64:	da38      	bge.n	8002fd8 <_puts_r+0xc4>
 8002f66:	4622      	mov	r2, r4
 8002f68:	210a      	movs	r1, #10
 8002f6a:	4628      	mov	r0, r5
 8002f6c:	f000 f848 	bl	8003000 <__swbuf_r>
 8002f70:	3001      	adds	r0, #1
 8002f72:	d011      	beq.n	8002f98 <_puts_r+0x84>
 8002f74:	250a      	movs	r5, #10
 8002f76:	e011      	b.n	8002f9c <_puts_r+0x88>
 8002f78:	4b1b      	ldr	r3, [pc, #108]	; (8002fe8 <_puts_r+0xd4>)
 8002f7a:	429c      	cmp	r4, r3
 8002f7c:	d101      	bne.n	8002f82 <_puts_r+0x6e>
 8002f7e:	68ac      	ldr	r4, [r5, #8]
 8002f80:	e7da      	b.n	8002f38 <_puts_r+0x24>
 8002f82:	4b1a      	ldr	r3, [pc, #104]	; (8002fec <_puts_r+0xd8>)
 8002f84:	429c      	cmp	r4, r3
 8002f86:	bf08      	it	eq
 8002f88:	68ec      	ldreq	r4, [r5, #12]
 8002f8a:	e7d5      	b.n	8002f38 <_puts_r+0x24>
 8002f8c:	4621      	mov	r1, r4
 8002f8e:	4628      	mov	r0, r5
 8002f90:	f000 f888 	bl	80030a4 <__swsetup_r>
 8002f94:	2800      	cmp	r0, #0
 8002f96:	d0dd      	beq.n	8002f54 <_puts_r+0x40>
 8002f98:	f04f 35ff 	mov.w	r5, #4294967295
 8002f9c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8002f9e:	07da      	lsls	r2, r3, #31
 8002fa0:	d405      	bmi.n	8002fae <_puts_r+0x9a>
 8002fa2:	89a3      	ldrh	r3, [r4, #12]
 8002fa4:	059b      	lsls	r3, r3, #22
 8002fa6:	d402      	bmi.n	8002fae <_puts_r+0x9a>
 8002fa8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8002faa:	f000 fa9e 	bl	80034ea <__retarget_lock_release_recursive>
 8002fae:	4628      	mov	r0, r5
 8002fb0:	bd70      	pop	{r4, r5, r6, pc}
 8002fb2:	2b00      	cmp	r3, #0
 8002fb4:	da04      	bge.n	8002fc0 <_puts_r+0xac>
 8002fb6:	69a2      	ldr	r2, [r4, #24]
 8002fb8:	429a      	cmp	r2, r3
 8002fba:	dc06      	bgt.n	8002fca <_puts_r+0xb6>
 8002fbc:	290a      	cmp	r1, #10
 8002fbe:	d004      	beq.n	8002fca <_puts_r+0xb6>
 8002fc0:	6823      	ldr	r3, [r4, #0]
 8002fc2:	1c5a      	adds	r2, r3, #1
 8002fc4:	6022      	str	r2, [r4, #0]
 8002fc6:	7019      	strb	r1, [r3, #0]
 8002fc8:	e7c5      	b.n	8002f56 <_puts_r+0x42>
 8002fca:	4622      	mov	r2, r4
 8002fcc:	4628      	mov	r0, r5
 8002fce:	f000 f817 	bl	8003000 <__swbuf_r>
 8002fd2:	3001      	adds	r0, #1
 8002fd4:	d1bf      	bne.n	8002f56 <_puts_r+0x42>
 8002fd6:	e7df      	b.n	8002f98 <_puts_r+0x84>
 8002fd8:	250a      	movs	r5, #10
 8002fda:	6823      	ldr	r3, [r4, #0]
 8002fdc:	1c5a      	adds	r2, r3, #1
 8002fde:	6022      	str	r2, [r4, #0]
 8002fe0:	701d      	strb	r5, [r3, #0]
 8002fe2:	e7db      	b.n	8002f9c <_puts_r+0x88>
 8002fe4:	08003f6c 	.word	0x08003f6c
 8002fe8:	08003f8c 	.word	0x08003f8c
 8002fec:	08003f4c 	.word	0x08003f4c

08002ff0 <puts>:
 8002ff0:	4b02      	ldr	r3, [pc, #8]	; (8002ffc <puts+0xc>)
 8002ff2:	4601      	mov	r1, r0
 8002ff4:	6818      	ldr	r0, [r3, #0]
 8002ff6:	f7ff bf8d 	b.w	8002f14 <_puts_r>
 8002ffa:	bf00      	nop
 8002ffc:	2000003c 	.word	0x2000003c

08003000 <__swbuf_r>:
 8003000:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003002:	460e      	mov	r6, r1
 8003004:	4614      	mov	r4, r2
 8003006:	4605      	mov	r5, r0
 8003008:	b118      	cbz	r0, 8003012 <__swbuf_r+0x12>
 800300a:	6983      	ldr	r3, [r0, #24]
 800300c:	b90b      	cbnz	r3, 8003012 <__swbuf_r+0x12>
 800300e:	f000 f9cd 	bl	80033ac <__sinit>
 8003012:	4b21      	ldr	r3, [pc, #132]	; (8003098 <__swbuf_r+0x98>)
 8003014:	429c      	cmp	r4, r3
 8003016:	d12b      	bne.n	8003070 <__swbuf_r+0x70>
 8003018:	686c      	ldr	r4, [r5, #4]
 800301a:	69a3      	ldr	r3, [r4, #24]
 800301c:	60a3      	str	r3, [r4, #8]
 800301e:	89a3      	ldrh	r3, [r4, #12]
 8003020:	071a      	lsls	r2, r3, #28
 8003022:	d52f      	bpl.n	8003084 <__swbuf_r+0x84>
 8003024:	6923      	ldr	r3, [r4, #16]
 8003026:	b36b      	cbz	r3, 8003084 <__swbuf_r+0x84>
 8003028:	6923      	ldr	r3, [r4, #16]
 800302a:	6820      	ldr	r0, [r4, #0]
 800302c:	b2f6      	uxtb	r6, r6
 800302e:	1ac0      	subs	r0, r0, r3
 8003030:	6963      	ldr	r3, [r4, #20]
 8003032:	4637      	mov	r7, r6
 8003034:	4283      	cmp	r3, r0
 8003036:	dc04      	bgt.n	8003042 <__swbuf_r+0x42>
 8003038:	4621      	mov	r1, r4
 800303a:	4628      	mov	r0, r5
 800303c:	f000 f922 	bl	8003284 <_fflush_r>
 8003040:	bb30      	cbnz	r0, 8003090 <__swbuf_r+0x90>
 8003042:	68a3      	ldr	r3, [r4, #8]
 8003044:	3001      	adds	r0, #1
 8003046:	3b01      	subs	r3, #1
 8003048:	60a3      	str	r3, [r4, #8]
 800304a:	6823      	ldr	r3, [r4, #0]
 800304c:	1c5a      	adds	r2, r3, #1
 800304e:	6022      	str	r2, [r4, #0]
 8003050:	701e      	strb	r6, [r3, #0]
 8003052:	6963      	ldr	r3, [r4, #20]
 8003054:	4283      	cmp	r3, r0
 8003056:	d004      	beq.n	8003062 <__swbuf_r+0x62>
 8003058:	89a3      	ldrh	r3, [r4, #12]
 800305a:	07db      	lsls	r3, r3, #31
 800305c:	d506      	bpl.n	800306c <__swbuf_r+0x6c>
 800305e:	2e0a      	cmp	r6, #10
 8003060:	d104      	bne.n	800306c <__swbuf_r+0x6c>
 8003062:	4621      	mov	r1, r4
 8003064:	4628      	mov	r0, r5
 8003066:	f000 f90d 	bl	8003284 <_fflush_r>
 800306a:	b988      	cbnz	r0, 8003090 <__swbuf_r+0x90>
 800306c:	4638      	mov	r0, r7
 800306e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003070:	4b0a      	ldr	r3, [pc, #40]	; (800309c <__swbuf_r+0x9c>)
 8003072:	429c      	cmp	r4, r3
 8003074:	d101      	bne.n	800307a <__swbuf_r+0x7a>
 8003076:	68ac      	ldr	r4, [r5, #8]
 8003078:	e7cf      	b.n	800301a <__swbuf_r+0x1a>
 800307a:	4b09      	ldr	r3, [pc, #36]	; (80030a0 <__swbuf_r+0xa0>)
 800307c:	429c      	cmp	r4, r3
 800307e:	bf08      	it	eq
 8003080:	68ec      	ldreq	r4, [r5, #12]
 8003082:	e7ca      	b.n	800301a <__swbuf_r+0x1a>
 8003084:	4621      	mov	r1, r4
 8003086:	4628      	mov	r0, r5
 8003088:	f000 f80c 	bl	80030a4 <__swsetup_r>
 800308c:	2800      	cmp	r0, #0
 800308e:	d0cb      	beq.n	8003028 <__swbuf_r+0x28>
 8003090:	f04f 37ff 	mov.w	r7, #4294967295
 8003094:	e7ea      	b.n	800306c <__swbuf_r+0x6c>
 8003096:	bf00      	nop
 8003098:	08003f6c 	.word	0x08003f6c
 800309c:	08003f8c 	.word	0x08003f8c
 80030a0:	08003f4c 	.word	0x08003f4c

080030a4 <__swsetup_r>:
 80030a4:	4b32      	ldr	r3, [pc, #200]	; (8003170 <__swsetup_r+0xcc>)
 80030a6:	b570      	push	{r4, r5, r6, lr}
 80030a8:	681d      	ldr	r5, [r3, #0]
 80030aa:	4606      	mov	r6, r0
 80030ac:	460c      	mov	r4, r1
 80030ae:	b125      	cbz	r5, 80030ba <__swsetup_r+0x16>
 80030b0:	69ab      	ldr	r3, [r5, #24]
 80030b2:	b913      	cbnz	r3, 80030ba <__swsetup_r+0x16>
 80030b4:	4628      	mov	r0, r5
 80030b6:	f000 f979 	bl	80033ac <__sinit>
 80030ba:	4b2e      	ldr	r3, [pc, #184]	; (8003174 <__swsetup_r+0xd0>)
 80030bc:	429c      	cmp	r4, r3
 80030be:	d10f      	bne.n	80030e0 <__swsetup_r+0x3c>
 80030c0:	686c      	ldr	r4, [r5, #4]
 80030c2:	89a3      	ldrh	r3, [r4, #12]
 80030c4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80030c8:	0719      	lsls	r1, r3, #28
 80030ca:	d42c      	bmi.n	8003126 <__swsetup_r+0x82>
 80030cc:	06dd      	lsls	r5, r3, #27
 80030ce:	d411      	bmi.n	80030f4 <__swsetup_r+0x50>
 80030d0:	2309      	movs	r3, #9
 80030d2:	6033      	str	r3, [r6, #0]
 80030d4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 80030d8:	f04f 30ff 	mov.w	r0, #4294967295
 80030dc:	81a3      	strh	r3, [r4, #12]
 80030de:	e03e      	b.n	800315e <__swsetup_r+0xba>
 80030e0:	4b25      	ldr	r3, [pc, #148]	; (8003178 <__swsetup_r+0xd4>)
 80030e2:	429c      	cmp	r4, r3
 80030e4:	d101      	bne.n	80030ea <__swsetup_r+0x46>
 80030e6:	68ac      	ldr	r4, [r5, #8]
 80030e8:	e7eb      	b.n	80030c2 <__swsetup_r+0x1e>
 80030ea:	4b24      	ldr	r3, [pc, #144]	; (800317c <__swsetup_r+0xd8>)
 80030ec:	429c      	cmp	r4, r3
 80030ee:	bf08      	it	eq
 80030f0:	68ec      	ldreq	r4, [r5, #12]
 80030f2:	e7e6      	b.n	80030c2 <__swsetup_r+0x1e>
 80030f4:	0758      	lsls	r0, r3, #29
 80030f6:	d512      	bpl.n	800311e <__swsetup_r+0x7a>
 80030f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80030fa:	b141      	cbz	r1, 800310e <__swsetup_r+0x6a>
 80030fc:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003100:	4299      	cmp	r1, r3
 8003102:	d002      	beq.n	800310a <__swsetup_r+0x66>
 8003104:	4630      	mov	r0, r6
 8003106:	f000 fa57 	bl	80035b8 <_free_r>
 800310a:	2300      	movs	r3, #0
 800310c:	6363      	str	r3, [r4, #52]	; 0x34
 800310e:	89a3      	ldrh	r3, [r4, #12]
 8003110:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8003114:	81a3      	strh	r3, [r4, #12]
 8003116:	2300      	movs	r3, #0
 8003118:	6063      	str	r3, [r4, #4]
 800311a:	6923      	ldr	r3, [r4, #16]
 800311c:	6023      	str	r3, [r4, #0]
 800311e:	89a3      	ldrh	r3, [r4, #12]
 8003120:	f043 0308 	orr.w	r3, r3, #8
 8003124:	81a3      	strh	r3, [r4, #12]
 8003126:	6923      	ldr	r3, [r4, #16]
 8003128:	b94b      	cbnz	r3, 800313e <__swsetup_r+0x9a>
 800312a:	89a3      	ldrh	r3, [r4, #12]
 800312c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8003130:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003134:	d003      	beq.n	800313e <__swsetup_r+0x9a>
 8003136:	4621      	mov	r1, r4
 8003138:	4630      	mov	r0, r6
 800313a:	f000 f9fd 	bl	8003538 <__smakebuf_r>
 800313e:	89a0      	ldrh	r0, [r4, #12]
 8003140:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8003144:	f010 0301 	ands.w	r3, r0, #1
 8003148:	d00a      	beq.n	8003160 <__swsetup_r+0xbc>
 800314a:	2300      	movs	r3, #0
 800314c:	60a3      	str	r3, [r4, #8]
 800314e:	6963      	ldr	r3, [r4, #20]
 8003150:	425b      	negs	r3, r3
 8003152:	61a3      	str	r3, [r4, #24]
 8003154:	6923      	ldr	r3, [r4, #16]
 8003156:	b943      	cbnz	r3, 800316a <__swsetup_r+0xc6>
 8003158:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800315c:	d1ba      	bne.n	80030d4 <__swsetup_r+0x30>
 800315e:	bd70      	pop	{r4, r5, r6, pc}
 8003160:	0781      	lsls	r1, r0, #30
 8003162:	bf58      	it	pl
 8003164:	6963      	ldrpl	r3, [r4, #20]
 8003166:	60a3      	str	r3, [r4, #8]
 8003168:	e7f4      	b.n	8003154 <__swsetup_r+0xb0>
 800316a:	2000      	movs	r0, #0
 800316c:	e7f7      	b.n	800315e <__swsetup_r+0xba>
 800316e:	bf00      	nop
 8003170:	2000003c 	.word	0x2000003c
 8003174:	08003f6c 	.word	0x08003f6c
 8003178:	08003f8c 	.word	0x08003f8c
 800317c:	08003f4c 	.word	0x08003f4c

08003180 <__sflush_r>:
 8003180:	898a      	ldrh	r2, [r1, #12]
 8003182:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003184:	4605      	mov	r5, r0
 8003186:	0710      	lsls	r0, r2, #28
 8003188:	460c      	mov	r4, r1
 800318a:	d457      	bmi.n	800323c <__sflush_r+0xbc>
 800318c:	684b      	ldr	r3, [r1, #4]
 800318e:	2b00      	cmp	r3, #0
 8003190:	dc04      	bgt.n	800319c <__sflush_r+0x1c>
 8003192:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8003194:	2b00      	cmp	r3, #0
 8003196:	dc01      	bgt.n	800319c <__sflush_r+0x1c>
 8003198:	2000      	movs	r0, #0
 800319a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800319c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800319e:	2e00      	cmp	r6, #0
 80031a0:	d0fa      	beq.n	8003198 <__sflush_r+0x18>
 80031a2:	2300      	movs	r3, #0
 80031a4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 80031a8:	682f      	ldr	r7, [r5, #0]
 80031aa:	602b      	str	r3, [r5, #0]
 80031ac:	d032      	beq.n	8003214 <__sflush_r+0x94>
 80031ae:	6d60      	ldr	r0, [r4, #84]	; 0x54
 80031b0:	89a3      	ldrh	r3, [r4, #12]
 80031b2:	075a      	lsls	r2, r3, #29
 80031b4:	d505      	bpl.n	80031c2 <__sflush_r+0x42>
 80031b6:	6863      	ldr	r3, [r4, #4]
 80031b8:	1ac0      	subs	r0, r0, r3
 80031ba:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80031bc:	b10b      	cbz	r3, 80031c2 <__sflush_r+0x42>
 80031be:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80031c0:	1ac0      	subs	r0, r0, r3
 80031c2:	2300      	movs	r3, #0
 80031c4:	4602      	mov	r2, r0
 80031c6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80031c8:	4628      	mov	r0, r5
 80031ca:	6a21      	ldr	r1, [r4, #32]
 80031cc:	47b0      	blx	r6
 80031ce:	1c43      	adds	r3, r0, #1
 80031d0:	89a3      	ldrh	r3, [r4, #12]
 80031d2:	d106      	bne.n	80031e2 <__sflush_r+0x62>
 80031d4:	6829      	ldr	r1, [r5, #0]
 80031d6:	291d      	cmp	r1, #29
 80031d8:	d82c      	bhi.n	8003234 <__sflush_r+0xb4>
 80031da:	4a29      	ldr	r2, [pc, #164]	; (8003280 <__sflush_r+0x100>)
 80031dc:	40ca      	lsrs	r2, r1
 80031de:	07d6      	lsls	r6, r2, #31
 80031e0:	d528      	bpl.n	8003234 <__sflush_r+0xb4>
 80031e2:	2200      	movs	r2, #0
 80031e4:	6062      	str	r2, [r4, #4]
 80031e6:	6922      	ldr	r2, [r4, #16]
 80031e8:	04d9      	lsls	r1, r3, #19
 80031ea:	6022      	str	r2, [r4, #0]
 80031ec:	d504      	bpl.n	80031f8 <__sflush_r+0x78>
 80031ee:	1c42      	adds	r2, r0, #1
 80031f0:	d101      	bne.n	80031f6 <__sflush_r+0x76>
 80031f2:	682b      	ldr	r3, [r5, #0]
 80031f4:	b903      	cbnz	r3, 80031f8 <__sflush_r+0x78>
 80031f6:	6560      	str	r0, [r4, #84]	; 0x54
 80031f8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80031fa:	602f      	str	r7, [r5, #0]
 80031fc:	2900      	cmp	r1, #0
 80031fe:	d0cb      	beq.n	8003198 <__sflush_r+0x18>
 8003200:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8003204:	4299      	cmp	r1, r3
 8003206:	d002      	beq.n	800320e <__sflush_r+0x8e>
 8003208:	4628      	mov	r0, r5
 800320a:	f000 f9d5 	bl	80035b8 <_free_r>
 800320e:	2000      	movs	r0, #0
 8003210:	6360      	str	r0, [r4, #52]	; 0x34
 8003212:	e7c2      	b.n	800319a <__sflush_r+0x1a>
 8003214:	6a21      	ldr	r1, [r4, #32]
 8003216:	2301      	movs	r3, #1
 8003218:	4628      	mov	r0, r5
 800321a:	47b0      	blx	r6
 800321c:	1c41      	adds	r1, r0, #1
 800321e:	d1c7      	bne.n	80031b0 <__sflush_r+0x30>
 8003220:	682b      	ldr	r3, [r5, #0]
 8003222:	2b00      	cmp	r3, #0
 8003224:	d0c4      	beq.n	80031b0 <__sflush_r+0x30>
 8003226:	2b1d      	cmp	r3, #29
 8003228:	d001      	beq.n	800322e <__sflush_r+0xae>
 800322a:	2b16      	cmp	r3, #22
 800322c:	d101      	bne.n	8003232 <__sflush_r+0xb2>
 800322e:	602f      	str	r7, [r5, #0]
 8003230:	e7b2      	b.n	8003198 <__sflush_r+0x18>
 8003232:	89a3      	ldrh	r3, [r4, #12]
 8003234:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003238:	81a3      	strh	r3, [r4, #12]
 800323a:	e7ae      	b.n	800319a <__sflush_r+0x1a>
 800323c:	690f      	ldr	r7, [r1, #16]
 800323e:	2f00      	cmp	r7, #0
 8003240:	d0aa      	beq.n	8003198 <__sflush_r+0x18>
 8003242:	0793      	lsls	r3, r2, #30
 8003244:	bf18      	it	ne
 8003246:	2300      	movne	r3, #0
 8003248:	680e      	ldr	r6, [r1, #0]
 800324a:	bf08      	it	eq
 800324c:	694b      	ldreq	r3, [r1, #20]
 800324e:	1bf6      	subs	r6, r6, r7
 8003250:	600f      	str	r7, [r1, #0]
 8003252:	608b      	str	r3, [r1, #8]
 8003254:	2e00      	cmp	r6, #0
 8003256:	dd9f      	ble.n	8003198 <__sflush_r+0x18>
 8003258:	4633      	mov	r3, r6
 800325a:	463a      	mov	r2, r7
 800325c:	4628      	mov	r0, r5
 800325e:	6a21      	ldr	r1, [r4, #32]
 8003260:	f8d4 c028 	ldr.w	ip, [r4, #40]	; 0x28
 8003264:	47e0      	blx	ip
 8003266:	2800      	cmp	r0, #0
 8003268:	dc06      	bgt.n	8003278 <__sflush_r+0xf8>
 800326a:	89a3      	ldrh	r3, [r4, #12]
 800326c:	f04f 30ff 	mov.w	r0, #4294967295
 8003270:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003274:	81a3      	strh	r3, [r4, #12]
 8003276:	e790      	b.n	800319a <__sflush_r+0x1a>
 8003278:	4407      	add	r7, r0
 800327a:	1a36      	subs	r6, r6, r0
 800327c:	e7ea      	b.n	8003254 <__sflush_r+0xd4>
 800327e:	bf00      	nop
 8003280:	20400001 	.word	0x20400001

08003284 <_fflush_r>:
 8003284:	b538      	push	{r3, r4, r5, lr}
 8003286:	690b      	ldr	r3, [r1, #16]
 8003288:	4605      	mov	r5, r0
 800328a:	460c      	mov	r4, r1
 800328c:	b913      	cbnz	r3, 8003294 <_fflush_r+0x10>
 800328e:	2500      	movs	r5, #0
 8003290:	4628      	mov	r0, r5
 8003292:	bd38      	pop	{r3, r4, r5, pc}
 8003294:	b118      	cbz	r0, 800329e <_fflush_r+0x1a>
 8003296:	6983      	ldr	r3, [r0, #24]
 8003298:	b90b      	cbnz	r3, 800329e <_fflush_r+0x1a>
 800329a:	f000 f887 	bl	80033ac <__sinit>
 800329e:	4b14      	ldr	r3, [pc, #80]	; (80032f0 <_fflush_r+0x6c>)
 80032a0:	429c      	cmp	r4, r3
 80032a2:	d11b      	bne.n	80032dc <_fflush_r+0x58>
 80032a4:	686c      	ldr	r4, [r5, #4]
 80032a6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80032aa:	2b00      	cmp	r3, #0
 80032ac:	d0ef      	beq.n	800328e <_fflush_r+0xa>
 80032ae:	6e62      	ldr	r2, [r4, #100]	; 0x64
 80032b0:	07d0      	lsls	r0, r2, #31
 80032b2:	d404      	bmi.n	80032be <_fflush_r+0x3a>
 80032b4:	0599      	lsls	r1, r3, #22
 80032b6:	d402      	bmi.n	80032be <_fflush_r+0x3a>
 80032b8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80032ba:	f000 f915 	bl	80034e8 <__retarget_lock_acquire_recursive>
 80032be:	4628      	mov	r0, r5
 80032c0:	4621      	mov	r1, r4
 80032c2:	f7ff ff5d 	bl	8003180 <__sflush_r>
 80032c6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80032c8:	4605      	mov	r5, r0
 80032ca:	07da      	lsls	r2, r3, #31
 80032cc:	d4e0      	bmi.n	8003290 <_fflush_r+0xc>
 80032ce:	89a3      	ldrh	r3, [r4, #12]
 80032d0:	059b      	lsls	r3, r3, #22
 80032d2:	d4dd      	bmi.n	8003290 <_fflush_r+0xc>
 80032d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80032d6:	f000 f908 	bl	80034ea <__retarget_lock_release_recursive>
 80032da:	e7d9      	b.n	8003290 <_fflush_r+0xc>
 80032dc:	4b05      	ldr	r3, [pc, #20]	; (80032f4 <_fflush_r+0x70>)
 80032de:	429c      	cmp	r4, r3
 80032e0:	d101      	bne.n	80032e6 <_fflush_r+0x62>
 80032e2:	68ac      	ldr	r4, [r5, #8]
 80032e4:	e7df      	b.n	80032a6 <_fflush_r+0x22>
 80032e6:	4b04      	ldr	r3, [pc, #16]	; (80032f8 <_fflush_r+0x74>)
 80032e8:	429c      	cmp	r4, r3
 80032ea:	bf08      	it	eq
 80032ec:	68ec      	ldreq	r4, [r5, #12]
 80032ee:	e7da      	b.n	80032a6 <_fflush_r+0x22>
 80032f0:	08003f6c 	.word	0x08003f6c
 80032f4:	08003f8c 	.word	0x08003f8c
 80032f8:	08003f4c 	.word	0x08003f4c

080032fc <std>:
 80032fc:	2300      	movs	r3, #0
 80032fe:	b510      	push	{r4, lr}
 8003300:	4604      	mov	r4, r0
 8003302:	e9c0 3300 	strd	r3, r3, [r0]
 8003306:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800330a:	6083      	str	r3, [r0, #8]
 800330c:	8181      	strh	r1, [r0, #12]
 800330e:	6643      	str	r3, [r0, #100]	; 0x64
 8003310:	81c2      	strh	r2, [r0, #14]
 8003312:	6183      	str	r3, [r0, #24]
 8003314:	4619      	mov	r1, r3
 8003316:	2208      	movs	r2, #8
 8003318:	305c      	adds	r0, #92	; 0x5c
 800331a:	f7ff fddb 	bl	8002ed4 <memset>
 800331e:	4b05      	ldr	r3, [pc, #20]	; (8003334 <std+0x38>)
 8003320:	6224      	str	r4, [r4, #32]
 8003322:	6263      	str	r3, [r4, #36]	; 0x24
 8003324:	4b04      	ldr	r3, [pc, #16]	; (8003338 <std+0x3c>)
 8003326:	62a3      	str	r3, [r4, #40]	; 0x28
 8003328:	4b04      	ldr	r3, [pc, #16]	; (800333c <std+0x40>)
 800332a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800332c:	4b04      	ldr	r3, [pc, #16]	; (8003340 <std+0x44>)
 800332e:	6323      	str	r3, [r4, #48]	; 0x30
 8003330:	bd10      	pop	{r4, pc}
 8003332:	bf00      	nop
 8003334:	08003d6d 	.word	0x08003d6d
 8003338:	08003d8f 	.word	0x08003d8f
 800333c:	08003dc7 	.word	0x08003dc7
 8003340:	08003deb 	.word	0x08003deb

08003344 <_cleanup_r>:
 8003344:	4901      	ldr	r1, [pc, #4]	; (800334c <_cleanup_r+0x8>)
 8003346:	f000 b8af 	b.w	80034a8 <_fwalk_reent>
 800334a:	bf00      	nop
 800334c:	08003285 	.word	0x08003285

08003350 <__sfmoreglue>:
 8003350:	2268      	movs	r2, #104	; 0x68
 8003352:	b570      	push	{r4, r5, r6, lr}
 8003354:	1e4d      	subs	r5, r1, #1
 8003356:	4355      	muls	r5, r2
 8003358:	460e      	mov	r6, r1
 800335a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800335e:	f000 f993 	bl	8003688 <_malloc_r>
 8003362:	4604      	mov	r4, r0
 8003364:	b140      	cbz	r0, 8003378 <__sfmoreglue+0x28>
 8003366:	2100      	movs	r1, #0
 8003368:	e9c0 1600 	strd	r1, r6, [r0]
 800336c:	300c      	adds	r0, #12
 800336e:	60a0      	str	r0, [r4, #8]
 8003370:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8003374:	f7ff fdae 	bl	8002ed4 <memset>
 8003378:	4620      	mov	r0, r4
 800337a:	bd70      	pop	{r4, r5, r6, pc}

0800337c <__sfp_lock_acquire>:
 800337c:	4801      	ldr	r0, [pc, #4]	; (8003384 <__sfp_lock_acquire+0x8>)
 800337e:	f000 b8b3 	b.w	80034e8 <__retarget_lock_acquire_recursive>
 8003382:	bf00      	nop
 8003384:	200001f1 	.word	0x200001f1

08003388 <__sfp_lock_release>:
 8003388:	4801      	ldr	r0, [pc, #4]	; (8003390 <__sfp_lock_release+0x8>)
 800338a:	f000 b8ae 	b.w	80034ea <__retarget_lock_release_recursive>
 800338e:	bf00      	nop
 8003390:	200001f1 	.word	0x200001f1

08003394 <__sinit_lock_acquire>:
 8003394:	4801      	ldr	r0, [pc, #4]	; (800339c <__sinit_lock_acquire+0x8>)
 8003396:	f000 b8a7 	b.w	80034e8 <__retarget_lock_acquire_recursive>
 800339a:	bf00      	nop
 800339c:	200001f2 	.word	0x200001f2

080033a0 <__sinit_lock_release>:
 80033a0:	4801      	ldr	r0, [pc, #4]	; (80033a8 <__sinit_lock_release+0x8>)
 80033a2:	f000 b8a2 	b.w	80034ea <__retarget_lock_release_recursive>
 80033a6:	bf00      	nop
 80033a8:	200001f2 	.word	0x200001f2

080033ac <__sinit>:
 80033ac:	b510      	push	{r4, lr}
 80033ae:	4604      	mov	r4, r0
 80033b0:	f7ff fff0 	bl	8003394 <__sinit_lock_acquire>
 80033b4:	69a3      	ldr	r3, [r4, #24]
 80033b6:	b11b      	cbz	r3, 80033c0 <__sinit+0x14>
 80033b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80033bc:	f7ff bff0 	b.w	80033a0 <__sinit_lock_release>
 80033c0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80033c4:	6523      	str	r3, [r4, #80]	; 0x50
 80033c6:	4b13      	ldr	r3, [pc, #76]	; (8003414 <__sinit+0x68>)
 80033c8:	4a13      	ldr	r2, [pc, #76]	; (8003418 <__sinit+0x6c>)
 80033ca:	681b      	ldr	r3, [r3, #0]
 80033cc:	62a2      	str	r2, [r4, #40]	; 0x28
 80033ce:	42a3      	cmp	r3, r4
 80033d0:	bf08      	it	eq
 80033d2:	2301      	moveq	r3, #1
 80033d4:	4620      	mov	r0, r4
 80033d6:	bf08      	it	eq
 80033d8:	61a3      	streq	r3, [r4, #24]
 80033da:	f000 f81f 	bl	800341c <__sfp>
 80033de:	6060      	str	r0, [r4, #4]
 80033e0:	4620      	mov	r0, r4
 80033e2:	f000 f81b 	bl	800341c <__sfp>
 80033e6:	60a0      	str	r0, [r4, #8]
 80033e8:	4620      	mov	r0, r4
 80033ea:	f000 f817 	bl	800341c <__sfp>
 80033ee:	2200      	movs	r2, #0
 80033f0:	2104      	movs	r1, #4
 80033f2:	60e0      	str	r0, [r4, #12]
 80033f4:	6860      	ldr	r0, [r4, #4]
 80033f6:	f7ff ff81 	bl	80032fc <std>
 80033fa:	2201      	movs	r2, #1
 80033fc:	2109      	movs	r1, #9
 80033fe:	68a0      	ldr	r0, [r4, #8]
 8003400:	f7ff ff7c 	bl	80032fc <std>
 8003404:	2202      	movs	r2, #2
 8003406:	2112      	movs	r1, #18
 8003408:	68e0      	ldr	r0, [r4, #12]
 800340a:	f7ff ff77 	bl	80032fc <std>
 800340e:	2301      	movs	r3, #1
 8003410:	61a3      	str	r3, [r4, #24]
 8003412:	e7d1      	b.n	80033b8 <__sinit+0xc>
 8003414:	08003f48 	.word	0x08003f48
 8003418:	08003345 	.word	0x08003345

0800341c <__sfp>:
 800341c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800341e:	4607      	mov	r7, r0
 8003420:	f7ff ffac 	bl	800337c <__sfp_lock_acquire>
 8003424:	4b1e      	ldr	r3, [pc, #120]	; (80034a0 <__sfp+0x84>)
 8003426:	681e      	ldr	r6, [r3, #0]
 8003428:	69b3      	ldr	r3, [r6, #24]
 800342a:	b913      	cbnz	r3, 8003432 <__sfp+0x16>
 800342c:	4630      	mov	r0, r6
 800342e:	f7ff ffbd 	bl	80033ac <__sinit>
 8003432:	3648      	adds	r6, #72	; 0x48
 8003434:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8003438:	3b01      	subs	r3, #1
 800343a:	d503      	bpl.n	8003444 <__sfp+0x28>
 800343c:	6833      	ldr	r3, [r6, #0]
 800343e:	b30b      	cbz	r3, 8003484 <__sfp+0x68>
 8003440:	6836      	ldr	r6, [r6, #0]
 8003442:	e7f7      	b.n	8003434 <__sfp+0x18>
 8003444:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8003448:	b9d5      	cbnz	r5, 8003480 <__sfp+0x64>
 800344a:	4b16      	ldr	r3, [pc, #88]	; (80034a4 <__sfp+0x88>)
 800344c:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8003450:	60e3      	str	r3, [r4, #12]
 8003452:	6665      	str	r5, [r4, #100]	; 0x64
 8003454:	f000 f847 	bl	80034e6 <__retarget_lock_init_recursive>
 8003458:	f7ff ff96 	bl	8003388 <__sfp_lock_release>
 800345c:	2208      	movs	r2, #8
 800345e:	4629      	mov	r1, r5
 8003460:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8003464:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8003468:	6025      	str	r5, [r4, #0]
 800346a:	61a5      	str	r5, [r4, #24]
 800346c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8003470:	f7ff fd30 	bl	8002ed4 <memset>
 8003474:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8003478:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800347c:	4620      	mov	r0, r4
 800347e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8003480:	3468      	adds	r4, #104	; 0x68
 8003482:	e7d9      	b.n	8003438 <__sfp+0x1c>
 8003484:	2104      	movs	r1, #4
 8003486:	4638      	mov	r0, r7
 8003488:	f7ff ff62 	bl	8003350 <__sfmoreglue>
 800348c:	4604      	mov	r4, r0
 800348e:	6030      	str	r0, [r6, #0]
 8003490:	2800      	cmp	r0, #0
 8003492:	d1d5      	bne.n	8003440 <__sfp+0x24>
 8003494:	f7ff ff78 	bl	8003388 <__sfp_lock_release>
 8003498:	230c      	movs	r3, #12
 800349a:	603b      	str	r3, [r7, #0]
 800349c:	e7ee      	b.n	800347c <__sfp+0x60>
 800349e:	bf00      	nop
 80034a0:	08003f48 	.word	0x08003f48
 80034a4:	ffff0001 	.word	0xffff0001

080034a8 <_fwalk_reent>:
 80034a8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80034ac:	4606      	mov	r6, r0
 80034ae:	4688      	mov	r8, r1
 80034b0:	2700      	movs	r7, #0
 80034b2:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80034b6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80034ba:	f1b9 0901 	subs.w	r9, r9, #1
 80034be:	d505      	bpl.n	80034cc <_fwalk_reent+0x24>
 80034c0:	6824      	ldr	r4, [r4, #0]
 80034c2:	2c00      	cmp	r4, #0
 80034c4:	d1f7      	bne.n	80034b6 <_fwalk_reent+0xe>
 80034c6:	4638      	mov	r0, r7
 80034c8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80034cc:	89ab      	ldrh	r3, [r5, #12]
 80034ce:	2b01      	cmp	r3, #1
 80034d0:	d907      	bls.n	80034e2 <_fwalk_reent+0x3a>
 80034d2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80034d6:	3301      	adds	r3, #1
 80034d8:	d003      	beq.n	80034e2 <_fwalk_reent+0x3a>
 80034da:	4629      	mov	r1, r5
 80034dc:	4630      	mov	r0, r6
 80034de:	47c0      	blx	r8
 80034e0:	4307      	orrs	r7, r0
 80034e2:	3568      	adds	r5, #104	; 0x68
 80034e4:	e7e9      	b.n	80034ba <_fwalk_reent+0x12>

080034e6 <__retarget_lock_init_recursive>:
 80034e6:	4770      	bx	lr

080034e8 <__retarget_lock_acquire_recursive>:
 80034e8:	4770      	bx	lr

080034ea <__retarget_lock_release_recursive>:
 80034ea:	4770      	bx	lr

080034ec <__swhatbuf_r>:
 80034ec:	b570      	push	{r4, r5, r6, lr}
 80034ee:	460e      	mov	r6, r1
 80034f0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80034f4:	4614      	mov	r4, r2
 80034f6:	2900      	cmp	r1, #0
 80034f8:	461d      	mov	r5, r3
 80034fa:	b096      	sub	sp, #88	; 0x58
 80034fc:	da08      	bge.n	8003510 <__swhatbuf_r+0x24>
 80034fe:	2200      	movs	r2, #0
 8003500:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8003504:	602a      	str	r2, [r5, #0]
 8003506:	061a      	lsls	r2, r3, #24
 8003508:	d410      	bmi.n	800352c <__swhatbuf_r+0x40>
 800350a:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800350e:	e00e      	b.n	800352e <__swhatbuf_r+0x42>
 8003510:	466a      	mov	r2, sp
 8003512:	f000 fc91 	bl	8003e38 <_fstat_r>
 8003516:	2800      	cmp	r0, #0
 8003518:	dbf1      	blt.n	80034fe <__swhatbuf_r+0x12>
 800351a:	9a01      	ldr	r2, [sp, #4]
 800351c:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8003520:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8003524:	425a      	negs	r2, r3
 8003526:	415a      	adcs	r2, r3
 8003528:	602a      	str	r2, [r5, #0]
 800352a:	e7ee      	b.n	800350a <__swhatbuf_r+0x1e>
 800352c:	2340      	movs	r3, #64	; 0x40
 800352e:	2000      	movs	r0, #0
 8003530:	6023      	str	r3, [r4, #0]
 8003532:	b016      	add	sp, #88	; 0x58
 8003534:	bd70      	pop	{r4, r5, r6, pc}
	...

08003538 <__smakebuf_r>:
 8003538:	898b      	ldrh	r3, [r1, #12]
 800353a:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800353c:	079d      	lsls	r5, r3, #30
 800353e:	4606      	mov	r6, r0
 8003540:	460c      	mov	r4, r1
 8003542:	d507      	bpl.n	8003554 <__smakebuf_r+0x1c>
 8003544:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8003548:	6023      	str	r3, [r4, #0]
 800354a:	6123      	str	r3, [r4, #16]
 800354c:	2301      	movs	r3, #1
 800354e:	6163      	str	r3, [r4, #20]
 8003550:	b002      	add	sp, #8
 8003552:	bd70      	pop	{r4, r5, r6, pc}
 8003554:	466a      	mov	r2, sp
 8003556:	ab01      	add	r3, sp, #4
 8003558:	f7ff ffc8 	bl	80034ec <__swhatbuf_r>
 800355c:	9900      	ldr	r1, [sp, #0]
 800355e:	4605      	mov	r5, r0
 8003560:	4630      	mov	r0, r6
 8003562:	f000 f891 	bl	8003688 <_malloc_r>
 8003566:	b948      	cbnz	r0, 800357c <__smakebuf_r+0x44>
 8003568:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800356c:	059a      	lsls	r2, r3, #22
 800356e:	d4ef      	bmi.n	8003550 <__smakebuf_r+0x18>
 8003570:	f023 0303 	bic.w	r3, r3, #3
 8003574:	f043 0302 	orr.w	r3, r3, #2
 8003578:	81a3      	strh	r3, [r4, #12]
 800357a:	e7e3      	b.n	8003544 <__smakebuf_r+0xc>
 800357c:	4b0d      	ldr	r3, [pc, #52]	; (80035b4 <__smakebuf_r+0x7c>)
 800357e:	62b3      	str	r3, [r6, #40]	; 0x28
 8003580:	89a3      	ldrh	r3, [r4, #12]
 8003582:	6020      	str	r0, [r4, #0]
 8003584:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8003588:	81a3      	strh	r3, [r4, #12]
 800358a:	9b00      	ldr	r3, [sp, #0]
 800358c:	6120      	str	r0, [r4, #16]
 800358e:	6163      	str	r3, [r4, #20]
 8003590:	9b01      	ldr	r3, [sp, #4]
 8003592:	b15b      	cbz	r3, 80035ac <__smakebuf_r+0x74>
 8003594:	4630      	mov	r0, r6
 8003596:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800359a:	f000 fc5f 	bl	8003e5c <_isatty_r>
 800359e:	b128      	cbz	r0, 80035ac <__smakebuf_r+0x74>
 80035a0:	89a3      	ldrh	r3, [r4, #12]
 80035a2:	f023 0303 	bic.w	r3, r3, #3
 80035a6:	f043 0301 	orr.w	r3, r3, #1
 80035aa:	81a3      	strh	r3, [r4, #12]
 80035ac:	89a0      	ldrh	r0, [r4, #12]
 80035ae:	4305      	orrs	r5, r0
 80035b0:	81a5      	strh	r5, [r4, #12]
 80035b2:	e7cd      	b.n	8003550 <__smakebuf_r+0x18>
 80035b4:	08003345 	.word	0x08003345

080035b8 <_free_r>:
 80035b8:	b538      	push	{r3, r4, r5, lr}
 80035ba:	4605      	mov	r5, r0
 80035bc:	2900      	cmp	r1, #0
 80035be:	d040      	beq.n	8003642 <_free_r+0x8a>
 80035c0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80035c4:	1f0c      	subs	r4, r1, #4
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	bfb8      	it	lt
 80035ca:	18e4      	addlt	r4, r4, r3
 80035cc:	f000 fc76 	bl	8003ebc <__malloc_lock>
 80035d0:	4a1c      	ldr	r2, [pc, #112]	; (8003644 <_free_r+0x8c>)
 80035d2:	6813      	ldr	r3, [r2, #0]
 80035d4:	b933      	cbnz	r3, 80035e4 <_free_r+0x2c>
 80035d6:	6063      	str	r3, [r4, #4]
 80035d8:	6014      	str	r4, [r2, #0]
 80035da:	4628      	mov	r0, r5
 80035dc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80035e0:	f000 bc72 	b.w	8003ec8 <__malloc_unlock>
 80035e4:	42a3      	cmp	r3, r4
 80035e6:	d908      	bls.n	80035fa <_free_r+0x42>
 80035e8:	6820      	ldr	r0, [r4, #0]
 80035ea:	1821      	adds	r1, r4, r0
 80035ec:	428b      	cmp	r3, r1
 80035ee:	bf01      	itttt	eq
 80035f0:	6819      	ldreq	r1, [r3, #0]
 80035f2:	685b      	ldreq	r3, [r3, #4]
 80035f4:	1809      	addeq	r1, r1, r0
 80035f6:	6021      	streq	r1, [r4, #0]
 80035f8:	e7ed      	b.n	80035d6 <_free_r+0x1e>
 80035fa:	461a      	mov	r2, r3
 80035fc:	685b      	ldr	r3, [r3, #4]
 80035fe:	b10b      	cbz	r3, 8003604 <_free_r+0x4c>
 8003600:	42a3      	cmp	r3, r4
 8003602:	d9fa      	bls.n	80035fa <_free_r+0x42>
 8003604:	6811      	ldr	r1, [r2, #0]
 8003606:	1850      	adds	r0, r2, r1
 8003608:	42a0      	cmp	r0, r4
 800360a:	d10b      	bne.n	8003624 <_free_r+0x6c>
 800360c:	6820      	ldr	r0, [r4, #0]
 800360e:	4401      	add	r1, r0
 8003610:	1850      	adds	r0, r2, r1
 8003612:	4283      	cmp	r3, r0
 8003614:	6011      	str	r1, [r2, #0]
 8003616:	d1e0      	bne.n	80035da <_free_r+0x22>
 8003618:	6818      	ldr	r0, [r3, #0]
 800361a:	685b      	ldr	r3, [r3, #4]
 800361c:	4401      	add	r1, r0
 800361e:	6011      	str	r1, [r2, #0]
 8003620:	6053      	str	r3, [r2, #4]
 8003622:	e7da      	b.n	80035da <_free_r+0x22>
 8003624:	d902      	bls.n	800362c <_free_r+0x74>
 8003626:	230c      	movs	r3, #12
 8003628:	602b      	str	r3, [r5, #0]
 800362a:	e7d6      	b.n	80035da <_free_r+0x22>
 800362c:	6820      	ldr	r0, [r4, #0]
 800362e:	1821      	adds	r1, r4, r0
 8003630:	428b      	cmp	r3, r1
 8003632:	bf01      	itttt	eq
 8003634:	6819      	ldreq	r1, [r3, #0]
 8003636:	685b      	ldreq	r3, [r3, #4]
 8003638:	1809      	addeq	r1, r1, r0
 800363a:	6021      	streq	r1, [r4, #0]
 800363c:	6063      	str	r3, [r4, #4]
 800363e:	6054      	str	r4, [r2, #4]
 8003640:	e7cb      	b.n	80035da <_free_r+0x22>
 8003642:	bd38      	pop	{r3, r4, r5, pc}
 8003644:	200001f4 	.word	0x200001f4

08003648 <sbrk_aligned>:
 8003648:	b570      	push	{r4, r5, r6, lr}
 800364a:	4e0e      	ldr	r6, [pc, #56]	; (8003684 <sbrk_aligned+0x3c>)
 800364c:	460c      	mov	r4, r1
 800364e:	6831      	ldr	r1, [r6, #0]
 8003650:	4605      	mov	r5, r0
 8003652:	b911      	cbnz	r1, 800365a <sbrk_aligned+0x12>
 8003654:	f000 fb7a 	bl	8003d4c <_sbrk_r>
 8003658:	6030      	str	r0, [r6, #0]
 800365a:	4621      	mov	r1, r4
 800365c:	4628      	mov	r0, r5
 800365e:	f000 fb75 	bl	8003d4c <_sbrk_r>
 8003662:	1c43      	adds	r3, r0, #1
 8003664:	d00a      	beq.n	800367c <sbrk_aligned+0x34>
 8003666:	1cc4      	adds	r4, r0, #3
 8003668:	f024 0403 	bic.w	r4, r4, #3
 800366c:	42a0      	cmp	r0, r4
 800366e:	d007      	beq.n	8003680 <sbrk_aligned+0x38>
 8003670:	1a21      	subs	r1, r4, r0
 8003672:	4628      	mov	r0, r5
 8003674:	f000 fb6a 	bl	8003d4c <_sbrk_r>
 8003678:	3001      	adds	r0, #1
 800367a:	d101      	bne.n	8003680 <sbrk_aligned+0x38>
 800367c:	f04f 34ff 	mov.w	r4, #4294967295
 8003680:	4620      	mov	r0, r4
 8003682:	bd70      	pop	{r4, r5, r6, pc}
 8003684:	200001f8 	.word	0x200001f8

08003688 <_malloc_r>:
 8003688:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800368c:	1ccd      	adds	r5, r1, #3
 800368e:	f025 0503 	bic.w	r5, r5, #3
 8003692:	3508      	adds	r5, #8
 8003694:	2d0c      	cmp	r5, #12
 8003696:	bf38      	it	cc
 8003698:	250c      	movcc	r5, #12
 800369a:	2d00      	cmp	r5, #0
 800369c:	4607      	mov	r7, r0
 800369e:	db01      	blt.n	80036a4 <_malloc_r+0x1c>
 80036a0:	42a9      	cmp	r1, r5
 80036a2:	d905      	bls.n	80036b0 <_malloc_r+0x28>
 80036a4:	230c      	movs	r3, #12
 80036a6:	2600      	movs	r6, #0
 80036a8:	603b      	str	r3, [r7, #0]
 80036aa:	4630      	mov	r0, r6
 80036ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80036b0:	4e2e      	ldr	r6, [pc, #184]	; (800376c <_malloc_r+0xe4>)
 80036b2:	f000 fc03 	bl	8003ebc <__malloc_lock>
 80036b6:	6833      	ldr	r3, [r6, #0]
 80036b8:	461c      	mov	r4, r3
 80036ba:	bb34      	cbnz	r4, 800370a <_malloc_r+0x82>
 80036bc:	4629      	mov	r1, r5
 80036be:	4638      	mov	r0, r7
 80036c0:	f7ff ffc2 	bl	8003648 <sbrk_aligned>
 80036c4:	1c43      	adds	r3, r0, #1
 80036c6:	4604      	mov	r4, r0
 80036c8:	d14d      	bne.n	8003766 <_malloc_r+0xde>
 80036ca:	6834      	ldr	r4, [r6, #0]
 80036cc:	4626      	mov	r6, r4
 80036ce:	2e00      	cmp	r6, #0
 80036d0:	d140      	bne.n	8003754 <_malloc_r+0xcc>
 80036d2:	6823      	ldr	r3, [r4, #0]
 80036d4:	4631      	mov	r1, r6
 80036d6:	4638      	mov	r0, r7
 80036d8:	eb04 0803 	add.w	r8, r4, r3
 80036dc:	f000 fb36 	bl	8003d4c <_sbrk_r>
 80036e0:	4580      	cmp	r8, r0
 80036e2:	d13a      	bne.n	800375a <_malloc_r+0xd2>
 80036e4:	6821      	ldr	r1, [r4, #0]
 80036e6:	3503      	adds	r5, #3
 80036e8:	1a6d      	subs	r5, r5, r1
 80036ea:	f025 0503 	bic.w	r5, r5, #3
 80036ee:	3508      	adds	r5, #8
 80036f0:	2d0c      	cmp	r5, #12
 80036f2:	bf38      	it	cc
 80036f4:	250c      	movcc	r5, #12
 80036f6:	4638      	mov	r0, r7
 80036f8:	4629      	mov	r1, r5
 80036fa:	f7ff ffa5 	bl	8003648 <sbrk_aligned>
 80036fe:	3001      	adds	r0, #1
 8003700:	d02b      	beq.n	800375a <_malloc_r+0xd2>
 8003702:	6823      	ldr	r3, [r4, #0]
 8003704:	442b      	add	r3, r5
 8003706:	6023      	str	r3, [r4, #0]
 8003708:	e00e      	b.n	8003728 <_malloc_r+0xa0>
 800370a:	6822      	ldr	r2, [r4, #0]
 800370c:	1b52      	subs	r2, r2, r5
 800370e:	d41e      	bmi.n	800374e <_malloc_r+0xc6>
 8003710:	2a0b      	cmp	r2, #11
 8003712:	d916      	bls.n	8003742 <_malloc_r+0xba>
 8003714:	1961      	adds	r1, r4, r5
 8003716:	42a3      	cmp	r3, r4
 8003718:	6025      	str	r5, [r4, #0]
 800371a:	bf18      	it	ne
 800371c:	6059      	strne	r1, [r3, #4]
 800371e:	6863      	ldr	r3, [r4, #4]
 8003720:	bf08      	it	eq
 8003722:	6031      	streq	r1, [r6, #0]
 8003724:	5162      	str	r2, [r4, r5]
 8003726:	604b      	str	r3, [r1, #4]
 8003728:	4638      	mov	r0, r7
 800372a:	f104 060b 	add.w	r6, r4, #11
 800372e:	f000 fbcb 	bl	8003ec8 <__malloc_unlock>
 8003732:	f026 0607 	bic.w	r6, r6, #7
 8003736:	1d23      	adds	r3, r4, #4
 8003738:	1af2      	subs	r2, r6, r3
 800373a:	d0b6      	beq.n	80036aa <_malloc_r+0x22>
 800373c:	1b9b      	subs	r3, r3, r6
 800373e:	50a3      	str	r3, [r4, r2]
 8003740:	e7b3      	b.n	80036aa <_malloc_r+0x22>
 8003742:	6862      	ldr	r2, [r4, #4]
 8003744:	42a3      	cmp	r3, r4
 8003746:	bf0c      	ite	eq
 8003748:	6032      	streq	r2, [r6, #0]
 800374a:	605a      	strne	r2, [r3, #4]
 800374c:	e7ec      	b.n	8003728 <_malloc_r+0xa0>
 800374e:	4623      	mov	r3, r4
 8003750:	6864      	ldr	r4, [r4, #4]
 8003752:	e7b2      	b.n	80036ba <_malloc_r+0x32>
 8003754:	4634      	mov	r4, r6
 8003756:	6876      	ldr	r6, [r6, #4]
 8003758:	e7b9      	b.n	80036ce <_malloc_r+0x46>
 800375a:	230c      	movs	r3, #12
 800375c:	4638      	mov	r0, r7
 800375e:	603b      	str	r3, [r7, #0]
 8003760:	f000 fbb2 	bl	8003ec8 <__malloc_unlock>
 8003764:	e7a1      	b.n	80036aa <_malloc_r+0x22>
 8003766:	6025      	str	r5, [r4, #0]
 8003768:	e7de      	b.n	8003728 <_malloc_r+0xa0>
 800376a:	bf00      	nop
 800376c:	200001f4 	.word	0x200001f4

08003770 <__sfputc_r>:
 8003770:	6893      	ldr	r3, [r2, #8]
 8003772:	b410      	push	{r4}
 8003774:	3b01      	subs	r3, #1
 8003776:	2b00      	cmp	r3, #0
 8003778:	6093      	str	r3, [r2, #8]
 800377a:	da07      	bge.n	800378c <__sfputc_r+0x1c>
 800377c:	6994      	ldr	r4, [r2, #24]
 800377e:	42a3      	cmp	r3, r4
 8003780:	db01      	blt.n	8003786 <__sfputc_r+0x16>
 8003782:	290a      	cmp	r1, #10
 8003784:	d102      	bne.n	800378c <__sfputc_r+0x1c>
 8003786:	bc10      	pop	{r4}
 8003788:	f7ff bc3a 	b.w	8003000 <__swbuf_r>
 800378c:	6813      	ldr	r3, [r2, #0]
 800378e:	1c58      	adds	r0, r3, #1
 8003790:	6010      	str	r0, [r2, #0]
 8003792:	7019      	strb	r1, [r3, #0]
 8003794:	4608      	mov	r0, r1
 8003796:	bc10      	pop	{r4}
 8003798:	4770      	bx	lr

0800379a <__sfputs_r>:
 800379a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800379c:	4606      	mov	r6, r0
 800379e:	460f      	mov	r7, r1
 80037a0:	4614      	mov	r4, r2
 80037a2:	18d5      	adds	r5, r2, r3
 80037a4:	42ac      	cmp	r4, r5
 80037a6:	d101      	bne.n	80037ac <__sfputs_r+0x12>
 80037a8:	2000      	movs	r0, #0
 80037aa:	e007      	b.n	80037bc <__sfputs_r+0x22>
 80037ac:	463a      	mov	r2, r7
 80037ae:	4630      	mov	r0, r6
 80037b0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80037b4:	f7ff ffdc 	bl	8003770 <__sfputc_r>
 80037b8:	1c43      	adds	r3, r0, #1
 80037ba:	d1f3      	bne.n	80037a4 <__sfputs_r+0xa>
 80037bc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080037c0 <_vfiprintf_r>:
 80037c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80037c4:	460d      	mov	r5, r1
 80037c6:	4614      	mov	r4, r2
 80037c8:	4698      	mov	r8, r3
 80037ca:	4606      	mov	r6, r0
 80037cc:	b09d      	sub	sp, #116	; 0x74
 80037ce:	b118      	cbz	r0, 80037d8 <_vfiprintf_r+0x18>
 80037d0:	6983      	ldr	r3, [r0, #24]
 80037d2:	b90b      	cbnz	r3, 80037d8 <_vfiprintf_r+0x18>
 80037d4:	f7ff fdea 	bl	80033ac <__sinit>
 80037d8:	4b89      	ldr	r3, [pc, #548]	; (8003a00 <_vfiprintf_r+0x240>)
 80037da:	429d      	cmp	r5, r3
 80037dc:	d11b      	bne.n	8003816 <_vfiprintf_r+0x56>
 80037de:	6875      	ldr	r5, [r6, #4]
 80037e0:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80037e2:	07d9      	lsls	r1, r3, #31
 80037e4:	d405      	bmi.n	80037f2 <_vfiprintf_r+0x32>
 80037e6:	89ab      	ldrh	r3, [r5, #12]
 80037e8:	059a      	lsls	r2, r3, #22
 80037ea:	d402      	bmi.n	80037f2 <_vfiprintf_r+0x32>
 80037ec:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80037ee:	f7ff fe7b 	bl	80034e8 <__retarget_lock_acquire_recursive>
 80037f2:	89ab      	ldrh	r3, [r5, #12]
 80037f4:	071b      	lsls	r3, r3, #28
 80037f6:	d501      	bpl.n	80037fc <_vfiprintf_r+0x3c>
 80037f8:	692b      	ldr	r3, [r5, #16]
 80037fa:	b9eb      	cbnz	r3, 8003838 <_vfiprintf_r+0x78>
 80037fc:	4629      	mov	r1, r5
 80037fe:	4630      	mov	r0, r6
 8003800:	f7ff fc50 	bl	80030a4 <__swsetup_r>
 8003804:	b1c0      	cbz	r0, 8003838 <_vfiprintf_r+0x78>
 8003806:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8003808:	07dc      	lsls	r4, r3, #31
 800380a:	d50e      	bpl.n	800382a <_vfiprintf_r+0x6a>
 800380c:	f04f 30ff 	mov.w	r0, #4294967295
 8003810:	b01d      	add	sp, #116	; 0x74
 8003812:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8003816:	4b7b      	ldr	r3, [pc, #492]	; (8003a04 <_vfiprintf_r+0x244>)
 8003818:	429d      	cmp	r5, r3
 800381a:	d101      	bne.n	8003820 <_vfiprintf_r+0x60>
 800381c:	68b5      	ldr	r5, [r6, #8]
 800381e:	e7df      	b.n	80037e0 <_vfiprintf_r+0x20>
 8003820:	4b79      	ldr	r3, [pc, #484]	; (8003a08 <_vfiprintf_r+0x248>)
 8003822:	429d      	cmp	r5, r3
 8003824:	bf08      	it	eq
 8003826:	68f5      	ldreq	r5, [r6, #12]
 8003828:	e7da      	b.n	80037e0 <_vfiprintf_r+0x20>
 800382a:	89ab      	ldrh	r3, [r5, #12]
 800382c:	0598      	lsls	r0, r3, #22
 800382e:	d4ed      	bmi.n	800380c <_vfiprintf_r+0x4c>
 8003830:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8003832:	f7ff fe5a 	bl	80034ea <__retarget_lock_release_recursive>
 8003836:	e7e9      	b.n	800380c <_vfiprintf_r+0x4c>
 8003838:	2300      	movs	r3, #0
 800383a:	9309      	str	r3, [sp, #36]	; 0x24
 800383c:	2320      	movs	r3, #32
 800383e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8003842:	2330      	movs	r3, #48	; 0x30
 8003844:	f04f 0901 	mov.w	r9, #1
 8003848:	f8cd 800c 	str.w	r8, [sp, #12]
 800384c:	f8df 81bc 	ldr.w	r8, [pc, #444]	; 8003a0c <_vfiprintf_r+0x24c>
 8003850:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8003854:	4623      	mov	r3, r4
 8003856:	469a      	mov	sl, r3
 8003858:	f813 2b01 	ldrb.w	r2, [r3], #1
 800385c:	b10a      	cbz	r2, 8003862 <_vfiprintf_r+0xa2>
 800385e:	2a25      	cmp	r2, #37	; 0x25
 8003860:	d1f9      	bne.n	8003856 <_vfiprintf_r+0x96>
 8003862:	ebba 0b04 	subs.w	fp, sl, r4
 8003866:	d00b      	beq.n	8003880 <_vfiprintf_r+0xc0>
 8003868:	465b      	mov	r3, fp
 800386a:	4622      	mov	r2, r4
 800386c:	4629      	mov	r1, r5
 800386e:	4630      	mov	r0, r6
 8003870:	f7ff ff93 	bl	800379a <__sfputs_r>
 8003874:	3001      	adds	r0, #1
 8003876:	f000 80aa 	beq.w	80039ce <_vfiprintf_r+0x20e>
 800387a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800387c:	445a      	add	r2, fp
 800387e:	9209      	str	r2, [sp, #36]	; 0x24
 8003880:	f89a 3000 	ldrb.w	r3, [sl]
 8003884:	2b00      	cmp	r3, #0
 8003886:	f000 80a2 	beq.w	80039ce <_vfiprintf_r+0x20e>
 800388a:	2300      	movs	r3, #0
 800388c:	f04f 32ff 	mov.w	r2, #4294967295
 8003890:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8003894:	f10a 0a01 	add.w	sl, sl, #1
 8003898:	9304      	str	r3, [sp, #16]
 800389a:	9307      	str	r3, [sp, #28]
 800389c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80038a0:	931a      	str	r3, [sp, #104]	; 0x68
 80038a2:	4654      	mov	r4, sl
 80038a4:	2205      	movs	r2, #5
 80038a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80038aa:	4858      	ldr	r0, [pc, #352]	; (8003a0c <_vfiprintf_r+0x24c>)
 80038ac:	f000 faf8 	bl	8003ea0 <memchr>
 80038b0:	9a04      	ldr	r2, [sp, #16]
 80038b2:	b9d8      	cbnz	r0, 80038ec <_vfiprintf_r+0x12c>
 80038b4:	06d1      	lsls	r1, r2, #27
 80038b6:	bf44      	itt	mi
 80038b8:	2320      	movmi	r3, #32
 80038ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80038be:	0713      	lsls	r3, r2, #28
 80038c0:	bf44      	itt	mi
 80038c2:	232b      	movmi	r3, #43	; 0x2b
 80038c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80038c8:	f89a 3000 	ldrb.w	r3, [sl]
 80038cc:	2b2a      	cmp	r3, #42	; 0x2a
 80038ce:	d015      	beq.n	80038fc <_vfiprintf_r+0x13c>
 80038d0:	4654      	mov	r4, sl
 80038d2:	2000      	movs	r0, #0
 80038d4:	f04f 0c0a 	mov.w	ip, #10
 80038d8:	9a07      	ldr	r2, [sp, #28]
 80038da:	4621      	mov	r1, r4
 80038dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80038e0:	3b30      	subs	r3, #48	; 0x30
 80038e2:	2b09      	cmp	r3, #9
 80038e4:	d94e      	bls.n	8003984 <_vfiprintf_r+0x1c4>
 80038e6:	b1b0      	cbz	r0, 8003916 <_vfiprintf_r+0x156>
 80038e8:	9207      	str	r2, [sp, #28]
 80038ea:	e014      	b.n	8003916 <_vfiprintf_r+0x156>
 80038ec:	eba0 0308 	sub.w	r3, r0, r8
 80038f0:	fa09 f303 	lsl.w	r3, r9, r3
 80038f4:	4313      	orrs	r3, r2
 80038f6:	46a2      	mov	sl, r4
 80038f8:	9304      	str	r3, [sp, #16]
 80038fa:	e7d2      	b.n	80038a2 <_vfiprintf_r+0xe2>
 80038fc:	9b03      	ldr	r3, [sp, #12]
 80038fe:	1d19      	adds	r1, r3, #4
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	9103      	str	r1, [sp, #12]
 8003904:	2b00      	cmp	r3, #0
 8003906:	bfbb      	ittet	lt
 8003908:	425b      	neglt	r3, r3
 800390a:	f042 0202 	orrlt.w	r2, r2, #2
 800390e:	9307      	strge	r3, [sp, #28]
 8003910:	9307      	strlt	r3, [sp, #28]
 8003912:	bfb8      	it	lt
 8003914:	9204      	strlt	r2, [sp, #16]
 8003916:	7823      	ldrb	r3, [r4, #0]
 8003918:	2b2e      	cmp	r3, #46	; 0x2e
 800391a:	d10c      	bne.n	8003936 <_vfiprintf_r+0x176>
 800391c:	7863      	ldrb	r3, [r4, #1]
 800391e:	2b2a      	cmp	r3, #42	; 0x2a
 8003920:	d135      	bne.n	800398e <_vfiprintf_r+0x1ce>
 8003922:	9b03      	ldr	r3, [sp, #12]
 8003924:	3402      	adds	r4, #2
 8003926:	1d1a      	adds	r2, r3, #4
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	9203      	str	r2, [sp, #12]
 800392c:	2b00      	cmp	r3, #0
 800392e:	bfb8      	it	lt
 8003930:	f04f 33ff 	movlt.w	r3, #4294967295
 8003934:	9305      	str	r3, [sp, #20]
 8003936:	f8df a0d8 	ldr.w	sl, [pc, #216]	; 8003a10 <_vfiprintf_r+0x250>
 800393a:	2203      	movs	r2, #3
 800393c:	4650      	mov	r0, sl
 800393e:	7821      	ldrb	r1, [r4, #0]
 8003940:	f000 faae 	bl	8003ea0 <memchr>
 8003944:	b140      	cbz	r0, 8003958 <_vfiprintf_r+0x198>
 8003946:	2340      	movs	r3, #64	; 0x40
 8003948:	eba0 000a 	sub.w	r0, r0, sl
 800394c:	fa03 f000 	lsl.w	r0, r3, r0
 8003950:	9b04      	ldr	r3, [sp, #16]
 8003952:	3401      	adds	r4, #1
 8003954:	4303      	orrs	r3, r0
 8003956:	9304      	str	r3, [sp, #16]
 8003958:	f814 1b01 	ldrb.w	r1, [r4], #1
 800395c:	2206      	movs	r2, #6
 800395e:	482d      	ldr	r0, [pc, #180]	; (8003a14 <_vfiprintf_r+0x254>)
 8003960:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8003964:	f000 fa9c 	bl	8003ea0 <memchr>
 8003968:	2800      	cmp	r0, #0
 800396a:	d03f      	beq.n	80039ec <_vfiprintf_r+0x22c>
 800396c:	4b2a      	ldr	r3, [pc, #168]	; (8003a18 <_vfiprintf_r+0x258>)
 800396e:	bb1b      	cbnz	r3, 80039b8 <_vfiprintf_r+0x1f8>
 8003970:	9b03      	ldr	r3, [sp, #12]
 8003972:	3307      	adds	r3, #7
 8003974:	f023 0307 	bic.w	r3, r3, #7
 8003978:	3308      	adds	r3, #8
 800397a:	9303      	str	r3, [sp, #12]
 800397c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800397e:	443b      	add	r3, r7
 8003980:	9309      	str	r3, [sp, #36]	; 0x24
 8003982:	e767      	b.n	8003854 <_vfiprintf_r+0x94>
 8003984:	460c      	mov	r4, r1
 8003986:	2001      	movs	r0, #1
 8003988:	fb0c 3202 	mla	r2, ip, r2, r3
 800398c:	e7a5      	b.n	80038da <_vfiprintf_r+0x11a>
 800398e:	2300      	movs	r3, #0
 8003990:	f04f 0c0a 	mov.w	ip, #10
 8003994:	4619      	mov	r1, r3
 8003996:	3401      	adds	r4, #1
 8003998:	9305      	str	r3, [sp, #20]
 800399a:	4620      	mov	r0, r4
 800399c:	f810 2b01 	ldrb.w	r2, [r0], #1
 80039a0:	3a30      	subs	r2, #48	; 0x30
 80039a2:	2a09      	cmp	r2, #9
 80039a4:	d903      	bls.n	80039ae <_vfiprintf_r+0x1ee>
 80039a6:	2b00      	cmp	r3, #0
 80039a8:	d0c5      	beq.n	8003936 <_vfiprintf_r+0x176>
 80039aa:	9105      	str	r1, [sp, #20]
 80039ac:	e7c3      	b.n	8003936 <_vfiprintf_r+0x176>
 80039ae:	4604      	mov	r4, r0
 80039b0:	2301      	movs	r3, #1
 80039b2:	fb0c 2101 	mla	r1, ip, r1, r2
 80039b6:	e7f0      	b.n	800399a <_vfiprintf_r+0x1da>
 80039b8:	ab03      	add	r3, sp, #12
 80039ba:	9300      	str	r3, [sp, #0]
 80039bc:	462a      	mov	r2, r5
 80039be:	4630      	mov	r0, r6
 80039c0:	4b16      	ldr	r3, [pc, #88]	; (8003a1c <_vfiprintf_r+0x25c>)
 80039c2:	a904      	add	r1, sp, #16
 80039c4:	f3af 8000 	nop.w
 80039c8:	4607      	mov	r7, r0
 80039ca:	1c78      	adds	r0, r7, #1
 80039cc:	d1d6      	bne.n	800397c <_vfiprintf_r+0x1bc>
 80039ce:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80039d0:	07d9      	lsls	r1, r3, #31
 80039d2:	d405      	bmi.n	80039e0 <_vfiprintf_r+0x220>
 80039d4:	89ab      	ldrh	r3, [r5, #12]
 80039d6:	059a      	lsls	r2, r3, #22
 80039d8:	d402      	bmi.n	80039e0 <_vfiprintf_r+0x220>
 80039da:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80039dc:	f7ff fd85 	bl	80034ea <__retarget_lock_release_recursive>
 80039e0:	89ab      	ldrh	r3, [r5, #12]
 80039e2:	065b      	lsls	r3, r3, #25
 80039e4:	f53f af12 	bmi.w	800380c <_vfiprintf_r+0x4c>
 80039e8:	9809      	ldr	r0, [sp, #36]	; 0x24
 80039ea:	e711      	b.n	8003810 <_vfiprintf_r+0x50>
 80039ec:	ab03      	add	r3, sp, #12
 80039ee:	9300      	str	r3, [sp, #0]
 80039f0:	462a      	mov	r2, r5
 80039f2:	4630      	mov	r0, r6
 80039f4:	4b09      	ldr	r3, [pc, #36]	; (8003a1c <_vfiprintf_r+0x25c>)
 80039f6:	a904      	add	r1, sp, #16
 80039f8:	f000 f882 	bl	8003b00 <_printf_i>
 80039fc:	e7e4      	b.n	80039c8 <_vfiprintf_r+0x208>
 80039fe:	bf00      	nop
 8003a00:	08003f6c 	.word	0x08003f6c
 8003a04:	08003f8c 	.word	0x08003f8c
 8003a08:	08003f4c 	.word	0x08003f4c
 8003a0c:	08003fac 	.word	0x08003fac
 8003a10:	08003fb2 	.word	0x08003fb2
 8003a14:	08003fb6 	.word	0x08003fb6
 8003a18:	00000000 	.word	0x00000000
 8003a1c:	0800379b 	.word	0x0800379b

08003a20 <_printf_common>:
 8003a20:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8003a24:	4616      	mov	r6, r2
 8003a26:	4699      	mov	r9, r3
 8003a28:	688a      	ldr	r2, [r1, #8]
 8003a2a:	690b      	ldr	r3, [r1, #16]
 8003a2c:	4607      	mov	r7, r0
 8003a2e:	4293      	cmp	r3, r2
 8003a30:	bfb8      	it	lt
 8003a32:	4613      	movlt	r3, r2
 8003a34:	6033      	str	r3, [r6, #0]
 8003a36:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8003a3a:	460c      	mov	r4, r1
 8003a3c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8003a40:	b10a      	cbz	r2, 8003a46 <_printf_common+0x26>
 8003a42:	3301      	adds	r3, #1
 8003a44:	6033      	str	r3, [r6, #0]
 8003a46:	6823      	ldr	r3, [r4, #0]
 8003a48:	0699      	lsls	r1, r3, #26
 8003a4a:	bf42      	ittt	mi
 8003a4c:	6833      	ldrmi	r3, [r6, #0]
 8003a4e:	3302      	addmi	r3, #2
 8003a50:	6033      	strmi	r3, [r6, #0]
 8003a52:	6825      	ldr	r5, [r4, #0]
 8003a54:	f015 0506 	ands.w	r5, r5, #6
 8003a58:	d106      	bne.n	8003a68 <_printf_common+0x48>
 8003a5a:	f104 0a19 	add.w	sl, r4, #25
 8003a5e:	68e3      	ldr	r3, [r4, #12]
 8003a60:	6832      	ldr	r2, [r6, #0]
 8003a62:	1a9b      	subs	r3, r3, r2
 8003a64:	42ab      	cmp	r3, r5
 8003a66:	dc28      	bgt.n	8003aba <_printf_common+0x9a>
 8003a68:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8003a6c:	1e13      	subs	r3, r2, #0
 8003a6e:	6822      	ldr	r2, [r4, #0]
 8003a70:	bf18      	it	ne
 8003a72:	2301      	movne	r3, #1
 8003a74:	0692      	lsls	r2, r2, #26
 8003a76:	d42d      	bmi.n	8003ad4 <_printf_common+0xb4>
 8003a78:	4649      	mov	r1, r9
 8003a7a:	4638      	mov	r0, r7
 8003a7c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8003a80:	47c0      	blx	r8
 8003a82:	3001      	adds	r0, #1
 8003a84:	d020      	beq.n	8003ac8 <_printf_common+0xa8>
 8003a86:	6823      	ldr	r3, [r4, #0]
 8003a88:	68e5      	ldr	r5, [r4, #12]
 8003a8a:	f003 0306 	and.w	r3, r3, #6
 8003a8e:	2b04      	cmp	r3, #4
 8003a90:	bf18      	it	ne
 8003a92:	2500      	movne	r5, #0
 8003a94:	6832      	ldr	r2, [r6, #0]
 8003a96:	f04f 0600 	mov.w	r6, #0
 8003a9a:	68a3      	ldr	r3, [r4, #8]
 8003a9c:	bf08      	it	eq
 8003a9e:	1aad      	subeq	r5, r5, r2
 8003aa0:	6922      	ldr	r2, [r4, #16]
 8003aa2:	bf08      	it	eq
 8003aa4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8003aa8:	4293      	cmp	r3, r2
 8003aaa:	bfc4      	itt	gt
 8003aac:	1a9b      	subgt	r3, r3, r2
 8003aae:	18ed      	addgt	r5, r5, r3
 8003ab0:	341a      	adds	r4, #26
 8003ab2:	42b5      	cmp	r5, r6
 8003ab4:	d11a      	bne.n	8003aec <_printf_common+0xcc>
 8003ab6:	2000      	movs	r0, #0
 8003ab8:	e008      	b.n	8003acc <_printf_common+0xac>
 8003aba:	2301      	movs	r3, #1
 8003abc:	4652      	mov	r2, sl
 8003abe:	4649      	mov	r1, r9
 8003ac0:	4638      	mov	r0, r7
 8003ac2:	47c0      	blx	r8
 8003ac4:	3001      	adds	r0, #1
 8003ac6:	d103      	bne.n	8003ad0 <_printf_common+0xb0>
 8003ac8:	f04f 30ff 	mov.w	r0, #4294967295
 8003acc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003ad0:	3501      	adds	r5, #1
 8003ad2:	e7c4      	b.n	8003a5e <_printf_common+0x3e>
 8003ad4:	2030      	movs	r0, #48	; 0x30
 8003ad6:	18e1      	adds	r1, r4, r3
 8003ad8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8003adc:	1c5a      	adds	r2, r3, #1
 8003ade:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8003ae2:	4422      	add	r2, r4
 8003ae4:	3302      	adds	r3, #2
 8003ae6:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8003aea:	e7c5      	b.n	8003a78 <_printf_common+0x58>
 8003aec:	2301      	movs	r3, #1
 8003aee:	4622      	mov	r2, r4
 8003af0:	4649      	mov	r1, r9
 8003af2:	4638      	mov	r0, r7
 8003af4:	47c0      	blx	r8
 8003af6:	3001      	adds	r0, #1
 8003af8:	d0e6      	beq.n	8003ac8 <_printf_common+0xa8>
 8003afa:	3601      	adds	r6, #1
 8003afc:	e7d9      	b.n	8003ab2 <_printf_common+0x92>
	...

08003b00 <_printf_i>:
 8003b00:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8003b04:	7e0f      	ldrb	r7, [r1, #24]
 8003b06:	4691      	mov	r9, r2
 8003b08:	2f78      	cmp	r7, #120	; 0x78
 8003b0a:	4680      	mov	r8, r0
 8003b0c:	460c      	mov	r4, r1
 8003b0e:	469a      	mov	sl, r3
 8003b10:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8003b12:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8003b16:	d807      	bhi.n	8003b28 <_printf_i+0x28>
 8003b18:	2f62      	cmp	r7, #98	; 0x62
 8003b1a:	d80a      	bhi.n	8003b32 <_printf_i+0x32>
 8003b1c:	2f00      	cmp	r7, #0
 8003b1e:	f000 80d9 	beq.w	8003cd4 <_printf_i+0x1d4>
 8003b22:	2f58      	cmp	r7, #88	; 0x58
 8003b24:	f000 80a4 	beq.w	8003c70 <_printf_i+0x170>
 8003b28:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003b2c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8003b30:	e03a      	b.n	8003ba8 <_printf_i+0xa8>
 8003b32:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8003b36:	2b15      	cmp	r3, #21
 8003b38:	d8f6      	bhi.n	8003b28 <_printf_i+0x28>
 8003b3a:	a101      	add	r1, pc, #4	; (adr r1, 8003b40 <_printf_i+0x40>)
 8003b3c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8003b40:	08003b99 	.word	0x08003b99
 8003b44:	08003bad 	.word	0x08003bad
 8003b48:	08003b29 	.word	0x08003b29
 8003b4c:	08003b29 	.word	0x08003b29
 8003b50:	08003b29 	.word	0x08003b29
 8003b54:	08003b29 	.word	0x08003b29
 8003b58:	08003bad 	.word	0x08003bad
 8003b5c:	08003b29 	.word	0x08003b29
 8003b60:	08003b29 	.word	0x08003b29
 8003b64:	08003b29 	.word	0x08003b29
 8003b68:	08003b29 	.word	0x08003b29
 8003b6c:	08003cbb 	.word	0x08003cbb
 8003b70:	08003bdd 	.word	0x08003bdd
 8003b74:	08003c9d 	.word	0x08003c9d
 8003b78:	08003b29 	.word	0x08003b29
 8003b7c:	08003b29 	.word	0x08003b29
 8003b80:	08003cdd 	.word	0x08003cdd
 8003b84:	08003b29 	.word	0x08003b29
 8003b88:	08003bdd 	.word	0x08003bdd
 8003b8c:	08003b29 	.word	0x08003b29
 8003b90:	08003b29 	.word	0x08003b29
 8003b94:	08003ca5 	.word	0x08003ca5
 8003b98:	682b      	ldr	r3, [r5, #0]
 8003b9a:	1d1a      	adds	r2, r3, #4
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	602a      	str	r2, [r5, #0]
 8003ba0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8003ba4:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8003ba8:	2301      	movs	r3, #1
 8003baa:	e0a4      	b.n	8003cf6 <_printf_i+0x1f6>
 8003bac:	6820      	ldr	r0, [r4, #0]
 8003bae:	6829      	ldr	r1, [r5, #0]
 8003bb0:	0606      	lsls	r6, r0, #24
 8003bb2:	f101 0304 	add.w	r3, r1, #4
 8003bb6:	d50a      	bpl.n	8003bce <_printf_i+0xce>
 8003bb8:	680e      	ldr	r6, [r1, #0]
 8003bba:	602b      	str	r3, [r5, #0]
 8003bbc:	2e00      	cmp	r6, #0
 8003bbe:	da03      	bge.n	8003bc8 <_printf_i+0xc8>
 8003bc0:	232d      	movs	r3, #45	; 0x2d
 8003bc2:	4276      	negs	r6, r6
 8003bc4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003bc8:	230a      	movs	r3, #10
 8003bca:	485e      	ldr	r0, [pc, #376]	; (8003d44 <_printf_i+0x244>)
 8003bcc:	e019      	b.n	8003c02 <_printf_i+0x102>
 8003bce:	680e      	ldr	r6, [r1, #0]
 8003bd0:	f010 0f40 	tst.w	r0, #64	; 0x40
 8003bd4:	602b      	str	r3, [r5, #0]
 8003bd6:	bf18      	it	ne
 8003bd8:	b236      	sxthne	r6, r6
 8003bda:	e7ef      	b.n	8003bbc <_printf_i+0xbc>
 8003bdc:	682b      	ldr	r3, [r5, #0]
 8003bde:	6820      	ldr	r0, [r4, #0]
 8003be0:	1d19      	adds	r1, r3, #4
 8003be2:	6029      	str	r1, [r5, #0]
 8003be4:	0601      	lsls	r1, r0, #24
 8003be6:	d501      	bpl.n	8003bec <_printf_i+0xec>
 8003be8:	681e      	ldr	r6, [r3, #0]
 8003bea:	e002      	b.n	8003bf2 <_printf_i+0xf2>
 8003bec:	0646      	lsls	r6, r0, #25
 8003bee:	d5fb      	bpl.n	8003be8 <_printf_i+0xe8>
 8003bf0:	881e      	ldrh	r6, [r3, #0]
 8003bf2:	2f6f      	cmp	r7, #111	; 0x6f
 8003bf4:	bf0c      	ite	eq
 8003bf6:	2308      	moveq	r3, #8
 8003bf8:	230a      	movne	r3, #10
 8003bfa:	4852      	ldr	r0, [pc, #328]	; (8003d44 <_printf_i+0x244>)
 8003bfc:	2100      	movs	r1, #0
 8003bfe:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8003c02:	6865      	ldr	r5, [r4, #4]
 8003c04:	2d00      	cmp	r5, #0
 8003c06:	bfa8      	it	ge
 8003c08:	6821      	ldrge	r1, [r4, #0]
 8003c0a:	60a5      	str	r5, [r4, #8]
 8003c0c:	bfa4      	itt	ge
 8003c0e:	f021 0104 	bicge.w	r1, r1, #4
 8003c12:	6021      	strge	r1, [r4, #0]
 8003c14:	b90e      	cbnz	r6, 8003c1a <_printf_i+0x11a>
 8003c16:	2d00      	cmp	r5, #0
 8003c18:	d04d      	beq.n	8003cb6 <_printf_i+0x1b6>
 8003c1a:	4615      	mov	r5, r2
 8003c1c:	fbb6 f1f3 	udiv	r1, r6, r3
 8003c20:	fb03 6711 	mls	r7, r3, r1, r6
 8003c24:	5dc7      	ldrb	r7, [r0, r7]
 8003c26:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8003c2a:	4637      	mov	r7, r6
 8003c2c:	42bb      	cmp	r3, r7
 8003c2e:	460e      	mov	r6, r1
 8003c30:	d9f4      	bls.n	8003c1c <_printf_i+0x11c>
 8003c32:	2b08      	cmp	r3, #8
 8003c34:	d10b      	bne.n	8003c4e <_printf_i+0x14e>
 8003c36:	6823      	ldr	r3, [r4, #0]
 8003c38:	07de      	lsls	r6, r3, #31
 8003c3a:	d508      	bpl.n	8003c4e <_printf_i+0x14e>
 8003c3c:	6923      	ldr	r3, [r4, #16]
 8003c3e:	6861      	ldr	r1, [r4, #4]
 8003c40:	4299      	cmp	r1, r3
 8003c42:	bfde      	ittt	le
 8003c44:	2330      	movle	r3, #48	; 0x30
 8003c46:	f805 3c01 	strble.w	r3, [r5, #-1]
 8003c4a:	f105 35ff 	addle.w	r5, r5, #4294967295
 8003c4e:	1b52      	subs	r2, r2, r5
 8003c50:	6122      	str	r2, [r4, #16]
 8003c52:	464b      	mov	r3, r9
 8003c54:	4621      	mov	r1, r4
 8003c56:	4640      	mov	r0, r8
 8003c58:	f8cd a000 	str.w	sl, [sp]
 8003c5c:	aa03      	add	r2, sp, #12
 8003c5e:	f7ff fedf 	bl	8003a20 <_printf_common>
 8003c62:	3001      	adds	r0, #1
 8003c64:	d14c      	bne.n	8003d00 <_printf_i+0x200>
 8003c66:	f04f 30ff 	mov.w	r0, #4294967295
 8003c6a:	b004      	add	sp, #16
 8003c6c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8003c70:	4834      	ldr	r0, [pc, #208]	; (8003d44 <_printf_i+0x244>)
 8003c72:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 8003c76:	6829      	ldr	r1, [r5, #0]
 8003c78:	6823      	ldr	r3, [r4, #0]
 8003c7a:	f851 6b04 	ldr.w	r6, [r1], #4
 8003c7e:	6029      	str	r1, [r5, #0]
 8003c80:	061d      	lsls	r5, r3, #24
 8003c82:	d514      	bpl.n	8003cae <_printf_i+0x1ae>
 8003c84:	07df      	lsls	r7, r3, #31
 8003c86:	bf44      	itt	mi
 8003c88:	f043 0320 	orrmi.w	r3, r3, #32
 8003c8c:	6023      	strmi	r3, [r4, #0]
 8003c8e:	b91e      	cbnz	r6, 8003c98 <_printf_i+0x198>
 8003c90:	6823      	ldr	r3, [r4, #0]
 8003c92:	f023 0320 	bic.w	r3, r3, #32
 8003c96:	6023      	str	r3, [r4, #0]
 8003c98:	2310      	movs	r3, #16
 8003c9a:	e7af      	b.n	8003bfc <_printf_i+0xfc>
 8003c9c:	6823      	ldr	r3, [r4, #0]
 8003c9e:	f043 0320 	orr.w	r3, r3, #32
 8003ca2:	6023      	str	r3, [r4, #0]
 8003ca4:	2378      	movs	r3, #120	; 0x78
 8003ca6:	4828      	ldr	r0, [pc, #160]	; (8003d48 <_printf_i+0x248>)
 8003ca8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8003cac:	e7e3      	b.n	8003c76 <_printf_i+0x176>
 8003cae:	0659      	lsls	r1, r3, #25
 8003cb0:	bf48      	it	mi
 8003cb2:	b2b6      	uxthmi	r6, r6
 8003cb4:	e7e6      	b.n	8003c84 <_printf_i+0x184>
 8003cb6:	4615      	mov	r5, r2
 8003cb8:	e7bb      	b.n	8003c32 <_printf_i+0x132>
 8003cba:	682b      	ldr	r3, [r5, #0]
 8003cbc:	6826      	ldr	r6, [r4, #0]
 8003cbe:	1d18      	adds	r0, r3, #4
 8003cc0:	6961      	ldr	r1, [r4, #20]
 8003cc2:	6028      	str	r0, [r5, #0]
 8003cc4:	0635      	lsls	r5, r6, #24
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	d501      	bpl.n	8003cce <_printf_i+0x1ce>
 8003cca:	6019      	str	r1, [r3, #0]
 8003ccc:	e002      	b.n	8003cd4 <_printf_i+0x1d4>
 8003cce:	0670      	lsls	r0, r6, #25
 8003cd0:	d5fb      	bpl.n	8003cca <_printf_i+0x1ca>
 8003cd2:	8019      	strh	r1, [r3, #0]
 8003cd4:	2300      	movs	r3, #0
 8003cd6:	4615      	mov	r5, r2
 8003cd8:	6123      	str	r3, [r4, #16]
 8003cda:	e7ba      	b.n	8003c52 <_printf_i+0x152>
 8003cdc:	682b      	ldr	r3, [r5, #0]
 8003cde:	2100      	movs	r1, #0
 8003ce0:	1d1a      	adds	r2, r3, #4
 8003ce2:	602a      	str	r2, [r5, #0]
 8003ce4:	681d      	ldr	r5, [r3, #0]
 8003ce6:	6862      	ldr	r2, [r4, #4]
 8003ce8:	4628      	mov	r0, r5
 8003cea:	f000 f8d9 	bl	8003ea0 <memchr>
 8003cee:	b108      	cbz	r0, 8003cf4 <_printf_i+0x1f4>
 8003cf0:	1b40      	subs	r0, r0, r5
 8003cf2:	6060      	str	r0, [r4, #4]
 8003cf4:	6863      	ldr	r3, [r4, #4]
 8003cf6:	6123      	str	r3, [r4, #16]
 8003cf8:	2300      	movs	r3, #0
 8003cfa:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8003cfe:	e7a8      	b.n	8003c52 <_printf_i+0x152>
 8003d00:	462a      	mov	r2, r5
 8003d02:	4649      	mov	r1, r9
 8003d04:	4640      	mov	r0, r8
 8003d06:	6923      	ldr	r3, [r4, #16]
 8003d08:	47d0      	blx	sl
 8003d0a:	3001      	adds	r0, #1
 8003d0c:	d0ab      	beq.n	8003c66 <_printf_i+0x166>
 8003d0e:	6823      	ldr	r3, [r4, #0]
 8003d10:	079b      	lsls	r3, r3, #30
 8003d12:	d413      	bmi.n	8003d3c <_printf_i+0x23c>
 8003d14:	68e0      	ldr	r0, [r4, #12]
 8003d16:	9b03      	ldr	r3, [sp, #12]
 8003d18:	4298      	cmp	r0, r3
 8003d1a:	bfb8      	it	lt
 8003d1c:	4618      	movlt	r0, r3
 8003d1e:	e7a4      	b.n	8003c6a <_printf_i+0x16a>
 8003d20:	2301      	movs	r3, #1
 8003d22:	4632      	mov	r2, r6
 8003d24:	4649      	mov	r1, r9
 8003d26:	4640      	mov	r0, r8
 8003d28:	47d0      	blx	sl
 8003d2a:	3001      	adds	r0, #1
 8003d2c:	d09b      	beq.n	8003c66 <_printf_i+0x166>
 8003d2e:	3501      	adds	r5, #1
 8003d30:	68e3      	ldr	r3, [r4, #12]
 8003d32:	9903      	ldr	r1, [sp, #12]
 8003d34:	1a5b      	subs	r3, r3, r1
 8003d36:	42ab      	cmp	r3, r5
 8003d38:	dcf2      	bgt.n	8003d20 <_printf_i+0x220>
 8003d3a:	e7eb      	b.n	8003d14 <_printf_i+0x214>
 8003d3c:	2500      	movs	r5, #0
 8003d3e:	f104 0619 	add.w	r6, r4, #25
 8003d42:	e7f5      	b.n	8003d30 <_printf_i+0x230>
 8003d44:	08003fbd 	.word	0x08003fbd
 8003d48:	08003fce 	.word	0x08003fce

08003d4c <_sbrk_r>:
 8003d4c:	b538      	push	{r3, r4, r5, lr}
 8003d4e:	2300      	movs	r3, #0
 8003d50:	4d05      	ldr	r5, [pc, #20]	; (8003d68 <_sbrk_r+0x1c>)
 8003d52:	4604      	mov	r4, r0
 8003d54:	4608      	mov	r0, r1
 8003d56:	602b      	str	r3, [r5, #0]
 8003d58:	f7fc fdea 	bl	8000930 <_sbrk>
 8003d5c:	1c43      	adds	r3, r0, #1
 8003d5e:	d102      	bne.n	8003d66 <_sbrk_r+0x1a>
 8003d60:	682b      	ldr	r3, [r5, #0]
 8003d62:	b103      	cbz	r3, 8003d66 <_sbrk_r+0x1a>
 8003d64:	6023      	str	r3, [r4, #0]
 8003d66:	bd38      	pop	{r3, r4, r5, pc}
 8003d68:	200001fc 	.word	0x200001fc

08003d6c <__sread>:
 8003d6c:	b510      	push	{r4, lr}
 8003d6e:	460c      	mov	r4, r1
 8003d70:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003d74:	f000 f8ae 	bl	8003ed4 <_read_r>
 8003d78:	2800      	cmp	r0, #0
 8003d7a:	bfab      	itete	ge
 8003d7c:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8003d7e:	89a3      	ldrhlt	r3, [r4, #12]
 8003d80:	181b      	addge	r3, r3, r0
 8003d82:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8003d86:	bfac      	ite	ge
 8003d88:	6563      	strge	r3, [r4, #84]	; 0x54
 8003d8a:	81a3      	strhlt	r3, [r4, #12]
 8003d8c:	bd10      	pop	{r4, pc}

08003d8e <__swrite>:
 8003d8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003d92:	461f      	mov	r7, r3
 8003d94:	898b      	ldrh	r3, [r1, #12]
 8003d96:	4605      	mov	r5, r0
 8003d98:	05db      	lsls	r3, r3, #23
 8003d9a:	460c      	mov	r4, r1
 8003d9c:	4616      	mov	r6, r2
 8003d9e:	d505      	bpl.n	8003dac <__swrite+0x1e>
 8003da0:	2302      	movs	r3, #2
 8003da2:	2200      	movs	r2, #0
 8003da4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003da8:	f000 f868 	bl	8003e7c <_lseek_r>
 8003dac:	89a3      	ldrh	r3, [r4, #12]
 8003dae:	4632      	mov	r2, r6
 8003db0:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8003db4:	81a3      	strh	r3, [r4, #12]
 8003db6:	4628      	mov	r0, r5
 8003db8:	463b      	mov	r3, r7
 8003dba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8003dbe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003dc2:	f000 b817 	b.w	8003df4 <_write_r>

08003dc6 <__sseek>:
 8003dc6:	b510      	push	{r4, lr}
 8003dc8:	460c      	mov	r4, r1
 8003dca:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003dce:	f000 f855 	bl	8003e7c <_lseek_r>
 8003dd2:	1c43      	adds	r3, r0, #1
 8003dd4:	89a3      	ldrh	r3, [r4, #12]
 8003dd6:	bf15      	itete	ne
 8003dd8:	6560      	strne	r0, [r4, #84]	; 0x54
 8003dda:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8003dde:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8003de2:	81a3      	strheq	r3, [r4, #12]
 8003de4:	bf18      	it	ne
 8003de6:	81a3      	strhne	r3, [r4, #12]
 8003de8:	bd10      	pop	{r4, pc}

08003dea <__sclose>:
 8003dea:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8003dee:	f000 b813 	b.w	8003e18 <_close_r>
	...

08003df4 <_write_r>:
 8003df4:	b538      	push	{r3, r4, r5, lr}
 8003df6:	4604      	mov	r4, r0
 8003df8:	4608      	mov	r0, r1
 8003dfa:	4611      	mov	r1, r2
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	4d05      	ldr	r5, [pc, #20]	; (8003e14 <_write_r+0x20>)
 8003e00:	602a      	str	r2, [r5, #0]
 8003e02:	461a      	mov	r2, r3
 8003e04:	f7fc fbd2 	bl	80005ac <_write>
 8003e08:	1c43      	adds	r3, r0, #1
 8003e0a:	d102      	bne.n	8003e12 <_write_r+0x1e>
 8003e0c:	682b      	ldr	r3, [r5, #0]
 8003e0e:	b103      	cbz	r3, 8003e12 <_write_r+0x1e>
 8003e10:	6023      	str	r3, [r4, #0]
 8003e12:	bd38      	pop	{r3, r4, r5, pc}
 8003e14:	200001fc 	.word	0x200001fc

08003e18 <_close_r>:
 8003e18:	b538      	push	{r3, r4, r5, lr}
 8003e1a:	2300      	movs	r3, #0
 8003e1c:	4d05      	ldr	r5, [pc, #20]	; (8003e34 <_close_r+0x1c>)
 8003e1e:	4604      	mov	r4, r0
 8003e20:	4608      	mov	r0, r1
 8003e22:	602b      	str	r3, [r5, #0]
 8003e24:	f7fc fd53 	bl	80008ce <_close>
 8003e28:	1c43      	adds	r3, r0, #1
 8003e2a:	d102      	bne.n	8003e32 <_close_r+0x1a>
 8003e2c:	682b      	ldr	r3, [r5, #0]
 8003e2e:	b103      	cbz	r3, 8003e32 <_close_r+0x1a>
 8003e30:	6023      	str	r3, [r4, #0]
 8003e32:	bd38      	pop	{r3, r4, r5, pc}
 8003e34:	200001fc 	.word	0x200001fc

08003e38 <_fstat_r>:
 8003e38:	b538      	push	{r3, r4, r5, lr}
 8003e3a:	2300      	movs	r3, #0
 8003e3c:	4d06      	ldr	r5, [pc, #24]	; (8003e58 <_fstat_r+0x20>)
 8003e3e:	4604      	mov	r4, r0
 8003e40:	4608      	mov	r0, r1
 8003e42:	4611      	mov	r1, r2
 8003e44:	602b      	str	r3, [r5, #0]
 8003e46:	f7fc fd4d 	bl	80008e4 <_fstat>
 8003e4a:	1c43      	adds	r3, r0, #1
 8003e4c:	d102      	bne.n	8003e54 <_fstat_r+0x1c>
 8003e4e:	682b      	ldr	r3, [r5, #0]
 8003e50:	b103      	cbz	r3, 8003e54 <_fstat_r+0x1c>
 8003e52:	6023      	str	r3, [r4, #0]
 8003e54:	bd38      	pop	{r3, r4, r5, pc}
 8003e56:	bf00      	nop
 8003e58:	200001fc 	.word	0x200001fc

08003e5c <_isatty_r>:
 8003e5c:	b538      	push	{r3, r4, r5, lr}
 8003e5e:	2300      	movs	r3, #0
 8003e60:	4d05      	ldr	r5, [pc, #20]	; (8003e78 <_isatty_r+0x1c>)
 8003e62:	4604      	mov	r4, r0
 8003e64:	4608      	mov	r0, r1
 8003e66:	602b      	str	r3, [r5, #0]
 8003e68:	f7fc fd4b 	bl	8000902 <_isatty>
 8003e6c:	1c43      	adds	r3, r0, #1
 8003e6e:	d102      	bne.n	8003e76 <_isatty_r+0x1a>
 8003e70:	682b      	ldr	r3, [r5, #0]
 8003e72:	b103      	cbz	r3, 8003e76 <_isatty_r+0x1a>
 8003e74:	6023      	str	r3, [r4, #0]
 8003e76:	bd38      	pop	{r3, r4, r5, pc}
 8003e78:	200001fc 	.word	0x200001fc

08003e7c <_lseek_r>:
 8003e7c:	b538      	push	{r3, r4, r5, lr}
 8003e7e:	4604      	mov	r4, r0
 8003e80:	4608      	mov	r0, r1
 8003e82:	4611      	mov	r1, r2
 8003e84:	2200      	movs	r2, #0
 8003e86:	4d05      	ldr	r5, [pc, #20]	; (8003e9c <_lseek_r+0x20>)
 8003e88:	602a      	str	r2, [r5, #0]
 8003e8a:	461a      	mov	r2, r3
 8003e8c:	f7fc fd43 	bl	8000916 <_lseek>
 8003e90:	1c43      	adds	r3, r0, #1
 8003e92:	d102      	bne.n	8003e9a <_lseek_r+0x1e>
 8003e94:	682b      	ldr	r3, [r5, #0]
 8003e96:	b103      	cbz	r3, 8003e9a <_lseek_r+0x1e>
 8003e98:	6023      	str	r3, [r4, #0]
 8003e9a:	bd38      	pop	{r3, r4, r5, pc}
 8003e9c:	200001fc 	.word	0x200001fc

08003ea0 <memchr>:
 8003ea0:	4603      	mov	r3, r0
 8003ea2:	b510      	push	{r4, lr}
 8003ea4:	b2c9      	uxtb	r1, r1
 8003ea6:	4402      	add	r2, r0
 8003ea8:	4293      	cmp	r3, r2
 8003eaa:	4618      	mov	r0, r3
 8003eac:	d101      	bne.n	8003eb2 <memchr+0x12>
 8003eae:	2000      	movs	r0, #0
 8003eb0:	e003      	b.n	8003eba <memchr+0x1a>
 8003eb2:	7804      	ldrb	r4, [r0, #0]
 8003eb4:	3301      	adds	r3, #1
 8003eb6:	428c      	cmp	r4, r1
 8003eb8:	d1f6      	bne.n	8003ea8 <memchr+0x8>
 8003eba:	bd10      	pop	{r4, pc}

08003ebc <__malloc_lock>:
 8003ebc:	4801      	ldr	r0, [pc, #4]	; (8003ec4 <__malloc_lock+0x8>)
 8003ebe:	f7ff bb13 	b.w	80034e8 <__retarget_lock_acquire_recursive>
 8003ec2:	bf00      	nop
 8003ec4:	200001f0 	.word	0x200001f0

08003ec8 <__malloc_unlock>:
 8003ec8:	4801      	ldr	r0, [pc, #4]	; (8003ed0 <__malloc_unlock+0x8>)
 8003eca:	f7ff bb0e 	b.w	80034ea <__retarget_lock_release_recursive>
 8003ece:	bf00      	nop
 8003ed0:	200001f0 	.word	0x200001f0

08003ed4 <_read_r>:
 8003ed4:	b538      	push	{r3, r4, r5, lr}
 8003ed6:	4604      	mov	r4, r0
 8003ed8:	4608      	mov	r0, r1
 8003eda:	4611      	mov	r1, r2
 8003edc:	2200      	movs	r2, #0
 8003ede:	4d05      	ldr	r5, [pc, #20]	; (8003ef4 <_read_r+0x20>)
 8003ee0:	602a      	str	r2, [r5, #0]
 8003ee2:	461a      	mov	r2, r3
 8003ee4:	f7fc fcd6 	bl	8000894 <_read>
 8003ee8:	1c43      	adds	r3, r0, #1
 8003eea:	d102      	bne.n	8003ef2 <_read_r+0x1e>
 8003eec:	682b      	ldr	r3, [r5, #0]
 8003eee:	b103      	cbz	r3, 8003ef2 <_read_r+0x1e>
 8003ef0:	6023      	str	r3, [r4, #0]
 8003ef2:	bd38      	pop	{r3, r4, r5, pc}
 8003ef4:	200001fc 	.word	0x200001fc

08003ef8 <_init>:
 8003ef8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003efa:	bf00      	nop
 8003efc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003efe:	bc08      	pop	{r3}
 8003f00:	469e      	mov	lr, r3
 8003f02:	4770      	bx	lr

08003f04 <_fini>:
 8003f04:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003f06:	bf00      	nop
 8003f08:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003f0a:	bc08      	pop	{r3}
 8003f0c:	469e      	mov	lr, r3
 8003f0e:	4770      	bx	lr
