/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  reg [5:0] celloutsig_0_18z;
  reg [2:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_35z;
  wire celloutsig_0_37z;
  wire celloutsig_0_38z;
  wire celloutsig_0_39z;
  wire celloutsig_0_3z;
  wire celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_46z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  reg [15:0] celloutsig_0_60z;
  wire celloutsig_0_66z;
  wire celloutsig_0_69z;
  wire celloutsig_0_72z;
  wire celloutsig_0_79z;
  reg [17:0] celloutsig_0_7z;
  wire celloutsig_0_81z;
  wire celloutsig_0_82z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_27z = ~((celloutsig_0_17z | celloutsig_0_0z) & (celloutsig_0_22z | celloutsig_0_1z));
  assign celloutsig_0_30z = ~((celloutsig_0_25z | celloutsig_0_26z) & (celloutsig_0_22z | celloutsig_0_13z));
  assign celloutsig_0_32z = ~((celloutsig_0_25z | celloutsig_0_3z) & (celloutsig_0_8z | celloutsig_0_0z));
  assign celloutsig_0_34z = ~((celloutsig_0_18z[3] | celloutsig_0_0z) & (celloutsig_0_21z | celloutsig_0_29z));
  assign celloutsig_0_37z = ~((celloutsig_0_16z | celloutsig_0_34z) & (celloutsig_0_9z | celloutsig_0_25z));
  assign celloutsig_0_38z = ~((celloutsig_0_27z | celloutsig_0_28z) & (celloutsig_0_7z[11] | celloutsig_0_5z));
  assign celloutsig_0_42z = ~((celloutsig_0_37z | celloutsig_0_7z[2]) & (celloutsig_0_35z | celloutsig_0_0z));
  assign celloutsig_0_46z = ~((celloutsig_0_32z | celloutsig_0_3z) & (celloutsig_0_24z | celloutsig_0_32z));
  assign celloutsig_0_59z = ~((celloutsig_0_42z | celloutsig_0_22z) & (celloutsig_0_58z | celloutsig_0_5z));
  assign celloutsig_0_72z = ~((celloutsig_0_43z | celloutsig_0_30z) & (celloutsig_0_15z | celloutsig_0_26z));
  assign celloutsig_0_79z = ~((celloutsig_0_14z | celloutsig_0_69z) & (celloutsig_0_72z | celloutsig_0_60z[10]));
  assign celloutsig_0_81z = ~((celloutsig_0_69z | celloutsig_0_35z) & (celloutsig_0_0z | celloutsig_0_79z));
  assign celloutsig_1_0z = ~((in_data[142] | in_data[159]) & (in_data[166] | in_data[178]));
  assign celloutsig_1_4z = ~((celloutsig_1_0z | celloutsig_1_0z) & (celloutsig_1_2z | celloutsig_1_0z));
  assign celloutsig_1_5z = ~((in_data[130] | celloutsig_1_0z) & (celloutsig_1_0z | celloutsig_1_0z));
  assign celloutsig_1_6z = ~((celloutsig_1_0z | in_data[137]) & (celloutsig_1_2z | celloutsig_1_4z));
  assign celloutsig_1_10z = ~((celloutsig_1_2z | celloutsig_1_7z) & (celloutsig_1_4z | celloutsig_1_0z));
  assign celloutsig_1_11z = ~((celloutsig_1_0z | celloutsig_1_0z) & (celloutsig_1_10z | in_data[158]));
  assign celloutsig_1_13z = ~((celloutsig_1_6z | celloutsig_1_9z) & (celloutsig_1_5z | celloutsig_1_2z));
  assign celloutsig_1_14z = ~((celloutsig_1_0z | celloutsig_1_0z) & (celloutsig_1_0z | in_data[140]));
  assign celloutsig_1_17z = ~((celloutsig_1_0z | celloutsig_1_13z) & (celloutsig_1_10z | in_data[168]));
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[5]) & (celloutsig_0_0z | in_data[25]));
  assign celloutsig_0_12z = ~((celloutsig_0_0z | celloutsig_0_8z) & (celloutsig_0_9z | celloutsig_0_1z));
  assign celloutsig_0_13z = ~((celloutsig_0_0z | celloutsig_0_5z) & (celloutsig_0_0z | celloutsig_0_0z));
  assign celloutsig_0_15z = ~((celloutsig_0_12z | celloutsig_0_12z) & (celloutsig_0_8z | celloutsig_0_0z));
  assign celloutsig_0_21z = ~((in_data[92] | celloutsig_0_16z) & (celloutsig_0_0z | celloutsig_0_14z));
  assign celloutsig_0_24z = ~((celloutsig_0_5z | celloutsig_0_16z) & (celloutsig_0_5z | celloutsig_0_14z));
  assign celloutsig_0_26z = ~((celloutsig_0_0z | celloutsig_0_7z[0]) & (celloutsig_0_8z | celloutsig_0_0z));
  assign celloutsig_0_0z = in_data[45] | in_data[4];
  assign celloutsig_0_28z = celloutsig_0_16z | celloutsig_0_21z;
  assign celloutsig_0_29z = celloutsig_0_16z | celloutsig_0_19z[1];
  assign celloutsig_0_3z = in_data[62] | celloutsig_0_0z;
  assign celloutsig_0_35z = celloutsig_0_0z | celloutsig_0_34z;
  assign celloutsig_0_39z = celloutsig_0_38z | in_data[89];
  assign celloutsig_0_43z = celloutsig_0_35z | celloutsig_0_0z;
  assign celloutsig_0_45z = celloutsig_0_0z | celloutsig_0_14z;
  assign celloutsig_0_5z = celloutsig_0_1z | celloutsig_0_0z;
  assign celloutsig_0_58z = celloutsig_0_0z | celloutsig_0_24z;
  assign celloutsig_0_66z = celloutsig_0_22z | celloutsig_0_45z;
  assign celloutsig_0_69z = celloutsig_0_66z | celloutsig_0_59z;
  assign celloutsig_0_8z = celloutsig_0_0z | celloutsig_0_7z[3];
  assign celloutsig_0_9z = celloutsig_0_0z | celloutsig_0_3z;
  assign celloutsig_0_82z = celloutsig_0_23z | celloutsig_0_39z;
  assign celloutsig_1_2z = celloutsig_1_0z | in_data[104];
  assign celloutsig_1_7z = celloutsig_1_2z | celloutsig_1_6z;
  assign celloutsig_1_9z = in_data[171] | celloutsig_1_0z;
  assign celloutsig_1_18z = celloutsig_1_14z | in_data[175];
  assign celloutsig_1_19z = celloutsig_1_17z | celloutsig_1_11z;
  assign celloutsig_0_16z = celloutsig_0_0z | celloutsig_0_8z;
  assign celloutsig_0_17z = celloutsig_0_12z | celloutsig_0_7z[1];
  assign celloutsig_0_14z = celloutsig_0_13z | celloutsig_0_0z;
  assign celloutsig_0_22z = in_data[47] | celloutsig_0_5z;
  assign celloutsig_0_23z = celloutsig_0_18z[1] | celloutsig_0_0z;
  assign celloutsig_0_25z = celloutsig_0_22z | celloutsig_0_0z;
  always_latch
    if (celloutsig_1_18z) celloutsig_0_60z = 16'h0000;
    else if (!clkin_data[0]) celloutsig_0_60z = { celloutsig_0_0z, celloutsig_0_46z, celloutsig_0_32z, celloutsig_0_12z, celloutsig_0_16z, celloutsig_0_58z, celloutsig_0_35z, celloutsig_0_38z, celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_0z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_7z = 18'h00000;
    else if (clkin_data[0]) celloutsig_0_7z = { in_data[57:43], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_18z = 6'h00;
    else if (clkin_data[0]) celloutsig_0_18z = { celloutsig_0_13z, celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_8z, celloutsig_0_17z };
  always_latch
    if (celloutsig_1_18z) celloutsig_0_19z = 3'h0;
    else if (clkin_data[0]) celloutsig_0_19z = { celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_17z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_81z, celloutsig_0_82z };
endmodule
