// Seed: 1409619515
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  output wire id_17;
  output wire id_16;
  output wire id_15;
  output wire id_14;
  output wire id_13;
  input wire id_12;
  input wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wand id_2;
  output wire id_1;
  assign id_2 = id_11 ? id_9 : id_3 ? id_4 == id_9 * 1'b0 : -1;
endmodule
module module_1 #(
    parameter id_1 = 32'd40,
    parameter id_2 = 32'd54
) (
    _id_1,
    _id_2
);
  output wire _id_2;
  inout wire _id_1;
  uwire [1 : id_1] id_3 = 1'd0, id_4 = 1 && "" && id_3;
  logic [id_2 : 1] id_5 = id_4 - id_4;
  parameter id_6 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_6,
      id_5,
      id_4,
      id_5,
      id_3,
      id_4,
      id_4,
      id_4,
      id_6,
      id_3,
      id_3,
      id_6
  );
  wire id_7;
  ;
endmodule
