$date
	Tue Nov  5 07:04:40 2024
$end

$version
	Synopsys VCS version U-2023.03-SP2_Full64
$end

$timescale
	1ns
$end

$comment Csum: 1 fb1ffd567bfb8bc7 $end


$scope module $unit $end
$upscope $end


$scope module top $end

$scope module bfm $end
$var reg 1 ! winc $end
$var reg 1 " wclk $end
$var reg 1 # wrst_n $end
$var reg 1 $ rinc $end
$var reg 1 % rclk $end
$var reg 1 & rrst_n $end
$var reg 8 ' wdata [7:0] $end
$var reg 8 ( rdata [7:0] $end
$var reg 1 ) wfull $end
$var reg 1 * rempty $end
$var reg 1 + rdDone $end
$var reg 1 , wrDone $end

$scope task reset_rdwr $end
$upscope $end


$scope task push $end
$var reg 8 - data [7:0] $end
$var reg 1 . last $end
$upscope $end


$scope task pop $end
$var reg 1 / last $end
$upscope $end


$scope fork unnamed$$_vcs_0 $end

$scope begin unnamed$$_vcs_1 $end
$upscope $end


$scope begin unnamed$$_vcs_2 $end
$upscope $end

$upscope $end

$upscope $end


$scope module DUT $end
$var reg 1 ! winc $end
$var reg 1 " wclk $end
$var reg 1 # wrst_n $end
$var reg 1 $ rinc $end
$var reg 1 % rclk $end
$var reg 1 & rrst_n $end
$var reg 8 0 wdata [7:0] $end
$var reg 8 1 rdata [7:0] $end
$var reg 1 2 wfull $end
$var reg 1 3 rempty $end
$var reg 4 4 waddr [3:0] $end
$var reg 4 5 raddr [3:0] $end
$var reg 5 6 wptr [4:0] $end
$var reg 5 7 rptr [4:0] $end
$var reg 5 8 wq2_rptr [4:0] $end
$var reg 5 9 rq2_wptr [4:0] $end

$scope module sync_r2w $end
$var reg 1 " wclk $end
$var reg 1 # wrst_n $end
$var reg 5 7 rptr [4:0] $end
$var reg 5 8 wq2_rptr [4:0] $end
$var reg 5 : wq1_rptr [4:0] $end
$upscope $end


$scope module sync_w2r $end
$var reg 1 % rclk $end
$var reg 1 & rrst_n $end
$var reg 5 6 wptr [4:0] $end
$var reg 5 9 rq2_wptr [4:0] $end
$var reg 5 ; rq1_wptr [4:0] $end
$upscope $end


$scope module fifomem $end
$var reg 1 ! winc $end
$var reg 1 2 wfull $end
$var reg 1 " wclk $end
$var reg 1 $ rinc $end
$var reg 1 3 rempty $end
$var reg 1 % rclk $end
$var reg 4 4 waddr [3:0] $end
$var reg 4 5 raddr [3:0] $end
$var reg 8 0 wdata [7:0] $end
$var reg 8 1 rdata [7:0] $end
$upscope $end


$scope module rptr_empty $end
$var reg 1 $ rinc $end
$var reg 1 % rclk $end
$var reg 1 & rrst_n $end
$var reg 5 9 rq2_wptr [4:0] $end
$var reg 1 3 rempty $end
$var reg 4 5 raddr [3:0] $end
$var reg 5 7 rptr [4:0] $end
$var reg 5 < rbin [4:0] $end
$var reg 5 = rgraynext [4:0] $end
$var reg 5 > rbinnext [4:0] $end
$var wire 1 ? rempty_val $end
$upscope $end


$scope module wptr_full $end
$var reg 1 ! winc $end
$var reg 1 " wclk $end
$var reg 1 # wrst_n $end
$var reg 5 8 wq2_rptr [4:0] $end
$var reg 1 2 wfull $end
$var reg 4 4 waddr [3:0] $end
$var reg 5 6 wptr [4:0] $end
$var reg 5 @ wbin [4:0] $end
$var reg 5 A wgraynext [4:0] $end
$var reg 5 B wbinnext [4:0] $end
$var wire 1 C wfull_val $end
$upscope $end

$upscope $end

$upscope $end


$scope module uvm_pkg $end
$var time 64 D setting_offset $end
$var reg 32 E uvm_global_random_seed [31:0] $end
$var reg 32 F UVM_UNBOUNDED_CONNECTIONS [31:0] $end
$var reg 1 G uvm_start_uvm_declarations $end
$var reg 32 H setting_verbosity [31:0] $end
$var reg 1 I is_verdi_set_verbosity_called $end
$upscope $end

$enddefinitions $end

#0
$dumpvars
0I
1G
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx D
b11111111111111111111111111111111 F
b00000000000000000000000000000000 H
b01000010000001111100110001000111 E
0/
0.
bxxxxxxxx (
bxxxxxxxx '
b00000000 -
13
1?
02
0C
b00000 <
b00000 >
bxxxxxxxx 1
b00000 =
b00000 7
b00000 ;
b00000 9
bxxxx 5
bxxxx 4
b00000 @
b00000 B
bxxxxxxxx 0
b00000 A
b00000 6
b00000 :
b00000 8
0%
0+
1*
0$
0&
0"
0)
0!
0,
0#
$end
b0000 5
b0000 4
#10
1"
#20
0"
#30
1"
#35
1%
#40
0"
#50
1"
#60
0"
#70
0%
1"
#80
0"
#90
1"
#100
0"
#105
1%
#110
1"
1#
#120
0"
#130
1"
#140
0%
0"
#150
1"
#160
0"
#170
1"
#175
1%
#180
0"
#190
1"
#200
0"
#210
0%
1"
#220
0"
#230
1"
#240
0"
#245
1%
#250
1"
#260
0"
#270
1"
#280
0%
0"
#290
1"
#300
0"
#310
1"
#315
1%
#320
0"
#330
1"
#340
0"
#350
0%
1"
#360
0"
#370
1"
#380
0"
#385
1%
#390
1"
#400
0"
#410
1"
#420
0%
0"
#430
1"
#440
0"
#450
1"
#455
1%
#460
0"
#470
1"
#480
0"
#490
0%
1"
#500
0"
#510
1"
#520
0"
#525
1%
1&
b00110000 -
#530
1"
1!
b00110000 '
b00110000 0
b00110010 -
b00001 B
b00001 A
#540
0"
#550
1"
b00001 @
b0001 4
b00001 6
b00010 B
b00011 A
b00110010 '
b00110010 0
b00110001 -
#560
0%
0"
#570
1"
b00010 @
b0010 4
b00011 6
b00011 B
b00010 A
b00110001 '
b00110001 0
b00110010 -
#580
0"
#590
1"
b00011 @
b0011 4
b00010 6
b00100 B
b00110 A
b00110010 '
b00110010 0
b00110110 -
#595
1%
b00010 ;
#600
0"
#610
1"
b00100 @
b0100 4
b00110 6
b00101 B
b00111 A
b00110110 '
b00110110 0
b00110101 -
#620
0"
#630
0%
1"
b00101 @
b0101 4
b00111 6
b00110 B
b00101 A
b00110101 '
b00110101 0
b00111000 -
#640
0"
#650
1"
b00110 @
b0110 4
b00101 6
b00111 B
b00100 A
b00111000 '
b00111000 0
b00110001 -
#660
0"
#665
1%
b00010 9
b00101 ;
0?
#670
1"
b00111 @
b0111 4
b00100 6
b01000 B
b01100 A
b00110001 '
b00110001 0
b00110101 -
#680
0"
#690
1"
b01000 @
b1000 4
b01100 6
b01001 B
b01101 A
b00110101 '
b00110101 0
b00110111 -
#700
0%
0"
#710
1"
b01001 @
b1001 4
b01101 6
b01010 B
b01111 A
b00110111 '
b00110111 0
b00110101 -
#720
0"
#730
1"
b01010 @
b1010 4
b01111 6
b01011 B
b01110 A
b00110101 '
b00110101 0
#735
1%
b00101 9
b01111 ;
03
0*
1$
b00001 >
b00001 =
#740
0"
#750
1"
b01011 @
b1011 4
b01110 6
b01100 B
b01010 A
b00110110 -
#760
0"
#770
0%
1"
b01100 @
b1100 4
b01010 6
b01101 B
b01011 A
b00110110 '
b00110110 0
b00110000 -
#780
0"
#790
1"
b01101 @
b1101 4
b01011 6
b01110 B
b01001 A
b00110000 '
b00110000 0
#800
0"
#805
1%
b00110000 1
b00110000 (
b01111 9
b01011 ;
b00001 <
b0001 5
b00001 7
b00010 >
b00010 =
b00011 =
#810
1"
b00001 :
b01110 @
b1110 4
b01001 6
b01111 B
b01000 A
b00110110 -
#820
0"
#830
1"
b00001 8
b01111 @
b1111 4
b01000 6
b10000 B
b11000 A
b00110110 '
b00110110 0
b00111000 -
#840
0%
0"
#850
1"
b10000 @
b0000 4
b11000 6
b10001 B
b11001 A
1C
b00111000 '
b00111000 0
b00110010 -
#860
0"
#870
1"
b10001 @
b0001 4
b11001 6
12
1)
b10001 B
0!
b00000000 '
b00000000 0
#875
1%
b00110010 1
b00110010 (
b01011 9
b11001 ;
b00010 <
b0010 5
b00011 7
b00011 >
b00010 =
#880
0"
#890
1"
b00011 :
#900
0"
#910
0%
1"
b00011 8
0C
#920
0"
#930
1"
02
0)
1!
b00110010 '
b00110010 0
b00110111 -
b10010 B
b11011 A
1C
#940
0"
#945
1%
b00110001 1
b00110001 (
b11001 9
b00011 <
b0011 5
b00010 7
b00100 >
b00101 =
b00110 =
#950
1"
b00010 :
b10010 @
b0010 4
b11011 6
12
1)
b10010 B
0!
b00000000 '
b00000000 0
#960
0"
#970
1"
b00010 8
0C
#980
0%
0"
#990
1"
02
0)
1!
b00110111 '
b00110111 0
b00111000 -
b10011 B
b11010 A
1C
#1000
0"
#1010
1"
b10011 @
b0011 4
b11010 6
12
1)
b10011 B
0!
b00000000 '
b00000000 0
#1015
1%
b00110010 1
b00110010 (
b11010 ;
b00100 <
b0100 5
b00110 7
b00101 >
b00111 =
#1020
0"
#1030
1"
b00110 :
#1040
0"
#1050
0%
1"
b00110 8
0C
#1060
0"
#1070
1"
02
0)
1!
b00111000 '
b00111000 0
b00110111 -
b10100 B
b11110 A
1C
#1080
0"
#1085
1%
b00110110 1
b00110110 (
b11010 9
b00101 <
b0101 5
b00111 7
b00110 >
b00100 =
b00101 =
#1090
1"
b00111 :
b10100 @
b0100 4
b11110 6
12
1)
b10100 B
0!
b00000000 '
b00000000 0
#1100
0"
#1110
1"
b00111 8
0C
#1120
0%
0"
#1130
1"
02
0)
1!
b00110111 '
b00110111 0
b00110010 -
b10101 B
b11111 A
1C
#1140
0"
#1150
1"
b10101 @
b0101 4
b11111 6
12
1)
b10101 B
0!
b00000000 '
b00000000 0
#1155
1%
b00110101 1
b00110101 (
b11111 ;
b00110 <
b0110 5
b00101 7
b00111 >
b00100 =
#1160
0"
#1170
1"
b00101 :
#1180
0"
#1190
0%
1"
b00101 8
0C
#1200
0"
#1210
1"
02
0)
1!
b00110010 '
b00110010 0
b00111000 -
b10110 B
b11101 A
1C
#1220
0"
#1225
1%
b00111000 1
b00111000 (
b11111 9
b00111 <
b0111 5
b00100 7
b01000 >
b01011 =
b01100 =
#1230
1"
b00100 :
b10110 @
b0110 4
b11101 6
12
1)
b10110 B
0!
b00000000 '
b00000000 0
#1240
0"
#1250
1"
b00100 8
0C
#1260
0%
0"
#1270
1"
02
0)
1!
b00111000 '
b00111000 0
b00110010 -
b10111 B
b11100 A
1C
#1280
0"
#1290
1"
b10111 @
b0111 4
b11100 6
12
1)
b10111 B
0!
b00000000 '
b00000000 0
#1295
1%
b00110001 1
b00110001 (
b11100 ;
b01000 <
b1000 5
b01100 7
b01001 >
b01101 =
#1300
0"
#1310
1"
b01100 :
#1320
0"
#1330
0%
1"
b01100 8
0C
#1340
0"
#1350
1"
02
0)
1!
b00110010 '
b00110010 0
b00111001 -
b11000 B
b10100 A
1C
#1360
0"
#1365
1%
b00110101 1
b00110101 (
b11100 9
b01001 <
b1001 5
b01101 7
b01010 >
b01110 =
b01111 =
#1370
1"
b01101 :
b11000 @
b1000 4
b10100 6
12
1)
b11000 B
0!
b00000000 '
b00000000 0
#1380
0"
#1390
1"
b01101 8
0C
#1400
0%
0"
#1410
1"
02
0)
1!
b00111001 '
b00111001 0
b00110101 -
b11001 B
b10101 A
1C
#1420
0"
#1430
1"
b11001 @
b1001 4
b10101 6
12
1)
b11001 B
0!
b00000000 '
b00000000 0
#1435
1%
b00110111 1
b00110111 (
b10101 ;
b01010 <
b1010 5
b01111 7
b01011 >
b01110 =
#1440
0"
#1450
1"
b01111 :
#1460
0"
#1470
0%
1"
b01111 8
0C
#1480
0"
#1490
1"
02
0)
1!
b00110101 '
b00110101 0
b00110000 -
b11010 B
b10111 A
1C
#1500
0"
#1505
1%
b00110101 1
b00110101 (
b10101 9
b01011 <
b1011 5
b01110 7
b01100 >
b01001 =
b01010 =
#1510
1"
b01110 :
b11010 @
b1010 4
b10111 6
12
1)
b11010 B
0!
b00000000 '
b00000000 0
#1520
0"
#1530
1"
b01110 8
0C
#1540
0%
0"
#1550
1"
02
0)
1!
b00110000 '
b00110000 0
b00110111 -
b11011 B
b10110 A
1C
#1560
0"
#1570
1"
b11011 @
b1011 4
b10110 6
12
1)
b11011 B
0!
b00000000 '
b00000000 0
#1575
1%
b10110 ;
b01100 <
b1100 5
b01010 7
b01101 >
b01011 =
#1580
0"
#1590
1"
b01010 :
#1600
0"
#1610
0%
1"
b01010 8
0C
#1620
0"
#1630
1"
02
0)
1!
b00110111 '
b00110111 0
b00110001 -
b11100 B
b10010 A
1C
#1640
0"
#1645
1%
b00110110 1
b00110110 (
b10110 9
b01101 <
b1101 5
b01011 7
b01110 >
b01000 =
b01001 =
#1650
1"
b01011 :
b11100 @
b1100 4
b10010 6
12
1)
b11100 B
0!
b00000000 '
b00000000 0
#1660
0"
#1670
1"
b01011 8
0C
#1680
0%
0"
#1690
1"
02
0)
1!
b00110001 '
b00110001 0
b00110111 -
b11101 B
b10011 A
1C
#1700
0"
#1710
1"
b11101 @
b1101 4
b10011 6
12
1)
b11101 B
0!
b00000000 '
b00000000 0
#1715
1%
b00110000 1
b00110000 (
b10011 ;
b01110 <
b1110 5
b01001 7
b01111 >
b01000 =
#1720
0"
#1730
1"
b01001 :
#1740
0"
#1750
0%
1"
b01001 8
0C
#1760
0"
#1770
1"
02
0)
1!
b00110111 '
b00110111 0
