//! **************************************************************************
// Written by: Map P.20131013 on Fri Jul 19 19:43:06 2019
//! **************************************************************************

SCHEMATIC START;
COMP "seg_data<0>" LOCATE = SITE "C7" LEVEL 1;
COMP "seg_data<1>" LOCATE = SITE "E6" LEVEL 1;
COMP "seg_data<2>" LOCATE = SITE "C5" LEVEL 1;
COMP "seg_data<3>" LOCATE = SITE "F7" LEVEL 1;
COMP "seg_data<4>" LOCATE = SITE "D6" LEVEL 1;
COMP "seg_data<5>" LOCATE = SITE "E7" LEVEL 1;
COMP "seg_data<6>" LOCATE = SITE "D5" LEVEL 1;
COMP "seg_data<7>" LOCATE = SITE "C6" LEVEL 1;
COMP "seg_sel<0>" LOCATE = SITE "D9" LEVEL 1;
COMP "seg_sel<1>" LOCATE = SITE "E10" LEVEL 1;
COMP "seg_sel<2>" LOCATE = SITE "F10" LEVEL 1;
COMP "seg_sel<3>" LOCATE = SITE "F9" LEVEL 1;
COMP "seg_sel<4>" LOCATE = SITE "E8" LEVEL 1;
COMP "seg_sel<5>" LOCATE = SITE "D8" LEVEL 1;
COMP "clk" LOCATE = SITE "T8" LEVEL 1;
COMP "i2c_sda" LOCATE = SITE "P12" LEVEL 1;
COMP "i2c_scl" LOCATE = SITE "N12" LEVEL 1;
COMP "key1" LOCATE = SITE "C3" LEVEL 1;
COMP "rst_n" LOCATE = SITE "L3" LEVEL 1;
TIMEGRP sys_clk_pin = BEL "i2c_write_data_0" BEL "i2c_write_data_1" BEL
        "i2c_write_data_2" BEL "i2c_write_data_3" BEL "i2c_write_data_4" BEL
        "i2c_write_data_5" BEL "i2c_write_data_6" BEL "i2c_write_data_7" BEL
        "state_FSM_FFd2" BEL "state_FSM_FFd1" BEL "read_data_0" BEL
        "read_data_1" BEL "read_data_2" BEL "read_data_3" BEL "read_data_4"
        BEL "read_data_5" BEL "read_data_6" BEL "read_data_7" BEL "timer_0"
        BEL "timer_1" BEL "timer_2" BEL "timer_3" BEL "timer_4" BEL "timer_5"
        BEL "timer_6" BEL "timer_7" BEL "timer_8" BEL "timer_9" BEL "timer_10"
        BEL "timer_11" BEL "timer_12" BEL "timer_13" BEL "timer_14" BEL
        "timer_15" BEL "timer_16" BEL "timer_17" BEL "timer_18" BEL "timer_19"
        BEL "timer_20" BEL "timer_21" BEL "timer_22" BEL "timer_23" BEL
        "KEY_Debounce_U0/button_out_d0" BEL "KEY_Debounce_U0/DFF2" BEL
        "KEY_Debounce_U0/DFF1" BEL "KEY_Debounce_U0/button_posedge" BEL
        "KEY_Debounce_U0/q_reg_19" BEL "KEY_Debounce_U0/q_reg_18" BEL
        "KEY_Debounce_U0/q_reg_17" BEL "KEY_Debounce_U0/q_reg_16" BEL
        "KEY_Debounce_U0/q_reg_15" BEL "KEY_Debounce_U0/q_reg_14" BEL
        "KEY_Debounce_U0/q_reg_13" BEL "KEY_Debounce_U0/q_reg_12" BEL
        "KEY_Debounce_U0/q_reg_11" BEL "KEY_Debounce_U0/q_reg_10" BEL
        "KEY_Debounce_U0/q_reg_9" BEL "KEY_Debounce_U0/q_reg_8" BEL
        "KEY_Debounce_U0/q_reg_7" BEL "KEY_Debounce_U0/q_reg_6" BEL
        "KEY_Debounce_U0/q_reg_5" BEL "KEY_Debounce_U0/q_reg_4" BEL
        "KEY_Debounce_U0/q_reg_3" BEL "KEY_Debounce_U0/q_reg_2" BEL
        "KEY_Debounce_U0/q_reg_1" BEL "KEY_Debounce_U0/q_reg_0" BEL
        "SEG_Scan_U0/scan_sel_2" BEL "SEG_Scan_U0/scan_sel_1" BEL
        "SEG_Scan_U0/scan_sel_0" BEL "SEG_Scan_U0/scan_timer_15" BEL
        "SEG_Scan_U0/scan_timer_14" BEL "SEG_Scan_U0/scan_timer_13" BEL
        "SEG_Scan_U0/scan_timer_12" BEL "SEG_Scan_U0/scan_timer_11" BEL
        "SEG_Scan_U0/scan_timer_10" BEL "SEG_Scan_U0/scan_timer_9" BEL
        "SEG_Scan_U0/scan_timer_8" BEL "SEG_Scan_U0/scan_timer_7" BEL
        "SEG_Scan_U0/scan_timer_6" BEL "SEG_Scan_U0/scan_timer_5" BEL
        "SEG_Scan_U0/scan_timer_4" BEL "SEG_Scan_U0/scan_timer_3" BEL
        "SEG_Scan_U0/scan_timer_2" BEL "SEG_Scan_U0/scan_timer_1" BEL
        "SEG_Scan_U0/scan_timer_0" BEL "SEG_Scan_U0/seg_data_6" BEL
        "SEG_Scan_U0/seg_data_5" BEL "SEG_Scan_U0/seg_data_4" BEL
        "SEG_Scan_U0/seg_data_3" BEL "SEG_Scan_U0/seg_data_2" BEL
        "SEG_Scan_U0/seg_data_1" BEL "SEG_Scan_U0/seg_data_0" BEL
        "SEG_Scan_U0/seg_sel_5" BEL "SEG_Scan_U0/seg_sel_4" BEL
        "SEG_Scan_U0/seg_sel_3" BEL "SEG_Scan_U0/seg_sel_2" BEL
        "SEG_Scan_U0/seg_sel_1" BEL "SEG_Scan_U0/seg_sel_0" BEL
        "i2c_master_top_m0/state_FSM_FFd2" BEL
        "i2c_master_top_m0/state_FSM_FFd3" BEL
        "i2c_master_top_m0/state_FSM_FFd1" BEL
        "i2c_master_top_m0/state_FSM_FFd4" BEL
        "i2c_master_top_m0/state_FSM_FFd5" BEL
        "i2c_master_top_m0/state_FSM_FFd6" BEL
        "i2c_master_top_m0/state_FSM_FFd7" BEL
        "i2c_master_top_m0/state_FSM_FFd8" BEL
        "i2c_master_top_m0/state_FSM_FFd9" BEL
        "i2c_master_top_m0/state_FSM_FFd10" BEL
        "i2c_master_top_m0/state_FSM_FFd11" BEL
        "i2c_master_top_m0/state_FSM_FFd12" BEL
        "i2c_master_top_m0/state_FSM_FFd13" BEL
        "i2c_master_top_m0/state_FSM_FFd14" BEL
        "i2c_master_top_m0/i2c_read_data_7" BEL
        "i2c_master_top_m0/i2c_read_data_6" BEL
        "i2c_master_top_m0/i2c_read_data_5" BEL
        "i2c_master_top_m0/i2c_read_data_4" BEL
        "i2c_master_top_m0/i2c_read_data_3" BEL
        "i2c_master_top_m0/i2c_read_data_2" BEL
        "i2c_master_top_m0/i2c_read_data_1" BEL
        "i2c_master_top_m0/i2c_read_data_0" BEL "i2c_master_top_m0/txr_7" BEL
        "i2c_master_top_m0/txr_6" BEL "i2c_master_top_m0/txr_5" BEL
        "i2c_master_top_m0/txr_4" BEL "i2c_master_top_m0/txr_3" BEL
        "i2c_master_top_m0/txr_2" BEL "i2c_master_top_m0/txr_1" BEL
        "i2c_master_top_m0/txr_0" BEL "i2c_master_top_m0/ack_in" BEL
        "i2c_master_top_m0/byte_controller/c_state_FSM_FFd2" BEL
        "i2c_master_top_m0/byte_controller/c_state_FSM_FFd3" BEL
        "i2c_master_top_m0/byte_controller/c_state_FSM_FFd1" BEL
        "i2c_master_top_m0/byte_controller/sr_7" BEL
        "i2c_master_top_m0/byte_controller/sr_6" BEL
        "i2c_master_top_m0/byte_controller/sr_5" BEL
        "i2c_master_top_m0/byte_controller/sr_4" BEL
        "i2c_master_top_m0/byte_controller/sr_3" BEL
        "i2c_master_top_m0/byte_controller/sr_2" BEL
        "i2c_master_top_m0/byte_controller/sr_1" BEL
        "i2c_master_top_m0/byte_controller/sr_0" BEL
        "i2c_master_top_m0/byte_controller/cmd_ack" BEL
        "i2c_master_top_m0/byte_controller/shift" BEL
        "i2c_master_top_m0/byte_controller/core_txd" BEL
        "i2c_master_top_m0/byte_controller/ld" BEL
        "i2c_master_top_m0/byte_controller/core_cmd_3" BEL
        "i2c_master_top_m0/byte_controller/core_cmd_2" BEL
        "i2c_master_top_m0/byte_controller/core_cmd_1" BEL
        "i2c_master_top_m0/byte_controller/core_cmd_0" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_2" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_0" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_1" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd2"
        BEL
        "i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd3"
        BEL
        "i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd1"
        BEL
        "i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd5"
        BEL
        "i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd6"
        BEL
        "i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd4"
        BEL
        "i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd7"
        BEL
        "i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd8"
        BEL
        "i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd9"
        BEL
        "i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd10"
        BEL
        "i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd12"
        BEL
        "i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd13"
        BEL
        "i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd11"
        BEL
        "i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd15"
        BEL
        "i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd16"
        BEL
        "i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd14"
        BEL
        "i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd18"
        BEL
        "i2c_master_top_m0/byte_controller/bit_controller/c_state_FSM_FFd17"
        BEL "i2c_master_top_m0/byte_controller/bit_controller/cnt_6" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/cnt_4" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/cnt_3" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/cnt_5" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/cnt_2" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/cnt_1" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/cnt_0" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/dscl_oen" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/scl_oen" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/fSDA_2" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/fSDA_1" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/fSDA_0" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/sda_oen" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/fSCL_2" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/fSCL_1" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/fSCL_0" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/dSDA" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/dSCL" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/sSDA" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/sSCL" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/sto_condition" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/al" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/cSDA_1" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/cSDA_0" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/cSCL_1" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/cSCL_0" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/slave_wait" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/clk_en" BEL
        "i2c_master_top_m0/byte_controller/dcnt_2" BEL
        "i2c_master_top_m0/byte_controller/dcnt_1" BEL
        "i2c_master_top_m0/byte_controller/dcnt_0" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_3" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/filter_cnt_4" BEL
        "i2c_write_req" BEL "i2c_read_req" BEL "KEY_Debounce_U0/button_out"
        BEL "i2c_master_top_m0/read" BEL "i2c_master_top_m0/stop" BEL
        "i2c_master_top_m0/start" BEL "i2c_master_top_m0/write" BEL
        "i2c_master_top_m0/byte_controller/ack_out" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/cmd_stop" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/cmd_ack" BEL
        "i2c_master_top_m0/byte_controller/bit_controller/dout" BEL
        "clk_BUFGP/BUFG";
TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 50 MHz HIGH 50%;
SCHEMATIC END;

