{
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "core_clock: 310.0000"
  ],
  "cts__clock__skew__hold": -3.7199,
  "cts__clock__skew__hold__post_repair": -3.7489,
  "cts__clock__skew__hold__pre_repair": -3.7489,
  "cts__clock__skew__setup": 3.5971,
  "cts__clock__skew__setup__post_repair": 3.5828,
  "cts__clock__skew__setup__pre_repair": 3.5828,
  "cts__design__instance__area": 434.198,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__area__post_repair": 429.7951,
  "cts__design__instance__area__pre_repair": 429.7951,
  "cts__design__instance__area__stdcell": 434.198,
  "cts__design__instance__area__stdcell__post_repair": 429.7951,
  "cts__design__instance__area__stdcell__pre_repair": 429.7951,
  "cts__design__instance__count": 786,
  "cts__design__instance__count__hold_buffer": 0,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__count__post_repair": 783,
  "cts__design__instance__count__pre_repair": 783,
  "cts__design__instance__count__setup_buffer": 3.0,
  "cts__design__instance__count__stdcell": 786,
  "cts__design__instance__count__stdcell__post_repair": 783,
  "cts__design__instance__count__stdcell__pre_repair": 783,
  "cts__design__instance__displacement__max": 1.0435,
  "cts__design__instance__displacement__mean": 0.005,
  "cts__design__instance__displacement__total": 4.0905,
  "cts__design__instance__utilization": 0.0683,
  "cts__design__instance__utilization__post_repair": 0.0676,
  "cts__design__instance__utilization__pre_repair": 0.0676,
  "cts__design__instance__utilization__stdcell": 0.0683,
  "cts__design__instance__utilization__stdcell__post_repair": 0.0676,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.0676,
  "cts__design__io": 54,
  "cts__design__io__post_repair": 54,
  "cts__design__io__pre_repair": 54,
  "cts__design__violations": 0,
  "cts__power__internal__total": 0.0007,
  "cts__power__internal__total__post_repair": 0.0007,
  "cts__power__internal__total__pre_repair": 0.0007,
  "cts__power__leakage__total": 0.0,
  "cts__power__leakage__total__post_repair": 0.0,
  "cts__power__leakage__total__pre_repair": 0.0,
  "cts__power__switching__total": 0.0004,
  "cts__power__switching__total__post_repair": 0.0004,
  "cts__power__switching__total__pre_repair": 0.0004,
  "cts__power__total": 0.0011,
  "cts__power__total__post_repair": 0.0011,
  "cts__power__total__pre_repair": 0.0011,
  "cts__route__wirelength__estimated": 3216.2115,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__timing__drv__hold_violation_count__post_repair": 0,
  "cts__timing__drv__hold_violation_count__pre_repair": 0,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_cap_limit": 0.905,
  "cts__timing__drv__max_cap_limit__post_repair": 0.9039,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.9039,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_slew": 0,
  "cts__timing__drv__max_slew__post_repair": 0,
  "cts__timing__drv__max_slew__pre_repair": 0,
  "cts__timing__drv__max_slew_limit": 0.9313,
  "cts__timing__drv__max_slew_limit__post_repair": 0.9319,
  "cts__timing__drv__max_slew_limit__pre_repair": 0.9319,
  "cts__timing__drv__setup_violation_count": 1,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__setup__tns": -58.7,
  "cts__timing__setup__tns__post_repair": -265.75,
  "cts__timing__setup__tns__pre_repair": -265.75,
  "cts__timing__setup__ws": -18.21,
  "cts__timing__setup__ws__post_repair": -72.38,
  "cts__timing__setup__ws__pre_repair": -72.38,
  "detailedplace__cpu__total": 4.73,
  "detailedplace__design__instance__area": 426.892,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__area__stdcell": 426.892,
  "detailedplace__design__instance__count": 778,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__count__stdcell": 778,
  "detailedplace__design__instance__displacement__max": 2.808,
  "detailedplace__design__instance__displacement__mean": 0.2095,
  "detailedplace__design__instance__displacement__total": 163.353,
  "detailedplace__design__instance__utilization": 0.0672,
  "detailedplace__design__instance__utilization__stdcell": 0.0672,
  "detailedplace__design__io": 54,
  "detailedplace__design__violations": 0,
  "detailedplace__mem__peak": 309752.0,
  "detailedplace__power__internal__total": 0.0006,
  "detailedplace__power__leakage__total": 0.0,
  "detailedplace__power__switching__total": 0.0003,
  "detailedplace__power__total": 0.0009,
  "detailedplace__route__wirelength__estimated": 3208.5165,
  "detailedplace__runtime__total": "0:05.04",
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_cap_limit": 0.9039,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_slew": 0,
  "detailedplace__timing__drv__max_slew_limit": 0.6876,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__setup__tns": -65.41,
  "detailedplace__timing__setup__ws": -36.48,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__drc_errors__iter:1": 375,
  "detailedroute__route__drc_errors__iter:2": 91,
  "detailedroute__route__drc_errors__iter:3": 48,
  "detailedroute__route__drc_errors__iter:4": 0,
  "detailedroute__route__net": 362,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__vias": 2570,
  "detailedroute__route__vias__multicut": 0,
  "detailedroute__route__vias__singlecut": 2570,
  "detailedroute__route__wirelength": 3582,
  "detailedroute__route__wirelength__iter:1": 3609,
  "detailedroute__route__wirelength__iter:2": 3585,
  "detailedroute__route__wirelength__iter:3": 3582,
  "detailedroute__route__wirelength__iter:4": 3582,
  "finish__clock__skew__hold": -3.3076,
  "finish__clock__skew__setup": 3.9126,
  "finish__cpu__total": 5.98,
  "finish__design__instance__area": 434.198,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__area__stdcell": 434.198,
  "finish__design__instance__count": 786,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__count__stdcell": 786,
  "finish__design__instance__utilization": 0.0683,
  "finish__design__instance__utilization__stdcell": 0.0683,
  "finish__design__io": 54,
  "finish__mem__peak": 396972.0,
  "finish__power__internal__total": 0.0008,
  "finish__power__leakage__total": 0.0,
  "finish__power__switching__total": 0.0003,
  "finish__power__total": 0.0011,
  "finish__runtime__total": "0:06.38",
  "finish__timing__drv__hold_violation_count": 1.0,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_cap_limit": 0.9068,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_slew": 0,
  "finish__timing__drv__max_slew_limit": 0.9336,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__setup__tns": -17.38,
  "finish__timing__setup__ws": -9.59,
  "finish__timing__wns_percent_delay": -3.723793,
  "floorplan__cpu__total": 4.4,
  "floorplan__design__instance__area": 89.3652,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__area__stdcell": 89.3652,
  "floorplan__design__instance__count": 265,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__count__stdcell": 265,
  "floorplan__design__instance__utilization": 0.0141,
  "floorplan__design__instance__utilization__stdcell": 0.0141,
  "floorplan__design__io": 54,
  "floorplan__mem__peak": 293596.0,
  "floorplan__power__internal__total": 0.0005,
  "floorplan__power__leakage__total": 0.0,
  "floorplan__power__switching__total": 0.0001,
  "floorplan__power__total": 0.0006,
  "floorplan__runtime__total": "0:04.71",
  "floorplan__timing__setup__tns": 0.0,
  "floorplan__timing__setup__ws": 49.96,
  "globalplace__design__instance__area": 375.605,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__area__stdcell": 375.605,
  "globalplace__design__instance__count": 725,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__count__stdcell": 725,
  "globalplace__design__instance__utilization": 0.0591,
  "globalplace__design__instance__utilization__stdcell": 0.0591,
  "globalplace__design__io": 54,
  "globalplace__power__internal__total": 0.0005,
  "globalplace__power__leakage__total": 0.0,
  "globalplace__power__switching__total": 0.0002,
  "globalplace__power__total": 0.0007,
  "globalplace__timing__setup__tns": -367.77,
  "globalplace__timing__setup__ws": -64.3,
  "globalroute__clock__skew__hold": -3.9578,
  "globalroute__clock__skew__setup": 4.6072,
  "globalroute__design__instance__area": 434.198,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__area__stdcell": 434.198,
  "globalroute__design__instance__count": 786,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__count__stdcell": 786,
  "globalroute__design__instance__utilization": 0.0683,
  "globalroute__design__instance__utilization__stdcell": 0.0683,
  "globalroute__design__io": 54,
  "globalroute__power__internal__total": 0.0008,
  "globalroute__power__leakage__total": 0.0,
  "globalroute__power__switching__total": 0.0004,
  "globalroute__power__total": 0.0012,
  "globalroute__timing__clock__slack": -27.958,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_cap_limit": 0.8972,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_slew_limit": 0.9181,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__setup__tns": -118.31,
  "globalroute__timing__setup__ws": -27.96,
  "placeopt__cpu__total": 4.71,
  "placeopt__design__instance__area": 426.892,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__area__pre_opt": 375.605,
  "placeopt__design__instance__area__stdcell": 426.892,
  "placeopt__design__instance__area__stdcell__pre_opt": 375.605,
  "placeopt__design__instance__count": 778,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__count__pre_opt": 725,
  "placeopt__design__instance__count__stdcell": 778,
  "placeopt__design__instance__count__stdcell__pre_opt": 725,
  "placeopt__design__instance__utilization": 0.0672,
  "placeopt__design__instance__utilization__pre_opt": 0.0591,
  "placeopt__design__instance__utilization__stdcell": 0.0672,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.0591,
  "placeopt__design__io": 54,
  "placeopt__design__io__pre_opt": 54,
  "placeopt__mem__peak": 325304.0,
  "placeopt__power__internal__total": 0.0006,
  "placeopt__power__internal__total__pre_opt": 0.0005,
  "placeopt__power__leakage__total": 0.0,
  "placeopt__power__leakage__total__pre_opt": 0.0,
  "placeopt__power__switching__total": 0.0002,
  "placeopt__power__switching__total__pre_opt": 0.0002,
  "placeopt__power__total": 0.0008,
  "placeopt__power__total__pre_opt": 0.0007,
  "placeopt__runtime__total": "0:05.06",
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_cap_limit": 0.8975,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_slew_limit": 0.7087,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__setup__tns": -61.64,
  "placeopt__timing__setup__tns__pre_opt": -367.77,
  "placeopt__timing__setup__ws": -34.05,
  "placeopt__timing__setup__ws__pre_opt": -64.3,
  "run__flow__design": "gcd_9T_gf",
  "run__flow__generate_date": "2022-10-14 08:32",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_commit": "N/A",
  "run__flow__openroad_version": "v2.0-5276-g3a9d69752",
  "run__flow__platform": "gf12",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__current_units": "1uA",
  "run__flow__platform__distance_units": "1um",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform_commit": "3b75eb4f33d3e17383b573e3b99a51d3b950cf5c",
  "run__flow__scripts_commit": "09b386b7086f1a10e11f6e26cebac15e53095626",
  "run__flow__uuid": "43af486e-32ea-400b-bf9d-b4232ba34888",
  "run__flow__variant": "base",
  "synth__cpu__total": 10.14,
  "synth__design__instance__area__stdcell": 92.848896,
  "synth__design__instance__count__stdcell": 281.0,
  "synth__mem__peak": 233004.0,
  "synth__runtime__total": "0:10.83",
  "total_time": "0:00:32.020000"
}