[*]
[*] GTKWave Analyzer v3.3.107 (w)1999-2020 BSI
[*] Sun Dec  4 22:49:02 2022
[*]
[dumpfile] "/Users/ariporad/Olin/Work/CompArch/repo/labs/03_rv32i_part2/rv32i_system.fst"
[dumpfile_mtime] "Sun Dec  4 22:47:36 2022"
[dumpfile_size] 10600
[savefile] "/Users/ariporad/Olin/Work/CompArch/repo/labs/03_rv32i_part2/tests/rv32i_system.gtkw"
[timestart] 239000
[size] 1355 1051
[pos] -1 -1
*-16.063686 439600 775000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] test_rv32i_system.
[treeopen] test_rv32i_system.UUT.
[treeopen] test_rv32i_system.UUT.CORE.
[treeopen] test_rv32i_system.UUT.MMU.
[sst_width] 41
[signals_width] 316
[sst_expanded] 0
[sst_vpaned_height] 756
@200
-Control
@28
test_rv32i_system.UUT.CORE.rst
test_rv32i_system.UUT.CORE.clk
@2024
^1 /Users/ariporad/Olin/Work/CompArch/repo/labs/03_rv32i_part2/tests/rv32i_states.txt
test_rv32i_system.UUT.CORE.state[3:0]
@4022
^>1 /Users/ariporad/Olin/Work/CompArch/repo/labs/03_rv32i_part2/gtkwave_filter.py
+{Instruction} test_rv32i_system.UUT.CORE.IR[31:0]
@2022
^2 /Users/ariporad/Olin/Work/CompArch/repo/labs/03_rv32i_part2/assembly_sourcemap.txt
+{Line} test_rv32i_system.UUT.CORE.PC_old[31:0]
@22
test_rv32i_system.UUT.CORE.PC[31:0]
test_rv32i_system.UUT.CORE.PC_old[31:0]
@200
-
-ALU
@c02028
^3 /Users/ariporad/Olin/Work/CompArch/repo/labs/03_rv32i_part2/tests/alu_states.txt
+{control} test_rv32i_system.UUT.CORE.alu_control[3:0]
@28
(0)test_rv32i_system.UUT.CORE.alu_control[3:0]
(1)test_rv32i_system.UUT.CORE.alu_control[3:0]
(2)test_rv32i_system.UUT.CORE.alu_control[3:0]
(3)test_rv32i_system.UUT.CORE.alu_control[3:0]
@1401200
-group_end
@22
+{a} test_rv32i_system.UUT.CORE.alu_src_a[31:0]
+{b} test_rv32i_system.UUT.CORE.alu_src_b[31:0]
+{result} test_rv32i_system.UUT.CORE.alu_result[31:0]
@28
+{equal} test_rv32i_system.UUT.CORE.alu_equal
@200
-
-Memory
@22
+{addr} test_rv32i_system.UUT.CORE.mem_addr[31:0]
+{rd_data} test_rv32i_system.UUT.CORE.mem_rd_data[31:0]
+{wr_data} test_rv32i_system.UUT.CORE.mem_wr_data[31:0]
@28
+{wr_ena} test_rv32i_system.UUT.CORE.mem_wr_ena
@200
-
-Register File
@24
test_rv32i_system.UUT.CORE.rs1[4:0]
@22
test_rv32i_system.UUT.CORE.rs1_data[31:0]
@24
test_rv32i_system.UUT.CORE.rs2[4:0]
@22
test_rv32i_system.UUT.CORE.rs2_data[31:0]
@28
test_rv32i_system.UUT.CORE.rd_ena
@24
test_rv32i_system.UUT.CORE.rd[4:0]
@22
test_rv32i_system.UUT.CORE.rd_data[31:0]
@200
-
-Instruction
@28
+{Decode?} test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.ena
@c02028
^4 /Users/ariporad/Olin/Work/CompArch/repo/labs/03_rv32i_part2/tests/op_types.txt
test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.op_type[6:0]
@28
(0)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.op_type[6:0]
(1)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.op_type[6:0]
(2)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.op_type[6:0]
(3)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.op_type[6:0]
(4)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.op_type[6:0]
(5)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.op_type[6:0]
(6)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.op_type[6:0]
@1401200
-group_end
@2028
^5 /Users/ariporad/Olin/Work/CompArch/repo/labs/03_rv32i_part2/tests/funct3_ritypes.txt
+{funct3 (RI)} test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.funct3_ritype[2:0]
@c00022
test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
@28
(0)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(1)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(2)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(3)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(4)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(5)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(6)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(7)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(8)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(9)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(10)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(11)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(12)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(13)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(14)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(15)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(16)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(17)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(18)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(19)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(20)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(21)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(22)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(23)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(24)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(25)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(26)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(27)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(28)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(29)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(30)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
(31)test_rv32i_system.UUT.CORE.INSTRUCTION_DECODER.imm[31:0]
@1401200
-group_end
@200
-
-Registers
@2022
^2 /Users/ariporad/Olin/Work/CompArch/repo/labs/03_rv32i_part2/assembly_sourcemap.txt
+{ra (x1)} test_rv32i_system.UUT.CORE.REGISTER_FILE.ra[31:0]
@c00022
+{sp (x2)} test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
@28
(0)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(1)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(2)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(3)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(4)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(5)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(6)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(7)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(8)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(9)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(10)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(11)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(12)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(13)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(14)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(15)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(16)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(17)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(18)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(19)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(20)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(21)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(22)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(23)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(24)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(25)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(26)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(27)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(28)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(29)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(30)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
(31)test_rv32i_system.UUT.CORE.REGISTER_FILE.sp[31:0]
@1401200
-group_end
@22
+{fp/s0 (x8)} test_rv32i_system.UUT.CORE.REGISTER_FILE.s0[31:0]
@23
+{a0 (x10)} test_rv32i_system.UUT.CORE.REGISTER_FILE.a0[31:0]
@22
+{a1 (x11)} test_rv32i_system.UUT.CORE.REGISTER_FILE.a1[31:0]
+{s1 (x9)} test_rv32i_system.UUT.CORE.REGISTER_FILE.s1[31:0]
+{s2 (x18)} test_rv32i_system.UUT.CORE.REGISTER_FILE.s2[31:0]
[pattern_trace] 1
[pattern_trace] 0
