INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 15:25:50 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : matrix_power
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.790ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/stq_addr_2_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Destination:            lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.100ns period=4.200ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.200ns  (clk rise@4.200ns - clk rise@0.000ns)
  Data Path Delay:        4.962ns  (logic 1.312ns (26.443%)  route 3.650ns (73.558%))
  Logic Levels:           10  (CARRY4=3 LUT4=1 LUT5=2 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 4.683 - 4.200 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1489, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X3Y123         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/stq_addr_2_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y123         FDRE (Prop_fdre_C_Q)         0.216     0.724 r  lsq1/handshake_lsq_lsq1_core/stq_addr_2_q_reg[5]/Q
                         net (fo=9, routed)           0.907     1.631    lsq1/handshake_lsq_lsq1_core/stq_addr_2_q[5]
    SLICE_X15Y121        LUT6 (Prop_lut6_I2_O)        0.043     1.674 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_48/O
                         net (fo=1, routed)           0.000     1.674    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_48_n_0
    SLICE_X15Y121        CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.282     1.956 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[31]_i_18/CO[2]
                         net (fo=7, routed)           0.386     2.341    lsq1/handshake_lsq_lsq1_core/p_3_in326_in
    SLICE_X17Y119        LUT5 (Prop_lut5_I2_O)        0.123     2.464 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_32/O
                         net (fo=1, routed)           0.000     2.464    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_32_n_0
    SLICE_X17Y119        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.251     2.715 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[31]_i_14/CO[3]
                         net (fo=1, routed)           0.000     2.715    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[31]_i_14_n_0
    SLICE_X17Y120        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.107     2.822 f  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[29]_i_8/O[2]
                         net (fo=1, routed)           0.336     3.158    lsq1/handshake_lsq_lsq1_core/TEMP_59_double_out1[14]
    SLICE_X19Y119        LUT6 (Prop_lut6_I5_O)        0.118     3.276 f  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_22/O
                         net (fo=33, routed)          0.721     3.997    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[31]_i_22_n_0
    SLICE_X20Y134        LUT4 (Prop_lut4_I2_O)        0.043     4.040 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[17]_i_6/O
                         net (fo=1, routed)           0.332     4.373    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[17]_i_6_n_0
    SLICE_X20Y134        LUT5 (Prop_lut5_I4_O)        0.043     4.416 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[17]_i_5/O
                         net (fo=1, routed)           0.595     5.011    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[17]_i_5_n_0
    SLICE_X7Y131         LUT6 (Prop_lut6_I5_O)        0.043     5.054 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[17]_i_3/O
                         net (fo=1, routed)           0.373     5.427    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[17]_i_3_n_0
    SLICE_X0Y125         LUT6 (Prop_lut6_I5_O)        0.043     5.470 r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q[17]_i_1/O
                         net (fo=1, routed)           0.000     5.470    lsq1/handshake_lsq_lsq1_core/ldq_data_4_d[17]
    SLICE_X0Y125         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.200     4.200 r  
                                                      0.000     4.200 r  clk (IN)
                         net (fo=1489, unset)         0.483     4.683    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X0Y125         FDRE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[17]/C
                         clock pessimism              0.000     4.683    
                         clock uncertainty           -0.035     4.647    
    SLICE_X0Y125         FDRE (Setup_fdre_C_D)        0.032     4.679    lsq1/handshake_lsq_lsq1_core/ldq_data_4_q_reg[17]
  -------------------------------------------------------------------
                         required time                          4.679    
                         arrival time                          -5.470    
  -------------------------------------------------------------------
                         slack                                 -0.790    




