Microsemi Corporation - Microsemi Libero Software Release v11.6 SP1 (Version 11.6.1.6)

Date      :  Thu Feb 11 00:24:14 2016
Project   :  C:\Users\kruci_000\Desktop\SoC\git\Wall-e\Wall-e\Wall-e
Component :  Echo_control
Family    :  SmartFusion2


HDL source files for all Synthesis and Simulation tools:
    C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/work/Echo_control/COREUART_0/rtl/vlog/core/Clock_gen.v
    C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/work/Echo_control/COREUART_0/rtl/vlog/core/CoreUART.v
    C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/work/Echo_control/COREUART_0/rtl/vlog/core/Rx_async.v
    C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/work/Echo_control/COREUART_0/rtl/vlog/core/Tx_async.v
    C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/work/Echo_control/COREUART_0/rtl/vlog/core/fifo_256x8_g4.v
    C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/work/Echo_control/Echo_control.v
    C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/work/Echo_control/FCCC_0/Echo_control_FCCC_0_FCCC.v
    C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/work/Echo_control/OSC_0/Echo_control_OSC_0_OSC.v

HDL source files for Synopsys SynplifyPro Synthesis tool:
    C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/Actel/SgCore/OSC/1.0.105/osc_comps.v

HDL source files for Mentor Precision Synthesis tool:
    C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/Actel/SgCore/OSC/1.0.105/osc_comps_pre.v

Stimulus files for all Simulation tools:
    C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/work/Echo_control/COREUART_0/mti/scripts/wave_vlog.do

    C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/work/Echo_control/COREUART_0/coreparameters.v
    C:/Users/kruci_000/Desktop/SoC/git/Wall-e/Wall-e/Wall-e/component/work/Echo_control/COREUART_0/rtl/vlog/test/user/testbnch.v

