<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<board schema_version="2.1" vendor="realdigital.org" name="blackboard_d" display_name="Blackboard Rev. D" url="http://www.realdigital.org" preset_file="preset.xml" >
<compatible_board_revisions>
  <revision id="0">A.0</revision>
</compatible_board_revisions>
<file_version>1.2</file_version>
<description>Blackboard Rev. D</description>
<components>
  <component name="part0" display_name="Blackboard Rev. D" type="fpga" part_name="xc7z007sclg400-1" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="http://www.realdigital.org">
    <interfaces>
      <interface mode="master" name="btns_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="btns_4bits" preset_proc="push_buttons_4bits_preset">
        <port_maps>
          <port_map logical_port="TRI_I" physical_port="btns_4bits_tri_i" dir="in" left="3" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="btns_4bits_tri_i_0"/> 
              <pin_map port_index="1" component_pin="btns_4bits_tri_i_1"/> 
              <pin_map port_index="2" component_pin="btns_4bits_tri_i_2"/> 
              <pin_map port_index="3" component_pin="btns_4bits_tri_i_3"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="leds_16bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="leds_16bits" preset_proc="led_16bits_preset">
        <port_maps>
          <port_map logical_port="TRI_O" physical_port="leds_16bits_tri_o" dir="out" left="15" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="leds_16bits_tri_o_0"/> 
              <pin_map port_index="1" component_pin="leds_16bits_tri_o_1"/> 
              <pin_map port_index="2" component_pin="leds_16bits_tri_o_2"/> 
              <pin_map port_index="3" component_pin="leds_16bits_tri_o_3"/> 
              <pin_map port_index="4" component_pin="leds_16bits_tri_o_4"/> 
              <pin_map port_index="5" component_pin="leds_16bits_tri_o_5"/> 
              <pin_map port_index="6" component_pin="leds_16bits_tri_o_6"/> 
              <pin_map port_index="7" component_pin="leds_16bits_tri_o_7"/> 
              <pin_map port_index="8" component_pin="leds_16bits_tri_o_8"/> 
              <pin_map port_index="9" component_pin="leds_16bits_tri_o_9"/> 
              <pin_map port_index="10" component_pin="leds_16bits_tri_o_10"/> 
              <pin_map port_index="11" component_pin="leds_16bits_tri_o_11"/> 
              <pin_map port_index="12" component_pin="leds_16bits_tri_o_12"/> 
              <pin_map port_index="13" component_pin="leds_16bits_tri_o_13"/> 
              <pin_map port_index="14" component_pin="leds_16bits_tri_o_14"/> 
              <pin_map port_index="15" component_pin="leds_16bits_tri_o_15"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_I" physical_port="leds_16bits_tri_o" dir="in" left="15" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="leds_16bits_tri_o_0"/> 
              <pin_map port_index="1" component_pin="leds_16bits_tri_o_1"/> 
              <pin_map port_index="2" component_pin="leds_16bits_tri_o_2"/> 
              <pin_map port_index="3" component_pin="leds_16bits_tri_o_3"/> 
              <pin_map port_index="4" component_pin="leds_16bits_tri_o_4"/> 
              <pin_map port_index="5" component_pin="leds_16bits_tri_o_5"/> 
              <pin_map port_index="6" component_pin="leds_16bits_tri_o_6"/> 
              <pin_map port_index="7" component_pin="leds_16bits_tri_o_7"/> 
              <pin_map port_index="8" component_pin="leds_16bits_tri_o_8"/> 
              <pin_map port_index="9" component_pin="leds_16bits_tri_o_9"/> 
              <pin_map port_index="10" component_pin="leds_16bits_tri_o_10"/> 
              <pin_map port_index="11" component_pin="leds_16bits_tri_o_11"/> 
              <pin_map port_index="12" component_pin="leds_16bits_tri_o_12"/> 
              <pin_map port_index="13" component_pin="leds_16bits_tri_o_13"/> 
              <pin_map port_index="14" component_pin="leds_16bits_tri_o_14"/> 
              <pin_map port_index="15" component_pin="leds_16bits_tri_o_15"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="TRI_T" physical_port="leds_16bits_tri_o" dir="out" left="15" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="leds_16bits_tri_o_0"/> 
              <pin_map port_index="1" component_pin="leds_16bits_tri_o_1"/> 
              <pin_map port_index="2" component_pin="leds_16bits_tri_o_2"/> 
              <pin_map port_index="3" component_pin="leds_16bits_tri_o_3"/> 
              <pin_map port_index="4" component_pin="leds_16bits_tri_o_4"/> 
              <pin_map port_index="5" component_pin="leds_16bits_tri_o_5"/> 
              <pin_map port_index="6" component_pin="leds_16bits_tri_o_6"/> 
              <pin_map port_index="7" component_pin="leds_16bits_tri_o_7"/> 
              <pin_map port_index="8" component_pin="leds_16bits_tri_o_8"/> 
              <pin_map port_index="9" component_pin="leds_16bits_tri_o_9"/> 
              <pin_map port_index="10" component_pin="leds_16bits_tri_o_10"/> 
              <pin_map port_index="11" component_pin="leds_16bits_tri_o_11"/> 
              <pin_map port_index="12" component_pin="leds_16bits_tri_o_12"/> 
              <pin_map port_index="13" component_pin="leds_16bits_tri_o_13"/> 
              <pin_map port_index="14" component_pin="leds_16bits_tri_o_14"/> 
              <pin_map port_index="15" component_pin="leds_16bits_tri_o_15"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="ps7_fixedio" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0" of_component="ps7_fixedio" preset_proc="ps7_preset"> 
      </interface>
      <interface mode="master" name="sws_12bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="sws_12bits" preset_proc="switches_12bits_preset">
        <port_maps>
          <port_map logical_port="TRI_I" physical_port="sws_12bits_tri_i" dir="in" left="11" right="0"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="sws_12bits_tri_i_0"/> 
              <pin_map port_index="1" component_pin="sws_12bits_tri_i_1"/> 
              <pin_map port_index="2" component_pin="sws_12bits_tri_i_2"/> 
              <pin_map port_index="3" component_pin="sws_12bits_tri_i_3"/> 
              <pin_map port_index="4" component_pin="sws_12bits_tri_i_4"/> 
              <pin_map port_index="5" component_pin="sws_12bits_tri_i_5"/> 
              <pin_map port_index="6" component_pin="sws_12bits_tri_i_6"/> 
              <pin_map port_index="7" component_pin="sws_12bits_tri_i_7"/> 
              <pin_map port_index="8" component_pin="sws_12bits_tri_i_8"/> 
              <pin_map port_index="9" component_pin="sws_12bits_tri_i_9"/> 
              <pin_map port_index="10" component_pin="sws_12bits_tri_i_10"/> 
              <pin_map port_index="11" component_pin="sws_12bits_tri_i_11"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="slave" name="pl_clock" type="xilinx.com:signal:clock_rtl:1.0" of_component="pl_clock" preset_proc="pl_clock_preset">
        <port_maps>
          <port_map logical_port="CLK" physical_port="pl_clk" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="pl_clk"/> 
            </pin_maps>
          </port_map>
        </port_maps>
        <parameters>
          <parameter name="frequency" value="100000000" />
       </parameters>
      </interface>
      <interface mode="master" name="hdmi_hpd" type="xilinx.com:interface:gpio_rtl:1.0" of_component="hdmi_hpd" preset_proc="output_1bit_preset">
        <port_maps>
          <port_map logical_port="TRI_I" physical_port="hdmi_hpd_tri_i" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_hpd_tri_i"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="hdmi_out" type="digilentinc.com:interface:tmds_rtl:1.0" of_component="hdmi_out">
        <description>HDMI Out</description>
          <preferred_ips>
            <preferred_ip vendor="digilentinc.com" library="ip" name="rgb2dvi" order="0"/>
          </preferred_ips>
        <port_maps>
          <port_map logical_port="CLK_P" physical_port="hdmi_out_clk_p" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_out_clk_p"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="CLK_N" physical_port="hdmi_out_clk_n" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_out_clk_n"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="DATA_P" physical_port="hdmi_out_D_P" dir="out" left="2" right="0">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_out_data_p_0"/> 
              <pin_map port_index="1" component_pin="hdmi_out_data_p_1"/> 
              <pin_map port_index="2" component_pin="hdmi_out_data_p_2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="DATA_N" physical_port="hdmi_out_D_N" dir="out" left="2" right="0">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_out_data_n_0"/> 
              <pin_map port_index="1" component_pin="hdmi_out_data_n_1"/> 
              <pin_map port_index="2" component_pin="hdmi_out_data_n_2"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="hdmi_ddc" type="xilinx.com:interface:iic_rtl:1.0" of_component="hdmi_out" preset_proc="hdmi_out_preset">
        <description>HDMI DDC</description>
          <preferred_ips>
            <preferred_ip vendor="digilentinc.com" library="ip" name="rgb2dvi" order="0"/>
          </preferred_ips>
        <port_maps>
          <port_map logical_port="SDA_I" physical_port="hdmi_ddc_sda" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_ddc_sda"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_O" physical_port="hdmi_ddc_sda" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_ddc_sda"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SDA_T" physical_port="hdmi_ddc_sda" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_ddc_sda"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_I" physical_port="hdmi_ddc_scl" dir="in">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_ddc_scl"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_O" physical_port="hdmi_ddc_scl" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_ddc_scl"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="SCL_T" physical_port="hdmi_ddc_scl" dir="out">
            <pin_maps>
              <pin_map port_index="0" component_pin="hdmi_ddc_scl"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="ja" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="ja">
        <port_maps>
          <port_map logical_port="PIN1_I" physical_port="JA1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA1"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN1_O" physical_port="JA1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA1"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN1_T" physical_port="JA1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA1"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN2_I" physical_port="JA2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN2_O" physical_port="JA2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN2_T" physical_port="JA2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN3_I" physical_port="JA3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN3_O" physical_port="JA3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN3_T" physical_port="JA3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN4_I" physical_port="JA4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA4"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN4_O" physical_port="JA4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA4"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN4_T" physical_port="JA4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA4"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN7_I" physical_port="JA7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA7"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN7_O" physical_port="JA7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA7"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN7_T" physical_port="JA7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA7"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN8_I" physical_port="JA8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA8"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN8_O" physical_port="JA8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA8"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN8_T" physical_port="JA8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA8"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN9_I" physical_port="JA9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA9"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN9_O" physical_port="JA9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA9"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN9_T" physical_port="JA9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA9"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN10_I" physical_port="JA10" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA10"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN10_O" physical_port="JA10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA10"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN10_T" physical_port="JA10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JA10"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="jb" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="jb">
        <port_maps>
          <port_map logical_port="PIN1_I" physical_port="JB1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB1"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN1_O" physical_port="JB1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB1"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN1_T" physical_port="JB1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB1"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN2_I" physical_port="JB2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN2_O" physical_port="JB2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN2_T" physical_port="JB2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN3_I" physical_port="JB3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN3_O" physical_port="JB3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN3_T" physical_port="JB3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN4_I" physical_port="JB4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB4"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN4_O" physical_port="JB4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB4"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN4_T" physical_port="JB4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB4"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN7_I" physical_port="JB7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB7"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN7_O" physical_port="JB7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB7"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN7_T" physical_port="JB7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB7"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN8_I" physical_port="JB8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB8"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN8_O" physical_port="JB8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB8"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN8_T" physical_port="JB8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB8"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN9_I" physical_port="JB9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB9"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN9_O" physical_port="JB9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB9"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN9_T" physical_port="JB9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB9"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN10_I" physical_port="JB10" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB10"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN10_O" physical_port="JB10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB10"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN10_T" physical_port="JB10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JB10"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
      <interface mode="master" name="jc" type="digilentinc.com:interface:pmod_rtl:1.0" of_component="jc">
        <port_maps>
          <port_map logical_port="PIN1_I" physical_port="JC1" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC1"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN1_O" physical_port="JC1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC1"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN1_T" physical_port="JC1" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC1"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN2_I" physical_port="JC2" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN2_O" physical_port="JC2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN2_T" physical_port="JC2" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC2"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN3_I" physical_port="JC3" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN3_O" physical_port="JC3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN3_T" physical_port="JC3" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC3"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN4_I" physical_port="JC4" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC4"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN4_O" physical_port="JC4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC4"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN4_T" physical_port="JC4" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC4"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN7_I" physical_port="JC7" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC7"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN7_O" physical_port="JC7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC7"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN7_T" physical_port="JC7" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC7"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN8_I" physical_port="JC8" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC8"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN8_O" physical_port="JC8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC8"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN8_T" physical_port="JC8" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC8"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN9_I" physical_port="JC9" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC9"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN9_O" physical_port="JC9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC9"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN9_T" physical_port="JC9" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC9"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN10_I" physical_port="JC10" dir="in"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC10"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN10_O" physical_port="JC10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC10"/> 
            </pin_maps>
          </port_map>
          <port_map logical_port="PIN10_T" physical_port="JC10" dir="out"> 
            <pin_maps>
              <pin_map port_index="0" component_pin="JC10"/> 
            </pin_maps>
          </port_map>
        </port_maps>
      </interface>
    </interfaces>
  </component>
  
  <component name="btns_4bits" display_name="4 Buttons" type="chip" sub_type="push_button" major_group="GPIO">
    <description>Buttons 3 to 0</description>
  </component>
  <component name="ja" display_name="Connector JA" type="chip" sub_type="chip" major_group="Pmod">
    <description>Pmod Connector JA</description>
  </component>
  <component name="jb" display_name="Connector JB" type="chip" sub_type="chip" major_group="Pmod">
    <description>Pmod Connector JB</description>
  </component>
  <component name="jc" display_name="Connector JC" type="chip" sub_type="chip" major_group="Pmod">
    <description>Pmod Connector JC</description>
  </component>
  <component name="leds_16bits" display_name="16 LEDs" type="chip" sub_type="led" major_group="GPIO">
    <description>LEDs 11 to 0</description>
  </component>
  <component name="ps7_fixedio" display_name="ps7_fixedio" type="chip" sub_type="fixed_io" major_group=""/>
  <component name="sws_12bits" display_name="12 Switches" type="chip" sub_type="switch" major_group="GPIO">
    <description>Slide Switches 11 to 0</description>
  </component>
  <component name="pl_clock" display_name="PL Clock" type="chip" sub_type="system_clock" major_group="Clocks">
  <description>3.3V Single-Ended 100 MHz oscillator used as programmable logic clock on the board</description>
  </component>
  <component name="hdmi_hpd" display_name="HDMI HPD" type="chip" sub_type="led" major_group="HDMI">
    <description>HDMI HPD</description>
  </component>
  <component name="hdmi_out" display_name="HDMI Out" type="chip" sub_type="fixed_io" major_group="HDMI">
    <description>HDMI Out (Requires Digilent's TMDS interface)</description>
  </component>

</components>
<jtag_chains>
  <jtag_chain name="chain1">
    <position name="0" component="part0"/>
  </jtag_chain>
</jtag_chains>
<connections>
  <connection name="part0_btns_4bits" component1="part0" component2="btns_4bits">
    <connection_map name="part0_btns_4bits_1" c1_st_index="0" c1_end_index="3" c2_st_index="0" c2_end_index="3"/>
  </connection>
  <connection name="part0_sws_12bits" component1="part0" component2="sws_12bits">
    <connection_map name="part0_sws_12bits_1" c1_st_index="4" c1_end_index="15" c2_st_index="0" c2_end_index="11"/>
  </connection>
  <connection name="part0_leds_16bits" component1="part0" component2="leds_16bits">
    <connection_map name="part0_leds_16bits_1" c1_st_index="16" c1_end_index="31" c2_st_index="0" c2_end_index="15"/>
  </connection>
  <connection name="part0_pl_clock" component1="part0" component2="pl_clock">
    <connection_map name="part0_pl_clock_1" c1_st_index="32" c1_end_index="32" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_hdmi_out" component1="part0" component2="hdmi_out">
    <connection_map name="part0_hdmi_out_1" c1_st_index="33" c1_end_index="40" c2_st_index="0" c2_end_index="7"/>
    <connection_map name="part0_hdmi_ddc_1" c1_st_index="41" c1_end_index="42" c2_st_index="0" c2_end_index="1"/>
  </connection>
  <connection name="part0_hdmi_hpd" component1="part0" component2="hdmi_hpd">
    <connection_map name="part0_hdmi_hpd_1" c1_st_index="43" c1_end_index="43" c2_st_index="0" c2_end_index="0"/>
  </connection>
  <connection name="part0_ja" component1="part0" component2="ja">
    <connection_map name="part0_ja_1" c1_st_index="44" c1_end_index="51" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_jb" component1="part0" component2="jb">
    <connection_map name="part0_jb_1" c1_st_index="52" c1_end_index="59" c2_st_index="0" c2_end_index="7"/>
  </connection>
  <connection name="part0_jc" component1="part0" component2="jc">
    <connection_map name="part0_jc_1" c1_st_index="60" c1_end_index="67" c2_st_index="0" c2_end_index="7"/>
  </connection>
</connections>
</board>
