Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue May 12 14:12:17 2020
| Host         : GIA-DUY running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Morse_decoder_TOP_timing_summary_routed.rpt -pb Morse_decoder_TOP_timing_summary_routed.pb -rpx Morse_decoder_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : Morse_decoder_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 10 register/latch pins with no clock driven by root clock pin: codecompare/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: codecompare/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: codecompare/FSM_onehot_state_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 10 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 20 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.250        0.000                      0                  304        0.147        0.000                      0                  304        4.500        0.000                       0                   161  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 5.250        0.000                      0                  304        0.147        0.000                      0                  304        4.500        0.000                       0                   161  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        5.250ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 keyproc/hb1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyproc/hb1/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.890ns (21.441%)  route 3.261ns (78.559%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.557     5.078    keyproc/hb1/clk_IBUF_BUFG
    SLICE_X52Y21         FDRE                                         r  keyproc/hb1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  keyproc/hb1/count_reg[4]/Q
                         net (fo=2, routed)           1.088     6.684    keyproc/hb1/count_reg[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I3_O)        0.124     6.808 r  keyproc/hb1/pressTime[2]_i_4/O
                         net (fo=2, routed)           0.645     7.453    keyproc/hb1/pressTime[2]_i_4_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I2_O)        0.124     7.577 r  keyproc/hb1/count[0]_i_4/O
                         net (fo=1, routed)           0.402     7.979    keyproc/hb1/count[0]_i_4_n_0
    SLICE_X53Y20         LUT4 (Prop_lut4_I1_O)        0.124     8.103 r  keyproc/hb1/count[0]_i_1__0/O
                         net (fo=27, routed)          1.126     9.229    keyproc/hb1/count[0]_i_1__0_n_0
    SLICE_X52Y26         FDRE                                         r  keyproc/hb1/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.437    14.778    keyproc/hb1/clk_IBUF_BUFG
    SLICE_X52Y26         FDRE                                         r  keyproc/hb1/count_reg[24]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X52Y26         FDRE (Setup_fdre_C_R)       -0.524    14.479    keyproc/hb1/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 keyproc/hb1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyproc/hb1/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.890ns (21.441%)  route 3.261ns (78.559%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.557     5.078    keyproc/hb1/clk_IBUF_BUFG
    SLICE_X52Y21         FDRE                                         r  keyproc/hb1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  keyproc/hb1/count_reg[4]/Q
                         net (fo=2, routed)           1.088     6.684    keyproc/hb1/count_reg[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I3_O)        0.124     6.808 r  keyproc/hb1/pressTime[2]_i_4/O
                         net (fo=2, routed)           0.645     7.453    keyproc/hb1/pressTime[2]_i_4_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I2_O)        0.124     7.577 r  keyproc/hb1/count[0]_i_4/O
                         net (fo=1, routed)           0.402     7.979    keyproc/hb1/count[0]_i_4_n_0
    SLICE_X53Y20         LUT4 (Prop_lut4_I1_O)        0.124     8.103 r  keyproc/hb1/count[0]_i_1__0/O
                         net (fo=27, routed)          1.126     9.229    keyproc/hb1/count[0]_i_1__0_n_0
    SLICE_X52Y26         FDRE                                         r  keyproc/hb1/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.437    14.778    keyproc/hb1/clk_IBUF_BUFG
    SLICE_X52Y26         FDRE                                         r  keyproc/hb1/count_reg[25]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X52Y26         FDRE (Setup_fdre_C_R)       -0.524    14.479    keyproc/hb1/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.250ns  (required time - arrival time)
  Source:                 keyproc/hb1/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyproc/hb1/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 0.890ns (21.441%)  route 3.261ns (78.559%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.557     5.078    keyproc/hb1/clk_IBUF_BUFG
    SLICE_X52Y21         FDRE                                         r  keyproc/hb1/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y21         FDRE (Prop_fdre_C_Q)         0.518     5.596 r  keyproc/hb1/count_reg[4]/Q
                         net (fo=2, routed)           1.088     6.684    keyproc/hb1/count_reg[4]
    SLICE_X53Y21         LUT6 (Prop_lut6_I3_O)        0.124     6.808 r  keyproc/hb1/pressTime[2]_i_4/O
                         net (fo=2, routed)           0.645     7.453    keyproc/hb1/pressTime[2]_i_4_n_0
    SLICE_X53Y20         LUT6 (Prop_lut6_I2_O)        0.124     7.577 r  keyproc/hb1/count[0]_i_4/O
                         net (fo=1, routed)           0.402     7.979    keyproc/hb1/count[0]_i_4_n_0
    SLICE_X53Y20         LUT4 (Prop_lut4_I1_O)        0.124     8.103 r  keyproc/hb1/count[0]_i_1__0/O
                         net (fo=27, routed)          1.126     9.229    keyproc/hb1/count[0]_i_1__0_n_0
    SLICE_X52Y26         FDRE                                         r  keyproc/hb1/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.437    14.778    keyproc/hb1/clk_IBUF_BUFG
    SLICE_X52Y26         FDRE                                         r  keyproc/hb1/count_reg[26]/C
                         clock pessimism              0.260    15.038    
                         clock uncertainty           -0.035    15.003    
    SLICE_X52Y26         FDRE (Setup_fdre_C_R)       -0.524    14.479    keyproc/hb1/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.479    
                         arrival time                          -9.229    
  -------------------------------------------------------------------
                         slack                                  5.250    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 keyproc/spaceTime/hb/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyproc/spaceTime/hb/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 0.828ns (19.415%)  route 3.437ns (80.585%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.559     5.080    keyproc/spaceTime/hb/clk_IBUF_BUFG
    SLICE_X51Y19         FDRE                                         r  keyproc/spaceTime/hb/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  keyproc/spaceTime/hb/count_reg[17]/Q
                         net (fo=3, routed)           1.007     6.543    keyproc/spaceTime/hb/count_reg[17]
    SLICE_X50Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.667 r  keyproc/spaceTime/hb/count[0]_i_7/O
                         net (fo=1, routed)           0.961     7.628    keyproc/spaceTime/hb/count[0]_i_7_n_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I1_O)        0.124     7.752 r  keyproc/spaceTime/hb/count[0]_i_4__0/O
                         net (fo=1, routed)           0.455     8.207    keyproc/spaceTime/hb/count[0]_i_4__0_n_0
    SLICE_X50Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.331 r  keyproc/spaceTime/hb/count[0]_i_1__1/O
                         net (fo=27, routed)          1.014     9.345    keyproc/spaceTime/hb/count[0]_i_1__1_n_0
    SLICE_X51Y15         FDRE                                         r  keyproc/spaceTime/hb/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.446    14.787    keyproc/spaceTime/hb/clk_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  keyproc/spaceTime/hb/count_reg[0]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X51Y15         FDRE (Setup_fdre_C_R)       -0.429    14.597    keyproc/spaceTime/hb/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 keyproc/spaceTime/hb/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyproc/spaceTime/hb/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 0.828ns (19.415%)  route 3.437ns (80.585%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.559     5.080    keyproc/spaceTime/hb/clk_IBUF_BUFG
    SLICE_X51Y19         FDRE                                         r  keyproc/spaceTime/hb/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  keyproc/spaceTime/hb/count_reg[17]/Q
                         net (fo=3, routed)           1.007     6.543    keyproc/spaceTime/hb/count_reg[17]
    SLICE_X50Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.667 r  keyproc/spaceTime/hb/count[0]_i_7/O
                         net (fo=1, routed)           0.961     7.628    keyproc/spaceTime/hb/count[0]_i_7_n_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I1_O)        0.124     7.752 r  keyproc/spaceTime/hb/count[0]_i_4__0/O
                         net (fo=1, routed)           0.455     8.207    keyproc/spaceTime/hb/count[0]_i_4__0_n_0
    SLICE_X50Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.331 r  keyproc/spaceTime/hb/count[0]_i_1__1/O
                         net (fo=27, routed)          1.014     9.345    keyproc/spaceTime/hb/count[0]_i_1__1_n_0
    SLICE_X51Y15         FDRE                                         r  keyproc/spaceTime/hb/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.446    14.787    keyproc/spaceTime/hb/clk_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  keyproc/spaceTime/hb/count_reg[1]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X51Y15         FDRE (Setup_fdre_C_R)       -0.429    14.597    keyproc/spaceTime/hb/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 keyproc/spaceTime/hb/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyproc/spaceTime/hb/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 0.828ns (19.415%)  route 3.437ns (80.585%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.559     5.080    keyproc/spaceTime/hb/clk_IBUF_BUFG
    SLICE_X51Y19         FDRE                                         r  keyproc/spaceTime/hb/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  keyproc/spaceTime/hb/count_reg[17]/Q
                         net (fo=3, routed)           1.007     6.543    keyproc/spaceTime/hb/count_reg[17]
    SLICE_X50Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.667 r  keyproc/spaceTime/hb/count[0]_i_7/O
                         net (fo=1, routed)           0.961     7.628    keyproc/spaceTime/hb/count[0]_i_7_n_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I1_O)        0.124     7.752 r  keyproc/spaceTime/hb/count[0]_i_4__0/O
                         net (fo=1, routed)           0.455     8.207    keyproc/spaceTime/hb/count[0]_i_4__0_n_0
    SLICE_X50Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.331 r  keyproc/spaceTime/hb/count[0]_i_1__1/O
                         net (fo=27, routed)          1.014     9.345    keyproc/spaceTime/hb/count[0]_i_1__1_n_0
    SLICE_X51Y15         FDRE                                         r  keyproc/spaceTime/hb/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.446    14.787    keyproc/spaceTime/hb/clk_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  keyproc/spaceTime/hb/count_reg[2]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X51Y15         FDRE (Setup_fdre_C_R)       -0.429    14.597    keyproc/spaceTime/hb/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.252ns  (required time - arrival time)
  Source:                 keyproc/spaceTime/hb/count_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyproc/spaceTime/hb/count_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.265ns  (logic 0.828ns (19.415%)  route 3.437ns (80.585%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.080ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.559     5.080    keyproc/spaceTime/hb/clk_IBUF_BUFG
    SLICE_X51Y19         FDRE                                         r  keyproc/spaceTime/hb/count_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y19         FDRE (Prop_fdre_C_Q)         0.456     5.536 f  keyproc/spaceTime/hb/count_reg[17]/Q
                         net (fo=3, routed)           1.007     6.543    keyproc/spaceTime/hb/count_reg[17]
    SLICE_X50Y19         LUT6 (Prop_lut6_I1_O)        0.124     6.667 r  keyproc/spaceTime/hb/count[0]_i_7/O
                         net (fo=1, routed)           0.961     7.628    keyproc/spaceTime/hb/count[0]_i_7_n_0
    SLICE_X50Y16         LUT6 (Prop_lut6_I1_O)        0.124     7.752 r  keyproc/spaceTime/hb/count[0]_i_4__0/O
                         net (fo=1, routed)           0.455     8.207    keyproc/spaceTime/hb/count[0]_i_4__0_n_0
    SLICE_X50Y19         LUT4 (Prop_lut4_I1_O)        0.124     8.331 r  keyproc/spaceTime/hb/count[0]_i_1__1/O
                         net (fo=27, routed)          1.014     9.345    keyproc/spaceTime/hb/count[0]_i_1__1_n_0
    SLICE_X51Y15         FDRE                                         r  keyproc/spaceTime/hb/count_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.446    14.787    keyproc/spaceTime/hb/clk_IBUF_BUFG
    SLICE_X51Y15         FDRE                                         r  keyproc/spaceTime/hb/count_reg[3]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X51Y15         FDRE (Setup_fdre_C_R)       -0.429    14.597    keyproc/spaceTime/hb/count_reg[3]
  -------------------------------------------------------------------
                         required time                         14.597    
                         arrival time                          -9.345    
  -------------------------------------------------------------------
                         slack                                  5.252    

Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 db/debouncebeat/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/debouncebeat/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.828ns (19.521%)  route 3.414ns (80.479%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.553     5.074    db/debouncebeat/clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  db/debouncebeat/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  db/debouncebeat/count_reg[6]/Q
                         net (fo=2, routed)           0.860     6.390    db/debouncebeat/count_reg[6]
    SLICE_X49Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.514 r  db/debouncebeat/pipeline[0]_i_3/O
                         net (fo=1, routed)           0.633     7.147    db/debouncebeat/pipeline[0]_i_3_n_0
    SLICE_X49Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.271 r  db/debouncebeat/pipeline[0]_i_1/O
                         net (fo=4, routed)           1.055     8.326    db/debouncebeat/beat
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.450 r  db/debouncebeat/count[0]_i_1/O
                         net (fo=15, routed)          0.866     9.316    db/debouncebeat/count[0]_i_1_n_0
    SLICE_X48Y21         FDRE                                         r  db/debouncebeat/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.439    14.780    db/debouncebeat/clk_IBUF_BUFG
    SLICE_X48Y21         FDRE                                         r  db/debouncebeat/count_reg[0]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X48Y21         FDRE (Setup_fdre_C_R)       -0.429    14.590    db/debouncebeat/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 db/debouncebeat/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/debouncebeat/count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.828ns (19.521%)  route 3.414ns (80.479%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.553     5.074    db/debouncebeat/clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  db/debouncebeat/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  db/debouncebeat/count_reg[6]/Q
                         net (fo=2, routed)           0.860     6.390    db/debouncebeat/count_reg[6]
    SLICE_X49Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.514 r  db/debouncebeat/pipeline[0]_i_3/O
                         net (fo=1, routed)           0.633     7.147    db/debouncebeat/pipeline[0]_i_3_n_0
    SLICE_X49Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.271 r  db/debouncebeat/pipeline[0]_i_1/O
                         net (fo=4, routed)           1.055     8.326    db/debouncebeat/beat
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.450 r  db/debouncebeat/count[0]_i_1/O
                         net (fo=15, routed)          0.866     9.316    db/debouncebeat/count[0]_i_1_n_0
    SLICE_X48Y21         FDRE                                         r  db/debouncebeat/count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.439    14.780    db/debouncebeat/clk_IBUF_BUFG
    SLICE_X48Y21         FDRE                                         r  db/debouncebeat/count_reg[1]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X48Y21         FDRE (Setup_fdre_C_R)       -0.429    14.590    db/debouncebeat/count_reg[1]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  5.274    

Slack (MET) :             5.274ns  (required time - arrival time)
  Source:                 db/debouncebeat/count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/debouncebeat/count_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 0.828ns (19.521%)  route 3.414ns (80.479%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.074ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.553     5.074    db/debouncebeat/clk_IBUF_BUFG
    SLICE_X48Y22         FDRE                                         r  db/debouncebeat/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X48Y22         FDRE (Prop_fdre_C_Q)         0.456     5.530 f  db/debouncebeat/count_reg[6]/Q
                         net (fo=2, routed)           0.860     6.390    db/debouncebeat/count_reg[6]
    SLICE_X49Y22         LUT6 (Prop_lut6_I1_O)        0.124     6.514 r  db/debouncebeat/pipeline[0]_i_3/O
                         net (fo=1, routed)           0.633     7.147    db/debouncebeat/pipeline[0]_i_3_n_0
    SLICE_X49Y21         LUT5 (Prop_lut5_I4_O)        0.124     7.271 r  db/debouncebeat/pipeline[0]_i_1/O
                         net (fo=4, routed)           1.055     8.326    db/debouncebeat/beat
    SLICE_X55Y24         LUT2 (Prop_lut2_I0_O)        0.124     8.450 r  db/debouncebeat/count[0]_i_1/O
                         net (fo=15, routed)          0.866     9.316    db/debouncebeat/count[0]_i_1_n_0
    SLICE_X48Y21         FDRE                                         r  db/debouncebeat/count_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         1.439    14.780    db/debouncebeat/clk_IBUF_BUFG
    SLICE_X48Y21         FDRE                                         r  db/debouncebeat/count_reg[2]/C
                         clock pessimism              0.274    15.054    
                         clock uncertainty           -0.035    15.019    
    SLICE_X48Y21         FDRE (Setup_fdre_C_R)       -0.429    14.590    db/debouncebeat/count_reg[2]
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                          -9.316    
  -------------------------------------------------------------------
                         slack                                  5.274    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 keyproc/restart1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyproc/spaceTime/count1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.189ns (64.902%)  route 0.102ns (35.098%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.558     1.441    keyproc/clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  keyproc/restart1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  keyproc/restart1_reg/Q
                         net (fo=3, routed)           0.102     1.684    keyproc/spaceTime/restart1
    SLICE_X54Y19         LUT5 (Prop_lut5_I4_O)        0.048     1.732 r  keyproc/spaceTime/count1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.732    keyproc/spaceTime/count1[2]_i_1_n_0
    SLICE_X54Y19         FDRE                                         r  keyproc/spaceTime/count1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.827     1.954    keyproc/spaceTime/clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  keyproc/spaceTime/count1_reg[2]/C
                         clock pessimism             -0.500     1.454    
    SLICE_X54Y19         FDRE (Hold_fdre_C_D)         0.131     1.585    keyproc/spaceTime/count1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.732    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 keyproc/restart1_reg/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyproc/spaceTime/count1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.537%)  route 0.102ns (35.463%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.558     1.441    keyproc/clk_IBUF_BUFG
    SLICE_X55Y19         FDRE                                         r  keyproc/restart1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 f  keyproc/restart1_reg/Q
                         net (fo=3, routed)           0.102     1.684    keyproc/spaceTime/restart1
    SLICE_X54Y19         LUT4 (Prop_lut4_I3_O)        0.045     1.729 r  keyproc/spaceTime/count1[1]_i_1/O
                         net (fo=1, routed)           0.000     1.729    keyproc/spaceTime/count1[1]_i_1_n_0
    SLICE_X54Y19         FDRE                                         r  keyproc/spaceTime/count1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.827     1.954    keyproc/spaceTime/clk_IBUF_BUFG
    SLICE_X54Y19         FDRE                                         r  keyproc/spaceTime/count1_reg[1]/C
                         clock pessimism             -0.500     1.454    
    SLICE_X54Y19         FDRE (Hold_fdre_C_D)         0.121     1.575    keyproc/spaceTime/count1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 keyproc/morseArray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyproc/morseArray_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.556     1.439    keyproc/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  keyproc/morseArray_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  keyproc/morseArray_reg[4]/Q
                         net (fo=1, routed)           0.116     1.696    keyproc/morseArray_reg_n_0_[4]
    SLICE_X55Y22         FDRE                                         r  keyproc/morseArray_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.824     1.951    keyproc/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  keyproc/morseArray_reg[6]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X55Y22         FDRE (Hold_fdre_C_D)         0.075     1.514    keyproc/morseArray_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 keyproc/morseArray_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyproc/morseArray_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.556     1.439    keyproc/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  keyproc/morseArray_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  keyproc/morseArray_reg[12]/Q
                         net (fo=1, routed)           0.116     1.696    keyproc/morseArray_reg_n_0_[12]
    SLICE_X55Y21         FDRE                                         r  keyproc/morseArray_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.825     1.952    keyproc/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  keyproc/morseArray_reg[14]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X55Y21         FDRE (Hold_fdre_C_D)         0.075     1.514    keyproc/morseArray_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.514    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 keyproc/morseArray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyproc/morseCode_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.269ns  (logic 0.141ns (52.331%)  route 0.128ns (47.669%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.556     1.439    keyproc/clk_IBUF_BUFG
    SLICE_X55Y22         FDRE                                         r  keyproc/morseArray_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y22         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  keyproc/morseArray_reg[2]/Q
                         net (fo=2, routed)           0.128     1.709    keyproc/morseArray_reg_n_0_[2]
    SLICE_X55Y20         FDRE                                         r  keyproc/morseCode_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.826     1.953    keyproc/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  keyproc/morseCode_reg[0]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X55Y20         FDRE (Hold_fdre_C_D)         0.070     1.524    keyproc/morseCode_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.524    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 keyproc/morseArray_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyproc/morseArray_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.556     1.439    keyproc/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  keyproc/morseArray_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  keyproc/morseArray_reg[13]/Q
                         net (fo=1, routed)           0.116     1.696    keyproc/morseArray_reg_n_0_[13]
    SLICE_X55Y21         FDRE                                         r  keyproc/morseArray_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.825     1.952    keyproc/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  keyproc/morseArray_reg[15]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X55Y21         FDRE (Hold_fdre_C_D)         0.071     1.510    keyproc/morseArray_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.510    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 keyproc/morseArray_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyproc/morseArray_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.584%)  route 0.122ns (46.416%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.556     1.439    keyproc/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  keyproc/morseArray_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  keyproc/morseArray_reg[11]/Q
                         net (fo=2, routed)           0.122     1.702    keyproc/morseArray_reg_n_0_[11]
    SLICE_X55Y21         FDRE                                         r  keyproc/morseArray_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.825     1.952    keyproc/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  keyproc/morseArray_reg[13]/C
                         clock pessimism             -0.513     1.439    
    SLICE_X55Y21         FDRE (Hold_fdre_C_D)         0.072     1.511    keyproc/morseArray_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.511    
                         arrival time                           1.702    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 keyproc/morseArray_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyproc/morseCode_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.012%)  route 0.115ns (44.988%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.556     1.439    keyproc/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  keyproc/morseArray_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  keyproc/morseArray_reg[11]/Q
                         net (fo=2, routed)           0.115     1.695    keyproc/morseArray_reg_n_0_[11]
    SLICE_X55Y20         FDRE                                         r  keyproc/morseCode_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.826     1.953    keyproc/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  keyproc/morseCode_reg[5]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X55Y20         FDRE (Hold_fdre_C_D)         0.047     1.501    keyproc/morseCode_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.501    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 keyproc/morseArray_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyproc/morseCode_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.128ns (52.327%)  route 0.117ns (47.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.556     1.439    keyproc/clk_IBUF_BUFG
    SLICE_X55Y21         FDRE                                         r  keyproc/morseArray_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y21         FDRE (Prop_fdre_C_Q)         0.128     1.567 r  keyproc/morseArray_reg[14]/Q
                         net (fo=1, routed)           0.117     1.684    keyproc/morseArray_reg_n_0_[14]
    SLICE_X55Y20         FDRE                                         r  keyproc/morseCode_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.826     1.953    keyproc/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  keyproc/morseCode_reg[6]/C
                         clock pessimism             -0.499     1.454    
    SLICE_X55Y20         FDRE (Hold_fdre_C_D)         0.018     1.472    keyproc/morseCode_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.472    
                         arrival time                           1.684    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.217ns  (arrival time - required time)
  Source:                 keyproc/morseCode_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            keyproc/led_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.141ns (47.621%)  route 0.155ns (52.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.557     1.440    keyproc/clk_IBUF_BUFG
    SLICE_X55Y20         FDRE                                         r  keyproc/morseCode_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y20         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  keyproc/morseCode_reg[5]/Q
                         net (fo=5, routed)           0.155     1.736    keyproc/morseCode[5]
    SLICE_X54Y18         FDRE                                         r  keyproc/led_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=160, routed)         0.828     1.955    keyproc/clk_IBUF_BUFG
    SLICE_X54Y18         FDRE                                         r  keyproc/led_reg[5]/C
                         clock pessimism             -0.499     1.456    
    SLICE_X54Y18         FDRE (Hold_fdre_C_D)         0.063     1.519    keyproc/led_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.736    
  -------------------------------------------------------------------
                         slack                                  0.217    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X57Y19   codecompare/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y19   codecompare/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X57Y19   codecompare/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X56Y17   codecompare/inst_count/count_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X56Y17   codecompare/inst_count/count_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y17   codecompare/inst_count/count_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y17   codecompare/inst_count/count_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X56Y17   codecompare/inst_count/count_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X48Y24   db/debouncebeat/count_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y15   keyproc/spaceTime/hb/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y15   keyproc/spaceTime/hb/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y15   keyproc/spaceTime/hb/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X51Y15   keyproc/spaceTime/hb/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   db/debouncebeat/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   db/debouncebeat/count_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y21   db/debouncebeat/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y21   db/debouncebeat/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y21   db/debouncebeat/count_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X52Y24   keyproc/hb1/count_reg[16]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19   codecompare/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19   codecompare/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X57Y19   codecompare/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   codecompare/inst_count/count_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   codecompare/inst_count/count_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   codecompare/inst_count/count_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   codecompare/inst_count/count_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X56Y17   codecompare/inst_count/count_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   db/debouncebeat/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X48Y24   db/debouncebeat/count_reg[14]/C



