/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [11:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [13:0] celloutsig_0_12z;
  wire [11:0] celloutsig_0_13z;
  wire celloutsig_0_15z;
  wire [11:0] celloutsig_0_16z;
  wire [4:0] celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire [2:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire [33:0] celloutsig_0_3z;
  wire [9:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire [16:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [6:0] celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_15z;
  wire [4:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [8:0] celloutsig_1_6z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_28z = !(celloutsig_0_12z[7] ? celloutsig_0_13z[0] : celloutsig_0_16z[6]);
  assign celloutsig_0_10z = ~(celloutsig_0_2z[0] | celloutsig_0_5z);
  assign celloutsig_0_1z = ~(in_data[57] | celloutsig_0_0z);
  assign celloutsig_0_15z = ~celloutsig_0_7z;
  assign celloutsig_0_23z = ~celloutsig_0_16z[10];
  assign celloutsig_1_9z = celloutsig_1_4z ^ in_data[98];
  assign celloutsig_0_9z = celloutsig_0_6z ^ celloutsig_0_5z;
  assign celloutsig_1_15z = { in_data[168:167], celloutsig_1_14z } + { celloutsig_1_14z, celloutsig_1_3z, celloutsig_1_10z };
  assign celloutsig_0_16z = { celloutsig_0_13z[5:1], _01_[6:5], _00_, _01_[3:1], celloutsig_0_1z } + { celloutsig_0_12z[12:11], celloutsig_0_2z, celloutsig_0_9z, _01_[6:5], _00_, _01_[3:1] };
  reg [5:0] _11_;
  always_ff @(posedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _11_ <= 6'h00;
    else _11_ <= celloutsig_0_4z[7:2];
  assign { _01_[6:5], _00_, _01_[3:1] } = _11_;
  assign celloutsig_0_12z = celloutsig_0_3z[14:1] / { 1'h1, celloutsig_0_3z[29:17] };
  assign celloutsig_0_13z = { celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_1z } / { 1'h1, _00_, celloutsig_0_4z };
  assign celloutsig_0_26z = celloutsig_0_13z[3:1] / { 1'h1, celloutsig_0_17z[3], celloutsig_0_23z };
  assign celloutsig_1_18z = in_data[179:175] / { 1'h1, celloutsig_1_15z, celloutsig_1_10z };
  assign celloutsig_0_20z = { in_data[31], celloutsig_0_0z, celloutsig_0_0z } / { 1'h1, celloutsig_0_18z, celloutsig_0_15z };
  assign celloutsig_1_0z = in_data[168:152] / { 1'h1, in_data[180:165] };
  assign celloutsig_0_7z = { in_data[55:54], celloutsig_0_0z } === celloutsig_0_2z;
  assign celloutsig_0_29z = { celloutsig_0_12z[10:7], celloutsig_0_22z, celloutsig_0_17z, celloutsig_0_26z, celloutsig_0_20z, celloutsig_0_6z } === { celloutsig_0_16z[8:2], celloutsig_0_27z, celloutsig_0_5z, celloutsig_0_15z, _01_[6:5], _00_, _01_[3:1], celloutsig_0_28z };
  assign celloutsig_0_0z = in_data[60:47] >= in_data[83:70];
  assign celloutsig_0_18z = { _00_, _01_[3:2], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_15z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_17z } >= { in_data[79:67], celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_9z, celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_1_1z = celloutsig_1_0z[14:2] >= celloutsig_1_0z[15:3];
  assign celloutsig_1_3z = celloutsig_1_0z[15:11] >= in_data[190:186];
  assign celloutsig_0_5z = ! { celloutsig_0_3z[7:1], celloutsig_0_2z };
  assign celloutsig_1_19z = celloutsig_1_6z[5:3] !== celloutsig_1_11z[4:2];
  assign celloutsig_0_22z = { celloutsig_0_16z[8:3], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_0z } !== { celloutsig_0_13z[5:3], _01_[6:5], _00_, _01_[3:1] };
  assign celloutsig_1_6z = ~ in_data[159:151];
  assign celloutsig_0_4z = ~ in_data[90:81];
  assign celloutsig_1_11z = { in_data[190:185], celloutsig_1_5z } | celloutsig_1_0z[13:7];
  assign celloutsig_0_27z = | celloutsig_0_4z[8:6];
  assign celloutsig_1_4z = | celloutsig_1_0z[10:3];
  assign celloutsig_1_5z = ^ { celloutsig_1_0z[14:5], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_10z = ^ { in_data[176:171], celloutsig_1_9z, celloutsig_1_2z };
  assign celloutsig_1_14z = ^ celloutsig_1_0z[10:4];
  assign celloutsig_0_6z = ^ { celloutsig_0_2z[2:1], celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_2z = ^ { in_data[189:177], celloutsig_1_1z };
  assign celloutsig_0_3z = in_data[65:32] >> { in_data[26:2], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z };
  assign celloutsig_0_17z = celloutsig_0_13z[10:6] >> celloutsig_0_3z[19:15];
  assign celloutsig_0_2z = { in_data[23:22], celloutsig_0_0z } >> { in_data[28:27], celloutsig_0_0z };
  assign { _01_[11:7], _01_[4], _01_[0] } = { celloutsig_0_13z[5:1], _00_, celloutsig_0_1z };
  assign { out_data[132:128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z, celloutsig_0_29z };
endmodule
