\hypertarget{classmy_g_p_i_o___a_x_i}{\section{my\+G\+P\+I\+O\+\_\+\+A\+X\+I Entity Reference}
\label{classmy_g_p_i_o___a_x_i}\index{my\+G\+P\+I\+O\+\_\+\+A\+X\+I@{my\+G\+P\+I\+O\+\_\+\+A\+X\+I}}
}


Periferica A\+X\+I4 Lite che implementa una G\+P\+I\+O pilotabile da processing-\/system.  




Diagramma delle classi per my\+G\+P\+I\+O\+\_\+\+A\+X\+I\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=157pt]{classmy_g_p_i_o___a_x_i__inherit__graph}
\end{center}
\end{figure}


Diagramma di collaborazione per my\+G\+P\+I\+O\+\_\+\+A\+X\+I\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=157pt]{classmy_g_p_i_o___a_x_i__coll__graph}
\end{center}
\end{figure}
\subsection*{Entities}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classmy_g_p_i_o___a_x_i_1_1arch__imp}{arch\+\_\+imp} architecture
\end{DoxyCompactItemize}
\subsection*{Libraries}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{classmy_g_p_i_o___a_x_i_ga0a6af6eef40212dbaf130d57ce711256}{\hyperlink{group___a_x_i-internal_ga0a6af6eef40212dbaf130d57ce711256}{ieee} }\label{classmy_g_p_i_o___a_x_i_ga0a6af6eef40212dbaf130d57ce711256}

\end{DoxyCompactItemize}
\subsection*{Use Clauses}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{classmy_g_p_i_o___a_x_i_gacd03516902501cd1c7296a98e22c6fcb}{\hyperlink{group___a_x_i-internal_gacd03516902501cd1c7296a98e22c6fcb}{std\+\_\+logic\+\_\+1164}   }\label{classmy_g_p_i_o___a_x_i_gacd03516902501cd1c7296a98e22c6fcb}

\item 
\hypertarget{classmy_g_p_i_o___a_x_i_ga2edc34402b573437d5f25fa90ba4013e}{\hyperlink{group___a_x_i-internal_ga2edc34402b573437d5f25fa90ba4013e}{numeric\+\_\+std}   }\label{classmy_g_p_i_o___a_x_i_ga2edc34402b573437d5f25fa90ba4013e}

\item 
\hypertarget{classmy_g_p_i_o___a_x_i_gacb2d98d781f19c8f5f4109576ec45502}{\hyperlink{group___a_x_i-internal_gacb2d98d781f19c8f5f4109576ec45502}{std\+\_\+logic\+\_\+misc}   }\label{classmy_g_p_i_o___a_x_i_gacb2d98d781f19c8f5f4109576ec45502}

\end{DoxyCompactItemize}
\subsection*{Generics}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{classmy_g_p_i_o___a_x_i_ga0b52ca75e9a6093b2b60d5e851803069}{\hyperlink{group___a_x_i-internal_ga0b52ca75e9a6093b2b60d5e851803069}{G\+P\+I\+O\+\_\+width} {\bfseries {\bfseries \textcolor{vhdlchar}{natural}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{4} \textcolor{vhdlchar}{ }}}}\label{classmy_g_p_i_o___a_x_i_ga0b52ca75e9a6093b2b60d5e851803069}

\begin{DoxyCompactList}\small\item\em numero di G\+P\+I\+O offerti dalla periferica, di default pari a 4 celle. \end{DoxyCompactList}\item 
\hypertarget{classmy_g_p_i_o___a_x_i_ga0fad312acd1f302ce7de30c5658df0bd}{\hyperlink{group___a_x_i-internal_ga0fad312acd1f302ce7de30c5658df0bd}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+T\+H} {\bfseries {\bfseries \textcolor{vhdlchar}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{32} \textcolor{vhdlchar}{ }}}}\label{classmy_g_p_i_o___a_x_i_ga0fad312acd1f302ce7de30c5658df0bd}

\item 
\hypertarget{classmy_g_p_i_o___a_x_i_ga9abff2eaa069440f3b7d9e9937d5ee8e}{\hyperlink{group___a_x_i-internal_ga9abff2eaa069440f3b7d9e9937d5ee8e}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+T\+H} {\bfseries {\bfseries \textcolor{vhdlchar}{integer}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{\+:}\textcolor{vhdlchar}{=}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{5} \textcolor{vhdlchar}{ }}}}\label{classmy_g_p_i_o___a_x_i_ga9abff2eaa069440f3b7d9e9937d5ee8e}

\end{DoxyCompactItemize}
\subsection*{Ports}
 \begin{DoxyCompactItemize}
\item 
\hypertarget{classmy_g_p_i_o___a_x_i_ga8829699d739ef35a4c5da396ffd38387}{\hyperlink{group___a_x_i-internal_ga8829699d739ef35a4c5da396ffd38387}{G\+P\+I\+O\+\_\+inout}  {\bfseries {\bfseries \textcolor{vhdlchar}{inout}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }{\bfseries \hyperlink{group___a_x_i-internal_ga0b52ca75e9a6093b2b60d5e851803069}{G\+P\+I\+O\+\_\+width}} \textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o___a_x_i_ga8829699d739ef35a4c5da396ffd38387}

\begin{DoxyCompactList}\small\item\em segnale bidirezionale diretto verso l'esterno del device. \end{DoxyCompactList}\item 
\hypertarget{classmy_g_p_i_o___a_x_i_ga5b78f3e3edfaf6e8ec79031b9e631e9d}{\hyperlink{group___a_x_i-internal_ga5b78f3e3edfaf6e8ec79031b9e631e9d}{interrupt}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o___a_x_i_ga5b78f3e3edfaf6e8ec79031b9e631e9d}

\begin{DoxyCompactList}\small\item\em segnale di interrupt a livelli diretto verso il processing -\/ system. Se le interruzioni sono abilitate ed uno dei pin del device è settato come input ed è abilitato a generare interruzioni, diventa '1' appena tale pin assume valore '1', e mantiene tale valore fino a quando tutte le interruzioni non siano state servite. \end{DoxyCompactList}\item 
\hypertarget{classmy_g_p_i_o___a_x_i_ga3f54d782a88290bdaa6baffd7cd84ab4}{\hyperlink{group___a_x_i-internal_ga3f54d782a88290bdaa6baffd7cd84ab4}{S\+\_\+\+A\+X\+I\+\_\+\+A\+C\+L\+K}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o___a_x_i_ga3f54d782a88290bdaa6baffd7cd84ab4}

\item 
\hypertarget{classmy_g_p_i_o___a_x_i_ga089b396e17dee353ccc7d5389dda5532}{\hyperlink{group___a_x_i-internal_ga089b396e17dee353ccc7d5389dda5532}{S\+\_\+\+A\+X\+I\+\_\+\+A\+R\+E\+S\+E\+T\+N}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o___a_x_i_ga089b396e17dee353ccc7d5389dda5532}

\item 
\hypertarget{classmy_g_p_i_o___a_x_i_ga61cc7b190ba9d540e56941330e4a0883}{\hyperlink{group___a_x_i-internal_ga61cc7b190ba9d540e56941330e4a0883}{S\+\_\+\+A\+X\+I\+\_\+\+A\+W\+A\+D\+D\+R}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+T\+H}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o___a_x_i_ga61cc7b190ba9d540e56941330e4a0883}

\item 
\hypertarget{classmy_g_p_i_o___a_x_i_ga459abcd98567ad24261377eed899593a}{\hyperlink{group___a_x_i-internal_ga459abcd98567ad24261377eed899593a}{S\+\_\+\+A\+X\+I\+\_\+\+A\+W\+P\+R\+O\+T}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o___a_x_i_ga459abcd98567ad24261377eed899593a}

\item 
\hypertarget{classmy_g_p_i_o___a_x_i_gaf1f1cbf67bf647ba58353c261719a3a0}{\hyperlink{group___a_x_i-internal_gaf1f1cbf67bf647ba58353c261719a3a0}{S\+\_\+\+A\+X\+I\+\_\+\+A\+W\+V\+A\+L\+I\+D}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o___a_x_i_gaf1f1cbf67bf647ba58353c261719a3a0}

\item 
\hypertarget{classmy_g_p_i_o___a_x_i_gac04aab5cc834e762e893e061016921c6}{\hyperlink{group___a_x_i-internal_gac04aab5cc834e762e893e061016921c6}{S\+\_\+\+A\+X\+I\+\_\+\+A\+W\+R\+E\+A\+D\+Y}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o___a_x_i_gac04aab5cc834e762e893e061016921c6}

\item 
\hypertarget{classmy_g_p_i_o___a_x_i_ga292e5db13719faf3a8b3aab091773467}{\hyperlink{group___a_x_i-internal_ga292e5db13719faf3a8b3aab091773467}{S\+\_\+\+A\+X\+I\+\_\+\+W\+D\+A\+T\+A}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+T\+H}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o___a_x_i_ga292e5db13719faf3a8b3aab091773467}

\item 
\hypertarget{classmy_g_p_i_o___a_x_i_gaccd8e04b79540b57ab15fee1cb6c04f5}{\hyperlink{group___a_x_i-internal_gaccd8e04b79540b57ab15fee1cb6c04f5}{S\+\_\+\+A\+X\+I\+\_\+\+W\+S\+T\+R\+B}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+T\+H}\textcolor{vhdlchar}{/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{8} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o___a_x_i_gaccd8e04b79540b57ab15fee1cb6c04f5}

\item 
\hypertarget{classmy_g_p_i_o___a_x_i_ga60bd882e2de781af9a7c6c3d494225d5}{\hyperlink{group___a_x_i-internal_ga60bd882e2de781af9a7c6c3d494225d5}{S\+\_\+\+A\+X\+I\+\_\+\+W\+V\+A\+L\+I\+D}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o___a_x_i_ga60bd882e2de781af9a7c6c3d494225d5}

\item 
\hypertarget{classmy_g_p_i_o___a_x_i_gab84e4db7037141a360c2b59f45124f01}{\hyperlink{group___a_x_i-internal_gab84e4db7037141a360c2b59f45124f01}{S\+\_\+\+A\+X\+I\+\_\+\+W\+R\+E\+A\+D\+Y}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o___a_x_i_gab84e4db7037141a360c2b59f45124f01}

\item 
\hypertarget{classmy_g_p_i_o___a_x_i_gabca6c9777b38a5a6bc04886924bafcc8}{\hyperlink{group___a_x_i-internal_gabca6c9777b38a5a6bc04886924bafcc8}{S\+\_\+\+A\+X\+I\+\_\+\+B\+R\+E\+S\+P}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o___a_x_i_gabca6c9777b38a5a6bc04886924bafcc8}

\item 
\hypertarget{classmy_g_p_i_o___a_x_i_ga58f260d3ebaa69be91bb65ff9211823b}{\hyperlink{group___a_x_i-internal_ga58f260d3ebaa69be91bb65ff9211823b}{S\+\_\+\+A\+X\+I\+\_\+\+B\+V\+A\+L\+I\+D}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o___a_x_i_ga58f260d3ebaa69be91bb65ff9211823b}

\item 
\hypertarget{classmy_g_p_i_o___a_x_i_gac265989978a2be832d278f63fc0f06cb}{\hyperlink{group___a_x_i-internal_gac265989978a2be832d278f63fc0f06cb}{S\+\_\+\+A\+X\+I\+\_\+\+B\+R\+E\+A\+D\+Y}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o___a_x_i_gac265989978a2be832d278f63fc0f06cb}

\item 
\hypertarget{classmy_g_p_i_o___a_x_i_ga4d1dc8ecac269479747e5ac52c70ac45}{\hyperlink{group___a_x_i-internal_ga4d1dc8ecac269479747e5ac52c70ac45}{S\+\_\+\+A\+X\+I\+\_\+\+A\+R\+A\+D\+D\+R}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+A\+D\+D\+R\+\_\+\+W\+I\+D\+T\+H}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o___a_x_i_ga4d1dc8ecac269479747e5ac52c70ac45}

\item 
\hypertarget{classmy_g_p_i_o___a_x_i_ga30a07c47d3c1182bbb7c904483bb374f}{\hyperlink{group___a_x_i-internal_ga30a07c47d3c1182bbb7c904483bb374f}{S\+\_\+\+A\+X\+I\+\_\+\+A\+R\+P\+R\+O\+T}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{2} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o___a_x_i_ga30a07c47d3c1182bbb7c904483bb374f}

\item 
\hypertarget{classmy_g_p_i_o___a_x_i_ga758f6340dd3340ee46deafbae18a47b2}{\hyperlink{group___a_x_i-internal_ga758f6340dd3340ee46deafbae18a47b2}{S\+\_\+\+A\+X\+I\+\_\+\+A\+R\+V\+A\+L\+I\+D}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o___a_x_i_ga758f6340dd3340ee46deafbae18a47b2}

\item 
\hypertarget{classmy_g_p_i_o___a_x_i_gade4e78e9c32af26578fc5c74ca3197e8}{\hyperlink{group___a_x_i-internal_gade4e78e9c32af26578fc5c74ca3197e8}{S\+\_\+\+A\+X\+I\+\_\+\+A\+R\+R\+E\+A\+D\+Y}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o___a_x_i_gade4e78e9c32af26578fc5c74ca3197e8}

\item 
\hypertarget{classmy_g_p_i_o___a_x_i_ga194c6eff7c88405e7934dbc2425ee4ab}{\hyperlink{group___a_x_i-internal_ga194c6eff7c88405e7934dbc2425ee4ab}{S\+\_\+\+A\+X\+I\+\_\+\+R\+D\+A\+T\+A}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{C\+\_\+\+S\+\_\+\+A\+X\+I\+\_\+\+D\+A\+T\+A\+\_\+\+W\+I\+D\+T\+H}\textcolor{vhdlchar}{-\/}\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o___a_x_i_ga194c6eff7c88405e7934dbc2425ee4ab}

\item 
\hypertarget{classmy_g_p_i_o___a_x_i_ga67ba85504b4c51fb0eb00d18fd70ad92}{\hyperlink{group___a_x_i-internal_ga67ba85504b4c51fb0eb00d18fd70ad92}{S\+\_\+\+A\+X\+I\+\_\+\+R\+R\+E\+S\+P}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic\+\_\+vector}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{(}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{1} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{downto}\textcolor{vhdlchar}{ }\textcolor{vhdlchar}{ } \textcolor{vhdldigit}{0} \textcolor{vhdlchar}{ }\textcolor{vhdlchar}{)}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o___a_x_i_ga67ba85504b4c51fb0eb00d18fd70ad92}

\item 
\hypertarget{classmy_g_p_i_o___a_x_i_ga31f4e92d27c2c2005ee5f368a8249604}{\hyperlink{group___a_x_i-internal_ga31f4e92d27c2c2005ee5f368a8249604}{S\+\_\+\+A\+X\+I\+\_\+\+R\+V\+A\+L\+I\+D}  {\bfseries {\bfseries \textcolor{vhdlchar}{out}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o___a_x_i_ga31f4e92d27c2c2005ee5f368a8249604}

\item 
\hypertarget{classmy_g_p_i_o___a_x_i_ga5850bf8f42acdf01938057507dc703b7}{\hyperlink{group___a_x_i-internal_ga5850bf8f42acdf01938057507dc703b7}{S\+\_\+\+A\+X\+I\+\_\+\+R\+R\+E\+A\+D\+Y}  {\bfseries {\bfseries \textcolor{vhdlchar}{in}\textcolor{vhdlchar}{ }}} {\bfseries \textcolor{vhdlchar}{std\+\_\+logic}\textcolor{vhdlchar}{ }} }\label{classmy_g_p_i_o___a_x_i_ga5850bf8f42acdf01938057507dc703b7}

\end{DoxyCompactItemize}


\subsection{Descrizione dettagliata}
Periferica A\+X\+I4 Lite che implementa una G\+P\+I\+O pilotabile da processing-\/system. 

\subparagraph*{Registri interni del device}

Il device possiede i registri indicati di seguito. Per oognuno di essi viene indicata la modalità di accesso (R sola lettura, W sola scrittura, R/\+W lettura scrittura), e l'offset, rispetto all'indirizzo base del device, col quale è possibile indirizzarli.


\begin{DoxyItemize}
\item M\+O\+D\+E (R/\+W, offset +0x0)\+: consente di impostare i singoli pin del device come ingressi o uscite; solo i G\+P\+I\+O\+\_\+width bit meno significativi del registro hanno significato, agire sui restanti bit non produce nessun effetto; Il valore che i singoli pin possono assumere è\+:
\begin{DoxyItemize}
\item '1'\+: il pin viene configurato come pin di uscita;
\item 'ò\+: il pin viene configurato come pin di ingresso;
\end{DoxyItemize}
\item W\+R\+I\+T\+E (R/\+W, offset +0x4)\+: consente di imporre un valore ai pin del device, qualora essi siano configurati come uscite; solo i G\+P\+I\+O\+\_\+width bit meno significativi del hanno significato, agire sui restanti bit non produce nessun effetto;
\item R\+E\+A\+D (R, offset +0x8)\+: consente di leggere il valore dei pin del device, sia quelli configurati come ingressi che quelli configurati come uscite (il cui valore coincide con quello settato nel registro W\+R\+I\+T\+E); solo i G\+P\+I\+O\+\_\+width bit meno significativi del registro hanno significato, gli altri vengono letti zero;
\item G\+I\+E\+S (Global Interrupt Enable/\+Status, R/\+W, offset 0x\+C)\+: Consente di abilitare/disabilitare gli interrupt globali della periferica; solo due dei bit sono significativi\+:
\begin{DoxyItemize}
\item I\+E (bit 0)\+: interrupt enable, abilita gli interrupt, può essere scritto e letto; se posto ad '1' la periferica potrà generare interrupt quando uno dei pin impostati come ingresso assume valore '1' (ed il corrispondente bit in P\+I\+E è impostato ad '1'); se posto a '0' il device non genererà mai interruzioni;
\item I\+S (bit 1)\+: interrupt status, settato internamente ad '1' nel caso in cui la periferica abbia generato interrupt; replica del segnale \char`\"{}interrupt\char`\"{} diretto verso il processing-\/system.
\end{DoxyItemize}
\item P\+I\+E (Pin Interrupt Enable, R/\+W, offset 0x10)\+: consente di abilitare/disabilitare gli interrupt per i singoli pin. Con G\+I\+E\+S(0)='1' e M\+O\+D\+E(n)='0' (cioè se gli interrupt globali sono abilitati e il pin n-\/esimo è configurato come input), se P\+I\+E(n)='1' allora il device genererà un interrupt verso il processing-\/system quando il pin n-\/esimo assumerà valore '1', mentre, se P\+I\+E(n)='0' non verrà generata una interruzione;
\item I\+R\+Q (Interrupt Request, R, offset 0x14)\+: I\+R\+Q(n)='1' indica che la sorgente di interruzione è il bit n-\/esimo; la or-\/reduce di tale registro costituisce il flag \char`\"{}interrupt\char`\"{} (I\+S) di G\+I\+E\+S, mentre lo stesso segnale, posto in A\+N\+D con G\+I\+E\+S(0) -\/ interrupt enable -\/ è diretto verso il processing system.
\item I\+A\+C\+K (Interrupt Ack, W, offset 0x18)\+: imponento I\+A\+C\+K(n)='1' è possibile segnalare al device che l'interruzione generata dal in n-\/esimo è stata servita; il bit I\+R\+Q(n) verrà resettato automaticamente.
\end{DoxyItemize}

\subparagraph*{Process di scrittura dei registri della periferica}

Il process che implementa la logica di scrittura dei registri è stato modificato in modo da ottenere il seguente indirizzamento\+: \begin{TabularC}{3}
\hline
\rowcolor{lightgray}{\bf Indirizzo}&{\bf Offset}&{\bf Registro }\\\cline{1-3}
b\char`\"{}00000\char`\"{}&0x00&M\+O\+D\+E \\\cline{1-3}
b\char`\"{}00100\char`\"{}&0x04&W\+R\+I\+T\+E \\\cline{1-3}
b\char`\"{}01000\char`\"{}&0x08&R\+E\+A\+D($\ast$) \\\cline{1-3}
b\char`\"{}01100\char`\"{}&0x0\+C&G\+I\+E\+S($\ast$$\ast$) \\\cline{1-3}
b\char`\"{}10000\char`\"{}&0x10&P\+I\+E \\\cline{1-3}
b\char`\"{}10100\char`\"{}&0x14&I\+R\+Q($\ast$$\ast$$\ast$) \\\cline{1-3}
b\char`\"{}11000\char`\"{}&0x18&I\+A\+C\+K($\ast$$\ast$$\ast$$\ast$) \\\cline{1-3}
\end{TabularC}
($\ast$) Il registro R\+E\+A\+D è a sola lettura\+: le scritture su questo registro non producono effetti; la scrittura, infatti, avviene su slv\+\_\+reg2, che è inutilizzato;~\newline
 ($\ast$$\ast$) La scrittura ha effetto solo sul bit zero del registro;~\newline
 ($\ast$$\ast$$\ast$) Il registro I\+R\+Q è a sola lettura\+: le scritture su questo registro non producono effetti; la scrittura, infatti, avviene su slv\+\_\+reg5, che è inutilizzato;~\newline
 ($\ast$$\ast$$\ast$$\ast$) La scrittura su I\+A\+C\+K è fittizzia, nel senso che appena si smette di indirizzare il registro, esso assume valore zero;~\newline


\subparagraph*{Process di lettura dei registri della periferica}

Il process che implementa la logica di lettura dei registri è stato modificato in modo da ottenere il seguente indirizzamento\+: \begin{TabularC}{3}
\hline
\rowcolor{lightgray}{\bf Indirizzo}&{\bf Offset}&{\bf Registro }\\\cline{1-3}
b\char`\"{}00000\char`\"{}&0x00&M\+O\+D\+E \\\cline{1-3}
b\char`\"{}00100\char`\"{}&0x04&W\+R\+I\+T\+E \\\cline{1-3}
b\char`\"{}01000\char`\"{}&0x08&R\+E\+A\+D($\ast$) \\\cline{1-3}
b\char`\"{}01100\char`\"{}&0x0\+C&G\+I\+E\+S($\ast$$\ast$) \\\cline{1-3}
b\char`\"{}10000\char`\"{}&0x10&P\+I\+E \\\cline{1-3}
b\char`\"{}10100\char`\"{}&0x14&I\+R\+Q \\\cline{1-3}
b\char`\"{}11000\char`\"{}&0x18&I\+A\+C\+K($\ast$$\ast$$\ast$) \\\cline{1-3}
\end{TabularC}
($\ast$) Il registro R\+E\+A\+D è direttamente connesso alla porta G\+P\+I\+O\+\_\+inout~\newline
 ($\ast$$\ast$) Il bit 2 di G\+I\+E\+S è il flag \char`\"{}interrupt\char`\"{}, che vale '1' nel caso in cui la periferica abbia generato interrupt ancora non gestiti.~\newline
 ($\ast$$\ast$$\ast$) Viene letto sempre zero, dal momento che la scrittura su tale registro è fittizzia.

\subparagraph*{Process di scrittura su I\+R\+Q}

La logica di scrittura su I\+R\+Q è semplice (non viene scritto come un normale registro, ma pilotato internamente dalla periferica)\+: se uno dei bit di G\+P\+I\+O\+\_\+inout\+\_\+masked è '1', (la or-\/reduce è 1) allora il valore del segnale G\+P\+I\+O\+\_\+inout\+\_\+masked viene posto in bitwise-\/or con il valore attuale del registro I\+R\+Q, in modo da non resettare i bit di quest' ultimo che siano stati settati a seguito di una interruzione non ancora servita se uno dei bit di I\+A\+C\+K è '1' (la or-\/reduce è '1'), allora il nuovo valore del registro I\+R\+Q viene ottenuto
\begin{DoxyItemize}
\item mascherando I\+A\+C\+K con l'attuale valore di I\+R\+Q, in modo da non effettuare il set di bit resettati
\item ponendo in X\+O\+R la maschera precedente con il valore attuale del registro 
\end{DoxyItemize}

La documentazione per questa classe è stata generata a partire dal seguente file\+:\begin{DoxyCompactItemize}
\item 
Src/my\+G\+P\+I\+O/\+V\+H\+D\+L/my\+G\+P\+I\+O\+\_\+\+A\+X\+I.\+vhd\end{DoxyCompactItemize}
