INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 01:09:56 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : gaussian
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.747ns  (required time - arrival time)
  Source:                 buffer51/outs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Destination:            buffer35/dataReg_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.850ns period=7.700ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            7.700ns  (clk rise@7.700ns - clk rise@0.000ns)
  Data Path Delay:        6.723ns  (logic 1.534ns (22.816%)  route 5.189ns (77.184%))
  Logic Levels:           16  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 8.183 - 7.700 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=1117, unset)         0.508     0.508    buffer51/clk
    SLICE_X2Y141         FDRE                                         r  buffer51/outs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y141         FDRE (Prop_fdre_C_Q)         0.254     0.762 r  buffer51/outs_reg[2]/Q
                         net (fo=5, routed)           0.264     1.026    buffer51/control/Q[2]
    SLICE_X2Y141         LUT2 (Prop_lut2_I0_O)        0.043     1.069 r  buffer51/control/result0_i_4/O
                         net (fo=1, routed)           0.000     1.069    cmpi0/S[0]
    SLICE_X2Y141         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.261     1.330 r  cmpi0/result0/CO[2]
                         net (fo=50, routed)          0.679     2.009    init12/control/CO[0]
    SLICE_X12Y153        LUT6 (Prop_lut6_I4_O)        0.122     2.131 r  init12/control/transmitValue_i_5__1/O
                         net (fo=41, routed)          0.599     2.730    init12/control/fullReg_reg_5
    SLICE_X16Y159        LUT5 (Prop_lut5_I1_O)        0.043     2.773 r  init12/control/fullReg_i_88/O
                         net (fo=1, routed)           0.313     3.087    cmpi4/fullReg_i_24_0
    SLICE_X16Y159        LUT6 (Prop_lut6_I5_O)        0.043     3.130 r  cmpi4/fullReg_i_56/O
                         net (fo=1, routed)           0.338     3.468    cmpi4/fullReg_i_56_n_0
    SLICE_X13Y162        LUT6 (Prop_lut6_I5_O)        0.043     3.511 r  cmpi4/fullReg_i_24/O
                         net (fo=1, routed)           0.000     3.511    cmpi4/fullReg_i_24_n_0
    SLICE_X13Y162        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.188     3.699 r  cmpi4/fullReg_reg_i_12/CO[3]
                         net (fo=1, routed)           0.000     3.699    cmpi4/fullReg_reg_i_12_n_0
    SLICE_X13Y163        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     3.748 r  cmpi4/fullReg_reg_i_8/CO[3]
                         net (fo=1, routed)           0.000     3.748    cmpi4/fullReg_reg_i_8_n_0
    SLICE_X13Y164        CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.107     3.855 r  cmpi4/fullReg_reg_i_4/CO[2]
                         net (fo=7, routed)           0.450     4.305    init12/control/result[0]
    SLICE_X14Y152        LUT4 (Prop_lut4_I0_O)        0.123     4.428 f  init12/control/fullReg_i_5__5/O
                         net (fo=3, routed)           0.324     4.752    buffer80/fifo/Memory[0][31]_i_3_0
    SLICE_X15Y152        LUT6 (Prop_lut6_I5_O)        0.043     4.795 r  buffer80/fifo/Memory[0][31]_i_5/O
                         net (fo=1, routed)           0.245     5.041    init12/control/Memory[0][31]_i_2_0
    SLICE_X12Y153        LUT6 (Prop_lut6_I3_O)        0.043     5.084 r  init12/control/Memory[0][31]_i_3/O
                         net (fo=2, routed)           0.292     5.375    init12/control/Memory[0][31]_i_3_n_0
    SLICE_X13Y152        LUT6 (Prop_lut6_I2_O)        0.043     5.418 f  init12/control/Memory[0][31]_i_2/O
                         net (fo=5, routed)           0.268     5.686    buffer49/control/buffer0_outs_ready
    SLICE_X19Y151        LUT5 (Prop_lut5_I2_O)        0.043     5.729 r  buffer49/control/outputValid_i_3__7/O
                         net (fo=9, routed)           0.400     6.129    fork18/control/generateBlocks[2].regblock/transmitValue_reg_5
    SLICE_X16Y149        LUT3 (Prop_lut3_I1_O)        0.043     6.172 r  fork18/control/generateBlocks[2].regblock/fullReg_i_4__12/O
                         net (fo=7, routed)           0.314     6.486    buffer34/control/dataReg_reg[0]_0
    SLICE_X15Y149        LUT5 (Prop_lut5_I2_O)        0.043     6.529 r  buffer34/control/dataReg[31]_i_1__1/O
                         net (fo=32, routed)          0.702     7.231    buffer35/E[0]
    SLICE_X16Y162        FDRE                                         r  buffer35/dataReg_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        7.700     7.700 r  
                                                      0.000     7.700 r  clk (IN)
                         net (fo=1117, unset)         0.483     8.183    buffer35/clk
    SLICE_X16Y162        FDRE                                         r  buffer35/dataReg_reg[24]/C
                         clock pessimism              0.000     8.183    
                         clock uncertainty           -0.035     8.147    
    SLICE_X16Y162        FDRE (Setup_fdre_C_CE)      -0.169     7.978    buffer35/dataReg_reg[24]
  -------------------------------------------------------------------
                         required time                          7.978    
                         arrival time                          -7.231    
  -------------------------------------------------------------------
                         slack                                  0.747    




