
Debug/bin\STM32SPI.elf:     file format elf32-littlearm


Disassembly of section .text:

08000000 <g_pfnVectors>:
 8000000:	f4 04 00 20 25 01 00 08 8d 01 00 08 8d 01 00 08     ... %...........
 8000010:	8d 01 00 08 8d 01 00 08 8d 01 00 08 00 00 00 00     ................
	...
 800002c:	8d 01 00 08 8d 01 00 08 00 00 00 00 8d 01 00 08     ................
 800003c:	8d 01 00 08 8d 01 00 08 8d 01 00 08 8d 01 00 08     ................
 800004c:	8d 01 00 08 8d 01 00 08 8d 01 00 08 8d 01 00 08     ................
 800005c:	8d 01 00 08 8d 01 00 08 8d 01 00 08 8d 01 00 08     ................
 800006c:	8d 01 00 08 8d 01 00 08 8d 01 00 08 8d 01 00 08     ................
 800007c:	8d 01 00 08 8d 01 00 08 8d 01 00 08 8d 01 00 08     ................
	...
 800009c:	8d 01 00 08 8d 01 00 08 8d 01 00 08 8d 01 00 08     ................
 80000ac:	8d 01 00 08 8d 01 00 08 8d 01 00 08 8d 01 00 08     ................
 80000bc:	8d 01 00 08 8d 01 00 08 8d 01 00 08 8d 01 00 08     ................
 80000cc:	29 0f 00 08 35 0f 00 08 8d 01 00 08 8d 01 00 08     )...5...........
 80000dc:	8d 01 00 08 8d 01 00 08 8d 01 00 08 8d 01 00 08     ................
	...
 8000118:	8d 01 00 08 8d 01 00 08 5f f8 08 f1                 ........_...

08000124 <Default_Reset_Handler>:
 8000124:	b580      	push	{r7, lr}
 8000126:	b082      	sub	sp, #8
 8000128:	af00      	add	r7, sp, #0
 800012a:	4b13      	ldr	r3, [pc, #76]	; (8000178 <zero_loop+0x1c>)
 800012c:	607b      	str	r3, [r7, #4]
 800012e:	4b13      	ldr	r3, [pc, #76]	; (800017c <zero_loop+0x20>)
 8000130:	603b      	str	r3, [r7, #0]
 8000132:	e00b      	b.n	800014c <Default_Reset_Handler+0x28>
 8000134:	687b      	ldr	r3, [r7, #4]
 8000136:	681a      	ldr	r2, [r3, #0]
 8000138:	683b      	ldr	r3, [r7, #0]
 800013a:	601a      	str	r2, [r3, #0]
 800013c:	683b      	ldr	r3, [r7, #0]
 800013e:	f103 0304 	add.w	r3, r3, #4
 8000142:	603b      	str	r3, [r7, #0]
 8000144:	687b      	ldr	r3, [r7, #4]
 8000146:	f103 0304 	add.w	r3, r3, #4
 800014a:	607b      	str	r3, [r7, #4]
 800014c:	683a      	ldr	r2, [r7, #0]
 800014e:	4b0c      	ldr	r3, [pc, #48]	; (8000180 <zero_loop+0x24>)
 8000150:	429a      	cmp	r2, r3
 8000152:	d3ef      	bcc.n	8000134 <Default_Reset_Handler+0x10>
 8000154:	480b      	ldr	r0, [pc, #44]	; (8000184 <zero_loop+0x28>)
 8000156:	490c      	ldr	r1, [pc, #48]	; (8000188 <zero_loop+0x2c>)
 8000158:	f04f 0200 	mov.w	r2, #0

0800015c <zero_loop>:
 800015c:	4288      	cmp	r0, r1
 800015e:	bfb8      	it	lt
 8000160:	f840 2b04 	strlt.w	r2, [r0], #4
 8000164:	dbfa      	blt.n	800015c <zero_loop>
 8000166:	f000 f815 	bl	8000194 <SystemInit>
 800016a:	f000 fec5 	bl	8000ef8 <main>
 800016e:	f107 0708 	add.w	r7, r7, #8
 8000172:	46bd      	mov	sp, r7
 8000174:	bd80      	pop	{r7, pc}
 8000176:	bf00      	nop
 8000178:	08002320 	.word	0x08002320
 800017c:	20000000 	.word	0x20000000
 8000180:	200000f8 	.word	0x200000f8
 8000184:	200000f8 	.word	0x200000f8
 8000188:	200000f8 	.word	0x200000f8

0800018c <ADC1_IRQHandler>:
 800018c:	b480      	push	{r7}
 800018e:	af00      	add	r7, sp, #0
 8000190:	e7fe      	b.n	8000190 <ADC1_IRQHandler+0x4>
 8000192:	bf00      	nop

08000194 <SystemInit>:
 8000194:	b580      	push	{r7, lr}
 8000196:	af00      	add	r7, sp, #0
 8000198:	4b17      	ldr	r3, [pc, #92]	; (80001f8 <SystemInit+0x64>)
 800019a:	4a17      	ldr	r2, [pc, #92]	; (80001f8 <SystemInit+0x64>)
 800019c:	6812      	ldr	r2, [r2, #0]
 800019e:	f042 0201 	orr.w	r2, r2, #1
 80001a2:	601a      	str	r2, [r3, #0]
 80001a4:	4a14      	ldr	r2, [pc, #80]	; (80001f8 <SystemInit+0x64>)
 80001a6:	4b14      	ldr	r3, [pc, #80]	; (80001f8 <SystemInit+0x64>)
 80001a8:	6859      	ldr	r1, [r3, #4]
 80001aa:	4b14      	ldr	r3, [pc, #80]	; (80001fc <SystemInit+0x68>)
 80001ac:	ea01 0303 	and.w	r3, r1, r3
 80001b0:	6053      	str	r3, [r2, #4]
 80001b2:	4a11      	ldr	r2, [pc, #68]	; (80001f8 <SystemInit+0x64>)
 80001b4:	4b10      	ldr	r3, [pc, #64]	; (80001f8 <SystemInit+0x64>)
 80001b6:	681b      	ldr	r3, [r3, #0]
 80001b8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80001bc:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80001c0:	6013      	str	r3, [r2, #0]
 80001c2:	4b0d      	ldr	r3, [pc, #52]	; (80001f8 <SystemInit+0x64>)
 80001c4:	4a0c      	ldr	r2, [pc, #48]	; (80001f8 <SystemInit+0x64>)
 80001c6:	6812      	ldr	r2, [r2, #0]
 80001c8:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 80001cc:	601a      	str	r2, [r3, #0]
 80001ce:	4b0a      	ldr	r3, [pc, #40]	; (80001f8 <SystemInit+0x64>)
 80001d0:	4a09      	ldr	r2, [pc, #36]	; (80001f8 <SystemInit+0x64>)
 80001d2:	6852      	ldr	r2, [r2, #4]
 80001d4:	f422 02fe 	bic.w	r2, r2, #8323072	; 0x7f0000
 80001d8:	605a      	str	r2, [r3, #4]
 80001da:	4b07      	ldr	r3, [pc, #28]	; (80001f8 <SystemInit+0x64>)
 80001dc:	f44f 021f 	mov.w	r2, #10420224	; 0x9f0000
 80001e0:	609a      	str	r2, [r3, #8]
 80001e2:	4b05      	ldr	r3, [pc, #20]	; (80001f8 <SystemInit+0x64>)
 80001e4:	f04f 0200 	mov.w	r2, #0
 80001e8:	62da      	str	r2, [r3, #44]	; 0x2c
 80001ea:	f000 f80b 	bl	8000204 <SetSysClock>
 80001ee:	4b04      	ldr	r3, [pc, #16]	; (8000200 <SystemInit+0x6c>)
 80001f0:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80001f4:	609a      	str	r2, [r3, #8]
 80001f6:	bd80      	pop	{r7, pc}
 80001f8:	40021000 	.word	0x40021000
 80001fc:	f8ff0000 	.word	0xf8ff0000
 8000200:	e000ed00 	.word	0xe000ed00

08000204 <SetSysClock>:
 8000204:	b580      	push	{r7, lr}
 8000206:	af00      	add	r7, sp, #0
 8000208:	f000 f802 	bl	8000210 <SetSysClockTo24>
 800020c:	bd80      	pop	{r7, pc}
 800020e:	bf00      	nop

08000210 <SetSysClockTo24>:
 8000210:	b480      	push	{r7}
 8000212:	b083      	sub	sp, #12
 8000214:	af00      	add	r7, sp, #0
 8000216:	f04f 0300 	mov.w	r3, #0
 800021a:	607b      	str	r3, [r7, #4]
 800021c:	f04f 0300 	mov.w	r3, #0
 8000220:	603b      	str	r3, [r7, #0]
 8000222:	4b31      	ldr	r3, [pc, #196]	; (80002e8 <SetSysClockTo24+0xd8>)
 8000224:	4a30      	ldr	r2, [pc, #192]	; (80002e8 <SetSysClockTo24+0xd8>)
 8000226:	6812      	ldr	r2, [r2, #0]
 8000228:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 800022c:	601a      	str	r2, [r3, #0]
 800022e:	4b2e      	ldr	r3, [pc, #184]	; (80002e8 <SetSysClockTo24+0xd8>)
 8000230:	681b      	ldr	r3, [r3, #0]
 8000232:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000236:	603b      	str	r3, [r7, #0]
 8000238:	687b      	ldr	r3, [r7, #4]
 800023a:	f103 0301 	add.w	r3, r3, #1
 800023e:	607b      	str	r3, [r7, #4]
 8000240:	683b      	ldr	r3, [r7, #0]
 8000242:	2b00      	cmp	r3, #0
 8000244:	d103      	bne.n	800024e <SetSysClockTo24+0x3e>
 8000246:	687b      	ldr	r3, [r7, #4]
 8000248:	f5b3 6fa0 	cmp.w	r3, #1280	; 0x500
 800024c:	d1ef      	bne.n	800022e <SetSysClockTo24+0x1e>
 800024e:	4b26      	ldr	r3, [pc, #152]	; (80002e8 <SetSysClockTo24+0xd8>)
 8000250:	681b      	ldr	r3, [r3, #0]
 8000252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000256:	2b00      	cmp	r3, #0
 8000258:	d003      	beq.n	8000262 <SetSysClockTo24+0x52>
 800025a:	f04f 0301 	mov.w	r3, #1
 800025e:	603b      	str	r3, [r7, #0]
 8000260:	e002      	b.n	8000268 <SetSysClockTo24+0x58>
 8000262:	f04f 0300 	mov.w	r3, #0
 8000266:	603b      	str	r3, [r7, #0]
 8000268:	683b      	ldr	r3, [r7, #0]
 800026a:	2b01      	cmp	r3, #1
 800026c:	d137      	bne.n	80002de <SetSysClockTo24+0xce>
 800026e:	4b1e      	ldr	r3, [pc, #120]	; (80002e8 <SetSysClockTo24+0xd8>)
 8000270:	4a1d      	ldr	r2, [pc, #116]	; (80002e8 <SetSysClockTo24+0xd8>)
 8000272:	6852      	ldr	r2, [r2, #4]
 8000274:	605a      	str	r2, [r3, #4]
 8000276:	4b1c      	ldr	r3, [pc, #112]	; (80002e8 <SetSysClockTo24+0xd8>)
 8000278:	4a1b      	ldr	r2, [pc, #108]	; (80002e8 <SetSysClockTo24+0xd8>)
 800027a:	6852      	ldr	r2, [r2, #4]
 800027c:	605a      	str	r2, [r3, #4]
 800027e:	4b1a      	ldr	r3, [pc, #104]	; (80002e8 <SetSysClockTo24+0xd8>)
 8000280:	4a19      	ldr	r2, [pc, #100]	; (80002e8 <SetSysClockTo24+0xd8>)
 8000282:	6852      	ldr	r2, [r2, #4]
 8000284:	605a      	str	r2, [r3, #4]
 8000286:	4b18      	ldr	r3, [pc, #96]	; (80002e8 <SetSysClockTo24+0xd8>)
 8000288:	4a17      	ldr	r2, [pc, #92]	; (80002e8 <SetSysClockTo24+0xd8>)
 800028a:	6852      	ldr	r2, [r2, #4]
 800028c:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 8000290:	605a      	str	r2, [r3, #4]
 8000292:	4b15      	ldr	r3, [pc, #84]	; (80002e8 <SetSysClockTo24+0xd8>)
 8000294:	4a14      	ldr	r2, [pc, #80]	; (80002e8 <SetSysClockTo24+0xd8>)
 8000296:	6852      	ldr	r2, [r2, #4]
 8000298:	f442 1298 	orr.w	r2, r2, #1245184	; 0x130000
 800029c:	605a      	str	r2, [r3, #4]
 800029e:	4b12      	ldr	r3, [pc, #72]	; (80002e8 <SetSysClockTo24+0xd8>)
 80002a0:	4a11      	ldr	r2, [pc, #68]	; (80002e8 <SetSysClockTo24+0xd8>)
 80002a2:	6812      	ldr	r2, [r2, #0]
 80002a4:	f042 7280 	orr.w	r2, r2, #16777216	; 0x1000000
 80002a8:	601a      	str	r2, [r3, #0]
 80002aa:	bf00      	nop
 80002ac:	4b0e      	ldr	r3, [pc, #56]	; (80002e8 <SetSysClockTo24+0xd8>)
 80002ae:	681b      	ldr	r3, [r3, #0]
 80002b0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80002b4:	2b00      	cmp	r3, #0
 80002b6:	d0f9      	beq.n	80002ac <SetSysClockTo24+0x9c>
 80002b8:	4b0b      	ldr	r3, [pc, #44]	; (80002e8 <SetSysClockTo24+0xd8>)
 80002ba:	4a0b      	ldr	r2, [pc, #44]	; (80002e8 <SetSysClockTo24+0xd8>)
 80002bc:	6852      	ldr	r2, [r2, #4]
 80002be:	f022 0203 	bic.w	r2, r2, #3
 80002c2:	605a      	str	r2, [r3, #4]
 80002c4:	4b08      	ldr	r3, [pc, #32]	; (80002e8 <SetSysClockTo24+0xd8>)
 80002c6:	4a08      	ldr	r2, [pc, #32]	; (80002e8 <SetSysClockTo24+0xd8>)
 80002c8:	6852      	ldr	r2, [r2, #4]
 80002ca:	f042 0202 	orr.w	r2, r2, #2
 80002ce:	605a      	str	r2, [r3, #4]
 80002d0:	bf00      	nop
 80002d2:	4b05      	ldr	r3, [pc, #20]	; (80002e8 <SetSysClockTo24+0xd8>)
 80002d4:	685b      	ldr	r3, [r3, #4]
 80002d6:	f003 030c 	and.w	r3, r3, #12
 80002da:	2b08      	cmp	r3, #8
 80002dc:	d1f9      	bne.n	80002d2 <SetSysClockTo24+0xc2>
 80002de:	f107 070c 	add.w	r7, r7, #12
 80002e2:	46bd      	mov	sp, r7
 80002e4:	bc80      	pop	{r7}
 80002e6:	4770      	bx	lr
 80002e8:	40021000 	.word	0x40021000

080002ec <STM_GPIO_Init>:
 80002ec:	b480      	push	{r7}
 80002ee:	b089      	sub	sp, #36	; 0x24
 80002f0:	af00      	add	r7, sp, #0
 80002f2:	6078      	str	r0, [r7, #4]
 80002f4:	6039      	str	r1, [r7, #0]
 80002f6:	f04f 0300 	mov.w	r3, #0
 80002fa:	61fb      	str	r3, [r7, #28]
 80002fc:	f04f 0300 	mov.w	r3, #0
 8000300:	613b      	str	r3, [r7, #16]
 8000302:	f04f 0300 	mov.w	r3, #0
 8000306:	61bb      	str	r3, [r7, #24]
 8000308:	f04f 0300 	mov.w	r3, #0
 800030c:	60fb      	str	r3, [r7, #12]
 800030e:	f04f 0300 	mov.w	r3, #0
 8000312:	617b      	str	r3, [r7, #20]
 8000314:	f04f 0300 	mov.w	r3, #0
 8000318:	60bb      	str	r3, [r7, #8]
 800031a:	683b      	ldr	r3, [r7, #0]
 800031c:	78db      	ldrb	r3, [r3, #3]
 800031e:	f003 030f 	and.w	r3, r3, #15
 8000322:	61fb      	str	r3, [r7, #28]
 8000324:	683b      	ldr	r3, [r7, #0]
 8000326:	78db      	ldrb	r3, [r3, #3]
 8000328:	f003 0310 	and.w	r3, r3, #16
 800032c:	2b00      	cmp	r3, #0
 800032e:	d005      	beq.n	800033c <STM_GPIO_Init+0x50>
 8000330:	683b      	ldr	r3, [r7, #0]
 8000332:	789b      	ldrb	r3, [r3, #2]
 8000334:	69fa      	ldr	r2, [r7, #28]
 8000336:	ea42 0303 	orr.w	r3, r2, r3
 800033a:	61fb      	str	r3, [r7, #28]
 800033c:	683b      	ldr	r3, [r7, #0]
 800033e:	881b      	ldrh	r3, [r3, #0]
 8000340:	f003 03ff 	and.w	r3, r3, #255	; 0xff
 8000344:	2b00      	cmp	r3, #0
 8000346:	d053      	beq.n	80003f0 <STM_GPIO_Init+0x104>
 8000348:	687b      	ldr	r3, [r7, #4]
 800034a:	681b      	ldr	r3, [r3, #0]
 800034c:	617b      	str	r3, [r7, #20]
 800034e:	f04f 0300 	mov.w	r3, #0
 8000352:	61bb      	str	r3, [r7, #24]
 8000354:	e043      	b.n	80003de <STM_GPIO_Init+0xf2>
 8000356:	69bb      	ldr	r3, [r7, #24]
 8000358:	f04f 0201 	mov.w	r2, #1
 800035c:	fa02 f303 	lsl.w	r3, r2, r3
 8000360:	60fb      	str	r3, [r7, #12]
 8000362:	683b      	ldr	r3, [r7, #0]
 8000364:	881b      	ldrh	r3, [r3, #0]
 8000366:	461a      	mov	r2, r3
 8000368:	68fb      	ldr	r3, [r7, #12]
 800036a:	ea02 0303 	and.w	r3, r2, r3
 800036e:	613b      	str	r3, [r7, #16]
 8000370:	693a      	ldr	r2, [r7, #16]
 8000372:	68fb      	ldr	r3, [r7, #12]
 8000374:	429a      	cmp	r2, r3
 8000376:	d12e      	bne.n	80003d6 <STM_GPIO_Init+0xea>
 8000378:	69bb      	ldr	r3, [r7, #24]
 800037a:	ea4f 0383 	mov.w	r3, r3, lsl #2
 800037e:	60fb      	str	r3, [r7, #12]
 8000380:	68fb      	ldr	r3, [r7, #12]
 8000382:	f04f 020f 	mov.w	r2, #15
 8000386:	fa02 f303 	lsl.w	r3, r2, r3
 800038a:	60bb      	str	r3, [r7, #8]
 800038c:	68bb      	ldr	r3, [r7, #8]
 800038e:	ea6f 0303 	mvn.w	r3, r3
 8000392:	697a      	ldr	r2, [r7, #20]
 8000394:	ea02 0303 	and.w	r3, r2, r3
 8000398:	617b      	str	r3, [r7, #20]
 800039a:	68fb      	ldr	r3, [r7, #12]
 800039c:	69fa      	ldr	r2, [r7, #28]
 800039e:	fa02 f303 	lsl.w	r3, r2, r3
 80003a2:	697a      	ldr	r2, [r7, #20]
 80003a4:	ea42 0303 	orr.w	r3, r2, r3
 80003a8:	617b      	str	r3, [r7, #20]
 80003aa:	683b      	ldr	r3, [r7, #0]
 80003ac:	78db      	ldrb	r3, [r3, #3]
 80003ae:	2b28      	cmp	r3, #40	; 0x28
 80003b0:	d106      	bne.n	80003c0 <STM_GPIO_Init+0xd4>
 80003b2:	69bb      	ldr	r3, [r7, #24]
 80003b4:	f04f 0201 	mov.w	r2, #1
 80003b8:	fa02 f203 	lsl.w	r2, r2, r3
 80003bc:	687b      	ldr	r3, [r7, #4]
 80003be:	615a      	str	r2, [r3, #20]
 80003c0:	683b      	ldr	r3, [r7, #0]
 80003c2:	78db      	ldrb	r3, [r3, #3]
 80003c4:	2b48      	cmp	r3, #72	; 0x48
 80003c6:	d106      	bne.n	80003d6 <STM_GPIO_Init+0xea>
 80003c8:	69bb      	ldr	r3, [r7, #24]
 80003ca:	f04f 0201 	mov.w	r2, #1
 80003ce:	fa02 f203 	lsl.w	r2, r2, r3
 80003d2:	687b      	ldr	r3, [r7, #4]
 80003d4:	611a      	str	r2, [r3, #16]
 80003d6:	69bb      	ldr	r3, [r7, #24]
 80003d8:	f103 0301 	add.w	r3, r3, #1
 80003dc:	61bb      	str	r3, [r7, #24]
 80003de:	69bb      	ldr	r3, [r7, #24]
 80003e0:	2b07      	cmp	r3, #7
 80003e2:	d9b8      	bls.n	8000356 <STM_GPIO_Init+0x6a>
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	697a      	ldr	r2, [r7, #20]
 80003e8:	601a      	str	r2, [r3, #0]
 80003ea:	f04f 0300 	mov.w	r3, #0
 80003ee:	617b      	str	r3, [r7, #20]
 80003f0:	683b      	ldr	r3, [r7, #0]
 80003f2:	881b      	ldrh	r3, [r3, #0]
 80003f4:	2bff      	cmp	r3, #255	; 0xff
 80003f6:	d956      	bls.n	80004a6 <STM_GPIO_Init+0x1ba>
 80003f8:	687b      	ldr	r3, [r7, #4]
 80003fa:	685b      	ldr	r3, [r3, #4]
 80003fc:	617b      	str	r3, [r7, #20]
 80003fe:	f04f 0300 	mov.w	r3, #0
 8000402:	61bb      	str	r3, [r7, #24]
 8000404:	e049      	b.n	800049a <STM_GPIO_Init+0x1ae>
 8000406:	69bb      	ldr	r3, [r7, #24]
 8000408:	f103 0308 	add.w	r3, r3, #8
 800040c:	f04f 0201 	mov.w	r2, #1
 8000410:	fa02 f303 	lsl.w	r3, r2, r3
 8000414:	60fb      	str	r3, [r7, #12]
 8000416:	683b      	ldr	r3, [r7, #0]
 8000418:	881b      	ldrh	r3, [r3, #0]
 800041a:	461a      	mov	r2, r3
 800041c:	68fb      	ldr	r3, [r7, #12]
 800041e:	ea02 0303 	and.w	r3, r2, r3
 8000422:	613b      	str	r3, [r7, #16]
 8000424:	693a      	ldr	r2, [r7, #16]
 8000426:	68fb      	ldr	r3, [r7, #12]
 8000428:	429a      	cmp	r2, r3
 800042a:	d132      	bne.n	8000492 <STM_GPIO_Init+0x1a6>
 800042c:	69bb      	ldr	r3, [r7, #24]
 800042e:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000432:	60fb      	str	r3, [r7, #12]
 8000434:	68fb      	ldr	r3, [r7, #12]
 8000436:	f04f 020f 	mov.w	r2, #15
 800043a:	fa02 f303 	lsl.w	r3, r2, r3
 800043e:	60bb      	str	r3, [r7, #8]
 8000440:	68bb      	ldr	r3, [r7, #8]
 8000442:	ea6f 0303 	mvn.w	r3, r3
 8000446:	697a      	ldr	r2, [r7, #20]
 8000448:	ea02 0303 	and.w	r3, r2, r3
 800044c:	617b      	str	r3, [r7, #20]
 800044e:	68fb      	ldr	r3, [r7, #12]
 8000450:	69fa      	ldr	r2, [r7, #28]
 8000452:	fa02 f303 	lsl.w	r3, r2, r3
 8000456:	697a      	ldr	r2, [r7, #20]
 8000458:	ea42 0303 	orr.w	r3, r2, r3
 800045c:	617b      	str	r3, [r7, #20]
 800045e:	683b      	ldr	r3, [r7, #0]
 8000460:	78db      	ldrb	r3, [r3, #3]
 8000462:	2b28      	cmp	r3, #40	; 0x28
 8000464:	d108      	bne.n	8000478 <STM_GPIO_Init+0x18c>
 8000466:	69bb      	ldr	r3, [r7, #24]
 8000468:	f103 0308 	add.w	r3, r3, #8
 800046c:	f04f 0201 	mov.w	r2, #1
 8000470:	fa02 f203 	lsl.w	r2, r2, r3
 8000474:	687b      	ldr	r3, [r7, #4]
 8000476:	615a      	str	r2, [r3, #20]
 8000478:	683b      	ldr	r3, [r7, #0]
 800047a:	78db      	ldrb	r3, [r3, #3]
 800047c:	2b48      	cmp	r3, #72	; 0x48
 800047e:	d108      	bne.n	8000492 <STM_GPIO_Init+0x1a6>
 8000480:	69bb      	ldr	r3, [r7, #24]
 8000482:	f103 0308 	add.w	r3, r3, #8
 8000486:	f04f 0201 	mov.w	r2, #1
 800048a:	fa02 f203 	lsl.w	r2, r2, r3
 800048e:	687b      	ldr	r3, [r7, #4]
 8000490:	611a      	str	r2, [r3, #16]
 8000492:	69bb      	ldr	r3, [r7, #24]
 8000494:	f103 0301 	add.w	r3, r3, #1
 8000498:	61bb      	str	r3, [r7, #24]
 800049a:	69bb      	ldr	r3, [r7, #24]
 800049c:	2b07      	cmp	r3, #7
 800049e:	d9b2      	bls.n	8000406 <STM_GPIO_Init+0x11a>
 80004a0:	687b      	ldr	r3, [r7, #4]
 80004a2:	697a      	ldr	r2, [r7, #20]
 80004a4:	605a      	str	r2, [r3, #4]
 80004a6:	f107 0724 	add.w	r7, r7, #36	; 0x24
 80004aa:	46bd      	mov	sp, r7
 80004ac:	bc80      	pop	{r7}
 80004ae:	4770      	bx	lr

080004b0 <STM_RCC_GetClockFreq>:
 80004b0:	b480      	push	{r7}
 80004b2:	b087      	sub	sp, #28
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	6078      	str	r0, [r7, #4]
 80004b8:	f04f 0300 	mov.w	r3, #0
 80004bc:	617b      	str	r3, [r7, #20]
 80004be:	f04f 0300 	mov.w	r3, #0
 80004c2:	613b      	str	r3, [r7, #16]
 80004c4:	f04f 0300 	mov.w	r3, #0
 80004c8:	60fb      	str	r3, [r7, #12]
 80004ca:	f04f 0300 	mov.w	r3, #0
 80004ce:	60bb      	str	r3, [r7, #8]
 80004d0:	4b4f      	ldr	r3, [pc, #316]	; (8000610 <STM_RCC_GetClockFreq+0x160>)
 80004d2:	685b      	ldr	r3, [r3, #4]
 80004d4:	f003 030c 	and.w	r3, r3, #12
 80004d8:	617b      	str	r3, [r7, #20]
 80004da:	697b      	ldr	r3, [r7, #20]
 80004dc:	2b04      	cmp	r3, #4
 80004de:	d007      	beq.n	80004f0 <STM_RCC_GetClockFreq+0x40>
 80004e0:	2b08      	cmp	r3, #8
 80004e2:	d009      	beq.n	80004f8 <STM_RCC_GetClockFreq+0x48>
 80004e4:	2b00      	cmp	r3, #0
 80004e6:	d135      	bne.n	8000554 <STM_RCC_GetClockFreq+0xa4>
 80004e8:	687b      	ldr	r3, [r7, #4]
 80004ea:	4a4a      	ldr	r2, [pc, #296]	; (8000614 <STM_RCC_GetClockFreq+0x164>)
 80004ec:	601a      	str	r2, [r3, #0]
 80004ee:	e035      	b.n	800055c <STM_RCC_GetClockFreq+0xac>
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	4a48      	ldr	r2, [pc, #288]	; (8000614 <STM_RCC_GetClockFreq+0x164>)
 80004f4:	601a      	str	r2, [r3, #0]
 80004f6:	e031      	b.n	800055c <STM_RCC_GetClockFreq+0xac>
 80004f8:	4b45      	ldr	r3, [pc, #276]	; (8000610 <STM_RCC_GetClockFreq+0x160>)
 80004fa:	685b      	ldr	r3, [r3, #4]
 80004fc:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 8000500:	613b      	str	r3, [r7, #16]
 8000502:	693b      	ldr	r3, [r7, #16]
 8000504:	ea4f 4393 	mov.w	r3, r3, lsr #18
 8000508:	f103 0302 	add.w	r3, r3, #2
 800050c:	613b      	str	r3, [r7, #16]
 800050e:	4b40      	ldr	r3, [pc, #256]	; (8000610 <STM_RCC_GetClockFreq+0x160>)
 8000510:	685b      	ldr	r3, [r3, #4]
 8000512:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8000516:	60fb      	str	r3, [r7, #12]
 8000518:	68fb      	ldr	r3, [r7, #12]
 800051a:	2b00      	cmp	r3, #0
 800051c:	d106      	bne.n	800052c <STM_RCC_GetClockFreq+0x7c>
 800051e:	693b      	ldr	r3, [r7, #16]
 8000520:	4a3d      	ldr	r2, [pc, #244]	; (8000618 <STM_RCC_GetClockFreq+0x168>)
 8000522:	fb02 f203 	mul.w	r2, r2, r3
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	601a      	str	r2, [r3, #0]
 800052a:	e017      	b.n	800055c <STM_RCC_GetClockFreq+0xac>
 800052c:	4b38      	ldr	r3, [pc, #224]	; (8000610 <STM_RCC_GetClockFreq+0x160>)
 800052e:	685b      	ldr	r3, [r3, #4]
 8000530:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8000534:	2b00      	cmp	r3, #0
 8000536:	d006      	beq.n	8000546 <STM_RCC_GetClockFreq+0x96>
 8000538:	693b      	ldr	r3, [r7, #16]
 800053a:	4a37      	ldr	r2, [pc, #220]	; (8000618 <STM_RCC_GetClockFreq+0x168>)
 800053c:	fb02 f203 	mul.w	r2, r2, r3
 8000540:	687b      	ldr	r3, [r7, #4]
 8000542:	601a      	str	r2, [r3, #0]
 8000544:	e00a      	b.n	800055c <STM_RCC_GetClockFreq+0xac>
 8000546:	693b      	ldr	r3, [r7, #16]
 8000548:	4a32      	ldr	r2, [pc, #200]	; (8000614 <STM_RCC_GetClockFreq+0x164>)
 800054a:	fb02 f203 	mul.w	r2, r2, r3
 800054e:	687b      	ldr	r3, [r7, #4]
 8000550:	601a      	str	r2, [r3, #0]
 8000552:	e003      	b.n	800055c <STM_RCC_GetClockFreq+0xac>
 8000554:	687b      	ldr	r3, [r7, #4]
 8000556:	4a2f      	ldr	r2, [pc, #188]	; (8000614 <STM_RCC_GetClockFreq+0x164>)
 8000558:	601a      	str	r2, [r3, #0]
 800055a:	bf00      	nop
 800055c:	4b2c      	ldr	r3, [pc, #176]	; (8000610 <STM_RCC_GetClockFreq+0x160>)
 800055e:	685b      	ldr	r3, [r3, #4]
 8000560:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8000564:	617b      	str	r3, [r7, #20]
 8000566:	697b      	ldr	r3, [r7, #20]
 8000568:	ea4f 1313 	mov.w	r3, r3, lsr #4
 800056c:	617b      	str	r3, [r7, #20]
 800056e:	4a2b      	ldr	r2, [pc, #172]	; (800061c <STM_RCC_GetClockFreq+0x16c>)
 8000570:	697b      	ldr	r3, [r7, #20]
 8000572:	18d3      	adds	r3, r2, r3
 8000574:	781b      	ldrb	r3, [r3, #0]
 8000576:	60bb      	str	r3, [r7, #8]
 8000578:	687b      	ldr	r3, [r7, #4]
 800057a:	681a      	ldr	r2, [r3, #0]
 800057c:	68bb      	ldr	r3, [r7, #8]
 800057e:	fa22 f203 	lsr.w	r2, r2, r3
 8000582:	687b      	ldr	r3, [r7, #4]
 8000584:	605a      	str	r2, [r3, #4]
 8000586:	4b22      	ldr	r3, [pc, #136]	; (8000610 <STM_RCC_GetClockFreq+0x160>)
 8000588:	685b      	ldr	r3, [r3, #4]
 800058a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 800058e:	617b      	str	r3, [r7, #20]
 8000590:	697b      	ldr	r3, [r7, #20]
 8000592:	ea4f 2313 	mov.w	r3, r3, lsr #8
 8000596:	617b      	str	r3, [r7, #20]
 8000598:	4a20      	ldr	r2, [pc, #128]	; (800061c <STM_RCC_GetClockFreq+0x16c>)
 800059a:	697b      	ldr	r3, [r7, #20]
 800059c:	18d3      	adds	r3, r2, r3
 800059e:	781b      	ldrb	r3, [r3, #0]
 80005a0:	60bb      	str	r3, [r7, #8]
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	685a      	ldr	r2, [r3, #4]
 80005a6:	68bb      	ldr	r3, [r7, #8]
 80005a8:	fa22 f203 	lsr.w	r2, r2, r3
 80005ac:	687b      	ldr	r3, [r7, #4]
 80005ae:	609a      	str	r2, [r3, #8]
 80005b0:	4b17      	ldr	r3, [pc, #92]	; (8000610 <STM_RCC_GetClockFreq+0x160>)
 80005b2:	685b      	ldr	r3, [r3, #4]
 80005b4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
 80005b8:	617b      	str	r3, [r7, #20]
 80005ba:	697b      	ldr	r3, [r7, #20]
 80005bc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 80005c0:	617b      	str	r3, [r7, #20]
 80005c2:	4a16      	ldr	r2, [pc, #88]	; (800061c <STM_RCC_GetClockFreq+0x16c>)
 80005c4:	697b      	ldr	r3, [r7, #20]
 80005c6:	18d3      	adds	r3, r2, r3
 80005c8:	781b      	ldrb	r3, [r3, #0]
 80005ca:	60bb      	str	r3, [r7, #8]
 80005cc:	687b      	ldr	r3, [r7, #4]
 80005ce:	685a      	ldr	r2, [r3, #4]
 80005d0:	68bb      	ldr	r3, [r7, #8]
 80005d2:	fa22 f203 	lsr.w	r2, r2, r3
 80005d6:	687b      	ldr	r3, [r7, #4]
 80005d8:	60da      	str	r2, [r3, #12]
 80005da:	4b0d      	ldr	r3, [pc, #52]	; (8000610 <STM_RCC_GetClockFreq+0x160>)
 80005dc:	685b      	ldr	r3, [r3, #4]
 80005de:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80005e2:	617b      	str	r3, [r7, #20]
 80005e4:	697b      	ldr	r3, [r7, #20]
 80005e6:	ea4f 3393 	mov.w	r3, r3, lsr #14
 80005ea:	617b      	str	r3, [r7, #20]
 80005ec:	4a0c      	ldr	r2, [pc, #48]	; (8000620 <STM_RCC_GetClockFreq+0x170>)
 80005ee:	697b      	ldr	r3, [r7, #20]
 80005f0:	18d3      	adds	r3, r2, r3
 80005f2:	781b      	ldrb	r3, [r3, #0]
 80005f4:	60bb      	str	r3, [r7, #8]
 80005f6:	687b      	ldr	r3, [r7, #4]
 80005f8:	68da      	ldr	r2, [r3, #12]
 80005fa:	68bb      	ldr	r3, [r7, #8]
 80005fc:	fbb2 f2f3 	udiv	r2, r2, r3
 8000600:	687b      	ldr	r3, [r7, #4]
 8000602:	611a      	str	r2, [r3, #16]
 8000604:	f107 071c 	add.w	r7, r7, #28
 8000608:	46bd      	mov	sp, r7
 800060a:	bc80      	pop	{r7}
 800060c:	4770      	bx	lr
 800060e:	bf00      	nop
 8000610:	40021000 	.word	0x40021000
 8000614:	007a1200 	.word	0x007a1200
 8000618:	003d0900 	.word	0x003d0900
 800061c:	08002228 	.word	0x08002228
 8000620:	08002238 	.word	0x08002238

08000624 <STM_UART_Init>:
 8000624:	b580      	push	{r7, lr}
 8000626:	b090      	sub	sp, #64	; 0x40
 8000628:	af00      	add	r7, sp, #0
 800062a:	6078      	str	r0, [r7, #4]
 800062c:	6039      	str	r1, [r7, #0]
 800062e:	f04f 0300 	mov.w	r3, #0
 8000632:	63bb      	str	r3, [r7, #56]	; 0x38
 8000634:	f04f 0300 	mov.w	r3, #0
 8000638:	63fb      	str	r3, [r7, #60]	; 0x3c
 800063a:	f04f 0300 	mov.w	r3, #0
 800063e:	637b      	str	r3, [r7, #52]	; 0x34
 8000640:	f04f 0300 	mov.w	r3, #0
 8000644:	633b      	str	r3, [r7, #48]	; 0x30
 8000646:	687a      	ldr	r2, [r7, #4]
 8000648:	4b8f      	ldr	r3, [pc, #572]	; (8000888 <STM_UART_Init+0x264>)
 800064a:	429a      	cmp	r2, r3
 800064c:	d106      	bne.n	800065c <STM_UART_Init+0x38>
 800064e:	f244 0004 	movw	r0, #16388	; 0x4004
 8000652:	f04f 0101 	mov.w	r1, #1
 8000656:	f001 fcd7 	bl	8002008 <RCC_APB2PeriphClockCmd>
 800065a:	e020      	b.n	800069e <STM_UART_Init+0x7a>
 800065c:	687a      	ldr	r2, [r7, #4]
 800065e:	4b8b      	ldr	r3, [pc, #556]	; (800088c <STM_UART_Init+0x268>)
 8000660:	429a      	cmp	r2, r3
 8000662:	d10c      	bne.n	800067e <STM_UART_Init+0x5a>
 8000664:	f04f 0004 	mov.w	r0, #4
 8000668:	f04f 0101 	mov.w	r1, #1
 800066c:	f001 fccc 	bl	8002008 <RCC_APB2PeriphClockCmd>
 8000670:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000674:	f04f 0101 	mov.w	r1, #1
 8000678:	f001 fce8 	bl	800204c <RCC_APB1PeriphClockCmd>
 800067c:	e00f      	b.n	800069e <STM_UART_Init+0x7a>
 800067e:	687a      	ldr	r2, [r7, #4]
 8000680:	4b83      	ldr	r3, [pc, #524]	; (8000890 <STM_UART_Init+0x26c>)
 8000682:	429a      	cmp	r2, r3
 8000684:	d10b      	bne.n	800069e <STM_UART_Init+0x7a>
 8000686:	f04f 0008 	mov.w	r0, #8
 800068a:	f04f 0101 	mov.w	r1, #1
 800068e:	f001 fcbb 	bl	8002008 <RCC_APB2PeriphClockCmd>
 8000692:	f44f 2080 	mov.w	r0, #262144	; 0x40000
 8000696:	f04f 0101 	mov.w	r1, #1
 800069a:	f001 fcd7 	bl	800204c <RCC_APB1PeriphClockCmd>
 800069e:	687a      	ldr	r2, [r7, #4]
 80006a0:	4b79      	ldr	r3, [pc, #484]	; (8000888 <STM_UART_Init+0x264>)
 80006a2:	429a      	cmp	r2, r3
 80006a4:	d123      	bne.n	80006ee <STM_UART_Init+0xca>
 80006a6:	4a7b      	ldr	r2, [pc, #492]	; (8000894 <STM_UART_Init+0x270>)
 80006a8:	4b7a      	ldr	r3, [pc, #488]	; (8000894 <STM_UART_Init+0x270>)
 80006aa:	699b      	ldr	r3, [r3, #24]
 80006ac:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80006b0:	f043 0304 	orr.w	r3, r3, #4
 80006b4:	6193      	str	r3, [r2, #24]
 80006b6:	f44f 7300 	mov.w	r3, #512	; 0x200
 80006ba:	813b      	strh	r3, [r7, #8]
 80006bc:	f04f 0318 	mov.w	r3, #24
 80006c0:	72fb      	strb	r3, [r7, #11]
 80006c2:	f04f 0303 	mov.w	r3, #3
 80006c6:	72bb      	strb	r3, [r7, #10]
 80006c8:	f107 0308 	add.w	r3, r7, #8
 80006cc:	4872      	ldr	r0, [pc, #456]	; (8000898 <STM_UART_Init+0x274>)
 80006ce:	4619      	mov	r1, r3
 80006d0:	f7ff fe0c 	bl	80002ec <STM_GPIO_Init>
 80006d4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80006d8:	813b      	strh	r3, [r7, #8]
 80006da:	f04f 0304 	mov.w	r3, #4
 80006de:	72fb      	strb	r3, [r7, #11]
 80006e0:	f107 0308 	add.w	r3, r7, #8
 80006e4:	486c      	ldr	r0, [pc, #432]	; (8000898 <STM_UART_Init+0x274>)
 80006e6:	4619      	mov	r1, r3
 80006e8:	f7ff fe00 	bl	80002ec <STM_GPIO_Init>
 80006ec:	e04e      	b.n	800078c <STM_UART_Init+0x168>
 80006ee:	687a      	ldr	r2, [r7, #4]
 80006f0:	4b66      	ldr	r3, [pc, #408]	; (800088c <STM_UART_Init+0x268>)
 80006f2:	429a      	cmp	r2, r3
 80006f4:	d123      	bne.n	800073e <STM_UART_Init+0x11a>
 80006f6:	4a67      	ldr	r2, [pc, #412]	; (8000894 <STM_UART_Init+0x270>)
 80006f8:	4b66      	ldr	r3, [pc, #408]	; (8000894 <STM_UART_Init+0x270>)
 80006fa:	69db      	ldr	r3, [r3, #28]
 80006fc:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000700:	f043 0304 	orr.w	r3, r3, #4
 8000704:	61d3      	str	r3, [r2, #28]
 8000706:	f04f 0304 	mov.w	r3, #4
 800070a:	813b      	strh	r3, [r7, #8]
 800070c:	f04f 0318 	mov.w	r3, #24
 8000710:	72fb      	strb	r3, [r7, #11]
 8000712:	f04f 0303 	mov.w	r3, #3
 8000716:	72bb      	strb	r3, [r7, #10]
 8000718:	f107 0308 	add.w	r3, r7, #8
 800071c:	485e      	ldr	r0, [pc, #376]	; (8000898 <STM_UART_Init+0x274>)
 800071e:	4619      	mov	r1, r3
 8000720:	f7ff fde4 	bl	80002ec <STM_GPIO_Init>
 8000724:	f04f 0308 	mov.w	r3, #8
 8000728:	813b      	strh	r3, [r7, #8]
 800072a:	f04f 0304 	mov.w	r3, #4
 800072e:	72fb      	strb	r3, [r7, #11]
 8000730:	f107 0308 	add.w	r3, r7, #8
 8000734:	4858      	ldr	r0, [pc, #352]	; (8000898 <STM_UART_Init+0x274>)
 8000736:	4619      	mov	r1, r3
 8000738:	f7ff fdd8 	bl	80002ec <STM_GPIO_Init>
 800073c:	e026      	b.n	800078c <STM_UART_Init+0x168>
 800073e:	687a      	ldr	r2, [r7, #4]
 8000740:	4b53      	ldr	r3, [pc, #332]	; (8000890 <STM_UART_Init+0x26c>)
 8000742:	429a      	cmp	r2, r3
 8000744:	d122      	bne.n	800078c <STM_UART_Init+0x168>
 8000746:	4a53      	ldr	r2, [pc, #332]	; (8000894 <STM_UART_Init+0x270>)
 8000748:	4b52      	ldr	r3, [pc, #328]	; (8000894 <STM_UART_Init+0x270>)
 800074a:	69db      	ldr	r3, [r3, #28]
 800074c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8000750:	f043 0308 	orr.w	r3, r3, #8
 8000754:	61d3      	str	r3, [r2, #28]
 8000756:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800075a:	813b      	strh	r3, [r7, #8]
 800075c:	f04f 0318 	mov.w	r3, #24
 8000760:	72fb      	strb	r3, [r7, #11]
 8000762:	f04f 0303 	mov.w	r3, #3
 8000766:	72bb      	strb	r3, [r7, #10]
 8000768:	f107 0308 	add.w	r3, r7, #8
 800076c:	484b      	ldr	r0, [pc, #300]	; (800089c <STM_UART_Init+0x278>)
 800076e:	4619      	mov	r1, r3
 8000770:	f7ff fdbc 	bl	80002ec <STM_GPIO_Init>
 8000774:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8000778:	813b      	strh	r3, [r7, #8]
 800077a:	f04f 0304 	mov.w	r3, #4
 800077e:	72fb      	strb	r3, [r7, #11]
 8000780:	f107 0308 	add.w	r3, r7, #8
 8000784:	4845      	ldr	r0, [pc, #276]	; (800089c <STM_UART_Init+0x278>)
 8000786:	4619      	mov	r1, r3
 8000788:	f7ff fdb0 	bl	80002ec <STM_GPIO_Init>
 800078c:	683b      	ldr	r3, [r7, #0]
 800078e:	60fb      	str	r3, [r7, #12]
 8000790:	f04f 0300 	mov.w	r3, #0
 8000794:	82bb      	strh	r3, [r7, #20]
 8000796:	f04f 030c 	mov.w	r3, #12
 800079a:	75bb      	strb	r3, [r7, #22]
 800079c:	f04f 0300 	mov.w	r3, #0
 80007a0:	75fb      	strb	r3, [r7, #23]
 80007a2:	f04f 0300 	mov.w	r3, #0
 80007a6:	763b      	strb	r3, [r7, #24]
 80007a8:	f04f 0301 	mov.w	r3, #1
 80007ac:	767b      	strb	r3, [r7, #25]
 80007ae:	f04f 0300 	mov.w	r3, #0
 80007b2:	76bb      	strb	r3, [r7, #26]
 80007b4:	7e3b      	ldrb	r3, [r7, #24]
 80007b6:	2b00      	cmp	r3, #0
 80007b8:	d007      	beq.n	80007ca <STM_UART_Init+0x1a6>
 80007ba:	687b      	ldr	r3, [r7, #4]
 80007bc:	687a      	ldr	r2, [r7, #4]
 80007be:	8a12      	ldrh	r2, [r2, #16]
 80007c0:	b292      	uxth	r2, r2
 80007c2:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80007c6:	b292      	uxth	r2, r2
 80007c8:	821a      	strh	r2, [r3, #16]
 80007ca:	7dfb      	ldrb	r3, [r7, #23]
 80007cc:	2b00      	cmp	r3, #0
 80007ce:	d007      	beq.n	80007e0 <STM_UART_Init+0x1bc>
 80007d0:	687b      	ldr	r3, [r7, #4]
 80007d2:	687a      	ldr	r2, [r7, #4]
 80007d4:	8a12      	ldrh	r2, [r2, #16]
 80007d6:	b292      	uxth	r2, r2
 80007d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80007dc:	b292      	uxth	r2, r2
 80007de:	821a      	strh	r2, [r3, #16]
 80007e0:	7ebb      	ldrb	r3, [r7, #26]
 80007e2:	2b00      	cmp	r3, #0
 80007e4:	d007      	beq.n	80007f6 <STM_UART_Init+0x1d2>
 80007e6:	687b      	ldr	r3, [r7, #4]
 80007e8:	687a      	ldr	r2, [r7, #4]
 80007ea:	8a12      	ldrh	r2, [r2, #16]
 80007ec:	b292      	uxth	r2, r2
 80007ee:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80007f2:	b292      	uxth	r2, r2
 80007f4:	821a      	strh	r2, [r3, #16]
 80007f6:	7e7b      	ldrb	r3, [r7, #25]
 80007f8:	2b00      	cmp	r3, #0
 80007fa:	d007      	beq.n	800080c <STM_UART_Init+0x1e8>
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	687a      	ldr	r2, [r7, #4]
 8000800:	8a12      	ldrh	r2, [r2, #16]
 8000802:	b292      	uxth	r2, r2
 8000804:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8000808:	b292      	uxth	r2, r2
 800080a:	821a      	strh	r2, [r3, #16]
 800080c:	7dbb      	ldrb	r3, [r7, #22]
 800080e:	2b04      	cmp	r3, #4
 8000810:	d108      	bne.n	8000824 <STM_UART_Init+0x200>
 8000812:	687b      	ldr	r3, [r7, #4]
 8000814:	687a      	ldr	r2, [r7, #4]
 8000816:	8992      	ldrh	r2, [r2, #12]
 8000818:	b292      	uxth	r2, r2
 800081a:	f042 0204 	orr.w	r2, r2, #4
 800081e:	b292      	uxth	r2, r2
 8000820:	819a      	strh	r2, [r3, #12]
 8000822:	e00a      	b.n	800083a <STM_UART_Init+0x216>
 8000824:	7dbb      	ldrb	r3, [r7, #22]
 8000826:	2b08      	cmp	r3, #8
 8000828:	d107      	bne.n	800083a <STM_UART_Init+0x216>
 800082a:	687b      	ldr	r3, [r7, #4]
 800082c:	687a      	ldr	r2, [r7, #4]
 800082e:	8992      	ldrh	r2, [r2, #12]
 8000830:	b292      	uxth	r2, r2
 8000832:	f042 0208 	orr.w	r2, r2, #8
 8000836:	b292      	uxth	r2, r2
 8000838:	819a      	strh	r2, [r3, #12]
 800083a:	f04f 0300 	mov.w	r3, #0
 800083e:	63bb      	str	r3, [r7, #56]	; 0x38
 8000840:	687b      	ldr	r3, [r7, #4]
 8000842:	8a9b      	ldrh	r3, [r3, #20]
 8000844:	b29b      	uxth	r3, r3
 8000846:	63bb      	str	r3, [r7, #56]	; 0x38
 8000848:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800084a:	f64f 43ff 	movw	r3, #64767	; 0xfcff
 800084e:	ea02 0303 	and.w	r3, r2, r3
 8000852:	63bb      	str	r3, [r7, #56]	; 0x38
 8000854:	8abb      	ldrh	r3, [r7, #20]
 8000856:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000858:	ea42 0303 	orr.w	r3, r2, r3
 800085c:	63bb      	str	r3, [r7, #56]	; 0x38
 800085e:	687b      	ldr	r3, [r7, #4]
 8000860:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000862:	b292      	uxth	r2, r2
 8000864:	829a      	strh	r2, [r3, #20]
 8000866:	f04f 0300 	mov.w	r3, #0
 800086a:	63bb      	str	r3, [r7, #56]	; 0x38
 800086c:	f107 031c 	add.w	r3, r7, #28
 8000870:	4618      	mov	r0, r3
 8000872:	f7ff fe1d 	bl	80004b0 <STM_RCC_GetClockFreq>
 8000876:	f107 0304 	add.w	r3, r7, #4
 800087a:	681a      	ldr	r2, [r3, #0]
 800087c:	4b02      	ldr	r3, [pc, #8]	; (8000888 <STM_UART_Init+0x264>)
 800087e:	429a      	cmp	r2, r3
 8000880:	d10e      	bne.n	80008a0 <STM_UART_Init+0x27c>
 8000882:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000884:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000886:	e00d      	b.n	80008a4 <STM_UART_Init+0x280>
 8000888:	40013800 	.word	0x40013800
 800088c:	40004400 	.word	0x40004400
 8000890:	40004800 	.word	0x40004800
 8000894:	40021000 	.word	0x40021000
 8000898:	40010800 	.word	0x40010800
 800089c:	40010c00 	.word	0x40010c00
 80008a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80008a2:	63fb      	str	r3, [r7, #60]	; 0x3c
 80008a4:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80008a6:	4613      	mov	r3, r2
 80008a8:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80008ac:	189b      	adds	r3, r3, r2
 80008ae:	ea4f 0283 	mov.w	r2, r3, lsl #2
 80008b2:	189a      	adds	r2, r3, r2
 80008b4:	68fb      	ldr	r3, [r7, #12]
 80008b6:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80008ba:	fbb2 f3f3 	udiv	r3, r2, r3
 80008be:	637b      	str	r3, [r7, #52]	; 0x34
 80008c0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80008c2:	4b1e      	ldr	r3, [pc, #120]	; (800093c <STM_UART_Init+0x318>)
 80008c4:	fba3 1302 	umull	r1, r3, r3, r2
 80008c8:	ea4f 1353 	mov.w	r3, r3, lsr #5
 80008cc:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80008d0:	63bb      	str	r3, [r7, #56]	; 0x38
 80008d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80008d4:	ea4f 1313 	mov.w	r3, r3, lsr #4
 80008d8:	f04f 0264 	mov.w	r2, #100	; 0x64
 80008dc:	fb02 f303 	mul.w	r3, r2, r3
 80008e0:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 80008e2:	1ad3      	subs	r3, r2, r3
 80008e4:	633b      	str	r3, [r7, #48]	; 0x30
 80008e6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80008e8:	ea4f 1303 	mov.w	r3, r3, lsl #4
 80008ec:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80008f0:	4b12      	ldr	r3, [pc, #72]	; (800093c <STM_UART_Init+0x318>)
 80008f2:	fba3 1302 	umull	r1, r3, r3, r2
 80008f6:	ea4f 1353 	mov.w	r3, r3, lsr #5
 80008fa:	f003 030f 	and.w	r3, r3, #15
 80008fe:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8000900:	ea42 0303 	orr.w	r3, r2, r3
 8000904:	63bb      	str	r3, [r7, #56]	; 0x38
 8000906:	687b      	ldr	r3, [r7, #4]
 8000908:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800090a:	b292      	uxth	r2, r2
 800090c:	811a      	strh	r2, [r3, #8]
 800090e:	687b      	ldr	r3, [r7, #4]
 8000910:	687a      	ldr	r2, [r7, #4]
 8000912:	8992      	ldrh	r2, [r2, #12]
 8000914:	b292      	uxth	r2, r2
 8000916:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800091a:	b292      	uxth	r2, r2
 800091c:	819a      	strh	r2, [r3, #12]
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	687a      	ldr	r2, [r7, #4]
 8000922:	8992      	ldrh	r2, [r2, #12]
 8000924:	b292      	uxth	r2, r2
 8000926:	f042 020c 	orr.w	r2, r2, #12
 800092a:	b292      	uxth	r2, r2
 800092c:	819a      	strh	r2, [r3, #12]
 800092e:	f04f 0300 	mov.w	r3, #0
 8000932:	4618      	mov	r0, r3
 8000934:	f107 0740 	add.w	r7, r7, #64	; 0x40
 8000938:	46bd      	mov	sp, r7
 800093a:	bd80      	pop	{r7, pc}
 800093c:	51eb851f 	.word	0x51eb851f

08000940 <STM_UART_Write>:
 8000940:	b480      	push	{r7}
 8000942:	b087      	sub	sp, #28
 8000944:	af00      	add	r7, sp, #0
 8000946:	60f8      	str	r0, [r7, #12]
 8000948:	60b9      	str	r1, [r7, #8]
 800094a:	607a      	str	r2, [r7, #4]
 800094c:	68bb      	ldr	r3, [r7, #8]
 800094e:	613b      	str	r3, [r7, #16]
 8000950:	f04f 0300 	mov.w	r3, #0
 8000954:	617b      	str	r3, [r7, #20]
 8000956:	e012      	b.n	800097e <STM_UART_Write+0x3e>
 8000958:	693a      	ldr	r2, [r7, #16]
 800095a:	697b      	ldr	r3, [r7, #20]
 800095c:	18d3      	adds	r3, r2, r3
 800095e:	781b      	ldrb	r3, [r3, #0]
 8000960:	461a      	mov	r2, r3
 8000962:	68fb      	ldr	r3, [r7, #12]
 8000964:	809a      	strh	r2, [r3, #4]
 8000966:	bf00      	nop
 8000968:	68fb      	ldr	r3, [r7, #12]
 800096a:	881b      	ldrh	r3, [r3, #0]
 800096c:	b29b      	uxth	r3, r3
 800096e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000972:	2b00      	cmp	r3, #0
 8000974:	d0f8      	beq.n	8000968 <STM_UART_Write+0x28>
 8000976:	697b      	ldr	r3, [r7, #20]
 8000978:	f103 0301 	add.w	r3, r3, #1
 800097c:	617b      	str	r3, [r7, #20]
 800097e:	697a      	ldr	r2, [r7, #20]
 8000980:	687b      	ldr	r3, [r7, #4]
 8000982:	429a      	cmp	r2, r3
 8000984:	d3e8      	bcc.n	8000958 <STM_UART_Write+0x18>
 8000986:	687b      	ldr	r3, [r7, #4]
 8000988:	4618      	mov	r0, r3
 800098a:	f107 071c 	add.w	r7, r7, #28
 800098e:	46bd      	mov	sp, r7
 8000990:	bc80      	pop	{r7}
 8000992:	4770      	bx	lr

08000994 <STM_UART_Read>:
 8000994:	b480      	push	{r7}
 8000996:	b087      	sub	sp, #28
 8000998:	af00      	add	r7, sp, #0
 800099a:	60f8      	str	r0, [r7, #12]
 800099c:	60b9      	str	r1, [r7, #8]
 800099e:	607a      	str	r2, [r7, #4]
 80009a0:	68bb      	ldr	r3, [r7, #8]
 80009a2:	613b      	str	r3, [r7, #16]
 80009a4:	f04f 0300 	mov.w	r3, #0
 80009a8:	617b      	str	r3, [r7, #20]
 80009aa:	e011      	b.n	80009d0 <STM_UART_Read+0x3c>
 80009ac:	697b      	ldr	r3, [r7, #20]
 80009ae:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80009b2:	693a      	ldr	r2, [r7, #16]
 80009b4:	18d2      	adds	r2, r2, r3
 80009b6:	68fb      	ldr	r3, [r7, #12]
 80009b8:	889b      	ldrh	r3, [r3, #4]
 80009ba:	b29b      	uxth	r3, r3
 80009bc:	ea4f 53c3 	mov.w	r3, r3, lsl #23
 80009c0:	ea4f 53d3 	mov.w	r3, r3, lsr #23
 80009c4:	b29b      	uxth	r3, r3
 80009c6:	8013      	strh	r3, [r2, #0]
 80009c8:	697b      	ldr	r3, [r7, #20]
 80009ca:	f103 0301 	add.w	r3, r3, #1
 80009ce:	617b      	str	r3, [r7, #20]
 80009d0:	697a      	ldr	r2, [r7, #20]
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	429a      	cmp	r2, r3
 80009d6:	d3e9      	bcc.n	80009ac <STM_UART_Read+0x18>
 80009d8:	687b      	ldr	r3, [r7, #4]
 80009da:	4618      	mov	r0, r3
 80009dc:	f107 071c 	add.w	r7, r7, #28
 80009e0:	46bd      	mov	sp, r7
 80009e2:	bc80      	pop	{r7}
 80009e4:	4770      	bx	lr
 80009e6:	bf00      	nop

080009e8 <STM_UART_SetRate>:
 80009e8:	b580      	push	{r7, lr}
 80009ea:	b08c      	sub	sp, #48	; 0x30
 80009ec:	af00      	add	r7, sp, #0
 80009ee:	6078      	str	r0, [r7, #4]
 80009f0:	6039      	str	r1, [r7, #0]
 80009f2:	f04f 0300 	mov.w	r3, #0
 80009f6:	62bb      	str	r3, [r7, #40]	; 0x28
 80009f8:	f04f 0300 	mov.w	r3, #0
 80009fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 80009fe:	f04f 0300 	mov.w	r3, #0
 8000a02:	627b      	str	r3, [r7, #36]	; 0x24
 8000a04:	f04f 0300 	mov.w	r3, #0
 8000a08:	623b      	str	r3, [r7, #32]
 8000a0a:	f04f 0300 	mov.w	r3, #0
 8000a0e:	62bb      	str	r3, [r7, #40]	; 0x28
 8000a10:	f107 030c 	add.w	r3, r7, #12
 8000a14:	4618      	mov	r0, r3
 8000a16:	f7ff fd4b 	bl	80004b0 <STM_RCC_GetClockFreq>
 8000a1a:	f107 0304 	add.w	r3, r7, #4
 8000a1e:	681a      	ldr	r2, [r3, #0]
 8000a20:	4b21      	ldr	r3, [pc, #132]	; (8000aa8 <STM_UART_SetRate+0xc0>)
 8000a22:	429a      	cmp	r2, r3
 8000a24:	d102      	bne.n	8000a2c <STM_UART_SetRate+0x44>
 8000a26:	69bb      	ldr	r3, [r7, #24]
 8000a28:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000a2a:	e001      	b.n	8000a30 <STM_UART_SetRate+0x48>
 8000a2c:	697b      	ldr	r3, [r7, #20]
 8000a2e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8000a30:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8000a32:	4613      	mov	r3, r2
 8000a34:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000a38:	189b      	adds	r3, r3, r2
 8000a3a:	ea4f 0283 	mov.w	r2, r3, lsl #2
 8000a3e:	189a      	adds	r2, r3, r2
 8000a40:	683b      	ldr	r3, [r7, #0]
 8000a42:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8000a46:	fbb2 f3f3 	udiv	r3, r2, r3
 8000a4a:	627b      	str	r3, [r7, #36]	; 0x24
 8000a4c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a4e:	4b17      	ldr	r3, [pc, #92]	; (8000aac <STM_UART_SetRate+0xc4>)
 8000a50:	fba3 1302 	umull	r1, r3, r3, r2
 8000a54:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8000a58:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000a5c:	62bb      	str	r3, [r7, #40]	; 0x28
 8000a5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000a60:	ea4f 1313 	mov.w	r3, r3, lsr #4
 8000a64:	f04f 0264 	mov.w	r2, #100	; 0x64
 8000a68:	fb02 f303 	mul.w	r3, r2, r3
 8000a6c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8000a6e:	1ad3      	subs	r3, r2, r3
 8000a70:	623b      	str	r3, [r7, #32]
 8000a72:	6a3b      	ldr	r3, [r7, #32]
 8000a74:	ea4f 1303 	mov.w	r3, r3, lsl #4
 8000a78:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8000a7c:	4b0b      	ldr	r3, [pc, #44]	; (8000aac <STM_UART_SetRate+0xc4>)
 8000a7e:	fba3 1302 	umull	r1, r3, r3, r2
 8000a82:	ea4f 1353 	mov.w	r3, r3, lsr #5
 8000a86:	f003 030f 	and.w	r3, r3, #15
 8000a8a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000a8c:	ea42 0303 	orr.w	r3, r2, r3
 8000a90:	62bb      	str	r3, [r7, #40]	; 0x28
 8000a92:	687b      	ldr	r3, [r7, #4]
 8000a94:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8000a96:	b292      	uxth	r2, r2
 8000a98:	811a      	strh	r2, [r3, #8]
 8000a9a:	f04f 0300 	mov.w	r3, #0
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	f107 0730 	add.w	r7, r7, #48	; 0x30
 8000aa4:	46bd      	mov	sp, r7
 8000aa6:	bd80      	pop	{r7, pc}
 8000aa8:	40013800 	.word	0x40013800
 8000aac:	51eb851f 	.word	0x51eb851f

08000ab0 <STM_UART_Cfg>:
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b086      	sub	sp, #24
 8000ab4:	af00      	add	r7, sp, #0
 8000ab6:	60f8      	str	r0, [r7, #12]
 8000ab8:	607a      	str	r2, [r7, #4]
 8000aba:	603b      	str	r3, [r7, #0]
 8000abc:	460b      	mov	r3, r1
 8000abe:	72fb      	strb	r3, [r7, #11]
 8000ac0:	f04f 0301 	mov.w	r3, #1
 8000ac4:	75fb      	strb	r3, [r7, #23]
 8000ac6:	7afb      	ldrb	r3, [r7, #11]
 8000ac8:	2b03      	cmp	r3, #3
 8000aca:	f200 8124 	bhi.w	8000d16 <STM_UART_Cfg+0x266>
 8000ace:	a201      	add	r2, pc, #4	; (adr r2, 8000ad4 <STM_UART_Cfg+0x24>)
 8000ad0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000ad4:	08000ae5 	.word	0x08000ae5
 8000ad8:	08000af7 	.word	0x08000af7
 8000adc:	08000b59 	.word	0x08000b59
 8000ae0:	08000c5f 	.word	0x08000c5f
 8000ae4:	68f8      	ldr	r0, [r7, #12]
 8000ae6:	6879      	ldr	r1, [r7, #4]
 8000ae8:	f7ff ff7e 	bl	80009e8 <STM_UART_SetRate>
 8000aec:	6138      	str	r0, [r7, #16]
 8000aee:	f04f 0300 	mov.w	r3, #0
 8000af2:	75fb      	strb	r3, [r7, #23]
 8000af4:	e112      	b.n	8000d1c <STM_UART_Cfg+0x26c>
 8000af6:	68fb      	ldr	r3, [r7, #12]
 8000af8:	899b      	ldrh	r3, [r3, #12]
 8000afa:	b29b      	uxth	r3, r3
 8000afc:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000b00:	2b00      	cmp	r3, #0
 8000b02:	d002      	beq.n	8000b0a <STM_UART_Cfg+0x5a>
 8000b04:	2b01      	cmp	r3, #1
 8000b06:	d004      	beq.n	8000b12 <STM_UART_Cfg+0x62>
 8000b08:	e007      	b.n	8000b1a <STM_UART_Cfg+0x6a>
 8000b0a:	f04f 0308 	mov.w	r3, #8
 8000b0e:	613b      	str	r3, [r7, #16]
 8000b10:	e003      	b.n	8000b1a <STM_UART_Cfg+0x6a>
 8000b12:	f04f 0309 	mov.w	r3, #9
 8000b16:	613b      	str	r3, [r7, #16]
 8000b18:	bf00      	nop
 8000b1a:	687b      	ldr	r3, [r7, #4]
 8000b1c:	2b08      	cmp	r3, #8
 8000b1e:	d002      	beq.n	8000b26 <STM_UART_Cfg+0x76>
 8000b20:	2b09      	cmp	r3, #9
 8000b22:	d00c      	beq.n	8000b3e <STM_UART_Cfg+0x8e>
 8000b24:	e017      	b.n	8000b56 <STM_UART_Cfg+0xa6>
 8000b26:	68fb      	ldr	r3, [r7, #12]
 8000b28:	899b      	ldrh	r3, [r3, #12]
 8000b2a:	b29b      	uxth	r3, r3
 8000b2c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000b30:	b29a      	uxth	r2, r3
 8000b32:	68fb      	ldr	r3, [r7, #12]
 8000b34:	819a      	strh	r2, [r3, #12]
 8000b36:	f04f 0300 	mov.w	r3, #0
 8000b3a:	75fb      	strb	r3, [r7, #23]
 8000b3c:	e00b      	b.n	8000b56 <STM_UART_Cfg+0xa6>
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	899b      	ldrh	r3, [r3, #12]
 8000b42:	b29b      	uxth	r3, r3
 8000b44:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000b48:	b29a      	uxth	r2, r3
 8000b4a:	68fb      	ldr	r3, [r7, #12]
 8000b4c:	819a      	strh	r2, [r3, #12]
 8000b4e:	f04f 0300 	mov.w	r3, #0
 8000b52:	75fb      	strb	r3, [r7, #23]
 8000b54:	bf00      	nop
 8000b56:	e0e1      	b.n	8000d1c <STM_UART_Cfg+0x26c>
 8000b58:	68fb      	ldr	r3, [r7, #12]
 8000b5a:	8a1b      	ldrh	r3, [r3, #16]
 8000b5c:	b29b      	uxth	r3, r3
 8000b5e:	f403 5340 	and.w	r3, r3, #12288	; 0x3000
 8000b62:	2b03      	cmp	r3, #3
 8000b64:	d81a      	bhi.n	8000b9c <STM_UART_Cfg+0xec>
 8000b66:	a201      	add	r2, pc, #4	; (adr r2, 8000b6c <STM_UART_Cfg+0xbc>)
 8000b68:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000b6c:	08000b7d 	.word	0x08000b7d
 8000b70:	08000b85 	.word	0x08000b85
 8000b74:	08000b8d 	.word	0x08000b8d
 8000b78:	08000b95 	.word	0x08000b95
 8000b7c:	f04f 0300 	mov.w	r3, #0
 8000b80:	613b      	str	r3, [r7, #16]
 8000b82:	e00c      	b.n	8000b9e <STM_UART_Cfg+0xee>
 8000b84:	f04f 0303 	mov.w	r3, #3
 8000b88:	613b      	str	r3, [r7, #16]
 8000b8a:	e008      	b.n	8000b9e <STM_UART_Cfg+0xee>
 8000b8c:	f04f 0302 	mov.w	r3, #2
 8000b90:	613b      	str	r3, [r7, #16]
 8000b92:	e004      	b.n	8000b9e <STM_UART_Cfg+0xee>
 8000b94:	f04f 0301 	mov.w	r3, #1
 8000b98:	613b      	str	r3, [r7, #16]
 8000b9a:	e000      	b.n	8000b9e <STM_UART_Cfg+0xee>
 8000b9c:	bf00      	nop
 8000b9e:	687b      	ldr	r3, [r7, #4]
 8000ba0:	2b03      	cmp	r3, #3
 8000ba2:	f200 80ba 	bhi.w	8000d1a <STM_UART_Cfg+0x26a>
 8000ba6:	a201      	add	r2, pc, #4	; (adr r2, 8000bac <STM_UART_Cfg+0xfc>)
 8000ba8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000bac:	08000be5 	.word	0x08000be5
 8000bb0:	08000c0d 	.word	0x08000c0d
 8000bb4:	08000c35 	.word	0x08000c35
 8000bb8:	08000bbd 	.word	0x08000bbd
 8000bbc:	68fb      	ldr	r3, [r7, #12]
 8000bbe:	8a1b      	ldrh	r3, [r3, #16]
 8000bc0:	b29b      	uxth	r3, r3
 8000bc2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000bc6:	b29a      	uxth	r2, r3
 8000bc8:	68fb      	ldr	r3, [r7, #12]
 8000bca:	821a      	strh	r2, [r3, #16]
 8000bcc:	68fb      	ldr	r3, [r7, #12]
 8000bce:	8a1b      	ldrh	r3, [r3, #16]
 8000bd0:	b29b      	uxth	r3, r3
 8000bd2:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000bd6:	b29a      	uxth	r2, r3
 8000bd8:	68fb      	ldr	r3, [r7, #12]
 8000bda:	821a      	strh	r2, [r3, #16]
 8000bdc:	f04f 0300 	mov.w	r3, #0
 8000be0:	75fb      	strb	r3, [r7, #23]
 8000be2:	e03b      	b.n	8000c5c <STM_UART_Cfg+0x1ac>
 8000be4:	68fb      	ldr	r3, [r7, #12]
 8000be6:	8a1b      	ldrh	r3, [r3, #16]
 8000be8:	b29b      	uxth	r3, r3
 8000bea:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000bee:	b29a      	uxth	r2, r3
 8000bf0:	68fb      	ldr	r3, [r7, #12]
 8000bf2:	821a      	strh	r2, [r3, #16]
 8000bf4:	68fb      	ldr	r3, [r7, #12]
 8000bf6:	8a1b      	ldrh	r3, [r3, #16]
 8000bf8:	b29b      	uxth	r3, r3
 8000bfa:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000bfe:	b29a      	uxth	r2, r3
 8000c00:	68fb      	ldr	r3, [r7, #12]
 8000c02:	821a      	strh	r2, [r3, #16]
 8000c04:	f04f 0300 	mov.w	r3, #0
 8000c08:	75fb      	strb	r3, [r7, #23]
 8000c0a:	e027      	b.n	8000c5c <STM_UART_Cfg+0x1ac>
 8000c0c:	68fb      	ldr	r3, [r7, #12]
 8000c0e:	8a1b      	ldrh	r3, [r3, #16]
 8000c10:	b29b      	uxth	r3, r3
 8000c12:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000c16:	b29a      	uxth	r2, r3
 8000c18:	68fb      	ldr	r3, [r7, #12]
 8000c1a:	821a      	strh	r2, [r3, #16]
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	8a1b      	ldrh	r3, [r3, #16]
 8000c20:	b29b      	uxth	r3, r3
 8000c22:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000c26:	b29a      	uxth	r2, r3
 8000c28:	68fb      	ldr	r3, [r7, #12]
 8000c2a:	821a      	strh	r2, [r3, #16]
 8000c2c:	f04f 0300 	mov.w	r3, #0
 8000c30:	75fb      	strb	r3, [r7, #23]
 8000c32:	e013      	b.n	8000c5c <STM_UART_Cfg+0x1ac>
 8000c34:	68fb      	ldr	r3, [r7, #12]
 8000c36:	8a1b      	ldrh	r3, [r3, #16]
 8000c38:	b29b      	uxth	r3, r3
 8000c3a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8000c3e:	b29a      	uxth	r2, r3
 8000c40:	68fb      	ldr	r3, [r7, #12]
 8000c42:	821a      	strh	r2, [r3, #16]
 8000c44:	68fb      	ldr	r3, [r7, #12]
 8000c46:	8a1b      	ldrh	r3, [r3, #16]
 8000c48:	b29b      	uxth	r3, r3
 8000c4a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8000c4e:	b29a      	uxth	r2, r3
 8000c50:	68fb      	ldr	r3, [r7, #12]
 8000c52:	821a      	strh	r2, [r3, #16]
 8000c54:	f04f 0300 	mov.w	r3, #0
 8000c58:	75fb      	strb	r3, [r7, #23]
 8000c5a:	bf00      	nop
 8000c5c:	e05e      	b.n	8000d1c <STM_UART_Cfg+0x26c>
 8000c5e:	68fb      	ldr	r3, [r7, #12]
 8000c60:	899b      	ldrh	r3, [r3, #12]
 8000c62:	b29b      	uxth	r3, r3
 8000c64:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8000c68:	2b00      	cmp	r3, #0
 8000c6a:	d002      	beq.n	8000c72 <STM_UART_Cfg+0x1c2>
 8000c6c:	2b01      	cmp	r3, #1
 8000c6e:	d004      	beq.n	8000c7a <STM_UART_Cfg+0x1ca>
 8000c70:	e012      	b.n	8000c98 <STM_UART_Cfg+0x1e8>
 8000c72:	f04f 0300 	mov.w	r3, #0
 8000c76:	613b      	str	r3, [r7, #16]
 8000c78:	e00e      	b.n	8000c98 <STM_UART_Cfg+0x1e8>
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	899b      	ldrh	r3, [r3, #12]
 8000c7e:	b29b      	uxth	r3, r3
 8000c80:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8000c84:	2b00      	cmp	r3, #0
 8000c86:	d003      	beq.n	8000c90 <STM_UART_Cfg+0x1e0>
 8000c88:	f04f 0301 	mov.w	r3, #1
 8000c8c:	613b      	str	r3, [r7, #16]
 8000c8e:	e003      	b.n	8000c98 <STM_UART_Cfg+0x1e8>
 8000c90:	f04f 0302 	mov.w	r3, #2
 8000c94:	613b      	str	r3, [r7, #16]
 8000c96:	bf00      	nop
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	2b01      	cmp	r3, #1
 8000c9c:	d010      	beq.n	8000cc0 <STM_UART_Cfg+0x210>
 8000c9e:	2b01      	cmp	r3, #1
 8000ca0:	d302      	bcc.n	8000ca8 <STM_UART_Cfg+0x1f8>
 8000ca2:	2b02      	cmp	r3, #2
 8000ca4:	d020      	beq.n	8000ce8 <STM_UART_Cfg+0x238>
 8000ca6:	e035      	b.n	8000d14 <STM_UART_Cfg+0x264>
 8000ca8:	68fb      	ldr	r3, [r7, #12]
 8000caa:	899b      	ldrh	r3, [r3, #12]
 8000cac:	b29b      	uxth	r3, r3
 8000cae:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000cb2:	b29a      	uxth	r2, r3
 8000cb4:	68fb      	ldr	r3, [r7, #12]
 8000cb6:	819a      	strh	r2, [r3, #12]
 8000cb8:	f04f 0300 	mov.w	r3, #0
 8000cbc:	75fb      	strb	r3, [r7, #23]
 8000cbe:	e029      	b.n	8000d14 <STM_UART_Cfg+0x264>
 8000cc0:	68fb      	ldr	r3, [r7, #12]
 8000cc2:	899b      	ldrh	r3, [r3, #12]
 8000cc4:	b29b      	uxth	r3, r3
 8000cc6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cca:	b29a      	uxth	r2, r3
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	819a      	strh	r2, [r3, #12]
 8000cd0:	68fb      	ldr	r3, [r7, #12]
 8000cd2:	899b      	ldrh	r3, [r3, #12]
 8000cd4:	b29b      	uxth	r3, r3
 8000cd6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000cda:	b29a      	uxth	r2, r3
 8000cdc:	68fb      	ldr	r3, [r7, #12]
 8000cde:	819a      	strh	r2, [r3, #12]
 8000ce0:	f04f 0300 	mov.w	r3, #0
 8000ce4:	75fb      	strb	r3, [r7, #23]
 8000ce6:	e015      	b.n	8000d14 <STM_UART_Cfg+0x264>
 8000ce8:	68fb      	ldr	r3, [r7, #12]
 8000cea:	899b      	ldrh	r3, [r3, #12]
 8000cec:	b29b      	uxth	r3, r3
 8000cee:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000cf2:	b29a      	uxth	r2, r3
 8000cf4:	68fb      	ldr	r3, [r7, #12]
 8000cf6:	819a      	strh	r2, [r3, #12]
 8000cf8:	68fb      	ldr	r3, [r7, #12]
 8000cfa:	899b      	ldrh	r3, [r3, #12]
 8000cfc:	b29a      	uxth	r2, r3
 8000cfe:	f640 53ff 	movw	r3, #3583	; 0xdff
 8000d02:	ea02 0303 	and.w	r3, r2, r3
 8000d06:	b29a      	uxth	r2, r3
 8000d08:	68fb      	ldr	r3, [r7, #12]
 8000d0a:	819a      	strh	r2, [r3, #12]
 8000d0c:	f04f 0300 	mov.w	r3, #0
 8000d10:	75fb      	strb	r3, [r7, #23]
 8000d12:	bf00      	nop
 8000d14:	e002      	b.n	8000d1c <STM_UART_Cfg+0x26c>
 8000d16:	bf00      	nop
 8000d18:	e000      	b.n	8000d1c <STM_UART_Cfg+0x26c>
 8000d1a:	bf00      	nop
 8000d1c:	7dfb      	ldrb	r3, [r7, #23]
 8000d1e:	2b00      	cmp	r3, #0
 8000d20:	d105      	bne.n	8000d2e <STM_UART_Cfg+0x27e>
 8000d22:	683b      	ldr	r3, [r7, #0]
 8000d24:	2b00      	cmp	r3, #0
 8000d26:	d002      	beq.n	8000d2e <STM_UART_Cfg+0x27e>
 8000d28:	683b      	ldr	r3, [r7, #0]
 8000d2a:	693a      	ldr	r2, [r7, #16]
 8000d2c:	601a      	str	r2, [r3, #0]
 8000d2e:	7dfb      	ldrb	r3, [r7, #23]
 8000d30:	4618      	mov	r0, r3
 8000d32:	f107 0718 	add.w	r7, r7, #24
 8000d36:	46bd      	mov	sp, r7
 8000d38:	bd80      	pop	{r7, pc}
 8000d3a:	bf00      	nop

08000d3c <STM_Serial1_Init>:
 8000d3c:	b580      	push	{r7, lr}
 8000d3e:	b082      	sub	sp, #8
 8000d40:	af00      	add	r7, sp, #0
 8000d42:	6078      	str	r0, [r7, #4]
 8000d44:	4804      	ldr	r0, [pc, #16]	; (8000d58 <STM_Serial1_Init+0x1c>)
 8000d46:	6879      	ldr	r1, [r7, #4]
 8000d48:	f7ff fc6c 	bl	8000624 <STM_UART_Init>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	4618      	mov	r0, r3
 8000d50:	f107 0708 	add.w	r7, r7, #8
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	40013800 	.word	0x40013800

08000d5c <STM_Serial2_Init>:
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b082      	sub	sp, #8
 8000d60:	af00      	add	r7, sp, #0
 8000d62:	6078      	str	r0, [r7, #4]
 8000d64:	4804      	ldr	r0, [pc, #16]	; (8000d78 <STM_Serial2_Init+0x1c>)
 8000d66:	6879      	ldr	r1, [r7, #4]
 8000d68:	f7ff fc5c 	bl	8000624 <STM_UART_Init>
 8000d6c:	4603      	mov	r3, r0
 8000d6e:	4618      	mov	r0, r3
 8000d70:	f107 0708 	add.w	r7, r7, #8
 8000d74:	46bd      	mov	sp, r7
 8000d76:	bd80      	pop	{r7, pc}
 8000d78:	40004400 	.word	0x40004400

08000d7c <STM_Serial3_Init>:
 8000d7c:	b580      	push	{r7, lr}
 8000d7e:	b082      	sub	sp, #8
 8000d80:	af00      	add	r7, sp, #0
 8000d82:	6078      	str	r0, [r7, #4]
 8000d84:	4804      	ldr	r0, [pc, #16]	; (8000d98 <STM_Serial3_Init+0x1c>)
 8000d86:	6879      	ldr	r1, [r7, #4]
 8000d88:	f7ff fc4c 	bl	8000624 <STM_UART_Init>
 8000d8c:	4603      	mov	r3, r0
 8000d8e:	4618      	mov	r0, r3
 8000d90:	f107 0708 	add.w	r7, r7, #8
 8000d94:	46bd      	mov	sp, r7
 8000d96:	bd80      	pop	{r7, pc}
 8000d98:	40004800 	.word	0x40004800

08000d9c <STM_Serial1_Write>:
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	b082      	sub	sp, #8
 8000da0:	af00      	add	r7, sp, #0
 8000da2:	6078      	str	r0, [r7, #4]
 8000da4:	6039      	str	r1, [r7, #0]
 8000da6:	4805      	ldr	r0, [pc, #20]	; (8000dbc <STM_Serial1_Write+0x20>)
 8000da8:	6879      	ldr	r1, [r7, #4]
 8000daa:	683a      	ldr	r2, [r7, #0]
 8000dac:	f7ff fdc8 	bl	8000940 <STM_UART_Write>
 8000db0:	4603      	mov	r3, r0
 8000db2:	4618      	mov	r0, r3
 8000db4:	f107 0708 	add.w	r7, r7, #8
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}
 8000dbc:	40013800 	.word	0x40013800

08000dc0 <STM_Serial2_Write>:
 8000dc0:	b580      	push	{r7, lr}
 8000dc2:	b082      	sub	sp, #8
 8000dc4:	af00      	add	r7, sp, #0
 8000dc6:	6078      	str	r0, [r7, #4]
 8000dc8:	6039      	str	r1, [r7, #0]
 8000dca:	4805      	ldr	r0, [pc, #20]	; (8000de0 <STM_Serial2_Write+0x20>)
 8000dcc:	6879      	ldr	r1, [r7, #4]
 8000dce:	683a      	ldr	r2, [r7, #0]
 8000dd0:	f7ff fdb6 	bl	8000940 <STM_UART_Write>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	4618      	mov	r0, r3
 8000dd8:	f107 0708 	add.w	r7, r7, #8
 8000ddc:	46bd      	mov	sp, r7
 8000dde:	bd80      	pop	{r7, pc}
 8000de0:	40004400 	.word	0x40004400

08000de4 <STM_Serial3_Write>:
 8000de4:	b580      	push	{r7, lr}
 8000de6:	b082      	sub	sp, #8
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	6078      	str	r0, [r7, #4]
 8000dec:	6039      	str	r1, [r7, #0]
 8000dee:	4805      	ldr	r0, [pc, #20]	; (8000e04 <STM_Serial3_Write+0x20>)
 8000df0:	6879      	ldr	r1, [r7, #4]
 8000df2:	683a      	ldr	r2, [r7, #0]
 8000df4:	f7ff fda4 	bl	8000940 <STM_UART_Write>
 8000df8:	4603      	mov	r3, r0
 8000dfa:	4618      	mov	r0, r3
 8000dfc:	f107 0708 	add.w	r7, r7, #8
 8000e00:	46bd      	mov	sp, r7
 8000e02:	bd80      	pop	{r7, pc}
 8000e04:	40004800 	.word	0x40004800

08000e08 <STM_Serial1_Read>:
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
 8000e10:	6039      	str	r1, [r7, #0]
 8000e12:	4805      	ldr	r0, [pc, #20]	; (8000e28 <STM_Serial1_Read+0x20>)
 8000e14:	6879      	ldr	r1, [r7, #4]
 8000e16:	683a      	ldr	r2, [r7, #0]
 8000e18:	f7ff fdbc 	bl	8000994 <STM_UART_Read>
 8000e1c:	4603      	mov	r3, r0
 8000e1e:	4618      	mov	r0, r3
 8000e20:	f107 0708 	add.w	r7, r7, #8
 8000e24:	46bd      	mov	sp, r7
 8000e26:	bd80      	pop	{r7, pc}
 8000e28:	40013800 	.word	0x40013800

08000e2c <STM_Serial2_Read>:
 8000e2c:	b580      	push	{r7, lr}
 8000e2e:	b082      	sub	sp, #8
 8000e30:	af00      	add	r7, sp, #0
 8000e32:	6078      	str	r0, [r7, #4]
 8000e34:	6039      	str	r1, [r7, #0]
 8000e36:	4805      	ldr	r0, [pc, #20]	; (8000e4c <STM_Serial2_Read+0x20>)
 8000e38:	6879      	ldr	r1, [r7, #4]
 8000e3a:	683a      	ldr	r2, [r7, #0]
 8000e3c:	f7ff fdaa 	bl	8000994 <STM_UART_Read>
 8000e40:	4603      	mov	r3, r0
 8000e42:	4618      	mov	r0, r3
 8000e44:	f107 0708 	add.w	r7, r7, #8
 8000e48:	46bd      	mov	sp, r7
 8000e4a:	bd80      	pop	{r7, pc}
 8000e4c:	40004400 	.word	0x40004400

08000e50 <STM_Serial3_Read>:
 8000e50:	b580      	push	{r7, lr}
 8000e52:	b082      	sub	sp, #8
 8000e54:	af00      	add	r7, sp, #0
 8000e56:	6078      	str	r0, [r7, #4]
 8000e58:	6039      	str	r1, [r7, #0]
 8000e5a:	4805      	ldr	r0, [pc, #20]	; (8000e70 <STM_Serial3_Read+0x20>)
 8000e5c:	6879      	ldr	r1, [r7, #4]
 8000e5e:	683a      	ldr	r2, [r7, #0]
 8000e60:	f7ff fd98 	bl	8000994 <STM_UART_Read>
 8000e64:	4603      	mov	r3, r0
 8000e66:	4618      	mov	r0, r3
 8000e68:	f107 0708 	add.w	r7, r7, #8
 8000e6c:	46bd      	mov	sp, r7
 8000e6e:	bd80      	pop	{r7, pc}
 8000e70:	40004800 	.word	0x40004800

08000e74 <STM_Serial1_Cfg>:
 8000e74:	b580      	push	{r7, lr}
 8000e76:	b084      	sub	sp, #16
 8000e78:	af00      	add	r7, sp, #0
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	60b9      	str	r1, [r7, #8]
 8000e7e:	607a      	str	r2, [r7, #4]
 8000e80:	73fb      	strb	r3, [r7, #15]
 8000e82:	7bfb      	ldrb	r3, [r7, #15]
 8000e84:	4805      	ldr	r0, [pc, #20]	; (8000e9c <STM_Serial1_Cfg+0x28>)
 8000e86:	4619      	mov	r1, r3
 8000e88:	68ba      	ldr	r2, [r7, #8]
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	f7ff fe10 	bl	8000ab0 <STM_UART_Cfg>
 8000e90:	4603      	mov	r3, r0
 8000e92:	4618      	mov	r0, r3
 8000e94:	f107 0710 	add.w	r7, r7, #16
 8000e98:	46bd      	mov	sp, r7
 8000e9a:	bd80      	pop	{r7, pc}
 8000e9c:	40013800 	.word	0x40013800

08000ea0 <STM_Serial2_Cfg>:
 8000ea0:	b580      	push	{r7, lr}
 8000ea2:	b084      	sub	sp, #16
 8000ea4:	af00      	add	r7, sp, #0
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	60b9      	str	r1, [r7, #8]
 8000eaa:	607a      	str	r2, [r7, #4]
 8000eac:	73fb      	strb	r3, [r7, #15]
 8000eae:	7bfb      	ldrb	r3, [r7, #15]
 8000eb0:	4805      	ldr	r0, [pc, #20]	; (8000ec8 <STM_Serial2_Cfg+0x28>)
 8000eb2:	4619      	mov	r1, r3
 8000eb4:	68ba      	ldr	r2, [r7, #8]
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	f7ff fdfa 	bl	8000ab0 <STM_UART_Cfg>
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	4618      	mov	r0, r3
 8000ec0:	f107 0710 	add.w	r7, r7, #16
 8000ec4:	46bd      	mov	sp, r7
 8000ec6:	bd80      	pop	{r7, pc}
 8000ec8:	40004400 	.word	0x40004400

08000ecc <STM_Serial3_Cfg>:
 8000ecc:	b580      	push	{r7, lr}
 8000ece:	b084      	sub	sp, #16
 8000ed0:	af00      	add	r7, sp, #0
 8000ed2:	4603      	mov	r3, r0
 8000ed4:	60b9      	str	r1, [r7, #8]
 8000ed6:	607a      	str	r2, [r7, #4]
 8000ed8:	73fb      	strb	r3, [r7, #15]
 8000eda:	7bfb      	ldrb	r3, [r7, #15]
 8000edc:	4805      	ldr	r0, [pc, #20]	; (8000ef4 <STM_Serial3_Cfg+0x28>)
 8000ede:	4619      	mov	r1, r3
 8000ee0:	68ba      	ldr	r2, [r7, #8]
 8000ee2:	687b      	ldr	r3, [r7, #4]
 8000ee4:	f7ff fde4 	bl	8000ab0 <STM_UART_Cfg>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	4618      	mov	r0, r3
 8000eec:	f107 0710 	add.w	r7, r7, #16
 8000ef0:	46bd      	mov	sp, r7
 8000ef2:	bd80      	pop	{r7, pc}
 8000ef4:	40004800 	.word	0x40004800

08000ef8 <main>:
 8000ef8:	b580      	push	{r7, lr}
 8000efa:	af00      	add	r7, sp, #0
 8000efc:	4b07      	ldr	r3, [pc, #28]	; (8000f1c <main+0x24>)
 8000efe:	681b      	ldr	r3, [r3, #0]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f44f 30e1 	mov.w	r0, #115200	; 0x1c200
 8000f06:	4798      	blx	r3
 8000f08:	4805      	ldr	r0, [pc, #20]	; (8000f20 <main+0x28>)
 8000f0a:	f001 f81d 	bl	8001f48 <printf>
 8000f0e:	f001 f8bf 	bl	8002090 <SPI_Example>
 8000f12:	4804      	ldr	r0, [pc, #16]	; (8000f24 <main+0x2c>)
 8000f14:	f001 f818 	bl	8001f48 <printf>
 8000f18:	e7fe      	b.n	8000f18 <main+0x20>
 8000f1a:	bf00      	nop
 8000f1c:	20000000 	.word	0x20000000
 8000f20:	0800226c 	.word	0x0800226c
 8000f24:	08002274 	.word	0x08002274

08000f28 <SPI1_IRQHandler>:
 8000f28:	b480      	push	{r7}
 8000f2a:	af00      	add	r7, sp, #0
 8000f2c:	46bd      	mov	sp, r7
 8000f2e:	bc80      	pop	{r7}
 8000f30:	4770      	bx	lr
 8000f32:	bf00      	nop

08000f34 <SPI2_IRQHandler>:
 8000f34:	b480      	push	{r7}
 8000f36:	af00      	add	r7, sp, #0
 8000f38:	46bd      	mov	sp, r7
 8000f3a:	bc80      	pop	{r7}
 8000f3c:	4770      	bx	lr
 8000f3e:	bf00      	nop

08000f40 <STM32_SPI_SetRate>:
 8000f40:	b480      	push	{r7}
 8000f42:	b085      	sub	sp, #20
 8000f44:	af00      	add	r7, sp, #0
 8000f46:	6078      	str	r0, [r7, #4]
 8000f48:	6039      	str	r1, [r7, #0]
 8000f4a:	687a      	ldr	r2, [r7, #4]
 8000f4c:	4b62      	ldr	r3, [pc, #392]	; (80010d8 <STM32_SPI_SetRate+0x198>)
 8000f4e:	429a      	cmp	r2, r3
 8000f50:	d10f      	bne.n	8000f72 <STM32_SPI_SetRate+0x32>
 8000f52:	4b61      	ldr	r3, [pc, #388]	; (80010d8 <STM32_SPI_SetRate+0x198>)
 8000f54:	881b      	ldrh	r3, [r3, #0]
 8000f56:	b29b      	uxth	r3, r3
 8000f58:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8000f5c:	ea4f 03e3 	mov.w	r3, r3, asr #3
 8000f60:	60bb      	str	r3, [r7, #8]
 8000f62:	68bb      	ldr	r3, [r7, #8]
 8000f64:	f103 0301 	add.w	r3, r3, #1
 8000f68:	4a5c      	ldr	r2, [pc, #368]	; (80010dc <STM32_SPI_SetRate+0x19c>)
 8000f6a:	fa22 f303 	lsr.w	r3, r2, r3
 8000f6e:	60fb      	str	r3, [r7, #12]
 8000f70:	e012      	b.n	8000f98 <STM32_SPI_SetRate+0x58>
 8000f72:	687a      	ldr	r2, [r7, #4]
 8000f74:	4b5a      	ldr	r3, [pc, #360]	; (80010e0 <STM32_SPI_SetRate+0x1a0>)
 8000f76:	429a      	cmp	r2, r3
 8000f78:	d10e      	bne.n	8000f98 <STM32_SPI_SetRate+0x58>
 8000f7a:	4b59      	ldr	r3, [pc, #356]	; (80010e0 <STM32_SPI_SetRate+0x1a0>)
 8000f7c:	881b      	ldrh	r3, [r3, #0]
 8000f7e:	b29b      	uxth	r3, r3
 8000f80:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8000f84:	ea4f 03e3 	mov.w	r3, r3, asr #3
 8000f88:	60bb      	str	r3, [r7, #8]
 8000f8a:	68bb      	ldr	r3, [r7, #8]
 8000f8c:	f103 0301 	add.w	r3, r3, #1
 8000f90:	4a54      	ldr	r2, [pc, #336]	; (80010e4 <STM32_SPI_SetRate+0x1a4>)
 8000f92:	fa22 f303 	lsr.w	r3, r2, r3
 8000f96:	60fb      	str	r3, [r7, #12]
 8000f98:	683b      	ldr	r3, [r7, #0]
 8000f9a:	2b07      	cmp	r3, #7
 8000f9c:	f200 8094 	bhi.w	80010c8 <STM32_SPI_SetRate+0x188>
 8000fa0:	a201      	add	r2, pc, #4	; (adr r2, 8000fa8 <STM32_SPI_SetRate+0x68>)
 8000fa2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000fa6:	bf00      	nop
 8000fa8:	08000fc9 	.word	0x08000fc9
 8000fac:	08000fdb 	.word	0x08000fdb
 8000fb0:	08000ffd 	.word	0x08000ffd
 8000fb4:	0800101f 	.word	0x0800101f
 8000fb8:	08001041 	.word	0x08001041
 8000fbc:	08001063 	.word	0x08001063
 8000fc0:	08001085 	.word	0x08001085
 8000fc4:	080010a7 	.word	0x080010a7
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	881b      	ldrh	r3, [r3, #0]
 8000fcc:	b29b      	uxth	r3, r3
 8000fce:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8000fd2:	b29a      	uxth	r2, r3
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	801a      	strh	r2, [r3, #0]
 8000fd8:	e077      	b.n	80010ca <STM32_SPI_SetRate+0x18a>
 8000fda:	687b      	ldr	r3, [r7, #4]
 8000fdc:	881b      	ldrh	r3, [r3, #0]
 8000fde:	b29b      	uxth	r3, r3
 8000fe0:	f023 0330 	bic.w	r3, r3, #48	; 0x30
 8000fe4:	b29a      	uxth	r2, r3
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	801a      	strh	r2, [r3, #0]
 8000fea:	687b      	ldr	r3, [r7, #4]
 8000fec:	881b      	ldrh	r3, [r3, #0]
 8000fee:	b29b      	uxth	r3, r3
 8000ff0:	f043 0308 	orr.w	r3, r3, #8
 8000ff4:	b29a      	uxth	r2, r3
 8000ff6:	687b      	ldr	r3, [r7, #4]
 8000ff8:	801a      	strh	r2, [r3, #0]
 8000ffa:	e066      	b.n	80010ca <STM32_SPI_SetRate+0x18a>
 8000ffc:	687b      	ldr	r3, [r7, #4]
 8000ffe:	881b      	ldrh	r3, [r3, #0]
 8001000:	b29b      	uxth	r3, r3
 8001002:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8001006:	b29a      	uxth	r2, r3
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	801a      	strh	r2, [r3, #0]
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	881b      	ldrh	r3, [r3, #0]
 8001010:	b29b      	uxth	r3, r3
 8001012:	f043 0310 	orr.w	r3, r3, #16
 8001016:	b29a      	uxth	r2, r3
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	801a      	strh	r2, [r3, #0]
 800101c:	e055      	b.n	80010ca <STM32_SPI_SetRate+0x18a>
 800101e:	687b      	ldr	r3, [r7, #4]
 8001020:	881b      	ldrh	r3, [r3, #0]
 8001022:	b29b      	uxth	r3, r3
 8001024:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 8001028:	b29a      	uxth	r2, r3
 800102a:	687b      	ldr	r3, [r7, #4]
 800102c:	801a      	strh	r2, [r3, #0]
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	881b      	ldrh	r3, [r3, #0]
 8001032:	b29b      	uxth	r3, r3
 8001034:	f043 0318 	orr.w	r3, r3, #24
 8001038:	b29a      	uxth	r2, r3
 800103a:	687b      	ldr	r3, [r7, #4]
 800103c:	801a      	strh	r2, [r3, #0]
 800103e:	e044      	b.n	80010ca <STM32_SPI_SetRate+0x18a>
 8001040:	687b      	ldr	r3, [r7, #4]
 8001042:	881b      	ldrh	r3, [r3, #0]
 8001044:	b29b      	uxth	r3, r3
 8001046:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 800104a:	b29a      	uxth	r2, r3
 800104c:	687b      	ldr	r3, [r7, #4]
 800104e:	801a      	strh	r2, [r3, #0]
 8001050:	687b      	ldr	r3, [r7, #4]
 8001052:	881b      	ldrh	r3, [r3, #0]
 8001054:	b29b      	uxth	r3, r3
 8001056:	f043 0320 	orr.w	r3, r3, #32
 800105a:	b29a      	uxth	r2, r3
 800105c:	687b      	ldr	r3, [r7, #4]
 800105e:	801a      	strh	r2, [r3, #0]
 8001060:	e033      	b.n	80010ca <STM32_SPI_SetRate+0x18a>
 8001062:	687b      	ldr	r3, [r7, #4]
 8001064:	881b      	ldrh	r3, [r3, #0]
 8001066:	b29b      	uxth	r3, r3
 8001068:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 800106c:	b29a      	uxth	r2, r3
 800106e:	687b      	ldr	r3, [r7, #4]
 8001070:	801a      	strh	r2, [r3, #0]
 8001072:	687b      	ldr	r3, [r7, #4]
 8001074:	881b      	ldrh	r3, [r3, #0]
 8001076:	b29b      	uxth	r3, r3
 8001078:	f043 0328 	orr.w	r3, r3, #40	; 0x28
 800107c:	b29a      	uxth	r2, r3
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	801a      	strh	r2, [r3, #0]
 8001082:	e022      	b.n	80010ca <STM32_SPI_SetRate+0x18a>
 8001084:	687b      	ldr	r3, [r7, #4]
 8001086:	881b      	ldrh	r3, [r3, #0]
 8001088:	b29b      	uxth	r3, r3
 800108a:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 800108e:	b29a      	uxth	r2, r3
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	801a      	strh	r2, [r3, #0]
 8001094:	687b      	ldr	r3, [r7, #4]
 8001096:	881b      	ldrh	r3, [r3, #0]
 8001098:	b29b      	uxth	r3, r3
 800109a:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 800109e:	b29a      	uxth	r2, r3
 80010a0:	687b      	ldr	r3, [r7, #4]
 80010a2:	801a      	strh	r2, [r3, #0]
 80010a4:	e011      	b.n	80010ca <STM32_SPI_SetRate+0x18a>
 80010a6:	687b      	ldr	r3, [r7, #4]
 80010a8:	881b      	ldrh	r3, [r3, #0]
 80010aa:	b29b      	uxth	r3, r3
 80010ac:	f023 0338 	bic.w	r3, r3, #56	; 0x38
 80010b0:	b29a      	uxth	r2, r3
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	801a      	strh	r2, [r3, #0]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	881b      	ldrh	r3, [r3, #0]
 80010ba:	b29b      	uxth	r3, r3
 80010bc:	f043 0338 	orr.w	r3, r3, #56	; 0x38
 80010c0:	b29a      	uxth	r2, r3
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	801a      	strh	r2, [r3, #0]
 80010c6:	e000      	b.n	80010ca <STM32_SPI_SetRate+0x18a>
 80010c8:	bf00      	nop
 80010ca:	68fb      	ldr	r3, [r7, #12]
 80010cc:	4618      	mov	r0, r3
 80010ce:	f107 0714 	add.w	r7, r7, #20
 80010d2:	46bd      	mov	sp, r7
 80010d4:	bc80      	pop	{r7}
 80010d6:	4770      	bx	lr
 80010d8:	40013000 	.word	0x40013000
 80010dc:	044aa200 	.word	0x044aa200
 80010e0:	40003800 	.word	0x40003800
 80010e4:	02255100 	.word	0x02255100

080010e8 <STM32_SPI_Init>:
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b086      	sub	sp, #24
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	60f8      	str	r0, [r7, #12]
 80010f0:	460b      	mov	r3, r1
 80010f2:	607a      	str	r2, [r7, #4]
 80010f4:	72fb      	strb	r3, [r7, #11]
 80010f6:	68fa      	ldr	r2, [r7, #12]
 80010f8:	4b88      	ldr	r3, [pc, #544]	; (800131c <STM32_SPI_Init+0x234>)
 80010fa:	429a      	cmp	r2, r3
 80010fc:	d120      	bne.n	8001140 <STM32_SPI_Init+0x58>
 80010fe:	4a88      	ldr	r2, [pc, #544]	; (8001320 <STM32_SPI_Init+0x238>)
 8001100:	4b87      	ldr	r3, [pc, #540]	; (8001320 <STM32_SPI_Init+0x238>)
 8001102:	699b      	ldr	r3, [r3, #24]
 8001104:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8001108:	f043 0304 	orr.w	r3, r3, #4
 800110c:	6193      	str	r3, [r2, #24]
 800110e:	4a85      	ldr	r2, [pc, #532]	; (8001324 <STM32_SPI_Init+0x23c>)
 8001110:	4b84      	ldr	r3, [pc, #528]	; (8001324 <STM32_SPI_Init+0x23c>)
 8001112:	681b      	ldr	r3, [r3, #0]
 8001114:	f043 534c 	orr.w	r3, r3, #855638016	; 0x33000000
 8001118:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800111c:	6013      	str	r3, [r2, #0]
 800111e:	4a81      	ldr	r2, [pc, #516]	; (8001324 <STM32_SPI_Init+0x23c>)
 8001120:	4b80      	ldr	r3, [pc, #512]	; (8001324 <STM32_SPI_Init+0x23c>)
 8001122:	681b      	ldr	r3, [r3, #0]
 8001124:	f023 434c 	bic.w	r3, r3, #3422552064	; 0xcc000000
 8001128:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800112c:	6013      	str	r3, [r2, #0]
 800112e:	4a7d      	ldr	r2, [pc, #500]	; (8001324 <STM32_SPI_Init+0x23c>)
 8001130:	4b7c      	ldr	r3, [pc, #496]	; (8001324 <STM32_SPI_Init+0x23c>)
 8001132:	681b      	ldr	r3, [r3, #0]
 8001134:	f043 4308 	orr.w	r3, r3, #2281701376	; 0x88000000
 8001138:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800113c:	6013      	str	r3, [r2, #0]
 800113e:	e050      	b.n	80011e2 <STM32_SPI_Init+0xfa>
 8001140:	68fa      	ldr	r2, [r7, #12]
 8001142:	4b79      	ldr	r3, [pc, #484]	; (8001328 <STM32_SPI_Init+0x240>)
 8001144:	429a      	cmp	r2, r3
 8001146:	d124      	bne.n	8001192 <STM32_SPI_Init+0xaa>
 8001148:	4b75      	ldr	r3, [pc, #468]	; (8001320 <STM32_SPI_Init+0x238>)
 800114a:	4a75      	ldr	r2, [pc, #468]	; (8001320 <STM32_SPI_Init+0x238>)
 800114c:	69d2      	ldr	r2, [r2, #28]
 800114e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8001152:	61da      	str	r2, [r3, #28]
 8001154:	4b72      	ldr	r3, [pc, #456]	; (8001320 <STM32_SPI_Init+0x238>)
 8001156:	4a72      	ldr	r2, [pc, #456]	; (8001320 <STM32_SPI_Init+0x238>)
 8001158:	6992      	ldr	r2, [r2, #24]
 800115a:	f042 0208 	orr.w	r2, r2, #8
 800115e:	619a      	str	r2, [r3, #24]
 8001160:	4a72      	ldr	r2, [pc, #456]	; (800132c <STM32_SPI_Init+0x244>)
 8001162:	4b72      	ldr	r3, [pc, #456]	; (800132c <STM32_SPI_Init+0x244>)
 8001164:	685b      	ldr	r3, [r3, #4]
 8001166:	f043 534c 	orr.w	r3, r3, #855638016	; 0x33000000
 800116a:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800116e:	6053      	str	r3, [r2, #4]
 8001170:	4a6e      	ldr	r2, [pc, #440]	; (800132c <STM32_SPI_Init+0x244>)
 8001172:	4b6e      	ldr	r3, [pc, #440]	; (800132c <STM32_SPI_Init+0x244>)
 8001174:	685b      	ldr	r3, [r3, #4]
 8001176:	f023 434c 	bic.w	r3, r3, #3422552064	; 0xcc000000
 800117a:	f423 0340 	bic.w	r3, r3, #12582912	; 0xc00000
 800117e:	6053      	str	r3, [r2, #4]
 8001180:	4a6a      	ldr	r2, [pc, #424]	; (800132c <STM32_SPI_Init+0x244>)
 8001182:	4b6a      	ldr	r3, [pc, #424]	; (800132c <STM32_SPI_Init+0x244>)
 8001184:	685b      	ldr	r3, [r3, #4]
 8001186:	f043 4308 	orr.w	r3, r3, #2281701376	; 0x88000000
 800118a:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 800118e:	6053      	str	r3, [r2, #4]
 8001190:	e027      	b.n	80011e2 <STM32_SPI_Init+0xfa>
 8001192:	68fa      	ldr	r2, [r7, #12]
 8001194:	4b66      	ldr	r3, [pc, #408]	; (8001330 <STM32_SPI_Init+0x248>)
 8001196:	429a      	cmp	r2, r3
 8001198:	d123      	bne.n	80011e2 <STM32_SPI_Init+0xfa>
 800119a:	4b61      	ldr	r3, [pc, #388]	; (8001320 <STM32_SPI_Init+0x238>)
 800119c:	4a60      	ldr	r2, [pc, #384]	; (8001320 <STM32_SPI_Init+0x238>)
 800119e:	69d2      	ldr	r2, [r2, #28]
 80011a0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80011a4:	61da      	str	r2, [r3, #28]
 80011a6:	4b5e      	ldr	r3, [pc, #376]	; (8001320 <STM32_SPI_Init+0x238>)
 80011a8:	4a5d      	ldr	r2, [pc, #372]	; (8001320 <STM32_SPI_Init+0x238>)
 80011aa:	6992      	ldr	r2, [r2, #24]
 80011ac:	f042 0208 	orr.w	r2, r2, #8
 80011b0:	619a      	str	r2, [r3, #24]
 80011b2:	4a5e      	ldr	r2, [pc, #376]	; (800132c <STM32_SPI_Init+0x244>)
 80011b4:	4b5d      	ldr	r3, [pc, #372]	; (800132c <STM32_SPI_Init+0x244>)
 80011b6:	681b      	ldr	r3, [r3, #0]
 80011b8:	f443 134c 	orr.w	r3, r3, #3342336	; 0x330000
 80011bc:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 80011c0:	6013      	str	r3, [r2, #0]
 80011c2:	4a5a      	ldr	r2, [pc, #360]	; (800132c <STM32_SPI_Init+0x244>)
 80011c4:	4b59      	ldr	r3, [pc, #356]	; (800132c <STM32_SPI_Init+0x244>)
 80011c6:	681b      	ldr	r3, [r3, #0]
 80011c8:	f423 034c 	bic.w	r3, r3, #13369344	; 0xcc0000
 80011cc:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80011d0:	6013      	str	r3, [r2, #0]
 80011d2:	4a56      	ldr	r2, [pc, #344]	; (800132c <STM32_SPI_Init+0x244>)
 80011d4:	4b55      	ldr	r3, [pc, #340]	; (800132c <STM32_SPI_Init+0x244>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	f443 0308 	orr.w	r3, r3, #8912896	; 0x880000
 80011dc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80011e0:	6013      	str	r3, [r2, #0]
 80011e2:	68f8      	ldr	r0, [r7, #12]
 80011e4:	6879      	ldr	r1, [r7, #4]
 80011e6:	f7ff feab 	bl	8000f40 <STM32_SPI_SetRate>
 80011ea:	68fb      	ldr	r3, [r7, #12]
 80011ec:	881b      	ldrh	r3, [r3, #0]
 80011ee:	b29b      	uxth	r3, r3
 80011f0:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80011f4:	b29a      	uxth	r2, r3
 80011f6:	68fb      	ldr	r3, [r7, #12]
 80011f8:	801a      	strh	r2, [r3, #0]
 80011fa:	7afb      	ldrb	r3, [r7, #11]
 80011fc:	2b00      	cmp	r3, #0
 80011fe:	d110      	bne.n	8001222 <STM32_SPI_Init+0x13a>
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	881b      	ldrh	r3, [r3, #0]
 8001204:	b29b      	uxth	r3, r3
 8001206:	f023 0301 	bic.w	r3, r3, #1
 800120a:	b29a      	uxth	r2, r3
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	801a      	strh	r2, [r3, #0]
 8001210:	68fb      	ldr	r3, [r7, #12]
 8001212:	881b      	ldrh	r3, [r3, #0]
 8001214:	b29b      	uxth	r3, r3
 8001216:	f023 0302 	bic.w	r3, r3, #2
 800121a:	b29a      	uxth	r2, r3
 800121c:	68fb      	ldr	r3, [r7, #12]
 800121e:	801a      	strh	r2, [r3, #0]
 8001220:	e037      	b.n	8001292 <STM32_SPI_Init+0x1aa>
 8001222:	7afb      	ldrb	r3, [r7, #11]
 8001224:	2b01      	cmp	r3, #1
 8001226:	d110      	bne.n	800124a <STM32_SPI_Init+0x162>
 8001228:	68fb      	ldr	r3, [r7, #12]
 800122a:	881b      	ldrh	r3, [r3, #0]
 800122c:	b29b      	uxth	r3, r3
 800122e:	f043 0301 	orr.w	r3, r3, #1
 8001232:	b29a      	uxth	r2, r3
 8001234:	68fb      	ldr	r3, [r7, #12]
 8001236:	801a      	strh	r2, [r3, #0]
 8001238:	68fb      	ldr	r3, [r7, #12]
 800123a:	881b      	ldrh	r3, [r3, #0]
 800123c:	b29b      	uxth	r3, r3
 800123e:	f023 0302 	bic.w	r3, r3, #2
 8001242:	b29a      	uxth	r2, r3
 8001244:	68fb      	ldr	r3, [r7, #12]
 8001246:	801a      	strh	r2, [r3, #0]
 8001248:	e023      	b.n	8001292 <STM32_SPI_Init+0x1aa>
 800124a:	7afb      	ldrb	r3, [r7, #11]
 800124c:	2b02      	cmp	r3, #2
 800124e:	d110      	bne.n	8001272 <STM32_SPI_Init+0x18a>
 8001250:	68fb      	ldr	r3, [r7, #12]
 8001252:	881b      	ldrh	r3, [r3, #0]
 8001254:	b29b      	uxth	r3, r3
 8001256:	f023 0301 	bic.w	r3, r3, #1
 800125a:	b29a      	uxth	r2, r3
 800125c:	68fb      	ldr	r3, [r7, #12]
 800125e:	801a      	strh	r2, [r3, #0]
 8001260:	68fb      	ldr	r3, [r7, #12]
 8001262:	881b      	ldrh	r3, [r3, #0]
 8001264:	b29b      	uxth	r3, r3
 8001266:	f043 0302 	orr.w	r3, r3, #2
 800126a:	b29a      	uxth	r2, r3
 800126c:	68fb      	ldr	r3, [r7, #12]
 800126e:	801a      	strh	r2, [r3, #0]
 8001270:	e00f      	b.n	8001292 <STM32_SPI_Init+0x1aa>
 8001272:	68fb      	ldr	r3, [r7, #12]
 8001274:	881b      	ldrh	r3, [r3, #0]
 8001276:	b29b      	uxth	r3, r3
 8001278:	f043 0301 	orr.w	r3, r3, #1
 800127c:	b29a      	uxth	r2, r3
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	801a      	strh	r2, [r3, #0]
 8001282:	68fb      	ldr	r3, [r7, #12]
 8001284:	881b      	ldrh	r3, [r3, #0]
 8001286:	b29b      	uxth	r3, r3
 8001288:	f043 0302 	orr.w	r3, r3, #2
 800128c:	b29a      	uxth	r2, r3
 800128e:	68fb      	ldr	r3, [r7, #12]
 8001290:	801a      	strh	r2, [r3, #0]
 8001292:	68fa      	ldr	r2, [r7, #12]
 8001294:	4b21      	ldr	r3, [pc, #132]	; (800131c <STM32_SPI_Init+0x234>)
 8001296:	429a      	cmp	r2, r3
 8001298:	d118      	bne.n	80012cc <STM32_SPI_Init+0x1e4>
 800129a:	4b20      	ldr	r3, [pc, #128]	; (800131c <STM32_SPI_Init+0x234>)
 800129c:	4a1f      	ldr	r2, [pc, #124]	; (800131c <STM32_SPI_Init+0x234>)
 800129e:	8812      	ldrh	r2, [r2, #0]
 80012a0:	b292      	uxth	r2, r2
 80012a2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80012a6:	b292      	uxth	r2, r2
 80012a8:	801a      	strh	r2, [r3, #0]
 80012aa:	4b1c      	ldr	r3, [pc, #112]	; (800131c <STM32_SPI_Init+0x234>)
 80012ac:	4a1b      	ldr	r2, [pc, #108]	; (800131c <STM32_SPI_Init+0x234>)
 80012ae:	8812      	ldrh	r2, [r2, #0]
 80012b0:	b292      	uxth	r2, r2
 80012b2:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80012b6:	b292      	uxth	r2, r2
 80012b8:	801a      	strh	r2, [r3, #0]
 80012ba:	4b18      	ldr	r3, [pc, #96]	; (800131c <STM32_SPI_Init+0x234>)
 80012bc:	4a17      	ldr	r2, [pc, #92]	; (800131c <STM32_SPI_Init+0x234>)
 80012be:	8812      	ldrh	r2, [r2, #0]
 80012c0:	b292      	uxth	r2, r2
 80012c2:	f042 0204 	orr.w	r2, r2, #4
 80012c6:	b292      	uxth	r2, r2
 80012c8:	801a      	strh	r2, [r3, #0]
 80012ca:	e01b      	b.n	8001304 <STM32_SPI_Init+0x21c>
 80012cc:	68fa      	ldr	r2, [r7, #12]
 80012ce:	4b16      	ldr	r3, [pc, #88]	; (8001328 <STM32_SPI_Init+0x240>)
 80012d0:	429a      	cmp	r2, r3
 80012d2:	d117      	bne.n	8001304 <STM32_SPI_Init+0x21c>
 80012d4:	4b14      	ldr	r3, [pc, #80]	; (8001328 <STM32_SPI_Init+0x240>)
 80012d6:	4a14      	ldr	r2, [pc, #80]	; (8001328 <STM32_SPI_Init+0x240>)
 80012d8:	8812      	ldrh	r2, [r2, #0]
 80012da:	b292      	uxth	r2, r2
 80012dc:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80012e0:	b292      	uxth	r2, r2
 80012e2:	801a      	strh	r2, [r3, #0]
 80012e4:	4b0d      	ldr	r3, [pc, #52]	; (800131c <STM32_SPI_Init+0x234>)
 80012e6:	4a0d      	ldr	r2, [pc, #52]	; (800131c <STM32_SPI_Init+0x234>)
 80012e8:	8812      	ldrh	r2, [r2, #0]
 80012ea:	b292      	uxth	r2, r2
 80012ec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80012f0:	b292      	uxth	r2, r2
 80012f2:	801a      	strh	r2, [r3, #0]
 80012f4:	4b0c      	ldr	r3, [pc, #48]	; (8001328 <STM32_SPI_Init+0x240>)
 80012f6:	4a0c      	ldr	r2, [pc, #48]	; (8001328 <STM32_SPI_Init+0x240>)
 80012f8:	8812      	ldrh	r2, [r2, #0]
 80012fa:	b292      	uxth	r2, r2
 80012fc:	f022 0204 	bic.w	r2, r2, #4
 8001300:	b292      	uxth	r2, r2
 8001302:	801a      	strh	r2, [r3, #0]
 8001304:	68fb      	ldr	r3, [r7, #12]
 8001306:	881b      	ldrh	r3, [r3, #0]
 8001308:	b29b      	uxth	r3, r3
 800130a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800130e:	b29a      	uxth	r2, r3
 8001310:	68fb      	ldr	r3, [r7, #12]
 8001312:	801a      	strh	r2, [r3, #0]
 8001314:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001318:	617b      	str	r3, [r7, #20]
 800131a:	e015      	b.n	8001348 <STM32_SPI_Init+0x260>
 800131c:	40013000 	.word	0x40013000
 8001320:	40021000 	.word	0x40021000
 8001324:	40010800 	.word	0x40010800
 8001328:	40003800 	.word	0x40003800
 800132c:	40010c00 	.word	0x40010c00
 8001330:	40003c00 	.word	0x40003c00
 8001334:	697b      	ldr	r3, [r7, #20]
 8001336:	f103 33ff 	add.w	r3, r3, #4294967295
 800133a:	617b      	str	r3, [r7, #20]
 800133c:	697b      	ldr	r3, [r7, #20]
 800133e:	2b00      	cmp	r3, #0
 8001340:	d102      	bne.n	8001348 <STM32_SPI_Init+0x260>
 8001342:	f04f 0301 	mov.w	r3, #1
 8001346:	e008      	b.n	800135a <STM32_SPI_Init+0x272>
 8001348:	68fb      	ldr	r3, [r7, #12]
 800134a:	891b      	ldrh	r3, [r3, #8]
 800134c:	b29b      	uxth	r3, r3
 800134e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001352:	2b00      	cmp	r3, #0
 8001354:	d1ee      	bne.n	8001334 <STM32_SPI_Init+0x24c>
 8001356:	f04f 0300 	mov.w	r3, #0
 800135a:	4618      	mov	r0, r3
 800135c:	f107 0718 	add.w	r7, r7, #24
 8001360:	46bd      	mov	sp, r7
 8001362:	bd80      	pop	{r7, pc}

08001364 <STM32_SPI_ReadWrite>:
 8001364:	b580      	push	{r7, lr}
 8001366:	b084      	sub	sp, #16
 8001368:	af00      	add	r7, sp, #0
 800136a:	6078      	str	r0, [r7, #4]
 800136c:	6039      	str	r1, [r7, #0]
 800136e:	bf00      	nop
 8001370:	687b      	ldr	r3, [r7, #4]
 8001372:	891b      	ldrh	r3, [r3, #8]
 8001374:	b29b      	uxth	r3, r3
 8001376:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800137a:	2b00      	cmp	r3, #0
 800137c:	d1f8      	bne.n	8001370 <STM32_SPI_ReadWrite+0xc>
 800137e:	bf00      	nop
 8001380:	687b      	ldr	r3, [r7, #4]
 8001382:	891b      	ldrh	r3, [r3, #8]
 8001384:	b29b      	uxth	r3, r3
 8001386:	f003 0302 	and.w	r3, r3, #2
 800138a:	2b00      	cmp	r3, #0
 800138c:	d0f8      	beq.n	8001380 <STM32_SPI_ReadWrite+0x1c>
 800138e:	683b      	ldr	r3, [r7, #0]
 8001390:	b29a      	uxth	r2, r3
 8001392:	687b      	ldr	r3, [r7, #4]
 8001394:	819a      	strh	r2, [r3, #12]
 8001396:	bf00      	nop
 8001398:	687b      	ldr	r3, [r7, #4]
 800139a:	891b      	ldrh	r3, [r3, #8]
 800139c:	b29b      	uxth	r3, r3
 800139e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80013a2:	2b00      	cmp	r3, #0
 80013a4:	d1f8      	bne.n	8001398 <STM32_SPI_ReadWrite+0x34>
 80013a6:	bf00      	nop
 80013a8:	687b      	ldr	r3, [r7, #4]
 80013aa:	891b      	ldrh	r3, [r3, #8]
 80013ac:	b29b      	uxth	r3, r3
 80013ae:	f003 0301 	and.w	r3, r3, #1
 80013b2:	2b00      	cmp	r3, #0
 80013b4:	d0f8      	beq.n	80013a8 <STM32_SPI_ReadWrite+0x44>
 80013b6:	687b      	ldr	r3, [r7, #4]
 80013b8:	899b      	ldrh	r3, [r3, #12]
 80013ba:	b29b      	uxth	r3, r3
 80013bc:	60fb      	str	r3, [r7, #12]
 80013be:	4805      	ldr	r0, [pc, #20]	; (80013d4 <STM32_SPI_ReadWrite+0x70>)
 80013c0:	68f9      	ldr	r1, [r7, #12]
 80013c2:	f000 fdc1 	bl	8001f48 <printf>
 80013c6:	68fb      	ldr	r3, [r7, #12]
 80013c8:	4618      	mov	r0, r3
 80013ca:	f107 0710 	add.w	r7, r7, #16
 80013ce:	46bd      	mov	sp, r7
 80013d0:	bd80      	pop	{r7, pc}
 80013d2:	bf00      	nop
 80013d4:	0800227c 	.word	0x0800227c

080013d8 <STM32_SPI_Write>:
 80013d8:	b580      	push	{r7, lr}
 80013da:	b086      	sub	sp, #24
 80013dc:	af00      	add	r7, sp, #0
 80013de:	60f8      	str	r0, [r7, #12]
 80013e0:	60b9      	str	r1, [r7, #8]
 80013e2:	607a      	str	r2, [r7, #4]
 80013e4:	68fb      	ldr	r3, [r7, #12]
 80013e6:	881b      	ldrh	r3, [r3, #0]
 80013e8:	b29b      	uxth	r3, r3
 80013ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80013ee:	2b00      	cmp	r3, #0
 80013f0:	d103      	bne.n	80013fa <STM32_SPI_Write+0x22>
 80013f2:	f04f 0308 	mov.w	r3, #8
 80013f6:	74fb      	strb	r3, [r7, #19]
 80013f8:	e002      	b.n	8001400 <STM32_SPI_Write+0x28>
 80013fa:	f04f 0310 	mov.w	r3, #16
 80013fe:	74fb      	strb	r3, [r7, #19]
 8001400:	f04f 0300 	mov.w	r3, #0
 8001404:	617b      	str	r3, [r7, #20]
 8001406:	e019      	b.n	800143c <STM32_SPI_Write+0x64>
 8001408:	7cfb      	ldrb	r3, [r7, #19]
 800140a:	2b08      	cmp	r3, #8
 800140c:	d108      	bne.n	8001420 <STM32_SPI_Write+0x48>
 800140e:	68ba      	ldr	r2, [r7, #8]
 8001410:	697b      	ldr	r3, [r7, #20]
 8001412:	18d3      	adds	r3, r2, r3
 8001414:	781b      	ldrb	r3, [r3, #0]
 8001416:	68f8      	ldr	r0, [r7, #12]
 8001418:	4619      	mov	r1, r3
 800141a:	f7ff ffa3 	bl	8001364 <STM32_SPI_ReadWrite>
 800141e:	e009      	b.n	8001434 <STM32_SPI_Write+0x5c>
 8001420:	68ba      	ldr	r2, [r7, #8]
 8001422:	697b      	ldr	r3, [r7, #20]
 8001424:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001428:	18d3      	adds	r3, r2, r3
 800142a:	881b      	ldrh	r3, [r3, #0]
 800142c:	68f8      	ldr	r0, [r7, #12]
 800142e:	4619      	mov	r1, r3
 8001430:	f7ff ff98 	bl	8001364 <STM32_SPI_ReadWrite>
 8001434:	697b      	ldr	r3, [r7, #20]
 8001436:	f103 0301 	add.w	r3, r3, #1
 800143a:	617b      	str	r3, [r7, #20]
 800143c:	697a      	ldr	r2, [r7, #20]
 800143e:	687b      	ldr	r3, [r7, #4]
 8001440:	429a      	cmp	r2, r3
 8001442:	d3e1      	bcc.n	8001408 <STM32_SPI_Write+0x30>
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	4618      	mov	r0, r3
 8001448:	f107 0718 	add.w	r7, r7, #24
 800144c:	46bd      	mov	sp, r7
 800144e:	bd80      	pop	{r7, pc}

08001450 <STM32_SPI_Read>:
 8001450:	b590      	push	{r4, r7, lr}
 8001452:	b087      	sub	sp, #28
 8001454:	af00      	add	r7, sp, #0
 8001456:	60f8      	str	r0, [r7, #12]
 8001458:	60b9      	str	r1, [r7, #8]
 800145a:	607a      	str	r2, [r7, #4]
 800145c:	68fb      	ldr	r3, [r7, #12]
 800145e:	881b      	ldrh	r3, [r3, #0]
 8001460:	b29b      	uxth	r3, r3
 8001462:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8001466:	2b00      	cmp	r3, #0
 8001468:	d103      	bne.n	8001472 <STM32_SPI_Read+0x22>
 800146a:	f04f 0308 	mov.w	r3, #8
 800146e:	74fb      	strb	r3, [r7, #19]
 8001470:	e002      	b.n	8001478 <STM32_SPI_Read+0x28>
 8001472:	f04f 0310 	mov.w	r3, #16
 8001476:	74fb      	strb	r3, [r7, #19]
 8001478:	f04f 0300 	mov.w	r3, #0
 800147c:	617b      	str	r3, [r7, #20]
 800147e:	e01f      	b.n	80014c0 <STM32_SPI_Read+0x70>
 8001480:	7cfb      	ldrb	r3, [r7, #19]
 8001482:	2b08      	cmp	r3, #8
 8001484:	d10b      	bne.n	800149e <STM32_SPI_Read+0x4e>
 8001486:	68ba      	ldr	r2, [r7, #8]
 8001488:	697b      	ldr	r3, [r7, #20]
 800148a:	18d4      	adds	r4, r2, r3
 800148c:	68f8      	ldr	r0, [r7, #12]
 800148e:	f04f 01ff 	mov.w	r1, #255	; 0xff
 8001492:	f7ff ff67 	bl	8001364 <STM32_SPI_ReadWrite>
 8001496:	4603      	mov	r3, r0
 8001498:	b2db      	uxtb	r3, r3
 800149a:	7023      	strb	r3, [r4, #0]
 800149c:	e00c      	b.n	80014b8 <STM32_SPI_Read+0x68>
 800149e:	68ba      	ldr	r2, [r7, #8]
 80014a0:	697b      	ldr	r3, [r7, #20]
 80014a2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80014a6:	18d4      	adds	r4, r2, r3
 80014a8:	68f8      	ldr	r0, [r7, #12]
 80014aa:	f64f 71ff 	movw	r1, #65535	; 0xffff
 80014ae:	f7ff ff59 	bl	8001364 <STM32_SPI_ReadWrite>
 80014b2:	4603      	mov	r3, r0
 80014b4:	b29b      	uxth	r3, r3
 80014b6:	8023      	strh	r3, [r4, #0]
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	f103 0301 	add.w	r3, r3, #1
 80014be:	617b      	str	r3, [r7, #20]
 80014c0:	697a      	ldr	r2, [r7, #20]
 80014c2:	687b      	ldr	r3, [r7, #4]
 80014c4:	429a      	cmp	r2, r3
 80014c6:	d3db      	bcc.n	8001480 <STM32_SPI_Read+0x30>
 80014c8:	687b      	ldr	r3, [r7, #4]
 80014ca:	4618      	mov	r0, r3
 80014cc:	f107 071c 	add.w	r7, r7, #28
 80014d0:	46bd      	mov	sp, r7
 80014d2:	bd90      	pop	{r4, r7, pc}

080014d4 <STM32_SPI_Cfg>:
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b086      	sub	sp, #24
 80014d8:	af00      	add	r7, sp, #0
 80014da:	60f8      	str	r0, [r7, #12]
 80014dc:	607a      	str	r2, [r7, #4]
 80014de:	603b      	str	r3, [r7, #0]
 80014e0:	460b      	mov	r3, r1
 80014e2:	72fb      	strb	r3, [r7, #11]
 80014e4:	f04f 0301 	mov.w	r3, #1
 80014e8:	75fb      	strb	r3, [r7, #23]
 80014ea:	7afb      	ldrb	r3, [r7, #11]
 80014ec:	2b03      	cmp	r3, #3
 80014ee:	f200 80a8 	bhi.w	8001642 <STM32_SPI_Cfg+0x16e>
 80014f2:	a201      	add	r2, pc, #4	; (adr r2, 80014f8 <STM32_SPI_Cfg+0x24>)
 80014f4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80014f8:	08001509 	.word	0x08001509
 80014fc:	080015c9 	.word	0x080015c9
 8001500:	080015dd 	.word	0x080015dd
 8001504:	08001613 	.word	0x08001613
 8001508:	68fb      	ldr	r3, [r7, #12]
 800150a:	881b      	ldrh	r3, [r3, #0]
 800150c:	b29b      	uxth	r3, r3
 800150e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8001512:	b29a      	uxth	r2, r3
 8001514:	68fb      	ldr	r3, [r7, #12]
 8001516:	801a      	strh	r2, [r3, #0]
 8001518:	687b      	ldr	r3, [r7, #4]
 800151a:	2b00      	cmp	r3, #0
 800151c:	d110      	bne.n	8001540 <STM32_SPI_Cfg+0x6c>
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	881b      	ldrh	r3, [r3, #0]
 8001522:	b29b      	uxth	r3, r3
 8001524:	f023 0301 	bic.w	r3, r3, #1
 8001528:	b29a      	uxth	r2, r3
 800152a:	68fb      	ldr	r3, [r7, #12]
 800152c:	801a      	strh	r2, [r3, #0]
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	881b      	ldrh	r3, [r3, #0]
 8001532:	b29b      	uxth	r3, r3
 8001534:	f023 0302 	bic.w	r3, r3, #2
 8001538:	b29a      	uxth	r2, r3
 800153a:	68fb      	ldr	r3, [r7, #12]
 800153c:	801a      	strh	r2, [r3, #0]
 800153e:	e037      	b.n	80015b0 <STM32_SPI_Cfg+0xdc>
 8001540:	687b      	ldr	r3, [r7, #4]
 8001542:	2b01      	cmp	r3, #1
 8001544:	d110      	bne.n	8001568 <STM32_SPI_Cfg+0x94>
 8001546:	68fb      	ldr	r3, [r7, #12]
 8001548:	881b      	ldrh	r3, [r3, #0]
 800154a:	b29b      	uxth	r3, r3
 800154c:	f043 0301 	orr.w	r3, r3, #1
 8001550:	b29a      	uxth	r2, r3
 8001552:	68fb      	ldr	r3, [r7, #12]
 8001554:	801a      	strh	r2, [r3, #0]
 8001556:	68fb      	ldr	r3, [r7, #12]
 8001558:	881b      	ldrh	r3, [r3, #0]
 800155a:	b29b      	uxth	r3, r3
 800155c:	f023 0302 	bic.w	r3, r3, #2
 8001560:	b29a      	uxth	r2, r3
 8001562:	68fb      	ldr	r3, [r7, #12]
 8001564:	801a      	strh	r2, [r3, #0]
 8001566:	e023      	b.n	80015b0 <STM32_SPI_Cfg+0xdc>
 8001568:	687b      	ldr	r3, [r7, #4]
 800156a:	2b02      	cmp	r3, #2
 800156c:	d110      	bne.n	8001590 <STM32_SPI_Cfg+0xbc>
 800156e:	68fb      	ldr	r3, [r7, #12]
 8001570:	881b      	ldrh	r3, [r3, #0]
 8001572:	b29b      	uxth	r3, r3
 8001574:	f023 0301 	bic.w	r3, r3, #1
 8001578:	b29a      	uxth	r2, r3
 800157a:	68fb      	ldr	r3, [r7, #12]
 800157c:	801a      	strh	r2, [r3, #0]
 800157e:	68fb      	ldr	r3, [r7, #12]
 8001580:	881b      	ldrh	r3, [r3, #0]
 8001582:	b29b      	uxth	r3, r3
 8001584:	f043 0302 	orr.w	r3, r3, #2
 8001588:	b29a      	uxth	r2, r3
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	801a      	strh	r2, [r3, #0]
 800158e:	e00f      	b.n	80015b0 <STM32_SPI_Cfg+0xdc>
 8001590:	68fb      	ldr	r3, [r7, #12]
 8001592:	881b      	ldrh	r3, [r3, #0]
 8001594:	b29b      	uxth	r3, r3
 8001596:	f043 0301 	orr.w	r3, r3, #1
 800159a:	b29a      	uxth	r2, r3
 800159c:	68fb      	ldr	r3, [r7, #12]
 800159e:	801a      	strh	r2, [r3, #0]
 80015a0:	68fb      	ldr	r3, [r7, #12]
 80015a2:	881b      	ldrh	r3, [r3, #0]
 80015a4:	b29b      	uxth	r3, r3
 80015a6:	f043 0302 	orr.w	r3, r3, #2
 80015aa:	b29a      	uxth	r2, r3
 80015ac:	68fb      	ldr	r3, [r7, #12]
 80015ae:	801a      	strh	r2, [r3, #0]
 80015b0:	68fb      	ldr	r3, [r7, #12]
 80015b2:	881b      	ldrh	r3, [r3, #0]
 80015b4:	b29b      	uxth	r3, r3
 80015b6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80015ba:	b29a      	uxth	r2, r3
 80015bc:	68fb      	ldr	r3, [r7, #12]
 80015be:	801a      	strh	r2, [r3, #0]
 80015c0:	f04f 0300 	mov.w	r3, #0
 80015c4:	75fb      	strb	r3, [r7, #23]
 80015c6:	e03d      	b.n	8001644 <STM32_SPI_Cfg+0x170>
 80015c8:	68f8      	ldr	r0, [r7, #12]
 80015ca:	6879      	ldr	r1, [r7, #4]
 80015cc:	f7ff fcb8 	bl	8000f40 <STM32_SPI_SetRate>
 80015d0:	4603      	mov	r3, r0
 80015d2:	613b      	str	r3, [r7, #16]
 80015d4:	f04f 0300 	mov.w	r3, #0
 80015d8:	75fb      	strb	r3, [r7, #23]
 80015da:	e033      	b.n	8001644 <STM32_SPI_Cfg+0x170>
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	2b08      	cmp	r3, #8
 80015e0:	d108      	bne.n	80015f4 <STM32_SPI_Cfg+0x120>
 80015e2:	68fb      	ldr	r3, [r7, #12]
 80015e4:	881b      	ldrh	r3, [r3, #0]
 80015e6:	b29b      	uxth	r3, r3
 80015e8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80015ec:	b29a      	uxth	r2, r3
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	801a      	strh	r2, [r3, #0]
 80015f2:	e00a      	b.n	800160a <STM32_SPI_Cfg+0x136>
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	2b10      	cmp	r3, #16
 80015f8:	d107      	bne.n	800160a <STM32_SPI_Cfg+0x136>
 80015fa:	68fb      	ldr	r3, [r7, #12]
 80015fc:	881b      	ldrh	r3, [r3, #0]
 80015fe:	b29b      	uxth	r3, r3
 8001600:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001604:	b29a      	uxth	r2, r3
 8001606:	68fb      	ldr	r3, [r7, #12]
 8001608:	801a      	strh	r2, [r3, #0]
 800160a:	f04f 0300 	mov.w	r3, #0
 800160e:	75fb      	strb	r3, [r7, #23]
 8001610:	e018      	b.n	8001644 <STM32_SPI_Cfg+0x170>
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	2b00      	cmp	r3, #0
 8001616:	d108      	bne.n	800162a <STM32_SPI_Cfg+0x156>
 8001618:	68fb      	ldr	r3, [r7, #12]
 800161a:	881b      	ldrh	r3, [r3, #0]
 800161c:	b29b      	uxth	r3, r3
 800161e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8001622:	b29a      	uxth	r2, r3
 8001624:	68fb      	ldr	r3, [r7, #12]
 8001626:	801a      	strh	r2, [r3, #0]
 8001628:	e007      	b.n	800163a <STM32_SPI_Cfg+0x166>
 800162a:	68fb      	ldr	r3, [r7, #12]
 800162c:	881b      	ldrh	r3, [r3, #0]
 800162e:	b29b      	uxth	r3, r3
 8001630:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001634:	b29a      	uxth	r2, r3
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	801a      	strh	r2, [r3, #0]
 800163a:	f04f 0300 	mov.w	r3, #0
 800163e:	75fb      	strb	r3, [r7, #23]
 8001640:	e000      	b.n	8001644 <STM32_SPI_Cfg+0x170>
 8001642:	bf00      	nop
 8001644:	7dfb      	ldrb	r3, [r7, #23]
 8001646:	2b00      	cmp	r3, #0
 8001648:	d105      	bne.n	8001656 <STM32_SPI_Cfg+0x182>
 800164a:	683b      	ldr	r3, [r7, #0]
 800164c:	2b00      	cmp	r3, #0
 800164e:	d002      	beq.n	8001656 <STM32_SPI_Cfg+0x182>
 8001650:	f107 0310 	add.w	r3, r7, #16
 8001654:	603b      	str	r3, [r7, #0]
 8001656:	7dfb      	ldrb	r3, [r7, #23]
 8001658:	4618      	mov	r0, r3
 800165a:	f107 0718 	add.w	r7, r7, #24
 800165e:	46bd      	mov	sp, r7
 8001660:	bd80      	pop	{r7, pc}
 8001662:	bf00      	nop

08001664 <STM32_SPI1_Init>:
 8001664:	b580      	push	{r7, lr}
 8001666:	b082      	sub	sp, #8
 8001668:	af00      	add	r7, sp, #0
 800166a:	4603      	mov	r3, r0
 800166c:	6039      	str	r1, [r7, #0]
 800166e:	71fb      	strb	r3, [r7, #7]
 8001670:	79fb      	ldrb	r3, [r7, #7]
 8001672:	4805      	ldr	r0, [pc, #20]	; (8001688 <STM32_SPI1_Init+0x24>)
 8001674:	4619      	mov	r1, r3
 8001676:	683a      	ldr	r2, [r7, #0]
 8001678:	f7ff fd36 	bl	80010e8 <STM32_SPI_Init>
 800167c:	4603      	mov	r3, r0
 800167e:	4618      	mov	r0, r3
 8001680:	f107 0708 	add.w	r7, r7, #8
 8001684:	46bd      	mov	sp, r7
 8001686:	bd80      	pop	{r7, pc}
 8001688:	40013000 	.word	0x40013000

0800168c <STM32_SPI2_Init>:
 800168c:	b580      	push	{r7, lr}
 800168e:	b082      	sub	sp, #8
 8001690:	af00      	add	r7, sp, #0
 8001692:	4603      	mov	r3, r0
 8001694:	6039      	str	r1, [r7, #0]
 8001696:	71fb      	strb	r3, [r7, #7]
 8001698:	79fb      	ldrb	r3, [r7, #7]
 800169a:	4805      	ldr	r0, [pc, #20]	; (80016b0 <STM32_SPI2_Init+0x24>)
 800169c:	4619      	mov	r1, r3
 800169e:	683a      	ldr	r2, [r7, #0]
 80016a0:	f7ff fd22 	bl	80010e8 <STM32_SPI_Init>
 80016a4:	4603      	mov	r3, r0
 80016a6:	4618      	mov	r0, r3
 80016a8:	f107 0708 	add.w	r7, r7, #8
 80016ac:	46bd      	mov	sp, r7
 80016ae:	bd80      	pop	{r7, pc}
 80016b0:	40003800 	.word	0x40003800

080016b4 <STM32_SPI3_Init>:
 80016b4:	b580      	push	{r7, lr}
 80016b6:	b082      	sub	sp, #8
 80016b8:	af00      	add	r7, sp, #0
 80016ba:	4603      	mov	r3, r0
 80016bc:	6039      	str	r1, [r7, #0]
 80016be:	71fb      	strb	r3, [r7, #7]
 80016c0:	79fb      	ldrb	r3, [r7, #7]
 80016c2:	4805      	ldr	r0, [pc, #20]	; (80016d8 <STM32_SPI3_Init+0x24>)
 80016c4:	4619      	mov	r1, r3
 80016c6:	683a      	ldr	r2, [r7, #0]
 80016c8:	f7ff fd0e 	bl	80010e8 <STM32_SPI_Init>
 80016cc:	4603      	mov	r3, r0
 80016ce:	4618      	mov	r0, r3
 80016d0:	f107 0708 	add.w	r7, r7, #8
 80016d4:	46bd      	mov	sp, r7
 80016d6:	bd80      	pop	{r7, pc}
 80016d8:	40003c00 	.word	0x40003c00

080016dc <STM32_SPI1_ReadWrite>:
 80016dc:	b580      	push	{r7, lr}
 80016de:	b082      	sub	sp, #8
 80016e0:	af00      	add	r7, sp, #0
 80016e2:	6078      	str	r0, [r7, #4]
 80016e4:	4804      	ldr	r0, [pc, #16]	; (80016f8 <STM32_SPI1_ReadWrite+0x1c>)
 80016e6:	6879      	ldr	r1, [r7, #4]
 80016e8:	f7ff fe3c 	bl	8001364 <STM32_SPI_ReadWrite>
 80016ec:	4603      	mov	r3, r0
 80016ee:	4618      	mov	r0, r3
 80016f0:	f107 0708 	add.w	r7, r7, #8
 80016f4:	46bd      	mov	sp, r7
 80016f6:	bd80      	pop	{r7, pc}
 80016f8:	40013000 	.word	0x40013000

080016fc <STM32_SPI2_ReadWrite>:
 80016fc:	b580      	push	{r7, lr}
 80016fe:	b082      	sub	sp, #8
 8001700:	af00      	add	r7, sp, #0
 8001702:	6078      	str	r0, [r7, #4]
 8001704:	4804      	ldr	r0, [pc, #16]	; (8001718 <STM32_SPI2_ReadWrite+0x1c>)
 8001706:	6879      	ldr	r1, [r7, #4]
 8001708:	f7ff fe2c 	bl	8001364 <STM32_SPI_ReadWrite>
 800170c:	4603      	mov	r3, r0
 800170e:	4618      	mov	r0, r3
 8001710:	f107 0708 	add.w	r7, r7, #8
 8001714:	46bd      	mov	sp, r7
 8001716:	bd80      	pop	{r7, pc}
 8001718:	40003800 	.word	0x40003800

0800171c <STM32_SPI3_ReadWrite>:
 800171c:	b580      	push	{r7, lr}
 800171e:	b082      	sub	sp, #8
 8001720:	af00      	add	r7, sp, #0
 8001722:	6078      	str	r0, [r7, #4]
 8001724:	4804      	ldr	r0, [pc, #16]	; (8001738 <STM32_SPI3_ReadWrite+0x1c>)
 8001726:	6879      	ldr	r1, [r7, #4]
 8001728:	f7ff fe1c 	bl	8001364 <STM32_SPI_ReadWrite>
 800172c:	4603      	mov	r3, r0
 800172e:	4618      	mov	r0, r3
 8001730:	f107 0708 	add.w	r7, r7, #8
 8001734:	46bd      	mov	sp, r7
 8001736:	bd80      	pop	{r7, pc}
 8001738:	40003c00 	.word	0x40003c00

0800173c <STM32_SPI1_Write>:
 800173c:	b580      	push	{r7, lr}
 800173e:	b082      	sub	sp, #8
 8001740:	af00      	add	r7, sp, #0
 8001742:	6078      	str	r0, [r7, #4]
 8001744:	6039      	str	r1, [r7, #0]
 8001746:	4805      	ldr	r0, [pc, #20]	; (800175c <STM32_SPI1_Write+0x20>)
 8001748:	6879      	ldr	r1, [r7, #4]
 800174a:	683a      	ldr	r2, [r7, #0]
 800174c:	f7ff fe44 	bl	80013d8 <STM32_SPI_Write>
 8001750:	4603      	mov	r3, r0
 8001752:	4618      	mov	r0, r3
 8001754:	f107 0708 	add.w	r7, r7, #8
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}
 800175c:	40013000 	.word	0x40013000

08001760 <STM32_SPI2_Write>:
 8001760:	b580      	push	{r7, lr}
 8001762:	b082      	sub	sp, #8
 8001764:	af00      	add	r7, sp, #0
 8001766:	6078      	str	r0, [r7, #4]
 8001768:	6039      	str	r1, [r7, #0]
 800176a:	4805      	ldr	r0, [pc, #20]	; (8001780 <STM32_SPI2_Write+0x20>)
 800176c:	6879      	ldr	r1, [r7, #4]
 800176e:	683a      	ldr	r2, [r7, #0]
 8001770:	f7ff fe32 	bl	80013d8 <STM32_SPI_Write>
 8001774:	4603      	mov	r3, r0
 8001776:	4618      	mov	r0, r3
 8001778:	f107 0708 	add.w	r7, r7, #8
 800177c:	46bd      	mov	sp, r7
 800177e:	bd80      	pop	{r7, pc}
 8001780:	40003800 	.word	0x40003800

08001784 <STM32_SPI3_Write>:
 8001784:	b580      	push	{r7, lr}
 8001786:	b082      	sub	sp, #8
 8001788:	af00      	add	r7, sp, #0
 800178a:	6078      	str	r0, [r7, #4]
 800178c:	6039      	str	r1, [r7, #0]
 800178e:	4805      	ldr	r0, [pc, #20]	; (80017a4 <STM32_SPI3_Write+0x20>)
 8001790:	6879      	ldr	r1, [r7, #4]
 8001792:	683a      	ldr	r2, [r7, #0]
 8001794:	f7ff fe20 	bl	80013d8 <STM32_SPI_Write>
 8001798:	4603      	mov	r3, r0
 800179a:	4618      	mov	r0, r3
 800179c:	f107 0708 	add.w	r7, r7, #8
 80017a0:	46bd      	mov	sp, r7
 80017a2:	bd80      	pop	{r7, pc}
 80017a4:	40003c00 	.word	0x40003c00

080017a8 <STM32_SPI1_Read>:
 80017a8:	b580      	push	{r7, lr}
 80017aa:	b082      	sub	sp, #8
 80017ac:	af00      	add	r7, sp, #0
 80017ae:	6078      	str	r0, [r7, #4]
 80017b0:	6039      	str	r1, [r7, #0]
 80017b2:	4805      	ldr	r0, [pc, #20]	; (80017c8 <STM32_SPI1_Read+0x20>)
 80017b4:	6879      	ldr	r1, [r7, #4]
 80017b6:	683a      	ldr	r2, [r7, #0]
 80017b8:	f7ff fe4a 	bl	8001450 <STM32_SPI_Read>
 80017bc:	4603      	mov	r3, r0
 80017be:	4618      	mov	r0, r3
 80017c0:	f107 0708 	add.w	r7, r7, #8
 80017c4:	46bd      	mov	sp, r7
 80017c6:	bd80      	pop	{r7, pc}
 80017c8:	40013000 	.word	0x40013000

080017cc <STM32_SPI2_Read>:
 80017cc:	b580      	push	{r7, lr}
 80017ce:	b082      	sub	sp, #8
 80017d0:	af00      	add	r7, sp, #0
 80017d2:	6078      	str	r0, [r7, #4]
 80017d4:	6039      	str	r1, [r7, #0]
 80017d6:	4805      	ldr	r0, [pc, #20]	; (80017ec <STM32_SPI2_Read+0x20>)
 80017d8:	6879      	ldr	r1, [r7, #4]
 80017da:	683a      	ldr	r2, [r7, #0]
 80017dc:	f7ff fe38 	bl	8001450 <STM32_SPI_Read>
 80017e0:	4603      	mov	r3, r0
 80017e2:	4618      	mov	r0, r3
 80017e4:	f107 0708 	add.w	r7, r7, #8
 80017e8:	46bd      	mov	sp, r7
 80017ea:	bd80      	pop	{r7, pc}
 80017ec:	40003800 	.word	0x40003800

080017f0 <STM32_SPI3_Read>:
 80017f0:	b580      	push	{r7, lr}
 80017f2:	b082      	sub	sp, #8
 80017f4:	af00      	add	r7, sp, #0
 80017f6:	6078      	str	r0, [r7, #4]
 80017f8:	6039      	str	r1, [r7, #0]
 80017fa:	4805      	ldr	r0, [pc, #20]	; (8001810 <STM32_SPI3_Read+0x20>)
 80017fc:	6879      	ldr	r1, [r7, #4]
 80017fe:	683a      	ldr	r2, [r7, #0]
 8001800:	f7ff fe26 	bl	8001450 <STM32_SPI_Read>
 8001804:	4603      	mov	r3, r0
 8001806:	4618      	mov	r0, r3
 8001808:	f107 0708 	add.w	r7, r7, #8
 800180c:	46bd      	mov	sp, r7
 800180e:	bd80      	pop	{r7, pc}
 8001810:	40003c00 	.word	0x40003c00

08001814 <STM32_SPI1_Cfg>:
 8001814:	b580      	push	{r7, lr}
 8001816:	b084      	sub	sp, #16
 8001818:	af00      	add	r7, sp, #0
 800181a:	4603      	mov	r3, r0
 800181c:	60b9      	str	r1, [r7, #8]
 800181e:	607a      	str	r2, [r7, #4]
 8001820:	73fb      	strb	r3, [r7, #15]
 8001822:	7bfb      	ldrb	r3, [r7, #15]
 8001824:	4805      	ldr	r0, [pc, #20]	; (800183c <STM32_SPI1_Cfg+0x28>)
 8001826:	4619      	mov	r1, r3
 8001828:	68ba      	ldr	r2, [r7, #8]
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	f7ff fe52 	bl	80014d4 <STM32_SPI_Cfg>
 8001830:	4603      	mov	r3, r0
 8001832:	4618      	mov	r0, r3
 8001834:	f107 0710 	add.w	r7, r7, #16
 8001838:	46bd      	mov	sp, r7
 800183a:	bd80      	pop	{r7, pc}
 800183c:	40013000 	.word	0x40013000

08001840 <STM32_SPI2_Cfg>:
 8001840:	b580      	push	{r7, lr}
 8001842:	b084      	sub	sp, #16
 8001844:	af00      	add	r7, sp, #0
 8001846:	4603      	mov	r3, r0
 8001848:	60b9      	str	r1, [r7, #8]
 800184a:	607a      	str	r2, [r7, #4]
 800184c:	73fb      	strb	r3, [r7, #15]
 800184e:	7bfb      	ldrb	r3, [r7, #15]
 8001850:	4805      	ldr	r0, [pc, #20]	; (8001868 <STM32_SPI2_Cfg+0x28>)
 8001852:	4619      	mov	r1, r3
 8001854:	68ba      	ldr	r2, [r7, #8]
 8001856:	687b      	ldr	r3, [r7, #4]
 8001858:	f7ff fe3c 	bl	80014d4 <STM32_SPI_Cfg>
 800185c:	4603      	mov	r3, r0
 800185e:	4618      	mov	r0, r3
 8001860:	f107 0710 	add.w	r7, r7, #16
 8001864:	46bd      	mov	sp, r7
 8001866:	bd80      	pop	{r7, pc}
 8001868:	40003800 	.word	0x40003800

0800186c <STM32_SPI3_Cfg>:
 800186c:	b580      	push	{r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0
 8001872:	4603      	mov	r3, r0
 8001874:	60b9      	str	r1, [r7, #8]
 8001876:	607a      	str	r2, [r7, #4]
 8001878:	73fb      	strb	r3, [r7, #15]
 800187a:	7bfb      	ldrb	r3, [r7, #15]
 800187c:	4805      	ldr	r0, [pc, #20]	; (8001894 <STM32_SPI3_Cfg+0x28>)
 800187e:	4619      	mov	r1, r3
 8001880:	68ba      	ldr	r2, [r7, #8]
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	f7ff fe26 	bl	80014d4 <STM32_SPI_Cfg>
 8001888:	4603      	mov	r3, r0
 800188a:	4618      	mov	r0, r3
 800188c:	f107 0710 	add.w	r7, r7, #16
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}
 8001894:	40003c00 	.word	0x40003c00

08001898 <PrintChar>:
 8001898:	b580      	push	{r7, lr}
 800189a:	b084      	sub	sp, #16
 800189c:	af00      	add	r7, sp, #0
 800189e:	4603      	mov	r3, r0
 80018a0:	71fb      	strb	r3, [r7, #7]
 80018a2:	79fb      	ldrb	r3, [r7, #7]
 80018a4:	73fb      	strb	r3, [r7, #15]
 80018a6:	4b06      	ldr	r3, [pc, #24]	; (80018c0 <PrintChar+0x28>)
 80018a8:	681b      	ldr	r3, [r3, #0]
 80018aa:	685b      	ldr	r3, [r3, #4]
 80018ac:	f107 020f 	add.w	r2, r7, #15
 80018b0:	4610      	mov	r0, r2
 80018b2:	f04f 0101 	mov.w	r1, #1
 80018b6:	4798      	blx	r3
 80018b8:	f107 0710 	add.w	r7, r7, #16
 80018bc:	46bd      	mov	sp, r7
 80018be:	bd80      	pop	{r7, pc}
 80018c0:	20000000 	.word	0x20000000

080018c4 <PutChar>:
 80018c4:	b480      	push	{r7}
 80018c6:	b083      	sub	sp, #12
 80018c8:	af00      	add	r7, sp, #0
 80018ca:	6078      	str	r0, [r7, #4]
 80018cc:	460b      	mov	r3, r1
 80018ce:	70fb      	strb	r3, [r7, #3]
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	78fa      	ldrb	r2, [r7, #3]
 80018d4:	701a      	strb	r2, [r3, #0]
 80018d6:	f04f 0301 	mov.w	r3, #1
 80018da:	4618      	mov	r0, r3
 80018dc:	f107 070c 	add.w	r7, r7, #12
 80018e0:	46bd      	mov	sp, r7
 80018e2:	bc80      	pop	{r7}
 80018e4:	4770      	bx	lr
 80018e6:	bf00      	nop

080018e8 <PutString>:
 80018e8:	b480      	push	{r7}
 80018ea:	b085      	sub	sp, #20
 80018ec:	af00      	add	r7, sp, #0
 80018ee:	6078      	str	r0, [r7, #4]
 80018f0:	6039      	str	r1, [r7, #0]
 80018f2:	f04f 0300 	mov.w	r3, #0
 80018f6:	60fb      	str	r3, [r7, #12]
 80018f8:	e00f      	b.n	800191a <PutString+0x32>
 80018fa:	683b      	ldr	r3, [r7, #0]
 80018fc:	781a      	ldrb	r2, [r3, #0]
 80018fe:	687b      	ldr	r3, [r7, #4]
 8001900:	701a      	strb	r2, [r3, #0]
 8001902:	687b      	ldr	r3, [r7, #4]
 8001904:	f103 0301 	add.w	r3, r3, #1
 8001908:	607b      	str	r3, [r7, #4]
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	f103 0301 	add.w	r3, r3, #1
 8001910:	603b      	str	r3, [r7, #0]
 8001912:	68fb      	ldr	r3, [r7, #12]
 8001914:	f103 0301 	add.w	r3, r3, #1
 8001918:	60fb      	str	r3, [r7, #12]
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	781b      	ldrb	r3, [r3, #0]
 800191e:	2b00      	cmp	r3, #0
 8001920:	d1eb      	bne.n	80018fa <PutString+0x12>
 8001922:	68fb      	ldr	r3, [r7, #12]
 8001924:	4618      	mov	r0, r3
 8001926:	f107 0714 	add.w	r7, r7, #20
 800192a:	46bd      	mov	sp, r7
 800192c:	bc80      	pop	{r7}
 800192e:	4770      	bx	lr

08001930 <PutUnsignedInt>:
 8001930:	b580      	push	{r7, lr}
 8001932:	b086      	sub	sp, #24
 8001934:	af00      	add	r7, sp, #0
 8001936:	60f8      	str	r0, [r7, #12]
 8001938:	607a      	str	r2, [r7, #4]
 800193a:	603b      	str	r3, [r7, #0]
 800193c:	460b      	mov	r3, r1
 800193e:	72fb      	strb	r3, [r7, #11]
 8001940:	f04f 0300 	mov.w	r3, #0
 8001944:	617b      	str	r3, [r7, #20]
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	f103 33ff 	add.w	r3, r3, #4294967295
 800194c:	607b      	str	r3, [r7, #4]
 800194e:	683b      	ldr	r3, [r7, #0]
 8001950:	2b09      	cmp	r3, #9
 8001952:	d922      	bls.n	800199a <PutUnsignedInt+0x6a>
 8001954:	683a      	ldr	r2, [r7, #0]
 8001956:	4b22      	ldr	r3, [pc, #136]	; (80019e0 <PutUnsignedInt+0xb0>)
 8001958:	fba3 1302 	umull	r1, r3, r3, r2
 800195c:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8001960:	7afa      	ldrb	r2, [r7, #11]
 8001962:	68f8      	ldr	r0, [r7, #12]
 8001964:	4611      	mov	r1, r2
 8001966:	687a      	ldr	r2, [r7, #4]
 8001968:	f7ff ffe2 	bl	8001930 <PutUnsignedInt>
 800196c:	6178      	str	r0, [r7, #20]
 800196e:	697b      	ldr	r3, [r7, #20]
 8001970:	68fa      	ldr	r2, [r7, #12]
 8001972:	18d3      	adds	r3, r2, r3
 8001974:	60fb      	str	r3, [r7, #12]
 8001976:	e013      	b.n	80019a0 <PutUnsignedInt+0x70>
 8001978:	7afb      	ldrb	r3, [r7, #11]
 800197a:	68f8      	ldr	r0, [r7, #12]
 800197c:	4619      	mov	r1, r3
 800197e:	f7ff ffa1 	bl	80018c4 <PutChar>
 8001982:	68fb      	ldr	r3, [r7, #12]
 8001984:	f103 0301 	add.w	r3, r3, #1
 8001988:	60fb      	str	r3, [r7, #12]
 800198a:	697b      	ldr	r3, [r7, #20]
 800198c:	f103 0301 	add.w	r3, r3, #1
 8001990:	617b      	str	r3, [r7, #20]
 8001992:	687b      	ldr	r3, [r7, #4]
 8001994:	f103 33ff 	add.w	r3, r3, #4294967295
 8001998:	607b      	str	r3, [r7, #4]
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	2b00      	cmp	r3, #0
 800199e:	dceb      	bgt.n	8001978 <PutUnsignedInt+0x48>
 80019a0:	6839      	ldr	r1, [r7, #0]
 80019a2:	4b0f      	ldr	r3, [pc, #60]	; (80019e0 <PutUnsignedInt+0xb0>)
 80019a4:	fba3 2301 	umull	r2, r3, r3, r1
 80019a8:	ea4f 02d3 	mov.w	r2, r3, lsr #3
 80019ac:	4613      	mov	r3, r2
 80019ae:	ea4f 0383 	mov.w	r3, r3, lsl #2
 80019b2:	189b      	adds	r3, r3, r2
 80019b4:	ea4f 0343 	mov.w	r3, r3, lsl #1
 80019b8:	1aca      	subs	r2, r1, r3
 80019ba:	b2d3      	uxtb	r3, r2
 80019bc:	f103 0330 	add.w	r3, r3, #48	; 0x30
 80019c0:	b2db      	uxtb	r3, r3
 80019c2:	68f8      	ldr	r0, [r7, #12]
 80019c4:	4619      	mov	r1, r3
 80019c6:	f7ff ff7d 	bl	80018c4 <PutChar>
 80019ca:	4603      	mov	r3, r0
 80019cc:	697a      	ldr	r2, [r7, #20]
 80019ce:	18d3      	adds	r3, r2, r3
 80019d0:	617b      	str	r3, [r7, #20]
 80019d2:	697b      	ldr	r3, [r7, #20]
 80019d4:	4618      	mov	r0, r3
 80019d6:	f107 0718 	add.w	r7, r7, #24
 80019da:	46bd      	mov	sp, r7
 80019dc:	bd80      	pop	{r7, pc}
 80019de:	bf00      	nop
 80019e0:	cccccccd 	.word	0xcccccccd

080019e4 <PutSignedInt>:
 80019e4:	b580      	push	{r7, lr}
 80019e6:	b086      	sub	sp, #24
 80019e8:	af00      	add	r7, sp, #0
 80019ea:	60f8      	str	r0, [r7, #12]
 80019ec:	607a      	str	r2, [r7, #4]
 80019ee:	603b      	str	r3, [r7, #0]
 80019f0:	460b      	mov	r3, r1
 80019f2:	72fb      	strb	r3, [r7, #11]
 80019f4:	f04f 0300 	mov.w	r3, #0
 80019f8:	617b      	str	r3, [r7, #20]
 80019fa:	683b      	ldr	r3, [r7, #0]
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	da04      	bge.n	8001a0a <PutSignedInt+0x26>
 8001a00:	683b      	ldr	r3, [r7, #0]
 8001a02:	f1c3 0300 	rsb	r3, r3, #0
 8001a06:	613b      	str	r3, [r7, #16]
 8001a08:	e001      	b.n	8001a0e <PutSignedInt+0x2a>
 8001a0a:	683b      	ldr	r3, [r7, #0]
 8001a0c:	613b      	str	r3, [r7, #16]
 8001a0e:	687b      	ldr	r3, [r7, #4]
 8001a10:	f103 33ff 	add.w	r3, r3, #4294967295
 8001a14:	607b      	str	r3, [r7, #4]
 8001a16:	693b      	ldr	r3, [r7, #16]
 8001a18:	2b09      	cmp	r3, #9
 8001a1a:	d924      	bls.n	8001a66 <PutSignedInt+0x82>
 8001a1c:	683b      	ldr	r3, [r7, #0]
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	da0f      	bge.n	8001a42 <PutSignedInt+0x5e>
 8001a22:	693a      	ldr	r2, [r7, #16]
 8001a24:	4b35      	ldr	r3, [pc, #212]	; (8001afc <PutSignedInt+0x118>)
 8001a26:	fba3 1302 	umull	r1, r3, r3, r2
 8001a2a:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8001a2e:	f1c3 0300 	rsb	r3, r3, #0
 8001a32:	7afa      	ldrb	r2, [r7, #11]
 8001a34:	68f8      	ldr	r0, [r7, #12]
 8001a36:	4611      	mov	r1, r2
 8001a38:	687a      	ldr	r2, [r7, #4]
 8001a3a:	f7ff ffd3 	bl	80019e4 <PutSignedInt>
 8001a3e:	6178      	str	r0, [r7, #20]
 8001a40:	e00c      	b.n	8001a5c <PutSignedInt+0x78>
 8001a42:	693a      	ldr	r2, [r7, #16]
 8001a44:	4b2d      	ldr	r3, [pc, #180]	; (8001afc <PutSignedInt+0x118>)
 8001a46:	fba3 1302 	umull	r1, r3, r3, r2
 8001a4a:	ea4f 03d3 	mov.w	r3, r3, lsr #3
 8001a4e:	7afa      	ldrb	r2, [r7, #11]
 8001a50:	68f8      	ldr	r0, [r7, #12]
 8001a52:	4611      	mov	r1, r2
 8001a54:	687a      	ldr	r2, [r7, #4]
 8001a56:	f7ff ffc5 	bl	80019e4 <PutSignedInt>
 8001a5a:	6178      	str	r0, [r7, #20]
 8001a5c:	697b      	ldr	r3, [r7, #20]
 8001a5e:	68fa      	ldr	r2, [r7, #12]
 8001a60:	18d3      	adds	r3, r2, r3
 8001a62:	60fb      	str	r3, [r7, #12]
 8001a64:	e02b      	b.n	8001abe <PutSignedInt+0xda>
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	2b00      	cmp	r3, #0
 8001a6a:	da15      	bge.n	8001a98 <PutSignedInt+0xb4>
 8001a6c:	687b      	ldr	r3, [r7, #4]
 8001a6e:	f103 33ff 	add.w	r3, r3, #4294967295
 8001a72:	607b      	str	r3, [r7, #4]
 8001a74:	e010      	b.n	8001a98 <PutSignedInt+0xb4>
 8001a76:	7afb      	ldrb	r3, [r7, #11]
 8001a78:	68f8      	ldr	r0, [r7, #12]
 8001a7a:	4619      	mov	r1, r3
 8001a7c:	f7ff ff22 	bl	80018c4 <PutChar>
 8001a80:	68fb      	ldr	r3, [r7, #12]
 8001a82:	f103 0301 	add.w	r3, r3, #1
 8001a86:	60fb      	str	r3, [r7, #12]
 8001a88:	697b      	ldr	r3, [r7, #20]
 8001a8a:	f103 0301 	add.w	r3, r3, #1
 8001a8e:	617b      	str	r3, [r7, #20]
 8001a90:	687b      	ldr	r3, [r7, #4]
 8001a92:	f103 33ff 	add.w	r3, r3, #4294967295
 8001a96:	607b      	str	r3, [r7, #4]
 8001a98:	687b      	ldr	r3, [r7, #4]
 8001a9a:	2b00      	cmp	r3, #0
 8001a9c:	dceb      	bgt.n	8001a76 <PutSignedInt+0x92>
 8001a9e:	683b      	ldr	r3, [r7, #0]
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	da0c      	bge.n	8001abe <PutSignedInt+0xda>
 8001aa4:	68f8      	ldr	r0, [r7, #12]
 8001aa6:	f04f 012d 	mov.w	r1, #45	; 0x2d
 8001aaa:	f7ff ff0b 	bl	80018c4 <PutChar>
 8001aae:	4603      	mov	r3, r0
 8001ab0:	697a      	ldr	r2, [r7, #20]
 8001ab2:	18d3      	adds	r3, r2, r3
 8001ab4:	617b      	str	r3, [r7, #20]
 8001ab6:	68fb      	ldr	r3, [r7, #12]
 8001ab8:	f103 0301 	add.w	r3, r3, #1
 8001abc:	60fb      	str	r3, [r7, #12]
 8001abe:	6939      	ldr	r1, [r7, #16]
 8001ac0:	4b0e      	ldr	r3, [pc, #56]	; (8001afc <PutSignedInt+0x118>)
 8001ac2:	fba3 2301 	umull	r2, r3, r3, r1
 8001ac6:	ea4f 02d3 	mov.w	r2, r3, lsr #3
 8001aca:	4613      	mov	r3, r2
 8001acc:	ea4f 0383 	mov.w	r3, r3, lsl #2
 8001ad0:	189b      	adds	r3, r3, r2
 8001ad2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001ad6:	1aca      	subs	r2, r1, r3
 8001ad8:	b2d3      	uxtb	r3, r2
 8001ada:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8001ade:	b2db      	uxtb	r3, r3
 8001ae0:	68f8      	ldr	r0, [r7, #12]
 8001ae2:	4619      	mov	r1, r3
 8001ae4:	f7ff feee 	bl	80018c4 <PutChar>
 8001ae8:	4603      	mov	r3, r0
 8001aea:	697a      	ldr	r2, [r7, #20]
 8001aec:	18d3      	adds	r3, r2, r3
 8001aee:	617b      	str	r3, [r7, #20]
 8001af0:	697b      	ldr	r3, [r7, #20]
 8001af2:	4618      	mov	r0, r3
 8001af4:	f107 0718 	add.w	r7, r7, #24
 8001af8:	46bd      	mov	sp, r7
 8001afa:	bd80      	pop	{r7, pc}
 8001afc:	cccccccd 	.word	0xcccccccd

08001b00 <PutHexa>:
 8001b00:	b580      	push	{r7, lr}
 8001b02:	b088      	sub	sp, #32
 8001b04:	af02      	add	r7, sp, #8
 8001b06:	60f8      	str	r0, [r7, #12]
 8001b08:	607a      	str	r2, [r7, #4]
 8001b0a:	460a      	mov	r2, r1
 8001b0c:	72fa      	strb	r2, [r7, #11]
 8001b0e:	70fb      	strb	r3, [r7, #3]
 8001b10:	f04f 0300 	mov.w	r3, #0
 8001b14:	617b      	str	r3, [r7, #20]
 8001b16:	687b      	ldr	r3, [r7, #4]
 8001b18:	f103 33ff 	add.w	r3, r3, #4294967295
 8001b1c:	607b      	str	r3, [r7, #4]
 8001b1e:	6a3b      	ldr	r3, [r7, #32]
 8001b20:	ea4f 1313 	mov.w	r3, r3, lsr #4
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	d024      	beq.n	8001b72 <PutHexa+0x72>
 8001b28:	6a3b      	ldr	r3, [r7, #32]
 8001b2a:	ea4f 1113 	mov.w	r1, r3, lsr #4
 8001b2e:	7afa      	ldrb	r2, [r7, #11]
 8001b30:	78fb      	ldrb	r3, [r7, #3]
 8001b32:	9100      	str	r1, [sp, #0]
 8001b34:	68f8      	ldr	r0, [r7, #12]
 8001b36:	4611      	mov	r1, r2
 8001b38:	687a      	ldr	r2, [r7, #4]
 8001b3a:	f7ff ffe1 	bl	8001b00 <PutHexa>
 8001b3e:	4603      	mov	r3, r0
 8001b40:	697a      	ldr	r2, [r7, #20]
 8001b42:	18d3      	adds	r3, r2, r3
 8001b44:	617b      	str	r3, [r7, #20]
 8001b46:	697b      	ldr	r3, [r7, #20]
 8001b48:	68fa      	ldr	r2, [r7, #12]
 8001b4a:	18d3      	adds	r3, r2, r3
 8001b4c:	60fb      	str	r3, [r7, #12]
 8001b4e:	e013      	b.n	8001b78 <PutHexa+0x78>
 8001b50:	7afb      	ldrb	r3, [r7, #11]
 8001b52:	68f8      	ldr	r0, [r7, #12]
 8001b54:	4619      	mov	r1, r3
 8001b56:	f7ff feb5 	bl	80018c4 <PutChar>
 8001b5a:	68fb      	ldr	r3, [r7, #12]
 8001b5c:	f103 0301 	add.w	r3, r3, #1
 8001b60:	60fb      	str	r3, [r7, #12]
 8001b62:	697b      	ldr	r3, [r7, #20]
 8001b64:	f103 0301 	add.w	r3, r3, #1
 8001b68:	617b      	str	r3, [r7, #20]
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	f103 33ff 	add.w	r3, r3, #4294967295
 8001b70:	607b      	str	r3, [r7, #4]
 8001b72:	687b      	ldr	r3, [r7, #4]
 8001b74:	2b00      	cmp	r3, #0
 8001b76:	dceb      	bgt.n	8001b50 <PutHexa+0x50>
 8001b78:	6a3b      	ldr	r3, [r7, #32]
 8001b7a:	f003 030f 	and.w	r3, r3, #15
 8001b7e:	2b09      	cmp	r3, #9
 8001b80:	d80c      	bhi.n	8001b9c <PutHexa+0x9c>
 8001b82:	6a3b      	ldr	r3, [r7, #32]
 8001b84:	b2db      	uxtb	r3, r3
 8001b86:	f003 030f 	and.w	r3, r3, #15
 8001b8a:	b2db      	uxtb	r3, r3
 8001b8c:	f103 0330 	add.w	r3, r3, #48	; 0x30
 8001b90:	b2db      	uxtb	r3, r3
 8001b92:	68f8      	ldr	r0, [r7, #12]
 8001b94:	4619      	mov	r1, r3
 8001b96:	f7ff fe95 	bl	80018c4 <PutChar>
 8001b9a:	e01b      	b.n	8001bd4 <PutHexa+0xd4>
 8001b9c:	78fb      	ldrb	r3, [r7, #3]
 8001b9e:	2b00      	cmp	r3, #0
 8001ba0:	d00c      	beq.n	8001bbc <PutHexa+0xbc>
 8001ba2:	6a3b      	ldr	r3, [r7, #32]
 8001ba4:	b2db      	uxtb	r3, r3
 8001ba6:	f003 030f 	and.w	r3, r3, #15
 8001baa:	b2db      	uxtb	r3, r3
 8001bac:	f103 0337 	add.w	r3, r3, #55	; 0x37
 8001bb0:	b2db      	uxtb	r3, r3
 8001bb2:	68f8      	ldr	r0, [r7, #12]
 8001bb4:	4619      	mov	r1, r3
 8001bb6:	f7ff fe85 	bl	80018c4 <PutChar>
 8001bba:	e00b      	b.n	8001bd4 <PutHexa+0xd4>
 8001bbc:	6a3b      	ldr	r3, [r7, #32]
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	f003 030f 	and.w	r3, r3, #15
 8001bc4:	b2db      	uxtb	r3, r3
 8001bc6:	f103 0357 	add.w	r3, r3, #87	; 0x57
 8001bca:	b2db      	uxtb	r3, r3
 8001bcc:	68f8      	ldr	r0, [r7, #12]
 8001bce:	4619      	mov	r1, r3
 8001bd0:	f7ff fe78 	bl	80018c4 <PutChar>
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	f103 0301 	add.w	r3, r3, #1
 8001bda:	617b      	str	r3, [r7, #20]
 8001bdc:	697b      	ldr	r3, [r7, #20]
 8001bde:	4618      	mov	r0, r3
 8001be0:	f107 0718 	add.w	r7, r7, #24
 8001be4:	46bd      	mov	sp, r7
 8001be6:	bd80      	pop	{r7, pc}

08001be8 <vsnprintf>:
 8001be8:	b580      	push	{r7, lr}
 8001bea:	b08a      	sub	sp, #40	; 0x28
 8001bec:	af02      	add	r7, sp, #8
 8001bee:	60f8      	str	r0, [r7, #12]
 8001bf0:	60b9      	str	r1, [r7, #8]
 8001bf2:	607a      	str	r2, [r7, #4]
 8001bf4:	603b      	str	r3, [r7, #0]
 8001bf6:	f04f 0300 	mov.w	r3, #0
 8001bfa:	61bb      	str	r3, [r7, #24]
 8001bfc:	f04f 0300 	mov.w	r3, #0
 8001c00:	617b      	str	r3, [r7, #20]
 8001c02:	68fb      	ldr	r3, [r7, #12]
 8001c04:	2b00      	cmp	r3, #0
 8001c06:	f000 811c 	beq.w	8001e42 <vsnprintf+0x25a>
 8001c0a:	68fb      	ldr	r3, [r7, #12]
 8001c0c:	f04f 0200 	mov.w	r2, #0
 8001c10:	701a      	strb	r2, [r3, #0]
 8001c12:	e117      	b.n	8001e44 <vsnprintf+0x25c>
 8001c14:	687b      	ldr	r3, [r7, #4]
 8001c16:	781b      	ldrb	r3, [r3, #0]
 8001c18:	2b25      	cmp	r3, #37	; 0x25
 8001c1a:	d010      	beq.n	8001c3e <vsnprintf+0x56>
 8001c1c:	687b      	ldr	r3, [r7, #4]
 8001c1e:	781a      	ldrb	r2, [r3, #0]
 8001c20:	68fb      	ldr	r3, [r7, #12]
 8001c22:	701a      	strb	r2, [r3, #0]
 8001c24:	68fb      	ldr	r3, [r7, #12]
 8001c26:	f103 0301 	add.w	r3, r3, #1
 8001c2a:	60fb      	str	r3, [r7, #12]
 8001c2c:	687b      	ldr	r3, [r7, #4]
 8001c2e:	f103 0301 	add.w	r3, r3, #1
 8001c32:	607b      	str	r3, [r7, #4]
 8001c34:	697b      	ldr	r3, [r7, #20]
 8001c36:	f103 0301 	add.w	r3, r3, #1
 8001c3a:	617b      	str	r3, [r7, #20]
 8001c3c:	e102      	b.n	8001e44 <vsnprintf+0x25c>
 8001c3e:	687b      	ldr	r3, [r7, #4]
 8001c40:	f103 0301 	add.w	r3, r3, #1
 8001c44:	781b      	ldrb	r3, [r3, #0]
 8001c46:	2b25      	cmp	r3, #37	; 0x25
 8001c48:	d110      	bne.n	8001c6c <vsnprintf+0x84>
 8001c4a:	68fb      	ldr	r3, [r7, #12]
 8001c4c:	f04f 0225 	mov.w	r2, #37	; 0x25
 8001c50:	701a      	strb	r2, [r3, #0]
 8001c52:	68fb      	ldr	r3, [r7, #12]
 8001c54:	f103 0301 	add.w	r3, r3, #1
 8001c58:	60fb      	str	r3, [r7, #12]
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	f103 0302 	add.w	r3, r3, #2
 8001c60:	607b      	str	r3, [r7, #4]
 8001c62:	697b      	ldr	r3, [r7, #20]
 8001c64:	f103 0301 	add.w	r3, r3, #1
 8001c68:	617b      	str	r3, [r7, #20]
 8001c6a:	e0eb      	b.n	8001e44 <vsnprintf+0x25c>
 8001c6c:	f04f 0320 	mov.w	r3, #32
 8001c70:	77fb      	strb	r3, [r7, #31]
 8001c72:	f04f 0300 	mov.w	r3, #0
 8001c76:	77bb      	strb	r3, [r7, #30]
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	f103 0301 	add.w	r3, r3, #1
 8001c7e:	607b      	str	r3, [r7, #4]
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	781b      	ldrb	r3, [r3, #0]
 8001c84:	2b30      	cmp	r3, #48	; 0x30
 8001c86:	d11b      	bne.n	8001cc0 <vsnprintf+0xd8>
 8001c88:	f04f 0330 	mov.w	r3, #48	; 0x30
 8001c8c:	77fb      	strb	r3, [r7, #31]
 8001c8e:	687b      	ldr	r3, [r7, #4]
 8001c90:	f103 0301 	add.w	r3, r3, #1
 8001c94:	607b      	str	r3, [r7, #4]
 8001c96:	e014      	b.n	8001cc2 <vsnprintf+0xda>
 8001c98:	7fbb      	ldrb	r3, [r7, #30]
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	ea4f 0282 	mov.w	r2, r2, lsl #2
 8001ca0:	18d3      	adds	r3, r2, r3
 8001ca2:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8001ca6:	b2da      	uxtb	r2, r3
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	781b      	ldrb	r3, [r3, #0]
 8001cac:	18d3      	adds	r3, r2, r3
 8001cae:	b2db      	uxtb	r3, r3
 8001cb0:	f1a3 0330 	sub.w	r3, r3, #48	; 0x30
 8001cb4:	77bb      	strb	r3, [r7, #30]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	f103 0301 	add.w	r3, r3, #1
 8001cbc:	607b      	str	r3, [r7, #4]
 8001cbe:	e000      	b.n	8001cc2 <vsnprintf+0xda>
 8001cc0:	bf00      	nop
 8001cc2:	687b      	ldr	r3, [r7, #4]
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	2b2f      	cmp	r3, #47	; 0x2f
 8001cc8:	d903      	bls.n	8001cd2 <vsnprintf+0xea>
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	781b      	ldrb	r3, [r3, #0]
 8001cce:	2b39      	cmp	r3, #57	; 0x39
 8001cd0:	d9e2      	bls.n	8001c98 <vsnprintf+0xb0>
 8001cd2:	7fba      	ldrb	r2, [r7, #30]
 8001cd4:	697b      	ldr	r3, [r7, #20]
 8001cd6:	18d3      	adds	r3, r2, r3
 8001cd8:	461a      	mov	r2, r3
 8001cda:	68bb      	ldr	r3, [r7, #8]
 8001cdc:	429a      	cmp	r2, r3
 8001cde:	d905      	bls.n	8001cec <vsnprintf+0x104>
 8001ce0:	68bb      	ldr	r3, [r7, #8]
 8001ce2:	b2da      	uxtb	r2, r3
 8001ce4:	697b      	ldr	r3, [r7, #20]
 8001ce6:	b2db      	uxtb	r3, r3
 8001ce8:	1ad3      	subs	r3, r2, r3
 8001cea:	77bb      	strb	r3, [r7, #30]
 8001cec:	687b      	ldr	r3, [r7, #4]
 8001cee:	781b      	ldrb	r3, [r3, #0]
 8001cf0:	f1a3 0358 	sub.w	r3, r3, #88	; 0x58
 8001cf4:	2b20      	cmp	r3, #32
 8001cf6:	f200 8094 	bhi.w	8001e22 <vsnprintf+0x23a>
 8001cfa:	a201      	add	r2, pc, #4	; (adr r2, 8001d00 <vsnprintf+0x118>)
 8001cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d00:	08001dd5 	.word	0x08001dd5
 8001d04:	08001e23 	.word	0x08001e23
 8001d08:	08001e23 	.word	0x08001e23
 8001d0c:	08001e23 	.word	0x08001e23
 8001d10:	08001e23 	.word	0x08001e23
 8001d14:	08001e23 	.word	0x08001e23
 8001d18:	08001e23 	.word	0x08001e23
 8001d1c:	08001e23 	.word	0x08001e23
 8001d20:	08001e23 	.word	0x08001e23
 8001d24:	08001e23 	.word	0x08001e23
 8001d28:	08001e23 	.word	0x08001e23
 8001d2c:	08001e0b 	.word	0x08001e0b
 8001d30:	08001d85 	.word	0x08001d85
 8001d34:	08001e23 	.word	0x08001e23
 8001d38:	08001e23 	.word	0x08001e23
 8001d3c:	08001e23 	.word	0x08001e23
 8001d40:	08001e23 	.word	0x08001e23
 8001d44:	08001d85 	.word	0x08001d85
 8001d48:	08001e23 	.word	0x08001e23
 8001d4c:	08001e23 	.word	0x08001e23
 8001d50:	08001e23 	.word	0x08001e23
 8001d54:	08001e23 	.word	0x08001e23
 8001d58:	08001e23 	.word	0x08001e23
 8001d5c:	08001e23 	.word	0x08001e23
 8001d60:	08001e23 	.word	0x08001e23
 8001d64:	08001e23 	.word	0x08001e23
 8001d68:	08001e23 	.word	0x08001e23
 8001d6c:	08001df5 	.word	0x08001df5
 8001d70:	08001e23 	.word	0x08001e23
 8001d74:	08001d9d 	.word	0x08001d9d
 8001d78:	08001e23 	.word	0x08001e23
 8001d7c:	08001e23 	.word	0x08001e23
 8001d80:	08001db5 	.word	0x08001db5
 8001d84:	7fba      	ldrb	r2, [r7, #30]
 8001d86:	683b      	ldr	r3, [r7, #0]
 8001d88:	f103 0104 	add.w	r1, r3, #4
 8001d8c:	6039      	str	r1, [r7, #0]
 8001d8e:	681b      	ldr	r3, [r3, #0]
 8001d90:	7ff9      	ldrb	r1, [r7, #31]
 8001d92:	68f8      	ldr	r0, [r7, #12]
 8001d94:	f7ff fe26 	bl	80019e4 <PutSignedInt>
 8001d98:	61b8      	str	r0, [r7, #24]
 8001d9a:	e045      	b.n	8001e28 <vsnprintf+0x240>
 8001d9c:	7fba      	ldrb	r2, [r7, #30]
 8001d9e:	683b      	ldr	r3, [r7, #0]
 8001da0:	f103 0104 	add.w	r1, r3, #4
 8001da4:	6039      	str	r1, [r7, #0]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	7ff9      	ldrb	r1, [r7, #31]
 8001daa:	68f8      	ldr	r0, [r7, #12]
 8001dac:	f7ff fdc0 	bl	8001930 <PutUnsignedInt>
 8001db0:	61b8      	str	r0, [r7, #24]
 8001db2:	e039      	b.n	8001e28 <vsnprintf+0x240>
 8001db4:	7fba      	ldrb	r2, [r7, #30]
 8001db6:	683b      	ldr	r3, [r7, #0]
 8001db8:	f103 0104 	add.w	r1, r3, #4
 8001dbc:	6039      	str	r1, [r7, #0]
 8001dbe:	6819      	ldr	r1, [r3, #0]
 8001dc0:	7ffb      	ldrb	r3, [r7, #31]
 8001dc2:	9100      	str	r1, [sp, #0]
 8001dc4:	68f8      	ldr	r0, [r7, #12]
 8001dc6:	4619      	mov	r1, r3
 8001dc8:	f04f 0300 	mov.w	r3, #0
 8001dcc:	f7ff fe98 	bl	8001b00 <PutHexa>
 8001dd0:	61b8      	str	r0, [r7, #24]
 8001dd2:	e029      	b.n	8001e28 <vsnprintf+0x240>
 8001dd4:	7fba      	ldrb	r2, [r7, #30]
 8001dd6:	683b      	ldr	r3, [r7, #0]
 8001dd8:	f103 0104 	add.w	r1, r3, #4
 8001ddc:	6039      	str	r1, [r7, #0]
 8001dde:	6819      	ldr	r1, [r3, #0]
 8001de0:	7ffb      	ldrb	r3, [r7, #31]
 8001de2:	9100      	str	r1, [sp, #0]
 8001de4:	68f8      	ldr	r0, [r7, #12]
 8001de6:	4619      	mov	r1, r3
 8001de8:	f04f 0301 	mov.w	r3, #1
 8001dec:	f7ff fe88 	bl	8001b00 <PutHexa>
 8001df0:	61b8      	str	r0, [r7, #24]
 8001df2:	e019      	b.n	8001e28 <vsnprintf+0x240>
 8001df4:	683b      	ldr	r3, [r7, #0]
 8001df6:	f103 0204 	add.w	r2, r3, #4
 8001dfa:	603a      	str	r2, [r7, #0]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	68f8      	ldr	r0, [r7, #12]
 8001e00:	4619      	mov	r1, r3
 8001e02:	f7ff fd71 	bl	80018e8 <PutString>
 8001e06:	61b8      	str	r0, [r7, #24]
 8001e08:	e00e      	b.n	8001e28 <vsnprintf+0x240>
 8001e0a:	683b      	ldr	r3, [r7, #0]
 8001e0c:	f103 0204 	add.w	r2, r3, #4
 8001e10:	603a      	str	r2, [r7, #0]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	b2db      	uxtb	r3, r3
 8001e16:	68f8      	ldr	r0, [r7, #12]
 8001e18:	4619      	mov	r1, r3
 8001e1a:	f7ff fd53 	bl	80018c4 <PutChar>
 8001e1e:	61b8      	str	r0, [r7, #24]
 8001e20:	e002      	b.n	8001e28 <vsnprintf+0x240>
 8001e22:	f04f 33ff 	mov.w	r3, #4294967295
 8001e26:	e02c      	b.n	8001e82 <vsnprintf+0x29a>
 8001e28:	687b      	ldr	r3, [r7, #4]
 8001e2a:	f103 0301 	add.w	r3, r3, #1
 8001e2e:	607b      	str	r3, [r7, #4]
 8001e30:	69bb      	ldr	r3, [r7, #24]
 8001e32:	68fa      	ldr	r2, [r7, #12]
 8001e34:	18d3      	adds	r3, r2, r3
 8001e36:	60fb      	str	r3, [r7, #12]
 8001e38:	697a      	ldr	r2, [r7, #20]
 8001e3a:	69bb      	ldr	r3, [r7, #24]
 8001e3c:	18d3      	adds	r3, r2, r3
 8001e3e:	617b      	str	r3, [r7, #20]
 8001e40:	e000      	b.n	8001e44 <vsnprintf+0x25c>
 8001e42:	bf00      	nop
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	781b      	ldrb	r3, [r3, #0]
 8001e48:	2b00      	cmp	r3, #0
 8001e4a:	d004      	beq.n	8001e56 <vsnprintf+0x26e>
 8001e4c:	697a      	ldr	r2, [r7, #20]
 8001e4e:	68bb      	ldr	r3, [r7, #8]
 8001e50:	429a      	cmp	r2, r3
 8001e52:	f4ff aedf 	bcc.w	8001c14 <vsnprintf+0x2c>
 8001e56:	697a      	ldr	r2, [r7, #20]
 8001e58:	68bb      	ldr	r3, [r7, #8]
 8001e5a:	429a      	cmp	r2, r3
 8001e5c:	d204      	bcs.n	8001e68 <vsnprintf+0x280>
 8001e5e:	68fb      	ldr	r3, [r7, #12]
 8001e60:	f04f 0200 	mov.w	r2, #0
 8001e64:	701a      	strb	r2, [r3, #0]
 8001e66:	e00b      	b.n	8001e80 <vsnprintf+0x298>
 8001e68:	68fb      	ldr	r3, [r7, #12]
 8001e6a:	f103 33ff 	add.w	r3, r3, #4294967295
 8001e6e:	60fb      	str	r3, [r7, #12]
 8001e70:	68fb      	ldr	r3, [r7, #12]
 8001e72:	f04f 0200 	mov.w	r2, #0
 8001e76:	701a      	strb	r2, [r3, #0]
 8001e78:	697b      	ldr	r3, [r7, #20]
 8001e7a:	f103 33ff 	add.w	r3, r3, #4294967295
 8001e7e:	617b      	str	r3, [r7, #20]
 8001e80:	697b      	ldr	r3, [r7, #20]
 8001e82:	4618      	mov	r0, r3
 8001e84:	f107 0720 	add.w	r7, r7, #32
 8001e88:	46bd      	mov	sp, r7
 8001e8a:	bd80      	pop	{r7, pc}

08001e8c <vsprintf>:
 8001e8c:	b580      	push	{r7, lr}
 8001e8e:	b084      	sub	sp, #16
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	60f8      	str	r0, [r7, #12]
 8001e94:	60b9      	str	r1, [r7, #8]
 8001e96:	607a      	str	r2, [r7, #4]
 8001e98:	68f8      	ldr	r0, [r7, #12]
 8001e9a:	f04f 0164 	mov.w	r1, #100	; 0x64
 8001e9e:	68ba      	ldr	r2, [r7, #8]
 8001ea0:	687b      	ldr	r3, [r7, #4]
 8001ea2:	f7ff fea1 	bl	8001be8 <vsnprintf>
 8001ea6:	4603      	mov	r3, r0
 8001ea8:	4618      	mov	r0, r3
 8001eaa:	f107 0710 	add.w	r7, r7, #16
 8001eae:	46bd      	mov	sp, r7
 8001eb0:	bd80      	pop	{r7, pc}
 8001eb2:	bf00      	nop

08001eb4 <vfprintf>:
 8001eb4:	b5b0      	push	{r4, r5, r7, lr}
 8001eb6:	b0a6      	sub	sp, #152	; 0x98
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	60f8      	str	r0, [r7, #12]
 8001ebc:	60b9      	str	r1, [r7, #8]
 8001ebe:	607a      	str	r2, [r7, #4]
 8001ec0:	4b14      	ldr	r3, [pc, #80]	; (8001f14 <vfprintf+0x60>)
 8001ec2:	f107 0410 	add.w	r4, r7, #16
 8001ec6:	461d      	mov	r5, r3
 8001ec8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001eca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ecc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ece:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ed0:	682b      	ldr	r3, [r5, #0]
 8001ed2:	6023      	str	r3, [r4, #0]
 8001ed4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001ed8:	4618      	mov	r0, r3
 8001eda:	68b9      	ldr	r1, [r7, #8]
 8001edc:	687a      	ldr	r2, [r7, #4]
 8001ede:	f7ff ffd5 	bl	8001e8c <vsprintf>
 8001ee2:	4603      	mov	r3, r0
 8001ee4:	2b63      	cmp	r3, #99	; 0x63
 8001ee6:	dd09      	ble.n	8001efc <vfprintf+0x48>
 8001ee8:	4b0b      	ldr	r3, [pc, #44]	; (8001f18 <vfprintf+0x64>)
 8001eea:	681b      	ldr	r3, [r3, #0]
 8001eec:	68db      	ldr	r3, [r3, #12]
 8001eee:	f107 0210 	add.w	r2, r7, #16
 8001ef2:	4610      	mov	r0, r2
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	f000 f85f 	bl	8001fb8 <fputs>
 8001efa:	e7fe      	b.n	8001efa <vfprintf+0x46>
 8001efc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8001f00:	4618      	mov	r0, r3
 8001f02:	68f9      	ldr	r1, [r7, #12]
 8001f04:	f000 f858 	bl	8001fb8 <fputs>
 8001f08:	4603      	mov	r3, r0
 8001f0a:	4618      	mov	r0, r3
 8001f0c:	f107 0798 	add.w	r7, r7, #152	; 0x98
 8001f10:	46bd      	mov	sp, r7
 8001f12:	bdb0      	pop	{r4, r5, r7, pc}
 8001f14:	080022c4 	.word	0x080022c4
 8001f18:	200000f4 	.word	0x200000f4

08001f1c <vprintf>:
 8001f1c:	b580      	push	{r7, lr}
 8001f1e:	b082      	sub	sp, #8
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
 8001f24:	6039      	str	r1, [r7, #0]
 8001f26:	4b07      	ldr	r3, [pc, #28]	; (8001f44 <vprintf+0x28>)
 8001f28:	681b      	ldr	r3, [r3, #0]
 8001f2a:	689b      	ldr	r3, [r3, #8]
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	6879      	ldr	r1, [r7, #4]
 8001f30:	683a      	ldr	r2, [r7, #0]
 8001f32:	f7ff ffbf 	bl	8001eb4 <vfprintf>
 8001f36:	4603      	mov	r3, r0
 8001f38:	4618      	mov	r0, r3
 8001f3a:	f107 0708 	add.w	r7, r7, #8
 8001f3e:	46bd      	mov	sp, r7
 8001f40:	bd80      	pop	{r7, pc}
 8001f42:	bf00      	nop
 8001f44:	200000f4 	.word	0x200000f4

08001f48 <printf>:
 8001f48:	b40f      	push	{r0, r1, r2, r3}
 8001f4a:	b580      	push	{r7, lr}
 8001f4c:	b082      	sub	sp, #8
 8001f4e:	af00      	add	r7, sp, #0
 8001f50:	f107 0314 	add.w	r3, r7, #20
 8001f54:	603b      	str	r3, [r7, #0]
 8001f56:	6938      	ldr	r0, [r7, #16]
 8001f58:	6839      	ldr	r1, [r7, #0]
 8001f5a:	f7ff ffdf 	bl	8001f1c <vprintf>
 8001f5e:	6078      	str	r0, [r7, #4]
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	4618      	mov	r0, r3
 8001f64:	f107 0708 	add.w	r7, r7, #8
 8001f68:	46bd      	mov	sp, r7
 8001f6a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8001f6e:	b004      	add	sp, #16
 8001f70:	4770      	bx	lr
 8001f72:	bf00      	nop

08001f74 <fputc>:
 8001f74:	b580      	push	{r7, lr}
 8001f76:	b082      	sub	sp, #8
 8001f78:	af00      	add	r7, sp, #0
 8001f7a:	6078      	str	r0, [r7, #4]
 8001f7c:	6039      	str	r1, [r7, #0]
 8001f7e:	4b0d      	ldr	r3, [pc, #52]	; (8001fb4 <fputc+0x40>)
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	689a      	ldr	r2, [r3, #8]
 8001f84:	683b      	ldr	r3, [r7, #0]
 8001f86:	429a      	cmp	r2, r3
 8001f88:	d005      	beq.n	8001f96 <fputc+0x22>
 8001f8a:	4b0a      	ldr	r3, [pc, #40]	; (8001fb4 <fputc+0x40>)
 8001f8c:	681b      	ldr	r3, [r3, #0]
 8001f8e:	68da      	ldr	r2, [r3, #12]
 8001f90:	683b      	ldr	r3, [r7, #0]
 8001f92:	429a      	cmp	r2, r3
 8001f94:	d106      	bne.n	8001fa4 <fputc+0x30>
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	b2db      	uxtb	r3, r3
 8001f9a:	4618      	mov	r0, r3
 8001f9c:	f7ff fc7c 	bl	8001898 <PrintChar>
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	e001      	b.n	8001fa8 <fputc+0x34>
 8001fa4:	f04f 33ff 	mov.w	r3, #4294967295
 8001fa8:	4618      	mov	r0, r3
 8001faa:	f107 0708 	add.w	r7, r7, #8
 8001fae:	46bd      	mov	sp, r7
 8001fb0:	bd80      	pop	{r7, pc}
 8001fb2:	bf00      	nop
 8001fb4:	200000f4 	.word	0x200000f4

08001fb8 <fputs>:
 8001fb8:	b580      	push	{r7, lr}
 8001fba:	b084      	sub	sp, #16
 8001fbc:	af00      	add	r7, sp, #0
 8001fbe:	6078      	str	r0, [r7, #4]
 8001fc0:	6039      	str	r1, [r7, #0]
 8001fc2:	f04f 0300 	mov.w	r3, #0
 8001fc6:	60fb      	str	r3, [r7, #12]
 8001fc8:	e014      	b.n	8001ff4 <fputs+0x3c>
 8001fca:	687b      	ldr	r3, [r7, #4]
 8001fcc:	781b      	ldrb	r3, [r3, #0]
 8001fce:	4618      	mov	r0, r3
 8001fd0:	6839      	ldr	r1, [r7, #0]
 8001fd2:	f7ff ffcf 	bl	8001f74 <fputc>
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001fdc:	d102      	bne.n	8001fe4 <fputs+0x2c>
 8001fde:	f04f 33ff 	mov.w	r3, #4294967295
 8001fe2:	e00c      	b.n	8001ffe <fputs+0x46>
 8001fe4:	68fb      	ldr	r3, [r7, #12]
 8001fe6:	f103 0301 	add.w	r3, r3, #1
 8001fea:	60fb      	str	r3, [r7, #12]
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	f103 0301 	add.w	r3, r3, #1
 8001ff2:	607b      	str	r3, [r7, #4]
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	781b      	ldrb	r3, [r3, #0]
 8001ff8:	2b00      	cmp	r3, #0
 8001ffa:	d1e6      	bne.n	8001fca <fputs+0x12>
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	4618      	mov	r0, r3
 8002000:	f107 0710 	add.w	r7, r7, #16
 8002004:	46bd      	mov	sp, r7
 8002006:	bd80      	pop	{r7, pc}

08002008 <RCC_APB2PeriphClockCmd>:
 8002008:	b480      	push	{r7}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
 8002010:	460b      	mov	r3, r1
 8002012:	70fb      	strb	r3, [r7, #3]
 8002014:	78fb      	ldrb	r3, [r7, #3]
 8002016:	2b00      	cmp	r3, #0
 8002018:	d007      	beq.n	800202a <RCC_APB2PeriphClockCmd+0x22>
 800201a:	4b0b      	ldr	r3, [pc, #44]	; (8002048 <RCC_APB2PeriphClockCmd+0x40>)
 800201c:	4a0a      	ldr	r2, [pc, #40]	; (8002048 <RCC_APB2PeriphClockCmd+0x40>)
 800201e:	6991      	ldr	r1, [r2, #24]
 8002020:	687a      	ldr	r2, [r7, #4]
 8002022:	ea41 0202 	orr.w	r2, r1, r2
 8002026:	619a      	str	r2, [r3, #24]
 8002028:	e008      	b.n	800203c <RCC_APB2PeriphClockCmd+0x34>
 800202a:	4b07      	ldr	r3, [pc, #28]	; (8002048 <RCC_APB2PeriphClockCmd+0x40>)
 800202c:	4a06      	ldr	r2, [pc, #24]	; (8002048 <RCC_APB2PeriphClockCmd+0x40>)
 800202e:	6991      	ldr	r1, [r2, #24]
 8002030:	687a      	ldr	r2, [r7, #4]
 8002032:	ea6f 0202 	mvn.w	r2, r2
 8002036:	ea01 0202 	and.w	r2, r1, r2
 800203a:	619a      	str	r2, [r3, #24]
 800203c:	f107 070c 	add.w	r7, r7, #12
 8002040:	46bd      	mov	sp, r7
 8002042:	bc80      	pop	{r7}
 8002044:	4770      	bx	lr
 8002046:	bf00      	nop
 8002048:	40021000 	.word	0x40021000

0800204c <RCC_APB1PeriphClockCmd>:
 800204c:	b480      	push	{r7}
 800204e:	b083      	sub	sp, #12
 8002050:	af00      	add	r7, sp, #0
 8002052:	6078      	str	r0, [r7, #4]
 8002054:	460b      	mov	r3, r1
 8002056:	70fb      	strb	r3, [r7, #3]
 8002058:	78fb      	ldrb	r3, [r7, #3]
 800205a:	2b00      	cmp	r3, #0
 800205c:	d007      	beq.n	800206e <RCC_APB1PeriphClockCmd+0x22>
 800205e:	4b0b      	ldr	r3, [pc, #44]	; (800208c <RCC_APB1PeriphClockCmd+0x40>)
 8002060:	4a0a      	ldr	r2, [pc, #40]	; (800208c <RCC_APB1PeriphClockCmd+0x40>)
 8002062:	69d1      	ldr	r1, [r2, #28]
 8002064:	687a      	ldr	r2, [r7, #4]
 8002066:	ea41 0202 	orr.w	r2, r1, r2
 800206a:	61da      	str	r2, [r3, #28]
 800206c:	e008      	b.n	8002080 <RCC_APB1PeriphClockCmd+0x34>
 800206e:	4b07      	ldr	r3, [pc, #28]	; (800208c <RCC_APB1PeriphClockCmd+0x40>)
 8002070:	4a06      	ldr	r2, [pc, #24]	; (800208c <RCC_APB1PeriphClockCmd+0x40>)
 8002072:	69d1      	ldr	r1, [r2, #28]
 8002074:	687a      	ldr	r2, [r7, #4]
 8002076:	ea6f 0202 	mvn.w	r2, r2
 800207a:	ea01 0202 	and.w	r2, r1, r2
 800207e:	61da      	str	r2, [r3, #28]
 8002080:	f107 070c 	add.w	r7, r7, #12
 8002084:	46bd      	mov	sp, r7
 8002086:	bc80      	pop	{r7}
 8002088:	4770      	bx	lr
 800208a:	bf00      	nop
 800208c:	40021000 	.word	0x40021000

08002090 <SPI_Example>:
 8002090:	b580      	push	{r7, lr}
 8002092:	b084      	sub	sp, #16
 8002094:	af00      	add	r7, sp, #0
 8002096:	f04f 0310 	mov.w	r3, #16
 800209a:	73bb      	strb	r3, [r7, #14]
 800209c:	f04f 0320 	mov.w	r3, #32
 80020a0:	737b      	strb	r3, [r7, #13]
 80020a2:	4a5b      	ldr	r2, [pc, #364]	; (8002210 <SPI_Example+0x180>)
 80020a4:	463b      	mov	r3, r7
 80020a6:	ca07      	ldmia	r2, {r0, r1, r2}
 80020a8:	c303      	stmia	r3!, {r0, r1}
 80020aa:	801a      	strh	r2, [r3, #0]
 80020ac:	4859      	ldr	r0, [pc, #356]	; (8002214 <SPI_Example+0x184>)
 80020ae:	f7ff ff4b 	bl	8001f48 <printf>
 80020b2:	4b59      	ldr	r3, [pc, #356]	; (8002218 <SPI_Example+0x188>)
 80020b4:	681b      	ldr	r3, [r3, #0]
 80020b6:	f04f 0001 	mov.w	r0, #1
 80020ba:	f04f 0108 	mov.w	r1, #8
 80020be:	4798      	blx	r3
 80020c0:	4b56      	ldr	r3, [pc, #344]	; (800221c <SPI_Example+0x18c>)
 80020c2:	681b      	ldr	r3, [r3, #0]
 80020c4:	f04f 0001 	mov.w	r0, #1
 80020c8:	f04f 0108 	mov.w	r1, #8
 80020cc:	4798      	blx	r3
 80020ce:	4b52      	ldr	r3, [pc, #328]	; (8002218 <SPI_Example+0x188>)
 80020d0:	691b      	ldr	r3, [r3, #16]
 80020d2:	f04f 0000 	mov.w	r0, #0
 80020d6:	f04f 0101 	mov.w	r1, #1
 80020da:	f04f 0200 	mov.w	r2, #0
 80020de:	4798      	blx	r3
 80020e0:	4b4d      	ldr	r3, [pc, #308]	; (8002218 <SPI_Example+0x188>)
 80020e2:	691b      	ldr	r3, [r3, #16]
 80020e4:	f04f 0001 	mov.w	r0, #1
 80020e8:	f04f 0101 	mov.w	r1, #1
 80020ec:	f04f 0200 	mov.w	r2, #0
 80020f0:	4798      	blx	r3
 80020f2:	4b49      	ldr	r3, [pc, #292]	; (8002218 <SPI_Example+0x188>)
 80020f4:	691b      	ldr	r3, [r3, #16]
 80020f6:	f04f 0002 	mov.w	r0, #2
 80020fa:	f04f 0108 	mov.w	r1, #8
 80020fe:	f04f 0200 	mov.w	r2, #0
 8002102:	4798      	blx	r3
 8002104:	4b44      	ldr	r3, [pc, #272]	; (8002218 <SPI_Example+0x188>)
 8002106:	691b      	ldr	r3, [r3, #16]
 8002108:	f04f 0003 	mov.w	r0, #3
 800210c:	f04f 0101 	mov.w	r1, #1
 8002110:	f04f 0200 	mov.w	r2, #0
 8002114:	4798      	blx	r3
 8002116:	4b41      	ldr	r3, [pc, #260]	; (800221c <SPI_Example+0x18c>)
 8002118:	691b      	ldr	r3, [r3, #16]
 800211a:	f04f 0000 	mov.w	r0, #0
 800211e:	f04f 0101 	mov.w	r1, #1
 8002122:	f04f 0200 	mov.w	r2, #0
 8002126:	4798      	blx	r3
 8002128:	4b3c      	ldr	r3, [pc, #240]	; (800221c <SPI_Example+0x18c>)
 800212a:	691b      	ldr	r3, [r3, #16]
 800212c:	f04f 0001 	mov.w	r0, #1
 8002130:	f04f 0101 	mov.w	r1, #1
 8002134:	f04f 0200 	mov.w	r2, #0
 8002138:	4798      	blx	r3
 800213a:	4b38      	ldr	r3, [pc, #224]	; (800221c <SPI_Example+0x18c>)
 800213c:	691b      	ldr	r3, [r3, #16]
 800213e:	f04f 0002 	mov.w	r0, #2
 8002142:	f04f 0108 	mov.w	r1, #8
 8002146:	f04f 0200 	mov.w	r2, #0
 800214a:	4798      	blx	r3
 800214c:	4b33      	ldr	r3, [pc, #204]	; (800221c <SPI_Example+0x18c>)
 800214e:	691b      	ldr	r3, [r3, #16]
 8002150:	f04f 0003 	mov.w	r0, #3
 8002154:	f04f 0101 	mov.w	r1, #1
 8002158:	f04f 0200 	mov.w	r2, #0
 800215c:	4798      	blx	r3
 800215e:	4830      	ldr	r0, [pc, #192]	; (8002220 <SPI_Example+0x190>)
 8002160:	f7ff fef2 	bl	8001f48 <printf>
 8002164:	f04f 0300 	mov.w	r3, #0
 8002168:	73fb      	strb	r3, [r7, #15]
 800216a:	e00a      	b.n	8002182 <SPI_Example+0xf2>
 800216c:	4b2a      	ldr	r3, [pc, #168]	; (8002218 <SPI_Example+0x188>)
 800216e:	685b      	ldr	r3, [r3, #4]
 8002170:	463a      	mov	r2, r7
 8002172:	4610      	mov	r0, r2
 8002174:	f04f 010a 	mov.w	r1, #10
 8002178:	4798      	blx	r3
 800217a:	7bfb      	ldrb	r3, [r7, #15]
 800217c:	f103 0301 	add.w	r3, r3, #1
 8002180:	73fb      	strb	r3, [r7, #15]
 8002182:	7bfb      	ldrb	r3, [r7, #15]
 8002184:	2b09      	cmp	r3, #9
 8002186:	d9f1      	bls.n	800216c <SPI_Example+0xdc>
 8002188:	f04f 0300 	mov.w	r3, #0
 800218c:	73fb      	strb	r3, [r7, #15]
 800218e:	e018      	b.n	80021c2 <SPI_Example+0x132>
 8002190:	4b21      	ldr	r3, [pc, #132]	; (8002218 <SPI_Example+0x188>)
 8002192:	68db      	ldr	r3, [r3, #12]
 8002194:	7bba      	ldrb	r2, [r7, #14]
 8002196:	4610      	mov	r0, r2
 8002198:	4798      	blx	r3
 800219a:	4b20      	ldr	r3, [pc, #128]	; (800221c <SPI_Example+0x18c>)
 800219c:	68db      	ldr	r3, [r3, #12]
 800219e:	f04f 00ff 	mov.w	r0, #255	; 0xff
 80021a2:	4798      	blx	r3
 80021a4:	4603      	mov	r3, r0
 80021a6:	737b      	strb	r3, [r7, #13]
 80021a8:	7b7b      	ldrb	r3, [r7, #13]
 80021aa:	481e      	ldr	r0, [pc, #120]	; (8002224 <SPI_Example+0x194>)
 80021ac:	4619      	mov	r1, r3
 80021ae:	f7ff fecb 	bl	8001f48 <printf>
 80021b2:	7bbb      	ldrb	r3, [r7, #14]
 80021b4:	f103 0301 	add.w	r3, r3, #1
 80021b8:	73bb      	strb	r3, [r7, #14]
 80021ba:	7bfb      	ldrb	r3, [r7, #15]
 80021bc:	f103 0301 	add.w	r3, r3, #1
 80021c0:	73fb      	strb	r3, [r7, #15]
 80021c2:	7bfb      	ldrb	r3, [r7, #15]
 80021c4:	2b09      	cmp	r3, #9
 80021c6:	d9e3      	bls.n	8002190 <SPI_Example+0x100>
 80021c8:	f04f 0300 	mov.w	r3, #0
 80021cc:	73fb      	strb	r3, [r7, #15]
 80021ce:	e018      	b.n	8002202 <SPI_Example+0x172>
 80021d0:	4b12      	ldr	r3, [pc, #72]	; (800221c <SPI_Example+0x18c>)
 80021d2:	68db      	ldr	r3, [r3, #12]
 80021d4:	7bba      	ldrb	r2, [r7, #14]
 80021d6:	4610      	mov	r0, r2
 80021d8:	4798      	blx	r3
 80021da:	4b0f      	ldr	r3, [pc, #60]	; (8002218 <SPI_Example+0x188>)
 80021dc:	68db      	ldr	r3, [r3, #12]
 80021de:	f04f 00ff 	mov.w	r0, #255	; 0xff
 80021e2:	4798      	blx	r3
 80021e4:	4603      	mov	r3, r0
 80021e6:	737b      	strb	r3, [r7, #13]
 80021e8:	7b7b      	ldrb	r3, [r7, #13]
 80021ea:	480e      	ldr	r0, [pc, #56]	; (8002224 <SPI_Example+0x194>)
 80021ec:	4619      	mov	r1, r3
 80021ee:	f7ff feab 	bl	8001f48 <printf>
 80021f2:	7bbb      	ldrb	r3, [r7, #14]
 80021f4:	f103 0301 	add.w	r3, r3, #1
 80021f8:	73bb      	strb	r3, [r7, #14]
 80021fa:	7bfb      	ldrb	r3, [r7, #15]
 80021fc:	f103 0301 	add.w	r3, r3, #1
 8002200:	73fb      	strb	r3, [r7, #15]
 8002202:	7bfb      	ldrb	r3, [r7, #15]
 8002204:	2b09      	cmp	r3, #9
 8002206:	d9e3      	bls.n	80021d0 <SPI_Example+0x140>
 8002208:	f107 0710 	add.w	r7, r7, #16
 800220c:	46bd      	mov	sp, r7
 800220e:	bd80      	pop	{r7, pc}
 8002210:	08002314 	.word	0x08002314
 8002214:	080022e8 	.word	0x080022e8
 8002218:	08002288 	.word	0x08002288
 800221c:	0800229c 	.word	0x0800229c
 8002220:	080022f4 	.word	0x080022f4
 8002224:	08002308 	.word	0x08002308

08002228 <APBAHBPrescTable>:
 8002228:	00000000 04030201 04030201 09080706     ................

08002238 <ADCPrescTable>:
 8002238:	08060402                                ....

0800223c <pi_serial1>:
 800223c:	08000d3d 08000d9d 08000e09 08000e75     =...........u...

0800224c <pi_serial2>:
 800224c:	08000d5d 08000dc1 08000e2d 08000ea1     ].......-.......

0800225c <pi_serial3>:
 800225c:	08000d7d 08000de5 08000e51 08000ecd     }.......Q.......
 800226c:	72617453 000d0a74 656e6f44 00000d0a     Start...Done....
 800227c:	64616552 09642520 00000000              Read %d.....

08002288 <pi_spi1>:
 8002288:	08001665 0800173d 080017a9 080016dd     e...=...........
 8002298:	08001815                                ....

0800229c <pi_spi2>:
 800229c:	0800168d 08001761 080017cd 080016fd     ....a...........
 80022ac:	08001841                                A...

080022b0 <pi_spi3>:
 80022b0:	080016b5 08001785 080017f1 0800171d     ................
 80022c0:	0800186d 69647473 3a632e6f 636e6920     m...stdio.c: inc
 80022d0:	73616572 414d2065 54535f58 474e4952     rease MAX_STRING
 80022e0:	5a49535f 000d0a45 53206e69 0d0a4950     _SIZE...in SPI..
 80022f0:	00000000 65746641 70732072 6e692069     ....After spi in
 8002300:	0a207469 0000000d 61746164 0a64253d     it .....data=%d.
 8002310:	0000000d                                ....

08002314 <C.0.4764>:
 8002314:	14131211 18171615 00002019              ......... ..
