Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (win64) Build 1909853 Thu Jun 15 18:39:09 MDT 2017
| Date         : Wed Nov  8 19:12:39 2017
| Host         : LogOut-AsusPro running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file evo_v1_wrapper_timing_summary_routed.rpt -rpx evo_v1_wrapper_timing_summary_routed.rpx
| Design       : evo_v1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 8 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.400        0.000                      0                12792        0.044        0.000                      0                12792        4.020        0.000                       0                  4371  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)       Period(ns)      Frequency(MHz)
-----       ------------       ----------      --------------
clk_fpga_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          0.400        0.000                      0                12190        0.044        0.000                      0                12190        4.020        0.000                       0                  4371  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               2.971        0.000                      0                  602        0.469        0.000                      0                  602  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.044ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg5_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.272ns  (logic 1.450ns (15.638%)  route 7.822ns (84.362%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[11])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[11]
                         net (fo=51, routed)          7.822    12.345    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_wdata[11]
    SLICE_X12Y4          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg5_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.507    12.699    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X12Y4          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg5_reg[11]/C
                         clock pessimism              0.230    12.930    
                         clock uncertainty           -0.154    12.776    
    SLICE_X12Y4          FDRE (Setup_fdre_C_D)       -0.031    12.745    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg5_reg[11]
  -------------------------------------------------------------------
                         required time                         12.745    
                         arrival time                         -12.345    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.441ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg13_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.208ns  (logic 1.450ns (15.747%)  route 7.758ns (84.253%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=57, routed)          7.758    12.281    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_wdata[0]
    SLICE_X20Y1          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg13_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.500    12.692    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y1          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg13_reg[0]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X20Y1          FDRE (Setup_fdre_C_D)       -0.047    12.722    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg13_reg[0]
  -------------------------------------------------------------------
                         required time                         12.722    
                         arrival time                         -12.281    
  -------------------------------------------------------------------
                         slack                                  0.441    

Slack (MET) :             0.471ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.167ns  (logic 1.450ns (15.817%)  route 7.717ns (84.183%))
  Logic Levels:           0  
  Clock Path Skew:        -0.150ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[11])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[11]
                         net (fo=51, routed)          7.717    12.240    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_wdata[11]
    SLICE_X16Y4          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.500    12.692    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X16Y4          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[11]/C
                         clock pessimism              0.230    12.923    
                         clock uncertainty           -0.154    12.769    
    SLICE_X16Y4          FDRE (Setup_fdre_C_D)       -0.058    12.711    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[11]
  -------------------------------------------------------------------
                         required time                         12.711    
                         arrival time                         -12.240    
  -------------------------------------------------------------------
                         slack                                  0.471    

Slack (MET) :             0.481ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg7_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.118ns  (logic 1.450ns (15.902%)  route 7.668ns (84.098%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.688ns = ( 12.688 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[11])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[11]
                         net (fo=51, routed)          7.668    12.191    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_wdata[11]
    SLICE_X7Y18          FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg7_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.496    12.688    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X7Y18          FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg7_reg[11]/C
                         clock pessimism              0.230    12.919    
                         clock uncertainty           -0.154    12.765    
    SLICE_X7Y18          FDRE (Setup_fdre_C_D)       -0.093    12.672    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/slv_reg7_reg[11]
  -------------------------------------------------------------------
                         required time                         12.672    
                         arrival time                         -12.191    
  -------------------------------------------------------------------
                         slack                                  0.481    

Slack (MET) :             0.491ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Gpio_IRQ_0/U0/Gpio_IRQ_v1_0_S00_AXI_inst/slv_reg7_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.037ns  (logic 1.450ns (16.045%)  route 7.587ns (83.955%))
  Logic Levels:           0  
  Clock Path Skew:        -0.250ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.692ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[0])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[0]
                         net (fo=57, routed)          7.587    12.110    evo_v1_i/Gpio_IRQ_0/U0/Gpio_IRQ_v1_0_S00_AXI_inst/s00_axi_wdata[0]
    SLICE_X35Y43         FDRE                                         r  evo_v1_i/Gpio_IRQ_0/U0/Gpio_IRQ_v1_0_S00_AXI_inst/slv_reg7_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.500    12.692    evo_v1_i/Gpio_IRQ_0/U0/Gpio_IRQ_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X35Y43         FDRE                                         r  evo_v1_i/Gpio_IRQ_0/U0/Gpio_IRQ_v1_0_S00_AXI_inst/slv_reg7_reg[0]/C
                         clock pessimism              0.130    12.822    
                         clock uncertainty           -0.154    12.668    
    SLICE_X35Y43         FDRE (Setup_fdre_C_D)       -0.067    12.601    evo_v1_i/Gpio_IRQ_0/U0/Gpio_IRQ_v1_0_S00_AXI_inst/slv_reg7_reg[0]
  -------------------------------------------------------------------
                         required time                         12.601    
                         arrival time                         -12.110    
  -------------------------------------------------------------------
                         slack                                  0.491    

Slack (MET) :             0.493ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Subtractor_1/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg2_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.127ns  (logic 1.450ns (15.887%)  route 7.677ns (84.113%))
  Logic Levels:           0  
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.678ns = ( 12.679 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=51, routed)          7.677    12.200    evo_v1_i/Subtractor_1/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_wdata[5]
    SLICE_X17Y27         FDRE                                         r  evo_v1_i/Subtractor_1/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.486    12.678    evo_v1_i/Subtractor_1/U0/Subtractor_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X17Y27         FDRE                                         r  evo_v1_i/Subtractor_1/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg2_reg[5]/C
                         clock pessimism              0.230    12.909    
                         clock uncertainty           -0.154    12.755    
    SLICE_X17Y27         FDRE (Setup_fdre_C_D)       -0.062    12.693    evo_v1_i/Subtractor_1/U0/Subtractor_v1_0_S00_AXI_inst/slv_reg2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.693    
                         arrival time                         -12.200    
  -------------------------------------------------------------------
                         slack                                  0.493    

Slack (MET) :             0.497ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg8_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.133ns  (logic 1.450ns (15.877%)  route 7.683ns (84.123%))
  Logic Levels:           0  
  Clock Path Skew:        -0.149ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.230ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[11])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[11]
                         net (fo=51, routed)          7.683    12.205    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_wdata[11]
    SLICE_X15Y6          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg8_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.501    12.693    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X15Y6          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg8_reg[11]/C
                         clock pessimism              0.230    12.924    
                         clock uncertainty           -0.154    12.770    
    SLICE_X15Y6          FDRE (Setup_fdre_C_D)       -0.067    12.703    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg8_reg[11]
  -------------------------------------------------------------------
                         required time                         12.703    
                         arrival time                         -12.205    
  -------------------------------------------------------------------
                         slack                                  0.497    

Slack (MET) :             0.514ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Gpio_IRQ_0/U0/Gpio_IRQ_v1_0_S00_AXI_inst/slv_reg7_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 1.450ns (15.941%)  route 7.646ns (84.059%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[4])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[4]
                         net (fo=51, routed)          7.646    12.169    evo_v1_i/Gpio_IRQ_0/U0/Gpio_IRQ_v1_0_S00_AXI_inst/s00_axi_wdata[4]
    SLICE_X36Y43         FDRE                                         r  evo_v1_i/Gpio_IRQ_0/U0/Gpio_IRQ_v1_0_S00_AXI_inst/slv_reg7_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.575    12.767    evo_v1_i/Gpio_IRQ_0/U0/Gpio_IRQ_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y43         FDRE                                         r  evo_v1_i/Gpio_IRQ_0/U0/Gpio_IRQ_v1_0_S00_AXI_inst/slv_reg7_reg[4]/C
                         clock pessimism              0.130    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)       -0.061    12.682    evo_v1_i/Gpio_IRQ_0/U0/Gpio_IRQ_v1_0_S00_AXI_inst/slv_reg7_reg[4]
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                         -12.169    
  -------------------------------------------------------------------
                         slack                                  0.514    

Slack (MET) :             0.531ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Gpio_IRQ_0/U0/Gpio_IRQ_v1_0_S00_AXI_inst/slv_reg7_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 1.450ns (15.967%)  route 7.631ns (84.033%))
  Logic Levels:           0  
  Clock Path Skew:        -0.175ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.767ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=51, routed)          7.631    12.154    evo_v1_i/Gpio_IRQ_0/U0/Gpio_IRQ_v1_0_S00_AXI_inst/s00_axi_wdata[5]
    SLICE_X36Y43         FDRE                                         r  evo_v1_i/Gpio_IRQ_0/U0/Gpio_IRQ_v1_0_S00_AXI_inst/slv_reg7_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.575    12.767    evo_v1_i/Gpio_IRQ_0/U0/Gpio_IRQ_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y43         FDRE                                         r  evo_v1_i/Gpio_IRQ_0/U0/Gpio_IRQ_v1_0_S00_AXI_inst/slv_reg7_reg[5]/C
                         clock pessimism              0.130    12.897    
                         clock uncertainty           -0.154    12.743    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)       -0.058    12.685    evo_v1_i/Gpio_IRQ_0/U0/Gpio_IRQ_v1_0_S00_AXI_inst/slv_reg7_reg[5]
  -------------------------------------------------------------------
                         required time                         12.685    
                         arrival time                         -12.154    
  -------------------------------------------------------------------
                         slack                                  0.531    

Slack (MET) :             0.536ns  (required time - arrival time)
  Source:                 evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Gpio_IRQ_0/U0/Gpio_IRQ_v1_0_S00_AXI_inst/slv_reg5_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        9.072ns  (logic 1.450ns (15.983%)  route 7.622ns (84.017%))
  Logic Levels:           0  
  Clock Path Skew:        -0.176ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.766ns = ( 12.767 - 10.000 ) 
    Source Clock Delay      (SCD):    3.073ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.765     3.073    evo_v1_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.450     4.523 r  evo_v1_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=51, routed)          7.622    12.145    evo_v1_i/Gpio_IRQ_0/U0/Gpio_IRQ_v1_0_S00_AXI_inst/s00_axi_wdata[5]
    SLICE_X36Y42         FDRE                                         r  evo_v1_i/Gpio_IRQ_0/U0/Gpio_IRQ_v1_0_S00_AXI_inst/slv_reg5_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.574    12.766    evo_v1_i/Gpio_IRQ_0/U0/Gpio_IRQ_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X36Y42         FDRE                                         r  evo_v1_i/Gpio_IRQ_0/U0/Gpio_IRQ_v1_0_S00_AXI_inst/slv_reg5_reg[5]/C
                         clock pessimism              0.130    12.896    
                         clock uncertainty           -0.154    12.742    
    SLICE_X36Y42         FDRE (Setup_fdre_C_D)       -0.061    12.681    evo_v1_i/Gpio_IRQ_0/U0/Gpio_IRQ_v1_0_S00_AXI_inst/slv_reg5_reg[5]
  -------------------------------------------------------------------
                         required time                         12.681    
                         arrival time                         -12.145    
  -------------------------------------------------------------------
                         slack                                  0.536    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.044ns  (arrival time - required time)
  Source:                 evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.770%)  route 0.103ns (42.230%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.584     0.925    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/aclk
    SLICE_X2Y42          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y42          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_arid_r_reg[8]/Q
                         net (fo=1, routed)           0.103     1.169    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/in[9]
    SLICE_X4Y43          SRLC32E                                      r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.853     1.223    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/aclk
    SLICE_X4Y43          SRLC32E                                      r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.281     0.942    
    SLICE_X4Y43          SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.125    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.125    
                         arrival time                           1.169    
  -------------------------------------------------------------------
                         slack                                  0.044    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/axi_wready_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/axi_bvalid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.186ns (46.067%)  route 0.218ns (53.933%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.195ns
    Source Clock Delay      (SCD):    0.897ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.556     0.897    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X22Y35         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/axi_wready_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y35         FDRE (Prop_fdre_C_Q)         0.141     1.038 r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/axi_wready_reg/Q
                         net (fo=4, routed)           0.218     1.255    evo_v1_i/PID_0/U0/s00_axi_wready
    SLICE_X21Y36         LUT6 (Prop_lut6_I0_O)        0.045     1.300 r  evo_v1_i/PID_0/U0/axi_bvalid_i_1/O
                         net (fo=1, routed)           0.000     1.300    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/axi_wready_reg_0
    SLICE_X21Y36         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/axi_bvalid_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.825     1.195    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y36         FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/axi_bvalid_reg/C
                         clock pessimism             -0.034     1.161    
    SLICE_X21Y36         FDRE (Hold_fdre_C_D)         0.091     1.252    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/axi_bvalid_reg
  -------------------------------------------------------------------
                         required time                         -1.252    
                         arrival time                           1.300    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.426ns  (logic 0.227ns (53.314%)  route 0.199ns (46.686%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.584     0.925    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.199     1.251    evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[21]
    SLICE_X3Y45          LUT4 (Prop_lut4_I3_O)        0.099     1.350 r  evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[22]_i_1/O
                         net (fo=1, routed)           0.000     1.350    evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[22]
    SLICE_X3Y45          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.853     1.223    evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X3Y45          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X3Y45          FDRE (Hold_fdre_C_D)         0.092     1.286    evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.350    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/error_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.164ns (39.746%)  route 0.249ns (60.254%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.193ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.553     0.894    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y18         FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/error_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y18         FDRE (Prop_fdre_C_Q)         0.164     1.058 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/error_i_reg[6]/Q
                         net (fo=7, routed)           0.249     1.306    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/error_i[6]
    SLICE_X21Y16         FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.823     1.193    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y16         FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[6]/C
                         clock pessimism             -0.034     1.159    
    SLICE_X21Y16         FDCE (Hold_fdce_C_D)         0.071     1.230    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.230    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.285%)  route 0.254ns (57.715%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.582     0.923    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y50          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y50          FDRE (Prop_fdre_C_Q)         0.141     1.064 r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg[28]/Q
                         net (fo=1, routed)           0.254     1.317    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer_reg_n_0_[28]
    SLICE_X1Y49          LUT3 (Prop_lut3_I2_O)        0.045     1.362 r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.362    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/skid_buffer[28]
    SLICE_X1Y49          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.852     1.222    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X1Y49          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y49          FDRE (Hold_fdre_C_D)         0.092     1.285    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.362    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.186ns (40.453%)  route 0.274ns (59.547%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.192ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.558     0.899    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y38         FDSE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_araddr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y38         FDSE (Prop_fdse_C_Q)         0.141     1.039 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_araddr_reg[2]/Q
                         net (fo=34, routed)          0.274     1.313    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_araddr[2]
    SLICE_X24Y34         LUT5 (Prop_lut5_I3_O)        0.045     1.358 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata[27]_i_1/O
                         net (fo=1, routed)           0.000     1.358    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reg_data_out[27]
    SLICE_X24Y34         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.822     1.192    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X24Y34         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[27]/C
                         clock pessimism             -0.034     1.158    
    SLICE_X24Y34         FDRE (Hold_fdre_C_D)         0.121     1.279    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.279    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.226ns (50.333%)  route 0.223ns (49.667%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.223ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.584     0.925    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/aclk
    SLICE_X2Y50          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y50          FDRE (Prop_fdre_C_Q)         0.128     1.053 r  evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw_pipe/m_payload_i_reg[27]/Q
                         net (fo=1, routed)           0.223     1.276    evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awaddr[27]
    SLICE_X2Y46          LUT4 (Prop_lut4_I3_O)        0.098     1.374 r  evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[28]_i_1/O
                         net (fo=1, routed)           0.000     1.374    evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[28]
    SLICE_X2Y46          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.853     1.223    evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X2Y46          FDRE                                         r  evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]/C
                         clock pessimism             -0.029     1.194    
    SLICE_X2Y46          FDRE (Hold_fdre_C_D)         0.092     1.286    evo_v1_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.286    
                         arrival time                           1.374    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/error_i_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.141ns (34.309%)  route 0.270ns (65.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.260ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.189ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.554     0.895    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X26Y20         FDRE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/error_i_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y20         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/error_i_reg[16]/Q
                         net (fo=7, routed)           0.270     1.305    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/error_i[16]
    SLICE_X20Y20         FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.819     1.189    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X20Y20         FDCE                                         r  evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[16]/C
                         clock pessimism             -0.034     1.155    
    SLICE_X20Y20         FDCE (Hold_fdce_C_D)         0.060     1.215    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/previous_i_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.215    
                         arrival time                           1.305    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 evo_v1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].GPIO_DBus_i_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.299%)  route 0.300ns (61.701%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.903ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.562     0.903    evo_v1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X33Y51         FDRE                                         r  evo_v1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y51         FDRE (Prop_fdre_C_Q)         0.141     1.044 r  evo_v1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.gpio_Data_In_reg[3]/Q
                         net (fo=1, routed)           0.300     1.343    evo_v1_i/axi_gpio_1/U0/gpio_core_1/gpio_Data_In[3]
    SLICE_X32Y46         LUT5 (Prop_lut5_I0_O)        0.045     1.388 r  evo_v1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].GPIO_DBus_i[31]_i_2/O
                         net (fo=1, routed)           0.000     1.388    evo_v1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].GPIO_DBus_i[31]_i_2_n_0
    SLICE_X32Y46         FDRE                                         r  evo_v1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].GPIO_DBus_i_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.831     1.201    evo_v1_i/axi_gpio_1/U0/gpio_core_1/s_axi_aclk
    SLICE_X32Y46         FDRE                                         r  evo_v1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].GPIO_DBus_i_reg[31]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X32Y46         FDRE (Hold_fdre_C_D)         0.121     1.293    evo_v1_i/axi_gpio_1/U0/gpio_core_1/Not_Dual.ALLOUT0_ND.READ_REG_GEN[3].GPIO_DBus_i_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.293    
                         arrival time                           1.388    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.484%)  route 0.262ns (58.516%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.259ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.553     0.894    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y31         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y31         FDCE (Prop_fdce_C_Q)         0.141     1.035 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[15]/Q
                         net (fo=5, routed)           0.262     1.297    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/Increments[15]
    SLICE_X23Y29         LUT5 (Prop_lut5_I0_O)        0.045     1.342 r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata[15]_i_1/O
                         net (fo=1, routed)           0.000     1.342    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reg_data_out[15]
    SLICE_X23Y29         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.817     1.187    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y29         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[15]/C
                         clock pessimism             -0.034     1.153    
    SLICE_X23Y29         FDRE (Hold_fdre_C_D)         0.091     1.244    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/axi_rdata_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.244    
                         arrival time                           1.342    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y5     evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y10    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y3     evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y13    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/integral_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X0Y11    evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         10.000      6.116      DSP48_X1Y5     evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__0/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X0Y3     evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.687         10.000      6.313      DSP48_X1Y8     evo_v1_i/PID_1/U0/PID_v1_0_S00_AXI_inst/proportional_i0__2/CLK
Min Period        n/a     BUFG/I       n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     DSP48E1/CLK  n/a            2.154         10.000      7.846      DSP48_X0Y1     evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/derivative_i0__2/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y37    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y37   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y37   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y37   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y37   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X8Y40    evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y38   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y38   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y38   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y40   evo_v1_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        2.971ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.469ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.971ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[11]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.314ns  (logic 0.642ns (10.168%)  route 5.672ns (89.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.675     2.983    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y1          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.518     3.501 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.956     4.457    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.124     4.581 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         4.716     9.297    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X13Y10         FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.505    12.697    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y10         FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[11]/C
                         clock pessimism              0.130    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X13Y10         FDCE (Recov_fdce_C_CLR)     -0.405    12.268    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[11]
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  2.971    

Slack (MET) :             2.971ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[16]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.314ns  (logic 0.642ns (10.168%)  route 5.672ns (89.832%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.675     2.983    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y1          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.518     3.501 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.956     4.457    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.124     4.581 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         4.716     9.297    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X13Y10         FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.505    12.697    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y10         FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[16]/C
                         clock pessimism              0.130    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X13Y10         FDCE (Recov_fdce_C_CLR)     -0.405    12.268    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[16]
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  2.971    

Slack (MET) :             3.346ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[15]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 0.642ns (10.809%)  route 5.297ns (89.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.675     2.983    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y1          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.518     3.501 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.956     4.457    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.124     4.581 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         4.341     8.922    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X13Y9          FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.505    12.697    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X13Y9          FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[15]/C
                         clock pessimism              0.130    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X13Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.268    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[15]
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -8.922    
  -------------------------------------------------------------------
                         slack                                  3.346    

Slack (MET) :             3.389ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 0.642ns (10.888%)  route 5.255ns (89.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.675     2.983    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y1          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.518     3.501 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.956     4.457    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.124     4.581 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         4.299     8.880    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X11Y9          FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.505    12.697    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y9          FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[0]/C
                         clock pessimism              0.130    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X11Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.268    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[0]
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  3.389    

Slack (MET) :             3.389ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 0.642ns (10.888%)  route 5.255ns (89.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.675     2.983    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y1          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.518     3.501 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.956     4.457    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.124     4.581 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         4.299     8.880    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X11Y9          FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.505    12.697    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y9          FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[10]/C
                         clock pessimism              0.130    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X11Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.268    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[10]
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  3.389    

Slack (MET) :             3.389ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 0.642ns (10.888%)  route 5.255ns (89.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.675     2.983    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y1          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.518     3.501 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.956     4.457    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.124     4.581 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         4.299     8.880    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X11Y9          FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.505    12.697    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y9          FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[12]/C
                         clock pessimism              0.130    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X11Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.268    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[12]
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  3.389    

Slack (MET) :             3.389ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 0.642ns (10.888%)  route 5.255ns (89.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.675     2.983    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y1          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.518     3.501 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.956     4.457    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.124     4.581 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         4.299     8.880    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X11Y9          FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.505    12.697    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X11Y9          FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[13]/C
                         clock pessimism              0.130    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X11Y9          FDCE (Recov_fdce_C_CLR)     -0.405    12.268    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[13]
  -------------------------------------------------------------------
                         required time                         12.268    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  3.389    

Slack (MET) :             3.475ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[14]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 0.642ns (10.888%)  route 5.255ns (89.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.675     2.983    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y1          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.518     3.501 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.956     4.457    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.124     4.581 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         4.299     8.880    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X10Y9          FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.505    12.697    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y9          FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[14]/C
                         clock pessimism              0.130    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X10Y9          FDCE (Recov_fdce_C_CLR)     -0.319    12.354    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[14]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  3.475    

Slack (MET) :             3.475ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[1]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 0.642ns (10.888%)  route 5.255ns (89.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.675     2.983    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y1          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.518     3.501 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.956     4.457    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.124     4.581 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         4.299     8.880    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X10Y9          FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.505    12.697    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y9          FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[1]/C
                         clock pessimism              0.130    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X10Y9          FDCE (Recov_fdce_C_CLR)     -0.319    12.354    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[1]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  3.475    

Slack (MET) :             3.475ns  (required time - arrival time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.897ns  (logic 0.642ns (10.888%)  route 5.255ns (89.112%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.697ns = ( 12.698 - 10.000 ) 
    Source Clock Delay      (SCD):    2.983ns
    Clock Pessimism Removal (CPR):    0.130ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.675     2.983    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X28Y1          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y1          FDRE (Prop_fdre_C_Q)         0.518     3.501 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3_reg[0]/Q
                         net (fo=2, routed)           0.956     4.457    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg3__0[0]
    SLICE_X27Y3          LUT2 (Prop_lut2_I0_O)        0.124     4.581 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         4.299     8.880    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X10Y9          FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        1.505    12.697    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X10Y9          FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[7]/C
                         clock pessimism              0.130    12.827    
                         clock uncertainty           -0.154    12.673    
    SLICE_X10Y9          FDCE (Recov_fdce_C_CLR)     -0.319    12.354    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/proportional_i_reg[7]
  -------------------------------------------------------------------
                         required time                         12.354    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                                  3.475    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[12]__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.099%)  route 0.453ns (70.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.563     0.904    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y3          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.148     1.193    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X27Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.238 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.305     1.543    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X21Y4          FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[12]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.830     1.200    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y4          FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[12]__1/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.074    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[12]__1
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[13]__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.099%)  route 0.453ns (70.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.563     0.904    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y3          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.148     1.193    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X27Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.238 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.305     1.543    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X21Y4          FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[13]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.830     1.200    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y4          FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[13]__1/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.074    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[13]__1
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[14]__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.099%)  route 0.453ns (70.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.563     0.904    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y3          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.148     1.193    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X27Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.238 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.305     1.543    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X21Y4          FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[14]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.830     1.200    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y4          FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[14]__1/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.074    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[14]__1
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.469ns  (arrival time - required time)
  Source:                 evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[15]__1/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.639ns  (logic 0.186ns (29.099%)  route 0.453ns (70.901%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.200ns
    Source Clock Delay      (SCD):    0.904ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.563     0.904    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X27Y3          FDRE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y3          FDRE (Prop_fdre_C_Q)         0.141     1.044 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0_reg[1]/Q
                         net (fo=2, routed)           0.148     1.193    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/slv_reg0[1]
    SLICE_X27Y3          LUT2 (Prop_lut2_I1_O)        0.045     1.238 f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i[16]_i_1/O
                         net (fo=269, routed)         0.305     1.543    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/AR[0]
    SLICE_X21Y4          FDCE                                         f  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[15]__1/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.830     1.200    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y4          FDCE                                         r  evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[15]__1/C
                         clock pessimism             -0.034     1.166    
    SLICE_X21Y4          FDCE (Remov_fdce_C_CLR)     -0.092     1.074    evo_v1_i/PID_0/U0/PID_v1_0_S00_AXI_inst/integral_i_reg[15]__1
  -------------------------------------------------------------------
                         required time                         -1.074    
                         arrival time                           1.543    
  -------------------------------------------------------------------
                         slack                                  0.469    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[10]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.230%)  route 0.497ns (72.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.553     0.894    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y31         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=3, routed)           0.259     1.294    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1[0]
    SLICE_X24Y30         LUT5 (Prop_lut5_I4_O)        0.045     1.339 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.238     1.577    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X21Y30         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.820     1.190    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y30         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[10]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X21Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[11]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.230%)  route 0.497ns (72.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.553     0.894    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y31         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=3, routed)           0.259     1.294    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1[0]
    SLICE_X24Y30         LUT5 (Prop_lut5_I4_O)        0.045     1.339 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.238     1.577    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X21Y30         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.820     1.190    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y30         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[11]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X21Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.230%)  route 0.497ns (72.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.553     0.894    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y31         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=3, routed)           0.259     1.294    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1[0]
    SLICE_X24Y30         LUT5 (Prop_lut5_I4_O)        0.045     1.339 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.238     1.577    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X21Y30         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.820     1.190    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y30         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[8]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X21Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.513ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[9]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.683ns  (logic 0.186ns (27.230%)  route 0.497ns (72.770%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.553     0.894    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y31         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=3, routed)           0.259     1.294    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1[0]
    SLICE_X24Y30         LUT5 (Prop_lut5_I4_O)        0.045     1.339 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.238     1.577    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X21Y30         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.820     1.190    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y30         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[9]/C
                         clock pessimism             -0.034     1.156    
    SLICE_X21Y30         FDCE (Remov_fdce_C_CLR)     -0.092     1.064    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.064    
                         arrival time                           1.577    
  -------------------------------------------------------------------
                         slack                                  0.513    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[12]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.427%)  route 0.518ns (73.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.553     0.894    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y31         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=3, routed)           0.259     1.294    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1[0]
    SLICE_X24Y30         LUT5 (Prop_lut5_I4_O)        0.045     1.339 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.258     1.597    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X21Y31         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.821     1.191    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y31         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[12]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X21Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.532    

Slack (MET) :             0.532ns  (arrival time - required time)
  Source:                 evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[13]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.704ns  (logic 0.186ns (26.427%)  route 0.518ns (73.573%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.894ns
    Clock Pessimism Removal (CPR):    0.034ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.553     0.894    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X23Y31         FDRE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y31         FDRE (Prop_fdre_C_Q)         0.141     1.035 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1_reg[0]/Q
                         net (fo=3, routed)           0.259     1.294    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/slv_reg1[0]
    SLICE_X24Y30         LUT5 (Prop_lut5_I4_O)        0.045     1.339 f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i[31]_i_3/O
                         net (fo=38, routed)          0.258     1.597    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/reset_i
    SLICE_X21Y31         FDCE                                         f  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  evo_v1_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    evo_v1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  evo_v1_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=4379, routed)        0.821     1.191    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/s00_axi_aclk
    SLICE_X21Y31         FDCE                                         r  evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[13]/C
                         clock pessimism             -0.034     1.157    
    SLICE_X21Y31         FDCE (Remov_fdce_C_CLR)     -0.092     1.065    evo_v1_i/Encoder_1/U0/Encoder_v1_0_S00_AXI_inst/increments_i_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.065    
                         arrival time                           1.597    
  -------------------------------------------------------------------
                         slack                                  0.532    





