{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1493900737914 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1493900737926 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 04 20:25:37 2017 " "Processing started: Thu May 04 20:25:37 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1493900737926 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1493900737925 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Generator -c Generator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Generator -c Generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1493900737926 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1493900738522 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "GeneraterTop GeneraterTop.v(13) " "Verilog Module Declaration warning at GeneraterTop.v(13): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"GeneraterTop\"" {  } { { "../src/GeneraterTop.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/GeneraterTop.v" 13 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900777719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/generator2017-04-27/generator/src/generatertop.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/generator2017-04-27/generator/src/generatertop.v" { { "Info" "ISGN_ENTITY_NAME" "1 GeneraterTop " "Found entity 1: GeneraterTop" {  } { { "../src/GeneraterTop.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/GeneraterTop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900777722 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900777722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/generator2017-04-27/generator/src/rst_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/generator2017-04-27/generator/src/rst_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 RST_Ctrl " "Found entity 1: RST_Ctrl" {  } { { "../src/RST_Ctrl.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/RST_Ctrl.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900777724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900777724 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "WaveController.v(104) " "Verilog HDL information at WaveController.v(104): always construct contains both blocking and non-blocking assignments" {  } { { "../src/WaveController.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 104 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1493900777726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Ctrl_CLK ctrl_clk WaveController.v(24) " "Verilog HDL Declaration information at WaveController.v(24): object \"Ctrl_CLK\" differs only in case from object \"ctrl_clk\" in the same scope" {  } { { "../src/WaveController.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 24 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493900777726 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DAC_Data dac_data WaveController.v(22) " "Verilog HDL Declaration information at WaveController.v(22): object \"DAC_Data\" differs only in case from object \"dac_data\" in the same scope" {  } { { "../src/WaveController.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493900777726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/generator2017-04-27/generator/src/wavecontroller.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/generator2017-04-27/generator/src/wavecontroller.v" { { "Info" "ISGN_ENTITY_NAME" "1 WaveController " "Found entity 1: WaveController" {  } { { "../src/WaveController.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900777727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900777727 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH1_Data ch1_data TLV5614_CTRL.v(8) " "Verilog HDL Declaration information at TLV5614_CTRL.v(8): object \"CH1_Data\" differs only in case from object \"ch1_data\" in the same scope" {  } { { "../src/TLV5614_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/TLV5614_CTRL.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493900777729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH2_Data ch2_data TLV5614_CTRL.v(9) " "Verilog HDL Declaration information at TLV5614_CTRL.v(9): object \"CH2_Data\" differs only in case from object \"ch2_data\" in the same scope" {  } { { "../src/TLV5614_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/TLV5614_CTRL.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493900777729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH3_Data ch3_data TLV5614_CTRL.v(10) " "Verilog HDL Declaration information at TLV5614_CTRL.v(10): object \"CH3_Data\" differs only in case from object \"ch3_data\" in the same scope" {  } { { "../src/TLV5614_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/TLV5614_CTRL.v" 10 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493900777729 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH4_Data ch4_data TLV5614_CTRL.v(11) " "Verilog HDL Declaration information at TLV5614_CTRL.v(11): object \"CH4_Data\" differs only in case from object \"ch4_data\" in the same scope" {  } { { "../src/TLV5614_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/TLV5614_CTRL.v" 11 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493900777730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "UpdateDone updatedone TLV5614_CTRL.v(14) " "Verilog HDL Declaration information at TLV5614_CTRL.v(14): object \"UpdateDone\" differs only in case from object \"updatedone\" in the same scope" {  } { { "../src/TLV5614_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/TLV5614_CTRL.v" 14 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493900777730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DAC_CLK dac_clk TLV5614_CTRL.v(15) " "Verilog HDL Declaration information at TLV5614_CTRL.v(15): object \"DAC_CLK\" differs only in case from object \"dac_clk\" in the same scope" {  } { { "../src/TLV5614_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/TLV5614_CTRL.v" 15 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493900777730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DAC_DIN dac_din TLV5614_CTRL.v(16) " "Verilog HDL Declaration information at TLV5614_CTRL.v(16): object \"DAC_DIN\" differs only in case from object \"dac_din\" in the same scope" {  } { { "../src/TLV5614_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/TLV5614_CTRL.v" 16 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493900777730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DAC_FS dac_fs TLV5614_CTRL.v(17) " "Verilog HDL Declaration information at TLV5614_CTRL.v(17): object \"DAC_FS\" differs only in case from object \"dac_fs\" in the same scope" {  } { { "../src/TLV5614_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/TLV5614_CTRL.v" 17 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493900777730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DAC_CS dac_cs TLV5614_CTRL.v(18) " "Verilog HDL Declaration information at TLV5614_CTRL.v(18): object \"DAC_CS\" differs only in case from object \"dac_cs\" in the same scope" {  } { { "../src/TLV5614_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/TLV5614_CTRL.v" 18 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493900777730 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DAC_LDAC dac_ldac TLV5614_CTRL.v(19) " "Verilog HDL Declaration information at TLV5614_CTRL.v(19): object \"DAC_LDAC\" differs only in case from object \"dac_ldac\" in the same scope" {  } { { "../src/TLV5614_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/TLV5614_CTRL.v" 19 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493900777730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/generator2017-04-27/generator/src/tlv5614_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/generator2017-04-27/generator/src/tlv5614_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 TLV5614_CTRL " "Found entity 1: TLV5614_CTRL" {  } { { "../src/TLV5614_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/TLV5614_CTRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900777731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900777731 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FSMC_CTRL.v(101) " "Verilog HDL information at FSMC_CTRL.v(101): always construct contains both blocking and non-blocking assignments" {  } { { "../src/FSMC_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/FSMC_CTRL.v" 101 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1493900777733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Addr addr FSMC_CTRL.v(30) " "Verilog HDL Declaration information at FSMC_CTRL.v(30): object \"Addr\" differs only in case from object \"addr\" in the same scope" {  } { { "../src/FSMC_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/FSMC_CTRL.v" 30 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493900777733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH1_Wave ch1_wave FSMC_CTRL.v(36) " "Verilog HDL Declaration information at FSMC_CTRL.v(36): object \"CH1_Wave\" differs only in case from object \"ch1_wave\" in the same scope" {  } { { "../src/FSMC_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/FSMC_CTRL.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493900777733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH1_Amp ch1_amp FSMC_CTRL.v(37) " "Verilog HDL Declaration information at FSMC_CTRL.v(37): object \"CH1_Amp\" differs only in case from object \"ch1_amp\" in the same scope" {  } { { "../src/FSMC_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/FSMC_CTRL.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493900777733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH1_Freq ch1_freq FSMC_CTRL.v(38) " "Verilog HDL Declaration information at FSMC_CTRL.v(38): object \"CH1_Freq\" differs only in case from object \"ch1_freq\" in the same scope" {  } { { "../src/FSMC_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/FSMC_CTRL.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493900777733 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH1_Duty ch1_duty FSMC_CTRL.v(39) " "Verilog HDL Declaration information at FSMC_CTRL.v(39): object \"CH1_Duty\" differs only in case from object \"ch1_duty\" in the same scope" {  } { { "../src/FSMC_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/FSMC_CTRL.v" 39 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493900777734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH2_Wave ch2_wave FSMC_CTRL.v(40) " "Verilog HDL Declaration information at FSMC_CTRL.v(40): object \"CH2_Wave\" differs only in case from object \"ch2_wave\" in the same scope" {  } { { "../src/FSMC_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/FSMC_CTRL.v" 40 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493900777734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH2_Amp ch2_amp FSMC_CTRL.v(41) " "Verilog HDL Declaration information at FSMC_CTRL.v(41): object \"CH2_Amp\" differs only in case from object \"ch2_amp\" in the same scope" {  } { { "../src/FSMC_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/FSMC_CTRL.v" 41 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493900777734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH2_Freq ch2_freq FSMC_CTRL.v(42) " "Verilog HDL Declaration information at FSMC_CTRL.v(42): object \"CH2_Freq\" differs only in case from object \"ch2_freq\" in the same scope" {  } { { "../src/FSMC_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/FSMC_CTRL.v" 42 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493900777734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH2_Duty ch2_duty FSMC_CTRL.v(43) " "Verilog HDL Declaration information at FSMC_CTRL.v(43): object \"CH2_Duty\" differs only in case from object \"ch2_duty\" in the same scope" {  } { { "../src/FSMC_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/FSMC_CTRL.v" 43 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493900777734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH3_Wave ch3_wave FSMC_CTRL.v(44) " "Verilog HDL Declaration information at FSMC_CTRL.v(44): object \"CH3_Wave\" differs only in case from object \"ch3_wave\" in the same scope" {  } { { "../src/FSMC_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/FSMC_CTRL.v" 44 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493900777734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH3_Amp ch3_amp FSMC_CTRL.v(45) " "Verilog HDL Declaration information at FSMC_CTRL.v(45): object \"CH3_Amp\" differs only in case from object \"ch3_amp\" in the same scope" {  } { { "../src/FSMC_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/FSMC_CTRL.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493900777734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH3_Freq ch3_freq FSMC_CTRL.v(46) " "Verilog HDL Declaration information at FSMC_CTRL.v(46): object \"CH3_Freq\" differs only in case from object \"ch3_freq\" in the same scope" {  } { { "../src/FSMC_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/FSMC_CTRL.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493900777734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH3_Duty ch3_duty FSMC_CTRL.v(47) " "Verilog HDL Declaration information at FSMC_CTRL.v(47): object \"CH3_Duty\" differs only in case from object \"ch3_duty\" in the same scope" {  } { { "../src/FSMC_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/FSMC_CTRL.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493900777734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH4_Wave ch4_wave FSMC_CTRL.v(48) " "Verilog HDL Declaration information at FSMC_CTRL.v(48): object \"CH4_Wave\" differs only in case from object \"ch4_wave\" in the same scope" {  } { { "../src/FSMC_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/FSMC_CTRL.v" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493900777734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH4_Amp ch4_amp FSMC_CTRL.v(49) " "Verilog HDL Declaration information at FSMC_CTRL.v(49): object \"CH4_Amp\" differs only in case from object \"ch4_amp\" in the same scope" {  } { { "../src/FSMC_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/FSMC_CTRL.v" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493900777734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH4_Freq ch4_freq FSMC_CTRL.v(50) " "Verilog HDL Declaration information at FSMC_CTRL.v(50): object \"CH4_Freq\" differs only in case from object \"ch4_freq\" in the same scope" {  } { { "../src/FSMC_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/FSMC_CTRL.v" 50 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493900777734 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "CH4_Duty ch4_duty FSMC_CTRL.v(51) " "Verilog HDL Declaration information at FSMC_CTRL.v(51): object \"CH4_Duty\" differs only in case from object \"ch4_duty\" in the same scope" {  } { { "../src/FSMC_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/FSMC_CTRL.v" 51 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1493900777734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/generator2017-04-27/generator/src/fsmc_ctrl.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/generator2017-04-27/generator/src/fsmc_ctrl.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSMC_CTRL " "Found entity 1: FSMC_CTRL" {  } { { "../src/FSMC_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/FSMC_CTRL.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900777735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900777735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/generator2017-04-27/generator/core/sine_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/generator2017-04-27/generator/core/sine_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 SINE_ROM " "Found entity 1: SINE_ROM" {  } { { "../core/SINE_ROM.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/core/SINE_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900777738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900777738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/generator2017-04-27/generator/core/tri_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/generator2017-04-27/generator/core/tri_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 TRI_ROM " "Found entity 1: TRI_ROM" {  } { { "../core/TRI_ROM.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/core/TRI_ROM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900777740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900777740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/generator2017-04-27/generator/core/fsmc_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/generator2017-04-27/generator/core/fsmc_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 FSMC_RAM " "Found entity 1: FSMC_RAM" {  } { { "../core/FSMC_RAM.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/core/FSMC_RAM.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900777742 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900777742 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpga/generator2017-04-27/generator/core/pll.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpga/generator2017-04-27/generator/core/pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL " "Found entity 1: PLL" {  } { { "../core/PLL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/core/PLL.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900777745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900777745 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "GeneraterTop " "Elaborating entity \"GeneraterTop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1493900777832 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RST_Ctrl RST_Ctrl:res_ctrl " "Elaborating entity \"RST_Ctrl\" for hierarchy \"RST_Ctrl:res_ctrl\"" {  } { { "../src/GeneraterTop.v" "res_ctrl" { Text "E:/FPGA/Generator2017-04-27/Generator/src/GeneraterTop.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900777850 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMC_CTRL FSMC_CTRL:fsmc " "Elaborating entity \"FSMC_CTRL\" for hierarchy \"FSMC_CTRL:fsmc\"" {  } { { "../src/GeneraterTop.v" "fsmc" { Text "E:/FPGA/Generator2017-04-27/Generator/src/GeneraterTop.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900777858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL FSMC_CTRL:fsmc\|PLL:pll " "Elaborating entity \"PLL\" for hierarchy \"FSMC_CTRL:fsmc\|PLL:pll\"" {  } { { "../src/FSMC_CTRL.v" "pll" { Text "E:/FPGA/Generator2017-04-27/Generator/src/FSMC_CTRL.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900777928 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll FSMC_CTRL:fsmc\|PLL:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"FSMC_CTRL:fsmc\|PLL:pll\|altpll:altpll_component\"" {  } { { "../core/PLL.v" "altpll_component" { Text "E:/FPGA/Generator2017-04-27/Generator/core/PLL.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900777979 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FSMC_CTRL:fsmc\|PLL:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"FSMC_CTRL:fsmc\|PLL:pll\|altpll:altpll_component\"" {  } { { "../core/PLL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/core/PLL.v" 91 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900778001 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FSMC_CTRL:fsmc\|PLL:pll\|altpll:altpll_component " "Instantiated megafunction \"FSMC_CTRL:fsmc\|PLL:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 4 " "Parameter \"clk0_multiply_by\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 40000 " "Parameter \"inclk0_input_frequency\" = \"40000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778013 ""}  } { { "../core/PLL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/core/PLL.v" 91 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493900778013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/pll_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/pll_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL_altpll " "Found entity 1: PLL_altpll" {  } { { "db/pll_altpll.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/pll_altpll.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900778086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900778086 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL_altpll FSMC_CTRL:fsmc\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated " "Elaborating entity \"PLL_altpll\" for hierarchy \"FSMC_CTRL:fsmc\|PLL:pll\|altpll:altpll_component\|PLL_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/quartus/15.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778087 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FSMC_RAM FSMC_CTRL:fsmc\|FSMC_RAM:ram " "Elaborating entity \"FSMC_RAM\" for hierarchy \"FSMC_CTRL:fsmc\|FSMC_RAM:ram\"" {  } { { "../src/FSMC_CTRL.v" "ram" { Text "E:/FPGA/Generator2017-04-27/Generator/src/FSMC_CTRL.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778106 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram FSMC_CTRL:fsmc\|FSMC_RAM:ram\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"FSMC_CTRL:fsmc\|FSMC_RAM:ram\|altsyncram:altsyncram_component\"" {  } { { "../core/FSMC_RAM.v" "altsyncram_component" { Text "E:/FPGA/Generator2017-04-27/Generator/core/FSMC_RAM.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778151 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FSMC_CTRL:fsmc\|FSMC_RAM:ram\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"FSMC_CTRL:fsmc\|FSMC_RAM:ram\|altsyncram:altsyncram_component\"" {  } { { "../core/FSMC_RAM.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/core/FSMC_RAM.v" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900778174 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FSMC_CTRL:fsmc\|FSMC_RAM:ram\|altsyncram:altsyncram_component " "Instantiated megafunction \"FSMC_CTRL:fsmc\|FSMC_RAM:ram\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file FSMC_RAM.mif " "Parameter \"init_file\" = \"FSMC_RAM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram0 " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=ram0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a OLD_DATA " "Parameter \"read_during_write_mode_port_a\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778178 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778178 ""}  } { { "../core/FSMC_RAM.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/core/FSMC_RAM.v" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493900778178 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9rj1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9rj1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9rj1 " "Found entity 1: altsyncram_9rj1" {  } { { "db/altsyncram_9rj1.tdf" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/altsyncram_9rj1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900778244 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900778244 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9rj1 FSMC_CTRL:fsmc\|FSMC_RAM:ram\|altsyncram:altsyncram_component\|altsyncram_9rj1:auto_generated " "Elaborating entity \"altsyncram_9rj1\" for hierarchy \"FSMC_CTRL:fsmc\|FSMC_RAM:ram\|altsyncram:altsyncram_component\|altsyncram_9rj1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_64a2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_64a2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_64a2 " "Found entity 1: altsyncram_64a2" {  } { { "db/altsyncram_64a2.tdf" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/altsyncram_64a2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900778324 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900778324 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_64a2 FSMC_CTRL:fsmc\|FSMC_RAM:ram\|altsyncram:altsyncram_component\|altsyncram_9rj1:auto_generated\|altsyncram_64a2:altsyncram1 " "Elaborating entity \"altsyncram_64a2\" for hierarchy \"FSMC_CTRL:fsmc\|FSMC_RAM:ram\|altsyncram:altsyncram_component\|altsyncram_9rj1:auto_generated\|altsyncram_64a2:altsyncram1\"" {  } { { "db/altsyncram_9rj1.tdf" "altsyncram1" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/altsyncram_9rj1.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900778325 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 16 E:/FPGA/Generator2017-04-27/Generator/core/FSMC_RAM.mif " "Memory depth (256) in the design file differs from memory depth (16) in the Memory Initialization File \"E:/FPGA/Generator2017-04-27/Generator/core/FSMC_RAM.mif\" -- setting initial value for remaining addresses to 0" {  } { { "../core/FSMC_RAM.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/core/FSMC_RAM.v" 89 0 0 } }  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Quartus II" 0 -1 1493900778332 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom FSMC_CTRL:fsmc\|FSMC_RAM:ram\|altsyncram:altsyncram_component\|altsyncram_9rj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"FSMC_CTRL:fsmc\|FSMC_RAM:ram\|altsyncram:altsyncram_component\|altsyncram_9rj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_9rj1.tdf" "mgl_prim2" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/altsyncram_9rj1.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779166 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FSMC_CTRL:fsmc\|FSMC_RAM:ram\|altsyncram:altsyncram_component\|altsyncram_9rj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"FSMC_CTRL:fsmc\|FSMC_RAM:ram\|altsyncram:altsyncram_component\|altsyncram_9rj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_9rj1.tdf" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/altsyncram_9rj1.tdf" 39 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900779190 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FSMC_CTRL:fsmc\|FSMC_RAM:ram\|altsyncram:altsyncram_component\|altsyncram_9rj1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"FSMC_CTRL:fsmc\|FSMC_RAM:ram\|altsyncram:altsyncram_component\|altsyncram_9rj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000000000000000 " "Parameter \"CVALUE\" = \"0000000000000000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1918987568 " "Parameter \"NODE_NAME\" = \"1918987568\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 256 " "Parameter \"NUMWORDS\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 5 " "Parameter \"SHIFT_COUNT_BITS\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 16 " "Parameter \"WIDTH_WORD\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779193 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 8 " "Parameter \"WIDTHAD\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779193 ""}  } { { "db/altsyncram_9rj1.tdf" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/altsyncram_9rj1.tdf" 39 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493900779193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter FSMC_CTRL:fsmc\|FSMC_RAM:ram\|altsyncram:altsyncram_component\|altsyncram_9rj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"FSMC_CTRL:fsmc\|FSMC_RAM:ram\|altsyncram:altsyncram_component\|altsyncram_9rj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_mod_ram_rom.vhd" "jtag_signal_adapter" { Text "d:/quartus/15.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl FSMC_CTRL:fsmc\|FSMC_RAM:ram\|altsyncram:altsyncram_component\|altsyncram_9rj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"FSMC_CTRL:fsmc\|FSMC_RAM:ram\|altsyncram:altsyncram_component\|altsyncram_9rj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/quartus/15.0/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 228 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779340 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr FSMC_CTRL:fsmc\|FSMC_RAM:ram\|altsyncram:altsyncram_component\|altsyncram_9rj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"FSMC_CTRL:fsmc\|FSMC_RAM:ram\|altsyncram:altsyncram_component\|altsyncram_9rj1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/quartus/15.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 747 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779396 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLV5614_CTRL TLV5614_CTRL:dac " "Elaborating entity \"TLV5614_CTRL\" for hierarchy \"TLV5614_CTRL:dac\"" {  } { { "../src/GeneraterTop.v" "dac" { Text "E:/FPGA/Generator2017-04-27/Generator/src/GeneraterTop.v" 104 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779421 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WaveController WaveController:ch1_ctrl " "Elaborating entity \"WaveController\" for hierarchy \"WaveController:ch1_ctrl\"" {  } { { "../src/GeneraterTop.v" "ch1_ctrl" { Text "E:/FPGA/Generator2017-04-27/Generator/src/GeneraterTop.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779459 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "l_da_data WaveController.v(101) " "Verilog HDL or VHDL warning at WaveController.v(101): object \"l_da_data\" assigned a value but never read" {  } { { "../src/WaveController.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 101 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1493900779460 "|GeneraterTop|WaveController:ch1_ctrl"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SINE_ROM WaveController:ch1_ctrl\|SINE_ROM:sine_rom " "Elaborating entity \"SINE_ROM\" for hierarchy \"WaveController:ch1_ctrl\|SINE_ROM:sine_rom\"" {  } { { "../src/WaveController.v" "sine_rom" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779527 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram WaveController:ch1_ctrl\|SINE_ROM:sine_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"WaveController:ch1_ctrl\|SINE_ROM:sine_rom\|altsyncram:altsyncram_component\"" {  } { { "../core/SINE_ROM.v" "altsyncram_component" { Text "E:/FPGA/Generator2017-04-27/Generator/core/SINE_ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779539 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "WaveController:ch1_ctrl\|SINE_ROM:sine_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"WaveController:ch1_ctrl\|SINE_ROM:sine_rom\|altsyncram:altsyncram_component\"" {  } { { "../core/SINE_ROM.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/core/SINE_ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900779558 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WaveController:ch1_ctrl\|SINE_ROM:sine_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"WaveController:ch1_ctrl\|SINE_ROM:sine_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../core/Sinewave.mif " "Parameter \"init_file\" = \"../core/Sinewave.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1000 " "Parameter \"numwords_a\" = \"1000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779561 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779561 ""}  } { { "../core/SINE_ROM.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/core/SINE_ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493900779561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_16a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_16a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_16a1 " "Found entity 1: altsyncram_16a1" {  } { { "db/altsyncram_16a1.tdf" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/altsyncram_16a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900779633 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900779633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_16a1 WaveController:ch1_ctrl\|SINE_ROM:sine_rom\|altsyncram:altsyncram_component\|altsyncram_16a1:auto_generated " "Elaborating entity \"altsyncram_16a1\" for hierarchy \"WaveController:ch1_ctrl\|SINE_ROM:sine_rom\|altsyncram:altsyncram_component\|altsyncram_16a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779633 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TRI_ROM WaveController:ch1_ctrl\|TRI_ROM:tri_rom " "Elaborating entity \"TRI_ROM\" for hierarchy \"WaveController:ch1_ctrl\|TRI_ROM:tri_rom\"" {  } { { "../src/WaveController.v" "tri_rom" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779699 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram WaveController:ch1_ctrl\|TRI_ROM:tri_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"WaveController:ch1_ctrl\|TRI_ROM:tri_rom\|altsyncram:altsyncram_component\"" {  } { { "../core/TRI_ROM.v" "altsyncram_component" { Text "E:/FPGA/Generator2017-04-27/Generator/core/TRI_ROM.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779711 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "WaveController:ch1_ctrl\|TRI_ROM:tri_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"WaveController:ch1_ctrl\|TRI_ROM:tri_rom\|altsyncram:altsyncram_component\"" {  } { { "../core/TRI_ROM.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/core/TRI_ROM.v" 82 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900779729 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WaveController:ch1_ctrl\|TRI_ROM:tri_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"WaveController:ch1_ctrl\|TRI_ROM:tri_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../core/Triwave.mif " "Parameter \"init_file\" = \"../core/Triwave.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1000 " "Parameter \"numwords_a\" = \"1000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779732 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779732 ""}  } { { "../core/TRI_ROM.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/core/TRI_ROM.v" 82 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493900779732 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_13a1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_13a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_13a1 " "Found entity 1: altsyncram_13a1" {  } { { "db/altsyncram_13a1.tdf" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/altsyncram_13a1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900779808 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900779808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_13a1 WaveController:ch1_ctrl\|TRI_ROM:tri_rom\|altsyncram:altsyncram_component\|altsyncram_13a1:auto_generated " "Elaborating entity \"altsyncram_13a1\" for hierarchy \"WaveController:ch1_ctrl\|TRI_ROM:tri_rom\|altsyncram:altsyncram_component\|altsyncram_13a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/quartus/15.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900779809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_flow_sel_hs31.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_hs31.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_flow_sel_hs31 " "Found entity 1: sld_ela_trigger_flow_sel_hs31" {  } { { "db/sld_ela_trigger_flow_sel_hs31.tdf" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/sld_ela_trigger_flow_sel_hs31.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900781273 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900781273 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_generator_auto_signaltap_0_flow_mgr_c90c.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_generator_auto_signaltap_0_flow_mgr_c90c.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_Generator_auto_signaltap_0_flow_mgr_c90c " "Found entity 1: sld_reserved_Generator_auto_signaltap_0_flow_mgr_c90c" {  } { { "db/sld_reserved_generator_auto_signaltap_0_flow_mgr_c90c.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/sld_reserved_generator_auto_signaltap_0_flow_mgr_c90c.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900781340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900781340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b124.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b124.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b124 " "Found entity 1: altsyncram_b124" {  } { { "db/altsyncram_b124.tdf" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/altsyncram_b124.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900781719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900781719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_rsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_rsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_rsc " "Found entity 1: mux_rsc" {  } { { "db/mux_rsc.tdf" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/mux_rsc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900781936 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900781936 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900782045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900782045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_qgi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_qgi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_qgi " "Found entity 1: cntr_qgi" {  } { { "db/cntr_qgi.tdf" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/cntr_qgi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900782191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900782191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_sgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_sgc " "Found entity 1: cmpr_sgc" {  } { { "db/cmpr_sgc.tdf" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/cmpr_sgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900782266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900782266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_g9j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_g9j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_g9j " "Found entity 1: cntr_g9j" {  } { { "db/cntr_g9j.tdf" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/cntr_g9j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900782364 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900782364 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900782497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900782497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_rgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_rgc " "Found entity 1: cmpr_rgc" {  } { { "db/cmpr_rgc.tdf" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/cmpr_rgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900782572 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900782572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900782674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900782674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900782751 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900782751 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900782939 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1493900783030 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.05.04.20:26:31 Progress: Loading sldeadc5d3b/alt_sld_fab_wrapper_hw.tcl " "2017.05.04.20:26:31 Progress: Loading sldeadc5d3b/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1493900791602 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1493900795757 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1493900796044 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1493900798737 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1493900798772 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1493900798818 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1493900798909 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1493900798918 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Quartus II" 0 -1 1493900798919 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Quartus II" 0 -1 1493900800930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeadc5d3b/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeadc5d3b/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldeadc5d3b/alt_sld_fab.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/ip/sldeadc5d3b/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900801170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900801170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900801251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900801251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900801254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900801254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900801272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900801272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 129 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900801344 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900801344 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900801344 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/ip/sldeadc5d3b/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900801375 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900801375 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Quartus II" 0 -1 1493900801971 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Quartus II" 0 -1 1493900801971 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1493900801971 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Quartus II" 0 -1 1493900801971 ""}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "Quartus II" 0 -1 1493900801971 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "24 " "Inferred 24 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "WaveController:ch3_ctrl\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WaveController:ch3_ctrl\|Mult1\"" {  } { { "../src/WaveController.v" "Mult1" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 140 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900804862 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WaveController:ch3_ctrl\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WaveController:ch3_ctrl\|Mult0\"" {  } { { "../src/WaveController.v" "Mult0" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900804862 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WaveController:ch3_ctrl\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WaveController:ch3_ctrl\|Mult2\"" {  } { { "../src/WaveController.v" "Mult2" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900804862 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WaveController:ch4_ctrl\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WaveController:ch4_ctrl\|Mult1\"" {  } { { "../src/WaveController.v" "Mult1" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 140 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900804862 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WaveController:ch4_ctrl\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WaveController:ch4_ctrl\|Mult0\"" {  } { { "../src/WaveController.v" "Mult0" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900804862 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WaveController:ch4_ctrl\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WaveController:ch4_ctrl\|Mult2\"" {  } { { "../src/WaveController.v" "Mult2" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900804862 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WaveController:ch2_ctrl\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WaveController:ch2_ctrl\|Mult1\"" {  } { { "../src/WaveController.v" "Mult1" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 140 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900804862 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WaveController:ch2_ctrl\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WaveController:ch2_ctrl\|Mult0\"" {  } { { "../src/WaveController.v" "Mult0" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900804862 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WaveController:ch2_ctrl\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WaveController:ch2_ctrl\|Mult2\"" {  } { { "../src/WaveController.v" "Mult2" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900804862 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WaveController:ch1_ctrl\|Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WaveController:ch1_ctrl\|Mult1\"" {  } { { "../src/WaveController.v" "Mult1" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 140 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900804862 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WaveController:ch1_ctrl\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WaveController:ch1_ctrl\|Mult0\"" {  } { { "../src/WaveController.v" "Mult0" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 128 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900804862 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "WaveController:ch1_ctrl\|Mult2 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"WaveController:ch1_ctrl\|Mult2\"" {  } { { "../src/WaveController.v" "Mult2" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 169 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900804862 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "WaveController:ch3_ctrl\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"WaveController:ch3_ctrl\|Mod2\"" {  } { { "../src/WaveController.v" "Mod2" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900804862 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "WaveController:ch4_ctrl\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"WaveController:ch4_ctrl\|Mod2\"" {  } { { "../src/WaveController.v" "Mod2" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900804862 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "WaveController:ch2_ctrl\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"WaveController:ch2_ctrl\|Mod2\"" {  } { { "../src/WaveController.v" "Mod2" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900804862 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "WaveController:ch1_ctrl\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"WaveController:ch1_ctrl\|Mod2\"" {  } { { "../src/WaveController.v" "Mod2" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 150 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900804862 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "WaveController:ch3_ctrl\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"WaveController:ch3_ctrl\|Mod1\"" {  } { { "../src/WaveController.v" "Mod1" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900804862 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "WaveController:ch3_ctrl\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"WaveController:ch3_ctrl\|Mod0\"" {  } { { "../src/WaveController.v" "Mod0" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900804862 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "WaveController:ch4_ctrl\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"WaveController:ch4_ctrl\|Mod1\"" {  } { { "../src/WaveController.v" "Mod1" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900804862 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "WaveController:ch4_ctrl\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"WaveController:ch4_ctrl\|Mod0\"" {  } { { "../src/WaveController.v" "Mod0" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900804862 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "WaveController:ch2_ctrl\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"WaveController:ch2_ctrl\|Mod1\"" {  } { { "../src/WaveController.v" "Mod1" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900804862 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "WaveController:ch2_ctrl\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"WaveController:ch2_ctrl\|Mod0\"" {  } { { "../src/WaveController.v" "Mod0" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900804862 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "WaveController:ch1_ctrl\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"WaveController:ch1_ctrl\|Mod1\"" {  } { { "../src/WaveController.v" "Mod1" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 137 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900804862 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "WaveController:ch1_ctrl\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"WaveController:ch1_ctrl\|Mod0\"" {  } { { "../src/WaveController.v" "Mod0" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 125 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900804862 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1493900804862 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "WaveController:ch3_ctrl\|lpm_mult:Mult1 " "Elaborated megafunction instantiation \"WaveController:ch3_ctrl\|lpm_mult:Mult1\"" {  } { { "../src/WaveController.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 140 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900804942 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WaveController:ch3_ctrl\|lpm_mult:Mult1 " "Instantiated megafunction \"WaveController:ch3_ctrl\|lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 24 " "Parameter \"LPM_WIDTHA\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900804944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900804944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900804944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900804944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900804944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900804944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900804944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900804944 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900804944 ""}  } { { "../src/WaveController.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 140 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493900804944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_mbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_mbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_mbt " "Found entity 1: mult_mbt" {  } { { "db/mult_mbt.tdf" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/mult_mbt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900805012 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900805012 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "WaveController:ch3_ctrl\|lpm_mult:Mult2 " "Elaborated megafunction instantiation \"WaveController:ch3_ctrl\|lpm_mult:Mult2\"" {  } { { "../src/WaveController.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 169 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900805236 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WaveController:ch3_ctrl\|lpm_mult:Mult2 " "Instantiated megafunction \"WaveController:ch3_ctrl\|lpm_mult:Mult2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 23 " "Parameter \"LPM_WIDTHA\" = \"23\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900805238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900805238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 31 " "Parameter \"LPM_WIDTHP\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900805238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 31 " "Parameter \"LPM_WIDTHR\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900805238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900805238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900805238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900805238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900805238 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900805238 ""}  } { { "../src/WaveController.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 169 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493900805238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_kbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_kbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_kbt " "Found entity 1: mult_kbt" {  } { { "db/mult_kbt.tdf" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/mult_kbt.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900805304 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900805304 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "WaveController:ch3_ctrl\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"WaveController:ch3_ctrl\|lpm_divide:Mod2\"" {  } { { "../src/WaveController.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 150 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900805399 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "WaveController:ch3_ctrl\|lpm_divide:Mod2 " "Instantiated megafunction \"WaveController:ch3_ctrl\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 11 " "Parameter \"LPM_WIDTHN\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900805400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900805400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900805400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1493900805400 ""}  } { { "../src/WaveController.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 150 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1493900805400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_dcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_dcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_dcm " "Found entity 1: lpm_divide_dcm" {  } { { "db/lpm_divide_dcm.tdf" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/lpm_divide_dcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900805467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900805467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_2nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_2nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_2nh " "Found entity 1: sign_div_unsign_2nh" {  } { { "db/sign_div_unsign_2nh.tdf" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/sign_div_unsign_2nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900805488 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900805488 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o9f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o9f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o9f " "Found entity 1: alt_u_div_o9f" {  } { { "db/alt_u_div_o9f.tdf" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/alt_u_div_o9f.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900805520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900805520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_7pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_7pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_7pc " "Found entity 1: add_sub_7pc" {  } { { "db/add_sub_7pc.tdf" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/add_sub_7pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900805625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900805625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_8pc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_8pc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_8pc " "Found entity 1: add_sub_8pc" {  } { { "db/add_sub_8pc.tdf" "" { Text "E:/FPGA/Generator2017-04-27/Generator/prj/db/add_sub_8pc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1493900805697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1493900805697 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 -1 1493900806963 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "204 " "Ignored 204 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "204 " "Ignored 204 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Quartus II" 0 -1 1493900806983 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1493900806983 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../src/TLV5614_CTRL.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/TLV5614_CTRL.v" 68 -1 0 } } { "../src/WaveController.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/WaveController.v" 71 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1493900807019 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1493900807019 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "DAC_PD VCC " "Pin \"DAC_PD\" is stuck at VCC" {  } { { "../src/GeneraterTop.v" "" { Text "E:/FPGA/Generator2017-04-27/Generator/src/GeneraterTop.v" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1493900808143 "|GeneraterTop|DAC_PD"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1493900808143 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1493900808484 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "2 " "2 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1493900811211 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2045 " "Implemented 2045 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "27 " "Implemented 27 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1493900811275 ""} { "Info" "ICUT_CUT_TM_OPINS" "12 " "Implemented 12 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1493900811275 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1493900811275 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1809 " "Implemented 1809 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1493900811275 ""} { "Info" "ICUT_CUT_TM_RAMS" "144 " "Implemented 144 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1493900811275 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1493900811275 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "36 " "Implemented 36 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1493900811275 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1493900811275 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/FPGA/Generator2017-04-27/Generator/prj/output_files/Generator.map.smsg " "Generated suppressed messages file E:/FPGA/Generator2017-04-27/Generator/prj/output_files/Generator.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1493900811737 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "796 " "Peak virtual memory: 796 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1493900812505 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 04 20:26:52 2017 " "Processing ended: Thu May 04 20:26:52 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1493900812505 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:15 " "Elapsed time: 00:01:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1493900812505 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:48 " "Total CPU time (on all processors): 00:01:48" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1493900812505 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1493900812505 ""}
