Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Nov 17 18:10:09 2023
| Host         : TeddyLaptop running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7z020
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    41 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     6 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              43 |           14 |
| No           | No                    | Yes                    |              44 |           10 |
| No           | Yes                   | No                     |              32 |            9 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              24 |            9 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------+----------------------------------+-------------------------+------------------+----------------+--------------+
|         Clock Signal         |           Enable Signal          |     Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------+----------------------------------+-------------------------+------------------+----------------+--------------+
|  clk_inst/inst/clk_out1      |                                  |                         |                1 |              1 |         1.00 |
|  clk_inst/inst/clk_out1      | clock_inst/hrs00                 | gen_clock_en_inst/AR[0] |                2 |              4 |         2.00 |
|  clk_inst/inst/clk_out1      | clock_inst/hrs10                 | gen_clock_en_inst/AR[0] |                1 |              4 |         4.00 |
|  clk_inst/inst/clk_out1      | clock_inst/min10                 | gen_clock_en_inst/AR[0] |                1 |              4 |         4.00 |
|  clk_inst/inst/clk_out1      | gen_clock_en_inst/o_reg[22]_0[0] | gen_clock_en_inst/AR[0] |                2 |              4 |         2.00 |
|  clk_inst/inst/clk_out1      | gen_clock_en_inst/o_reg[26]_1[0] | gen_clock_en_inst/AR[0] |                2 |              4 |         2.00 |
|  clk_inst/inst/clk_out1      | gen_clock_en_inst/sec0_reg[3][0] | gen_clock_en_inst/AR[0] |                1 |              4 |         4.00 |
|  clock_inst/min0_reg[2]_0[0] |                                  |                         |                2 |              7 |         3.50 |
|  clock_inst/hrs0_reg[2]_0[0] |                                  |                         |                3 |              7 |         2.33 |
|  clock_inst/E[0]             |                                  |                         |                2 |              7 |         3.50 |
|  clock_inst/sec1_reg[2]_0[0] |                                  |                         |                2 |              7 |         3.50 |
|  clock_inst/min1_reg[2]_0[0] |                                  |                         |                2 |              7 |         3.50 |
|  dec_hrs1_inst/dec_out_n_0   |                                  |                         |                2 |              7 |         3.50 |
|  clk_div/CLK                 |                                  | gen_clock_en_inst/AR[0] |                2 |             12 |         6.00 |
|  clk_inst/inst/clk_out1      |                                  | clk_div/clk_out         |                9 |             32 |         3.56 |
|  clk_inst/inst/clk_out1      |                                  | gen_clock_en_inst/AR[0] |                8 |             32 |         4.00 |
+------------------------------+----------------------------------+-------------------------+------------------+----------------+--------------+


