INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Education/year3/term1/HW_SYS_LAB/TermProject/VivadoProject/VivadoProject.srcs/sources_1/new/calculatorSystem.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calculatorSystem
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Education/year3/term1/HW_SYS_LAB/TermProject/VivadoProject/VivadoProject.srcs/calAndInput_sim/new/calAndInput_Tester.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module calAndInput_Tester
