
*** Running vivado
    with args -log design_1_Meanpool_Connection_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_Meanpool_Connection_0_0.tcl



****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:33 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source design_1_Meanpool_Connection_0_0.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.ip_user_files/ip'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository 'c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.ip_user_files/ip/blk_mem_gen_0'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2021.1/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.cache/ip 
Command: synth_design -top design_1_Meanpool_Connection_0_0 -part xc7z020clg484-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 23800
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 1133.441 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'design_1_Meanpool_Connection_0_0' [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Meanpool_Connection_0_0/synth/design_1_Meanpool_Connection_0_0.vhd:66]
INFO: [Synth 8-3491] module 'Meanpool_Connection' declared at 'C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Meanpool_Connection.vhd:38' bound to instance 'U0' of component 'Meanpool_Connection' [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Meanpool_Connection_0_0/synth/design_1_Meanpool_Connection_0_0.vhd:93]
INFO: [Synth 8-638] synthesizing module 'Meanpool_Connection' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Meanpool_Connection.vhd:59]
INFO: [Synth 8-638] synthesizing module 'Mean_Input_Window' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Mean_Input_Window.vhd:54]
INFO: [Synth 8-256] done synthesizing module 'Mean_Input_Window' (1#1) [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Mean_Input_Window.vhd:54]
INFO: [Synth 8-638] synthesizing module 'MeanPoolingKernel' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/MeanPoolingKernel.vhd:30]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/MeanPoolingKernel.vhd:32]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/MeanPoolingKernel.vhd:33]
WARNING: [Synth 8-613] shared variable will be implemented as local to architecture [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/MeanPoolingKernel.vhd:34]
INFO: [Synth 8-256] done synthesizing module 'MeanPoolingKernel' (2#1) [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/kernel/MeanPoolingKernel.vhd:30]
INFO: [Synth 8-256] done synthesizing module 'Meanpool_Connection' (3#1) [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Meanpool_Connection.vhd:59]
INFO: [Synth 8-256] done synthesizing module 'design_1_Meanpool_Connection_0_0' (4#1) [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Meanpool_Connection_0_0/synth/design_1_Meanpool_Connection_0_0.vhd:66]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1133.441 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1133.441 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 1133.441 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1133.441 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1133.441 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 1133.441 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1133.441 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1133.441 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1133.441 ; gain = 0.000
---------------------------------------------------------------------------------
WARNING: [Synth 8-327] inferring latch for variable 'window_out_reg' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Mean_Input_Window.vhd:57]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 1133.441 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   16 Bit       Adders := 4     
	   2 Input   15 Bit       Adders := 1     
+---Registers : 
	               16 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   16 Bit        Muxes := 3     
	   2 Input   15 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:28 . Memory (MB): peak = 1133.441 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:29 ; elapsed = 00:00:36 . Memory (MB): peak = 1133.441 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1133.441 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:36 . Memory (MB): peak = 1134.059 ; gain = 0.617
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1142.531 ; gain = 9.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1142.531 ; gain = 9.090
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[15] with 1st driver pin 'RAM_data[15]' [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Meanpool_Connection_0_0/synth/design_1_Meanpool_Connection_0_0.vhd:56]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[15] with 2nd driver pin 'U0/Mean_input/window_out_reg[15]/Q' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Mean_Input_Window.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[14] with 1st driver pin 'RAM_data[14]' [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Meanpool_Connection_0_0/synth/design_1_Meanpool_Connection_0_0.vhd:56]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[14] with 2nd driver pin 'U0/Mean_input/window_out_reg[14]/Q' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Mean_Input_Window.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[13] with 1st driver pin 'RAM_data[13]' [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Meanpool_Connection_0_0/synth/design_1_Meanpool_Connection_0_0.vhd:56]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[13] with 2nd driver pin 'U0/Mean_input/window_out_reg[13]/Q' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Mean_Input_Window.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[12] with 1st driver pin 'RAM_data[12]' [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Meanpool_Connection_0_0/synth/design_1_Meanpool_Connection_0_0.vhd:56]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[12] with 2nd driver pin 'U0/Mean_input/window_out_reg[12]/Q' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Mean_Input_Window.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[11] with 1st driver pin 'RAM_data[11]' [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Meanpool_Connection_0_0/synth/design_1_Meanpool_Connection_0_0.vhd:56]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[11] with 2nd driver pin 'U0/Mean_input/window_out_reg[11]/Q' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Mean_Input_Window.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[10] with 1st driver pin 'RAM_data[10]' [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Meanpool_Connection_0_0/synth/design_1_Meanpool_Connection_0_0.vhd:56]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[10] with 2nd driver pin 'U0/Mean_input/window_out_reg[10]/Q' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Mean_Input_Window.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[9] with 1st driver pin 'RAM_data[9]' [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Meanpool_Connection_0_0/synth/design_1_Meanpool_Connection_0_0.vhd:56]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[9] with 2nd driver pin 'U0/Mean_input/window_out_reg[9]/Q' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Mean_Input_Window.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[8] with 1st driver pin 'RAM_data[8]' [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Meanpool_Connection_0_0/synth/design_1_Meanpool_Connection_0_0.vhd:56]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[8] with 2nd driver pin 'U0/Mean_input/window_out_reg[8]/Q' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Mean_Input_Window.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[7] with 1st driver pin 'RAM_data[7]' [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Meanpool_Connection_0_0/synth/design_1_Meanpool_Connection_0_0.vhd:56]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[7] with 2nd driver pin 'U0/Mean_input/window_out_reg[7]/Q' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Mean_Input_Window.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[6] with 1st driver pin 'RAM_data[6]' [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Meanpool_Connection_0_0/synth/design_1_Meanpool_Connection_0_0.vhd:56]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[6] with 2nd driver pin 'U0/Mean_input/window_out_reg[6]/Q' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Mean_Input_Window.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[5] with 1st driver pin 'RAM_data[5]' [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Meanpool_Connection_0_0/synth/design_1_Meanpool_Connection_0_0.vhd:56]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[5] with 2nd driver pin 'U0/Mean_input/window_out_reg[5]/Q' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Mean_Input_Window.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[4] with 1st driver pin 'RAM_data[4]' [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Meanpool_Connection_0_0/synth/design_1_Meanpool_Connection_0_0.vhd:56]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[4] with 2nd driver pin 'U0/Mean_input/window_out_reg[4]/Q' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Mean_Input_Window.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[3] with 1st driver pin 'RAM_data[3]' [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Meanpool_Connection_0_0/synth/design_1_Meanpool_Connection_0_0.vhd:56]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[3] with 2nd driver pin 'U0/Mean_input/window_out_reg[3]/Q' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Mean_Input_Window.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[2] with 1st driver pin 'RAM_data[2]' [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Meanpool_Connection_0_0/synth/design_1_Meanpool_Connection_0_0.vhd:56]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[2] with 2nd driver pin 'U0/Mean_input/window_out_reg[2]/Q' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Mean_Input_Window.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[1] with 1st driver pin 'RAM_data[1]' [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Meanpool_Connection_0_0/synth/design_1_Meanpool_Connection_0_0.vhd:56]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[1] with 2nd driver pin 'U0/Mean_input/window_out_reg[1]/Q' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Mean_Input_Window.vhd:57]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[0] with 1st driver pin 'RAM_data[0]' [c:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.gen/sources_1/bd/design_1/ip/design_1_Meanpool_Connection_0_0/synth/design_1_Meanpool_Connection_0_0.vhd:56]
CRITICAL WARNING: [Synth 8-6859] multi-driven net on pin RAM_data[0] with 2nd driver pin 'U0/Mean_input/window_out_reg[0]/Q' [C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.srcs/sources_1/new/Mean_Input_Window.vhd:57]

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|       16|Failed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1142.531 ; gain = 9.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1142.531 ; gain = 9.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1142.531 ; gain = 9.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1142.531 ; gain = 9.090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    33|
|2     |LUT1   |    16|
|3     |LUT2   |    55|
|4     |LUT3   |    22|
|5     |LUT4   |    16|
|6     |LUT5   |    19|
|7     |LUT6   |    73|
|8     |FDCE   |    58|
|9     |LD     |    16|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:35 ; elapsed = 00:00:41 . Memory (MB): peak = 1142.531 ; gain = 9.090
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 32 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:23 ; elapsed = 00:00:38 . Memory (MB): peak = 1142.531 ; gain = 9.090
Synthesis Optimization Complete : Time (s): cpu = 00:00:35 ; elapsed = 00:00:42 . Memory (MB): peak = 1142.531 ; gain = 9.090
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1152.566 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1170.332 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 16 instances were transformed.
  LD => LDCE: 16 instances

Synth Design complete, checksum: b348f7d1
INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 6 Warnings, 32 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:48 . Memory (MB): peak = 1170.332 ; gain = 36.891
INFO: [Common 17-1381] The checkpoint 'C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.runs/design_1_Meanpool_Connection_0_0_synth_1/design_1_Meanpool_Connection_0_0.dcp' has been generated.
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Yarne/FPGA_PROJECT/FPGA_project_final_solution/FPGA_project_group4/FPGA_project_group4.runs/design_1_Meanpool_Connection_0_0_synth_1/design_1_Meanpool_Connection_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file design_1_Meanpool_Connection_0_0_utilization_synth.rpt -pb design_1_Meanpool_Connection_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue Nov 30 02:44:41 2021...
