Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Mar 21 13:08:52 2022
| Host         : AaronThinkPad running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file System_timing_summary_routed.rpt -pb System_timing_summary_routed.pb -rpx System_timing_summary_routed.rpx -warn_on_violation
| Design       : System
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: Inst_keyboard/ps2_keyboard_0/debounce_ps2_clk/result_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 11 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.434        0.000                      0                  958        0.106        0.000                      0                  958        3.500        0.000                       0                   500  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.434        0.000                      0                  958        0.106        0.000                      0                  958        3.500        0.000                       0                   500  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.434ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.434ns  (required time - arrival time)
  Source:                 Inst_uart/Inst_uart/rx_error_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_uart/odataArray_reg[74]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.972ns  (logic 1.119ns (22.508%)  route 3.853ns (77.492%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 12.855 - 8.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.742     5.376    Inst_uart/Inst_uart/clock_IBUF_BUFG
    SLICE_X38Y29         FDCE                                         r  Inst_uart/Inst_uart/rx_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518     5.894 f  Inst_uart/Inst_uart/rx_error_reg/Q
                         net (fo=2, routed)           0.978     6.873    Inst_uart/Inst_uart/rx_error
    SLICE_X37Y28         LUT4 (Prop_lut4_I1_O)        0.152     7.025 r  Inst_uart/Inst_uart/sel[5]_i_1/O
                         net (fo=18, routed)          1.263     8.287    Inst_uart/Inst_uart/rx_busy_reg_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.332     8.619 r  Inst_uart/Inst_uart/odataArray[127]_i_3/O
                         net (fo=4, routed)           0.759     9.379    Inst_uart/Inst_uart/odataArray[127]_i_3_n_0
    SLICE_X30Y32         LUT4 (Prop_lut4_I0_O)        0.117     9.496 r  Inst_uart/Inst_uart/odataArray[79]_i_1/O
                         net (fo=8, routed)           0.852    10.348    Inst_uart/Inst_uart_n_23
    SLICE_X26Y36         FDRE                                         r  Inst_uart/odataArray_reg[74]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.497    12.855    Inst_uart/clock_IBUF_BUFG
    SLICE_X26Y36         FDRE                                         r  Inst_uart/odataArray_reg[74]/C
                         clock pessimism              0.391    13.246    
                         clock uncertainty           -0.035    13.211    
    SLICE_X26Y36         FDRE (Setup_fdre_C_CE)      -0.429    12.782    Inst_uart/odataArray_reg[74]
  -------------------------------------------------------------------
                         required time                         12.782    
                         arrival time                         -10.348    
  -------------------------------------------------------------------
                         slack                                  2.434    

Slack (MET) :             2.492ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 1.171ns (23.395%)  route 3.834ns (76.605%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.738     5.372    Inst_keyboard/ps2_keyboard_0/clock_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.478     5.850 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=52, routed)          1.957     7.807    Inst_keyboard/ps2_keyboard_0/ps2_code[5]
    SLICE_X37Y26         LUT6 (Prop_lut6_I1_O)        0.295     8.102 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.154     8.256    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.380 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.403     8.783    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.124     8.907 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.674     9.581    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.150     9.731 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.647    10.377    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X39Y26         FDRE                                         r  Inst_keyboard/ascii_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.563    12.921    Inst_keyboard/clock_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  Inst_keyboard/ascii_reg[1]/C
                         clock pessimism              0.391    13.312    
                         clock uncertainty           -0.035    13.277    
    SLICE_X39Y26         FDRE (Setup_fdre_C_CE)      -0.407    12.870    Inst_keyboard/ascii_reg[1]
  -------------------------------------------------------------------
                         required time                         12.870    
                         arrival time                         -10.377    
  -------------------------------------------------------------------
                         slack                                  2.492    

Slack (MET) :             2.492ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 1.171ns (23.395%)  route 3.834ns (76.605%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.738     5.372    Inst_keyboard/ps2_keyboard_0/clock_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.478     5.850 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=52, routed)          1.957     7.807    Inst_keyboard/ps2_keyboard_0/ps2_code[5]
    SLICE_X37Y26         LUT6 (Prop_lut6_I1_O)        0.295     8.102 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.154     8.256    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.380 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.403     8.783    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.124     8.907 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.674     9.581    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.150     9.731 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.647    10.377    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X39Y26         FDRE                                         r  Inst_keyboard/ascii_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.563    12.921    Inst_keyboard/clock_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  Inst_keyboard/ascii_reg[2]/C
                         clock pessimism              0.391    13.312    
                         clock uncertainty           -0.035    13.277    
    SLICE_X39Y26         FDRE (Setup_fdre_C_CE)      -0.407    12.870    Inst_keyboard/ascii_reg[2]
  -------------------------------------------------------------------
                         required time                         12.870    
                         arrival time                         -10.377    
  -------------------------------------------------------------------
                         slack                                  2.492    

Slack (MET) :             2.492ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 1.171ns (23.395%)  route 3.834ns (76.605%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.738     5.372    Inst_keyboard/ps2_keyboard_0/clock_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.478     5.850 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=52, routed)          1.957     7.807    Inst_keyboard/ps2_keyboard_0/ps2_code[5]
    SLICE_X37Y26         LUT6 (Prop_lut6_I1_O)        0.295     8.102 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.154     8.256    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.380 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.403     8.783    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.124     8.907 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.674     9.581    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.150     9.731 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.647    10.377    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X39Y26         FDRE                                         r  Inst_keyboard/ascii_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.563    12.921    Inst_keyboard/clock_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  Inst_keyboard/ascii_reg[3]/C
                         clock pessimism              0.391    13.312    
                         clock uncertainty           -0.035    13.277    
    SLICE_X39Y26         FDRE (Setup_fdre_C_CE)      -0.407    12.870    Inst_keyboard/ascii_reg[3]
  -------------------------------------------------------------------
                         required time                         12.870    
                         arrival time                         -10.377    
  -------------------------------------------------------------------
                         slack                                  2.492    

Slack (MET) :             2.492ns  (required time - arrival time)
  Source:                 Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.005ns  (logic 1.171ns (23.395%)  route 3.834ns (76.605%))
  Logic Levels:           4  (LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.060ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.921ns = ( 12.921 - 8.000 ) 
    Source Clock Delay      (SCD):    5.372ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.738     5.372    Inst_keyboard/ps2_keyboard_0/clock_IBUF_BUFG
    SLICE_X38Y22         FDRE                                         r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y22         FDRE (Prop_fdre_C_Q)         0.478     5.850 r  Inst_keyboard/ps2_keyboard_0/ps2_code_reg[5]/Q
                         net (fo=52, routed)          1.957     7.807    Inst_keyboard/ps2_keyboard_0/ps2_code[5]
    SLICE_X37Y26         LUT6 (Prop_lut6_I1_O)        0.295     8.102 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11/O
                         net (fo=1, routed)           0.154     8.256    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_11_n_0
    SLICE_X37Y26         LUT6 (Prop_lut6_I2_O)        0.124     8.380 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6/O
                         net (fo=1, routed)           0.403     8.783    Inst_keyboard/ps2_keyboard_0/ascii[6]_i_6_n_0
    SLICE_X37Y25         LUT5 (Prop_lut5_I0_O)        0.124     8.907 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_3/O
                         net (fo=2, routed)           0.674     9.581    Inst_keyboard/ps2_keyboard_0/control_l_reg
    SLICE_X37Y24         LUT2 (Prop_lut2_I0_O)        0.150     9.731 r  Inst_keyboard/ps2_keyboard_0/ascii[6]_i_1/O
                         net (fo=7, routed)           0.647    10.377    Inst_keyboard/ps2_keyboard_0_n_16
    SLICE_X39Y26         FDRE                                         r  Inst_keyboard/ascii_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.563    12.921    Inst_keyboard/clock_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  Inst_keyboard/ascii_reg[4]/C
                         clock pessimism              0.391    13.312    
                         clock uncertainty           -0.035    13.277    
    SLICE_X39Y26         FDRE (Setup_fdre_C_CE)      -0.407    12.870    Inst_keyboard/ascii_reg[4]
  -------------------------------------------------------------------
                         required time                         12.870    
                         arrival time                         -10.377    
  -------------------------------------------------------------------
                         slack                                  2.492    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 Inst_uart/Inst_uart/rx_error_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_uart/odataArray_reg[251]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 1.372ns (28.227%)  route 3.489ns (71.773%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 12.852 - 8.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.742     5.376    Inst_uart/Inst_uart/clock_IBUF_BUFG
    SLICE_X38Y29         FDCE                                         r  Inst_uart/Inst_uart/rx_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518     5.894 f  Inst_uart/Inst_uart/rx_error_reg/Q
                         net (fo=2, routed)           0.978     6.873    Inst_uart/Inst_uart/rx_error
    SLICE_X37Y28         LUT4 (Prop_lut4_I1_O)        0.152     7.025 r  Inst_uart/Inst_uart/sel[5]_i_1/O
                         net (fo=18, routed)          1.255     8.279    Inst_uart/Inst_uart/rx_busy_reg_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.360     8.639 r  Inst_uart/Inst_uart/odataArray[255]_i_3/O
                         net (fo=4, routed)           0.717     9.356    Inst_uart/Inst_uart/odataArray[255]_i_3_n_0
    SLICE_X31Y31         LUT4 (Prop_lut4_I0_O)        0.342     9.698 r  Inst_uart/Inst_uart/odataArray[255]_i_1/O
                         net (fo=8, routed)           0.539    10.237    Inst_uart/Inst_uart_n_1
    SLICE_X31Y32         FDRE                                         r  Inst_uart/odataArray_reg[251]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.494    12.852    Inst_uart/clock_IBUF_BUFG
    SLICE_X31Y32         FDRE                                         r  Inst_uart/odataArray_reg[251]/C
                         clock pessimism              0.391    13.243    
                         clock uncertainty           -0.035    13.208    
    SLICE_X31Y32         FDRE (Setup_fdre_C_CE)      -0.407    12.801    Inst_uart/odataArray_reg[251]
  -------------------------------------------------------------------
                         required time                         12.801    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.564ns  (required time - arrival time)
  Source:                 Inst_uart/Inst_uart/rx_error_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_uart/odataArray_reg[252]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.861ns  (logic 1.372ns (28.227%)  route 3.489ns (71.773%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.133ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 12.852 - 8.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.742     5.376    Inst_uart/Inst_uart/clock_IBUF_BUFG
    SLICE_X38Y29         FDCE                                         r  Inst_uart/Inst_uart/rx_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518     5.894 f  Inst_uart/Inst_uart/rx_error_reg/Q
                         net (fo=2, routed)           0.978     6.873    Inst_uart/Inst_uart/rx_error
    SLICE_X37Y28         LUT4 (Prop_lut4_I1_O)        0.152     7.025 r  Inst_uart/Inst_uart/sel[5]_i_1/O
                         net (fo=18, routed)          1.255     8.279    Inst_uart/Inst_uart/rx_busy_reg_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.360     8.639 r  Inst_uart/Inst_uart/odataArray[255]_i_3/O
                         net (fo=4, routed)           0.717     9.356    Inst_uart/Inst_uart/odataArray[255]_i_3_n_0
    SLICE_X31Y31         LUT4 (Prop_lut4_I0_O)        0.342     9.698 r  Inst_uart/Inst_uart/odataArray[255]_i_1/O
                         net (fo=8, routed)           0.539    10.237    Inst_uart/Inst_uart_n_1
    SLICE_X31Y32         FDRE                                         r  Inst_uart/odataArray_reg[252]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.494    12.852    Inst_uart/clock_IBUF_BUFG
    SLICE_X31Y32         FDRE                                         r  Inst_uart/odataArray_reg[252]/C
                         clock pessimism              0.391    13.243    
                         clock uncertainty           -0.035    13.208    
    SLICE_X31Y32         FDRE (Setup_fdre_C_CE)      -0.407    12.801    Inst_uart/odataArray_reg[252]
  -------------------------------------------------------------------
                         required time                         12.801    
                         arrival time                         -10.237    
  -------------------------------------------------------------------
                         slack                                  2.564    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 Inst_uart/Inst_uart/rx_error_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_uart/odataArray_reg[76]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 1.119ns (23.289%)  route 3.686ns (76.711%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 12.854 - 8.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.742     5.376    Inst_uart/Inst_uart/clock_IBUF_BUFG
    SLICE_X38Y29         FDCE                                         r  Inst_uart/Inst_uart/rx_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518     5.894 f  Inst_uart/Inst_uart/rx_error_reg/Q
                         net (fo=2, routed)           0.978     6.873    Inst_uart/Inst_uart/rx_error
    SLICE_X37Y28         LUT4 (Prop_lut4_I1_O)        0.152     7.025 r  Inst_uart/Inst_uart/sel[5]_i_1/O
                         net (fo=18, routed)          1.263     8.287    Inst_uart/Inst_uart/rx_busy_reg_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.332     8.619 r  Inst_uart/Inst_uart/odataArray[127]_i_3/O
                         net (fo=4, routed)           0.759     9.379    Inst_uart/Inst_uart/odataArray[127]_i_3_n_0
    SLICE_X30Y32         LUT4 (Prop_lut4_I0_O)        0.117     9.496 r  Inst_uart/Inst_uart/odataArray[79]_i_1/O
                         net (fo=8, routed)           0.685    10.181    Inst_uart/Inst_uart_n_23
    SLICE_X29Y34         FDRE                                         r  Inst_uart/odataArray_reg[76]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.496    12.854    Inst_uart/clock_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  Inst_uart/odataArray_reg[76]/C
                         clock pessimism              0.391    13.245    
                         clock uncertainty           -0.035    13.210    
    SLICE_X29Y34         FDRE (Setup_fdre_C_CE)      -0.429    12.781    Inst_uart/odataArray_reg[76]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 Inst_uart/Inst_uart/rx_error_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_uart/odataArray_reg[77]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 1.119ns (23.289%)  route 3.686ns (76.711%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 12.854 - 8.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.742     5.376    Inst_uart/Inst_uart/clock_IBUF_BUFG
    SLICE_X38Y29         FDCE                                         r  Inst_uart/Inst_uart/rx_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518     5.894 f  Inst_uart/Inst_uart/rx_error_reg/Q
                         net (fo=2, routed)           0.978     6.873    Inst_uart/Inst_uart/rx_error
    SLICE_X37Y28         LUT4 (Prop_lut4_I1_O)        0.152     7.025 r  Inst_uart/Inst_uart/sel[5]_i_1/O
                         net (fo=18, routed)          1.263     8.287    Inst_uart/Inst_uart/rx_busy_reg_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.332     8.619 r  Inst_uart/Inst_uart/odataArray[127]_i_3/O
                         net (fo=4, routed)           0.759     9.379    Inst_uart/Inst_uart/odataArray[127]_i_3_n_0
    SLICE_X30Y32         LUT4 (Prop_lut4_I0_O)        0.117     9.496 r  Inst_uart/Inst_uart/odataArray[79]_i_1/O
                         net (fo=8, routed)           0.685    10.181    Inst_uart/Inst_uart_n_23
    SLICE_X29Y34         FDRE                                         r  Inst_uart/odataArray_reg[77]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.496    12.854    Inst_uart/clock_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  Inst_uart/odataArray_reg[77]/C
                         clock pessimism              0.391    13.245    
                         clock uncertainty           -0.035    13.210    
    SLICE_X29Y34         FDRE (Setup_fdre_C_CE)      -0.429    12.781    Inst_uart/odataArray_reg[77]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  2.600    

Slack (MET) :             2.600ns  (required time - arrival time)
  Source:                 Inst_uart/Inst_uart/rx_error_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_uart/odataArray_reg[78]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 1.119ns (23.289%)  route 3.686ns (76.711%))
  Logic Levels:           3  (LUT4=2 LUT5=1)
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 12.854 - 8.000 ) 
    Source Clock Delay      (SCD):    5.376ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clock_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.742     5.376    Inst_uart/Inst_uart/clock_IBUF_BUFG
    SLICE_X38Y29         FDCE                                         r  Inst_uart/Inst_uart/rx_error_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y29         FDCE (Prop_fdce_C_Q)         0.518     5.894 f  Inst_uart/Inst_uart/rx_error_reg/Q
                         net (fo=2, routed)           0.978     6.873    Inst_uart/Inst_uart/rx_error
    SLICE_X37Y28         LUT4 (Prop_lut4_I1_O)        0.152     7.025 r  Inst_uart/Inst_uart/sel[5]_i_1/O
                         net (fo=18, routed)          1.263     8.287    Inst_uart/Inst_uart/rx_busy_reg_0
    SLICE_X32Y28         LUT5 (Prop_lut5_I2_O)        0.332     8.619 r  Inst_uart/Inst_uart/odataArray[127]_i_3/O
                         net (fo=4, routed)           0.759     9.379    Inst_uart/Inst_uart/odataArray[127]_i_3_n_0
    SLICE_X30Y32         LUT4 (Prop_lut4_I0_O)        0.117     9.496 r  Inst_uart/Inst_uart/odataArray[79]_i_1/O
                         net (fo=8, routed)           0.685    10.181    Inst_uart/Inst_uart_n_23
    SLICE_X29Y34         FDRE                                         r  Inst_uart/odataArray_reg[78]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clock (IN)
                         net (fo=0)                   0.000     8.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         1.387     9.387 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.267    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.358 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         1.496    12.854    Inst_uart/clock_IBUF_BUFG
    SLICE_X29Y34         FDRE                                         r  Inst_uart/odataArray_reg[78]/C
                         clock pessimism              0.391    13.245    
                         clock uncertainty           -0.035    13.210    
    SLICE_X29Y34         FDRE (Setup_fdre_C_CE)      -0.429    12.781    Inst_uart/odataArray_reg[78]
  -------------------------------------------------------------------
                         required time                         12.781    
                         arrival time                         -10.181    
  -------------------------------------------------------------------
                         slack                                  2.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 Inst_keyboard/ascii_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_code_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.195ns  (logic 0.141ns (72.269%)  route 0.054ns (27.731%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.580     1.458    Inst_keyboard/clock_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  Inst_keyboard/ascii_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  Inst_keyboard/ascii_reg[2]/Q
                         net (fo=1, routed)           0.054     1.653    Inst_keyboard/ascii_reg_n_0_[2]
    SLICE_X38Y26         FDRE                                         r  Inst_keyboard/ascii_code_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.846     1.971    Inst_keyboard/clock_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  Inst_keyboard/ascii_code_reg[2]/C
                         clock pessimism             -0.500     1.471    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.076     1.547    Inst_keyboard/ascii_code_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.653    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 Inst_keyboard/ascii_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_code_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.693%)  route 0.112ns (44.307%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.579     1.457    Inst_keyboard/clock_IBUF_BUFG
    SLICE_X39Y25         FDRE                                         r  Inst_keyboard/ascii_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y25         FDRE (Prop_fdre_C_Q)         0.141     1.598 r  Inst_keyboard/ascii_reg[0]/Q
                         net (fo=1, routed)           0.112     1.710    Inst_keyboard/ascii_reg_n_0_[0]
    SLICE_X38Y26         FDRE                                         r  Inst_keyboard/ascii_code_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.846     1.971    Inst_keyboard/clock_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  Inst_keyboard/ascii_code_reg[0]/C
                         clock pessimism             -0.500     1.471    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.075     1.546    Inst_keyboard/ascii_code_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Inst_uart/Inst_uart/tx_buffer_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_uart/Inst_uart/tx_reg/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.043%)  route 0.130ns (47.957%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.460ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.582     1.460    Inst_uart/Inst_uart/clock_IBUF_BUFG
    SLICE_X39Y28         FDRE                                         r  Inst_uart/Inst_uart/tx_buffer_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y28         FDRE (Prop_fdre_C_Q)         0.141     1.601 r  Inst_uart/Inst_uart/tx_buffer_reg[0]/Q
                         net (fo=2, routed)           0.130     1.731    Inst_uart/Inst_uart/tx_buffer_reg_n_0_[0]
    SLICE_X40Y27         FDPE                                         r  Inst_uart/Inst_uart/tx_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.850     1.975    Inst_uart/Inst_uart/clock_IBUF_BUFG
    SLICE_X40Y27         FDPE                                         r  Inst_uart/Inst_uart/tx_reg/C
                         clock pessimism             -0.480     1.495    
    SLICE_X40Y27         FDPE (Hold_fdpe_C_D)         0.070     1.565    Inst_uart/Inst_uart/tx_reg
  -------------------------------------------------------------------
                         required time                         -1.565    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 Inst_keyboard/ascii_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_code_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.212%)  route 0.114ns (44.788%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.580     1.458    Inst_keyboard/clock_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  Inst_keyboard/ascii_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  Inst_keyboard/ascii_reg[1]/Q
                         net (fo=1, routed)           0.114     1.713    Inst_keyboard/ascii_reg_n_0_[1]
    SLICE_X38Y26         FDRE                                         r  Inst_keyboard/ascii_code_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.846     1.971    Inst_keyboard/clock_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  Inst_keyboard/ascii_code_reg[1]/C
                         clock pessimism             -0.500     1.471    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.076     1.547    Inst_keyboard/ascii_code_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 Inst_LCD/EN_sig_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_LCD/i2c_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.794%)  route 0.121ns (46.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.979ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.588     1.466    Inst_LCD/clock_IBUF_BUFG
    SLICE_X37Y34         FDRE                                         r  Inst_LCD/EN_sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y34         FDRE (Prop_fdre_C_Q)         0.141     1.607 r  Inst_LCD/EN_sig_reg/Q
                         net (fo=2, routed)           0.121     1.728    Inst_LCD/EN_sig
    SLICE_X37Y33         FDRE                                         r  Inst_LCD/i2c_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.854     1.979    Inst_LCD/clock_IBUF_BUFG
    SLICE_X37Y33         FDRE                                         r  Inst_LCD/i2c_data_reg[2]/C
                         clock pessimism             -0.500     1.479    
    SLICE_X37Y33         FDRE (Hold_fdre_C_D)         0.075     1.554    Inst_LCD/i2c_data_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.728    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 Inst_keyboard/ascii_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/ascii_code_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.458ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.580     1.458    Inst_keyboard/clock_IBUF_BUFG
    SLICE_X39Y26         FDRE                                         r  Inst_keyboard/ascii_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y26         FDRE (Prop_fdre_C_Q)         0.141     1.599 r  Inst_keyboard/ascii_reg[4]/Q
                         net (fo=1, routed)           0.112     1.711    Inst_keyboard/ascii_reg_n_0_[4]
    SLICE_X38Y26         FDRE                                         r  Inst_keyboard/ascii_code_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.846     1.971    Inst_keyboard/clock_IBUF_BUFG
    SLICE_X38Y26         FDRE                                         r  Inst_keyboard/ascii_code_reg[4]/C
                         clock pessimism             -0.500     1.471    
    SLICE_X38Y26         FDRE (Hold_fdre_C_D)         0.060     1.531    Inst_keyboard/ascii_code_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.711    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 Inst_uart/Inst_uart/rx_buffer_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_uart/Inst_uart/rx_data_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.377%)  route 0.112ns (40.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.584     1.462    Inst_uart/Inst_uart/clock_IBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  Inst_uart/Inst_uart/rx_buffer_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  Inst_uart/Inst_uart/rx_buffer_reg[7]/Q
                         net (fo=2, routed)           0.112     1.738    Inst_uart/Inst_uart/p_0_in1_in[6]
    SLICE_X37Y30         FDCE                                         r  Inst_uart/Inst_uart/rx_data_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.851     1.976    Inst_uart/Inst_uart/clock_IBUF_BUFG
    SLICE_X37Y30         FDCE                                         r  Inst_uart/Inst_uart/rx_data_reg[6]/C
                         clock pessimism             -0.500     1.476    
    SLICE_X37Y30         FDCE (Hold_fdce_C_D)         0.076     1.552    Inst_uart/Inst_uart/rx_data_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.552    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Inst_uart/Inst_uart/rx_buffer_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_uart/Inst_uart/rx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.074%)  route 0.106ns (42.926%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.584     1.462    Inst_uart/Inst_uart/clock_IBUF_BUFG
    SLICE_X39Y30         FDRE                                         r  Inst_uart/Inst_uart/rx_buffer_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y30         FDRE (Prop_fdre_C_Q)         0.141     1.603 r  Inst_uart/Inst_uart/rx_buffer_reg[1]/Q
                         net (fo=2, routed)           0.106     1.709    Inst_uart/Inst_uart/p_0_in1_in[0]
    SLICE_X37Y30         FDCE                                         r  Inst_uart/Inst_uart/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.851     1.976    Inst_uart/Inst_uart/clock_IBUF_BUFG
    SLICE_X37Y30         FDCE                                         r  Inst_uart/Inst_uart/rx_data_reg[0]/C
                         clock pessimism             -0.500     1.476    
    SLICE_X37Y30         FDCE (Hold_fdce_C_D)         0.046     1.522    Inst_uart/Inst_uart/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.522    
                         arrival time                           1.709    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 Inst_uart/Inst_uart/rx_buffer_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_uart/Inst_uart/rx_data_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.164ns (59.377%)  route 0.112ns (40.623%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.462ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.584     1.462    Inst_uart/Inst_uart/clock_IBUF_BUFG
    SLICE_X38Y30         FDRE                                         r  Inst_uart/Inst_uart/rx_buffer_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y30         FDRE (Prop_fdre_C_Q)         0.164     1.626 r  Inst_uart/Inst_uart/rx_buffer_reg[5]/Q
                         net (fo=2, routed)           0.112     1.738    Inst_uart/Inst_uart/p_0_in1_in[4]
    SLICE_X37Y30         FDCE                                         r  Inst_uart/Inst_uart/rx_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.851     1.976    Inst_uart/Inst_uart/clock_IBUF_BUFG
    SLICE_X37Y30         FDCE                                         r  Inst_uart/Inst_uart/rx_data_reg[4]/C
                         clock pessimism             -0.500     1.476    
    SLICE_X37Y30         FDCE (Hold_fdce_C_D)         0.075     1.551    Inst_uart/Inst_uart/rx_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 Inst_keyboard/prev_ps2_code_new_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Inst_keyboard/FSM_sequential_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.970ns
    Source Clock Delay      (SCD):    1.457ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.579     1.457    Inst_keyboard/clock_IBUF_BUFG
    SLICE_X37Y25         FDRE                                         r  Inst_keyboard/prev_ps2_code_new_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y25         FDRE (Prop_fdre_C_Q)         0.141     1.598 f  Inst_keyboard/prev_ps2_code_new_reg/Q
                         net (fo=2, routed)           0.108     1.706    Inst_keyboard/ps2_keyboard_0/prev_ps2_code_new
    SLICE_X36Y25         LUT5 (Prop_lut5_I0_O)        0.045     1.751 r  Inst_keyboard/ps2_keyboard_0/FSM_sequential_state[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.751    Inst_keyboard/ps2_keyboard_0_n_19
    SLICE_X36Y25         FDRE                                         r  Inst_keyboard/FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clock_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clock_IBUF_BUFG_inst/O
                         net (fo=499, routed)         0.845     1.970    Inst_keyboard/clock_IBUF_BUFG
    SLICE_X36Y25         FDRE                                         r  Inst_keyboard/FSM_sequential_state_reg[0]/C
                         clock pessimism             -0.500     1.470    
    SLICE_X36Y25         FDRE (Hold_fdre_C_D)         0.091     1.561    Inst_keyboard/FSM_sequential_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.190    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X37Y34    Inst_LCD/EN_sig_reg/C
Min Period        n/a     FDPE/C   n/a            1.000         8.000       7.000      SLICE_X40Y34    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X41Y34    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X41Y32    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X41Y32    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X40Y34    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X41Y32    Inst_LCD/Inst_i2c_master/FSM_onehot_state_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X41Y33    Inst_LCD/Inst_i2c_master/data_tx_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X39Y33    Inst_LCD/Inst_i2c_master/data_tx_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y34    Inst_uart/odataArray_reg[154]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X33Y34    Inst_uart/odataArray_reg[156]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X35Y34    Inst_uart/odataArray_reg[158]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y33    Inst_uart/odataArray_reg[161]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X32Y33    Inst_uart/odataArray_reg[162]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X26Y33    Inst_uart/odataArray_reg[64]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y33    Inst_uart/odataArray_reg[65]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y33    Inst_uart/odataArray_reg[66]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X29Y33    Inst_uart/odataArray_reg[69]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X34Y33    Inst_LCD/i2c_data_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X42Y36    Inst_LCD/Inst_i2c_master/scl_clk_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y35    Inst_LCD/pause_cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y37    Inst_LCD/pause_cnt_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y37    Inst_LCD/pause_cnt_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y37    Inst_LCD/pause_cnt_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y37    Inst_LCD/pause_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y38    Inst_LCD/pause_cnt_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y38    Inst_LCD/pause_cnt_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y38    Inst_LCD/pause_cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X38Y38    Inst_LCD/pause_cnt_reg[20]/C



