# [RISC-V](https://en.wikipedia.org/wiki/RISC-V)

## Links

- [RISC-V Instruction Set Manual](https://github.com/riscv/riscv-isa-manual)
- [RISC-V Assembly Programmer's Manual](https://github.com/riscv/riscv-asm-manual/blob/master/riscv-asm.md)
- [rv8](https://github.com/rv8-io/rv8) - RISC-V simulator for x86-64. ([HN](https://news.ycombinator.com/item?id=21802302))
- [RISC-V Stumbling Blocks (2020)](https://x86.lol/generic/2020/01/01/riscv-intro.html)
- [RISC-V Specification in Coq](https://github.com/mit-plv/riscv-coq)
- [Formal Specification of RISC-V ISA in Kami](https://github.com/sifive/RiscvSpecFormal)
- [RISC-V Software Ecosystem Overview](https://github.com/riscv/riscv-software-list#readme)
- ["Verified seL4 on secure RISC-V processors" - Gernot Heiser (2020)](https://www.youtube.com/watch?v=wJ96s3pNtI0)
- [SiFive](https://www.sifive.com/) - Design RISC-V CPUs in an hour. Get custom SoCs designed in weeks, not months.
- [Rust on Risc-V (VexRiscv) on SpinalHDL with SymbiFlow on the Hackaday Supercon Badge (2020)](https://craigjb.com/2020/01/22/ecp5/)
