Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.4 (lin64) Build 1412921 Wed Nov 18 09:44:32 MST 2015
| Date         : Tue Oct 25 10:01:58 2016
| Host         : ThinkPad-Twist-Ubuntu running 64-bit Ubuntu 16.04.1 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file compose_timing_summary_routed.rpt -rpx compose_timing_summary_routed.rpx
| Design       : compose
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -6.863   -11384.391                   2361                 4380        0.055        0.000                      0                 4380        4.500        0.000                       0                  1643  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -6.863   -11384.391                   2361                 3324        0.055        0.000                      0                 3324        4.500        0.000                       0                  1643  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  sys_clk_pin        sys_clk_pin              0.194        0.000                      0                 1056        0.668        0.000                      0                 1056  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :         2361  Failing Endpoints,  Worst Slack       -6.863ns,  Total Violation   -11384.391ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -6.863ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.076ns  (logic 4.746ns (29.522%)  route 11.330ns (70.478%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.728     5.087    nexys4_inst/clk_IBUF_BUFG
    SLICE_X82Y89         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  nexys4_inst/component_rx_receiver_message_reg_reg[34]/Q
                         net (fo=25, routed)          0.851     6.394    nexys4_inst/exp_addr[2]
    SLICE_X81Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.518 r  nexys4_inst/selector_reg[1]_i_87__0/O
                         net (fo=1, routed)           0.000     6.518    nexys4_inst/selector_reg[1]_i_87__0_n_0
    SLICE_X81Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.068 r  nexys4_inst/selector_reg_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.068    nexys4_inst/selector_reg_reg[1]_i_60_n_0
    SLICE_X81Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  nexys4_inst/selector_reg_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.182    nexys4_inst/selector_reg_reg[1]_i_37_n_0
    SLICE_X81Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  nexys4_inst/selector_reg_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.296    nexys4_inst/selector_reg_reg[1]_i_14_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 f  nexys4_inst/selector_reg_reg[1]_i_3/CO[3]
                         net (fo=179, routed)         1.755     9.164    nexys4_inst/wrapper_inst/mmap_split_inst_0/selector2
    SLICE_X80Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.288 r  nexys4_inst/selector_reg[1]_i_28/O
                         net (fo=2, routed)           0.769    10.057    nexys4_inst/selector_reg[1]_i_28_n_0
    SLICE_X79Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.564 r  nexys4_inst/selector_reg_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.564    nexys4_inst/selector_reg_reg[1]_i_20_n_0
    SLICE_X79Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.678 r  nexys4_inst/selector_reg_reg[1]_i_4__0/CO[3]
                         net (fo=3, routed)           1.003    11.681    nexys4_inst/selector_reg_reg[1]_i_4__0_n_0
    SLICE_X78Y92         LUT4 (Prop_lut4_I2_O)        0.124    11.805 r  nexys4_inst/registers[31][31]_i_25/O
                         net (fo=191, routed)         0.887    12.692    nexys4_inst/registers[31][31]_i_25_n_0
    SLICE_X82Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.816 r  nexys4_inst/selector_reg[1]_i_69__1/O
                         net (fo=2, routed)           0.723    13.539    nexys4_inst/selector_reg[1]_i_69__1_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.089 r  nexys4_inst/selector_reg_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.089    nexys4_inst/selector_reg_reg[1]_i_47_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.206 r  nexys4_inst/selector_reg_reg[1]_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    14.206    nexys4_inst/selector_reg_reg[1]_i_25__0_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.323 r  nexys4_inst/selector_reg_reg[1]_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    14.323    nexys4_inst/selector_reg_reg[1]_i_5__1_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.440 r  nexys4_inst/selector_reg_reg[1]_i_2__1/CO[3]
                         net (fo=148, routed)         1.242    15.682    nexys4_inst/wrapper_inst/mmap_split_inst_2/selector23_in
    SLICE_X79Y99         LUT5 (Prop_lut5_I0_O)        0.124    15.806 f  nexys4_inst/instr_mem_inst_i_48/O
                         net (fo=10, routed)          0.796    16.602    nexys4_inst/wrapper_inst/split_2_to_3_addr[2]
    SLICE_X76Y97         LUT2 (Prop_lut2_I0_O)        0.124    16.726 r  nexys4_inst/selector_reg[1]_i_107/O
                         net (fo=1, routed)           0.000    16.726    nexys4_inst/selector_reg[1]_i_107_n_0
    SLICE_X76Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.259 r  nexys4_inst/selector_reg_reg[1]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.259    nexys4_inst/selector_reg_reg[1]_i_62_n_0
    SLICE_X76Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  nexys4_inst/selector_reg_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.376    nexys4_inst/selector_reg_reg[1]_i_31_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  nexys4_inst/selector_reg_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.001    17.493    nexys4_inst/selector_reg_reg[1]_i_6_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.610 r  nexys4_inst/selector_reg_reg[1]_i_2__2/CO[3]
                         net (fo=24, routed)          1.357    18.967    nexys4_inst/wrapper_inst/mmap_split_inst_3/selector25_in
    SLICE_X73Y103        LUT5 (Prop_lut5_I0_O)        0.124    19.091 f  nexys4_inst/selector_reg[1]_i_1/O
                         net (fo=65, routed)          0.939    20.030    nexys4_inst/selector_reg_reg[1]_2
    SLICE_X72Y98         LUT6 (Prop_lut6_I0_O)        0.124    20.154 r  nexys4_inst/instr_mem_inst_i_25/O
                         net (fo=1, routed)           1.009    21.163    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[19]
    RAMB36_X2Y17         RAMB36E1                                     r  wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[19]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.635    14.820    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.252    15.072    
                         clock uncertainty           -0.035    15.037    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[19])
                                                     -0.737    14.300    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -21.163    
  -------------------------------------------------------------------
                         slack                                 -6.863    

Slack (VIOLATED) :        -6.824ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.038ns  (logic 4.746ns (29.593%)  route 11.292ns (70.407%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.728     5.087    nexys4_inst/clk_IBUF_BUFG
    SLICE_X82Y89         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  nexys4_inst/component_rx_receiver_message_reg_reg[34]/Q
                         net (fo=25, routed)          0.851     6.394    nexys4_inst/exp_addr[2]
    SLICE_X81Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.518 r  nexys4_inst/selector_reg[1]_i_87__0/O
                         net (fo=1, routed)           0.000     6.518    nexys4_inst/selector_reg[1]_i_87__0_n_0
    SLICE_X81Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.068 r  nexys4_inst/selector_reg_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.068    nexys4_inst/selector_reg_reg[1]_i_60_n_0
    SLICE_X81Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  nexys4_inst/selector_reg_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.182    nexys4_inst/selector_reg_reg[1]_i_37_n_0
    SLICE_X81Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  nexys4_inst/selector_reg_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.296    nexys4_inst/selector_reg_reg[1]_i_14_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 f  nexys4_inst/selector_reg_reg[1]_i_3/CO[3]
                         net (fo=179, routed)         1.755     9.164    nexys4_inst/wrapper_inst/mmap_split_inst_0/selector2
    SLICE_X80Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.288 r  nexys4_inst/selector_reg[1]_i_28/O
                         net (fo=2, routed)           0.769    10.057    nexys4_inst/selector_reg[1]_i_28_n_0
    SLICE_X79Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.564 r  nexys4_inst/selector_reg_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.564    nexys4_inst/selector_reg_reg[1]_i_20_n_0
    SLICE_X79Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.678 r  nexys4_inst/selector_reg_reg[1]_i_4__0/CO[3]
                         net (fo=3, routed)           1.003    11.681    nexys4_inst/selector_reg_reg[1]_i_4__0_n_0
    SLICE_X78Y92         LUT4 (Prop_lut4_I2_O)        0.124    11.805 r  nexys4_inst/registers[31][31]_i_25/O
                         net (fo=191, routed)         0.887    12.692    nexys4_inst/registers[31][31]_i_25_n_0
    SLICE_X82Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.816 r  nexys4_inst/selector_reg[1]_i_69__1/O
                         net (fo=2, routed)           0.723    13.539    nexys4_inst/selector_reg[1]_i_69__1_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.089 r  nexys4_inst/selector_reg_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.089    nexys4_inst/selector_reg_reg[1]_i_47_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.206 r  nexys4_inst/selector_reg_reg[1]_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    14.206    nexys4_inst/selector_reg_reg[1]_i_25__0_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.323 r  nexys4_inst/selector_reg_reg[1]_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    14.323    nexys4_inst/selector_reg_reg[1]_i_5__1_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.440 r  nexys4_inst/selector_reg_reg[1]_i_2__1/CO[3]
                         net (fo=148, routed)         1.242    15.682    nexys4_inst/wrapper_inst/mmap_split_inst_2/selector23_in
    SLICE_X79Y99         LUT5 (Prop_lut5_I0_O)        0.124    15.806 f  nexys4_inst/instr_mem_inst_i_48/O
                         net (fo=10, routed)          0.796    16.602    nexys4_inst/wrapper_inst/split_2_to_3_addr[2]
    SLICE_X76Y97         LUT2 (Prop_lut2_I0_O)        0.124    16.726 r  nexys4_inst/selector_reg[1]_i_107/O
                         net (fo=1, routed)           0.000    16.726    nexys4_inst/selector_reg[1]_i_107_n_0
    SLICE_X76Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.259 r  nexys4_inst/selector_reg_reg[1]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.259    nexys4_inst/selector_reg_reg[1]_i_62_n_0
    SLICE_X76Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  nexys4_inst/selector_reg_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.376    nexys4_inst/selector_reg_reg[1]_i_31_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  nexys4_inst/selector_reg_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.001    17.493    nexys4_inst/selector_reg_reg[1]_i_6_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.610 r  nexys4_inst/selector_reg_reg[1]_i_2__2/CO[3]
                         net (fo=24, routed)          1.357    18.967    nexys4_inst/wrapper_inst/mmap_split_inst_3/selector25_in
    SLICE_X73Y103        LUT5 (Prop_lut5_I0_O)        0.124    19.091 f  nexys4_inst/selector_reg[1]_i_1/O
                         net (fo=65, routed)          0.923    20.014    nexys4_inst/selector_reg_reg[1]_2
    SLICE_X72Y99         LUT6 (Prop_lut6_I0_O)        0.124    20.138 r  nexys4_inst/instr_mem_inst_i_35/O
                         net (fo=1, routed)           0.986    21.124    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[9]
    RAMB36_X2Y17         RAMB36E1                                     r  wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.635    14.820    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.252    15.072    
                         clock uncertainty           -0.035    15.037    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[9])
                                                     -0.737    14.300    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -21.124    
  -------------------------------------------------------------------
                         slack                                 -6.824    

Slack (VIOLATED) :        -6.811ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.024ns  (logic 4.746ns (29.618%)  route 11.278ns (70.382%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.728     5.087    nexys4_inst/clk_IBUF_BUFG
    SLICE_X82Y89         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  nexys4_inst/component_rx_receiver_message_reg_reg[34]/Q
                         net (fo=25, routed)          0.851     6.394    nexys4_inst/exp_addr[2]
    SLICE_X81Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.518 r  nexys4_inst/selector_reg[1]_i_87__0/O
                         net (fo=1, routed)           0.000     6.518    nexys4_inst/selector_reg[1]_i_87__0_n_0
    SLICE_X81Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.068 r  nexys4_inst/selector_reg_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.068    nexys4_inst/selector_reg_reg[1]_i_60_n_0
    SLICE_X81Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  nexys4_inst/selector_reg_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.182    nexys4_inst/selector_reg_reg[1]_i_37_n_0
    SLICE_X81Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  nexys4_inst/selector_reg_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.296    nexys4_inst/selector_reg_reg[1]_i_14_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 f  nexys4_inst/selector_reg_reg[1]_i_3/CO[3]
                         net (fo=179, routed)         1.755     9.164    nexys4_inst/wrapper_inst/mmap_split_inst_0/selector2
    SLICE_X80Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.288 r  nexys4_inst/selector_reg[1]_i_28/O
                         net (fo=2, routed)           0.769    10.057    nexys4_inst/selector_reg[1]_i_28_n_0
    SLICE_X79Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.564 r  nexys4_inst/selector_reg_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.564    nexys4_inst/selector_reg_reg[1]_i_20_n_0
    SLICE_X79Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.678 r  nexys4_inst/selector_reg_reg[1]_i_4__0/CO[3]
                         net (fo=3, routed)           1.003    11.681    nexys4_inst/selector_reg_reg[1]_i_4__0_n_0
    SLICE_X78Y92         LUT4 (Prop_lut4_I2_O)        0.124    11.805 r  nexys4_inst/registers[31][31]_i_25/O
                         net (fo=191, routed)         0.887    12.692    nexys4_inst/registers[31][31]_i_25_n_0
    SLICE_X82Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.816 r  nexys4_inst/selector_reg[1]_i_69__1/O
                         net (fo=2, routed)           0.723    13.539    nexys4_inst/selector_reg[1]_i_69__1_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.089 r  nexys4_inst/selector_reg_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.089    nexys4_inst/selector_reg_reg[1]_i_47_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.206 r  nexys4_inst/selector_reg_reg[1]_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    14.206    nexys4_inst/selector_reg_reg[1]_i_25__0_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.323 r  nexys4_inst/selector_reg_reg[1]_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    14.323    nexys4_inst/selector_reg_reg[1]_i_5__1_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.440 r  nexys4_inst/selector_reg_reg[1]_i_2__1/CO[3]
                         net (fo=148, routed)         1.242    15.682    nexys4_inst/wrapper_inst/mmap_split_inst_2/selector23_in
    SLICE_X79Y99         LUT5 (Prop_lut5_I0_O)        0.124    15.806 f  nexys4_inst/instr_mem_inst_i_48/O
                         net (fo=10, routed)          0.796    16.602    nexys4_inst/wrapper_inst/split_2_to_3_addr[2]
    SLICE_X76Y97         LUT2 (Prop_lut2_I0_O)        0.124    16.726 r  nexys4_inst/selector_reg[1]_i_107/O
                         net (fo=1, routed)           0.000    16.726    nexys4_inst/selector_reg[1]_i_107_n_0
    SLICE_X76Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.259 r  nexys4_inst/selector_reg_reg[1]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.259    nexys4_inst/selector_reg_reg[1]_i_62_n_0
    SLICE_X76Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  nexys4_inst/selector_reg_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.376    nexys4_inst/selector_reg_reg[1]_i_31_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  nexys4_inst/selector_reg_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.001    17.493    nexys4_inst/selector_reg_reg[1]_i_6_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.610 r  nexys4_inst/selector_reg_reg[1]_i_2__2/CO[3]
                         net (fo=24, routed)          1.357    18.967    nexys4_inst/wrapper_inst/mmap_split_inst_3/selector25_in
    SLICE_X73Y103        LUT5 (Prop_lut5_I0_O)        0.124    19.091 f  nexys4_inst/selector_reg[1]_i_1/O
                         net (fo=65, routed)          1.154    20.245    nexys4_inst/selector_reg_reg[1]_2
    SLICE_X72Y93         LUT6 (Prop_lut6_I0_O)        0.124    20.369 r  nexys4_inst/instr_mem_inst_i_29/O
                         net (fo=1, routed)           0.742    21.111    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[15]
    RAMB36_X2Y17         RAMB36E1                                     r  wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.635    14.820    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.252    15.072    
                         clock uncertainty           -0.035    15.037    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[15])
                                                     -0.737    14.300    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -21.111    
  -------------------------------------------------------------------
                         slack                                 -6.811    

Slack (VIOLATED) :        -6.805ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.018ns  (logic 4.746ns (29.630%)  route 11.272ns (70.370%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.728     5.087    nexys4_inst/clk_IBUF_BUFG
    SLICE_X82Y89         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  nexys4_inst/component_rx_receiver_message_reg_reg[34]/Q
                         net (fo=25, routed)          0.851     6.394    nexys4_inst/exp_addr[2]
    SLICE_X81Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.518 r  nexys4_inst/selector_reg[1]_i_87__0/O
                         net (fo=1, routed)           0.000     6.518    nexys4_inst/selector_reg[1]_i_87__0_n_0
    SLICE_X81Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.068 r  nexys4_inst/selector_reg_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.068    nexys4_inst/selector_reg_reg[1]_i_60_n_0
    SLICE_X81Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  nexys4_inst/selector_reg_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.182    nexys4_inst/selector_reg_reg[1]_i_37_n_0
    SLICE_X81Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  nexys4_inst/selector_reg_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.296    nexys4_inst/selector_reg_reg[1]_i_14_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 f  nexys4_inst/selector_reg_reg[1]_i_3/CO[3]
                         net (fo=179, routed)         1.755     9.164    nexys4_inst/wrapper_inst/mmap_split_inst_0/selector2
    SLICE_X80Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.288 r  nexys4_inst/selector_reg[1]_i_28/O
                         net (fo=2, routed)           0.769    10.057    nexys4_inst/selector_reg[1]_i_28_n_0
    SLICE_X79Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.564 r  nexys4_inst/selector_reg_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.564    nexys4_inst/selector_reg_reg[1]_i_20_n_0
    SLICE_X79Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.678 r  nexys4_inst/selector_reg_reg[1]_i_4__0/CO[3]
                         net (fo=3, routed)           1.003    11.681    nexys4_inst/selector_reg_reg[1]_i_4__0_n_0
    SLICE_X78Y92         LUT4 (Prop_lut4_I2_O)        0.124    11.805 r  nexys4_inst/registers[31][31]_i_25/O
                         net (fo=191, routed)         0.887    12.692    nexys4_inst/registers[31][31]_i_25_n_0
    SLICE_X82Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.816 r  nexys4_inst/selector_reg[1]_i_69__1/O
                         net (fo=2, routed)           0.723    13.539    nexys4_inst/selector_reg[1]_i_69__1_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.089 r  nexys4_inst/selector_reg_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.089    nexys4_inst/selector_reg_reg[1]_i_47_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.206 r  nexys4_inst/selector_reg_reg[1]_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    14.206    nexys4_inst/selector_reg_reg[1]_i_25__0_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.323 r  nexys4_inst/selector_reg_reg[1]_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    14.323    nexys4_inst/selector_reg_reg[1]_i_5__1_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.440 r  nexys4_inst/selector_reg_reg[1]_i_2__1/CO[3]
                         net (fo=148, routed)         1.242    15.682    nexys4_inst/wrapper_inst/mmap_split_inst_2/selector23_in
    SLICE_X79Y99         LUT5 (Prop_lut5_I0_O)        0.124    15.806 f  nexys4_inst/instr_mem_inst_i_48/O
                         net (fo=10, routed)          0.796    16.602    nexys4_inst/wrapper_inst/split_2_to_3_addr[2]
    SLICE_X76Y97         LUT2 (Prop_lut2_I0_O)        0.124    16.726 r  nexys4_inst/selector_reg[1]_i_107/O
                         net (fo=1, routed)           0.000    16.726    nexys4_inst/selector_reg[1]_i_107_n_0
    SLICE_X76Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.259 r  nexys4_inst/selector_reg_reg[1]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.259    nexys4_inst/selector_reg_reg[1]_i_62_n_0
    SLICE_X76Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  nexys4_inst/selector_reg_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.376    nexys4_inst/selector_reg_reg[1]_i_31_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  nexys4_inst/selector_reg_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.001    17.493    nexys4_inst/selector_reg_reg[1]_i_6_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.610 r  nexys4_inst/selector_reg_reg[1]_i_2__2/CO[3]
                         net (fo=24, routed)          1.357    18.967    nexys4_inst/wrapper_inst/mmap_split_inst_3/selector25_in
    SLICE_X73Y103        LUT5 (Prop_lut5_I0_O)        0.124    19.091 f  nexys4_inst/selector_reg[1]_i_1/O
                         net (fo=65, routed)          0.810    19.901    nexys4_inst/selector_reg_reg[1]_2
    SLICE_X72Y101        LUT6 (Prop_lut6_I0_O)        0.124    20.025 r  nexys4_inst/instr_mem_inst_i_16/O
                         net (fo=1, routed)           1.079    21.104    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[28]
    RAMB36_X2Y17         RAMB36E1                                     r  wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.635    14.820    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.252    15.072    
                         clock uncertainty           -0.035    15.037    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[28])
                                                     -0.737    14.300    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -21.104    
  -------------------------------------------------------------------
                         slack                                 -6.805    

Slack (VIOLATED) :        -6.788ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        16.005ns  (logic 4.746ns (29.653%)  route 11.259ns (70.347%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.824ns = ( 14.824 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.728     5.087    nexys4_inst/clk_IBUF_BUFG
    SLICE_X82Y89         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  nexys4_inst/component_rx_receiver_message_reg_reg[34]/Q
                         net (fo=25, routed)          0.851     6.394    nexys4_inst/exp_addr[2]
    SLICE_X81Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.518 r  nexys4_inst/selector_reg[1]_i_87__0/O
                         net (fo=1, routed)           0.000     6.518    nexys4_inst/selector_reg[1]_i_87__0_n_0
    SLICE_X81Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.068 r  nexys4_inst/selector_reg_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.068    nexys4_inst/selector_reg_reg[1]_i_60_n_0
    SLICE_X81Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  nexys4_inst/selector_reg_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.182    nexys4_inst/selector_reg_reg[1]_i_37_n_0
    SLICE_X81Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  nexys4_inst/selector_reg_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.296    nexys4_inst/selector_reg_reg[1]_i_14_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 f  nexys4_inst/selector_reg_reg[1]_i_3/CO[3]
                         net (fo=179, routed)         1.755     9.164    nexys4_inst/wrapper_inst/mmap_split_inst_0/selector2
    SLICE_X80Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.288 r  nexys4_inst/selector_reg[1]_i_28/O
                         net (fo=2, routed)           0.769    10.057    nexys4_inst/selector_reg[1]_i_28_n_0
    SLICE_X79Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.564 r  nexys4_inst/selector_reg_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.564    nexys4_inst/selector_reg_reg[1]_i_20_n_0
    SLICE_X79Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.678 r  nexys4_inst/selector_reg_reg[1]_i_4__0/CO[3]
                         net (fo=3, routed)           1.003    11.681    nexys4_inst/selector_reg_reg[1]_i_4__0_n_0
    SLICE_X78Y92         LUT4 (Prop_lut4_I2_O)        0.124    11.805 r  nexys4_inst/registers[31][31]_i_25/O
                         net (fo=191, routed)         0.887    12.692    nexys4_inst/registers[31][31]_i_25_n_0
    SLICE_X82Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.816 r  nexys4_inst/selector_reg[1]_i_69__1/O
                         net (fo=2, routed)           0.723    13.539    nexys4_inst/selector_reg[1]_i_69__1_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.089 r  nexys4_inst/selector_reg_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.089    nexys4_inst/selector_reg_reg[1]_i_47_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.206 r  nexys4_inst/selector_reg_reg[1]_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    14.206    nexys4_inst/selector_reg_reg[1]_i_25__0_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.323 r  nexys4_inst/selector_reg_reg[1]_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    14.323    nexys4_inst/selector_reg_reg[1]_i_5__1_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.440 r  nexys4_inst/selector_reg_reg[1]_i_2__1/CO[3]
                         net (fo=148, routed)         1.242    15.682    nexys4_inst/wrapper_inst/mmap_split_inst_2/selector23_in
    SLICE_X79Y99         LUT5 (Prop_lut5_I0_O)        0.124    15.806 f  nexys4_inst/instr_mem_inst_i_48/O
                         net (fo=10, routed)          0.796    16.602    nexys4_inst/wrapper_inst/split_2_to_3_addr[2]
    SLICE_X76Y97         LUT2 (Prop_lut2_I0_O)        0.124    16.726 r  nexys4_inst/selector_reg[1]_i_107/O
                         net (fo=1, routed)           0.000    16.726    nexys4_inst/selector_reg[1]_i_107_n_0
    SLICE_X76Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.259 r  nexys4_inst/selector_reg_reg[1]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.259    nexys4_inst/selector_reg_reg[1]_i_62_n_0
    SLICE_X76Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  nexys4_inst/selector_reg_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.376    nexys4_inst/selector_reg_reg[1]_i_31_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  nexys4_inst/selector_reg_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.001    17.493    nexys4_inst/selector_reg_reg[1]_i_6_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.610 f  nexys4_inst/selector_reg_reg[1]_i_2__2/CO[3]
                         net (fo=24, routed)          1.357    18.967    nexys4_inst/wrapper_inst/mmap_split_inst_3/selector25_in
    SLICE_X73Y103        LUT5 (Prop_lut5_I0_O)        0.124    19.091 r  nexys4_inst/selector_reg[1]_i_1/O
                         net (fo=65, routed)          1.133    20.224    nexys4_inst/selector_reg_reg[1]_2
    SLICE_X70Y101        LUT6 (Prop_lut6_I1_O)        0.124    20.348 r  nexys4_inst/data_mem_inst_i_39/O
                         net (fo=1, routed)           0.744    21.092    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[4]
    RAMB36_X2Y19         RAMB36E1                                     r  wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.639    14.824    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y19         RAMB36E1                                     r  wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.252    15.076    
                         clock uncertainty           -0.035    15.041    
    RAMB36_X2Y19         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.737    14.304    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.304    
                         arrival time                         -21.092    
  -------------------------------------------------------------------
                         slack                                 -6.788    

Slack (VIOLATED) :        -6.783ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.996ns  (logic 4.746ns (29.670%)  route 11.250ns (70.330%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.728     5.087    nexys4_inst/clk_IBUF_BUFG
    SLICE_X82Y89         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  nexys4_inst/component_rx_receiver_message_reg_reg[34]/Q
                         net (fo=25, routed)          0.851     6.394    nexys4_inst/exp_addr[2]
    SLICE_X81Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.518 r  nexys4_inst/selector_reg[1]_i_87__0/O
                         net (fo=1, routed)           0.000     6.518    nexys4_inst/selector_reg[1]_i_87__0_n_0
    SLICE_X81Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.068 r  nexys4_inst/selector_reg_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.068    nexys4_inst/selector_reg_reg[1]_i_60_n_0
    SLICE_X81Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  nexys4_inst/selector_reg_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.182    nexys4_inst/selector_reg_reg[1]_i_37_n_0
    SLICE_X81Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  nexys4_inst/selector_reg_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.296    nexys4_inst/selector_reg_reg[1]_i_14_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 f  nexys4_inst/selector_reg_reg[1]_i_3/CO[3]
                         net (fo=179, routed)         1.755     9.164    nexys4_inst/wrapper_inst/mmap_split_inst_0/selector2
    SLICE_X80Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.288 r  nexys4_inst/selector_reg[1]_i_28/O
                         net (fo=2, routed)           0.769    10.057    nexys4_inst/selector_reg[1]_i_28_n_0
    SLICE_X79Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.564 r  nexys4_inst/selector_reg_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.564    nexys4_inst/selector_reg_reg[1]_i_20_n_0
    SLICE_X79Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.678 r  nexys4_inst/selector_reg_reg[1]_i_4__0/CO[3]
                         net (fo=3, routed)           1.003    11.681    nexys4_inst/selector_reg_reg[1]_i_4__0_n_0
    SLICE_X78Y92         LUT4 (Prop_lut4_I2_O)        0.124    11.805 r  nexys4_inst/registers[31][31]_i_25/O
                         net (fo=191, routed)         0.887    12.692    nexys4_inst/registers[31][31]_i_25_n_0
    SLICE_X82Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.816 r  nexys4_inst/selector_reg[1]_i_69__1/O
                         net (fo=2, routed)           0.723    13.539    nexys4_inst/selector_reg[1]_i_69__1_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.089 r  nexys4_inst/selector_reg_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.089    nexys4_inst/selector_reg_reg[1]_i_47_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.206 r  nexys4_inst/selector_reg_reg[1]_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    14.206    nexys4_inst/selector_reg_reg[1]_i_25__0_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.323 r  nexys4_inst/selector_reg_reg[1]_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    14.323    nexys4_inst/selector_reg_reg[1]_i_5__1_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.440 r  nexys4_inst/selector_reg_reg[1]_i_2__1/CO[3]
                         net (fo=148, routed)         1.242    15.682    nexys4_inst/wrapper_inst/mmap_split_inst_2/selector23_in
    SLICE_X79Y99         LUT5 (Prop_lut5_I0_O)        0.124    15.806 f  nexys4_inst/instr_mem_inst_i_48/O
                         net (fo=10, routed)          0.796    16.602    nexys4_inst/wrapper_inst/split_2_to_3_addr[2]
    SLICE_X76Y97         LUT2 (Prop_lut2_I0_O)        0.124    16.726 r  nexys4_inst/selector_reg[1]_i_107/O
                         net (fo=1, routed)           0.000    16.726    nexys4_inst/selector_reg[1]_i_107_n_0
    SLICE_X76Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.259 r  nexys4_inst/selector_reg_reg[1]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.259    nexys4_inst/selector_reg_reg[1]_i_62_n_0
    SLICE_X76Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  nexys4_inst/selector_reg_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.376    nexys4_inst/selector_reg_reg[1]_i_31_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  nexys4_inst/selector_reg_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.001    17.493    nexys4_inst/selector_reg_reg[1]_i_6_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.610 r  nexys4_inst/selector_reg_reg[1]_i_2__2/CO[3]
                         net (fo=24, routed)          1.357    18.967    nexys4_inst/wrapper_inst/mmap_split_inst_3/selector25_in
    SLICE_X73Y103        LUT5 (Prop_lut5_I0_O)        0.124    19.091 f  nexys4_inst/selector_reg[1]_i_1/O
                         net (fo=65, routed)          1.196    20.287    nexys4_inst/selector_reg_reg[1]_2
    SLICE_X73Y94         LUT6 (Prop_lut6_I0_O)        0.124    20.411 r  nexys4_inst/instr_mem_inst_i_21/O
                         net (fo=1, routed)           0.672    21.083    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[23]
    RAMB36_X2Y17         RAMB36E1                                     r  wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.635    14.820    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.252    15.072    
                         clock uncertainty           -0.035    15.037    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[23])
                                                     -0.737    14.300    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -21.083    
  -------------------------------------------------------------------
                         slack                                 -6.783    

Slack (VIOLATED) :        -6.779ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.992ns  (logic 4.746ns (29.678%)  route 11.246ns (70.322%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.728     5.087    nexys4_inst/clk_IBUF_BUFG
    SLICE_X82Y89         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  nexys4_inst/component_rx_receiver_message_reg_reg[34]/Q
                         net (fo=25, routed)          0.851     6.394    nexys4_inst/exp_addr[2]
    SLICE_X81Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.518 r  nexys4_inst/selector_reg[1]_i_87__0/O
                         net (fo=1, routed)           0.000     6.518    nexys4_inst/selector_reg[1]_i_87__0_n_0
    SLICE_X81Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.068 r  nexys4_inst/selector_reg_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.068    nexys4_inst/selector_reg_reg[1]_i_60_n_0
    SLICE_X81Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  nexys4_inst/selector_reg_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.182    nexys4_inst/selector_reg_reg[1]_i_37_n_0
    SLICE_X81Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  nexys4_inst/selector_reg_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.296    nexys4_inst/selector_reg_reg[1]_i_14_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 f  nexys4_inst/selector_reg_reg[1]_i_3/CO[3]
                         net (fo=179, routed)         1.755     9.164    nexys4_inst/wrapper_inst/mmap_split_inst_0/selector2
    SLICE_X80Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.288 r  nexys4_inst/selector_reg[1]_i_28/O
                         net (fo=2, routed)           0.769    10.057    nexys4_inst/selector_reg[1]_i_28_n_0
    SLICE_X79Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.564 r  nexys4_inst/selector_reg_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.564    nexys4_inst/selector_reg_reg[1]_i_20_n_0
    SLICE_X79Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.678 r  nexys4_inst/selector_reg_reg[1]_i_4__0/CO[3]
                         net (fo=3, routed)           1.003    11.681    nexys4_inst/selector_reg_reg[1]_i_4__0_n_0
    SLICE_X78Y92         LUT4 (Prop_lut4_I2_O)        0.124    11.805 r  nexys4_inst/registers[31][31]_i_25/O
                         net (fo=191, routed)         0.887    12.692    nexys4_inst/registers[31][31]_i_25_n_0
    SLICE_X82Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.816 r  nexys4_inst/selector_reg[1]_i_69__1/O
                         net (fo=2, routed)           0.723    13.539    nexys4_inst/selector_reg[1]_i_69__1_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.089 r  nexys4_inst/selector_reg_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.089    nexys4_inst/selector_reg_reg[1]_i_47_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.206 r  nexys4_inst/selector_reg_reg[1]_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    14.206    nexys4_inst/selector_reg_reg[1]_i_25__0_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.323 r  nexys4_inst/selector_reg_reg[1]_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    14.323    nexys4_inst/selector_reg_reg[1]_i_5__1_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.440 r  nexys4_inst/selector_reg_reg[1]_i_2__1/CO[3]
                         net (fo=148, routed)         1.242    15.682    nexys4_inst/wrapper_inst/mmap_split_inst_2/selector23_in
    SLICE_X79Y99         LUT5 (Prop_lut5_I0_O)        0.124    15.806 f  nexys4_inst/instr_mem_inst_i_48/O
                         net (fo=10, routed)          0.796    16.602    nexys4_inst/wrapper_inst/split_2_to_3_addr[2]
    SLICE_X76Y97         LUT2 (Prop_lut2_I0_O)        0.124    16.726 r  nexys4_inst/selector_reg[1]_i_107/O
                         net (fo=1, routed)           0.000    16.726    nexys4_inst/selector_reg[1]_i_107_n_0
    SLICE_X76Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.259 r  nexys4_inst/selector_reg_reg[1]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.259    nexys4_inst/selector_reg_reg[1]_i_62_n_0
    SLICE_X76Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  nexys4_inst/selector_reg_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.376    nexys4_inst/selector_reg_reg[1]_i_31_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  nexys4_inst/selector_reg_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.001    17.493    nexys4_inst/selector_reg_reg[1]_i_6_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.610 r  nexys4_inst/selector_reg_reg[1]_i_2__2/CO[3]
                         net (fo=24, routed)          1.357    18.967    nexys4_inst/wrapper_inst/mmap_split_inst_3/selector25_in
    SLICE_X73Y103        LUT5 (Prop_lut5_I0_O)        0.124    19.091 f  nexys4_inst/selector_reg[1]_i_1/O
                         net (fo=65, routed)          1.179    20.270    nexys4_inst/selector_reg_reg[1]_2
    SLICE_X73Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.394 r  nexys4_inst/instr_mem_inst_i_36/O
                         net (fo=1, routed)           0.685    21.079    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[8]
    RAMB36_X2Y17         RAMB36E1                                     r  wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.635    14.820    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.252    15.072    
                         clock uncertainty           -0.035    15.037    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[8])
                                                     -0.737    14.300    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -21.079    
  -------------------------------------------------------------------
                         slack                                 -6.779    

Slack (VIOLATED) :        -6.770ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.983ns  (logic 4.746ns (29.694%)  route 11.237ns (70.306%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.728     5.087    nexys4_inst/clk_IBUF_BUFG
    SLICE_X82Y89         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  nexys4_inst/component_rx_receiver_message_reg_reg[34]/Q
                         net (fo=25, routed)          0.851     6.394    nexys4_inst/exp_addr[2]
    SLICE_X81Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.518 r  nexys4_inst/selector_reg[1]_i_87__0/O
                         net (fo=1, routed)           0.000     6.518    nexys4_inst/selector_reg[1]_i_87__0_n_0
    SLICE_X81Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.068 r  nexys4_inst/selector_reg_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.068    nexys4_inst/selector_reg_reg[1]_i_60_n_0
    SLICE_X81Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  nexys4_inst/selector_reg_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.182    nexys4_inst/selector_reg_reg[1]_i_37_n_0
    SLICE_X81Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  nexys4_inst/selector_reg_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.296    nexys4_inst/selector_reg_reg[1]_i_14_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 f  nexys4_inst/selector_reg_reg[1]_i_3/CO[3]
                         net (fo=179, routed)         1.755     9.164    nexys4_inst/wrapper_inst/mmap_split_inst_0/selector2
    SLICE_X80Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.288 r  nexys4_inst/selector_reg[1]_i_28/O
                         net (fo=2, routed)           0.769    10.057    nexys4_inst/selector_reg[1]_i_28_n_0
    SLICE_X79Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.564 r  nexys4_inst/selector_reg_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.564    nexys4_inst/selector_reg_reg[1]_i_20_n_0
    SLICE_X79Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.678 r  nexys4_inst/selector_reg_reg[1]_i_4__0/CO[3]
                         net (fo=3, routed)           1.003    11.681    nexys4_inst/selector_reg_reg[1]_i_4__0_n_0
    SLICE_X78Y92         LUT4 (Prop_lut4_I2_O)        0.124    11.805 r  nexys4_inst/registers[31][31]_i_25/O
                         net (fo=191, routed)         0.887    12.692    nexys4_inst/registers[31][31]_i_25_n_0
    SLICE_X82Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.816 r  nexys4_inst/selector_reg[1]_i_69__1/O
                         net (fo=2, routed)           0.723    13.539    nexys4_inst/selector_reg[1]_i_69__1_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.089 r  nexys4_inst/selector_reg_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.089    nexys4_inst/selector_reg_reg[1]_i_47_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.206 r  nexys4_inst/selector_reg_reg[1]_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    14.206    nexys4_inst/selector_reg_reg[1]_i_25__0_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.323 r  nexys4_inst/selector_reg_reg[1]_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    14.323    nexys4_inst/selector_reg_reg[1]_i_5__1_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.440 r  nexys4_inst/selector_reg_reg[1]_i_2__1/CO[3]
                         net (fo=148, routed)         1.242    15.682    nexys4_inst/wrapper_inst/mmap_split_inst_2/selector23_in
    SLICE_X79Y99         LUT5 (Prop_lut5_I0_O)        0.124    15.806 f  nexys4_inst/instr_mem_inst_i_48/O
                         net (fo=10, routed)          0.796    16.602    nexys4_inst/wrapper_inst/split_2_to_3_addr[2]
    SLICE_X76Y97         LUT2 (Prop_lut2_I0_O)        0.124    16.726 r  nexys4_inst/selector_reg[1]_i_107/O
                         net (fo=1, routed)           0.000    16.726    nexys4_inst/selector_reg[1]_i_107_n_0
    SLICE_X76Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.259 r  nexys4_inst/selector_reg_reg[1]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.259    nexys4_inst/selector_reg_reg[1]_i_62_n_0
    SLICE_X76Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  nexys4_inst/selector_reg_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.376    nexys4_inst/selector_reg_reg[1]_i_31_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  nexys4_inst/selector_reg_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.001    17.493    nexys4_inst/selector_reg_reg[1]_i_6_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.610 r  nexys4_inst/selector_reg_reg[1]_i_2__2/CO[3]
                         net (fo=24, routed)          1.357    18.967    nexys4_inst/wrapper_inst/mmap_split_inst_3/selector25_in
    SLICE_X73Y103        LUT5 (Prop_lut5_I0_O)        0.124    19.091 f  nexys4_inst/selector_reg[1]_i_1/O
                         net (fo=65, routed)          1.057    20.149    nexys4_inst/selector_reg_reg[1]_2
    SLICE_X73Y94         LUT6 (Prop_lut6_I0_O)        0.124    20.273 r  nexys4_inst/instr_mem_inst_i_42/O
                         net (fo=1, routed)           0.797    21.070    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB36_X2Y17         RAMB36E1                                     r  wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.635    14.820    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.252    15.072    
                         clock uncertainty           -0.035    15.037    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[2])
                                                     -0.737    14.300    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -21.070    
  -------------------------------------------------------------------
                         slack                                 -6.770    

Slack (VIOLATED) :        -6.752ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.965ns  (logic 4.746ns (29.727%)  route 11.219ns (70.273%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.728     5.087    nexys4_inst/clk_IBUF_BUFG
    SLICE_X82Y89         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  nexys4_inst/component_rx_receiver_message_reg_reg[34]/Q
                         net (fo=25, routed)          0.851     6.394    nexys4_inst/exp_addr[2]
    SLICE_X81Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.518 r  nexys4_inst/selector_reg[1]_i_87__0/O
                         net (fo=1, routed)           0.000     6.518    nexys4_inst/selector_reg[1]_i_87__0_n_0
    SLICE_X81Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.068 r  nexys4_inst/selector_reg_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.068    nexys4_inst/selector_reg_reg[1]_i_60_n_0
    SLICE_X81Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  nexys4_inst/selector_reg_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.182    nexys4_inst/selector_reg_reg[1]_i_37_n_0
    SLICE_X81Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  nexys4_inst/selector_reg_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.296    nexys4_inst/selector_reg_reg[1]_i_14_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 f  nexys4_inst/selector_reg_reg[1]_i_3/CO[3]
                         net (fo=179, routed)         1.755     9.164    nexys4_inst/wrapper_inst/mmap_split_inst_0/selector2
    SLICE_X80Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.288 r  nexys4_inst/selector_reg[1]_i_28/O
                         net (fo=2, routed)           0.769    10.057    nexys4_inst/selector_reg[1]_i_28_n_0
    SLICE_X79Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.564 r  nexys4_inst/selector_reg_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.564    nexys4_inst/selector_reg_reg[1]_i_20_n_0
    SLICE_X79Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.678 r  nexys4_inst/selector_reg_reg[1]_i_4__0/CO[3]
                         net (fo=3, routed)           1.003    11.681    nexys4_inst/selector_reg_reg[1]_i_4__0_n_0
    SLICE_X78Y92         LUT4 (Prop_lut4_I2_O)        0.124    11.805 r  nexys4_inst/registers[31][31]_i_25/O
                         net (fo=191, routed)         0.887    12.692    nexys4_inst/registers[31][31]_i_25_n_0
    SLICE_X82Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.816 r  nexys4_inst/selector_reg[1]_i_69__1/O
                         net (fo=2, routed)           0.723    13.539    nexys4_inst/selector_reg[1]_i_69__1_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.089 r  nexys4_inst/selector_reg_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.089    nexys4_inst/selector_reg_reg[1]_i_47_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.206 r  nexys4_inst/selector_reg_reg[1]_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    14.206    nexys4_inst/selector_reg_reg[1]_i_25__0_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.323 r  nexys4_inst/selector_reg_reg[1]_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    14.323    nexys4_inst/selector_reg_reg[1]_i_5__1_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.440 r  nexys4_inst/selector_reg_reg[1]_i_2__1/CO[3]
                         net (fo=148, routed)         1.242    15.682    nexys4_inst/wrapper_inst/mmap_split_inst_2/selector23_in
    SLICE_X79Y99         LUT5 (Prop_lut5_I0_O)        0.124    15.806 f  nexys4_inst/instr_mem_inst_i_48/O
                         net (fo=10, routed)          0.796    16.602    nexys4_inst/wrapper_inst/split_2_to_3_addr[2]
    SLICE_X76Y97         LUT2 (Prop_lut2_I0_O)        0.124    16.726 r  nexys4_inst/selector_reg[1]_i_107/O
                         net (fo=1, routed)           0.000    16.726    nexys4_inst/selector_reg[1]_i_107_n_0
    SLICE_X76Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.259 r  nexys4_inst/selector_reg_reg[1]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.259    nexys4_inst/selector_reg_reg[1]_i_62_n_0
    SLICE_X76Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  nexys4_inst/selector_reg_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.376    nexys4_inst/selector_reg_reg[1]_i_31_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  nexys4_inst/selector_reg_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.001    17.493    nexys4_inst/selector_reg_reg[1]_i_6_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.610 r  nexys4_inst/selector_reg_reg[1]_i_2__2/CO[3]
                         net (fo=24, routed)          1.357    18.967    nexys4_inst/wrapper_inst/mmap_split_inst_3/selector25_in
    SLICE_X73Y103        LUT5 (Prop_lut5_I0_O)        0.124    19.091 f  nexys4_inst/selector_reg[1]_i_1/O
                         net (fo=65, routed)          1.337    20.429    nexys4_inst/selector_reg_reg[1]_2
    SLICE_X72Y87         LUT6 (Prop_lut6_I0_O)        0.124    20.553 r  nexys4_inst/instr_mem_inst_i_32/O
                         net (fo=1, routed)           0.499    21.052    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[12]
    RAMB36_X2Y17         RAMB36E1                                     r  wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[12]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.635    14.820    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.252    15.072    
                         clock uncertainty           -0.035    15.037    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[12])
                                                     -0.737    14.300    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -21.052    
  -------------------------------------------------------------------
                         slack                                 -6.752    

Slack (VIOLATED) :        -6.742ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[34]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[18]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        15.956ns  (logic 4.746ns (29.745%)  route 11.210ns (70.255%))
  Logic Levels:           22  (CARRY4=14 LUT2=2 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.820ns = ( 14.820 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.728     5.087    nexys4_inst/clk_IBUF_BUFG
    SLICE_X82Y89         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[34]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y89         FDRE (Prop_fdre_C_Q)         0.456     5.543 f  nexys4_inst/component_rx_receiver_message_reg_reg[34]/Q
                         net (fo=25, routed)          0.851     6.394    nexys4_inst/exp_addr[2]
    SLICE_X81Y91         LUT2 (Prop_lut2_I0_O)        0.124     6.518 r  nexys4_inst/selector_reg[1]_i_87__0/O
                         net (fo=1, routed)           0.000     6.518    nexys4_inst/selector_reg[1]_i_87__0_n_0
    SLICE_X81Y91         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.068 r  nexys4_inst/selector_reg_reg[1]_i_60/CO[3]
                         net (fo=1, routed)           0.000     7.068    nexys4_inst/selector_reg_reg[1]_i_60_n_0
    SLICE_X81Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.182 r  nexys4_inst/selector_reg_reg[1]_i_37/CO[3]
                         net (fo=1, routed)           0.000     7.182    nexys4_inst/selector_reg_reg[1]_i_37_n_0
    SLICE_X81Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.296 r  nexys4_inst/selector_reg_reg[1]_i_14/CO[3]
                         net (fo=1, routed)           0.000     7.296    nexys4_inst/selector_reg_reg[1]_i_14_n_0
    SLICE_X81Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.410 f  nexys4_inst/selector_reg_reg[1]_i_3/CO[3]
                         net (fo=179, routed)         1.755     9.164    nexys4_inst/wrapper_inst/mmap_split_inst_0/selector2
    SLICE_X80Y90         LUT6 (Prop_lut6_I4_O)        0.124     9.288 r  nexys4_inst/selector_reg[1]_i_28/O
                         net (fo=2, routed)           0.769    10.057    nexys4_inst/selector_reg[1]_i_28_n_0
    SLICE_X79Y92         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507    10.564 r  nexys4_inst/selector_reg_reg[1]_i_20/CO[3]
                         net (fo=1, routed)           0.000    10.564    nexys4_inst/selector_reg_reg[1]_i_20_n_0
    SLICE_X79Y93         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    10.678 r  nexys4_inst/selector_reg_reg[1]_i_4__0/CO[3]
                         net (fo=3, routed)           1.003    11.681    nexys4_inst/selector_reg_reg[1]_i_4__0_n_0
    SLICE_X78Y92         LUT4 (Prop_lut4_I2_O)        0.124    11.805 r  nexys4_inst/registers[31][31]_i_25/O
                         net (fo=191, routed)         0.887    12.692    nexys4_inst/registers[31][31]_i_25_n_0
    SLICE_X82Y94         LUT6 (Prop_lut6_I4_O)        0.124    12.816 r  nexys4_inst/selector_reg[1]_i_69__1/O
                         net (fo=2, routed)           0.723    13.539    nexys4_inst/selector_reg[1]_i_69__1_n_0
    SLICE_X78Y93         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.550    14.089 r  nexys4_inst/selector_reg_reg[1]_i_47/CO[3]
                         net (fo=1, routed)           0.000    14.089    nexys4_inst/selector_reg_reg[1]_i_47_n_0
    SLICE_X78Y94         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.206 r  nexys4_inst/selector_reg_reg[1]_i_25__0/CO[3]
                         net (fo=1, routed)           0.000    14.206    nexys4_inst/selector_reg_reg[1]_i_25__0_n_0
    SLICE_X78Y95         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.323 r  nexys4_inst/selector_reg_reg[1]_i_5__1/CO[3]
                         net (fo=1, routed)           0.000    14.323    nexys4_inst/selector_reg_reg[1]_i_5__1_n_0
    SLICE_X78Y96         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    14.440 r  nexys4_inst/selector_reg_reg[1]_i_2__1/CO[3]
                         net (fo=148, routed)         1.242    15.682    nexys4_inst/wrapper_inst/mmap_split_inst_2/selector23_in
    SLICE_X79Y99         LUT5 (Prop_lut5_I0_O)        0.124    15.806 f  nexys4_inst/instr_mem_inst_i_48/O
                         net (fo=10, routed)          0.796    16.602    nexys4_inst/wrapper_inst/split_2_to_3_addr[2]
    SLICE_X76Y97         LUT2 (Prop_lut2_I0_O)        0.124    16.726 r  nexys4_inst/selector_reg[1]_i_107/O
                         net (fo=1, routed)           0.000    16.726    nexys4_inst/selector_reg[1]_i_107_n_0
    SLICE_X76Y97         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    17.259 r  nexys4_inst/selector_reg_reg[1]_i_62/CO[3]
                         net (fo=1, routed)           0.000    17.259    nexys4_inst/selector_reg_reg[1]_i_62_n_0
    SLICE_X76Y98         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.376 r  nexys4_inst/selector_reg_reg[1]_i_31/CO[3]
                         net (fo=1, routed)           0.000    17.376    nexys4_inst/selector_reg_reg[1]_i_31_n_0
    SLICE_X76Y99         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.493 r  nexys4_inst/selector_reg_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.001    17.493    nexys4_inst/selector_reg_reg[1]_i_6_n_0
    SLICE_X76Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    17.610 r  nexys4_inst/selector_reg_reg[1]_i_2__2/CO[3]
                         net (fo=24, routed)          1.357    18.967    nexys4_inst/wrapper_inst/mmap_split_inst_3/selector25_in
    SLICE_X73Y103        LUT5 (Prop_lut5_I0_O)        0.124    19.091 f  nexys4_inst/selector_reg[1]_i_1/O
                         net (fo=65, routed)          1.183    20.274    nexys4_inst/selector_reg_reg[1]_2
    SLICE_X72Y89         LUT6 (Prop_lut6_I0_O)        0.124    20.398 r  nexys4_inst/instr_mem_inst_i_26/O
                         net (fo=1, routed)           0.644    21.042    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[18]
    RAMB36_X2Y17         RAMB36E1                                     r  wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[18]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.635    14.820    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X2Y17         RAMB36E1                                     r  wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.252    15.072    
                         clock uncertainty           -0.035    15.037    
    RAMB36_X2Y17         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[18])
                                                     -0.737    14.300    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         14.300    
                         arrival time                         -21.042    
  -------------------------------------------------------------------
                         slack                                 -6.742    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 wrapper_inst/mmap_mips_signal_wrapper_inst/dout_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexys4_inst/component_tx_transmitter_message_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.414ns  (logic 0.186ns (44.955%)  route 0.228ns (55.045%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.607     1.440    wrapper_inst/mmap_mips_signal_wrapper_inst/clk_IBUF_BUFG
    SLICE_X87Y94         FDRE                                         r  wrapper_inst/mmap_mips_signal_wrapper_inst/dout_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  wrapper_inst/mmap_mips_signal_wrapper_inst/dout_reg[8]/Q
                         net (fo=1, routed)           0.228     1.809    wrapper_inst/mmap_split_inst_0/slave_0_dout[8]
    SLICE_X87Y102        LUT6 (Prop_lut6_I2_O)        0.045     1.854 r  wrapper_inst/mmap_split_inst_0/component_tx_transmitter_message_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     1.854    nexys4_inst/D[7]
    SLICE_X87Y102        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.873     1.943    nexys4_inst/clk_IBUF_BUFG
    SLICE_X87Y102        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[8]/C
                         clock pessimism             -0.235     1.707    
    SLICE_X87Y102        FDRE (Hold_fdre_C_D)         0.092     1.799    nexys4_inst/component_tx_transmitter_message_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.799    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 nexys4_inst/component_rx_receiver_state_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexys4_inst/controller_ex_res_nop_reg_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.510ns  (logic 0.186ns (36.451%)  route 0.324ns (63.549%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.607     1.440    nexys4_inst/clk_IBUF_BUFG
    SLICE_X86Y93         FDRE                                         r  nexys4_inst/component_rx_receiver_state_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y93         FDRE (Prop_fdre_C_Q)         0.141     1.581 f  nexys4_inst/component_rx_receiver_state_reg_reg[1]/Q
                         net (fo=9, routed)           0.324     1.906    nexys4_inst/component_rx_receiver_state_reg[1]
    SLICE_X88Y102        LUT5 (Prop_lut5_I3_O)        0.045     1.951 r  nexys4_inst/controller_ex_res_nop_reg_i_1/O
                         net (fo=1, routed)           0.000     1.951    nexys4_inst/bool12_out
    SLICE_X88Y102        FDSE                                         r  nexys4_inst/controller_ex_res_nop_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.873     1.943    nexys4_inst/clk_IBUF_BUFG
    SLICE_X88Y102        FDSE                                         r  nexys4_inst/controller_ex_res_nop_reg_reg/C
                         clock pessimism             -0.235     1.707    
    SLICE_X88Y102        FDSE (Hold_fdse_C_D)         0.120     1.827    nexys4_inst/controller_ex_res_nop_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.827    
                         arrival time                           1.951    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.126ns  (arrival time - required time)
  Source:                 nexys4_inst/controller_ex_res_nop_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexys4_inst/FSM_sequential_component_tx_transmitter_state_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.494ns  (logic 0.209ns (42.307%)  route 0.285ns (57.693%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.602     1.435    nexys4_inst/clk_IBUF_BUFG
    SLICE_X88Y102        FDSE                                         r  nexys4_inst/controller_ex_res_nop_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y102        FDSE (Prop_fdse_C_Q)         0.164     1.599 f  nexys4_inst/controller_ex_res_nop_reg_reg/Q
                         net (fo=2, routed)           0.285     1.884    nexys4_inst/controller_ex_res_nop_reg
    SLICE_X87Y93         LUT5 (Prop_lut5_I4_O)        0.045     1.929 r  nexys4_inst/FSM_sequential_component_tx_transmitter_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     1.929    nexys4_inst/FSM_sequential_component_tx_transmitter_state_reg[0]_i_1_n_0
    SLICE_X87Y93         FDRE                                         r  nexys4_inst/FSM_sequential_component_tx_transmitter_state_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.879     1.948    nexys4_inst/clk_IBUF_BUFG
    SLICE_X87Y93         FDRE                                         r  nexys4_inst/FSM_sequential_component_tx_transmitter_state_reg_reg[0]/C
                         clock pessimism             -0.235     1.712    
    SLICE_X87Y93         FDRE (Hold_fdre_C_D)         0.091     1.803    nexys4_inst/FSM_sequential_component_tx_transmitter_state_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 wrapper_inst/mmap_mips_signal_wrapper_inst/dout_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexys4_inst/component_tx_transmitter_message_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.209ns (40.781%)  route 0.303ns (59.219%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.942ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.608     1.441    wrapper_inst/mmap_mips_signal_wrapper_inst/clk_IBUF_BUFG
    SLICE_X88Y98         FDRE                                         r  wrapper_inst/mmap_mips_signal_wrapper_inst/dout_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y98         FDRE (Prop_fdre_C_Q)         0.164     1.605 r  wrapper_inst/mmap_mips_signal_wrapper_inst/dout_reg[12]/Q
                         net (fo=1, routed)           0.303     1.909    wrapper_inst/mmap_split_inst_0/slave_0_dout[12]
    SLICE_X88Y103        LUT6 (Prop_lut6_I2_O)        0.045     1.954 r  wrapper_inst/mmap_split_inst_0/component_tx_transmitter_message_reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.954    nexys4_inst/D[11]
    SLICE_X88Y103        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.872     1.942    nexys4_inst/clk_IBUF_BUFG
    SLICE_X88Y103        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[12]/C
                         clock pessimism             -0.235     1.706    
    SLICE_X88Y103        FDRE (Hold_fdre_C_D)         0.120     1.826    nexys4_inst/component_tx_transmitter_message_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.826    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_pc_register_inst/reg_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.231ns (46.190%)  route 0.269ns (53.810%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.602     1.435    nexys4_inst/clk_IBUF_BUFG
    SLICE_X86Y100        FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y100        FDRE (Prop_fdre_C_Q)         0.141     1.576 r  nexys4_inst/component_rx_receiver_message_reg_reg[12]/Q
                         net (fo=3, routed)           0.218     1.794    nexys4_inst/exp_din[12]
    SLICE_X87Y98         LUT5 (Prop_lut5_I4_O)        0.045     1.839 r  nexys4_inst/reg[12]_i_3/O
                         net (fo=1, routed)           0.051     1.891    nexys4_inst/wrapper_inst/split_0_to_1_din[12]
    SLICE_X87Y98         LUT5 (Prop_lut5_I2_O)        0.045     1.936 r  nexys4_inst/reg[12]_i_1/O
                         net (fo=1, routed)           0.000     1.936    wrapper_inst/mmap_mips_pc_register_inst/controller_cycle_control_exp_clk_en_reg_reg[12]
    SLICE_X87Y98         FDCE                                         r  wrapper_inst/mmap_mips_pc_register_inst/reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.880     1.949    wrapper_inst/mmap_mips_pc_register_inst/clk_IBUF_BUFG
    SLICE_X87Y98         FDCE                                         r  wrapper_inst/mmap_mips_pc_register_inst/reg_reg[12]/C
                         clock pessimism             -0.235     1.713    
    SLICE_X87Y98         FDCE (Hold_fdce_C_D)         0.091     1.804    wrapper_inst/mmap_mips_pc_register_inst/reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.804    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 wrapper_inst/mmap_mips_signal_wrapper_inst/dout_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexys4_inst/component_tx_transmitter_message_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.186ns (37.811%)  route 0.306ns (62.189%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.943ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.607     1.440    wrapper_inst/mmap_mips_signal_wrapper_inst/clk_IBUF_BUFG
    SLICE_X86Y94         FDRE                                         r  wrapper_inst/mmap_mips_signal_wrapper_inst/dout_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y94         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  wrapper_inst/mmap_mips_signal_wrapper_inst/dout_reg[6]/Q
                         net (fo=1, routed)           0.306     1.887    wrapper_inst/mmap_split_inst_0/slave_0_dout[6]
    SLICE_X87Y102        LUT6 (Prop_lut6_I2_O)        0.045     1.932 r  wrapper_inst/mmap_split_inst_0/component_tx_transmitter_message_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.932    nexys4_inst/D[5]
    SLICE_X87Y102        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.873     1.943    nexys4_inst/clk_IBUF_BUFG
    SLICE_X87Y102        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[6]/C
                         clock pessimism             -0.235     1.707    
    SLICE_X87Y102        FDRE (Hold_fdre_C_D)         0.091     1.798    nexys4_inst/component_tx_transmitter_message_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.798    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 nexys4_inst/controller_ex_res_addr_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexys4_inst/component_tx_transmitter_message_reg_reg[32]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.599     1.432    nexys4_inst/clk_IBUF_BUFG
    SLICE_X83Y109        FDRE                                         r  nexys4_inst/controller_ex_res_addr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y109        FDRE (Prop_fdre_C_Q)         0.141     1.573 r  nexys4_inst/controller_ex_res_addr_reg_reg[0]/Q
                         net (fo=1, routed)           0.100     1.674    nexys4_inst/controller_ex_res_addr_reg[0]
    SLICE_X84Y109        LUT6 (Prop_lut6_I5_O)        0.045     1.719 r  nexys4_inst/component_tx_transmitter_message_reg[32]_i_1/O
                         net (fo=1, routed)           0.000     1.719    nexys4_inst/message_tx_data[32]
    SLICE_X84Y109        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[32]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.871     1.940    nexys4_inst/clk_IBUF_BUFG
    SLICE_X84Y109        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[32]/C
                         clock pessimism             -0.491     1.448    
    SLICE_X84Y109        FDRE (Hold_fdre_C_D)         0.121     1.569    nexys4_inst/component_tx_transmitter_message_reg_reg[32]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 nexys4_inst/controller_ex_res_addr_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexys4_inst/component_tx_transmitter_message_reg_reg[43]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.939ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.598     1.431    nexys4_inst/clk_IBUF_BUFG
    SLICE_X83Y111        FDRE                                         r  nexys4_inst/controller_ex_res_addr_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y111        FDRE (Prop_fdre_C_Q)         0.141     1.572 r  nexys4_inst/controller_ex_res_addr_reg_reg[11]/Q
                         net (fo=1, routed)           0.100     1.673    nexys4_inst/controller_ex_res_addr_reg[11]
    SLICE_X84Y111        LUT6 (Prop_lut6_I5_O)        0.045     1.718 r  nexys4_inst/component_tx_transmitter_message_reg[43]_i_1/O
                         net (fo=1, routed)           0.000     1.718    nexys4_inst/message_tx_data[43]
    SLICE_X84Y111        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[43]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.870     1.939    nexys4_inst/clk_IBUF_BUFG
    SLICE_X84Y111        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[43]/C
                         clock pessimism             -0.491     1.447    
    SLICE_X84Y111        FDRE (Hold_fdre_C_D)         0.121     1.568    nexys4_inst/component_tx_transmitter_message_reg_reg[43]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 nexys4_inst/controller_ex_res_addr_reg_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexys4_inst/component_tx_transmitter_message_reg_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.186ns (64.996%)  route 0.100ns (35.004%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.937ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.491ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.597     1.430    nexys4_inst/clk_IBUF_BUFG
    SLICE_X83Y112        FDRE                                         r  nexys4_inst/controller_ex_res_addr_reg_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y112        FDRE (Prop_fdre_C_Q)         0.141     1.571 r  nexys4_inst/controller_ex_res_addr_reg_reg[14]/Q
                         net (fo=1, routed)           0.100     1.672    nexys4_inst/controller_ex_res_addr_reg[14]
    SLICE_X84Y112        LUT6 (Prop_lut6_I5_O)        0.045     1.717 r  nexys4_inst/component_tx_transmitter_message_reg[46]_i_1/O
                         net (fo=1, routed)           0.000     1.717    nexys4_inst/message_tx_data[46]
    SLICE_X84Y112        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.868     1.937    nexys4_inst/clk_IBUF_BUFG
    SLICE_X84Y112        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[46]/C
                         clock pessimism             -0.491     1.445    
    SLICE_X84Y112        FDRE (Hold_fdre_C_D)         0.121     1.566    nexys4_inst/component_tx_transmitter_message_reg_reg[46]
  -------------------------------------------------------------------
                         required time                         -1.566    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 nexys4_inst/controller_ex_res_cycle_count_reg_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            nexys4_inst/component_tx_transmitter_message_reg_reg[33]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.772%)  route 0.125ns (40.228%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.940ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.599     1.432    nexys4_inst/clk_IBUF_BUFG
    SLICE_X86Y110        FDRE                                         r  nexys4_inst/controller_ex_res_cycle_count_reg_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y110        FDRE (Prop_fdre_C_Q)         0.141     1.573 r  nexys4_inst/controller_ex_res_cycle_count_reg_reg[33]/Q
                         net (fo=2, routed)           0.125     1.699    nexys4_inst/controller_ex_res_cycle_count_reg[33]
    SLICE_X84Y109        LUT6 (Prop_lut6_I2_O)        0.045     1.744 r  nexys4_inst/component_tx_transmitter_message_reg[33]_i_1/O
                         net (fo=1, routed)           0.000     1.744    nexys4_inst/message_tx_data[33]
    SLICE_X84Y109        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[33]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.871     1.940    nexys4_inst/clk_IBUF_BUFG
    SLICE_X84Y109        FDRE                                         r  nexys4_inst/component_tx_transmitter_message_reg_reg[33]/C
                         clock pessimism             -0.469     1.470    
    SLICE_X84Y109        FDRE (Hold_fdre_C_D)         0.121     1.591    nexys4_inst/component_tx_transmitter_message_reg_reg[33]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.744    
  -------------------------------------------------------------------
                         slack                                  0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y19    wrapper_inst/mmap_mips_data_mem_inst/data_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y17    wrapper_inst/mmap_mips_instr_mem_inst/instr_mem_inst/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X88Y100   nexys4_inst/component_rx_receiver_message_reg_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y102   nexys4_inst/component_rx_receiver_message_reg_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X81Y111   nexys4_inst/component_rx_receiver_message_reg_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X86Y100   nexys4_inst/component_rx_receiver_message_reg_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y104   nexys4_inst/component_rx_receiver_message_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y102   nexys4_inst/controller_cycle_control_cycle_count_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y104   nexys4_inst/controller_cycle_control_cycle_count_reg_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y104   nexys4_inst/controller_cycle_control_cycle_count_reg_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y105   nexys4_inst/controller_cycle_control_cycle_count_reg_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y105   nexys4_inst/controller_cycle_control_cycle_count_reg_reg[13]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y105   nexys4_inst/controller_cycle_control_cycle_count_reg_reg[14]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y105   nexys4_inst/controller_cycle_control_cycle_count_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y106   nexys4_inst/controller_cycle_control_cycle_count_reg_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y106   nexys4_inst/controller_cycle_control_cycle_count_reg_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y106   nexys4_inst/controller_cycle_control_cycle_count_reg_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y102   nexys4_inst/component_rx_receiver_message_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y104   nexys4_inst/component_rx_receiver_message_reg_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y100   wrapper_inst/mmap_mips_register_file_inst/dout_reg[22]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X76Y93    wrapper_inst/mmap_mips_register_file_inst/registers_reg[17][13]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X76Y93    wrapper_inst/mmap_mips_register_file_inst/registers_reg[17][17]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X76Y93    wrapper_inst/mmap_mips_register_file_inst/registers_reg[17][21]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y87    wrapper_inst/mmap_mips_register_file_inst/registers_reg[26][18]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y87    wrapper_inst/mmap_mips_register_file_inst/registers_reg[26][19]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X76Y96    wrapper_inst/mmap_mips_register_file_inst/registers_reg[26][3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X79Y85    wrapper_inst/mmap_mips_register_file_inst/registers_reg[6][5]/C



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.194ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.668ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[27][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.308ns  (logic 0.718ns (7.714%)  route 8.590ns (92.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.728     5.087    nexys4_inst/clk_IBUF_BUFG
    SLICE_X85Y90         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/Q
                         net (fo=20, routed)          4.255     9.761    nexys4_inst/controller_cmd_opcode[0]
    SLICE_X67Y98         LUT6 (Prop_lut6_I2_O)        0.299    10.060 f  nexys4_inst/registers[29][30]_i_1/O
                         net (fo=125, routed)         4.334    14.394    wrapper_inst/mmap_mips_register_file_inst/AR[1]
    SLICE_X77Y84         FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[27][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.591    14.777    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X77Y84         FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[27][0]/C
                         clock pessimism              0.252    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X77Y84         FDCE (Recov_fdce_C_CLR)     -0.405    14.588    wrapper_inst/mmap_mips_register_file_inst/registers_reg[27][0]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -14.394    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[27][18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.308ns  (logic 0.718ns (7.714%)  route 8.590ns (92.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.728     5.087    nexys4_inst/clk_IBUF_BUFG
    SLICE_X85Y90         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/Q
                         net (fo=20, routed)          4.255     9.761    nexys4_inst/controller_cmd_opcode[0]
    SLICE_X67Y98         LUT6 (Prop_lut6_I2_O)        0.299    10.060 f  nexys4_inst/registers[29][30]_i_1/O
                         net (fo=125, routed)         4.334    14.394    wrapper_inst/mmap_mips_register_file_inst/AR[1]
    SLICE_X77Y84         FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[27][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.591    14.777    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X77Y84         FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[27][18]/C
                         clock pessimism              0.252    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X77Y84         FDCE (Recov_fdce_C_CLR)     -0.405    14.588    wrapper_inst/mmap_mips_register_file_inst/registers_reg[27][18]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -14.394    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[27][24]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.308ns  (logic 0.718ns (7.714%)  route 8.590ns (92.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.728     5.087    nexys4_inst/clk_IBUF_BUFG
    SLICE_X85Y90         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/Q
                         net (fo=20, routed)          4.255     9.761    nexys4_inst/controller_cmd_opcode[0]
    SLICE_X67Y98         LUT6 (Prop_lut6_I2_O)        0.299    10.060 f  nexys4_inst/registers[29][30]_i_1/O
                         net (fo=125, routed)         4.334    14.394    wrapper_inst/mmap_mips_register_file_inst/AR[1]
    SLICE_X77Y84         FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[27][24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.591    14.777    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X77Y84         FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[27][24]/C
                         clock pessimism              0.252    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X77Y84         FDCE (Recov_fdce_C_CLR)     -0.405    14.588    wrapper_inst/mmap_mips_register_file_inst/registers_reg[27][24]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -14.394    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.194ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[27][8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.308ns  (logic 0.718ns (7.714%)  route 8.590ns (92.286%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.728     5.087    nexys4_inst/clk_IBUF_BUFG
    SLICE_X85Y90         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.419     5.506 r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/Q
                         net (fo=20, routed)          4.255     9.761    nexys4_inst/controller_cmd_opcode[0]
    SLICE_X67Y98         LUT6 (Prop_lut6_I2_O)        0.299    10.060 f  nexys4_inst/registers[29][30]_i_1/O
                         net (fo=125, routed)         4.334    14.394    wrapper_inst/mmap_mips_register_file_inst/AR[1]
    SLICE_X77Y84         FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[27][8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.591    14.777    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X77Y84         FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[27][8]/C
                         clock pessimism              0.252    15.029    
                         clock uncertainty           -0.035    14.993    
    SLICE_X77Y84         FDCE (Recov_fdce_C_CLR)     -0.405    14.588    wrapper_inst/mmap_mips_register_file_inst/registers_reg[27][8]
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -14.394    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[22][17]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.325ns  (logic 0.580ns (6.220%)  route 8.745ns (93.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.728     5.087    nexys4_inst/clk_IBUF_BUFG
    SLICE_X85Y90         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  nexys4_inst/component_rx_receiver_message_reg_reg[66]/Q
                         net (fo=20, routed)          3.815     9.358    nexys4_inst/controller_cmd_opcode[2]
    SLICE_X67Y96         LUT6 (Prop_lut6_I1_O)        0.124     9.482 f  nexys4_inst/registers[26][3]_i_1/O
                         net (fo=125, routed)         4.930    14.412    wrapper_inst/mmap_mips_register_file_inst/component_rx_receiver_message_reg_reg[67]_0[0]
    SLICE_X82Y90         FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[22][17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.608    14.794    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X82Y90         FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[22][17]/C
                         clock pessimism              0.268    15.062    
                         clock uncertainty           -0.035    15.026    
    SLICE_X82Y90         FDCE (Recov_fdce_C_CLR)     -0.405    14.621    wrapper_inst/mmap_mips_register_file_inst/registers_reg[22][17]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -14.412    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[22][6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.325ns  (logic 0.580ns (6.220%)  route 8.745ns (93.780%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.794ns = ( 14.794 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.728     5.087    nexys4_inst/clk_IBUF_BUFG
    SLICE_X85Y90         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  nexys4_inst/component_rx_receiver_message_reg_reg[66]/Q
                         net (fo=20, routed)          3.815     9.358    nexys4_inst/controller_cmd_opcode[2]
    SLICE_X67Y96         LUT6 (Prop_lut6_I1_O)        0.124     9.482 f  nexys4_inst/registers[26][3]_i_1/O
                         net (fo=125, routed)         4.930    14.412    wrapper_inst/mmap_mips_register_file_inst/component_rx_receiver_message_reg_reg[67]_0[0]
    SLICE_X82Y90         FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[22][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.608    14.794    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X82Y90         FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[22][6]/C
                         clock pessimism              0.268    15.062    
                         clock uncertainty           -0.035    15.026    
    SLICE_X82Y90         FDCE (Recov_fdce_C_CLR)     -0.405    14.621    wrapper_inst/mmap_mips_register_file_inst/registers_reg[22][6]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                         -14.412    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[20][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.278ns  (logic 0.580ns (6.252%)  route 8.698ns (93.748%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.728     5.087    nexys4_inst/clk_IBUF_BUFG
    SLICE_X85Y90         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  nexys4_inst/component_rx_receiver_message_reg_reg[66]/Q
                         net (fo=20, routed)          3.815     9.358    nexys4_inst/controller_cmd_opcode[2]
    SLICE_X67Y96         LUT6 (Prop_lut6_I1_O)        0.124     9.482 f  nexys4_inst/registers[26][3]_i_1/O
                         net (fo=125, routed)         4.882    14.364    wrapper_inst/mmap_mips_register_file_inst/component_rx_receiver_message_reg_reg[67]_0[0]
    SLICE_X82Y83         FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[20][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.603    14.789    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X82Y83         FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[20][3]/C
                         clock pessimism              0.268    15.057    
                         clock uncertainty           -0.035    15.021    
    SLICE_X82Y83         FDCE (Recov_fdce_C_CLR)     -0.405    14.616    wrapper_inst/mmap_mips_register_file_inst/registers_reg[20][3]
  -------------------------------------------------------------------
                         required time                         14.616    
                         arrival time                         -14.364    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[20][11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.249ns  (logic 0.580ns (6.271%)  route 8.669ns (93.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.728     5.087    nexys4_inst/clk_IBUF_BUFG
    SLICE_X85Y90         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  nexys4_inst/component_rx_receiver_message_reg_reg[66]/Q
                         net (fo=20, routed)          3.815     9.358    nexys4_inst/controller_cmd_opcode[2]
    SLICE_X67Y96         LUT6 (Prop_lut6_I1_O)        0.124     9.482 f  nexys4_inst/registers[26][3]_i_1/O
                         net (fo=125, routed)         4.854    14.336    wrapper_inst/mmap_mips_register_file_inst/component_rx_receiver_message_reg_reg[67]_0[0]
    SLICE_X81Y85         FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[20][11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.598    14.784    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X81Y85         FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[20][11]/C
                         clock pessimism              0.252    15.036    
                         clock uncertainty           -0.035    15.000    
    SLICE_X81Y85         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    wrapper_inst/mmap_mips_register_file_inst/registers_reg[20][11]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -14.336    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[20][18]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.249ns  (logic 0.580ns (6.271%)  route 8.669ns (93.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.728     5.087    nexys4_inst/clk_IBUF_BUFG
    SLICE_X85Y90         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  nexys4_inst/component_rx_receiver_message_reg_reg[66]/Q
                         net (fo=20, routed)          3.815     9.358    nexys4_inst/controller_cmd_opcode[2]
    SLICE_X67Y96         LUT6 (Prop_lut6_I1_O)        0.124     9.482 f  nexys4_inst/registers[26][3]_i_1/O
                         net (fo=125, routed)         4.854    14.336    wrapper_inst/mmap_mips_register_file_inst/component_rx_receiver_message_reg_reg[67]_0[0]
    SLICE_X81Y85         FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[20][18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.598    14.784    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X81Y85         FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[20][18]/C
                         clock pessimism              0.252    15.036    
                         clock uncertainty           -0.035    15.000    
    SLICE_X81Y85         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    wrapper_inst/mmap_mips_register_file_inst/registers_reg[20][18]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -14.336    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.259ns  (required time - arrival time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[66]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[20][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.249ns  (logic 0.580ns (6.271%)  route 8.669ns (93.729%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.728     5.087    nexys4_inst/clk_IBUF_BUFG
    SLICE_X85Y90         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[66]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.456     5.543 r  nexys4_inst/component_rx_receiver_message_reg_reg[66]/Q
                         net (fo=20, routed)          3.815     9.358    nexys4_inst/controller_cmd_opcode[2]
    SLICE_X67Y96         LUT6 (Prop_lut6_I1_O)        0.124     9.482 f  nexys4_inst/registers[26][3]_i_1/O
                         net (fo=125, routed)         4.854    14.336    wrapper_inst/mmap_mips_register_file_inst/component_rx_receiver_message_reg_reg[67]_0[0]
    SLICE_X81Y85         FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[20][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        1.598    14.784    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X81Y85         FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[20][1]/C
                         clock pessimism              0.252    15.036    
                         clock uncertainty           -0.035    15.000    
    SLICE_X81Y85         FDCE (Recov_fdce_C_CLR)     -0.405    14.595    wrapper_inst/mmap_mips_register_file_inst/registers_reg[20][1]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                         -14.336    
  -------------------------------------------------------------------
                         slack                                  0.259    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.668ns  (arrival time - required time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_pc_register_inst/reg_reg[7]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.082%)  route 0.454ns (70.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.605     1.438    nexys4_inst/clk_IBUF_BUFG
    SLICE_X85Y90         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  nexys4_inst/component_rx_receiver_message_reg_reg[67]/Q
                         net (fo=20, routed)          0.210     1.789    nexys4_inst/controller_cmd_opcode[3]
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.045     1.834 f  nexys4_inst/reg[10]_i_2/O
                         net (fo=126, routed)         0.244     2.078    wrapper_inst/mmap_mips_pc_register_inst/AR[0]
    SLICE_X88Y91         FDCE                                         f  wrapper_inst/mmap_mips_pc_register_inst/reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.878     1.947    wrapper_inst/mmap_mips_pc_register_inst/clk_IBUF_BUFG
    SLICE_X88Y91         FDCE                                         r  wrapper_inst/mmap_mips_pc_register_inst/reg_reg[7]/C
                         clock pessimism             -0.469     1.477    
    SLICE_X88Y91         FDCE (Remov_fdce_C_CLR)     -0.067     1.410    wrapper_inst/mmap_mips_pc_register_inst/reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.668    

Slack (MET) :             0.693ns  (arrival time - required time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_pc_register_inst/reg_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.640ns  (logic 0.186ns (29.082%)  route 0.454ns (70.918%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.605     1.438    nexys4_inst/clk_IBUF_BUFG
    SLICE_X85Y90         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  nexys4_inst/component_rx_receiver_message_reg_reg[67]/Q
                         net (fo=20, routed)          0.210     1.789    nexys4_inst/controller_cmd_opcode[3]
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.045     1.834 f  nexys4_inst/reg[10]_i_2/O
                         net (fo=126, routed)         0.244     2.078    wrapper_inst/mmap_mips_pc_register_inst/AR[0]
    SLICE_X89Y91         FDCE                                         f  wrapper_inst/mmap_mips_pc_register_inst/reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.878     1.947    wrapper_inst/mmap_mips_pc_register_inst/clk_IBUF_BUFG
    SLICE_X89Y91         FDCE                                         r  wrapper_inst/mmap_mips_pc_register_inst/reg_reg[4]/C
                         clock pessimism             -0.469     1.477    
    SLICE_X89Y91         FDCE (Remov_fdce_C_CLR)     -0.092     1.385    wrapper_inst/mmap_mips_pc_register_inst/reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.385    
                         arrival time                           2.078    
  -------------------------------------------------------------------
                         slack                                  0.693    

Slack (MET) :             0.736ns  (arrival time - required time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[67]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_pc_register_inst/reg_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.709ns  (logic 0.186ns (26.221%)  route 0.523ns (73.779%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.605     1.438    nexys4_inst/clk_IBUF_BUFG
    SLICE_X85Y90         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[67]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.141     1.579 r  nexys4_inst/component_rx_receiver_message_reg_reg[67]/Q
                         net (fo=20, routed)          0.210     1.789    nexys4_inst/controller_cmd_opcode[3]
    SLICE_X86Y90         LUT6 (Prop_lut6_I0_O)        0.045     1.834 f  nexys4_inst/reg[10]_i_2/O
                         net (fo=126, routed)         0.313     2.148    wrapper_inst/mmap_mips_pc_register_inst/AR[0]
    SLICE_X88Y93         FDCE                                         f  wrapper_inst/mmap_mips_pc_register_inst/reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.879     1.948    wrapper_inst/mmap_mips_pc_register_inst/clk_IBUF_BUFG
    SLICE_X88Y93         FDCE                                         r  wrapper_inst/mmap_mips_pc_register_inst/reg_reg[2]/C
                         clock pessimism             -0.469     1.478    
    SLICE_X88Y93         FDCE (Remov_fdce_C_CLR)     -0.067     1.411    wrapper_inst/mmap_mips_pc_register_inst/reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.411    
                         arrival time                           2.148    
  -------------------------------------------------------------------
                         slack                                  0.736    

Slack (MET) :             0.894ns  (arrival time - required time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[16][30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.032ns  (logic 0.227ns (22.005%)  route 0.805ns (77.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.605     1.438    nexys4_inst/clk_IBUF_BUFG
    SLICE_X85Y90         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.128     1.566 r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/Q
                         net (fo=20, routed)          0.643     2.209    nexys4_inst/controller_cmd_opcode[0]
    SLICE_X68Y101        LUT6 (Prop_lut6_I2_O)        0.099     2.308 f  nexys4_inst/registers[18][6]_i_1/O
                         net (fo=125, routed)         0.162     2.470    wrapper_inst/mmap_mips_register_file_inst/component_rx_receiver_message_reg_reg[67]_1[1]
    SLICE_X69Y100        FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[16][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.835     1.904    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X69Y100        FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[16][30]/C
                         clock pessimism             -0.235     1.668    
    SLICE_X69Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.576    wrapper_inst/mmap_mips_register_file_inst/registers_reg[16][30]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           2.470    
  -------------------------------------------------------------------
                         slack                                  0.894    

Slack (MET) :             0.898ns  (arrival time - required time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[14][31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.036ns  (logic 0.227ns (21.913%)  route 0.809ns (78.087%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.605     1.438    nexys4_inst/clk_IBUF_BUFG
    SLICE_X85Y90         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.128     1.566 r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/Q
                         net (fo=20, routed)          0.643     2.209    nexys4_inst/controller_cmd_opcode[0]
    SLICE_X68Y101        LUT6 (Prop_lut6_I2_O)        0.099     2.308 f  nexys4_inst/registers[18][6]_i_1/O
                         net (fo=125, routed)         0.166     2.474    wrapper_inst/mmap_mips_register_file_inst/component_rx_receiver_message_reg_reg[67]_1[1]
    SLICE_X68Y100        FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[14][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.835     1.904    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X68Y100        FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[14][31]/C
                         clock pessimism             -0.235     1.668    
    SLICE_X68Y100        FDCE (Remov_fdce_C_CLR)     -0.092     1.576    wrapper_inst/mmap_mips_register_file_inst/registers_reg[14][31]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           2.474    
  -------------------------------------------------------------------
                         slack                                  0.898    

Slack (MET) :             0.924ns  (arrival time - required time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[14][30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.087ns  (logic 0.227ns (20.885%)  route 0.860ns (79.115%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.605     1.438    nexys4_inst/clk_IBUF_BUFG
    SLICE_X85Y90         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.128     1.566 r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/Q
                         net (fo=20, routed)          0.643     2.209    nexys4_inst/controller_cmd_opcode[0]
    SLICE_X68Y101        LUT6 (Prop_lut6_I2_O)        0.099     2.308 f  nexys4_inst/registers[18][6]_i_1/O
                         net (fo=125, routed)         0.217     2.525    wrapper_inst/mmap_mips_register_file_inst/component_rx_receiver_message_reg_reg[67]_1[1]
    SLICE_X70Y100        FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[14][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.835     1.904    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X70Y100        FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[14][30]/C
                         clock pessimism             -0.235     1.668    
    SLICE_X70Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.601    wrapper_inst/mmap_mips_register_file_inst/registers_reg[14][30]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.525    
  -------------------------------------------------------------------
                         slack                                  0.924    

Slack (MET) :             0.986ns  (arrival time - required time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[12][30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.149ns  (logic 0.227ns (19.753%)  route 0.922ns (80.247%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.230ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.605     1.438    nexys4_inst/clk_IBUF_BUFG
    SLICE_X85Y90         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.128     1.566 r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/Q
                         net (fo=20, routed)          0.643     2.209    nexys4_inst/controller_cmd_opcode[0]
    SLICE_X68Y101        LUT6 (Prop_lut6_I2_O)        0.099     2.308 f  nexys4_inst/registers[18][6]_i_1/O
                         net (fo=125, routed)         0.279     2.587    wrapper_inst/mmap_mips_register_file_inst/component_rx_receiver_message_reg_reg[67]_1[1]
    SLICE_X66Y100        FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[12][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.835     1.904    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X66Y100        FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[12][30]/C
                         clock pessimism             -0.235     1.668    
    SLICE_X66Y100        FDCE (Remov_fdce_C_CLR)     -0.067     1.601    wrapper_inst/mmap_mips_register_file_inst/registers_reg[12][30]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           2.587    
  -------------------------------------------------------------------
                         slack                                  0.986    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[18][30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.227ns (23.730%)  route 0.730ns (76.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.605     1.438    nexys4_inst/clk_IBUF_BUFG
    SLICE_X85Y90         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.128     1.566 r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/Q
                         net (fo=20, routed)          0.512     2.078    nexys4_inst/controller_cmd_opcode[0]
    SLICE_X67Y96         LUT6 (Prop_lut6_I2_O)        0.099     2.177 f  nexys4_inst/registers[26][3]_i_1/O
                         net (fo=125, routed)         0.218     2.395    wrapper_inst/mmap_mips_register_file_inst/component_rx_receiver_message_reg_reg[67]_0[0]
    SLICE_X66Y96         FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[18][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.840     1.909    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X66Y96         FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[18][30]/C
                         clock pessimism             -0.469     1.439    
    SLICE_X66Y96         FDCE (Remov_fdce_C_CLR)     -0.067     1.372    wrapper_inst/mmap_mips_register_file_inst/registers_reg[18][30]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.023ns  (arrival time - required time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[18][31]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.957ns  (logic 0.227ns (23.730%)  route 0.730ns (76.270%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.001ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.909ns
    Source Clock Delay      (SCD):    1.438ns
    Clock Pessimism Removal (CPR):    0.469ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.605     1.438    nexys4_inst/clk_IBUF_BUFG
    SLICE_X85Y90         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y90         FDRE (Prop_fdre_C_Q)         0.128     1.566 r  nexys4_inst/component_rx_receiver_message_reg_reg[64]/Q
                         net (fo=20, routed)          0.512     2.078    nexys4_inst/controller_cmd_opcode[0]
    SLICE_X67Y96         LUT6 (Prop_lut6_I2_O)        0.099     2.177 f  nexys4_inst/registers[26][3]_i_1/O
                         net (fo=125, routed)         0.218     2.395    wrapper_inst/mmap_mips_register_file_inst/component_rx_receiver_message_reg_reg[67]_0[0]
    SLICE_X66Y96         FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[18][31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.840     1.909    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X66Y96         FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[18][31]/C
                         clock pessimism             -0.469     1.439    
    SLICE_X66Y96         FDCE (Remov_fdce_C_CLR)     -0.067     1.372    wrapper_inst/mmap_mips_register_file_inst/registers_reg[18][31]
  -------------------------------------------------------------------
                         required time                         -1.372    
                         arrival time                           2.395    
  -------------------------------------------------------------------
                         slack                                  1.023    

Slack (MET) :             1.032ns  (arrival time - required time)
  Source:                 nexys4_inst/component_rx_receiver_message_reg_reg[65]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            wrapper_inst/mmap_mips_register_file_inst/registers_reg[17][30]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.169ns  (logic 0.186ns (15.909%)  route 0.983ns (84.091%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.229ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.904ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.606     1.439    nexys4_inst/clk_IBUF_BUFG
    SLICE_X86Y92         FDRE                                         r  nexys4_inst/component_rx_receiver_message_reg_reg[65]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y92         FDRE (Prop_fdre_C_Q)         0.141     1.580 f  nexys4_inst/component_rx_receiver_message_reg_reg[65]/Q
                         net (fo=20, routed)          0.385     1.965    nexys4_inst/controller_cmd_opcode[1]
    SLICE_X83Y102        LUT6 (Prop_lut6_I3_O)        0.045     2.010 f  nexys4_inst/registers[23][1]_i_1/O
                         net (fo=125, routed)         0.599     2.609    wrapper_inst/mmap_mips_register_file_inst/AR[0]
    SLICE_X67Y102        FDCE                                         f  wrapper_inst/mmap_mips_register_file_inst/registers_reg[17][30]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_IBUF_BUFG_inst/O
                         net (fo=1642, routed)        0.835     1.904    wrapper_inst/mmap_mips_register_file_inst/clk_IBUF_BUFG
    SLICE_X67Y102        FDCE                                         r  wrapper_inst/mmap_mips_register_file_inst/registers_reg[17][30]/C
                         clock pessimism             -0.235     1.668    
    SLICE_X67Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.576    wrapper_inst/mmap_mips_register_file_inst/registers_reg[17][30]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           2.609    
  -------------------------------------------------------------------
                         slack                                  1.032    





