# Info: [9566]: Logging project transcript to file /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/precision.log
# Info: [9566]: Logging suppressed messages transcript to file /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/precision.log.suppressed
# Info: [9550]: Activated implementation risc_v_impl_1 in project /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v.psp.
new_project -name risc_v -folder /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth -createimpl_name risc_v_impl_1
# COMMAND: setup_design -manufacturer Xilinx -family SPARTAN3 -part 3s200ft256 -speed -5
# Info: [15297]: Setting up the design to use synthesis library "xis3.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15323]: Setting Part to: "3s200ft256".
# Info: [15324]: Setting Process to: "5".
# Info: [7512]: The place and route tool for current technology is ISE.
setup_design -manufacturer Xilinx -family SPARTAN3 -part 3s200ft256 -speed -5
# COMMAND: setup_design -frequency 50 -max_fanout=10000
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
setup_design -frequency 50 -max_fanout=10000
# COMMAND: save_project
# Info: [9562]: Saved implementation risc_v_impl_1 in project /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v.psp.
save_project
# COMMAND: add_input_file {../../vhd/ALU.vhd ../../vhd/Btype_sext.vhd ../../vhd/Itype_sext.vhd ../../vhd/Jtype_sext.vhd ../../vhd/Stype_sext.vhd ../../vhd/Utype_sext.vhd ../../vhd/adder.vhd ../../vhd/bascule1.vhd ../../vhd/bascule2.vhd ../../vhd/bascule32.vhd ../../vhd/bascule32_com.vhd ../../vhd/bascule4.vhd ../../vhd/bascule5.vhd ../../vhd/branch_cond.vhd ../../vhd/decoder.vhd ../../vhd/incrementateur.vhd ../../vhd/memory.vhd}
add_input_file {../../vhd/ALU.vhd ../../vhd/Btype_sext.vhd ../../vhd/Itype_sext.vhd ../../vhd/Jtype_sext.vhd ../../vhd/Stype_sext.vhd ../../vhd/Utype_sext.vhd ../../vhd/adder.vhd ../../vhd/bascule1.vhd ../../vhd/bascule2.vhd ../../vhd/bascule32.vhd ../../vhd/bascule32_com.vhd ../../vhd/bascule4.vhd ../../vhd/bascule5.vhd ../../vhd/branch_cond.vhd ../../vhd/decoder.vhd ../../vhd/incrementateur.vhd ../../vhd/memory.vhd}
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei409/MiniProjet/vhd/memory.vhd}
remove_input_file {/tp/xph2sei/xph2sei409/MiniProjet/vhd/memory.vhd}
# COMMAND: add_input_file {../../vhd/mux2.vhd ../../vhd/mux3.vhd ../../vhd/mux4.vhd ../../vhd/mux5.vhd ../../vhd/mux6.vhd ../../vhd/or.vhd ../../vhd/processeur.vhd ../../vhd/register_file.vhd}
add_input_file {../../vhd/mux2.vhd ../../vhd/mux3.vhd ../../vhd/mux4.vhd ../../vhd/mux5.vhd ../../vhd/mux6.vhd ../../vhd/or.vhd ../../vhd/processeur.vhd ../../vhd/register_file.vhd}
# COMMAND: move_input_file -from {22} -to 23
move_input_file -from {22} -to 23
# COMMAND: setup_design -basename=risc_v -vhdl=true -vendor_constraint_file=false
setup_design -basename=risc_v -vhdl=true -vendor_constraint_file=false
# COMMAND: compile
# Info: [3022]: Reading file: /softslin/precision2014a_64b/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/adder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule1.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32_com.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule5.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/branch_cond.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/incrementateur.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux3.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux5.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux6.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/or.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd" ...
# Warning: [15258]: Multiple tops found: bascule5
# Info:      mux5
# Info:      mux6
# Info:      PROCESSEUR
# Info: [656]: Top module of the design is set to: PROCESSEUR.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.PROCESSEUR(A): Pre-processing...
# Info: [44506]: Module work.inc(A): Pre-processing...
# Info: [44506]: Module work.ou(A): Pre-processing...
# Info: [44506]: Module work.mux2(A): Pre-processing...
# Info: [44506]: Module work.bascule32_com(A): Pre-processing...
# Info: [44506]: Module work.decoder(arch): Pre-processing...
# Info: [44506]: Module work.bascule32(A): Pre-processing...
# Info: [44506]: Module work.bascule4(A): Pre-processing...
# Info: [44506]: Module work.bascule1(A): Pre-processing...
# Info: [44506]: Module work.bascule2(A): Pre-processing...
# Info: [44506]: Module work.Stype_sext(A): Pre-processing...
# Info: [44506]: Module work.Itype_sext(A): Pre-processing...
# Info: [44506]: Module work.Jtype_sext(A): Pre-processing...
# Info: [44506]: Module work.Utype_sext(A): Pre-processing...
# Info: [44506]: Module work.Btype_sext(A): Pre-processing...
# Info: [44506]: Module work.regFile(A): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': regFile.regArray depth = 32, width = 32'.
# Info: [44506]: Module work.mux3(A): Pre-processing...
# Info: [44506]: Module work.mux4(A): Pre-processing...
# Info: [44506]: Module work.ALU(Arch): Pre-processing...
# Info: [44506]: Module work.adder(A): Pre-processing...
# Info: [44506]: Module work.CondTest(arch): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 92: signal loadTypePrev2 has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 94: signal bpT2E1next has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 95: signal bpT2E2next has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd", line 8: Input port input(31 downto 0)[19:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[31:25] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[14:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[31:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 356: signal selRegIn4 has never been used.
# Info: [44508]: Module work.inc(A): Compiling...
# Info: [44508]: Module work.ou(A): Compiling...
# Info: [44508]: Module work.mux2(A): Compiling...
# Info: [44508]: Module work.bascule32_com(A): Compiling...
# Info: [44508]: Module work.decoder(arch): Compiling...
# Warning: [45784]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 145: Module work.decoder(arch), Net(s) loadTypePrev, prev_write_1[4:0]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [44508]: Module work.bascule32(A): Compiling...
# Info: [44508]: Module work.bascule4(A): Compiling...
# Info: [44508]: Module work.bascule1(A): Compiling...
# Info: [44508]: Module work.bascule2(A): Compiling...
# Info: [44508]: Module work.Stype_sext(A): Compiling...
# Info: [44508]: Module work.Itype_sext(A): Compiling...
# Info: [44508]: Module work.Jtype_sext(A): Compiling...
# Info: [44508]: Module work.Utype_sext(A): Compiling...
# Info: [44508]: Module work.Btype_sext(A): Compiling...
# Info: [44508]: Module work.regFile(A): Compiling...
# Warning: [45784]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 66: Module work.regFile(A), Net(s) reqRead1, reqRead2: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [44508]: Module work.mux3(A): Compiling...
# Info: [44508]: Module work.mux4(A): Compiling...
# Info: [44508]: Module work.ALU(Arch): Compiling...
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 1.
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 0.
# Info: [44508]: Module work.adder(A): Compiling...
# Info: [44508]: Module work.CondTest(arch): Compiling...
# Info: [44523]: Root Module work.PROCESSEUR(A): Compiling...
# Info: [45193]: Net rtlc_panicBubble_1n3ss1_loop_pi_n1 is unused after optimization
# Info: [45252]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 215: Inferred rom instance 'rtlcI5' of type 'rom_14_10_1024_47'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 2758.
# Info: [44835]: Total CPU time for compilation: 1.0 secs.
# Info: [44513]: Overall running time for compilation: 6.0 secs.
# Warning: [4559]: Found black-box: work.memoire; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 238:.
# Warning: [4559]: Found black-box: work.program_memory; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 220:.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Error: Net is driven by multiple primitive gates --  NET: reqWrite3
# Info:  PORT out OF DFF: reg_output  PORT out OF BLOCK: work/bascule1/A
# Info:  PORT out OF DFF: reg_output  PORT out OF BLOCK: work/bascule1/A
# Info:  PORT output OF BLOCK: work/PROCESSEUR/A
# Info:  PORT output OF BLOCK: work/PROCESSEUR/A
compile
# COMMAND: save_project
# Info: [9562]: Saved implementation risc_v_impl_1 in project /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v.psp.
save_project
# COMMAND: close_project -discard
# Info: [9565]: Appending project transcript to file /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xis3.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15323]: Setting Part to: "3s200ft256".
# Info: [15324]: Setting Process to: "5".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: /softslin/precision2014a_64b/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation risc_v_impl_1 in project /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v.psp.
open_project /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v.psp
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/adder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule1.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32_com.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule5.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/branch_cond.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/incrementateur.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux3.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux5.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux6.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/or.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd" ...
# Warning: [15258]: Multiple tops found: bascule5
# Info:      mux5
# Info:      mux6
# Info:      PROCESSEUR
# Info: [656]: Top module of the design is set to: PROCESSEUR.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.PROCESSEUR(A): Pre-processing...
# Info: [44506]: Module work.inc(A): Pre-processing...
# Info: [44506]: Module work.ou(A): Pre-processing...
# Info: [44506]: Module work.mux2(A): Pre-processing...
# Info: [44506]: Module work.bascule32_com(A): Pre-processing...
# Info: [44506]: Module work.decoder(arch): Pre-processing...
# Info: [44506]: Module work.bascule32(A): Pre-processing...
# Info: [44506]: Module work.bascule4(A): Pre-processing...
# Info: [44506]: Module work.bascule1(A): Pre-processing...
# Info: [44506]: Module work.bascule2(A): Pre-processing...
# Info: [44506]: Module work.Stype_sext(A): Pre-processing...
# Info: [44506]: Module work.Itype_sext(A): Pre-processing...
# Info: [44506]: Module work.Jtype_sext(A): Pre-processing...
# Info: [44506]: Module work.Utype_sext(A): Pre-processing...
# Info: [44506]: Module work.Btype_sext(A): Pre-processing...
# Info: [44506]: Module work.regFile(A): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': regFile.regArray depth = 32, width = 32'.
# Info: [44506]: Module work.mux3(A): Pre-processing...
# Info: [44506]: Module work.mux4(A): Pre-processing...
# Info: [44506]: Module work.ALU(Arch): Pre-processing...
# Info: [44506]: Module work.adder(A): Pre-processing...
# Info: [44506]: Module work.CondTest(arch): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 92: signal loadTypePrev2 has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 94: signal bpT2E1next has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 95: signal bpT2E2next has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd", line 8: Input port input(31 downto 0)[19:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[31:25] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[14:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[31:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 356: signal selRegIn4 has never been used.
# Info: [44508]: Module work.inc(A): Compiling...
# Info: [44508]: Module work.ou(A): Compiling...
# Info: [44508]: Module work.mux2(A): Compiling...
# Info: [44508]: Module work.bascule32_com(A): Compiling...
# Info: [44508]: Module work.decoder(arch): Compiling...
# Warning: [45784]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 145: Module work.decoder(arch), Net(s) loadTypePrev, prev_write_1[4:0]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [44508]: Module work.bascule32(A): Compiling...
# Info: [44508]: Module work.bascule4(A): Compiling...
# Info: [44508]: Module work.bascule1(A): Compiling...
# Info: [44508]: Module work.bascule2(A): Compiling...
# Info: [44508]: Module work.Stype_sext(A): Compiling...
# Info: [44508]: Module work.Itype_sext(A): Compiling...
# Info: [44508]: Module work.Jtype_sext(A): Compiling...
# Info: [44508]: Module work.Utype_sext(A): Compiling...
# Info: [44508]: Module work.Btype_sext(A): Compiling...
# Info: [44508]: Module work.regFile(A): Compiling...
# Warning: [45784]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 66: Module work.regFile(A), Net(s) reqRead1, reqRead2: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [44508]: Module work.mux3(A): Compiling...
# Info: [44508]: Module work.mux4(A): Compiling...
# Info: [44508]: Module work.ALU(Arch): Compiling...
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 1.
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 0.
# Info: [44508]: Module work.adder(A): Compiling...
# Info: [44508]: Module work.CondTest(arch): Compiling...
# Info: [44523]: Root Module work.PROCESSEUR(A): Compiling...
# Info: [45193]: Net rtlc_panicBubble_1n3ss1_loop_pi_n1 is unused after optimization
# Info: [45252]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 215: Inferred rom instance 'rtlcI5' of type 'rom_14_10_1024_47'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 2730.
# Info: [44835]: Total CPU time for compilation: 1.0 secs.
# Info: [44513]: Overall running time for compilation: 3.0 secs.
# Warning: [4559]: Found black-box: work.memoire; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 238:.
# Warning: [4559]: Found black-box: work.program_memory; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 220:.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# Info: [9565]: Appending project transcript to file /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xis3.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15323]: Setting Part to: "3s200ft256".
# Info: [15324]: Setting Process to: "5".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: /softslin/precision2014a_64b/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation risc_v_impl_1 in project /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v.psp.
open_project /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v.psp
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/adder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule1.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32_com.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule5.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/branch_cond.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/incrementateur.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux3.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux5.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux6.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/or.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd" ...
# Warning: [15258]: Multiple tops found: bascule5
# Info:      mux5
# Info:      mux6
# Info:      PROCESSEUR
# Info: [656]: Top module of the design is set to: PROCESSEUR.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.PROCESSEUR(A): Pre-processing...
# Info: [44506]: Module work.inc(A): Pre-processing...
# Info: [44506]: Module work.ou(A): Pre-processing...
# Info: [44506]: Module work.mux2(A): Pre-processing...
# Info: [44506]: Module work.bascule32_com(A): Pre-processing...
# Info: [44506]: Module work.decoder(arch): Pre-processing...
# Info: [44506]: Module work.bascule32(A): Pre-processing...
# Info: [44506]: Module work.bascule4(A): Pre-processing...
# Info: [44506]: Module work.bascule1(A): Pre-processing...
# Info: [44506]: Module work.bascule2(A): Pre-processing...
# Info: [44506]: Module work.Stype_sext(A): Pre-processing...
# Info: [44506]: Module work.Itype_sext(A): Pre-processing...
# Info: [44506]: Module work.Jtype_sext(A): Pre-processing...
# Info: [44506]: Module work.Utype_sext(A): Pre-processing...
# Info: [44506]: Module work.Btype_sext(A): Pre-processing...
# Info: [44506]: Module work.regFile(A): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': regFile.regArray depth = 32, width = 32'.
# Info: [44506]: Module work.mux3(A): Pre-processing...
# Info: [44506]: Module work.mux4(A): Pre-processing...
# Info: [44506]: Module work.ALU(Arch): Pre-processing...
# Info: [44506]: Module work.adder(A): Pre-processing...
# Info: [44506]: Module work.CondTest(arch): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 92: signal loadTypePrev2 has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 94: signal bpT2E1next has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 95: signal bpT2E2next has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd", line 8: Input port input(31 downto 0)[19:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[31:25] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[14:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[31:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 356: signal selRegIn4 has never been used.
# Info: [44508]: Module work.inc(A): Compiling...
# Info: [44508]: Module work.ou(A): Compiling...
# Info: [44508]: Module work.mux2(A): Compiling...
# Info: [44508]: Module work.bascule32_com(A): Compiling...
# Info: [44508]: Module work.decoder(arch): Compiling...
# Warning: [45784]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 145: Module work.decoder(arch), Net(s) loadTypePrev, prev_write_1[4:0]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [44508]: Module work.bascule32(A): Compiling...
# Info: [44508]: Module work.bascule4(A): Compiling...
# Info: [44508]: Module work.bascule1(A): Compiling...
# Info: [44508]: Module work.bascule2(A): Compiling...
# Info: [44508]: Module work.Stype_sext(A): Compiling...
# Info: [44508]: Module work.Itype_sext(A): Compiling...
# Info: [44508]: Module work.Jtype_sext(A): Compiling...
# Info: [44508]: Module work.Utype_sext(A): Compiling...
# Info: [44508]: Module work.Btype_sext(A): Compiling...
# Info: [44508]: Module work.regFile(A): Compiling...
# Info: [44508]: Module work.mux3(A): Compiling...
# Info: [44508]: Module work.mux4(A): Compiling...
# Info: [44508]: Module work.ALU(Arch): Compiling...
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 1.
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 0.
# Info: [44508]: Module work.adder(A): Compiling...
# Info: [44508]: Module work.CondTest(arch): Compiling...
# Info: [44523]: Root Module work.PROCESSEUR(A): Compiling...
# Info: [45193]: Net rtlc_panicBubble_1n3ss1_loop_pi_n1 is unused after optimization
# Info: [45252]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 215: Inferred rom instance 'rtlcI5' of type 'rom_14_10_1024_47'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 2730.
# Info: [44835]: Total CPU time for compilation: 1.0 secs.
# Info: [44513]: Overall running time for compilation: 3.0 secs.
# Warning: [4559]: Found black-box: work.memoire; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 238:.
# Warning: [4559]: Found black-box: work.program_memory; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 220:.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/adder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule1.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32_com.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule5.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/branch_cond.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/incrementateur.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux3.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux5.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux6.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/or.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd" ...
# Warning: [15258]: Multiple tops found: bascule5
# Info:      mux5
# Info:      mux6
# Info:      PROCESSEUR
# Info: [656]: Top module of the design is set to: PROCESSEUR.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.PROCESSEUR(A): Pre-processing...
# Info: [44506]: Module work.inc(A): Pre-processing...
# Info: [44506]: Module work.ou(A): Pre-processing...
# Info: [44506]: Module work.mux2(A): Pre-processing...
# Info: [44506]: Module work.bascule32_com(A): Pre-processing...
# Info: [44506]: Module work.decoder(arch): Pre-processing...
# Info: [44506]: Module work.bascule32(A): Pre-processing...
# Info: [44506]: Module work.bascule4(A): Pre-processing...
# Info: [44506]: Module work.bascule1(A): Pre-processing...
# Info: [44506]: Module work.bascule2(A): Pre-processing...
# Info: [44506]: Module work.Stype_sext(A): Pre-processing...
# Info: [44506]: Module work.Itype_sext(A): Pre-processing...
# Info: [44506]: Module work.Jtype_sext(A): Pre-processing...
# Info: [44506]: Module work.Utype_sext(A): Pre-processing...
# Info: [44506]: Module work.Btype_sext(A): Pre-processing...
# Info: [44506]: Module work.regFile(A): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': regFile.regArray depth = 32, width = 32'.
# Info: [44506]: Module work.mux3(A): Pre-processing...
# Info: [44506]: Module work.mux4(A): Pre-processing...
# Info: [44506]: Module work.ALU(Arch): Pre-processing...
# Info: [44506]: Module work.adder(A): Pre-processing...
# Info: [44506]: Module work.CondTest(arch): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 92: signal loadTypePrev2 has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd", line 8: Input port input(31 downto 0)[19:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[31:25] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[14:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[31:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[6:0] has never been used.
# Info: [44508]: Module work.inc(A): Compiling...
# Info: [44508]: Module work.ou(A): Compiling...
# Info: [44508]: Module work.mux2(A): Compiling...
# Info: [44508]: Module work.bascule32_com(A): Compiling...
# Info: [44508]: Module work.decoder(arch): Compiling...
# Warning: [45784]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 143: Module work.decoder(arch), Net(s) loadTypePrev, prev_write_1[4:0]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [44508]: Module work.bascule32(A): Compiling...
# Info: [44508]: Module work.bascule4(A): Compiling...
# Info: [44508]: Module work.bascule1(A): Compiling...
# Info: [44508]: Module work.bascule2(A): Compiling...
# Info: [44508]: Module work.Stype_sext(A): Compiling...
# Info: [44508]: Module work.Itype_sext(A): Compiling...
# Info: [44508]: Module work.Jtype_sext(A): Compiling...
# Info: [44508]: Module work.Utype_sext(A): Compiling...
# Info: [44508]: Module work.Btype_sext(A): Compiling...
# Info: [44508]: Module work.regFile(A): Compiling...
# Info: [44508]: Module work.mux3(A): Compiling...
# Info: [44508]: Module work.mux4(A): Compiling...
# Info: [44508]: Module work.ALU(Arch): Compiling...
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 1.
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 0.
# Info: [44508]: Module work.adder(A): Compiling...
# Info: [44508]: Module work.CondTest(arch): Compiling...
# Info: [44523]: Root Module work.PROCESSEUR(A): Compiling...
# Info: [45193]: Net rtlc_panicBubble_1n3ss1_loop_pi_n1 is unused after optimization
# Info: [45252]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 213: Inferred rom instance 'rtlcI5' of type 'rom_14_10_1024_47'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 2728.
# Info: [44835]: Total CPU time for compilation: 1.0 secs.
# Info: [44513]: Overall running time for compilation: 3.0 secs.
# Warning: [4559]: Found black-box: work.memoire; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 238:.
# Warning: [4559]: Found black-box: work.program_memory; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 220:.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [15002]: Optimizing design view:.work.PROCESSEUR.A
# Info: [15083]: synthesize: Cannot find technology cells with timing in design. Either the design is empty or it has not been mapped yet.
# Info: [15052]: The design is empty or it has not been mapped yet.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.edf.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.vhd.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.2 s secs.
synthesize
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/adder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule1.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32_com.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule5.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/branch_cond.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/incrementateur.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux3.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux5.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux6.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/or.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd" ...
# Warning: [15258]: Multiple tops found: bascule5
# Info:      mux5
# Info:      mux6
# Info:      PROCESSEUR
# Info: [656]: Top module of the design is set to: PROCESSEUR.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.PROCESSEUR(A): Pre-processing...
# Info: [44506]: Module work.inc(A): Pre-processing...
# Info: [44506]: Module work.ou(A): Pre-processing...
# Info: [44506]: Module work.mux2(A): Pre-processing...
# Info: [44506]: Module work.bascule32_com(A): Pre-processing...
# Info: [44506]: Module work.decoder(arch): Pre-processing...
# Info: [44506]: Module work.bascule32(A): Pre-processing...
# Info: [44506]: Module work.bascule4(A): Pre-processing...
# Info: [44506]: Module work.bascule1(A): Pre-processing...
# Info: [44506]: Module work.bascule2(A): Pre-processing...
# Info: [44506]: Module work.Stype_sext(A): Pre-processing...
# Info: [44506]: Module work.Itype_sext(A): Pre-processing...
# Info: [44506]: Module work.Jtype_sext(A): Pre-processing...
# Info: [44506]: Module work.Utype_sext(A): Pre-processing...
# Info: [44506]: Module work.Btype_sext(A): Pre-processing...
# Info: [44506]: Module work.regFile(A): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': regFile.regArray depth = 32, width = 32'.
# Info: [44506]: Module work.mux3(A): Pre-processing...
# Info: [44506]: Module work.mux4(A): Pre-processing...
# Info: [44506]: Module work.ALU(Arch): Pre-processing...
# Info: [44506]: Module work.adder(A): Pre-processing...
# Info: [44506]: Module work.CondTest(arch): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 92: signal loadTypePrev2 has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd", line 8: Input port input(31 downto 0)[19:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[31:25] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[14:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[31:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[6:0] has never been used.
# Info: [44508]: Module work.inc(A): Compiling...
# Info: [44508]: Module work.ou(A): Compiling...
# Info: [44508]: Module work.mux2(A): Compiling...
# Info: [44508]: Module work.bascule32_com(A): Compiling...
# Info: [44508]: Module work.decoder(arch): Compiling...
# Warning: [45784]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 143: Module work.decoder(arch), Net(s) loadTypePrev, prev_write_1[4:0]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [44508]: Module work.bascule32(A): Compiling...
# Info: [44508]: Module work.bascule4(A): Compiling...
# Info: [44508]: Module work.bascule1(A): Compiling...
# Info: [44508]: Module work.bascule2(A): Compiling...
# Info: [44508]: Module work.Stype_sext(A): Compiling...
# Info: [44508]: Module work.Itype_sext(A): Compiling...
# Info: [44508]: Module work.Jtype_sext(A): Compiling...
# Info: [44508]: Module work.Utype_sext(A): Compiling...
# Info: [44508]: Module work.Btype_sext(A): Compiling...
# Info: [44508]: Module work.regFile(A): Compiling...
# Info: [44508]: Module work.mux3(A): Compiling...
# Info: [44508]: Module work.mux4(A): Compiling...
# Info: [44508]: Module work.ALU(Arch): Compiling...
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 1.
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 0.
# Info: [44508]: Module work.adder(A): Compiling...
# Info: [44508]: Module work.CondTest(arch): Compiling...
# Info: [44523]: Root Module work.PROCESSEUR(A): Compiling...
# Info: [45193]: Net rtlc_panicBubble_1n3ss1_loop_pi_n1 is unused after optimization
# Info: [45252]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 213: Inferred rom instance 'rtlcI5' of type 'rom_14_10_1024_47'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 2728.
# Info: [44835]: Total CPU time for compilation: 1.0 secs.
# Info: [44513]: Overall running time for compilation: 3.0 secs.
# Warning: [4559]: Found black-box: work.memoire; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 238:.
# Warning: [4559]: Found black-box: work.program_memory; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 220:.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [15002]: Optimizing design view:.work.PROCESSEUR.A
# Info: [15083]: synthesize: Cannot find technology cells with timing in design. Either the design is empty or it has not been mapped yet.
# Info: [15052]: The design is empty or it has not been mapped yet.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.edf.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.vhd.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei409/MiniProjet/vhd/bascule5.vhd}
remove_input_file {/tp/xph2sei/xph2sei409/MiniProjet/vhd/bascule5.vhd}
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/adder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule1.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32_com.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/branch_cond.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/incrementateur.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux3.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux5.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux6.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/or.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd" ...
# Warning: [15258]: Multiple tops found: mux5
# Info:      mux6
# Info:      PROCESSEUR
# Info: [656]: Top module of the design is set to: PROCESSEUR.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.PROCESSEUR(A): Pre-processing...
# Info: [44506]: Module work.inc(A): Pre-processing...
# Info: [44506]: Module work.ou(A): Pre-processing...
# Info: [44506]: Module work.mux2(A): Pre-processing...
# Info: [44506]: Module work.bascule32_com(A): Pre-processing...
# Info: [44506]: Module work.decoder(arch): Pre-processing...
# Info: [44506]: Module work.bascule32(A): Pre-processing...
# Info: [44506]: Module work.bascule4(A): Pre-processing...
# Info: [44506]: Module work.bascule1(A): Pre-processing...
# Info: [44506]: Module work.bascule2(A): Pre-processing...
# Info: [44506]: Module work.Stype_sext(A): Pre-processing...
# Info: [44506]: Module work.Itype_sext(A): Pre-processing...
# Info: [44506]: Module work.Jtype_sext(A): Pre-processing...
# Info: [44506]: Module work.Utype_sext(A): Pre-processing...
# Info: [44506]: Module work.Btype_sext(A): Pre-processing...
# Info: [44506]: Module work.regFile(A): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': regFile.regArray depth = 32, width = 32'.
# Info: [44506]: Module work.mux3(A): Pre-processing...
# Info: [44506]: Module work.mux4(A): Pre-processing...
# Info: [44506]: Module work.ALU(Arch): Pre-processing...
# Info: [44506]: Module work.adder(A): Pre-processing...
# Info: [44506]: Module work.CondTest(arch): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 92: signal loadTypePrev2 has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd", line 8: Input port input(31 downto 0)[19:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[31:25] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[14:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[31:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[6:0] has never been used.
# Info: [44508]: Module work.inc(A): Compiling...
# Info: [44508]: Module work.ou(A): Compiling...
# Info: [44508]: Module work.mux2(A): Compiling...
# Info: [44508]: Module work.bascule32_com(A): Compiling...
# Info: [44508]: Module work.decoder(arch): Compiling...
# Warning: [45784]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 143: Module work.decoder(arch), Net(s) loadTypePrev, prev_write_1[4:0]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [44508]: Module work.bascule32(A): Compiling...
# Info: [44508]: Module work.bascule4(A): Compiling...
# Info: [44508]: Module work.bascule1(A): Compiling...
# Info: [44508]: Module work.bascule2(A): Compiling...
# Info: [44508]: Module work.Stype_sext(A): Compiling...
# Info: [44508]: Module work.Itype_sext(A): Compiling...
# Info: [44508]: Module work.Jtype_sext(A): Compiling...
# Info: [44508]: Module work.Utype_sext(A): Compiling...
# Info: [44508]: Module work.Btype_sext(A): Compiling...
# Info: [44508]: Module work.regFile(A): Compiling...
# Info: [44508]: Module work.mux3(A): Compiling...
# Info: [44508]: Module work.mux4(A): Compiling...
# Info: [44508]: Module work.ALU(Arch): Compiling...
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 1.
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 0.
# Info: [44508]: Module work.adder(A): Compiling...
# Info: [44508]: Module work.CondTest(arch): Compiling...
# Info: [44523]: Root Module work.PROCESSEUR(A): Compiling...
# Info: [45193]: Net rtlc_panicBubble_1n3ss1_loop_pi_n1 is unused after optimization
# Info: [45252]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 213: Inferred rom instance 'rtlcI5' of type 'rom_14_10_1024_47'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 2728.
# Info: [44835]: Total CPU time for compilation: 1.0 secs.
# Info: [44513]: Overall running time for compilation: 3.0 secs.
# Warning: [4559]: Found black-box: work.memoire; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 238:.
# Warning: [4559]: Found black-box: work.program_memory; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 220:.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# Warning: [1058]: Some hierarchy instances were flattened in ".work.PROCESSEUR.A" during optimization. If you want to preserve hierarchy path, add the sdc file into precision before running compile
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/adder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule1.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32_com.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/branch_cond.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/incrementateur.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux3.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux5.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux6.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/or.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd" ...
# Warning: [15258]: Multiple tops found: mux5
# Info:      mux6
# Info:      PROCESSEUR
# Info: [656]: Top module of the design is set to: PROCESSEUR.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.PROCESSEUR(A): Pre-processing...
# Info: [44506]: Module work.inc(A): Pre-processing...
# Info: [44506]: Module work.ou(A): Pre-processing...
# Info: [44506]: Module work.mux2(A): Pre-processing...
# Info: [44506]: Module work.bascule32_com(A): Pre-processing...
# Info: [44506]: Module work.decoder(arch): Pre-processing...
# Info: [44506]: Module work.bascule32(A): Pre-processing...
# Info: [44506]: Module work.bascule4(A): Pre-processing...
# Info: [44506]: Module work.bascule1(A): Pre-processing...
# Info: [44506]: Module work.bascule2(A): Pre-processing...
# Info: [44506]: Module work.Stype_sext(A): Pre-processing...
# Info: [44506]: Module work.Itype_sext(A): Pre-processing...
# Info: [44506]: Module work.Jtype_sext(A): Pre-processing...
# Info: [44506]: Module work.Utype_sext(A): Pre-processing...
# Info: [44506]: Module work.Btype_sext(A): Pre-processing...
# Info: [44506]: Module work.regFile(A): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': regFile.regArray depth = 32, width = 32'.
# Info: [44506]: Module work.mux3(A): Pre-processing...
# Info: [44506]: Module work.mux4(A): Pre-processing...
# Info: [44506]: Module work.ALU(Arch): Pre-processing...
# Info: [44506]: Module work.adder(A): Pre-processing...
# Info: [44506]: Module work.CondTest(arch): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 92: signal loadTypePrev2 has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd", line 8: Input port input(31 downto 0)[19:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[31:25] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[14:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[31:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[6:0] has never been used.
# Info: [44508]: Module work.inc(A): Compiling...
# Info: [44508]: Module work.ou(A): Compiling...
# Info: [44508]: Module work.mux2(A): Compiling...
# Info: [44508]: Module work.bascule32_com(A): Compiling...
# Info: [44508]: Module work.decoder(arch): Compiling...
# Warning: [45784]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 143: Module work.decoder(arch), Net(s) loadTypePrev, prev_write_1[4:0]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [44508]: Module work.bascule32(A): Compiling...
# Info: [44508]: Module work.bascule4(A): Compiling...
# Info: [44508]: Module work.bascule1(A): Compiling...
# Info: [44508]: Module work.bascule2(A): Compiling...
# Info: [44508]: Module work.Stype_sext(A): Compiling...
# Info: [44508]: Module work.Itype_sext(A): Compiling...
# Info: [44508]: Module work.Jtype_sext(A): Compiling...
# Info: [44508]: Module work.Utype_sext(A): Compiling...
# Info: [44508]: Module work.Btype_sext(A): Compiling...
# Info: [44508]: Module work.regFile(A): Compiling...
# Info: [44508]: Module work.mux3(A): Compiling...
# Info: [44508]: Module work.mux4(A): Compiling...
# Info: [44508]: Module work.ALU(Arch): Compiling...
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 1.
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 0.
# Info: [44508]: Module work.adder(A): Compiling...
# Info: [44508]: Module work.CondTest(arch): Compiling...
# Info: [44523]: Root Module work.PROCESSEUR(A): Compiling...
# Info: [45193]: Net rtlc_panicBubble_1n3ss1_loop_pi_n1 is unused after optimization
# Info: [45252]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 213: Inferred rom instance 'rtlcI5' of type 'rom_14_10_1024_47'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 2728.
# Info: [44835]: Total CPU time for compilation: 1.0 secs.
# Info: [44513]: Overall running time for compilation: 3.0 secs.
# Warning: [4559]: Found black-box: work.memoire; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 238:.
# Warning: [4559]: Found black-box: work.program_memory; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 220:.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# Warning: [1058]: Some hierarchy instances were flattened in ".work.PROCESSEUR.A" during optimization. If you want to preserve hierarchy path, add the sdc file into precision before running compile
# COMMAND: save_impl
# Info: [9562]: Saved implementation risc_v_impl_1 in project /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v.psp.
save_impl
# COMMAND: close_project -discard
# Info: [9565]: Appending project transcript to file /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xis3.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15323]: Setting Part to: "3s200ft256".
# Info: [15324]: Setting Process to: "5".
# Info: [7512]: The place and route tool for current technology is ISE.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [3022]: Reading file: /softslin/precision2014a_64b/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation risc_v_impl_1 in project /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v.psp.
open_project /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v.psp
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/adder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule1.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32_com.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/branch_cond.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/incrementateur.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux3.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux5.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux6.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/or.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd" ...
# Warning: [15258]: Multiple tops found: mux5
# Info:      mux6
# Info:      PROCESSEUR
# Info: [656]: Top module of the design is set to: PROCESSEUR.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.PROCESSEUR(A): Pre-processing...
# Info: [44506]: Module work.inc(A): Pre-processing...
# Info: [44506]: Module work.ou(A): Pre-processing...
# Info: [44506]: Module work.mux2(A): Pre-processing...
# Info: [44506]: Module work.bascule32_com(A): Pre-processing...
# Info: [44506]: Module work.decoder(arch): Pre-processing...
# Info: [44506]: Module work.bascule32(A): Pre-processing...
# Info: [44506]: Module work.bascule4(A): Pre-processing...
# Info: [44506]: Module work.bascule1(A): Pre-processing...
# Info: [44506]: Module work.bascule2(A): Pre-processing...
# Info: [44506]: Module work.Stype_sext(A): Pre-processing...
# Info: [44506]: Module work.Itype_sext(A): Pre-processing...
# Info: [44506]: Module work.Jtype_sext(A): Pre-processing...
# Info: [44506]: Module work.Utype_sext(A): Pre-processing...
# Info: [44506]: Module work.Btype_sext(A): Pre-processing...
# Info: [44506]: Module work.regFile(A): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': regFile.regArray depth = 32, width = 32'.
# Info: [44506]: Module work.mux3(A): Pre-processing...
# Info: [44506]: Module work.mux4(A): Pre-processing...
# Info: [44506]: Module work.ALU(Arch): Pre-processing...
# Info: [44506]: Module work.adder(A): Pre-processing...
# Info: [44506]: Module work.CondTest(arch): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 92: signal loadTypePrev2 has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd", line 8: Input port input(31 downto 0)[19:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[31:25] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[14:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[31:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[6:0] has never been used.
# Info: [44508]: Module work.inc(A): Compiling...
# Info: [44508]: Module work.ou(A): Compiling...
# Info: [44508]: Module work.mux2(A): Compiling...
# Info: [44508]: Module work.bascule32_com(A): Compiling...
# Info: [44508]: Module work.decoder(arch): Compiling...
# Warning: [45784]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 143: Module work.decoder(arch), Net(s) loadTypePrev, prev_write_1[4:0]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [44508]: Module work.bascule32(A): Compiling...
# Info: [44508]: Module work.bascule4(A): Compiling...
# Info: [44508]: Module work.bascule1(A): Compiling...
# Info: [44508]: Module work.bascule2(A): Compiling...
# Info: [44508]: Module work.Stype_sext(A): Compiling...
# Info: [44508]: Module work.Itype_sext(A): Compiling...
# Info: [44508]: Module work.Jtype_sext(A): Compiling...
# Info: [44508]: Module work.Utype_sext(A): Compiling...
# Info: [44508]: Module work.Btype_sext(A): Compiling...
# Info: [44508]: Module work.regFile(A): Compiling...
# Info: [44508]: Module work.mux3(A): Compiling...
# Info: [44508]: Module work.mux4(A): Compiling...
# Info: [44508]: Module work.ALU(Arch): Compiling...
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 1.
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 0.
# Info: [44508]: Module work.adder(A): Compiling...
# Info: [44508]: Module work.CondTest(arch): Compiling...
# Info: [44523]: Root Module work.PROCESSEUR(A): Compiling...
# Info: [45193]: Net rtlc_panicBubble_1n3ss1_loop_pi_n1 is unused after optimization
# Info: [45252]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 213: Inferred rom instance 'rtlcI5' of type 'rom_14_10_1024_47'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 2728.
# Info: [44835]: Total CPU time for compilation: 1.0 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Warning: [4559]: Found black-box: work.memoire; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 238:.
# Warning: [4559]: Found black-box: work.program_memory; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 220:.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# Warning: [1058]: Some hierarchy instances were flattened in ".work.PROCESSEUR.A" during optimization. If you want to preserve hierarchy path, add the sdc file into precision before running compile
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/adder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule1.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32_com.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/branch_cond.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd" ...
# Error: [42512]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 144: Use of undeclared identifier 'panicBubbl'
# Error: [40008]: HDL analysis failed.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/adder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule1.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32_com.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/branch_cond.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/incrementateur.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux3.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux5.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux6.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/or.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd" ...
# Warning: [15258]: Multiple tops found: mux5
# Info:      mux6
# Info:      PROCESSEUR
# Info: [656]: Top module of the design is set to: PROCESSEUR.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.PROCESSEUR(A): Pre-processing...
# Info: [44506]: Module work.inc(A): Pre-processing...
# Info: [44506]: Module work.ou(A): Pre-processing...
# Info: [44506]: Module work.mux2(A): Pre-processing...
# Info: [44506]: Module work.bascule32_com(A): Pre-processing...
# Info: [44506]: Module work.decoder(arch): Pre-processing...
# Info: [44506]: Module work.bascule32(A): Pre-processing...
# Info: [44506]: Module work.bascule4(A): Pre-processing...
# Info: [44506]: Module work.bascule1(A): Pre-processing...
# Info: [44506]: Module work.bascule2(A): Pre-processing...
# Info: [44506]: Module work.Stype_sext(A): Pre-processing...
# Info: [44506]: Module work.Itype_sext(A): Pre-processing...
# Info: [44506]: Module work.Jtype_sext(A): Pre-processing...
# Info: [44506]: Module work.Utype_sext(A): Pre-processing...
# Info: [44506]: Module work.Btype_sext(A): Pre-processing...
# Info: [44506]: Module work.regFile(A): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': regFile.regArray depth = 32, width = 32'.
# Info: [44506]: Module work.mux3(A): Pre-processing...
# Info: [44506]: Module work.mux4(A): Pre-processing...
# Info: [44506]: Module work.ALU(Arch): Pre-processing...
# Info: [44506]: Module work.adder(A): Pre-processing...
# Info: [44506]: Module work.CondTest(arch): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 92: signal loadTypePrev2 has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd", line 8: Input port input(31 downto 0)[19:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[31:25] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[14:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[31:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[6:0] has never been used.
# Info: [44508]: Module work.inc(A): Compiling...
# Info: [44508]: Module work.ou(A): Compiling...
# Info: [44508]: Module work.mux2(A): Compiling...
# Info: [44508]: Module work.bascule32_com(A): Compiling...
# Info: [44508]: Module work.decoder(arch): Compiling...
# Info: [44508]: Module work.bascule32(A): Compiling...
# Info: [44508]: Module work.bascule4(A): Compiling...
# Info: [44508]: Module work.bascule1(A): Compiling...
# Info: [44508]: Module work.bascule2(A): Compiling...
# Info: [44508]: Module work.Stype_sext(A): Compiling...
# Info: [44508]: Module work.Itype_sext(A): Compiling...
# Info: [44508]: Module work.Jtype_sext(A): Compiling...
# Info: [44508]: Module work.Utype_sext(A): Compiling...
# Info: [44508]: Module work.Btype_sext(A): Compiling...
# Info: [44508]: Module work.regFile(A): Compiling...
# Info: [44508]: Module work.mux3(A): Compiling...
# Info: [44508]: Module work.mux4(A): Compiling...
# Info: [44508]: Module work.ALU(Arch): Compiling...
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 1.
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 0.
# Info: [44508]: Module work.adder(A): Compiling...
# Info: [44508]: Module work.CondTest(arch): Compiling...
# Info: [44523]: Root Module work.PROCESSEUR(A): Compiling...
# Info: [45193]: Net rtlc_panicBubble_1n3ss1_loop_pi_n1 is unused after optimization
# Info: [45252]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 213: Inferred rom instance 'rtlcI5' of type 'rom_14_10_1024_47'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 2728.
# Info: [44835]: Total CPU time for compilation: 1.0 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Warning: [4559]: Found black-box: work.memoire; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 238:.
# Warning: [4559]: Found black-box: work.program_memory; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 220:.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# Warning: [1058]: Some hierarchy instances were flattened in ".work.PROCESSEUR.A" during optimization. If you want to preserve hierarchy path, add the sdc file into precision before running compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [15002]: Optimizing design view:.work.PROCESSEUR.A
# Info: [15083]: synthesize: Cannot find technology cells with timing in design. Either the design is empty or it has not been mapped yet.
# Info: [15052]: The design is empty or it has not been mapped yet.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.edf.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.vhd.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: setup_design -frequency 50
setup_design -frequency 50
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/adder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule1.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32_com.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/branch_cond.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/incrementateur.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux3.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux5.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux6.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/or.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd" ...
# Warning: [15258]: Multiple tops found: mux5
# Info:      mux6
# Info:      PROCESSEUR
# Info: [656]: Top module of the design is set to: PROCESSEUR.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.PROCESSEUR(A): Pre-processing...
# Info: [44506]: Module work.inc(A): Pre-processing...
# Info: [44506]: Module work.ou(A): Pre-processing...
# Info: [44506]: Module work.mux2(A): Pre-processing...
# Info: [44506]: Module work.bascule32_com(A): Pre-processing...
# Info: [44506]: Module work.decoder(arch): Pre-processing...
# Info: [44506]: Module work.bascule32(A): Pre-processing...
# Info: [44506]: Module work.bascule4(A): Pre-processing...
# Info: [44506]: Module work.bascule1(A): Pre-processing...
# Info: [44506]: Module work.bascule2(A): Pre-processing...
# Info: [44506]: Module work.Stype_sext(A): Pre-processing...
# Info: [44506]: Module work.Itype_sext(A): Pre-processing...
# Info: [44506]: Module work.Jtype_sext(A): Pre-processing...
# Info: [44506]: Module work.Utype_sext(A): Pre-processing...
# Info: [44506]: Module work.Btype_sext(A): Pre-processing...
# Info: [44506]: Module work.regFile(A): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': regFile.regArray depth = 32, width = 32'.
# Info: [44506]: Module work.mux3(A): Pre-processing...
# Info: [44506]: Module work.mux4(A): Pre-processing...
# Info: [44506]: Module work.ALU(Arch): Pre-processing...
# Info: [44506]: Module work.adder(A): Pre-processing...
# Info: [44506]: Module work.CondTest(arch): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 92: signal loadTypePrev2 has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd", line 8: Input port input(31 downto 0)[19:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[31:25] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[14:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[31:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[6:0] has never been used.
# Info: [44508]: Module work.inc(A): Compiling...
# Info: [44508]: Module work.ou(A): Compiling...
# Info: [44508]: Module work.mux2(A): Compiling...
# Info: [44508]: Module work.bascule32_com(A): Compiling...
# Info: [44508]: Module work.decoder(arch): Compiling...
# Info: [44508]: Module work.bascule32(A): Compiling...
# Info: [44508]: Module work.bascule4(A): Compiling...
# Info: [44508]: Module work.bascule1(A): Compiling...
# Info: [44508]: Module work.bascule2(A): Compiling...
# Info: [44508]: Module work.Stype_sext(A): Compiling...
# Info: [44508]: Module work.Itype_sext(A): Compiling...
# Info: [44508]: Module work.Jtype_sext(A): Compiling...
# Info: [44508]: Module work.Utype_sext(A): Compiling...
# Info: [44508]: Module work.Btype_sext(A): Compiling...
# Info: [44508]: Module work.regFile(A): Compiling...
# Info: [44508]: Module work.mux3(A): Compiling...
# Info: [44508]: Module work.mux4(A): Compiling...
# Info: [44508]: Module work.ALU(Arch): Compiling...
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 1.
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 0.
# Info: [44508]: Module work.adder(A): Compiling...
# Info: [44508]: Module work.CondTest(arch): Compiling...
# Info: [44523]: Root Module work.PROCESSEUR(A): Compiling...
# Info: [45193]: Net rtlc_panicBubble_1n3ss1_loop_pi_n1 is unused after optimization
# Info: [45252]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 213: Inferred rom instance 'rtlcI5' of type 'rom_14_10_1024_47'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 2728.
# Info: [44835]: Total CPU time for compilation: 1.0 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Warning: [4559]: Found black-box: work.memoire; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 238:.
# Warning: [4559]: Found black-box: work.program_memory; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 220:.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [15002]: Optimizing design view:.work.PROCESSEUR.A
# Info: [15083]: synthesize: Cannot find technology cells with timing in design. Either the design is empty or it has not been mapped yet.
# Info: [15052]: The design is empty or it has not been mapped yet.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.edf.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.vhd.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: setup_design -frequency 50
setup_design -frequency 50
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/adder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule1.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32_com.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/branch_cond.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/incrementateur.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux3.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux5.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux6.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/or.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd" ...
# Warning: [15258]: Multiple tops found: mux5
# Info:      mux6
# Info:      PROCESSEUR
# Info: [656]: Top module of the design is set to: PROCESSEUR.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.PROCESSEUR(A): Pre-processing...
# Info: [44506]: Module work.inc(A): Pre-processing...
# Info: [44506]: Module work.ou(A): Pre-processing...
# Info: [44506]: Module work.mux2(A): Pre-processing...
# Info: [44506]: Module work.bascule32_com(A): Pre-processing...
# Info: [44506]: Module work.decoder(arch): Pre-processing...
# Info: [44506]: Module work.bascule32(A): Pre-processing...
# Info: [44506]: Module work.bascule4(A): Pre-processing...
# Info: [44506]: Module work.bascule1(A): Pre-processing...
# Info: [44506]: Module work.bascule2(A): Pre-processing...
# Info: [44506]: Module work.Stype_sext(A): Pre-processing...
# Info: [44506]: Module work.Itype_sext(A): Pre-processing...
# Info: [44506]: Module work.Jtype_sext(A): Pre-processing...
# Info: [44506]: Module work.Utype_sext(A): Pre-processing...
# Info: [44506]: Module work.Btype_sext(A): Pre-processing...
# Info: [44506]: Module work.regFile(A): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': regFile.regArray depth = 32, width = 32'.
# Info: [44506]: Module work.mux3(A): Pre-processing...
# Info: [44506]: Module work.mux4(A): Pre-processing...
# Info: [44506]: Module work.ALU(Arch): Pre-processing...
# Info: [44506]: Module work.adder(A): Pre-processing...
# Info: [44506]: Module work.CondTest(arch): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 92: signal loadTypePrev2 has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd", line 8: Input port input(31 downto 0)[19:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[31:25] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[14:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[31:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[6:0] has never been used.
# Info: [44508]: Module work.inc(A): Compiling...
# Info: [44508]: Module work.ou(A): Compiling...
# Info: [44508]: Module work.mux2(A): Compiling...
# Info: [44508]: Module work.bascule32_com(A): Compiling...
# Info: [44508]: Module work.decoder(arch): Compiling...
# Info: [44508]: Module work.bascule32(A): Compiling...
# Info: [44508]: Module work.bascule4(A): Compiling...
# Info: [44508]: Module work.bascule1(A): Compiling...
# Info: [44508]: Module work.bascule2(A): Compiling...
# Info: [44508]: Module work.Stype_sext(A): Compiling...
# Info: [44508]: Module work.Itype_sext(A): Compiling...
# Info: [44508]: Module work.Jtype_sext(A): Compiling...
# Info: [44508]: Module work.Utype_sext(A): Compiling...
# Info: [44508]: Module work.Btype_sext(A): Compiling...
# Info: [44508]: Module work.regFile(A): Compiling...
# Info: [44508]: Module work.mux3(A): Compiling...
# Info: [44508]: Module work.mux4(A): Compiling...
# Info: [44508]: Module work.ALU(Arch): Compiling...
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 1.
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 0.
# Info: [44508]: Module work.adder(A): Compiling...
# Info: [44508]: Module work.CondTest(arch): Compiling...
# Info: [44523]: Root Module work.PROCESSEUR(A): Compiling...
# Info: [45193]: Net rtlc_panicBubble_1n3ss1_loop_pi_n1 is unused after optimization
# Info: [45252]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 213: Inferred rom instance 'rtlcI5' of type 'rom_14_10_1024_47'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 2728.
# Info: [44835]: Total CPU time for compilation: 1.0 secs.
# Info: [44513]: Overall running time for compilation: 3.0 secs.
# Warning: [4559]: Found black-box: work.memoire; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 238:.
# Warning: [4559]: Found black-box: work.program_memory; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 220:.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [15002]: Optimizing design view:.work.PROCESSEUR.A
# Info: [15083]: synthesize: Cannot find technology cells with timing in design. Either the design is empty or it has not been mapped yet.
# Info: [15052]: The design is empty or it has not been mapped yet.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.edf.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.vhd.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.1 s secs.
# Info: [11020]: Overall running time for synthesis: 0.1 s secs.
synthesize
# COMMAND: setup_design -manufacturer Xilinx -family ZYNQ -part 7Z010CLG400 -speed -1
# Info: [15297]: Setting up the design to use synthesis library "xcz7.syn"
# Info: [15323]: Setting Part to: "7Z010CLG400".
# Info: [15324]: Setting Process to: "1".
# Warning: [556]: transform_tristates option is set to value all internally for the current technology.
# Info: [7513]: The default input to Vivado place and route has been set to "Verilog".
# Info: [7512]: The place and route tool for current technology is Vivado.
setup_design -manufacturer Xilinx -family ZYNQ -part 7Z010CLG400 -speed -1
# COMMAND: setup_design -vivado
# Info: [7512]: The place and route tool for current technology is Vivado.
# Info: [7513]: The default input to Vivado place and route has been set to "Verilog".
setup_design -vivado
# COMMAND: compile
# Info: [3022]: Reading file: /softslin/precision2014a_64b/Mgc_home/pkgs/psr/techlibs/zynqa/xcz7.syn.
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/adder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule1.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32_com.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/branch_cond.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/incrementateur.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux3.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux5.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux6.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/or.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd" ...
# Warning: [15258]: Multiple tops found: mux5
# Info:      mux6
# Info:      PROCESSEUR
# Info: [656]: Top module of the design is set to: PROCESSEUR.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.PROCESSEUR(A): Pre-processing...
# Info: [44506]: Module work.inc(A): Pre-processing...
# Info: [44506]: Module work.ou(A): Pre-processing...
# Info: [44506]: Module work.mux2(A): Pre-processing...
# Info: [44506]: Module work.bascule32_com(A): Pre-processing...
# Info: [44506]: Module work.decoder(arch): Pre-processing...
# Info: [44506]: Module work.bascule32(A): Pre-processing...
# Info: [44506]: Module work.bascule4(A): Pre-processing...
# Info: [44506]: Module work.bascule1(A): Pre-processing...
# Info: [44506]: Module work.bascule2(A): Pre-processing...
# Info: [44506]: Module work.Stype_sext(A): Pre-processing...
# Info: [44506]: Module work.Itype_sext(A): Pre-processing...
# Info: [44506]: Module work.Jtype_sext(A): Pre-processing...
# Info: [44506]: Module work.Utype_sext(A): Pre-processing...
# Info: [44506]: Module work.Btype_sext(A): Pre-processing...
# Info: [44506]: Module work.regFile(A): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': regFile.regArray depth = 32, width = 32'.
# Info: [44506]: Module work.mux3(A): Pre-processing...
# Info: [44506]: Module work.mux4(A): Pre-processing...
# Info: [44506]: Module work.ALU(Arch): Pre-processing...
# Info: [44506]: Module work.adder(A): Pre-processing...
# Info: [44506]: Module work.CondTest(arch): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 92: signal loadTypePrev2 has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd", line 8: Input port input(31 downto 0)[19:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[31:25] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[14:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[31:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[6:0] has never been used.
# Info: [44508]: Module work.inc(A): Compiling...
# Info: [44508]: Module work.ou(A): Compiling...
# Info: [44508]: Module work.mux2(A): Compiling...
# Info: [44508]: Module work.bascule32_com(A): Compiling...
# Info: [44508]: Module work.decoder(arch): Compiling...
# Info: [44508]: Module work.bascule32(A): Compiling...
# Info: [44508]: Module work.bascule4(A): Compiling...
# Info: [44508]: Module work.bascule1(A): Compiling...
# Info: [44508]: Module work.bascule2(A): Compiling...
# Info: [44508]: Module work.Stype_sext(A): Compiling...
# Info: [44508]: Module work.Itype_sext(A): Compiling...
# Info: [44508]: Module work.Jtype_sext(A): Compiling...
# Info: [44508]: Module work.Utype_sext(A): Compiling...
# Info: [44508]: Module work.Btype_sext(A): Compiling...
# Info: [44508]: Module work.regFile(A): Compiling...
# Info: [44508]: Module work.mux3(A): Compiling...
# Info: [44508]: Module work.mux4(A): Compiling...
# Info: [44508]: Module work.ALU(Arch): Compiling...
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 0.
# Info: [44508]: Module work.adder(A): Compiling...
# Info: [44508]: Module work.CondTest(arch): Compiling...
# Info: [44523]: Root Module work.PROCESSEUR(A): Compiling...
# Info: [45193]: Net rtlc_panicBubble_1n3ss1_loop_pi_n1 is unused after optimization
# Info: [45252]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 213: Inferred rom instance 'rtlcI5' of type 'rom_14_10_1024_47'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 2728.
# Info: [44835]: Total CPU time for compilation: 2.0 secs.
# Info: [44513]: Overall running time for compilation: 3.0 secs.
# Warning: [4559]: Found black-box: work.memoire; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 238:.
# Warning: [4559]: Found black-box: work.program_memory; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 220:.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [15002]: Optimizing design view:.work.PROCESSEUR.A
# Info: -- Quick flow done
# Info: [15002]: Optimizing design view:.work.PROCESSEUR.A
# Info: [15052]: The design is empty or it has not been mapped yet.
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12047]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.edf.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.vhd.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 0.4 s secs.
# Info: [11020]: Overall running time for synthesis: 0.5 s secs.
synthesize
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/adder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule1.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32_com.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/branch_cond.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/incrementateur.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux3.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux5.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux6.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/or.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd" ...
# Warning: [15258]: Multiple tops found: mux5
# Info:      mux6
# Info:      PROCESSEUR
# Info: [656]: Top module of the design is set to: PROCESSEUR.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.PROCESSEUR(A): Pre-processing...
# Info: [44506]: Module work.inc(A): Pre-processing...
# Info: [44506]: Module work.ou(A): Pre-processing...
# Info: [44506]: Module work.mux2(A): Pre-processing...
# Info: [44506]: Module work.bascule32_com(A): Pre-processing...
# Info: [44506]: Module work.decoder(arch): Pre-processing...
# Info: [44506]: Module work.bascule32(A): Pre-processing...
# Info: [44506]: Module work.bascule4(A): Pre-processing...
# Info: [44506]: Module work.bascule1(A): Pre-processing...
# Info: [44506]: Module work.bascule2(A): Pre-processing...
# Info: [44506]: Module work.Stype_sext(A): Pre-processing...
# Info: [44506]: Module work.Itype_sext(A): Pre-processing...
# Info: [44506]: Module work.Jtype_sext(A): Pre-processing...
# Info: [44506]: Module work.Utype_sext(A): Pre-processing...
# Info: [44506]: Module work.Btype_sext(A): Pre-processing...
# Info: [44506]: Module work.regFile(A): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': regFile.regArray depth = 32, width = 32'.
# Info: [44506]: Module work.mux3(A): Pre-processing...
# Info: [44506]: Module work.mux4(A): Pre-processing...
# Info: [44506]: Module work.ALU(Arch): Pre-processing...
# Info: [44506]: Module work.adder(A): Pre-processing...
# Info: [44506]: Module work.CondTest(arch): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 92: signal loadTypePrev2 has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd", line 8: Input port input(31 downto 0)[19:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[31:25] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[14:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[31:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[6:0] has never been used.
# Info: [44508]: Module work.inc(A): Compiling...
# Info: [44508]: Module work.ou(A): Compiling...
# Info: [44508]: Module work.mux2(A): Compiling...
# Info: [44508]: Module work.bascule32_com(A): Compiling...
# Info: [44508]: Module work.decoder(arch): Compiling...
# Info: [44508]: Module work.bascule32(A): Compiling...
# Info: [44508]: Module work.bascule4(A): Compiling...
# Info: [44508]: Module work.bascule1(A): Compiling...
# Info: [44508]: Module work.bascule2(A): Compiling...
# Info: [44508]: Module work.Stype_sext(A): Compiling...
# Info: [44508]: Module work.Itype_sext(A): Compiling...
# Info: [44508]: Module work.Jtype_sext(A): Compiling...
# Info: [44508]: Module work.Utype_sext(A): Compiling...
# Info: [44508]: Module work.Btype_sext(A): Compiling...
# Info: [44508]: Module work.regFile(A): Compiling...
# Info: [44508]: Module work.mux3(A): Compiling...
# Info: [44508]: Module work.mux4(A): Compiling...
# Info: [44508]: Module work.ALU(Arch): Compiling...
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 0.
# Info: [44508]: Module work.adder(A): Compiling...
# Info: [44508]: Module work.CondTest(arch): Compiling...
# Info: [44523]: Root Module work.PROCESSEUR(A): Compiling...
# Info: [45193]: Net rtlc_panicBubble_1n3ss1_loop_pi_n1 is unused after optimization
# Info: [45252]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 213: Inferred rom instance 'rtlcI5' of type 'rom_14_10_1024_46'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 2728.
# Info: [44835]: Total CPU time for compilation: 2.0 secs.
# Info: [44513]: Overall running time for compilation: 3.0 secs.
# Warning: [4559]: Found black-box: work.memoire; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 239:.
# Warning: [4559]: Found black-box: work.program_memory; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 221:.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [4556]: 24 Instances are flattened in hierarchical block .work.PROCESSEUR.A.
# Info: [15002]: Optimizing design view:.work.decoder.arch_unfolded0
# Warning: Design contains combinatorial loop.
# Info: [15002]: Optimizing design view:.work.regFile.A_unfolded0_unfold_1379
# Info: [15002]: Optimizing design view:.work.mux4.A_unfold_711
# Info: [15002]: Optimizing design view:.work.ALU.Arch
# Info: [15002]: Optimizing design view:.OPERATORS.ram_dq_32_0.IMPLEMENTATION
# Info: [15002]: Optimizing design view:.work.PROCESSEUR.A
# Info: [4556]: 4 Instances are flattened in hierarchical block .work.PROCESSEUR.A.
# Info: [15002]: Optimizing design view:.work.PROCESSEUR.A
# Warning: Design contains combinatorial loop.
# Info: [8045]: Added global buffer BUFGP for Port port:CLK
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12047]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.edf.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.vhd.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 49.6 s secs.
# Info: [11020]: Overall running time for synthesis: 52.4 s secs.
synthesize
# COMMAND: report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -clock_frequency
report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -clock_frequency
# COMMAND: report_timing -append /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -summary -num_paths 10
report_timing -append /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -summary -num_paths 10
# COMMAND: report_timing -append /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -num_paths 1 -show_nets -show_schematic
report_timing -append /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -num_paths 1 -show_nets -show_schematic
# COMMAND: report_area /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_area.rep -cell_usage
report_area /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_area.rep -cell_usage
# COMMAND: report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -clock_frequency
report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -clock_frequency
# COMMAND: report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -summary -num_paths 10 -append
report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -summary -num_paths 10 -append
# COMMAND: report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -num_paths 1 -show_nets -append
report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -num_paths 1 -show_nets -append
# COMMAND: report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -clock_frequency
report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -clock_frequency
# COMMAND: report_timing -append /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -summary -num_paths 10
report_timing -append /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -summary -num_paths 10
# COMMAND: report_timing -append /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -num_paths 1 -show_nets -show_schematic
report_timing -append /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -num_paths 1 -show_nets -show_schematic
# COMMAND: report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -clock_frequency
report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -clock_frequency
# COMMAND: report_timing -append /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -summary -num_paths 10
report_timing -append /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -summary -num_paths 10
# COMMAND: report_timing -append /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -num_paths 1 -show_nets -show_schematic
report_timing -append /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -num_paths 1 -show_nets -show_schematic
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/adder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule1.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32_com.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/branch_cond.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/incrementateur.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux3.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux5.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux6.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/or.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd" ...
# Warning: [15258]: Multiple tops found: mux5
# Info:      mux6
# Info:      PROCESSEUR
# Info: [656]: Top module of the design is set to: PROCESSEUR.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.PROCESSEUR(A): Pre-processing...
# Info: [44506]: Module work.inc(A): Pre-processing...
# Info: [44506]: Module work.ou(A): Pre-processing...
# Info: [44506]: Module work.mux2(A): Pre-processing...
# Info: [44506]: Module work.bascule32_com(A): Pre-processing...
# Info: [44506]: Module work.decoder(arch): Pre-processing...
# Info: [44506]: Module work.bascule32(A): Pre-processing...
# Info: [44506]: Module work.bascule4(A): Pre-processing...
# Info: [44506]: Module work.bascule1(A): Pre-processing...
# Info: [44506]: Module work.bascule2(A): Pre-processing...
# Info: [44506]: Module work.Stype_sext(A): Pre-processing...
# Info: [44506]: Module work.Itype_sext(A): Pre-processing...
# Info: [44506]: Module work.Jtype_sext(A): Pre-processing...
# Info: [44506]: Module work.Utype_sext(A): Pre-processing...
# Info: [44506]: Module work.Btype_sext(A): Pre-processing...
# Info: [44506]: Module work.regFile(A): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': regFile.regArray depth = 32, width = 32'.
# Info: [44506]: Module work.mux3(A): Pre-processing...
# Info: [44506]: Module work.mux4(A): Pre-processing...
# Info: [44506]: Module work.ALU(Arch): Pre-processing...
# Info: [44506]: Module work.adder(A): Pre-processing...
# Info: [44506]: Module work.CondTest(arch): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 92: signal loadTypePrev2 has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd", line 8: Input port input(31 downto 0)[19:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[31:25] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[14:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[31:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[6:0] has never been used.
# Info: [44508]: Module work.inc(A): Compiling...
# Info: [44508]: Module work.ou(A): Compiling...
# Info: [44508]: Module work.mux2(A): Compiling...
# Info: [44508]: Module work.bascule32_com(A): Compiling...
# Info: [44508]: Module work.decoder(arch): Compiling...
# Info: [44508]: Module work.bascule32(A): Compiling...
# Info: [44508]: Module work.bascule4(A): Compiling...
# Info: [44508]: Module work.bascule1(A): Compiling...
# Info: [44508]: Module work.bascule2(A): Compiling...
# Info: [44508]: Module work.Stype_sext(A): Compiling...
# Info: [44508]: Module work.Itype_sext(A): Compiling...
# Info: [44508]: Module work.Jtype_sext(A): Compiling...
# Info: [44508]: Module work.Utype_sext(A): Compiling...
# Info: [44508]: Module work.Btype_sext(A): Compiling...
# Info: [44508]: Module work.regFile(A): Compiling...
# Info: [44508]: Module work.mux3(A): Compiling...
# Info: [44508]: Module work.mux4(A): Compiling...
# Info: [44508]: Module work.ALU(Arch): Compiling...
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 0.
# Info: [44508]: Module work.adder(A): Compiling...
# Info: [44508]: Module work.CondTest(arch): Compiling...
# Info: [44523]: Root Module work.PROCESSEUR(A): Compiling...
# Info: [45193]: Net rtlc_panicBubble_1n3ss1_loop_pi_n1 is unused after optimization
# Info: [45252]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 213: Inferred rom instance 'rtlcI5' of type 'rom_14_10_1024_46'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 2728.
# Info: [44835]: Total CPU time for compilation: 2.0 secs.
# Info: [44513]: Overall running time for compilation: 3.0 secs.
# Warning: [4559]: Found black-box: work.memoire; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 239:.
# Warning: [4559]: Found black-box: work.program_memory; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 221:.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [4556]: 24 Instances are flattened in hierarchical block .work.PROCESSEUR.A.
# Info: [15002]: Optimizing design view:.work.decoder.arch_unfolded0
# Warning: Design contains combinatorial loop.
# Info: [15002]: Optimizing design view:.work.regFile.A_unfolded0_unfold_1379
# Info: [15002]: Optimizing design view:.work.mux4.A_unfold_711
# Info: [15002]: Optimizing design view:.work.ALU.Arch
# Info: [15002]: Optimizing design view:.OPERATORS.ram_dq_32_0.IMPLEMENTATION
# Info: [15002]: Optimizing design view:.work.PROCESSEUR.A
# Info: [4556]: 4 Instances are flattened in hierarchical block .work.PROCESSEUR.A.
# Info: [15002]: Optimizing design view:.work.PROCESSEUR.A
# Warning: Design contains combinatorial loop.
# Info: [8045]: Added global buffer BUFGP for Port port:CLK
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12047]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.edf.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.vhd.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 50.3 s secs.
# Info: [11020]: Overall running time for synthesis: 52.7 s secs.
synthesize
# COMMAND: save_project
# Info: [9562]: Saved implementation risc_v_impl_1 in project /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v.psp.
save_project
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei409/MiniProjet/vhd/mux5.vhd /tp/xph2sei/xph2sei409/MiniProjet/vhd/mux6.vhd}
remove_input_file {/tp/xph2sei/xph2sei409/MiniProjet/vhd/mux5.vhd /tp/xph2sei/xph2sei409/MiniProjet/vhd/mux6.vhd}
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/adder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule1.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32_com.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/branch_cond.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/incrementateur.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux3.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/or.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd" ...
# Info: [656]: Top module of the design is set to: PROCESSEUR.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.PROCESSEUR(A): Pre-processing...
# Info: [44506]: Module work.inc(A): Pre-processing...
# Info: [44506]: Module work.ou(A): Pre-processing...
# Info: [44506]: Module work.mux2(A): Pre-processing...
# Info: [44506]: Module work.bascule32_com(A): Pre-processing...
# Info: [44506]: Module work.decoder(arch): Pre-processing...
# Info: [44506]: Module work.bascule32(A): Pre-processing...
# Info: [44506]: Module work.bascule4(A): Pre-processing...
# Info: [44506]: Module work.bascule1(A): Pre-processing...
# Info: [44506]: Module work.bascule2(A): Pre-processing...
# Info: [44506]: Module work.Stype_sext(A): Pre-processing...
# Info: [44506]: Module work.Itype_sext(A): Pre-processing...
# Info: [44506]: Module work.Jtype_sext(A): Pre-processing...
# Info: [44506]: Module work.Utype_sext(A): Pre-processing...
# Info: [44506]: Module work.Btype_sext(A): Pre-processing...
# Info: [44506]: Module work.regFile(A): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': regFile.regArray depth = 32, width = 32'.
# Info: [44506]: Module work.mux3(A): Pre-processing...
# Info: [44506]: Module work.mux4(A): Pre-processing...
# Info: [44506]: Module work.ALU(Arch): Pre-processing...
# Info: [44506]: Module work.adder(A): Pre-processing...
# Info: [44506]: Module work.CondTest(arch): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 92: signal loadTypePrev2 has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd", line 8: Input port input(31 downto 0)[19:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[31:25] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[14:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[31:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[6:0] has never been used.
# Info: [44508]: Module work.inc(A): Compiling...
# Info: [44508]: Module work.ou(A): Compiling...
# Info: [44508]: Module work.mux2(A): Compiling...
# Info: [44508]: Module work.bascule32_com(A): Compiling...
# Info: [44508]: Module work.decoder(arch): Compiling...
# Info: [44508]: Module work.bascule32(A): Compiling...
# Info: [44508]: Module work.bascule4(A): Compiling...
# Info: [44508]: Module work.bascule1(A): Compiling...
# Info: [44508]: Module work.bascule2(A): Compiling...
# Info: [44508]: Module work.Stype_sext(A): Compiling...
# Info: [44508]: Module work.Itype_sext(A): Compiling...
# Info: [44508]: Module work.Jtype_sext(A): Compiling...
# Info: [44508]: Module work.Utype_sext(A): Compiling...
# Info: [44508]: Module work.Btype_sext(A): Compiling...
# Info: [44508]: Module work.regFile(A): Compiling...
# Info: [44508]: Module work.mux3(A): Compiling...
# Info: [44508]: Module work.mux4(A): Compiling...
# Info: [44508]: Module work.ALU(Arch): Compiling...
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 0.
# Info: [44508]: Module work.adder(A): Compiling...
# Info: [44508]: Module work.CondTest(arch): Compiling...
# Info: [44523]: Root Module work.PROCESSEUR(A): Compiling...
# Info: [45193]: Net rtlc_panicBubble_1n3ss1_loop_pi_n1 is unused after optimization
# Info: [45252]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 213: Inferred rom instance 'rtlcI5' of type 'rom_14_10_1024_46'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 2728.
# Info: [44835]: Total CPU time for compilation: 2.0 secs.
# Info: [44513]: Overall running time for compilation: 3.0 secs.
# Warning: [4559]: Found black-box: work.memoire; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 239:.
# Warning: [4559]: Found black-box: work.program_memory; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 221:.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [4556]: 24 Instances are flattened in hierarchical block .work.PROCESSEUR.A.
# Info: [15002]: Optimizing design view:.work.decoder.arch_unfolded0
# Warning: Design contains combinatorial loop.
# Info: [15002]: Optimizing design view:.work.regFile.A_unfolded0_unfold_1379
# Info: [15002]: Optimizing design view:.work.mux4.A_unfold_711
# Info: [15002]: Optimizing design view:.work.ALU.Arch
# Info: [15002]: Optimizing design view:.OPERATORS.ram_dq_32_0.IMPLEMENTATION
# Info: [15002]: Optimizing design view:.work.PROCESSEUR.A
# Info: [4556]: 4 Instances are flattened in hierarchical block .work.PROCESSEUR.A.
# Info: [15002]: Optimizing design view:.work.PROCESSEUR.A
# Warning: Design contains combinatorial loop.
# Info: [8045]: Added global buffer BUFGP for Port port:CLK
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12047]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.edf.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.vhd.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 50.5 s secs.
# Info: [11020]: Overall running time for synthesis: 52.8 s secs.
synthesize
# Info: [9565]: Appending project transcript to file /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xcz7.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - ZYNQ.
# Info: [15323]: Setting Part to: "7Z010CLG400".
# Info: [15324]: Setting Process to: "1".
# Warning: [556]: transform_tristates option is set to value all internally for the current technology.
# Info: [7513]: The default input to Vivado place and route has been set to "Verilog".
# Info: [7512]: The place and route tool for current technology is Vivado.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [7512]: The place and route tool for current technology is Vivado.
# Info: [7513]: The default input to Vivado place and route has been set to "Verilog".
# Info: [3022]: Reading file: /softslin/precision2014a_64b/Mgc_home/pkgs/psr/techlibs/zynqa/xcz7.syn.
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation risc_v_impl_1 in project /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v.psp.
open_project /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v.psp
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/adder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule1.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32_com.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/branch_cond.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/incrementateur.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux3.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux5.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux6.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/or.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd" ...
# Warning: [15258]: Multiple tops found: mux5
# Info:      mux6
# Info:      PROCESSEUR
# Info: [656]: Top module of the design is set to: PROCESSEUR.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.PROCESSEUR(A): Pre-processing...
# Info: [44506]: Module work.inc(A): Pre-processing...
# Info: [44506]: Module work.ou(A): Pre-processing...
# Info: [44506]: Module work.mux2(A): Pre-processing...
# Info: [44506]: Module work.bascule32_com(A): Pre-processing...
# Info: [44506]: Module work.decoder(arch): Pre-processing...
# Info: [44506]: Module work.bascule32(A): Pre-processing...
# Info: [44506]: Module work.bascule4(A): Pre-processing...
# Info: [44506]: Module work.bascule1(A): Pre-processing...
# Info: [44506]: Module work.bascule2(A): Pre-processing...
# Info: [44506]: Module work.Stype_sext(A): Pre-processing...
# Info: [44506]: Module work.Itype_sext(A): Pre-processing...
# Info: [44506]: Module work.Jtype_sext(A): Pre-processing...
# Info: [44506]: Module work.Utype_sext(A): Pre-processing...
# Info: [44506]: Module work.Btype_sext(A): Pre-processing...
# Info: [44506]: Module work.regFile(A): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': regFile.regArray depth = 32, width = 32'.
# Info: [44506]: Module work.mux3(A): Pre-processing...
# Info: [44506]: Module work.mux4(A): Pre-processing...
# Info: [44506]: Module work.ALU(Arch): Pre-processing...
# Info: [44506]: Module work.adder(A): Pre-processing...
# Info: [44506]: Module work.CondTest(arch): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 92: signal loadTypePrev2 has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd", line 8: Input port input(31 downto 0)[19:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[31:25] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[14:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[31:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[6:0] has never been used.
# Info: [44508]: Module work.inc(A): Compiling...
# Info: [44508]: Module work.ou(A): Compiling...
# Info: [44508]: Module work.mux2(A): Compiling...
# Info: [44508]: Module work.bascule32_com(A): Compiling...
# Info: [44508]: Module work.decoder(arch): Compiling...
# Info: [44508]: Module work.bascule32(A): Compiling...
# Info: [44508]: Module work.bascule4(A): Compiling...
# Info: [44508]: Module work.bascule1(A): Compiling...
# Info: [44508]: Module work.bascule2(A): Compiling...
# Info: [44508]: Module work.Stype_sext(A): Compiling...
# Info: [44508]: Module work.Itype_sext(A): Compiling...
# Info: [44508]: Module work.Jtype_sext(A): Compiling...
# Info: [44508]: Module work.Utype_sext(A): Compiling...
# Info: [44508]: Module work.Btype_sext(A): Compiling...
# Info: [44508]: Module work.regFile(A): Compiling...
# Info: [44508]: Module work.mux3(A): Compiling...
# Info: [44508]: Module work.mux4(A): Compiling...
# Info: [44508]: Module work.ALU(Arch): Compiling...
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 0.
# Info: [44508]: Module work.adder(A): Compiling...
# Info: [44508]: Module work.CondTest(arch): Compiling...
# Info: [44523]: Root Module work.PROCESSEUR(A): Compiling...
# Info: [45193]: Net rtlc_panicBubble_1n3ss1_loop_pi_n1 is unused after optimization
# Info: [45252]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 213: Inferred rom instance 'rtlcI5' of type 'rom_14_10_1024_46'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 2728.
# Info: [44835]: Total CPU time for compilation: 2.0 secs.
# Info: [44513]: Overall running time for compilation: 4.0 secs.
# Warning: [4559]: Found black-box: work.memoire; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 239:.
# Warning: [4559]: Found black-box: work.program_memory; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 221:.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei409/MiniProjet/vhd/mux5.vhd /tp/xph2sei/xph2sei409/MiniProjet/vhd/mux6.vhd}
remove_input_file {/tp/xph2sei/xph2sei409/MiniProjet/vhd/mux5.vhd /tp/xph2sei/xph2sei409/MiniProjet/vhd/mux6.vhd}
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/adder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule1.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32_com.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/branch_cond.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/incrementateur.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux3.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/or.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd" ...
# Info: [656]: Top module of the design is set to: PROCESSEUR.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.PROCESSEUR(A): Pre-processing...
# Info: [44506]: Module work.inc(A): Pre-processing...
# Info: [44506]: Module work.ou(A): Pre-processing...
# Info: [44506]: Module work.mux2(A): Pre-processing...
# Info: [44506]: Module work.bascule32_com(A): Pre-processing...
# Info: [44506]: Module work.decoder(arch): Pre-processing...
# Info: [44506]: Module work.bascule32(A): Pre-processing...
# Info: [44506]: Module work.bascule4(A): Pre-processing...
# Info: [44506]: Module work.bascule1(A): Pre-processing...
# Info: [44506]: Module work.bascule2(A): Pre-processing...
# Info: [44506]: Module work.Stype_sext(A): Pre-processing...
# Info: [44506]: Module work.Itype_sext(A): Pre-processing...
# Info: [44506]: Module work.Jtype_sext(A): Pre-processing...
# Info: [44506]: Module work.Utype_sext(A): Pre-processing...
# Info: [44506]: Module work.Btype_sext(A): Pre-processing...
# Info: [44506]: Module work.regFile(A): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': regFile.regArray depth = 32, width = 32'.
# Info: [44506]: Module work.mux3(A): Pre-processing...
# Info: [44506]: Module work.mux4(A): Pre-processing...
# Info: [44506]: Module work.ALU(Arch): Pre-processing...
# Info: [44506]: Module work.adder(A): Pre-processing...
# Info: [44506]: Module work.CondTest(arch): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 92: signal loadTypePrev2 has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd", line 8: Input port input(31 downto 0)[19:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[31:25] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[14:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[31:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[6:0] has never been used.
# Info: [44508]: Module work.inc(A): Compiling...
# Info: [44508]: Module work.ou(A): Compiling...
# Info: [44508]: Module work.mux2(A): Compiling...
# Info: [44508]: Module work.bascule32_com(A): Compiling...
# Info: [44508]: Module work.decoder(arch): Compiling...
# Info: [44508]: Module work.bascule32(A): Compiling...
# Info: [44508]: Module work.bascule4(A): Compiling...
# Info: [44508]: Module work.bascule1(A): Compiling...
# Info: [44508]: Module work.bascule2(A): Compiling...
# Info: [44508]: Module work.Stype_sext(A): Compiling...
# Info: [44508]: Module work.Itype_sext(A): Compiling...
# Info: [44508]: Module work.Jtype_sext(A): Compiling...
# Info: [44508]: Module work.Utype_sext(A): Compiling...
# Info: [44508]: Module work.Btype_sext(A): Compiling...
# Info: [44508]: Module work.regFile(A): Compiling...
# Info: [44508]: Module work.mux3(A): Compiling...
# Info: [44508]: Module work.mux4(A): Compiling...
# Info: [44508]: Module work.ALU(Arch): Compiling...
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 0.
# Info: [44508]: Module work.adder(A): Compiling...
# Info: [44508]: Module work.CondTest(arch): Compiling...
# Info: [44523]: Root Module work.PROCESSEUR(A): Compiling...
# Info: [45193]: Net rtlc_panicBubble_1n3ss1_loop_pi_n1 is unused after optimization
# Info: [45252]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 213: Inferred rom instance 'rtlcI5' of type 'rom_14_10_1024_46'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 2728.
# Info: [44835]: Total CPU time for compilation: 2.0 secs.
# Info: [44513]: Overall running time for compilation: 3.0 secs.
# Warning: [4559]: Found black-box: work.memoire; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 239:.
# Warning: [4559]: Found black-box: work.program_memory; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 221:.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# Warning: [1058]: Some hierarchy instances were flattened in ".work.PROCESSEUR.A" during optimization. If you want to preserve hierarchy path, add the sdc file into precision before running compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [4556]: 24 Instances are flattened in hierarchical block .work.PROCESSEUR.A.
# Info: [15002]: Optimizing design view:.work.decoder.arch_unfolded0
# Warning: Design contains combinatorial loop.
# Info: [15002]: Optimizing design view:.work.regFile.A_unfolded0_unfold_1379
# Info: [15002]: Optimizing design view:.work.mux4.A_unfold_711
# Info: [15002]: Optimizing design view:.work.ALU.Arch
# Info: [15002]: Optimizing design view:.OPERATORS.ram_dq_32_0.IMPLEMENTATION
# Info: [15002]: Optimizing design view:.work.PROCESSEUR.A
# Info: [4556]: 4 Instances are flattened in hierarchical block .work.PROCESSEUR.A.
# Info: [15002]: Optimizing design view:.work.PROCESSEUR.A
# Warning: Design contains combinatorial loop.
# Info: [8045]: Added global buffer BUFGP for Port port:CLK
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12047]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.edf.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.vhd.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 40.9 s secs.
# Info: [11020]: Overall running time for synthesis: 43.1 s secs.
synthesize
# COMMAND: report_area /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_area.rep -cell_usage
report_area /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_area.rep -cell_usage
# COMMAND: report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -clock_frequency
report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -clock_frequency
# COMMAND: report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -summary -num_paths 10 -append
report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -summary -num_paths 10 -append
# COMMAND: report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -num_paths 1 -show_nets -append
report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -num_paths 1 -show_nets -append
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/adder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule1.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32_com.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/branch_cond.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/incrementateur.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux3.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/or.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd" ...
# Info: [656]: Top module of the design is set to: PROCESSEUR.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.PROCESSEUR(A): Pre-processing...
# Info: [44506]: Module work.inc(A): Pre-processing...
# Info: [44506]: Module work.ou(A): Pre-processing...
# Info: [44506]: Module work.mux2(A): Pre-processing...
# Info: [44506]: Module work.bascule32_com(A): Pre-processing...
# Info: [44506]: Module work.decoder(arch): Pre-processing...
# Info: [44506]: Module work.bascule32(A): Pre-processing...
# Info: [44506]: Module work.bascule4(A): Pre-processing...
# Info: [44506]: Module work.bascule1(A): Pre-processing...
# Info: [44506]: Module work.bascule2(A): Pre-processing...
# Info: [44506]: Module work.Stype_sext(A): Pre-processing...
# Info: [44506]: Module work.Itype_sext(A): Pre-processing...
# Info: [44506]: Module work.Jtype_sext(A): Pre-processing...
# Info: [44506]: Module work.Utype_sext(A): Pre-processing...
# Info: [44506]: Module work.Btype_sext(A): Pre-processing...
# Info: [44506]: Module work.regFile(A): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': regFile.regArray depth = 32, width = 32'.
# Info: [44506]: Module work.mux3(A): Pre-processing...
# Info: [44506]: Module work.mux4(A): Pre-processing...
# Info: [44506]: Module work.ALU(Arch): Pre-processing...
# Info: [44506]: Module work.adder(A): Pre-processing...
# Info: [44506]: Module work.CondTest(arch): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 92: signal loadTypePrev2 has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd", line 8: Input port input(31 downto 0)[19:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[31:25] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[14:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[31:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[6:0] has never been used.
# Info: [44508]: Module work.inc(A): Compiling...
# Info: [44508]: Module work.ou(A): Compiling...
# Info: [44508]: Module work.mux2(A): Compiling...
# Info: [44508]: Module work.bascule32_com(A): Compiling...
# Info: [44508]: Module work.decoder(arch): Compiling...
# Info: [44508]: Module work.bascule32(A): Compiling...
# Info: [44508]: Module work.bascule4(A): Compiling...
# Info: [44508]: Module work.bascule1(A): Compiling...
# Info: [44508]: Module work.bascule2(A): Compiling...
# Info: [44508]: Module work.Stype_sext(A): Compiling...
# Info: [44508]: Module work.Itype_sext(A): Compiling...
# Info: [44508]: Module work.Jtype_sext(A): Compiling...
# Info: [44508]: Module work.Utype_sext(A): Compiling...
# Info: [44508]: Module work.Btype_sext(A): Compiling...
# Info: [44508]: Module work.regFile(A): Compiling...
# Info: [44508]: Module work.mux3(A): Compiling...
# Info: [44508]: Module work.mux4(A): Compiling...
# Info: [44508]: Module work.ALU(Arch): Compiling...
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 0.
# Info: [44508]: Module work.adder(A): Compiling...
# Info: [44508]: Module work.CondTest(arch): Compiling...
# Info: [44523]: Root Module work.PROCESSEUR(A): Compiling...
# Info: [45193]: Net rtlc_panicBubble_1n3ss1_loop_pi_n1 is unused after optimization
# Info: [45252]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 213: Inferred rom instance 'rtlcI5' of type 'rom_14_10_1024_46'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 2728.
# Info: [44835]: Total CPU time for compilation: 2.0 secs.
# Info: [44513]: Overall running time for compilation: 3.0 secs.
# Warning: [4559]: Found black-box: work.memoire; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 239:.
# Warning: [4559]: Found black-box: work.program_memory; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 221:.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [4556]: 24 Instances are flattened in hierarchical block .work.PROCESSEUR.A.
# Info: [15002]: Optimizing design view:.work.decoder.arch_unfolded0
# Warning: Design contains combinatorial loop.
# Info: [15002]: Optimizing design view:.work.regFile.A_unfolded0_unfold_1379
# Info: [15002]: Optimizing design view:.work.mux4.A_unfold_711
# Info: [15002]: Optimizing design view:.work.ALU.Arch
# Info: [15002]: Optimizing design view:.OPERATORS.ram_dq_32_0.IMPLEMENTATION
# Info: [15002]: Optimizing design view:.work.PROCESSEUR.A
# Info: [4556]: 4 Instances are flattened in hierarchical block .work.PROCESSEUR.A.
# Info: [15002]: Optimizing design view:.work.PROCESSEUR.A
# Warning: Design contains combinatorial loop.
# Info: [8045]: Added global buffer BUFGP for Port port:CLK
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12047]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.edf.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.vhd.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 41.1 s secs.
# Info: [11020]: Overall running time for synthesis: 43.0 s secs.
synthesize
# COMMAND: report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -clock_frequency
report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -clock_frequency
# COMMAND: report_timing -append /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -summary -num_paths 10
report_timing -append /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -summary -num_paths 10
# COMMAND: report_timing -append /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -num_paths 1 -show_nets -show_schematic
report_timing -append /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -num_paths 1 -show_nets -show_schematic
# COMMAND: report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -clock_frequency
report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -clock_frequency
# COMMAND: report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -summary -num_paths 10 -append
report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -summary -num_paths 10 -append
# COMMAND: report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -num_paths 1 -show_nets -append
report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -num_paths 1 -show_nets -append
# COMMAND: report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -clock_frequency
report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -clock_frequency
# COMMAND: report_timing -append /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -summary -num_paths 10
report_timing -append /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -summary -num_paths 10
# COMMAND: report_timing -append /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -num_paths 1 -show_nets -show_schematic
report_timing -append /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -num_paths 1 -show_nets -show_schematic
# COMMAND: setup_design -vivado
# Info: [7512]: The place and route tool for current technology is Vivado.
# Info: [7513]: The default input to Vivado place and route has been set to "Verilog".
setup_design -vivado
# COMMAND: report_area /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_area.rep -cell_usage
report_area /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_area.rep -cell_usage
# COMMAND: setup_design -manufacturer Xilinx -family ZYNQ -part 7Z100FFG900 -speed -1
# Info: [15297]: Setting up the design to use synthesis library "xcz7.syn"
# Info: [15323]: Setting Part to: "7Z100FFG900".
# Info: [15324]: Setting Process to: "1".
setup_design -manufacturer Xilinx -family ZYNQ -part 7Z100FFG900 -speed -1
# COMMAND: setup_design -vivado
# Info: [7512]: The place and route tool for current technology is Vivado.
# Info: [7513]: The default input to Vivado place and route has been set to "Verilog".
setup_design -vivado
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/adder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule1.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32_com.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/branch_cond.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/incrementateur.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux3.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/or.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd" ...
# Info: [656]: Top module of the design is set to: PROCESSEUR.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.PROCESSEUR(A): Pre-processing...
# Info: [44506]: Module work.inc(A): Pre-processing...
# Info: [44506]: Module work.ou(A): Pre-processing...
# Info: [44506]: Module work.mux2(A): Pre-processing...
# Info: [44506]: Module work.bascule32_com(A): Pre-processing...
# Info: [44506]: Module work.decoder(arch): Pre-processing...
# Info: [44506]: Module work.bascule32(A): Pre-processing...
# Info: [44506]: Module work.bascule4(A): Pre-processing...
# Info: [44506]: Module work.bascule1(A): Pre-processing...
# Info: [44506]: Module work.bascule2(A): Pre-processing...
# Info: [44506]: Module work.Stype_sext(A): Pre-processing...
# Info: [44506]: Module work.Itype_sext(A): Pre-processing...
# Info: [44506]: Module work.Jtype_sext(A): Pre-processing...
# Info: [44506]: Module work.Utype_sext(A): Pre-processing...
# Info: [44506]: Module work.Btype_sext(A): Pre-processing...
# Info: [44506]: Module work.regFile(A): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': regFile.regArray depth = 32, width = 32'.
# Info: [44506]: Module work.mux3(A): Pre-processing...
# Info: [44506]: Module work.mux4(A): Pre-processing...
# Info: [44506]: Module work.ALU(Arch): Pre-processing...
# Info: [44506]: Module work.adder(A): Pre-processing...
# Info: [44506]: Module work.CondTest(arch): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 92: signal loadTypePrev2 has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd", line 8: Input port input(31 downto 0)[19:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[31:25] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[14:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[31:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[6:0] has never been used.
# Info: [44508]: Module work.inc(A): Compiling...
# Info: [44508]: Module work.ou(A): Compiling...
# Info: [44508]: Module work.mux2(A): Compiling...
# Info: [44508]: Module work.bascule32_com(A): Compiling...
# Info: [44508]: Module work.decoder(arch): Compiling...
# Info: [44508]: Module work.bascule32(A): Compiling...
# Info: [44508]: Module work.bascule4(A): Compiling...
# Info: [44508]: Module work.bascule1(A): Compiling...
# Info: [44508]: Module work.bascule2(A): Compiling...
# Info: [44508]: Module work.Stype_sext(A): Compiling...
# Info: [44508]: Module work.Itype_sext(A): Compiling...
# Info: [44508]: Module work.Jtype_sext(A): Compiling...
# Info: [44508]: Module work.Utype_sext(A): Compiling...
# Info: [44508]: Module work.Btype_sext(A): Compiling...
# Info: [44508]: Module work.regFile(A): Compiling...
# Info: [44508]: Module work.mux3(A): Compiling...
# Info: [44508]: Module work.mux4(A): Compiling...
# Info: [44508]: Module work.ALU(Arch): Compiling...
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 0.
# Info: [44508]: Module work.adder(A): Compiling...
# Info: [44508]: Module work.CondTest(arch): Compiling...
# Info: [44523]: Root Module work.PROCESSEUR(A): Compiling...
# Info: [45193]: Net rtlc_panicBubble_1n3ss1_loop_pi_n1 is unused after optimization
# Info: [45252]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 213: Inferred rom instance 'rtlcI5' of type 'rom_14_10_1024_46'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 2728.
# Info: [44835]: Total CPU time for compilation: 2.0 secs.
# Info: [44513]: Overall running time for compilation: 3.0 secs.
# Warning: [4559]: Found black-box: work.memoire; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 239:.
# Warning: [4559]: Found black-box: work.program_memory; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 221:.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [4556]: 24 Instances are flattened in hierarchical block .work.PROCESSEUR.A.
# Info: [15002]: Optimizing design view:.work.decoder.arch_unfolded0
# Warning: Design contains combinatorial loop.
# Info: [15002]: Optimizing design view:.work.regFile.A_unfolded0_unfold_1379
# Info: [15002]: Optimizing design view:.work.mux4.A_unfold_711
# Info: [15002]: Optimizing design view:.work.ALU.Arch
# Info: [15002]: Optimizing design view:.OPERATORS.ram_dq_32_0.IMPLEMENTATION
# Info: [15002]: Optimizing design view:.work.PROCESSEUR.A
# Info: [4556]: 4 Instances are flattened in hierarchical block .work.PROCESSEUR.A.
# Info: [15002]: Optimizing design view:.work.PROCESSEUR.A
# Warning: Design contains combinatorial loop.
# Info: [8045]: Added global buffer BUFGP for Port port:CLK
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12047]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.edf.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.vhd.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 41.1 s secs.
# Info: [11020]: Overall running time for synthesis: 43.0 s secs.
synthesize
# Info: [9565]: Appending project transcript to file /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/precision.log
# Info: [9565]: Appending suppressed messages transcript to file /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/precision.log.suppressed
# Info: [15297]: Setting up the design to use synthesis library "xcz7.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - ZYNQ.
# Info: [15323]: Setting Part to: "7Z010CLG400".
# Info: [15324]: Setting Process to: "1".
# Warning: [556]: transform_tristates option is set to value all internally for the current technology.
# Info: [7513]: The default input to Vivado place and route has been set to "Verilog".
# Info: [7512]: The place and route tool for current technology is Vivado.
# Warning: [568]: Setting 'optimize_power_effort' is not allowed in RTL product mode. Ignoring.
# Info: [7512]: The place and route tool for current technology is Vivado.
# Info: [7513]: The default input to Vivado place and route has been set to "Verilog".
# Info: [3022]: Reading file: /softslin/precision2014a_64b/Mgc_home/pkgs/psr/techlibs/zynqa/xcz7.syn.
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [9550]: Activated implementation risc_v_impl_1 in project /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v.psp.
open_project /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v.psp
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/adder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule1.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32_com.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/branch_cond.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/incrementateur.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux3.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux5.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux6.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/or.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd" ...
# Warning: [15258]: Multiple tops found: mux5
# Info:      mux6
# Info:      PROCESSEUR
# Info: [656]: Top module of the design is set to: PROCESSEUR.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.PROCESSEUR(A): Pre-processing...
# Info: [44506]: Module work.inc(A): Pre-processing...
# Info: [44506]: Module work.ou(A): Pre-processing...
# Info: [44506]: Module work.mux2(A): Pre-processing...
# Info: [44506]: Module work.bascule32_com(A): Pre-processing...
# Info: [44506]: Module work.decoder(arch): Pre-processing...
# Info: [44506]: Module work.bascule32(A): Pre-processing...
# Info: [44506]: Module work.bascule4(A): Pre-processing...
# Info: [44506]: Module work.bascule1(A): Pre-processing...
# Info: [44506]: Module work.bascule2(A): Pre-processing...
# Info: [44506]: Module work.Stype_sext(A): Pre-processing...
# Info: [44506]: Module work.Itype_sext(A): Pre-processing...
# Info: [44506]: Module work.Jtype_sext(A): Pre-processing...
# Info: [44506]: Module work.Utype_sext(A): Pre-processing...
# Info: [44506]: Module work.Btype_sext(A): Pre-processing...
# Info: [44506]: Module work.regFile(A): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': regFile.regArray depth = 32, width = 32'.
# Info: [44506]: Module work.mux3(A): Pre-processing...
# Info: [44506]: Module work.mux4(A): Pre-processing...
# Info: [44506]: Module work.ALU(Arch): Pre-processing...
# Info: [44506]: Module work.adder(A): Pre-processing...
# Info: [44506]: Module work.CondTest(arch): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 92: signal loadTypePrev2 has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd", line 8: Input port input(31 downto 0)[19:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[31:25] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[14:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[31:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[6:0] has never been used.
# Info: [44508]: Module work.inc(A): Compiling...
# Info: [44508]: Module work.ou(A): Compiling...
# Info: [44508]: Module work.mux2(A): Compiling...
# Info: [44508]: Module work.bascule32_com(A): Compiling...
# Info: [44508]: Module work.decoder(arch): Compiling...
# Info: [44508]: Module work.bascule32(A): Compiling...
# Info: [44508]: Module work.bascule4(A): Compiling...
# Info: [44508]: Module work.bascule1(A): Compiling...
# Info: [44508]: Module work.bascule2(A): Compiling...
# Info: [44508]: Module work.Stype_sext(A): Compiling...
# Info: [44508]: Module work.Itype_sext(A): Compiling...
# Info: [44508]: Module work.Jtype_sext(A): Compiling...
# Info: [44508]: Module work.Utype_sext(A): Compiling...
# Info: [44508]: Module work.Btype_sext(A): Compiling...
# Info: [44508]: Module work.regFile(A): Compiling...
# Info: [44508]: Module work.mux3(A): Compiling...
# Info: [44508]: Module work.mux4(A): Compiling...
# Info: [44508]: Module work.ALU(Arch): Compiling...
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 0.
# Info: [44508]: Module work.adder(A): Compiling...
# Info: [44508]: Module work.CondTest(arch): Compiling...
# Info: [44523]: Root Module work.PROCESSEUR(A): Compiling...
# Info: [45193]: Net rtlc_panicBubble_1n3ss1_loop_pi_n1 is unused after optimization
# Info: [45252]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 213: Inferred rom instance 'rtlcI5' of type 'rom_14_10_1024_46'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 2728.
# Info: [44835]: Total CPU time for compilation: 2.0 secs.
# Info: [44513]: Overall running time for compilation: 9.0 secs.
# Warning: [4559]: Found black-box: work.memoire; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 239:.
# Warning: [4559]: Found black-box: work.program_memory; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 221:.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [4556]: 24 Instances are flattened in hierarchical block .work.PROCESSEUR.A.
# Info: [15002]: Optimizing design view:.work.decoder.arch_unfolded0
# Warning: Design contains combinatorial loop.
# Info: [15002]: Optimizing design view:.work.regFile.A_unfolded0_unfold_1379
# Info: [15002]: Optimizing design view:.work.mux4.A_unfold_711
# Info: [15002]: Optimizing design view:.work.ALU.Arch
# Info: [15002]: Optimizing design view:.OPERATORS.ram_dq_32_0.IMPLEMENTATION
# Info: [15002]: Optimizing design view:.work.PROCESSEUR.A
# Info: [4556]: 4 Instances are flattened in hierarchical block .work.PROCESSEUR.A.
# Info: [15002]: Optimizing design view:.work.PROCESSEUR.A
# Warning: Design contains combinatorial loop.
# Info: [8045]: Added global buffer BUFGP for Port port:CLK
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12047]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.edf.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.vhd.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 41.7 s secs.
# Info: [11020]: Overall running time for synthesis: 45.5 s secs.
synthesize
# COMMAND: remove_input_file {/tp/xph2sei/xph2sei409/MiniProjet/vhd/mux6.vhd /tp/xph2sei/xph2sei409/MiniProjet/vhd/mux5.vhd}
remove_input_file {/tp/xph2sei/xph2sei409/MiniProjet/vhd/mux6.vhd /tp/xph2sei/xph2sei409/MiniProjet/vhd/mux5.vhd}
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/adder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule1.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule32_com.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/bascule4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/branch_cond.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/incrementateur.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux2.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux3.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/mux4.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/or.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd" ...
# Info: [656]: Top module of the design is set to: PROCESSEUR.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.PROCESSEUR(A): Pre-processing...
# Info: [44506]: Module work.inc(A): Pre-processing...
# Info: [44506]: Module work.ou(A): Pre-processing...
# Info: [44506]: Module work.mux2(A): Pre-processing...
# Info: [44506]: Module work.bascule32_com(A): Pre-processing...
# Info: [44506]: Module work.decoder(arch): Pre-processing...
# Info: [44506]: Module work.bascule32(A): Pre-processing...
# Info: [44506]: Module work.bascule4(A): Pre-processing...
# Info: [44506]: Module work.bascule1(A): Pre-processing...
# Info: [44506]: Module work.bascule2(A): Pre-processing...
# Info: [44506]: Module work.Stype_sext(A): Pre-processing...
# Info: [44506]: Module work.Itype_sext(A): Pre-processing...
# Info: [44506]: Module work.Jtype_sext(A): Pre-processing...
# Info: [44506]: Module work.Utype_sext(A): Pre-processing...
# Info: [44506]: Module work.Btype_sext(A): Pre-processing...
# Info: [44506]: Module work.regFile(A): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': regFile.regArray depth = 32, width = 32'.
# Info: [44506]: Module work.mux3(A): Pre-processing...
# Info: [44506]: Module work.mux4(A): Pre-processing...
# Info: [44506]: Module work.ALU(Arch): Pre-processing...
# Info: [44506]: Module work.adder(A): Pre-processing...
# Info: [44506]: Module work.CondTest(arch): Pre-processing...
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 92: signal loadTypePrev2 has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Stype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Itype_sext.vhd", line 8: Input port input(31 downto 0)[19:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Jtype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Utype_sext.vhd", line 8: Input port input(31 downto 0)[11:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[24:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/Btype_sext.vhd", line 8: Input port input(31 downto 0)[6:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[31:25] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 31: Input port codeInstRead[14:0] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[31:12] has never been used.
# Warning: [45729]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/register_file.vhd", line 32: Input port codeInstWrite[6:0] has never been used.
# Info: [44508]: Module work.inc(A): Compiling...
# Info: [44508]: Module work.ou(A): Compiling...
# Info: [44508]: Module work.mux2(A): Compiling...
# Info: [44508]: Module work.bascule32_com(A): Compiling...
# Info: [44508]: Module work.decoder(arch): Compiling...
# Info: [44508]: Module work.bascule32(A): Compiling...
# Info: [44508]: Module work.bascule4(A): Compiling...
# Info: [44508]: Module work.bascule1(A): Compiling...
# Info: [44508]: Module work.bascule2(A): Compiling...
# Info: [44508]: Module work.Stype_sext(A): Compiling...
# Info: [44508]: Module work.Itype_sext(A): Compiling...
# Info: [44508]: Module work.Jtype_sext(A): Compiling...
# Info: [44508]: Module work.Utype_sext(A): Compiling...
# Info: [44508]: Module work.Btype_sext(A): Compiling...
# Info: [44508]: Module work.regFile(A): Compiling...
# Info: [44508]: Module work.mux3(A): Compiling...
# Info: [44508]: Module work.mux4(A): Compiling...
# Info: [44508]: Module work.ALU(Arch): Compiling...
# Info: [45308]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/ALU.vhd", line 45: The comparison operator has been optimized to constant 0.
# Info: [44508]: Module work.adder(A): Compiling...
# Info: [44508]: Module work.CondTest(arch): Compiling...
# Info: [44523]: Root Module work.PROCESSEUR(A): Compiling...
# Info: [45193]: Net rtlc_panicBubble_1n3ss1_loop_pi_n1 is unused after optimization
# Info: [45252]: "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/decoder.vhd", line 213: Inferred rom instance 'rtlcI5' of type 'rom_14_10_1024_46'.
# Info: [44842]: Compilation successfully completed.
# Info: [44856]: Total lines of RTL compiled: 2728.
# Info: [44835]: Total CPU time for compilation: 2.0 secs.
# Info: [44513]: Overall running time for compilation: 3.0 secs.
# Warning: [4559]: Found black-box: work.memoire; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 239:.
# Warning: [4559]: Found black-box: work.program_memory; "/tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/../../vhd/processeur.vhd", line 221:.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1.
# Info: [4556]: 24 Instances are flattened in hierarchical block .work.PROCESSEUR.A.
# Info: [15002]: Optimizing design view:.work.decoder.arch_unfolded0
# Warning: Design contains combinatorial loop.
# Info: [15002]: Optimizing design view:.work.regFile.A_unfolded0_unfold_1379
# Info: [15002]: Optimizing design view:.work.mux4.A_unfold_711
# Info: [15002]: Optimizing design view:.work.ALU.Arch
# Info: [15002]: Optimizing design view:.OPERATORS.ram_dq_32_0.IMPLEMENTATION
# Info: [15002]: Optimizing design view:.work.PROCESSEUR.A
# Info: [4556]: 4 Instances are flattened in hierarchical block .work.PROCESSEUR.A.
# Info: [15002]: Optimizing design view:.work.PROCESSEUR.A
# Warning: Design contains combinatorial loop.
# Info: [8045]: Added global buffer BUFGP for Port port:CLK
# Info: [12045]: Starting timing reports generation...
# Info: [12046]: Timing reports generation done.
# Info: [12047]: POST-SYNTHESIS TIMING REPORTS ARE ESTIMATES AND SHOULD NOT BE RELIED ON TO MAKE QoR DECISIONS. For accurate timing information, please run place-and-route (P&R) and review P&R generated timing reports.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.edf.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.vhd.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v.v.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 41.5 s secs.
# Info: [11020]: Overall running time for synthesis: 43.6 s secs.
synthesize
# COMMAND: report_area /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_area.rep -cell_usage
report_area /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_area.rep -cell_usage
# COMMAND: report_missing_constraints /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_missing_constraints.rep
report_missing_constraints /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_missing_constraints.rep
# COMMAND: report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -clock_frequency
report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -clock_frequency
# COMMAND: report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -summary -num_paths 10 -append
report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -summary -num_paths 10 -append
# COMMAND: report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -num_paths 1 -show_nets -append
report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -num_paths 1 -show_nets -append
# COMMAND: report_constraints /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_violations.rep -all_violators
report_constraints /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_violations.rep -all_violators
# COMMAND: report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -clock_frequency
report_timing /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -clock_frequency
# COMMAND: report_timing -append /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -summary -num_paths 10
report_timing -append /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -summary -num_paths 10
# COMMAND: report_timing -append /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -num_paths 1 -show_nets -show_schematic
report_timing -append /tp/xph2sei/xph2sei409/MiniProjet/fpga/synth/risc_v_impl_1/risc_v_timing.rep -num_paths 1 -show_nets -show_schematic
