TOOL:	xrun(64)	18.03-s018: Started on Sep 23, 2020 at 10:49:54 CEST
xrun
	-compile
	-nocopy
	-nostdout
	-nowarn DLNOHV
	-nowarn SPDUSD
	-messages
	-update
	-log /home/ykhuang/research/.cadence/dfII/TextSupport/Logs/Parser/systemverilog/EMG_202009/systemVerilog/compile1.log
	-incdir "/home/ykhuang/research/"
	-sv
	-cdslib /home/ykhuang/research/cds.lib
	-view systemVerilog
	-work EMG_202009
	/home/ykhuang/research/EMG_202009/AnalogMux_2/systemVerilog/verilog.sv
file: /home/ykhuang/research/EMG_202009/AnalogMux_2/systemVerilog/verilog.sv
`include "constants.vams"
                        |
xmvlog: *E,COFILX (/home/ykhuang/research/EMG_202009/AnalogMux_2/systemVerilog/verilog.sv,2|24): cannot open include file 'constants.vams'.
`include "disciplines.vams"
                          |
xmvlog: *E,COFILX (/home/ykhuang/research/EMG_202009/AnalogMux_2/systemVerilog/verilog.sv,3|26): cannot open include file 'disciplines.vams'.
analog begin
           |
xmvlog: *E,EXPLPA (/home/ykhuang/research/EMG_202009/AnalogMux_2/systemVerilog/verilog.sv,12|11): expecting a left parenthesis ('(') [12.1.2][7.1(IEEE)].
	@(cross(V(Sel,Vssa) - 0.9, 0))
	      |
xmvlog: *E,ILLPRI (/home/ykhuang/research/EMG_202009/AnalogMux_2/systemVerilog/verilog.sv,13|7): illegal expression primary [4.2(IEEE)].
	@(cross(V(Sel,Vssa) - 0.9, 0))
	                         |
xmvlog: *E,EXPRPA (/home/ykhuang/research/EMG_202009/AnalogMux_2/systemVerilog/verilog.sv,13|26): expecting a right parenthesis (')') [4.3][9.7(IEEE)].
	@(cross(V(Sel,Vssa) - 0.9, 0))
	                             |
xmvlog: *E,EXPSMC (/home/ykhuang/research/EMG_202009/AnalogMux_2/systemVerilog/verilog.sv,13|30): expecting a semicolon (';') [12.1.2][7.1(IEEE)].
		V(Vout, Vssa) <+ V(Vin1, Vssa);
		               |
xmvlog: *E,EXPSMC (/home/ykhuang/research/EMG_202009/AnalogMux_2/systemVerilog/verilog.sv,16|17): expecting a semicolon (';') [12.1.2][7.1(IEEE)].
		V(Vout, Vssa) <+ V(Vin0, Vssa);
		               |
xmvlog: *E,EXPSMC (/home/ykhuang/research/EMG_202009/AnalogMux_2/systemVerilog/verilog.sv,19|17): expecting a semicolon (';') [12.1.2][7.1(IEEE)].
end	
  |
xmvlog: *E,EXPENM (/home/ykhuang/research/EMG_202009/AnalogMux_2/systemVerilog/verilog.sv,21|2): expecting the keyword 'endmodule' [12.1(IEEE)].
	module EMG_202009.AnalogMux_2:systemVerilog
		errors: 7, warnings: 0
xmvlog: *W,NOTOPL: no top-level unit found, must have recursive instances.
	Total errors/warnings found outside modules and primitives:
		errors: 2, warnings: 1
xrun: *E,VLGERR: An error occurred during parsing.  Review the log file for errors with the code *E and fix those identified problems to proceed.  Exiting with code (status 1).
TOOL:	xrun(64)	18.03-s018: Exiting on Sep 23, 2020 at 10:49:54 CEST  (total: 00:00:00)
