-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
-- Version: 2022.2
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity activation_accelerator_float_layernorm_Pipeline_ln_2 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    y_bf16_31_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_31_ce1 : OUT STD_LOGIC;
    y_bf16_31_we1 : OUT STD_LOGIC;
    y_bf16_31_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_30_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_30_ce1 : OUT STD_LOGIC;
    y_bf16_30_we1 : OUT STD_LOGIC;
    y_bf16_30_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_29_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_29_ce1 : OUT STD_LOGIC;
    y_bf16_29_we1 : OUT STD_LOGIC;
    y_bf16_29_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_28_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_28_ce1 : OUT STD_LOGIC;
    y_bf16_28_we1 : OUT STD_LOGIC;
    y_bf16_28_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_27_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_27_ce1 : OUT STD_LOGIC;
    y_bf16_27_we1 : OUT STD_LOGIC;
    y_bf16_27_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_26_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_26_ce1 : OUT STD_LOGIC;
    y_bf16_26_we1 : OUT STD_LOGIC;
    y_bf16_26_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_25_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_25_ce1 : OUT STD_LOGIC;
    y_bf16_25_we1 : OUT STD_LOGIC;
    y_bf16_25_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_24_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_24_ce1 : OUT STD_LOGIC;
    y_bf16_24_we1 : OUT STD_LOGIC;
    y_bf16_24_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_23_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_23_ce1 : OUT STD_LOGIC;
    y_bf16_23_we1 : OUT STD_LOGIC;
    y_bf16_23_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_22_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_22_ce1 : OUT STD_LOGIC;
    y_bf16_22_we1 : OUT STD_LOGIC;
    y_bf16_22_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_21_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_21_ce1 : OUT STD_LOGIC;
    y_bf16_21_we1 : OUT STD_LOGIC;
    y_bf16_21_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_20_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_20_ce1 : OUT STD_LOGIC;
    y_bf16_20_we1 : OUT STD_LOGIC;
    y_bf16_20_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_19_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_19_ce1 : OUT STD_LOGIC;
    y_bf16_19_we1 : OUT STD_LOGIC;
    y_bf16_19_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_18_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_18_ce1 : OUT STD_LOGIC;
    y_bf16_18_we1 : OUT STD_LOGIC;
    y_bf16_18_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_17_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_17_ce1 : OUT STD_LOGIC;
    y_bf16_17_we1 : OUT STD_LOGIC;
    y_bf16_17_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_16_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_16_ce1 : OUT STD_LOGIC;
    y_bf16_16_we1 : OUT STD_LOGIC;
    y_bf16_16_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_15_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_15_ce1 : OUT STD_LOGIC;
    y_bf16_15_we1 : OUT STD_LOGIC;
    y_bf16_15_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_14_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_14_ce1 : OUT STD_LOGIC;
    y_bf16_14_we1 : OUT STD_LOGIC;
    y_bf16_14_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_13_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_13_ce1 : OUT STD_LOGIC;
    y_bf16_13_we1 : OUT STD_LOGIC;
    y_bf16_13_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_12_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_12_ce1 : OUT STD_LOGIC;
    y_bf16_12_we1 : OUT STD_LOGIC;
    y_bf16_12_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_11_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_11_ce1 : OUT STD_LOGIC;
    y_bf16_11_we1 : OUT STD_LOGIC;
    y_bf16_11_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_10_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_10_ce1 : OUT STD_LOGIC;
    y_bf16_10_we1 : OUT STD_LOGIC;
    y_bf16_10_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_9_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_9_ce1 : OUT STD_LOGIC;
    y_bf16_9_we1 : OUT STD_LOGIC;
    y_bf16_9_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_8_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_8_ce1 : OUT STD_LOGIC;
    y_bf16_8_we1 : OUT STD_LOGIC;
    y_bf16_8_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_7_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_7_ce1 : OUT STD_LOGIC;
    y_bf16_7_we1 : OUT STD_LOGIC;
    y_bf16_7_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_6_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_6_ce1 : OUT STD_LOGIC;
    y_bf16_6_we1 : OUT STD_LOGIC;
    y_bf16_6_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_5_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_5_ce1 : OUT STD_LOGIC;
    y_bf16_5_we1 : OUT STD_LOGIC;
    y_bf16_5_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_4_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_4_ce1 : OUT STD_LOGIC;
    y_bf16_4_we1 : OUT STD_LOGIC;
    y_bf16_4_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_3_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_3_ce1 : OUT STD_LOGIC;
    y_bf16_3_we1 : OUT STD_LOGIC;
    y_bf16_3_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_2_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_2_ce1 : OUT STD_LOGIC;
    y_bf16_2_we1 : OUT STD_LOGIC;
    y_bf16_2_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_1_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_1_ce1 : OUT STD_LOGIC;
    y_bf16_1_we1 : OUT STD_LOGIC;
    y_bf16_1_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    y_bf16_0_address1 : OUT STD_LOGIC_VECTOR (4 downto 0);
    y_bf16_0_ce1 : OUT STD_LOGIC;
    y_bf16_0_we1 : OUT STD_LOGIC;
    y_bf16_0_d1 : OUT STD_LOGIC_VECTOR (15 downto 0);
    x_0_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_0_ce0 : OUT STD_LOGIC;
    x_0_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_1_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_1_ce0 : OUT STD_LOGIC;
    x_1_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_2_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_2_ce0 : OUT STD_LOGIC;
    x_2_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_3_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_3_ce0 : OUT STD_LOGIC;
    x_3_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_4_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_4_ce0 : OUT STD_LOGIC;
    x_4_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_5_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_5_ce0 : OUT STD_LOGIC;
    x_5_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_6_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_6_ce0 : OUT STD_LOGIC;
    x_6_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_7_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_7_ce0 : OUT STD_LOGIC;
    x_7_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_8_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_8_ce0 : OUT STD_LOGIC;
    x_8_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_9_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_9_ce0 : OUT STD_LOGIC;
    x_9_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_10_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_10_ce0 : OUT STD_LOGIC;
    x_10_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_11_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_11_ce0 : OUT STD_LOGIC;
    x_11_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_12_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_12_ce0 : OUT STD_LOGIC;
    x_12_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_13_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_13_ce0 : OUT STD_LOGIC;
    x_13_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_14_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_14_ce0 : OUT STD_LOGIC;
    x_14_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_15_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_15_ce0 : OUT STD_LOGIC;
    x_15_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_16_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_16_ce0 : OUT STD_LOGIC;
    x_16_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_17_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_17_ce0 : OUT STD_LOGIC;
    x_17_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_18_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_18_ce0 : OUT STD_LOGIC;
    x_18_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_19_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_19_ce0 : OUT STD_LOGIC;
    x_19_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_20_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_20_ce0 : OUT STD_LOGIC;
    x_20_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_21_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_21_ce0 : OUT STD_LOGIC;
    x_21_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_22_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_22_ce0 : OUT STD_LOGIC;
    x_22_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_23_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_23_ce0 : OUT STD_LOGIC;
    x_23_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_24_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_24_ce0 : OUT STD_LOGIC;
    x_24_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_25_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_25_ce0 : OUT STD_LOGIC;
    x_25_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_26_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_26_ce0 : OUT STD_LOGIC;
    x_26_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_27_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_27_ce0 : OUT STD_LOGIC;
    x_27_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_28_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_28_ce0 : OUT STD_LOGIC;
    x_28_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_29_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_29_ce0 : OUT STD_LOGIC;
    x_29_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_30_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_30_ce0 : OUT STD_LOGIC;
    x_30_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    x_31_address0 : OUT STD_LOGIC_VECTOR (4 downto 0);
    x_31_ce0 : OUT STD_LOGIC;
    x_31_q0 : IN STD_LOGIC_VECTOR (31 downto 0);
    mean : IN STD_LOGIC_VECTOR (31 downto 0);
    inv_std : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_433_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_433_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_433_p_opcode : OUT STD_LOGIC_VECTOR (0 downto 0);
    grp_fu_433_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_433_p_ce : OUT STD_LOGIC;
    grp_fu_517_p_din0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_517_p_din1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_517_p_dout0 : IN STD_LOGIC_VECTOR (31 downto 0);
    grp_fu_517_p_ce : OUT STD_LOGIC );
end;


architecture behav of activation_accelerator_float_layernorm_Pipeline_ln_2 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv10_0 : STD_LOGIC_VECTOR (9 downto 0) := "0000000000";
    constant ap_const_lv5_1E : STD_LOGIC_VECTOR (4 downto 0) := "11110";
    constant ap_const_lv5_1D : STD_LOGIC_VECTOR (4 downto 0) := "11101";
    constant ap_const_lv5_1C : STD_LOGIC_VECTOR (4 downto 0) := "11100";
    constant ap_const_lv5_1B : STD_LOGIC_VECTOR (4 downto 0) := "11011";
    constant ap_const_lv5_1A : STD_LOGIC_VECTOR (4 downto 0) := "11010";
    constant ap_const_lv5_19 : STD_LOGIC_VECTOR (4 downto 0) := "11001";
    constant ap_const_lv5_18 : STD_LOGIC_VECTOR (4 downto 0) := "11000";
    constant ap_const_lv5_17 : STD_LOGIC_VECTOR (4 downto 0) := "10111";
    constant ap_const_lv5_16 : STD_LOGIC_VECTOR (4 downto 0) := "10110";
    constant ap_const_lv5_15 : STD_LOGIC_VECTOR (4 downto 0) := "10101";
    constant ap_const_lv5_14 : STD_LOGIC_VECTOR (4 downto 0) := "10100";
    constant ap_const_lv5_13 : STD_LOGIC_VECTOR (4 downto 0) := "10011";
    constant ap_const_lv5_12 : STD_LOGIC_VECTOR (4 downto 0) := "10010";
    constant ap_const_lv5_11 : STD_LOGIC_VECTOR (4 downto 0) := "10001";
    constant ap_const_lv5_10 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_lv5_F : STD_LOGIC_VECTOR (4 downto 0) := "01111";
    constant ap_const_lv5_E : STD_LOGIC_VECTOR (4 downto 0) := "01110";
    constant ap_const_lv5_D : STD_LOGIC_VECTOR (4 downto 0) := "01101";
    constant ap_const_lv5_C : STD_LOGIC_VECTOR (4 downto 0) := "01100";
    constant ap_const_lv5_B : STD_LOGIC_VECTOR (4 downto 0) := "01011";
    constant ap_const_lv5_A : STD_LOGIC_VECTOR (4 downto 0) := "01010";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv5_8 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_const_lv5_7 : STD_LOGIC_VECTOR (4 downto 0) := "00111";
    constant ap_const_lv5_6 : STD_LOGIC_VECTOR (4 downto 0) := "00110";
    constant ap_const_lv5_5 : STD_LOGIC_VECTOR (4 downto 0) := "00101";
    constant ap_const_lv5_4 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";
    constant ap_const_lv5_2 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_const_lv5_1 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_const_lv5_0 : STD_LOGIC_VECTOR (4 downto 0) := "00000";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";
    constant ap_const_lv10_300 : STD_LOGIC_VECTOR (9 downto 0) := "1100000000";
    constant ap_const_lv10_1 : STD_LOGIC_VECTOR (9 downto 0) := "0000000001";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (0 downto 0) := "1";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter3 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter4 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter5 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter6 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter7 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter8 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter9 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state2_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state3_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_state4_pp0_stage0_iter3 : BOOLEAN;
    signal ap_block_state5_pp0_stage0_iter4 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter5 : BOOLEAN;
    signal ap_block_state7_pp0_stage0_iter6 : BOOLEAN;
    signal ap_block_state8_pp0_stage0_iter7 : BOOLEAN;
    signal ap_block_state9_pp0_stage0_iter8 : BOOLEAN;
    signal ap_block_state10_pp0_stage0_iter9 : BOOLEAN;
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal icmp_ln390_fu_1236_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_condition_exit_pp0_iter0_stage0 : STD_LOGIC;
    signal ap_loop_exit_ready : STD_LOGIC;
    signal ap_ready_int : STD_LOGIC;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal zext_ln392_fu_1258_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln392_reg_1407 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln392_reg_1407_pp0_iter1_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln392_reg_1407_pp0_iter2_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln392_reg_1407_pp0_iter3_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln392_reg_1407_pp0_iter4_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln392_reg_1407_pp0_iter5_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln392_reg_1407_pp0_iter6_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln392_reg_1407_pp0_iter7_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln392_reg_1407_pp0_iter8_reg : STD_LOGIC_VECTOR (63 downto 0);
    signal trunc_ln392_fu_1294_p1 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln392_reg_1603 : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln392_reg_1603_pp0_iter1_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln392_reg_1603_pp0_iter2_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln392_reg_1603_pp0_iter3_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln392_reg_1603_pp0_iter4_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln392_reg_1603_pp0_iter5_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln392_reg_1603_pp0_iter6_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln392_reg_1603_pp0_iter7_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal trunc_ln392_reg_1603_pp0_iter8_reg : STD_LOGIC_VECTOR (4 downto 0);
    signal tmp_s_fu_1303_p34 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_s_reg_1608 : STD_LOGIC_VECTOR (31 downto 0);
    signal sub_reg_1613 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln6_reg_1618 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal i_fu_244 : STD_LOGIC_VECTOR (9 downto 0);
    signal add_ln390_fu_1242_p2 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_loop_init : STD_LOGIC;
    signal ap_sig_allocacmp_i_3 : STD_LOGIC_VECTOR (9 downto 0);
    signal lshr_ln3_fu_1248_p4 : STD_LOGIC_VECTOR (4 downto 0);
    signal w_V_fu_1372_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_continue_int : STD_LOGIC;
    signal ap_done_int : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter2_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter5_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter7_reg : STD_LOGIC;
    signal ap_loop_exit_ready_pp0_iter8_reg : STD_LOGIC;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (0 downto 0);
    signal ap_enable_pp0 : STD_LOGIC;
    signal ap_start_int : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component activation_accelerator_faddfsub_32ns_32ns_32_4_full_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        opcode : IN STD_LOGIC_VECTOR (1 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_mux_325_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        din11_WIDTH : INTEGER;
        din12_WIDTH : INTEGER;
        din13_WIDTH : INTEGER;
        din14_WIDTH : INTEGER;
        din15_WIDTH : INTEGER;
        din16_WIDTH : INTEGER;
        din17_WIDTH : INTEGER;
        din18_WIDTH : INTEGER;
        din19_WIDTH : INTEGER;
        din20_WIDTH : INTEGER;
        din21_WIDTH : INTEGER;
        din22_WIDTH : INTEGER;
        din23_WIDTH : INTEGER;
        din24_WIDTH : INTEGER;
        din25_WIDTH : INTEGER;
        din26_WIDTH : INTEGER;
        din27_WIDTH : INTEGER;
        din28_WIDTH : INTEGER;
        din29_WIDTH : INTEGER;
        din30_WIDTH : INTEGER;
        din31_WIDTH : INTEGER;
        din32_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        din11 : IN STD_LOGIC_VECTOR (31 downto 0);
        din12 : IN STD_LOGIC_VECTOR (31 downto 0);
        din13 : IN STD_LOGIC_VECTOR (31 downto 0);
        din14 : IN STD_LOGIC_VECTOR (31 downto 0);
        din15 : IN STD_LOGIC_VECTOR (31 downto 0);
        din16 : IN STD_LOGIC_VECTOR (31 downto 0);
        din17 : IN STD_LOGIC_VECTOR (31 downto 0);
        din18 : IN STD_LOGIC_VECTOR (31 downto 0);
        din19 : IN STD_LOGIC_VECTOR (31 downto 0);
        din20 : IN STD_LOGIC_VECTOR (31 downto 0);
        din21 : IN STD_LOGIC_VECTOR (31 downto 0);
        din22 : IN STD_LOGIC_VECTOR (31 downto 0);
        din23 : IN STD_LOGIC_VECTOR (31 downto 0);
        din24 : IN STD_LOGIC_VECTOR (31 downto 0);
        din25 : IN STD_LOGIC_VECTOR (31 downto 0);
        din26 : IN STD_LOGIC_VECTOR (31 downto 0);
        din27 : IN STD_LOGIC_VECTOR (31 downto 0);
        din28 : IN STD_LOGIC_VECTOR (31 downto 0);
        din29 : IN STD_LOGIC_VECTOR (31 downto 0);
        din30 : IN STD_LOGIC_VECTOR (31 downto 0);
        din31 : IN STD_LOGIC_VECTOR (31 downto 0);
        din32 : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component activation_accelerator_flow_control_loop_pipe_sequential_init IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_start_int : OUT STD_LOGIC;
        ap_loop_init : OUT STD_LOGIC;
        ap_ready_int : IN STD_LOGIC;
        ap_loop_exit_ready : IN STD_LOGIC;
        ap_loop_exit_done : IN STD_LOGIC;
        ap_continue_int : OUT STD_LOGIC;
        ap_done_int : IN STD_LOGIC );
    end component;



begin
    mux_325_32_1_1_U663 : component activation_accelerator_mux_325_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        din11_WIDTH => 32,
        din12_WIDTH => 32,
        din13_WIDTH => 32,
        din14_WIDTH => 32,
        din15_WIDTH => 32,
        din16_WIDTH => 32,
        din17_WIDTH => 32,
        din18_WIDTH => 32,
        din19_WIDTH => 32,
        din20_WIDTH => 32,
        din21_WIDTH => 32,
        din22_WIDTH => 32,
        din23_WIDTH => 32,
        din24_WIDTH => 32,
        din25_WIDTH => 32,
        din26_WIDTH => 32,
        din27_WIDTH => 32,
        din28_WIDTH => 32,
        din29_WIDTH => 32,
        din30_WIDTH => 32,
        din31_WIDTH => 32,
        din32_WIDTH => 5,
        dout_WIDTH => 32)
    port map (
        din0 => x_0_q0,
        din1 => x_1_q0,
        din2 => x_2_q0,
        din3 => x_3_q0,
        din4 => x_4_q0,
        din5 => x_5_q0,
        din6 => x_6_q0,
        din7 => x_7_q0,
        din8 => x_8_q0,
        din9 => x_9_q0,
        din10 => x_10_q0,
        din11 => x_11_q0,
        din12 => x_12_q0,
        din13 => x_13_q0,
        din14 => x_14_q0,
        din15 => x_15_q0,
        din16 => x_16_q0,
        din17 => x_17_q0,
        din18 => x_18_q0,
        din19 => x_19_q0,
        din20 => x_20_q0,
        din21 => x_21_q0,
        din22 => x_22_q0,
        din23 => x_23_q0,
        din24 => x_24_q0,
        din25 => x_25_q0,
        din26 => x_26_q0,
        din27 => x_27_q0,
        din28 => x_28_q0,
        din29 => x_29_q0,
        din30 => x_30_q0,
        din31 => x_31_q0,
        din32 => trunc_ln392_reg_1603,
        dout => tmp_s_fu_1303_p34);

    flow_control_loop_pipe_sequential_init_U : component activation_accelerator_flow_control_loop_pipe_sequential_init
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => ap_start,
        ap_ready => ap_ready,
        ap_done => ap_done,
        ap_start_int => ap_start_int,
        ap_loop_init => ap_loop_init,
        ap_ready_int => ap_ready_int,
        ap_loop_exit_ready => ap_condition_exit_pp0_iter0_stage0,
        ap_loop_exit_done => ap_done_int,
        ap_continue_int => ap_continue_int,
        ap_done_int => ap_done_int);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue_int = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_condition_exit_pp0_iter0_stage0)) then 
                    ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                    ap_enable_reg_pp0_iter1 <= ap_start_int;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter3_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter3 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter4_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter4 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter5_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter5 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter6_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter6 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter7_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter7 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter7 <= ap_enable_reg_pp0_iter6;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter8_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter8 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter8 <= ap_enable_reg_pp0_iter7;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter9_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter9 <= ap_const_logic_0;
            else
                if ((ap_const_boolean_0 = ap_block_pp0_stage0_subdone)) then 
                    ap_enable_reg_pp0_iter9 <= ap_enable_reg_pp0_iter8;
                end if; 
            end if;
        end if;
    end process;


    i_fu_244_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                if (((icmp_ln390_fu_1236_p2 = ap_const_lv1_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
                    i_fu_244 <= add_ln390_fu_1242_p2;
                elsif ((ap_loop_init = ap_const_logic_1)) then 
                    i_fu_244 <= ap_const_lv10_0;
                end if;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
                ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
                tmp_s_reg_1608 <= tmp_s_fu_1303_p34;
                trunc_ln392_reg_1603_pp0_iter1_reg <= trunc_ln392_reg_1603;
                    zext_ln392_reg_1407_pp0_iter1_reg(4 downto 0) <= zext_ln392_reg_1407(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_boolean_0 = ap_block_pp0_stage0_11001)) then
                ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
                ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
                ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
                ap_loop_exit_ready_pp0_iter6_reg <= ap_loop_exit_ready_pp0_iter5_reg;
                ap_loop_exit_ready_pp0_iter7_reg <= ap_loop_exit_ready_pp0_iter6_reg;
                ap_loop_exit_ready_pp0_iter8_reg <= ap_loop_exit_ready_pp0_iter7_reg;
                sub_reg_1613 <= grp_fu_433_p_dout0;
                trunc_ln392_reg_1603_pp0_iter2_reg <= trunc_ln392_reg_1603_pp0_iter1_reg;
                trunc_ln392_reg_1603_pp0_iter3_reg <= trunc_ln392_reg_1603_pp0_iter2_reg;
                trunc_ln392_reg_1603_pp0_iter4_reg <= trunc_ln392_reg_1603_pp0_iter3_reg;
                trunc_ln392_reg_1603_pp0_iter5_reg <= trunc_ln392_reg_1603_pp0_iter4_reg;
                trunc_ln392_reg_1603_pp0_iter6_reg <= trunc_ln392_reg_1603_pp0_iter5_reg;
                trunc_ln392_reg_1603_pp0_iter7_reg <= trunc_ln392_reg_1603_pp0_iter6_reg;
                trunc_ln392_reg_1603_pp0_iter8_reg <= trunc_ln392_reg_1603_pp0_iter7_reg;
                trunc_ln6_reg_1618 <= w_V_fu_1372_p1(31 downto 16);
                    zext_ln392_reg_1407_pp0_iter2_reg(4 downto 0) <= zext_ln392_reg_1407_pp0_iter1_reg(4 downto 0);
                    zext_ln392_reg_1407_pp0_iter3_reg(4 downto 0) <= zext_ln392_reg_1407_pp0_iter2_reg(4 downto 0);
                    zext_ln392_reg_1407_pp0_iter4_reg(4 downto 0) <= zext_ln392_reg_1407_pp0_iter3_reg(4 downto 0);
                    zext_ln392_reg_1407_pp0_iter5_reg(4 downto 0) <= zext_ln392_reg_1407_pp0_iter4_reg(4 downto 0);
                    zext_ln392_reg_1407_pp0_iter6_reg(4 downto 0) <= zext_ln392_reg_1407_pp0_iter5_reg(4 downto 0);
                    zext_ln392_reg_1407_pp0_iter7_reg(4 downto 0) <= zext_ln392_reg_1407_pp0_iter6_reg(4 downto 0);
                    zext_ln392_reg_1407_pp0_iter8_reg(4 downto 0) <= zext_ln392_reg_1407_pp0_iter7_reg(4 downto 0);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln390_fu_1236_p2 = ap_const_lv1_0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then
                trunc_ln392_reg_1603 <= trunc_ln392_fu_1294_p1;
                    zext_ln392_reg_1407(4 downto 0) <= zext_ln392_fu_1258_p1(4 downto 0);
            end if;
        end if;
    end process;
    zext_ln392_reg_1407(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln392_reg_1407_pp0_iter1_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln392_reg_1407_pp0_iter2_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln392_reg_1407_pp0_iter3_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln392_reg_1407_pp0_iter4_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln392_reg_1407_pp0_iter5_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln392_reg_1407_pp0_iter6_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln392_reg_1407_pp0_iter7_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";
    zext_ln392_reg_1407_pp0_iter8_reg(63 downto 5) <= "00000000000000000000000000000000000000000000000000000000000";

    ap_NS_fsm_assign_proc : process (ap_CS_fsm)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
            when others =>  
                ap_NS_fsm <= "X";
        end case;
    end process;
    add_ln390_fu_1242_p2 <= std_logic_vector(unsigned(ap_sig_allocacmp_i_3) + unsigned(ap_const_lv10_1));
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage0_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage0_iter9 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state1_pp0_stage0_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state2_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage0_iter3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage0_iter4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter5 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage0_iter6 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage0_iter7 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage0_iter8 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_condition_exit_pp0_iter0_stage0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone, icmp_ln390_fu_1236_p2)
    begin
        if (((icmp_ln390_fu_1236_p2 = ap_const_lv1_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_1;
        else 
            ap_condition_exit_pp0_iter0_stage0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_done_int_assign_proc : process(ap_block_pp0_stage0_subdone, ap_done_reg, ap_loop_exit_ready_pp0_iter8_reg)
    begin
        if (((ap_loop_exit_ready_pp0_iter8_reg = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then 
            ap_done_int <= ap_const_logic_1;
        else 
            ap_done_int <= ap_done_reg;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);
    ap_enable_reg_pp0_iter0 <= ap_start_int;

    ap_idle_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_idle_pp0, ap_start_int)
    begin
        if (((ap_start_int = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_enable_reg_pp0_iter3, ap_enable_reg_pp0_iter4, ap_enable_reg_pp0_iter5, ap_enable_reg_pp0_iter6, ap_enable_reg_pp0_iter7, ap_enable_reg_pp0_iter8, ap_enable_reg_pp0_iter9)
    begin
        if (((ap_enable_reg_pp0_iter9 = ap_const_logic_0) and (ap_enable_reg_pp0_iter8 = ap_const_logic_0) and (ap_enable_reg_pp0_iter7 = ap_const_logic_0) and (ap_enable_reg_pp0_iter6 = ap_const_logic_0) and (ap_enable_reg_pp0_iter5 = ap_const_logic_0) and (ap_enable_reg_pp0_iter4 = ap_const_logic_0) and (ap_enable_reg_pp0_iter3 = ap_const_logic_0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    ap_loop_exit_ready <= ap_condition_exit_pp0_iter0_stage0;

    ap_ready_int_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_subdone)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_subdone) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_ready_int <= ap_const_logic_1;
        else 
            ap_ready_int <= ap_const_logic_0;
        end if; 
    end process;


    ap_sig_allocacmp_i_3_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, i_fu_244, ap_loop_init)
    begin
        if (((ap_loop_init = ap_const_logic_1) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_sig_allocacmp_i_3 <= ap_const_lv10_0;
        else 
            ap_sig_allocacmp_i_3 <= i_fu_244;
        end if; 
    end process;

    grp_fu_433_p_ce <= ap_const_logic_1;
    grp_fu_433_p_din0 <= tmp_s_reg_1608;
    grp_fu_433_p_din1 <= mean;
    grp_fu_433_p_opcode <= ap_const_lv2_1(1 - 1 downto 0);
    grp_fu_517_p_ce <= ap_const_logic_1;
    grp_fu_517_p_din0 <= sub_reg_1613;
    grp_fu_517_p_din1 <= inv_std;
    icmp_ln390_fu_1236_p2 <= "1" when (ap_sig_allocacmp_i_3 = ap_const_lv10_300) else "0";
    lshr_ln3_fu_1248_p4 <= ap_sig_allocacmp_i_3(9 downto 5);
    trunc_ln392_fu_1294_p1 <= ap_sig_allocacmp_i_3(5 - 1 downto 0);
    w_V_fu_1372_p1 <= grp_fu_517_p_dout0;
    x_0_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_0_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_0_ce0 <= ap_const_logic_1;
        else 
            x_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_10_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_10_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_10_ce0 <= ap_const_logic_1;
        else 
            x_10_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_11_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_11_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_11_ce0 <= ap_const_logic_1;
        else 
            x_11_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_12_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_12_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_12_ce0 <= ap_const_logic_1;
        else 
            x_12_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_13_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_13_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_13_ce0 <= ap_const_logic_1;
        else 
            x_13_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_14_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_14_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_14_ce0 <= ap_const_logic_1;
        else 
            x_14_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_15_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_15_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_15_ce0 <= ap_const_logic_1;
        else 
            x_15_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_16_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_16_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_16_ce0 <= ap_const_logic_1;
        else 
            x_16_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_17_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_17_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_17_ce0 <= ap_const_logic_1;
        else 
            x_17_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_18_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_18_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_18_ce0 <= ap_const_logic_1;
        else 
            x_18_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_19_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_19_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_19_ce0 <= ap_const_logic_1;
        else 
            x_19_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_1_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_1_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_1_ce0 <= ap_const_logic_1;
        else 
            x_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_20_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_20_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_20_ce0 <= ap_const_logic_1;
        else 
            x_20_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_21_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_21_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_21_ce0 <= ap_const_logic_1;
        else 
            x_21_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_22_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_22_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_22_ce0 <= ap_const_logic_1;
        else 
            x_22_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_23_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_23_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_23_ce0 <= ap_const_logic_1;
        else 
            x_23_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_24_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_24_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_24_ce0 <= ap_const_logic_1;
        else 
            x_24_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_25_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_25_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_25_ce0 <= ap_const_logic_1;
        else 
            x_25_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_26_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_26_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_26_ce0 <= ap_const_logic_1;
        else 
            x_26_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_27_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_27_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_27_ce0 <= ap_const_logic_1;
        else 
            x_27_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_28_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_28_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_28_ce0 <= ap_const_logic_1;
        else 
            x_28_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_29_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_29_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_29_ce0 <= ap_const_logic_1;
        else 
            x_29_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_2_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_2_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_2_ce0 <= ap_const_logic_1;
        else 
            x_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_30_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_30_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_30_ce0 <= ap_const_logic_1;
        else 
            x_30_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_31_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_31_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_31_ce0 <= ap_const_logic_1;
        else 
            x_31_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_3_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_3_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_3_ce0 <= ap_const_logic_1;
        else 
            x_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_4_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_4_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_4_ce0 <= ap_const_logic_1;
        else 
            x_4_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_5_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_5_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_5_ce0 <= ap_const_logic_1;
        else 
            x_5_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_6_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_6_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_6_ce0 <= ap_const_logic_1;
        else 
            x_6_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_7_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_7_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_7_ce0 <= ap_const_logic_1;
        else 
            x_7_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_8_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_8_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_8_ce0 <= ap_const_logic_1;
        else 
            x_8_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    x_9_address0 <= zext_ln392_fu_1258_p1(5 - 1 downto 0);

    x_9_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            x_9_ce0 <= ap_const_logic_1;
        else 
            x_9_ce0 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_0_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_0_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_0_ce1 <= ap_const_logic_1;
        else 
            y_bf16_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_0_d1 <= trunc_ln6_reg_1618;

    y_bf16_0_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_0) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_0_we1 <= ap_const_logic_1;
        else 
            y_bf16_0_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_10_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_10_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_10_ce1 <= ap_const_logic_1;
        else 
            y_bf16_10_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_10_d1 <= trunc_ln6_reg_1618;

    y_bf16_10_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_A) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_10_we1 <= ap_const_logic_1;
        else 
            y_bf16_10_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_11_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_11_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_11_ce1 <= ap_const_logic_1;
        else 
            y_bf16_11_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_11_d1 <= trunc_ln6_reg_1618;

    y_bf16_11_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_B) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_11_we1 <= ap_const_logic_1;
        else 
            y_bf16_11_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_12_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_12_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_12_ce1 <= ap_const_logic_1;
        else 
            y_bf16_12_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_12_d1 <= trunc_ln6_reg_1618;

    y_bf16_12_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_C) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_12_we1 <= ap_const_logic_1;
        else 
            y_bf16_12_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_13_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_13_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_13_ce1 <= ap_const_logic_1;
        else 
            y_bf16_13_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_13_d1 <= trunc_ln6_reg_1618;

    y_bf16_13_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_D) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_13_we1 <= ap_const_logic_1;
        else 
            y_bf16_13_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_14_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_14_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_14_ce1 <= ap_const_logic_1;
        else 
            y_bf16_14_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_14_d1 <= trunc_ln6_reg_1618;

    y_bf16_14_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_E) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_14_we1 <= ap_const_logic_1;
        else 
            y_bf16_14_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_15_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_15_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_15_ce1 <= ap_const_logic_1;
        else 
            y_bf16_15_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_15_d1 <= trunc_ln6_reg_1618;

    y_bf16_15_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_F) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_15_we1 <= ap_const_logic_1;
        else 
            y_bf16_15_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_16_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_16_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_16_ce1 <= ap_const_logic_1;
        else 
            y_bf16_16_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_16_d1 <= trunc_ln6_reg_1618;

    y_bf16_16_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_10) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_16_we1 <= ap_const_logic_1;
        else 
            y_bf16_16_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_17_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_17_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_17_ce1 <= ap_const_logic_1;
        else 
            y_bf16_17_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_17_d1 <= trunc_ln6_reg_1618;

    y_bf16_17_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_11) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_17_we1 <= ap_const_logic_1;
        else 
            y_bf16_17_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_18_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_18_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_18_ce1 <= ap_const_logic_1;
        else 
            y_bf16_18_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_18_d1 <= trunc_ln6_reg_1618;

    y_bf16_18_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_12) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_18_we1 <= ap_const_logic_1;
        else 
            y_bf16_18_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_19_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_19_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_19_ce1 <= ap_const_logic_1;
        else 
            y_bf16_19_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_19_d1 <= trunc_ln6_reg_1618;

    y_bf16_19_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_13) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_19_we1 <= ap_const_logic_1;
        else 
            y_bf16_19_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_1_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_1_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_1_ce1 <= ap_const_logic_1;
        else 
            y_bf16_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_1_d1 <= trunc_ln6_reg_1618;

    y_bf16_1_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_1) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_1_we1 <= ap_const_logic_1;
        else 
            y_bf16_1_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_20_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_20_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_20_ce1 <= ap_const_logic_1;
        else 
            y_bf16_20_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_20_d1 <= trunc_ln6_reg_1618;

    y_bf16_20_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_14) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_20_we1 <= ap_const_logic_1;
        else 
            y_bf16_20_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_21_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_21_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_21_ce1 <= ap_const_logic_1;
        else 
            y_bf16_21_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_21_d1 <= trunc_ln6_reg_1618;

    y_bf16_21_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_15) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_21_we1 <= ap_const_logic_1;
        else 
            y_bf16_21_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_22_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_22_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_22_ce1 <= ap_const_logic_1;
        else 
            y_bf16_22_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_22_d1 <= trunc_ln6_reg_1618;

    y_bf16_22_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_16) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_22_we1 <= ap_const_logic_1;
        else 
            y_bf16_22_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_23_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_23_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_23_ce1 <= ap_const_logic_1;
        else 
            y_bf16_23_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_23_d1 <= trunc_ln6_reg_1618;

    y_bf16_23_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_17) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_23_we1 <= ap_const_logic_1;
        else 
            y_bf16_23_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_24_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_24_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_24_ce1 <= ap_const_logic_1;
        else 
            y_bf16_24_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_24_d1 <= trunc_ln6_reg_1618;

    y_bf16_24_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_18) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_24_we1 <= ap_const_logic_1;
        else 
            y_bf16_24_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_25_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_25_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_25_ce1 <= ap_const_logic_1;
        else 
            y_bf16_25_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_25_d1 <= trunc_ln6_reg_1618;

    y_bf16_25_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_19) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_25_we1 <= ap_const_logic_1;
        else 
            y_bf16_25_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_26_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_26_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_26_ce1 <= ap_const_logic_1;
        else 
            y_bf16_26_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_26_d1 <= trunc_ln6_reg_1618;

    y_bf16_26_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_1A) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_26_we1 <= ap_const_logic_1;
        else 
            y_bf16_26_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_27_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_27_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_27_ce1 <= ap_const_logic_1;
        else 
            y_bf16_27_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_27_d1 <= trunc_ln6_reg_1618;

    y_bf16_27_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_1B) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_27_we1 <= ap_const_logic_1;
        else 
            y_bf16_27_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_28_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_28_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_28_ce1 <= ap_const_logic_1;
        else 
            y_bf16_28_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_28_d1 <= trunc_ln6_reg_1618;

    y_bf16_28_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_1C) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_28_we1 <= ap_const_logic_1;
        else 
            y_bf16_28_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_29_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_29_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_29_ce1 <= ap_const_logic_1;
        else 
            y_bf16_29_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_29_d1 <= trunc_ln6_reg_1618;

    y_bf16_29_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_1D) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_29_we1 <= ap_const_logic_1;
        else 
            y_bf16_29_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_2_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_2_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_2_ce1 <= ap_const_logic_1;
        else 
            y_bf16_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_2_d1 <= trunc_ln6_reg_1618;

    y_bf16_2_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_2) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_2_we1 <= ap_const_logic_1;
        else 
            y_bf16_2_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_30_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_30_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_30_ce1 <= ap_const_logic_1;
        else 
            y_bf16_30_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_30_d1 <= trunc_ln6_reg_1618;

    y_bf16_30_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_1E) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_30_we1 <= ap_const_logic_1;
        else 
            y_bf16_30_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_31_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_31_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_31_ce1 <= ap_const_logic_1;
        else 
            y_bf16_31_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_31_d1 <= trunc_ln6_reg_1618;

    y_bf16_31_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_1F) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_31_we1 <= ap_const_logic_1;
        else 
            y_bf16_31_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_3_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_3_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_3_ce1 <= ap_const_logic_1;
        else 
            y_bf16_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_3_d1 <= trunc_ln6_reg_1618;

    y_bf16_3_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_3) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_3_we1 <= ap_const_logic_1;
        else 
            y_bf16_3_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_4_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_4_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_4_ce1 <= ap_const_logic_1;
        else 
            y_bf16_4_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_4_d1 <= trunc_ln6_reg_1618;

    y_bf16_4_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_4) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_4_we1 <= ap_const_logic_1;
        else 
            y_bf16_4_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_5_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_5_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_5_ce1 <= ap_const_logic_1;
        else 
            y_bf16_5_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_5_d1 <= trunc_ln6_reg_1618;

    y_bf16_5_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_5) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_5_we1 <= ap_const_logic_1;
        else 
            y_bf16_5_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_6_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_6_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_6_ce1 <= ap_const_logic_1;
        else 
            y_bf16_6_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_6_d1 <= trunc_ln6_reg_1618;

    y_bf16_6_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_6) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_6_we1 <= ap_const_logic_1;
        else 
            y_bf16_6_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_7_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_7_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_7_ce1 <= ap_const_logic_1;
        else 
            y_bf16_7_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_7_d1 <= trunc_ln6_reg_1618;

    y_bf16_7_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_7) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_7_we1 <= ap_const_logic_1;
        else 
            y_bf16_7_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_8_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_8_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_8_ce1 <= ap_const_logic_1;
        else 
            y_bf16_8_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_8_d1 <= trunc_ln6_reg_1618;

    y_bf16_8_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_8) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_8_we1 <= ap_const_logic_1;
        else 
            y_bf16_8_we1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_9_address1 <= zext_ln392_reg_1407_pp0_iter8_reg(5 - 1 downto 0);

    y_bf16_9_ce1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_9_ce1 <= ap_const_logic_1;
        else 
            y_bf16_9_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    y_bf16_9_d1 <= trunc_ln6_reg_1618;

    y_bf16_9_we1_assign_proc : process(ap_enable_reg_pp0_iter9, ap_block_pp0_stage0_11001, trunc_ln392_reg_1603_pp0_iter8_reg)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (trunc_ln392_reg_1603_pp0_iter8_reg = ap_const_lv5_9) and (ap_enable_reg_pp0_iter9 = ap_const_logic_1))) then 
            y_bf16_9_we1 <= ap_const_logic_1;
        else 
            y_bf16_9_we1 <= ap_const_logic_0;
        end if; 
    end process;

    zext_ln392_fu_1258_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(lshr_ln3_fu_1248_p4),64));
end behav;
