# NXP lpc55s6x PFR CMPA configuration
description: # The PFR CMPA configuration description.
  device: lpc55s6x # The NXP device name.
  revision: 1b # The NXP device revision.
  type: CMPA # The PFR type (CMPA, CFPA).
  version: 1.3.5 # The SPSDK tool version.
  author: NXP # The author of the configuration.
  release: alpha # The SPSDK release.
settings: # The PFR CMPA registers configuration.
  BOOT_CFG: # BOOT_CFG.
    bitfields: # The register bitfields
      BOOT_SPEED: BOOT_CFG_BOOT_SPEED_FRO_96MHZ # Width: 2b[0-3], Description: Core clock:
      # - BOOT_CFG_BOOT_SPEED_SYSTEM_SPEED_CODE, (0): Defined by NMPA.SYSTEM_SPEED_CODE
      # - BOOT_CFG_BOOT_SPEED_FRO_96MHZ, (1): 96MHz FRO
      # - BOOT_CFG_BOOT_SPEED_FRO_48MHZ, (2): 48MHz FRO
  CC_SOCU_PIN: # CC_SOCU_PIN.
    bitfields: # The register bitfields
      NIDEN: CC_SOCU_PIN_NIDEN_DISABLE # Width: 1b[0-1], Description: Non Secure non-invasive debug enable
      # - CC_SOCU_PIN_NIDEN_ENABLE, (0): Use DAP to enable
      # - CC_SOCU_PIN_NIDEN_DISABLE, (1): Fixed state
      DBGEN: CC_SOCU_PIN_DBGEN_DISABLE # Width: 1b[0-1], Description: Non Secure debug enable
      # - CC_SOCU_PIN_DBGEN_ENABLE, (0): Use DAP to enable
      # - CC_SOCU_PIN_DBGEN_DISABLE, (1): Fixed state
      SPNIDEN: CC_SOCU_PIN_SPNIDEN_DISABLE # Width: 1b[0-1], Description: Secure non-invasive debug enable
      # - CC_SOCU_PIN_SPNIDEN_ENABLE, (0): Use DAP to enable
      # - CC_SOCU_PIN_SPNIDEN_DISABLE, (1): Fixed state
      SPIDEN: CC_SOCU_PIN_SPIDEN_DISABLE # Width: 1b[0-1], Description: Secure invasive debug enable
      # - CC_SOCU_PIN_SPIDEN_ENABLE, (0): Use DAP to enable
      # - CC_SOCU_PIN_SPIDEN_DISABLE, (1): Fixed state
      TAPEN: CC_SOCU_PIN_TAPEN_DISABLE # Width: 1b[0-1], Description: JTAG TAP enable
      # - CC_SOCU_PIN_TAPEN_ENABLE, (0): Use DAP to enable
      # - CC_SOCU_PIN_TAPEN_DISABLE, (1): Fixed state
      MCM33_DBGEN: CC_SOCU_PIN_MCM33_DBGEN_DISABLE # Width: 1b[0-1], Description: CPU1 (Micro cortex M33) invasive debug enable
      # - CC_SOCU_PIN_MCM33_DBGEN_ENABLE, (0): Use DAP to enable
      # - CC_SOCU_PIN_MCM33_DBGEN_DISABLE, (1): Fixed state
      ISP_CMD_EN: CC_SOCU_PIN_ISP_CMD_EN_DISABLE # Width: 1b[0-1], Description: ISP Boot Command enable
      # - CC_SOCU_PIN_ISP_CMD_EN_ENABLE, (0): Use DAP to enable
      # - CC_SOCU_PIN_ISP_CMD_EN_DISABLE, (1): Fixed state
      FA_ME_CMD_EN: CC_SOCU_PIN_FA_ME_CMD_EN_DISABLE # Width: 1b[0-1], Description: Fault Analysis/Mass Erase Command enable
      # - CC_SOCU_PIN_FA_ME_CMD_EN_ENABLE, (0): Use DAP to enable
      # - CC_SOCU_PIN_FA_ME_CMD_EN_DISABLE, (1): Fixed state
      MCM33_NIDEN: CC_SOCU_PIN_MCM33_NIDEN_DISABLE # Width: 1b[0-1], Description: CPU1 (Micro cortex M33) non-invasive debug enable
      # - CC_SOCU_PIN_MCM33_NIDEN_ENABLE, (0): Use DAP to enable
      # - CC_SOCU_PIN_MCM33_NIDEN_DISABLE, (1): Fixed state
  CC_SOCU_DFLT: # CC_SOCU_DFLT.
    bitfields: # The register bitfields
      NIDEN: CC_SOCU_DFLT_NIDEN_ENABLE # Width: 1b[0-1], Description: Non Secure non-invasive debug fixed state
      # - CC_SOCU_DFLT_NIDEN_DISABLE, (0): Disable
      # - CC_SOCU_DFLT_NIDEN_ENABLE, (1): Enable
      DBGEN: CC_SOCU_DFLT_DBGEN_ENABLE # Width: 1b[0-1], Description: Non Secure debug fixed state
      # - CC_SOCU_DFLT_DBGEN_DISABLE, (0): Disable
      # - CC_SOCU_DFLT_DBGEN_ENABLE, (1): Enable
      SPNIDEN: CC_SOCU_DFLT_SPNIDEN_ENABLE # Width: 1b[0-1], Description: Secure non-invasive debug fixed state
      # - CC_SOCU_DFLT_SPNIDEN_DISABLE, (0): Disable
      # - CC_SOCU_DFLT_SPNIDEN_ENABLE, (1): Enable
      SPIDEN: CC_SOCU_DFLT_SPIDEN_ENABLE # Width: 1b[0-1], Description: Secure invasive debug fixed state
      # - CC_SOCU_DFLT_SPIDEN_DISABLE, (0): Disable
      # - CC_SOCU_DFLT_SPIDEN_ENABLE, (1): Enable
      MCM33_DBGEN: CC_SOCU_DFLT_MCM33_DBGEN_ENABLE # Width: 1b[0-1], Description: CPU1 (Micro cortex M33) invasive debug fixed state
      # - CC_SOCU_DFLT_MCM33_DBGEN_DISABLE, (0): Disable
      # - CC_SOCU_DFLT_MCM33_DBGEN_ENABLE, (1): Enable
      MCM33_NIDEN: CC_SOCU_DFLT_MCM33_NIDEN_ENABLE # Width: 1b[0-1], Description: CPU1 (Micro cortex M33) non-invasive debug fixed state
      # - CC_SOCU_DFLT_MCM33_NIDEN_DISABLE, (0): Disable
      # - CC_SOCU_DFLT_MCM33_NIDEN_ENABLE, (1): Enable
  SECURE_BOOT_CFG: # Secure boot configuration flags.
    bitfields: # The register bitfields
      SKIP_DICE: SECURE_BOOT_CFG_SKIP_DICE_DISABLE_0 # Width: 2b[0-3], Description: Skip DICE computation
      # - SECURE_BOOT_CFG_SKIP_DICE_ENABLE, (0): Enable DICE
      # - SECURE_BOOT_CFG_SKIP_DICE_DISABLE_1, (1): Disable DICE
      # - SECURE_BOOT_CFG_SKIP_DICE_DISABLE_2, (2): Disable DICE
      # - SECURE_BOOT_CFG_SKIP_DICE_DISABLE_3, (3): Disable DICE
      SEC_BOOT_EN: SECURE_BOOT_CFG_SEC_BOOT_EN_ENABLE_0 # Width: 2b[0-3], Description: Secure boot enable
      # - SECURE_BOOT_CFG_SEC_BOOT_EN_DISABLE, (0): Plain image (internal flash with or without CRC)
      # - SECURE_BOOT_CFG_SEC_BOOT_EN_ENABLE_1, (1): Boot signed images. (internal flash, RSA signed)
      # - SECURE_BOOT_CFG_SEC_BOOT_EN_ENABLE_2, (2): Boot signed images. (internal flash, RSA signed)
      # - SECURE_BOOT_CFG_SEC_BOOT_EN_ENABLE_3, (3): Boot signed images. (internal flash, RSA signed)
  ROTKH: # ROTKH field is compounded by 8 32-bit fields and contains Root key table hash
    value: 04355cea4777d09d7674ad2c8e47dd38a05c434e5662fc47b83a0b2b50d22a3c # The value width: 256b
