{"vcs1":{"timestamp_begin":1737975527.216337627, "rt":0.25, "ut":0.11, "st":0.10}}
{"vcselab":{"timestamp_begin":1737975527.547808225, "rt":0.25, "ut":0.15, "st":0.09}}
{"link":{"timestamp_begin":1737975527.852964559, "rt":0.15, "ut":0.07, "st":0.08}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1737975526.990278279}
{"VCS_COMP_START_TIME": 1737975526.990278279}
{"VCS_COMP_END_TIME": 1737975528.073658633}
{"VCS_USER_OPTIONS": "-sverilog top.sv -o sim_mem"}
{"vcs1": {"peak_mem": 265412}}
{"vcselab": {"peak_mem": 150352}}
