{
    "DESIGN_NAME": "ascon",
    "FP_PDN_MULTILAYER": false,
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 25,
    "VERILOG_FILES": 
        ["/home/hieu/ASCON_AEAD/Final-year-Project/Module_code/add_const.v",
        "/home/hieu/ASCON_AEAD/Final-year-Project/Module_code/ascon.v",
	"/home/hieu/ASCON_AEAD/Final-year-Project/Module_code/decryption.v",
	"/home/hieu/ASCON_AEAD/Final-year-Project/Module_code/encryption.v",
	"/home/hieu/ASCON_AEAD/Final-year-Project/Module_code/linear_diffuse.v",
	"/home/hieu/ASCON_AEAD/Final-year-Project/Module_code/permutation.v",
	"/home/hieu/ASCON_AEAD/Final-year-Project/Module_code/process.v",
	"/home/hieu/ASCON_AEAD/Final-year-Project/Module_code/round_ctr.v",
	"/home/hieu/ASCON_AEAD/Final-year-Project/Module_code/substituition.v"
    ],
    "FP_CORE_UTIL": 40,
    "GRT_ANTENNA_ITERS": 10,
    "GRT_ANTENNA_MARGIN": 20,
    "RUN_HEURISTIC_DIODE_INSERTION": true,
    "HEURISTIC_ANTENNA_THRESHOLD": 200,
    "DESIGN_REPAIR_MAX_WIRE_LENGTH": 800,
    "DEFAULT_CORNER": "max_ss_100C_1v60",
    "RUN_POST_GRT_DESIGN_REPAIR": true,
    "PL_WIRE_LENGTH_COEF": 0.05,
    "MAX_TRANSITION_CONSTRAINT": 1.5,
    "DESIGN_REPAIR_MAX_SLEW_PCT": 40,
    "DESIGN_REPAIR_MAX_CAP_PCT": 40,
    "SYNTH_STRATEGY": "AREA 3",
    "PNR_SDC_FILE": "dir::pnr.sdc",
    "SIGNOFF_SDC_FILE": "dir::signoff.sdc"
}
