# set the working dir, where all compiled verilog goes
vlib work

# compile all verilog modules in mux.v to working dir
# could also have multiple verilog files
vlog Divider.v

#load simulation using mux as the top level simulation module
vsim datapath

#log all signals and add some signals to waveform window
log {/*}
# add wave {/*} would add all items in top level simulation module
add wave {/*}

# 
force {clk} 0 0ns, 1 1ns -r 2ns
force {Reg_A} 01010
force {Divisor} 00011
force {Divident} 0111
force {shift_L} 1

run 20ns


