Vaughn Betz , Jonathan Rose, VPR: A new packing, placement and routing tool for FPGA research, Proceedings of the 7th International Workshop on Field-Programmable Logic and Applications, p.213-222, September 01-03, 1997
Jason Cong , Yuzheng Ding, Combinational logic synthesis for LUT based field programmable gate arrays, ACM Transactions on Design Automation of Electronic Systems (TODAES), v.1 n.2, p.145-204, April 1996[doi>10.1145/233539.233540]
Cong, J. and Ding, Y. 1994. FlowMap: An optimal technology mapping algorithm for delay optimization in lookup-table-based FPGA designs. IEEE Trans. Comput.-Aid. Des. 13, 1--12.
Cui, Y., Zhong, Z., Wang, D., Wang, W. U., and Lieber, C. M. 2003. High performance silicon nanowire field effect transistors. Nano Lett. 3, 149--152.
DeHon, A. 2006. 3D nanowire-based programmable logic. In Proceedings of the International Conference on Nano-Networks. 1--5.
I. Ghosh , A. Raghunathan , N. K. Jha, Hierarchical test generation and design for testability methods for ASPPs and ASIPs, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.18 n.3, p.357-370, November 2006[doi>10.1109/43.748165]
Seth Copen Goldstein , Mihai Budiu, NanoFabrics: spatial computing using molecular electronics, Proceedings of the 28th annual international symposium on Computer architecture, p.178-191, June 30-July 04, 2001, GÃ¶teborg, Sweden[doi>10.1145/379240.379262]
ITC. 1999. ITC'90 benchmarks. http://www.eerc.utexas.edu/itc99-benchnmarks/bench.html.
ITRS. 2007. International Technology Roadmap for Semiconductors. http://public.itrs.net.
Javey, A., Guo, J., Farmer, F. B., Wang, Q., and Wang, D. 2004. Carbon nanotube field-effect transistors with integrated ohmic contacts and high-k gate dielectrics. Nano Lett. 4, 447--450.
Lai, S. 2003. Current status of the phase change memory and its future. In Proceedings of the International Electronic Devices Meeting. 10.1.1--10.1.4.
L. Lingappan , S. Ravi , N. K. Jha, Satisfiability-based test generation for nonseparable RTL controller-datapath circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.25 n.3, p.544-557, November 2006[doi>10.1109/TCAD.2005.853700]
Lisanke, R. 1988. Logic synthesis and optimization benchmarks. Tech. rep., Microelectronics Center of North Carolina.
Luo, Y. 2002. Two-dimensional molecular electronics circuits. Phys. Chem. 3, 519--525.
Alexander Marquardt , Vaughn Betz , Jonathan Rose, Timing-driven placement for FPGAs, Proceedings of the 2000 ACM/SIGDA eighth international symposium on Field programmable gate arrays, p.203-213, February 10-11, 2000, Monterey, California, USA[doi>10.1145/329166.329208]
Alexander (Sandy) Marquardt , Vaughn Betz , Jonathan Rose, Using cluster-based logic blocks and timing-driven packing to improve FPGA speed and density, Proceedings of the 1999 ACM/SIGDA seventh international symposium on Field programmable gate arrays, p.37-46, February 21-23, 1999, Monterey, California, USA[doi>10.1145/296399.296426]
Anish Muttreja , Srivaths Ravi , Niraj K. Jha, Variability-Tolerant Register-Transfer Level Synthesis, Proceedings of the 21st International Conference on VLSI Design, p.621-628, January 04-08, 2008[doi>10.1109/VLSI.2008.114]
Nantero. 2008. Nantero. http://www.nantero.com.
Paulin, P. G. and Knight, J. P. 1989. Force-directed scheduling for the behavioral synthesis of ASIC's. IEEE Trans. Comput.-Aid. Des. 8, 661--679.
Reza M. P. Rad , Mohammad Tehranipoor, A new hybrid FPGA with nanoscale clusters and CMOS routing, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147094]
Snider, G., Kuekes, P., and Williams, R. S. 2004. CMOS-like logic in defective, nanoscale crossbars. Nanotech. 15, 881--891.
Strukov, D. B. and Likharev, K. K. 2005. CMOL FPGA: A reconfigurable architecture for hybrid digital circuits with two-terminal nanodevices. Nanotech. 16, 888--900.
Synopsys. 2009. Synopsys. http://www.synopsys.com.
Tehrani, S., Slaughter, J. M., Deherrera, M., Engel, B. N., and Rizzo, N. D. 2003. Magnetoresistive random access memory using magnetic tunnel junctions. Proc. IEEE 91, 703--714.
Wei Zhang , Niraj K. Jha, ALLCN: An Automatic Logic-to-Layout Tool for Carbon Nanotube Based Nanotechnology, Proceedings of the 2005 International Conference on Computer Design, p.281-288, October 02-05, 2005[doi>10.1109/ICCD.2005.21]
Wei Zhang , Li Shang , Niraj K. Jha, NanoMap: an integrated design optimization flow for a hybrid nanotube/CMOS dynamically reconfigurable architecture, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278558]
Lin Zhong , N. K. Jha, Interconnect-aware low-power high-level synthesis, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.3, p.336-351, November 2006[doi>10.1109/TCAD.2004.842820]
