// Seed: 3492136603
module module_0;
  initial begin : LABEL_0
    begin : LABEL_0
      id_1 <= 1;
    end
  end
  localparam id_2 = -1;
  assign module_2.id_24 = 0;
  wire id_3, id_4 = id_4, id_5;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  logic [7:0] id_5;
  timeunit 1ps;
  module_0 modCall_1 ();
  integer id_6 = 'b0;
  wire id_7;
  wire id_8 = id_5[1][1'b0];
endmodule
module module_2 (
    input tri0 id_0,
    input uwire id_1,
    input tri id_2,
    input wand id_3,
    output wire id_4,
    input wor id_5,
    input tri0 id_6,
    output supply1 id_7,
    input tri0 id_8,
    input wor id_9,
    output supply1 id_10,
    input tri id_11,
    output supply1 id_12,
    input supply0 id_13,
    output wor id_14,
    input wire id_15,
    input supply0 id_16,
    input wor id_17,
    output wand id_18,
    input tri1 id_19,
    input uwire id_20,
    input tri id_21,
    input tri0 id_22,
    input tri id_23,
    output wire id_24,
    output tri0 id_25,
    input tri1 id_26
);
  task id_28;
  endtask
  wire id_29;
  module_0 modCall_1 ();
endmodule
