sorted 0
sorted 0
sorted 0
sorted 0
sorted 0
0.764722
instruction cache misses l2

  l2 cache instruction misses                                  205000

