.\"  -*- nroff -*-
.\"  $Id: xviv_sim_vhdl_cleanup.1 1188 2019-07-13 14:31:51Z mueller $
.\" SPDX-License-Identifier: GPL-3.0-or-later
.\" Copyright 2016- by Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
.\" 
.\" ------------------------------------------------------------------
.TH XVIV_SIM_VHDL_CLEANUP 1 2016-06-05 "Retro Project" "Retro Project Manual"
.\" ------------------------------------------------------------------
.SH NAME
xviv_sim_vhdl_cleanup \- cleanup Vivado generated vhdl for ghdl
.\" ------------------------------------------------------------------
.SH SYNOPSIS
.
.SY xviv_sim_vhdl_cleanup
.I file
.YS
.
.\" ------------------------------------------------------------------
.SH DESCRIPTION
.\" ----------------------------------------------
The Vivado \fIwrite_vhdl\fP command generates code which violates a vhdl 
language rule. 
Attributes of port signals are declared in the architecture, but should be in
the entiry declaration. xsim and other simulators accept this, but 
\fBghdl\fP(1) doesn't. This script simply filters out lines like
.EX
   attribute .... RTL_KEEP
.EE
Since attributes are ignored by \fBghdl\fP(1) anyway this avoids the
problem without any other side effects.
.
.\" ------------------------------------------------------------------
.SH "SEE ALSO"
.BR ghdl (1)
.
.\" ------------------------------------------------------------------
.SH AUTHOR
Walter F.J. Mueller <W.F.J.Mueller@gsi.de>
