verilog xil_defaultlib --include "../../../../AXI_4_Lite_Slave.srcs/sources_1/bd/Zynq_Design/ipshared/ec67/hdl" --include "../../../../AXI_4_Lite_Slave.srcs/sources_1/bd/Zynq_Design/ipshared/8c62/hdl" --include "../../../../AXI_4_Lite_Slave.srcs/sources_1/bd/Zynq_Design/ip/Zynq_Design_processing_system7_0_0" \
"../../../bd/Zynq_Design/ip/Zynq_Design_processing_system7_0_0/sim/Zynq_Design_processing_system7_0_0.v" \
"../../../bd/Zynq_Design/ip/Zynq_Design_xlslice_0_0/sim/Zynq_Design_xlslice_0_0.v" \
"../../../bd/Zynq_Design/ip/Zynq_Design_UART_V1_9_0_0/src/TOP_BD_fifo_generator_0_0/sim/TOP_BD_fifo_generator_0_0.v" \
"../../../bd/Zynq_Design/ip/Zynq_Design_UART_V1_9_0_0/src/TOP_BD_fifo_generator_0_1/sim/TOP_BD_fifo_generator_0_1.v" \
"../../../bd/Zynq_Design/ip/Zynq_Design_xlslice_0_1/sim/Zynq_Design_xlslice_0_1.v" \
"../../../bd/Zynq_Design/ip/Zynq_Design_xlslice_0_2/sim/Zynq_Design_xlslice_0_2.v" \
"../../../bd/Zynq_Design/ip/Zynq_Design_xlslice_1_0/sim/Zynq_Design_xlslice_1_0.v" \
"../../../bd/Zynq_Design/ip/Zynq_Design_xlslice_2_0/sim/Zynq_Design_xlslice_2_0.v" \
"../../../bd/Zynq_Design/ip/Zynq_Design_system_ila_0_0/bd_0/ip/ip_1/bd_8632_g_inst_0_gigantic_mux.v" \
"../../../bd/Zynq_Design/ip/Zynq_Design_system_ila_0_0/bd_0/ip/ip_1/sim/bd_8632_g_inst_0.v" \
"../../../bd/Zynq_Design/ip/Zynq_Design_system_ila_0_0/bd_0/ip/ip_2/sim/bd_8632_slot_0_aw_0.v" \
"../../../bd/Zynq_Design/ip/Zynq_Design_system_ila_0_0/bd_0/ip/ip_3/sim/bd_8632_slot_0_w_0.v" \
"../../../bd/Zynq_Design/ip/Zynq_Design_system_ila_0_0/bd_0/ip/ip_4/sim/bd_8632_slot_0_b_0.v" \
"../../../bd/Zynq_Design/ip/Zynq_Design_system_ila_0_0/bd_0/ip/ip_5/sim/bd_8632_slot_0_ar_0.v" \
"../../../bd/Zynq_Design/ip/Zynq_Design_system_ila_0_0/bd_0/ip/ip_6/sim/bd_8632_slot_0_r_0.v" \
"../../../bd/Zynq_Design/ip/Zynq_Design_xlconcat_0_0/sim/Zynq_Design_xlconcat_0_0.v" \
"../../../bd/Zynq_Design/ip/Zynq_Design_xlslice_0_3/sim/Zynq_Design_xlslice_0_3.v" \
"../../../bd/Zynq_Design/ip/Zynq_Design_xlslice_0_4/sim/Zynq_Design_xlslice_0_4.v" \
"../../../bd/Zynq_Design/ip/Zynq_Design_xbar_0/sim/Zynq_Design_xbar_0.v" \
"../../../bd/Zynq_Design/ip/Zynq_Design_fifo_generator_0_0/sim/Zynq_Design_fifo_generator_0_0.v" \
"../../../bd/Zynq_Design/ip/Zynq_Design_xlslice_0_5/sim/Zynq_Design_xlslice_0_5.v" \
"../../../bd/Zynq_Design/ip/Zynq_Design_xlconcat_0_1/sim/Zynq_Design_xlconcat_0_1.v" \
"../../../bd/Zynq_Design/ip/Zynq_Design_xlslice_0_6/sim/Zynq_Design_xlslice_0_6.v" \
"../../../bd/Zynq_Design/ip/Zynq_Design_xlslice_1_1/sim/Zynq_Design_xlslice_1_1.v" \
"../../../bd/Zynq_Design/ip/Zynq_Design_auto_pc_0/sim/Zynq_Design_auto_pc_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
