INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steve/Desktop/MyCPU/MyCPU.srcs/sources_1/new/clock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steve/Desktop/MyCPU/MyCPU.srcs/sim_1/new/simclock.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simclock
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/steve/Desktop/MyCPU/MyCPU.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
