// Seed: 364648848
module module_0 (
    output supply1 id_0,
    input wire id_1,
    input uwire id_2,
    output supply1 id_3,
    output supply0 id_4
);
  logic id_6;
  wire  id_7;
  ;
  assign id_6 = id_7;
  assign module_1.id_16 = 0;
  wire id_8;
endmodule
module module_1 (
    input supply0 id_0,
    input tri id_1,
    input uwire id_2,
    input uwire id_3,
    input uwire id_4,
    input wor id_5,
    input wor id_6,
    input tri id_7,
    input supply1 id_8,
    input wire id_9,
    input wire id_10,
    input tri1 id_11,
    output supply1 id_12,
    output tri1 id_13,
    output logic id_14,
    input tri id_15,
    output wand id_16,
    output uwire id_17,
    input uwire id_18
);
  assign id_12 = 1 - id_4;
  always @(posedge 1) id_14 = id_8 - -1'b0;
  module_0 modCall_1 (
      id_17,
      id_10,
      id_6,
      id_17,
      id_17
  );
endmodule
