
LAB_Control_3.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000608c  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000218  08006228  08006228  00016228  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006440  08006440  00020018  2**0
                  CONTENTS
  4 .ARM          00000008  08006440  08006440  00016440  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006448  08006448  00020018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006448  08006448  00016448  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800644c  0800644c  0001644c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000018  20000000  08006450  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000400  20000018  08006468  00020018  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000418  08006468  00020418  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020018  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000d265  00000000  00000000  00020048  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001a1f  00000000  00000000  0002d2ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000bf8  00000000  00000000  0002ecd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000b70  00000000  00000000  0002f8c8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016359  00000000  00000000  00030438  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000cc2c  00000000  00000000  00046791  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008e570  00000000  00000000  000533bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000e192d  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003744  00000000  00000000  000e1980  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000018 	.word	0x20000018
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800620c 	.word	0x0800620c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000001c 	.word	0x2000001c
 80001d4:	0800620c 	.word	0x0800620c

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	3c01      	subs	r4, #1
 8000314:	bf28      	it	cs
 8000316:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 800031a:	d2e9      	bcs.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_d2iz>:
 8000a84:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a88:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a8c:	d215      	bcs.n	8000aba <__aeabi_d2iz+0x36>
 8000a8e:	d511      	bpl.n	8000ab4 <__aeabi_d2iz+0x30>
 8000a90:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a98:	d912      	bls.n	8000ac0 <__aeabi_d2iz+0x3c>
 8000a9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aa6:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000aaa:	fa23 f002 	lsr.w	r0, r3, r2
 8000aae:	bf18      	it	ne
 8000ab0:	4240      	negne	r0, r0
 8000ab2:	4770      	bx	lr
 8000ab4:	f04f 0000 	mov.w	r0, #0
 8000ab8:	4770      	bx	lr
 8000aba:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000abe:	d105      	bne.n	8000acc <__aeabi_d2iz+0x48>
 8000ac0:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ac4:	bf08      	it	eq
 8000ac6:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000aca:	4770      	bx	lr
 8000acc:	f04f 0000 	mov.w	r0, #0
 8000ad0:	4770      	bx	lr
 8000ad2:	bf00      	nop

08000ad4 <__aeabi_d2f>:
 8000ad4:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000ad8:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000adc:	bf24      	itt	cs
 8000ade:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000ae2:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000ae6:	d90d      	bls.n	8000b04 <__aeabi_d2f+0x30>
 8000ae8:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000aec:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000af0:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000af4:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000af8:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000afc:	bf08      	it	eq
 8000afe:	f020 0001 	biceq.w	r0, r0, #1
 8000b02:	4770      	bx	lr
 8000b04:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000b08:	d121      	bne.n	8000b4e <__aeabi_d2f+0x7a>
 8000b0a:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000b0e:	bfbc      	itt	lt
 8000b10:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000b14:	4770      	bxlt	lr
 8000b16:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000b1a:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000b1e:	f1c2 0218 	rsb	r2, r2, #24
 8000b22:	f1c2 0c20 	rsb	ip, r2, #32
 8000b26:	fa10 f30c 	lsls.w	r3, r0, ip
 8000b2a:	fa20 f002 	lsr.w	r0, r0, r2
 8000b2e:	bf18      	it	ne
 8000b30:	f040 0001 	orrne.w	r0, r0, #1
 8000b34:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b38:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000b3c:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000b40:	ea40 000c 	orr.w	r0, r0, ip
 8000b44:	fa23 f302 	lsr.w	r3, r3, r2
 8000b48:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b4c:	e7cc      	b.n	8000ae8 <__aeabi_d2f+0x14>
 8000b4e:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b52:	d107      	bne.n	8000b64 <__aeabi_d2f+0x90>
 8000b54:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b58:	bf1e      	ittt	ne
 8000b5a:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000b5e:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000b62:	4770      	bxne	lr
 8000b64:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000b68:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000b6c:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000b70:	4770      	bx	lr
 8000b72:	bf00      	nop

08000b74 <__aeabi_uldivmod>:
 8000b74:	b953      	cbnz	r3, 8000b8c <__aeabi_uldivmod+0x18>
 8000b76:	b94a      	cbnz	r2, 8000b8c <__aeabi_uldivmod+0x18>
 8000b78:	2900      	cmp	r1, #0
 8000b7a:	bf08      	it	eq
 8000b7c:	2800      	cmpeq	r0, #0
 8000b7e:	bf1c      	itt	ne
 8000b80:	f04f 31ff 	movne.w	r1, #4294967295
 8000b84:	f04f 30ff 	movne.w	r0, #4294967295
 8000b88:	f000 b974 	b.w	8000e74 <__aeabi_idiv0>
 8000b8c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000b90:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000b94:	f000 f806 	bl	8000ba4 <__udivmoddi4>
 8000b98:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000b9c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000ba0:	b004      	add	sp, #16
 8000ba2:	4770      	bx	lr

08000ba4 <__udivmoddi4>:
 8000ba4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000ba8:	9d08      	ldr	r5, [sp, #32]
 8000baa:	4604      	mov	r4, r0
 8000bac:	468e      	mov	lr, r1
 8000bae:	2b00      	cmp	r3, #0
 8000bb0:	d14d      	bne.n	8000c4e <__udivmoddi4+0xaa>
 8000bb2:	428a      	cmp	r2, r1
 8000bb4:	4694      	mov	ip, r2
 8000bb6:	d969      	bls.n	8000c8c <__udivmoddi4+0xe8>
 8000bb8:	fab2 f282 	clz	r2, r2
 8000bbc:	b152      	cbz	r2, 8000bd4 <__udivmoddi4+0x30>
 8000bbe:	fa01 f302 	lsl.w	r3, r1, r2
 8000bc2:	f1c2 0120 	rsb	r1, r2, #32
 8000bc6:	fa20 f101 	lsr.w	r1, r0, r1
 8000bca:	fa0c fc02 	lsl.w	ip, ip, r2
 8000bce:	ea41 0e03 	orr.w	lr, r1, r3
 8000bd2:	4094      	lsls	r4, r2
 8000bd4:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000bd8:	0c21      	lsrs	r1, r4, #16
 8000bda:	fbbe f6f8 	udiv	r6, lr, r8
 8000bde:	fa1f f78c 	uxth.w	r7, ip
 8000be2:	fb08 e316 	mls	r3, r8, r6, lr
 8000be6:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000bea:	fb06 f107 	mul.w	r1, r6, r7
 8000bee:	4299      	cmp	r1, r3
 8000bf0:	d90a      	bls.n	8000c08 <__udivmoddi4+0x64>
 8000bf2:	eb1c 0303 	adds.w	r3, ip, r3
 8000bf6:	f106 30ff 	add.w	r0, r6, #4294967295
 8000bfa:	f080 811f 	bcs.w	8000e3c <__udivmoddi4+0x298>
 8000bfe:	4299      	cmp	r1, r3
 8000c00:	f240 811c 	bls.w	8000e3c <__udivmoddi4+0x298>
 8000c04:	3e02      	subs	r6, #2
 8000c06:	4463      	add	r3, ip
 8000c08:	1a5b      	subs	r3, r3, r1
 8000c0a:	b2a4      	uxth	r4, r4
 8000c0c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c10:	fb08 3310 	mls	r3, r8, r0, r3
 8000c14:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c18:	fb00 f707 	mul.w	r7, r0, r7
 8000c1c:	42a7      	cmp	r7, r4
 8000c1e:	d90a      	bls.n	8000c36 <__udivmoddi4+0x92>
 8000c20:	eb1c 0404 	adds.w	r4, ip, r4
 8000c24:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c28:	f080 810a 	bcs.w	8000e40 <__udivmoddi4+0x29c>
 8000c2c:	42a7      	cmp	r7, r4
 8000c2e:	f240 8107 	bls.w	8000e40 <__udivmoddi4+0x29c>
 8000c32:	4464      	add	r4, ip
 8000c34:	3802      	subs	r0, #2
 8000c36:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c3a:	1be4      	subs	r4, r4, r7
 8000c3c:	2600      	movs	r6, #0
 8000c3e:	b11d      	cbz	r5, 8000c48 <__udivmoddi4+0xa4>
 8000c40:	40d4      	lsrs	r4, r2
 8000c42:	2300      	movs	r3, #0
 8000c44:	e9c5 4300 	strd	r4, r3, [r5]
 8000c48:	4631      	mov	r1, r6
 8000c4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c4e:	428b      	cmp	r3, r1
 8000c50:	d909      	bls.n	8000c66 <__udivmoddi4+0xc2>
 8000c52:	2d00      	cmp	r5, #0
 8000c54:	f000 80ef 	beq.w	8000e36 <__udivmoddi4+0x292>
 8000c58:	2600      	movs	r6, #0
 8000c5a:	e9c5 0100 	strd	r0, r1, [r5]
 8000c5e:	4630      	mov	r0, r6
 8000c60:	4631      	mov	r1, r6
 8000c62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c66:	fab3 f683 	clz	r6, r3
 8000c6a:	2e00      	cmp	r6, #0
 8000c6c:	d14a      	bne.n	8000d04 <__udivmoddi4+0x160>
 8000c6e:	428b      	cmp	r3, r1
 8000c70:	d302      	bcc.n	8000c78 <__udivmoddi4+0xd4>
 8000c72:	4282      	cmp	r2, r0
 8000c74:	f200 80f9 	bhi.w	8000e6a <__udivmoddi4+0x2c6>
 8000c78:	1a84      	subs	r4, r0, r2
 8000c7a:	eb61 0303 	sbc.w	r3, r1, r3
 8000c7e:	2001      	movs	r0, #1
 8000c80:	469e      	mov	lr, r3
 8000c82:	2d00      	cmp	r5, #0
 8000c84:	d0e0      	beq.n	8000c48 <__udivmoddi4+0xa4>
 8000c86:	e9c5 4e00 	strd	r4, lr, [r5]
 8000c8a:	e7dd      	b.n	8000c48 <__udivmoddi4+0xa4>
 8000c8c:	b902      	cbnz	r2, 8000c90 <__udivmoddi4+0xec>
 8000c8e:	deff      	udf	#255	; 0xff
 8000c90:	fab2 f282 	clz	r2, r2
 8000c94:	2a00      	cmp	r2, #0
 8000c96:	f040 8092 	bne.w	8000dbe <__udivmoddi4+0x21a>
 8000c9a:	eba1 010c 	sub.w	r1, r1, ip
 8000c9e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ca2:	fa1f fe8c 	uxth.w	lr, ip
 8000ca6:	2601      	movs	r6, #1
 8000ca8:	0c20      	lsrs	r0, r4, #16
 8000caa:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cae:	fb07 1113 	mls	r1, r7, r3, r1
 8000cb2:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cb6:	fb0e f003 	mul.w	r0, lr, r3
 8000cba:	4288      	cmp	r0, r1
 8000cbc:	d908      	bls.n	8000cd0 <__udivmoddi4+0x12c>
 8000cbe:	eb1c 0101 	adds.w	r1, ip, r1
 8000cc2:	f103 38ff 	add.w	r8, r3, #4294967295
 8000cc6:	d202      	bcs.n	8000cce <__udivmoddi4+0x12a>
 8000cc8:	4288      	cmp	r0, r1
 8000cca:	f200 80cb 	bhi.w	8000e64 <__udivmoddi4+0x2c0>
 8000cce:	4643      	mov	r3, r8
 8000cd0:	1a09      	subs	r1, r1, r0
 8000cd2:	b2a4      	uxth	r4, r4
 8000cd4:	fbb1 f0f7 	udiv	r0, r1, r7
 8000cd8:	fb07 1110 	mls	r1, r7, r0, r1
 8000cdc:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000ce0:	fb0e fe00 	mul.w	lr, lr, r0
 8000ce4:	45a6      	cmp	lr, r4
 8000ce6:	d908      	bls.n	8000cfa <__udivmoddi4+0x156>
 8000ce8:	eb1c 0404 	adds.w	r4, ip, r4
 8000cec:	f100 31ff 	add.w	r1, r0, #4294967295
 8000cf0:	d202      	bcs.n	8000cf8 <__udivmoddi4+0x154>
 8000cf2:	45a6      	cmp	lr, r4
 8000cf4:	f200 80bb 	bhi.w	8000e6e <__udivmoddi4+0x2ca>
 8000cf8:	4608      	mov	r0, r1
 8000cfa:	eba4 040e 	sub.w	r4, r4, lr
 8000cfe:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d02:	e79c      	b.n	8000c3e <__udivmoddi4+0x9a>
 8000d04:	f1c6 0720 	rsb	r7, r6, #32
 8000d08:	40b3      	lsls	r3, r6
 8000d0a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d0e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d12:	fa20 f407 	lsr.w	r4, r0, r7
 8000d16:	fa01 f306 	lsl.w	r3, r1, r6
 8000d1a:	431c      	orrs	r4, r3
 8000d1c:	40f9      	lsrs	r1, r7
 8000d1e:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d22:	fa00 f306 	lsl.w	r3, r0, r6
 8000d26:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d2a:	0c20      	lsrs	r0, r4, #16
 8000d2c:	fa1f fe8c 	uxth.w	lr, ip
 8000d30:	fb09 1118 	mls	r1, r9, r8, r1
 8000d34:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d38:	fb08 f00e 	mul.w	r0, r8, lr
 8000d3c:	4288      	cmp	r0, r1
 8000d3e:	fa02 f206 	lsl.w	r2, r2, r6
 8000d42:	d90b      	bls.n	8000d5c <__udivmoddi4+0x1b8>
 8000d44:	eb1c 0101 	adds.w	r1, ip, r1
 8000d48:	f108 3aff 	add.w	sl, r8, #4294967295
 8000d4c:	f080 8088 	bcs.w	8000e60 <__udivmoddi4+0x2bc>
 8000d50:	4288      	cmp	r0, r1
 8000d52:	f240 8085 	bls.w	8000e60 <__udivmoddi4+0x2bc>
 8000d56:	f1a8 0802 	sub.w	r8, r8, #2
 8000d5a:	4461      	add	r1, ip
 8000d5c:	1a09      	subs	r1, r1, r0
 8000d5e:	b2a4      	uxth	r4, r4
 8000d60:	fbb1 f0f9 	udiv	r0, r1, r9
 8000d64:	fb09 1110 	mls	r1, r9, r0, r1
 8000d68:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000d6c:	fb00 fe0e 	mul.w	lr, r0, lr
 8000d70:	458e      	cmp	lr, r1
 8000d72:	d908      	bls.n	8000d86 <__udivmoddi4+0x1e2>
 8000d74:	eb1c 0101 	adds.w	r1, ip, r1
 8000d78:	f100 34ff 	add.w	r4, r0, #4294967295
 8000d7c:	d26c      	bcs.n	8000e58 <__udivmoddi4+0x2b4>
 8000d7e:	458e      	cmp	lr, r1
 8000d80:	d96a      	bls.n	8000e58 <__udivmoddi4+0x2b4>
 8000d82:	3802      	subs	r0, #2
 8000d84:	4461      	add	r1, ip
 8000d86:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000d8a:	fba0 9402 	umull	r9, r4, r0, r2
 8000d8e:	eba1 010e 	sub.w	r1, r1, lr
 8000d92:	42a1      	cmp	r1, r4
 8000d94:	46c8      	mov	r8, r9
 8000d96:	46a6      	mov	lr, r4
 8000d98:	d356      	bcc.n	8000e48 <__udivmoddi4+0x2a4>
 8000d9a:	d053      	beq.n	8000e44 <__udivmoddi4+0x2a0>
 8000d9c:	b15d      	cbz	r5, 8000db6 <__udivmoddi4+0x212>
 8000d9e:	ebb3 0208 	subs.w	r2, r3, r8
 8000da2:	eb61 010e 	sbc.w	r1, r1, lr
 8000da6:	fa01 f707 	lsl.w	r7, r1, r7
 8000daa:	fa22 f306 	lsr.w	r3, r2, r6
 8000dae:	40f1      	lsrs	r1, r6
 8000db0:	431f      	orrs	r7, r3
 8000db2:	e9c5 7100 	strd	r7, r1, [r5]
 8000db6:	2600      	movs	r6, #0
 8000db8:	4631      	mov	r1, r6
 8000dba:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dbe:	f1c2 0320 	rsb	r3, r2, #32
 8000dc2:	40d8      	lsrs	r0, r3
 8000dc4:	fa0c fc02 	lsl.w	ip, ip, r2
 8000dc8:	fa21 f303 	lsr.w	r3, r1, r3
 8000dcc:	4091      	lsls	r1, r2
 8000dce:	4301      	orrs	r1, r0
 8000dd0:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000dd4:	fa1f fe8c 	uxth.w	lr, ip
 8000dd8:	fbb3 f0f7 	udiv	r0, r3, r7
 8000ddc:	fb07 3610 	mls	r6, r7, r0, r3
 8000de0:	0c0b      	lsrs	r3, r1, #16
 8000de2:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000de6:	fb00 f60e 	mul.w	r6, r0, lr
 8000dea:	429e      	cmp	r6, r3
 8000dec:	fa04 f402 	lsl.w	r4, r4, r2
 8000df0:	d908      	bls.n	8000e04 <__udivmoddi4+0x260>
 8000df2:	eb1c 0303 	adds.w	r3, ip, r3
 8000df6:	f100 38ff 	add.w	r8, r0, #4294967295
 8000dfa:	d22f      	bcs.n	8000e5c <__udivmoddi4+0x2b8>
 8000dfc:	429e      	cmp	r6, r3
 8000dfe:	d92d      	bls.n	8000e5c <__udivmoddi4+0x2b8>
 8000e00:	3802      	subs	r0, #2
 8000e02:	4463      	add	r3, ip
 8000e04:	1b9b      	subs	r3, r3, r6
 8000e06:	b289      	uxth	r1, r1
 8000e08:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e0c:	fb07 3316 	mls	r3, r7, r6, r3
 8000e10:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e14:	fb06 f30e 	mul.w	r3, r6, lr
 8000e18:	428b      	cmp	r3, r1
 8000e1a:	d908      	bls.n	8000e2e <__udivmoddi4+0x28a>
 8000e1c:	eb1c 0101 	adds.w	r1, ip, r1
 8000e20:	f106 38ff 	add.w	r8, r6, #4294967295
 8000e24:	d216      	bcs.n	8000e54 <__udivmoddi4+0x2b0>
 8000e26:	428b      	cmp	r3, r1
 8000e28:	d914      	bls.n	8000e54 <__udivmoddi4+0x2b0>
 8000e2a:	3e02      	subs	r6, #2
 8000e2c:	4461      	add	r1, ip
 8000e2e:	1ac9      	subs	r1, r1, r3
 8000e30:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e34:	e738      	b.n	8000ca8 <__udivmoddi4+0x104>
 8000e36:	462e      	mov	r6, r5
 8000e38:	4628      	mov	r0, r5
 8000e3a:	e705      	b.n	8000c48 <__udivmoddi4+0xa4>
 8000e3c:	4606      	mov	r6, r0
 8000e3e:	e6e3      	b.n	8000c08 <__udivmoddi4+0x64>
 8000e40:	4618      	mov	r0, r3
 8000e42:	e6f8      	b.n	8000c36 <__udivmoddi4+0x92>
 8000e44:	454b      	cmp	r3, r9
 8000e46:	d2a9      	bcs.n	8000d9c <__udivmoddi4+0x1f8>
 8000e48:	ebb9 0802 	subs.w	r8, r9, r2
 8000e4c:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e50:	3801      	subs	r0, #1
 8000e52:	e7a3      	b.n	8000d9c <__udivmoddi4+0x1f8>
 8000e54:	4646      	mov	r6, r8
 8000e56:	e7ea      	b.n	8000e2e <__udivmoddi4+0x28a>
 8000e58:	4620      	mov	r0, r4
 8000e5a:	e794      	b.n	8000d86 <__udivmoddi4+0x1e2>
 8000e5c:	4640      	mov	r0, r8
 8000e5e:	e7d1      	b.n	8000e04 <__udivmoddi4+0x260>
 8000e60:	46d0      	mov	r8, sl
 8000e62:	e77b      	b.n	8000d5c <__udivmoddi4+0x1b8>
 8000e64:	3b02      	subs	r3, #2
 8000e66:	4461      	add	r1, ip
 8000e68:	e732      	b.n	8000cd0 <__udivmoddi4+0x12c>
 8000e6a:	4630      	mov	r0, r6
 8000e6c:	e709      	b.n	8000c82 <__udivmoddi4+0xde>
 8000e6e:	4464      	add	r4, ip
 8000e70:	3802      	subs	r0, #2
 8000e72:	e742      	b.n	8000cfa <__udivmoddi4+0x156>

08000e74 <__aeabi_idiv0>:
 8000e74:	4770      	bx	lr
 8000e76:	bf00      	nop

08000e78 <newmat>:
  int row;
  int col;
  float entries[3][3];
}Mat;

Mat newmat(int r,int c,float data[9]){
 8000e78:	b4b0      	push	{r4, r5, r7}
 8000e7a:	b093      	sub	sp, #76	; 0x4c
 8000e7c:	af00      	add	r7, sp, #0
 8000e7e:	60f8      	str	r0, [r7, #12]
 8000e80:	60b9      	str	r1, [r7, #8]
 8000e82:	607a      	str	r2, [r7, #4]
 8000e84:	603b      	str	r3, [r7, #0]
  Mat M;
  M.row = r;
 8000e86:	68bb      	ldr	r3, [r7, #8]
 8000e88:	613b      	str	r3, [r7, #16]
  M.col = c;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	617b      	str	r3, [r7, #20]
  int count = 0;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	647b      	str	r3, [r7, #68]	; 0x44
  for(int i=0 ; i<r; i++)
 8000e92:	2300      	movs	r3, #0
 8000e94:	643b      	str	r3, [r7, #64]	; 0x40
 8000e96:	e020      	b.n	8000eda <newmat+0x62>
  {
    for(int j=0; j<c; j++)
 8000e98:	2300      	movs	r3, #0
 8000e9a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000e9c:	e016      	b.n	8000ecc <newmat+0x54>
    {
      M.entries[i][j] = data[count];
 8000e9e:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000ea0:	009b      	lsls	r3, r3, #2
 8000ea2:	683a      	ldr	r2, [r7, #0]
 8000ea4:	4413      	add	r3, r2
 8000ea6:	6819      	ldr	r1, [r3, #0]
 8000ea8:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000eaa:	4613      	mov	r3, r2
 8000eac:	005b      	lsls	r3, r3, #1
 8000eae:	4413      	add	r3, r2
 8000eb0:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000eb2:	4413      	add	r3, r2
 8000eb4:	3302      	adds	r3, #2
 8000eb6:	009b      	lsls	r3, r3, #2
 8000eb8:	3348      	adds	r3, #72	; 0x48
 8000eba:	443b      	add	r3, r7
 8000ebc:	3b38      	subs	r3, #56	; 0x38
 8000ebe:	6019      	str	r1, [r3, #0]
      count++;
 8000ec0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8000ec2:	3301      	adds	r3, #1
 8000ec4:	647b      	str	r3, [r7, #68]	; 0x44
    for(int j=0; j<c; j++)
 8000ec6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8000ec8:	3301      	adds	r3, #1
 8000eca:	63fb      	str	r3, [r7, #60]	; 0x3c
 8000ecc:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8000ece:	687b      	ldr	r3, [r7, #4]
 8000ed0:	429a      	cmp	r2, r3
 8000ed2:	dbe4      	blt.n	8000e9e <newmat+0x26>
  for(int i=0 ; i<r; i++)
 8000ed4:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8000ed6:	3301      	adds	r3, #1
 8000ed8:	643b      	str	r3, [r7, #64]	; 0x40
 8000eda:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8000edc:	68bb      	ldr	r3, [r7, #8]
 8000ede:	429a      	cmp	r2, r3
 8000ee0:	dbda      	blt.n	8000e98 <newmat+0x20>
    }
  }
  return M;
 8000ee2:	68fb      	ldr	r3, [r7, #12]
 8000ee4:	461d      	mov	r5, r3
 8000ee6:	f107 0410 	add.w	r4, r7, #16
 8000eea:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000eec:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000eee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ef0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ef2:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8000ef6:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8000efa:	68f8      	ldr	r0, [r7, #12]
 8000efc:	374c      	adds	r7, #76	; 0x4c
 8000efe:	46bd      	mov	sp, r7
 8000f00:	bcb0      	pop	{r4, r5, r7}
 8000f02:	4770      	bx	lr

08000f04 <sum>:

void set(Mat M,int r,int c,float d){
  M.entries[r][c]=d;
}

Mat sum(Mat A,Mat B){
 8000f04:	b084      	sub	sp, #16
 8000f06:	b5b0      	push	{r4, r5, r7, lr}
 8000f08:	b0a4      	sub	sp, #144	; 0x90
 8000f0a:	af00      	add	r7, sp, #0
 8000f0c:	6378      	str	r0, [r7, #52]	; 0x34
 8000f0e:	f107 00a4 	add.w	r0, r7, #164	; 0xa4
 8000f12:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  Mat M;
  M.row = A.row;
 8000f16:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8000f1a:	65fb      	str	r3, [r7, #92]	; 0x5c
  M.col = A.col;
 8000f1c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000f20:	663b      	str	r3, [r7, #96]	; 0x60
  float dataM[9] = {0};
 8000f22:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000f26:	2224      	movs	r2, #36	; 0x24
 8000f28:	2100      	movs	r1, #0
 8000f2a:	4618      	mov	r0, r3
 8000f2c:	f004 f91a 	bl	8005164 <memset>
  M = newmat(A.row, A.col, dataM);
 8000f30:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8000f34:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8000f38:	4638      	mov	r0, r7
 8000f3a:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8000f3e:	f7ff ff9b 	bl	8000e78 <newmat>
 8000f42:	f107 045c 	add.w	r4, r7, #92	; 0x5c
 8000f46:	463d      	mov	r5, r7
 8000f48:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f4a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f4c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f4e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f50:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8000f54:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  for(int i = 0; i < A.row; i++)
 8000f58:	2300      	movs	r3, #0
 8000f5a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8000f5e:	e042      	b.n	8000fe6 <sum+0xe2>
  {
    for(int j = 0; j< A.col; j++)
 8000f60:	2300      	movs	r3, #0
 8000f62:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8000f66:	e033      	b.n	8000fd0 <sum+0xcc>
    {
      M.entries[i][j] = A.entries[i][j] + B.entries[i][j];
 8000f68:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8000f6c:	4613      	mov	r3, r2
 8000f6e:	005b      	lsls	r3, r3, #1
 8000f70:	4413      	add	r3, r2
 8000f72:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8000f76:	4413      	add	r3, r2
 8000f78:	3302      	adds	r3, #2
 8000f7a:	009b      	lsls	r3, r3, #2
 8000f7c:	33a0      	adds	r3, #160	; 0xa0
 8000f7e:	443b      	add	r3, r7
 8000f80:	3304      	adds	r3, #4
 8000f82:	ed93 7a00 	vldr	s14, [r3]
 8000f86:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8000f8a:	4613      	mov	r3, r2
 8000f8c:	005b      	lsls	r3, r3, #1
 8000f8e:	4413      	add	r3, r2
 8000f90:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8000f94:	4413      	add	r3, r2
 8000f96:	3302      	adds	r3, #2
 8000f98:	009b      	lsls	r3, r3, #2
 8000f9a:	33a0      	adds	r3, #160	; 0xa0
 8000f9c:	443b      	add	r3, r7
 8000f9e:	3330      	adds	r3, #48	; 0x30
 8000fa0:	edd3 7a00 	vldr	s15, [r3]
 8000fa4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000fa8:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8000fac:	4613      	mov	r3, r2
 8000fae:	005b      	lsls	r3, r3, #1
 8000fb0:	4413      	add	r3, r2
 8000fb2:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8000fb6:	4413      	add	r3, r2
 8000fb8:	3302      	adds	r3, #2
 8000fba:	009b      	lsls	r3, r3, #2
 8000fbc:	3390      	adds	r3, #144	; 0x90
 8000fbe:	443b      	add	r3, r7
 8000fc0:	3b34      	subs	r3, #52	; 0x34
 8000fc2:	edc3 7a00 	vstr	s15, [r3]
    for(int j = 0; j< A.col; j++)
 8000fc6:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8000fca:	3301      	adds	r3, #1
 8000fcc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8000fd0:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8000fd4:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8000fd8:	429a      	cmp	r2, r3
 8000fda:	dbc5      	blt.n	8000f68 <sum+0x64>
  for(int i = 0; i < A.row; i++)
 8000fdc:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8000fe0:	3301      	adds	r3, #1
 8000fe2:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8000fe6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8000fea:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8000fee:	429a      	cmp	r2, r3
 8000ff0:	dbb6      	blt.n	8000f60 <sum+0x5c>
    }
  }
  return M;
 8000ff2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8000ff4:	461d      	mov	r5, r3
 8000ff6:	f107 045c 	add.w	r4, r7, #92	; 0x5c
 8000ffa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8000ffc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8000ffe:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001000:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001002:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001006:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 800100a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 800100c:	3790      	adds	r7, #144	; 0x90
 800100e:	46bd      	mov	sp, r7
 8001010:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001014:	b004      	add	sp, #16
 8001016:	4770      	bx	lr

08001018 <minus>:

Mat minus(Mat A,Mat B){
 8001018:	b084      	sub	sp, #16
 800101a:	b5b0      	push	{r4, r5, r7, lr}
 800101c:	b0a4      	sub	sp, #144	; 0x90
 800101e:	af00      	add	r7, sp, #0
 8001020:	6378      	str	r0, [r7, #52]	; 0x34
 8001022:	f107 00a4 	add.w	r0, r7, #164	; 0xa4
 8001026:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  Mat M;
  M.row = A.row;
 800102a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800102e:	65fb      	str	r3, [r7, #92]	; 0x5c
  M.col = A.col;
 8001030:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001034:	663b      	str	r3, [r7, #96]	; 0x60
  float dataM[9] = {0};
 8001036:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800103a:	2224      	movs	r2, #36	; 0x24
 800103c:	2100      	movs	r1, #0
 800103e:	4618      	mov	r0, r3
 8001040:	f004 f890 	bl	8005164 <memset>
  M = newmat(A.row, A.col, dataM);
 8001044:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8001048:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800104c:	4638      	mov	r0, r7
 800104e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001052:	f7ff ff11 	bl	8000e78 <newmat>
 8001056:	f107 045c 	add.w	r4, r7, #92	; 0x5c
 800105a:	463d      	mov	r5, r7
 800105c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800105e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001060:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001062:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001064:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001068:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  for(int i = 0; i < A.row; i++)
 800106c:	2300      	movs	r3, #0
 800106e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001072:	e042      	b.n	80010fa <minus+0xe2>
  {
    for(int j = 0; j < A.col; j++)
 8001074:	2300      	movs	r3, #0
 8001076:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800107a:	e033      	b.n	80010e4 <minus+0xcc>
    {
      M.entries[i][j] = A.entries[i][j] - B.entries[i][j];
 800107c:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8001080:	4613      	mov	r3, r2
 8001082:	005b      	lsls	r3, r3, #1
 8001084:	4413      	add	r3, r2
 8001086:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800108a:	4413      	add	r3, r2
 800108c:	3302      	adds	r3, #2
 800108e:	009b      	lsls	r3, r3, #2
 8001090:	33a0      	adds	r3, #160	; 0xa0
 8001092:	443b      	add	r3, r7
 8001094:	3304      	adds	r3, #4
 8001096:	ed93 7a00 	vldr	s14, [r3]
 800109a:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800109e:	4613      	mov	r3, r2
 80010a0:	005b      	lsls	r3, r3, #1
 80010a2:	4413      	add	r3, r2
 80010a4:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80010a8:	4413      	add	r3, r2
 80010aa:	3302      	adds	r3, #2
 80010ac:	009b      	lsls	r3, r3, #2
 80010ae:	33a0      	adds	r3, #160	; 0xa0
 80010b0:	443b      	add	r3, r7
 80010b2:	3330      	adds	r3, #48	; 0x30
 80010b4:	edd3 7a00 	vldr	s15, [r3]
 80010b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80010bc:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80010c0:	4613      	mov	r3, r2
 80010c2:	005b      	lsls	r3, r3, #1
 80010c4:	4413      	add	r3, r2
 80010c6:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80010ca:	4413      	add	r3, r2
 80010cc:	3302      	adds	r3, #2
 80010ce:	009b      	lsls	r3, r3, #2
 80010d0:	3390      	adds	r3, #144	; 0x90
 80010d2:	443b      	add	r3, r7
 80010d4:	3b34      	subs	r3, #52	; 0x34
 80010d6:	edc3 7a00 	vstr	s15, [r3]
    for(int j = 0; j < A.col; j++)
 80010da:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 80010de:	3301      	adds	r3, #1
 80010e0:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80010e4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80010e8:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80010ec:	429a      	cmp	r2, r3
 80010ee:	dbc5      	blt.n	800107c <minus+0x64>
  for(int i = 0; i < A.row; i++)
 80010f0:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 80010f4:	3301      	adds	r3, #1
 80010f6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80010fa:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80010fe:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8001102:	429a      	cmp	r2, r3
 8001104:	dbb6      	blt.n	8001074 <minus+0x5c>
    }
  }
  return M;
 8001106:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001108:	461d      	mov	r5, r3
 800110a:	f107 045c 	add.w	r4, r7, #92	; 0x5c
 800110e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001110:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001112:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001114:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001116:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800111a:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 800111e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001120:	3790      	adds	r7, #144	; 0x90
 8001122:	46bd      	mov	sp, r7
 8001124:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 8001128:	b004      	add	sp, #16
 800112a:	4770      	bx	lr

0800112c <multiply>:

Mat multiply(Mat A,Mat B){
 800112c:	b084      	sub	sp, #16
 800112e:	b5b0      	push	{r4, r5, r7, lr}
 8001130:	b0a6      	sub	sp, #152	; 0x98
 8001132:	af00      	add	r7, sp, #0
 8001134:	6378      	str	r0, [r7, #52]	; 0x34
 8001136:	f107 00ac 	add.w	r0, r7, #172	; 0xac
 800113a:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  Mat M;
  M.row = A.row;
 800113e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001142:	663b      	str	r3, [r7, #96]	; 0x60
  M.col = B.col;
 8001144:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8001148:	667b      	str	r3, [r7, #100]	; 0x64
  float dataM[9] = {0};
 800114a:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 800114e:	2224      	movs	r2, #36	; 0x24
 8001150:	2100      	movs	r1, #0
 8001152:	4618      	mov	r0, r3
 8001154:	f004 f806 	bl	8005164 <memset>
  M = newmat(A.row, B.col, dataM);
 8001158:	f8d7 10ac 	ldr.w	r1, [r7, #172]	; 0xac
 800115c:	f8d7 20dc 	ldr.w	r2, [r7, #220]	; 0xdc
 8001160:	4638      	mov	r0, r7
 8001162:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8001166:	f7ff fe87 	bl	8000e78 <newmat>
 800116a:	f107 0460 	add.w	r4, r7, #96	; 0x60
 800116e:	463d      	mov	r5, r7
 8001170:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001172:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001174:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001176:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001178:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800117c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  for(int i = 0; i < A.row; ++i)
 8001180:	2300      	movs	r3, #0
 8001182:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8001186:	e062      	b.n	800124e <multiply+0x122>
  {
    for(int j = 0; j < B.col; ++j)
 8001188:	2300      	movs	r3, #0
 800118a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800118e:	e053      	b.n	8001238 <multiply+0x10c>
    {
      for(int k = 0; k < A.col; ++k)
 8001190:	2300      	movs	r3, #0
 8001192:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001196:	e044      	b.n	8001222 <multiply+0xf6>
      {
        M.entries[i][j] += A.entries[i][k] * B.entries[k][j];
 8001198:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800119c:	4613      	mov	r3, r2
 800119e:	005b      	lsls	r3, r3, #1
 80011a0:	4413      	add	r3, r2
 80011a2:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80011a6:	4413      	add	r3, r2
 80011a8:	3302      	adds	r3, #2
 80011aa:	009b      	lsls	r3, r3, #2
 80011ac:	3398      	adds	r3, #152	; 0x98
 80011ae:	443b      	add	r3, r7
 80011b0:	3b38      	subs	r3, #56	; 0x38
 80011b2:	ed93 7a00 	vldr	s14, [r3]
 80011b6:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80011ba:	4613      	mov	r3, r2
 80011bc:	005b      	lsls	r3, r3, #1
 80011be:	4413      	add	r3, r2
 80011c0:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80011c4:	4413      	add	r3, r2
 80011c6:	3302      	adds	r3, #2
 80011c8:	009b      	lsls	r3, r3, #2
 80011ca:	33a8      	adds	r3, #168	; 0xa8
 80011cc:	443b      	add	r3, r7
 80011ce:	3304      	adds	r3, #4
 80011d0:	edd3 6a00 	vldr	s13, [r3]
 80011d4:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80011d8:	4613      	mov	r3, r2
 80011da:	005b      	lsls	r3, r3, #1
 80011dc:	4413      	add	r3, r2
 80011de:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 80011e2:	4413      	add	r3, r2
 80011e4:	3302      	adds	r3, #2
 80011e6:	009b      	lsls	r3, r3, #2
 80011e8:	33a8      	adds	r3, #168	; 0xa8
 80011ea:	443b      	add	r3, r7
 80011ec:	3330      	adds	r3, #48	; 0x30
 80011ee:	edd3 7a00 	vldr	s15, [r3]
 80011f2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80011f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80011fa:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 80011fe:	4613      	mov	r3, r2
 8001200:	005b      	lsls	r3, r3, #1
 8001202:	4413      	add	r3, r2
 8001204:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8001208:	4413      	add	r3, r2
 800120a:	3302      	adds	r3, #2
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	3398      	adds	r3, #152	; 0x98
 8001210:	443b      	add	r3, r7
 8001212:	3b38      	subs	r3, #56	; 0x38
 8001214:	edc3 7a00 	vstr	s15, [r3]
      for(int k = 0; k < A.col; ++k)
 8001218:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800121c:	3301      	adds	r3, #1
 800121e:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 8001222:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
 8001226:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800122a:	429a      	cmp	r2, r3
 800122c:	dbb4      	blt.n	8001198 <multiply+0x6c>
    for(int j = 0; j < B.col; ++j)
 800122e:	f8d7 3090 	ldr.w	r3, [r7, #144]	; 0x90
 8001232:	3301      	adds	r3, #1
 8001234:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8001238:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800123c:	f8d7 2090 	ldr.w	r2, [r7, #144]	; 0x90
 8001240:	429a      	cmp	r2, r3
 8001242:	dba5      	blt.n	8001190 <multiply+0x64>
  for(int i = 0; i < A.row; ++i)
 8001244:	f8d7 3094 	ldr.w	r3, [r7, #148]	; 0x94
 8001248:	3301      	adds	r3, #1
 800124a:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 800124e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8001252:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8001256:	429a      	cmp	r2, r3
 8001258:	db96      	blt.n	8001188 <multiply+0x5c>
      }
    }
  }
  return M;
 800125a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800125c:	461d      	mov	r5, r3
 800125e:	f107 0460 	add.w	r4, r7, #96	; 0x60
 8001262:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001264:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001266:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001268:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800126a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800126e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8001272:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001274:	3798      	adds	r7, #152	; 0x98
 8001276:	46bd      	mov	sp, r7
 8001278:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800127c:	b004      	add	sp, #16
 800127e:	4770      	bx	lr

08001280 <transpose>:

Mat transpose(Mat A){
 8001280:	b084      	sub	sp, #16
 8001282:	b5b0      	push	{r4, r5, r7, lr}
 8001284:	b0a4      	sub	sp, #144	; 0x90
 8001286:	af00      	add	r7, sp, #0
 8001288:	6378      	str	r0, [r7, #52]	; 0x34
 800128a:	f107 00a4 	add.w	r0, r7, #164	; 0xa4
 800128e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  Mat M;
  M.row = A.col;
 8001292:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 8001296:	65fb      	str	r3, [r7, #92]	; 0x5c
  M.col = A.row;
 8001298:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 800129c:	663b      	str	r3, [r7, #96]	; 0x60
  float dataM[9] = {0};
 800129e:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80012a2:	2224      	movs	r2, #36	; 0x24
 80012a4:	2100      	movs	r1, #0
 80012a6:	4618      	mov	r0, r3
 80012a8:	f003 ff5c 	bl	8005164 <memset>
  M = newmat(A.col, A.row, dataM);
 80012ac:	f8d7 10a8 	ldr.w	r1, [r7, #168]	; 0xa8
 80012b0:	f8d7 20a4 	ldr.w	r2, [r7, #164]	; 0xa4
 80012b4:	4638      	mov	r0, r7
 80012b6:	f107 0338 	add.w	r3, r7, #56	; 0x38
 80012ba:	f7ff fddd 	bl	8000e78 <newmat>
 80012be:	f107 045c 	add.w	r4, r7, #92	; 0x5c
 80012c2:	463d      	mov	r5, r7
 80012c4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012c6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012c8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80012ca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80012cc:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80012d0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
  for(int i = 0; i < A.row; ++i)
 80012d4:	2300      	movs	r3, #0
 80012d6:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 80012da:	e02f      	b.n	800133c <transpose+0xbc>
  {
    for(int j = 0; j < A.col; ++j)
 80012dc:	2300      	movs	r3, #0
 80012de:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80012e2:	e020      	b.n	8001326 <transpose+0xa6>
    {
      M.entries[j][i] = A.entries[i][j];
 80012e4:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 80012e8:	4613      	mov	r3, r2
 80012ea:	005b      	lsls	r3, r3, #1
 80012ec:	4413      	add	r3, r2
 80012ee:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 80012f2:	4413      	add	r3, r2
 80012f4:	3302      	adds	r3, #2
 80012f6:	009b      	lsls	r3, r3, #2
 80012f8:	33a0      	adds	r3, #160	; 0xa0
 80012fa:	443b      	add	r3, r7
 80012fc:	3304      	adds	r3, #4
 80012fe:	6819      	ldr	r1, [r3, #0]
 8001300:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 8001304:	4613      	mov	r3, r2
 8001306:	005b      	lsls	r3, r3, #1
 8001308:	4413      	add	r3, r2
 800130a:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 800130e:	4413      	add	r3, r2
 8001310:	3302      	adds	r3, #2
 8001312:	009b      	lsls	r3, r3, #2
 8001314:	3390      	adds	r3, #144	; 0x90
 8001316:	443b      	add	r3, r7
 8001318:	3b34      	subs	r3, #52	; 0x34
 800131a:	6019      	str	r1, [r3, #0]
    for(int j = 0; j < A.col; ++j)
 800131c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8001320:	3301      	adds	r3, #1
 8001322:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8001326:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 800132a:	f8d7 2088 	ldr.w	r2, [r7, #136]	; 0x88
 800132e:	429a      	cmp	r2, r3
 8001330:	dbd8      	blt.n	80012e4 <transpose+0x64>
  for(int i = 0; i < A.row; ++i)
 8001332:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8001336:	3301      	adds	r3, #1
 8001338:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800133c:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 8001340:	f8d7 208c 	ldr.w	r2, [r7, #140]	; 0x8c
 8001344:	429a      	cmp	r2, r3
 8001346:	dbc9      	blt.n	80012dc <transpose+0x5c>
    }
  }
  return M;
 8001348:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800134a:	461d      	mov	r5, r3
 800134c:	f107 045c 	add.w	r4, r7, #92	; 0x5c
 8001350:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001352:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001354:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001356:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001358:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 800135c:	e885 0007 	stmia.w	r5, {r0, r1, r2}
}
 8001360:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8001362:	3790      	adds	r7, #144	; 0x90
 8001364:	46bd      	mov	sp, r7
 8001366:	e8bd 40b0 	ldmia.w	sp!, {r4, r5, r7, lr}
 800136a:	b004      	add	sp, #16
 800136c:	4770      	bx	lr
	...

08001370 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001370:	b580      	push	{r7, lr}
 8001372:	b082      	sub	sp, #8
 8001374:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001376:	f001 fb03 	bl	8002980 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800137a:	f000 f857 	bl	800142c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800137e:	f000 fa0f 	bl	80017a0 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001382:	f000 f9e3 	bl	800174c <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8001386:	f000 f8b9 	bl	80014fc <MX_TIM1_Init>
  MX_TIM3_Init();
 800138a:	f000 f90f 	bl	80015ac <MX_TIM3_Init>
  MX_TIM4_Init();
 800138e:	f000 f98f 	bl	80016b0 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */
  	//micro
	HAL_TIM_Base_Start_IT(&htim4);
 8001392:	4821      	ldr	r0, [pc, #132]	; (8001418 <main+0xa8>)
 8001394:	f002 fb58 	bl	8003a48 <HAL_TIM_Base_Start_IT>
	//Encoder
	HAL_TIM_Base_Start_IT(&htim1);
 8001398:	4820      	ldr	r0, [pc, #128]	; (800141c <main+0xac>)
 800139a:	f002 fb55 	bl	8003a48 <HAL_TIM_Base_Start_IT>
	HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL);
 800139e:	213c      	movs	r1, #60	; 0x3c
 80013a0:	481e      	ldr	r0, [pc, #120]	; (800141c <main+0xac>)
 80013a2:	f002 fd63 	bl	8003e6c <HAL_TIM_Encoder_Start>

	//PWM
	HAL_TIM_Base_Start(&htim3);
 80013a6:	481e      	ldr	r0, [pc, #120]	; (8001420 <main+0xb0>)
 80013a8:	f002 faf4 	bl	8003994 <HAL_TIM_Base_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 80013ac:	2100      	movs	r1, #0
 80013ae:	481c      	ldr	r0, [pc, #112]	; (8001420 <main+0xb0>)
 80013b0:	f002 fc06 	bl	8003bc0 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 80013b4:	2104      	movs	r1, #4
 80013b6:	481a      	ldr	r0, [pc, #104]	; (8001420 <main+0xb0>)
 80013b8:	f002 fc02 	bl	8003bc0 <HAL_TIM_PWM_Start>

	uint32_t Timestamp = 0;
 80013bc:	2300      	movs	r3, #0
 80013be:	607b      	str	r3, [r7, #4]
	setmatrix();
 80013c0:	f000 fe76 	bl	80020b0 <setmatrix>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  Unwrap();
 80013c4:	f000 fa5a 	bl	800187c <Unwrap>
	  if(HAL_GetTick()-Timestamp >10)
 80013c8:	f001 fb40 	bl	8002a4c <HAL_GetTick>
 80013cc:	4602      	mov	r2, r0
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	1ad3      	subs	r3, r2, r3
 80013d2:	2b0a      	cmp	r3, #10
 80013d4:	d9f6      	bls.n	80013c4 <main+0x54>
	  {
		  prediction();
 80013d6:	f000 fabd 	bl	8001954 <prediction>
		  update();
 80013da:	f000 fbc1 	bl	8001b60 <update>
		  kalmanfilter();
 80013de:	f000 fe1f 	bl	8002020 <kalmanfilter>

		  calPWM();
 80013e2:	f001 f845 	bl	8002470 <calPWM>
		  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, PWMOut1);
 80013e6:	4b0f      	ldr	r3, [pc, #60]	; (8001424 <main+0xb4>)
 80013e8:	edd3 7a00 	vldr	s15, [r3]
 80013ec:	4b0c      	ldr	r3, [pc, #48]	; (8001420 <main+0xb0>)
 80013ee:	681b      	ldr	r3, [r3, #0]
 80013f0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80013f4:	ee17 2a90 	vmov	r2, s15
 80013f8:	635a      	str	r2, [r3, #52]	; 0x34
		  __HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, PWMOut2);
 80013fa:	4b0b      	ldr	r3, [pc, #44]	; (8001428 <main+0xb8>)
 80013fc:	edd3 7a00 	vldr	s15, [r3]
 8001400:	4b07      	ldr	r3, [pc, #28]	; (8001420 <main+0xb0>)
 8001402:	681b      	ldr	r3, [r3, #0]
 8001404:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001408:	ee17 2a90 	vmov	r2, s15
 800140c:	639a      	str	r2, [r3, #56]	; 0x38

		  Timestamp = HAL_GetTick();
 800140e:	f001 fb1d 	bl	8002a4c <HAL_GetTick>
 8001412:	6078      	str	r0, [r7, #4]
	  Unwrap();
 8001414:	e7d6      	b.n	80013c4 <main+0x54>
 8001416:	bf00      	nop
 8001418:	200000c4 	.word	0x200000c4
 800141c:	20000034 	.word	0x20000034
 8001420:	2000007c 	.word	0x2000007c
 8001424:	20000178 	.word	0x20000178
 8001428:	2000017c 	.word	0x2000017c

0800142c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800142c:	b580      	push	{r7, lr}
 800142e:	b094      	sub	sp, #80	; 0x50
 8001430:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001432:	f107 0320 	add.w	r3, r7, #32
 8001436:	2230      	movs	r2, #48	; 0x30
 8001438:	2100      	movs	r1, #0
 800143a:	4618      	mov	r0, r3
 800143c:	f003 fe92 	bl	8005164 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001440:	f107 030c 	add.w	r3, r7, #12
 8001444:	2200      	movs	r2, #0
 8001446:	601a      	str	r2, [r3, #0]
 8001448:	605a      	str	r2, [r3, #4]
 800144a:	609a      	str	r2, [r3, #8]
 800144c:	60da      	str	r2, [r3, #12]
 800144e:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001450:	2300      	movs	r3, #0
 8001452:	60bb      	str	r3, [r7, #8]
 8001454:	4b27      	ldr	r3, [pc, #156]	; (80014f4 <SystemClock_Config+0xc8>)
 8001456:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001458:	4a26      	ldr	r2, [pc, #152]	; (80014f4 <SystemClock_Config+0xc8>)
 800145a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800145e:	6413      	str	r3, [r2, #64]	; 0x40
 8001460:	4b24      	ldr	r3, [pc, #144]	; (80014f4 <SystemClock_Config+0xc8>)
 8001462:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001464:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001468:	60bb      	str	r3, [r7, #8]
 800146a:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800146c:	2300      	movs	r3, #0
 800146e:	607b      	str	r3, [r7, #4]
 8001470:	4b21      	ldr	r3, [pc, #132]	; (80014f8 <SystemClock_Config+0xcc>)
 8001472:	681b      	ldr	r3, [r3, #0]
 8001474:	4a20      	ldr	r2, [pc, #128]	; (80014f8 <SystemClock_Config+0xcc>)
 8001476:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800147a:	6013      	str	r3, [r2, #0]
 800147c:	4b1e      	ldr	r3, [pc, #120]	; (80014f8 <SystemClock_Config+0xcc>)
 800147e:	681b      	ldr	r3, [r3, #0]
 8001480:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001484:	607b      	str	r3, [r7, #4]
 8001486:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001488:	2302      	movs	r3, #2
 800148a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800148c:	2301      	movs	r3, #1
 800148e:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001490:	2310      	movs	r3, #16
 8001492:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001494:	2302      	movs	r3, #2
 8001496:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001498:	2300      	movs	r3, #0
 800149a:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 800149c:	2308      	movs	r3, #8
 800149e:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 100;
 80014a0:	2364      	movs	r3, #100	; 0x64
 80014a2:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80014a4:	2302      	movs	r3, #2
 80014a6:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80014a8:	2304      	movs	r3, #4
 80014aa:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80014ac:	f107 0320 	add.w	r3, r7, #32
 80014b0:	4618      	mov	r0, r3
 80014b2:	f001 fd87 	bl	8002fc4 <HAL_RCC_OscConfig>
 80014b6:	4603      	mov	r3, r0
 80014b8:	2b00      	cmp	r3, #0
 80014ba:	d001      	beq.n	80014c0 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80014bc:	f001 f8a8 	bl	8002610 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80014c0:	230f      	movs	r3, #15
 80014c2:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80014c4:	2302      	movs	r3, #2
 80014c6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80014c8:	2300      	movs	r3, #0
 80014ca:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80014cc:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014d0:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80014d2:	2300      	movs	r3, #0
 80014d4:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80014d6:	f107 030c 	add.w	r3, r7, #12
 80014da:	2103      	movs	r1, #3
 80014dc:	4618      	mov	r0, r3
 80014de:	f001 ffe9 	bl	80034b4 <HAL_RCC_ClockConfig>
 80014e2:	4603      	mov	r3, r0
 80014e4:	2b00      	cmp	r3, #0
 80014e6:	d001      	beq.n	80014ec <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80014e8:	f001 f892 	bl	8002610 <Error_Handler>
  }
}
 80014ec:	bf00      	nop
 80014ee:	3750      	adds	r7, #80	; 0x50
 80014f0:	46bd      	mov	sp, r7
 80014f2:	bd80      	pop	{r7, pc}
 80014f4:	40023800 	.word	0x40023800
 80014f8:	40007000 	.word	0x40007000

080014fc <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 80014fc:	b580      	push	{r7, lr}
 80014fe:	b08c      	sub	sp, #48	; 0x30
 8001500:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001502:	f107 030c 	add.w	r3, r7, #12
 8001506:	2224      	movs	r2, #36	; 0x24
 8001508:	2100      	movs	r1, #0
 800150a:	4618      	mov	r0, r3
 800150c:	f003 fe2a 	bl	8005164 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001510:	1d3b      	adds	r3, r7, #4
 8001512:	2200      	movs	r2, #0
 8001514:	601a      	str	r2, [r3, #0]
 8001516:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001518:	4b22      	ldr	r3, [pc, #136]	; (80015a4 <MX_TIM1_Init+0xa8>)
 800151a:	4a23      	ldr	r2, [pc, #140]	; (80015a8 <MX_TIM1_Init+0xac>)
 800151c:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 800151e:	4b21      	ldr	r3, [pc, #132]	; (80015a4 <MX_TIM1_Init+0xa8>)
 8001520:	2200      	movs	r2, #0
 8001522:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001524:	4b1f      	ldr	r3, [pc, #124]	; (80015a4 <MX_TIM1_Init+0xa8>)
 8001526:	2200      	movs	r2, #0
 8001528:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 3071;
 800152a:	4b1e      	ldr	r3, [pc, #120]	; (80015a4 <MX_TIM1_Init+0xa8>)
 800152c:	f640 32ff 	movw	r2, #3071	; 0xbff
 8001530:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001532:	4b1c      	ldr	r3, [pc, #112]	; (80015a4 <MX_TIM1_Init+0xa8>)
 8001534:	2200      	movs	r2, #0
 8001536:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001538:	4b1a      	ldr	r3, [pc, #104]	; (80015a4 <MX_TIM1_Init+0xa8>)
 800153a:	2200      	movs	r2, #0
 800153c:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800153e:	4b19      	ldr	r3, [pc, #100]	; (80015a4 <MX_TIM1_Init+0xa8>)
 8001540:	2200      	movs	r2, #0
 8001542:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001544:	2303      	movs	r3, #3
 8001546:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001548:	2300      	movs	r3, #0
 800154a:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 800154c:	2301      	movs	r3, #1
 800154e:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001550:	2300      	movs	r3, #0
 8001552:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001554:	2300      	movs	r3, #0
 8001556:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001558:	2300      	movs	r3, #0
 800155a:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800155c:	2301      	movs	r3, #1
 800155e:	627b      	str	r3, [r7, #36]	; 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001560:	2300      	movs	r3, #0
 8001562:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfig.IC2Filter = 0;
 8001564:	2300      	movs	r3, #0
 8001566:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8001568:	f107 030c 	add.w	r3, r7, #12
 800156c:	4619      	mov	r1, r3
 800156e:	480d      	ldr	r0, [pc, #52]	; (80015a4 <MX_TIM1_Init+0xa8>)
 8001570:	f002 fbd6 	bl	8003d20 <HAL_TIM_Encoder_Init>
 8001574:	4603      	mov	r3, r0
 8001576:	2b00      	cmp	r3, #0
 8001578:	d001      	beq.n	800157e <MX_TIM1_Init+0x82>
  {
    Error_Handler();
 800157a:	f001 f849 	bl	8002610 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800157e:	2300      	movs	r3, #0
 8001580:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001582:	2300      	movs	r3, #0
 8001584:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001586:	1d3b      	adds	r3, r7, #4
 8001588:	4619      	mov	r1, r3
 800158a:	4806      	ldr	r0, [pc, #24]	; (80015a4 <MX_TIM1_Init+0xa8>)
 800158c:	f003 fa82 	bl	8004a94 <HAL_TIMEx_MasterConfigSynchronization>
 8001590:	4603      	mov	r3, r0
 8001592:	2b00      	cmp	r3, #0
 8001594:	d001      	beq.n	800159a <MX_TIM1_Init+0x9e>
  {
    Error_Handler();
 8001596:	f001 f83b 	bl	8002610 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 800159a:	bf00      	nop
 800159c:	3730      	adds	r7, #48	; 0x30
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	20000034 	.word	0x20000034
 80015a8:	40010000 	.word	0x40010000

080015ac <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b08e      	sub	sp, #56	; 0x38
 80015b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80015b2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80015b6:	2200      	movs	r2, #0
 80015b8:	601a      	str	r2, [r3, #0]
 80015ba:	605a      	str	r2, [r3, #4]
 80015bc:	609a      	str	r2, [r3, #8]
 80015be:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80015c0:	f107 0320 	add.w	r3, r7, #32
 80015c4:	2200      	movs	r2, #0
 80015c6:	601a      	str	r2, [r3, #0]
 80015c8:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80015ca:	1d3b      	adds	r3, r7, #4
 80015cc:	2200      	movs	r2, #0
 80015ce:	601a      	str	r2, [r3, #0]
 80015d0:	605a      	str	r2, [r3, #4]
 80015d2:	609a      	str	r2, [r3, #8]
 80015d4:	60da      	str	r2, [r3, #12]
 80015d6:	611a      	str	r2, [r3, #16]
 80015d8:	615a      	str	r2, [r3, #20]
 80015da:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80015dc:	4b32      	ldr	r3, [pc, #200]	; (80016a8 <MX_TIM3_Init+0xfc>)
 80015de:	4a33      	ldr	r2, [pc, #204]	; (80016ac <MX_TIM3_Init+0x100>)
 80015e0:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 9;
 80015e2:	4b31      	ldr	r3, [pc, #196]	; (80016a8 <MX_TIM3_Init+0xfc>)
 80015e4:	2209      	movs	r2, #9
 80015e6:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80015e8:	4b2f      	ldr	r3, [pc, #188]	; (80016a8 <MX_TIM3_Init+0xfc>)
 80015ea:	2200      	movs	r2, #0
 80015ec:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 9999;
 80015ee:	4b2e      	ldr	r3, [pc, #184]	; (80016a8 <MX_TIM3_Init+0xfc>)
 80015f0:	f242 720f 	movw	r2, #9999	; 0x270f
 80015f4:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80015f6:	4b2c      	ldr	r3, [pc, #176]	; (80016a8 <MX_TIM3_Init+0xfc>)
 80015f8:	2200      	movs	r2, #0
 80015fa:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80015fc:	4b2a      	ldr	r3, [pc, #168]	; (80016a8 <MX_TIM3_Init+0xfc>)
 80015fe:	2200      	movs	r2, #0
 8001600:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001602:	4829      	ldr	r0, [pc, #164]	; (80016a8 <MX_TIM3_Init+0xfc>)
 8001604:	f002 f976 	bl	80038f4 <HAL_TIM_Base_Init>
 8001608:	4603      	mov	r3, r0
 800160a:	2b00      	cmp	r3, #0
 800160c:	d001      	beq.n	8001612 <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 800160e:	f000 ffff 	bl	8002610 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001612:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001616:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001618:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800161c:	4619      	mov	r1, r3
 800161e:	4822      	ldr	r0, [pc, #136]	; (80016a8 <MX_TIM3_Init+0xfc>)
 8001620:	f002 fe7c 	bl	800431c <HAL_TIM_ConfigClockSource>
 8001624:	4603      	mov	r3, r0
 8001626:	2b00      	cmp	r3, #0
 8001628:	d001      	beq.n	800162e <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 800162a:	f000 fff1 	bl	8002610 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 800162e:	481e      	ldr	r0, [pc, #120]	; (80016a8 <MX_TIM3_Init+0xfc>)
 8001630:	f002 fa6c 	bl	8003b0c <HAL_TIM_PWM_Init>
 8001634:	4603      	mov	r3, r0
 8001636:	2b00      	cmp	r3, #0
 8001638:	d001      	beq.n	800163e <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 800163a:	f000 ffe9 	bl	8002610 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800163e:	2300      	movs	r3, #0
 8001640:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001642:	2300      	movs	r3, #0
 8001644:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001646:	f107 0320 	add.w	r3, r7, #32
 800164a:	4619      	mov	r1, r3
 800164c:	4816      	ldr	r0, [pc, #88]	; (80016a8 <MX_TIM3_Init+0xfc>)
 800164e:	f003 fa21 	bl	8004a94 <HAL_TIMEx_MasterConfigSynchronization>
 8001652:	4603      	mov	r3, r0
 8001654:	2b00      	cmp	r3, #0
 8001656:	d001      	beq.n	800165c <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8001658:	f000 ffda 	bl	8002610 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800165c:	2360      	movs	r3, #96	; 0x60
 800165e:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001660:	2300      	movs	r3, #0
 8001662:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001664:	2300      	movs	r3, #0
 8001666:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001668:	2300      	movs	r3, #0
 800166a:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800166c:	1d3b      	adds	r3, r7, #4
 800166e:	2200      	movs	r2, #0
 8001670:	4619      	mov	r1, r3
 8001672:	480d      	ldr	r0, [pc, #52]	; (80016a8 <MX_TIM3_Init+0xfc>)
 8001674:	f002 fd90 	bl	8004198 <HAL_TIM_PWM_ConfigChannel>
 8001678:	4603      	mov	r3, r0
 800167a:	2b00      	cmp	r3, #0
 800167c:	d001      	beq.n	8001682 <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 800167e:	f000 ffc7 	bl	8002610 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001682:	1d3b      	adds	r3, r7, #4
 8001684:	2204      	movs	r2, #4
 8001686:	4619      	mov	r1, r3
 8001688:	4807      	ldr	r0, [pc, #28]	; (80016a8 <MX_TIM3_Init+0xfc>)
 800168a:	f002 fd85 	bl	8004198 <HAL_TIM_PWM_ConfigChannel>
 800168e:	4603      	mov	r3, r0
 8001690:	2b00      	cmp	r3, #0
 8001692:	d001      	beq.n	8001698 <MX_TIM3_Init+0xec>
  {
    Error_Handler();
 8001694:	f000 ffbc 	bl	8002610 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 8001698:	4803      	ldr	r0, [pc, #12]	; (80016a8 <MX_TIM3_Init+0xfc>)
 800169a:	f001 f875 	bl	8002788 <HAL_TIM_MspPostInit>

}
 800169e:	bf00      	nop
 80016a0:	3738      	adds	r7, #56	; 0x38
 80016a2:	46bd      	mov	sp, r7
 80016a4:	bd80      	pop	{r7, pc}
 80016a6:	bf00      	nop
 80016a8:	2000007c 	.word	0x2000007c
 80016ac:	40000400 	.word	0x40000400

080016b0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 80016b0:	b580      	push	{r7, lr}
 80016b2:	b086      	sub	sp, #24
 80016b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80016b6:	f107 0308 	add.w	r3, r7, #8
 80016ba:	2200      	movs	r2, #0
 80016bc:	601a      	str	r2, [r3, #0]
 80016be:	605a      	str	r2, [r3, #4]
 80016c0:	609a      	str	r2, [r3, #8]
 80016c2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80016c4:	463b      	mov	r3, r7
 80016c6:	2200      	movs	r2, #0
 80016c8:	601a      	str	r2, [r3, #0]
 80016ca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 80016cc:	4b1d      	ldr	r3, [pc, #116]	; (8001744 <MX_TIM4_Init+0x94>)
 80016ce:	4a1e      	ldr	r2, [pc, #120]	; (8001748 <MX_TIM4_Init+0x98>)
 80016d0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 99;
 80016d2:	4b1c      	ldr	r3, [pc, #112]	; (8001744 <MX_TIM4_Init+0x94>)
 80016d4:	2263      	movs	r2, #99	; 0x63
 80016d6:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 80016d8:	4b1a      	ldr	r3, [pc, #104]	; (8001744 <MX_TIM4_Init+0x94>)
 80016da:	2200      	movs	r2, #0
 80016dc:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 9999;
 80016de:	4b19      	ldr	r3, [pc, #100]	; (8001744 <MX_TIM4_Init+0x94>)
 80016e0:	f242 720f 	movw	r2, #9999	; 0x270f
 80016e4:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80016e6:	4b17      	ldr	r3, [pc, #92]	; (8001744 <MX_TIM4_Init+0x94>)
 80016e8:	2200      	movs	r2, #0
 80016ea:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80016ec:	4b15      	ldr	r3, [pc, #84]	; (8001744 <MX_TIM4_Init+0x94>)
 80016ee:	2200      	movs	r2, #0
 80016f0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 80016f2:	4814      	ldr	r0, [pc, #80]	; (8001744 <MX_TIM4_Init+0x94>)
 80016f4:	f002 f8fe 	bl	80038f4 <HAL_TIM_Base_Init>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_TIM4_Init+0x52>
  {
    Error_Handler();
 80016fe:	f000 ff87 	bl	8002610 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001702:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001706:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001708:	f107 0308 	add.w	r3, r7, #8
 800170c:	4619      	mov	r1, r3
 800170e:	480d      	ldr	r0, [pc, #52]	; (8001744 <MX_TIM4_Init+0x94>)
 8001710:	f002 fe04 	bl	800431c <HAL_TIM_ConfigClockSource>
 8001714:	4603      	mov	r3, r0
 8001716:	2b00      	cmp	r3, #0
 8001718:	d001      	beq.n	800171e <MX_TIM4_Init+0x6e>
  {
    Error_Handler();
 800171a:	f000 ff79 	bl	8002610 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 800171e:	2300      	movs	r3, #0
 8001720:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001722:	2300      	movs	r3, #0
 8001724:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001726:	463b      	mov	r3, r7
 8001728:	4619      	mov	r1, r3
 800172a:	4806      	ldr	r0, [pc, #24]	; (8001744 <MX_TIM4_Init+0x94>)
 800172c:	f003 f9b2 	bl	8004a94 <HAL_TIMEx_MasterConfigSynchronization>
 8001730:	4603      	mov	r3, r0
 8001732:	2b00      	cmp	r3, #0
 8001734:	d001      	beq.n	800173a <MX_TIM4_Init+0x8a>
  {
    Error_Handler();
 8001736:	f000 ff6b 	bl	8002610 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 800173a:	bf00      	nop
 800173c:	3718      	adds	r7, #24
 800173e:	46bd      	mov	sp, r7
 8001740:	bd80      	pop	{r7, pc}
 8001742:	bf00      	nop
 8001744:	200000c4 	.word	0x200000c4
 8001748:	40000800 	.word	0x40000800

0800174c <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 800174c:	b580      	push	{r7, lr}
 800174e:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001750:	4b11      	ldr	r3, [pc, #68]	; (8001798 <MX_USART2_UART_Init+0x4c>)
 8001752:	4a12      	ldr	r2, [pc, #72]	; (800179c <MX_USART2_UART_Init+0x50>)
 8001754:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001756:	4b10      	ldr	r3, [pc, #64]	; (8001798 <MX_USART2_UART_Init+0x4c>)
 8001758:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800175c:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 800175e:	4b0e      	ldr	r3, [pc, #56]	; (8001798 <MX_USART2_UART_Init+0x4c>)
 8001760:	2200      	movs	r2, #0
 8001762:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001764:	4b0c      	ldr	r3, [pc, #48]	; (8001798 <MX_USART2_UART_Init+0x4c>)
 8001766:	2200      	movs	r2, #0
 8001768:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 800176a:	4b0b      	ldr	r3, [pc, #44]	; (8001798 <MX_USART2_UART_Init+0x4c>)
 800176c:	2200      	movs	r2, #0
 800176e:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001770:	4b09      	ldr	r3, [pc, #36]	; (8001798 <MX_USART2_UART_Init+0x4c>)
 8001772:	220c      	movs	r2, #12
 8001774:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001776:	4b08      	ldr	r3, [pc, #32]	; (8001798 <MX_USART2_UART_Init+0x4c>)
 8001778:	2200      	movs	r2, #0
 800177a:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 800177c:	4b06      	ldr	r3, [pc, #24]	; (8001798 <MX_USART2_UART_Init+0x4c>)
 800177e:	2200      	movs	r2, #0
 8001780:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001782:	4805      	ldr	r0, [pc, #20]	; (8001798 <MX_USART2_UART_Init+0x4c>)
 8001784:	f003 fa08 	bl	8004b98 <HAL_UART_Init>
 8001788:	4603      	mov	r3, r0
 800178a:	2b00      	cmp	r3, #0
 800178c:	d001      	beq.n	8001792 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 800178e:	f000 ff3f 	bl	8002610 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001792:	bf00      	nop
 8001794:	bd80      	pop	{r7, pc}
 8001796:	bf00      	nop
 8001798:	2000010c 	.word	0x2000010c
 800179c:	40004400 	.word	0x40004400

080017a0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b08a      	sub	sp, #40	; 0x28
 80017a4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a6:	f107 0314 	add.w	r3, r7, #20
 80017aa:	2200      	movs	r2, #0
 80017ac:	601a      	str	r2, [r3, #0]
 80017ae:	605a      	str	r2, [r3, #4]
 80017b0:	609a      	str	r2, [r3, #8]
 80017b2:	60da      	str	r2, [r3, #12]
 80017b4:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80017b6:	2300      	movs	r3, #0
 80017b8:	613b      	str	r3, [r7, #16]
 80017ba:	4b2d      	ldr	r3, [pc, #180]	; (8001870 <MX_GPIO_Init+0xd0>)
 80017bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017be:	4a2c      	ldr	r2, [pc, #176]	; (8001870 <MX_GPIO_Init+0xd0>)
 80017c0:	f043 0304 	orr.w	r3, r3, #4
 80017c4:	6313      	str	r3, [r2, #48]	; 0x30
 80017c6:	4b2a      	ldr	r3, [pc, #168]	; (8001870 <MX_GPIO_Init+0xd0>)
 80017c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017ca:	f003 0304 	and.w	r3, r3, #4
 80017ce:	613b      	str	r3, [r7, #16]
 80017d0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 80017d2:	2300      	movs	r3, #0
 80017d4:	60fb      	str	r3, [r7, #12]
 80017d6:	4b26      	ldr	r3, [pc, #152]	; (8001870 <MX_GPIO_Init+0xd0>)
 80017d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017da:	4a25      	ldr	r2, [pc, #148]	; (8001870 <MX_GPIO_Init+0xd0>)
 80017dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80017e0:	6313      	str	r3, [r2, #48]	; 0x30
 80017e2:	4b23      	ldr	r3, [pc, #140]	; (8001870 <MX_GPIO_Init+0xd0>)
 80017e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017e6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80017ea:	60fb      	str	r3, [r7, #12]
 80017ec:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ee:	2300      	movs	r3, #0
 80017f0:	60bb      	str	r3, [r7, #8]
 80017f2:	4b1f      	ldr	r3, [pc, #124]	; (8001870 <MX_GPIO_Init+0xd0>)
 80017f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80017f6:	4a1e      	ldr	r2, [pc, #120]	; (8001870 <MX_GPIO_Init+0xd0>)
 80017f8:	f043 0301 	orr.w	r3, r3, #1
 80017fc:	6313      	str	r3, [r2, #48]	; 0x30
 80017fe:	4b1c      	ldr	r3, [pc, #112]	; (8001870 <MX_GPIO_Init+0xd0>)
 8001800:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001802:	f003 0301 	and.w	r3, r3, #1
 8001806:	60bb      	str	r3, [r7, #8]
 8001808:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800180a:	2300      	movs	r3, #0
 800180c:	607b      	str	r3, [r7, #4]
 800180e:	4b18      	ldr	r3, [pc, #96]	; (8001870 <MX_GPIO_Init+0xd0>)
 8001810:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001812:	4a17      	ldr	r2, [pc, #92]	; (8001870 <MX_GPIO_Init+0xd0>)
 8001814:	f043 0302 	orr.w	r3, r3, #2
 8001818:	6313      	str	r3, [r2, #48]	; 0x30
 800181a:	4b15      	ldr	r3, [pc, #84]	; (8001870 <MX_GPIO_Init+0xd0>)
 800181c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800181e:	f003 0302 	and.w	r3, r3, #2
 8001822:	607b      	str	r3, [r7, #4]
 8001824:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001826:	2200      	movs	r2, #0
 8001828:	2120      	movs	r1, #32
 800182a:	4812      	ldr	r0, [pc, #72]	; (8001874 <MX_GPIO_Init+0xd4>)
 800182c:	f001 fbb0 	bl	8002f90 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001830:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001834:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001836:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 800183a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800183c:	2300      	movs	r3, #0
 800183e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001840:	f107 0314 	add.w	r3, r7, #20
 8001844:	4619      	mov	r1, r3
 8001846:	480c      	ldr	r0, [pc, #48]	; (8001878 <MX_GPIO_Init+0xd8>)
 8001848:	f001 fa1e 	bl	8002c88 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 800184c:	2320      	movs	r3, #32
 800184e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001850:	2301      	movs	r3, #1
 8001852:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001854:	2300      	movs	r3, #0
 8001856:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001858:	2300      	movs	r3, #0
 800185a:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 800185c:	f107 0314 	add.w	r3, r7, #20
 8001860:	4619      	mov	r1, r3
 8001862:	4804      	ldr	r0, [pc, #16]	; (8001874 <MX_GPIO_Init+0xd4>)
 8001864:	f001 fa10 	bl	8002c88 <HAL_GPIO_Init>

}
 8001868:	bf00      	nop
 800186a:	3728      	adds	r7, #40	; 0x28
 800186c:	46bd      	mov	sp, r7
 800186e:	bd80      	pop	{r7, pc}
 8001870:	40023800 	.word	0x40023800
 8001874:	40020000 	.word	0x40020000
 8001878:	40020800 	.word	0x40020800

0800187c <Unwrap>:

/* USER CODE BEGIN 4 */
void Unwrap()
{
 800187c:	b480      	push	{r7}
 800187e:	af00      	add	r7, sp, #0
	angle_before = angle;
 8001880:	4b2c      	ldr	r3, [pc, #176]	; (8001934 <Unwrap+0xb8>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4a2c      	ldr	r2, [pc, #176]	; (8001938 <Unwrap+0xbc>)
 8001886:	6013      	str	r3, [r2, #0]
	angle = Rads;
 8001888:	4b2c      	ldr	r3, [pc, #176]	; (800193c <Unwrap+0xc0>)
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	4a29      	ldr	r2, [pc, #164]	; (8001934 <Unwrap+0xb8>)
 800188e:	6013      	str	r3, [r2, #0]
	angle_base_before = angle_base;
 8001890:	4b2b      	ldr	r3, [pc, #172]	; (8001940 <Unwrap+0xc4>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4a2b      	ldr	r2, [pc, #172]	; (8001944 <Unwrap+0xc8>)
 8001896:	6013      	str	r3, [r2, #0]
	if ((angle - angle_before) <= -threshold){
 8001898:	4b26      	ldr	r3, [pc, #152]	; (8001934 <Unwrap+0xb8>)
 800189a:	ed93 7a00 	vldr	s14, [r3]
 800189e:	4b26      	ldr	r3, [pc, #152]	; (8001938 <Unwrap+0xbc>)
 80018a0:	edd3 7a00 	vldr	s15, [r3]
 80018a4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80018a8:	4b27      	ldr	r3, [pc, #156]	; (8001948 <Unwrap+0xcc>)
 80018aa:	edd3 7a00 	vldr	s15, [r3]
 80018ae:	eef1 7a67 	vneg.f32	s15, s15
 80018b2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018ba:	d80b      	bhi.n	80018d4 <Unwrap+0x58>
		angle_base = angle_base_before + angle_max;
 80018bc:	4b21      	ldr	r3, [pc, #132]	; (8001944 <Unwrap+0xc8>)
 80018be:	ed93 7a00 	vldr	s14, [r3]
 80018c2:	4b22      	ldr	r3, [pc, #136]	; (800194c <Unwrap+0xd0>)
 80018c4:	edd3 7a00 	vldr	s15, [r3]
 80018c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018cc:	4b1c      	ldr	r3, [pc, #112]	; (8001940 <Unwrap+0xc4>)
 80018ce:	edc3 7a00 	vstr	s15, [r3]
 80018d2:	e01f      	b.n	8001914 <Unwrap+0x98>
	}
	else if ((angle - angle_before) >= threshold){
 80018d4:	4b17      	ldr	r3, [pc, #92]	; (8001934 <Unwrap+0xb8>)
 80018d6:	ed93 7a00 	vldr	s14, [r3]
 80018da:	4b17      	ldr	r3, [pc, #92]	; (8001938 <Unwrap+0xbc>)
 80018dc:	edd3 7a00 	vldr	s15, [r3]
 80018e0:	ee37 7a67 	vsub.f32	s14, s14, s15
 80018e4:	4b18      	ldr	r3, [pc, #96]	; (8001948 <Unwrap+0xcc>)
 80018e6:	edd3 7a00 	vldr	s15, [r3]
 80018ea:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80018ee:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018f2:	db0b      	blt.n	800190c <Unwrap+0x90>
		angle_base = angle_base_before - angle_max;
 80018f4:	4b13      	ldr	r3, [pc, #76]	; (8001944 <Unwrap+0xc8>)
 80018f6:	ed93 7a00 	vldr	s14, [r3]
 80018fa:	4b14      	ldr	r3, [pc, #80]	; (800194c <Unwrap+0xd0>)
 80018fc:	edd3 7a00 	vldr	s15, [r3]
 8001900:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001904:	4b0e      	ldr	r3, [pc, #56]	; (8001940 <Unwrap+0xc4>)
 8001906:	edc3 7a00 	vstr	s15, [r3]
 800190a:	e003      	b.n	8001914 <Unwrap+0x98>
	}
	else{
		angle_base = angle_base_before;
 800190c:	4b0d      	ldr	r3, [pc, #52]	; (8001944 <Unwrap+0xc8>)
 800190e:	681b      	ldr	r3, [r3, #0]
 8001910:	4a0b      	ldr	r2, [pc, #44]	; (8001940 <Unwrap+0xc4>)
 8001912:	6013      	str	r3, [r2, #0]
	}
	angle_sum = angle + angle_base;
 8001914:	4b07      	ldr	r3, [pc, #28]	; (8001934 <Unwrap+0xb8>)
 8001916:	ed93 7a00 	vldr	s14, [r3]
 800191a:	4b09      	ldr	r3, [pc, #36]	; (8001940 <Unwrap+0xc4>)
 800191c:	edd3 7a00 	vldr	s15, [r3]
 8001920:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001924:	4b0a      	ldr	r3, [pc, #40]	; (8001950 <Unwrap+0xd4>)
 8001926:	edc3 7a00 	vstr	s15, [r3]
}
 800192a:	bf00      	nop
 800192c:	46bd      	mov	sp, r7
 800192e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001932:	4770      	bx	lr
 8001934:	20000154 	.word	0x20000154
 8001938:	20000158 	.word	0x20000158
 800193c:	20000150 	.word	0x20000150
 8001940:	20000164 	.word	0x20000164
 8001944:	20000160 	.word	0x20000160
 8001948:	20000000 	.word	0x20000000
 800194c:	20000004 	.word	0x20000004
 8001950:	2000015c 	.word	0x2000015c

08001954 <prediction>:

void prediction(){
 8001954:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001956:	b0e5      	sub	sp, #404	; 0x194
 8001958:	af14      	add	r7, sp, #80	; 0x50
	x_new = multiply(A, x);
 800195a:	4b7a      	ldr	r3, [pc, #488]	; (8001b44 <prediction+0x1f0>)
 800195c:	607b      	str	r3, [r7, #4]
 800195e:	f107 0c08 	add.w	ip, r7, #8
 8001962:	4e79      	ldr	r6, [pc, #484]	; (8001b48 <prediction+0x1f4>)
 8001964:	4b79      	ldr	r3, [pc, #484]	; (8001b4c <prediction+0x1f8>)
 8001966:	ac08      	add	r4, sp, #32
 8001968:	461d      	mov	r5, r3
 800196a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800196c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800196e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001970:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001972:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001976:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800197a:	466d      	mov	r5, sp
 800197c:	f106 040c 	add.w	r4, r6, #12
 8001980:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001982:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001984:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001988:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800198c:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001990:	4660      	mov	r0, ip
 8001992:	f7ff fbcb 	bl	800112c <multiply>
 8001996:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 800199a:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 800199e:	687c      	ldr	r4, [r7, #4]
 80019a0:	461d      	mov	r5, r3
 80019a2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019a4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019a6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019a8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019aa:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80019ae:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	P_new = sum(multiply(multiply(A, P), transpose(A)), multiply(multiply(G, Q), transpose(G)));
 80019b2:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 80019b6:	f5a3 7c84 	sub.w	ip, r3, #264	; 0x108
 80019ba:	4e63      	ldr	r6, [pc, #396]	; (8001b48 <prediction+0x1f4>)
 80019bc:	4b64      	ldr	r3, [pc, #400]	; (8001b50 <prediction+0x1fc>)
 80019be:	ac08      	add	r4, sp, #32
 80019c0:	461d      	mov	r5, r3
 80019c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019c6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80019c8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80019ca:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80019ce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80019d2:	466d      	mov	r5, sp
 80019d4:	f106 040c 	add.w	r4, r6, #12
 80019d8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019da:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019dc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 80019e0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 80019e4:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 80019e8:	4660      	mov	r0, ip
 80019ea:	f7ff fb9f 	bl	800112c <multiply>
 80019ee:	f107 0c64 	add.w	ip, r7, #100	; 0x64
 80019f2:	4e55      	ldr	r6, [pc, #340]	; (8001b48 <prediction+0x1f4>)
 80019f4:	466d      	mov	r5, sp
 80019f6:	f106 040c 	add.w	r4, r6, #12
 80019fa:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 80019fc:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 80019fe:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001a02:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001a06:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001a0a:	4660      	mov	r0, ip
 8001a0c:	f7ff fc38 	bl	8001280 <transpose>
 8001a10:	f107 0c90 	add.w	ip, r7, #144	; 0x90
 8001a14:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8001a18:	f5a3 7684 	sub.w	r6, r3, #264	; 0x108
 8001a1c:	ad08      	add	r5, sp, #32
 8001a1e:	f107 0464 	add.w	r4, r7, #100	; 0x64
 8001a22:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a24:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a26:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a28:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a2a:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001a2e:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001a32:	466d      	mov	r5, sp
 8001a34:	f106 040c 	add.w	r4, r6, #12
 8001a38:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a3a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a3c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001a40:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001a44:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001a48:	4660      	mov	r0, ip
 8001a4a:	f7ff fb6f 	bl	800112c <multiply>
 8001a4e:	f107 0cbc 	add.w	ip, r7, #188	; 0xbc
 8001a52:	4e40      	ldr	r6, [pc, #256]	; (8001b54 <prediction+0x200>)
 8001a54:	4b40      	ldr	r3, [pc, #256]	; (8001b58 <prediction+0x204>)
 8001a56:	ac08      	add	r4, sp, #32
 8001a58:	461d      	mov	r5, r3
 8001a5a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a5c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a5e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001a60:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001a62:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001a66:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001a6a:	466d      	mov	r5, sp
 8001a6c:	f106 040c 	add.w	r4, r6, #12
 8001a70:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a72:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a74:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001a78:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001a7c:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001a80:	4660      	mov	r0, ip
 8001a82:	f7ff fb53 	bl	800112c <multiply>
 8001a86:	f107 0ce8 	add.w	ip, r7, #232	; 0xe8
 8001a8a:	4e32      	ldr	r6, [pc, #200]	; (8001b54 <prediction+0x200>)
 8001a8c:	466d      	mov	r5, sp
 8001a8e:	f106 040c 	add.w	r4, r6, #12
 8001a92:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001a94:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001a96:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001a9a:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001a9e:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001aa2:	4660      	mov	r0, ip
 8001aa4:	f7ff fbec 	bl	8001280 <transpose>
 8001aa8:	f507 768a 	add.w	r6, r7, #276	; 0x114
 8001aac:	ad08      	add	r5, sp, #32
 8001aae:	f107 04e8 	add.w	r4, r7, #232	; 0xe8
 8001ab2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ab4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ab6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ab8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001aba:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001abe:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001ac2:	466d      	mov	r5, sp
 8001ac4:	f107 04c8 	add.w	r4, r7, #200	; 0xc8
 8001ac8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001aca:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001acc:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001ad0:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001ad4:	f107 03bc 	add.w	r3, r7, #188	; 0xbc
 8001ad8:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ada:	4630      	mov	r0, r6
 8001adc:	f7ff fb26 	bl	800112c <multiply>
 8001ae0:	4b1e      	ldr	r3, [pc, #120]	; (8001b5c <prediction+0x208>)
 8001ae2:	607b      	str	r3, [r7, #4]
 8001ae4:	f107 0608 	add.w	r6, r7, #8
 8001ae8:	ad08      	add	r5, sp, #32
 8001aea:	f507 748a 	add.w	r4, r7, #276	; 0x114
 8001aee:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001af0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001af2:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001af4:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001af6:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001afa:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001afe:	466d      	mov	r5, sp
 8001b00:	f107 049c 	add.w	r4, r7, #156	; 0x9c
 8001b04:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b06:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b08:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001b0c:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001b10:	f107 0390 	add.w	r3, r7, #144	; 0x90
 8001b14:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001b16:	4630      	mov	r0, r6
 8001b18:	f7ff f9f4 	bl	8000f04 <sum>
 8001b1c:	f507 73a0 	add.w	r3, r7, #320	; 0x140
 8001b20:	f5a3 739c 	sub.w	r3, r3, #312	; 0x138
 8001b24:	687c      	ldr	r4, [r7, #4]
 8001b26:	461d      	mov	r5, r3
 8001b28:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b2a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b30:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b34:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8001b38:	bf00      	nop
 8001b3a:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 8001b3e:	46bd      	mov	sp, r7
 8001b40:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b42:	bf00      	nop
 8001b44:	20000364 	.word	0x20000364
 8001b48:	200001ac 	.word	0x200001ac
 8001b4c:	20000338 	.word	0x20000338
 8001b50:	20000390 	.word	0x20000390
 8001b54:	200001d8 	.word	0x200001d8
 8001b58:	20000204 	.word	0x20000204
 8001b5c:	200003bc 	.word	0x200003bc

08001b60 <update>:

void update(){
 8001b60:	b5f0      	push	{r4, r5, r6, r7, lr}
 8001b62:	f5ad 7d0d 	sub.w	sp, sp, #564	; 0x234
 8001b66:	af14      	add	r7, sp, #80	; 0x50
	static Mat sumK;
	sumK = sum(R, multiply(multiply(C, P_new), transpose(C)));
 8001b68:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 8001b6c:	f5a3 7cb0 	sub.w	ip, r3, #352	; 0x160
 8001b70:	4ec7      	ldr	r6, [pc, #796]	; (8001e90 <update+0x330>)
 8001b72:	4bc8      	ldr	r3, [pc, #800]	; (8001e94 <update+0x334>)
 8001b74:	ac08      	add	r4, sp, #32
 8001b76:	461d      	mov	r5, r3
 8001b78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b7c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001b7e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001b80:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001b84:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001b88:	466d      	mov	r5, sp
 8001b8a:	f106 040c 	add.w	r4, r6, #12
 8001b8e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001b90:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001b92:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001b96:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001b9a:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001b9e:	4660      	mov	r0, ip
 8001ba0:	f7ff fac4 	bl	800112c <multiply>
 8001ba4:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 8001ba8:	f5a3 7c9a 	sub.w	ip, r3, #308	; 0x134
 8001bac:	4eb8      	ldr	r6, [pc, #736]	; (8001e90 <update+0x330>)
 8001bae:	466d      	mov	r5, sp
 8001bb0:	f106 040c 	add.w	r4, r6, #12
 8001bb4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001bb6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001bb8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001bbc:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001bc0:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001bc4:	4660      	mov	r0, ip
 8001bc6:	f7ff fb5b 	bl	8001280 <transpose>
 8001bca:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 8001bce:	f5a3 7c84 	sub.w	ip, r3, #264	; 0x108
 8001bd2:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 8001bd6:	f5a3 76b0 	sub.w	r6, r3, #352	; 0x160
 8001bda:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 8001bde:	f5a3 739a 	sub.w	r3, r3, #308	; 0x134
 8001be2:	ac08      	add	r4, sp, #32
 8001be4:	461d      	mov	r5, r3
 8001be6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001be8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001bea:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001bec:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001bee:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001bf2:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001bf6:	466d      	mov	r5, sp
 8001bf8:	f106 040c 	add.w	r4, r6, #12
 8001bfc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001bfe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c00:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001c04:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001c08:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001c0c:	4660      	mov	r0, ip
 8001c0e:	f7ff fa8d 	bl	800112c <multiply>
 8001c12:	4ba1      	ldr	r3, [pc, #644]	; (8001e98 <update+0x338>)
 8001c14:	607b      	str	r3, [r7, #4]
 8001c16:	f107 0c08 	add.w	ip, r7, #8
 8001c1a:	4ea0      	ldr	r6, [pc, #640]	; (8001e9c <update+0x33c>)
 8001c1c:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 8001c20:	f5a3 7384 	sub.w	r3, r3, #264	; 0x108
 8001c24:	ac08      	add	r4, sp, #32
 8001c26:	461d      	mov	r5, r3
 8001c28:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c2a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c2c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c2e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c30:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001c34:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001c38:	466d      	mov	r5, sp
 8001c3a:	f106 040c 	add.w	r4, r6, #12
 8001c3e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001c40:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001c42:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001c46:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001c4a:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001c4e:	4660      	mov	r0, ip
 8001c50:	f7ff f958 	bl	8000f04 <sum>
 8001c54:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 8001c58:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001c5c:	687c      	ldr	r4, [r7, #4]
 8001c5e:	461d      	mov	r5, r3
 8001c60:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c62:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c64:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001c66:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001c68:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001c6c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	float data_sumK[9] = {1/sumK.entries[0][0]};
 8001c70:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 8001c74:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001c78:	4618      	mov	r0, r3
 8001c7a:	2324      	movs	r3, #36	; 0x24
 8001c7c:	461a      	mov	r2, r3
 8001c7e:	2100      	movs	r1, #0
 8001c80:	f003 fa70 	bl	8005164 <memset>
 8001c84:	4b84      	ldr	r3, [pc, #528]	; (8001e98 <update+0x338>)
 8001c86:	ed93 7a02 	vldr	s14, [r3, #8]
 8001c8a:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001c8e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001c92:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 8001c96:	f5a3 73c2 	sub.w	r3, r3, #388	; 0x184
 8001c9a:	edc3 7a00 	vstr	s15, [r3]
	sumK = newmat(1, 1, data_sumK);
 8001c9e:	4c7e      	ldr	r4, [pc, #504]	; (8001e98 <update+0x338>)
 8001ca0:	f107 0008 	add.w	r0, r7, #8
 8001ca4:	f107 035c 	add.w	r3, r7, #92	; 0x5c
 8001ca8:	2201      	movs	r2, #1
 8001caa:	2101      	movs	r1, #1
 8001cac:	f7ff f8e4 	bl	8000e78 <newmat>
 8001cb0:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 8001cb4:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001cb8:	461d      	mov	r5, r3
 8001cba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001cbc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001cbe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001cc0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001cc2:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001cc6:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	K = multiply(multiply(P_new, transpose(C)), sumK);
 8001cca:	f507 7c82 	add.w	ip, r7, #260	; 0x104
 8001cce:	4e70      	ldr	r6, [pc, #448]	; (8001e90 <update+0x330>)
 8001cd0:	466d      	mov	r5, sp
 8001cd2:	f106 040c 	add.w	r4, r6, #12
 8001cd6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cd8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001cda:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001cde:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001ce2:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001ce6:	4660      	mov	r0, ip
 8001ce8:	f7ff faca 	bl	8001280 <transpose>
 8001cec:	f507 7c98 	add.w	ip, r7, #304	; 0x130
 8001cf0:	4e68      	ldr	r6, [pc, #416]	; (8001e94 <update+0x334>)
 8001cf2:	ad08      	add	r5, sp, #32
 8001cf4:	f507 7482 	add.w	r4, r7, #260	; 0x104
 8001cf8:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cfa:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001cfc:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001cfe:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d00:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001d04:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001d08:	466d      	mov	r5, sp
 8001d0a:	f106 040c 	add.w	r4, r6, #12
 8001d0e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d10:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d12:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001d16:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001d1a:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001d1e:	4660      	mov	r0, ip
 8001d20:	f7ff fa04 	bl	800112c <multiply>
 8001d24:	4b5e      	ldr	r3, [pc, #376]	; (8001ea0 <update+0x340>)
 8001d26:	607b      	str	r3, [r7, #4]
 8001d28:	f107 0608 	add.w	r6, r7, #8
 8001d2c:	4b5a      	ldr	r3, [pc, #360]	; (8001e98 <update+0x338>)
 8001d2e:	ac08      	add	r4, sp, #32
 8001d30:	461d      	mov	r5, r3
 8001d32:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d34:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d36:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d38:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d3a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001d3e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001d42:	466d      	mov	r5, sp
 8001d44:	f507 749e 	add.w	r4, r7, #316	; 0x13c
 8001d48:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001d4a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001d4c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001d50:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001d54:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8001d58:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d5a:	4630      	mov	r0, r6
 8001d5c:	f7ff f9e6 	bl	800112c <multiply>
 8001d60:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 8001d64:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001d68:	687c      	ldr	r4, [r7, #4]
 8001d6a:	461d      	mov	r5, r3
 8001d6c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d6e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d70:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d72:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d74:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001d78:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	P = multiply(minus(I, multiply(K, C)), P_new);
 8001d7c:	f507 7cae 	add.w	ip, r7, #348	; 0x15c
 8001d80:	4e47      	ldr	r6, [pc, #284]	; (8001ea0 <update+0x340>)
 8001d82:	4b43      	ldr	r3, [pc, #268]	; (8001e90 <update+0x330>)
 8001d84:	ac08      	add	r4, sp, #32
 8001d86:	461d      	mov	r5, r3
 8001d88:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d8a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d8c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001d8e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001d90:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001d94:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001d98:	466d      	mov	r5, sp
 8001d9a:	f106 040c 	add.w	r4, r6, #12
 8001d9e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001da0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001da2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001da6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001daa:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001dae:	4660      	mov	r0, ip
 8001db0:	f7ff f9bc 	bl	800112c <multiply>
 8001db4:	f507 7cc4 	add.w	ip, r7, #392	; 0x188
 8001db8:	4e3a      	ldr	r6, [pc, #232]	; (8001ea4 <update+0x344>)
 8001dba:	ad08      	add	r5, sp, #32
 8001dbc:	f507 74ae 	add.w	r4, r7, #348	; 0x15c
 8001dc0:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001dc2:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001dc4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001dc6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001dc8:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8001dcc:	e885 0007 	stmia.w	r5, {r0, r1, r2}
 8001dd0:	466d      	mov	r5, sp
 8001dd2:	f106 040c 	add.w	r4, r6, #12
 8001dd6:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001dd8:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001dda:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001dde:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001de2:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001de6:	4660      	mov	r0, ip
 8001de8:	f7ff f916 	bl	8001018 <minus>
 8001dec:	4b2e      	ldr	r3, [pc, #184]	; (8001ea8 <update+0x348>)
 8001dee:	607b      	str	r3, [r7, #4]
 8001df0:	f107 0608 	add.w	r6, r7, #8
 8001df4:	4b27      	ldr	r3, [pc, #156]	; (8001e94 <update+0x334>)
 8001df6:	ac08      	add	r4, sp, #32
 8001df8:	461d      	mov	r5, r3
 8001dfa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001dfc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001dfe:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e00:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e02:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001e06:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001e0a:	466d      	mov	r5, sp
 8001e0c:	f507 74ca 	add.w	r4, r7, #404	; 0x194
 8001e10:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001e12:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001e14:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001e18:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001e1c:	f507 73c4 	add.w	r3, r7, #392	; 0x188
 8001e20:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e22:	4630      	mov	r0, r6
 8001e24:	f7ff f982 	bl	800112c <multiply>
 8001e28:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 8001e2c:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001e30:	687c      	ldr	r4, [r7, #4]
 8001e32:	461d      	mov	r5, r3
 8001e34:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e36:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e38:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e3a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e3c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001e40:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	float data_input[9] = {angle_sum};
 8001e44:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 8001e48:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001e4c:	4618      	mov	r0, r3
 8001e4e:	2324      	movs	r3, #36	; 0x24
 8001e50:	461a      	mov	r2, r3
 8001e52:	2100      	movs	r1, #0
 8001e54:	f003 f986 	bl	8005164 <memset>
 8001e58:	4b14      	ldr	r3, [pc, #80]	; (8001eac <update+0x34c>)
 8001e5a:	681a      	ldr	r2, [r3, #0]
 8001e5c:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 8001e60:	f5a3 73d4 	sub.w	r3, r3, #424	; 0x1a8
 8001e64:	601a      	str	r2, [r3, #0]
	input = newmat(1, 1, data_input);
 8001e66:	4c12      	ldr	r4, [pc, #72]	; (8001eb0 <update+0x350>)
 8001e68:	f107 0008 	add.w	r0, r7, #8
 8001e6c:	f107 0338 	add.w	r3, r7, #56	; 0x38
 8001e70:	2201      	movs	r2, #1
 8001e72:	2101      	movs	r1, #1
 8001e74:	f7ff f800 	bl	8000e78 <newmat>
 8001e78:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 8001e7c:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001e80:	461d      	mov	r5, r3
 8001e82:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e84:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e86:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001e88:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001e8a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001e8e:	e011      	b.n	8001eb4 <update+0x354>
 8001e90:	2000025c 	.word	0x2000025c
 8001e94:	200003bc 	.word	0x200003bc
 8001e98:	200003e8 	.word	0x200003e8
 8001e9c:	20000288 	.word	0x20000288
 8001ea0:	20000230 	.word	0x20000230
 8001ea4:	20000180 	.word	0x20000180
 8001ea8:	20000390 	.word	0x20000390
 8001eac:	2000015c 	.word	0x2000015c
 8001eb0:	200002b4 	.word	0x200002b4
 8001eb4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	y_old = multiply(C, x_new);
 8001eb8:	4b52      	ldr	r3, [pc, #328]	; (8002004 <update+0x4a4>)
 8001eba:	607b      	str	r3, [r7, #4]
 8001ebc:	f107 0c08 	add.w	ip, r7, #8
 8001ec0:	4e51      	ldr	r6, [pc, #324]	; (8002008 <update+0x4a8>)
 8001ec2:	4b52      	ldr	r3, [pc, #328]	; (800200c <update+0x4ac>)
 8001ec4:	ac08      	add	r4, sp, #32
 8001ec6:	461d      	mov	r5, r3
 8001ec8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001eca:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ecc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001ece:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ed0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001ed4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001ed8:	466d      	mov	r5, sp
 8001eda:	f106 040c 	add.w	r4, r6, #12
 8001ede:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001ee0:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001ee2:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001ee6:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001eea:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001eee:	4660      	mov	r0, ip
 8001ef0:	f7ff f91c 	bl	800112c <multiply>
 8001ef4:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 8001ef8:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001efc:	687c      	ldr	r4, [r7, #4]
 8001efe:	461d      	mov	r5, r3
 8001f00:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f02:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f04:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f06:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f08:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001f0c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	y = minus(input, y_old);
 8001f10:	4b3f      	ldr	r3, [pc, #252]	; (8002010 <update+0x4b0>)
 8001f12:	607b      	str	r3, [r7, #4]
 8001f14:	f107 0c08 	add.w	ip, r7, #8
 8001f18:	4e3e      	ldr	r6, [pc, #248]	; (8002014 <update+0x4b4>)
 8001f1a:	4b3a      	ldr	r3, [pc, #232]	; (8002004 <update+0x4a4>)
 8001f1c:	ac08      	add	r4, sp, #32
 8001f1e:	461d      	mov	r5, r3
 8001f20:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f22:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f24:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f26:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f28:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001f2c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001f30:	466d      	mov	r5, sp
 8001f32:	f106 040c 	add.w	r4, r6, #12
 8001f36:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f38:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f3a:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001f3e:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001f42:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001f46:	4660      	mov	r0, ip
 8001f48:	f7ff f866 	bl	8001018 <minus>
 8001f4c:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 8001f50:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001f54:	687c      	ldr	r4, [r7, #4]
 8001f56:	461d      	mov	r5, r3
 8001f58:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f5a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f5c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f5e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f60:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001f64:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	x = sum(multiply(K, y), x_new);
 8001f68:	f507 7cda 	add.w	ip, r7, #436	; 0x1b4
 8001f6c:	4e2a      	ldr	r6, [pc, #168]	; (8002018 <update+0x4b8>)
 8001f6e:	4b28      	ldr	r3, [pc, #160]	; (8002010 <update+0x4b0>)
 8001f70:	ac08      	add	r4, sp, #32
 8001f72:	461d      	mov	r5, r3
 8001f74:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f76:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f78:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001f7a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001f7c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001f80:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001f84:	466d      	mov	r5, sp
 8001f86:	f106 040c 	add.w	r4, r6, #12
 8001f8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001f8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001f8e:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001f92:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001f96:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 8001f9a:	4660      	mov	r0, ip
 8001f9c:	f7ff f8c6 	bl	800112c <multiply>
 8001fa0:	4b1e      	ldr	r3, [pc, #120]	; (800201c <update+0x4bc>)
 8001fa2:	607b      	str	r3, [r7, #4]
 8001fa4:	f107 0608 	add.w	r6, r7, #8
 8001fa8:	4b18      	ldr	r3, [pc, #96]	; (800200c <update+0x4ac>)
 8001faa:	ac08      	add	r4, sp, #32
 8001fac:	461d      	mov	r5, r3
 8001fae:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fb0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001fb2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fb4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001fb6:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001fba:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8001fbe:	466d      	mov	r5, sp
 8001fc0:	f507 74e0 	add.w	r4, r7, #448	; 0x1c0
 8001fc4:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8001fc6:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001fc8:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8001fcc:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001fd0:	f507 73da 	add.w	r3, r7, #436	; 0x1b4
 8001fd4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001fd6:	4630      	mov	r0, r6
 8001fd8:	f7fe ff94 	bl	8000f04 <sum>
 8001fdc:	f507 73f0 	add.w	r3, r7, #480	; 0x1e0
 8001fe0:	f5a3 73ec 	sub.w	r3, r3, #472	; 0x1d8
 8001fe4:	687c      	ldr	r4, [r7, #4]
 8001fe6:	461d      	mov	r5, r3
 8001fe8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001fec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8001fee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8001ff0:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8001ff4:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8001ff8:	bf00      	nop
 8001ffa:	f507 77f2 	add.w	r7, r7, #484	; 0x1e4
 8001ffe:	46bd      	mov	sp, r7
 8002000:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002002:	bf00      	nop
 8002004:	2000030c 	.word	0x2000030c
 8002008:	2000025c 	.word	0x2000025c
 800200c:	20000364 	.word	0x20000364
 8002010:	200002e0 	.word	0x200002e0
 8002014:	200002b4 	.word	0x200002b4
 8002018:	20000230 	.word	0x20000230
 800201c:	20000338 	.word	0x20000338

08002020 <kalmanfilter>:

void kalmanfilter(){
 8002020:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002022:	b0a3      	sub	sp, #140	; 0x8c
 8002024:	af14      	add	r7, sp, #80	; 0x50
	y = multiply(C, x);
 8002026:	4b1c      	ldr	r3, [pc, #112]	; (8002098 <kalmanfilter+0x78>)
 8002028:	607b      	str	r3, [r7, #4]
 800202a:	f107 0c08 	add.w	ip, r7, #8
 800202e:	4e1b      	ldr	r6, [pc, #108]	; (800209c <kalmanfilter+0x7c>)
 8002030:	4b1b      	ldr	r3, [pc, #108]	; (80020a0 <kalmanfilter+0x80>)
 8002032:	ac08      	add	r4, sp, #32
 8002034:	461d      	mov	r5, r3
 8002036:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002038:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800203a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800203c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800203e:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002042:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002046:	466d      	mov	r5, sp
 8002048:	f106 040c 	add.w	r4, r6, #12
 800204c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800204e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002050:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8002054:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8002058:	e896 000e 	ldmia.w	r6, {r1, r2, r3}
 800205c:	4660      	mov	r0, ip
 800205e:	f7ff f865 	bl	800112c <multiply>
 8002062:	687d      	ldr	r5, [r7, #4]
 8002064:	f107 0408 	add.w	r4, r7, #8
 8002068:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800206a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800206c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800206e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8002070:	e894 0007 	ldmia.w	r4, {r0, r1, r2}
 8002074:	e885 0007 	stmia.w	r5, {r0, r1, r2}
	position = y.entries[0][0];
 8002078:	4b07      	ldr	r3, [pc, #28]	; (8002098 <kalmanfilter+0x78>)
 800207a:	689b      	ldr	r3, [r3, #8]
 800207c:	4a09      	ldr	r2, [pc, #36]	; (80020a4 <kalmanfilter+0x84>)
 800207e:	6013      	str	r3, [r2, #0]
	velocity = x.entries[1][0];
 8002080:	4b07      	ldr	r3, [pc, #28]	; (80020a0 <kalmanfilter+0x80>)
 8002082:	695b      	ldr	r3, [r3, #20]
 8002084:	4a08      	ldr	r2, [pc, #32]	; (80020a8 <kalmanfilter+0x88>)
 8002086:	6013      	str	r3, [r2, #0]
	accerelation = x.entries[2][0];
 8002088:	4b05      	ldr	r3, [pc, #20]	; (80020a0 <kalmanfilter+0x80>)
 800208a:	6a1b      	ldr	r3, [r3, #32]
 800208c:	4a07      	ldr	r2, [pc, #28]	; (80020ac <kalmanfilter+0x8c>)
 800208e:	6013      	str	r3, [r2, #0]
}
 8002090:	bf00      	nop
 8002092:	373c      	adds	r7, #60	; 0x3c
 8002094:	46bd      	mov	sp, r7
 8002096:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002098:	200002e0 	.word	0x200002e0
 800209c:	2000025c 	.word	0x2000025c
 80020a0:	20000338 	.word	0x20000338
 80020a4:	20000168 	.word	0x20000168
 80020a8:	2000016c 	.word	0x2000016c
 80020ac:	20000170 	.word	0x20000170

080020b0 <setmatrix>:

void setmatrix(){
 80020b0:	b5b0      	push	{r4, r5, r7, lr}
 80020b2:	b0cc      	sub	sp, #304	; 0x130
 80020b4:	af00      	add	r7, sp, #0
	float data_I[9] = {1,0,0,0,1,0,0,0,1};
 80020b6:	4bd0      	ldr	r3, [pc, #832]	; (80023f8 <setmatrix+0x348>)
 80020b8:	f507 7486 	add.w	r4, r7, #268	; 0x10c
 80020bc:	461d      	mov	r5, r3
 80020be:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80020c0:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80020c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80020c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80020c6:	682b      	ldr	r3, [r5, #0]
 80020c8:	6023      	str	r3, [r4, #0]
	float data_A[9] = {1,dt,0.5*dt*dt,0,1,dt,0,0,1};
 80020ca:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 80020ce:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80020d2:	4bca      	ldr	r3, [pc, #808]	; (80023fc <setmatrix+0x34c>)
 80020d4:	681b      	ldr	r3, [r3, #0]
 80020d6:	f8c7 30ec 	str.w	r3, [r7, #236]	; 0xec
 80020da:	4bc8      	ldr	r3, [pc, #800]	; (80023fc <setmatrix+0x34c>)
 80020dc:	681b      	ldr	r3, [r3, #0]
 80020de:	4618      	mov	r0, r3
 80020e0:	f7fe f9de 	bl	80004a0 <__aeabi_f2d>
 80020e4:	f04f 0200 	mov.w	r2, #0
 80020e8:	4bc5      	ldr	r3, [pc, #788]	; (8002400 <setmatrix+0x350>)
 80020ea:	f7fe fa31 	bl	8000550 <__aeabi_dmul>
 80020ee:	4602      	mov	r2, r0
 80020f0:	460b      	mov	r3, r1
 80020f2:	4614      	mov	r4, r2
 80020f4:	461d      	mov	r5, r3
 80020f6:	4bc1      	ldr	r3, [pc, #772]	; (80023fc <setmatrix+0x34c>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	4618      	mov	r0, r3
 80020fc:	f7fe f9d0 	bl	80004a0 <__aeabi_f2d>
 8002100:	4602      	mov	r2, r0
 8002102:	460b      	mov	r3, r1
 8002104:	4620      	mov	r0, r4
 8002106:	4629      	mov	r1, r5
 8002108:	f7fe fa22 	bl	8000550 <__aeabi_dmul>
 800210c:	4602      	mov	r2, r0
 800210e:	460b      	mov	r3, r1
 8002110:	4610      	mov	r0, r2
 8002112:	4619      	mov	r1, r3
 8002114:	f7fe fcde 	bl	8000ad4 <__aeabi_d2f>
 8002118:	4603      	mov	r3, r0
 800211a:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
 800211e:	f04f 0300 	mov.w	r3, #0
 8002122:	f8c7 30f4 	str.w	r3, [r7, #244]	; 0xf4
 8002126:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800212a:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
 800212e:	4bb3      	ldr	r3, [pc, #716]	; (80023fc <setmatrix+0x34c>)
 8002130:	681b      	ldr	r3, [r3, #0]
 8002132:	f8c7 30fc 	str.w	r3, [r7, #252]	; 0xfc
 8002136:	f04f 0300 	mov.w	r3, #0
 800213a:	f8c7 3100 	str.w	r3, [r7, #256]	; 0x100
 800213e:	f04f 0300 	mov.w	r3, #0
 8002142:	f8c7 3104 	str.w	r3, [r7, #260]	; 0x104
 8002146:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800214a:	f8c7 3108 	str.w	r3, [r7, #264]	; 0x108
	float data_G[9] = {dt*dt,dt,1};
 800214e:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002152:	2224      	movs	r2, #36	; 0x24
 8002154:	2100      	movs	r1, #0
 8002156:	4618      	mov	r0, r3
 8002158:	f003 f804 	bl	8005164 <memset>
 800215c:	4ba7      	ldr	r3, [pc, #668]	; (80023fc <setmatrix+0x34c>)
 800215e:	ed93 7a00 	vldr	s14, [r3]
 8002162:	4ba6      	ldr	r3, [pc, #664]	; (80023fc <setmatrix+0x34c>)
 8002164:	edd3 7a00 	vldr	s15, [r3]
 8002168:	ee67 7a27 	vmul.f32	s15, s14, s15
 800216c:	edc7 7a31 	vstr	s15, [r7, #196]	; 0xc4
 8002170:	4ba2      	ldr	r3, [pc, #648]	; (80023fc <setmatrix+0x34c>)
 8002172:	681b      	ldr	r3, [r3, #0]
 8002174:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8002178:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 800217c:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
	float data_C[9] = {1,0,0};
 8002180:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002184:	2224      	movs	r2, #36	; 0x24
 8002186:	2100      	movs	r1, #0
 8002188:	4618      	mov	r0, r3
 800218a:	f002 ffeb 	bl	8005164 <memset>
 800218e:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8002192:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
	float data_R[9] = {0.0033};
 8002196:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800219a:	2224      	movs	r2, #36	; 0x24
 800219c:	2100      	movs	r1, #0
 800219e:	4618      	mov	r0, r3
 80021a0:	f002 ffe0 	bl	8005164 <memset>
 80021a4:	4b97      	ldr	r3, [pc, #604]	; (8002404 <setmatrix+0x354>)
 80021a6:	67fb      	str	r3, [r7, #124]	; 0x7c
	float data_Q[9] = {0.5};
 80021a8:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80021ac:	2224      	movs	r2, #36	; 0x24
 80021ae:	2100      	movs	r1, #0
 80021b0:	4618      	mov	r0, r3
 80021b2:	f002 ffd7 	bl	8005164 <memset>
 80021b6:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 80021ba:	65bb      	str	r3, [r7, #88]	; 0x58
	float data_zero[9] = {0,0,0,0,0,0,0,0,0};
 80021bc:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80021c0:	2224      	movs	r2, #36	; 0x24
 80021c2:	2100      	movs	r1, #0
 80021c4:	4618      	mov	r0, r3
 80021c6:	f002 ffcd 	bl	8005164 <memset>

	I = newmat(3, 3, data_I);
 80021ca:	4c8f      	ldr	r4, [pc, #572]	; (8002408 <setmatrix+0x358>)
 80021cc:	4638      	mov	r0, r7
 80021ce:	f507 7386 	add.w	r3, r7, #268	; 0x10c
 80021d2:	2203      	movs	r2, #3
 80021d4:	2103      	movs	r1, #3
 80021d6:	f7fe fe4f 	bl	8000e78 <newmat>
 80021da:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80021de:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80021e2:	461d      	mov	r5, r3
 80021e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021e8:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80021ea:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80021ec:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80021f0:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	A = newmat(3, 3, data_A);
 80021f4:	4c85      	ldr	r4, [pc, #532]	; (800240c <setmatrix+0x35c>)
 80021f6:	4638      	mov	r0, r7
 80021f8:	f107 03e8 	add.w	r3, r7, #232	; 0xe8
 80021fc:	2203      	movs	r2, #3
 80021fe:	2103      	movs	r1, #3
 8002200:	f7fe fe3a 	bl	8000e78 <newmat>
 8002204:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002208:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800220c:	461d      	mov	r5, r3
 800220e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002210:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002212:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002214:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002216:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800221a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	G = newmat(3, 1, data_G);
 800221e:	4c7c      	ldr	r4, [pc, #496]	; (8002410 <setmatrix+0x360>)
 8002220:	4638      	mov	r0, r7
 8002222:	f107 03c4 	add.w	r3, r7, #196	; 0xc4
 8002226:	2201      	movs	r2, #1
 8002228:	2103      	movs	r1, #3
 800222a:	f7fe fe25 	bl	8000e78 <newmat>
 800222e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002232:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002236:	461d      	mov	r5, r3
 8002238:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800223a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800223c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800223e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002240:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002244:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	C = newmat(1, 3, data_C);
 8002248:	4c72      	ldr	r4, [pc, #456]	; (8002414 <setmatrix+0x364>)
 800224a:	4638      	mov	r0, r7
 800224c:	f107 03a0 	add.w	r3, r7, #160	; 0xa0
 8002250:	2203      	movs	r2, #3
 8002252:	2101      	movs	r1, #1
 8002254:	f7fe fe10 	bl	8000e78 <newmat>
 8002258:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800225c:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002260:	461d      	mov	r5, r3
 8002262:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002264:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002266:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002268:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800226a:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800226e:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	R = newmat(1, 1, data_R);
 8002272:	4c69      	ldr	r4, [pc, #420]	; (8002418 <setmatrix+0x368>)
 8002274:	4638      	mov	r0, r7
 8002276:	f107 037c 	add.w	r3, r7, #124	; 0x7c
 800227a:	2201      	movs	r2, #1
 800227c:	2101      	movs	r1, #1
 800227e:	f7fe fdfb 	bl	8000e78 <newmat>
 8002282:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002286:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800228a:	461d      	mov	r5, r3
 800228c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800228e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002290:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002292:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002294:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002298:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	Q = newmat(1, 1, data_Q);
 800229c:	4c5f      	ldr	r4, [pc, #380]	; (800241c <setmatrix+0x36c>)
 800229e:	4638      	mov	r0, r7
 80022a0:	f107 0358 	add.w	r3, r7, #88	; 0x58
 80022a4:	2201      	movs	r2, #1
 80022a6:	2101      	movs	r1, #1
 80022a8:	f7fe fde6 	bl	8000e78 <newmat>
 80022ac:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80022b0:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80022b4:	461d      	mov	r5, r3
 80022b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022ba:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022bc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022be:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80022c2:	e884 0007 	stmia.w	r4, {r0, r1, r2}

	input = newmat(1, 1, data_zero);
 80022c6:	4c56      	ldr	r4, [pc, #344]	; (8002420 <setmatrix+0x370>)
 80022c8:	4638      	mov	r0, r7
 80022ca:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80022ce:	2201      	movs	r2, #1
 80022d0:	2101      	movs	r1, #1
 80022d2:	f7fe fdd1 	bl	8000e78 <newmat>
 80022d6:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80022da:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80022de:	461d      	mov	r5, r3
 80022e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022e4:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80022e6:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80022e8:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80022ec:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	K = newmat(3, 1, data_zero);
 80022f0:	4c4c      	ldr	r4, [pc, #304]	; (8002424 <setmatrix+0x374>)
 80022f2:	4638      	mov	r0, r7
 80022f4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80022f8:	2201      	movs	r2, #1
 80022fa:	2103      	movs	r1, #3
 80022fc:	f7fe fdbc 	bl	8000e78 <newmat>
 8002300:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002304:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002308:	461d      	mov	r5, r3
 800230a:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800230c:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800230e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002310:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002312:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002316:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	x = newmat(3, 1, data_zero);
 800231a:	4c43      	ldr	r4, [pc, #268]	; (8002428 <setmatrix+0x378>)
 800231c:	4638      	mov	r0, r7
 800231e:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002322:	2201      	movs	r2, #1
 8002324:	2103      	movs	r1, #3
 8002326:	f7fe fda7 	bl	8000e78 <newmat>
 800232a:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800232e:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002332:	461d      	mov	r5, r3
 8002334:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002336:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002338:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800233a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800233c:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002340:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	x_new = newmat(3, 1, data_zero);
 8002344:	4c39      	ldr	r4, [pc, #228]	; (800242c <setmatrix+0x37c>)
 8002346:	4638      	mov	r0, r7
 8002348:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800234c:	2201      	movs	r2, #1
 800234e:	2103      	movs	r1, #3
 8002350:	f7fe fd92 	bl	8000e78 <newmat>
 8002354:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002358:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800235c:	461d      	mov	r5, r3
 800235e:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002360:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002362:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002364:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002366:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800236a:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	P = newmat(3, 3, data_zero);
 800236e:	4c30      	ldr	r4, [pc, #192]	; (8002430 <setmatrix+0x380>)
 8002370:	4638      	mov	r0, r7
 8002372:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002376:	2203      	movs	r2, #3
 8002378:	2103      	movs	r1, #3
 800237a:	f7fe fd7d 	bl	8000e78 <newmat>
 800237e:	f507 7398 	add.w	r3, r7, #304	; 0x130
 8002382:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 8002386:	461d      	mov	r5, r3
 8002388:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800238a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800238c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800238e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002390:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 8002394:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	P_new = newmat(3, 3, data_zero);
 8002398:	4c26      	ldr	r4, [pc, #152]	; (8002434 <setmatrix+0x384>)
 800239a:	4638      	mov	r0, r7
 800239c:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80023a0:	2203      	movs	r2, #3
 80023a2:	2103      	movs	r1, #3
 80023a4:	f7fe fd68 	bl	8000e78 <newmat>
 80023a8:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80023ac:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80023b0:	461d      	mov	r5, r3
 80023b2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80023b4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80023b6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80023b8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80023ba:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80023be:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	y = newmat(1, 1, data_zero);
 80023c2:	4c1d      	ldr	r4, [pc, #116]	; (8002438 <setmatrix+0x388>)
 80023c4:	4638      	mov	r0, r7
 80023c6:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80023ca:	2201      	movs	r2, #1
 80023cc:	2101      	movs	r1, #1
 80023ce:	f7fe fd53 	bl	8000e78 <newmat>
 80023d2:	f507 7398 	add.w	r3, r7, #304	; 0x130
 80023d6:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 80023da:	461d      	mov	r5, r3
 80023dc:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80023de:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80023e0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80023e2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80023e4:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 80023e8:	e884 0007 	stmia.w	r4, {r0, r1, r2}
	y_old = newmat(1, 1, data_zero);
 80023ec:	4c13      	ldr	r4, [pc, #76]	; (800243c <setmatrix+0x38c>)
 80023ee:	4638      	mov	r0, r7
 80023f0:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80023f4:	2201      	movs	r2, #1
 80023f6:	e023      	b.n	8002440 <setmatrix+0x390>
 80023f8:	08006228 	.word	0x08006228
 80023fc:	20000008 	.word	0x20000008
 8002400:	3fe00000 	.word	0x3fe00000
 8002404:	3b5844d0 	.word	0x3b5844d0
 8002408:	20000180 	.word	0x20000180
 800240c:	200001ac 	.word	0x200001ac
 8002410:	200001d8 	.word	0x200001d8
 8002414:	2000025c 	.word	0x2000025c
 8002418:	20000288 	.word	0x20000288
 800241c:	20000204 	.word	0x20000204
 8002420:	200002b4 	.word	0x200002b4
 8002424:	20000230 	.word	0x20000230
 8002428:	20000338 	.word	0x20000338
 800242c:	20000364 	.word	0x20000364
 8002430:	20000390 	.word	0x20000390
 8002434:	200003bc 	.word	0x200003bc
 8002438:	200002e0 	.word	0x200002e0
 800243c:	2000030c 	.word	0x2000030c
 8002440:	2101      	movs	r1, #1
 8002442:	f7fe fd19 	bl	8000e78 <newmat>
 8002446:	f507 7398 	add.w	r3, r7, #304	; 0x130
 800244a:	f5a3 7398 	sub.w	r3, r3, #304	; 0x130
 800244e:	461d      	mov	r5, r3
 8002450:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002452:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002454:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8002456:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8002458:	e895 0007 	ldmia.w	r5, {r0, r1, r2}
 800245c:	e884 0007 	stmia.w	r4, {r0, r1, r2}
}
 8002460:	bf00      	nop
 8002462:	f507 7798 	add.w	r7, r7, #304	; 0x130
 8002466:	46bd      	mov	sp, r7
 8002468:	bdb0      	pop	{r4, r5, r7, pc}
 800246a:	bf00      	nop
 800246c:	0000      	movs	r0, r0
	...

08002470 <calPWM>:

void calPWM(){
 8002470:	b580      	push	{r7, lr}
 8002472:	b088      	sub	sp, #32
 8002474:	af00      	add	r7, sp, #0
	PWMOut1 = max(0.0, 10000*sin(ang));
 8002476:	f04f 0200 	mov.w	r2, #0
 800247a:	f04f 0300 	mov.w	r3, #0
 800247e:	e9c7 2306 	strd	r2, r3, [r7, #24]
 8002482:	4b45      	ldr	r3, [pc, #276]	; (8002598 <calPWM+0x128>)
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4618      	mov	r0, r3
 8002488:	f7fe f80a 	bl	80004a0 <__aeabi_f2d>
 800248c:	4602      	mov	r2, r0
 800248e:	460b      	mov	r3, r1
 8002490:	ec43 2b10 	vmov	d0, r2, r3
 8002494:	f002 fe70 	bl	8005178 <sin>
 8002498:	ec51 0b10 	vmov	r0, r1, d0
 800249c:	a338      	add	r3, pc, #224	; (adr r3, 8002580 <calPWM+0x110>)
 800249e:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024a2:	f7fe f855 	bl	8000550 <__aeabi_dmul>
 80024a6:	4602      	mov	r2, r0
 80024a8:	460b      	mov	r3, r1
 80024aa:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80024ae:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80024b2:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80024b6:	f7fe fadb 	bl	8000a70 <__aeabi_dcmpgt>
 80024ba:	4603      	mov	r3, r0
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d002      	beq.n	80024c6 <calPWM+0x56>
 80024c0:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80024c4:	e001      	b.n	80024ca <calPWM+0x5a>
 80024c6:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80024ca:	4610      	mov	r0, r2
 80024cc:	4619      	mov	r1, r3
 80024ce:	f7fe fb01 	bl	8000ad4 <__aeabi_d2f>
 80024d2:	4603      	mov	r3, r0
 80024d4:	4a31      	ldr	r2, [pc, #196]	; (800259c <calPWM+0x12c>)
 80024d6:	6013      	str	r3, [r2, #0]
	PWMOut2 = max(0.0, 10000*sin(ang+M_PI));
 80024d8:	f04f 0200 	mov.w	r2, #0
 80024dc:	f04f 0300 	mov.w	r3, #0
 80024e0:	e9c7 2302 	strd	r2, r3, [r7, #8]
 80024e4:	4b2c      	ldr	r3, [pc, #176]	; (8002598 <calPWM+0x128>)
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	4618      	mov	r0, r3
 80024ea:	f7fd ffd9 	bl	80004a0 <__aeabi_f2d>
 80024ee:	a326      	add	r3, pc, #152	; (adr r3, 8002588 <calPWM+0x118>)
 80024f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80024f4:	f7fd fe76 	bl	80001e4 <__adddf3>
 80024f8:	4602      	mov	r2, r0
 80024fa:	460b      	mov	r3, r1
 80024fc:	ec43 2b17 	vmov	d7, r2, r3
 8002500:	eeb0 0a47 	vmov.f32	s0, s14
 8002504:	eef0 0a67 	vmov.f32	s1, s15
 8002508:	f002 fe36 	bl	8005178 <sin>
 800250c:	ec51 0b10 	vmov	r0, r1, d0
 8002510:	a31b      	add	r3, pc, #108	; (adr r3, 8002580 <calPWM+0x110>)
 8002512:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002516:	f7fe f81b 	bl	8000550 <__aeabi_dmul>
 800251a:	4602      	mov	r2, r0
 800251c:	460b      	mov	r3, r1
 800251e:	e9c7 2300 	strd	r2, r3, [r7]
 8002522:	e9d7 2300 	ldrd	r2, r3, [r7]
 8002526:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800252a:	f7fe faa1 	bl	8000a70 <__aeabi_dcmpgt>
 800252e:	4603      	mov	r3, r0
 8002530:	2b00      	cmp	r3, #0
 8002532:	d002      	beq.n	800253a <calPWM+0xca>
 8002534:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8002538:	e001      	b.n	800253e <calPWM+0xce>
 800253a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800253e:	4610      	mov	r0, r2
 8002540:	4619      	mov	r1, r3
 8002542:	f7fe fac7 	bl	8000ad4 <__aeabi_d2f>
 8002546:	4603      	mov	r3, r0
 8002548:	4a15      	ldr	r2, [pc, #84]	; (80025a0 <calPWM+0x130>)
 800254a:	6013      	str	r3, [r2, #0]
	ang += (1.0/100.0)*M_PI;
 800254c:	4b12      	ldr	r3, [pc, #72]	; (8002598 <calPWM+0x128>)
 800254e:	681b      	ldr	r3, [r3, #0]
 8002550:	4618      	mov	r0, r3
 8002552:	f7fd ffa5 	bl	80004a0 <__aeabi_f2d>
 8002556:	a30e      	add	r3, pc, #56	; (adr r3, 8002590 <calPWM+0x120>)
 8002558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800255c:	f7fd fe42 	bl	80001e4 <__adddf3>
 8002560:	4602      	mov	r2, r0
 8002562:	460b      	mov	r3, r1
 8002564:	4610      	mov	r0, r2
 8002566:	4619      	mov	r1, r3
 8002568:	f7fe fab4 	bl	8000ad4 <__aeabi_d2f>
 800256c:	4603      	mov	r3, r0
 800256e:	4a0a      	ldr	r2, [pc, #40]	; (8002598 <calPWM+0x128>)
 8002570:	6013      	str	r3, [r2, #0]
}
 8002572:	bf00      	nop
 8002574:	3720      	adds	r7, #32
 8002576:	46bd      	mov	sp, r7
 8002578:	bd80      	pop	{r7, pc}
 800257a:	bf00      	nop
 800257c:	f3af 8000 	nop.w
 8002580:	00000000 	.word	0x00000000
 8002584:	40c38800 	.word	0x40c38800
 8002588:	54442d18 	.word	0x54442d18
 800258c:	400921fb 	.word	0x400921fb
 8002590:	9217271a 	.word	0x9217271a
 8002594:	3fa015bf 	.word	0x3fa015bf
 8002598:	20000174 	.word	0x20000174
 800259c:	20000178 	.word	0x20000178
 80025a0:	2000017c 	.word	0x2000017c
 80025a4:	00000000 	.word	0x00000000

080025a8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80025a8:	b580      	push	{r7, lr}
 80025aa:	b082      	sub	sp, #8
 80025ac:	af00      	add	r7, sp, #0
 80025ae:	6078      	str	r0, [r7, #4]
	if (htim == &htim4)
 80025b0:	687b      	ldr	r3, [r7, #4]
 80025b2:	4a13      	ldr	r2, [pc, #76]	; (8002600 <HAL_TIM_PeriodElapsedCallback+0x58>)
 80025b4:	4293      	cmp	r3, r2
 80025b6:	d11b      	bne.n	80025f0 <HAL_TIM_PeriodElapsedCallback+0x48>
	{
		Rads = (TIM1->CNT/3072.0)*(2*M_PI);
 80025b8:	4b12      	ldr	r3, [pc, #72]	; (8002604 <HAL_TIM_PeriodElapsedCallback+0x5c>)
 80025ba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80025bc:	4618      	mov	r0, r3
 80025be:	f7fd ff4d 	bl	800045c <__aeabi_ui2d>
 80025c2:	f04f 0200 	mov.w	r2, #0
 80025c6:	4b10      	ldr	r3, [pc, #64]	; (8002608 <HAL_TIM_PeriodElapsedCallback+0x60>)
 80025c8:	f7fe f8ec 	bl	80007a4 <__aeabi_ddiv>
 80025cc:	4602      	mov	r2, r0
 80025ce:	460b      	mov	r3, r1
 80025d0:	4610      	mov	r0, r2
 80025d2:	4619      	mov	r1, r3
 80025d4:	a308      	add	r3, pc, #32	; (adr r3, 80025f8 <HAL_TIM_PeriodElapsedCallback+0x50>)
 80025d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80025da:	f7fd ffb9 	bl	8000550 <__aeabi_dmul>
 80025de:	4602      	mov	r2, r0
 80025e0:	460b      	mov	r3, r1
 80025e2:	4610      	mov	r0, r2
 80025e4:	4619      	mov	r1, r3
 80025e6:	f7fe fa75 	bl	8000ad4 <__aeabi_d2f>
 80025ea:	4603      	mov	r3, r0
 80025ec:	4a07      	ldr	r2, [pc, #28]	; (800260c <HAL_TIM_PeriodElapsedCallback+0x64>)
 80025ee:	6013      	str	r3, [r2, #0]
	}
}
 80025f0:	bf00      	nop
 80025f2:	3708      	adds	r7, #8
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	54442d18 	.word	0x54442d18
 80025fc:	401921fb 	.word	0x401921fb
 8002600:	200000c4 	.word	0x200000c4
 8002604:	40010000 	.word	0x40010000
 8002608:	40a80000 	.word	0x40a80000
 800260c:	20000150 	.word	0x20000150

08002610 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002610:	b480      	push	{r7}
 8002612:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002614:	b672      	cpsid	i
}
 8002616:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002618:	e7fe      	b.n	8002618 <Error_Handler+0x8>
	...

0800261c <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800261c:	b580      	push	{r7, lr}
 800261e:	b082      	sub	sp, #8
 8002620:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002622:	2300      	movs	r3, #0
 8002624:	607b      	str	r3, [r7, #4]
 8002626:	4b10      	ldr	r3, [pc, #64]	; (8002668 <HAL_MspInit+0x4c>)
 8002628:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800262a:	4a0f      	ldr	r2, [pc, #60]	; (8002668 <HAL_MspInit+0x4c>)
 800262c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002630:	6453      	str	r3, [r2, #68]	; 0x44
 8002632:	4b0d      	ldr	r3, [pc, #52]	; (8002668 <HAL_MspInit+0x4c>)
 8002634:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002636:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800263a:	607b      	str	r3, [r7, #4]
 800263c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800263e:	2300      	movs	r3, #0
 8002640:	603b      	str	r3, [r7, #0]
 8002642:	4b09      	ldr	r3, [pc, #36]	; (8002668 <HAL_MspInit+0x4c>)
 8002644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002646:	4a08      	ldr	r2, [pc, #32]	; (8002668 <HAL_MspInit+0x4c>)
 8002648:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800264c:	6413      	str	r3, [r2, #64]	; 0x40
 800264e:	4b06      	ldr	r3, [pc, #24]	; (8002668 <HAL_MspInit+0x4c>)
 8002650:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002652:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002656:	603b      	str	r3, [r7, #0]
 8002658:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800265a:	2007      	movs	r0, #7
 800265c:	f000 fad2 	bl	8002c04 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002660:	bf00      	nop
 8002662:	3708      	adds	r7, #8
 8002664:	46bd      	mov	sp, r7
 8002666:	bd80      	pop	{r7, pc}
 8002668:	40023800 	.word	0x40023800

0800266c <HAL_TIM_Encoder_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_encoder: TIM_Encoder handle pointer
* @retval None
*/
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 800266c:	b580      	push	{r7, lr}
 800266e:	b08a      	sub	sp, #40	; 0x28
 8002670:	af00      	add	r7, sp, #0
 8002672:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002674:	f107 0314 	add.w	r3, r7, #20
 8002678:	2200      	movs	r2, #0
 800267a:	601a      	str	r2, [r3, #0]
 800267c:	605a      	str	r2, [r3, #4]
 800267e:	609a      	str	r2, [r3, #8]
 8002680:	60da      	str	r2, [r3, #12]
 8002682:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM1)
 8002684:	687b      	ldr	r3, [r7, #4]
 8002686:	681b      	ldr	r3, [r3, #0]
 8002688:	4a1d      	ldr	r2, [pc, #116]	; (8002700 <HAL_TIM_Encoder_MspInit+0x94>)
 800268a:	4293      	cmp	r3, r2
 800268c:	d134      	bne.n	80026f8 <HAL_TIM_Encoder_MspInit+0x8c>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 800268e:	2300      	movs	r3, #0
 8002690:	613b      	str	r3, [r7, #16]
 8002692:	4b1c      	ldr	r3, [pc, #112]	; (8002704 <HAL_TIM_Encoder_MspInit+0x98>)
 8002694:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002696:	4a1b      	ldr	r2, [pc, #108]	; (8002704 <HAL_TIM_Encoder_MspInit+0x98>)
 8002698:	f043 0301 	orr.w	r3, r3, #1
 800269c:	6453      	str	r3, [r2, #68]	; 0x44
 800269e:	4b19      	ldr	r3, [pc, #100]	; (8002704 <HAL_TIM_Encoder_MspInit+0x98>)
 80026a0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026a2:	f003 0301 	and.w	r3, r3, #1
 80026a6:	613b      	str	r3, [r7, #16]
 80026a8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026aa:	2300      	movs	r3, #0
 80026ac:	60fb      	str	r3, [r7, #12]
 80026ae:	4b15      	ldr	r3, [pc, #84]	; (8002704 <HAL_TIM_Encoder_MspInit+0x98>)
 80026b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026b2:	4a14      	ldr	r2, [pc, #80]	; (8002704 <HAL_TIM_Encoder_MspInit+0x98>)
 80026b4:	f043 0301 	orr.w	r3, r3, #1
 80026b8:	6313      	str	r3, [r2, #48]	; 0x30
 80026ba:	4b12      	ldr	r3, [pc, #72]	; (8002704 <HAL_TIM_Encoder_MspInit+0x98>)
 80026bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026be:	f003 0301 	and.w	r3, r3, #1
 80026c2:	60fb      	str	r3, [r7, #12]
 80026c4:	68fb      	ldr	r3, [r7, #12]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80026c6:	f44f 7340 	mov.w	r3, #768	; 0x300
 80026ca:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026cc:	2302      	movs	r3, #2
 80026ce:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d0:	2300      	movs	r3, #0
 80026d2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026d4:	2300      	movs	r3, #0
 80026d6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80026d8:	2301      	movs	r3, #1
 80026da:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026dc:	f107 0314 	add.w	r3, r7, #20
 80026e0:	4619      	mov	r1, r3
 80026e2:	4809      	ldr	r0, [pc, #36]	; (8002708 <HAL_TIM_Encoder_MspInit+0x9c>)
 80026e4:	f000 fad0 	bl	8002c88 <HAL_GPIO_Init>

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 80026e8:	2200      	movs	r2, #0
 80026ea:	2100      	movs	r1, #0
 80026ec:	201a      	movs	r0, #26
 80026ee:	f000 fa94 	bl	8002c1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 80026f2:	201a      	movs	r0, #26
 80026f4:	f000 faad 	bl	8002c52 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }

}
 80026f8:	bf00      	nop
 80026fa:	3728      	adds	r7, #40	; 0x28
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}
 8002700:	40010000 	.word	0x40010000
 8002704:	40023800 	.word	0x40023800
 8002708:	40020000 	.word	0x40020000

0800270c <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800270c:	b580      	push	{r7, lr}
 800270e:	b084      	sub	sp, #16
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	4a18      	ldr	r2, [pc, #96]	; (800277c <HAL_TIM_Base_MspInit+0x70>)
 800271a:	4293      	cmp	r3, r2
 800271c:	d10e      	bne.n	800273c <HAL_TIM_Base_MspInit+0x30>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800271e:	2300      	movs	r3, #0
 8002720:	60fb      	str	r3, [r7, #12]
 8002722:	4b17      	ldr	r3, [pc, #92]	; (8002780 <HAL_TIM_Base_MspInit+0x74>)
 8002724:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002726:	4a16      	ldr	r2, [pc, #88]	; (8002780 <HAL_TIM_Base_MspInit+0x74>)
 8002728:	f043 0302 	orr.w	r3, r3, #2
 800272c:	6413      	str	r3, [r2, #64]	; 0x40
 800272e:	4b14      	ldr	r3, [pc, #80]	; (8002780 <HAL_TIM_Base_MspInit+0x74>)
 8002730:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002732:	f003 0302 	and.w	r3, r3, #2
 8002736:	60fb      	str	r3, [r7, #12]
 8002738:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800273a:	e01a      	b.n	8002772 <HAL_TIM_Base_MspInit+0x66>
  else if(htim_base->Instance==TIM4)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	4a10      	ldr	r2, [pc, #64]	; (8002784 <HAL_TIM_Base_MspInit+0x78>)
 8002742:	4293      	cmp	r3, r2
 8002744:	d115      	bne.n	8002772 <HAL_TIM_Base_MspInit+0x66>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002746:	2300      	movs	r3, #0
 8002748:	60bb      	str	r3, [r7, #8]
 800274a:	4b0d      	ldr	r3, [pc, #52]	; (8002780 <HAL_TIM_Base_MspInit+0x74>)
 800274c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800274e:	4a0c      	ldr	r2, [pc, #48]	; (8002780 <HAL_TIM_Base_MspInit+0x74>)
 8002750:	f043 0304 	orr.w	r3, r3, #4
 8002754:	6413      	str	r3, [r2, #64]	; 0x40
 8002756:	4b0a      	ldr	r3, [pc, #40]	; (8002780 <HAL_TIM_Base_MspInit+0x74>)
 8002758:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800275a:	f003 0304 	and.w	r3, r3, #4
 800275e:	60bb      	str	r3, [r7, #8]
 8002760:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 8002762:	2200      	movs	r2, #0
 8002764:	2100      	movs	r1, #0
 8002766:	201e      	movs	r0, #30
 8002768:	f000 fa57 	bl	8002c1a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 800276c:	201e      	movs	r0, #30
 800276e:	f000 fa70 	bl	8002c52 <HAL_NVIC_EnableIRQ>
}
 8002772:	bf00      	nop
 8002774:	3710      	adds	r7, #16
 8002776:	46bd      	mov	sp, r7
 8002778:	bd80      	pop	{r7, pc}
 800277a:	bf00      	nop
 800277c:	40000400 	.word	0x40000400
 8002780:	40023800 	.word	0x40023800
 8002784:	40000800 	.word	0x40000800

08002788 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002788:	b580      	push	{r7, lr}
 800278a:	b088      	sub	sp, #32
 800278c:	af00      	add	r7, sp, #0
 800278e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002790:	f107 030c 	add.w	r3, r7, #12
 8002794:	2200      	movs	r2, #0
 8002796:	601a      	str	r2, [r3, #0]
 8002798:	605a      	str	r2, [r3, #4]
 800279a:	609a      	str	r2, [r3, #8]
 800279c:	60da      	str	r2, [r3, #12]
 800279e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM3)
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	4a12      	ldr	r2, [pc, #72]	; (80027f0 <HAL_TIM_MspPostInit+0x68>)
 80027a6:	4293      	cmp	r3, r2
 80027a8:	d11d      	bne.n	80027e6 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027aa:	2300      	movs	r3, #0
 80027ac:	60bb      	str	r3, [r7, #8]
 80027ae:	4b11      	ldr	r3, [pc, #68]	; (80027f4 <HAL_TIM_MspPostInit+0x6c>)
 80027b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027b2:	4a10      	ldr	r2, [pc, #64]	; (80027f4 <HAL_TIM_MspPostInit+0x6c>)
 80027b4:	f043 0301 	orr.w	r3, r3, #1
 80027b8:	6313      	str	r3, [r2, #48]	; 0x30
 80027ba:	4b0e      	ldr	r3, [pc, #56]	; (80027f4 <HAL_TIM_MspPostInit+0x6c>)
 80027bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027be:	f003 0301 	and.w	r3, r3, #1
 80027c2:	60bb      	str	r3, [r7, #8]
 80027c4:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80027c6:	23c0      	movs	r3, #192	; 0xc0
 80027c8:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027ca:	2302      	movs	r3, #2
 80027cc:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ce:	2300      	movs	r3, #0
 80027d0:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027d2:	2300      	movs	r3, #0
 80027d4:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80027d6:	2302      	movs	r3, #2
 80027d8:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027da:	f107 030c 	add.w	r3, r7, #12
 80027de:	4619      	mov	r1, r3
 80027e0:	4805      	ldr	r0, [pc, #20]	; (80027f8 <HAL_TIM_MspPostInit+0x70>)
 80027e2:	f000 fa51 	bl	8002c88 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 80027e6:	bf00      	nop
 80027e8:	3720      	adds	r7, #32
 80027ea:	46bd      	mov	sp, r7
 80027ec:	bd80      	pop	{r7, pc}
 80027ee:	bf00      	nop
 80027f0:	40000400 	.word	0x40000400
 80027f4:	40023800 	.word	0x40023800
 80027f8:	40020000 	.word	0x40020000

080027fc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b08a      	sub	sp, #40	; 0x28
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002804:	f107 0314 	add.w	r3, r7, #20
 8002808:	2200      	movs	r2, #0
 800280a:	601a      	str	r2, [r3, #0]
 800280c:	605a      	str	r2, [r3, #4]
 800280e:	609a      	str	r2, [r3, #8]
 8002810:	60da      	str	r2, [r3, #12]
 8002812:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	681b      	ldr	r3, [r3, #0]
 8002818:	4a19      	ldr	r2, [pc, #100]	; (8002880 <HAL_UART_MspInit+0x84>)
 800281a:	4293      	cmp	r3, r2
 800281c:	d12b      	bne.n	8002876 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800281e:	2300      	movs	r3, #0
 8002820:	613b      	str	r3, [r7, #16]
 8002822:	4b18      	ldr	r3, [pc, #96]	; (8002884 <HAL_UART_MspInit+0x88>)
 8002824:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002826:	4a17      	ldr	r2, [pc, #92]	; (8002884 <HAL_UART_MspInit+0x88>)
 8002828:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800282c:	6413      	str	r3, [r2, #64]	; 0x40
 800282e:	4b15      	ldr	r3, [pc, #84]	; (8002884 <HAL_UART_MspInit+0x88>)
 8002830:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002832:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002836:	613b      	str	r3, [r7, #16]
 8002838:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800283a:	2300      	movs	r3, #0
 800283c:	60fb      	str	r3, [r7, #12]
 800283e:	4b11      	ldr	r3, [pc, #68]	; (8002884 <HAL_UART_MspInit+0x88>)
 8002840:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002842:	4a10      	ldr	r2, [pc, #64]	; (8002884 <HAL_UART_MspInit+0x88>)
 8002844:	f043 0301 	orr.w	r3, r3, #1
 8002848:	6313      	str	r3, [r2, #48]	; 0x30
 800284a:	4b0e      	ldr	r3, [pc, #56]	; (8002884 <HAL_UART_MspInit+0x88>)
 800284c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800284e:	f003 0301 	and.w	r3, r3, #1
 8002852:	60fb      	str	r3, [r7, #12]
 8002854:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8002856:	230c      	movs	r3, #12
 8002858:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800285a:	2302      	movs	r3, #2
 800285c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800285e:	2300      	movs	r3, #0
 8002860:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002862:	2303      	movs	r3, #3
 8002864:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002866:	2307      	movs	r3, #7
 8002868:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800286a:	f107 0314 	add.w	r3, r7, #20
 800286e:	4619      	mov	r1, r3
 8002870:	4805      	ldr	r0, [pc, #20]	; (8002888 <HAL_UART_MspInit+0x8c>)
 8002872:	f000 fa09 	bl	8002c88 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8002876:	bf00      	nop
 8002878:	3728      	adds	r7, #40	; 0x28
 800287a:	46bd      	mov	sp, r7
 800287c:	bd80      	pop	{r7, pc}
 800287e:	bf00      	nop
 8002880:	40004400 	.word	0x40004400
 8002884:	40023800 	.word	0x40023800
 8002888:	40020000 	.word	0x40020000

0800288c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800288c:	b480      	push	{r7}
 800288e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002890:	e7fe      	b.n	8002890 <NMI_Handler+0x4>

08002892 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002892:	b480      	push	{r7}
 8002894:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002896:	e7fe      	b.n	8002896 <HardFault_Handler+0x4>

08002898 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002898:	b480      	push	{r7}
 800289a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800289c:	e7fe      	b.n	800289c <MemManage_Handler+0x4>

0800289e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800289e:	b480      	push	{r7}
 80028a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80028a2:	e7fe      	b.n	80028a2 <BusFault_Handler+0x4>

080028a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80028a4:	b480      	push	{r7}
 80028a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80028a8:	e7fe      	b.n	80028a8 <UsageFault_Handler+0x4>

080028aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80028aa:	b480      	push	{r7}
 80028ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80028ae:	bf00      	nop
 80028b0:	46bd      	mov	sp, r7
 80028b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028b6:	4770      	bx	lr

080028b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80028b8:	b480      	push	{r7}
 80028ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80028bc:	bf00      	nop
 80028be:	46bd      	mov	sp, r7
 80028c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028c4:	4770      	bx	lr

080028c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80028c6:	b480      	push	{r7}
 80028c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80028ca:	bf00      	nop
 80028cc:	46bd      	mov	sp, r7
 80028ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028d2:	4770      	bx	lr

080028d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80028d4:	b580      	push	{r7, lr}
 80028d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80028d8:	f000 f8a4 	bl	8002a24 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80028dc:	bf00      	nop
 80028de:	bd80      	pop	{r7, pc}

080028e0 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80028e0:	b580      	push	{r7, lr}
 80028e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80028e4:	4802      	ldr	r0, [pc, #8]	; (80028f0 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80028e6:	f001 fb4f 	bl	8003f88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80028ea:	bf00      	nop
 80028ec:	bd80      	pop	{r7, pc}
 80028ee:	bf00      	nop
 80028f0:	20000034 	.word	0x20000034

080028f4 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 80028f4:	b580      	push	{r7, lr}
 80028f6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 80028f8:	4802      	ldr	r0, [pc, #8]	; (8002904 <TIM4_IRQHandler+0x10>)
 80028fa:	f001 fb45 	bl	8003f88 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80028fe:	bf00      	nop
 8002900:	bd80      	pop	{r7, pc}
 8002902:	bf00      	nop
 8002904:	200000c4 	.word	0x200000c4

08002908 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002908:	b480      	push	{r7}
 800290a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800290c:	4b06      	ldr	r3, [pc, #24]	; (8002928 <SystemInit+0x20>)
 800290e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002912:	4a05      	ldr	r2, [pc, #20]	; (8002928 <SystemInit+0x20>)
 8002914:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002918:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800291c:	bf00      	nop
 800291e:	46bd      	mov	sp, r7
 8002920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002924:	4770      	bx	lr
 8002926:	bf00      	nop
 8002928:	e000ed00 	.word	0xe000ed00

0800292c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800292c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002964 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002930:	480d      	ldr	r0, [pc, #52]	; (8002968 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002932:	490e      	ldr	r1, [pc, #56]	; (800296c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002934:	4a0e      	ldr	r2, [pc, #56]	; (8002970 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002936:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002938:	e002      	b.n	8002940 <LoopCopyDataInit>

0800293a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800293a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800293c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800293e:	3304      	adds	r3, #4

08002940 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002940:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002942:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002944:	d3f9      	bcc.n	800293a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002946:	4a0b      	ldr	r2, [pc, #44]	; (8002974 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002948:	4c0b      	ldr	r4, [pc, #44]	; (8002978 <LoopFillZerobss+0x26>)
  movs r3, #0
 800294a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800294c:	e001      	b.n	8002952 <LoopFillZerobss>

0800294e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800294e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002950:	3204      	adds	r2, #4

08002952 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002952:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002954:	d3fb      	bcc.n	800294e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002956:	f7ff ffd7 	bl	8002908 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800295a:	f002 fbdf 	bl	800511c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800295e:	f7fe fd07 	bl	8001370 <main>
  bx  lr    
 8002962:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002964:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002968:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800296c:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8002970:	08006450 	.word	0x08006450
  ldr r2, =_sbss
 8002974:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8002978:	20000418 	.word	0x20000418

0800297c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800297c:	e7fe      	b.n	800297c <ADC_IRQHandler>
	...

08002980 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002980:	b580      	push	{r7, lr}
 8002982:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002984:	4b0e      	ldr	r3, [pc, #56]	; (80029c0 <HAL_Init+0x40>)
 8002986:	681b      	ldr	r3, [r3, #0]
 8002988:	4a0d      	ldr	r2, [pc, #52]	; (80029c0 <HAL_Init+0x40>)
 800298a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800298e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002990:	4b0b      	ldr	r3, [pc, #44]	; (80029c0 <HAL_Init+0x40>)
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a0a      	ldr	r2, [pc, #40]	; (80029c0 <HAL_Init+0x40>)
 8002996:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800299a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800299c:	4b08      	ldr	r3, [pc, #32]	; (80029c0 <HAL_Init+0x40>)
 800299e:	681b      	ldr	r3, [r3, #0]
 80029a0:	4a07      	ldr	r2, [pc, #28]	; (80029c0 <HAL_Init+0x40>)
 80029a2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80029a6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80029a8:	2003      	movs	r0, #3
 80029aa:	f000 f92b 	bl	8002c04 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80029ae:	2000      	movs	r0, #0
 80029b0:	f000 f808 	bl	80029c4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80029b4:	f7ff fe32 	bl	800261c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80029b8:	2300      	movs	r3, #0
}
 80029ba:	4618      	mov	r0, r3
 80029bc:	bd80      	pop	{r7, pc}
 80029be:	bf00      	nop
 80029c0:	40023c00 	.word	0x40023c00

080029c4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029c4:	b580      	push	{r7, lr}
 80029c6:	b082      	sub	sp, #8
 80029c8:	af00      	add	r7, sp, #0
 80029ca:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029cc:	4b12      	ldr	r3, [pc, #72]	; (8002a18 <HAL_InitTick+0x54>)
 80029ce:	681a      	ldr	r2, [r3, #0]
 80029d0:	4b12      	ldr	r3, [pc, #72]	; (8002a1c <HAL_InitTick+0x58>)
 80029d2:	781b      	ldrb	r3, [r3, #0]
 80029d4:	4619      	mov	r1, r3
 80029d6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80029da:	fbb3 f3f1 	udiv	r3, r3, r1
 80029de:	fbb2 f3f3 	udiv	r3, r2, r3
 80029e2:	4618      	mov	r0, r3
 80029e4:	f000 f943 	bl	8002c6e <HAL_SYSTICK_Config>
 80029e8:	4603      	mov	r3, r0
 80029ea:	2b00      	cmp	r3, #0
 80029ec:	d001      	beq.n	80029f2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
 80029f0:	e00e      	b.n	8002a10 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	2b0f      	cmp	r3, #15
 80029f6:	d80a      	bhi.n	8002a0e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029f8:	2200      	movs	r2, #0
 80029fa:	6879      	ldr	r1, [r7, #4]
 80029fc:	f04f 30ff 	mov.w	r0, #4294967295
 8002a00:	f000 f90b 	bl	8002c1a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002a04:	4a06      	ldr	r2, [pc, #24]	; (8002a20 <HAL_InitTick+0x5c>)
 8002a06:	687b      	ldr	r3, [r7, #4]
 8002a08:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002a0a:	2300      	movs	r3, #0
 8002a0c:	e000      	b.n	8002a10 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002a0e:	2301      	movs	r3, #1
}
 8002a10:	4618      	mov	r0, r3
 8002a12:	3708      	adds	r7, #8
 8002a14:	46bd      	mov	sp, r7
 8002a16:	bd80      	pop	{r7, pc}
 8002a18:	2000000c 	.word	0x2000000c
 8002a1c:	20000014 	.word	0x20000014
 8002a20:	20000010 	.word	0x20000010

08002a24 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a24:	b480      	push	{r7}
 8002a26:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a28:	4b06      	ldr	r3, [pc, #24]	; (8002a44 <HAL_IncTick+0x20>)
 8002a2a:	781b      	ldrb	r3, [r3, #0]
 8002a2c:	461a      	mov	r2, r3
 8002a2e:	4b06      	ldr	r3, [pc, #24]	; (8002a48 <HAL_IncTick+0x24>)
 8002a30:	681b      	ldr	r3, [r3, #0]
 8002a32:	4413      	add	r3, r2
 8002a34:	4a04      	ldr	r2, [pc, #16]	; (8002a48 <HAL_IncTick+0x24>)
 8002a36:	6013      	str	r3, [r2, #0]
}
 8002a38:	bf00      	nop
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a40:	4770      	bx	lr
 8002a42:	bf00      	nop
 8002a44:	20000014 	.word	0x20000014
 8002a48:	20000414 	.word	0x20000414

08002a4c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a4c:	b480      	push	{r7}
 8002a4e:	af00      	add	r7, sp, #0
  return uwTick;
 8002a50:	4b03      	ldr	r3, [pc, #12]	; (8002a60 <HAL_GetTick+0x14>)
 8002a52:	681b      	ldr	r3, [r3, #0]
}
 8002a54:	4618      	mov	r0, r3
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr
 8002a5e:	bf00      	nop
 8002a60:	20000414 	.word	0x20000414

08002a64 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a64:	b480      	push	{r7}
 8002a66:	b085      	sub	sp, #20
 8002a68:	af00      	add	r7, sp, #0
 8002a6a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	f003 0307 	and.w	r3, r3, #7
 8002a72:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a74:	4b0c      	ldr	r3, [pc, #48]	; (8002aa8 <__NVIC_SetPriorityGrouping+0x44>)
 8002a76:	68db      	ldr	r3, [r3, #12]
 8002a78:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002a7a:	68ba      	ldr	r2, [r7, #8]
 8002a7c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002a80:	4013      	ands	r3, r2
 8002a82:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002a84:	68fb      	ldr	r3, [r7, #12]
 8002a86:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002a88:	68bb      	ldr	r3, [r7, #8]
 8002a8a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002a8c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002a90:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002a94:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002a96:	4a04      	ldr	r2, [pc, #16]	; (8002aa8 <__NVIC_SetPriorityGrouping+0x44>)
 8002a98:	68bb      	ldr	r3, [r7, #8]
 8002a9a:	60d3      	str	r3, [r2, #12]
}
 8002a9c:	bf00      	nop
 8002a9e:	3714      	adds	r7, #20
 8002aa0:	46bd      	mov	sp, r7
 8002aa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aa6:	4770      	bx	lr
 8002aa8:	e000ed00 	.word	0xe000ed00

08002aac <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002aac:	b480      	push	{r7}
 8002aae:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ab0:	4b04      	ldr	r3, [pc, #16]	; (8002ac4 <__NVIC_GetPriorityGrouping+0x18>)
 8002ab2:	68db      	ldr	r3, [r3, #12]
 8002ab4:	0a1b      	lsrs	r3, r3, #8
 8002ab6:	f003 0307 	and.w	r3, r3, #7
}
 8002aba:	4618      	mov	r0, r3
 8002abc:	46bd      	mov	sp, r7
 8002abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ac2:	4770      	bx	lr
 8002ac4:	e000ed00 	.word	0xe000ed00

08002ac8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ac8:	b480      	push	{r7}
 8002aca:	b083      	sub	sp, #12
 8002acc:	af00      	add	r7, sp, #0
 8002ace:	4603      	mov	r3, r0
 8002ad0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002ad2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ad6:	2b00      	cmp	r3, #0
 8002ad8:	db0b      	blt.n	8002af2 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002ada:	79fb      	ldrb	r3, [r7, #7]
 8002adc:	f003 021f 	and.w	r2, r3, #31
 8002ae0:	4907      	ldr	r1, [pc, #28]	; (8002b00 <__NVIC_EnableIRQ+0x38>)
 8002ae2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002ae6:	095b      	lsrs	r3, r3, #5
 8002ae8:	2001      	movs	r0, #1
 8002aea:	fa00 f202 	lsl.w	r2, r0, r2
 8002aee:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002af2:	bf00      	nop
 8002af4:	370c      	adds	r7, #12
 8002af6:	46bd      	mov	sp, r7
 8002af8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afc:	4770      	bx	lr
 8002afe:	bf00      	nop
 8002b00:	e000e100 	.word	0xe000e100

08002b04 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b083      	sub	sp, #12
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	4603      	mov	r3, r0
 8002b0c:	6039      	str	r1, [r7, #0]
 8002b0e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b10:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b14:	2b00      	cmp	r3, #0
 8002b16:	db0a      	blt.n	8002b2e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b18:	683b      	ldr	r3, [r7, #0]
 8002b1a:	b2da      	uxtb	r2, r3
 8002b1c:	490c      	ldr	r1, [pc, #48]	; (8002b50 <__NVIC_SetPriority+0x4c>)
 8002b1e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b22:	0112      	lsls	r2, r2, #4
 8002b24:	b2d2      	uxtb	r2, r2
 8002b26:	440b      	add	r3, r1
 8002b28:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b2c:	e00a      	b.n	8002b44 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b2e:	683b      	ldr	r3, [r7, #0]
 8002b30:	b2da      	uxtb	r2, r3
 8002b32:	4908      	ldr	r1, [pc, #32]	; (8002b54 <__NVIC_SetPriority+0x50>)
 8002b34:	79fb      	ldrb	r3, [r7, #7]
 8002b36:	f003 030f 	and.w	r3, r3, #15
 8002b3a:	3b04      	subs	r3, #4
 8002b3c:	0112      	lsls	r2, r2, #4
 8002b3e:	b2d2      	uxtb	r2, r2
 8002b40:	440b      	add	r3, r1
 8002b42:	761a      	strb	r2, [r3, #24]
}
 8002b44:	bf00      	nop
 8002b46:	370c      	adds	r7, #12
 8002b48:	46bd      	mov	sp, r7
 8002b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4e:	4770      	bx	lr
 8002b50:	e000e100 	.word	0xe000e100
 8002b54:	e000ed00 	.word	0xe000ed00

08002b58 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	b089      	sub	sp, #36	; 0x24
 8002b5c:	af00      	add	r7, sp, #0
 8002b5e:	60f8      	str	r0, [r7, #12]
 8002b60:	60b9      	str	r1, [r7, #8]
 8002b62:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b64:	68fb      	ldr	r3, [r7, #12]
 8002b66:	f003 0307 	and.w	r3, r3, #7
 8002b6a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b6c:	69fb      	ldr	r3, [r7, #28]
 8002b6e:	f1c3 0307 	rsb	r3, r3, #7
 8002b72:	2b04      	cmp	r3, #4
 8002b74:	bf28      	it	cs
 8002b76:	2304      	movcs	r3, #4
 8002b78:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002b7a:	69fb      	ldr	r3, [r7, #28]
 8002b7c:	3304      	adds	r3, #4
 8002b7e:	2b06      	cmp	r3, #6
 8002b80:	d902      	bls.n	8002b88 <NVIC_EncodePriority+0x30>
 8002b82:	69fb      	ldr	r3, [r7, #28]
 8002b84:	3b03      	subs	r3, #3
 8002b86:	e000      	b.n	8002b8a <NVIC_EncodePriority+0x32>
 8002b88:	2300      	movs	r3, #0
 8002b8a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002b8c:	f04f 32ff 	mov.w	r2, #4294967295
 8002b90:	69bb      	ldr	r3, [r7, #24]
 8002b92:	fa02 f303 	lsl.w	r3, r2, r3
 8002b96:	43da      	mvns	r2, r3
 8002b98:	68bb      	ldr	r3, [r7, #8]
 8002b9a:	401a      	ands	r2, r3
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002ba0:	f04f 31ff 	mov.w	r1, #4294967295
 8002ba4:	697b      	ldr	r3, [r7, #20]
 8002ba6:	fa01 f303 	lsl.w	r3, r1, r3
 8002baa:	43d9      	mvns	r1, r3
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bb0:	4313      	orrs	r3, r2
         );
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3724      	adds	r7, #36	; 0x24
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bbc:	4770      	bx	lr
	...

08002bc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b082      	sub	sp, #8
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	3b01      	subs	r3, #1
 8002bcc:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002bd0:	d301      	bcc.n	8002bd6 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bd2:	2301      	movs	r3, #1
 8002bd4:	e00f      	b.n	8002bf6 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bd6:	4a0a      	ldr	r2, [pc, #40]	; (8002c00 <SysTick_Config+0x40>)
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	3b01      	subs	r3, #1
 8002bdc:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002bde:	210f      	movs	r1, #15
 8002be0:	f04f 30ff 	mov.w	r0, #4294967295
 8002be4:	f7ff ff8e 	bl	8002b04 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002be8:	4b05      	ldr	r3, [pc, #20]	; (8002c00 <SysTick_Config+0x40>)
 8002bea:	2200      	movs	r2, #0
 8002bec:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002bee:	4b04      	ldr	r3, [pc, #16]	; (8002c00 <SysTick_Config+0x40>)
 8002bf0:	2207      	movs	r2, #7
 8002bf2:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002bf4:	2300      	movs	r3, #0
}
 8002bf6:	4618      	mov	r0, r3
 8002bf8:	3708      	adds	r7, #8
 8002bfa:	46bd      	mov	sp, r7
 8002bfc:	bd80      	pop	{r7, pc}
 8002bfe:	bf00      	nop
 8002c00:	e000e010 	.word	0xe000e010

08002c04 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b082      	sub	sp, #8
 8002c08:	af00      	add	r7, sp, #0
 8002c0a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c0c:	6878      	ldr	r0, [r7, #4]
 8002c0e:	f7ff ff29 	bl	8002a64 <__NVIC_SetPriorityGrouping>
}
 8002c12:	bf00      	nop
 8002c14:	3708      	adds	r7, #8
 8002c16:	46bd      	mov	sp, r7
 8002c18:	bd80      	pop	{r7, pc}

08002c1a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c1a:	b580      	push	{r7, lr}
 8002c1c:	b086      	sub	sp, #24
 8002c1e:	af00      	add	r7, sp, #0
 8002c20:	4603      	mov	r3, r0
 8002c22:	60b9      	str	r1, [r7, #8]
 8002c24:	607a      	str	r2, [r7, #4]
 8002c26:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c28:	2300      	movs	r3, #0
 8002c2a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c2c:	f7ff ff3e 	bl	8002aac <__NVIC_GetPriorityGrouping>
 8002c30:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c32:	687a      	ldr	r2, [r7, #4]
 8002c34:	68b9      	ldr	r1, [r7, #8]
 8002c36:	6978      	ldr	r0, [r7, #20]
 8002c38:	f7ff ff8e 	bl	8002b58 <NVIC_EncodePriority>
 8002c3c:	4602      	mov	r2, r0
 8002c3e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c42:	4611      	mov	r1, r2
 8002c44:	4618      	mov	r0, r3
 8002c46:	f7ff ff5d 	bl	8002b04 <__NVIC_SetPriority>
}
 8002c4a:	bf00      	nop
 8002c4c:	3718      	adds	r7, #24
 8002c4e:	46bd      	mov	sp, r7
 8002c50:	bd80      	pop	{r7, pc}

08002c52 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c52:	b580      	push	{r7, lr}
 8002c54:	b082      	sub	sp, #8
 8002c56:	af00      	add	r7, sp, #0
 8002c58:	4603      	mov	r3, r0
 8002c5a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c5c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c60:	4618      	mov	r0, r3
 8002c62:	f7ff ff31 	bl	8002ac8 <__NVIC_EnableIRQ>
}
 8002c66:	bf00      	nop
 8002c68:	3708      	adds	r7, #8
 8002c6a:	46bd      	mov	sp, r7
 8002c6c:	bd80      	pop	{r7, pc}

08002c6e <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c6e:	b580      	push	{r7, lr}
 8002c70:	b082      	sub	sp, #8
 8002c72:	af00      	add	r7, sp, #0
 8002c74:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c76:	6878      	ldr	r0, [r7, #4]
 8002c78:	f7ff ffa2 	bl	8002bc0 <SysTick_Config>
 8002c7c:	4603      	mov	r3, r0
}
 8002c7e:	4618      	mov	r0, r3
 8002c80:	3708      	adds	r7, #8
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
	...

08002c88 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002c88:	b480      	push	{r7}
 8002c8a:	b089      	sub	sp, #36	; 0x24
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
 8002c90:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002c92:	2300      	movs	r3, #0
 8002c94:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002c96:	2300      	movs	r3, #0
 8002c98:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002c9a:	2300      	movs	r3, #0
 8002c9c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c9e:	2300      	movs	r3, #0
 8002ca0:	61fb      	str	r3, [r7, #28]
 8002ca2:	e159      	b.n	8002f58 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002ca4:	2201      	movs	r2, #1
 8002ca6:	69fb      	ldr	r3, [r7, #28]
 8002ca8:	fa02 f303 	lsl.w	r3, r2, r3
 8002cac:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002cae:	683b      	ldr	r3, [r7, #0]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	697a      	ldr	r2, [r7, #20]
 8002cb4:	4013      	ands	r3, r2
 8002cb6:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002cb8:	693a      	ldr	r2, [r7, #16]
 8002cba:	697b      	ldr	r3, [r7, #20]
 8002cbc:	429a      	cmp	r2, r3
 8002cbe:	f040 8148 	bne.w	8002f52 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002cc2:	683b      	ldr	r3, [r7, #0]
 8002cc4:	685b      	ldr	r3, [r3, #4]
 8002cc6:	f003 0303 	and.w	r3, r3, #3
 8002cca:	2b01      	cmp	r3, #1
 8002ccc:	d005      	beq.n	8002cda <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002cce:	683b      	ldr	r3, [r7, #0]
 8002cd0:	685b      	ldr	r3, [r3, #4]
 8002cd2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002cd6:	2b02      	cmp	r3, #2
 8002cd8:	d130      	bne.n	8002d3c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	689b      	ldr	r3, [r3, #8]
 8002cde:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ce0:	69fb      	ldr	r3, [r7, #28]
 8002ce2:	005b      	lsls	r3, r3, #1
 8002ce4:	2203      	movs	r2, #3
 8002ce6:	fa02 f303 	lsl.w	r3, r2, r3
 8002cea:	43db      	mvns	r3, r3
 8002cec:	69ba      	ldr	r2, [r7, #24]
 8002cee:	4013      	ands	r3, r2
 8002cf0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002cf2:	683b      	ldr	r3, [r7, #0]
 8002cf4:	68da      	ldr	r2, [r3, #12]
 8002cf6:	69fb      	ldr	r3, [r7, #28]
 8002cf8:	005b      	lsls	r3, r3, #1
 8002cfa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cfe:	69ba      	ldr	r2, [r7, #24]
 8002d00:	4313      	orrs	r3, r2
 8002d02:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	69ba      	ldr	r2, [r7, #24]
 8002d08:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	685b      	ldr	r3, [r3, #4]
 8002d0e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002d10:	2201      	movs	r2, #1
 8002d12:	69fb      	ldr	r3, [r7, #28]
 8002d14:	fa02 f303 	lsl.w	r3, r2, r3
 8002d18:	43db      	mvns	r3, r3
 8002d1a:	69ba      	ldr	r2, [r7, #24]
 8002d1c:	4013      	ands	r3, r2
 8002d1e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002d20:	683b      	ldr	r3, [r7, #0]
 8002d22:	685b      	ldr	r3, [r3, #4]
 8002d24:	091b      	lsrs	r3, r3, #4
 8002d26:	f003 0201 	and.w	r2, r3, #1
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	fa02 f303 	lsl.w	r3, r2, r3
 8002d30:	69ba      	ldr	r2, [r7, #24]
 8002d32:	4313      	orrs	r3, r2
 8002d34:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	69ba      	ldr	r2, [r7, #24]
 8002d3a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002d3c:	683b      	ldr	r3, [r7, #0]
 8002d3e:	685b      	ldr	r3, [r3, #4]
 8002d40:	f003 0303 	and.w	r3, r3, #3
 8002d44:	2b03      	cmp	r3, #3
 8002d46:	d017      	beq.n	8002d78 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002d48:	687b      	ldr	r3, [r7, #4]
 8002d4a:	68db      	ldr	r3, [r3, #12]
 8002d4c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002d4e:	69fb      	ldr	r3, [r7, #28]
 8002d50:	005b      	lsls	r3, r3, #1
 8002d52:	2203      	movs	r2, #3
 8002d54:	fa02 f303 	lsl.w	r3, r2, r3
 8002d58:	43db      	mvns	r3, r3
 8002d5a:	69ba      	ldr	r2, [r7, #24]
 8002d5c:	4013      	ands	r3, r2
 8002d5e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002d60:	683b      	ldr	r3, [r7, #0]
 8002d62:	689a      	ldr	r2, [r3, #8]
 8002d64:	69fb      	ldr	r3, [r7, #28]
 8002d66:	005b      	lsls	r3, r3, #1
 8002d68:	fa02 f303 	lsl.w	r3, r2, r3
 8002d6c:	69ba      	ldr	r2, [r7, #24]
 8002d6e:	4313      	orrs	r3, r2
 8002d70:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	69ba      	ldr	r2, [r7, #24]
 8002d76:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002d78:	683b      	ldr	r3, [r7, #0]
 8002d7a:	685b      	ldr	r3, [r3, #4]
 8002d7c:	f003 0303 	and.w	r3, r3, #3
 8002d80:	2b02      	cmp	r3, #2
 8002d82:	d123      	bne.n	8002dcc <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002d84:	69fb      	ldr	r3, [r7, #28]
 8002d86:	08da      	lsrs	r2, r3, #3
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	3208      	adds	r2, #8
 8002d8c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002d90:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002d92:	69fb      	ldr	r3, [r7, #28]
 8002d94:	f003 0307 	and.w	r3, r3, #7
 8002d98:	009b      	lsls	r3, r3, #2
 8002d9a:	220f      	movs	r2, #15
 8002d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8002da0:	43db      	mvns	r3, r3
 8002da2:	69ba      	ldr	r2, [r7, #24]
 8002da4:	4013      	ands	r3, r2
 8002da6:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002da8:	683b      	ldr	r3, [r7, #0]
 8002daa:	691a      	ldr	r2, [r3, #16]
 8002dac:	69fb      	ldr	r3, [r7, #28]
 8002dae:	f003 0307 	and.w	r3, r3, #7
 8002db2:	009b      	lsls	r3, r3, #2
 8002db4:	fa02 f303 	lsl.w	r3, r2, r3
 8002db8:	69ba      	ldr	r2, [r7, #24]
 8002dba:	4313      	orrs	r3, r2
 8002dbc:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002dbe:	69fb      	ldr	r3, [r7, #28]
 8002dc0:	08da      	lsrs	r2, r3, #3
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	3208      	adds	r2, #8
 8002dc6:	69b9      	ldr	r1, [r7, #24]
 8002dc8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002dd2:	69fb      	ldr	r3, [r7, #28]
 8002dd4:	005b      	lsls	r3, r3, #1
 8002dd6:	2203      	movs	r2, #3
 8002dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ddc:	43db      	mvns	r3, r3
 8002dde:	69ba      	ldr	r2, [r7, #24]
 8002de0:	4013      	ands	r3, r2
 8002de2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002de4:	683b      	ldr	r3, [r7, #0]
 8002de6:	685b      	ldr	r3, [r3, #4]
 8002de8:	f003 0203 	and.w	r2, r3, #3
 8002dec:	69fb      	ldr	r3, [r7, #28]
 8002dee:	005b      	lsls	r3, r3, #1
 8002df0:	fa02 f303 	lsl.w	r3, r2, r3
 8002df4:	69ba      	ldr	r2, [r7, #24]
 8002df6:	4313      	orrs	r3, r2
 8002df8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	69ba      	ldr	r2, [r7, #24]
 8002dfe:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	685b      	ldr	r3, [r3, #4]
 8002e04:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002e08:	2b00      	cmp	r3, #0
 8002e0a:	f000 80a2 	beq.w	8002f52 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002e0e:	2300      	movs	r3, #0
 8002e10:	60fb      	str	r3, [r7, #12]
 8002e12:	4b57      	ldr	r3, [pc, #348]	; (8002f70 <HAL_GPIO_Init+0x2e8>)
 8002e14:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e16:	4a56      	ldr	r2, [pc, #344]	; (8002f70 <HAL_GPIO_Init+0x2e8>)
 8002e18:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002e1c:	6453      	str	r3, [r2, #68]	; 0x44
 8002e1e:	4b54      	ldr	r3, [pc, #336]	; (8002f70 <HAL_GPIO_Init+0x2e8>)
 8002e20:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e22:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002e26:	60fb      	str	r3, [r7, #12]
 8002e28:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002e2a:	4a52      	ldr	r2, [pc, #328]	; (8002f74 <HAL_GPIO_Init+0x2ec>)
 8002e2c:	69fb      	ldr	r3, [r7, #28]
 8002e2e:	089b      	lsrs	r3, r3, #2
 8002e30:	3302      	adds	r3, #2
 8002e32:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002e36:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002e38:	69fb      	ldr	r3, [r7, #28]
 8002e3a:	f003 0303 	and.w	r3, r3, #3
 8002e3e:	009b      	lsls	r3, r3, #2
 8002e40:	220f      	movs	r2, #15
 8002e42:	fa02 f303 	lsl.w	r3, r2, r3
 8002e46:	43db      	mvns	r3, r3
 8002e48:	69ba      	ldr	r2, [r7, #24]
 8002e4a:	4013      	ands	r3, r2
 8002e4c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	4a49      	ldr	r2, [pc, #292]	; (8002f78 <HAL_GPIO_Init+0x2f0>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d019      	beq.n	8002e8a <HAL_GPIO_Init+0x202>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	4a48      	ldr	r2, [pc, #288]	; (8002f7c <HAL_GPIO_Init+0x2f4>)
 8002e5a:	4293      	cmp	r3, r2
 8002e5c:	d013      	beq.n	8002e86 <HAL_GPIO_Init+0x1fe>
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	4a47      	ldr	r2, [pc, #284]	; (8002f80 <HAL_GPIO_Init+0x2f8>)
 8002e62:	4293      	cmp	r3, r2
 8002e64:	d00d      	beq.n	8002e82 <HAL_GPIO_Init+0x1fa>
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	4a46      	ldr	r2, [pc, #280]	; (8002f84 <HAL_GPIO_Init+0x2fc>)
 8002e6a:	4293      	cmp	r3, r2
 8002e6c:	d007      	beq.n	8002e7e <HAL_GPIO_Init+0x1f6>
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	4a45      	ldr	r2, [pc, #276]	; (8002f88 <HAL_GPIO_Init+0x300>)
 8002e72:	4293      	cmp	r3, r2
 8002e74:	d101      	bne.n	8002e7a <HAL_GPIO_Init+0x1f2>
 8002e76:	2304      	movs	r3, #4
 8002e78:	e008      	b.n	8002e8c <HAL_GPIO_Init+0x204>
 8002e7a:	2307      	movs	r3, #7
 8002e7c:	e006      	b.n	8002e8c <HAL_GPIO_Init+0x204>
 8002e7e:	2303      	movs	r3, #3
 8002e80:	e004      	b.n	8002e8c <HAL_GPIO_Init+0x204>
 8002e82:	2302      	movs	r3, #2
 8002e84:	e002      	b.n	8002e8c <HAL_GPIO_Init+0x204>
 8002e86:	2301      	movs	r3, #1
 8002e88:	e000      	b.n	8002e8c <HAL_GPIO_Init+0x204>
 8002e8a:	2300      	movs	r3, #0
 8002e8c:	69fa      	ldr	r2, [r7, #28]
 8002e8e:	f002 0203 	and.w	r2, r2, #3
 8002e92:	0092      	lsls	r2, r2, #2
 8002e94:	4093      	lsls	r3, r2
 8002e96:	69ba      	ldr	r2, [r7, #24]
 8002e98:	4313      	orrs	r3, r2
 8002e9a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002e9c:	4935      	ldr	r1, [pc, #212]	; (8002f74 <HAL_GPIO_Init+0x2ec>)
 8002e9e:	69fb      	ldr	r3, [r7, #28]
 8002ea0:	089b      	lsrs	r3, r3, #2
 8002ea2:	3302      	adds	r3, #2
 8002ea4:	69ba      	ldr	r2, [r7, #24]
 8002ea6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002eaa:	4b38      	ldr	r3, [pc, #224]	; (8002f8c <HAL_GPIO_Init+0x304>)
 8002eac:	689b      	ldr	r3, [r3, #8]
 8002eae:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eb0:	693b      	ldr	r3, [r7, #16]
 8002eb2:	43db      	mvns	r3, r3
 8002eb4:	69ba      	ldr	r2, [r7, #24]
 8002eb6:	4013      	ands	r3, r2
 8002eb8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	685b      	ldr	r3, [r3, #4]
 8002ebe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002ec2:	2b00      	cmp	r3, #0
 8002ec4:	d003      	beq.n	8002ece <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002ec6:	69ba      	ldr	r2, [r7, #24]
 8002ec8:	693b      	ldr	r3, [r7, #16]
 8002eca:	4313      	orrs	r3, r2
 8002ecc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002ece:	4a2f      	ldr	r2, [pc, #188]	; (8002f8c <HAL_GPIO_Init+0x304>)
 8002ed0:	69bb      	ldr	r3, [r7, #24]
 8002ed2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002ed4:	4b2d      	ldr	r3, [pc, #180]	; (8002f8c <HAL_GPIO_Init+0x304>)
 8002ed6:	68db      	ldr	r3, [r3, #12]
 8002ed8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002eda:	693b      	ldr	r3, [r7, #16]
 8002edc:	43db      	mvns	r3, r3
 8002ede:	69ba      	ldr	r2, [r7, #24]
 8002ee0:	4013      	ands	r3, r2
 8002ee2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ee4:	683b      	ldr	r3, [r7, #0]
 8002ee6:	685b      	ldr	r3, [r3, #4]
 8002ee8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002eec:	2b00      	cmp	r3, #0
 8002eee:	d003      	beq.n	8002ef8 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002ef0:	69ba      	ldr	r2, [r7, #24]
 8002ef2:	693b      	ldr	r3, [r7, #16]
 8002ef4:	4313      	orrs	r3, r2
 8002ef6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ef8:	4a24      	ldr	r2, [pc, #144]	; (8002f8c <HAL_GPIO_Init+0x304>)
 8002efa:	69bb      	ldr	r3, [r7, #24]
 8002efc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002efe:	4b23      	ldr	r3, [pc, #140]	; (8002f8c <HAL_GPIO_Init+0x304>)
 8002f00:	685b      	ldr	r3, [r3, #4]
 8002f02:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f04:	693b      	ldr	r3, [r7, #16]
 8002f06:	43db      	mvns	r3, r3
 8002f08:	69ba      	ldr	r2, [r7, #24]
 8002f0a:	4013      	ands	r3, r2
 8002f0c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002f0e:	683b      	ldr	r3, [r7, #0]
 8002f10:	685b      	ldr	r3, [r3, #4]
 8002f12:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002f16:	2b00      	cmp	r3, #0
 8002f18:	d003      	beq.n	8002f22 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8002f1a:	69ba      	ldr	r2, [r7, #24]
 8002f1c:	693b      	ldr	r3, [r7, #16]
 8002f1e:	4313      	orrs	r3, r2
 8002f20:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002f22:	4a1a      	ldr	r2, [pc, #104]	; (8002f8c <HAL_GPIO_Init+0x304>)
 8002f24:	69bb      	ldr	r3, [r7, #24]
 8002f26:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002f28:	4b18      	ldr	r3, [pc, #96]	; (8002f8c <HAL_GPIO_Init+0x304>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002f2e:	693b      	ldr	r3, [r7, #16]
 8002f30:	43db      	mvns	r3, r3
 8002f32:	69ba      	ldr	r2, [r7, #24]
 8002f34:	4013      	ands	r3, r2
 8002f36:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	685b      	ldr	r3, [r3, #4]
 8002f3c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002f40:	2b00      	cmp	r3, #0
 8002f42:	d003      	beq.n	8002f4c <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8002f44:	69ba      	ldr	r2, [r7, #24]
 8002f46:	693b      	ldr	r3, [r7, #16]
 8002f48:	4313      	orrs	r3, r2
 8002f4a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002f4c:	4a0f      	ldr	r2, [pc, #60]	; (8002f8c <HAL_GPIO_Init+0x304>)
 8002f4e:	69bb      	ldr	r3, [r7, #24]
 8002f50:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002f52:	69fb      	ldr	r3, [r7, #28]
 8002f54:	3301      	adds	r3, #1
 8002f56:	61fb      	str	r3, [r7, #28]
 8002f58:	69fb      	ldr	r3, [r7, #28]
 8002f5a:	2b0f      	cmp	r3, #15
 8002f5c:	f67f aea2 	bls.w	8002ca4 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002f60:	bf00      	nop
 8002f62:	bf00      	nop
 8002f64:	3724      	adds	r7, #36	; 0x24
 8002f66:	46bd      	mov	sp, r7
 8002f68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f6c:	4770      	bx	lr
 8002f6e:	bf00      	nop
 8002f70:	40023800 	.word	0x40023800
 8002f74:	40013800 	.word	0x40013800
 8002f78:	40020000 	.word	0x40020000
 8002f7c:	40020400 	.word	0x40020400
 8002f80:	40020800 	.word	0x40020800
 8002f84:	40020c00 	.word	0x40020c00
 8002f88:	40021000 	.word	0x40021000
 8002f8c:	40013c00 	.word	0x40013c00

08002f90 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002f90:	b480      	push	{r7}
 8002f92:	b083      	sub	sp, #12
 8002f94:	af00      	add	r7, sp, #0
 8002f96:	6078      	str	r0, [r7, #4]
 8002f98:	460b      	mov	r3, r1
 8002f9a:	807b      	strh	r3, [r7, #2]
 8002f9c:	4613      	mov	r3, r2
 8002f9e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002fa0:	787b      	ldrb	r3, [r7, #1]
 8002fa2:	2b00      	cmp	r3, #0
 8002fa4:	d003      	beq.n	8002fae <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002fa6:	887a      	ldrh	r2, [r7, #2]
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002fac:	e003      	b.n	8002fb6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002fae:	887b      	ldrh	r3, [r7, #2]
 8002fb0:	041a      	lsls	r2, r3, #16
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	619a      	str	r2, [r3, #24]
}
 8002fb6:	bf00      	nop
 8002fb8:	370c      	adds	r7, #12
 8002fba:	46bd      	mov	sp, r7
 8002fbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fc0:	4770      	bx	lr
	...

08002fc4 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002fc4:	b580      	push	{r7, lr}
 8002fc6:	b086      	sub	sp, #24
 8002fc8:	af00      	add	r7, sp, #0
 8002fca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2b00      	cmp	r3, #0
 8002fd0:	d101      	bne.n	8002fd6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002fd2:	2301      	movs	r3, #1
 8002fd4:	e267      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	f003 0301 	and.w	r3, r3, #1
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d075      	beq.n	80030ce <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002fe2:	4b88      	ldr	r3, [pc, #544]	; (8003204 <HAL_RCC_OscConfig+0x240>)
 8002fe4:	689b      	ldr	r3, [r3, #8]
 8002fe6:	f003 030c 	and.w	r3, r3, #12
 8002fea:	2b04      	cmp	r3, #4
 8002fec:	d00c      	beq.n	8003008 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002fee:	4b85      	ldr	r3, [pc, #532]	; (8003204 <HAL_RCC_OscConfig+0x240>)
 8002ff0:	689b      	ldr	r3, [r3, #8]
 8002ff2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002ff6:	2b08      	cmp	r3, #8
 8002ff8:	d112      	bne.n	8003020 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002ffa:	4b82      	ldr	r3, [pc, #520]	; (8003204 <HAL_RCC_OscConfig+0x240>)
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003002:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8003006:	d10b      	bne.n	8003020 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003008:	4b7e      	ldr	r3, [pc, #504]	; (8003204 <HAL_RCC_OscConfig+0x240>)
 800300a:	681b      	ldr	r3, [r3, #0]
 800300c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003010:	2b00      	cmp	r3, #0
 8003012:	d05b      	beq.n	80030cc <HAL_RCC_OscConfig+0x108>
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	2b00      	cmp	r3, #0
 800301a:	d157      	bne.n	80030cc <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 800301c:	2301      	movs	r3, #1
 800301e:	e242      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	685b      	ldr	r3, [r3, #4]
 8003024:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003028:	d106      	bne.n	8003038 <HAL_RCC_OscConfig+0x74>
 800302a:	4b76      	ldr	r3, [pc, #472]	; (8003204 <HAL_RCC_OscConfig+0x240>)
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	4a75      	ldr	r2, [pc, #468]	; (8003204 <HAL_RCC_OscConfig+0x240>)
 8003030:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003034:	6013      	str	r3, [r2, #0]
 8003036:	e01d      	b.n	8003074 <HAL_RCC_OscConfig+0xb0>
 8003038:	687b      	ldr	r3, [r7, #4]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003040:	d10c      	bne.n	800305c <HAL_RCC_OscConfig+0x98>
 8003042:	4b70      	ldr	r3, [pc, #448]	; (8003204 <HAL_RCC_OscConfig+0x240>)
 8003044:	681b      	ldr	r3, [r3, #0]
 8003046:	4a6f      	ldr	r2, [pc, #444]	; (8003204 <HAL_RCC_OscConfig+0x240>)
 8003048:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 800304c:	6013      	str	r3, [r2, #0]
 800304e:	4b6d      	ldr	r3, [pc, #436]	; (8003204 <HAL_RCC_OscConfig+0x240>)
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	4a6c      	ldr	r2, [pc, #432]	; (8003204 <HAL_RCC_OscConfig+0x240>)
 8003054:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003058:	6013      	str	r3, [r2, #0]
 800305a:	e00b      	b.n	8003074 <HAL_RCC_OscConfig+0xb0>
 800305c:	4b69      	ldr	r3, [pc, #420]	; (8003204 <HAL_RCC_OscConfig+0x240>)
 800305e:	681b      	ldr	r3, [r3, #0]
 8003060:	4a68      	ldr	r2, [pc, #416]	; (8003204 <HAL_RCC_OscConfig+0x240>)
 8003062:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003066:	6013      	str	r3, [r2, #0]
 8003068:	4b66      	ldr	r3, [pc, #408]	; (8003204 <HAL_RCC_OscConfig+0x240>)
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	4a65      	ldr	r2, [pc, #404]	; (8003204 <HAL_RCC_OscConfig+0x240>)
 800306e:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003072:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	685b      	ldr	r3, [r3, #4]
 8003078:	2b00      	cmp	r3, #0
 800307a:	d013      	beq.n	80030a4 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800307c:	f7ff fce6 	bl	8002a4c <HAL_GetTick>
 8003080:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003082:	e008      	b.n	8003096 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003084:	f7ff fce2 	bl	8002a4c <HAL_GetTick>
 8003088:	4602      	mov	r2, r0
 800308a:	693b      	ldr	r3, [r7, #16]
 800308c:	1ad3      	subs	r3, r2, r3
 800308e:	2b64      	cmp	r3, #100	; 0x64
 8003090:	d901      	bls.n	8003096 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003092:	2303      	movs	r3, #3
 8003094:	e207      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003096:	4b5b      	ldr	r3, [pc, #364]	; (8003204 <HAL_RCC_OscConfig+0x240>)
 8003098:	681b      	ldr	r3, [r3, #0]
 800309a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d0f0      	beq.n	8003084 <HAL_RCC_OscConfig+0xc0>
 80030a2:	e014      	b.n	80030ce <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030a4:	f7ff fcd2 	bl	8002a4c <HAL_GetTick>
 80030a8:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030aa:	e008      	b.n	80030be <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80030ac:	f7ff fcce 	bl	8002a4c <HAL_GetTick>
 80030b0:	4602      	mov	r2, r0
 80030b2:	693b      	ldr	r3, [r7, #16]
 80030b4:	1ad3      	subs	r3, r2, r3
 80030b6:	2b64      	cmp	r3, #100	; 0x64
 80030b8:	d901      	bls.n	80030be <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80030ba:	2303      	movs	r3, #3
 80030bc:	e1f3      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80030be:	4b51      	ldr	r3, [pc, #324]	; (8003204 <HAL_RCC_OscConfig+0x240>)
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80030c6:	2b00      	cmp	r3, #0
 80030c8:	d1f0      	bne.n	80030ac <HAL_RCC_OscConfig+0xe8>
 80030ca:	e000      	b.n	80030ce <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80030cc:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	681b      	ldr	r3, [r3, #0]
 80030d2:	f003 0302 	and.w	r3, r3, #2
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d063      	beq.n	80031a2 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80030da:	4b4a      	ldr	r3, [pc, #296]	; (8003204 <HAL_RCC_OscConfig+0x240>)
 80030dc:	689b      	ldr	r3, [r3, #8]
 80030de:	f003 030c 	and.w	r3, r3, #12
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d00b      	beq.n	80030fe <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030e6:	4b47      	ldr	r3, [pc, #284]	; (8003204 <HAL_RCC_OscConfig+0x240>)
 80030e8:	689b      	ldr	r3, [r3, #8]
 80030ea:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80030ee:	2b08      	cmp	r3, #8
 80030f0:	d11c      	bne.n	800312c <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80030f2:	4b44      	ldr	r3, [pc, #272]	; (8003204 <HAL_RCC_OscConfig+0x240>)
 80030f4:	685b      	ldr	r3, [r3, #4]
 80030f6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80030fa:	2b00      	cmp	r3, #0
 80030fc:	d116      	bne.n	800312c <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80030fe:	4b41      	ldr	r3, [pc, #260]	; (8003204 <HAL_RCC_OscConfig+0x240>)
 8003100:	681b      	ldr	r3, [r3, #0]
 8003102:	f003 0302 	and.w	r3, r3, #2
 8003106:	2b00      	cmp	r3, #0
 8003108:	d005      	beq.n	8003116 <HAL_RCC_OscConfig+0x152>
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	68db      	ldr	r3, [r3, #12]
 800310e:	2b01      	cmp	r3, #1
 8003110:	d001      	beq.n	8003116 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003112:	2301      	movs	r3, #1
 8003114:	e1c7      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003116:	4b3b      	ldr	r3, [pc, #236]	; (8003204 <HAL_RCC_OscConfig+0x240>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	691b      	ldr	r3, [r3, #16]
 8003122:	00db      	lsls	r3, r3, #3
 8003124:	4937      	ldr	r1, [pc, #220]	; (8003204 <HAL_RCC_OscConfig+0x240>)
 8003126:	4313      	orrs	r3, r2
 8003128:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800312a:	e03a      	b.n	80031a2 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	68db      	ldr	r3, [r3, #12]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d020      	beq.n	8003176 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003134:	4b34      	ldr	r3, [pc, #208]	; (8003208 <HAL_RCC_OscConfig+0x244>)
 8003136:	2201      	movs	r2, #1
 8003138:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800313a:	f7ff fc87 	bl	8002a4c <HAL_GetTick>
 800313e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003140:	e008      	b.n	8003154 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003142:	f7ff fc83 	bl	8002a4c <HAL_GetTick>
 8003146:	4602      	mov	r2, r0
 8003148:	693b      	ldr	r3, [r7, #16]
 800314a:	1ad3      	subs	r3, r2, r3
 800314c:	2b02      	cmp	r3, #2
 800314e:	d901      	bls.n	8003154 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003150:	2303      	movs	r3, #3
 8003152:	e1a8      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003154:	4b2b      	ldr	r3, [pc, #172]	; (8003204 <HAL_RCC_OscConfig+0x240>)
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f003 0302 	and.w	r3, r3, #2
 800315c:	2b00      	cmp	r3, #0
 800315e:	d0f0      	beq.n	8003142 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003160:	4b28      	ldr	r3, [pc, #160]	; (8003204 <HAL_RCC_OscConfig+0x240>)
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003168:	687b      	ldr	r3, [r7, #4]
 800316a:	691b      	ldr	r3, [r3, #16]
 800316c:	00db      	lsls	r3, r3, #3
 800316e:	4925      	ldr	r1, [pc, #148]	; (8003204 <HAL_RCC_OscConfig+0x240>)
 8003170:	4313      	orrs	r3, r2
 8003172:	600b      	str	r3, [r1, #0]
 8003174:	e015      	b.n	80031a2 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003176:	4b24      	ldr	r3, [pc, #144]	; (8003208 <HAL_RCC_OscConfig+0x244>)
 8003178:	2200      	movs	r2, #0
 800317a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800317c:	f7ff fc66 	bl	8002a4c <HAL_GetTick>
 8003180:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003182:	e008      	b.n	8003196 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003184:	f7ff fc62 	bl	8002a4c <HAL_GetTick>
 8003188:	4602      	mov	r2, r0
 800318a:	693b      	ldr	r3, [r7, #16]
 800318c:	1ad3      	subs	r3, r2, r3
 800318e:	2b02      	cmp	r3, #2
 8003190:	d901      	bls.n	8003196 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003192:	2303      	movs	r3, #3
 8003194:	e187      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003196:	4b1b      	ldr	r3, [pc, #108]	; (8003204 <HAL_RCC_OscConfig+0x240>)
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f003 0302 	and.w	r3, r3, #2
 800319e:	2b00      	cmp	r3, #0
 80031a0:	d1f0      	bne.n	8003184 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	f003 0308 	and.w	r3, r3, #8
 80031aa:	2b00      	cmp	r3, #0
 80031ac:	d036      	beq.n	800321c <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	695b      	ldr	r3, [r3, #20]
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d016      	beq.n	80031e4 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80031b6:	4b15      	ldr	r3, [pc, #84]	; (800320c <HAL_RCC_OscConfig+0x248>)
 80031b8:	2201      	movs	r2, #1
 80031ba:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80031bc:	f7ff fc46 	bl	8002a4c <HAL_GetTick>
 80031c0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031c2:	e008      	b.n	80031d6 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031c4:	f7ff fc42 	bl	8002a4c <HAL_GetTick>
 80031c8:	4602      	mov	r2, r0
 80031ca:	693b      	ldr	r3, [r7, #16]
 80031cc:	1ad3      	subs	r3, r2, r3
 80031ce:	2b02      	cmp	r3, #2
 80031d0:	d901      	bls.n	80031d6 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80031d2:	2303      	movs	r3, #3
 80031d4:	e167      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80031d6:	4b0b      	ldr	r3, [pc, #44]	; (8003204 <HAL_RCC_OscConfig+0x240>)
 80031d8:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80031da:	f003 0302 	and.w	r3, r3, #2
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d0f0      	beq.n	80031c4 <HAL_RCC_OscConfig+0x200>
 80031e2:	e01b      	b.n	800321c <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80031e4:	4b09      	ldr	r3, [pc, #36]	; (800320c <HAL_RCC_OscConfig+0x248>)
 80031e6:	2200      	movs	r2, #0
 80031e8:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80031ea:	f7ff fc2f 	bl	8002a4c <HAL_GetTick>
 80031ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80031f0:	e00e      	b.n	8003210 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80031f2:	f7ff fc2b 	bl	8002a4c <HAL_GetTick>
 80031f6:	4602      	mov	r2, r0
 80031f8:	693b      	ldr	r3, [r7, #16]
 80031fa:	1ad3      	subs	r3, r2, r3
 80031fc:	2b02      	cmp	r3, #2
 80031fe:	d907      	bls.n	8003210 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003200:	2303      	movs	r3, #3
 8003202:	e150      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
 8003204:	40023800 	.word	0x40023800
 8003208:	42470000 	.word	0x42470000
 800320c:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003210:	4b88      	ldr	r3, [pc, #544]	; (8003434 <HAL_RCC_OscConfig+0x470>)
 8003212:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003214:	f003 0302 	and.w	r3, r3, #2
 8003218:	2b00      	cmp	r3, #0
 800321a:	d1ea      	bne.n	80031f2 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800321c:	687b      	ldr	r3, [r7, #4]
 800321e:	681b      	ldr	r3, [r3, #0]
 8003220:	f003 0304 	and.w	r3, r3, #4
 8003224:	2b00      	cmp	r3, #0
 8003226:	f000 8097 	beq.w	8003358 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 800322a:	2300      	movs	r3, #0
 800322c:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800322e:	4b81      	ldr	r3, [pc, #516]	; (8003434 <HAL_RCC_OscConfig+0x470>)
 8003230:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003232:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003236:	2b00      	cmp	r3, #0
 8003238:	d10f      	bne.n	800325a <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800323a:	2300      	movs	r3, #0
 800323c:	60bb      	str	r3, [r7, #8]
 800323e:	4b7d      	ldr	r3, [pc, #500]	; (8003434 <HAL_RCC_OscConfig+0x470>)
 8003240:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003242:	4a7c      	ldr	r2, [pc, #496]	; (8003434 <HAL_RCC_OscConfig+0x470>)
 8003244:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003248:	6413      	str	r3, [r2, #64]	; 0x40
 800324a:	4b7a      	ldr	r3, [pc, #488]	; (8003434 <HAL_RCC_OscConfig+0x470>)
 800324c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800324e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003252:	60bb      	str	r3, [r7, #8]
 8003254:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003256:	2301      	movs	r3, #1
 8003258:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800325a:	4b77      	ldr	r3, [pc, #476]	; (8003438 <HAL_RCC_OscConfig+0x474>)
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003262:	2b00      	cmp	r3, #0
 8003264:	d118      	bne.n	8003298 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003266:	4b74      	ldr	r3, [pc, #464]	; (8003438 <HAL_RCC_OscConfig+0x474>)
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a73      	ldr	r2, [pc, #460]	; (8003438 <HAL_RCC_OscConfig+0x474>)
 800326c:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003270:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003272:	f7ff fbeb 	bl	8002a4c <HAL_GetTick>
 8003276:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003278:	e008      	b.n	800328c <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800327a:	f7ff fbe7 	bl	8002a4c <HAL_GetTick>
 800327e:	4602      	mov	r2, r0
 8003280:	693b      	ldr	r3, [r7, #16]
 8003282:	1ad3      	subs	r3, r2, r3
 8003284:	2b02      	cmp	r3, #2
 8003286:	d901      	bls.n	800328c <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003288:	2303      	movs	r3, #3
 800328a:	e10c      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800328c:	4b6a      	ldr	r3, [pc, #424]	; (8003438 <HAL_RCC_OscConfig+0x474>)
 800328e:	681b      	ldr	r3, [r3, #0]
 8003290:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003294:	2b00      	cmp	r3, #0
 8003296:	d0f0      	beq.n	800327a <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	689b      	ldr	r3, [r3, #8]
 800329c:	2b01      	cmp	r3, #1
 800329e:	d106      	bne.n	80032ae <HAL_RCC_OscConfig+0x2ea>
 80032a0:	4b64      	ldr	r3, [pc, #400]	; (8003434 <HAL_RCC_OscConfig+0x470>)
 80032a2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032a4:	4a63      	ldr	r2, [pc, #396]	; (8003434 <HAL_RCC_OscConfig+0x470>)
 80032a6:	f043 0301 	orr.w	r3, r3, #1
 80032aa:	6713      	str	r3, [r2, #112]	; 0x70
 80032ac:	e01c      	b.n	80032e8 <HAL_RCC_OscConfig+0x324>
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	689b      	ldr	r3, [r3, #8]
 80032b2:	2b05      	cmp	r3, #5
 80032b4:	d10c      	bne.n	80032d0 <HAL_RCC_OscConfig+0x30c>
 80032b6:	4b5f      	ldr	r3, [pc, #380]	; (8003434 <HAL_RCC_OscConfig+0x470>)
 80032b8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032ba:	4a5e      	ldr	r2, [pc, #376]	; (8003434 <HAL_RCC_OscConfig+0x470>)
 80032bc:	f043 0304 	orr.w	r3, r3, #4
 80032c0:	6713      	str	r3, [r2, #112]	; 0x70
 80032c2:	4b5c      	ldr	r3, [pc, #368]	; (8003434 <HAL_RCC_OscConfig+0x470>)
 80032c4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032c6:	4a5b      	ldr	r2, [pc, #364]	; (8003434 <HAL_RCC_OscConfig+0x470>)
 80032c8:	f043 0301 	orr.w	r3, r3, #1
 80032cc:	6713      	str	r3, [r2, #112]	; 0x70
 80032ce:	e00b      	b.n	80032e8 <HAL_RCC_OscConfig+0x324>
 80032d0:	4b58      	ldr	r3, [pc, #352]	; (8003434 <HAL_RCC_OscConfig+0x470>)
 80032d2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032d4:	4a57      	ldr	r2, [pc, #348]	; (8003434 <HAL_RCC_OscConfig+0x470>)
 80032d6:	f023 0301 	bic.w	r3, r3, #1
 80032da:	6713      	str	r3, [r2, #112]	; 0x70
 80032dc:	4b55      	ldr	r3, [pc, #340]	; (8003434 <HAL_RCC_OscConfig+0x470>)
 80032de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80032e0:	4a54      	ldr	r2, [pc, #336]	; (8003434 <HAL_RCC_OscConfig+0x470>)
 80032e2:	f023 0304 	bic.w	r3, r3, #4
 80032e6:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	689b      	ldr	r3, [r3, #8]
 80032ec:	2b00      	cmp	r3, #0
 80032ee:	d015      	beq.n	800331c <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80032f0:	f7ff fbac 	bl	8002a4c <HAL_GetTick>
 80032f4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80032f6:	e00a      	b.n	800330e <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80032f8:	f7ff fba8 	bl	8002a4c <HAL_GetTick>
 80032fc:	4602      	mov	r2, r0
 80032fe:	693b      	ldr	r3, [r7, #16]
 8003300:	1ad3      	subs	r3, r2, r3
 8003302:	f241 3288 	movw	r2, #5000	; 0x1388
 8003306:	4293      	cmp	r3, r2
 8003308:	d901      	bls.n	800330e <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800330a:	2303      	movs	r3, #3
 800330c:	e0cb      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800330e:	4b49      	ldr	r3, [pc, #292]	; (8003434 <HAL_RCC_OscConfig+0x470>)
 8003310:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003312:	f003 0302 	and.w	r3, r3, #2
 8003316:	2b00      	cmp	r3, #0
 8003318:	d0ee      	beq.n	80032f8 <HAL_RCC_OscConfig+0x334>
 800331a:	e014      	b.n	8003346 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800331c:	f7ff fb96 	bl	8002a4c <HAL_GetTick>
 8003320:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003322:	e00a      	b.n	800333a <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003324:	f7ff fb92 	bl	8002a4c <HAL_GetTick>
 8003328:	4602      	mov	r2, r0
 800332a:	693b      	ldr	r3, [r7, #16]
 800332c:	1ad3      	subs	r3, r2, r3
 800332e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003332:	4293      	cmp	r3, r2
 8003334:	d901      	bls.n	800333a <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003336:	2303      	movs	r3, #3
 8003338:	e0b5      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800333a:	4b3e      	ldr	r3, [pc, #248]	; (8003434 <HAL_RCC_OscConfig+0x470>)
 800333c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800333e:	f003 0302 	and.w	r3, r3, #2
 8003342:	2b00      	cmp	r3, #0
 8003344:	d1ee      	bne.n	8003324 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003346:	7dfb      	ldrb	r3, [r7, #23]
 8003348:	2b01      	cmp	r3, #1
 800334a:	d105      	bne.n	8003358 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800334c:	4b39      	ldr	r3, [pc, #228]	; (8003434 <HAL_RCC_OscConfig+0x470>)
 800334e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003350:	4a38      	ldr	r2, [pc, #224]	; (8003434 <HAL_RCC_OscConfig+0x470>)
 8003352:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003356:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	699b      	ldr	r3, [r3, #24]
 800335c:	2b00      	cmp	r3, #0
 800335e:	f000 80a1 	beq.w	80034a4 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003362:	4b34      	ldr	r3, [pc, #208]	; (8003434 <HAL_RCC_OscConfig+0x470>)
 8003364:	689b      	ldr	r3, [r3, #8]
 8003366:	f003 030c 	and.w	r3, r3, #12
 800336a:	2b08      	cmp	r3, #8
 800336c:	d05c      	beq.n	8003428 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	699b      	ldr	r3, [r3, #24]
 8003372:	2b02      	cmp	r3, #2
 8003374:	d141      	bne.n	80033fa <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003376:	4b31      	ldr	r3, [pc, #196]	; (800343c <HAL_RCC_OscConfig+0x478>)
 8003378:	2200      	movs	r2, #0
 800337a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800337c:	f7ff fb66 	bl	8002a4c <HAL_GetTick>
 8003380:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003382:	e008      	b.n	8003396 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003384:	f7ff fb62 	bl	8002a4c <HAL_GetTick>
 8003388:	4602      	mov	r2, r0
 800338a:	693b      	ldr	r3, [r7, #16]
 800338c:	1ad3      	subs	r3, r2, r3
 800338e:	2b02      	cmp	r3, #2
 8003390:	d901      	bls.n	8003396 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003392:	2303      	movs	r3, #3
 8003394:	e087      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003396:	4b27      	ldr	r3, [pc, #156]	; (8003434 <HAL_RCC_OscConfig+0x470>)
 8003398:	681b      	ldr	r3, [r3, #0]
 800339a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800339e:	2b00      	cmp	r3, #0
 80033a0:	d1f0      	bne.n	8003384 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	69da      	ldr	r2, [r3, #28]
 80033a6:	687b      	ldr	r3, [r7, #4]
 80033a8:	6a1b      	ldr	r3, [r3, #32]
 80033aa:	431a      	orrs	r2, r3
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033b0:	019b      	lsls	r3, r3, #6
 80033b2:	431a      	orrs	r2, r3
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033b8:	085b      	lsrs	r3, r3, #1
 80033ba:	3b01      	subs	r3, #1
 80033bc:	041b      	lsls	r3, r3, #16
 80033be:	431a      	orrs	r2, r3
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033c4:	061b      	lsls	r3, r3, #24
 80033c6:	491b      	ldr	r1, [pc, #108]	; (8003434 <HAL_RCC_OscConfig+0x470>)
 80033c8:	4313      	orrs	r3, r2
 80033ca:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80033cc:	4b1b      	ldr	r3, [pc, #108]	; (800343c <HAL_RCC_OscConfig+0x478>)
 80033ce:	2201      	movs	r2, #1
 80033d0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80033d2:	f7ff fb3b 	bl	8002a4c <HAL_GetTick>
 80033d6:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033d8:	e008      	b.n	80033ec <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80033da:	f7ff fb37 	bl	8002a4c <HAL_GetTick>
 80033de:	4602      	mov	r2, r0
 80033e0:	693b      	ldr	r3, [r7, #16]
 80033e2:	1ad3      	subs	r3, r2, r3
 80033e4:	2b02      	cmp	r3, #2
 80033e6:	d901      	bls.n	80033ec <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80033e8:	2303      	movs	r3, #3
 80033ea:	e05c      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80033ec:	4b11      	ldr	r3, [pc, #68]	; (8003434 <HAL_RCC_OscConfig+0x470>)
 80033ee:	681b      	ldr	r3, [r3, #0]
 80033f0:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80033f4:	2b00      	cmp	r3, #0
 80033f6:	d0f0      	beq.n	80033da <HAL_RCC_OscConfig+0x416>
 80033f8:	e054      	b.n	80034a4 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80033fa:	4b10      	ldr	r3, [pc, #64]	; (800343c <HAL_RCC_OscConfig+0x478>)
 80033fc:	2200      	movs	r2, #0
 80033fe:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003400:	f7ff fb24 	bl	8002a4c <HAL_GetTick>
 8003404:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003406:	e008      	b.n	800341a <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003408:	f7ff fb20 	bl	8002a4c <HAL_GetTick>
 800340c:	4602      	mov	r2, r0
 800340e:	693b      	ldr	r3, [r7, #16]
 8003410:	1ad3      	subs	r3, r2, r3
 8003412:	2b02      	cmp	r3, #2
 8003414:	d901      	bls.n	800341a <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003416:	2303      	movs	r3, #3
 8003418:	e045      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800341a:	4b06      	ldr	r3, [pc, #24]	; (8003434 <HAL_RCC_OscConfig+0x470>)
 800341c:	681b      	ldr	r3, [r3, #0]
 800341e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003422:	2b00      	cmp	r3, #0
 8003424:	d1f0      	bne.n	8003408 <HAL_RCC_OscConfig+0x444>
 8003426:	e03d      	b.n	80034a4 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	699b      	ldr	r3, [r3, #24]
 800342c:	2b01      	cmp	r3, #1
 800342e:	d107      	bne.n	8003440 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003430:	2301      	movs	r3, #1
 8003432:	e038      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
 8003434:	40023800 	.word	0x40023800
 8003438:	40007000 	.word	0x40007000
 800343c:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003440:	4b1b      	ldr	r3, [pc, #108]	; (80034b0 <HAL_RCC_OscConfig+0x4ec>)
 8003442:	685b      	ldr	r3, [r3, #4]
 8003444:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003446:	687b      	ldr	r3, [r7, #4]
 8003448:	699b      	ldr	r3, [r3, #24]
 800344a:	2b01      	cmp	r3, #1
 800344c:	d028      	beq.n	80034a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003458:	429a      	cmp	r2, r3
 800345a:	d121      	bne.n	80034a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800345c:	68fb      	ldr	r3, [r7, #12]
 800345e:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003466:	429a      	cmp	r2, r3
 8003468:	d11a      	bne.n	80034a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800346a:	68fa      	ldr	r2, [r7, #12]
 800346c:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003470:	4013      	ands	r3, r2
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003476:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003478:	4293      	cmp	r3, r2
 800347a:	d111      	bne.n	80034a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800347c:	68fb      	ldr	r3, [r7, #12]
 800347e:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003482:	687b      	ldr	r3, [r7, #4]
 8003484:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003486:	085b      	lsrs	r3, r3, #1
 8003488:	3b01      	subs	r3, #1
 800348a:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800348c:	429a      	cmp	r2, r3
 800348e:	d107      	bne.n	80034a0 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003496:	687b      	ldr	r3, [r7, #4]
 8003498:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800349a:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 800349c:	429a      	cmp	r2, r3
 800349e:	d001      	beq.n	80034a4 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80034a0:	2301      	movs	r3, #1
 80034a2:	e000      	b.n	80034a6 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80034a4:	2300      	movs	r3, #0
}
 80034a6:	4618      	mov	r0, r3
 80034a8:	3718      	adds	r7, #24
 80034aa:	46bd      	mov	sp, r7
 80034ac:	bd80      	pop	{r7, pc}
 80034ae:	bf00      	nop
 80034b0:	40023800 	.word	0x40023800

080034b4 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80034b4:	b580      	push	{r7, lr}
 80034b6:	b084      	sub	sp, #16
 80034b8:	af00      	add	r7, sp, #0
 80034ba:	6078      	str	r0, [r7, #4]
 80034bc:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80034be:	687b      	ldr	r3, [r7, #4]
 80034c0:	2b00      	cmp	r3, #0
 80034c2:	d101      	bne.n	80034c8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80034c4:	2301      	movs	r3, #1
 80034c6:	e0cc      	b.n	8003662 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80034c8:	4b68      	ldr	r3, [pc, #416]	; (800366c <HAL_RCC_ClockConfig+0x1b8>)
 80034ca:	681b      	ldr	r3, [r3, #0]
 80034cc:	f003 0307 	and.w	r3, r3, #7
 80034d0:	683a      	ldr	r2, [r7, #0]
 80034d2:	429a      	cmp	r2, r3
 80034d4:	d90c      	bls.n	80034f0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80034d6:	4b65      	ldr	r3, [pc, #404]	; (800366c <HAL_RCC_ClockConfig+0x1b8>)
 80034d8:	683a      	ldr	r2, [r7, #0]
 80034da:	b2d2      	uxtb	r2, r2
 80034dc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80034de:	4b63      	ldr	r3, [pc, #396]	; (800366c <HAL_RCC_ClockConfig+0x1b8>)
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	f003 0307 	and.w	r3, r3, #7
 80034e6:	683a      	ldr	r2, [r7, #0]
 80034e8:	429a      	cmp	r2, r3
 80034ea:	d001      	beq.n	80034f0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80034ec:	2301      	movs	r3, #1
 80034ee:	e0b8      	b.n	8003662 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	f003 0302 	and.w	r3, r3, #2
 80034f8:	2b00      	cmp	r3, #0
 80034fa:	d020      	beq.n	800353e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	f003 0304 	and.w	r3, r3, #4
 8003504:	2b00      	cmp	r3, #0
 8003506:	d005      	beq.n	8003514 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003508:	4b59      	ldr	r3, [pc, #356]	; (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 800350a:	689b      	ldr	r3, [r3, #8]
 800350c:	4a58      	ldr	r2, [pc, #352]	; (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 800350e:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003512:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003514:	687b      	ldr	r3, [r7, #4]
 8003516:	681b      	ldr	r3, [r3, #0]
 8003518:	f003 0308 	and.w	r3, r3, #8
 800351c:	2b00      	cmp	r3, #0
 800351e:	d005      	beq.n	800352c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003520:	4b53      	ldr	r3, [pc, #332]	; (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003522:	689b      	ldr	r3, [r3, #8]
 8003524:	4a52      	ldr	r2, [pc, #328]	; (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003526:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 800352a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800352c:	4b50      	ldr	r3, [pc, #320]	; (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 800352e:	689b      	ldr	r3, [r3, #8]
 8003530:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	689b      	ldr	r3, [r3, #8]
 8003538:	494d      	ldr	r1, [pc, #308]	; (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 800353a:	4313      	orrs	r3, r2
 800353c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	681b      	ldr	r3, [r3, #0]
 8003542:	f003 0301 	and.w	r3, r3, #1
 8003546:	2b00      	cmp	r3, #0
 8003548:	d044      	beq.n	80035d4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800354a:	687b      	ldr	r3, [r7, #4]
 800354c:	685b      	ldr	r3, [r3, #4]
 800354e:	2b01      	cmp	r3, #1
 8003550:	d107      	bne.n	8003562 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003552:	4b47      	ldr	r3, [pc, #284]	; (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003554:	681b      	ldr	r3, [r3, #0]
 8003556:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800355a:	2b00      	cmp	r3, #0
 800355c:	d119      	bne.n	8003592 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800355e:	2301      	movs	r3, #1
 8003560:	e07f      	b.n	8003662 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	685b      	ldr	r3, [r3, #4]
 8003566:	2b02      	cmp	r3, #2
 8003568:	d003      	beq.n	8003572 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800356e:	2b03      	cmp	r3, #3
 8003570:	d107      	bne.n	8003582 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003572:	4b3f      	ldr	r3, [pc, #252]	; (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003574:	681b      	ldr	r3, [r3, #0]
 8003576:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800357a:	2b00      	cmp	r3, #0
 800357c:	d109      	bne.n	8003592 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800357e:	2301      	movs	r3, #1
 8003580:	e06f      	b.n	8003662 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003582:	4b3b      	ldr	r3, [pc, #236]	; (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003584:	681b      	ldr	r3, [r3, #0]
 8003586:	f003 0302 	and.w	r3, r3, #2
 800358a:	2b00      	cmp	r3, #0
 800358c:	d101      	bne.n	8003592 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800358e:	2301      	movs	r3, #1
 8003590:	e067      	b.n	8003662 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003592:	4b37      	ldr	r3, [pc, #220]	; (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003594:	689b      	ldr	r3, [r3, #8]
 8003596:	f023 0203 	bic.w	r2, r3, #3
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	685b      	ldr	r3, [r3, #4]
 800359e:	4934      	ldr	r1, [pc, #208]	; (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 80035a0:	4313      	orrs	r3, r2
 80035a2:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80035a4:	f7ff fa52 	bl	8002a4c <HAL_GetTick>
 80035a8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035aa:	e00a      	b.n	80035c2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80035ac:	f7ff fa4e 	bl	8002a4c <HAL_GetTick>
 80035b0:	4602      	mov	r2, r0
 80035b2:	68fb      	ldr	r3, [r7, #12]
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	f241 3288 	movw	r2, #5000	; 0x1388
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d901      	bls.n	80035c2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80035be:	2303      	movs	r3, #3
 80035c0:	e04f      	b.n	8003662 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80035c2:	4b2b      	ldr	r3, [pc, #172]	; (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 80035c4:	689b      	ldr	r3, [r3, #8]
 80035c6:	f003 020c 	and.w	r2, r3, #12
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	685b      	ldr	r3, [r3, #4]
 80035ce:	009b      	lsls	r3, r3, #2
 80035d0:	429a      	cmp	r2, r3
 80035d2:	d1eb      	bne.n	80035ac <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80035d4:	4b25      	ldr	r3, [pc, #148]	; (800366c <HAL_RCC_ClockConfig+0x1b8>)
 80035d6:	681b      	ldr	r3, [r3, #0]
 80035d8:	f003 0307 	and.w	r3, r3, #7
 80035dc:	683a      	ldr	r2, [r7, #0]
 80035de:	429a      	cmp	r2, r3
 80035e0:	d20c      	bcs.n	80035fc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80035e2:	4b22      	ldr	r3, [pc, #136]	; (800366c <HAL_RCC_ClockConfig+0x1b8>)
 80035e4:	683a      	ldr	r2, [r7, #0]
 80035e6:	b2d2      	uxtb	r2, r2
 80035e8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80035ea:	4b20      	ldr	r3, [pc, #128]	; (800366c <HAL_RCC_ClockConfig+0x1b8>)
 80035ec:	681b      	ldr	r3, [r3, #0]
 80035ee:	f003 0307 	and.w	r3, r3, #7
 80035f2:	683a      	ldr	r2, [r7, #0]
 80035f4:	429a      	cmp	r2, r3
 80035f6:	d001      	beq.n	80035fc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80035f8:	2301      	movs	r3, #1
 80035fa:	e032      	b.n	8003662 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80035fc:	687b      	ldr	r3, [r7, #4]
 80035fe:	681b      	ldr	r3, [r3, #0]
 8003600:	f003 0304 	and.w	r3, r3, #4
 8003604:	2b00      	cmp	r3, #0
 8003606:	d008      	beq.n	800361a <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003608:	4b19      	ldr	r3, [pc, #100]	; (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 800360a:	689b      	ldr	r3, [r3, #8]
 800360c:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	68db      	ldr	r3, [r3, #12]
 8003614:	4916      	ldr	r1, [pc, #88]	; (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003616:	4313      	orrs	r3, r2
 8003618:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	f003 0308 	and.w	r3, r3, #8
 8003622:	2b00      	cmp	r3, #0
 8003624:	d009      	beq.n	800363a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003626:	4b12      	ldr	r3, [pc, #72]	; (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003628:	689b      	ldr	r3, [r3, #8]
 800362a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	691b      	ldr	r3, [r3, #16]
 8003632:	00db      	lsls	r3, r3, #3
 8003634:	490e      	ldr	r1, [pc, #56]	; (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003636:	4313      	orrs	r3, r2
 8003638:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 800363a:	f000 f821 	bl	8003680 <HAL_RCC_GetSysClockFreq>
 800363e:	4602      	mov	r2, r0
 8003640:	4b0b      	ldr	r3, [pc, #44]	; (8003670 <HAL_RCC_ClockConfig+0x1bc>)
 8003642:	689b      	ldr	r3, [r3, #8]
 8003644:	091b      	lsrs	r3, r3, #4
 8003646:	f003 030f 	and.w	r3, r3, #15
 800364a:	490a      	ldr	r1, [pc, #40]	; (8003674 <HAL_RCC_ClockConfig+0x1c0>)
 800364c:	5ccb      	ldrb	r3, [r1, r3]
 800364e:	fa22 f303 	lsr.w	r3, r2, r3
 8003652:	4a09      	ldr	r2, [pc, #36]	; (8003678 <HAL_RCC_ClockConfig+0x1c4>)
 8003654:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003656:	4b09      	ldr	r3, [pc, #36]	; (800367c <HAL_RCC_ClockConfig+0x1c8>)
 8003658:	681b      	ldr	r3, [r3, #0]
 800365a:	4618      	mov	r0, r3
 800365c:	f7ff f9b2 	bl	80029c4 <HAL_InitTick>

  return HAL_OK;
 8003660:	2300      	movs	r3, #0
}
 8003662:	4618      	mov	r0, r3
 8003664:	3710      	adds	r7, #16
 8003666:	46bd      	mov	sp, r7
 8003668:	bd80      	pop	{r7, pc}
 800366a:	bf00      	nop
 800366c:	40023c00 	.word	0x40023c00
 8003670:	40023800 	.word	0x40023800
 8003674:	0800624c 	.word	0x0800624c
 8003678:	2000000c 	.word	0x2000000c
 800367c:	20000010 	.word	0x20000010

08003680 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003680:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003684:	b094      	sub	sp, #80	; 0x50
 8003686:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003688:	2300      	movs	r3, #0
 800368a:	647b      	str	r3, [r7, #68]	; 0x44
 800368c:	2300      	movs	r3, #0
 800368e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003690:	2300      	movs	r3, #0
 8003692:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003694:	2300      	movs	r3, #0
 8003696:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003698:	4b79      	ldr	r3, [pc, #484]	; (8003880 <HAL_RCC_GetSysClockFreq+0x200>)
 800369a:	689b      	ldr	r3, [r3, #8]
 800369c:	f003 030c 	and.w	r3, r3, #12
 80036a0:	2b08      	cmp	r3, #8
 80036a2:	d00d      	beq.n	80036c0 <HAL_RCC_GetSysClockFreq+0x40>
 80036a4:	2b08      	cmp	r3, #8
 80036a6:	f200 80e1 	bhi.w	800386c <HAL_RCC_GetSysClockFreq+0x1ec>
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d002      	beq.n	80036b4 <HAL_RCC_GetSysClockFreq+0x34>
 80036ae:	2b04      	cmp	r3, #4
 80036b0:	d003      	beq.n	80036ba <HAL_RCC_GetSysClockFreq+0x3a>
 80036b2:	e0db      	b.n	800386c <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80036b4:	4b73      	ldr	r3, [pc, #460]	; (8003884 <HAL_RCC_GetSysClockFreq+0x204>)
 80036b6:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80036b8:	e0db      	b.n	8003872 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80036ba:	4b73      	ldr	r3, [pc, #460]	; (8003888 <HAL_RCC_GetSysClockFreq+0x208>)
 80036bc:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80036be:	e0d8      	b.n	8003872 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80036c0:	4b6f      	ldr	r3, [pc, #444]	; (8003880 <HAL_RCC_GetSysClockFreq+0x200>)
 80036c2:	685b      	ldr	r3, [r3, #4]
 80036c4:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80036c8:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80036ca:	4b6d      	ldr	r3, [pc, #436]	; (8003880 <HAL_RCC_GetSysClockFreq+0x200>)
 80036cc:	685b      	ldr	r3, [r3, #4]
 80036ce:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80036d2:	2b00      	cmp	r3, #0
 80036d4:	d063      	beq.n	800379e <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80036d6:	4b6a      	ldr	r3, [pc, #424]	; (8003880 <HAL_RCC_GetSysClockFreq+0x200>)
 80036d8:	685b      	ldr	r3, [r3, #4]
 80036da:	099b      	lsrs	r3, r3, #6
 80036dc:	2200      	movs	r2, #0
 80036de:	63bb      	str	r3, [r7, #56]	; 0x38
 80036e0:	63fa      	str	r2, [r7, #60]	; 0x3c
 80036e2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80036e4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80036e8:	633b      	str	r3, [r7, #48]	; 0x30
 80036ea:	2300      	movs	r3, #0
 80036ec:	637b      	str	r3, [r7, #52]	; 0x34
 80036ee:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80036f2:	4622      	mov	r2, r4
 80036f4:	462b      	mov	r3, r5
 80036f6:	f04f 0000 	mov.w	r0, #0
 80036fa:	f04f 0100 	mov.w	r1, #0
 80036fe:	0159      	lsls	r1, r3, #5
 8003700:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003704:	0150      	lsls	r0, r2, #5
 8003706:	4602      	mov	r2, r0
 8003708:	460b      	mov	r3, r1
 800370a:	4621      	mov	r1, r4
 800370c:	1a51      	subs	r1, r2, r1
 800370e:	6139      	str	r1, [r7, #16]
 8003710:	4629      	mov	r1, r5
 8003712:	eb63 0301 	sbc.w	r3, r3, r1
 8003716:	617b      	str	r3, [r7, #20]
 8003718:	f04f 0200 	mov.w	r2, #0
 800371c:	f04f 0300 	mov.w	r3, #0
 8003720:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003724:	4659      	mov	r1, fp
 8003726:	018b      	lsls	r3, r1, #6
 8003728:	4651      	mov	r1, sl
 800372a:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800372e:	4651      	mov	r1, sl
 8003730:	018a      	lsls	r2, r1, #6
 8003732:	4651      	mov	r1, sl
 8003734:	ebb2 0801 	subs.w	r8, r2, r1
 8003738:	4659      	mov	r1, fp
 800373a:	eb63 0901 	sbc.w	r9, r3, r1
 800373e:	f04f 0200 	mov.w	r2, #0
 8003742:	f04f 0300 	mov.w	r3, #0
 8003746:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800374a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800374e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8003752:	4690      	mov	r8, r2
 8003754:	4699      	mov	r9, r3
 8003756:	4623      	mov	r3, r4
 8003758:	eb18 0303 	adds.w	r3, r8, r3
 800375c:	60bb      	str	r3, [r7, #8]
 800375e:	462b      	mov	r3, r5
 8003760:	eb49 0303 	adc.w	r3, r9, r3
 8003764:	60fb      	str	r3, [r7, #12]
 8003766:	f04f 0200 	mov.w	r2, #0
 800376a:	f04f 0300 	mov.w	r3, #0
 800376e:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8003772:	4629      	mov	r1, r5
 8003774:	024b      	lsls	r3, r1, #9
 8003776:	4621      	mov	r1, r4
 8003778:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800377c:	4621      	mov	r1, r4
 800377e:	024a      	lsls	r2, r1, #9
 8003780:	4610      	mov	r0, r2
 8003782:	4619      	mov	r1, r3
 8003784:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003786:	2200      	movs	r2, #0
 8003788:	62bb      	str	r3, [r7, #40]	; 0x28
 800378a:	62fa      	str	r2, [r7, #44]	; 0x2c
 800378c:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003790:	f7fd f9f0 	bl	8000b74 <__aeabi_uldivmod>
 8003794:	4602      	mov	r2, r0
 8003796:	460b      	mov	r3, r1
 8003798:	4613      	mov	r3, r2
 800379a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800379c:	e058      	b.n	8003850 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800379e:	4b38      	ldr	r3, [pc, #224]	; (8003880 <HAL_RCC_GetSysClockFreq+0x200>)
 80037a0:	685b      	ldr	r3, [r3, #4]
 80037a2:	099b      	lsrs	r3, r3, #6
 80037a4:	2200      	movs	r2, #0
 80037a6:	4618      	mov	r0, r3
 80037a8:	4611      	mov	r1, r2
 80037aa:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80037ae:	623b      	str	r3, [r7, #32]
 80037b0:	2300      	movs	r3, #0
 80037b2:	627b      	str	r3, [r7, #36]	; 0x24
 80037b4:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80037b8:	4642      	mov	r2, r8
 80037ba:	464b      	mov	r3, r9
 80037bc:	f04f 0000 	mov.w	r0, #0
 80037c0:	f04f 0100 	mov.w	r1, #0
 80037c4:	0159      	lsls	r1, r3, #5
 80037c6:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80037ca:	0150      	lsls	r0, r2, #5
 80037cc:	4602      	mov	r2, r0
 80037ce:	460b      	mov	r3, r1
 80037d0:	4641      	mov	r1, r8
 80037d2:	ebb2 0a01 	subs.w	sl, r2, r1
 80037d6:	4649      	mov	r1, r9
 80037d8:	eb63 0b01 	sbc.w	fp, r3, r1
 80037dc:	f04f 0200 	mov.w	r2, #0
 80037e0:	f04f 0300 	mov.w	r3, #0
 80037e4:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80037e8:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80037ec:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80037f0:	ebb2 040a 	subs.w	r4, r2, sl
 80037f4:	eb63 050b 	sbc.w	r5, r3, fp
 80037f8:	f04f 0200 	mov.w	r2, #0
 80037fc:	f04f 0300 	mov.w	r3, #0
 8003800:	00eb      	lsls	r3, r5, #3
 8003802:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003806:	00e2      	lsls	r2, r4, #3
 8003808:	4614      	mov	r4, r2
 800380a:	461d      	mov	r5, r3
 800380c:	4643      	mov	r3, r8
 800380e:	18e3      	adds	r3, r4, r3
 8003810:	603b      	str	r3, [r7, #0]
 8003812:	464b      	mov	r3, r9
 8003814:	eb45 0303 	adc.w	r3, r5, r3
 8003818:	607b      	str	r3, [r7, #4]
 800381a:	f04f 0200 	mov.w	r2, #0
 800381e:	f04f 0300 	mov.w	r3, #0
 8003822:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003826:	4629      	mov	r1, r5
 8003828:	028b      	lsls	r3, r1, #10
 800382a:	4621      	mov	r1, r4
 800382c:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8003830:	4621      	mov	r1, r4
 8003832:	028a      	lsls	r2, r1, #10
 8003834:	4610      	mov	r0, r2
 8003836:	4619      	mov	r1, r3
 8003838:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800383a:	2200      	movs	r2, #0
 800383c:	61bb      	str	r3, [r7, #24]
 800383e:	61fa      	str	r2, [r7, #28]
 8003840:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003844:	f7fd f996 	bl	8000b74 <__aeabi_uldivmod>
 8003848:	4602      	mov	r2, r0
 800384a:	460b      	mov	r3, r1
 800384c:	4613      	mov	r3, r2
 800384e:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003850:	4b0b      	ldr	r3, [pc, #44]	; (8003880 <HAL_RCC_GetSysClockFreq+0x200>)
 8003852:	685b      	ldr	r3, [r3, #4]
 8003854:	0c1b      	lsrs	r3, r3, #16
 8003856:	f003 0303 	and.w	r3, r3, #3
 800385a:	3301      	adds	r3, #1
 800385c:	005b      	lsls	r3, r3, #1
 800385e:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8003860:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8003862:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003864:	fbb2 f3f3 	udiv	r3, r2, r3
 8003868:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800386a:	e002      	b.n	8003872 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800386c:	4b05      	ldr	r3, [pc, #20]	; (8003884 <HAL_RCC_GetSysClockFreq+0x204>)
 800386e:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003870:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003872:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003874:	4618      	mov	r0, r3
 8003876:	3750      	adds	r7, #80	; 0x50
 8003878:	46bd      	mov	sp, r7
 800387a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800387e:	bf00      	nop
 8003880:	40023800 	.word	0x40023800
 8003884:	00f42400 	.word	0x00f42400
 8003888:	007a1200 	.word	0x007a1200

0800388c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800388c:	b480      	push	{r7}
 800388e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8003890:	4b03      	ldr	r3, [pc, #12]	; (80038a0 <HAL_RCC_GetHCLKFreq+0x14>)
 8003892:	681b      	ldr	r3, [r3, #0]
}
 8003894:	4618      	mov	r0, r3
 8003896:	46bd      	mov	sp, r7
 8003898:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389c:	4770      	bx	lr
 800389e:	bf00      	nop
 80038a0:	2000000c 	.word	0x2000000c

080038a4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80038a4:	b580      	push	{r7, lr}
 80038a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80038a8:	f7ff fff0 	bl	800388c <HAL_RCC_GetHCLKFreq>
 80038ac:	4602      	mov	r2, r0
 80038ae:	4b05      	ldr	r3, [pc, #20]	; (80038c4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80038b0:	689b      	ldr	r3, [r3, #8]
 80038b2:	0a9b      	lsrs	r3, r3, #10
 80038b4:	f003 0307 	and.w	r3, r3, #7
 80038b8:	4903      	ldr	r1, [pc, #12]	; (80038c8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80038ba:	5ccb      	ldrb	r3, [r1, r3]
 80038bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038c0:	4618      	mov	r0, r3
 80038c2:	bd80      	pop	{r7, pc}
 80038c4:	40023800 	.word	0x40023800
 80038c8:	0800625c 	.word	0x0800625c

080038cc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80038d0:	f7ff ffdc 	bl	800388c <HAL_RCC_GetHCLKFreq>
 80038d4:	4602      	mov	r2, r0
 80038d6:	4b05      	ldr	r3, [pc, #20]	; (80038ec <HAL_RCC_GetPCLK2Freq+0x20>)
 80038d8:	689b      	ldr	r3, [r3, #8]
 80038da:	0b5b      	lsrs	r3, r3, #13
 80038dc:	f003 0307 	and.w	r3, r3, #7
 80038e0:	4903      	ldr	r1, [pc, #12]	; (80038f0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80038e2:	5ccb      	ldrb	r3, [r1, r3]
 80038e4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80038e8:	4618      	mov	r0, r3
 80038ea:	bd80      	pop	{r7, pc}
 80038ec:	40023800 	.word	0x40023800
 80038f0:	0800625c 	.word	0x0800625c

080038f4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80038f4:	b580      	push	{r7, lr}
 80038f6:	b082      	sub	sp, #8
 80038f8:	af00      	add	r7, sp, #0
 80038fa:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	2b00      	cmp	r3, #0
 8003900:	d101      	bne.n	8003906 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8003902:	2301      	movs	r3, #1
 8003904:	e041      	b.n	800398a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800390c:	b2db      	uxtb	r3, r3
 800390e:	2b00      	cmp	r3, #0
 8003910:	d106      	bne.n	8003920 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003912:	687b      	ldr	r3, [r7, #4]
 8003914:	2200      	movs	r2, #0
 8003916:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800391a:	6878      	ldr	r0, [r7, #4]
 800391c:	f7fe fef6 	bl	800270c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	2202      	movs	r2, #2
 8003924:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681a      	ldr	r2, [r3, #0]
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	3304      	adds	r3, #4
 8003930:	4619      	mov	r1, r3
 8003932:	4610      	mov	r0, r2
 8003934:	f000 fde2 	bl	80044fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	2201      	movs	r2, #1
 800393c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2201      	movs	r2, #1
 8003944:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2201      	movs	r2, #1
 800394c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	2201      	movs	r2, #1
 8003954:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	2201      	movs	r2, #1
 800395c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	2201      	movs	r2, #1
 8003964:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	2201      	movs	r2, #1
 800396c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003970:	687b      	ldr	r3, [r7, #4]
 8003972:	2201      	movs	r2, #1
 8003974:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	2201      	movs	r2, #1
 800397c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2201      	movs	r2, #1
 8003984:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003988:	2300      	movs	r3, #0
}
 800398a:	4618      	mov	r0, r3
 800398c:	3708      	adds	r7, #8
 800398e:	46bd      	mov	sp, r7
 8003990:	bd80      	pop	{r7, pc}
	...

08003994 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8003994:	b480      	push	{r7}
 8003996:	b085      	sub	sp, #20
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039a2:	b2db      	uxtb	r3, r3
 80039a4:	2b01      	cmp	r3, #1
 80039a6:	d001      	beq.n	80039ac <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 80039a8:	2301      	movs	r3, #1
 80039aa:	e03c      	b.n	8003a26 <HAL_TIM_Base_Start+0x92>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	2202      	movs	r2, #2
 80039b0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80039b4:	687b      	ldr	r3, [r7, #4]
 80039b6:	681b      	ldr	r3, [r3, #0]
 80039b8:	4a1e      	ldr	r2, [pc, #120]	; (8003a34 <HAL_TIM_Base_Start+0xa0>)
 80039ba:	4293      	cmp	r3, r2
 80039bc:	d018      	beq.n	80039f0 <HAL_TIM_Base_Start+0x5c>
 80039be:	687b      	ldr	r3, [r7, #4]
 80039c0:	681b      	ldr	r3, [r3, #0]
 80039c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80039c6:	d013      	beq.n	80039f0 <HAL_TIM_Base_Start+0x5c>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	4a1a      	ldr	r2, [pc, #104]	; (8003a38 <HAL_TIM_Base_Start+0xa4>)
 80039ce:	4293      	cmp	r3, r2
 80039d0:	d00e      	beq.n	80039f0 <HAL_TIM_Base_Start+0x5c>
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	4a19      	ldr	r2, [pc, #100]	; (8003a3c <HAL_TIM_Base_Start+0xa8>)
 80039d8:	4293      	cmp	r3, r2
 80039da:	d009      	beq.n	80039f0 <HAL_TIM_Base_Start+0x5c>
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	681b      	ldr	r3, [r3, #0]
 80039e0:	4a17      	ldr	r2, [pc, #92]	; (8003a40 <HAL_TIM_Base_Start+0xac>)
 80039e2:	4293      	cmp	r3, r2
 80039e4:	d004      	beq.n	80039f0 <HAL_TIM_Base_Start+0x5c>
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a16      	ldr	r2, [pc, #88]	; (8003a44 <HAL_TIM_Base_Start+0xb0>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d111      	bne.n	8003a14 <HAL_TIM_Base_Start+0x80>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	689b      	ldr	r3, [r3, #8]
 80039f6:	f003 0307 	and.w	r3, r3, #7
 80039fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	2b06      	cmp	r3, #6
 8003a00:	d010      	beq.n	8003a24 <HAL_TIM_Base_Start+0x90>
    {
      __HAL_TIM_ENABLE(htim);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f042 0201 	orr.w	r2, r2, #1
 8003a10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003a12:	e007      	b.n	8003a24 <HAL_TIM_Base_Start+0x90>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003a14:	687b      	ldr	r3, [r7, #4]
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	681a      	ldr	r2, [r3, #0]
 8003a1a:	687b      	ldr	r3, [r7, #4]
 8003a1c:	681b      	ldr	r3, [r3, #0]
 8003a1e:	f042 0201 	orr.w	r2, r2, #1
 8003a22:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003a24:	2300      	movs	r3, #0
}
 8003a26:	4618      	mov	r0, r3
 8003a28:	3714      	adds	r7, #20
 8003a2a:	46bd      	mov	sp, r7
 8003a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003a30:	4770      	bx	lr
 8003a32:	bf00      	nop
 8003a34:	40010000 	.word	0x40010000
 8003a38:	40000400 	.word	0x40000400
 8003a3c:	40000800 	.word	0x40000800
 8003a40:	40000c00 	.word	0x40000c00
 8003a44:	40014000 	.word	0x40014000

08003a48 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8003a48:	b480      	push	{r7}
 8003a4a:	b085      	sub	sp, #20
 8003a4c:	af00      	add	r7, sp, #0
 8003a4e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8003a50:	687b      	ldr	r3, [r7, #4]
 8003a52:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a56:	b2db      	uxtb	r3, r3
 8003a58:	2b01      	cmp	r3, #1
 8003a5a:	d001      	beq.n	8003a60 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8003a5c:	2301      	movs	r3, #1
 8003a5e:	e044      	b.n	8003aea <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003a60:	687b      	ldr	r3, [r7, #4]
 8003a62:	2202      	movs	r2, #2
 8003a64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8003a68:	687b      	ldr	r3, [r7, #4]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	68da      	ldr	r2, [r3, #12]
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f042 0201 	orr.w	r2, r2, #1
 8003a76:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	681b      	ldr	r3, [r3, #0]
 8003a7c:	4a1e      	ldr	r2, [pc, #120]	; (8003af8 <HAL_TIM_Base_Start_IT+0xb0>)
 8003a7e:	4293      	cmp	r3, r2
 8003a80:	d018      	beq.n	8003ab4 <HAL_TIM_Base_Start_IT+0x6c>
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003a8a:	d013      	beq.n	8003ab4 <HAL_TIM_Base_Start_IT+0x6c>
 8003a8c:	687b      	ldr	r3, [r7, #4]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	4a1a      	ldr	r2, [pc, #104]	; (8003afc <HAL_TIM_Base_Start_IT+0xb4>)
 8003a92:	4293      	cmp	r3, r2
 8003a94:	d00e      	beq.n	8003ab4 <HAL_TIM_Base_Start_IT+0x6c>
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	681b      	ldr	r3, [r3, #0]
 8003a9a:	4a19      	ldr	r2, [pc, #100]	; (8003b00 <HAL_TIM_Base_Start_IT+0xb8>)
 8003a9c:	4293      	cmp	r3, r2
 8003a9e:	d009      	beq.n	8003ab4 <HAL_TIM_Base_Start_IT+0x6c>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	4a17      	ldr	r2, [pc, #92]	; (8003b04 <HAL_TIM_Base_Start_IT+0xbc>)
 8003aa6:	4293      	cmp	r3, r2
 8003aa8:	d004      	beq.n	8003ab4 <HAL_TIM_Base_Start_IT+0x6c>
 8003aaa:	687b      	ldr	r3, [r7, #4]
 8003aac:	681b      	ldr	r3, [r3, #0]
 8003aae:	4a16      	ldr	r2, [pc, #88]	; (8003b08 <HAL_TIM_Base_Start_IT+0xc0>)
 8003ab0:	4293      	cmp	r3, r2
 8003ab2:	d111      	bne.n	8003ad8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	681b      	ldr	r3, [r3, #0]
 8003ab8:	689b      	ldr	r3, [r3, #8]
 8003aba:	f003 0307 	and.w	r3, r3, #7
 8003abe:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ac0:	68fb      	ldr	r3, [r7, #12]
 8003ac2:	2b06      	cmp	r3, #6
 8003ac4:	d010      	beq.n	8003ae8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	681a      	ldr	r2, [r3, #0]
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	681b      	ldr	r3, [r3, #0]
 8003ad0:	f042 0201 	orr.w	r2, r2, #1
 8003ad4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003ad6:	e007      	b.n	8003ae8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	681a      	ldr	r2, [r3, #0]
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	681b      	ldr	r3, [r3, #0]
 8003ae2:	f042 0201 	orr.w	r2, r2, #1
 8003ae6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003ae8:	2300      	movs	r3, #0
}
 8003aea:	4618      	mov	r0, r3
 8003aec:	3714      	adds	r7, #20
 8003aee:	46bd      	mov	sp, r7
 8003af0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003af4:	4770      	bx	lr
 8003af6:	bf00      	nop
 8003af8:	40010000 	.word	0x40010000
 8003afc:	40000400 	.word	0x40000400
 8003b00:	40000800 	.word	0x40000800
 8003b04:	40000c00 	.word	0x40000c00
 8003b08:	40014000 	.word	0x40014000

08003b0c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8003b0c:	b580      	push	{r7, lr}
 8003b0e:	b082      	sub	sp, #8
 8003b10:	af00      	add	r7, sp, #0
 8003b12:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2b00      	cmp	r3, #0
 8003b18:	d101      	bne.n	8003b1e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8003b1a:	2301      	movs	r3, #1
 8003b1c:	e041      	b.n	8003ba2 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003b1e:	687b      	ldr	r3, [r7, #4]
 8003b20:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b24:	b2db      	uxtb	r3, r3
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d106      	bne.n	8003b38 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	f000 f839 	bl	8003baa <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003b38:	687b      	ldr	r3, [r7, #4]
 8003b3a:	2202      	movs	r2, #2
 8003b3c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003b40:	687b      	ldr	r3, [r7, #4]
 8003b42:	681a      	ldr	r2, [r3, #0]
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	3304      	adds	r3, #4
 8003b48:	4619      	mov	r1, r3
 8003b4a:	4610      	mov	r0, r2
 8003b4c:	f000 fcd6 	bl	80044fc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2201      	movs	r2, #1
 8003b54:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2201      	movs	r2, #1
 8003b5c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	2201      	movs	r2, #1
 8003b64:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003b68:	687b      	ldr	r3, [r7, #4]
 8003b6a:	2201      	movs	r2, #1
 8003b6c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003b70:	687b      	ldr	r3, [r7, #4]
 8003b72:	2201      	movs	r2, #1
 8003b74:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	2201      	movs	r2, #1
 8003b7c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	2201      	movs	r2, #1
 8003b84:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2201      	movs	r2, #1
 8003b8c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	2201      	movs	r2, #1
 8003b94:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	2201      	movs	r2, #1
 8003b9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003ba0:	2300      	movs	r3, #0
}
 8003ba2:	4618      	mov	r0, r3
 8003ba4:	3708      	adds	r7, #8
 8003ba6:	46bd      	mov	sp, r7
 8003ba8:	bd80      	pop	{r7, pc}

08003baa <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8003baa:	b480      	push	{r7}
 8003bac:	b083      	sub	sp, #12
 8003bae:	af00      	add	r7, sp, #0
 8003bb0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003bb2:	bf00      	nop
 8003bb4:	370c      	adds	r7, #12
 8003bb6:	46bd      	mov	sp, r7
 8003bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bbc:	4770      	bx	lr
	...

08003bc0 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003bc0:	b580      	push	{r7, lr}
 8003bc2:	b084      	sub	sp, #16
 8003bc4:	af00      	add	r7, sp, #0
 8003bc6:	6078      	str	r0, [r7, #4]
 8003bc8:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8003bca:	683b      	ldr	r3, [r7, #0]
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d109      	bne.n	8003be4 <HAL_TIM_PWM_Start+0x24>
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003bd6:	b2db      	uxtb	r3, r3
 8003bd8:	2b01      	cmp	r3, #1
 8003bda:	bf14      	ite	ne
 8003bdc:	2301      	movne	r3, #1
 8003bde:	2300      	moveq	r3, #0
 8003be0:	b2db      	uxtb	r3, r3
 8003be2:	e022      	b.n	8003c2a <HAL_TIM_PWM_Start+0x6a>
 8003be4:	683b      	ldr	r3, [r7, #0]
 8003be6:	2b04      	cmp	r3, #4
 8003be8:	d109      	bne.n	8003bfe <HAL_TIM_PWM_Start+0x3e>
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003bf0:	b2db      	uxtb	r3, r3
 8003bf2:	2b01      	cmp	r3, #1
 8003bf4:	bf14      	ite	ne
 8003bf6:	2301      	movne	r3, #1
 8003bf8:	2300      	moveq	r3, #0
 8003bfa:	b2db      	uxtb	r3, r3
 8003bfc:	e015      	b.n	8003c2a <HAL_TIM_PWM_Start+0x6a>
 8003bfe:	683b      	ldr	r3, [r7, #0]
 8003c00:	2b08      	cmp	r3, #8
 8003c02:	d109      	bne.n	8003c18 <HAL_TIM_PWM_Start+0x58>
 8003c04:	687b      	ldr	r3, [r7, #4]
 8003c06:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003c0a:	b2db      	uxtb	r3, r3
 8003c0c:	2b01      	cmp	r3, #1
 8003c0e:	bf14      	ite	ne
 8003c10:	2301      	movne	r3, #1
 8003c12:	2300      	moveq	r3, #0
 8003c14:	b2db      	uxtb	r3, r3
 8003c16:	e008      	b.n	8003c2a <HAL_TIM_PWM_Start+0x6a>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003c1e:	b2db      	uxtb	r3, r3
 8003c20:	2b01      	cmp	r3, #1
 8003c22:	bf14      	ite	ne
 8003c24:	2301      	movne	r3, #1
 8003c26:	2300      	moveq	r3, #0
 8003c28:	b2db      	uxtb	r3, r3
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d001      	beq.n	8003c32 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8003c2e:	2301      	movs	r3, #1
 8003c30:	e068      	b.n	8003d04 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d104      	bne.n	8003c42 <HAL_TIM_PWM_Start+0x82>
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	2202      	movs	r2, #2
 8003c3c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003c40:	e013      	b.n	8003c6a <HAL_TIM_PWM_Start+0xaa>
 8003c42:	683b      	ldr	r3, [r7, #0]
 8003c44:	2b04      	cmp	r3, #4
 8003c46:	d104      	bne.n	8003c52 <HAL_TIM_PWM_Start+0x92>
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	2202      	movs	r2, #2
 8003c4c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003c50:	e00b      	b.n	8003c6a <HAL_TIM_PWM_Start+0xaa>
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	2b08      	cmp	r3, #8
 8003c56:	d104      	bne.n	8003c62 <HAL_TIM_PWM_Start+0xa2>
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2202      	movs	r2, #2
 8003c5c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003c60:	e003      	b.n	8003c6a <HAL_TIM_PWM_Start+0xaa>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	2202      	movs	r2, #2
 8003c66:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8003c6a:	687b      	ldr	r3, [r7, #4]
 8003c6c:	681b      	ldr	r3, [r3, #0]
 8003c6e:	2201      	movs	r2, #1
 8003c70:	6839      	ldr	r1, [r7, #0]
 8003c72:	4618      	mov	r0, r3
 8003c74:	f000 fee8 	bl	8004a48 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	681b      	ldr	r3, [r3, #0]
 8003c7c:	4a23      	ldr	r2, [pc, #140]	; (8003d0c <HAL_TIM_PWM_Start+0x14c>)
 8003c7e:	4293      	cmp	r3, r2
 8003c80:	d107      	bne.n	8003c92 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003c82:	687b      	ldr	r3, [r7, #4]
 8003c84:	681b      	ldr	r3, [r3, #0]
 8003c86:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8003c88:	687b      	ldr	r3, [r7, #4]
 8003c8a:	681b      	ldr	r3, [r3, #0]
 8003c8c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003c90:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003c92:	687b      	ldr	r3, [r7, #4]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4a1d      	ldr	r2, [pc, #116]	; (8003d0c <HAL_TIM_PWM_Start+0x14c>)
 8003c98:	4293      	cmp	r3, r2
 8003c9a:	d018      	beq.n	8003cce <HAL_TIM_PWM_Start+0x10e>
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ca4:	d013      	beq.n	8003cce <HAL_TIM_PWM_Start+0x10e>
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	681b      	ldr	r3, [r3, #0]
 8003caa:	4a19      	ldr	r2, [pc, #100]	; (8003d10 <HAL_TIM_PWM_Start+0x150>)
 8003cac:	4293      	cmp	r3, r2
 8003cae:	d00e      	beq.n	8003cce <HAL_TIM_PWM_Start+0x10e>
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	4a17      	ldr	r2, [pc, #92]	; (8003d14 <HAL_TIM_PWM_Start+0x154>)
 8003cb6:	4293      	cmp	r3, r2
 8003cb8:	d009      	beq.n	8003cce <HAL_TIM_PWM_Start+0x10e>
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	681b      	ldr	r3, [r3, #0]
 8003cbe:	4a16      	ldr	r2, [pc, #88]	; (8003d18 <HAL_TIM_PWM_Start+0x158>)
 8003cc0:	4293      	cmp	r3, r2
 8003cc2:	d004      	beq.n	8003cce <HAL_TIM_PWM_Start+0x10e>
 8003cc4:	687b      	ldr	r3, [r7, #4]
 8003cc6:	681b      	ldr	r3, [r3, #0]
 8003cc8:	4a14      	ldr	r2, [pc, #80]	; (8003d1c <HAL_TIM_PWM_Start+0x15c>)
 8003cca:	4293      	cmp	r3, r2
 8003ccc:	d111      	bne.n	8003cf2 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	689b      	ldr	r3, [r3, #8]
 8003cd4:	f003 0307 	and.w	r3, r3, #7
 8003cd8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cda:	68fb      	ldr	r3, [r7, #12]
 8003cdc:	2b06      	cmp	r3, #6
 8003cde:	d010      	beq.n	8003d02 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	681b      	ldr	r3, [r3, #0]
 8003ce4:	681a      	ldr	r2, [r3, #0]
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	f042 0201 	orr.w	r2, r2, #1
 8003cee:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003cf0:	e007      	b.n	8003d02 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8003cf2:	687b      	ldr	r3, [r7, #4]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	681a      	ldr	r2, [r3, #0]
 8003cf8:	687b      	ldr	r3, [r7, #4]
 8003cfa:	681b      	ldr	r3, [r3, #0]
 8003cfc:	f042 0201 	orr.w	r2, r2, #1
 8003d00:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8003d02:	2300      	movs	r3, #0
}
 8003d04:	4618      	mov	r0, r3
 8003d06:	3710      	adds	r7, #16
 8003d08:	46bd      	mov	sp, r7
 8003d0a:	bd80      	pop	{r7, pc}
 8003d0c:	40010000 	.word	0x40010000
 8003d10:	40000400 	.word	0x40000400
 8003d14:	40000800 	.word	0x40000800
 8003d18:	40000c00 	.word	0x40000c00
 8003d1c:	40014000 	.word	0x40014000

08003d20 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim,  TIM_Encoder_InitTypeDef *sConfig)
{
 8003d20:	b580      	push	{r7, lr}
 8003d22:	b086      	sub	sp, #24
 8003d24:	af00      	add	r7, sp, #0
 8003d26:	6078      	str	r0, [r7, #4]
 8003d28:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2b00      	cmp	r3, #0
 8003d2e:	d101      	bne.n	8003d34 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8003d30:	2301      	movs	r3, #1
 8003d32:	e097      	b.n	8003e64 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC1Prescaler));
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003d3a:	b2db      	uxtb	r3, r3
 8003d3c:	2b00      	cmp	r3, #0
 8003d3e:	d106      	bne.n	8003d4e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8003d40:	687b      	ldr	r3, [r7, #4]
 8003d42:	2200      	movs	r2, #0
 8003d44:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8003d48:	6878      	ldr	r0, [r7, #4]
 8003d4a:	f7fe fc8f 	bl	800266c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	2202      	movs	r2, #2
 8003d52:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	689b      	ldr	r3, [r3, #8]
 8003d5c:	687a      	ldr	r2, [r7, #4]
 8003d5e:	6812      	ldr	r2, [r2, #0]
 8003d60:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8003d64:	f023 0307 	bic.w	r3, r3, #7
 8003d68:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003d6a:	687b      	ldr	r3, [r7, #4]
 8003d6c:	681a      	ldr	r2, [r3, #0]
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	3304      	adds	r3, #4
 8003d72:	4619      	mov	r1, r3
 8003d74:	4610      	mov	r0, r2
 8003d76:	f000 fbc1 	bl	80044fc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003d7a:	687b      	ldr	r3, [r7, #4]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	689b      	ldr	r3, [r3, #8]
 8003d80:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	681b      	ldr	r3, [r3, #0]
 8003d86:	699b      	ldr	r3, [r3, #24]
 8003d88:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8003d8a:	687b      	ldr	r3, [r7, #4]
 8003d8c:	681b      	ldr	r3, [r3, #0]
 8003d8e:	6a1b      	ldr	r3, [r3, #32]
 8003d90:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8003d92:	683b      	ldr	r3, [r7, #0]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	697a      	ldr	r2, [r7, #20]
 8003d98:	4313      	orrs	r3, r2
 8003d9a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8003d9c:	693b      	ldr	r3, [r7, #16]
 8003d9e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003da2:	f023 0303 	bic.w	r3, r3, #3
 8003da6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8003da8:	683b      	ldr	r3, [r7, #0]
 8003daa:	689a      	ldr	r2, [r3, #8]
 8003dac:	683b      	ldr	r3, [r7, #0]
 8003dae:	699b      	ldr	r3, [r3, #24]
 8003db0:	021b      	lsls	r3, r3, #8
 8003db2:	4313      	orrs	r3, r2
 8003db4:	693a      	ldr	r2, [r7, #16]
 8003db6:	4313      	orrs	r3, r2
 8003db8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8003dba:	693b      	ldr	r3, [r7, #16]
 8003dbc:	f423 6340 	bic.w	r3, r3, #3072	; 0xc00
 8003dc0:	f023 030c 	bic.w	r3, r3, #12
 8003dc4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8003dc6:	693b      	ldr	r3, [r7, #16]
 8003dc8:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8003dcc:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003dd0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8003dd2:	683b      	ldr	r3, [r7, #0]
 8003dd4:	68da      	ldr	r2, [r3, #12]
 8003dd6:	683b      	ldr	r3, [r7, #0]
 8003dd8:	69db      	ldr	r3, [r3, #28]
 8003dda:	021b      	lsls	r3, r3, #8
 8003ddc:	4313      	orrs	r3, r2
 8003dde:	693a      	ldr	r2, [r7, #16]
 8003de0:	4313      	orrs	r3, r2
 8003de2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8003de4:	683b      	ldr	r3, [r7, #0]
 8003de6:	691b      	ldr	r3, [r3, #16]
 8003de8:	011a      	lsls	r2, r3, #4
 8003dea:	683b      	ldr	r3, [r7, #0]
 8003dec:	6a1b      	ldr	r3, [r3, #32]
 8003dee:	031b      	lsls	r3, r3, #12
 8003df0:	4313      	orrs	r3, r2
 8003df2:	693a      	ldr	r2, [r7, #16]
 8003df4:	4313      	orrs	r3, r2
 8003df6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 8003dfe:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8003e00:	68fb      	ldr	r3, [r7, #12]
 8003e02:	f023 0388 	bic.w	r3, r3, #136	; 0x88
 8003e06:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8003e08:	683b      	ldr	r3, [r7, #0]
 8003e0a:	685a      	ldr	r2, [r3, #4]
 8003e0c:	683b      	ldr	r3, [r7, #0]
 8003e0e:	695b      	ldr	r3, [r3, #20]
 8003e10:	011b      	lsls	r3, r3, #4
 8003e12:	4313      	orrs	r3, r2
 8003e14:	68fa      	ldr	r2, [r7, #12]
 8003e16:	4313      	orrs	r3, r2
 8003e18:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8003e1a:	687b      	ldr	r3, [r7, #4]
 8003e1c:	681b      	ldr	r3, [r3, #0]
 8003e1e:	697a      	ldr	r2, [r7, #20]
 8003e20:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	693a      	ldr	r2, [r7, #16]
 8003e28:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8003e2a:	687b      	ldr	r3, [r7, #4]
 8003e2c:	681b      	ldr	r3, [r3, #0]
 8003e2e:	68fa      	ldr	r2, [r7, #12]
 8003e30:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	2201      	movs	r2, #1
 8003e36:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	2201      	movs	r2, #1
 8003e3e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2201      	movs	r2, #1
 8003e46:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	2201      	movs	r2, #1
 8003e4e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	2201      	movs	r2, #1
 8003e56:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	2201      	movs	r2, #1
 8003e5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003e62:	2300      	movs	r3, #0
}
 8003e64:	4618      	mov	r0, r3
 8003e66:	3718      	adds	r7, #24
 8003e68:	46bd      	mov	sp, r7
 8003e6a:	bd80      	pop	{r7, pc}

08003e6c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003e6c:	b580      	push	{r7, lr}
 8003e6e:	b084      	sub	sp, #16
 8003e70:	af00      	add	r7, sp, #0
 8003e72:	6078      	str	r0, [r7, #4]
 8003e74:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8003e76:	687b      	ldr	r3, [r7, #4]
 8003e78:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003e7c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003e84:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8003e86:	687b      	ldr	r3, [r7, #4]
 8003e88:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8003e8c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8003e8e:	687b      	ldr	r3, [r7, #4]
 8003e90:	f893 3043 	ldrb.w	r3, [r3, #67]	; 0x43
 8003e94:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8003e96:	683b      	ldr	r3, [r7, #0]
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	d110      	bne.n	8003ebe <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003e9c:	7bfb      	ldrb	r3, [r7, #15]
 8003e9e:	2b01      	cmp	r3, #1
 8003ea0:	d102      	bne.n	8003ea8 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8003ea2:	7b7b      	ldrb	r3, [r7, #13]
 8003ea4:	2b01      	cmp	r3, #1
 8003ea6:	d001      	beq.n	8003eac <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8003ea8:	2301      	movs	r3, #1
 8003eaa:	e069      	b.n	8003f80 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	2202      	movs	r2, #2
 8003eb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2202      	movs	r2, #2
 8003eb8:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003ebc:	e031      	b.n	8003f22 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8003ebe:	683b      	ldr	r3, [r7, #0]
 8003ec0:	2b04      	cmp	r3, #4
 8003ec2:	d110      	bne.n	8003ee6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003ec4:	7bbb      	ldrb	r3, [r7, #14]
 8003ec6:	2b01      	cmp	r3, #1
 8003ec8:	d102      	bne.n	8003ed0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003eca:	7b3b      	ldrb	r3, [r7, #12]
 8003ecc:	2b01      	cmp	r3, #1
 8003ece:	d001      	beq.n	8003ed4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8003ed0:	2301      	movs	r3, #1
 8003ed2:	e055      	b.n	8003f80 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	2202      	movs	r2, #2
 8003ed8:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	2202      	movs	r2, #2
 8003ee0:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8003ee4:	e01d      	b.n	8003f22 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003ee6:	7bfb      	ldrb	r3, [r7, #15]
 8003ee8:	2b01      	cmp	r3, #1
 8003eea:	d108      	bne.n	8003efe <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8003eec:	7bbb      	ldrb	r3, [r7, #14]
 8003eee:	2b01      	cmp	r3, #1
 8003ef0:	d105      	bne.n	8003efe <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8003ef2:	7b7b      	ldrb	r3, [r7, #13]
 8003ef4:	2b01      	cmp	r3, #1
 8003ef6:	d102      	bne.n	8003efe <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8003ef8:	7b3b      	ldrb	r3, [r7, #12]
 8003efa:	2b01      	cmp	r3, #1
 8003efc:	d001      	beq.n	8003f02 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8003efe:	2301      	movs	r3, #1
 8003f00:	e03e      	b.n	8003f80 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	2202      	movs	r2, #2
 8003f06:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	2202      	movs	r2, #2
 8003f0e:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f12:	687b      	ldr	r3, [r7, #4]
 8003f14:	2202      	movs	r2, #2
 8003f16:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8003f1a:	687b      	ldr	r3, [r7, #4]
 8003f1c:	2202      	movs	r2, #2
 8003f1e:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8003f22:	683b      	ldr	r3, [r7, #0]
 8003f24:	2b00      	cmp	r3, #0
 8003f26:	d003      	beq.n	8003f30 <HAL_TIM_Encoder_Start+0xc4>
 8003f28:	683b      	ldr	r3, [r7, #0]
 8003f2a:	2b04      	cmp	r3, #4
 8003f2c:	d008      	beq.n	8003f40 <HAL_TIM_Encoder_Start+0xd4>
 8003f2e:	e00f      	b.n	8003f50 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003f30:	687b      	ldr	r3, [r7, #4]
 8003f32:	681b      	ldr	r3, [r3, #0]
 8003f34:	2201      	movs	r2, #1
 8003f36:	2100      	movs	r1, #0
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f000 fd85 	bl	8004a48 <TIM_CCxChannelCmd>
      break;
 8003f3e:	e016      	b.n	8003f6e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003f40:	687b      	ldr	r3, [r7, #4]
 8003f42:	681b      	ldr	r3, [r3, #0]
 8003f44:	2201      	movs	r2, #1
 8003f46:	2104      	movs	r1, #4
 8003f48:	4618      	mov	r0, r3
 8003f4a:	f000 fd7d 	bl	8004a48 <TIM_CCxChannelCmd>
      break;
 8003f4e:	e00e      	b.n	8003f6e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8003f50:	687b      	ldr	r3, [r7, #4]
 8003f52:	681b      	ldr	r3, [r3, #0]
 8003f54:	2201      	movs	r2, #1
 8003f56:	2100      	movs	r1, #0
 8003f58:	4618      	mov	r0, r3
 8003f5a:	f000 fd75 	bl	8004a48 <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8003f5e:	687b      	ldr	r3, [r7, #4]
 8003f60:	681b      	ldr	r3, [r3, #0]
 8003f62:	2201      	movs	r2, #1
 8003f64:	2104      	movs	r1, #4
 8003f66:	4618      	mov	r0, r3
 8003f68:	f000 fd6e 	bl	8004a48 <TIM_CCxChannelCmd>
      break;
 8003f6c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8003f6e:	687b      	ldr	r3, [r7, #4]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	681a      	ldr	r2, [r3, #0]
 8003f74:	687b      	ldr	r3, [r7, #4]
 8003f76:	681b      	ldr	r3, [r3, #0]
 8003f78:	f042 0201 	orr.w	r2, r2, #1
 8003f7c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8003f7e:	2300      	movs	r3, #0
}
 8003f80:	4618      	mov	r0, r3
 8003f82:	3710      	adds	r7, #16
 8003f84:	46bd      	mov	sp, r7
 8003f86:	bd80      	pop	{r7, pc}

08003f88 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8003f88:	b580      	push	{r7, lr}
 8003f8a:	b082      	sub	sp, #8
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	691b      	ldr	r3, [r3, #16]
 8003f96:	f003 0302 	and.w	r3, r3, #2
 8003f9a:	2b02      	cmp	r3, #2
 8003f9c:	d122      	bne.n	8003fe4 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	68db      	ldr	r3, [r3, #12]
 8003fa4:	f003 0302 	and.w	r3, r3, #2
 8003fa8:	2b02      	cmp	r3, #2
 8003faa:	d11b      	bne.n	8003fe4 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	681b      	ldr	r3, [r3, #0]
 8003fb0:	f06f 0202 	mvn.w	r2, #2
 8003fb4:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8003fb6:	687b      	ldr	r3, [r7, #4]
 8003fb8:	2201      	movs	r2, #1
 8003fba:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8003fbc:	687b      	ldr	r3, [r7, #4]
 8003fbe:	681b      	ldr	r3, [r3, #0]
 8003fc0:	699b      	ldr	r3, [r3, #24]
 8003fc2:	f003 0303 	and.w	r3, r3, #3
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d003      	beq.n	8003fd2 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8003fca:	6878      	ldr	r0, [r7, #4]
 8003fcc:	f000 fa77 	bl	80044be <HAL_TIM_IC_CaptureCallback>
 8003fd0:	e005      	b.n	8003fde <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8003fd2:	6878      	ldr	r0, [r7, #4]
 8003fd4:	f000 fa69 	bl	80044aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8003fd8:	6878      	ldr	r0, [r7, #4]
 8003fda:	f000 fa7a 	bl	80044d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8003fde:	687b      	ldr	r3, [r7, #4]
 8003fe0:	2200      	movs	r2, #0
 8003fe2:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8003fe4:	687b      	ldr	r3, [r7, #4]
 8003fe6:	681b      	ldr	r3, [r3, #0]
 8003fe8:	691b      	ldr	r3, [r3, #16]
 8003fea:	f003 0304 	and.w	r3, r3, #4
 8003fee:	2b04      	cmp	r3, #4
 8003ff0:	d122      	bne.n	8004038 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	681b      	ldr	r3, [r3, #0]
 8003ff6:	68db      	ldr	r3, [r3, #12]
 8003ff8:	f003 0304 	and.w	r3, r3, #4
 8003ffc:	2b04      	cmp	r3, #4
 8003ffe:	d11b      	bne.n	8004038 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	f06f 0204 	mvn.w	r2, #4
 8004008:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2202      	movs	r2, #2
 800400e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	681b      	ldr	r3, [r3, #0]
 8004014:	699b      	ldr	r3, [r3, #24]
 8004016:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800401a:	2b00      	cmp	r3, #0
 800401c:	d003      	beq.n	8004026 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800401e:	6878      	ldr	r0, [r7, #4]
 8004020:	f000 fa4d 	bl	80044be <HAL_TIM_IC_CaptureCallback>
 8004024:	e005      	b.n	8004032 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004026:	6878      	ldr	r0, [r7, #4]
 8004028:	f000 fa3f 	bl	80044aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800402c:	6878      	ldr	r0, [r7, #4]
 800402e:	f000 fa50 	bl	80044d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004032:	687b      	ldr	r3, [r7, #4]
 8004034:	2200      	movs	r2, #0
 8004036:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004038:	687b      	ldr	r3, [r7, #4]
 800403a:	681b      	ldr	r3, [r3, #0]
 800403c:	691b      	ldr	r3, [r3, #16]
 800403e:	f003 0308 	and.w	r3, r3, #8
 8004042:	2b08      	cmp	r3, #8
 8004044:	d122      	bne.n	800408c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	68db      	ldr	r3, [r3, #12]
 800404c:	f003 0308 	and.w	r3, r3, #8
 8004050:	2b08      	cmp	r3, #8
 8004052:	d11b      	bne.n	800408c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f06f 0208 	mvn.w	r2, #8
 800405c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	2204      	movs	r2, #4
 8004062:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004064:	687b      	ldr	r3, [r7, #4]
 8004066:	681b      	ldr	r3, [r3, #0]
 8004068:	69db      	ldr	r3, [r3, #28]
 800406a:	f003 0303 	and.w	r3, r3, #3
 800406e:	2b00      	cmp	r3, #0
 8004070:	d003      	beq.n	800407a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	f000 fa23 	bl	80044be <HAL_TIM_IC_CaptureCallback>
 8004078:	e005      	b.n	8004086 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800407a:	6878      	ldr	r0, [r7, #4]
 800407c:	f000 fa15 	bl	80044aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004080:	6878      	ldr	r0, [r7, #4]
 8004082:	f000 fa26 	bl	80044d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	2200      	movs	r2, #0
 800408a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	691b      	ldr	r3, [r3, #16]
 8004092:	f003 0310 	and.w	r3, r3, #16
 8004096:	2b10      	cmp	r3, #16
 8004098:	d122      	bne.n	80040e0 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	681b      	ldr	r3, [r3, #0]
 800409e:	68db      	ldr	r3, [r3, #12]
 80040a0:	f003 0310 	and.w	r3, r3, #16
 80040a4:	2b10      	cmp	r3, #16
 80040a6:	d11b      	bne.n	80040e0 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	f06f 0210 	mvn.w	r2, #16
 80040b0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	2208      	movs	r2, #8
 80040b6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 80040b8:	687b      	ldr	r3, [r7, #4]
 80040ba:	681b      	ldr	r3, [r3, #0]
 80040bc:	69db      	ldr	r3, [r3, #28]
 80040be:	f403 7340 	and.w	r3, r3, #768	; 0x300
 80040c2:	2b00      	cmp	r3, #0
 80040c4:	d003      	beq.n	80040ce <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80040c6:	6878      	ldr	r0, [r7, #4]
 80040c8:	f000 f9f9 	bl	80044be <HAL_TIM_IC_CaptureCallback>
 80040cc:	e005      	b.n	80040da <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80040ce:	6878      	ldr	r0, [r7, #4]
 80040d0:	f000 f9eb 	bl	80044aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80040d4:	6878      	ldr	r0, [r7, #4]
 80040d6:	f000 f9fc 	bl	80044d2 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	2200      	movs	r2, #0
 80040de:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	691b      	ldr	r3, [r3, #16]
 80040e6:	f003 0301 	and.w	r3, r3, #1
 80040ea:	2b01      	cmp	r3, #1
 80040ec:	d10e      	bne.n	800410c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 80040ee:	687b      	ldr	r3, [r7, #4]
 80040f0:	681b      	ldr	r3, [r3, #0]
 80040f2:	68db      	ldr	r3, [r3, #12]
 80040f4:	f003 0301 	and.w	r3, r3, #1
 80040f8:	2b01      	cmp	r3, #1
 80040fa:	d107      	bne.n	800410c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 80040fc:	687b      	ldr	r3, [r7, #4]
 80040fe:	681b      	ldr	r3, [r3, #0]
 8004100:	f06f 0201 	mvn.w	r2, #1
 8004104:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004106:	6878      	ldr	r0, [r7, #4]
 8004108:	f7fe fa4e 	bl	80025a8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	681b      	ldr	r3, [r3, #0]
 8004110:	691b      	ldr	r3, [r3, #16]
 8004112:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004116:	2b80      	cmp	r3, #128	; 0x80
 8004118:	d10e      	bne.n	8004138 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	68db      	ldr	r3, [r3, #12]
 8004120:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004124:	2b80      	cmp	r3, #128	; 0x80
 8004126:	d107      	bne.n	8004138 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004130:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004132:	6878      	ldr	r0, [r7, #4]
 8004134:	f000 fd26 	bl	8004b84 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004138:	687b      	ldr	r3, [r7, #4]
 800413a:	681b      	ldr	r3, [r3, #0]
 800413c:	691b      	ldr	r3, [r3, #16]
 800413e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004142:	2b40      	cmp	r3, #64	; 0x40
 8004144:	d10e      	bne.n	8004164 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	68db      	ldr	r3, [r3, #12]
 800414c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004150:	2b40      	cmp	r3, #64	; 0x40
 8004152:	d107      	bne.n	8004164 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800415c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800415e:	6878      	ldr	r0, [r7, #4]
 8004160:	f000 f9c1 	bl	80044e6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	691b      	ldr	r3, [r3, #16]
 800416a:	f003 0320 	and.w	r3, r3, #32
 800416e:	2b20      	cmp	r3, #32
 8004170:	d10e      	bne.n	8004190 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	68db      	ldr	r3, [r3, #12]
 8004178:	f003 0320 	and.w	r3, r3, #32
 800417c:	2b20      	cmp	r3, #32
 800417e:	d107      	bne.n	8004190 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004180:	687b      	ldr	r3, [r7, #4]
 8004182:	681b      	ldr	r3, [r3, #0]
 8004184:	f06f 0220 	mvn.w	r2, #32
 8004188:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800418a:	6878      	ldr	r0, [r7, #4]
 800418c:	f000 fcf0 	bl	8004b70 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004190:	bf00      	nop
 8004192:	3708      	adds	r7, #8
 8004194:	46bd      	mov	sp, r7
 8004196:	bd80      	pop	{r7, pc}

08004198 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8004198:	b580      	push	{r7, lr}
 800419a:	b086      	sub	sp, #24
 800419c:	af00      	add	r7, sp, #0
 800419e:	60f8      	str	r0, [r7, #12]
 80041a0:	60b9      	str	r1, [r7, #8]
 80041a2:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80041a4:	2300      	movs	r3, #0
 80041a6:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80041a8:	68fb      	ldr	r3, [r7, #12]
 80041aa:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80041ae:	2b01      	cmp	r3, #1
 80041b0:	d101      	bne.n	80041b6 <HAL_TIM_PWM_ConfigChannel+0x1e>
 80041b2:	2302      	movs	r3, #2
 80041b4:	e0ae      	b.n	8004314 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2201      	movs	r2, #1
 80041ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	2b0c      	cmp	r3, #12
 80041c2:	f200 809f 	bhi.w	8004304 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80041c6:	a201      	add	r2, pc, #4	; (adr r2, 80041cc <HAL_TIM_PWM_ConfigChannel+0x34>)
 80041c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80041cc:	08004201 	.word	0x08004201
 80041d0:	08004305 	.word	0x08004305
 80041d4:	08004305 	.word	0x08004305
 80041d8:	08004305 	.word	0x08004305
 80041dc:	08004241 	.word	0x08004241
 80041e0:	08004305 	.word	0x08004305
 80041e4:	08004305 	.word	0x08004305
 80041e8:	08004305 	.word	0x08004305
 80041ec:	08004283 	.word	0x08004283
 80041f0:	08004305 	.word	0x08004305
 80041f4:	08004305 	.word	0x08004305
 80041f8:	08004305 	.word	0x08004305
 80041fc:	080042c3 	.word	0x080042c3
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	681b      	ldr	r3, [r3, #0]
 8004204:	68b9      	ldr	r1, [r7, #8]
 8004206:	4618      	mov	r0, r3
 8004208:	f000 f9f8 	bl	80045fc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	681b      	ldr	r3, [r3, #0]
 8004210:	699a      	ldr	r2, [r3, #24]
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	f042 0208 	orr.w	r2, r2, #8
 800421a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	699a      	ldr	r2, [r3, #24]
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	f022 0204 	bic.w	r2, r2, #4
 800422a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	6999      	ldr	r1, [r3, #24]
 8004232:	68bb      	ldr	r3, [r7, #8]
 8004234:	691a      	ldr	r2, [r3, #16]
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	430a      	orrs	r2, r1
 800423c:	619a      	str	r2, [r3, #24]
      break;
 800423e:	e064      	b.n	800430a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	68b9      	ldr	r1, [r7, #8]
 8004246:	4618      	mov	r0, r3
 8004248:	f000 fa3e 	bl	80046c8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	681b      	ldr	r3, [r3, #0]
 8004250:	699a      	ldr	r2, [r3, #24]
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	681b      	ldr	r3, [r3, #0]
 8004256:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800425a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800425c:	68fb      	ldr	r3, [r7, #12]
 800425e:	681b      	ldr	r3, [r3, #0]
 8004260:	699a      	ldr	r2, [r3, #24]
 8004262:	68fb      	ldr	r3, [r7, #12]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800426a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	681b      	ldr	r3, [r3, #0]
 8004270:	6999      	ldr	r1, [r3, #24]
 8004272:	68bb      	ldr	r3, [r7, #8]
 8004274:	691b      	ldr	r3, [r3, #16]
 8004276:	021a      	lsls	r2, r3, #8
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	681b      	ldr	r3, [r3, #0]
 800427c:	430a      	orrs	r2, r1
 800427e:	619a      	str	r2, [r3, #24]
      break;
 8004280:	e043      	b.n	800430a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	68b9      	ldr	r1, [r7, #8]
 8004288:	4618      	mov	r0, r3
 800428a:	f000 fa89 	bl	80047a0 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800428e:	68fb      	ldr	r3, [r7, #12]
 8004290:	681b      	ldr	r3, [r3, #0]
 8004292:	69da      	ldr	r2, [r3, #28]
 8004294:	68fb      	ldr	r3, [r7, #12]
 8004296:	681b      	ldr	r3, [r3, #0]
 8004298:	f042 0208 	orr.w	r2, r2, #8
 800429c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	681b      	ldr	r3, [r3, #0]
 80042a2:	69da      	ldr	r2, [r3, #28]
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	681b      	ldr	r3, [r3, #0]
 80042a8:	f022 0204 	bic.w	r2, r2, #4
 80042ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	681b      	ldr	r3, [r3, #0]
 80042b2:	69d9      	ldr	r1, [r3, #28]
 80042b4:	68bb      	ldr	r3, [r7, #8]
 80042b6:	691a      	ldr	r2, [r3, #16]
 80042b8:	68fb      	ldr	r3, [r7, #12]
 80042ba:	681b      	ldr	r3, [r3, #0]
 80042bc:	430a      	orrs	r2, r1
 80042be:	61da      	str	r2, [r3, #28]
      break;
 80042c0:	e023      	b.n	800430a <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	681b      	ldr	r3, [r3, #0]
 80042c6:	68b9      	ldr	r1, [r7, #8]
 80042c8:	4618      	mov	r0, r3
 80042ca:	f000 fad3 	bl	8004874 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	69da      	ldr	r2, [r3, #28]
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80042dc:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	69da      	ldr	r2, [r3, #28]
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	681b      	ldr	r3, [r3, #0]
 80042e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80042ec:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80042ee:	68fb      	ldr	r3, [r7, #12]
 80042f0:	681b      	ldr	r3, [r3, #0]
 80042f2:	69d9      	ldr	r1, [r3, #28]
 80042f4:	68bb      	ldr	r3, [r7, #8]
 80042f6:	691b      	ldr	r3, [r3, #16]
 80042f8:	021a      	lsls	r2, r3, #8
 80042fa:	68fb      	ldr	r3, [r7, #12]
 80042fc:	681b      	ldr	r3, [r3, #0]
 80042fe:	430a      	orrs	r2, r1
 8004300:	61da      	str	r2, [r3, #28]
      break;
 8004302:	e002      	b.n	800430a <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8004304:	2301      	movs	r3, #1
 8004306:	75fb      	strb	r3, [r7, #23]
      break;
 8004308:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	2200      	movs	r2, #0
 800430e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004312:	7dfb      	ldrb	r3, [r7, #23]
}
 8004314:	4618      	mov	r0, r3
 8004316:	3718      	adds	r7, #24
 8004318:	46bd      	mov	sp, r7
 800431a:	bd80      	pop	{r7, pc}

0800431c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800431c:	b580      	push	{r7, lr}
 800431e:	b084      	sub	sp, #16
 8004320:	af00      	add	r7, sp, #0
 8004322:	6078      	str	r0, [r7, #4]
 8004324:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004326:	2300      	movs	r3, #0
 8004328:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004330:	2b01      	cmp	r3, #1
 8004332:	d101      	bne.n	8004338 <HAL_TIM_ConfigClockSource+0x1c>
 8004334:	2302      	movs	r3, #2
 8004336:	e0b4      	b.n	80044a2 <HAL_TIM_ConfigClockSource+0x186>
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	2201      	movs	r2, #1
 800433c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	2202      	movs	r2, #2
 8004344:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004348:	687b      	ldr	r3, [r7, #4]
 800434a:	681b      	ldr	r3, [r3, #0]
 800434c:	689b      	ldr	r3, [r3, #8]
 800434e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004350:	68bb      	ldr	r3, [r7, #8]
 8004352:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004356:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004358:	68bb      	ldr	r3, [r7, #8]
 800435a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800435e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004360:	687b      	ldr	r3, [r7, #4]
 8004362:	681b      	ldr	r3, [r3, #0]
 8004364:	68ba      	ldr	r2, [r7, #8]
 8004366:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004368:	683b      	ldr	r3, [r7, #0]
 800436a:	681b      	ldr	r3, [r3, #0]
 800436c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004370:	d03e      	beq.n	80043f0 <HAL_TIM_ConfigClockSource+0xd4>
 8004372:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004376:	f200 8087 	bhi.w	8004488 <HAL_TIM_ConfigClockSource+0x16c>
 800437a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800437e:	f000 8086 	beq.w	800448e <HAL_TIM_ConfigClockSource+0x172>
 8004382:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004386:	d87f      	bhi.n	8004488 <HAL_TIM_ConfigClockSource+0x16c>
 8004388:	2b70      	cmp	r3, #112	; 0x70
 800438a:	d01a      	beq.n	80043c2 <HAL_TIM_ConfigClockSource+0xa6>
 800438c:	2b70      	cmp	r3, #112	; 0x70
 800438e:	d87b      	bhi.n	8004488 <HAL_TIM_ConfigClockSource+0x16c>
 8004390:	2b60      	cmp	r3, #96	; 0x60
 8004392:	d050      	beq.n	8004436 <HAL_TIM_ConfigClockSource+0x11a>
 8004394:	2b60      	cmp	r3, #96	; 0x60
 8004396:	d877      	bhi.n	8004488 <HAL_TIM_ConfigClockSource+0x16c>
 8004398:	2b50      	cmp	r3, #80	; 0x50
 800439a:	d03c      	beq.n	8004416 <HAL_TIM_ConfigClockSource+0xfa>
 800439c:	2b50      	cmp	r3, #80	; 0x50
 800439e:	d873      	bhi.n	8004488 <HAL_TIM_ConfigClockSource+0x16c>
 80043a0:	2b40      	cmp	r3, #64	; 0x40
 80043a2:	d058      	beq.n	8004456 <HAL_TIM_ConfigClockSource+0x13a>
 80043a4:	2b40      	cmp	r3, #64	; 0x40
 80043a6:	d86f      	bhi.n	8004488 <HAL_TIM_ConfigClockSource+0x16c>
 80043a8:	2b30      	cmp	r3, #48	; 0x30
 80043aa:	d064      	beq.n	8004476 <HAL_TIM_ConfigClockSource+0x15a>
 80043ac:	2b30      	cmp	r3, #48	; 0x30
 80043ae:	d86b      	bhi.n	8004488 <HAL_TIM_ConfigClockSource+0x16c>
 80043b0:	2b20      	cmp	r3, #32
 80043b2:	d060      	beq.n	8004476 <HAL_TIM_ConfigClockSource+0x15a>
 80043b4:	2b20      	cmp	r3, #32
 80043b6:	d867      	bhi.n	8004488 <HAL_TIM_ConfigClockSource+0x16c>
 80043b8:	2b00      	cmp	r3, #0
 80043ba:	d05c      	beq.n	8004476 <HAL_TIM_ConfigClockSource+0x15a>
 80043bc:	2b10      	cmp	r3, #16
 80043be:	d05a      	beq.n	8004476 <HAL_TIM_ConfigClockSource+0x15a>
 80043c0:	e062      	b.n	8004488 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6818      	ldr	r0, [r3, #0]
 80043c6:	683b      	ldr	r3, [r7, #0]
 80043c8:	6899      	ldr	r1, [r3, #8]
 80043ca:	683b      	ldr	r3, [r7, #0]
 80043cc:	685a      	ldr	r2, [r3, #4]
 80043ce:	683b      	ldr	r3, [r7, #0]
 80043d0:	68db      	ldr	r3, [r3, #12]
 80043d2:	f000 fb19 	bl	8004a08 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	689b      	ldr	r3, [r3, #8]
 80043dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80043de:	68bb      	ldr	r3, [r7, #8]
 80043e0:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 80043e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80043e6:	687b      	ldr	r3, [r7, #4]
 80043e8:	681b      	ldr	r3, [r3, #0]
 80043ea:	68ba      	ldr	r2, [r7, #8]
 80043ec:	609a      	str	r2, [r3, #8]
      break;
 80043ee:	e04f      	b.n	8004490 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80043f0:	687b      	ldr	r3, [r7, #4]
 80043f2:	6818      	ldr	r0, [r3, #0]
 80043f4:	683b      	ldr	r3, [r7, #0]
 80043f6:	6899      	ldr	r1, [r3, #8]
 80043f8:	683b      	ldr	r3, [r7, #0]
 80043fa:	685a      	ldr	r2, [r3, #4]
 80043fc:	683b      	ldr	r3, [r7, #0]
 80043fe:	68db      	ldr	r3, [r3, #12]
 8004400:	f000 fb02 	bl	8004a08 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	689a      	ldr	r2, [r3, #8]
 800440a:	687b      	ldr	r3, [r7, #4]
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004412:	609a      	str	r2, [r3, #8]
      break;
 8004414:	e03c      	b.n	8004490 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004416:	687b      	ldr	r3, [r7, #4]
 8004418:	6818      	ldr	r0, [r3, #0]
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	6859      	ldr	r1, [r3, #4]
 800441e:	683b      	ldr	r3, [r7, #0]
 8004420:	68db      	ldr	r3, [r3, #12]
 8004422:	461a      	mov	r2, r3
 8004424:	f000 fa76 	bl	8004914 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	2150      	movs	r1, #80	; 0x50
 800442e:	4618      	mov	r0, r3
 8004430:	f000 facf 	bl	80049d2 <TIM_ITRx_SetConfig>
      break;
 8004434:	e02c      	b.n	8004490 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004436:	687b      	ldr	r3, [r7, #4]
 8004438:	6818      	ldr	r0, [r3, #0]
 800443a:	683b      	ldr	r3, [r7, #0]
 800443c:	6859      	ldr	r1, [r3, #4]
 800443e:	683b      	ldr	r3, [r7, #0]
 8004440:	68db      	ldr	r3, [r3, #12]
 8004442:	461a      	mov	r2, r3
 8004444:	f000 fa95 	bl	8004972 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004448:	687b      	ldr	r3, [r7, #4]
 800444a:	681b      	ldr	r3, [r3, #0]
 800444c:	2160      	movs	r1, #96	; 0x60
 800444e:	4618      	mov	r0, r3
 8004450:	f000 fabf 	bl	80049d2 <TIM_ITRx_SetConfig>
      break;
 8004454:	e01c      	b.n	8004490 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004456:	687b      	ldr	r3, [r7, #4]
 8004458:	6818      	ldr	r0, [r3, #0]
 800445a:	683b      	ldr	r3, [r7, #0]
 800445c:	6859      	ldr	r1, [r3, #4]
 800445e:	683b      	ldr	r3, [r7, #0]
 8004460:	68db      	ldr	r3, [r3, #12]
 8004462:	461a      	mov	r2, r3
 8004464:	f000 fa56 	bl	8004914 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004468:	687b      	ldr	r3, [r7, #4]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	2140      	movs	r1, #64	; 0x40
 800446e:	4618      	mov	r0, r3
 8004470:	f000 faaf 	bl	80049d2 <TIM_ITRx_SetConfig>
      break;
 8004474:	e00c      	b.n	8004490 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004476:	687b      	ldr	r3, [r7, #4]
 8004478:	681a      	ldr	r2, [r3, #0]
 800447a:	683b      	ldr	r3, [r7, #0]
 800447c:	681b      	ldr	r3, [r3, #0]
 800447e:	4619      	mov	r1, r3
 8004480:	4610      	mov	r0, r2
 8004482:	f000 faa6 	bl	80049d2 <TIM_ITRx_SetConfig>
      break;
 8004486:	e003      	b.n	8004490 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004488:	2301      	movs	r3, #1
 800448a:	73fb      	strb	r3, [r7, #15]
      break;
 800448c:	e000      	b.n	8004490 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800448e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	2201      	movs	r2, #1
 8004494:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	2200      	movs	r2, #0
 800449c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 80044a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80044a2:	4618      	mov	r0, r3
 80044a4:	3710      	adds	r7, #16
 80044a6:	46bd      	mov	sp, r7
 80044a8:	bd80      	pop	{r7, pc}

080044aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80044aa:	b480      	push	{r7}
 80044ac:	b083      	sub	sp, #12
 80044ae:	af00      	add	r7, sp, #0
 80044b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80044b2:	bf00      	nop
 80044b4:	370c      	adds	r7, #12
 80044b6:	46bd      	mov	sp, r7
 80044b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044bc:	4770      	bx	lr

080044be <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80044be:	b480      	push	{r7}
 80044c0:	b083      	sub	sp, #12
 80044c2:	af00      	add	r7, sp, #0
 80044c4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80044c6:	bf00      	nop
 80044c8:	370c      	adds	r7, #12
 80044ca:	46bd      	mov	sp, r7
 80044cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044d0:	4770      	bx	lr

080044d2 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80044d2:	b480      	push	{r7}
 80044d4:	b083      	sub	sp, #12
 80044d6:	af00      	add	r7, sp, #0
 80044d8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80044da:	bf00      	nop
 80044dc:	370c      	adds	r7, #12
 80044de:	46bd      	mov	sp, r7
 80044e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044e4:	4770      	bx	lr

080044e6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80044e6:	b480      	push	{r7}
 80044e8:	b083      	sub	sp, #12
 80044ea:	af00      	add	r7, sp, #0
 80044ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80044ee:	bf00      	nop
 80044f0:	370c      	adds	r7, #12
 80044f2:	46bd      	mov	sp, r7
 80044f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f8:	4770      	bx	lr
	...

080044fc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 80044fc:	b480      	push	{r7}
 80044fe:	b085      	sub	sp, #20
 8004500:	af00      	add	r7, sp, #0
 8004502:	6078      	str	r0, [r7, #4]
 8004504:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004506:	687b      	ldr	r3, [r7, #4]
 8004508:	681b      	ldr	r3, [r3, #0]
 800450a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800450c:	687b      	ldr	r3, [r7, #4]
 800450e:	4a34      	ldr	r2, [pc, #208]	; (80045e0 <TIM_Base_SetConfig+0xe4>)
 8004510:	4293      	cmp	r3, r2
 8004512:	d00f      	beq.n	8004534 <TIM_Base_SetConfig+0x38>
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800451a:	d00b      	beq.n	8004534 <TIM_Base_SetConfig+0x38>
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	4a31      	ldr	r2, [pc, #196]	; (80045e4 <TIM_Base_SetConfig+0xe8>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d007      	beq.n	8004534 <TIM_Base_SetConfig+0x38>
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	4a30      	ldr	r2, [pc, #192]	; (80045e8 <TIM_Base_SetConfig+0xec>)
 8004528:	4293      	cmp	r3, r2
 800452a:	d003      	beq.n	8004534 <TIM_Base_SetConfig+0x38>
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	4a2f      	ldr	r2, [pc, #188]	; (80045ec <TIM_Base_SetConfig+0xf0>)
 8004530:	4293      	cmp	r3, r2
 8004532:	d108      	bne.n	8004546 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800453a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800453c:	683b      	ldr	r3, [r7, #0]
 800453e:	685b      	ldr	r3, [r3, #4]
 8004540:	68fa      	ldr	r2, [r7, #12]
 8004542:	4313      	orrs	r3, r2
 8004544:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	4a25      	ldr	r2, [pc, #148]	; (80045e0 <TIM_Base_SetConfig+0xe4>)
 800454a:	4293      	cmp	r3, r2
 800454c:	d01b      	beq.n	8004586 <TIM_Base_SetConfig+0x8a>
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004554:	d017      	beq.n	8004586 <TIM_Base_SetConfig+0x8a>
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	4a22      	ldr	r2, [pc, #136]	; (80045e4 <TIM_Base_SetConfig+0xe8>)
 800455a:	4293      	cmp	r3, r2
 800455c:	d013      	beq.n	8004586 <TIM_Base_SetConfig+0x8a>
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	4a21      	ldr	r2, [pc, #132]	; (80045e8 <TIM_Base_SetConfig+0xec>)
 8004562:	4293      	cmp	r3, r2
 8004564:	d00f      	beq.n	8004586 <TIM_Base_SetConfig+0x8a>
 8004566:	687b      	ldr	r3, [r7, #4]
 8004568:	4a20      	ldr	r2, [pc, #128]	; (80045ec <TIM_Base_SetConfig+0xf0>)
 800456a:	4293      	cmp	r3, r2
 800456c:	d00b      	beq.n	8004586 <TIM_Base_SetConfig+0x8a>
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	4a1f      	ldr	r2, [pc, #124]	; (80045f0 <TIM_Base_SetConfig+0xf4>)
 8004572:	4293      	cmp	r3, r2
 8004574:	d007      	beq.n	8004586 <TIM_Base_SetConfig+0x8a>
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	4a1e      	ldr	r2, [pc, #120]	; (80045f4 <TIM_Base_SetConfig+0xf8>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d003      	beq.n	8004586 <TIM_Base_SetConfig+0x8a>
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	4a1d      	ldr	r2, [pc, #116]	; (80045f8 <TIM_Base_SetConfig+0xfc>)
 8004582:	4293      	cmp	r3, r2
 8004584:	d108      	bne.n	8004598 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004586:	68fb      	ldr	r3, [r7, #12]
 8004588:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800458c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800458e:	683b      	ldr	r3, [r7, #0]
 8004590:	68db      	ldr	r3, [r3, #12]
 8004592:	68fa      	ldr	r2, [r7, #12]
 8004594:	4313      	orrs	r3, r2
 8004596:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004598:	68fb      	ldr	r3, [r7, #12]
 800459a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800459e:	683b      	ldr	r3, [r7, #0]
 80045a0:	695b      	ldr	r3, [r3, #20]
 80045a2:	4313      	orrs	r3, r2
 80045a4:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80045a6:	687b      	ldr	r3, [r7, #4]
 80045a8:	68fa      	ldr	r2, [r7, #12]
 80045aa:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80045ac:	683b      	ldr	r3, [r7, #0]
 80045ae:	689a      	ldr	r2, [r3, #8]
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80045b4:	683b      	ldr	r3, [r7, #0]
 80045b6:	681a      	ldr	r2, [r3, #0]
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	4a08      	ldr	r2, [pc, #32]	; (80045e0 <TIM_Base_SetConfig+0xe4>)
 80045c0:	4293      	cmp	r3, r2
 80045c2:	d103      	bne.n	80045cc <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80045c4:	683b      	ldr	r3, [r7, #0]
 80045c6:	691a      	ldr	r2, [r3, #16]
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80045cc:	687b      	ldr	r3, [r7, #4]
 80045ce:	2201      	movs	r2, #1
 80045d0:	615a      	str	r2, [r3, #20]
}
 80045d2:	bf00      	nop
 80045d4:	3714      	adds	r7, #20
 80045d6:	46bd      	mov	sp, r7
 80045d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045dc:	4770      	bx	lr
 80045de:	bf00      	nop
 80045e0:	40010000 	.word	0x40010000
 80045e4:	40000400 	.word	0x40000400
 80045e8:	40000800 	.word	0x40000800
 80045ec:	40000c00 	.word	0x40000c00
 80045f0:	40014000 	.word	0x40014000
 80045f4:	40014400 	.word	0x40014400
 80045f8:	40014800 	.word	0x40014800

080045fc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80045fc:	b480      	push	{r7}
 80045fe:	b087      	sub	sp, #28
 8004600:	af00      	add	r7, sp, #0
 8004602:	6078      	str	r0, [r7, #4]
 8004604:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	6a1b      	ldr	r3, [r3, #32]
 800460a:	f023 0201 	bic.w	r2, r3, #1
 800460e:	687b      	ldr	r3, [r7, #4]
 8004610:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	6a1b      	ldr	r3, [r3, #32]
 8004616:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004618:	687b      	ldr	r3, [r7, #4]
 800461a:	685b      	ldr	r3, [r3, #4]
 800461c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	699b      	ldr	r3, [r3, #24]
 8004622:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800462a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800462c:	68fb      	ldr	r3, [r7, #12]
 800462e:	f023 0303 	bic.w	r3, r3, #3
 8004632:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004634:	683b      	ldr	r3, [r7, #0]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	68fa      	ldr	r2, [r7, #12]
 800463a:	4313      	orrs	r3, r2
 800463c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800463e:	697b      	ldr	r3, [r7, #20]
 8004640:	f023 0302 	bic.w	r3, r3, #2
 8004644:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8004646:	683b      	ldr	r3, [r7, #0]
 8004648:	689b      	ldr	r3, [r3, #8]
 800464a:	697a      	ldr	r2, [r7, #20]
 800464c:	4313      	orrs	r3, r2
 800464e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	4a1c      	ldr	r2, [pc, #112]	; (80046c4 <TIM_OC1_SetConfig+0xc8>)
 8004654:	4293      	cmp	r3, r2
 8004656:	d10c      	bne.n	8004672 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8004658:	697b      	ldr	r3, [r7, #20]
 800465a:	f023 0308 	bic.w	r3, r3, #8
 800465e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	68db      	ldr	r3, [r3, #12]
 8004664:	697a      	ldr	r2, [r7, #20]
 8004666:	4313      	orrs	r3, r2
 8004668:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800466a:	697b      	ldr	r3, [r7, #20]
 800466c:	f023 0304 	bic.w	r3, r3, #4
 8004670:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	4a13      	ldr	r2, [pc, #76]	; (80046c4 <TIM_OC1_SetConfig+0xc8>)
 8004676:	4293      	cmp	r3, r2
 8004678:	d111      	bne.n	800469e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800467a:	693b      	ldr	r3, [r7, #16]
 800467c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004680:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8004682:	693b      	ldr	r3, [r7, #16]
 8004684:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004688:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800468a:	683b      	ldr	r3, [r7, #0]
 800468c:	695b      	ldr	r3, [r3, #20]
 800468e:	693a      	ldr	r2, [r7, #16]
 8004690:	4313      	orrs	r3, r2
 8004692:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8004694:	683b      	ldr	r3, [r7, #0]
 8004696:	699b      	ldr	r3, [r3, #24]
 8004698:	693a      	ldr	r2, [r7, #16]
 800469a:	4313      	orrs	r3, r2
 800469c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800469e:	687b      	ldr	r3, [r7, #4]
 80046a0:	693a      	ldr	r2, [r7, #16]
 80046a2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	68fa      	ldr	r2, [r7, #12]
 80046a8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80046aa:	683b      	ldr	r3, [r7, #0]
 80046ac:	685a      	ldr	r2, [r3, #4]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	697a      	ldr	r2, [r7, #20]
 80046b6:	621a      	str	r2, [r3, #32]
}
 80046b8:	bf00      	nop
 80046ba:	371c      	adds	r7, #28
 80046bc:	46bd      	mov	sp, r7
 80046be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046c2:	4770      	bx	lr
 80046c4:	40010000 	.word	0x40010000

080046c8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80046c8:	b480      	push	{r7}
 80046ca:	b087      	sub	sp, #28
 80046cc:	af00      	add	r7, sp, #0
 80046ce:	6078      	str	r0, [r7, #4]
 80046d0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80046d2:	687b      	ldr	r3, [r7, #4]
 80046d4:	6a1b      	ldr	r3, [r3, #32]
 80046d6:	f023 0210 	bic.w	r2, r3, #16
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	6a1b      	ldr	r3, [r3, #32]
 80046e2:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80046e4:	687b      	ldr	r3, [r7, #4]
 80046e6:	685b      	ldr	r3, [r3, #4]
 80046e8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	699b      	ldr	r3, [r3, #24]
 80046ee:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80046f6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80046f8:	68fb      	ldr	r3, [r7, #12]
 80046fa:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80046fe:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004700:	683b      	ldr	r3, [r7, #0]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	021b      	lsls	r3, r3, #8
 8004706:	68fa      	ldr	r2, [r7, #12]
 8004708:	4313      	orrs	r3, r2
 800470a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800470c:	697b      	ldr	r3, [r7, #20]
 800470e:	f023 0320 	bic.w	r3, r3, #32
 8004712:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8004714:	683b      	ldr	r3, [r7, #0]
 8004716:	689b      	ldr	r3, [r3, #8]
 8004718:	011b      	lsls	r3, r3, #4
 800471a:	697a      	ldr	r2, [r7, #20]
 800471c:	4313      	orrs	r3, r2
 800471e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	4a1e      	ldr	r2, [pc, #120]	; (800479c <TIM_OC2_SetConfig+0xd4>)
 8004724:	4293      	cmp	r3, r2
 8004726:	d10d      	bne.n	8004744 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8004728:	697b      	ldr	r3, [r7, #20]
 800472a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800472e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8004730:	683b      	ldr	r3, [r7, #0]
 8004732:	68db      	ldr	r3, [r3, #12]
 8004734:	011b      	lsls	r3, r3, #4
 8004736:	697a      	ldr	r2, [r7, #20]
 8004738:	4313      	orrs	r3, r2
 800473a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800473c:	697b      	ldr	r3, [r7, #20]
 800473e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8004742:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004744:	687b      	ldr	r3, [r7, #4]
 8004746:	4a15      	ldr	r2, [pc, #84]	; (800479c <TIM_OC2_SetConfig+0xd4>)
 8004748:	4293      	cmp	r3, r2
 800474a:	d113      	bne.n	8004774 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800474c:	693b      	ldr	r3, [r7, #16]
 800474e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004752:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8004754:	693b      	ldr	r3, [r7, #16]
 8004756:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800475a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800475c:	683b      	ldr	r3, [r7, #0]
 800475e:	695b      	ldr	r3, [r3, #20]
 8004760:	009b      	lsls	r3, r3, #2
 8004762:	693a      	ldr	r2, [r7, #16]
 8004764:	4313      	orrs	r3, r2
 8004766:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8004768:	683b      	ldr	r3, [r7, #0]
 800476a:	699b      	ldr	r3, [r3, #24]
 800476c:	009b      	lsls	r3, r3, #2
 800476e:	693a      	ldr	r2, [r7, #16]
 8004770:	4313      	orrs	r3, r2
 8004772:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	693a      	ldr	r2, [r7, #16]
 8004778:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	68fa      	ldr	r2, [r7, #12]
 800477e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8004780:	683b      	ldr	r3, [r7, #0]
 8004782:	685a      	ldr	r2, [r3, #4]
 8004784:	687b      	ldr	r3, [r7, #4]
 8004786:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	697a      	ldr	r2, [r7, #20]
 800478c:	621a      	str	r2, [r3, #32]
}
 800478e:	bf00      	nop
 8004790:	371c      	adds	r7, #28
 8004792:	46bd      	mov	sp, r7
 8004794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004798:	4770      	bx	lr
 800479a:	bf00      	nop
 800479c:	40010000 	.word	0x40010000

080047a0 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 80047a0:	b480      	push	{r7}
 80047a2:	b087      	sub	sp, #28
 80047a4:	af00      	add	r7, sp, #0
 80047a6:	6078      	str	r0, [r7, #4]
 80047a8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80047aa:	687b      	ldr	r3, [r7, #4]
 80047ac:	6a1b      	ldr	r3, [r3, #32]
 80047ae:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 80047b2:	687b      	ldr	r3, [r7, #4]
 80047b4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	6a1b      	ldr	r3, [r3, #32]
 80047ba:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	685b      	ldr	r3, [r3, #4]
 80047c0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	69db      	ldr	r3, [r3, #28]
 80047c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80047c8:	68fb      	ldr	r3, [r7, #12]
 80047ca:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80047ce:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80047d0:	68fb      	ldr	r3, [r7, #12]
 80047d2:	f023 0303 	bic.w	r3, r3, #3
 80047d6:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80047d8:	683b      	ldr	r3, [r7, #0]
 80047da:	681b      	ldr	r3, [r3, #0]
 80047dc:	68fa      	ldr	r2, [r7, #12]
 80047de:	4313      	orrs	r3, r2
 80047e0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80047e2:	697b      	ldr	r3, [r7, #20]
 80047e4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 80047e8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80047ea:	683b      	ldr	r3, [r7, #0]
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	021b      	lsls	r3, r3, #8
 80047f0:	697a      	ldr	r2, [r7, #20]
 80047f2:	4313      	orrs	r3, r2
 80047f4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80047f6:	687b      	ldr	r3, [r7, #4]
 80047f8:	4a1d      	ldr	r2, [pc, #116]	; (8004870 <TIM_OC3_SetConfig+0xd0>)
 80047fa:	4293      	cmp	r3, r2
 80047fc:	d10d      	bne.n	800481a <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80047fe:	697b      	ldr	r3, [r7, #20]
 8004800:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004804:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004806:	683b      	ldr	r3, [r7, #0]
 8004808:	68db      	ldr	r3, [r3, #12]
 800480a:	021b      	lsls	r3, r3, #8
 800480c:	697a      	ldr	r2, [r7, #20]
 800480e:	4313      	orrs	r3, r2
 8004810:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004818:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800481a:	687b      	ldr	r3, [r7, #4]
 800481c:	4a14      	ldr	r2, [pc, #80]	; (8004870 <TIM_OC3_SetConfig+0xd0>)
 800481e:	4293      	cmp	r3, r2
 8004820:	d113      	bne.n	800484a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8004822:	693b      	ldr	r3, [r7, #16]
 8004824:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004828:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800482a:	693b      	ldr	r3, [r7, #16]
 800482c:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004830:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8004832:	683b      	ldr	r3, [r7, #0]
 8004834:	695b      	ldr	r3, [r3, #20]
 8004836:	011b      	lsls	r3, r3, #4
 8004838:	693a      	ldr	r2, [r7, #16]
 800483a:	4313      	orrs	r3, r2
 800483c:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	699b      	ldr	r3, [r3, #24]
 8004842:	011b      	lsls	r3, r3, #4
 8004844:	693a      	ldr	r2, [r7, #16]
 8004846:	4313      	orrs	r3, r2
 8004848:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	693a      	ldr	r2, [r7, #16]
 800484e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004850:	687b      	ldr	r3, [r7, #4]
 8004852:	68fa      	ldr	r2, [r7, #12]
 8004854:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8004856:	683b      	ldr	r3, [r7, #0]
 8004858:	685a      	ldr	r2, [r3, #4]
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800485e:	687b      	ldr	r3, [r7, #4]
 8004860:	697a      	ldr	r2, [r7, #20]
 8004862:	621a      	str	r2, [r3, #32]
}
 8004864:	bf00      	nop
 8004866:	371c      	adds	r7, #28
 8004868:	46bd      	mov	sp, r7
 800486a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486e:	4770      	bx	lr
 8004870:	40010000 	.word	0x40010000

08004874 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8004874:	b480      	push	{r7}
 8004876:	b087      	sub	sp, #28
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
 800487c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800487e:	687b      	ldr	r3, [r7, #4]
 8004880:	6a1b      	ldr	r3, [r3, #32]
 8004882:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8004886:	687b      	ldr	r3, [r7, #4]
 8004888:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	6a1b      	ldr	r3, [r3, #32]
 800488e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004890:	687b      	ldr	r3, [r7, #4]
 8004892:	685b      	ldr	r3, [r3, #4]
 8004894:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	69db      	ldr	r3, [r3, #28]
 800489a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800489c:	68fb      	ldr	r3, [r7, #12]
 800489e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80048a2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80048a4:	68fb      	ldr	r3, [r7, #12]
 80048a6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 80048aa:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80048ac:	683b      	ldr	r3, [r7, #0]
 80048ae:	681b      	ldr	r3, [r3, #0]
 80048b0:	021b      	lsls	r3, r3, #8
 80048b2:	68fa      	ldr	r2, [r7, #12]
 80048b4:	4313      	orrs	r3, r2
 80048b6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80048b8:	693b      	ldr	r3, [r7, #16]
 80048ba:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 80048be:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80048c0:	683b      	ldr	r3, [r7, #0]
 80048c2:	689b      	ldr	r3, [r3, #8]
 80048c4:	031b      	lsls	r3, r3, #12
 80048c6:	693a      	ldr	r2, [r7, #16]
 80048c8:	4313      	orrs	r3, r2
 80048ca:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80048cc:	687b      	ldr	r3, [r7, #4]
 80048ce:	4a10      	ldr	r2, [pc, #64]	; (8004910 <TIM_OC4_SetConfig+0x9c>)
 80048d0:	4293      	cmp	r3, r2
 80048d2:	d109      	bne.n	80048e8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80048d4:	697b      	ldr	r3, [r7, #20]
 80048d6:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80048da:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80048dc:	683b      	ldr	r3, [r7, #0]
 80048de:	695b      	ldr	r3, [r3, #20]
 80048e0:	019b      	lsls	r3, r3, #6
 80048e2:	697a      	ldr	r2, [r7, #20]
 80048e4:	4313      	orrs	r3, r2
 80048e6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	697a      	ldr	r2, [r7, #20]
 80048ec:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	68fa      	ldr	r2, [r7, #12]
 80048f2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	685a      	ldr	r2, [r3, #4]
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	693a      	ldr	r2, [r7, #16]
 8004900:	621a      	str	r2, [r3, #32]
}
 8004902:	bf00      	nop
 8004904:	371c      	adds	r7, #28
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr
 800490e:	bf00      	nop
 8004910:	40010000 	.word	0x40010000

08004914 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004914:	b480      	push	{r7}
 8004916:	b087      	sub	sp, #28
 8004918:	af00      	add	r7, sp, #0
 800491a:	60f8      	str	r0, [r7, #12]
 800491c:	60b9      	str	r1, [r7, #8]
 800491e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	6a1b      	ldr	r3, [r3, #32]
 8004924:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004926:	68fb      	ldr	r3, [r7, #12]
 8004928:	6a1b      	ldr	r3, [r3, #32]
 800492a:	f023 0201 	bic.w	r2, r3, #1
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	699b      	ldr	r3, [r3, #24]
 8004936:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004938:	693b      	ldr	r3, [r7, #16]
 800493a:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800493e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	011b      	lsls	r3, r3, #4
 8004944:	693a      	ldr	r2, [r7, #16]
 8004946:	4313      	orrs	r3, r2
 8004948:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800494a:	697b      	ldr	r3, [r7, #20]
 800494c:	f023 030a 	bic.w	r3, r3, #10
 8004950:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004952:	697a      	ldr	r2, [r7, #20]
 8004954:	68bb      	ldr	r3, [r7, #8]
 8004956:	4313      	orrs	r3, r2
 8004958:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800495a:	68fb      	ldr	r3, [r7, #12]
 800495c:	693a      	ldr	r2, [r7, #16]
 800495e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004960:	68fb      	ldr	r3, [r7, #12]
 8004962:	697a      	ldr	r2, [r7, #20]
 8004964:	621a      	str	r2, [r3, #32]
}
 8004966:	bf00      	nop
 8004968:	371c      	adds	r7, #28
 800496a:	46bd      	mov	sp, r7
 800496c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004970:	4770      	bx	lr

08004972 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004972:	b480      	push	{r7}
 8004974:	b087      	sub	sp, #28
 8004976:	af00      	add	r7, sp, #0
 8004978:	60f8      	str	r0, [r7, #12]
 800497a:	60b9      	str	r1, [r7, #8]
 800497c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800497e:	68fb      	ldr	r3, [r7, #12]
 8004980:	6a1b      	ldr	r3, [r3, #32]
 8004982:	f023 0210 	bic.w	r2, r3, #16
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800498a:	68fb      	ldr	r3, [r7, #12]
 800498c:	699b      	ldr	r3, [r3, #24]
 800498e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8004990:	68fb      	ldr	r3, [r7, #12]
 8004992:	6a1b      	ldr	r3, [r3, #32]
 8004994:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004996:	697b      	ldr	r3, [r7, #20]
 8004998:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800499c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800499e:	687b      	ldr	r3, [r7, #4]
 80049a0:	031b      	lsls	r3, r3, #12
 80049a2:	697a      	ldr	r2, [r7, #20]
 80049a4:	4313      	orrs	r3, r2
 80049a6:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80049a8:	693b      	ldr	r3, [r7, #16]
 80049aa:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 80049ae:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 80049b0:	68bb      	ldr	r3, [r7, #8]
 80049b2:	011b      	lsls	r3, r3, #4
 80049b4:	693a      	ldr	r2, [r7, #16]
 80049b6:	4313      	orrs	r3, r2
 80049b8:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80049ba:	68fb      	ldr	r3, [r7, #12]
 80049bc:	697a      	ldr	r2, [r7, #20]
 80049be:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	693a      	ldr	r2, [r7, #16]
 80049c4:	621a      	str	r2, [r3, #32]
}
 80049c6:	bf00      	nop
 80049c8:	371c      	adds	r7, #28
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr

080049d2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80049d2:	b480      	push	{r7}
 80049d4:	b085      	sub	sp, #20
 80049d6:	af00      	add	r7, sp, #0
 80049d8:	6078      	str	r0, [r7, #4]
 80049da:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	689b      	ldr	r3, [r3, #8]
 80049e0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80049e2:	68fb      	ldr	r3, [r7, #12]
 80049e4:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80049e8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80049ea:	683a      	ldr	r2, [r7, #0]
 80049ec:	68fb      	ldr	r3, [r7, #12]
 80049ee:	4313      	orrs	r3, r2
 80049f0:	f043 0307 	orr.w	r3, r3, #7
 80049f4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	68fa      	ldr	r2, [r7, #12]
 80049fa:	609a      	str	r2, [r3, #8]
}
 80049fc:	bf00      	nop
 80049fe:	3714      	adds	r7, #20
 8004a00:	46bd      	mov	sp, r7
 8004a02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a06:	4770      	bx	lr

08004a08 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004a08:	b480      	push	{r7}
 8004a0a:	b087      	sub	sp, #28
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	60f8      	str	r0, [r7, #12]
 8004a10:	60b9      	str	r1, [r7, #8]
 8004a12:	607a      	str	r2, [r7, #4]
 8004a14:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004a16:	68fb      	ldr	r3, [r7, #12]
 8004a18:	689b      	ldr	r3, [r3, #8]
 8004a1a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004a1c:	697b      	ldr	r3, [r7, #20]
 8004a1e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004a22:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004a24:	683b      	ldr	r3, [r7, #0]
 8004a26:	021a      	lsls	r2, r3, #8
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	431a      	orrs	r2, r3
 8004a2c:	68bb      	ldr	r3, [r7, #8]
 8004a2e:	4313      	orrs	r3, r2
 8004a30:	697a      	ldr	r2, [r7, #20]
 8004a32:	4313      	orrs	r3, r2
 8004a34:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004a36:	68fb      	ldr	r3, [r7, #12]
 8004a38:	697a      	ldr	r2, [r7, #20]
 8004a3a:	609a      	str	r2, [r3, #8]
}
 8004a3c:	bf00      	nop
 8004a3e:	371c      	adds	r7, #28
 8004a40:	46bd      	mov	sp, r7
 8004a42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a46:	4770      	bx	lr

08004a48 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b087      	sub	sp, #28
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	60f8      	str	r0, [r7, #12]
 8004a50:	60b9      	str	r1, [r7, #8]
 8004a52:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8004a54:	68bb      	ldr	r3, [r7, #8]
 8004a56:	f003 031f 	and.w	r3, r3, #31
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a60:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	6a1a      	ldr	r2, [r3, #32]
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	43db      	mvns	r3, r3
 8004a6a:	401a      	ands	r2, r3
 8004a6c:	68fb      	ldr	r3, [r7, #12]
 8004a6e:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8004a70:	68fb      	ldr	r3, [r7, #12]
 8004a72:	6a1a      	ldr	r2, [r3, #32]
 8004a74:	68bb      	ldr	r3, [r7, #8]
 8004a76:	f003 031f 	and.w	r3, r3, #31
 8004a7a:	6879      	ldr	r1, [r7, #4]
 8004a7c:	fa01 f303 	lsl.w	r3, r1, r3
 8004a80:	431a      	orrs	r2, r3
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	621a      	str	r2, [r3, #32]
}
 8004a86:	bf00      	nop
 8004a88:	371c      	adds	r7, #28
 8004a8a:	46bd      	mov	sp, r7
 8004a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a90:	4770      	bx	lr
	...

08004a94 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004a94:	b480      	push	{r7}
 8004a96:	b085      	sub	sp, #20
 8004a98:	af00      	add	r7, sp, #0
 8004a9a:	6078      	str	r0, [r7, #4]
 8004a9c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004aa4:	2b01      	cmp	r3, #1
 8004aa6:	d101      	bne.n	8004aac <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004aa8:	2302      	movs	r3, #2
 8004aaa:	e050      	b.n	8004b4e <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8004aac:	687b      	ldr	r3, [r7, #4]
 8004aae:	2201      	movs	r2, #1
 8004ab0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004ab4:	687b      	ldr	r3, [r7, #4]
 8004ab6:	2202      	movs	r2, #2
 8004ab8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	685b      	ldr	r3, [r3, #4]
 8004ac2:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	689b      	ldr	r3, [r3, #8]
 8004aca:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ad2:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	681b      	ldr	r3, [r3, #0]
 8004ad8:	68fa      	ldr	r2, [r7, #12]
 8004ada:	4313      	orrs	r3, r2
 8004adc:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	681b      	ldr	r3, [r3, #0]
 8004ae2:	68fa      	ldr	r2, [r7, #12]
 8004ae4:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	681b      	ldr	r3, [r3, #0]
 8004aea:	4a1c      	ldr	r2, [pc, #112]	; (8004b5c <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8004aec:	4293      	cmp	r3, r2
 8004aee:	d018      	beq.n	8004b22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004af8:	d013      	beq.n	8004b22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004afa:	687b      	ldr	r3, [r7, #4]
 8004afc:	681b      	ldr	r3, [r3, #0]
 8004afe:	4a18      	ldr	r2, [pc, #96]	; (8004b60 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8004b00:	4293      	cmp	r3, r2
 8004b02:	d00e      	beq.n	8004b22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	681b      	ldr	r3, [r3, #0]
 8004b08:	4a16      	ldr	r2, [pc, #88]	; (8004b64 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8004b0a:	4293      	cmp	r3, r2
 8004b0c:	d009      	beq.n	8004b22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b0e:	687b      	ldr	r3, [r7, #4]
 8004b10:	681b      	ldr	r3, [r3, #0]
 8004b12:	4a15      	ldr	r2, [pc, #84]	; (8004b68 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8004b14:	4293      	cmp	r3, r2
 8004b16:	d004      	beq.n	8004b22 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8004b18:	687b      	ldr	r3, [r7, #4]
 8004b1a:	681b      	ldr	r3, [r3, #0]
 8004b1c:	4a13      	ldr	r2, [pc, #76]	; (8004b6c <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8004b1e:	4293      	cmp	r3, r2
 8004b20:	d10c      	bne.n	8004b3c <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004b22:	68bb      	ldr	r3, [r7, #8]
 8004b24:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8004b28:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004b2a:	683b      	ldr	r3, [r7, #0]
 8004b2c:	685b      	ldr	r3, [r3, #4]
 8004b2e:	68ba      	ldr	r2, [r7, #8]
 8004b30:	4313      	orrs	r3, r2
 8004b32:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	681b      	ldr	r3, [r3, #0]
 8004b38:	68ba      	ldr	r2, [r7, #8]
 8004b3a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004b3c:	687b      	ldr	r3, [r7, #4]
 8004b3e:	2201      	movs	r2, #1
 8004b40:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2200      	movs	r2, #0
 8004b48:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8004b4c:	2300      	movs	r3, #0
}
 8004b4e:	4618      	mov	r0, r3
 8004b50:	3714      	adds	r7, #20
 8004b52:	46bd      	mov	sp, r7
 8004b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b58:	4770      	bx	lr
 8004b5a:	bf00      	nop
 8004b5c:	40010000 	.word	0x40010000
 8004b60:	40000400 	.word	0x40000400
 8004b64:	40000800 	.word	0x40000800
 8004b68:	40000c00 	.word	0x40000c00
 8004b6c:	40014000 	.word	0x40014000

08004b70 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004b70:	b480      	push	{r7}
 8004b72:	b083      	sub	sp, #12
 8004b74:	af00      	add	r7, sp, #0
 8004b76:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004b78:	bf00      	nop
 8004b7a:	370c      	adds	r7, #12
 8004b7c:	46bd      	mov	sp, r7
 8004b7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b82:	4770      	bx	lr

08004b84 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b083      	sub	sp, #12
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004b8c:	bf00      	nop
 8004b8e:	370c      	adds	r7, #12
 8004b90:	46bd      	mov	sp, r7
 8004b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b96:	4770      	bx	lr

08004b98 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004b98:	b580      	push	{r7, lr}
 8004b9a:	b082      	sub	sp, #8
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d101      	bne.n	8004baa <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e03f      	b.n	8004c2a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004bb0:	b2db      	uxtb	r3, r3
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d106      	bne.n	8004bc4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	2200      	movs	r2, #0
 8004bba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004bbe:	6878      	ldr	r0, [r7, #4]
 8004bc0:	f7fd fe1c 	bl	80027fc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004bc4:	687b      	ldr	r3, [r7, #4]
 8004bc6:	2224      	movs	r2, #36	; 0x24
 8004bc8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004bcc:	687b      	ldr	r3, [r7, #4]
 8004bce:	681b      	ldr	r3, [r3, #0]
 8004bd0:	68da      	ldr	r2, [r3, #12]
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	681b      	ldr	r3, [r3, #0]
 8004bd6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004bda:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004bdc:	6878      	ldr	r0, [r7, #4]
 8004bde:	f000 f829 	bl	8004c34 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	681b      	ldr	r3, [r3, #0]
 8004be6:	691a      	ldr	r2, [r3, #16]
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	681b      	ldr	r3, [r3, #0]
 8004bec:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004bf0:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	681b      	ldr	r3, [r3, #0]
 8004bf6:	695a      	ldr	r2, [r3, #20]
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004c00:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004c02:	687b      	ldr	r3, [r7, #4]
 8004c04:	681b      	ldr	r3, [r3, #0]
 8004c06:	68da      	ldr	r2, [r3, #12]
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	681b      	ldr	r3, [r3, #0]
 8004c0c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004c10:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2200      	movs	r2, #0
 8004c16:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2220      	movs	r2, #32
 8004c1c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004c20:	687b      	ldr	r3, [r7, #4]
 8004c22:	2220      	movs	r2, #32
 8004c24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004c28:	2300      	movs	r3, #0
}
 8004c2a:	4618      	mov	r0, r3
 8004c2c:	3708      	adds	r7, #8
 8004c2e:	46bd      	mov	sp, r7
 8004c30:	bd80      	pop	{r7, pc}
	...

08004c34 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004c34:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004c38:	b0c0      	sub	sp, #256	; 0x100
 8004c3a:	af00      	add	r7, sp, #0
 8004c3c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004c40:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	691b      	ldr	r3, [r3, #16]
 8004c48:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004c4c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c50:	68d9      	ldr	r1, [r3, #12]
 8004c52:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c56:	681a      	ldr	r2, [r3, #0]
 8004c58:	ea40 0301 	orr.w	r3, r0, r1
 8004c5c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004c5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c62:	689a      	ldr	r2, [r3, #8]
 8004c64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c68:	691b      	ldr	r3, [r3, #16]
 8004c6a:	431a      	orrs	r2, r3
 8004c6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c70:	695b      	ldr	r3, [r3, #20]
 8004c72:	431a      	orrs	r2, r3
 8004c74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c78:	69db      	ldr	r3, [r3, #28]
 8004c7a:	4313      	orrs	r3, r2
 8004c7c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004c80:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	68db      	ldr	r3, [r3, #12]
 8004c88:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004c8c:	f021 010c 	bic.w	r1, r1, #12
 8004c90:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004c94:	681a      	ldr	r2, [r3, #0]
 8004c96:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004c9a:	430b      	orrs	r3, r1
 8004c9c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004c9e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ca2:	681b      	ldr	r3, [r3, #0]
 8004ca4:	695b      	ldr	r3, [r3, #20]
 8004ca6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004caa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cae:	6999      	ldr	r1, [r3, #24]
 8004cb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cb4:	681a      	ldr	r2, [r3, #0]
 8004cb6:	ea40 0301 	orr.w	r3, r0, r1
 8004cba:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004cbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cc0:	681a      	ldr	r2, [r3, #0]
 8004cc2:	4b8f      	ldr	r3, [pc, #572]	; (8004f00 <UART_SetConfig+0x2cc>)
 8004cc4:	429a      	cmp	r2, r3
 8004cc6:	d005      	beq.n	8004cd4 <UART_SetConfig+0xa0>
 8004cc8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ccc:	681a      	ldr	r2, [r3, #0]
 8004cce:	4b8d      	ldr	r3, [pc, #564]	; (8004f04 <UART_SetConfig+0x2d0>)
 8004cd0:	429a      	cmp	r2, r3
 8004cd2:	d104      	bne.n	8004cde <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004cd4:	f7fe fdfa 	bl	80038cc <HAL_RCC_GetPCLK2Freq>
 8004cd8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004cdc:	e003      	b.n	8004ce6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004cde:	f7fe fde1 	bl	80038a4 <HAL_RCC_GetPCLK1Freq>
 8004ce2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004ce6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cea:	69db      	ldr	r3, [r3, #28]
 8004cec:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004cf0:	f040 810c 	bne.w	8004f0c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004cf4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004cf8:	2200      	movs	r2, #0
 8004cfa:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004cfe:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004d02:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004d06:	4622      	mov	r2, r4
 8004d08:	462b      	mov	r3, r5
 8004d0a:	1891      	adds	r1, r2, r2
 8004d0c:	65b9      	str	r1, [r7, #88]	; 0x58
 8004d0e:	415b      	adcs	r3, r3
 8004d10:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004d12:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004d16:	4621      	mov	r1, r4
 8004d18:	eb12 0801 	adds.w	r8, r2, r1
 8004d1c:	4629      	mov	r1, r5
 8004d1e:	eb43 0901 	adc.w	r9, r3, r1
 8004d22:	f04f 0200 	mov.w	r2, #0
 8004d26:	f04f 0300 	mov.w	r3, #0
 8004d2a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d2e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004d32:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004d36:	4690      	mov	r8, r2
 8004d38:	4699      	mov	r9, r3
 8004d3a:	4623      	mov	r3, r4
 8004d3c:	eb18 0303 	adds.w	r3, r8, r3
 8004d40:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004d44:	462b      	mov	r3, r5
 8004d46:	eb49 0303 	adc.w	r3, r9, r3
 8004d4a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004d4e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d52:	685b      	ldr	r3, [r3, #4]
 8004d54:	2200      	movs	r2, #0
 8004d56:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004d5a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004d5e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004d62:	460b      	mov	r3, r1
 8004d64:	18db      	adds	r3, r3, r3
 8004d66:	653b      	str	r3, [r7, #80]	; 0x50
 8004d68:	4613      	mov	r3, r2
 8004d6a:	eb42 0303 	adc.w	r3, r2, r3
 8004d6e:	657b      	str	r3, [r7, #84]	; 0x54
 8004d70:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004d74:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004d78:	f7fb fefc 	bl	8000b74 <__aeabi_uldivmod>
 8004d7c:	4602      	mov	r2, r0
 8004d7e:	460b      	mov	r3, r1
 8004d80:	4b61      	ldr	r3, [pc, #388]	; (8004f08 <UART_SetConfig+0x2d4>)
 8004d82:	fba3 2302 	umull	r2, r3, r3, r2
 8004d86:	095b      	lsrs	r3, r3, #5
 8004d88:	011c      	lsls	r4, r3, #4
 8004d8a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d8e:	2200      	movs	r2, #0
 8004d90:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004d94:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004d98:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004d9c:	4642      	mov	r2, r8
 8004d9e:	464b      	mov	r3, r9
 8004da0:	1891      	adds	r1, r2, r2
 8004da2:	64b9      	str	r1, [r7, #72]	; 0x48
 8004da4:	415b      	adcs	r3, r3
 8004da6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004da8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004dac:	4641      	mov	r1, r8
 8004dae:	eb12 0a01 	adds.w	sl, r2, r1
 8004db2:	4649      	mov	r1, r9
 8004db4:	eb43 0b01 	adc.w	fp, r3, r1
 8004db8:	f04f 0200 	mov.w	r2, #0
 8004dbc:	f04f 0300 	mov.w	r3, #0
 8004dc0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004dc4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004dc8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004dcc:	4692      	mov	sl, r2
 8004dce:	469b      	mov	fp, r3
 8004dd0:	4643      	mov	r3, r8
 8004dd2:	eb1a 0303 	adds.w	r3, sl, r3
 8004dd6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004dda:	464b      	mov	r3, r9
 8004ddc:	eb4b 0303 	adc.w	r3, fp, r3
 8004de0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004de4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004de8:	685b      	ldr	r3, [r3, #4]
 8004dea:	2200      	movs	r2, #0
 8004dec:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004df0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004df4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004df8:	460b      	mov	r3, r1
 8004dfa:	18db      	adds	r3, r3, r3
 8004dfc:	643b      	str	r3, [r7, #64]	; 0x40
 8004dfe:	4613      	mov	r3, r2
 8004e00:	eb42 0303 	adc.w	r3, r2, r3
 8004e04:	647b      	str	r3, [r7, #68]	; 0x44
 8004e06:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004e0a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004e0e:	f7fb feb1 	bl	8000b74 <__aeabi_uldivmod>
 8004e12:	4602      	mov	r2, r0
 8004e14:	460b      	mov	r3, r1
 8004e16:	4611      	mov	r1, r2
 8004e18:	4b3b      	ldr	r3, [pc, #236]	; (8004f08 <UART_SetConfig+0x2d4>)
 8004e1a:	fba3 2301 	umull	r2, r3, r3, r1
 8004e1e:	095b      	lsrs	r3, r3, #5
 8004e20:	2264      	movs	r2, #100	; 0x64
 8004e22:	fb02 f303 	mul.w	r3, r2, r3
 8004e26:	1acb      	subs	r3, r1, r3
 8004e28:	00db      	lsls	r3, r3, #3
 8004e2a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004e2e:	4b36      	ldr	r3, [pc, #216]	; (8004f08 <UART_SetConfig+0x2d4>)
 8004e30:	fba3 2302 	umull	r2, r3, r3, r2
 8004e34:	095b      	lsrs	r3, r3, #5
 8004e36:	005b      	lsls	r3, r3, #1
 8004e38:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004e3c:	441c      	add	r4, r3
 8004e3e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004e42:	2200      	movs	r2, #0
 8004e44:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004e48:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004e4c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004e50:	4642      	mov	r2, r8
 8004e52:	464b      	mov	r3, r9
 8004e54:	1891      	adds	r1, r2, r2
 8004e56:	63b9      	str	r1, [r7, #56]	; 0x38
 8004e58:	415b      	adcs	r3, r3
 8004e5a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004e5c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004e60:	4641      	mov	r1, r8
 8004e62:	1851      	adds	r1, r2, r1
 8004e64:	6339      	str	r1, [r7, #48]	; 0x30
 8004e66:	4649      	mov	r1, r9
 8004e68:	414b      	adcs	r3, r1
 8004e6a:	637b      	str	r3, [r7, #52]	; 0x34
 8004e6c:	f04f 0200 	mov.w	r2, #0
 8004e70:	f04f 0300 	mov.w	r3, #0
 8004e74:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004e78:	4659      	mov	r1, fp
 8004e7a:	00cb      	lsls	r3, r1, #3
 8004e7c:	4651      	mov	r1, sl
 8004e7e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004e82:	4651      	mov	r1, sl
 8004e84:	00ca      	lsls	r2, r1, #3
 8004e86:	4610      	mov	r0, r2
 8004e88:	4619      	mov	r1, r3
 8004e8a:	4603      	mov	r3, r0
 8004e8c:	4642      	mov	r2, r8
 8004e8e:	189b      	adds	r3, r3, r2
 8004e90:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004e94:	464b      	mov	r3, r9
 8004e96:	460a      	mov	r2, r1
 8004e98:	eb42 0303 	adc.w	r3, r2, r3
 8004e9c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004ea0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ea4:	685b      	ldr	r3, [r3, #4]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004eac:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004eb0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004eb4:	460b      	mov	r3, r1
 8004eb6:	18db      	adds	r3, r3, r3
 8004eb8:	62bb      	str	r3, [r7, #40]	; 0x28
 8004eba:	4613      	mov	r3, r2
 8004ebc:	eb42 0303 	adc.w	r3, r2, r3
 8004ec0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004ec2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004ec6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004eca:	f7fb fe53 	bl	8000b74 <__aeabi_uldivmod>
 8004ece:	4602      	mov	r2, r0
 8004ed0:	460b      	mov	r3, r1
 8004ed2:	4b0d      	ldr	r3, [pc, #52]	; (8004f08 <UART_SetConfig+0x2d4>)
 8004ed4:	fba3 1302 	umull	r1, r3, r3, r2
 8004ed8:	095b      	lsrs	r3, r3, #5
 8004eda:	2164      	movs	r1, #100	; 0x64
 8004edc:	fb01 f303 	mul.w	r3, r1, r3
 8004ee0:	1ad3      	subs	r3, r2, r3
 8004ee2:	00db      	lsls	r3, r3, #3
 8004ee4:	3332      	adds	r3, #50	; 0x32
 8004ee6:	4a08      	ldr	r2, [pc, #32]	; (8004f08 <UART_SetConfig+0x2d4>)
 8004ee8:	fba2 2303 	umull	r2, r3, r2, r3
 8004eec:	095b      	lsrs	r3, r3, #5
 8004eee:	f003 0207 	and.w	r2, r3, #7
 8004ef2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	4422      	add	r2, r4
 8004efa:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004efc:	e105      	b.n	800510a <UART_SetConfig+0x4d6>
 8004efe:	bf00      	nop
 8004f00:	40011000 	.word	0x40011000
 8004f04:	40011400 	.word	0x40011400
 8004f08:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004f0c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f10:	2200      	movs	r2, #0
 8004f12:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004f16:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004f1a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004f1e:	4642      	mov	r2, r8
 8004f20:	464b      	mov	r3, r9
 8004f22:	1891      	adds	r1, r2, r2
 8004f24:	6239      	str	r1, [r7, #32]
 8004f26:	415b      	adcs	r3, r3
 8004f28:	627b      	str	r3, [r7, #36]	; 0x24
 8004f2a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004f2e:	4641      	mov	r1, r8
 8004f30:	1854      	adds	r4, r2, r1
 8004f32:	4649      	mov	r1, r9
 8004f34:	eb43 0501 	adc.w	r5, r3, r1
 8004f38:	f04f 0200 	mov.w	r2, #0
 8004f3c:	f04f 0300 	mov.w	r3, #0
 8004f40:	00eb      	lsls	r3, r5, #3
 8004f42:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004f46:	00e2      	lsls	r2, r4, #3
 8004f48:	4614      	mov	r4, r2
 8004f4a:	461d      	mov	r5, r3
 8004f4c:	4643      	mov	r3, r8
 8004f4e:	18e3      	adds	r3, r4, r3
 8004f50:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004f54:	464b      	mov	r3, r9
 8004f56:	eb45 0303 	adc.w	r3, r5, r3
 8004f5a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004f5e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f62:	685b      	ldr	r3, [r3, #4]
 8004f64:	2200      	movs	r2, #0
 8004f66:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004f6a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004f6e:	f04f 0200 	mov.w	r2, #0
 8004f72:	f04f 0300 	mov.w	r3, #0
 8004f76:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004f7a:	4629      	mov	r1, r5
 8004f7c:	008b      	lsls	r3, r1, #2
 8004f7e:	4621      	mov	r1, r4
 8004f80:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004f84:	4621      	mov	r1, r4
 8004f86:	008a      	lsls	r2, r1, #2
 8004f88:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004f8c:	f7fb fdf2 	bl	8000b74 <__aeabi_uldivmod>
 8004f90:	4602      	mov	r2, r0
 8004f92:	460b      	mov	r3, r1
 8004f94:	4b60      	ldr	r3, [pc, #384]	; (8005118 <UART_SetConfig+0x4e4>)
 8004f96:	fba3 2302 	umull	r2, r3, r3, r2
 8004f9a:	095b      	lsrs	r3, r3, #5
 8004f9c:	011c      	lsls	r4, r3, #4
 8004f9e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8004fa8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8004fac:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8004fb0:	4642      	mov	r2, r8
 8004fb2:	464b      	mov	r3, r9
 8004fb4:	1891      	adds	r1, r2, r2
 8004fb6:	61b9      	str	r1, [r7, #24]
 8004fb8:	415b      	adcs	r3, r3
 8004fba:	61fb      	str	r3, [r7, #28]
 8004fbc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004fc0:	4641      	mov	r1, r8
 8004fc2:	1851      	adds	r1, r2, r1
 8004fc4:	6139      	str	r1, [r7, #16]
 8004fc6:	4649      	mov	r1, r9
 8004fc8:	414b      	adcs	r3, r1
 8004fca:	617b      	str	r3, [r7, #20]
 8004fcc:	f04f 0200 	mov.w	r2, #0
 8004fd0:	f04f 0300 	mov.w	r3, #0
 8004fd4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8004fd8:	4659      	mov	r1, fp
 8004fda:	00cb      	lsls	r3, r1, #3
 8004fdc:	4651      	mov	r1, sl
 8004fde:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004fe2:	4651      	mov	r1, sl
 8004fe4:	00ca      	lsls	r2, r1, #3
 8004fe6:	4610      	mov	r0, r2
 8004fe8:	4619      	mov	r1, r3
 8004fea:	4603      	mov	r3, r0
 8004fec:	4642      	mov	r2, r8
 8004fee:	189b      	adds	r3, r3, r2
 8004ff0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004ff4:	464b      	mov	r3, r9
 8004ff6:	460a      	mov	r2, r1
 8004ff8:	eb42 0303 	adc.w	r3, r2, r3
 8004ffc:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005000:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005004:	685b      	ldr	r3, [r3, #4]
 8005006:	2200      	movs	r2, #0
 8005008:	67bb      	str	r3, [r7, #120]	; 0x78
 800500a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800500c:	f04f 0200 	mov.w	r2, #0
 8005010:	f04f 0300 	mov.w	r3, #0
 8005014:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005018:	4649      	mov	r1, r9
 800501a:	008b      	lsls	r3, r1, #2
 800501c:	4641      	mov	r1, r8
 800501e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005022:	4641      	mov	r1, r8
 8005024:	008a      	lsls	r2, r1, #2
 8005026:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800502a:	f7fb fda3 	bl	8000b74 <__aeabi_uldivmod>
 800502e:	4602      	mov	r2, r0
 8005030:	460b      	mov	r3, r1
 8005032:	4b39      	ldr	r3, [pc, #228]	; (8005118 <UART_SetConfig+0x4e4>)
 8005034:	fba3 1302 	umull	r1, r3, r3, r2
 8005038:	095b      	lsrs	r3, r3, #5
 800503a:	2164      	movs	r1, #100	; 0x64
 800503c:	fb01 f303 	mul.w	r3, r1, r3
 8005040:	1ad3      	subs	r3, r2, r3
 8005042:	011b      	lsls	r3, r3, #4
 8005044:	3332      	adds	r3, #50	; 0x32
 8005046:	4a34      	ldr	r2, [pc, #208]	; (8005118 <UART_SetConfig+0x4e4>)
 8005048:	fba2 2303 	umull	r2, r3, r2, r3
 800504c:	095b      	lsrs	r3, r3, #5
 800504e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005052:	441c      	add	r4, r3
 8005054:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005058:	2200      	movs	r2, #0
 800505a:	673b      	str	r3, [r7, #112]	; 0x70
 800505c:	677a      	str	r2, [r7, #116]	; 0x74
 800505e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005062:	4642      	mov	r2, r8
 8005064:	464b      	mov	r3, r9
 8005066:	1891      	adds	r1, r2, r2
 8005068:	60b9      	str	r1, [r7, #8]
 800506a:	415b      	adcs	r3, r3
 800506c:	60fb      	str	r3, [r7, #12]
 800506e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005072:	4641      	mov	r1, r8
 8005074:	1851      	adds	r1, r2, r1
 8005076:	6039      	str	r1, [r7, #0]
 8005078:	4649      	mov	r1, r9
 800507a:	414b      	adcs	r3, r1
 800507c:	607b      	str	r3, [r7, #4]
 800507e:	f04f 0200 	mov.w	r2, #0
 8005082:	f04f 0300 	mov.w	r3, #0
 8005086:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800508a:	4659      	mov	r1, fp
 800508c:	00cb      	lsls	r3, r1, #3
 800508e:	4651      	mov	r1, sl
 8005090:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005094:	4651      	mov	r1, sl
 8005096:	00ca      	lsls	r2, r1, #3
 8005098:	4610      	mov	r0, r2
 800509a:	4619      	mov	r1, r3
 800509c:	4603      	mov	r3, r0
 800509e:	4642      	mov	r2, r8
 80050a0:	189b      	adds	r3, r3, r2
 80050a2:	66bb      	str	r3, [r7, #104]	; 0x68
 80050a4:	464b      	mov	r3, r9
 80050a6:	460a      	mov	r2, r1
 80050a8:	eb42 0303 	adc.w	r3, r2, r3
 80050ac:	66fb      	str	r3, [r7, #108]	; 0x6c
 80050ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050b2:	685b      	ldr	r3, [r3, #4]
 80050b4:	2200      	movs	r2, #0
 80050b6:	663b      	str	r3, [r7, #96]	; 0x60
 80050b8:	667a      	str	r2, [r7, #100]	; 0x64
 80050ba:	f04f 0200 	mov.w	r2, #0
 80050be:	f04f 0300 	mov.w	r3, #0
 80050c2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80050c6:	4649      	mov	r1, r9
 80050c8:	008b      	lsls	r3, r1, #2
 80050ca:	4641      	mov	r1, r8
 80050cc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80050d0:	4641      	mov	r1, r8
 80050d2:	008a      	lsls	r2, r1, #2
 80050d4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80050d8:	f7fb fd4c 	bl	8000b74 <__aeabi_uldivmod>
 80050dc:	4602      	mov	r2, r0
 80050de:	460b      	mov	r3, r1
 80050e0:	4b0d      	ldr	r3, [pc, #52]	; (8005118 <UART_SetConfig+0x4e4>)
 80050e2:	fba3 1302 	umull	r1, r3, r3, r2
 80050e6:	095b      	lsrs	r3, r3, #5
 80050e8:	2164      	movs	r1, #100	; 0x64
 80050ea:	fb01 f303 	mul.w	r3, r1, r3
 80050ee:	1ad3      	subs	r3, r2, r3
 80050f0:	011b      	lsls	r3, r3, #4
 80050f2:	3332      	adds	r3, #50	; 0x32
 80050f4:	4a08      	ldr	r2, [pc, #32]	; (8005118 <UART_SetConfig+0x4e4>)
 80050f6:	fba2 2303 	umull	r2, r3, r2, r3
 80050fa:	095b      	lsrs	r3, r3, #5
 80050fc:	f003 020f 	and.w	r2, r3, #15
 8005100:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005104:	681b      	ldr	r3, [r3, #0]
 8005106:	4422      	add	r2, r4
 8005108:	609a      	str	r2, [r3, #8]
}
 800510a:	bf00      	nop
 800510c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005110:	46bd      	mov	sp, r7
 8005112:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005116:	bf00      	nop
 8005118:	51eb851f 	.word	0x51eb851f

0800511c <__libc_init_array>:
 800511c:	b570      	push	{r4, r5, r6, lr}
 800511e:	4d0d      	ldr	r5, [pc, #52]	; (8005154 <__libc_init_array+0x38>)
 8005120:	4c0d      	ldr	r4, [pc, #52]	; (8005158 <__libc_init_array+0x3c>)
 8005122:	1b64      	subs	r4, r4, r5
 8005124:	10a4      	asrs	r4, r4, #2
 8005126:	2600      	movs	r6, #0
 8005128:	42a6      	cmp	r6, r4
 800512a:	d109      	bne.n	8005140 <__libc_init_array+0x24>
 800512c:	4d0b      	ldr	r5, [pc, #44]	; (800515c <__libc_init_array+0x40>)
 800512e:	4c0c      	ldr	r4, [pc, #48]	; (8005160 <__libc_init_array+0x44>)
 8005130:	f001 f86c 	bl	800620c <_init>
 8005134:	1b64      	subs	r4, r4, r5
 8005136:	10a4      	asrs	r4, r4, #2
 8005138:	2600      	movs	r6, #0
 800513a:	42a6      	cmp	r6, r4
 800513c:	d105      	bne.n	800514a <__libc_init_array+0x2e>
 800513e:	bd70      	pop	{r4, r5, r6, pc}
 8005140:	f855 3b04 	ldr.w	r3, [r5], #4
 8005144:	4798      	blx	r3
 8005146:	3601      	adds	r6, #1
 8005148:	e7ee      	b.n	8005128 <__libc_init_array+0xc>
 800514a:	f855 3b04 	ldr.w	r3, [r5], #4
 800514e:	4798      	blx	r3
 8005150:	3601      	adds	r6, #1
 8005152:	e7f2      	b.n	800513a <__libc_init_array+0x1e>
 8005154:	08006448 	.word	0x08006448
 8005158:	08006448 	.word	0x08006448
 800515c:	08006448 	.word	0x08006448
 8005160:	0800644c 	.word	0x0800644c

08005164 <memset>:
 8005164:	4402      	add	r2, r0
 8005166:	4603      	mov	r3, r0
 8005168:	4293      	cmp	r3, r2
 800516a:	d100      	bne.n	800516e <memset+0xa>
 800516c:	4770      	bx	lr
 800516e:	f803 1b01 	strb.w	r1, [r3], #1
 8005172:	e7f9      	b.n	8005168 <memset+0x4>
 8005174:	0000      	movs	r0, r0
	...

08005178 <sin>:
 8005178:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800517a:	ec53 2b10 	vmov	r2, r3, d0
 800517e:	4828      	ldr	r0, [pc, #160]	; (8005220 <sin+0xa8>)
 8005180:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8005184:	4281      	cmp	r1, r0
 8005186:	dc07      	bgt.n	8005198 <sin+0x20>
 8005188:	ed9f 1b23 	vldr	d1, [pc, #140]	; 8005218 <sin+0xa0>
 800518c:	2000      	movs	r0, #0
 800518e:	b005      	add	sp, #20
 8005190:	f85d eb04 	ldr.w	lr, [sp], #4
 8005194:	f000 be6c 	b.w	8005e70 <__kernel_sin>
 8005198:	4822      	ldr	r0, [pc, #136]	; (8005224 <sin+0xac>)
 800519a:	4281      	cmp	r1, r0
 800519c:	dd09      	ble.n	80051b2 <sin+0x3a>
 800519e:	ee10 0a10 	vmov	r0, s0
 80051a2:	4619      	mov	r1, r3
 80051a4:	f7fb f81c 	bl	80001e0 <__aeabi_dsub>
 80051a8:	ec41 0b10 	vmov	d0, r0, r1
 80051ac:	b005      	add	sp, #20
 80051ae:	f85d fb04 	ldr.w	pc, [sp], #4
 80051b2:	4668      	mov	r0, sp
 80051b4:	f000 f838 	bl	8005228 <__ieee754_rem_pio2>
 80051b8:	f000 0003 	and.w	r0, r0, #3
 80051bc:	2801      	cmp	r0, #1
 80051be:	d00c      	beq.n	80051da <sin+0x62>
 80051c0:	2802      	cmp	r0, #2
 80051c2:	d011      	beq.n	80051e8 <sin+0x70>
 80051c4:	b9f0      	cbnz	r0, 8005204 <sin+0x8c>
 80051c6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80051ca:	ed9d 0b00 	vldr	d0, [sp]
 80051ce:	2001      	movs	r0, #1
 80051d0:	f000 fe4e 	bl	8005e70 <__kernel_sin>
 80051d4:	ec51 0b10 	vmov	r0, r1, d0
 80051d8:	e7e6      	b.n	80051a8 <sin+0x30>
 80051da:	ed9d 1b02 	vldr	d1, [sp, #8]
 80051de:	ed9d 0b00 	vldr	d0, [sp]
 80051e2:	f000 fa2d 	bl	8005640 <__kernel_cos>
 80051e6:	e7f5      	b.n	80051d4 <sin+0x5c>
 80051e8:	ed9d 1b02 	vldr	d1, [sp, #8]
 80051ec:	ed9d 0b00 	vldr	d0, [sp]
 80051f0:	2001      	movs	r0, #1
 80051f2:	f000 fe3d 	bl	8005e70 <__kernel_sin>
 80051f6:	ec53 2b10 	vmov	r2, r3, d0
 80051fa:	ee10 0a10 	vmov	r0, s0
 80051fe:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8005202:	e7d1      	b.n	80051a8 <sin+0x30>
 8005204:	ed9d 1b02 	vldr	d1, [sp, #8]
 8005208:	ed9d 0b00 	vldr	d0, [sp]
 800520c:	f000 fa18 	bl	8005640 <__kernel_cos>
 8005210:	e7f1      	b.n	80051f6 <sin+0x7e>
 8005212:	bf00      	nop
 8005214:	f3af 8000 	nop.w
	...
 8005220:	3fe921fb 	.word	0x3fe921fb
 8005224:	7fefffff 	.word	0x7fefffff

08005228 <__ieee754_rem_pio2>:
 8005228:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800522c:	ed2d 8b02 	vpush	{d8}
 8005230:	ec55 4b10 	vmov	r4, r5, d0
 8005234:	4bca      	ldr	r3, [pc, #808]	; (8005560 <__ieee754_rem_pio2+0x338>)
 8005236:	b08b      	sub	sp, #44	; 0x2c
 8005238:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 800523c:	4598      	cmp	r8, r3
 800523e:	4682      	mov	sl, r0
 8005240:	9502      	str	r5, [sp, #8]
 8005242:	dc08      	bgt.n	8005256 <__ieee754_rem_pio2+0x2e>
 8005244:	2200      	movs	r2, #0
 8005246:	2300      	movs	r3, #0
 8005248:	ed80 0b00 	vstr	d0, [r0]
 800524c:	e9c0 2302 	strd	r2, r3, [r0, #8]
 8005250:	f04f 0b00 	mov.w	fp, #0
 8005254:	e028      	b.n	80052a8 <__ieee754_rem_pio2+0x80>
 8005256:	4bc3      	ldr	r3, [pc, #780]	; (8005564 <__ieee754_rem_pio2+0x33c>)
 8005258:	4598      	cmp	r8, r3
 800525a:	dc78      	bgt.n	800534e <__ieee754_rem_pio2+0x126>
 800525c:	9b02      	ldr	r3, [sp, #8]
 800525e:	4ec2      	ldr	r6, [pc, #776]	; (8005568 <__ieee754_rem_pio2+0x340>)
 8005260:	2b00      	cmp	r3, #0
 8005262:	ee10 0a10 	vmov	r0, s0
 8005266:	a3b0      	add	r3, pc, #704	; (adr r3, 8005528 <__ieee754_rem_pio2+0x300>)
 8005268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800526c:	4629      	mov	r1, r5
 800526e:	dd39      	ble.n	80052e4 <__ieee754_rem_pio2+0xbc>
 8005270:	f7fa ffb6 	bl	80001e0 <__aeabi_dsub>
 8005274:	45b0      	cmp	r8, r6
 8005276:	4604      	mov	r4, r0
 8005278:	460d      	mov	r5, r1
 800527a:	d01b      	beq.n	80052b4 <__ieee754_rem_pio2+0x8c>
 800527c:	a3ac      	add	r3, pc, #688	; (adr r3, 8005530 <__ieee754_rem_pio2+0x308>)
 800527e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005282:	f7fa ffad 	bl	80001e0 <__aeabi_dsub>
 8005286:	4602      	mov	r2, r0
 8005288:	460b      	mov	r3, r1
 800528a:	e9ca 2300 	strd	r2, r3, [sl]
 800528e:	4620      	mov	r0, r4
 8005290:	4629      	mov	r1, r5
 8005292:	f7fa ffa5 	bl	80001e0 <__aeabi_dsub>
 8005296:	a3a6      	add	r3, pc, #664	; (adr r3, 8005530 <__ieee754_rem_pio2+0x308>)
 8005298:	e9d3 2300 	ldrd	r2, r3, [r3]
 800529c:	f7fa ffa0 	bl	80001e0 <__aeabi_dsub>
 80052a0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80052a4:	f04f 0b01 	mov.w	fp, #1
 80052a8:	4658      	mov	r0, fp
 80052aa:	b00b      	add	sp, #44	; 0x2c
 80052ac:	ecbd 8b02 	vpop	{d8}
 80052b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80052b4:	a3a0      	add	r3, pc, #640	; (adr r3, 8005538 <__ieee754_rem_pio2+0x310>)
 80052b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052ba:	f7fa ff91 	bl	80001e0 <__aeabi_dsub>
 80052be:	a3a0      	add	r3, pc, #640	; (adr r3, 8005540 <__ieee754_rem_pio2+0x318>)
 80052c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052c4:	4604      	mov	r4, r0
 80052c6:	460d      	mov	r5, r1
 80052c8:	f7fa ff8a 	bl	80001e0 <__aeabi_dsub>
 80052cc:	4602      	mov	r2, r0
 80052ce:	460b      	mov	r3, r1
 80052d0:	e9ca 2300 	strd	r2, r3, [sl]
 80052d4:	4620      	mov	r0, r4
 80052d6:	4629      	mov	r1, r5
 80052d8:	f7fa ff82 	bl	80001e0 <__aeabi_dsub>
 80052dc:	a398      	add	r3, pc, #608	; (adr r3, 8005540 <__ieee754_rem_pio2+0x318>)
 80052de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052e2:	e7db      	b.n	800529c <__ieee754_rem_pio2+0x74>
 80052e4:	f7fa ff7e 	bl	80001e4 <__adddf3>
 80052e8:	45b0      	cmp	r8, r6
 80052ea:	4604      	mov	r4, r0
 80052ec:	460d      	mov	r5, r1
 80052ee:	d016      	beq.n	800531e <__ieee754_rem_pio2+0xf6>
 80052f0:	a38f      	add	r3, pc, #572	; (adr r3, 8005530 <__ieee754_rem_pio2+0x308>)
 80052f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80052f6:	f7fa ff75 	bl	80001e4 <__adddf3>
 80052fa:	4602      	mov	r2, r0
 80052fc:	460b      	mov	r3, r1
 80052fe:	e9ca 2300 	strd	r2, r3, [sl]
 8005302:	4620      	mov	r0, r4
 8005304:	4629      	mov	r1, r5
 8005306:	f7fa ff6b 	bl	80001e0 <__aeabi_dsub>
 800530a:	a389      	add	r3, pc, #548	; (adr r3, 8005530 <__ieee754_rem_pio2+0x308>)
 800530c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005310:	f7fa ff68 	bl	80001e4 <__adddf3>
 8005314:	f04f 3bff 	mov.w	fp, #4294967295
 8005318:	e9ca 0102 	strd	r0, r1, [sl, #8]
 800531c:	e7c4      	b.n	80052a8 <__ieee754_rem_pio2+0x80>
 800531e:	a386      	add	r3, pc, #536	; (adr r3, 8005538 <__ieee754_rem_pio2+0x310>)
 8005320:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005324:	f7fa ff5e 	bl	80001e4 <__adddf3>
 8005328:	a385      	add	r3, pc, #532	; (adr r3, 8005540 <__ieee754_rem_pio2+0x318>)
 800532a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800532e:	4604      	mov	r4, r0
 8005330:	460d      	mov	r5, r1
 8005332:	f7fa ff57 	bl	80001e4 <__adddf3>
 8005336:	4602      	mov	r2, r0
 8005338:	460b      	mov	r3, r1
 800533a:	e9ca 2300 	strd	r2, r3, [sl]
 800533e:	4620      	mov	r0, r4
 8005340:	4629      	mov	r1, r5
 8005342:	f7fa ff4d 	bl	80001e0 <__aeabi_dsub>
 8005346:	a37e      	add	r3, pc, #504	; (adr r3, 8005540 <__ieee754_rem_pio2+0x318>)
 8005348:	e9d3 2300 	ldrd	r2, r3, [r3]
 800534c:	e7e0      	b.n	8005310 <__ieee754_rem_pio2+0xe8>
 800534e:	4b87      	ldr	r3, [pc, #540]	; (800556c <__ieee754_rem_pio2+0x344>)
 8005350:	4598      	cmp	r8, r3
 8005352:	f300 80d9 	bgt.w	8005508 <__ieee754_rem_pio2+0x2e0>
 8005356:	f000 fe49 	bl	8005fec <fabs>
 800535a:	ec55 4b10 	vmov	r4, r5, d0
 800535e:	ee10 0a10 	vmov	r0, s0
 8005362:	a379      	add	r3, pc, #484	; (adr r3, 8005548 <__ieee754_rem_pio2+0x320>)
 8005364:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005368:	4629      	mov	r1, r5
 800536a:	f7fb f8f1 	bl	8000550 <__aeabi_dmul>
 800536e:	4b80      	ldr	r3, [pc, #512]	; (8005570 <__ieee754_rem_pio2+0x348>)
 8005370:	2200      	movs	r2, #0
 8005372:	f7fa ff37 	bl	80001e4 <__adddf3>
 8005376:	f7fb fb85 	bl	8000a84 <__aeabi_d2iz>
 800537a:	4683      	mov	fp, r0
 800537c:	f7fb f87e 	bl	800047c <__aeabi_i2d>
 8005380:	4602      	mov	r2, r0
 8005382:	460b      	mov	r3, r1
 8005384:	ec43 2b18 	vmov	d8, r2, r3
 8005388:	a367      	add	r3, pc, #412	; (adr r3, 8005528 <__ieee754_rem_pio2+0x300>)
 800538a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800538e:	f7fb f8df 	bl	8000550 <__aeabi_dmul>
 8005392:	4602      	mov	r2, r0
 8005394:	460b      	mov	r3, r1
 8005396:	4620      	mov	r0, r4
 8005398:	4629      	mov	r1, r5
 800539a:	f7fa ff21 	bl	80001e0 <__aeabi_dsub>
 800539e:	a364      	add	r3, pc, #400	; (adr r3, 8005530 <__ieee754_rem_pio2+0x308>)
 80053a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80053a4:	4606      	mov	r6, r0
 80053a6:	460f      	mov	r7, r1
 80053a8:	ec51 0b18 	vmov	r0, r1, d8
 80053ac:	f7fb f8d0 	bl	8000550 <__aeabi_dmul>
 80053b0:	f1bb 0f1f 	cmp.w	fp, #31
 80053b4:	4604      	mov	r4, r0
 80053b6:	460d      	mov	r5, r1
 80053b8:	dc0d      	bgt.n	80053d6 <__ieee754_rem_pio2+0x1ae>
 80053ba:	4b6e      	ldr	r3, [pc, #440]	; (8005574 <__ieee754_rem_pio2+0x34c>)
 80053bc:	f10b 32ff 	add.w	r2, fp, #4294967295
 80053c0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80053c4:	4543      	cmp	r3, r8
 80053c6:	d006      	beq.n	80053d6 <__ieee754_rem_pio2+0x1ae>
 80053c8:	4622      	mov	r2, r4
 80053ca:	462b      	mov	r3, r5
 80053cc:	4630      	mov	r0, r6
 80053ce:	4639      	mov	r1, r7
 80053d0:	f7fa ff06 	bl	80001e0 <__aeabi_dsub>
 80053d4:	e00f      	b.n	80053f6 <__ieee754_rem_pio2+0x1ce>
 80053d6:	462b      	mov	r3, r5
 80053d8:	4622      	mov	r2, r4
 80053da:	4630      	mov	r0, r6
 80053dc:	4639      	mov	r1, r7
 80053de:	f7fa feff 	bl	80001e0 <__aeabi_dsub>
 80053e2:	ea4f 5328 	mov.w	r3, r8, asr #20
 80053e6:	9303      	str	r3, [sp, #12]
 80053e8:	f3c1 530a 	ubfx	r3, r1, #20, #11
 80053ec:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 80053f0:	f1b8 0f10 	cmp.w	r8, #16
 80053f4:	dc02      	bgt.n	80053fc <__ieee754_rem_pio2+0x1d4>
 80053f6:	e9ca 0100 	strd	r0, r1, [sl]
 80053fa:	e039      	b.n	8005470 <__ieee754_rem_pio2+0x248>
 80053fc:	a34e      	add	r3, pc, #312	; (adr r3, 8005538 <__ieee754_rem_pio2+0x310>)
 80053fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005402:	ec51 0b18 	vmov	r0, r1, d8
 8005406:	f7fb f8a3 	bl	8000550 <__aeabi_dmul>
 800540a:	4604      	mov	r4, r0
 800540c:	460d      	mov	r5, r1
 800540e:	4602      	mov	r2, r0
 8005410:	460b      	mov	r3, r1
 8005412:	4630      	mov	r0, r6
 8005414:	4639      	mov	r1, r7
 8005416:	f7fa fee3 	bl	80001e0 <__aeabi_dsub>
 800541a:	4602      	mov	r2, r0
 800541c:	460b      	mov	r3, r1
 800541e:	4680      	mov	r8, r0
 8005420:	4689      	mov	r9, r1
 8005422:	4630      	mov	r0, r6
 8005424:	4639      	mov	r1, r7
 8005426:	f7fa fedb 	bl	80001e0 <__aeabi_dsub>
 800542a:	4622      	mov	r2, r4
 800542c:	462b      	mov	r3, r5
 800542e:	f7fa fed7 	bl	80001e0 <__aeabi_dsub>
 8005432:	a343      	add	r3, pc, #268	; (adr r3, 8005540 <__ieee754_rem_pio2+0x318>)
 8005434:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005438:	4604      	mov	r4, r0
 800543a:	460d      	mov	r5, r1
 800543c:	ec51 0b18 	vmov	r0, r1, d8
 8005440:	f7fb f886 	bl	8000550 <__aeabi_dmul>
 8005444:	4622      	mov	r2, r4
 8005446:	462b      	mov	r3, r5
 8005448:	f7fa feca 	bl	80001e0 <__aeabi_dsub>
 800544c:	4602      	mov	r2, r0
 800544e:	460b      	mov	r3, r1
 8005450:	4604      	mov	r4, r0
 8005452:	460d      	mov	r5, r1
 8005454:	4640      	mov	r0, r8
 8005456:	4649      	mov	r1, r9
 8005458:	f7fa fec2 	bl	80001e0 <__aeabi_dsub>
 800545c:	9a03      	ldr	r2, [sp, #12]
 800545e:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8005462:	1ad3      	subs	r3, r2, r3
 8005464:	2b31      	cmp	r3, #49	; 0x31
 8005466:	dc24      	bgt.n	80054b2 <__ieee754_rem_pio2+0x28a>
 8005468:	e9ca 0100 	strd	r0, r1, [sl]
 800546c:	4646      	mov	r6, r8
 800546e:	464f      	mov	r7, r9
 8005470:	e9da 8900 	ldrd	r8, r9, [sl]
 8005474:	4630      	mov	r0, r6
 8005476:	4642      	mov	r2, r8
 8005478:	464b      	mov	r3, r9
 800547a:	4639      	mov	r1, r7
 800547c:	f7fa feb0 	bl	80001e0 <__aeabi_dsub>
 8005480:	462b      	mov	r3, r5
 8005482:	4622      	mov	r2, r4
 8005484:	f7fa feac 	bl	80001e0 <__aeabi_dsub>
 8005488:	9b02      	ldr	r3, [sp, #8]
 800548a:	2b00      	cmp	r3, #0
 800548c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8005490:	f6bf af0a 	bge.w	80052a8 <__ieee754_rem_pio2+0x80>
 8005494:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8005498:	f8ca 3004 	str.w	r3, [sl, #4]
 800549c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80054a0:	f8ca 8000 	str.w	r8, [sl]
 80054a4:	f8ca 0008 	str.w	r0, [sl, #8]
 80054a8:	f8ca 300c 	str.w	r3, [sl, #12]
 80054ac:	f1cb 0b00 	rsb	fp, fp, #0
 80054b0:	e6fa      	b.n	80052a8 <__ieee754_rem_pio2+0x80>
 80054b2:	a327      	add	r3, pc, #156	; (adr r3, 8005550 <__ieee754_rem_pio2+0x328>)
 80054b4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054b8:	ec51 0b18 	vmov	r0, r1, d8
 80054bc:	f7fb f848 	bl	8000550 <__aeabi_dmul>
 80054c0:	4604      	mov	r4, r0
 80054c2:	460d      	mov	r5, r1
 80054c4:	4602      	mov	r2, r0
 80054c6:	460b      	mov	r3, r1
 80054c8:	4640      	mov	r0, r8
 80054ca:	4649      	mov	r1, r9
 80054cc:	f7fa fe88 	bl	80001e0 <__aeabi_dsub>
 80054d0:	4602      	mov	r2, r0
 80054d2:	460b      	mov	r3, r1
 80054d4:	4606      	mov	r6, r0
 80054d6:	460f      	mov	r7, r1
 80054d8:	4640      	mov	r0, r8
 80054da:	4649      	mov	r1, r9
 80054dc:	f7fa fe80 	bl	80001e0 <__aeabi_dsub>
 80054e0:	4622      	mov	r2, r4
 80054e2:	462b      	mov	r3, r5
 80054e4:	f7fa fe7c 	bl	80001e0 <__aeabi_dsub>
 80054e8:	a31b      	add	r3, pc, #108	; (adr r3, 8005558 <__ieee754_rem_pio2+0x330>)
 80054ea:	e9d3 2300 	ldrd	r2, r3, [r3]
 80054ee:	4604      	mov	r4, r0
 80054f0:	460d      	mov	r5, r1
 80054f2:	ec51 0b18 	vmov	r0, r1, d8
 80054f6:	f7fb f82b 	bl	8000550 <__aeabi_dmul>
 80054fa:	4622      	mov	r2, r4
 80054fc:	462b      	mov	r3, r5
 80054fe:	f7fa fe6f 	bl	80001e0 <__aeabi_dsub>
 8005502:	4604      	mov	r4, r0
 8005504:	460d      	mov	r5, r1
 8005506:	e75f      	b.n	80053c8 <__ieee754_rem_pio2+0x1a0>
 8005508:	4b1b      	ldr	r3, [pc, #108]	; (8005578 <__ieee754_rem_pio2+0x350>)
 800550a:	4598      	cmp	r8, r3
 800550c:	dd36      	ble.n	800557c <__ieee754_rem_pio2+0x354>
 800550e:	ee10 2a10 	vmov	r2, s0
 8005512:	462b      	mov	r3, r5
 8005514:	4620      	mov	r0, r4
 8005516:	4629      	mov	r1, r5
 8005518:	f7fa fe62 	bl	80001e0 <__aeabi_dsub>
 800551c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8005520:	e9ca 0100 	strd	r0, r1, [sl]
 8005524:	e694      	b.n	8005250 <__ieee754_rem_pio2+0x28>
 8005526:	bf00      	nop
 8005528:	54400000 	.word	0x54400000
 800552c:	3ff921fb 	.word	0x3ff921fb
 8005530:	1a626331 	.word	0x1a626331
 8005534:	3dd0b461 	.word	0x3dd0b461
 8005538:	1a600000 	.word	0x1a600000
 800553c:	3dd0b461 	.word	0x3dd0b461
 8005540:	2e037073 	.word	0x2e037073
 8005544:	3ba3198a 	.word	0x3ba3198a
 8005548:	6dc9c883 	.word	0x6dc9c883
 800554c:	3fe45f30 	.word	0x3fe45f30
 8005550:	2e000000 	.word	0x2e000000
 8005554:	3ba3198a 	.word	0x3ba3198a
 8005558:	252049c1 	.word	0x252049c1
 800555c:	397b839a 	.word	0x397b839a
 8005560:	3fe921fb 	.word	0x3fe921fb
 8005564:	4002d97b 	.word	0x4002d97b
 8005568:	3ff921fb 	.word	0x3ff921fb
 800556c:	413921fb 	.word	0x413921fb
 8005570:	3fe00000 	.word	0x3fe00000
 8005574:	08006264 	.word	0x08006264
 8005578:	7fefffff 	.word	0x7fefffff
 800557c:	ea4f 5428 	mov.w	r4, r8, asr #20
 8005580:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8005584:	ee10 0a10 	vmov	r0, s0
 8005588:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 800558c:	ee10 6a10 	vmov	r6, s0
 8005590:	460f      	mov	r7, r1
 8005592:	f7fb fa77 	bl	8000a84 <__aeabi_d2iz>
 8005596:	f7fa ff71 	bl	800047c <__aeabi_i2d>
 800559a:	4602      	mov	r2, r0
 800559c:	460b      	mov	r3, r1
 800559e:	4630      	mov	r0, r6
 80055a0:	4639      	mov	r1, r7
 80055a2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80055a6:	f7fa fe1b 	bl	80001e0 <__aeabi_dsub>
 80055aa:	4b23      	ldr	r3, [pc, #140]	; (8005638 <__ieee754_rem_pio2+0x410>)
 80055ac:	2200      	movs	r2, #0
 80055ae:	f7fa ffcf 	bl	8000550 <__aeabi_dmul>
 80055b2:	460f      	mov	r7, r1
 80055b4:	4606      	mov	r6, r0
 80055b6:	f7fb fa65 	bl	8000a84 <__aeabi_d2iz>
 80055ba:	f7fa ff5f 	bl	800047c <__aeabi_i2d>
 80055be:	4602      	mov	r2, r0
 80055c0:	460b      	mov	r3, r1
 80055c2:	4630      	mov	r0, r6
 80055c4:	4639      	mov	r1, r7
 80055c6:	e9cd 2306 	strd	r2, r3, [sp, #24]
 80055ca:	f7fa fe09 	bl	80001e0 <__aeabi_dsub>
 80055ce:	4b1a      	ldr	r3, [pc, #104]	; (8005638 <__ieee754_rem_pio2+0x410>)
 80055d0:	2200      	movs	r2, #0
 80055d2:	f7fa ffbd 	bl	8000550 <__aeabi_dmul>
 80055d6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80055da:	ad04      	add	r5, sp, #16
 80055dc:	f04f 0803 	mov.w	r8, #3
 80055e0:	46a9      	mov	r9, r5
 80055e2:	2600      	movs	r6, #0
 80055e4:	2700      	movs	r7, #0
 80055e6:	4632      	mov	r2, r6
 80055e8:	463b      	mov	r3, r7
 80055ea:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 80055ee:	46c3      	mov	fp, r8
 80055f0:	3d08      	subs	r5, #8
 80055f2:	f108 38ff 	add.w	r8, r8, #4294967295
 80055f6:	f7fb fa13 	bl	8000a20 <__aeabi_dcmpeq>
 80055fa:	2800      	cmp	r0, #0
 80055fc:	d1f3      	bne.n	80055e6 <__ieee754_rem_pio2+0x3be>
 80055fe:	4b0f      	ldr	r3, [pc, #60]	; (800563c <__ieee754_rem_pio2+0x414>)
 8005600:	9301      	str	r3, [sp, #4]
 8005602:	2302      	movs	r3, #2
 8005604:	9300      	str	r3, [sp, #0]
 8005606:	4622      	mov	r2, r4
 8005608:	465b      	mov	r3, fp
 800560a:	4651      	mov	r1, sl
 800560c:	4648      	mov	r0, r9
 800560e:	f000 f8df 	bl	80057d0 <__kernel_rem_pio2>
 8005612:	9b02      	ldr	r3, [sp, #8]
 8005614:	2b00      	cmp	r3, #0
 8005616:	4683      	mov	fp, r0
 8005618:	f6bf ae46 	bge.w	80052a8 <__ieee754_rem_pio2+0x80>
 800561c:	e9da 2100 	ldrd	r2, r1, [sl]
 8005620:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005624:	e9ca 2300 	strd	r2, r3, [sl]
 8005628:	e9da 2102 	ldrd	r2, r1, [sl, #8]
 800562c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005630:	e9ca 2302 	strd	r2, r3, [sl, #8]
 8005634:	e73a      	b.n	80054ac <__ieee754_rem_pio2+0x284>
 8005636:	bf00      	nop
 8005638:	41700000 	.word	0x41700000
 800563c:	080062e4 	.word	0x080062e4

08005640 <__kernel_cos>:
 8005640:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005644:	ec57 6b10 	vmov	r6, r7, d0
 8005648:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 800564c:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8005650:	ed8d 1b00 	vstr	d1, [sp]
 8005654:	da07      	bge.n	8005666 <__kernel_cos+0x26>
 8005656:	ee10 0a10 	vmov	r0, s0
 800565a:	4639      	mov	r1, r7
 800565c:	f7fb fa12 	bl	8000a84 <__aeabi_d2iz>
 8005660:	2800      	cmp	r0, #0
 8005662:	f000 8088 	beq.w	8005776 <__kernel_cos+0x136>
 8005666:	4632      	mov	r2, r6
 8005668:	463b      	mov	r3, r7
 800566a:	4630      	mov	r0, r6
 800566c:	4639      	mov	r1, r7
 800566e:	f7fa ff6f 	bl	8000550 <__aeabi_dmul>
 8005672:	4b51      	ldr	r3, [pc, #324]	; (80057b8 <__kernel_cos+0x178>)
 8005674:	2200      	movs	r2, #0
 8005676:	4604      	mov	r4, r0
 8005678:	460d      	mov	r5, r1
 800567a:	f7fa ff69 	bl	8000550 <__aeabi_dmul>
 800567e:	a340      	add	r3, pc, #256	; (adr r3, 8005780 <__kernel_cos+0x140>)
 8005680:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005684:	4682      	mov	sl, r0
 8005686:	468b      	mov	fp, r1
 8005688:	4620      	mov	r0, r4
 800568a:	4629      	mov	r1, r5
 800568c:	f7fa ff60 	bl	8000550 <__aeabi_dmul>
 8005690:	a33d      	add	r3, pc, #244	; (adr r3, 8005788 <__kernel_cos+0x148>)
 8005692:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005696:	f7fa fda5 	bl	80001e4 <__adddf3>
 800569a:	4622      	mov	r2, r4
 800569c:	462b      	mov	r3, r5
 800569e:	f7fa ff57 	bl	8000550 <__aeabi_dmul>
 80056a2:	a33b      	add	r3, pc, #236	; (adr r3, 8005790 <__kernel_cos+0x150>)
 80056a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056a8:	f7fa fd9a 	bl	80001e0 <__aeabi_dsub>
 80056ac:	4622      	mov	r2, r4
 80056ae:	462b      	mov	r3, r5
 80056b0:	f7fa ff4e 	bl	8000550 <__aeabi_dmul>
 80056b4:	a338      	add	r3, pc, #224	; (adr r3, 8005798 <__kernel_cos+0x158>)
 80056b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056ba:	f7fa fd93 	bl	80001e4 <__adddf3>
 80056be:	4622      	mov	r2, r4
 80056c0:	462b      	mov	r3, r5
 80056c2:	f7fa ff45 	bl	8000550 <__aeabi_dmul>
 80056c6:	a336      	add	r3, pc, #216	; (adr r3, 80057a0 <__kernel_cos+0x160>)
 80056c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056cc:	f7fa fd88 	bl	80001e0 <__aeabi_dsub>
 80056d0:	4622      	mov	r2, r4
 80056d2:	462b      	mov	r3, r5
 80056d4:	f7fa ff3c 	bl	8000550 <__aeabi_dmul>
 80056d8:	a333      	add	r3, pc, #204	; (adr r3, 80057a8 <__kernel_cos+0x168>)
 80056da:	e9d3 2300 	ldrd	r2, r3, [r3]
 80056de:	f7fa fd81 	bl	80001e4 <__adddf3>
 80056e2:	4622      	mov	r2, r4
 80056e4:	462b      	mov	r3, r5
 80056e6:	f7fa ff33 	bl	8000550 <__aeabi_dmul>
 80056ea:	4622      	mov	r2, r4
 80056ec:	462b      	mov	r3, r5
 80056ee:	f7fa ff2f 	bl	8000550 <__aeabi_dmul>
 80056f2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80056f6:	4604      	mov	r4, r0
 80056f8:	460d      	mov	r5, r1
 80056fa:	4630      	mov	r0, r6
 80056fc:	4639      	mov	r1, r7
 80056fe:	f7fa ff27 	bl	8000550 <__aeabi_dmul>
 8005702:	460b      	mov	r3, r1
 8005704:	4602      	mov	r2, r0
 8005706:	4629      	mov	r1, r5
 8005708:	4620      	mov	r0, r4
 800570a:	f7fa fd69 	bl	80001e0 <__aeabi_dsub>
 800570e:	4b2b      	ldr	r3, [pc, #172]	; (80057bc <__kernel_cos+0x17c>)
 8005710:	4598      	cmp	r8, r3
 8005712:	4606      	mov	r6, r0
 8005714:	460f      	mov	r7, r1
 8005716:	dc10      	bgt.n	800573a <__kernel_cos+0xfa>
 8005718:	4602      	mov	r2, r0
 800571a:	460b      	mov	r3, r1
 800571c:	4650      	mov	r0, sl
 800571e:	4659      	mov	r1, fp
 8005720:	f7fa fd5e 	bl	80001e0 <__aeabi_dsub>
 8005724:	460b      	mov	r3, r1
 8005726:	4926      	ldr	r1, [pc, #152]	; (80057c0 <__kernel_cos+0x180>)
 8005728:	4602      	mov	r2, r0
 800572a:	2000      	movs	r0, #0
 800572c:	f7fa fd58 	bl	80001e0 <__aeabi_dsub>
 8005730:	ec41 0b10 	vmov	d0, r0, r1
 8005734:	b003      	add	sp, #12
 8005736:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800573a:	4b22      	ldr	r3, [pc, #136]	; (80057c4 <__kernel_cos+0x184>)
 800573c:	4920      	ldr	r1, [pc, #128]	; (80057c0 <__kernel_cos+0x180>)
 800573e:	4598      	cmp	r8, r3
 8005740:	bfcc      	ite	gt
 8005742:	4d21      	ldrgt	r5, [pc, #132]	; (80057c8 <__kernel_cos+0x188>)
 8005744:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8005748:	2400      	movs	r4, #0
 800574a:	4622      	mov	r2, r4
 800574c:	462b      	mov	r3, r5
 800574e:	2000      	movs	r0, #0
 8005750:	f7fa fd46 	bl	80001e0 <__aeabi_dsub>
 8005754:	4622      	mov	r2, r4
 8005756:	4680      	mov	r8, r0
 8005758:	4689      	mov	r9, r1
 800575a:	462b      	mov	r3, r5
 800575c:	4650      	mov	r0, sl
 800575e:	4659      	mov	r1, fp
 8005760:	f7fa fd3e 	bl	80001e0 <__aeabi_dsub>
 8005764:	4632      	mov	r2, r6
 8005766:	463b      	mov	r3, r7
 8005768:	f7fa fd3a 	bl	80001e0 <__aeabi_dsub>
 800576c:	4602      	mov	r2, r0
 800576e:	460b      	mov	r3, r1
 8005770:	4640      	mov	r0, r8
 8005772:	4649      	mov	r1, r9
 8005774:	e7da      	b.n	800572c <__kernel_cos+0xec>
 8005776:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 80057b0 <__kernel_cos+0x170>
 800577a:	e7db      	b.n	8005734 <__kernel_cos+0xf4>
 800577c:	f3af 8000 	nop.w
 8005780:	be8838d4 	.word	0xbe8838d4
 8005784:	bda8fae9 	.word	0xbda8fae9
 8005788:	bdb4b1c4 	.word	0xbdb4b1c4
 800578c:	3e21ee9e 	.word	0x3e21ee9e
 8005790:	809c52ad 	.word	0x809c52ad
 8005794:	3e927e4f 	.word	0x3e927e4f
 8005798:	19cb1590 	.word	0x19cb1590
 800579c:	3efa01a0 	.word	0x3efa01a0
 80057a0:	16c15177 	.word	0x16c15177
 80057a4:	3f56c16c 	.word	0x3f56c16c
 80057a8:	5555554c 	.word	0x5555554c
 80057ac:	3fa55555 	.word	0x3fa55555
 80057b0:	00000000 	.word	0x00000000
 80057b4:	3ff00000 	.word	0x3ff00000
 80057b8:	3fe00000 	.word	0x3fe00000
 80057bc:	3fd33332 	.word	0x3fd33332
 80057c0:	3ff00000 	.word	0x3ff00000
 80057c4:	3fe90000 	.word	0x3fe90000
 80057c8:	3fd20000 	.word	0x3fd20000
 80057cc:	00000000 	.word	0x00000000

080057d0 <__kernel_rem_pio2>:
 80057d0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80057d4:	ed2d 8b02 	vpush	{d8}
 80057d8:	f5ad 7d1b 	sub.w	sp, sp, #620	; 0x26c
 80057dc:	f112 0f14 	cmn.w	r2, #20
 80057e0:	9308      	str	r3, [sp, #32]
 80057e2:	9101      	str	r1, [sp, #4]
 80057e4:	4bc4      	ldr	r3, [pc, #784]	; (8005af8 <__kernel_rem_pio2+0x328>)
 80057e6:	99a6      	ldr	r1, [sp, #664]	; 0x298
 80057e8:	900b      	str	r0, [sp, #44]	; 0x2c
 80057ea:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80057ee:	9302      	str	r3, [sp, #8]
 80057f0:	9b08      	ldr	r3, [sp, #32]
 80057f2:	f103 33ff 	add.w	r3, r3, #4294967295
 80057f6:	bfa8      	it	ge
 80057f8:	1ed4      	subge	r4, r2, #3
 80057fa:	9306      	str	r3, [sp, #24]
 80057fc:	bfb2      	itee	lt
 80057fe:	2400      	movlt	r4, #0
 8005800:	2318      	movge	r3, #24
 8005802:	fb94 f4f3 	sdivge	r4, r4, r3
 8005806:	f06f 0317 	mvn.w	r3, #23
 800580a:	fb04 3303 	mla	r3, r4, r3, r3
 800580e:	eb03 0a02 	add.w	sl, r3, r2
 8005812:	9b02      	ldr	r3, [sp, #8]
 8005814:	9a06      	ldr	r2, [sp, #24]
 8005816:	ed9f 8bb4 	vldr	d8, [pc, #720]	; 8005ae8 <__kernel_rem_pio2+0x318>
 800581a:	eb03 0802 	add.w	r8, r3, r2
 800581e:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 8005820:	1aa7      	subs	r7, r4, r2
 8005822:	ae22      	add	r6, sp, #136	; 0x88
 8005824:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8005828:	2500      	movs	r5, #0
 800582a:	4545      	cmp	r5, r8
 800582c:	dd13      	ble.n	8005856 <__kernel_rem_pio2+0x86>
 800582e:	9b08      	ldr	r3, [sp, #32]
 8005830:	ed9f 8bad 	vldr	d8, [pc, #692]	; 8005ae8 <__kernel_rem_pio2+0x318>
 8005834:	aa22      	add	r2, sp, #136	; 0x88
 8005836:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 800583a:	f50d 7be4 	add.w	fp, sp, #456	; 0x1c8
 800583e:	f04f 0800 	mov.w	r8, #0
 8005842:	9b02      	ldr	r3, [sp, #8]
 8005844:	4598      	cmp	r8, r3
 8005846:	dc2f      	bgt.n	80058a8 <__kernel_rem_pio2+0xd8>
 8005848:	ed8d 8b04 	vstr	d8, [sp, #16]
 800584c:	f8dd 902c 	ldr.w	r9, [sp, #44]	; 0x2c
 8005850:	462f      	mov	r7, r5
 8005852:	2600      	movs	r6, #0
 8005854:	e01b      	b.n	800588e <__kernel_rem_pio2+0xbe>
 8005856:	42ef      	cmn	r7, r5
 8005858:	d407      	bmi.n	800586a <__kernel_rem_pio2+0x9a>
 800585a:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 800585e:	f7fa fe0d 	bl	800047c <__aeabi_i2d>
 8005862:	e8e6 0102 	strd	r0, r1, [r6], #8
 8005866:	3501      	adds	r5, #1
 8005868:	e7df      	b.n	800582a <__kernel_rem_pio2+0x5a>
 800586a:	ec51 0b18 	vmov	r0, r1, d8
 800586e:	e7f8      	b.n	8005862 <__kernel_rem_pio2+0x92>
 8005870:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005874:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 8005878:	f7fa fe6a 	bl	8000550 <__aeabi_dmul>
 800587c:	4602      	mov	r2, r0
 800587e:	460b      	mov	r3, r1
 8005880:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8005884:	f7fa fcae 	bl	80001e4 <__adddf3>
 8005888:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800588c:	3601      	adds	r6, #1
 800588e:	9b06      	ldr	r3, [sp, #24]
 8005890:	429e      	cmp	r6, r3
 8005892:	f1a7 0708 	sub.w	r7, r7, #8
 8005896:	ddeb      	ble.n	8005870 <__kernel_rem_pio2+0xa0>
 8005898:	ed9d 7b04 	vldr	d7, [sp, #16]
 800589c:	f108 0801 	add.w	r8, r8, #1
 80058a0:	ecab 7b02 	vstmia	fp!, {d7}
 80058a4:	3508      	adds	r5, #8
 80058a6:	e7cc      	b.n	8005842 <__kernel_rem_pio2+0x72>
 80058a8:	9b02      	ldr	r3, [sp, #8]
 80058aa:	aa0e      	add	r2, sp, #56	; 0x38
 80058ac:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80058b0:	930d      	str	r3, [sp, #52]	; 0x34
 80058b2:	9ba7      	ldr	r3, [sp, #668]	; 0x29c
 80058b4:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80058b8:	9c02      	ldr	r4, [sp, #8]
 80058ba:	930c      	str	r3, [sp, #48]	; 0x30
 80058bc:	00e3      	lsls	r3, r4, #3
 80058be:	930a      	str	r3, [sp, #40]	; 0x28
 80058c0:	ab9a      	add	r3, sp, #616	; 0x268
 80058c2:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80058c6:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 80058ca:	f10d 0838 	add.w	r8, sp, #56	; 0x38
 80058ce:	ab72      	add	r3, sp, #456	; 0x1c8
 80058d0:	eb03 05c4 	add.w	r5, r3, r4, lsl #3
 80058d4:	46c3      	mov	fp, r8
 80058d6:	46a1      	mov	r9, r4
 80058d8:	f1b9 0f00 	cmp.w	r9, #0
 80058dc:	f1a5 0508 	sub.w	r5, r5, #8
 80058e0:	dc77      	bgt.n	80059d2 <__kernel_rem_pio2+0x202>
 80058e2:	ec47 6b10 	vmov	d0, r6, r7
 80058e6:	4650      	mov	r0, sl
 80058e8:	f000 fc0a 	bl	8006100 <scalbn>
 80058ec:	ec57 6b10 	vmov	r6, r7, d0
 80058f0:	2200      	movs	r2, #0
 80058f2:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80058f6:	ee10 0a10 	vmov	r0, s0
 80058fa:	4639      	mov	r1, r7
 80058fc:	f7fa fe28 	bl	8000550 <__aeabi_dmul>
 8005900:	ec41 0b10 	vmov	d0, r0, r1
 8005904:	f000 fb7c 	bl	8006000 <floor>
 8005908:	4b7c      	ldr	r3, [pc, #496]	; (8005afc <__kernel_rem_pio2+0x32c>)
 800590a:	ec51 0b10 	vmov	r0, r1, d0
 800590e:	2200      	movs	r2, #0
 8005910:	f7fa fe1e 	bl	8000550 <__aeabi_dmul>
 8005914:	4602      	mov	r2, r0
 8005916:	460b      	mov	r3, r1
 8005918:	4630      	mov	r0, r6
 800591a:	4639      	mov	r1, r7
 800591c:	f7fa fc60 	bl	80001e0 <__aeabi_dsub>
 8005920:	460f      	mov	r7, r1
 8005922:	4606      	mov	r6, r0
 8005924:	f7fb f8ae 	bl	8000a84 <__aeabi_d2iz>
 8005928:	9004      	str	r0, [sp, #16]
 800592a:	f7fa fda7 	bl	800047c <__aeabi_i2d>
 800592e:	4602      	mov	r2, r0
 8005930:	460b      	mov	r3, r1
 8005932:	4630      	mov	r0, r6
 8005934:	4639      	mov	r1, r7
 8005936:	f7fa fc53 	bl	80001e0 <__aeabi_dsub>
 800593a:	f1ba 0f00 	cmp.w	sl, #0
 800593e:	4606      	mov	r6, r0
 8005940:	460f      	mov	r7, r1
 8005942:	dd6d      	ble.n	8005a20 <__kernel_rem_pio2+0x250>
 8005944:	1e62      	subs	r2, r4, #1
 8005946:	ab0e      	add	r3, sp, #56	; 0x38
 8005948:	9d04      	ldr	r5, [sp, #16]
 800594a:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 800594e:	f1ca 0118 	rsb	r1, sl, #24
 8005952:	fa40 f301 	asr.w	r3, r0, r1
 8005956:	441d      	add	r5, r3
 8005958:	408b      	lsls	r3, r1
 800595a:	1ac0      	subs	r0, r0, r3
 800595c:	ab0e      	add	r3, sp, #56	; 0x38
 800595e:	9504      	str	r5, [sp, #16]
 8005960:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8005964:	f1ca 0317 	rsb	r3, sl, #23
 8005968:	fa40 fb03 	asr.w	fp, r0, r3
 800596c:	f1bb 0f00 	cmp.w	fp, #0
 8005970:	dd65      	ble.n	8005a3e <__kernel_rem_pio2+0x26e>
 8005972:	9b04      	ldr	r3, [sp, #16]
 8005974:	2200      	movs	r2, #0
 8005976:	3301      	adds	r3, #1
 8005978:	9304      	str	r3, [sp, #16]
 800597a:	4615      	mov	r5, r2
 800597c:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8005980:	4294      	cmp	r4, r2
 8005982:	f300 809c 	bgt.w	8005abe <__kernel_rem_pio2+0x2ee>
 8005986:	f1ba 0f00 	cmp.w	sl, #0
 800598a:	dd07      	ble.n	800599c <__kernel_rem_pio2+0x1cc>
 800598c:	f1ba 0f01 	cmp.w	sl, #1
 8005990:	f000 80c0 	beq.w	8005b14 <__kernel_rem_pio2+0x344>
 8005994:	f1ba 0f02 	cmp.w	sl, #2
 8005998:	f000 80c6 	beq.w	8005b28 <__kernel_rem_pio2+0x358>
 800599c:	f1bb 0f02 	cmp.w	fp, #2
 80059a0:	d14d      	bne.n	8005a3e <__kernel_rem_pio2+0x26e>
 80059a2:	4632      	mov	r2, r6
 80059a4:	463b      	mov	r3, r7
 80059a6:	4956      	ldr	r1, [pc, #344]	; (8005b00 <__kernel_rem_pio2+0x330>)
 80059a8:	2000      	movs	r0, #0
 80059aa:	f7fa fc19 	bl	80001e0 <__aeabi_dsub>
 80059ae:	4606      	mov	r6, r0
 80059b0:	460f      	mov	r7, r1
 80059b2:	2d00      	cmp	r5, #0
 80059b4:	d043      	beq.n	8005a3e <__kernel_rem_pio2+0x26e>
 80059b6:	4650      	mov	r0, sl
 80059b8:	ed9f 0b4d 	vldr	d0, [pc, #308]	; 8005af0 <__kernel_rem_pio2+0x320>
 80059bc:	f000 fba0 	bl	8006100 <scalbn>
 80059c0:	4630      	mov	r0, r6
 80059c2:	4639      	mov	r1, r7
 80059c4:	ec53 2b10 	vmov	r2, r3, d0
 80059c8:	f7fa fc0a 	bl	80001e0 <__aeabi_dsub>
 80059cc:	4606      	mov	r6, r0
 80059ce:	460f      	mov	r7, r1
 80059d0:	e035      	b.n	8005a3e <__kernel_rem_pio2+0x26e>
 80059d2:	4b4c      	ldr	r3, [pc, #304]	; (8005b04 <__kernel_rem_pio2+0x334>)
 80059d4:	2200      	movs	r2, #0
 80059d6:	4630      	mov	r0, r6
 80059d8:	4639      	mov	r1, r7
 80059da:	f7fa fdb9 	bl	8000550 <__aeabi_dmul>
 80059de:	f7fb f851 	bl	8000a84 <__aeabi_d2iz>
 80059e2:	f7fa fd4b 	bl	800047c <__aeabi_i2d>
 80059e6:	4602      	mov	r2, r0
 80059e8:	460b      	mov	r3, r1
 80059ea:	ec43 2b18 	vmov	d8, r2, r3
 80059ee:	4b46      	ldr	r3, [pc, #280]	; (8005b08 <__kernel_rem_pio2+0x338>)
 80059f0:	2200      	movs	r2, #0
 80059f2:	f7fa fdad 	bl	8000550 <__aeabi_dmul>
 80059f6:	4602      	mov	r2, r0
 80059f8:	460b      	mov	r3, r1
 80059fa:	4630      	mov	r0, r6
 80059fc:	4639      	mov	r1, r7
 80059fe:	f7fa fbef 	bl	80001e0 <__aeabi_dsub>
 8005a02:	f7fb f83f 	bl	8000a84 <__aeabi_d2iz>
 8005a06:	e9d5 2300 	ldrd	r2, r3, [r5]
 8005a0a:	f84b 0b04 	str.w	r0, [fp], #4
 8005a0e:	ec51 0b18 	vmov	r0, r1, d8
 8005a12:	f7fa fbe7 	bl	80001e4 <__adddf3>
 8005a16:	f109 39ff 	add.w	r9, r9, #4294967295
 8005a1a:	4606      	mov	r6, r0
 8005a1c:	460f      	mov	r7, r1
 8005a1e:	e75b      	b.n	80058d8 <__kernel_rem_pio2+0x108>
 8005a20:	d106      	bne.n	8005a30 <__kernel_rem_pio2+0x260>
 8005a22:	1e63      	subs	r3, r4, #1
 8005a24:	aa0e      	add	r2, sp, #56	; 0x38
 8005a26:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8005a2a:	ea4f 5be0 	mov.w	fp, r0, asr #23
 8005a2e:	e79d      	b.n	800596c <__kernel_rem_pio2+0x19c>
 8005a30:	4b36      	ldr	r3, [pc, #216]	; (8005b0c <__kernel_rem_pio2+0x33c>)
 8005a32:	2200      	movs	r2, #0
 8005a34:	f7fb f812 	bl	8000a5c <__aeabi_dcmpge>
 8005a38:	2800      	cmp	r0, #0
 8005a3a:	d13d      	bne.n	8005ab8 <__kernel_rem_pio2+0x2e8>
 8005a3c:	4683      	mov	fp, r0
 8005a3e:	2200      	movs	r2, #0
 8005a40:	2300      	movs	r3, #0
 8005a42:	4630      	mov	r0, r6
 8005a44:	4639      	mov	r1, r7
 8005a46:	f7fa ffeb 	bl	8000a20 <__aeabi_dcmpeq>
 8005a4a:	2800      	cmp	r0, #0
 8005a4c:	f000 80c0 	beq.w	8005bd0 <__kernel_rem_pio2+0x400>
 8005a50:	1e65      	subs	r5, r4, #1
 8005a52:	462b      	mov	r3, r5
 8005a54:	2200      	movs	r2, #0
 8005a56:	9902      	ldr	r1, [sp, #8]
 8005a58:	428b      	cmp	r3, r1
 8005a5a:	da6c      	bge.n	8005b36 <__kernel_rem_pio2+0x366>
 8005a5c:	2a00      	cmp	r2, #0
 8005a5e:	f000 8089 	beq.w	8005b74 <__kernel_rem_pio2+0x3a4>
 8005a62:	ab0e      	add	r3, sp, #56	; 0x38
 8005a64:	f1aa 0a18 	sub.w	sl, sl, #24
 8005a68:	f853 3025 	ldr.w	r3, [r3, r5, lsl #2]
 8005a6c:	2b00      	cmp	r3, #0
 8005a6e:	f000 80ad 	beq.w	8005bcc <__kernel_rem_pio2+0x3fc>
 8005a72:	4650      	mov	r0, sl
 8005a74:	ed9f 0b1e 	vldr	d0, [pc, #120]	; 8005af0 <__kernel_rem_pio2+0x320>
 8005a78:	f000 fb42 	bl	8006100 <scalbn>
 8005a7c:	ab9a      	add	r3, sp, #616	; 0x268
 8005a7e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8005a82:	ec57 6b10 	vmov	r6, r7, d0
 8005a86:	00ec      	lsls	r4, r5, #3
 8005a88:	f1a3 0898 	sub.w	r8, r3, #152	; 0x98
 8005a8c:	46aa      	mov	sl, r5
 8005a8e:	f1ba 0f00 	cmp.w	sl, #0
 8005a92:	f280 80d6 	bge.w	8005c42 <__kernel_rem_pio2+0x472>
 8005a96:	ed9f 8b14 	vldr	d8, [pc, #80]	; 8005ae8 <__kernel_rem_pio2+0x318>
 8005a9a:	462e      	mov	r6, r5
 8005a9c:	2e00      	cmp	r6, #0
 8005a9e:	f2c0 8104 	blt.w	8005caa <__kernel_rem_pio2+0x4da>
 8005aa2:	ab72      	add	r3, sp, #456	; 0x1c8
 8005aa4:	ed8d 8b06 	vstr	d8, [sp, #24]
 8005aa8:	f8df a064 	ldr.w	sl, [pc, #100]	; 8005b10 <__kernel_rem_pio2+0x340>
 8005aac:	eb03 09c6 	add.w	r9, r3, r6, lsl #3
 8005ab0:	f04f 0800 	mov.w	r8, #0
 8005ab4:	1baf      	subs	r7, r5, r6
 8005ab6:	e0ea      	b.n	8005c8e <__kernel_rem_pio2+0x4be>
 8005ab8:	f04f 0b02 	mov.w	fp, #2
 8005abc:	e759      	b.n	8005972 <__kernel_rem_pio2+0x1a2>
 8005abe:	f8d8 3000 	ldr.w	r3, [r8]
 8005ac2:	b955      	cbnz	r5, 8005ada <__kernel_rem_pio2+0x30a>
 8005ac4:	b123      	cbz	r3, 8005ad0 <__kernel_rem_pio2+0x300>
 8005ac6:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 8005aca:	f8c8 3000 	str.w	r3, [r8]
 8005ace:	2301      	movs	r3, #1
 8005ad0:	3201      	adds	r2, #1
 8005ad2:	f108 0804 	add.w	r8, r8, #4
 8005ad6:	461d      	mov	r5, r3
 8005ad8:	e752      	b.n	8005980 <__kernel_rem_pio2+0x1b0>
 8005ada:	1acb      	subs	r3, r1, r3
 8005adc:	f8c8 3000 	str.w	r3, [r8]
 8005ae0:	462b      	mov	r3, r5
 8005ae2:	e7f5      	b.n	8005ad0 <__kernel_rem_pio2+0x300>
 8005ae4:	f3af 8000 	nop.w
	...
 8005af4:	3ff00000 	.word	0x3ff00000
 8005af8:	08006430 	.word	0x08006430
 8005afc:	40200000 	.word	0x40200000
 8005b00:	3ff00000 	.word	0x3ff00000
 8005b04:	3e700000 	.word	0x3e700000
 8005b08:	41700000 	.word	0x41700000
 8005b0c:	3fe00000 	.word	0x3fe00000
 8005b10:	080063f0 	.word	0x080063f0
 8005b14:	1e62      	subs	r2, r4, #1
 8005b16:	ab0e      	add	r3, sp, #56	; 0x38
 8005b18:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b1c:	f3c3 0316 	ubfx	r3, r3, #0, #23
 8005b20:	a90e      	add	r1, sp, #56	; 0x38
 8005b22:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 8005b26:	e739      	b.n	800599c <__kernel_rem_pio2+0x1cc>
 8005b28:	1e62      	subs	r2, r4, #1
 8005b2a:	ab0e      	add	r3, sp, #56	; 0x38
 8005b2c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8005b30:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8005b34:	e7f4      	b.n	8005b20 <__kernel_rem_pio2+0x350>
 8005b36:	a90e      	add	r1, sp, #56	; 0x38
 8005b38:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8005b3c:	3b01      	subs	r3, #1
 8005b3e:	430a      	orrs	r2, r1
 8005b40:	e789      	b.n	8005a56 <__kernel_rem_pio2+0x286>
 8005b42:	3301      	adds	r3, #1
 8005b44:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8005b48:	2900      	cmp	r1, #0
 8005b4a:	d0fa      	beq.n	8005b42 <__kernel_rem_pio2+0x372>
 8005b4c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005b4e:	f502 721a 	add.w	r2, r2, #616	; 0x268
 8005b52:	446a      	add	r2, sp
 8005b54:	3a98      	subs	r2, #152	; 0x98
 8005b56:	920a      	str	r2, [sp, #40]	; 0x28
 8005b58:	9a08      	ldr	r2, [sp, #32]
 8005b5a:	18e3      	adds	r3, r4, r3
 8005b5c:	18a5      	adds	r5, r4, r2
 8005b5e:	aa22      	add	r2, sp, #136	; 0x88
 8005b60:	f104 0801 	add.w	r8, r4, #1
 8005b64:	eb02 05c5 	add.w	r5, r2, r5, lsl #3
 8005b68:	9304      	str	r3, [sp, #16]
 8005b6a:	9b04      	ldr	r3, [sp, #16]
 8005b6c:	4543      	cmp	r3, r8
 8005b6e:	da04      	bge.n	8005b7a <__kernel_rem_pio2+0x3aa>
 8005b70:	461c      	mov	r4, r3
 8005b72:	e6a3      	b.n	80058bc <__kernel_rem_pio2+0xec>
 8005b74:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8005b76:	2301      	movs	r3, #1
 8005b78:	e7e4      	b.n	8005b44 <__kernel_rem_pio2+0x374>
 8005b7a:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005b7c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8005b80:	f7fa fc7c 	bl	800047c <__aeabi_i2d>
 8005b84:	e8e5 0102 	strd	r0, r1, [r5], #8
 8005b88:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005b8a:	46ab      	mov	fp, r5
 8005b8c:	461c      	mov	r4, r3
 8005b8e:	f04f 0900 	mov.w	r9, #0
 8005b92:	2600      	movs	r6, #0
 8005b94:	2700      	movs	r7, #0
 8005b96:	9b06      	ldr	r3, [sp, #24]
 8005b98:	4599      	cmp	r9, r3
 8005b9a:	dd06      	ble.n	8005baa <__kernel_rem_pio2+0x3da>
 8005b9c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005b9e:	e8e3 6702 	strd	r6, r7, [r3], #8
 8005ba2:	f108 0801 	add.w	r8, r8, #1
 8005ba6:	930a      	str	r3, [sp, #40]	; 0x28
 8005ba8:	e7df      	b.n	8005b6a <__kernel_rem_pio2+0x39a>
 8005baa:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 8005bae:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8005bb2:	f7fa fccd 	bl	8000550 <__aeabi_dmul>
 8005bb6:	4602      	mov	r2, r0
 8005bb8:	460b      	mov	r3, r1
 8005bba:	4630      	mov	r0, r6
 8005bbc:	4639      	mov	r1, r7
 8005bbe:	f7fa fb11 	bl	80001e4 <__adddf3>
 8005bc2:	f109 0901 	add.w	r9, r9, #1
 8005bc6:	4606      	mov	r6, r0
 8005bc8:	460f      	mov	r7, r1
 8005bca:	e7e4      	b.n	8005b96 <__kernel_rem_pio2+0x3c6>
 8005bcc:	3d01      	subs	r5, #1
 8005bce:	e748      	b.n	8005a62 <__kernel_rem_pio2+0x292>
 8005bd0:	ec47 6b10 	vmov	d0, r6, r7
 8005bd4:	f1ca 0000 	rsb	r0, sl, #0
 8005bd8:	f000 fa92 	bl	8006100 <scalbn>
 8005bdc:	ec57 6b10 	vmov	r6, r7, d0
 8005be0:	4ba0      	ldr	r3, [pc, #640]	; (8005e64 <__kernel_rem_pio2+0x694>)
 8005be2:	ee10 0a10 	vmov	r0, s0
 8005be6:	2200      	movs	r2, #0
 8005be8:	4639      	mov	r1, r7
 8005bea:	f7fa ff37 	bl	8000a5c <__aeabi_dcmpge>
 8005bee:	b1f8      	cbz	r0, 8005c30 <__kernel_rem_pio2+0x460>
 8005bf0:	4b9d      	ldr	r3, [pc, #628]	; (8005e68 <__kernel_rem_pio2+0x698>)
 8005bf2:	2200      	movs	r2, #0
 8005bf4:	4630      	mov	r0, r6
 8005bf6:	4639      	mov	r1, r7
 8005bf8:	f7fa fcaa 	bl	8000550 <__aeabi_dmul>
 8005bfc:	f7fa ff42 	bl	8000a84 <__aeabi_d2iz>
 8005c00:	4680      	mov	r8, r0
 8005c02:	f7fa fc3b 	bl	800047c <__aeabi_i2d>
 8005c06:	4b97      	ldr	r3, [pc, #604]	; (8005e64 <__kernel_rem_pio2+0x694>)
 8005c08:	2200      	movs	r2, #0
 8005c0a:	f7fa fca1 	bl	8000550 <__aeabi_dmul>
 8005c0e:	460b      	mov	r3, r1
 8005c10:	4602      	mov	r2, r0
 8005c12:	4639      	mov	r1, r7
 8005c14:	4630      	mov	r0, r6
 8005c16:	f7fa fae3 	bl	80001e0 <__aeabi_dsub>
 8005c1a:	f7fa ff33 	bl	8000a84 <__aeabi_d2iz>
 8005c1e:	1c65      	adds	r5, r4, #1
 8005c20:	ab0e      	add	r3, sp, #56	; 0x38
 8005c22:	f10a 0a18 	add.w	sl, sl, #24
 8005c26:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8005c2a:	f843 8025 	str.w	r8, [r3, r5, lsl #2]
 8005c2e:	e720      	b.n	8005a72 <__kernel_rem_pio2+0x2a2>
 8005c30:	4630      	mov	r0, r6
 8005c32:	4639      	mov	r1, r7
 8005c34:	f7fa ff26 	bl	8000a84 <__aeabi_d2iz>
 8005c38:	ab0e      	add	r3, sp, #56	; 0x38
 8005c3a:	4625      	mov	r5, r4
 8005c3c:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8005c40:	e717      	b.n	8005a72 <__kernel_rem_pio2+0x2a2>
 8005c42:	ab0e      	add	r3, sp, #56	; 0x38
 8005c44:	f853 002a 	ldr.w	r0, [r3, sl, lsl #2]
 8005c48:	f7fa fc18 	bl	800047c <__aeabi_i2d>
 8005c4c:	4632      	mov	r2, r6
 8005c4e:	463b      	mov	r3, r7
 8005c50:	f7fa fc7e 	bl	8000550 <__aeabi_dmul>
 8005c54:	4b84      	ldr	r3, [pc, #528]	; (8005e68 <__kernel_rem_pio2+0x698>)
 8005c56:	e968 0102 	strd	r0, r1, [r8, #-8]!
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	4630      	mov	r0, r6
 8005c5e:	4639      	mov	r1, r7
 8005c60:	f7fa fc76 	bl	8000550 <__aeabi_dmul>
 8005c64:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005c68:	4606      	mov	r6, r0
 8005c6a:	460f      	mov	r7, r1
 8005c6c:	e70f      	b.n	8005a8e <__kernel_rem_pio2+0x2be>
 8005c6e:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 8005c72:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 8005c76:	f7fa fc6b 	bl	8000550 <__aeabi_dmul>
 8005c7a:	4602      	mov	r2, r0
 8005c7c:	460b      	mov	r3, r1
 8005c7e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005c82:	f7fa faaf 	bl	80001e4 <__adddf3>
 8005c86:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8005c8a:	f108 0801 	add.w	r8, r8, #1
 8005c8e:	9b02      	ldr	r3, [sp, #8]
 8005c90:	4598      	cmp	r8, r3
 8005c92:	dc01      	bgt.n	8005c98 <__kernel_rem_pio2+0x4c8>
 8005c94:	45b8      	cmp	r8, r7
 8005c96:	ddea      	ble.n	8005c6e <__kernel_rem_pio2+0x49e>
 8005c98:	ed9d 7b06 	vldr	d7, [sp, #24]
 8005c9c:	ab4a      	add	r3, sp, #296	; 0x128
 8005c9e:	eb03 07c7 	add.w	r7, r3, r7, lsl #3
 8005ca2:	ed87 7b00 	vstr	d7, [r7]
 8005ca6:	3e01      	subs	r6, #1
 8005ca8:	e6f8      	b.n	8005a9c <__kernel_rem_pio2+0x2cc>
 8005caa:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8005cac:	2b02      	cmp	r3, #2
 8005cae:	dc0b      	bgt.n	8005cc8 <__kernel_rem_pio2+0x4f8>
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	dc35      	bgt.n	8005d20 <__kernel_rem_pio2+0x550>
 8005cb4:	d059      	beq.n	8005d6a <__kernel_rem_pio2+0x59a>
 8005cb6:	9b04      	ldr	r3, [sp, #16]
 8005cb8:	f003 0007 	and.w	r0, r3, #7
 8005cbc:	f50d 7d1b 	add.w	sp, sp, #620	; 0x26c
 8005cc0:	ecbd 8b02 	vpop	{d8}
 8005cc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cc8:	9ba6      	ldr	r3, [sp, #664]	; 0x298
 8005cca:	2b03      	cmp	r3, #3
 8005ccc:	d1f3      	bne.n	8005cb6 <__kernel_rem_pio2+0x4e6>
 8005cce:	ab4a      	add	r3, sp, #296	; 0x128
 8005cd0:	4423      	add	r3, r4
 8005cd2:	9306      	str	r3, [sp, #24]
 8005cd4:	461c      	mov	r4, r3
 8005cd6:	469a      	mov	sl, r3
 8005cd8:	9502      	str	r5, [sp, #8]
 8005cda:	9b02      	ldr	r3, [sp, #8]
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	f1aa 0a08 	sub.w	sl, sl, #8
 8005ce2:	dc6b      	bgt.n	8005dbc <__kernel_rem_pio2+0x5ec>
 8005ce4:	46aa      	mov	sl, r5
 8005ce6:	f1ba 0f01 	cmp.w	sl, #1
 8005cea:	f1a4 0408 	sub.w	r4, r4, #8
 8005cee:	f300 8085 	bgt.w	8005dfc <__kernel_rem_pio2+0x62c>
 8005cf2:	9c06      	ldr	r4, [sp, #24]
 8005cf4:	2000      	movs	r0, #0
 8005cf6:	3408      	adds	r4, #8
 8005cf8:	2100      	movs	r1, #0
 8005cfa:	2d01      	cmp	r5, #1
 8005cfc:	f300 809d 	bgt.w	8005e3a <__kernel_rem_pio2+0x66a>
 8005d00:	e9dd 564a 	ldrd	r5, r6, [sp, #296]	; 0x128
 8005d04:	e9dd 784c 	ldrd	r7, r8, [sp, #304]	; 0x130
 8005d08:	f1bb 0f00 	cmp.w	fp, #0
 8005d0c:	f040 809b 	bne.w	8005e46 <__kernel_rem_pio2+0x676>
 8005d10:	9b01      	ldr	r3, [sp, #4]
 8005d12:	e9c3 5600 	strd	r5, r6, [r3]
 8005d16:	e9c3 7802 	strd	r7, r8, [r3, #8]
 8005d1a:	e9c3 0104 	strd	r0, r1, [r3, #16]
 8005d1e:	e7ca      	b.n	8005cb6 <__kernel_rem_pio2+0x4e6>
 8005d20:	3408      	adds	r4, #8
 8005d22:	ab4a      	add	r3, sp, #296	; 0x128
 8005d24:	441c      	add	r4, r3
 8005d26:	462e      	mov	r6, r5
 8005d28:	2000      	movs	r0, #0
 8005d2a:	2100      	movs	r1, #0
 8005d2c:	2e00      	cmp	r6, #0
 8005d2e:	da36      	bge.n	8005d9e <__kernel_rem_pio2+0x5ce>
 8005d30:	f1bb 0f00 	cmp.w	fp, #0
 8005d34:	d039      	beq.n	8005daa <__kernel_rem_pio2+0x5da>
 8005d36:	4602      	mov	r2, r0
 8005d38:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005d3c:	9c01      	ldr	r4, [sp, #4]
 8005d3e:	e9c4 2300 	strd	r2, r3, [r4]
 8005d42:	4602      	mov	r2, r0
 8005d44:	460b      	mov	r3, r1
 8005d46:	e9dd 014a 	ldrd	r0, r1, [sp, #296]	; 0x128
 8005d4a:	f7fa fa49 	bl	80001e0 <__aeabi_dsub>
 8005d4e:	ae4c      	add	r6, sp, #304	; 0x130
 8005d50:	2401      	movs	r4, #1
 8005d52:	42a5      	cmp	r5, r4
 8005d54:	da2c      	bge.n	8005db0 <__kernel_rem_pio2+0x5e0>
 8005d56:	f1bb 0f00 	cmp.w	fp, #0
 8005d5a:	d002      	beq.n	8005d62 <__kernel_rem_pio2+0x592>
 8005d5c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005d60:	4619      	mov	r1, r3
 8005d62:	9b01      	ldr	r3, [sp, #4]
 8005d64:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8005d68:	e7a5      	b.n	8005cb6 <__kernel_rem_pio2+0x4e6>
 8005d6a:	f504 731a 	add.w	r3, r4, #616	; 0x268
 8005d6e:	eb0d 0403 	add.w	r4, sp, r3
 8005d72:	f5a4 749c 	sub.w	r4, r4, #312	; 0x138
 8005d76:	2000      	movs	r0, #0
 8005d78:	2100      	movs	r1, #0
 8005d7a:	2d00      	cmp	r5, #0
 8005d7c:	da09      	bge.n	8005d92 <__kernel_rem_pio2+0x5c2>
 8005d7e:	f1bb 0f00 	cmp.w	fp, #0
 8005d82:	d002      	beq.n	8005d8a <__kernel_rem_pio2+0x5ba>
 8005d84:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005d88:	4619      	mov	r1, r3
 8005d8a:	9b01      	ldr	r3, [sp, #4]
 8005d8c:	e9c3 0100 	strd	r0, r1, [r3]
 8005d90:	e791      	b.n	8005cb6 <__kernel_rem_pio2+0x4e6>
 8005d92:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005d96:	f7fa fa25 	bl	80001e4 <__adddf3>
 8005d9a:	3d01      	subs	r5, #1
 8005d9c:	e7ed      	b.n	8005d7a <__kernel_rem_pio2+0x5aa>
 8005d9e:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005da2:	f7fa fa1f 	bl	80001e4 <__adddf3>
 8005da6:	3e01      	subs	r6, #1
 8005da8:	e7c0      	b.n	8005d2c <__kernel_rem_pio2+0x55c>
 8005daa:	4602      	mov	r2, r0
 8005dac:	460b      	mov	r3, r1
 8005dae:	e7c5      	b.n	8005d3c <__kernel_rem_pio2+0x56c>
 8005db0:	e8f6 2302 	ldrd	r2, r3, [r6], #8
 8005db4:	f7fa fa16 	bl	80001e4 <__adddf3>
 8005db8:	3401      	adds	r4, #1
 8005dba:	e7ca      	b.n	8005d52 <__kernel_rem_pio2+0x582>
 8005dbc:	e9da 8900 	ldrd	r8, r9, [sl]
 8005dc0:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 8005dc4:	9b02      	ldr	r3, [sp, #8]
 8005dc6:	3b01      	subs	r3, #1
 8005dc8:	9302      	str	r3, [sp, #8]
 8005dca:	4632      	mov	r2, r6
 8005dcc:	463b      	mov	r3, r7
 8005dce:	4640      	mov	r0, r8
 8005dd0:	4649      	mov	r1, r9
 8005dd2:	f7fa fa07 	bl	80001e4 <__adddf3>
 8005dd6:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8005dda:	4602      	mov	r2, r0
 8005ddc:	460b      	mov	r3, r1
 8005dde:	4640      	mov	r0, r8
 8005de0:	4649      	mov	r1, r9
 8005de2:	f7fa f9fd 	bl	80001e0 <__aeabi_dsub>
 8005de6:	4632      	mov	r2, r6
 8005de8:	463b      	mov	r3, r7
 8005dea:	f7fa f9fb 	bl	80001e4 <__adddf3>
 8005dee:	ed9d 7b08 	vldr	d7, [sp, #32]
 8005df2:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8005df6:	ed8a 7b00 	vstr	d7, [sl]
 8005dfa:	e76e      	b.n	8005cda <__kernel_rem_pio2+0x50a>
 8005dfc:	e9d4 8900 	ldrd	r8, r9, [r4]
 8005e00:	e9d4 6702 	ldrd	r6, r7, [r4, #8]
 8005e04:	4640      	mov	r0, r8
 8005e06:	4632      	mov	r2, r6
 8005e08:	463b      	mov	r3, r7
 8005e0a:	4649      	mov	r1, r9
 8005e0c:	f7fa f9ea 	bl	80001e4 <__adddf3>
 8005e10:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8005e14:	4602      	mov	r2, r0
 8005e16:	460b      	mov	r3, r1
 8005e18:	4640      	mov	r0, r8
 8005e1a:	4649      	mov	r1, r9
 8005e1c:	f7fa f9e0 	bl	80001e0 <__aeabi_dsub>
 8005e20:	4632      	mov	r2, r6
 8005e22:	463b      	mov	r3, r7
 8005e24:	f7fa f9de 	bl	80001e4 <__adddf3>
 8005e28:	ed9d 7b02 	vldr	d7, [sp, #8]
 8005e2c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 8005e30:	ed84 7b00 	vstr	d7, [r4]
 8005e34:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005e38:	e755      	b.n	8005ce6 <__kernel_rem_pio2+0x516>
 8005e3a:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 8005e3e:	f7fa f9d1 	bl	80001e4 <__adddf3>
 8005e42:	3d01      	subs	r5, #1
 8005e44:	e759      	b.n	8005cfa <__kernel_rem_pio2+0x52a>
 8005e46:	9b01      	ldr	r3, [sp, #4]
 8005e48:	9a01      	ldr	r2, [sp, #4]
 8005e4a:	601d      	str	r5, [r3, #0]
 8005e4c:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 8005e50:	605c      	str	r4, [r3, #4]
 8005e52:	609f      	str	r7, [r3, #8]
 8005e54:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8005e58:	60d3      	str	r3, [r2, #12]
 8005e5a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8005e5e:	6110      	str	r0, [r2, #16]
 8005e60:	6153      	str	r3, [r2, #20]
 8005e62:	e728      	b.n	8005cb6 <__kernel_rem_pio2+0x4e6>
 8005e64:	41700000 	.word	0x41700000
 8005e68:	3e700000 	.word	0x3e700000
 8005e6c:	00000000 	.word	0x00000000

08005e70 <__kernel_sin>:
 8005e70:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e74:	ed2d 8b04 	vpush	{d8-d9}
 8005e78:	eeb0 8a41 	vmov.f32	s16, s2
 8005e7c:	eef0 8a61 	vmov.f32	s17, s3
 8005e80:	ec55 4b10 	vmov	r4, r5, d0
 8005e84:	b083      	sub	sp, #12
 8005e86:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8005e8a:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8005e8e:	9001      	str	r0, [sp, #4]
 8005e90:	da06      	bge.n	8005ea0 <__kernel_sin+0x30>
 8005e92:	ee10 0a10 	vmov	r0, s0
 8005e96:	4629      	mov	r1, r5
 8005e98:	f7fa fdf4 	bl	8000a84 <__aeabi_d2iz>
 8005e9c:	2800      	cmp	r0, #0
 8005e9e:	d051      	beq.n	8005f44 <__kernel_sin+0xd4>
 8005ea0:	4622      	mov	r2, r4
 8005ea2:	462b      	mov	r3, r5
 8005ea4:	4620      	mov	r0, r4
 8005ea6:	4629      	mov	r1, r5
 8005ea8:	f7fa fb52 	bl	8000550 <__aeabi_dmul>
 8005eac:	4682      	mov	sl, r0
 8005eae:	468b      	mov	fp, r1
 8005eb0:	4602      	mov	r2, r0
 8005eb2:	460b      	mov	r3, r1
 8005eb4:	4620      	mov	r0, r4
 8005eb6:	4629      	mov	r1, r5
 8005eb8:	f7fa fb4a 	bl	8000550 <__aeabi_dmul>
 8005ebc:	a341      	add	r3, pc, #260	; (adr r3, 8005fc4 <__kernel_sin+0x154>)
 8005ebe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ec2:	4680      	mov	r8, r0
 8005ec4:	4689      	mov	r9, r1
 8005ec6:	4650      	mov	r0, sl
 8005ec8:	4659      	mov	r1, fp
 8005eca:	f7fa fb41 	bl	8000550 <__aeabi_dmul>
 8005ece:	a33f      	add	r3, pc, #252	; (adr r3, 8005fcc <__kernel_sin+0x15c>)
 8005ed0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ed4:	f7fa f984 	bl	80001e0 <__aeabi_dsub>
 8005ed8:	4652      	mov	r2, sl
 8005eda:	465b      	mov	r3, fp
 8005edc:	f7fa fb38 	bl	8000550 <__aeabi_dmul>
 8005ee0:	a33c      	add	r3, pc, #240	; (adr r3, 8005fd4 <__kernel_sin+0x164>)
 8005ee2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ee6:	f7fa f97d 	bl	80001e4 <__adddf3>
 8005eea:	4652      	mov	r2, sl
 8005eec:	465b      	mov	r3, fp
 8005eee:	f7fa fb2f 	bl	8000550 <__aeabi_dmul>
 8005ef2:	a33a      	add	r3, pc, #232	; (adr r3, 8005fdc <__kernel_sin+0x16c>)
 8005ef4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ef8:	f7fa f972 	bl	80001e0 <__aeabi_dsub>
 8005efc:	4652      	mov	r2, sl
 8005efe:	465b      	mov	r3, fp
 8005f00:	f7fa fb26 	bl	8000550 <__aeabi_dmul>
 8005f04:	a337      	add	r3, pc, #220	; (adr r3, 8005fe4 <__kernel_sin+0x174>)
 8005f06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f0a:	f7fa f96b 	bl	80001e4 <__adddf3>
 8005f0e:	9b01      	ldr	r3, [sp, #4]
 8005f10:	4606      	mov	r6, r0
 8005f12:	460f      	mov	r7, r1
 8005f14:	b9eb      	cbnz	r3, 8005f52 <__kernel_sin+0xe2>
 8005f16:	4602      	mov	r2, r0
 8005f18:	460b      	mov	r3, r1
 8005f1a:	4650      	mov	r0, sl
 8005f1c:	4659      	mov	r1, fp
 8005f1e:	f7fa fb17 	bl	8000550 <__aeabi_dmul>
 8005f22:	a325      	add	r3, pc, #148	; (adr r3, 8005fb8 <__kernel_sin+0x148>)
 8005f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f28:	f7fa f95a 	bl	80001e0 <__aeabi_dsub>
 8005f2c:	4642      	mov	r2, r8
 8005f2e:	464b      	mov	r3, r9
 8005f30:	f7fa fb0e 	bl	8000550 <__aeabi_dmul>
 8005f34:	4602      	mov	r2, r0
 8005f36:	460b      	mov	r3, r1
 8005f38:	4620      	mov	r0, r4
 8005f3a:	4629      	mov	r1, r5
 8005f3c:	f7fa f952 	bl	80001e4 <__adddf3>
 8005f40:	4604      	mov	r4, r0
 8005f42:	460d      	mov	r5, r1
 8005f44:	ec45 4b10 	vmov	d0, r4, r5
 8005f48:	b003      	add	sp, #12
 8005f4a:	ecbd 8b04 	vpop	{d8-d9}
 8005f4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005f52:	4b1b      	ldr	r3, [pc, #108]	; (8005fc0 <__kernel_sin+0x150>)
 8005f54:	ec51 0b18 	vmov	r0, r1, d8
 8005f58:	2200      	movs	r2, #0
 8005f5a:	f7fa faf9 	bl	8000550 <__aeabi_dmul>
 8005f5e:	4632      	mov	r2, r6
 8005f60:	ec41 0b19 	vmov	d9, r0, r1
 8005f64:	463b      	mov	r3, r7
 8005f66:	4640      	mov	r0, r8
 8005f68:	4649      	mov	r1, r9
 8005f6a:	f7fa faf1 	bl	8000550 <__aeabi_dmul>
 8005f6e:	4602      	mov	r2, r0
 8005f70:	460b      	mov	r3, r1
 8005f72:	ec51 0b19 	vmov	r0, r1, d9
 8005f76:	f7fa f933 	bl	80001e0 <__aeabi_dsub>
 8005f7a:	4652      	mov	r2, sl
 8005f7c:	465b      	mov	r3, fp
 8005f7e:	f7fa fae7 	bl	8000550 <__aeabi_dmul>
 8005f82:	ec53 2b18 	vmov	r2, r3, d8
 8005f86:	f7fa f92b 	bl	80001e0 <__aeabi_dsub>
 8005f8a:	a30b      	add	r3, pc, #44	; (adr r3, 8005fb8 <__kernel_sin+0x148>)
 8005f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f90:	4606      	mov	r6, r0
 8005f92:	460f      	mov	r7, r1
 8005f94:	4640      	mov	r0, r8
 8005f96:	4649      	mov	r1, r9
 8005f98:	f7fa fada 	bl	8000550 <__aeabi_dmul>
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	460b      	mov	r3, r1
 8005fa0:	4630      	mov	r0, r6
 8005fa2:	4639      	mov	r1, r7
 8005fa4:	f7fa f91e 	bl	80001e4 <__adddf3>
 8005fa8:	4602      	mov	r2, r0
 8005faa:	460b      	mov	r3, r1
 8005fac:	4620      	mov	r0, r4
 8005fae:	4629      	mov	r1, r5
 8005fb0:	f7fa f916 	bl	80001e0 <__aeabi_dsub>
 8005fb4:	e7c4      	b.n	8005f40 <__kernel_sin+0xd0>
 8005fb6:	bf00      	nop
 8005fb8:	55555549 	.word	0x55555549
 8005fbc:	3fc55555 	.word	0x3fc55555
 8005fc0:	3fe00000 	.word	0x3fe00000
 8005fc4:	5acfd57c 	.word	0x5acfd57c
 8005fc8:	3de5d93a 	.word	0x3de5d93a
 8005fcc:	8a2b9ceb 	.word	0x8a2b9ceb
 8005fd0:	3e5ae5e6 	.word	0x3e5ae5e6
 8005fd4:	57b1fe7d 	.word	0x57b1fe7d
 8005fd8:	3ec71de3 	.word	0x3ec71de3
 8005fdc:	19c161d5 	.word	0x19c161d5
 8005fe0:	3f2a01a0 	.word	0x3f2a01a0
 8005fe4:	1110f8a6 	.word	0x1110f8a6
 8005fe8:	3f811111 	.word	0x3f811111

08005fec <fabs>:
 8005fec:	ec51 0b10 	vmov	r0, r1, d0
 8005ff0:	ee10 2a10 	vmov	r2, s0
 8005ff4:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 8005ff8:	ec43 2b10 	vmov	d0, r2, r3
 8005ffc:	4770      	bx	lr
	...

08006000 <floor>:
 8006000:	ec51 0b10 	vmov	r0, r1, d0
 8006004:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006008:	f3c1 570a 	ubfx	r7, r1, #20, #11
 800600c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8006010:	2e13      	cmp	r6, #19
 8006012:	ee10 5a10 	vmov	r5, s0
 8006016:	ee10 8a10 	vmov	r8, s0
 800601a:	460c      	mov	r4, r1
 800601c:	dc32      	bgt.n	8006084 <floor+0x84>
 800601e:	2e00      	cmp	r6, #0
 8006020:	da14      	bge.n	800604c <floor+0x4c>
 8006022:	a333      	add	r3, pc, #204	; (adr r3, 80060f0 <floor+0xf0>)
 8006024:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006028:	f7fa f8dc 	bl	80001e4 <__adddf3>
 800602c:	2200      	movs	r2, #0
 800602e:	2300      	movs	r3, #0
 8006030:	f7fa fd1e 	bl	8000a70 <__aeabi_dcmpgt>
 8006034:	b138      	cbz	r0, 8006046 <floor+0x46>
 8006036:	2c00      	cmp	r4, #0
 8006038:	da57      	bge.n	80060ea <floor+0xea>
 800603a:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 800603e:	431d      	orrs	r5, r3
 8006040:	d001      	beq.n	8006046 <floor+0x46>
 8006042:	4c2d      	ldr	r4, [pc, #180]	; (80060f8 <floor+0xf8>)
 8006044:	2500      	movs	r5, #0
 8006046:	4621      	mov	r1, r4
 8006048:	4628      	mov	r0, r5
 800604a:	e025      	b.n	8006098 <floor+0x98>
 800604c:	4f2b      	ldr	r7, [pc, #172]	; (80060fc <floor+0xfc>)
 800604e:	4137      	asrs	r7, r6
 8006050:	ea01 0307 	and.w	r3, r1, r7
 8006054:	4303      	orrs	r3, r0
 8006056:	d01f      	beq.n	8006098 <floor+0x98>
 8006058:	a325      	add	r3, pc, #148	; (adr r3, 80060f0 <floor+0xf0>)
 800605a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800605e:	f7fa f8c1 	bl	80001e4 <__adddf3>
 8006062:	2200      	movs	r2, #0
 8006064:	2300      	movs	r3, #0
 8006066:	f7fa fd03 	bl	8000a70 <__aeabi_dcmpgt>
 800606a:	2800      	cmp	r0, #0
 800606c:	d0eb      	beq.n	8006046 <floor+0x46>
 800606e:	2c00      	cmp	r4, #0
 8006070:	bfbe      	ittt	lt
 8006072:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8006076:	fa43 f606 	asrlt.w	r6, r3, r6
 800607a:	19a4      	addlt	r4, r4, r6
 800607c:	ea24 0407 	bic.w	r4, r4, r7
 8006080:	2500      	movs	r5, #0
 8006082:	e7e0      	b.n	8006046 <floor+0x46>
 8006084:	2e33      	cmp	r6, #51	; 0x33
 8006086:	dd0b      	ble.n	80060a0 <floor+0xa0>
 8006088:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 800608c:	d104      	bne.n	8006098 <floor+0x98>
 800608e:	ee10 2a10 	vmov	r2, s0
 8006092:	460b      	mov	r3, r1
 8006094:	f7fa f8a6 	bl	80001e4 <__adddf3>
 8006098:	ec41 0b10 	vmov	d0, r0, r1
 800609c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80060a0:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 80060a4:	f04f 33ff 	mov.w	r3, #4294967295
 80060a8:	fa23 f707 	lsr.w	r7, r3, r7
 80060ac:	4207      	tst	r7, r0
 80060ae:	d0f3      	beq.n	8006098 <floor+0x98>
 80060b0:	a30f      	add	r3, pc, #60	; (adr r3, 80060f0 <floor+0xf0>)
 80060b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060b6:	f7fa f895 	bl	80001e4 <__adddf3>
 80060ba:	2200      	movs	r2, #0
 80060bc:	2300      	movs	r3, #0
 80060be:	f7fa fcd7 	bl	8000a70 <__aeabi_dcmpgt>
 80060c2:	2800      	cmp	r0, #0
 80060c4:	d0bf      	beq.n	8006046 <floor+0x46>
 80060c6:	2c00      	cmp	r4, #0
 80060c8:	da02      	bge.n	80060d0 <floor+0xd0>
 80060ca:	2e14      	cmp	r6, #20
 80060cc:	d103      	bne.n	80060d6 <floor+0xd6>
 80060ce:	3401      	adds	r4, #1
 80060d0:	ea25 0507 	bic.w	r5, r5, r7
 80060d4:	e7b7      	b.n	8006046 <floor+0x46>
 80060d6:	2301      	movs	r3, #1
 80060d8:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80060dc:	fa03 f606 	lsl.w	r6, r3, r6
 80060e0:	4435      	add	r5, r6
 80060e2:	4545      	cmp	r5, r8
 80060e4:	bf38      	it	cc
 80060e6:	18e4      	addcc	r4, r4, r3
 80060e8:	e7f2      	b.n	80060d0 <floor+0xd0>
 80060ea:	2500      	movs	r5, #0
 80060ec:	462c      	mov	r4, r5
 80060ee:	e7aa      	b.n	8006046 <floor+0x46>
 80060f0:	8800759c 	.word	0x8800759c
 80060f4:	7e37e43c 	.word	0x7e37e43c
 80060f8:	bff00000 	.word	0xbff00000
 80060fc:	000fffff 	.word	0x000fffff

08006100 <scalbn>:
 8006100:	b570      	push	{r4, r5, r6, lr}
 8006102:	ec55 4b10 	vmov	r4, r5, d0
 8006106:	f3c5 520a 	ubfx	r2, r5, #20, #11
 800610a:	4606      	mov	r6, r0
 800610c:	462b      	mov	r3, r5
 800610e:	b99a      	cbnz	r2, 8006138 <scalbn+0x38>
 8006110:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8006114:	4323      	orrs	r3, r4
 8006116:	d036      	beq.n	8006186 <scalbn+0x86>
 8006118:	4b39      	ldr	r3, [pc, #228]	; (8006200 <scalbn+0x100>)
 800611a:	4629      	mov	r1, r5
 800611c:	ee10 0a10 	vmov	r0, s0
 8006120:	2200      	movs	r2, #0
 8006122:	f7fa fa15 	bl	8000550 <__aeabi_dmul>
 8006126:	4b37      	ldr	r3, [pc, #220]	; (8006204 <scalbn+0x104>)
 8006128:	429e      	cmp	r6, r3
 800612a:	4604      	mov	r4, r0
 800612c:	460d      	mov	r5, r1
 800612e:	da10      	bge.n	8006152 <scalbn+0x52>
 8006130:	a32b      	add	r3, pc, #172	; (adr r3, 80061e0 <scalbn+0xe0>)
 8006132:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006136:	e03a      	b.n	80061ae <scalbn+0xae>
 8006138:	f240 71ff 	movw	r1, #2047	; 0x7ff
 800613c:	428a      	cmp	r2, r1
 800613e:	d10c      	bne.n	800615a <scalbn+0x5a>
 8006140:	ee10 2a10 	vmov	r2, s0
 8006144:	4620      	mov	r0, r4
 8006146:	4629      	mov	r1, r5
 8006148:	f7fa f84c 	bl	80001e4 <__adddf3>
 800614c:	4604      	mov	r4, r0
 800614e:	460d      	mov	r5, r1
 8006150:	e019      	b.n	8006186 <scalbn+0x86>
 8006152:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8006156:	460b      	mov	r3, r1
 8006158:	3a36      	subs	r2, #54	; 0x36
 800615a:	4432      	add	r2, r6
 800615c:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8006160:	428a      	cmp	r2, r1
 8006162:	dd08      	ble.n	8006176 <scalbn+0x76>
 8006164:	2d00      	cmp	r5, #0
 8006166:	a120      	add	r1, pc, #128	; (adr r1, 80061e8 <scalbn+0xe8>)
 8006168:	e9d1 0100 	ldrd	r0, r1, [r1]
 800616c:	da1c      	bge.n	80061a8 <scalbn+0xa8>
 800616e:	a120      	add	r1, pc, #128	; (adr r1, 80061f0 <scalbn+0xf0>)
 8006170:	e9d1 0100 	ldrd	r0, r1, [r1]
 8006174:	e018      	b.n	80061a8 <scalbn+0xa8>
 8006176:	2a00      	cmp	r2, #0
 8006178:	dd08      	ble.n	800618c <scalbn+0x8c>
 800617a:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 800617e:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8006182:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8006186:	ec45 4b10 	vmov	d0, r4, r5
 800618a:	bd70      	pop	{r4, r5, r6, pc}
 800618c:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8006190:	da19      	bge.n	80061c6 <scalbn+0xc6>
 8006192:	f24c 3350 	movw	r3, #50000	; 0xc350
 8006196:	429e      	cmp	r6, r3
 8006198:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 800619c:	dd0a      	ble.n	80061b4 <scalbn+0xb4>
 800619e:	a112      	add	r1, pc, #72	; (adr r1, 80061e8 <scalbn+0xe8>)
 80061a0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80061a4:	2b00      	cmp	r3, #0
 80061a6:	d1e2      	bne.n	800616e <scalbn+0x6e>
 80061a8:	a30f      	add	r3, pc, #60	; (adr r3, 80061e8 <scalbn+0xe8>)
 80061aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ae:	f7fa f9cf 	bl	8000550 <__aeabi_dmul>
 80061b2:	e7cb      	b.n	800614c <scalbn+0x4c>
 80061b4:	a10a      	add	r1, pc, #40	; (adr r1, 80061e0 <scalbn+0xe0>)
 80061b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80061ba:	2b00      	cmp	r3, #0
 80061bc:	d0b8      	beq.n	8006130 <scalbn+0x30>
 80061be:	a10e      	add	r1, pc, #56	; (adr r1, 80061f8 <scalbn+0xf8>)
 80061c0:	e9d1 0100 	ldrd	r0, r1, [r1]
 80061c4:	e7b4      	b.n	8006130 <scalbn+0x30>
 80061c6:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 80061ca:	3236      	adds	r2, #54	; 0x36
 80061cc:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 80061d0:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 80061d4:	4620      	mov	r0, r4
 80061d6:	4b0c      	ldr	r3, [pc, #48]	; (8006208 <scalbn+0x108>)
 80061d8:	2200      	movs	r2, #0
 80061da:	e7e8      	b.n	80061ae <scalbn+0xae>
 80061dc:	f3af 8000 	nop.w
 80061e0:	c2f8f359 	.word	0xc2f8f359
 80061e4:	01a56e1f 	.word	0x01a56e1f
 80061e8:	8800759c 	.word	0x8800759c
 80061ec:	7e37e43c 	.word	0x7e37e43c
 80061f0:	8800759c 	.word	0x8800759c
 80061f4:	fe37e43c 	.word	0xfe37e43c
 80061f8:	c2f8f359 	.word	0xc2f8f359
 80061fc:	81a56e1f 	.word	0x81a56e1f
 8006200:	43500000 	.word	0x43500000
 8006204:	ffff3cb0 	.word	0xffff3cb0
 8006208:	3c900000 	.word	0x3c900000

0800620c <_init>:
 800620c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800620e:	bf00      	nop
 8006210:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006212:	bc08      	pop	{r3}
 8006214:	469e      	mov	lr, r3
 8006216:	4770      	bx	lr

08006218 <_fini>:
 8006218:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800621a:	bf00      	nop
 800621c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800621e:	bc08      	pop	{r3}
 8006220:	469e      	mov	lr, r3
 8006222:	4770      	bx	lr
