<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xmlns:ext="http://exslt.org/common">
  <head>
    <title>AMCR</title>
    <link href="insn.css" rel="stylesheet" type="text/css"/>
  </head>
  <body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr/><h1 class="register-section">AMCR, Activity Monitors Control Register</h1><p>The AMCR characteristics are:</p><h2>Purpose</h2>
        <p>Global control register for the activity monitors implementation. AMCR is applicable to both the architected and the auxiliary counter groups.</p>
      <h2>Configuration</h2><p>External register AMCR bits [31:0] are architecturally mapped to AArch64 System register <a href="AArch64-amcr_el0.html">AMCR_EL0[31:0]</a> when FEAT_AMU_EXT32 is implemented.</p><p>External register AMCR bits [63:0] are architecturally mapped to AArch64 System register <a href="AArch64-amcr_el0.html">AMCR_EL0[63:0]</a> when FEAT_AMU_EXT64 is implemented.</p><p>External register AMCR bits [31:0] are architecturally mapped to AArch32 System register <a href="AArch32-amcr.html">AMCR[31:0]</a>.</p><p>It is <span class="arm-defined-word">IMPLEMENTATION DEFINED</span> whether AMCR is implemented in the Core power domain or in the Debug power domain.
    </p><p>This register is present only when FEAT_AMUv1 is implemented. Otherwise, direct accesses to AMCR are <span class="arm-defined-word">RES0</span>.</p><h2>Attributes</h2>
        <p>AMCR is a:</p>

      
        <ul>
<li>64-bit register when FEAT_AMU_EXT64 is implemented
</li><li>32-bit register otherwise
</li></ul>
      <p>This  register is part of the <a href="amu.html">AMU</a> block.</p><h2>Field descriptions</h2><h3>When FEAT_AMU_EXT64 is implemented:</h3><table class="regdiagram" id="fieldset_0"><thead><tr><td>63</td><td>62</td><td>61</td><td>60</td><td>59</td><td>58</td><td>57</td><td>56</td><td>55</td><td>54</td><td>53</td><td>52</td><td>51</td><td>50</td><td>49</td><td>48</td><td>47</td><td>46</td><td>45</td><td>44</td><td>43</td><td>42</td><td>41</td><td>40</td><td>39</td><td>38</td><td>37</td><td>36</td><td>35</td><td>34</td><td>33</td><td>32</td></tr></thead><tfoot><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></tfoot><tbody><tr class="firstrow"><td class="lr" colspan="32"><a href="#fieldset_0-63_18">RES0</a></td></tr><tr class="firstrow"><td class="lr" colspan="14"><a href="#fieldset_0-63_18">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-17_17-1"><ins class="nocount">CG1RZ</ins></a><a href="#fieldset_0-10_10"><del class="nocount">HDBG</del></a></td><td class="lr" colspan="6"><a href="#fieldset_0-16_11">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_0-10_10"><ins class="nocount">HDBG</ins></a></td><td class="lr" colspan="10"><a href="#fieldset_0-9_0"><ins class="nocount">RES0</ins></a></td></tr></tbody></table><h4 id="fieldset_0-63_18">Bits [63:<ins>18</ins><del>11</del>]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_0-17_17-1"><ins>CG1RZ, bit [17]</ins><span class="condition"><br/><ins>When FEAT_AMUv1p1 is implemented:
                        </ins></span></h4><div class="field"><ins>
      </ins><p><ins>Counter Group 1 Read Zero.</ins></p><ins>
    </ins><table class="valuetable"><tr><th><ins>CG1RZ</ins></th><th><ins>Meaning</ins></th></tr><tr><td class="bitfield"><ins>0b0</ins></td><td><ins>
          </ins><p><ins>System register reads of </ins><a href="AArch32-amevcntr1n.html"><ins>AMEVCNTR1&lt;n></ins></a><ins> return the event count at all implemented and enabled Exception levels.</ins></p><ins>
        </ins></td></tr><tr><td class="bitfield"><ins>0b1</ins></td><td><ins>
          </ins><p><ins>If the current Exception level is the highest implemented Exception level, System register reads of </ins><a href="AArch32-amevcntr1n.html"><ins>AMEVCNTR1&lt;n></ins></a><ins> return the event count. Otherwise, reads of </ins><a href="AArch32-amevcntr1n.html"><ins>AMEVCNTR1&lt;n></ins></a><ins> return a zero value.</ins></p><ins>
        </ins></td></tr></table><ins>
      </ins><div class="note"><span class="note-header"><ins class="nocount">Note</ins></span><ins>
        </ins><p><ins>Reads from the memory-mapped view of AMEVCNTR1&lt;n> are unaffected by this field.</ins></p><ins>
      </ins></div><ins>
    </ins><p><ins>The reset behavior of this field is:</ins></p><ul><li><ins>On a Warm reset, 
      this field resets
       to an architecturally </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins> value.</ins></li></ul></div><h4 id="fieldset_0-17_17-2"><span class="condition"><br/><ins>Otherwise:
                        </ins></span></h4><div class="field"><ins>
      </ins><p><ins>Reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><ins>
    </ins></div><h4 id="fieldset_0-16_11"><ins>Bits [16:11]</ins></h4><div class="field"><ins>
      </ins><p><ins>Reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><ins>
    </ins></div><h4 id="fieldset_0-10_10">HDBG, bit [10]</h4><div class="field">
      <p>This bit controls whether activity monitor counting is halted when the PE is halted in Debug state.</p>
    <table class="valuetable"><tr><th>HDBG</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Activity monitors do not halt counting when the PE is halted in Debug state.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Activity monitors halt counting when the PE is halted in Debug state.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_0-9_0">Bits [9:0]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h3>Otherwise:</h3><table class="regdiagram" id="fieldset_1"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="14"><a href="#fieldset_1-31_18">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_1-17_17-1"><ins class="nocount">CG1RZ</ins></a><a href="#fieldset_1-10_10"><del class="nocount">HDBG</del></a></td><td class="lr" colspan="6"><a href="#fieldset_1-16_11">RES0</a></td><td class="lr" colspan="1"><a href="#fieldset_1-10_10"><ins class="nocount">HDBG</ins></a></td><td class="lr" colspan="10"><a href="#fieldset_1-9_0"><ins class="nocount">RES0</ins></a></td></tr></tbody></table><h4 id="fieldset_1-31_18">Bits [31:<ins>18</ins><del>11</del>]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><h4 id="fieldset_1-17_17-1"><ins>CG1RZ, bit [17]</ins><span class="condition"><br/><ins>When FEAT_AMUv1p1 is implemented:
                        </ins></span></h4><div class="field"><ins>
      </ins><p><ins>Counter Group 1 Read Zero.</ins></p><ins>
    </ins><table class="valuetable"><tr><th><ins>CG1RZ</ins></th><th><ins>Meaning</ins></th></tr><tr><td class="bitfield"><ins>0b0</ins></td><td><ins>
          </ins><p><ins>System register reads of </ins><a href="AArch32-amevcntr1n.html"><ins>AMEVCNTR1&lt;n></ins></a><ins> return the event count at all implemented and enabled Exception levels.</ins></p><ins>
        </ins></td></tr><tr><td class="bitfield"><ins>0b1</ins></td><td><ins>
          </ins><p><ins>If the current Exception level is the highest implemented Exception level, System register reads of </ins><a href="AArch32-amevcntr1n.html"><ins>AMEVCNTR1&lt;n></ins></a><ins> return the event count. Otherwise, reads of </ins><a href="AArch32-amevcntr1n.html"><ins>AMEVCNTR1&lt;n></ins></a><ins> return a zero value.</ins></p><ins>
        </ins></td></tr></table><ins>
      </ins><div class="note"><span class="note-header"><ins class="nocount">Note</ins></span><ins>
        </ins><p><ins>Reads from the memory-mapped view of AMEVCNTR1&lt;n> are unaffected by this field.</ins></p><ins>
      </ins></div><ins>
    </ins><p><ins>The reset behavior of this field is:</ins></p><ul><li><ins>On a Warm reset, 
      this field resets
       to an architecturally </ins><span class="arm-defined-word"><ins>UNKNOWN</ins></span><ins> value.</ins></li></ul></div><h4 id="fieldset_1-17_17-2"><span class="condition"><br/><ins>Otherwise:
                        </ins></span></h4><div class="field"><ins>
      </ins><p><ins>Reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><ins>
    </ins></div><h4 id="fieldset_1-16_11"><ins>Bits [16:11]</ins></h4><div class="field"><ins>
      </ins><p><ins>Reserved, </ins><span class="arm-defined-word"><ins>RES0</ins></span><ins>.</ins></p><ins>
    </ins></div><h4 id="fieldset_1-10_10">HDBG, bit [10]</h4><div class="field">
      <p>This bit controls whether activity monitor counting is halted when the PE is halted in Debug state.</p>
    <table class="valuetable"><tr><th>HDBG</th><th>Meaning</th></tr><tr><td class="bitfield">0b0</td><td>
          <p>Activity monitors do not halt counting when the PE is halted in Debug state.</p>
        </td></tr><tr><td class="bitfield">0b1</td><td>
          <p>Activity monitors halt counting when the PE is halted in Debug state.</p>
        </td></tr></table><p>The reset behavior of this field is:</p><ul><li>On a Warm reset, 
      this field resets
       to an architecturally <span class="arm-defined-word">UNKNOWN</span> value.</li></ul></div><h4 id="fieldset_1-9_0">Bits [9:0]</h4><div class="field">
      <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
    </div><div class="access_mechanisms"><h2>Accessing AMCR</h2><p>Accesses to this register use the following encodings:</p><div><h4 class="condition">
When FEAT_AMU_EXT32 is implemented
        </h4><p>Accessible at offset <span class="hexnumber">0xE04</span> from AMU</p></div><ul><li>When FEAT_RME is implemented, FEAT_AMU_EXTACR is implemented, an access is Secure, and AMROOTCR.RA IN {0b01, 0b00}, accesses to this register are <span class="access_level">RAZ/WI</span>.
          </li><li>When FEAT_RME is implemented, FEAT_AMU_EXTACR is implemented, an access is Realm, and AMROOTCR.RA IN {0b10, 0b00}, accesses to this register are <span class="access_level">RAZ/WI</span>.
          </li><li>When FEAT_RME is implemented, FEAT_AMU_EXTACR is implemented, an access is Non-secure, and AMROOTCR.RA != 0b11, accesses to this register are <span class="access_level">RAZ/WI</span>.
          </li><li>When FEAT_RME is not implemented, FEAT_AMU_EXTACR is implemented, an access is Non-secure, and AMSCR.NSRA == 0, accesses to this register are <span class="access_level">RAZ/WI</span>.
          </li><li>Otherwise, accesses to this register are <span class="access_level">RO</span>.
          </li></ul><table class="access_instructions"><tr/><tr/></table><div><h4 class="condition">
When FEAT_AMU_EXT64 is implemented
        </h4><p>Accessible at offset <span class="hexnumber">0xE10</span> from AMU</p></div><ul><li>When FEAT_RME is implemented, FEAT_AMU_EXTACR is implemented, an access is Secure, and AMROOTCR.RA IN {0b01, 0b00}, accesses to this register are <span class="access_level">RAZ/WI</span>.
          </li><li>When FEAT_RME is implemented, FEAT_AMU_EXTACR is implemented, an access is Realm, and AMROOTCR.RA IN {0b10, 0b00}, accesses to this register are <span class="access_level">RAZ/WI</span>.
          </li><li>When FEAT_RME is implemented, FEAT_AMU_EXTACR is implemented, an access is Non-secure, and AMROOTCR.RA != 0b11, accesses to this register are <span class="access_level">RAZ/WI</span>.
          </li><li>When FEAT_RME is not implemented, FEAT_AMU_EXTACR is implemented, an access is Non-secure, and AMSCR.NSRA == 0, accesses to this register are <span class="access_level">RAZ/WI</span>.
          </li><li>Otherwise, accesses to this register are <span class="access_level">RO</span>.
          </li></ul><table class="access_instructions"><tr/><tr/></table></div><hr class="bottom_line"/><table style="margin: 0 auto;"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions"><ins>21</ins><del>18</del>/03/2025 <ins>17</ins><del>10</del>:<ins>53</ins><del>59</del>; <ins>154105dd5041532b480d9ef0c018b8420cbe5c19</ins><del>6f6b106801db2310344984eeeac8a14477b4909e</del></p><p class="copyconf">Copyright © <ins>2010-2025</ins><del>2010-2024</del> Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body>
</html>
