CNN_main_simple_Xilinx_RAMS_BLOCK_1R1W_RBW_rport_16_11_1728_2_gen