-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
-- Date        : Thu May  7 21:39:33 2020
-- Host        : DESKTOP-7SEKLH3 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               C:/xilinx_work_area/hexapod_project/Vivado_Project/IPI-BDs/ip/design_1_axi_ikinematics_0_0/design_1_axi_ikinematics_0_0_sim_netlist.vhdl
-- Design      : design_1_axi_ikinematics_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fixed_to_float_converter is
  port (
    \i___56_i_4_0\ : out STD_LOGIC;
    \reg_flp_output_q1_reg[19]\ : out STD_LOGIC;
    \reg_flp_output_q1_reg[19]_0\ : out STD_LOGIC;
    \i___61_i_5_0\ : out STD_LOGIC;
    \reg_flp_output_q1_reg[19]_1\ : out STD_LOGIC;
    \reg_flp_output_q1_reg[19]_2\ : out STD_LOGIC;
    \reg_flp_output_q1_reg[7]\ : out STD_LOGIC;
    \reg_flp_output_q1_reg[19]_3\ : out STD_LOGIC;
    \reg_flp_output_q1_reg[1]\ : out STD_LOGIC;
    \flp_mantisa_reg[22]_0\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \flp_mantisa_reg[14]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    fxp_abs_val0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \flp_mantisa_reg[21]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fixed_to_float_converter : entity is "fixed_to_float_converter";
end design_1_axi_ikinematics_0_0_fixed_to_float_converter;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fixed_to_float_converter is
  signal \flp_mantisa[10]_i_2_n_0\ : STD_LOGIC;
  signal \flp_mantisa[10]_i_3_n_0\ : STD_LOGIC;
  signal \flp_mantisa[10]_i_5_n_0\ : STD_LOGIC;
  signal \flp_mantisa[11]_i_2_n_0\ : STD_LOGIC;
  signal \flp_mantisa[11]_i_3_n_0\ : STD_LOGIC;
  signal \flp_mantisa[12]_i_2_n_0\ : STD_LOGIC;
  signal \flp_mantisa[13]_i_2_n_0\ : STD_LOGIC;
  signal \flp_mantisa[13]_i_3_n_0\ : STD_LOGIC;
  signal \flp_mantisa[14]_i_2_n_0\ : STD_LOGIC;
  signal \flp_mantisa[14]_i_3_n_0\ : STD_LOGIC;
  signal \flp_mantisa[15]_i_2_n_0\ : STD_LOGIC;
  signal \flp_mantisa[16]_i_2_n_0\ : STD_LOGIC;
  signal \flp_mantisa[17]_i_2_n_0\ : STD_LOGIC;
  signal \flp_mantisa[18]_i_2_n_0\ : STD_LOGIC;
  signal \flp_mantisa[18]_i_3_n_0\ : STD_LOGIC;
  signal \flp_mantisa[19]_i_2_n_0\ : STD_LOGIC;
  signal \flp_mantisa[19]_i_3_n_0\ : STD_LOGIC;
  signal \flp_mantisa[19]_i_4_n_0\ : STD_LOGIC;
  signal \flp_mantisa[19]_i_5_n_0\ : STD_LOGIC;
  signal \flp_mantisa[20]_i_2_n_0\ : STD_LOGIC;
  signal \flp_mantisa[20]_i_3_n_0\ : STD_LOGIC;
  signal \flp_mantisa[20]_i_4_n_0\ : STD_LOGIC;
  signal \flp_mantisa[20]_i_5_n_0\ : STD_LOGIC;
  signal \flp_mantisa[21]_i_2_n_0\ : STD_LOGIC;
  signal \flp_mantisa[21]_i_3_n_0\ : STD_LOGIC;
  signal \flp_mantisa[21]_i_4_n_0\ : STD_LOGIC;
  signal \flp_mantisa[21]_i_5_n_0\ : STD_LOGIC;
  signal \flp_mantisa[21]_i_6_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_10_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_11_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_12_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_13_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_14_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_15_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_16_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_17_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_18_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_19_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_20_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_21_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_2_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_3_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_4_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_5_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_6_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_7_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_8_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_9_n_0\ : STD_LOGIC;
  signal \flp_mantisa[5]_i_2_n_0\ : STD_LOGIC;
  signal \flp_mantisa[6]_i_2_n_0\ : STD_LOGIC;
  signal \flp_mantisa[7]_i_2_n_0\ : STD_LOGIC;
  signal \flp_mantisa[8]_i_2_n_0\ : STD_LOGIC;
  signal \flp_mantisa[9]_i_2_n_0\ : STD_LOGIC;
  signal \flp_mantisa[9]_i_3_n_0\ : STD_LOGIC;
  signal fxp_shifted : STD_LOGIC_VECTOR ( 19 downto 2 );
  signal \i___56_i_11_n_0\ : STD_LOGIC;
  signal \i___56_i_12_n_0\ : STD_LOGIC;
  signal \i___56_i_13_n_0\ : STD_LOGIC;
  signal \i___56_i_14_n_0\ : STD_LOGIC;
  signal \i___56_i_15_n_0\ : STD_LOGIC;
  signal \i___56_i_16_n_0\ : STD_LOGIC;
  signal \i___56_i_17_n_0\ : STD_LOGIC;
  signal \i___56_i_18_n_0\ : STD_LOGIC;
  signal \i___56_i_23_n_0\ : STD_LOGIC;
  signal \i___56_i_24_n_0\ : STD_LOGIC;
  signal \i___56_i_25_n_0\ : STD_LOGIC;
  signal \i___56_i_26_n_0\ : STD_LOGIC;
  signal \i___56_i_27_n_0\ : STD_LOGIC;
  signal \^i___56_i_4_0\ : STD_LOGIC;
  signal \i___56_i_6_n_0\ : STD_LOGIC;
  signal \i___56_i_7_n_0\ : STD_LOGIC;
  signal \i___56_i_8_n_0\ : STD_LOGIC;
  signal \i___56_i_9_n_0\ : STD_LOGIC;
  signal \i___61_i_3_n_0\ : STD_LOGIC;
  signal \^i___61_i_5_0\ : STD_LOGIC;
  signal \i___61_i_5_n_0\ : STD_LOGIC;
  signal \i___61_i_6_n_0\ : STD_LOGIC;
  signal \i___61_i_7_n_0\ : STD_LOGIC;
  signal \i___61_i_8_n_0\ : STD_LOGIC;
  signal \^reg_flp_output_q1_reg[19]\ : STD_LOGIC;
  signal \^reg_flp_output_q1_reg[19]_0\ : STD_LOGIC;
  signal \^reg_flp_output_q1_reg[19]_1\ : STD_LOGIC;
  signal \^reg_flp_output_q1_reg[19]_2\ : STD_LOGIC;
  signal \^reg_flp_output_q1_reg[19]_3\ : STD_LOGIC;
  signal \^reg_flp_output_q1_reg[1]\ : STD_LOGIC;
  signal \^reg_flp_output_q1_reg[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \flp_mantisa[10]_i_5\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \flp_mantisa[11]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \flp_mantisa[12]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \flp_mantisa[14]_i_3\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \flp_mantisa[18]_i_3\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \flp_mantisa[19]_i_3\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \flp_mantisa[19]_i_4\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \flp_mantisa[19]_i_5\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \flp_mantisa[20]_i_3\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \flp_mantisa[20]_i_4\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \flp_mantisa[20]_i_5\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \flp_mantisa[21]_i_3\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \flp_mantisa[21]_i_4\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \flp_mantisa[21]_i_6\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_10\ : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_11\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_12\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_15\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_16\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_19\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_20\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_21\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_7\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_8\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_9\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \flp_mantisa[5]_i_2\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \flp_mantisa[8]_i_2\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \flp_mantisa[9]_i_3\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \i___56_i_1\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \i___56_i_11\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \i___56_i_13\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \i___56_i_18\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \i___56_i_23\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \i___56_i_24\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \i___56_i_25\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \i___56_i_26\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \i___56_i_3\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of \i___56_i_8\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \i___61_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \i___61_i_2\ : label is "soft_lutpair376";
begin
  \i___56_i_4_0\ <= \^i___56_i_4_0\;
  \i___61_i_5_0\ <= \^i___61_i_5_0\;
  \reg_flp_output_q1_reg[19]\ <= \^reg_flp_output_q1_reg[19]\;
  \reg_flp_output_q1_reg[19]_0\ <= \^reg_flp_output_q1_reg[19]_0\;
  \reg_flp_output_q1_reg[19]_1\ <= \^reg_flp_output_q1_reg[19]_1\;
  \reg_flp_output_q1_reg[19]_2\ <= \^reg_flp_output_q1_reg[19]_2\;
  \reg_flp_output_q1_reg[19]_3\ <= \^reg_flp_output_q1_reg[19]_3\;
  \reg_flp_output_q1_reg[1]\ <= \^reg_flp_output_q1_reg[1]\;
  \reg_flp_output_q1_reg[7]\ <= \^reg_flp_output_q1_reg[7]\;
\flp_mantisa[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \flp_mantisa[10]_i_2_n_0\,
      I1 => \^i___56_i_4_0\,
      I2 => \flp_mantisa[10]_i_3_n_0\,
      I3 => \^reg_flp_output_q1_reg[19]\,
      I4 => \flp_mantisa[11]_i_2_n_0\,
      O => fxp_shifted(7)
    );
\flp_mantisa[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => Q(0),
      I1 => \^i___61_i_5_0\,
      I2 => Q(4),
      I3 => Q(19),
      I4 => fxp_abs_val0(3),
      I5 => \flp_mantisa_reg[14]_0\,
      O => \flp_mantisa[10]_i_2_n_0\
    );
\flp_mantisa[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2200220000F0000"
    )
        port map (
      I0 => \flp_mantisa[22]_i_12_n_0\,
      I1 => \^reg_flp_output_q1_reg[19]_0\,
      I2 => \^reg_flp_output_q1_reg[19]_1\,
      I3 => \flp_mantisa[10]_i_5_n_0\,
      I4 => \flp_mantisa[20]_i_5_n_0\,
      I5 => \^reg_flp_output_q1_reg[19]_2\,
      O => \flp_mantisa[10]_i_3_n_0\
    );
\flp_mantisa[10]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \i___61_i_5_n_0\,
      I1 => \^reg_flp_output_q1_reg[1]\,
      I2 => \i___61_i_3_n_0\,
      I3 => \^reg_flp_output_q1_reg[19]_1\,
      I4 => \^reg_flp_output_q1_reg[19]_3\,
      O => \flp_mantisa[10]_i_5_n_0\
    );
\flp_mantisa[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \flp_mantisa[11]_i_2_n_0\,
      I1 => \^reg_flp_output_q1_reg[19]\,
      I2 => \flp_mantisa[12]_i_2_n_0\,
      O => fxp_shifted(8)
    );
\flp_mantisa[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \flp_mantisa[11]_i_3_n_0\,
      I1 => \^i___56_i_4_0\,
      I2 => \flp_mantisa[22]_i_16_n_0\,
      I3 => \flp_mantisa_reg[14]_0\,
      I4 => \^i___61_i_5_0\,
      I5 => \flp_mantisa[13]_i_3_n_0\,
      O => \flp_mantisa[11]_i_2_n_0\
    );
\flp_mantisa[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2200220000F0000"
    )
        port map (
      I0 => \flp_mantisa[22]_i_21_n_0\,
      I1 => \^reg_flp_output_q1_reg[19]_0\,
      I2 => \^reg_flp_output_q1_reg[19]_1\,
      I3 => \flp_mantisa[10]_i_5_n_0\,
      I4 => \flp_mantisa[19]_i_5_n_0\,
      I5 => \^reg_flp_output_q1_reg[19]_2\,
      O => \flp_mantisa[11]_i_3_n_0\
    );
\flp_mantisa[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \flp_mantisa[12]_i_2_n_0\,
      I1 => \^reg_flp_output_q1_reg[19]\,
      I2 => \flp_mantisa[13]_i_2_n_0\,
      O => fxp_shifted(9)
    );
\flp_mantisa[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \flp_mantisa[10]_i_3_n_0\,
      I1 => \^i___56_i_4_0\,
      I2 => \flp_mantisa[14]_i_3_n_0\,
      I3 => \flp_mantisa_reg[14]_0\,
      I4 => \^i___61_i_5_0\,
      I5 => \flp_mantisa[18]_i_3_n_0\,
      O => \flp_mantisa[12]_i_2_n_0\
    );
\flp_mantisa[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \flp_mantisa[13]_i_2_n_0\,
      I1 => \^reg_flp_output_q1_reg[19]\,
      I2 => \flp_mantisa[14]_i_2_n_0\,
      O => fxp_shifted(10)
    );
\flp_mantisa[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \flp_mantisa[22]_i_16_n_0\,
      I1 => \flp_mantisa_reg[14]_0\,
      I2 => \^i___61_i_5_0\,
      I3 => \flp_mantisa[13]_i_3_n_0\,
      I4 => \^i___56_i_4_0\,
      I5 => \flp_mantisa[15]_i_2_n_0\,
      O => \flp_mantisa[13]_i_2_n_0\
    );
\flp_mantisa[13]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(7),
      I1 => Q(19),
      I2 => fxp_abs_val0(6),
      I3 => \flp_mantisa[21]_i_5_n_0\,
      O => \flp_mantisa[13]_i_3_n_0\
    );
\flp_mantisa[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \flp_mantisa[15]_i_2_n_0\,
      I1 => \^i___56_i_4_0\,
      I2 => \flp_mantisa[17]_i_2_n_0\,
      I3 => \flp_mantisa[14]_i_2_n_0\,
      I4 => \^reg_flp_output_q1_reg[19]\,
      O => fxp_shifted(11)
    );
\flp_mantisa[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \flp_mantisa[14]_i_3_n_0\,
      I1 => \flp_mantisa_reg[14]_0\,
      I2 => \^i___61_i_5_0\,
      I3 => \flp_mantisa[18]_i_3_n_0\,
      I4 => \^i___56_i_4_0\,
      I5 => \flp_mantisa[16]_i_2_n_0\,
      O => \flp_mantisa[14]_i_2_n_0\
    );
\flp_mantisa[14]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(3),
      I1 => Q(19),
      I2 => Q(4),
      O => \flp_mantisa[14]_i_3_n_0\
    );
\flp_mantisa[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \flp_mantisa[15]_i_2_n_0\,
      I1 => \^i___56_i_4_0\,
      I2 => \flp_mantisa[17]_i_2_n_0\,
      I3 => \^reg_flp_output_q1_reg[19]\,
      I4 => \flp_mantisa[16]_i_2_n_0\,
      I5 => \flp_mantisa[18]_i_2_n_0\,
      O => fxp_shifted(12)
    );
\flp_mantisa[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \flp_mantisa[19]_i_5_n_0\,
      I1 => \^i___61_i_5_0\,
      I2 => \flp_mantisa[19]_i_3_n_0\,
      I3 => \flp_mantisa[21]_i_5_n_0\,
      I4 => \flp_mantisa[22]_i_21_n_0\,
      O => \flp_mantisa[15]_i_2_n_0\
    );
\flp_mantisa[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \flp_mantisa[17]_i_2_n_0\,
      I1 => \^i___56_i_4_0\,
      I2 => \flp_mantisa[19]_i_2_n_0\,
      I3 => \flp_mantisa[16]_i_2_n_0\,
      I4 => \flp_mantisa[18]_i_2_n_0\,
      I5 => \^reg_flp_output_q1_reg[19]\,
      O => fxp_shifted(13)
    );
\flp_mantisa[16]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \flp_mantisa[20]_i_5_n_0\,
      I1 => \^i___61_i_5_0\,
      I2 => \flp_mantisa[20]_i_3_n_0\,
      I3 => \flp_mantisa[21]_i_5_n_0\,
      I4 => \flp_mantisa[22]_i_12_n_0\,
      O => \flp_mantisa[16]_i_2_n_0\
    );
\flp_mantisa[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \flp_mantisa[17]_i_2_n_0\,
      I1 => \^i___56_i_4_0\,
      I2 => \flp_mantisa[19]_i_2_n_0\,
      I3 => \^reg_flp_output_q1_reg[19]\,
      I4 => \flp_mantisa[18]_i_2_n_0\,
      I5 => \flp_mantisa[20]_i_2_n_0\,
      O => fxp_shifted(14)
    );
\flp_mantisa[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \flp_mantisa[21]_i_6_n_0\,
      I1 => \^i___61_i_5_0\,
      I2 => \flp_mantisa[21]_i_3_n_0\,
      I3 => \flp_mantisa[21]_i_5_n_0\,
      I4 => \flp_mantisa[22]_i_16_n_0\,
      O => \flp_mantisa[17]_i_2_n_0\
    );
\flp_mantisa[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \flp_mantisa[19]_i_2_n_0\,
      I1 => \^i___56_i_4_0\,
      I2 => \flp_mantisa[21]_i_2_n_0\,
      I3 => \flp_mantisa[18]_i_2_n_0\,
      I4 => \flp_mantisa[20]_i_2_n_0\,
      I5 => \^reg_flp_output_q1_reg[19]\,
      O => fxp_shifted(15)
    );
\flp_mantisa[18]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \flp_mantisa[18]_i_3_n_0\,
      I1 => \^i___61_i_5_0\,
      I2 => \flp_mantisa[22]_i_6_n_0\,
      O => \flp_mantisa[18]_i_2_n_0\
    );
\flp_mantisa[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => fxp_abs_val0(7),
      I1 => Q(19),
      I2 => Q(8),
      I3 => \flp_mantisa[21]_i_5_n_0\,
      I4 => Q(0),
      O => \flp_mantisa[18]_i_3_n_0\
    );
\flp_mantisa[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \flp_mantisa[19]_i_2_n_0\,
      I1 => \^i___56_i_4_0\,
      I2 => \flp_mantisa[21]_i_2_n_0\,
      I3 => \^reg_flp_output_q1_reg[19]\,
      I4 => \flp_mantisa[20]_i_2_n_0\,
      I5 => \flp_mantisa[22]_i_2_n_0\,
      O => fxp_shifted(16)
    );
\flp_mantisa[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \flp_mantisa[19]_i_3_n_0\,
      I1 => \flp_mantisa[22]_i_21_n_0\,
      I2 => \^i___61_i_5_0\,
      I3 => \flp_mantisa[19]_i_4_n_0\,
      I4 => \flp_mantisa[21]_i_5_n_0\,
      I5 => \flp_mantisa[19]_i_5_n_0\,
      O => \flp_mantisa[19]_i_2_n_0\
    );
\flp_mantisa[19]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(8),
      I1 => Q(19),
      I2 => Q(9),
      O => \flp_mantisa[19]_i_3_n_0\
    );
\flp_mantisa[19]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(12),
      I1 => Q(19),
      I2 => Q(13),
      O => \flp_mantisa[19]_i_4_n_0\
    );
\flp_mantisa[19]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(4),
      I1 => Q(19),
      I2 => Q(5),
      O => \flp_mantisa[19]_i_5_n_0\
    );
\flp_mantisa[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \flp_mantisa[20]_i_2_n_0\,
      I1 => \flp_mantisa[22]_i_2_n_0\,
      I2 => \^reg_flp_output_q1_reg[19]\,
      I3 => \flp_mantisa[21]_i_2_n_0\,
      I4 => \^i___56_i_4_0\,
      I5 => \flp_mantisa[22]_i_5_n_0\,
      O => fxp_shifted(17)
    );
\flp_mantisa[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \flp_mantisa[20]_i_3_n_0\,
      I1 => \flp_mantisa[22]_i_12_n_0\,
      I2 => \^i___61_i_5_0\,
      I3 => \flp_mantisa[20]_i_4_n_0\,
      I4 => \flp_mantisa[21]_i_5_n_0\,
      I5 => \flp_mantisa[20]_i_5_n_0\,
      O => \flp_mantisa[20]_i_2_n_0\
    );
\flp_mantisa[20]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(9),
      I1 => Q(19),
      I2 => Q(10),
      O => \flp_mantisa[20]_i_3_n_0\
    );
\flp_mantisa[20]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(13),
      I1 => Q(19),
      I2 => Q(14),
      O => \flp_mantisa[20]_i_4_n_0\
    );
\flp_mantisa[20]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(5),
      I1 => Q(19),
      I2 => Q(6),
      O => \flp_mantisa[20]_i_5_n_0\
    );
\flp_mantisa[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \flp_mantisa[21]_i_2_n_0\,
      I1 => \flp_mantisa[22]_i_5_n_0\,
      I2 => \^reg_flp_output_q1_reg[19]\,
      I3 => \flp_mantisa[22]_i_2_n_0\,
      I4 => \^i___56_i_4_0\,
      I5 => \flp_mantisa[22]_i_3_n_0\,
      O => fxp_shifted(18)
    );
\flp_mantisa[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \flp_mantisa[21]_i_3_n_0\,
      I1 => \flp_mantisa[22]_i_16_n_0\,
      I2 => \^i___61_i_5_0\,
      I3 => \flp_mantisa[21]_i_4_n_0\,
      I4 => \flp_mantisa[21]_i_5_n_0\,
      I5 => \flp_mantisa[21]_i_6_n_0\,
      O => \flp_mantisa[21]_i_2_n_0\
    );
\flp_mantisa[21]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(10),
      I1 => Q(19),
      I2 => Q(11),
      O => \flp_mantisa[21]_i_3_n_0\
    );
\flp_mantisa[21]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(14),
      I1 => Q(19),
      I2 => Q(15),
      O => \flp_mantisa[21]_i_4_n_0\
    );
\flp_mantisa[21]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \i___61_i_5_n_0\,
      I1 => \i___61_i_3_n_0\,
      I2 => \^reg_flp_output_q1_reg[19]_1\,
      I3 => \^reg_flp_output_q1_reg[19]_2\,
      O => \flp_mantisa[21]_i_5_n_0\
    );
\flp_mantisa[21]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(6),
      I1 => Q(19),
      I2 => Q(7),
      O => \flp_mantisa[21]_i_6_n_0\
    );
\flp_mantisa[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0AFA0CFC0"
    )
        port map (
      I0 => \flp_mantisa[22]_i_2_n_0\,
      I1 => \flp_mantisa[22]_i_3_n_0\,
      I2 => \^reg_flp_output_q1_reg[19]\,
      I3 => \flp_mantisa[22]_i_4_n_0\,
      I4 => \^i___56_i_4_0\,
      I5 => \flp_mantisa[22]_i_5_n_0\,
      O => fxp_shifted(19)
    );
\flp_mantisa[22]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(10),
      I1 => Q(19),
      I2 => fxp_abs_val0(9),
      I3 => \flp_mantisa[21]_i_5_n_0\,
      O => \flp_mantisa[22]_i_10_n_0\
    );
\flp_mantisa[22]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(17),
      I1 => Q(19),
      I2 => Q(18),
      O => \flp_mantisa[22]_i_11_n_0\
    );
\flp_mantisa[22]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(1),
      I1 => Q(19),
      I2 => Q(2),
      O => \flp_mantisa[22]_i_12_n_0\
    );
\flp_mantisa[22]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fxp_abs_val0(13),
      I1 => Q(14),
      I2 => \flp_mantisa[21]_i_5_n_0\,
      I3 => fxp_abs_val0(5),
      I4 => Q(19),
      I5 => Q(6),
      O => \flp_mantisa[22]_i_13_n_0\
    );
\flp_mantisa[22]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(11),
      I1 => Q(19),
      I2 => fxp_abs_val0(10),
      I3 => \flp_mantisa[21]_i_5_n_0\,
      O => \flp_mantisa[22]_i_14_n_0\
    );
\flp_mantisa[22]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(19),
      I1 => fxp_abs_val0(18),
      O => \flp_mantisa[22]_i_15_n_0\
    );
\flp_mantisa[22]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(2),
      I1 => Q(19),
      I2 => Q(3),
      O => \flp_mantisa[22]_i_16_n_0\
    );
\flp_mantisa[22]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fxp_abs_val0(14),
      I1 => Q(15),
      I2 => \flp_mantisa[21]_i_5_n_0\,
      I3 => fxp_abs_val0(6),
      I4 => Q(19),
      I5 => Q(7),
      O => \flp_mantisa[22]_i_17_n_0\
    );
\flp_mantisa[22]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fxp_abs_val0(12),
      I1 => Q(13),
      I2 => \flp_mantisa[21]_i_5_n_0\,
      I3 => fxp_abs_val0(4),
      I4 => Q(19),
      I5 => Q(5),
      O => \flp_mantisa[22]_i_18_n_0\
    );
\flp_mantisa[22]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(9),
      I1 => Q(19),
      I2 => fxp_abs_val0(8),
      I3 => \flp_mantisa[21]_i_5_n_0\,
      O => \flp_mantisa[22]_i_19_n_0\
    );
\flp_mantisa[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB888B8"
    )
        port map (
      I0 => \flp_mantisa[22]_i_6_n_0\,
      I1 => \^i___61_i_5_0\,
      I2 => \flp_mantisa[22]_i_7_n_0\,
      I3 => \flp_mantisa[22]_i_8_n_0\,
      I4 => Q(0),
      I5 => \flp_mantisa[22]_i_9_n_0\,
      O => \flp_mantisa[22]_i_2_n_0\
    );
\flp_mantisa[22]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(16),
      I1 => Q(19),
      I2 => Q(17),
      O => \flp_mantisa[22]_i_20_n_0\
    );
\flp_mantisa[22]_i_21\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(0),
      I1 => Q(19),
      I2 => Q(1),
      O => \flp_mantisa[22]_i_21_n_0\
    );
\flp_mantisa[22]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEEEFEEEFEE"
    )
        port map (
      I0 => \flp_mantisa[22]_i_10_n_0\,
      I1 => \flp_mantisa[22]_i_11_n_0\,
      I2 => \flp_mantisa_reg[21]_0\,
      I3 => \flp_mantisa[22]_i_12_n_0\,
      I4 => \^i___61_i_5_0\,
      I5 => \flp_mantisa[22]_i_13_n_0\,
      O => \flp_mantisa[22]_i_3_n_0\
    );
\flp_mantisa[22]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEEEFEEEFEE"
    )
        port map (
      I0 => \flp_mantisa[22]_i_14_n_0\,
      I1 => \flp_mantisa[22]_i_15_n_0\,
      I2 => \flp_mantisa_reg[21]_0\,
      I3 => \flp_mantisa[22]_i_16_n_0\,
      I4 => \^i___61_i_5_0\,
      I5 => \flp_mantisa[22]_i_17_n_0\,
      O => \flp_mantisa[22]_i_4_n_0\
    );
\flp_mantisa[22]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFF8F8F8"
    )
        port map (
      I0 => \^i___61_i_5_0\,
      I1 => \flp_mantisa[22]_i_18_n_0\,
      I2 => \flp_mantisa[22]_i_19_n_0\,
      I3 => \flp_mantisa[22]_i_20_n_0\,
      I4 => \flp_mantisa_reg[21]_0\,
      I5 => \flp_mantisa[22]_i_21_n_0\,
      O => \flp_mantisa[22]_i_5_n_0\
    );
\flp_mantisa[22]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fxp_abs_val0(11),
      I1 => Q(12),
      I2 => \flp_mantisa[21]_i_5_n_0\,
      I3 => fxp_abs_val0(3),
      I4 => Q(19),
      I5 => Q(4),
      O => \flp_mantisa[22]_i_6_n_0\
    );
\flp_mantisa[22]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(15),
      I1 => Q(19),
      I2 => Q(16),
      O => \flp_mantisa[22]_i_7_n_0\
    );
\flp_mantisa[22]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \^reg_flp_output_q1_reg[19]_0\,
      I1 => \^reg_flp_output_q1_reg[19]_2\,
      I2 => \^reg_flp_output_q1_reg[19]_1\,
      I3 => \^reg_flp_output_q1_reg[7]\,
      I4 => \^reg_flp_output_q1_reg[19]\,
      O => \flp_mantisa[22]_i_8_n_0\
    );
\flp_mantisa[22]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(8),
      I1 => Q(19),
      I2 => fxp_abs_val0(7),
      I3 => \flp_mantisa[21]_i_5_n_0\,
      O => \flp_mantisa[22]_i_9_n_0\
    );
\flp_mantisa[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022FFFF00220003"
    )
        port map (
      I0 => \flp_mantisa[6]_i_2_n_0\,
      I1 => \^i___61_i_5_0\,
      I2 => \flp_mantisa[8]_i_2_n_0\,
      I3 => \^reg_flp_output_q1_reg[19]\,
      I4 => \^i___56_i_4_0\,
      I5 => \flp_mantisa[5]_i_2_n_0\,
      O => fxp_shifted(2)
    );
\flp_mantisa[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \flp_mantisa_reg[14]_0\,
      I1 => fxp_abs_val0(0),
      I2 => Q(19),
      I3 => Q(1),
      I4 => \^i___61_i_5_0\,
      O => \flp_mantisa[5]_i_2_n_0\
    );
\flp_mantisa[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C000CFAAAAAAAA"
    )
        port map (
      I0 => \flp_mantisa[7]_i_2_n_0\,
      I1 => \flp_mantisa[6]_i_2_n_0\,
      I2 => \^i___56_i_4_0\,
      I3 => \^i___61_i_5_0\,
      I4 => \flp_mantisa[8]_i_2_n_0\,
      I5 => \^reg_flp_output_q1_reg[19]\,
      O => fxp_shifted(3)
    );
\flp_mantisa[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \flp_mantisa_reg[14]_0\,
      O => \flp_mantisa[6]_i_2_n_0\
    );
\flp_mantisa[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBBBB888B8888"
    )
        port map (
      I0 => \flp_mantisa[7]_i_2_n_0\,
      I1 => \^reg_flp_output_q1_reg[19]\,
      I2 => \^i___61_i_5_0\,
      I3 => \flp_mantisa[8]_i_2_n_0\,
      I4 => \^i___56_i_4_0\,
      I5 => \flp_mantisa[10]_i_2_n_0\,
      O => fxp_shifted(4)
    );
\flp_mantisa[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \flp_mantisa[22]_i_21_n_0\,
      I1 => \^i___56_i_4_0\,
      I2 => \flp_mantisa_reg[14]_0\,
      I3 => \flp_mantisa[22]_i_16_n_0\,
      I4 => \^i___61_i_5_0\,
      O => \flp_mantisa[7]_i_2_n_0\
    );
\flp_mantisa[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F10FFFF1F100000"
    )
        port map (
      I0 => \^i___61_i_5_0\,
      I1 => \flp_mantisa[8]_i_2_n_0\,
      I2 => \^i___56_i_4_0\,
      I3 => \flp_mantisa[10]_i_2_n_0\,
      I4 => \^reg_flp_output_q1_reg[19]\,
      I5 => \flp_mantisa[9]_i_2_n_0\,
      O => fxp_shifted(5)
    );
\flp_mantisa[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1DFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(19),
      I2 => fxp_abs_val0(1),
      I3 => \flp_mantisa[22]_i_8_n_0\,
      I4 => \flp_mantisa[21]_i_5_n_0\,
      O => \flp_mantisa[8]_i_2_n_0\
    );
\flp_mantisa[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \flp_mantisa[9]_i_2_n_0\,
      I1 => \^reg_flp_output_q1_reg[19]\,
      I2 => \flp_mantisa[10]_i_2_n_0\,
      I3 => \^i___56_i_4_0\,
      I4 => \flp_mantisa[10]_i_3_n_0\,
      O => fxp_shifted(6)
    );
\flp_mantisa[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003033BB00300088"
    )
        port map (
      I0 => \flp_mantisa[22]_i_16_n_0\,
      I1 => \^i___56_i_4_0\,
      I2 => \flp_mantisa[22]_i_21_n_0\,
      I3 => \flp_mantisa_reg[14]_0\,
      I4 => \^i___61_i_5_0\,
      I5 => \flp_mantisa[9]_i_3_n_0\,
      O => \flp_mantisa[9]_i_2_n_0\
    );
\flp_mantisa[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(5),
      I1 => Q(19),
      I2 => fxp_abs_val0(4),
      I3 => \flp_mantisa[21]_i_5_n_0\,
      O => \flp_mantisa[9]_i_3_n_0\
    );
\flp_mantisa_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(7),
      Q => \flp_mantisa_reg[22]_0\(6),
      R => SR(0)
    );
\flp_mantisa_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(8),
      Q => \flp_mantisa_reg[22]_0\(7),
      R => SR(0)
    );
\flp_mantisa_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(9),
      Q => \flp_mantisa_reg[22]_0\(8),
      R => SR(0)
    );
\flp_mantisa_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(10),
      Q => \flp_mantisa_reg[22]_0\(9),
      R => SR(0)
    );
\flp_mantisa_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(11),
      Q => \flp_mantisa_reg[22]_0\(10),
      R => SR(0)
    );
\flp_mantisa_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(12),
      Q => \flp_mantisa_reg[22]_0\(11),
      R => SR(0)
    );
\flp_mantisa_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(13),
      Q => \flp_mantisa_reg[22]_0\(12),
      R => SR(0)
    );
\flp_mantisa_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(14),
      Q => \flp_mantisa_reg[22]_0\(13),
      R => SR(0)
    );
\flp_mantisa_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(15),
      Q => \flp_mantisa_reg[22]_0\(14),
      R => SR(0)
    );
\flp_mantisa_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(16),
      Q => \flp_mantisa_reg[22]_0\(15),
      R => SR(0)
    );
\flp_mantisa_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(17),
      Q => \flp_mantisa_reg[22]_0\(16),
      R => SR(0)
    );
\flp_mantisa_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(18),
      Q => \flp_mantisa_reg[22]_0\(17),
      R => SR(0)
    );
\flp_mantisa_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(19),
      Q => \flp_mantisa_reg[22]_0\(18),
      R => SR(0)
    );
\flp_mantisa_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \flp_mantisa_reg[22]_0\(0),
      R => SR(0)
    );
\flp_mantisa_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(2),
      Q => \flp_mantisa_reg[22]_0\(1),
      R => SR(0)
    );
\flp_mantisa_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(3),
      Q => \flp_mantisa_reg[22]_0\(2),
      R => SR(0)
    );
\flp_mantisa_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(4),
      Q => \flp_mantisa_reg[22]_0\(3),
      R => SR(0)
    );
\flp_mantisa_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(5),
      Q => \flp_mantisa_reg[22]_0\(4),
      R => SR(0)
    );
\flp_mantisa_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(6),
      Q => \flp_mantisa_reg[22]_0\(5),
      R => SR(0)
    );
\i___56_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \i___56_i_6_n_0\,
      I1 => \i___56_i_7_n_0\,
      I2 => \i___56_i_8_n_0\,
      I3 => \i___56_i_9_n_0\,
      O => \^reg_flp_output_q1_reg[19]_0\
    );
\i___56_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0FEFE0FFFFFFFF"
    )
        port map (
      I0 => \flp_mantisa[22]_i_12_n_0\,
      I1 => \flp_mantisa[22]_i_16_n_0\,
      I2 => \i___56_i_12_n_0\,
      I3 => \i___56_i_18_n_0\,
      I4 => \i___56_i_23_n_0\,
      I5 => \i___56_i_24_n_0\,
      O => \^reg_flp_output_q1_reg[19]_3\
    );
\i___56_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(7),
      I1 => fxp_abs_val0(6),
      I2 => Q(6),
      I3 => Q(19),
      I4 => fxp_abs_val0(5),
      O => \i___56_i_11_n_0\
    );
\i___56_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBF"
    )
        port map (
      I0 => \i___56_i_23_n_0\,
      I1 => \i___56_i_24_n_0\,
      I2 => \i___56_i_25_n_0\,
      I3 => \i___56_i_13_n_0\,
      I4 => \i___56_i_18_n_0\,
      I5 => \i___56_i_26_n_0\,
      O => \i___56_i_12_n_0\
    );
\i___56_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(15),
      I1 => fxp_abs_val0(14),
      I2 => Q(14),
      I3 => Q(19),
      I4 => fxp_abs_val0(13),
      O => \i___56_i_13_n_0\
    );
\i___56_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \flp_mantisa[22]_i_12_n_0\,
      I1 => \flp_mantisa[22]_i_21_n_0\,
      I2 => \flp_mantisa[22]_i_16_n_0\,
      I3 => \i___56_i_8_n_0\,
      I4 => \i___56_i_27_n_0\,
      O => \i___56_i_14_n_0\
    );
\i___56_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5DFFFFFF5D5D5D"
    )
        port map (
      I0 => \i___56_i_8_n_0\,
      I1 => \flp_mantisa[19]_i_3_n_0\,
      I2 => \flp_mantisa[20]_i_3_n_0\,
      I3 => fxp_abs_val0(10),
      I4 => Q(19),
      I5 => Q(11),
      O => \i___56_i_15_n_0\
    );
\i___56_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5DFFFFFF5D5D5D"
    )
        port map (
      I0 => \i___56_i_8_n_0\,
      I1 => \flp_mantisa[19]_i_5_n_0\,
      I2 => \flp_mantisa[20]_i_5_n_0\,
      I3 => fxp_abs_val0(6),
      I4 => Q(19),
      I5 => Q(7),
      O => \i___56_i_16_n_0\
    );
\i___56_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5DFFFFFF5D5D5D"
    )
        port map (
      I0 => \i___56_i_8_n_0\,
      I1 => \flp_mantisa[19]_i_4_n_0\,
      I2 => \flp_mantisa[20]_i_4_n_0\,
      I3 => fxp_abs_val0(14),
      I4 => Q(19),
      I5 => Q(15),
      O => \i___56_i_17_n_0\
    );
\i___56_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(11),
      I1 => fxp_abs_val0(10),
      I2 => Q(10),
      I3 => Q(19),
      I4 => fxp_abs_val0(9),
      O => \i___56_i_18_n_0\
    );
\i___56_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FBF"
    )
        port map (
      I0 => \i___56_i_9_n_0\,
      I1 => \i___56_i_8_n_0\,
      I2 => \i___56_i_7_n_0\,
      I3 => \i___56_i_6_n_0\,
      O => \^reg_flp_output_q1_reg[19]_2\
    );
\i___56_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(17),
      I1 => fxp_abs_val0(16),
      I2 => Q(16),
      I3 => Q(19),
      I4 => fxp_abs_val0(15),
      O => \i___56_i_23_n_0\
    );
\i___56_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0353"
    )
        port map (
      I0 => fxp_abs_val0(18),
      I1 => Q(18),
      I2 => Q(19),
      I3 => fxp_abs_val0(17),
      O => \i___56_i_24_n_0\
    );
\i___56_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(13),
      I1 => fxp_abs_val0(12),
      I2 => Q(12),
      I3 => Q(19),
      I4 => fxp_abs_val0(11),
      O => \i___56_i_25_n_0\
    );
\i___56_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(9),
      I1 => fxp_abs_val0(8),
      I2 => Q(8),
      I3 => Q(19),
      I4 => fxp_abs_val0(7),
      O => \i___56_i_26_n_0\
    );
\i___56_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BFA0AFB0B0A0A0"
    )
        port map (
      I0 => fxp_abs_val0(18),
      I1 => fxp_abs_val0(17),
      I2 => Q(19),
      I3 => Q(18),
      I4 => fxp_abs_val0(16),
      I5 => Q(17),
      O => \i___56_i_27_n_0\
    );
\i___56_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0FF"
    )
        port map (
      I0 => \i___56_i_9_n_0\,
      I1 => \i___56_i_6_n_0\,
      I2 => \i___56_i_7_n_0\,
      I3 => \i___56_i_8_n_0\,
      O => \^reg_flp_output_q1_reg[19]_1\
    );
\i___56_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888BBBBBBBB"
    )
        port map (
      I0 => \^reg_flp_output_q1_reg[19]_3\,
      I1 => \^reg_flp_output_q1_reg[19]_1\,
      I2 => \i___56_i_11_n_0\,
      I3 => \i___56_i_12_n_0\,
      I4 => \i___56_i_13_n_0\,
      I5 => \i___56_i_8_n_0\,
      O => \^reg_flp_output_q1_reg[7]\
    );
\i___56_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i___56_i_14_n_0\,
      I1 => \i___56_i_15_n_0\,
      I2 => \^reg_flp_output_q1_reg[19]_1\,
      I3 => \i___56_i_16_n_0\,
      I4 => \i___56_i_12_n_0\,
      I5 => \i___56_i_17_n_0\,
      O => \^reg_flp_output_q1_reg[19]\
    );
\i___56_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEFFFFAEFEA"
    )
        port map (
      I0 => \i___56_i_18_n_0\,
      I1 => fxp_abs_val0(7),
      I2 => Q(19),
      I3 => Q(8),
      I4 => fxp_abs_val0(8),
      I5 => Q(9),
      O => \i___56_i_6_n_0\
    );
\i___56_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000101000051015"
    )
        port map (
      I0 => \i___56_i_13_n_0\,
      I1 => fxp_abs_val0(11),
      I2 => Q(19),
      I3 => Q(12),
      I4 => fxp_abs_val0(12),
      I5 => Q(13),
      O => \i___56_i_7_n_0\
    );
\i___56_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000347"
    )
        port map (
      I0 => fxp_abs_val0(17),
      I1 => Q(19),
      I2 => Q(18),
      I3 => fxp_abs_val0(18),
      I4 => \i___56_i_23_n_0\,
      O => \i___56_i_8_n_0\
    );
\i___56_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000101000051015"
    )
        port map (
      I0 => \i___56_i_11_n_0\,
      I1 => fxp_abs_val0(3),
      I2 => Q(19),
      I3 => Q(4),
      I4 => fxp_abs_val0(4),
      I5 => Q(5),
      O => \i___56_i_9_n_0\
    );
\i___61_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33773074"
    )
        port map (
      I0 => \^reg_flp_output_q1_reg[19]_3\,
      I1 => \^reg_flp_output_q1_reg[19]_1\,
      I2 => \i___61_i_3_n_0\,
      I3 => \^reg_flp_output_q1_reg[1]\,
      I4 => \i___61_i_5_n_0\,
      O => \^i___61_i_5_0\
    );
\i___61_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^reg_flp_output_q1_reg[19]\,
      I1 => \^reg_flp_output_q1_reg[7]\,
      O => \^i___56_i_4_0\
    );
\i___61_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8FF"
    )
        port map (
      I0 => \i___56_i_11_n_0\,
      I1 => \i___56_i_12_n_0\,
      I2 => \i___56_i_13_n_0\,
      I3 => \i___56_i_8_n_0\,
      O => \i___61_i_3_n_0\
    );
\i___61_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0CFAFCF"
    )
        port map (
      I0 => \i___61_i_6_n_0\,
      I1 => \i___56_i_27_n_0\,
      I2 => \i___56_i_12_n_0\,
      I3 => \i___56_i_8_n_0\,
      I4 => \i___61_i_7_n_0\,
      O => \^reg_flp_output_q1_reg[1]\
    );
\i___61_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200FFFFF2FFFFFF"
    )
        port map (
      I0 => \flp_mantisa[19]_i_5_n_0\,
      I1 => \flp_mantisa[20]_i_5_n_0\,
      I2 => \flp_mantisa[21]_i_6_n_0\,
      I3 => \i___56_i_12_n_0\,
      I4 => \i___56_i_8_n_0\,
      I5 => \i___61_i_8_n_0\,
      O => \i___61_i_5_n_0\
    );
\i___61_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF504444FF50"
    )
        port map (
      I0 => \flp_mantisa[22]_i_12_n_0\,
      I1 => fxp_abs_val0(0),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(19),
      I5 => fxp_abs_val0(2),
      O => \i___61_i_6_n_0\
    );
\i___61_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3033505030335555"
    )
        port map (
      I0 => Q(11),
      I1 => fxp_abs_val0(10),
      I2 => \flp_mantisa[20]_i_3_n_0\,
      I3 => fxp_abs_val0(8),
      I4 => Q(19),
      I5 => Q(9),
      O => \i___61_i_7_n_0\
    );
\i___61_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3033505030335555"
    )
        port map (
      I0 => Q(15),
      I1 => fxp_abs_val0(14),
      I2 => \flp_mantisa[20]_i_4_n_0\,
      I3 => fxp_abs_val0(12),
      I4 => Q(19),
      I5 => Q(13),
      O => \i___61_i_8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fixed_to_float_converter_17 is
  port (
    \i___71_i_4_0\ : out STD_LOGIC;
    \reg_flp_output_q2_reg[19]\ : out STD_LOGIC;
    \reg_flp_output_q2_reg[19]_0\ : out STD_LOGIC;
    \i___72_i_5_0\ : out STD_LOGIC;
    \reg_flp_output_q2_reg[19]_1\ : out STD_LOGIC;
    \reg_flp_output_q2_reg[19]_2\ : out STD_LOGIC;
    \reg_flp_output_q2_reg[7]\ : out STD_LOGIC;
    \reg_flp_output_q2_reg[19]_3\ : out STD_LOGIC;
    \reg_flp_output_q2_reg[1]\ : out STD_LOGIC;
    \flp_mantisa_reg[22]_0\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \flp_mantisa_reg[14]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    fxp_abs_val0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \flp_mantisa_reg[21]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fixed_to_float_converter_17 : entity is "fixed_to_float_converter";
end design_1_axi_ikinematics_0_0_fixed_to_float_converter_17;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fixed_to_float_converter_17 is
  signal \flp_mantisa[10]_i_2__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[10]_i_3__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[10]_i_5__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[11]_i_2__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[11]_i_3__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[13]_i_2__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[13]_i_3__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[14]_i_2__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[14]_i_3__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[15]_i_2__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[17]_i_2__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[18]_i_2__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[18]_i_3__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[19]_i_3__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[19]_i_4__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[19]_i_5__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[21]_i_2__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[21]_i_3__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[21]_i_4__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[21]_i_5__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[21]_i_6__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_10__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_11__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_12__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_13__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_14__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_15__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_16__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_17__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_18__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_19__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_20__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_21__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_2__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_3__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_4__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_5__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_6__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_7__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_8__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_9__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[5]_i_2__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[9]_i_2__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[9]_i_3__0_n_0\ : STD_LOGIC;
  signal fxp_shifted : STD_LOGIC_VECTOR ( 19 downto 2 );
  signal \i___71_i_11_n_0\ : STD_LOGIC;
  signal \i___71_i_12_n_0\ : STD_LOGIC;
  signal \i___71_i_13_n_0\ : STD_LOGIC;
  signal \i___71_i_14_n_0\ : STD_LOGIC;
  signal \i___71_i_15_n_0\ : STD_LOGIC;
  signal \i___71_i_16_n_0\ : STD_LOGIC;
  signal \i___71_i_17_n_0\ : STD_LOGIC;
  signal \i___71_i_18_n_0\ : STD_LOGIC;
  signal \i___71_i_23_n_0\ : STD_LOGIC;
  signal \i___71_i_24_n_0\ : STD_LOGIC;
  signal \i___71_i_25_n_0\ : STD_LOGIC;
  signal \i___71_i_26_n_0\ : STD_LOGIC;
  signal \i___71_i_27_n_0\ : STD_LOGIC;
  signal \^i___71_i_4_0\ : STD_LOGIC;
  signal \i___71_i_6_n_0\ : STD_LOGIC;
  signal \i___71_i_7_n_0\ : STD_LOGIC;
  signal \i___71_i_8_n_0\ : STD_LOGIC;
  signal \i___71_i_9_n_0\ : STD_LOGIC;
  signal \i___72_i_3_n_0\ : STD_LOGIC;
  signal \^i___72_i_5_0\ : STD_LOGIC;
  signal \i___72_i_5_n_0\ : STD_LOGIC;
  signal \i___72_i_6_n_0\ : STD_LOGIC;
  signal \i___72_i_7_n_0\ : STD_LOGIC;
  signal \i___72_i_8_n_0\ : STD_LOGIC;
  signal \^reg_flp_output_q2_reg[19]\ : STD_LOGIC;
  signal \^reg_flp_output_q2_reg[19]_0\ : STD_LOGIC;
  signal \^reg_flp_output_q2_reg[19]_1\ : STD_LOGIC;
  signal \^reg_flp_output_q2_reg[19]_2\ : STD_LOGIC;
  signal \^reg_flp_output_q2_reg[19]_3\ : STD_LOGIC;
  signal \^reg_flp_output_q2_reg[1]\ : STD_LOGIC;
  signal \^reg_flp_output_q2_reg[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \flp_mantisa[10]_i_5__0\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \flp_mantisa[11]_i_1__0\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \flp_mantisa[12]_i_1__0\ : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of \flp_mantisa[14]_i_3__0\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \flp_mantisa[18]_i_3__0\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \flp_mantisa[19]_i_3__0\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \flp_mantisa[19]_i_4__0\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \flp_mantisa[19]_i_5__0\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \flp_mantisa[20]_i_3__0\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \flp_mantisa[20]_i_4__0\ : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of \flp_mantisa[20]_i_5__0\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \flp_mantisa[21]_i_3__0\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \flp_mantisa[21]_i_4__0\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \flp_mantisa[21]_i_6__0\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_10__0\ : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_11__0\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_12__0\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_15__0\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_16__0\ : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_19__0\ : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_20__0\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_21__0\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_7__0\ : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_8__0\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_9__0\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \flp_mantisa[5]_i_2__0\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \flp_mantisa[8]_i_2__0\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \flp_mantisa[9]_i_3__0\ : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of \i___71_i_1\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \i___71_i_11\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of \i___71_i_13\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \i___71_i_18\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \i___71_i_23\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \i___71_i_24\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \i___71_i_25\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \i___71_i_26\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \i___71_i_3\ : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of \i___71_i_8\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \i___72_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \i___72_i_2\ : label is "soft_lutpair396";
begin
  \i___71_i_4_0\ <= \^i___71_i_4_0\;
  \i___72_i_5_0\ <= \^i___72_i_5_0\;
  \reg_flp_output_q2_reg[19]\ <= \^reg_flp_output_q2_reg[19]\;
  \reg_flp_output_q2_reg[19]_0\ <= \^reg_flp_output_q2_reg[19]_0\;
  \reg_flp_output_q2_reg[19]_1\ <= \^reg_flp_output_q2_reg[19]_1\;
  \reg_flp_output_q2_reg[19]_2\ <= \^reg_flp_output_q2_reg[19]_2\;
  \reg_flp_output_q2_reg[19]_3\ <= \^reg_flp_output_q2_reg[19]_3\;
  \reg_flp_output_q2_reg[1]\ <= \^reg_flp_output_q2_reg[1]\;
  \reg_flp_output_q2_reg[7]\ <= \^reg_flp_output_q2_reg[7]\;
\flp_mantisa[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \flp_mantisa[10]_i_2__0_n_0\,
      I1 => \^i___71_i_4_0\,
      I2 => \flp_mantisa[10]_i_3__0_n_0\,
      I3 => \^reg_flp_output_q2_reg[19]\,
      I4 => \flp_mantisa[11]_i_2__0_n_0\,
      O => fxp_shifted(7)
    );
\flp_mantisa[10]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => Q(0),
      I1 => \^i___72_i_5_0\,
      I2 => Q(4),
      I3 => Q(19),
      I4 => fxp_abs_val0(3),
      I5 => \flp_mantisa_reg[14]_0\,
      O => \flp_mantisa[10]_i_2__0_n_0\
    );
\flp_mantisa[10]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2200220000F0000"
    )
        port map (
      I0 => \flp_mantisa[22]_i_12__0_n_0\,
      I1 => \^reg_flp_output_q2_reg[19]_0\,
      I2 => \^reg_flp_output_q2_reg[19]_1\,
      I3 => \flp_mantisa[10]_i_5__0_n_0\,
      I4 => \flp_mantisa[20]_i_5__0_n_0\,
      I5 => \^reg_flp_output_q2_reg[19]_2\,
      O => \flp_mantisa[10]_i_3__0_n_0\
    );
\flp_mantisa[10]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \i___72_i_5_n_0\,
      I1 => \^reg_flp_output_q2_reg[1]\,
      I2 => \i___72_i_3_n_0\,
      I3 => \^reg_flp_output_q2_reg[19]_1\,
      I4 => \^reg_flp_output_q2_reg[19]_3\,
      O => \flp_mantisa[10]_i_5__0_n_0\
    );
\flp_mantisa[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \flp_mantisa[11]_i_2__0_n_0\,
      I1 => \^reg_flp_output_q2_reg[19]\,
      I2 => \flp_mantisa[12]_i_2__0_n_0\,
      O => fxp_shifted(8)
    );
\flp_mantisa[11]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \flp_mantisa[11]_i_3__0_n_0\,
      I1 => \^i___71_i_4_0\,
      I2 => \flp_mantisa[22]_i_16__0_n_0\,
      I3 => \flp_mantisa_reg[14]_0\,
      I4 => \^i___72_i_5_0\,
      I5 => \flp_mantisa[13]_i_3__0_n_0\,
      O => \flp_mantisa[11]_i_2__0_n_0\
    );
\flp_mantisa[11]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2200220000F0000"
    )
        port map (
      I0 => \flp_mantisa[22]_i_21__0_n_0\,
      I1 => \^reg_flp_output_q2_reg[19]_0\,
      I2 => \^reg_flp_output_q2_reg[19]_1\,
      I3 => \flp_mantisa[10]_i_5__0_n_0\,
      I4 => \flp_mantisa[19]_i_5__0_n_0\,
      I5 => \^reg_flp_output_q2_reg[19]_2\,
      O => \flp_mantisa[11]_i_3__0_n_0\
    );
\flp_mantisa[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \flp_mantisa[12]_i_2__0_n_0\,
      I1 => \^reg_flp_output_q2_reg[19]\,
      I2 => \flp_mantisa[13]_i_2__0_n_0\,
      O => fxp_shifted(9)
    );
\flp_mantisa[12]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \flp_mantisa[10]_i_3__0_n_0\,
      I1 => \^i___71_i_4_0\,
      I2 => \flp_mantisa[14]_i_3__0_n_0\,
      I3 => \flp_mantisa_reg[14]_0\,
      I4 => \^i___72_i_5_0\,
      I5 => \flp_mantisa[18]_i_3__0_n_0\,
      O => \flp_mantisa[12]_i_2__0_n_0\
    );
\flp_mantisa[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \flp_mantisa[13]_i_2__0_n_0\,
      I1 => \^reg_flp_output_q2_reg[19]\,
      I2 => \flp_mantisa[14]_i_2__0_n_0\,
      O => fxp_shifted(10)
    );
\flp_mantisa[13]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \flp_mantisa[22]_i_16__0_n_0\,
      I1 => \flp_mantisa_reg[14]_0\,
      I2 => \^i___72_i_5_0\,
      I3 => \flp_mantisa[13]_i_3__0_n_0\,
      I4 => \^i___71_i_4_0\,
      I5 => \flp_mantisa[15]_i_2__0_n_0\,
      O => \flp_mantisa[13]_i_2__0_n_0\
    );
\flp_mantisa[13]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(7),
      I1 => Q(19),
      I2 => fxp_abs_val0(6),
      I3 => \flp_mantisa[21]_i_5__0_n_0\,
      O => \flp_mantisa[13]_i_3__0_n_0\
    );
\flp_mantisa[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \flp_mantisa[15]_i_2__0_n_0\,
      I1 => \^i___71_i_4_0\,
      I2 => \flp_mantisa[17]_i_2__0_n_0\,
      I3 => \flp_mantisa[14]_i_2__0_n_0\,
      I4 => \^reg_flp_output_q2_reg[19]\,
      O => fxp_shifted(11)
    );
\flp_mantisa[14]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \flp_mantisa[14]_i_3__0_n_0\,
      I1 => \flp_mantisa_reg[14]_0\,
      I2 => \^i___72_i_5_0\,
      I3 => \flp_mantisa[18]_i_3__0_n_0\,
      I4 => \^i___71_i_4_0\,
      I5 => \flp_mantisa[16]_i_2__0_n_0\,
      O => \flp_mantisa[14]_i_2__0_n_0\
    );
\flp_mantisa[14]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(3),
      I1 => Q(19),
      I2 => Q(4),
      O => \flp_mantisa[14]_i_3__0_n_0\
    );
\flp_mantisa[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \flp_mantisa[15]_i_2__0_n_0\,
      I1 => \^i___71_i_4_0\,
      I2 => \flp_mantisa[17]_i_2__0_n_0\,
      I3 => \^reg_flp_output_q2_reg[19]\,
      I4 => \flp_mantisa[16]_i_2__0_n_0\,
      I5 => \flp_mantisa[18]_i_2__0_n_0\,
      O => fxp_shifted(12)
    );
\flp_mantisa[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \flp_mantisa[19]_i_5__0_n_0\,
      I1 => \^i___72_i_5_0\,
      I2 => \flp_mantisa[19]_i_3__0_n_0\,
      I3 => \flp_mantisa[21]_i_5__0_n_0\,
      I4 => \flp_mantisa[22]_i_21__0_n_0\,
      O => \flp_mantisa[15]_i_2__0_n_0\
    );
\flp_mantisa[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \flp_mantisa[17]_i_2__0_n_0\,
      I1 => \^i___71_i_4_0\,
      I2 => \flp_mantisa[19]_i_2__0_n_0\,
      I3 => \flp_mantisa[16]_i_2__0_n_0\,
      I4 => \flp_mantisa[18]_i_2__0_n_0\,
      I5 => \^reg_flp_output_q2_reg[19]\,
      O => fxp_shifted(13)
    );
\flp_mantisa[16]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \flp_mantisa[20]_i_5__0_n_0\,
      I1 => \^i___72_i_5_0\,
      I2 => \flp_mantisa[20]_i_3__0_n_0\,
      I3 => \flp_mantisa[21]_i_5__0_n_0\,
      I4 => \flp_mantisa[22]_i_12__0_n_0\,
      O => \flp_mantisa[16]_i_2__0_n_0\
    );
\flp_mantisa[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \flp_mantisa[17]_i_2__0_n_0\,
      I1 => \^i___71_i_4_0\,
      I2 => \flp_mantisa[19]_i_2__0_n_0\,
      I3 => \^reg_flp_output_q2_reg[19]\,
      I4 => \flp_mantisa[18]_i_2__0_n_0\,
      I5 => \flp_mantisa[20]_i_2__0_n_0\,
      O => fxp_shifted(14)
    );
\flp_mantisa[17]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \flp_mantisa[21]_i_6__0_n_0\,
      I1 => \^i___72_i_5_0\,
      I2 => \flp_mantisa[21]_i_3__0_n_0\,
      I3 => \flp_mantisa[21]_i_5__0_n_0\,
      I4 => \flp_mantisa[22]_i_16__0_n_0\,
      O => \flp_mantisa[17]_i_2__0_n_0\
    );
\flp_mantisa[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \flp_mantisa[19]_i_2__0_n_0\,
      I1 => \^i___71_i_4_0\,
      I2 => \flp_mantisa[21]_i_2__0_n_0\,
      I3 => \flp_mantisa[18]_i_2__0_n_0\,
      I4 => \flp_mantisa[20]_i_2__0_n_0\,
      I5 => \^reg_flp_output_q2_reg[19]\,
      O => fxp_shifted(15)
    );
\flp_mantisa[18]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \flp_mantisa[18]_i_3__0_n_0\,
      I1 => \^i___72_i_5_0\,
      I2 => \flp_mantisa[22]_i_6__0_n_0\,
      O => \flp_mantisa[18]_i_2__0_n_0\
    );
\flp_mantisa[18]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => fxp_abs_val0(7),
      I1 => Q(19),
      I2 => Q(8),
      I3 => \flp_mantisa[21]_i_5__0_n_0\,
      I4 => Q(0),
      O => \flp_mantisa[18]_i_3__0_n_0\
    );
\flp_mantisa[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \flp_mantisa[19]_i_2__0_n_0\,
      I1 => \^i___71_i_4_0\,
      I2 => \flp_mantisa[21]_i_2__0_n_0\,
      I3 => \^reg_flp_output_q2_reg[19]\,
      I4 => \flp_mantisa[20]_i_2__0_n_0\,
      I5 => \flp_mantisa[22]_i_2__0_n_0\,
      O => fxp_shifted(16)
    );
\flp_mantisa[19]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \flp_mantisa[19]_i_3__0_n_0\,
      I1 => \flp_mantisa[22]_i_21__0_n_0\,
      I2 => \^i___72_i_5_0\,
      I3 => \flp_mantisa[19]_i_4__0_n_0\,
      I4 => \flp_mantisa[21]_i_5__0_n_0\,
      I5 => \flp_mantisa[19]_i_5__0_n_0\,
      O => \flp_mantisa[19]_i_2__0_n_0\
    );
\flp_mantisa[19]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(8),
      I1 => Q(19),
      I2 => Q(9),
      O => \flp_mantisa[19]_i_3__0_n_0\
    );
\flp_mantisa[19]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(12),
      I1 => Q(19),
      I2 => Q(13),
      O => \flp_mantisa[19]_i_4__0_n_0\
    );
\flp_mantisa[19]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(4),
      I1 => Q(19),
      I2 => Q(5),
      O => \flp_mantisa[19]_i_5__0_n_0\
    );
\flp_mantisa[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \flp_mantisa[20]_i_2__0_n_0\,
      I1 => \flp_mantisa[22]_i_2__0_n_0\,
      I2 => \^reg_flp_output_q2_reg[19]\,
      I3 => \flp_mantisa[21]_i_2__0_n_0\,
      I4 => \^i___71_i_4_0\,
      I5 => \flp_mantisa[22]_i_5__0_n_0\,
      O => fxp_shifted(17)
    );
\flp_mantisa[20]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \flp_mantisa[20]_i_3__0_n_0\,
      I1 => \flp_mantisa[22]_i_12__0_n_0\,
      I2 => \^i___72_i_5_0\,
      I3 => \flp_mantisa[20]_i_4__0_n_0\,
      I4 => \flp_mantisa[21]_i_5__0_n_0\,
      I5 => \flp_mantisa[20]_i_5__0_n_0\,
      O => \flp_mantisa[20]_i_2__0_n_0\
    );
\flp_mantisa[20]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(9),
      I1 => Q(19),
      I2 => Q(10),
      O => \flp_mantisa[20]_i_3__0_n_0\
    );
\flp_mantisa[20]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(13),
      I1 => Q(19),
      I2 => Q(14),
      O => \flp_mantisa[20]_i_4__0_n_0\
    );
\flp_mantisa[20]_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(5),
      I1 => Q(19),
      I2 => Q(6),
      O => \flp_mantisa[20]_i_5__0_n_0\
    );
\flp_mantisa[21]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \flp_mantisa[21]_i_2__0_n_0\,
      I1 => \flp_mantisa[22]_i_5__0_n_0\,
      I2 => \^reg_flp_output_q2_reg[19]\,
      I3 => \flp_mantisa[22]_i_2__0_n_0\,
      I4 => \^i___71_i_4_0\,
      I5 => \flp_mantisa[22]_i_3__0_n_0\,
      O => fxp_shifted(18)
    );
\flp_mantisa[21]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \flp_mantisa[21]_i_3__0_n_0\,
      I1 => \flp_mantisa[22]_i_16__0_n_0\,
      I2 => \^i___72_i_5_0\,
      I3 => \flp_mantisa[21]_i_4__0_n_0\,
      I4 => \flp_mantisa[21]_i_5__0_n_0\,
      I5 => \flp_mantisa[21]_i_6__0_n_0\,
      O => \flp_mantisa[21]_i_2__0_n_0\
    );
\flp_mantisa[21]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(10),
      I1 => Q(19),
      I2 => Q(11),
      O => \flp_mantisa[21]_i_3__0_n_0\
    );
\flp_mantisa[21]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(14),
      I1 => Q(19),
      I2 => Q(15),
      O => \flp_mantisa[21]_i_4__0_n_0\
    );
\flp_mantisa[21]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \i___72_i_5_n_0\,
      I1 => \i___72_i_3_n_0\,
      I2 => \^reg_flp_output_q2_reg[19]_1\,
      I3 => \^reg_flp_output_q2_reg[19]_2\,
      O => \flp_mantisa[21]_i_5__0_n_0\
    );
\flp_mantisa[21]_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(6),
      I1 => Q(19),
      I2 => Q(7),
      O => \flp_mantisa[21]_i_6__0_n_0\
    );
\flp_mantisa[22]_i_10__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(10),
      I1 => Q(19),
      I2 => fxp_abs_val0(9),
      I3 => \flp_mantisa[21]_i_5__0_n_0\,
      O => \flp_mantisa[22]_i_10__0_n_0\
    );
\flp_mantisa[22]_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(17),
      I1 => Q(19),
      I2 => Q(18),
      O => \flp_mantisa[22]_i_11__0_n_0\
    );
\flp_mantisa[22]_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(1),
      I1 => Q(19),
      I2 => Q(2),
      O => \flp_mantisa[22]_i_12__0_n_0\
    );
\flp_mantisa[22]_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fxp_abs_val0(13),
      I1 => Q(14),
      I2 => \flp_mantisa[21]_i_5__0_n_0\,
      I3 => fxp_abs_val0(5),
      I4 => Q(19),
      I5 => Q(6),
      O => \flp_mantisa[22]_i_13__0_n_0\
    );
\flp_mantisa[22]_i_14__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(11),
      I1 => Q(19),
      I2 => fxp_abs_val0(10),
      I3 => \flp_mantisa[21]_i_5__0_n_0\,
      O => \flp_mantisa[22]_i_14__0_n_0\
    );
\flp_mantisa[22]_i_15__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(19),
      I1 => fxp_abs_val0(18),
      O => \flp_mantisa[22]_i_15__0_n_0\
    );
\flp_mantisa[22]_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(2),
      I1 => Q(19),
      I2 => Q(3),
      O => \flp_mantisa[22]_i_16__0_n_0\
    );
\flp_mantisa[22]_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fxp_abs_val0(14),
      I1 => Q(15),
      I2 => \flp_mantisa[21]_i_5__0_n_0\,
      I3 => fxp_abs_val0(6),
      I4 => Q(19),
      I5 => Q(7),
      O => \flp_mantisa[22]_i_17__0_n_0\
    );
\flp_mantisa[22]_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fxp_abs_val0(12),
      I1 => Q(13),
      I2 => \flp_mantisa[21]_i_5__0_n_0\,
      I3 => fxp_abs_val0(4),
      I4 => Q(19),
      I5 => Q(5),
      O => \flp_mantisa[22]_i_18__0_n_0\
    );
\flp_mantisa[22]_i_19__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(9),
      I1 => Q(19),
      I2 => fxp_abs_val0(8),
      I3 => \flp_mantisa[21]_i_5__0_n_0\,
      O => \flp_mantisa[22]_i_19__0_n_0\
    );
\flp_mantisa[22]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0AFA0CFC0"
    )
        port map (
      I0 => \flp_mantisa[22]_i_2__0_n_0\,
      I1 => \flp_mantisa[22]_i_3__0_n_0\,
      I2 => \^reg_flp_output_q2_reg[19]\,
      I3 => \flp_mantisa[22]_i_4__0_n_0\,
      I4 => \^i___71_i_4_0\,
      I5 => \flp_mantisa[22]_i_5__0_n_0\,
      O => fxp_shifted(19)
    );
\flp_mantisa[22]_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(16),
      I1 => Q(19),
      I2 => Q(17),
      O => \flp_mantisa[22]_i_20__0_n_0\
    );
\flp_mantisa[22]_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(0),
      I1 => Q(19),
      I2 => Q(1),
      O => \flp_mantisa[22]_i_21__0_n_0\
    );
\flp_mantisa[22]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB888B8"
    )
        port map (
      I0 => \flp_mantisa[22]_i_6__0_n_0\,
      I1 => \^i___72_i_5_0\,
      I2 => \flp_mantisa[22]_i_7__0_n_0\,
      I3 => \flp_mantisa[22]_i_8__0_n_0\,
      I4 => Q(0),
      I5 => \flp_mantisa[22]_i_9__0_n_0\,
      O => \flp_mantisa[22]_i_2__0_n_0\
    );
\flp_mantisa[22]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEEEFEEEFEE"
    )
        port map (
      I0 => \flp_mantisa[22]_i_10__0_n_0\,
      I1 => \flp_mantisa[22]_i_11__0_n_0\,
      I2 => \flp_mantisa_reg[21]_0\,
      I3 => \flp_mantisa[22]_i_12__0_n_0\,
      I4 => \^i___72_i_5_0\,
      I5 => \flp_mantisa[22]_i_13__0_n_0\,
      O => \flp_mantisa[22]_i_3__0_n_0\
    );
\flp_mantisa[22]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEEEFEEEFEE"
    )
        port map (
      I0 => \flp_mantisa[22]_i_14__0_n_0\,
      I1 => \flp_mantisa[22]_i_15__0_n_0\,
      I2 => \flp_mantisa_reg[21]_0\,
      I3 => \flp_mantisa[22]_i_16__0_n_0\,
      I4 => \^i___72_i_5_0\,
      I5 => \flp_mantisa[22]_i_17__0_n_0\,
      O => \flp_mantisa[22]_i_4__0_n_0\
    );
\flp_mantisa[22]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFF8F8F8"
    )
        port map (
      I0 => \^i___72_i_5_0\,
      I1 => \flp_mantisa[22]_i_18__0_n_0\,
      I2 => \flp_mantisa[22]_i_19__0_n_0\,
      I3 => \flp_mantisa[22]_i_20__0_n_0\,
      I4 => \flp_mantisa_reg[21]_0\,
      I5 => \flp_mantisa[22]_i_21__0_n_0\,
      O => \flp_mantisa[22]_i_5__0_n_0\
    );
\flp_mantisa[22]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fxp_abs_val0(11),
      I1 => Q(12),
      I2 => \flp_mantisa[21]_i_5__0_n_0\,
      I3 => fxp_abs_val0(3),
      I4 => Q(19),
      I5 => Q(4),
      O => \flp_mantisa[22]_i_6__0_n_0\
    );
\flp_mantisa[22]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(15),
      I1 => Q(19),
      I2 => Q(16),
      O => \flp_mantisa[22]_i_7__0_n_0\
    );
\flp_mantisa[22]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \^reg_flp_output_q2_reg[19]_0\,
      I1 => \^reg_flp_output_q2_reg[19]_2\,
      I2 => \^reg_flp_output_q2_reg[19]_1\,
      I3 => \^reg_flp_output_q2_reg[7]\,
      I4 => \^reg_flp_output_q2_reg[19]\,
      O => \flp_mantisa[22]_i_8__0_n_0\
    );
\flp_mantisa[22]_i_9__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(8),
      I1 => Q(19),
      I2 => fxp_abs_val0(7),
      I3 => \flp_mantisa[21]_i_5__0_n_0\,
      O => \flp_mantisa[22]_i_9__0_n_0\
    );
\flp_mantisa[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022FFFF00220003"
    )
        port map (
      I0 => \flp_mantisa[6]_i_2__0_n_0\,
      I1 => \^i___72_i_5_0\,
      I2 => \flp_mantisa[8]_i_2__0_n_0\,
      I3 => \^reg_flp_output_q2_reg[19]\,
      I4 => \^i___71_i_4_0\,
      I5 => \flp_mantisa[5]_i_2__0_n_0\,
      O => fxp_shifted(2)
    );
\flp_mantisa[5]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \flp_mantisa_reg[14]_0\,
      I1 => fxp_abs_val0(0),
      I2 => Q(19),
      I3 => Q(1),
      I4 => \^i___72_i_5_0\,
      O => \flp_mantisa[5]_i_2__0_n_0\
    );
\flp_mantisa[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C000CFAAAAAAAA"
    )
        port map (
      I0 => \flp_mantisa[7]_i_2__0_n_0\,
      I1 => \flp_mantisa[6]_i_2__0_n_0\,
      I2 => \^i___71_i_4_0\,
      I3 => \^i___72_i_5_0\,
      I4 => \flp_mantisa[8]_i_2__0_n_0\,
      I5 => \^reg_flp_output_q2_reg[19]\,
      O => fxp_shifted(3)
    );
\flp_mantisa[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \flp_mantisa_reg[14]_0\,
      O => \flp_mantisa[6]_i_2__0_n_0\
    );
\flp_mantisa[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBBBB888B8888"
    )
        port map (
      I0 => \flp_mantisa[7]_i_2__0_n_0\,
      I1 => \^reg_flp_output_q2_reg[19]\,
      I2 => \^i___72_i_5_0\,
      I3 => \flp_mantisa[8]_i_2__0_n_0\,
      I4 => \^i___71_i_4_0\,
      I5 => \flp_mantisa[10]_i_2__0_n_0\,
      O => fxp_shifted(4)
    );
\flp_mantisa[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \flp_mantisa[22]_i_21__0_n_0\,
      I1 => \^i___71_i_4_0\,
      I2 => \flp_mantisa_reg[14]_0\,
      I3 => \flp_mantisa[22]_i_16__0_n_0\,
      I4 => \^i___72_i_5_0\,
      O => \flp_mantisa[7]_i_2__0_n_0\
    );
\flp_mantisa[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F10FFFF1F100000"
    )
        port map (
      I0 => \^i___72_i_5_0\,
      I1 => \flp_mantisa[8]_i_2__0_n_0\,
      I2 => \^i___71_i_4_0\,
      I3 => \flp_mantisa[10]_i_2__0_n_0\,
      I4 => \^reg_flp_output_q2_reg[19]\,
      I5 => \flp_mantisa[9]_i_2__0_n_0\,
      O => fxp_shifted(5)
    );
\flp_mantisa[8]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1DFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(19),
      I2 => fxp_abs_val0(1),
      I3 => \flp_mantisa[22]_i_8__0_n_0\,
      I4 => \flp_mantisa[21]_i_5__0_n_0\,
      O => \flp_mantisa[8]_i_2__0_n_0\
    );
\flp_mantisa[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \flp_mantisa[9]_i_2__0_n_0\,
      I1 => \^reg_flp_output_q2_reg[19]\,
      I2 => \flp_mantisa[10]_i_2__0_n_0\,
      I3 => \^i___71_i_4_0\,
      I4 => \flp_mantisa[10]_i_3__0_n_0\,
      O => fxp_shifted(6)
    );
\flp_mantisa[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003033BB00300088"
    )
        port map (
      I0 => \flp_mantisa[22]_i_16__0_n_0\,
      I1 => \^i___71_i_4_0\,
      I2 => \flp_mantisa[22]_i_21__0_n_0\,
      I3 => \flp_mantisa_reg[14]_0\,
      I4 => \^i___72_i_5_0\,
      I5 => \flp_mantisa[9]_i_3__0_n_0\,
      O => \flp_mantisa[9]_i_2__0_n_0\
    );
\flp_mantisa[9]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(5),
      I1 => Q(19),
      I2 => fxp_abs_val0(4),
      I3 => \flp_mantisa[21]_i_5__0_n_0\,
      O => \flp_mantisa[9]_i_3__0_n_0\
    );
\flp_mantisa_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(7),
      Q => \flp_mantisa_reg[22]_0\(6),
      R => SR(0)
    );
\flp_mantisa_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(8),
      Q => \flp_mantisa_reg[22]_0\(7),
      R => SR(0)
    );
\flp_mantisa_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(9),
      Q => \flp_mantisa_reg[22]_0\(8),
      R => SR(0)
    );
\flp_mantisa_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(10),
      Q => \flp_mantisa_reg[22]_0\(9),
      R => SR(0)
    );
\flp_mantisa_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(11),
      Q => \flp_mantisa_reg[22]_0\(10),
      R => SR(0)
    );
\flp_mantisa_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(12),
      Q => \flp_mantisa_reg[22]_0\(11),
      R => SR(0)
    );
\flp_mantisa_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(13),
      Q => \flp_mantisa_reg[22]_0\(12),
      R => SR(0)
    );
\flp_mantisa_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(14),
      Q => \flp_mantisa_reg[22]_0\(13),
      R => SR(0)
    );
\flp_mantisa_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(15),
      Q => \flp_mantisa_reg[22]_0\(14),
      R => SR(0)
    );
\flp_mantisa_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(16),
      Q => \flp_mantisa_reg[22]_0\(15),
      R => SR(0)
    );
\flp_mantisa_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(17),
      Q => \flp_mantisa_reg[22]_0\(16),
      R => SR(0)
    );
\flp_mantisa_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(18),
      Q => \flp_mantisa_reg[22]_0\(17),
      R => SR(0)
    );
\flp_mantisa_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(19),
      Q => \flp_mantisa_reg[22]_0\(18),
      R => SR(0)
    );
\flp_mantisa_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \flp_mantisa_reg[22]_0\(0),
      R => SR(0)
    );
\flp_mantisa_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(2),
      Q => \flp_mantisa_reg[22]_0\(1),
      R => SR(0)
    );
\flp_mantisa_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(3),
      Q => \flp_mantisa_reg[22]_0\(2),
      R => SR(0)
    );
\flp_mantisa_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(4),
      Q => \flp_mantisa_reg[22]_0\(3),
      R => SR(0)
    );
\flp_mantisa_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(5),
      Q => \flp_mantisa_reg[22]_0\(4),
      R => SR(0)
    );
\flp_mantisa_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(6),
      Q => \flp_mantisa_reg[22]_0\(5),
      R => SR(0)
    );
\i___71_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \i___71_i_6_n_0\,
      I1 => \i___71_i_7_n_0\,
      I2 => \i___71_i_8_n_0\,
      I3 => \i___71_i_9_n_0\,
      O => \^reg_flp_output_q2_reg[19]_0\
    );
\i___71_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0FEFE0FFFFFFFF"
    )
        port map (
      I0 => \flp_mantisa[22]_i_12__0_n_0\,
      I1 => \flp_mantisa[22]_i_16__0_n_0\,
      I2 => \i___71_i_12_n_0\,
      I3 => \i___71_i_18_n_0\,
      I4 => \i___71_i_23_n_0\,
      I5 => \i___71_i_24_n_0\,
      O => \^reg_flp_output_q2_reg[19]_3\
    );
\i___71_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(7),
      I1 => fxp_abs_val0(6),
      I2 => Q(6),
      I3 => Q(19),
      I4 => fxp_abs_val0(5),
      O => \i___71_i_11_n_0\
    );
\i___71_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBF"
    )
        port map (
      I0 => \i___71_i_23_n_0\,
      I1 => \i___71_i_24_n_0\,
      I2 => \i___71_i_25_n_0\,
      I3 => \i___71_i_13_n_0\,
      I4 => \i___71_i_18_n_0\,
      I5 => \i___71_i_26_n_0\,
      O => \i___71_i_12_n_0\
    );
\i___71_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(15),
      I1 => fxp_abs_val0(14),
      I2 => Q(14),
      I3 => Q(19),
      I4 => fxp_abs_val0(13),
      O => \i___71_i_13_n_0\
    );
\i___71_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4FFF400"
    )
        port map (
      I0 => \flp_mantisa[22]_i_12__0_n_0\,
      I1 => \flp_mantisa[22]_i_21__0_n_0\,
      I2 => \flp_mantisa[22]_i_16__0_n_0\,
      I3 => \i___71_i_8_n_0\,
      I4 => \i___71_i_27_n_0\,
      O => \i___71_i_14_n_0\
    );
\i___71_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5DFFFFFF5D5D5D"
    )
        port map (
      I0 => \i___71_i_8_n_0\,
      I1 => \flp_mantisa[19]_i_3__0_n_0\,
      I2 => \flp_mantisa[20]_i_3__0_n_0\,
      I3 => fxp_abs_val0(10),
      I4 => Q(19),
      I5 => Q(11),
      O => \i___71_i_15_n_0\
    );
\i___71_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5DFFFFFF5D5D5D"
    )
        port map (
      I0 => \i___71_i_8_n_0\,
      I1 => \flp_mantisa[19]_i_5__0_n_0\,
      I2 => \flp_mantisa[20]_i_5__0_n_0\,
      I3 => fxp_abs_val0(6),
      I4 => Q(19),
      I5 => Q(7),
      O => \i___71_i_16_n_0\
    );
\i___71_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5DFFFFFF5D5D5D"
    )
        port map (
      I0 => \i___71_i_8_n_0\,
      I1 => \flp_mantisa[19]_i_4__0_n_0\,
      I2 => \flp_mantisa[20]_i_4__0_n_0\,
      I3 => fxp_abs_val0(14),
      I4 => Q(19),
      I5 => Q(15),
      O => \i___71_i_17_n_0\
    );
\i___71_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(11),
      I1 => fxp_abs_val0(10),
      I2 => Q(10),
      I3 => Q(19),
      I4 => fxp_abs_val0(9),
      O => \i___71_i_18_n_0\
    );
\i___71_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FBF"
    )
        port map (
      I0 => \i___71_i_9_n_0\,
      I1 => \i___71_i_8_n_0\,
      I2 => \i___71_i_7_n_0\,
      I3 => \i___71_i_6_n_0\,
      O => \^reg_flp_output_q2_reg[19]_2\
    );
\i___71_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(17),
      I1 => fxp_abs_val0(16),
      I2 => Q(16),
      I3 => Q(19),
      I4 => fxp_abs_val0(15),
      O => \i___71_i_23_n_0\
    );
\i___71_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0353"
    )
        port map (
      I0 => fxp_abs_val0(18),
      I1 => Q(18),
      I2 => Q(19),
      I3 => fxp_abs_val0(17),
      O => \i___71_i_24_n_0\
    );
\i___71_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(13),
      I1 => fxp_abs_val0(12),
      I2 => Q(12),
      I3 => Q(19),
      I4 => fxp_abs_val0(11),
      O => \i___71_i_25_n_0\
    );
\i___71_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(9),
      I1 => fxp_abs_val0(8),
      I2 => Q(8),
      I3 => Q(19),
      I4 => fxp_abs_val0(7),
      O => \i___71_i_26_n_0\
    );
\i___71_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BFA0AFB0B0A0A0"
    )
        port map (
      I0 => fxp_abs_val0(18),
      I1 => fxp_abs_val0(17),
      I2 => Q(19),
      I3 => Q(18),
      I4 => fxp_abs_val0(16),
      I5 => Q(17),
      O => \i___71_i_27_n_0\
    );
\i___71_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0FF"
    )
        port map (
      I0 => \i___71_i_9_n_0\,
      I1 => \i___71_i_6_n_0\,
      I2 => \i___71_i_7_n_0\,
      I3 => \i___71_i_8_n_0\,
      O => \^reg_flp_output_q2_reg[19]_1\
    );
\i___71_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888BBBBBBBB"
    )
        port map (
      I0 => \^reg_flp_output_q2_reg[19]_3\,
      I1 => \^reg_flp_output_q2_reg[19]_1\,
      I2 => \i___71_i_11_n_0\,
      I3 => \i___71_i_12_n_0\,
      I4 => \i___71_i_13_n_0\,
      I5 => \i___71_i_8_n_0\,
      O => \^reg_flp_output_q2_reg[7]\
    );
\i___71_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i___71_i_14_n_0\,
      I1 => \i___71_i_15_n_0\,
      I2 => \^reg_flp_output_q2_reg[19]_1\,
      I3 => \i___71_i_16_n_0\,
      I4 => \i___71_i_12_n_0\,
      I5 => \i___71_i_17_n_0\,
      O => \^reg_flp_output_q2_reg[19]\
    );
\i___71_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEFFFFAEFEA"
    )
        port map (
      I0 => \i___71_i_18_n_0\,
      I1 => fxp_abs_val0(7),
      I2 => Q(19),
      I3 => Q(8),
      I4 => fxp_abs_val0(8),
      I5 => Q(9),
      O => \i___71_i_6_n_0\
    );
\i___71_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000101000051015"
    )
        port map (
      I0 => \i___71_i_13_n_0\,
      I1 => fxp_abs_val0(11),
      I2 => Q(19),
      I3 => Q(12),
      I4 => fxp_abs_val0(12),
      I5 => Q(13),
      O => \i___71_i_7_n_0\
    );
\i___71_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000347"
    )
        port map (
      I0 => fxp_abs_val0(17),
      I1 => Q(19),
      I2 => Q(18),
      I3 => fxp_abs_val0(18),
      I4 => \i___71_i_23_n_0\,
      O => \i___71_i_8_n_0\
    );
\i___71_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000101000051015"
    )
        port map (
      I0 => \i___71_i_11_n_0\,
      I1 => fxp_abs_val0(3),
      I2 => Q(19),
      I3 => Q(4),
      I4 => fxp_abs_val0(4),
      I5 => Q(5),
      O => \i___71_i_9_n_0\
    );
\i___72_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33773074"
    )
        port map (
      I0 => \^reg_flp_output_q2_reg[19]_3\,
      I1 => \^reg_flp_output_q2_reg[19]_1\,
      I2 => \i___72_i_3_n_0\,
      I3 => \^reg_flp_output_q2_reg[1]\,
      I4 => \i___72_i_5_n_0\,
      O => \^i___72_i_5_0\
    );
\i___72_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^reg_flp_output_q2_reg[19]\,
      I1 => \^reg_flp_output_q2_reg[7]\,
      O => \^i___71_i_4_0\
    );
\i___72_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8FF"
    )
        port map (
      I0 => \i___71_i_11_n_0\,
      I1 => \i___71_i_12_n_0\,
      I2 => \i___71_i_13_n_0\,
      I3 => \i___71_i_8_n_0\,
      O => \i___72_i_3_n_0\
    );
\i___72_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0CFAFCF"
    )
        port map (
      I0 => \i___72_i_6_n_0\,
      I1 => \i___71_i_27_n_0\,
      I2 => \i___71_i_12_n_0\,
      I3 => \i___71_i_8_n_0\,
      I4 => \i___72_i_7_n_0\,
      O => \^reg_flp_output_q2_reg[1]\
    );
\i___72_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200FFFFF2FFFFFF"
    )
        port map (
      I0 => \flp_mantisa[19]_i_5__0_n_0\,
      I1 => \flp_mantisa[20]_i_5__0_n_0\,
      I2 => \flp_mantisa[21]_i_6__0_n_0\,
      I3 => \i___71_i_12_n_0\,
      I4 => \i___71_i_8_n_0\,
      I5 => \i___72_i_8_n_0\,
      O => \i___72_i_5_n_0\
    );
\i___72_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF504444FF50"
    )
        port map (
      I0 => \flp_mantisa[22]_i_12__0_n_0\,
      I1 => fxp_abs_val0(0),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(19),
      I5 => fxp_abs_val0(2),
      O => \i___72_i_6_n_0\
    );
\i___72_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3033505030335555"
    )
        port map (
      I0 => Q(11),
      I1 => fxp_abs_val0(10),
      I2 => \flp_mantisa[20]_i_3__0_n_0\,
      I3 => fxp_abs_val0(8),
      I4 => Q(19),
      I5 => Q(9),
      O => \i___72_i_7_n_0\
    );
\i___72_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3033505030335555"
    )
        port map (
      I0 => Q(15),
      I1 => fxp_abs_val0(14),
      I2 => \flp_mantisa[20]_i_4__0_n_0\,
      I3 => fxp_abs_val0(12),
      I4 => Q(19),
      I5 => Q(13),
      O => \i___72_i_8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fixed_to_float_converter_18 is
  port (
    \reg_flp_output_q3_reg[19]\ : out STD_LOGIC;
    \reg_flp_output_q3_reg[19]_0\ : out STD_LOGIC;
    \reg_flp_output_q3_reg[19]_1\ : out STD_LOGIC;
    \i___76_i_5_0\ : out STD_LOGIC;
    \reg_flp_output_q3_reg[19]_2\ : out STD_LOGIC;
    \i___75_i_10_0\ : out STD_LOGIC;
    \reg_flp_output_q3_reg[19]_3\ : out STD_LOGIC;
    \reg_flp_output_q3_reg[7]\ : out STD_LOGIC;
    \reg_flp_output_q3_reg[19]_4\ : out STD_LOGIC;
    \reg_flp_output_q3_reg[1]\ : out STD_LOGIC;
    \flp_mantisa_reg[22]_0\ : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \flp_mantisa_reg[14]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    fxp_abs_val0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \flp_mantisa_reg[21]_0\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fixed_to_float_converter_18 : entity is "fixed_to_float_converter";
end design_1_axi_ikinematics_0_0_fixed_to_float_converter_18;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fixed_to_float_converter_18 is
  signal \flp_mantisa[10]_i_2__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[10]_i_3__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[11]_i_2__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[11]_i_3__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[13]_i_2__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[13]_i_3__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[14]_i_2__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[14]_i_3__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[15]_i_2__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[17]_i_2__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[18]_i_2__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[18]_i_3__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[19]_i_2__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[19]_i_3__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[19]_i_4__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[19]_i_5__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[20]_i_4__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[20]_i_5__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[21]_i_2__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[21]_i_3__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[21]_i_4__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[21]_i_5__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[21]_i_6__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_10__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_11__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_12__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_13__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_14__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_15__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_16__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_17__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_18__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_19__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_20__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_21__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_2__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_3__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_4__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_5__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_6__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_7__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_8__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[22]_i_9__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[5]_i_2__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[9]_i_2__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[9]_i_3__1_n_0\ : STD_LOGIC;
  signal fxp_shifted : STD_LOGIC_VECTOR ( 19 downto 2 );
  signal \^i___75_i_10_0\ : STD_LOGIC;
  signal \i___75_i_11_n_0\ : STD_LOGIC;
  signal \i___75_i_12_n_0\ : STD_LOGIC;
  signal \i___75_i_13_n_0\ : STD_LOGIC;
  signal \i___75_i_14_n_0\ : STD_LOGIC;
  signal \i___75_i_15_n_0\ : STD_LOGIC;
  signal \i___75_i_16_n_0\ : STD_LOGIC;
  signal \i___75_i_17_n_0\ : STD_LOGIC;
  signal \i___75_i_18_n_0\ : STD_LOGIC;
  signal \i___75_i_23_n_0\ : STD_LOGIC;
  signal \i___75_i_24_n_0\ : STD_LOGIC;
  signal \i___75_i_25_n_0\ : STD_LOGIC;
  signal \i___75_i_26_n_0\ : STD_LOGIC;
  signal \i___75_i_27_n_0\ : STD_LOGIC;
  signal \i___75_i_28_n_0\ : STD_LOGIC;
  signal \i___75_i_6_n_0\ : STD_LOGIC;
  signal \i___75_i_7_n_0\ : STD_LOGIC;
  signal \i___75_i_8_n_0\ : STD_LOGIC;
  signal \i___75_i_9_n_0\ : STD_LOGIC;
  signal \i___76_i_3_n_0\ : STD_LOGIC;
  signal \^i___76_i_5_0\ : STD_LOGIC;
  signal \i___76_i_5_n_0\ : STD_LOGIC;
  signal \i___76_i_6_n_0\ : STD_LOGIC;
  signal \i___76_i_7_n_0\ : STD_LOGIC;
  signal \^reg_flp_output_q3_reg[19]\ : STD_LOGIC;
  signal \^reg_flp_output_q3_reg[19]_0\ : STD_LOGIC;
  signal \^reg_flp_output_q3_reg[19]_1\ : STD_LOGIC;
  signal \^reg_flp_output_q3_reg[19]_2\ : STD_LOGIC;
  signal \^reg_flp_output_q3_reg[19]_3\ : STD_LOGIC;
  signal \^reg_flp_output_q3_reg[19]_4\ : STD_LOGIC;
  signal \^reg_flp_output_q3_reg[1]\ : STD_LOGIC;
  signal \^reg_flp_output_q3_reg[7]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \flp_mantisa[10]_i_5__1\ : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of \flp_mantisa[12]_i_1__1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \flp_mantisa[13]_i_1__1\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of \flp_mantisa[14]_i_3__1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \flp_mantisa[18]_i_3__1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \flp_mantisa[19]_i_3__1\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \flp_mantisa[19]_i_4__1\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \flp_mantisa[19]_i_5__1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \flp_mantisa[20]_i_3__1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \flp_mantisa[20]_i_4__1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \flp_mantisa[20]_i_5__1\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \flp_mantisa[21]_i_3__1\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \flp_mantisa[21]_i_4__1\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \flp_mantisa[21]_i_6__1\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_10__1\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_11__1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_12__1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_14__1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_15__1\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_20__1\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_21__1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_7__1\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \flp_mantisa[22]_i_9__1\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \flp_mantisa[5]_i_2__1\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \flp_mantisa[8]_i_2__1\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of \flp_mantisa[9]_i_3__1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \i___75_i_1\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \i___75_i_11\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \i___75_i_13\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \i___75_i_18\ : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of \i___75_i_2\ : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \i___75_i_23\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \i___75_i_24\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \i___75_i_25\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of \i___75_i_26\ : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of \i___76_i_1\ : label is "soft_lutpair413";
begin
  \i___75_i_10_0\ <= \^i___75_i_10_0\;
  \i___76_i_5_0\ <= \^i___76_i_5_0\;
  \reg_flp_output_q3_reg[19]\ <= \^reg_flp_output_q3_reg[19]\;
  \reg_flp_output_q3_reg[19]_0\ <= \^reg_flp_output_q3_reg[19]_0\;
  \reg_flp_output_q3_reg[19]_1\ <= \^reg_flp_output_q3_reg[19]_1\;
  \reg_flp_output_q3_reg[19]_2\ <= \^reg_flp_output_q3_reg[19]_2\;
  \reg_flp_output_q3_reg[19]_3\ <= \^reg_flp_output_q3_reg[19]_3\;
  \reg_flp_output_q3_reg[19]_4\ <= \^reg_flp_output_q3_reg[19]_4\;
  \reg_flp_output_q3_reg[1]\ <= \^reg_flp_output_q3_reg[1]\;
  \reg_flp_output_q3_reg[7]\ <= \^reg_flp_output_q3_reg[7]\;
\flp_mantisa[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \flp_mantisa[10]_i_2__1_n_0\,
      I1 => \^reg_flp_output_q3_reg[19]\,
      I2 => \flp_mantisa[10]_i_3__1_n_0\,
      I3 => \^reg_flp_output_q3_reg[19]_0\,
      I4 => \flp_mantisa[11]_i_2__1_n_0\,
      O => fxp_shifted(7)
    );
\flp_mantisa[10]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000BBB888B8"
    )
        port map (
      I0 => Q(0),
      I1 => \^i___76_i_5_0\,
      I2 => Q(4),
      I3 => Q(19),
      I4 => fxp_abs_val0(3),
      I5 => \flp_mantisa_reg[14]_0\,
      O => \flp_mantisa[10]_i_2__1_n_0\
    );
\flp_mantisa[10]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2200220000F0000"
    )
        port map (
      I0 => \flp_mantisa[22]_i_12__1_n_0\,
      I1 => \^reg_flp_output_q3_reg[19]_1\,
      I2 => \^reg_flp_output_q3_reg[19]_2\,
      I3 => \^i___75_i_10_0\,
      I4 => \flp_mantisa[20]_i_5__1_n_0\,
      I5 => \^reg_flp_output_q3_reg[19]_3\,
      O => \flp_mantisa[10]_i_3__1_n_0\
    );
\flp_mantisa[10]_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => \i___76_i_5_n_0\,
      I1 => \^reg_flp_output_q3_reg[1]\,
      I2 => \i___76_i_3_n_0\,
      I3 => \^reg_flp_output_q3_reg[19]_2\,
      I4 => \^reg_flp_output_q3_reg[19]_4\,
      O => \^i___75_i_10_0\
    );
\flp_mantisa[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \flp_mantisa[11]_i_2__1_n_0\,
      I1 => \^reg_flp_output_q3_reg[19]_0\,
      I2 => \flp_mantisa[12]_i_2__1_n_0\,
      O => fxp_shifted(8)
    );
\flp_mantisa[11]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \flp_mantisa[11]_i_3__1_n_0\,
      I1 => \^reg_flp_output_q3_reg[19]\,
      I2 => \flp_mantisa[22]_i_16__1_n_0\,
      I3 => \flp_mantisa_reg[14]_0\,
      I4 => \^i___76_i_5_0\,
      I5 => \flp_mantisa[13]_i_3__1_n_0\,
      O => \flp_mantisa[11]_i_2__1_n_0\
    );
\flp_mantisa[11]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F2200220000F0000"
    )
        port map (
      I0 => \flp_mantisa[22]_i_21__1_n_0\,
      I1 => \^reg_flp_output_q3_reg[19]_1\,
      I2 => \^reg_flp_output_q3_reg[19]_2\,
      I3 => \^i___75_i_10_0\,
      I4 => \flp_mantisa[19]_i_5__1_n_0\,
      I5 => \^reg_flp_output_q3_reg[19]_3\,
      O => \flp_mantisa[11]_i_3__1_n_0\
    );
\flp_mantisa[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \flp_mantisa[12]_i_2__1_n_0\,
      I1 => \^reg_flp_output_q3_reg[19]_0\,
      I2 => \flp_mantisa[13]_i_2__1_n_0\,
      O => fxp_shifted(9)
    );
\flp_mantisa[12]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88B8BBBB88B88888"
    )
        port map (
      I0 => \flp_mantisa[10]_i_3__1_n_0\,
      I1 => \^reg_flp_output_q3_reg[19]\,
      I2 => \flp_mantisa[14]_i_3__1_n_0\,
      I3 => \flp_mantisa_reg[14]_0\,
      I4 => \^i___76_i_5_0\,
      I5 => \flp_mantisa[18]_i_3__1_n_0\,
      O => \flp_mantisa[12]_i_2__1_n_0\
    );
\flp_mantisa[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \flp_mantisa[13]_i_2__1_n_0\,
      I1 => \^reg_flp_output_q3_reg[19]_0\,
      I2 => \flp_mantisa[14]_i_2__1_n_0\,
      O => fxp_shifted(10)
    );
\flp_mantisa[13]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \flp_mantisa[22]_i_16__1_n_0\,
      I1 => \flp_mantisa_reg[14]_0\,
      I2 => \^i___76_i_5_0\,
      I3 => \flp_mantisa[13]_i_3__1_n_0\,
      I4 => \^reg_flp_output_q3_reg[19]\,
      I5 => \flp_mantisa[15]_i_2__1_n_0\,
      O => \flp_mantisa[13]_i_2__1_n_0\
    );
\flp_mantisa[13]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(7),
      I1 => Q(19),
      I2 => fxp_abs_val0(6),
      I3 => \flp_mantisa[21]_i_5__1_n_0\,
      O => \flp_mantisa[13]_i_3__1_n_0\
    );
\flp_mantisa[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \flp_mantisa[15]_i_2__1_n_0\,
      I1 => \^reg_flp_output_q3_reg[19]\,
      I2 => \flp_mantisa[17]_i_2__1_n_0\,
      I3 => \flp_mantisa[14]_i_2__1_n_0\,
      I4 => \^reg_flp_output_q3_reg[19]_0\,
      O => fxp_shifted(11)
    );
\flp_mantisa[14]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F200000"
    )
        port map (
      I0 => \flp_mantisa[14]_i_3__1_n_0\,
      I1 => \flp_mantisa_reg[14]_0\,
      I2 => \^i___76_i_5_0\,
      I3 => \flp_mantisa[18]_i_3__1_n_0\,
      I4 => \^reg_flp_output_q3_reg[19]\,
      I5 => \flp_mantisa[16]_i_2__1_n_0\,
      O => \flp_mantisa[14]_i_2__1_n_0\
    );
\flp_mantisa[14]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(3),
      I1 => Q(19),
      I2 => Q(4),
      O => \flp_mantisa[14]_i_3__1_n_0\
    );
\flp_mantisa[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \flp_mantisa[15]_i_2__1_n_0\,
      I1 => \^reg_flp_output_q3_reg[19]\,
      I2 => \flp_mantisa[17]_i_2__1_n_0\,
      I3 => \^reg_flp_output_q3_reg[19]_0\,
      I4 => \flp_mantisa[16]_i_2__1_n_0\,
      I5 => \flp_mantisa[18]_i_2__1_n_0\,
      O => fxp_shifted(12)
    );
\flp_mantisa[15]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \flp_mantisa[19]_i_5__1_n_0\,
      I1 => \^i___76_i_5_0\,
      I2 => \flp_mantisa[19]_i_3__1_n_0\,
      I3 => \flp_mantisa[21]_i_5__1_n_0\,
      I4 => \flp_mantisa[22]_i_21__1_n_0\,
      O => \flp_mantisa[15]_i_2__1_n_0\
    );
\flp_mantisa[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \flp_mantisa[17]_i_2__1_n_0\,
      I1 => \^reg_flp_output_q3_reg[19]\,
      I2 => \flp_mantisa[19]_i_2__1_n_0\,
      I3 => \flp_mantisa[16]_i_2__1_n_0\,
      I4 => \flp_mantisa[18]_i_2__1_n_0\,
      I5 => \^reg_flp_output_q3_reg[19]_0\,
      O => fxp_shifted(13)
    );
\flp_mantisa[16]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \flp_mantisa[20]_i_5__1_n_0\,
      I1 => \^i___76_i_5_0\,
      I2 => \flp_mantisa[20]_i_3__1_n_0\,
      I3 => \flp_mantisa[21]_i_5__1_n_0\,
      I4 => \flp_mantisa[22]_i_12__1_n_0\,
      O => \flp_mantisa[16]_i_2__1_n_0\
    );
\flp_mantisa[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \flp_mantisa[17]_i_2__1_n_0\,
      I1 => \^reg_flp_output_q3_reg[19]\,
      I2 => \flp_mantisa[19]_i_2__1_n_0\,
      I3 => \^reg_flp_output_q3_reg[19]_0\,
      I4 => \flp_mantisa[18]_i_2__1_n_0\,
      I5 => \flp_mantisa[20]_i_2__1_n_0\,
      O => fxp_shifted(14)
    );
\flp_mantisa[17]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \flp_mantisa[21]_i_6__1_n_0\,
      I1 => \^i___76_i_5_0\,
      I2 => \flp_mantisa[21]_i_3__1_n_0\,
      I3 => \flp_mantisa[21]_i_5__1_n_0\,
      I4 => \flp_mantisa[22]_i_16__1_n_0\,
      O => \flp_mantisa[17]_i_2__1_n_0\
    );
\flp_mantisa[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \flp_mantisa[19]_i_2__1_n_0\,
      I1 => \^reg_flp_output_q3_reg[19]\,
      I2 => \flp_mantisa[21]_i_2__1_n_0\,
      I3 => \flp_mantisa[18]_i_2__1_n_0\,
      I4 => \flp_mantisa[20]_i_2__1_n_0\,
      I5 => \^reg_flp_output_q3_reg[19]_0\,
      O => fxp_shifted(15)
    );
\flp_mantisa[18]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \flp_mantisa[18]_i_3__1_n_0\,
      I1 => \^i___76_i_5_0\,
      I2 => \flp_mantisa[22]_i_6__1_n_0\,
      O => \flp_mantisa[18]_i_2__1_n_0\
    );
\flp_mantisa[18]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => fxp_abs_val0(7),
      I1 => Q(19),
      I2 => Q(8),
      I3 => \flp_mantisa[21]_i_5__1_n_0\,
      I4 => Q(0),
      O => \flp_mantisa[18]_i_3__1_n_0\
    );
\flp_mantisa[19]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8FFB833B8CCB800"
    )
        port map (
      I0 => \flp_mantisa[19]_i_2__1_n_0\,
      I1 => \^reg_flp_output_q3_reg[19]\,
      I2 => \flp_mantisa[21]_i_2__1_n_0\,
      I3 => \^reg_flp_output_q3_reg[19]_0\,
      I4 => \flp_mantisa[20]_i_2__1_n_0\,
      I5 => \flp_mantisa[22]_i_2__1_n_0\,
      O => fxp_shifted(16)
    );
\flp_mantisa[19]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \flp_mantisa[19]_i_3__1_n_0\,
      I1 => \flp_mantisa[22]_i_21__1_n_0\,
      I2 => \^i___76_i_5_0\,
      I3 => \flp_mantisa[19]_i_4__1_n_0\,
      I4 => \flp_mantisa[21]_i_5__1_n_0\,
      I5 => \flp_mantisa[19]_i_5__1_n_0\,
      O => \flp_mantisa[19]_i_2__1_n_0\
    );
\flp_mantisa[19]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(8),
      I1 => Q(19),
      I2 => Q(9),
      O => \flp_mantisa[19]_i_3__1_n_0\
    );
\flp_mantisa[19]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(12),
      I1 => Q(19),
      I2 => Q(13),
      O => \flp_mantisa[19]_i_4__1_n_0\
    );
\flp_mantisa[19]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(4),
      I1 => Q(19),
      I2 => Q(5),
      O => \flp_mantisa[19]_i_5__1_n_0\
    );
\flp_mantisa[20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \flp_mantisa[20]_i_2__1_n_0\,
      I1 => \flp_mantisa[22]_i_2__1_n_0\,
      I2 => \^reg_flp_output_q3_reg[19]_0\,
      I3 => \flp_mantisa[21]_i_2__1_n_0\,
      I4 => \^reg_flp_output_q3_reg[19]\,
      I5 => \flp_mantisa[22]_i_5__1_n_0\,
      O => fxp_shifted(17)
    );
\flp_mantisa[20]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \flp_mantisa[20]_i_3__1_n_0\,
      I1 => \flp_mantisa[22]_i_12__1_n_0\,
      I2 => \^i___76_i_5_0\,
      I3 => \flp_mantisa[20]_i_4__1_n_0\,
      I4 => \flp_mantisa[21]_i_5__1_n_0\,
      I5 => \flp_mantisa[20]_i_5__1_n_0\,
      O => \flp_mantisa[20]_i_2__1_n_0\
    );
\flp_mantisa[20]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(9),
      I1 => Q(19),
      I2 => Q(10),
      O => \flp_mantisa[20]_i_3__1_n_0\
    );
\flp_mantisa[20]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(13),
      I1 => Q(19),
      I2 => Q(14),
      O => \flp_mantisa[20]_i_4__1_n_0\
    );
\flp_mantisa[20]_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(5),
      I1 => Q(19),
      I2 => Q(6),
      O => \flp_mantisa[20]_i_5__1_n_0\
    );
\flp_mantisa[21]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \flp_mantisa[21]_i_2__1_n_0\,
      I1 => \flp_mantisa[22]_i_5__1_n_0\,
      I2 => \^reg_flp_output_q3_reg[19]_0\,
      I3 => \flp_mantisa[22]_i_2__1_n_0\,
      I4 => \^reg_flp_output_q3_reg[19]\,
      I5 => \flp_mantisa[22]_i_3__1_n_0\,
      O => fxp_shifted(18)
    );
\flp_mantisa[21]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \flp_mantisa[21]_i_3__1_n_0\,
      I1 => \flp_mantisa[22]_i_16__1_n_0\,
      I2 => \^i___76_i_5_0\,
      I3 => \flp_mantisa[21]_i_4__1_n_0\,
      I4 => \flp_mantisa[21]_i_5__1_n_0\,
      I5 => \flp_mantisa[21]_i_6__1_n_0\,
      O => \flp_mantisa[21]_i_2__1_n_0\
    );
\flp_mantisa[21]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(10),
      I1 => Q(19),
      I2 => Q(11),
      O => \flp_mantisa[21]_i_3__1_n_0\
    );
\flp_mantisa[21]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(14),
      I1 => Q(19),
      I2 => Q(15),
      O => \flp_mantisa[21]_i_4__1_n_0\
    );
\flp_mantisa[21]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE01"
    )
        port map (
      I0 => \i___76_i_5_n_0\,
      I1 => \i___76_i_3_n_0\,
      I2 => \^reg_flp_output_q3_reg[19]_2\,
      I3 => \^reg_flp_output_q3_reg[19]_3\,
      O => \flp_mantisa[21]_i_5__1_n_0\
    );
\flp_mantisa[21]_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(6),
      I1 => Q(19),
      I2 => Q(7),
      O => \flp_mantisa[21]_i_6__1_n_0\
    );
\flp_mantisa[22]_i_10__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(10),
      I1 => Q(19),
      I2 => fxp_abs_val0(9),
      I3 => \flp_mantisa[21]_i_5__1_n_0\,
      O => \flp_mantisa[22]_i_10__1_n_0\
    );
\flp_mantisa[22]_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(17),
      I1 => Q(19),
      I2 => Q(18),
      O => \flp_mantisa[22]_i_11__1_n_0\
    );
\flp_mantisa[22]_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(1),
      I1 => Q(19),
      I2 => Q(2),
      O => \flp_mantisa[22]_i_12__1_n_0\
    );
\flp_mantisa[22]_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fxp_abs_val0(13),
      I1 => Q(14),
      I2 => \flp_mantisa[21]_i_5__1_n_0\,
      I3 => fxp_abs_val0(5),
      I4 => Q(19),
      I5 => Q(6),
      O => \flp_mantisa[22]_i_13__1_n_0\
    );
\flp_mantisa[22]_i_14__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(11),
      I1 => Q(19),
      I2 => fxp_abs_val0(10),
      I3 => \flp_mantisa[21]_i_5__1_n_0\,
      O => \flp_mantisa[22]_i_14__1_n_0\
    );
\flp_mantisa[22]_i_15__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(19),
      I1 => fxp_abs_val0(18),
      O => \flp_mantisa[22]_i_15__1_n_0\
    );
\flp_mantisa[22]_i_16__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(2),
      I1 => Q(19),
      I2 => Q(3),
      O => \flp_mantisa[22]_i_16__1_n_0\
    );
\flp_mantisa[22]_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fxp_abs_val0(14),
      I1 => Q(15),
      I2 => \flp_mantisa[21]_i_5__1_n_0\,
      I3 => fxp_abs_val0(6),
      I4 => Q(19),
      I5 => Q(7),
      O => \flp_mantisa[22]_i_17__1_n_0\
    );
\flp_mantisa[22]_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fxp_abs_val0(12),
      I1 => Q(13),
      I2 => \flp_mantisa[21]_i_5__1_n_0\,
      I3 => fxp_abs_val0(4),
      I4 => Q(19),
      I5 => Q(5),
      O => \flp_mantisa[22]_i_18__1_n_0\
    );
\flp_mantisa[22]_i_19__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(9),
      I1 => Q(19),
      I2 => fxp_abs_val0(8),
      I3 => \flp_mantisa[21]_i_5__1_n_0\,
      O => \flp_mantisa[22]_i_19__1_n_0\
    );
\flp_mantisa[22]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFAFCFC0AFA0CFC0"
    )
        port map (
      I0 => \flp_mantisa[22]_i_2__1_n_0\,
      I1 => \flp_mantisa[22]_i_3__1_n_0\,
      I2 => \^reg_flp_output_q3_reg[19]_0\,
      I3 => \flp_mantisa[22]_i_4__1_n_0\,
      I4 => \^reg_flp_output_q3_reg[19]\,
      I5 => \flp_mantisa[22]_i_5__1_n_0\,
      O => fxp_shifted(19)
    );
\flp_mantisa[22]_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(16),
      I1 => Q(19),
      I2 => Q(17),
      O => \flp_mantisa[22]_i_20__1_n_0\
    );
\flp_mantisa[22]_i_21__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(0),
      I1 => Q(19),
      I2 => Q(1),
      O => \flp_mantisa[22]_i_21__1_n_0\
    );
\flp_mantisa[22]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBB888B8"
    )
        port map (
      I0 => \flp_mantisa[22]_i_6__1_n_0\,
      I1 => \^i___76_i_5_0\,
      I2 => \flp_mantisa[22]_i_7__1_n_0\,
      I3 => \flp_mantisa[22]_i_8__1_n_0\,
      I4 => Q(0),
      I5 => \flp_mantisa[22]_i_9__1_n_0\,
      O => \flp_mantisa[22]_i_2__1_n_0\
    );
\flp_mantisa[22]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEEEFEEEFEE"
    )
        port map (
      I0 => \flp_mantisa[22]_i_10__1_n_0\,
      I1 => \flp_mantisa[22]_i_11__1_n_0\,
      I2 => \flp_mantisa_reg[21]_0\,
      I3 => \flp_mantisa[22]_i_12__1_n_0\,
      I4 => \^i___76_i_5_0\,
      I5 => \flp_mantisa[22]_i_13__1_n_0\,
      O => \flp_mantisa[22]_i_3__1_n_0\
    );
\flp_mantisa[22]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEEEFEEEFEE"
    )
        port map (
      I0 => \flp_mantisa[22]_i_14__1_n_0\,
      I1 => \flp_mantisa[22]_i_15__1_n_0\,
      I2 => \flp_mantisa_reg[21]_0\,
      I3 => \flp_mantisa[22]_i_16__1_n_0\,
      I4 => \^i___76_i_5_0\,
      I5 => \flp_mantisa[22]_i_17__1_n_0\,
      O => \flp_mantisa[22]_i_4__1_n_0\
    );
\flp_mantisa[22]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF8FFFFFFF8F8F8"
    )
        port map (
      I0 => \^i___76_i_5_0\,
      I1 => \flp_mantisa[22]_i_18__1_n_0\,
      I2 => \flp_mantisa[22]_i_19__1_n_0\,
      I3 => \flp_mantisa[22]_i_20__1_n_0\,
      I4 => \flp_mantisa_reg[21]_0\,
      I5 => \flp_mantisa[22]_i_21__1_n_0\,
      O => \flp_mantisa[22]_i_5__1_n_0\
    );
\flp_mantisa[22]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => fxp_abs_val0(11),
      I1 => Q(12),
      I2 => \flp_mantisa[21]_i_5__1_n_0\,
      I3 => fxp_abs_val0(3),
      I4 => Q(19),
      I5 => Q(4),
      O => \flp_mantisa[22]_i_6__1_n_0\
    );
\flp_mantisa[22]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_abs_val0(15),
      I1 => Q(19),
      I2 => Q(16),
      O => \flp_mantisa[22]_i_7__1_n_0\
    );
\flp_mantisa[22]_i_8__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAAAAB"
    )
        port map (
      I0 => \^reg_flp_output_q3_reg[19]_1\,
      I1 => \^reg_flp_output_q3_reg[19]_3\,
      I2 => \^reg_flp_output_q3_reg[19]_2\,
      I3 => \^reg_flp_output_q3_reg[7]\,
      I4 => \^reg_flp_output_q3_reg[19]_0\,
      O => \flp_mantisa[22]_i_8__1_n_0\
    );
\flp_mantisa[22]_i_9__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00E2"
    )
        port map (
      I0 => Q(8),
      I1 => Q(19),
      I2 => fxp_abs_val0(7),
      I3 => \flp_mantisa[21]_i_5__1_n_0\,
      O => \flp_mantisa[22]_i_9__1_n_0\
    );
\flp_mantisa[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0022FFFF00220003"
    )
        port map (
      I0 => \flp_mantisa[6]_i_2__1_n_0\,
      I1 => \^i___76_i_5_0\,
      I2 => \flp_mantisa[8]_i_2__1_n_0\,
      I3 => \^reg_flp_output_q3_reg[19]_0\,
      I4 => \^reg_flp_output_q3_reg[19]\,
      I5 => \flp_mantisa[5]_i_2__1_n_0\,
      O => fxp_shifted(2)
    );
\flp_mantisa[5]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004540"
    )
        port map (
      I0 => \flp_mantisa_reg[14]_0\,
      I1 => fxp_abs_val0(0),
      I2 => Q(19),
      I3 => Q(1),
      I4 => \^i___76_i_5_0\,
      O => \flp_mantisa[5]_i_2__1_n_0\
    );
\flp_mantisa[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00C000CFAAAAAAAA"
    )
        port map (
      I0 => \flp_mantisa[7]_i_2__1_n_0\,
      I1 => \flp_mantisa[6]_i_2__1_n_0\,
      I2 => \^reg_flp_output_q3_reg[19]\,
      I3 => \^i___76_i_5_0\,
      I4 => \flp_mantisa[8]_i_2__1_n_0\,
      I5 => \^reg_flp_output_q3_reg[19]_0\,
      O => fxp_shifted(3)
    );
\flp_mantisa[6]_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \flp_mantisa_reg[14]_0\,
      O => \flp_mantisa[6]_i_2__1_n_0\
    );
\flp_mantisa[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888BBBBB888B8888"
    )
        port map (
      I0 => \flp_mantisa[7]_i_2__1_n_0\,
      I1 => \^reg_flp_output_q3_reg[19]_0\,
      I2 => \^i___76_i_5_0\,
      I3 => \flp_mantisa[8]_i_2__1_n_0\,
      I4 => \^reg_flp_output_q3_reg[19]\,
      I5 => \flp_mantisa[10]_i_2__1_n_0\,
      O => fxp_shifted(4)
    );
\flp_mantisa[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \flp_mantisa[22]_i_21__1_n_0\,
      I1 => \^reg_flp_output_q3_reg[19]\,
      I2 => \flp_mantisa_reg[14]_0\,
      I3 => \flp_mantisa[22]_i_16__1_n_0\,
      I4 => \^i___76_i_5_0\,
      O => \flp_mantisa[7]_i_2__1_n_0\
    );
\flp_mantisa[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F10FFFF1F100000"
    )
        port map (
      I0 => \^i___76_i_5_0\,
      I1 => \flp_mantisa[8]_i_2__1_n_0\,
      I2 => \^reg_flp_output_q3_reg[19]\,
      I3 => \flp_mantisa[10]_i_2__1_n_0\,
      I4 => \^reg_flp_output_q3_reg[19]_0\,
      I5 => \flp_mantisa[9]_i_2__1_n_0\,
      O => fxp_shifted(5)
    );
\flp_mantisa[8]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1DFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(19),
      I2 => fxp_abs_val0(1),
      I3 => \flp_mantisa[22]_i_8__1_n_0\,
      I4 => \flp_mantisa[21]_i_5__1_n_0\,
      O => \flp_mantisa[8]_i_2__1_n_0\
    );
\flp_mantisa[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \flp_mantisa[9]_i_2__1_n_0\,
      I1 => \^reg_flp_output_q3_reg[19]_0\,
      I2 => \flp_mantisa[10]_i_2__1_n_0\,
      I3 => \^reg_flp_output_q3_reg[19]\,
      I4 => \flp_mantisa[10]_i_3__1_n_0\,
      O => fxp_shifted(6)
    );
\flp_mantisa[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"003033BB00300088"
    )
        port map (
      I0 => \flp_mantisa[22]_i_16__1_n_0\,
      I1 => \^reg_flp_output_q3_reg[19]\,
      I2 => \flp_mantisa[22]_i_21__1_n_0\,
      I3 => \flp_mantisa_reg[14]_0\,
      I4 => \^i___76_i_5_0\,
      I5 => \flp_mantisa[9]_i_3__1_n_0\,
      O => \flp_mantisa[9]_i_2__1_n_0\
    );
\flp_mantisa[9]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => Q(5),
      I1 => Q(19),
      I2 => fxp_abs_val0(4),
      I3 => \flp_mantisa[21]_i_5__1_n_0\,
      O => \flp_mantisa[9]_i_3__1_n_0\
    );
\flp_mantisa_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(7),
      Q => \flp_mantisa_reg[22]_0\(6),
      R => SR(0)
    );
\flp_mantisa_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(8),
      Q => \flp_mantisa_reg[22]_0\(7),
      R => SR(0)
    );
\flp_mantisa_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(9),
      Q => \flp_mantisa_reg[22]_0\(8),
      R => SR(0)
    );
\flp_mantisa_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(10),
      Q => \flp_mantisa_reg[22]_0\(9),
      R => SR(0)
    );
\flp_mantisa_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(11),
      Q => \flp_mantisa_reg[22]_0\(10),
      R => SR(0)
    );
\flp_mantisa_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(12),
      Q => \flp_mantisa_reg[22]_0\(11),
      R => SR(0)
    );
\flp_mantisa_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(13),
      Q => \flp_mantisa_reg[22]_0\(12),
      R => SR(0)
    );
\flp_mantisa_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(14),
      Q => \flp_mantisa_reg[22]_0\(13),
      R => SR(0)
    );
\flp_mantisa_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(15),
      Q => \flp_mantisa_reg[22]_0\(14),
      R => SR(0)
    );
\flp_mantisa_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(16),
      Q => \flp_mantisa_reg[22]_0\(15),
      R => SR(0)
    );
\flp_mantisa_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(17),
      Q => \flp_mantisa_reg[22]_0\(16),
      R => SR(0)
    );
\flp_mantisa_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(18),
      Q => \flp_mantisa_reg[22]_0\(17),
      R => SR(0)
    );
\flp_mantisa_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(19),
      Q => \flp_mantisa_reg[22]_0\(18),
      R => SR(0)
    );
\flp_mantisa_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => \flp_mantisa_reg[22]_0\(0),
      R => SR(0)
    );
\flp_mantisa_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(2),
      Q => \flp_mantisa_reg[22]_0\(1),
      R => SR(0)
    );
\flp_mantisa_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(3),
      Q => \flp_mantisa_reg[22]_0\(2),
      R => SR(0)
    );
\flp_mantisa_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(4),
      Q => \flp_mantisa_reg[22]_0\(3),
      R => SR(0)
    );
\flp_mantisa_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(5),
      Q => \flp_mantisa_reg[22]_0\(4),
      R => SR(0)
    );
\flp_mantisa_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fxp_shifted(6),
      Q => \flp_mantisa_reg[22]_0\(5),
      R => SR(0)
    );
\i___75_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => \i___75_i_6_n_0\,
      I1 => \i___75_i_7_n_0\,
      I2 => \i___75_i_8_n_0\,
      I3 => \i___75_i_9_n_0\,
      O => \^reg_flp_output_q3_reg[19]_1\
    );
\i___75_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0FEFE0FFFFFFFF"
    )
        port map (
      I0 => \flp_mantisa[22]_i_12__1_n_0\,
      I1 => \flp_mantisa[22]_i_16__1_n_0\,
      I2 => \i___75_i_12_n_0\,
      I3 => \i___75_i_18_n_0\,
      I4 => \i___75_i_23_n_0\,
      I5 => \i___75_i_24_n_0\,
      O => \^reg_flp_output_q3_reg[19]_4\
    );
\i___75_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(7),
      I1 => fxp_abs_val0(6),
      I2 => Q(6),
      I3 => Q(19),
      I4 => fxp_abs_val0(5),
      O => \i___75_i_11_n_0\
    );
\i___75_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBBBBBBBBBBBBBF"
    )
        port map (
      I0 => \i___75_i_23_n_0\,
      I1 => \i___75_i_24_n_0\,
      I2 => \i___75_i_25_n_0\,
      I3 => \i___75_i_13_n_0\,
      I4 => \i___75_i_18_n_0\,
      I5 => \i___75_i_26_n_0\,
      O => \i___75_i_12_n_0\
    );
\i___75_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(15),
      I1 => fxp_abs_val0(14),
      I2 => Q(14),
      I3 => Q(19),
      I4 => fxp_abs_val0(13),
      O => \i___75_i_13_n_0\
    );
\i___75_i_14\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___75_i_27_n_0\,
      I1 => \i___75_i_28_n_0\,
      O => \i___75_i_14_n_0\,
      S => \i___75_i_8_n_0\
    );
\i___75_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5DFFFFFF5D5D5D"
    )
        port map (
      I0 => \i___75_i_8_n_0\,
      I1 => \flp_mantisa[19]_i_3__1_n_0\,
      I2 => \flp_mantisa[20]_i_3__1_n_0\,
      I3 => fxp_abs_val0(10),
      I4 => Q(19),
      I5 => Q(11),
      O => \i___75_i_15_n_0\
    );
\i___75_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5DFFFFFF5D5D5D"
    )
        port map (
      I0 => \i___75_i_8_n_0\,
      I1 => \flp_mantisa[19]_i_5__1_n_0\,
      I2 => \flp_mantisa[20]_i_5__1_n_0\,
      I3 => fxp_abs_val0(6),
      I4 => Q(19),
      I5 => Q(7),
      O => \i___75_i_16_n_0\
    );
\i___75_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5DFFFFFF5D5D5D"
    )
        port map (
      I0 => \i___75_i_8_n_0\,
      I1 => \flp_mantisa[19]_i_4__1_n_0\,
      I2 => \flp_mantisa[20]_i_4__1_n_0\,
      I3 => fxp_abs_val0(14),
      I4 => Q(19),
      I5 => Q(15),
      O => \i___75_i_17_n_0\
    );
\i___75_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(11),
      I1 => fxp_abs_val0(10),
      I2 => Q(10),
      I3 => Q(19),
      I4 => fxp_abs_val0(9),
      O => \i___75_i_18_n_0\
    );
\i___75_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3FBF"
    )
        port map (
      I0 => \i___75_i_9_n_0\,
      I1 => \i___75_i_8_n_0\,
      I2 => \i___75_i_7_n_0\,
      I3 => \i___75_i_6_n_0\,
      O => \^reg_flp_output_q3_reg[19]_3\
    );
\i___75_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(17),
      I1 => fxp_abs_val0(16),
      I2 => Q(16),
      I3 => Q(19),
      I4 => fxp_abs_val0(15),
      O => \i___75_i_23_n_0\
    );
\i___75_i_24\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0353"
    )
        port map (
      I0 => fxp_abs_val0(18),
      I1 => Q(18),
      I2 => Q(19),
      I3 => fxp_abs_val0(17),
      O => \i___75_i_24_n_0\
    );
\i___75_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(13),
      I1 => fxp_abs_val0(12),
      I2 => Q(12),
      I3 => Q(19),
      I4 => fxp_abs_val0(11),
      O => \i___75_i_25_n_0\
    );
\i___75_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFACCFA"
    )
        port map (
      I0 => Q(9),
      I1 => fxp_abs_val0(8),
      I2 => Q(8),
      I3 => Q(19),
      I4 => fxp_abs_val0(7),
      O => \i___75_i_26_n_0\
    );
\i___75_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B0BFA0AFB0B0A0A0"
    )
        port map (
      I0 => fxp_abs_val0(18),
      I1 => fxp_abs_val0(17),
      I2 => Q(19),
      I3 => Q(18),
      I4 => fxp_abs_val0(16),
      I5 => Q(17),
      O => \i___75_i_27_n_0\
    );
\i___75_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF504444FF50"
    )
        port map (
      I0 => \flp_mantisa[22]_i_12__1_n_0\,
      I1 => fxp_abs_val0(0),
      I2 => Q(1),
      I3 => Q(3),
      I4 => Q(19),
      I5 => fxp_abs_val0(2),
      O => \i___75_i_28_n_0\
    );
\i___75_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E0FF"
    )
        port map (
      I0 => \i___75_i_9_n_0\,
      I1 => \i___75_i_6_n_0\,
      I2 => \i___75_i_7_n_0\,
      I3 => \i___75_i_8_n_0\,
      O => \^reg_flp_output_q3_reg[19]_2\
    );
\i___75_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB888BBBBBBBB"
    )
        port map (
      I0 => \^reg_flp_output_q3_reg[19]_4\,
      I1 => \^reg_flp_output_q3_reg[19]_2\,
      I2 => \i___75_i_11_n_0\,
      I3 => \i___75_i_12_n_0\,
      I4 => \i___75_i_13_n_0\,
      I5 => \i___75_i_8_n_0\,
      O => \^reg_flp_output_q3_reg[7]\
    );
\i___75_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i___75_i_14_n_0\,
      I1 => \i___75_i_15_n_0\,
      I2 => \^reg_flp_output_q3_reg[19]_2\,
      I3 => \i___75_i_16_n_0\,
      I4 => \i___75_i_12_n_0\,
      I5 => \i___75_i_17_n_0\,
      O => \^reg_flp_output_q3_reg[19]_0\
    );
\i___75_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFEFFFFAEFEA"
    )
        port map (
      I0 => \i___75_i_18_n_0\,
      I1 => fxp_abs_val0(7),
      I2 => Q(19),
      I3 => Q(8),
      I4 => fxp_abs_val0(8),
      I5 => Q(9),
      O => \i___75_i_6_n_0\
    );
\i___75_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000101000051015"
    )
        port map (
      I0 => \i___75_i_13_n_0\,
      I1 => fxp_abs_val0(11),
      I2 => Q(19),
      I3 => Q(12),
      I4 => fxp_abs_val0(12),
      I5 => Q(13),
      O => \i___75_i_7_n_0\
    );
\i___75_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000347"
    )
        port map (
      I0 => fxp_abs_val0(17),
      I1 => Q(19),
      I2 => Q(18),
      I3 => fxp_abs_val0(18),
      I4 => \i___75_i_23_n_0\,
      O => \i___75_i_8_n_0\
    );
\i___75_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000101000051015"
    )
        port map (
      I0 => \i___75_i_11_n_0\,
      I1 => fxp_abs_val0(3),
      I2 => Q(19),
      I3 => Q(4),
      I4 => fxp_abs_val0(4),
      I5 => Q(5),
      O => \i___75_i_9_n_0\
    );
\i___76_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"33773074"
    )
        port map (
      I0 => \^reg_flp_output_q3_reg[19]_4\,
      I1 => \^reg_flp_output_q3_reg[19]_2\,
      I2 => \i___76_i_3_n_0\,
      I3 => \^reg_flp_output_q3_reg[1]\,
      I4 => \i___76_i_5_n_0\,
      O => \^i___76_i_5_0\
    );
\i___76_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"111DDD1DEEE222E2"
    )
        port map (
      I0 => \i___76_i_5_n_0\,
      I1 => \^reg_flp_output_q3_reg[19]_2\,
      I2 => \i___75_i_15_n_0\,
      I3 => \i___75_i_12_n_0\,
      I4 => \i___75_i_14_n_0\,
      I5 => \^reg_flp_output_q3_reg[7]\,
      O => \^reg_flp_output_q3_reg[19]\
    );
\i___76_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8FF"
    )
        port map (
      I0 => \i___75_i_11_n_0\,
      I1 => \i___75_i_12_n_0\,
      I2 => \i___75_i_13_n_0\,
      I3 => \i___75_i_8_n_0\,
      O => \i___76_i_3_n_0\
    );
\i___76_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A0CFAFCF"
    )
        port map (
      I0 => \i___75_i_28_n_0\,
      I1 => \i___75_i_27_n_0\,
      I2 => \i___75_i_12_n_0\,
      I3 => \i___75_i_8_n_0\,
      I4 => \i___76_i_6_n_0\,
      O => \^reg_flp_output_q3_reg[1]\
    );
\i___76_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F200FFFFF2FFFFFF"
    )
        port map (
      I0 => \flp_mantisa[19]_i_5__1_n_0\,
      I1 => \flp_mantisa[20]_i_5__1_n_0\,
      I2 => \flp_mantisa[21]_i_6__1_n_0\,
      I3 => \i___75_i_12_n_0\,
      I4 => \i___75_i_8_n_0\,
      I5 => \i___76_i_7_n_0\,
      O => \i___76_i_5_n_0\
    );
\i___76_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3033505030335555"
    )
        port map (
      I0 => Q(11),
      I1 => fxp_abs_val0(10),
      I2 => \flp_mantisa[20]_i_3__1_n_0\,
      I3 => fxp_abs_val0(8),
      I4 => Q(19),
      I5 => Q(9),
      O => \i___76_i_6_n_0\
    );
\i___76_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3033505030335555"
    )
        port map (
      I0 => Q(15),
      I1 => fxp_abs_val0(14),
      I2 => \flp_mantisa[20]_i_4__1_n_0\,
      I3 => fxp_abs_val0(12),
      I4 => Q(19),
      I5 => Q(13),
      O => \i___76_i_7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_adder is
  port (
    s_add : out STD_LOGIC_VECTOR ( 19 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_xin_reg[3]\ : in STD_LOGIC;
    I134 : in STD_LOGIC_VECTOR ( 19 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_xin_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_xin_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_xin_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_xin_reg[18]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_adder : entity is "fxp_adder";
end design_1_axi_ikinematics_0_0_fxp_adder;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_adder is
  signal \_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_3\ : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
\_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__1/i__carry_n_0\,
      CO(2) => \_inferred__1/i__carry_n_1\,
      CO(1) => \_inferred__1/i__carry_n_2\,
      CO(0) => \_inferred__1/i__carry_n_3\,
      CYINIT => \reg_xin_reg[3]\,
      DI(3 downto 0) => I134(3 downto 0),
      O(3 downto 0) => s_add(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry_n_0\,
      CO(3) => \_inferred__1/i__carry__0_n_0\,
      CO(2) => \_inferred__1/i__carry__0_n_1\,
      CO(1) => \_inferred__1/i__carry__0_n_2\,
      CO(0) => \_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I134(7 downto 4),
      O(3 downto 0) => s_add(7 downto 4),
      S(3 downto 0) => \reg_xin_reg[7]\(3 downto 0)
    );
\_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__0_n_0\,
      CO(3) => \_inferred__1/i__carry__1_n_0\,
      CO(2) => \_inferred__1/i__carry__1_n_1\,
      CO(1) => \_inferred__1/i__carry__1_n_2\,
      CO(0) => \_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I134(11 downto 8),
      O(3 downto 0) => s_add(11 downto 8),
      S(3 downto 0) => \reg_xin_reg[11]\(3 downto 0)
    );
\_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__1_n_0\,
      CO(3) => \_inferred__1/i__carry__2_n_0\,
      CO(2) => \_inferred__1/i__carry__2_n_1\,
      CO(1) => \_inferred__1/i__carry__2_n_2\,
      CO(0) => \_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I134(15 downto 12),
      O(3 downto 0) => s_add(15 downto 12),
      S(3 downto 0) => \reg_xin_reg[15]\(3 downto 0)
    );
\_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__2_n_0\,
      CO(3) => CO(0),
      CO(2) => \_inferred__1/i__carry__3_n_1\,
      CO(1) => \_inferred__1/i__carry__3_n_2\,
      CO(0) => \_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3) => '1',
      DI(2 downto 0) => I134(18 downto 16),
      O(3 downto 0) => s_add(19 downto 16),
      S(3) => I134(19),
      S(2 downto 0) => \reg_xin_reg[18]\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_adder_26 is
  port (
    s_add : out STD_LOGIC_VECTOR ( 19 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[3]\ : in STD_LOGIC;
    I135 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[18]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_adder_26 : entity is "fxp_adder";
end design_1_axi_ikinematics_0_0_fxp_adder_26;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_adder_26 is
  signal \_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_3\ : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
\_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__1/i__carry_n_0\,
      CO(2) => \_inferred__1/i__carry_n_1\,
      CO(1) => \_inferred__1/i__carry_n_2\,
      CO(0) => \_inferred__1/i__carry_n_3\,
      CYINIT => \reg_yin_reg[3]\,
      DI(3 downto 0) => I135(3 downto 0),
      O(3 downto 0) => s_add(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry_n_0\,
      CO(3) => \_inferred__1/i__carry__0_n_0\,
      CO(2) => \_inferred__1/i__carry__0_n_1\,
      CO(1) => \_inferred__1/i__carry__0_n_2\,
      CO(0) => \_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I135(7 downto 4),
      O(3 downto 0) => s_add(7 downto 4),
      S(3 downto 0) => \reg_yin_reg[7]\(3 downto 0)
    );
\_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__0_n_0\,
      CO(3) => \_inferred__1/i__carry__1_n_0\,
      CO(2) => \_inferred__1/i__carry__1_n_1\,
      CO(1) => \_inferred__1/i__carry__1_n_2\,
      CO(0) => \_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I135(11 downto 8),
      O(3 downto 0) => s_add(11 downto 8),
      S(3 downto 0) => \reg_yin_reg[11]\(3 downto 0)
    );
\_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__1_n_0\,
      CO(3) => \_inferred__1/i__carry__2_n_0\,
      CO(2) => \_inferred__1/i__carry__2_n_1\,
      CO(1) => \_inferred__1/i__carry__2_n_2\,
      CO(0) => \_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I135(15 downto 12),
      O(3 downto 0) => s_add(15 downto 12),
      S(3 downto 0) => \reg_yin_reg[15]\(3 downto 0)
    );
\_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__2_n_0\,
      CO(3) => CO(0),
      CO(2) => \_inferred__1/i__carry__3_n_1\,
      CO(1) => \_inferred__1/i__carry__3_n_2\,
      CO(0) => \_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2 downto 0) => I135(18 downto 16),
      O(3 downto 0) => s_add(19 downto 16),
      S(3 downto 0) => \reg_yin_reg[18]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_adder_27 is
  port (
    s_add : out STD_LOGIC_VECTOR ( 19 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Z_OUT_reg[3]\ : in STD_LOGIC;
    I137 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Z_OUT_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Z_OUT_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Z_OUT_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Z_OUT_reg[18]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_adder_27 : entity is "fxp_adder";
end design_1_axi_ikinematics_0_0_fxp_adder_27;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_adder_27 is
  signal \_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_3\ : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
\_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__0/i__carry_n_0\,
      CO(2) => \_inferred__0/i__carry_n_1\,
      CO(1) => \_inferred__0/i__carry_n_2\,
      CO(0) => \_inferred__0/i__carry_n_3\,
      CYINIT => \Z_OUT_reg[3]\,
      DI(3 downto 0) => I137(3 downto 0),
      O(3 downto 0) => s_add(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry_n_0\,
      CO(3) => \_inferred__0/i__carry__0_n_0\,
      CO(2) => \_inferred__0/i__carry__0_n_1\,
      CO(1) => \_inferred__0/i__carry__0_n_2\,
      CO(0) => \_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I137(7 downto 4),
      O(3 downto 0) => s_add(7 downto 4),
      S(3 downto 0) => \Z_OUT_reg[7]\(3 downto 0)
    );
\_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__0_n_0\,
      CO(3) => \_inferred__0/i__carry__1_n_0\,
      CO(2) => \_inferred__0/i__carry__1_n_1\,
      CO(1) => \_inferred__0/i__carry__1_n_2\,
      CO(0) => \_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I137(11 downto 8),
      O(3 downto 0) => s_add(11 downto 8),
      S(3 downto 0) => \Z_OUT_reg[11]\(3 downto 0)
    );
\_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__1_n_0\,
      CO(3) => \_inferred__0/i__carry__2_n_0\,
      CO(2) => \_inferred__0/i__carry__2_n_1\,
      CO(1) => \_inferred__0/i__carry__2_n_2\,
      CO(0) => \_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I137(15 downto 12),
      O(3 downto 0) => s_add(15 downto 12),
      S(3 downto 0) => \Z_OUT_reg[15]\(3 downto 0)
    );
\_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__2_n_0\,
      CO(3) => CO(0),
      CO(2) => \_inferred__0/i__carry__3_n_1\,
      CO(1) => \_inferred__0/i__carry__3_n_2\,
      CO(0) => \_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2 downto 0) => I137(18 downto 16),
      O(3 downto 0) => s_add(19 downto 16),
      S(3 downto 0) => \Z_OUT_reg[18]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_adder_28 is
  port (
    s_add : out STD_LOGIC_VECTOR ( 19 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_xin_reg[3]\ : in STD_LOGIC;
    I139 : in STD_LOGIC_VECTOR ( 19 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_xin_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_xin_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_xin_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_xin_reg[18]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_adder_28 : entity is "fxp_adder";
end design_1_axi_ikinematics_0_0_fxp_adder_28;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_adder_28 is
  signal \_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_3\ : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
\_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__1/i__carry_n_0\,
      CO(2) => \_inferred__1/i__carry_n_1\,
      CO(1) => \_inferred__1/i__carry_n_2\,
      CO(0) => \_inferred__1/i__carry_n_3\,
      CYINIT => \reg_xin_reg[3]\,
      DI(3 downto 0) => I139(3 downto 0),
      O(3 downto 0) => s_add(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry_n_0\,
      CO(3) => \_inferred__1/i__carry__0_n_0\,
      CO(2) => \_inferred__1/i__carry__0_n_1\,
      CO(1) => \_inferred__1/i__carry__0_n_2\,
      CO(0) => \_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I139(7 downto 4),
      O(3 downto 0) => s_add(7 downto 4),
      S(3 downto 0) => \reg_xin_reg[7]\(3 downto 0)
    );
\_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__0_n_0\,
      CO(3) => \_inferred__1/i__carry__1_n_0\,
      CO(2) => \_inferred__1/i__carry__1_n_1\,
      CO(1) => \_inferred__1/i__carry__1_n_2\,
      CO(0) => \_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I139(11 downto 8),
      O(3 downto 0) => s_add(11 downto 8),
      S(3 downto 0) => \reg_xin_reg[11]\(3 downto 0)
    );
\_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__1_n_0\,
      CO(3) => \_inferred__1/i__carry__2_n_0\,
      CO(2) => \_inferred__1/i__carry__2_n_1\,
      CO(1) => \_inferred__1/i__carry__2_n_2\,
      CO(0) => \_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I139(15 downto 12),
      O(3 downto 0) => s_add(15 downto 12),
      S(3 downto 0) => \reg_xin_reg[15]\(3 downto 0)
    );
\_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__2_n_0\,
      CO(3) => CO(0),
      CO(2) => \_inferred__1/i__carry__3_n_1\,
      CO(1) => \_inferred__1/i__carry__3_n_2\,
      CO(0) => \_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3) => '1',
      DI(2 downto 0) => I139(18 downto 16),
      O(3 downto 0) => s_add(19 downto 16),
      S(3) => I139(19),
      S(2 downto 0) => \reg_xin_reg[18]\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_adder_29 is
  port (
    s_add : out STD_LOGIC_VECTOR ( 19 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[3]\ : in STD_LOGIC;
    I140 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[18]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_adder_29 : entity is "fxp_adder";
end design_1_axi_ikinematics_0_0_fxp_adder_29;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_adder_29 is
  signal \_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_3\ : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
\_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__1/i__carry_n_0\,
      CO(2) => \_inferred__1/i__carry_n_1\,
      CO(1) => \_inferred__1/i__carry_n_2\,
      CO(0) => \_inferred__1/i__carry_n_3\,
      CYINIT => \reg_yin_reg[3]\,
      DI(3 downto 0) => I140(3 downto 0),
      O(3 downto 0) => s_add(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry_n_0\,
      CO(3) => \_inferred__1/i__carry__0_n_0\,
      CO(2) => \_inferred__1/i__carry__0_n_1\,
      CO(1) => \_inferred__1/i__carry__0_n_2\,
      CO(0) => \_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I140(7 downto 4),
      O(3 downto 0) => s_add(7 downto 4),
      S(3 downto 0) => \reg_yin_reg[7]\(3 downto 0)
    );
\_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__0_n_0\,
      CO(3) => \_inferred__1/i__carry__1_n_0\,
      CO(2) => \_inferred__1/i__carry__1_n_1\,
      CO(1) => \_inferred__1/i__carry__1_n_2\,
      CO(0) => \_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I140(11 downto 8),
      O(3 downto 0) => s_add(11 downto 8),
      S(3 downto 0) => \reg_yin_reg[11]\(3 downto 0)
    );
\_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__1_n_0\,
      CO(3) => \_inferred__1/i__carry__2_n_0\,
      CO(2) => \_inferred__1/i__carry__2_n_1\,
      CO(1) => \_inferred__1/i__carry__2_n_2\,
      CO(0) => \_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I140(15 downto 12),
      O(3 downto 0) => s_add(15 downto 12),
      S(3 downto 0) => \reg_yin_reg[15]\(3 downto 0)
    );
\_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__2_n_0\,
      CO(3) => CO(0),
      CO(2) => \_inferred__1/i__carry__3_n_1\,
      CO(1) => \_inferred__1/i__carry__3_n_2\,
      CO(0) => \_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2 downto 0) => I140(18 downto 16),
      O(3 downto 0) => s_add(19 downto 16),
      S(3 downto 0) => \reg_yin_reg[18]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_adder_30 is
  port (
    s_add : out STD_LOGIC_VECTOR ( 19 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Z_OUT_reg[3]\ : in STD_LOGIC;
    I142 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Z_OUT_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Z_OUT_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Z_OUT_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Z_OUT_reg[18]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_adder_30 : entity is "fxp_adder";
end design_1_axi_ikinematics_0_0_fxp_adder_30;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_adder_30 is
  signal \_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_3\ : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
\_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__0/i__carry_n_0\,
      CO(2) => \_inferred__0/i__carry_n_1\,
      CO(1) => \_inferred__0/i__carry_n_2\,
      CO(0) => \_inferred__0/i__carry_n_3\,
      CYINIT => \Z_OUT_reg[3]\,
      DI(3 downto 0) => I142(3 downto 0),
      O(3 downto 0) => s_add(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry_n_0\,
      CO(3) => \_inferred__0/i__carry__0_n_0\,
      CO(2) => \_inferred__0/i__carry__0_n_1\,
      CO(1) => \_inferred__0/i__carry__0_n_2\,
      CO(0) => \_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I142(7 downto 4),
      O(3 downto 0) => s_add(7 downto 4),
      S(3 downto 0) => \Z_OUT_reg[7]\(3 downto 0)
    );
\_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__0_n_0\,
      CO(3) => \_inferred__0/i__carry__1_n_0\,
      CO(2) => \_inferred__0/i__carry__1_n_1\,
      CO(1) => \_inferred__0/i__carry__1_n_2\,
      CO(0) => \_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I142(11 downto 8),
      O(3 downto 0) => s_add(11 downto 8),
      S(3 downto 0) => \Z_OUT_reg[11]\(3 downto 0)
    );
\_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__1_n_0\,
      CO(3) => \_inferred__0/i__carry__2_n_0\,
      CO(2) => \_inferred__0/i__carry__2_n_1\,
      CO(1) => \_inferred__0/i__carry__2_n_2\,
      CO(0) => \_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I142(15 downto 12),
      O(3 downto 0) => s_add(15 downto 12),
      S(3 downto 0) => \Z_OUT_reg[15]\(3 downto 0)
    );
\_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__2_n_0\,
      CO(3) => CO(0),
      CO(2) => \_inferred__0/i__carry__3_n_1\,
      CO(1) => \_inferred__0/i__carry__3_n_2\,
      CO(0) => \_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2 downto 0) => I142(18 downto 16),
      O(3 downto 0) => s_add(19 downto 16),
      S(3 downto 0) => \Z_OUT_reg[18]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_adder_31 is
  port (
    \reg_xin_reg[11]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_aresetn_0 : out STD_LOGIC;
    \_carry__3_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn_1 : out STD_LOGIC;
    adder2_x_mux : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \reg_yin_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_xin_reg[6]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_xin_reg[11]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \reg_yin_reg[16]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[19]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_OPE0 : in STD_LOGIC;
    \_carry_0\ : in STD_LOGIC;
    \_carry_1\ : in STD_LOGIC;
    \_carry_2\ : in STD_LOGIC;
    \_carry_3\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_carry__0_0\ : in STD_LOGIC;
    \_carry__0_1\ : in STD_LOGIC;
    \_carry__0_2\ : in STD_LOGIC;
    \_carry__0_3\ : in STD_LOGIC;
    \_carry__0_i_4__9_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_carry__1_0\ : in STD_LOGIC;
    \_carry__1_1\ : in STD_LOGIC;
    \_carry__1_2\ : in STD_LOGIC;
    \_carry__1_3\ : in STD_LOGIC;
    \_carry__1_i_8__4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_carry__2_0\ : in STD_LOGIC;
    \_carry__2_1\ : in STD_LOGIC;
    \_carry__2_2\ : in STD_LOGIC;
    \_carry__2_3\ : in STD_LOGIC;
    \_carry__2_i_4__9_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_carry__3_i_4__8_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \X_OUT_reg[16]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \X_OUT_reg[16]_0\ : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 0 to 0 );
    \X_OUT_reg[19]\ : in STD_LOGIC;
    \_carry__3_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_carry__3_2\ : in STD_LOGIC;
    \X_OUT_reg[16]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_carry__3_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \_carry__3_4\ : in STD_LOGIC;
    \_carry_4\ : in STD_LOGIC;
    \_carry_5\ : in STD_LOGIC;
    \_carry_6\ : in STD_LOGIC;
    \_carry_7\ : in STD_LOGIC;
    \_carry_8\ : in STD_LOGIC;
    \_carry_9\ : in STD_LOGIC;
    \_carry_10\ : in STD_LOGIC;
    \_carry_11\ : in STD_LOGIC;
    \_carry__0_4\ : in STD_LOGIC;
    \_carry__0_5\ : in STD_LOGIC;
    \_carry__0_6\ : in STD_LOGIC;
    \_carry__0_7\ : in STD_LOGIC;
    \_carry__0_8\ : in STD_LOGIC;
    \_carry__0_9\ : in STD_LOGIC;
    \_carry__1_4\ : in STD_LOGIC;
    \_carry__1_5\ : in STD_LOGIC;
    \_carry__1_6\ : in STD_LOGIC;
    \_carry__1_7\ : in STD_LOGIC;
    \_carry__1_8\ : in STD_LOGIC;
    \_carry__1_9\ : in STD_LOGIC;
    \_carry__1_10\ : in STD_LOGIC;
    \_carry__1_11\ : in STD_LOGIC;
    \_carry__1_12\ : in STD_LOGIC;
    \_carry__1_13\ : in STD_LOGIC;
    \_carry__1_14\ : in STD_LOGIC;
    \_carry__1_15\ : in STD_LOGIC;
    \_carry__1_16\ : in STD_LOGIC;
    \_carry__2_4\ : in STD_LOGIC;
    \_carry__2_5\ : in STD_LOGIC;
    \_carry__2_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_carry__2_7\ : in STD_LOGIC;
    \_carry__2_8\ : in STD_LOGIC;
    \_carry__2_9\ : in STD_LOGIC;
    \_carry__2_10\ : in STD_LOGIC;
    \_carry__2_11\ : in STD_LOGIC;
    \_carry__2_12\ : in STD_LOGIC;
    \_carry__2_13\ : in STD_LOGIC;
    \_carry__2_14\ : in STD_LOGIC;
    \_carry__2_15\ : in STD_LOGIC;
    \_carry__3_5\ : in STD_LOGIC;
    \_carry__3_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_carry__3_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_adder_31 : entity is "fxp_adder";
end design_1_axi_ikinematics_0_0_fxp_adder_31;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_adder_31 is
  signal \^o\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__1_n_0\ : STD_LOGIC;
  signal \_carry__1_n_1\ : STD_LOGIC;
  signal \_carry__1_n_2\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry__2_n_0\ : STD_LOGIC;
  signal \_carry__2_n_1\ : STD_LOGIC;
  signal \_carry__2_n_2\ : STD_LOGIC;
  signal \_carry__2_n_3\ : STD_LOGIC;
  signal \^_carry__3_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_carry__3_n_1\ : STD_LOGIC;
  signal \_carry__3_n_2\ : STD_LOGIC;
  signal \_carry__3_n_3\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  signal \^adder2_x_mux\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^reg_xin_reg[11]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_add : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_reg_xin_reg[19]_i_2__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_reg_xin_reg[19]_i_2__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  O(1 downto 0) <= \^o\(1 downto 0);
  \_carry__3_0\(0) <= \^_carry__3_0\(0);
  adder2_x_mux(17 downto 0) <= \^adder2_x_mux\(17 downto 0);
  \reg_xin_reg[11]\(2 downto 0) <= \^reg_xin_reg[11]\(2 downto 0);
\X_OUT[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C880FFFFC8800000"
    )
        port map (
      I0 => \X_OUT_reg[16]\(0),
      I1 => s00_axi_aresetn,
      I2 => \X_OUT_reg[16]\(1),
      I3 => \^_carry__3_0\(0),
      I4 => \X_OUT_reg[16]_0\,
      I5 => B(0),
      O => s00_axi_aresetn_0
    );
\X_OUT[19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^_carry__3_0\(0),
      I2 => \X_OUT_reg[16]_0\,
      I3 => \X_OUT_reg[19]\,
      O => s00_axi_aresetn_1
    );
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => S_OPE0,
      DI(3) => \_carry_0\,
      DI(2) => \_carry_1\,
      DI(1) => \_carry_2\,
      DI(0) => \_carry_3\,
      O(3 downto 0) => s_add(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \_carry__0_0\,
      DI(2) => \_carry__0_1\,
      DI(1) => \_carry__0_2\,
      DI(0) => \_carry__0_3\,
      O(3) => \^reg_xin_reg[11]\(1),
      O(2) => s_add(6),
      O(1) => \^reg_xin_reg[11]\(0),
      O(0) => s_add(4),
      S(3 downto 0) => \_carry__0_i_4__9_0\(3 downto 0)
    );
\_carry__0_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry__0_0\,
      I1 => \^reg_xin_reg[11]\(1),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(7)
    );
\_carry__0_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry__0_1\,
      I1 => s_add(6),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(6)
    );
\_carry__0_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry__0_2\,
      I1 => \^reg_xin_reg[11]\(0),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(5)
    );
\_carry__0_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry__0_3\,
      I1 => s_add(4),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(4)
    );
\_carry__0_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \^adder2_x_mux\(6),
      I1 => \_carry__0_6\,
      I2 => \_carry__0_7\,
      I3 => \_carry__0_8\,
      I4 => \_carry__0_9\,
      O => \reg_xin_reg[6]\(1)
    );
\_carry__0_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555556A6"
    )
        port map (
      I0 => \^adder2_x_mux\(4),
      I1 => \_carry__3_3\,
      I2 => Q(4),
      I3 => \_carry__3_4\,
      I4 => \_carry__0_4\,
      I5 => \_carry__0_5\,
      O => \reg_xin_reg[6]\(0)
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3) => \_carry__1_n_0\,
      CO(2) => \_carry__1_n_1\,
      CO(1) => \_carry__1_n_2\,
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \_carry__1_0\,
      DI(2) => \_carry__1_1\,
      DI(1) => \_carry__1_2\,
      DI(0) => \_carry__1_3\,
      O(3 downto 1) => s_add(11 downto 9),
      O(0) => \^reg_xin_reg[11]\(2),
      S(3 downto 0) => \_carry__1_i_8__4\(3 downto 0)
    );
\_carry__1_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry__1_0\,
      I1 => s_add(11),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(11)
    );
\_carry__1_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry__1_1\,
      I1 => s_add(10),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(10)
    );
\_carry__1_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry__1_2\,
      I1 => s_add(9),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(9)
    );
\_carry__1_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry__1_3\,
      I1 => \^reg_xin_reg[11]\(2),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(8)
    );
\_carry__1_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \^adder2_x_mux\(11),
      I1 => \_carry__1_13\,
      I2 => \_carry__1_14\,
      I3 => \_carry__1_15\,
      I4 => \_carry__1_16\,
      O => \reg_xin_reg[11]_0\(2)
    );
\_carry__1_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555556A6"
    )
        port map (
      I0 => \^adder2_x_mux\(10),
      I1 => \_carry__1_9\,
      I2 => Q(5),
      I3 => \_carry__1_10\,
      I4 => \_carry__1_11\,
      I5 => \_carry__1_12\,
      O => \reg_xin_reg[11]_0\(1)
    );
\_carry__1_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \^adder2_x_mux\(9),
      I1 => \_carry__1_4\,
      I2 => \_carry__1_5\,
      I3 => \_carry__1_6\,
      I4 => \_carry__1_7\,
      I5 => \_carry__1_8\,
      O => \reg_xin_reg[11]_0\(0)
    );
\_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__1_n_0\,
      CO(3) => \_carry__2_n_0\,
      CO(2) => \_carry__2_n_1\,
      CO(1) => \_carry__2_n_2\,
      CO(0) => \_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \_carry__2_0\,
      DI(2) => \_carry__2_1\,
      DI(1) => \_carry__2_2\,
      DI(0) => \_carry__2_3\,
      O(3 downto 0) => s_add(15 downto 12),
      S(3 downto 0) => \_carry__2_i_4__9_0\(3 downto 0)
    );
\_carry__2_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry__2_0\,
      I1 => s_add(15),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(15)
    );
\_carry__2_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry__2_1\,
      I1 => s_add(14),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(14)
    );
\_carry__2_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry__2_2\,
      I1 => s_add(13),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(13)
    );
\_carry__2_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry__2_3\,
      I1 => s_add(12),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(12)
    );
\_carry__2_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555556A6"
    )
        port map (
      I0 => \^adder2_x_mux\(15),
      I1 => \_carry__3_3\,
      I2 => Q(7),
      I3 => \_carry__3_4\,
      I4 => \_carry__2_14\,
      I5 => \_carry__2_15\,
      O => \reg_yin_reg[16]\(3)
    );
\_carry__2_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555656565556"
    )
        port map (
      I0 => \^adder2_x_mux\(14),
      I1 => \_carry__2_12\,
      I2 => \_carry__2_13\,
      I3 => \_carry__3_3\,
      I4 => Q(6),
      I5 => \_carry__3_4\,
      O => \reg_yin_reg[16]\(2)
    );
\_carry__2_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \^adder2_x_mux\(13),
      I1 => \_carry__2_9\,
      I2 => \_carry__2_10\,
      I3 => \_carry__2_11\,
      O => \reg_yin_reg[16]\(1)
    );
\_carry__2_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555556566"
    )
        port map (
      I0 => \^adder2_x_mux\(12),
      I1 => \_carry__2_4\,
      I2 => \_carry__2_5\,
      I3 => \_carry__2_6\(0),
      I4 => \_carry__2_7\,
      I5 => \_carry__2_8\,
      O => \reg_yin_reg[16]\(0)
    );
\_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__2_n_0\,
      CO(3) => CO(0),
      CO(2) => \_carry__3_n_1\,
      CO(1) => \_carry__3_n_2\,
      CO(0) => \_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 2) => \^o\(1 downto 0),
      O(1 downto 0) => s_add(17 downto 16),
      S(3) => '1',
      S(2 downto 0) => \_carry__3_i_4__8_0\(2 downto 0)
    );
\_carry__3_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => DI(1),
      I1 => s_add(17),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(17)
    );
\_carry__3_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => DI(0),
      I1 => s_add(16),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(16)
    );
\_carry__3_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9966966999666996"
    )
        port map (
      I0 => \^adder2_x_mux\(17),
      I1 => \_carry__3_2\,
      I2 => Q(10),
      I3 => \_carry__3_6\(0),
      I4 => \_carry__3_7\,
      I5 => Q(9),
      O => \reg_yin_reg[19]\(1)
    );
\_carry__3_i_7__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555656A"
    )
        port map (
      I0 => \^adder2_x_mux\(16),
      I1 => \_carry__3_4\,
      I2 => Q(8),
      I3 => \_carry__3_3\,
      I4 => \_carry__3_5\,
      O => \reg_yin_reg[19]\(0)
    );
\_carry_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry_0\,
      I1 => s_add(3),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(3)
    );
\_carry_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry_1\,
      I1 => s_add(2),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(2)
    );
\_carry_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry_2\,
      I1 => s_add(1),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(1)
    );
\_carry_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry_3\,
      I1 => s_add(0),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(0)
    );
\_carry_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555556A6"
    )
        port map (
      I0 => \^adder2_x_mux\(3),
      I1 => \_carry__3_3\,
      I2 => Q(3),
      I3 => \_carry__3_4\,
      I4 => \_carry_10\,
      I5 => \_carry_11\,
      O => \reg_yin_reg[4]\(3)
    );
\_carry_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555556A6"
    )
        port map (
      I0 => \^adder2_x_mux\(2),
      I1 => \_carry__3_3\,
      I2 => Q(2),
      I3 => \_carry__3_4\,
      I4 => \_carry_8\,
      I5 => \_carry_9\,
      O => \reg_yin_reg[4]\(2)
    );
\_carry_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555556A6"
    )
        port map (
      I0 => \^adder2_x_mux\(1),
      I1 => \_carry__3_3\,
      I2 => Q(1),
      I3 => \_carry__3_4\,
      I4 => \_carry_6\,
      I5 => \_carry_7\,
      O => \reg_yin_reg[4]\(1)
    );
\_carry_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555556A6"
    )
        port map (
      I0 => \^adder2_x_mux\(0),
      I1 => \_carry__3_3\,
      I2 => Q(0),
      I3 => \_carry__3_4\,
      I4 => \_carry_4\,
      I5 => \_carry_5\,
      O => \reg_yin_reg[4]\(0)
    );
\reg_xin_reg[19]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \X_OUT_reg[16]_1\(0),
      CO(3 downto 1) => \NLW_reg_xin_reg[19]_i_2__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^_carry__3_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_reg_xin_reg[19]_i_2__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_adder_32 is
  port (
    \reg_xin_reg[19]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_xin_reg[19]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn_0 : out STD_LOGIC;
    s00_axi_aresetn_1 : out STD_LOGIC;
    s00_axi_aresetn_2 : out STD_LOGIC;
    s00_axi_aresetn_3 : out STD_LOGIC;
    s00_axi_aresetn_4 : out STD_LOGIC;
    s00_axi_aresetn_5 : out STD_LOGIC;
    s00_axi_aresetn_6 : out STD_LOGIC;
    s00_axi_aresetn_7 : out STD_LOGIC;
    s00_axi_aresetn_8 : out STD_LOGIC;
    s00_axi_aresetn_9 : out STD_LOGIC;
    s00_axi_aresetn_10 : out STD_LOGIC;
    s00_axi_aresetn_11 : out STD_LOGIC;
    s00_axi_aresetn_12 : out STD_LOGIC;
    s00_axi_aresetn_13 : out STD_LOGIC;
    s00_axi_aresetn_14 : out STD_LOGIC;
    s00_axi_aresetn_15 : out STD_LOGIC;
    s00_axi_aresetn_16 : out STD_LOGIC;
    s00_axi_aresetn_17 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[4]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_1\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_2\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_3\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_4\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_5\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_6\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_7\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_8\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_9\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_10\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_11\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_12\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_13\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_14\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_15\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_16\ : out STD_LOGIC;
    s00_axi_aresetn_18 : out STD_LOGIC;
    \X_OUT_reg[3]\ : in STD_LOGIC;
    adder2_x_mux : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \X_OUT_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \X_OUT_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \X_OUT_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_xin_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \reg_xin_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_adder_32 : entity is "fxp_adder";
end design_1_axi_ikinematics_0_0_fxp_adder_32;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_adder_32 is
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__1_n_0\ : STD_LOGIC;
  signal \_carry__1_n_1\ : STD_LOGIC;
  signal \_carry__1_n_2\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry__2_n_0\ : STD_LOGIC;
  signal \_carry__2_n_1\ : STD_LOGIC;
  signal \_carry__2_n_2\ : STD_LOGIC;
  signal \_carry__2_n_3\ : STD_LOGIC;
  signal \_carry__3_n_1\ : STD_LOGIC;
  signal \_carry__3_n_2\ : STD_LOGIC;
  signal \_carry__3_n_3\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  signal \^reg_xin_reg[19]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_add : STD_LOGIC_VECTOR ( 18 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \X_OUT[0]_i_1__1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \X_OUT[10]_i_1__1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \X_OUT[11]_i_1__1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \X_OUT[12]_i_1__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \X_OUT[13]_i_1__1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \X_OUT[14]_i_1__1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \X_OUT[15]_i_1__1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \X_OUT[17]_i_1__2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \X_OUT[18]_i_2__0\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \X_OUT[1]_i_1__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \X_OUT[2]_i_1__1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \X_OUT[3]_i_1__1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \X_OUT[4]_i_1__1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \X_OUT[5]_i_1__1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \X_OUT[6]_i_1__1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \X_OUT[7]_i_1__1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \X_OUT[8]_i_1__1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \X_OUT[9]_i_1__1\ : label is "soft_lutpair225";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \reg_xin_reg[19]\(1 downto 0) <= \^reg_xin_reg[19]\(1 downto 0);
\X_OUT[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(0),
      O => s00_axi_aresetn_17
    );
\X_OUT[10]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(10),
      O => s00_axi_aresetn_7
    );
\X_OUT[11]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(11),
      O => s00_axi_aresetn_6
    );
\X_OUT[12]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(12),
      O => s00_axi_aresetn_5
    );
\X_OUT[13]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(13),
      O => s00_axi_aresetn_4
    );
\X_OUT[14]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(14),
      O => s00_axi_aresetn_3
    );
\X_OUT[15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(15),
      O => s00_axi_aresetn_2
    );
\X_OUT[17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(17),
      O => s00_axi_aresetn_1
    );
\X_OUT[18]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(18),
      O => s00_axi_aresetn_0
    );
\X_OUT[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(1),
      O => s00_axi_aresetn_16
    );
\X_OUT[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(2),
      O => s00_axi_aresetn_15
    );
\X_OUT[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(3),
      O => s00_axi_aresetn_14
    );
\X_OUT[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(4),
      O => s00_axi_aresetn_13
    );
\X_OUT[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(5),
      O => s00_axi_aresetn_12
    );
\X_OUT[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(6),
      O => s00_axi_aresetn_11
    );
\X_OUT[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(7),
      O => s00_axi_aresetn_10
    );
\X_OUT[8]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(8),
      O => s00_axi_aresetn_9
    );
\X_OUT[9]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(9),
      O => s00_axi_aresetn_8
    );
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => \X_OUT_reg[3]\,
      DI(3 downto 0) => adder2_x_mux(3 downto 0),
      O(3 downto 0) => s_add(3 downto 0),
      S(3 downto 0) => \X_OUT_reg[3]_0\(3 downto 0)
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => adder2_x_mux(7 downto 4),
      O(3 downto 0) => s_add(7 downto 4),
      S(3 downto 0) => S(3 downto 0)
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3) => \_carry__1_n_0\,
      CO(2) => \_carry__1_n_1\,
      CO(1) => \_carry__1_n_2\,
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => adder2_x_mux(11 downto 8),
      O(3 downto 0) => s_add(11 downto 8),
      S(3 downto 0) => \X_OUT_reg[11]\(3 downto 0)
    );
\_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__1_n_0\,
      CO(3) => \_carry__2_n_0\,
      CO(2) => \_carry__2_n_1\,
      CO(1) => \_carry__2_n_2\,
      CO(0) => \_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => adder2_x_mux(15 downto 12),
      O(3 downto 0) => s_add(15 downto 12),
      S(3 downto 0) => \X_OUT_reg[15]\(3 downto 0)
    );
\_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__2_n_0\,
      CO(3) => \reg_xin_reg[19]_0\(0),
      CO(2) => \_carry__3_n_1\,
      CO(1) => \_carry__3_n_2\,
      CO(0) => \_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => DI(1 downto 0),
      DI(1 downto 0) => adder2_x_mux(17 downto 16),
      O(3) => \^reg_xin_reg[19]\(1),
      O(2 downto 1) => s_add(18 downto 17),
      O(0) => \^reg_xin_reg[19]\(0),
      S(3 downto 0) => \reg_xin_reg[16]\(3 downto 0)
    );
\reg_xin[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(0),
      O => \FSM_onehot_state_reg[4]\
    );
\reg_xin[10]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(10),
      O => \FSM_onehot_state_reg[4]_9\
    );
\reg_xin[11]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(11),
      O => \FSM_onehot_state_reg[4]_10\
    );
\reg_xin[12]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(12),
      O => \FSM_onehot_state_reg[4]_11\
    );
\reg_xin[13]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(13),
      O => \FSM_onehot_state_reg[4]_12\
    );
\reg_xin[14]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(14),
      O => \FSM_onehot_state_reg[4]_13\
    );
\reg_xin[15]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(15),
      O => \FSM_onehot_state_reg[4]_14\
    );
\reg_xin[16]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FF00000000"
    )
        port map (
      I0 => \reg_xin_reg[16]_0\(0),
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \^reg_xin_reg[19]\(0),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_aresetn,
      O => D(0)
    );
\reg_xin[17]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(17),
      O => \FSM_onehot_state_reg[4]_15\
    );
\reg_xin[18]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808000"
    )
        port map (
      I0 => \reg_xin_reg[16]_0\(0),
      I1 => \^reg_xin_reg[19]\(1),
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => Q(1),
      O => s00_axi_aresetn_18
    );
\reg_xin[18]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(18),
      O => \FSM_onehot_state_reg[4]_16\
    );
\reg_xin[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(1),
      O => \FSM_onehot_state_reg[4]_0\
    );
\reg_xin[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(2),
      O => \FSM_onehot_state_reg[4]_1\
    );
\reg_xin[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(3),
      O => \FSM_onehot_state_reg[4]_2\
    );
\reg_xin[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(4),
      O => \FSM_onehot_state_reg[4]_3\
    );
\reg_xin[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(5),
      O => \FSM_onehot_state_reg[4]_4\
    );
\reg_xin[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(6),
      O => \FSM_onehot_state_reg[4]_5\
    );
\reg_xin[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(7),
      O => \FSM_onehot_state_reg[4]_6\
    );
\reg_xin[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(8),
      O => \FSM_onehot_state_reg[4]_7\
    );
\reg_xin[9]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(9),
      O => \FSM_onehot_state_reg[4]_8\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_adder_33 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adder2_y_mux : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \_carry__3_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_xin_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_xin_reg[16]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[19]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_OPE0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_carry__0_i_4__8_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_carry__1_i_8__5_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_carry__2_i_4__8_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_carry__3_i_4__7_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \_carry__3_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_carry__3_2\ : in STD_LOGIC;
    \reg_yin_reg[19]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_carry__3_3\ : in STD_LOGIC;
    \_carry_0\ : in STD_LOGIC;
    \_carry__3_4\ : in STD_LOGIC;
    \_carry_1\ : in STD_LOGIC;
    \_carry_2\ : in STD_LOGIC;
    \_carry_3\ : in STD_LOGIC;
    \_carry_4\ : in STD_LOGIC;
    \_carry_5\ : in STD_LOGIC;
    \_carry_6\ : in STD_LOGIC;
    \_carry_7\ : in STD_LOGIC;
    \_carry_8\ : in STD_LOGIC;
    \_carry_9\ : in STD_LOGIC;
    \_carry_10\ : in STD_LOGIC;
    \_carry_11\ : in STD_LOGIC;
    \_carry__0_0\ : in STD_LOGIC;
    \_carry__0_1\ : in STD_LOGIC;
    \_carry__0_2\ : in STD_LOGIC;
    \_carry__0_3\ : in STD_LOGIC;
    \_carry__0_4\ : in STD_LOGIC;
    \_carry__0_5\ : in STD_LOGIC;
    \_carry__0_6\ : in STD_LOGIC;
    \_carry__0_7\ : in STD_LOGIC;
    \_carry__0_8\ : in STD_LOGIC;
    \_carry__1_0\ : in STD_LOGIC;
    \_carry__1_1\ : in STD_LOGIC;
    \_carry__1_2\ : in STD_LOGIC;
    \_carry__1_3\ : in STD_LOGIC;
    \_carry__1_4\ : in STD_LOGIC;
    \_carry__1_5\ : in STD_LOGIC;
    \_carry__1_6\ : in STD_LOGIC;
    \_carry__1_7\ : in STD_LOGIC;
    \_carry__1_8\ : in STD_LOGIC;
    \_carry__1_9\ : in STD_LOGIC;
    \_carry__1_10\ : in STD_LOGIC;
    \_carry__1_11\ : in STD_LOGIC;
    \_carry__1_12\ : in STD_LOGIC;
    \_carry__1_13\ : in STD_LOGIC;
    \_carry__1_14\ : in STD_LOGIC;
    \_carry__2_0\ : in STD_LOGIC;
    \_carry__2_1\ : in STD_LOGIC;
    \_carry__2_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_carry__2_3\ : in STD_LOGIC;
    \_carry__2_4\ : in STD_LOGIC;
    \_carry__2_5\ : in STD_LOGIC;
    \_carry__2_6\ : in STD_LOGIC;
    \_carry__2_7\ : in STD_LOGIC;
    \_carry__2_8\ : in STD_LOGIC;
    \_carry__2_9\ : in STD_LOGIC;
    \_carry__2_10\ : in STD_LOGIC;
    \_carry__3_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \_carry__2_11\ : in STD_LOGIC;
    \_carry__2_12\ : in STD_LOGIC;
    \_carry__3_6\ : in STD_LOGIC;
    \_carry__3_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_carry__3_8\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_adder_33 : entity is "fxp_adder";
end design_1_axi_ikinematics_0_0_fxp_adder_33;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_adder_33 is
  signal \^o\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__1_n_0\ : STD_LOGIC;
  signal \_carry__1_n_1\ : STD_LOGIC;
  signal \_carry__1_n_2\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry__2_n_0\ : STD_LOGIC;
  signal \_carry__2_n_1\ : STD_LOGIC;
  signal \_carry__2_n_2\ : STD_LOGIC;
  signal \_carry__2_n_3\ : STD_LOGIC;
  signal \_carry__3_n_1\ : STD_LOGIC;
  signal \_carry__3_n_2\ : STD_LOGIC;
  signal \_carry__3_n_3\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  signal \^adder2_y_mux\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal s_add : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_reg_yin_reg[19]_i_2__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_reg_yin_reg[19]_i_2__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  O(1 downto 0) <= \^o\(1 downto 0);
  adder2_y_mux(17 downto 0) <= \^adder2_y_mux\(17 downto 0);
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => S_OPE0,
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => s_add(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => s_add(7 downto 4),
      S(3 downto 0) => \_carry__0_i_4__8_0\(3 downto 0)
    );
\_carry__0_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(7),
      I1 => s_add(7),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(7)
    );
\_carry__0_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(6),
      I1 => s_add(6),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(6)
    );
\_carry__0_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(5),
      I1 => s_add(5),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(5)
    );
\_carry__0_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(4),
      I1 => s_add(4),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(4)
    );
\_carry__0_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0115ABBFFEEA5440"
    )
        port map (
      I0 => \_carry__3_2\,
      I1 => \^o\(1),
      I2 => \_carry__3_1\(0),
      I3 => s_add(7),
      I4 => Q(7),
      I5 => \_carry__0_8\,
      O => \reg_yin_reg[7]\(3)
    );
\_carry__0_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \^adder2_y_mux\(6),
      I1 => \_carry__0_4\,
      I2 => \_carry__0_5\,
      I3 => \_carry__0_6\,
      I4 => \_carry__0_7\,
      O => \reg_yin_reg[7]\(2)
    );
\_carry__0_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0115ABBFFEEA5440"
    )
        port map (
      I0 => \_carry__3_2\,
      I1 => \^o\(1),
      I2 => \_carry__3_1\(0),
      I3 => s_add(5),
      I4 => Q(5),
      I5 => \_carry__0_3\,
      O => \reg_yin_reg[7]\(1)
    );
\_carry__0_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555556A6"
    )
        port map (
      I0 => \^adder2_y_mux\(4),
      I1 => \_carry__3_3\,
      I2 => \_carry__0_0\,
      I3 => \_carry__3_4\,
      I4 => \_carry__0_1\,
      I5 => \_carry__0_2\,
      O => \reg_yin_reg[7]\(0)
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3) => \_carry__1_n_0\,
      CO(2) => \_carry__1_n_1\,
      CO(1) => \_carry__1_n_2\,
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => s_add(11 downto 8),
      S(3 downto 0) => \_carry__1_i_8__5_0\(3 downto 0)
    );
\_carry__1_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(11),
      I1 => s_add(11),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(11)
    );
\_carry__1_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(10),
      I1 => s_add(10),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(10)
    );
\_carry__1_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(9),
      I1 => s_add(9),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(9)
    );
\_carry__1_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(8),
      I1 => s_add(8),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(8)
    );
\_carry__1_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \^adder2_y_mux\(11),
      I1 => \_carry__1_11\,
      I2 => \_carry__1_12\,
      I3 => \_carry__1_13\,
      I4 => \_carry__1_14\,
      O => \reg_yin_reg[11]\(3)
    );
\_carry__1_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555556A6"
    )
        port map (
      I0 => \^adder2_y_mux\(10),
      I1 => \_carry__1_6\,
      I2 => \_carry__1_7\,
      I3 => \_carry__1_8\,
      I4 => \_carry__1_9\,
      I5 => \_carry__1_10\,
      O => \reg_yin_reg[11]\(2)
    );
\_carry__1_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \^adder2_y_mux\(9),
      I1 => \_carry__1_1\,
      I2 => \_carry__1_2\,
      I3 => \_carry__1_3\,
      I4 => \_carry__1_4\,
      I5 => \_carry__1_5\,
      O => \reg_yin_reg[11]\(1)
    );
\_carry__1_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0115ABBFFEEA5440"
    )
        port map (
      I0 => \_carry__3_2\,
      I1 => \^o\(1),
      I2 => \_carry__3_1\(0),
      I3 => s_add(8),
      I4 => Q(8),
      I5 => \_carry__1_0\,
      O => \reg_yin_reg[11]\(0)
    );
\_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__1_n_0\,
      CO(3) => \_carry__2_n_0\,
      CO(2) => \_carry__2_n_1\,
      CO(1) => \_carry__2_n_2\,
      CO(0) => \_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3 downto 0) => s_add(15 downto 12),
      S(3 downto 0) => \_carry__2_i_4__8_0\(3 downto 0)
    );
\_carry__2_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(15),
      I1 => s_add(15),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(15)
    );
\_carry__2_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(14),
      I1 => s_add(14),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(14)
    );
\_carry__2_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(13),
      I1 => s_add(13),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(13)
    );
\_carry__2_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(12),
      I1 => s_add(12),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(12)
    );
\_carry__2_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555556A6"
    )
        port map (
      I0 => \^adder2_y_mux\(15),
      I1 => \_carry__3_3\,
      I2 => \_carry__3_5\(0),
      I3 => \_carry__3_4\,
      I4 => \_carry__2_11\,
      I5 => \_carry__2_12\,
      O => \reg_xin_reg[16]\(3)
    );
\_carry__2_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555656565556"
    )
        port map (
      I0 => \^adder2_y_mux\(14),
      I1 => \_carry__2_8\,
      I2 => \_carry__2_9\,
      I3 => \_carry__3_3\,
      I4 => \_carry__2_10\,
      I5 => \_carry__3_4\,
      O => \reg_xin_reg[16]\(2)
    );
\_carry__2_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \^adder2_y_mux\(13),
      I1 => \_carry__2_5\,
      I2 => \_carry__2_6\,
      I3 => \_carry__2_7\,
      O => \reg_xin_reg[16]\(1)
    );
\_carry__2_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555556566"
    )
        port map (
      I0 => \^adder2_y_mux\(12),
      I1 => \_carry__2_0\,
      I2 => \_carry__2_1\,
      I3 => \_carry__2_2\(0),
      I4 => \_carry__2_3\,
      I5 => \_carry__2_4\,
      O => \reg_xin_reg[16]\(0)
    );
\_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__2_n_0\,
      CO(3) => CO(0),
      CO(2) => \_carry__3_n_1\,
      CO(1) => \_carry__3_n_2\,
      CO(0) => \_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2 downto 0) => Q(18 downto 16),
      O(3 downto 2) => \^o\(1 downto 0),
      O(1 downto 0) => s_add(17 downto 16),
      S(3) => '1',
      S(2 downto 0) => \_carry__3_i_4__7_0\(2 downto 0)
    );
\_carry__3_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(17),
      I1 => s_add(17),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(17)
    );
\_carry__3_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(16),
      I1 => s_add(16),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(16)
    );
\_carry__3_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996966996"
    )
        port map (
      I0 => \^adder2_y_mux\(17),
      I1 => \_carry__3_2\,
      I2 => Q(19),
      I3 => \_carry__3_7\(0),
      I4 => \_carry__3_8\,
      I5 => \_carry__3_5\(2),
      O => \reg_yin_reg[19]\(1)
    );
\_carry__3_i_7__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555656A"
    )
        port map (
      I0 => \^adder2_y_mux\(16),
      I1 => \_carry__3_4\,
      I2 => \_carry__3_5\(1),
      I3 => \_carry__3_3\,
      I4 => \_carry__3_6\,
      O => \reg_yin_reg[19]\(0)
    );
\_carry_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(3),
      I1 => s_add(3),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(3)
    );
\_carry_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(2),
      I1 => s_add(2),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(2)
    );
\_carry_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(1),
      I1 => s_add(1),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(1)
    );
\_carry_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(0),
      I1 => s_add(0),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(0)
    );
\_carry_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555556A6"
    )
        port map (
      I0 => \^adder2_y_mux\(3),
      I1 => \_carry__3_3\,
      I2 => \_carry_9\,
      I3 => \_carry__3_4\,
      I4 => \_carry_10\,
      I5 => \_carry_11\,
      O => \reg_xin_reg[4]\(3)
    );
\_carry_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555556A6"
    )
        port map (
      I0 => \^adder2_y_mux\(2),
      I1 => \_carry__3_3\,
      I2 => \_carry_6\,
      I3 => \_carry__3_4\,
      I4 => \_carry_7\,
      I5 => \_carry_8\,
      O => \reg_xin_reg[4]\(2)
    );
\_carry_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555556A6"
    )
        port map (
      I0 => \^adder2_y_mux\(1),
      I1 => \_carry__3_3\,
      I2 => \_carry_3\,
      I3 => \_carry__3_4\,
      I4 => \_carry_4\,
      I5 => \_carry_5\,
      O => \reg_xin_reg[4]\(1)
    );
\_carry_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555556A6"
    )
        port map (
      I0 => \^adder2_y_mux\(0),
      I1 => \_carry__3_3\,
      I2 => \_carry_0\,
      I3 => \_carry__3_4\,
      I4 => \_carry_1\,
      I5 => \_carry_2\,
      O => \reg_xin_reg[4]\(0)
    );
\reg_yin_reg[19]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_yin_reg[19]_0\(0),
      CO(3 downto 1) => \NLW_reg_yin_reg[19]_i_2__4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_carry__3_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_reg_yin_reg[19]_i_2__4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_adder_34 is
  port (
    \reg_yin_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_xin_reg[18]\ : out STD_LOGIC;
    \iteration_reg[2]\ : out STD_LOGIC;
    \reg_xin_reg[18]_0\ : out STD_LOGIC;
    \iteration_reg[0]\ : out STD_LOGIC;
    \reg_xin_reg[18]_1\ : out STD_LOGIC;
    \iteration_reg[0]_0\ : out STD_LOGIC;
    \iteration_reg[0]_1\ : out STD_LOGIC;
    \reg_yin_reg[19]_0\ : out STD_LOGIC;
    \iteration_reg[2]_0\ : out STD_LOGIC;
    \reg_xin_reg[11]\ : out STD_LOGIC;
    \iteration_reg[0]_2\ : out STD_LOGIC;
    \reg_xin_reg[19]\ : out STD_LOGIC;
    \iteration_reg[0]_3\ : out STD_LOGIC;
    \iteration_reg[0]_4\ : out STD_LOGIC;
    \reg_xin_reg[18]_2\ : out STD_LOGIC;
    \iteration_reg[2]_1\ : out STD_LOGIC;
    \iteration_reg[2]_2\ : out STD_LOGIC;
    \iteration_reg[0]_5\ : out STD_LOGIC;
    \reg_xin_reg[8]\ : out STD_LOGIC;
    \iteration_reg[3]\ : out STD_LOGIC;
    \iteration_reg[3]_0\ : out STD_LOGIC;
    \reg_xin_reg[18]_3\ : out STD_LOGIC;
    \iteration_reg[0]_6\ : out STD_LOGIC;
    \iteration_reg[0]_7\ : out STD_LOGIC;
    \iteration_reg[1]\ : out STD_LOGIC;
    \reg_xin_reg[19]_0\ : out STD_LOGIC;
    \reg_xin_reg[17]\ : out STD_LOGIC;
    \reg_xin_reg[7]\ : out STD_LOGIC;
    \iteration_reg[3]_1\ : out STD_LOGIC;
    \iteration_reg[3]_2\ : out STD_LOGIC;
    \reg_xin_reg[16]\ : out STD_LOGIC;
    \iteration_reg[0]_8\ : out STD_LOGIC;
    \iteration_reg[0]_9\ : out STD_LOGIC;
    \reg_xin_reg[10]\ : out STD_LOGIC;
    \reg_xin_reg[12]\ : out STD_LOGIC;
    \reg_xin_reg[13]\ : out STD_LOGIC;
    \reg_xin_reg[14]\ : out STD_LOGIC;
    \reg_xin_reg[2]\ : out STD_LOGIC;
    sign_ope : out STD_LOGIC;
    \reg_xin_reg[3]\ : out STD_LOGIC;
    \reg_xin_reg[4]\ : out STD_LOGIC;
    \reg_xin_reg[5]\ : out STD_LOGIC;
    \reg_xin_reg[6]\ : out STD_LOGIC;
    \reg_xin_reg[8]_0\ : out STD_LOGIC;
    \iteration_reg[3]_3\ : out STD_LOGIC;
    \iteration_reg[2]_3\ : out STD_LOGIC;
    \reg_xin_reg[17]_0\ : out STD_LOGIC;
    \reg_xin_reg[11]_0\ : out STD_LOGIC;
    \iteration_reg[3]_4\ : out STD_LOGIC;
    \iteration_reg[3]_5\ : out STD_LOGIC;
    \reg_xin_reg[12]_0\ : out STD_LOGIC;
    \reg_xin_reg[13]_0\ : out STD_LOGIC;
    \reg_xin_reg[14]_0\ : out STD_LOGIC;
    \reg_xin_reg[15]\ : out STD_LOGIC;
    \reg_xin_reg[12]_1\ : out STD_LOGIC;
    \iteration_reg[2]_4\ : out STD_LOGIC;
    \iteration_reg[2]_5\ : out STD_LOGIC;
    \reg_xin_reg[14]_1\ : out STD_LOGIC;
    \reg_xin_reg[16]_0\ : out STD_LOGIC;
    \reg_xin_reg[17]_1\ : out STD_LOGIC;
    \reg_xin_reg[10]_0\ : out STD_LOGIC;
    \reg_xin_reg[12]_2\ : out STD_LOGIC;
    \reg_xin_reg[14]_2\ : out STD_LOGIC;
    \reg_xin_reg[15]_0\ : out STD_LOGIC;
    \reg_xin_reg[16]_1\ : out STD_LOGIC;
    \reg_xin_reg[13]_1\ : out STD_LOGIC;
    \iteration_reg[2]_6\ : out STD_LOGIC;
    \iteration_reg[2]_7\ : out STD_LOGIC;
    \iteration_reg[0]_10\ : out STD_LOGIC;
    \iteration_reg[0]_11\ : out STD_LOGIC;
    \reg_xin_reg[16]_2\ : out STD_LOGIC;
    \iteration_reg[3]_6\ : out STD_LOGIC;
    \iteration_reg[3]_7\ : out STD_LOGIC;
    S_OPE0 : out STD_LOGIC;
    \iteration_reg[1]_0\ : out STD_LOGIC;
    \iteration_reg[3]_8\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \reg_yin_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[3]_0\ : in STD_LOGIC;
    adder2_y_mux : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \reg_yin_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \_carry__0_i_16__1_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_carry_i_17__3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_carry__3_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \_carry_i_16__4_0\ : in STD_LOGIC;
    \_carry__0_i_10__5_0\ : in STD_LOGIC;
    \_carry__0_i_14__2_0\ : in STD_LOGIC;
    \_carry_i_16__4_1\ : in STD_LOGIC;
    \_carry_i_10__5_0\ : in STD_LOGIC;
    \_carry_i_14__4_0\ : in STD_LOGIC;
    \_carry_i_12__4_0\ : in STD_LOGIC;
    \_carry_i_10__5_1\ : in STD_LOGIC;
    \_carry_i_14__4_1\ : in STD_LOGIC;
    \_carry_i_12__4_1\ : in STD_LOGIC;
    \_carry_i_10__5_2\ : in STD_LOGIC;
    \_carry__0_i_16__1_1\ : in STD_LOGIC;
    \_carry_i_8__5\ : in STD_LOGIC;
    \_carry_i_16__4_2\ : in STD_LOGIC;
    \_carry_i_14__4_2\ : in STD_LOGIC;
    \_carry_i_12__4_2\ : in STD_LOGIC;
    \reg_yin_reg[0]\ : in STD_LOGIC;
    \reg_yin_reg[18]\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \reg_yin_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \reg_yin_reg[18]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \_carry_0\ : in STD_LOGIC;
    \_carry_1\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_adder_34 : entity is "fxp_adder";
end design_1_axi_ikinematics_0_0_fxp_adder_34;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_adder_34 is
  signal \_carry__0_i_17__1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_18__2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_19__1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_20__1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_21__1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_22__1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_23__1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_24__2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_25__1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_26__1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_27__1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_28__1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_29__1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_30__1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_31__1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_32__2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_33__2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_34__2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_35__2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_36__1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_37__2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_38__2_n_0\ : STD_LOGIC;
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__1_i_21__2_n_0\ : STD_LOGIC;
  signal \_carry__1_i_22__2_n_0\ : STD_LOGIC;
  signal \_carry__1_i_23__1_n_0\ : STD_LOGIC;
  signal \_carry__1_i_24__2_n_0\ : STD_LOGIC;
  signal \_carry__1_i_25__2_n_0\ : STD_LOGIC;
  signal \_carry__1_i_26__2_n_0\ : STD_LOGIC;
  signal \_carry__1_i_27__1_n_0\ : STD_LOGIC;
  signal \_carry__1_i_28__1_n_0\ : STD_LOGIC;
  signal \_carry__1_n_0\ : STD_LOGIC;
  signal \_carry__1_n_1\ : STD_LOGIC;
  signal \_carry__1_n_2\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry__2_i_18__1_n_0\ : STD_LOGIC;
  signal \_carry__2_n_0\ : STD_LOGIC;
  signal \_carry__2_n_1\ : STD_LOGIC;
  signal \_carry__2_n_2\ : STD_LOGIC;
  signal \_carry__2_n_3\ : STD_LOGIC;
  signal \_carry__3_i_1__11_n_0\ : STD_LOGIC;
  signal \_carry__3_i_2__9_n_0\ : STD_LOGIC;
  signal \_carry__3_i_5__5_n_0\ : STD_LOGIC;
  signal \_carry__3_n_1\ : STD_LOGIC;
  signal \_carry__3_n_2\ : STD_LOGIC;
  signal \_carry__3_n_3\ : STD_LOGIC;
  signal \_carry_i_17__4_n_0\ : STD_LOGIC;
  signal \_carry_i_18__2_n_0\ : STD_LOGIC;
  signal \_carry_i_19__1_n_0\ : STD_LOGIC;
  signal \_carry_i_20__1_n_0\ : STD_LOGIC;
  signal \_carry_i_21__1_n_0\ : STD_LOGIC;
  signal \_carry_i_22__1_n_0\ : STD_LOGIC;
  signal \_carry_i_23__2_n_0\ : STD_LOGIC;
  signal \_carry_i_24__2_n_0\ : STD_LOGIC;
  signal \_carry_i_25__2_n_0\ : STD_LOGIC;
  signal \_carry_i_26__1_n_0\ : STD_LOGIC;
  signal \_carry_i_27__1_n_0\ : STD_LOGIC;
  signal \_carry_i_28__1_n_0\ : STD_LOGIC;
  signal \_carry_i_29__2_n_0\ : STD_LOGIC;
  signal \_carry_i_30__2_n_0\ : STD_LOGIC;
  signal \_carry_i_31__2_n_0\ : STD_LOGIC;
  signal \_carry_i_32__1_n_0\ : STD_LOGIC;
  signal \_carry_i_33__1_n_0\ : STD_LOGIC;
  signal \_carry_i_34__1_n_0\ : STD_LOGIC;
  signal \_carry_i_35__2_n_0\ : STD_LOGIC;
  signal \_carry_i_36__2_n_0\ : STD_LOGIC;
  signal \_carry_i_37__2_n_0\ : STD_LOGIC;
  signal \_carry_i_38__1_n_0\ : STD_LOGIC;
  signal \_carry_i_39__1_n_0\ : STD_LOGIC;
  signal \_carry_i_40__1_n_0\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  signal \^iteration_reg[0]\ : STD_LOGIC;
  signal \^iteration_reg[0]_0\ : STD_LOGIC;
  signal \^iteration_reg[0]_1\ : STD_LOGIC;
  signal \^iteration_reg[0]_10\ : STD_LOGIC;
  signal \^iteration_reg[0]_11\ : STD_LOGIC;
  signal \^iteration_reg[0]_2\ : STD_LOGIC;
  signal \^iteration_reg[0]_3\ : STD_LOGIC;
  signal \^iteration_reg[0]_4\ : STD_LOGIC;
  signal \^iteration_reg[0]_5\ : STD_LOGIC;
  signal \^iteration_reg[0]_6\ : STD_LOGIC;
  signal \^iteration_reg[0]_7\ : STD_LOGIC;
  signal \^iteration_reg[0]_8\ : STD_LOGIC;
  signal \^iteration_reg[0]_9\ : STD_LOGIC;
  signal \^iteration_reg[1]\ : STD_LOGIC;
  signal \^iteration_reg[2]\ : STD_LOGIC;
  signal \^iteration_reg[2]_0\ : STD_LOGIC;
  signal \^iteration_reg[2]_1\ : STD_LOGIC;
  signal \^iteration_reg[2]_2\ : STD_LOGIC;
  signal \^iteration_reg[2]_3\ : STD_LOGIC;
  signal \^iteration_reg[2]_4\ : STD_LOGIC;
  signal \^iteration_reg[2]_5\ : STD_LOGIC;
  signal \^iteration_reg[2]_6\ : STD_LOGIC;
  signal \^iteration_reg[2]_7\ : STD_LOGIC;
  signal \^iteration_reg[3]\ : STD_LOGIC;
  signal \^iteration_reg[3]_0\ : STD_LOGIC;
  signal \^iteration_reg[3]_1\ : STD_LOGIC;
  signal \^iteration_reg[3]_2\ : STD_LOGIC;
  signal \^iteration_reg[3]_3\ : STD_LOGIC;
  signal \^iteration_reg[3]_4\ : STD_LOGIC;
  signal \^iteration_reg[3]_5\ : STD_LOGIC;
  signal \^iteration_reg[3]_6\ : STD_LOGIC;
  signal \^iteration_reg[3]_7\ : STD_LOGIC;
  signal \^reg_xin_reg[19]\ : STD_LOGIC;
  signal \reg_yin[18]_i_2__1_n_0\ : STD_LOGIC;
  signal \reg_yin[18]_i_4__0_n_0\ : STD_LOGIC;
  signal \^reg_yin_reg[19]_0\ : STD_LOGIC;
  signal s_add : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^sign_ope\ : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \_carry__1_i_23__2\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \_carry__1_i_29__0\ : label is "soft_lutpair229";
  attribute METHODOLOGY_DRC_VIOS of \_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \_carry__2_i_19__0\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \_carry__2_i_20__0\ : label is "soft_lutpair229";
  attribute METHODOLOGY_DRC_VIOS of \_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \_carry__3_i_10__0\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \_carry__3_i_8__2\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \i___33_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \i___34_i_2\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \reg_yin[18]_i_2__1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \reg_yin[18]_i_4__0\ : label is "soft_lutpair226";
begin
  \iteration_reg[0]\ <= \^iteration_reg[0]\;
  \iteration_reg[0]_0\ <= \^iteration_reg[0]_0\;
  \iteration_reg[0]_1\ <= \^iteration_reg[0]_1\;
  \iteration_reg[0]_10\ <= \^iteration_reg[0]_10\;
  \iteration_reg[0]_11\ <= \^iteration_reg[0]_11\;
  \iteration_reg[0]_2\ <= \^iteration_reg[0]_2\;
  \iteration_reg[0]_3\ <= \^iteration_reg[0]_3\;
  \iteration_reg[0]_4\ <= \^iteration_reg[0]_4\;
  \iteration_reg[0]_5\ <= \^iteration_reg[0]_5\;
  \iteration_reg[0]_6\ <= \^iteration_reg[0]_6\;
  \iteration_reg[0]_7\ <= \^iteration_reg[0]_7\;
  \iteration_reg[0]_8\ <= \^iteration_reg[0]_8\;
  \iteration_reg[0]_9\ <= \^iteration_reg[0]_9\;
  \iteration_reg[1]\ <= \^iteration_reg[1]\;
  \iteration_reg[2]\ <= \^iteration_reg[2]\;
  \iteration_reg[2]_0\ <= \^iteration_reg[2]_0\;
  \iteration_reg[2]_1\ <= \^iteration_reg[2]_1\;
  \iteration_reg[2]_2\ <= \^iteration_reg[2]_2\;
  \iteration_reg[2]_3\ <= \^iteration_reg[2]_3\;
  \iteration_reg[2]_4\ <= \^iteration_reg[2]_4\;
  \iteration_reg[2]_5\ <= \^iteration_reg[2]_5\;
  \iteration_reg[2]_6\ <= \^iteration_reg[2]_6\;
  \iteration_reg[2]_7\ <= \^iteration_reg[2]_7\;
  \iteration_reg[3]\ <= \^iteration_reg[3]\;
  \iteration_reg[3]_0\ <= \^iteration_reg[3]_0\;
  \iteration_reg[3]_1\ <= \^iteration_reg[3]_1\;
  \iteration_reg[3]_2\ <= \^iteration_reg[3]_2\;
  \iteration_reg[3]_3\ <= \^iteration_reg[3]_3\;
  \iteration_reg[3]_4\ <= \^iteration_reg[3]_4\;
  \iteration_reg[3]_5\ <= \^iteration_reg[3]_5\;
  \iteration_reg[3]_6\ <= \^iteration_reg[3]_6\;
  \iteration_reg[3]_7\ <= \^iteration_reg[3]_7\;
  \reg_xin_reg[19]\ <= \^reg_xin_reg[19]\;
  \reg_yin_reg[19]_0\ <= \^reg_yin_reg[19]_0\;
  sign_ope <= \^sign_ope\;
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => \reg_yin_reg[3]_0\,
      DI(3 downto 0) => adder2_y_mux(3 downto 0),
      O(3 downto 0) => s_add(3 downto 0),
      S(3 downto 0) => \reg_yin_reg[3]_1\(3 downto 0)
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => adder2_y_mux(7 downto 4),
      O(3 downto 0) => s_add(7 downto 4),
      S(3 downto 0) => \reg_yin_reg[7]_0\(3 downto 0)
    );
\_carry__0_i_10__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFFFFFC"
    )
        port map (
      I0 => \^iteration_reg[0]_2\,
      I1 => \_carry__0_i_23__1_n_0\,
      I2 => \_carry__0_i_24__2_n_0\,
      I3 => \_carry__0_i_25__1_n_0\,
      I4 => \^reg_xin_reg[19]\,
      I5 => \_carry_i_16__4_1\,
      O => \reg_xin_reg[7]\
    );
\_carry__0_i_11__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_4\,
      I1 => \_carry_i_14__4_1\,
      I2 => \^iteration_reg[3]_5\,
      I3 => \^iteration_reg[2]_4\,
      I4 => \_carry_i_12__4_1\,
      I5 => \^iteration_reg[2]_5\,
      O => \reg_xin_reg[12]_1\
    );
\_carry__0_i_12__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_7\,
      I1 => \_carry_i_10__5_1\,
      I2 => \^iteration_reg[0]_6\,
      I3 => \^iteration_reg[0]_0\,
      I4 => \_carry_i_16__4_0\,
      I5 => \^iteration_reg[0]_1\,
      O => \reg_xin_reg[10]_0\
    );
\_carry__0_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_8\,
      I1 => \_carry_i_14__4_0\,
      I2 => \^iteration_reg[0]_9\,
      I3 => \^iteration_reg[3]_3\,
      I4 => \_carry_i_12__4_0\,
      I5 => \^iteration_reg[2]_3\,
      O => \reg_xin_reg[8]_0\
    );
\_carry__0_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry__0_i_26__1_n_0\,
      I1 => \_carry__0_i_27__1_n_0\,
      I2 => \_carry__0_i_28__1_n_0\,
      I3 => \_carry__0_i_29__1_n_0\,
      I4 => \_carry__0_i_30__1_n_0\,
      I5 => \_carry__0_i_31__1_n_0\,
      O => \reg_xin_reg[8]\
    );
\_carry__0_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008400000048"
    )
        port map (
      I0 => \_carry_i_10__5_0\,
      I1 => Q(0),
      I2 => \^sign_ope\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(1),
      O => \reg_xin_reg[6]\
    );
\_carry__0_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry__0_i_32__2_n_0\,
      I1 => \_carry__0_i_33__2_n_0\,
      I2 => \_carry__0_i_34__2_n_0\,
      I3 => \_carry__0_i_35__2_n_0\,
      I4 => \_carry__0_i_36__1_n_0\,
      I5 => \_carry__0_i_37__2_n_0\,
      O => \reg_xin_reg[15]\
    );
\_carry__0_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_1\,
      I1 => \_carry__0_i_16__1_0\(0),
      I2 => \^iteration_reg[2]_2\,
      I3 => \^iteration_reg[2]_6\,
      I4 => \_carry__0_i_16__1_0\(1),
      I5 => \^iteration_reg[2]_7\,
      O => \_carry__0_i_17__1_n_0\
    );
\_carry__0_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5300AC0000000000"
    )
        port map (
      I0 => \_carry_i_17__3\(0),
      I1 => \_carry__0_i_16__1_0\(2),
      I2 => \^iteration_reg[0]\,
      I3 => Q(2),
      I4 => \reg_yin_reg[3]_0\,
      I5 => Q(3),
      O => \_carry__0_i_18__2_n_0\
    );
\_carry__0_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_0\,
      I1 => \_carry_i_14__4_1\,
      I2 => \^iteration_reg[0]_1\,
      I3 => \^iteration_reg[3]_4\,
      I4 => \_carry_i_12__4_1\,
      I5 => \^iteration_reg[3]_5\,
      O => \_carry__0_i_19__1_n_0\
    );
\_carry__0_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \_carry__3_0\(7),
      I1 => \_carry_i_17__3\(0),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_16__4_1\,
      O => \reg_yin_reg[7]\(3)
    );
\_carry__0_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_4\,
      I1 => \_carry_i_10__5_2\,
      I2 => \^iteration_reg[2]_5\,
      I3 => \^iteration_reg[0]_3\,
      I4 => \_carry__0_i_16__1_1\,
      I5 => \^iteration_reg[0]_4\,
      O => \_carry__0_i_20__1_n_0\
    );
\_carry__0_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_3\,
      I1 => \_carry_i_10__5_1\,
      I2 => \^iteration_reg[2]_3\,
      I3 => \^iteration_reg[0]_7\,
      I4 => \_carry_i_16__4_0\,
      I5 => \^iteration_reg[0]_6\,
      O => \_carry__0_i_21__1_n_0\
    );
\_carry__0_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^reg_xin_reg[19]\,
      I1 => \_carry_i_14__4_0\,
      I2 => \^iteration_reg[0]_2\,
      I3 => \^iteration_reg[0]_8\,
      I4 => \_carry_i_12__4_0\,
      I5 => \^iteration_reg[0]_9\,
      O => \_carry__0_i_22__1_n_0\
    );
\_carry__0_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_6\,
      I1 => \_carry__0_i_16__1_0\(0),
      I2 => \^iteration_reg[2]_7\,
      I3 => \^iteration_reg[0]_10\,
      I4 => \_carry__0_i_16__1_0\(1),
      I5 => \^iteration_reg[0]_11\,
      O => \_carry__0_i_23__1_n_0\
    );
\_carry__0_i_24__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF888F8"
    )
        port map (
      I0 => \_carry__0_i_10__5_0\,
      I1 => Q(1),
      I2 => \^iteration_reg[3]_1\,
      I3 => \_carry__0_i_16__1_0\(2),
      I4 => \^iteration_reg[3]_2\,
      O => \_carry__0_i_24__2_n_0\
    );
\_carry__0_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_3\,
      I1 => \_carry_i_10__5_2\,
      I2 => \^iteration_reg[0]_4\,
      I3 => \^iteration_reg[2]_1\,
      I4 => \_carry__0_i_16__1_1\,
      I5 => \^iteration_reg[2]_2\,
      O => \_carry__0_i_25__1_n_0\
    );
\_carry__0_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_3\,
      I1 => \_carry_i_14__4_0\,
      I2 => \^iteration_reg[2]_3\,
      I3 => \^iteration_reg[0]_7\,
      I4 => \_carry_i_12__4_0\,
      I5 => \^iteration_reg[0]_6\,
      O => \_carry__0_i_26__1_n_0\
    );
\_carry__0_i_26__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4100000000000000"
    )
        port map (
      I0 => Q(3),
      I1 => \_carry__3_0\(12),
      I2 => \_carry_i_17__3\(0),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \^iteration_reg[3]_4\
    );
\_carry__0_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_0\,
      I1 => \_carry_i_10__5_1\,
      I2 => \^iteration_reg[0]_1\,
      I3 => \^iteration_reg[3]_4\,
      I4 => \_carry_i_16__4_0\,
      I5 => \^iteration_reg[3]_5\,
      O => \_carry__0_i_27__1_n_0\
    );
\_carry__0_i_27__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1400000000000000"
    )
        port map (
      I0 => Q(3),
      I1 => \_carry__3_0\(12),
      I2 => \_carry_i_17__3\(0),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \^iteration_reg[3]_5\
    );
\_carry__0_i_28__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_1\,
      I1 => \_carry_i_10__5_2\,
      I2 => \^iteration_reg[2]_2\,
      I3 => \^iteration_reg[2]_6\,
      I4 => \_carry__0_i_16__1_1\,
      I5 => \^iteration_reg[2]_7\,
      O => \_carry__0_i_28__1_n_0\
    );
\_carry__0_i_28__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004004"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_17__3\(0),
      I4 => Q(1),
      I5 => Q(0),
      O => \^iteration_reg[2]_4\
    );
\_carry__0_i_29__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_4\,
      I1 => \_carry_i_14__4_1\,
      I2 => \^iteration_reg[2]_5\,
      I3 => \^iteration_reg[0]_3\,
      I4 => \_carry_i_12__4_1\,
      I5 => \^iteration_reg[0]_4\,
      O => \_carry__0_i_29__1_n_0\
    );
\_carry__0_i_29__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000440"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_17__3\(0),
      I4 => Q(1),
      I5 => Q(0),
      O => \^iteration_reg[2]_5\
    );
\_carry__0_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \_carry__3_0\(6),
      I1 => \_carry_i_17__3\(0),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_10__5_0\,
      O => \reg_yin_reg[7]\(2)
    );
\_carry__0_i_30__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFFEFEAEFEA"
    )
        port map (
      I0 => \_carry__0_i_38__2_n_0\,
      I1 => \^iteration_reg[3]\,
      I2 => \_carry__0_i_16__1_0\(2),
      I3 => \^iteration_reg[3]_0\,
      I4 => \^iteration_reg[2]_0\,
      I5 => \_carry__0_i_14__2_0\,
      O => \_carry__0_i_30__1_n_0\
    );
\_carry__0_i_30__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000200"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \_carry__3_0\(12),
      I5 => \_carry_i_17__3\(0),
      O => \^iteration_reg[0]_7\
    );
\_carry__0_i_31__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^reg_xin_reg[19]\,
      I1 => \_carry_i_10__5_0\,
      I2 => \^iteration_reg[0]_2\,
      I3 => \^iteration_reg[0]_8\,
      I4 => \_carry_i_16__4_1\,
      I5 => \^iteration_reg[0]_9\,
      O => \_carry__0_i_31__1_n_0\
    );
\_carry__0_i_31__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000200000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \_carry__3_0\(12),
      I5 => \_carry_i_17__3\(0),
      O => \^iteration_reg[0]_6\
    );
\_carry__0_i_32__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000001000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \_carry__3_0\(12),
      I5 => \_carry_i_17__3\(0),
      O => \^iteration_reg[0]_0\
    );
\_carry__0_i_32__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_10\,
      I1 => \_carry__0_i_16__1_1\,
      I2 => \^iteration_reg[0]_11\,
      I3 => \^iteration_reg[3]_1\,
      I4 => \_carry__0_i_16__1_0\(0),
      I5 => \^iteration_reg[3]_2\,
      O => \_carry__0_i_32__2_n_0\
    );
\_carry__0_i_33__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000400000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \_carry__3_0\(12),
      I5 => \_carry_i_17__3\(0),
      O => \^iteration_reg[0]_1\
    );
\_carry__0_i_33__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_0\,
      I1 => \_carry__0_i_16__1_0\(1),
      I2 => \^iteration_reg[3]\,
      I3 => \^iteration_reg[3]_6\,
      I4 => \_carry__0_i_16__1_0\(2),
      I5 => \^iteration_reg[3]_7\,
      O => \_carry__0_i_33__2_n_0\
    );
\_carry__0_i_34__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004114"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_17__3\(0),
      I4 => Q(1),
      I5 => Q(0),
      O => \^iteration_reg[3]_3\
    );
\_carry__0_i_34__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_4\,
      I1 => \_carry_i_16__4_0\,
      I2 => \^iteration_reg[2]_5\,
      I3 => \^iteration_reg[0]_3\,
      I4 => \_carry_i_14__4_1\,
      I5 => \^iteration_reg[0]_4\,
      O => \_carry__0_i_34__2_n_0\
    );
\_carry__0_i_35__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001221"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_17__3\(0),
      I4 => Q(1),
      I5 => Q(0),
      O => \^iteration_reg[2]_3\
    );
\_carry__0_i_35__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_1\,
      I1 => \_carry_i_12__4_1\,
      I2 => \^iteration_reg[2]_2\,
      I3 => \^iteration_reg[2]_6\,
      I4 => \_carry_i_10__5_2\,
      I5 => \^iteration_reg[2]_7\,
      O => \_carry__0_i_35__2_n_0\
    );
\_carry__0_i_36__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_0\,
      I1 => \_carry_i_12__4_0\,
      I2 => \^iteration_reg[0]_1\,
      I3 => \^iteration_reg[3]_4\,
      I4 => \_carry_i_10__5_1\,
      I5 => \^iteration_reg[3]_5\,
      O => \_carry__0_i_36__1_n_0\
    );
\_carry__0_i_37__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_3\,
      I1 => \_carry_i_16__4_1\,
      I2 => \^iteration_reg[2]_3\,
      I3 => \^iteration_reg[0]_7\,
      I4 => \_carry_i_14__4_0\,
      I5 => \^iteration_reg[0]_6\,
      O => \_carry__0_i_37__2_n_0\
    );
\_carry__0_i_38__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_10\,
      I1 => \_carry__0_i_16__1_0\(0),
      I2 => \^iteration_reg[0]_11\,
      I3 => \^iteration_reg[3]_1\,
      I4 => \_carry__0_i_16__1_0\(1),
      I5 => \^iteration_reg[3]_2\,
      O => \_carry__0_i_38__2_n_0\
    );
\_carry__0_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \_carry__3_0\(5),
      I1 => \_carry_i_17__3\(0),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_12__4_2\,
      O => \reg_yin_reg[7]\(1)
    );
\_carry__0_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \_carry__3_0\(4),
      I1 => \_carry_i_17__3\(0),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_14__4_2\,
      O => \reg_yin_reg[7]\(0)
    );
\_carry__0_i_9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry__0_i_17__1_n_0\,
      I1 => \_carry__0_i_18__2_n_0\,
      I2 => \_carry__0_i_19__1_n_0\,
      I3 => \_carry__0_i_20__1_n_0\,
      I4 => \_carry__0_i_21__1_n_0\,
      I5 => \_carry__0_i_22__1_n_0\,
      O => \reg_xin_reg[16]\
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3) => \_carry__1_n_0\,
      CO(2) => \_carry__1_n_1\,
      CO(1) => \_carry__1_n_2\,
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => adder2_y_mux(11 downto 8),
      O(3 downto 0) => s_add(11 downto 8),
      S(3 downto 0) => \reg_yin_reg[11]_0\(3 downto 0)
    );
\_carry__1_i_10__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A005A005A003C00"
    )
        port map (
      I0 => \_carry_i_17__3\(0),
      I1 => \_carry__0_i_16__1_0\(2),
      I2 => \reg_yin_reg[3]_0\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => \^iteration_reg[0]\,
      O => \reg_xin_reg[19]_0\
    );
\_carry__1_i_11__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^reg_xin_reg[19]\,
      I1 => \_carry_i_14__4_1\,
      I2 => \^iteration_reg[0]_2\,
      I3 => \^iteration_reg[0]_8\,
      I4 => \_carry_i_12__4_1\,
      I5 => \^iteration_reg[0]_9\,
      O => \reg_xin_reg[12]\
    );
\_carry__1_i_12__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_3\,
      I1 => \_carry_i_10__5_2\,
      I2 => \^iteration_reg[2]_3\,
      I3 => \^iteration_reg[0]_7\,
      I4 => \_carry__0_i_16__1_1\,
      I5 => \^iteration_reg[0]_6\,
      O => \reg_xin_reg[14]_2\
    );
\_carry__1_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008200000028"
    )
        port map (
      I0 => Q(0),
      I1 => \_carry_i_17__3\(0),
      I2 => \_carry__3_0\(12),
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(1),
      O => \^iteration_reg[0]_8\
    );
\_carry__1_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002112"
    )
        port map (
      I0 => \_carry_i_12__4_1\,
      I1 => Q(3),
      I2 => Q(2),
      I3 => \^sign_ope\,
      I4 => Q(1),
      I5 => Q(0),
      O => \reg_xin_reg[13]_1\
    );
\_carry__1_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFFFFFC"
    )
        port map (
      I0 => \^iteration_reg[0]_2\,
      I1 => \_carry__1_i_21__2_n_0\,
      I2 => \_carry__1_i_22__2_n_0\,
      I3 => \_carry__1_i_23__1_n_0\,
      I4 => \^reg_xin_reg[19]\,
      I5 => \_carry_i_16__4_0\,
      O => \reg_xin_reg[11]\
    );
\_carry__1_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002800000082"
    )
        port map (
      I0 => Q(0),
      I1 => \_carry_i_17__3\(0),
      I2 => \_carry__3_0\(12),
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(1),
      O => \^iteration_reg[0]_9\
    );
\_carry__1_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_3\,
      I1 => \_carry_i_14__4_1\,
      I2 => \^iteration_reg[2]_3\,
      I3 => \^iteration_reg[0]_7\,
      I4 => \_carry_i_12__4_1\,
      I5 => \^iteration_reg[0]_6\,
      O => \reg_xin_reg[12]_2\
    );
\_carry__1_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_0\,
      I1 => \_carry_i_10__5_2\,
      I2 => \^iteration_reg[0]_1\,
      I3 => \^iteration_reg[3]_4\,
      I4 => \_carry__0_i_16__1_1\,
      I5 => \^iteration_reg[3]_5\,
      O => \reg_xin_reg[14]_1\
    );
\_carry__1_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFE2FFFFFFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_1\,
      I1 => \_carry__0_i_16__1_0\(2),
      I2 => \^iteration_reg[2]_2\,
      I3 => \_carry__0_i_10__5_0\,
      I4 => \_carry__0_i_14__2_0\,
      I5 => \^iteration_reg[0]_5\,
      O => \reg_xin_reg[18]_2\
    );
\_carry__1_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_4\,
      I1 => \_carry__0_i_16__1_0\(0),
      I2 => \^iteration_reg[2]_5\,
      I3 => \^iteration_reg[0]_3\,
      I4 => \_carry__0_i_16__1_0\(1),
      I5 => \^iteration_reg[0]_4\,
      O => \reg_xin_reg[16]_2\
    );
\_carry__1_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^reg_xin_reg[19]\,
      I1 => \_carry_i_10__5_1\,
      I2 => \^iteration_reg[0]_2\,
      I3 => \^iteration_reg[0]_8\,
      I4 => \_carry_i_16__4_0\,
      I5 => \^iteration_reg[0]_9\,
      O => \reg_xin_reg[10]\
    );
\_carry__1_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \_carry__3_0\(11),
      I1 => \_carry_i_17__3\(0),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_16__4_0\,
      O => \reg_yin_reg[11]\(3)
    );
\_carry__1_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry__1_i_24__2_n_0\,
      I1 => \_carry__0_i_10__5_0\,
      I2 => \_carry__1_i_25__2_n_0\,
      I3 => \_carry__1_i_26__2_n_0\,
      I4 => \_carry__1_i_27__1_n_0\,
      I5 => \_carry__1_i_28__1_n_0\,
      O => \reg_xin_reg[17]\
    );
\_carry__1_i_21__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_4\,
      I1 => \_carry__0_i_16__1_0\(0),
      I2 => \^iteration_reg[3]_5\,
      I3 => \^iteration_reg[2]_4\,
      I4 => \_carry__0_i_16__1_0\(1),
      I5 => \^iteration_reg[2]_5\,
      O => \_carry__1_i_21__2_n_0\
    );
\_carry__1_i_22__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2FFE2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_3\,
      I1 => \_carry__0_i_16__1_0\(2),
      I2 => \^iteration_reg[0]_4\,
      I3 => \_carry__0_i_10__5_0\,
      I4 => \_carry__0_i_14__2_0\,
      I5 => Q(1),
      O => \_carry__1_i_22__2_n_0\
    );
\_carry__1_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_7\,
      I1 => \_carry_i_10__5_2\,
      I2 => \^iteration_reg[0]_6\,
      I3 => \^iteration_reg[0]_0\,
      I4 => \_carry__0_i_16__1_1\,
      I5 => \^iteration_reg[0]_1\,
      O => \_carry__1_i_23__1_n_0\
    );
\_carry__1_i_23__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \^iteration_reg[0]\
    );
\_carry__1_i_24__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_1\,
      I1 => \_carry__0_i_16__1_0\(1),
      I2 => \^iteration_reg[2]_2\,
      I3 => \^iteration_reg[2]_6\,
      I4 => \_carry__0_i_16__1_0\(2),
      I5 => \^iteration_reg[2]_7\,
      O => \_carry__1_i_24__2_n_0\
    );
\_carry__1_i_25__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_0\,
      I1 => \_carry_i_12__4_1\,
      I2 => \^iteration_reg[0]_1\,
      I3 => \^iteration_reg[3]_4\,
      I4 => \_carry_i_10__5_2\,
      I5 => \^iteration_reg[3]_5\,
      O => \_carry__1_i_25__2_n_0\
    );
\_carry__1_i_26__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_4\,
      I1 => \_carry__0_i_16__1_1\,
      I2 => \^iteration_reg[2]_5\,
      I3 => \^iteration_reg[0]_3\,
      I4 => \_carry__0_i_16__1_0\(0),
      I5 => \^iteration_reg[0]_4\,
      O => \_carry__1_i_26__2_n_0\
    );
\_carry__1_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_3\,
      I1 => \_carry_i_16__4_0\,
      I2 => \^iteration_reg[2]_3\,
      I3 => \^iteration_reg[0]_7\,
      I4 => \_carry_i_14__4_1\,
      I5 => \^iteration_reg[0]_6\,
      O => \_carry__1_i_27__1_n_0\
    );
\_carry__1_i_27__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040040000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_17__3\(0),
      I4 => Q(1),
      I5 => Q(0),
      O => \^iteration_reg[2]_1\
    );
\_carry__1_i_28__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^reg_xin_reg[19]\,
      I1 => \_carry_i_12__4_0\,
      I2 => \^iteration_reg[0]_2\,
      I3 => \^iteration_reg[0]_8\,
      I4 => \_carry_i_10__5_1\,
      I5 => \^iteration_reg[0]_9\,
      O => \_carry__1_i_28__1_n_0\
    );
\_carry__1_i_28__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004400000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_17__3\(0),
      I4 => Q(1),
      I5 => Q(0),
      O => \^iteration_reg[2]_2\
    );
\_carry__1_i_29__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \^iteration_reg[0]_5\
    );
\_carry__1_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \_carry__3_0\(10),
      I1 => \_carry_i_17__3\(0),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_10__5_1\,
      O => \reg_yin_reg[11]\(2)
    );
\_carry__1_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000200"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \_carry__3_0\(12),
      I5 => \_carry_i_17__3\(0),
      O => \^iteration_reg[0]_3\
    );
\_carry__1_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020002000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \_carry__3_0\(12),
      I5 => \_carry_i_17__3\(0),
      O => \^iteration_reg[0]_4\
    );
\_carry__1_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \_carry__3_0\(9),
      I1 => \_carry_i_17__3\(0),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_12__4_0\,
      O => \reg_yin_reg[11]\(1)
    );
\_carry__1_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \_carry__3_0\(8),
      I1 => \_carry_i_17__3\(0),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_14__4_0\,
      O => \reg_yin_reg[11]\(0)
    );
\_carry__1_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_0\,
      I1 => \_carry__0_i_16__1_0\(0),
      I2 => \^iteration_reg[0]_1\,
      I3 => \^iteration_reg[3]_4\,
      I4 => \_carry__0_i_16__1_0\(1),
      I5 => \^iteration_reg[3]_5\,
      O => \reg_xin_reg[16]_0\
    );
\_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__1_n_0\,
      CO(3) => \_carry__2_n_0\,
      CO(2) => \_carry__2_n_1\,
      CO(1) => \_carry__2_n_2\,
      CO(0) => \_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => adder2_y_mux(15 downto 12),
      O(3 downto 0) => s_add(15 downto 12),
      S(3 downto 0) => \reg_yin_reg[15]\(3 downto 0)
    );
\_carry__2_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF0011E4B144"
    )
        port map (
      I0 => \^iteration_reg[0]\,
      I1 => \_carry__0_i_16__1_0\(2),
      I2 => Q(2),
      I3 => \reg_yin_reg[3]_0\,
      I4 => \_carry_i_17__3\(0),
      I5 => Q(3),
      O => \reg_xin_reg[18]_0\
    );
\_carry__2_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFFEFEAEFEA"
    )
        port map (
      I0 => \_carry__2_i_18__1_n_0\,
      I1 => \^iteration_reg[0]_6\,
      I2 => \_carry__0_i_16__1_0\(2),
      I3 => \^iteration_reg[0]_7\,
      I4 => \^reg_yin_reg[19]_0\,
      I5 => \^iteration_reg[1]\,
      O => \reg_xin_reg[18]_3\
    );
\_carry__2_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^reg_xin_reg[19]\,
      I1 => \_carry_i_10__5_2\,
      I2 => \^iteration_reg[0]_2\,
      I3 => \^iteration_reg[0]_8\,
      I4 => \_carry__0_i_16__1_1\,
      I5 => \^iteration_reg[0]_9\,
      O => \reg_xin_reg[14]\
    );
\_carry__2_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_3\,
      I1 => \_carry__0_i_16__1_0\(0),
      I2 => \^iteration_reg[2]_3\,
      I3 => \^iteration_reg[0]_7\,
      I4 => \_carry__0_i_16__1_0\(1),
      I5 => \^iteration_reg[0]_6\,
      O => \reg_xin_reg[16]_1\
    );
\_carry__2_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2FFE2E2E2FFFF"
    )
        port map (
      I0 => \^iteration_reg[0]_0\,
      I1 => \_carry__0_i_16__1_0\(2),
      I2 => \^iteration_reg[0]_1\,
      I3 => Q(3),
      I4 => \^reg_yin_reg[19]_0\,
      I5 => \^iteration_reg[2]_0\,
      O => \reg_xin_reg[18]_1\
    );
\_carry__2_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_0\,
      I1 => \_carry__0_i_16__1_0\(1),
      I2 => \^iteration_reg[0]_1\,
      I3 => \^iteration_reg[3]_4\,
      I4 => \_carry__0_i_16__1_0\(2),
      I5 => \^iteration_reg[3]_5\,
      O => \reg_xin_reg[17]_1\
    );
\_carry__2_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^reg_xin_reg[19]\,
      I1 => \_carry_i_12__4_1\,
      I2 => \^iteration_reg[0]_2\,
      I3 => \^iteration_reg[0]_8\,
      I4 => \_carry_i_10__5_2\,
      I5 => \^iteration_reg[0]_9\,
      O => \reg_xin_reg[13]\
    );
\_carry__2_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_3\,
      I1 => \_carry__0_i_16__1_1\,
      I2 => \^iteration_reg[2]_3\,
      I3 => \^iteration_reg[0]_7\,
      I4 => \_carry__0_i_16__1_0\(0),
      I5 => \^iteration_reg[0]_6\,
      O => \reg_xin_reg[15]_0\
    );
\_carry__2_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_8\,
      I1 => \_carry__0_i_16__1_0\(0),
      I2 => \^iteration_reg[0]_9\,
      I3 => \^iteration_reg[3]_3\,
      I4 => \_carry__0_i_16__1_0\(1),
      I5 => \^iteration_reg[2]_3\,
      O => \_carry__2_i_18__1_n_0\
    );
\_carry__2_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => \^iteration_reg[1]\
    );
\_carry__2_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      O => \^iteration_reg[2]_0\
    );
\_carry__2_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008400000048"
    )
        port map (
      I0 => \_carry__0_i_16__1_0\(1),
      I1 => Q(0),
      I2 => \^sign_ope\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(1),
      O => \reg_xin_reg[17]_0\
    );
\_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__2_n_0\,
      CO(3) => \reg_yin_reg[19]\(0),
      CO(2) => \_carry__3_n_1\,
      CO(1) => \_carry__3_n_2\,
      CO(0) => \_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \_carry__3_i_1__11_n_0\,
      DI(2) => \_carry__3_i_2__9_n_0\,
      DI(1 downto 0) => adder2_y_mux(17 downto 16),
      O(3 downto 0) => s_add(19 downto 16),
      S(3) => \_carry__3_i_5__5_n_0\,
      S(2 downto 0) => S(2 downto 0)
    );
\_carry__3_i_10__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \^iteration_reg[2]\
    );
\_carry__3_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \_carry__3_0\(12),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      O => \_carry__3_i_1__11_n_0\
    );
\_carry__3_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \_carry__3_0\(12),
      O => \_carry__3_i_2__9_n_0\
    );
\_carry__3_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFD"
    )
        port map (
      I0 => CO(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \_carry__3_0\(12),
      O => \_carry__3_i_5__5_n_0\
    );
\_carry__3_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF488400FFB748"
    )
        port map (
      I0 => \_carry__0_i_16__1_0\(2),
      I1 => Q(0),
      I2 => \_carry_i_17__3\(0),
      I3 => \_carry__3_0\(12),
      I4 => \^iteration_reg[2]\,
      I5 => Q(1),
      O => \reg_xin_reg[18]\
    );
\_carry__3_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      O => \iteration_reg[1]_0\
    );
\_carry_i_10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001400000000"
    )
        port map (
      I0 => Q(0),
      I1 => \_carry_i_17__3\(0),
      I2 => \_carry__3_0\(12),
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(1),
      O => \^iteration_reg[0]_2\
    );
\_carry_i_10__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry_i_17__4_n_0\,
      I1 => \_carry_i_18__2_n_0\,
      I2 => \_carry_i_19__1_n_0\,
      I3 => \_carry_i_20__1_n_0\,
      I4 => \_carry_i_21__1_n_0\,
      I5 => \_carry_i_22__1_n_0\,
      O => \reg_xin_reg[14]_0\
    );
\_carry_i_11__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008400000048"
    )
        port map (
      I0 => \_carry_i_14__4_2\,
      I1 => Q(0),
      I2 => \^sign_ope\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(1),
      O => \reg_xin_reg[4]\
    );
\_carry_i_12__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry_i_23__2_n_0\,
      I1 => \_carry_i_24__2_n_0\,
      I2 => \_carry_i_25__2_n_0\,
      I3 => \_carry_i_26__1_n_0\,
      I4 => \_carry_i_27__1_n_0\,
      I5 => \_carry_i_28__1_n_0\,
      O => \reg_xin_reg[13]_0\
    );
\_carry_i_13__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008400000048"
    )
        port map (
      I0 => \_carry_i_16__4_2\,
      I1 => Q(0),
      I2 => \^sign_ope\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(1),
      O => \reg_xin_reg[3]\
    );
\_carry_i_14__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry_i_29__2_n_0\,
      I1 => \_carry_i_30__2_n_0\,
      I2 => \_carry_i_31__2_n_0\,
      I3 => \_carry_i_32__1_n_0\,
      I4 => \_carry_i_33__1_n_0\,
      I5 => \_carry_i_34__1_n_0\,
      O => \reg_xin_reg[12]_0\
    );
\_carry_i_15__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008400000048"
    )
        port map (
      I0 => \_carry_i_8__5\,
      I1 => Q(0),
      I2 => \^sign_ope\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(1),
      O => \reg_xin_reg[2]\
    );
\_carry_i_16__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry_i_35__2_n_0\,
      I1 => \_carry_i_36__2_n_0\,
      I2 => \_carry_i_37__2_n_0\,
      I3 => \_carry_i_38__1_n_0\,
      I4 => \_carry_i_39__1_n_0\,
      I5 => \_carry_i_40__1_n_0\,
      O => \reg_xin_reg[11]_0\
    );
\_carry_i_17__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_10\,
      I1 => \_carry_i_10__5_2\,
      I2 => \^iteration_reg[0]_11\,
      I3 => \^iteration_reg[3]_1\,
      I4 => \_carry__0_i_16__1_1\,
      I5 => \^iteration_reg[3]_2\,
      O => \_carry_i_17__4_n_0\
    );
\_carry_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_0\,
      I1 => \_carry__0_i_16__1_0\(0),
      I2 => \^iteration_reg[3]\,
      I3 => \^iteration_reg[3]_6\,
      I4 => \_carry__0_i_16__1_0\(1),
      I5 => \^iteration_reg[3]_7\,
      O => \_carry_i_18__2_n_0\
    );
\_carry_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_4\,
      I1 => \_carry_i_10__5_1\,
      I2 => \^iteration_reg[2]_5\,
      I3 => \^iteration_reg[0]_3\,
      I4 => \_carry_i_16__4_0\,
      I5 => \^iteration_reg[0]_4\,
      O => \_carry_i_19__1_n_0\
    );
\_carry_i_19__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \_carry_i_17__3\(0),
      I1 => \_carry__3_0\(12),
      O => \^sign_ope\
    );
\_carry_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \_carry__3_0\(3),
      I1 => \_carry_i_17__3\(0),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_16__4_2\,
      O => \reg_yin_reg[3]\(3)
    );
\_carry_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \_carry__3_0\(12),
      I1 => \_carry_i_17__3\(0),
      O => S_OPE0
    );
\_carry_i_20__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_1\,
      I1 => \_carry_i_14__4_1\,
      I2 => \^iteration_reg[2]_2\,
      I3 => \^iteration_reg[2]_6\,
      I4 => \_carry_i_12__4_1\,
      I5 => \^iteration_reg[2]_7\,
      O => \_carry_i_20__1_n_0\
    );
\_carry_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_0\,
      I1 => \_carry_i_14__4_0\,
      I2 => \^iteration_reg[0]_1\,
      I3 => \^iteration_reg[3]_4\,
      I4 => \_carry_i_12__4_0\,
      I5 => \^iteration_reg[3]_5\,
      O => \_carry_i_21__1_n_0\
    );
\_carry_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_3\,
      I1 => \_carry_i_10__5_0\,
      I2 => \^iteration_reg[2]_3\,
      I3 => \^iteration_reg[0]_7\,
      I4 => \_carry_i_16__4_1\,
      I5 => \^iteration_reg[0]_6\,
      O => \_carry_i_22__1_n_0\
    );
\_carry_i_23__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_10\,
      I1 => \_carry_i_12__4_1\,
      I2 => \^iteration_reg[0]_11\,
      I3 => \^iteration_reg[3]_1\,
      I4 => \_carry_i_10__5_2\,
      I5 => \^iteration_reg[3]_2\,
      O => \_carry_i_23__2_n_0\
    );
\_carry_i_24__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_0\,
      I1 => \_carry__0_i_16__1_1\,
      I2 => \^iteration_reg[3]\,
      I3 => \^iteration_reg[3]_6\,
      I4 => \_carry__0_i_16__1_0\(0),
      I5 => \^iteration_reg[3]_7\,
      O => \_carry_i_24__2_n_0\
    );
\_carry_i_25__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_4\,
      I1 => \_carry_i_12__4_0\,
      I2 => \^iteration_reg[2]_5\,
      I3 => \^iteration_reg[0]_3\,
      I4 => \_carry_i_10__5_1\,
      I5 => \^iteration_reg[0]_4\,
      O => \_carry_i_25__2_n_0\
    );
\_carry_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_1\,
      I1 => \_carry_i_16__4_0\,
      I2 => \^iteration_reg[2]_2\,
      I3 => \^iteration_reg[2]_6\,
      I4 => \_carry_i_14__4_1\,
      I5 => \^iteration_reg[2]_7\,
      O => \_carry_i_26__1_n_0\
    );
\_carry_i_27__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_0\,
      I1 => \_carry_i_16__4_1\,
      I2 => \^iteration_reg[0]_1\,
      I3 => \^iteration_reg[3]_4\,
      I4 => \_carry_i_14__4_0\,
      I5 => \^iteration_reg[3]_5\,
      O => \_carry_i_27__1_n_0\
    );
\_carry_i_28__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_3\,
      I1 => \_carry_i_12__4_2\,
      I2 => \^iteration_reg[2]_3\,
      I3 => \^iteration_reg[0]_7\,
      I4 => \_carry_i_10__5_0\,
      I5 => \^iteration_reg[0]_6\,
      O => \_carry_i_28__1_n_0\
    );
\_carry_i_29__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_10\,
      I1 => \_carry_i_14__4_1\,
      I2 => \^iteration_reg[0]_11\,
      I3 => \^iteration_reg[3]_1\,
      I4 => \_carry_i_12__4_1\,
      I5 => \^iteration_reg[3]_2\,
      O => \_carry_i_29__2_n_0\
    );
\_carry_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \_carry__3_0\(2),
      I1 => \_carry_i_17__3\(0),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_8__5\,
      O => \reg_yin_reg[3]\(2)
    );
\_carry_i_30__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_0\,
      I1 => \_carry_i_10__5_2\,
      I2 => \^iteration_reg[3]\,
      I3 => \^iteration_reg[3]_6\,
      I4 => \_carry__0_i_16__1_1\,
      I5 => \^iteration_reg[3]_7\,
      O => \_carry_i_30__2_n_0\
    );
\_carry_i_31__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_4\,
      I1 => \_carry_i_14__4_0\,
      I2 => \^iteration_reg[2]_5\,
      I3 => \^iteration_reg[0]_3\,
      I4 => \_carry_i_12__4_0\,
      I5 => \^iteration_reg[0]_4\,
      O => \_carry_i_31__2_n_0\
    );
\_carry_i_32__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_1\,
      I1 => \_carry_i_10__5_1\,
      I2 => \^iteration_reg[2]_2\,
      I3 => \^iteration_reg[2]_6\,
      I4 => \_carry_i_16__4_0\,
      I5 => \^iteration_reg[2]_7\,
      O => \_carry_i_32__1_n_0\
    );
\_carry_i_33__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_0\,
      I1 => \_carry_i_10__5_0\,
      I2 => \^iteration_reg[0]_1\,
      I3 => \^iteration_reg[3]_4\,
      I4 => \_carry_i_16__4_1\,
      I5 => \^iteration_reg[3]_5\,
      O => \_carry_i_33__1_n_0\
    );
\_carry_i_34__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_3\,
      I1 => \_carry_i_14__4_2\,
      I2 => \^iteration_reg[2]_3\,
      I3 => \^iteration_reg[0]_7\,
      I4 => \_carry_i_12__4_2\,
      I5 => \^iteration_reg[0]_6\,
      O => \_carry_i_34__1_n_0\
    );
\_carry_i_35__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_10\,
      I1 => \_carry_i_16__4_0\,
      I2 => \^iteration_reg[0]_11\,
      I3 => \^iteration_reg[3]_1\,
      I4 => \_carry_i_14__4_1\,
      I5 => \^iteration_reg[3]_2\,
      O => \_carry_i_35__2_n_0\
    );
\_carry_i_36__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_0\,
      I1 => \_carry_i_12__4_1\,
      I2 => \^iteration_reg[3]\,
      I3 => \^iteration_reg[3]_6\,
      I4 => \_carry_i_10__5_2\,
      I5 => \^iteration_reg[3]_7\,
      O => \_carry_i_36__2_n_0\
    );
\_carry_i_37__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_4\,
      I1 => \_carry_i_16__4_1\,
      I2 => \^iteration_reg[2]_5\,
      I3 => \^iteration_reg[0]_3\,
      I4 => \_carry_i_14__4_0\,
      I5 => \^iteration_reg[0]_4\,
      O => \_carry_i_37__2_n_0\
    );
\_carry_i_38__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_1\,
      I1 => \_carry_i_12__4_0\,
      I2 => \^iteration_reg[2]_2\,
      I3 => \^iteration_reg[2]_6\,
      I4 => \_carry_i_10__5_1\,
      I5 => \^iteration_reg[2]_7\,
      O => \_carry_i_38__1_n_0\
    );
\_carry_i_39__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_0\,
      I1 => \_carry_i_12__4_2\,
      I2 => \^iteration_reg[0]_1\,
      I3 => \^iteration_reg[3]_4\,
      I4 => \_carry_i_10__5_0\,
      I5 => \^iteration_reg[3]_5\,
      O => \_carry_i_39__1_n_0\
    );
\_carry_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \_carry__3_0\(1),
      I1 => \_carry_i_17__3\(0),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_1\,
      O => \reg_yin_reg[3]\(1)
    );
\_carry_i_40__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_3\,
      I1 => \_carry_i_16__4_2\,
      I2 => \^iteration_reg[2]_3\,
      I3 => \^iteration_reg[0]_7\,
      I4 => \_carry_i_14__4_2\,
      I5 => \^iteration_reg[0]_6\,
      O => \_carry_i_40__1_n_0\
    );
\_carry_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000001000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \_carry__3_0\(12),
      I5 => \_carry_i_17__3\(0),
      O => \^iteration_reg[0]_10\
    );
\_carry_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100010000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \_carry__3_0\(12),
      I5 => \_carry_i_17__3\(0),
      O => \^iteration_reg[0]_11\
    );
\_carry_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082000000000000"
    )
        port map (
      I0 => Q(3),
      I1 => \_carry__3_0\(12),
      I2 => \_carry_i_17__3\(0),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \^iteration_reg[3]_1\
    );
\_carry_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0028000000000000"
    )
        port map (
      I0 => Q(3),
      I1 => \_carry__3_0\(12),
      I2 => \_carry_i_17__3\(0),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \^iteration_reg[3]_2\
    );
\_carry_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082000000000000"
    )
        port map (
      I0 => Q(3),
      I1 => \_carry__3_0\(12),
      I2 => \_carry_i_17__3\(0),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \^iteration_reg[3]_0\
    );
\_carry_i_49__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0028000000000000"
    )
        port map (
      I0 => Q(3),
      I1 => \_carry__3_0\(12),
      I2 => \_carry_i_17__3\(0),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \^iteration_reg[3]\
    );
\_carry_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \_carry__3_0\(0),
      I1 => \_carry_i_17__3\(0),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_0\,
      O => \reg_yin_reg[3]\(0)
    );
\_carry_i_50__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200000000000000"
    )
        port map (
      I0 => Q(3),
      I1 => \_carry__3_0\(12),
      I2 => \_carry_i_17__3\(0),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \^iteration_reg[3]_6\
    );
\_carry_i_51__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2800000000000000"
    )
        port map (
      I0 => Q(3),
      I1 => \_carry__3_0\(12),
      I2 => \_carry_i_17__3\(0),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \^iteration_reg[3]_7\
    );
\_carry_i_52__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_17__3\(0),
      I4 => Q(1),
      I5 => Q(0),
      O => \^iteration_reg[2]_6\
    );
\_carry_i_53__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440000000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_17__3\(0),
      I4 => Q(1),
      I5 => Q(0),
      O => \^iteration_reg[2]_7\
    );
\_carry_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000900000000"
    )
        port map (
      I0 => \_carry_i_17__3\(0),
      I1 => \_carry__3_0\(12),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \^reg_xin_reg[19]\
    );
\_carry_i_9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008400000048"
    )
        port map (
      I0 => \_carry_i_12__4_2\,
      I1 => Q(0),
      I2 => \^sign_ope\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(1),
      O => \reg_xin_reg[5]\
    );
\i___33_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      O => \iteration_reg[3]_8\
    );
\i___34_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \_carry__3_0\(12),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      O => \^reg_yin_reg[19]_0\
    );
\reg_yin[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2__1_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(0),
      I3 => s_add(0),
      I4 => \reg_yin[18]_i_4__0_n_0\,
      O => D(0)
    );
\reg_yin[10]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2__1_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(10),
      I3 => s_add(10),
      I4 => \reg_yin[18]_i_4__0_n_0\,
      O => D(10)
    );
\reg_yin[11]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2__1_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(11),
      I3 => s_add(11),
      I4 => \reg_yin[18]_i_4__0_n_0\,
      O => D(11)
    );
\reg_yin[12]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2__1_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(12),
      I3 => s_add(12),
      I4 => \reg_yin[18]_i_4__0_n_0\,
      O => D(12)
    );
\reg_yin[13]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2__1_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(13),
      I3 => s_add(13),
      I4 => \reg_yin[18]_i_4__0_n_0\,
      O => D(13)
    );
\reg_yin[14]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2__1_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(14),
      I3 => s_add(14),
      I4 => \reg_yin[18]_i_4__0_n_0\,
      O => D(14)
    );
\reg_yin[15]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2__1_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(15),
      I3 => s_add(15),
      I4 => \reg_yin[18]_i_4__0_n_0\,
      O => D(15)
    );
\reg_yin[16]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2__1_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(16),
      I3 => s_add(16),
      I4 => \reg_yin[18]_i_4__0_n_0\,
      O => D(16)
    );
\reg_yin[17]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2__1_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(17),
      I3 => s_add(17),
      I4 => \reg_yin[18]_i_4__0_n_0\,
      O => D(17)
    );
\reg_yin[18]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2__1_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(18),
      I3 => s_add(18),
      I4 => \reg_yin[18]_i_4__0_n_0\,
      O => D(18)
    );
\reg_yin[18]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808000"
    )
        port map (
      I0 => \reg_yin_reg[18]_0\(0),
      I1 => s_add(19),
      I2 => s00_axi_aresetn,
      I3 => \reg_yin_reg[18]_1\(0),
      I4 => \reg_yin_reg[18]_1\(1),
      O => \reg_yin[18]_i_2__1_n_0\
    );
\reg_yin[18]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0E000"
    )
        port map (
      I0 => \reg_yin_reg[18]_0\(0),
      I1 => s_add(19),
      I2 => s00_axi_aresetn,
      I3 => \reg_yin_reg[18]_1\(0),
      I4 => \reg_yin_reg[18]_1\(1),
      O => \reg_yin[18]_i_4__0_n_0\
    );
\reg_yin[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2__1_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(1),
      I3 => s_add(1),
      I4 => \reg_yin[18]_i_4__0_n_0\,
      O => D(1)
    );
\reg_yin[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2__1_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(2),
      I3 => s_add(2),
      I4 => \reg_yin[18]_i_4__0_n_0\,
      O => D(2)
    );
\reg_yin[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2__1_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(3),
      I3 => s_add(3),
      I4 => \reg_yin[18]_i_4__0_n_0\,
      O => D(3)
    );
\reg_yin[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2__1_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(4),
      I3 => s_add(4),
      I4 => \reg_yin[18]_i_4__0_n_0\,
      O => D(4)
    );
\reg_yin[5]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2__1_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(5),
      I3 => s_add(5),
      I4 => \reg_yin[18]_i_4__0_n_0\,
      O => D(5)
    );
\reg_yin[6]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2__1_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(6),
      I3 => s_add(6),
      I4 => \reg_yin[18]_i_4__0_n_0\,
      O => D(6)
    );
\reg_yin[7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2__1_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(7),
      I3 => s_add(7),
      I4 => \reg_yin[18]_i_4__0_n_0\,
      O => D(7)
    );
\reg_yin[8]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2__1_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(8),
      I3 => s_add(8),
      I4 => \reg_yin[18]_i_4__0_n_0\,
      O => D(8)
    );
\reg_yin[9]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2__1_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(9),
      I3 => s_add(9),
      I4 => \reg_yin[18]_i_4__0_n_0\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_adder_35 is
  port (
    s_add : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \reg_xin_reg[15]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    S_OPE0 : in STD_LOGIC;
    I130 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_xin_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_xin_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_xin_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_xin_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_adder_35 : entity is "fxp_adder";
end design_1_axi_ikinematics_0_0_fxp_adder_35;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_adder_35 is
  signal \_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_3\ : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
\_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__1/i__carry_n_0\,
      CO(2) => \_inferred__1/i__carry_n_1\,
      CO(1) => \_inferred__1/i__carry_n_2\,
      CO(0) => \_inferred__1/i__carry_n_3\,
      CYINIT => S_OPE0,
      DI(3 downto 0) => I130(3 downto 0),
      O(3) => s_add(2),
      O(2) => \reg_xin_reg[15]\(0),
      O(1 downto 0) => s_add(1 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry_n_0\,
      CO(3) => \_inferred__1/i__carry__0_n_0\,
      CO(2) => \_inferred__1/i__carry__0_n_1\,
      CO(1) => \_inferred__1/i__carry__0_n_2\,
      CO(0) => \_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I130(7 downto 4),
      O(3) => s_add(3),
      O(2 downto 0) => \reg_xin_reg[15]\(3 downto 1),
      S(3 downto 0) => \reg_xin_reg[7]\(3 downto 0)
    );
\_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__0_n_0\,
      CO(3) => \_inferred__1/i__carry__1_n_0\,
      CO(2) => \_inferred__1/i__carry__1_n_1\,
      CO(1) => \_inferred__1/i__carry__1_n_2\,
      CO(0) => \_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I130(11 downto 8),
      O(3) => \reg_xin_reg[15]\(6),
      O(2) => s_add(4),
      O(1 downto 0) => \reg_xin_reg[15]\(5 downto 4),
      S(3 downto 0) => \reg_xin_reg[11]\(3 downto 0)
    );
\_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__1_n_0\,
      CO(3) => \_inferred__1/i__carry__2_n_0\,
      CO(2) => \_inferred__1/i__carry__2_n_1\,
      CO(1) => \_inferred__1/i__carry__2_n_2\,
      CO(0) => \_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I130(15 downto 12),
      O(3) => \reg_xin_reg[15]\(8),
      O(2 downto 1) => s_add(6 downto 5),
      O(0) => \reg_xin_reg[15]\(7),
      S(3 downto 0) => \reg_xin_reg[15]_0\(3 downto 0)
    );
\_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__2_n_0\,
      CO(3) => CO(0),
      CO(2) => \_inferred__1/i__carry__3_n_1\,
      CO(1) => \_inferred__1/i__carry__3_n_2\,
      CO(0) => \_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2 downto 0) => I130(18 downto 16),
      O(3) => O(0),
      O(2 downto 0) => s_add(9 downto 7),
      S(3 downto 0) => \reg_xin_reg[0]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_adder_36 is
  port (
    s_add : out STD_LOGIC_VECTOR ( 19 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    yadderout : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \Y_OUT_reg[3]\ : in STD_LOGIC;
    I131 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Y_OUT_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Y_OUT_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Y_OUT_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Y_OUT_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Y_OUT_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_adder_36 : entity is "fxp_adder";
end design_1_axi_ikinematics_0_0_fxp_adder_36;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_adder_36 is
  signal \_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \^s_add\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Y_OUT[0]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \Y_OUT[10]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \Y_OUT[11]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \Y_OUT[12]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \Y_OUT[13]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \Y_OUT[14]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \Y_OUT[15]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \Y_OUT[16]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \Y_OUT[17]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \Y_OUT[1]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \Y_OUT[2]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \Y_OUT[3]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \Y_OUT[4]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \Y_OUT[5]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \Y_OUT[6]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \Y_OUT[7]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \Y_OUT[8]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \Y_OUT[9]_i_1\ : label is "soft_lutpair195";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  s_add(19 downto 0) <= \^s_add\(19 downto 0);
\Y_OUT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^s_add\(0),
      I1 => \Y_OUT_reg[0]_0\(0),
      I2 => \^s_add\(19),
      O => yadderout(0)
    );
\Y_OUT[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^s_add\(10),
      I1 => \Y_OUT_reg[0]_0\(0),
      I2 => \^s_add\(19),
      O => yadderout(10)
    );
\Y_OUT[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^s_add\(11),
      I1 => \Y_OUT_reg[0]_0\(0),
      I2 => \^s_add\(19),
      O => yadderout(11)
    );
\Y_OUT[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^s_add\(12),
      I1 => \Y_OUT_reg[0]_0\(0),
      I2 => \^s_add\(19),
      O => yadderout(12)
    );
\Y_OUT[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^s_add\(13),
      I1 => \Y_OUT_reg[0]_0\(0),
      I2 => \^s_add\(19),
      O => yadderout(13)
    );
\Y_OUT[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^s_add\(14),
      I1 => \Y_OUT_reg[0]_0\(0),
      I2 => \^s_add\(19),
      O => yadderout(14)
    );
\Y_OUT[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^s_add\(15),
      I1 => \Y_OUT_reg[0]_0\(0),
      I2 => \^s_add\(19),
      O => yadderout(15)
    );
\Y_OUT[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^s_add\(16),
      I1 => \Y_OUT_reg[0]_0\(0),
      I2 => \^s_add\(19),
      O => yadderout(16)
    );
\Y_OUT[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^s_add\(17),
      I1 => \Y_OUT_reg[0]_0\(0),
      I2 => \^s_add\(19),
      O => yadderout(17)
    );
\Y_OUT[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^s_add\(18),
      I1 => \Y_OUT_reg[0]_0\(0),
      I2 => \^s_add\(19),
      O => yadderout(18)
    );
\Y_OUT[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^s_add\(1),
      I1 => \Y_OUT_reg[0]_0\(0),
      I2 => \^s_add\(19),
      O => yadderout(1)
    );
\Y_OUT[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^s_add\(2),
      I1 => \Y_OUT_reg[0]_0\(0),
      I2 => \^s_add\(19),
      O => yadderout(2)
    );
\Y_OUT[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^s_add\(3),
      I1 => \Y_OUT_reg[0]_0\(0),
      I2 => \^s_add\(19),
      O => yadderout(3)
    );
\Y_OUT[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^s_add\(4),
      I1 => \Y_OUT_reg[0]_0\(0),
      I2 => \^s_add\(19),
      O => yadderout(4)
    );
\Y_OUT[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^s_add\(5),
      I1 => \Y_OUT_reg[0]_0\(0),
      I2 => \^s_add\(19),
      O => yadderout(5)
    );
\Y_OUT[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^s_add\(6),
      I1 => \Y_OUT_reg[0]_0\(0),
      I2 => \^s_add\(19),
      O => yadderout(6)
    );
\Y_OUT[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^s_add\(7),
      I1 => \Y_OUT_reg[0]_0\(0),
      I2 => \^s_add\(19),
      O => yadderout(7)
    );
\Y_OUT[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^s_add\(8),
      I1 => \Y_OUT_reg[0]_0\(0),
      I2 => \^s_add\(19),
      O => yadderout(8)
    );
\Y_OUT[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \^s_add\(9),
      I1 => \Y_OUT_reg[0]_0\(0),
      I2 => \^s_add\(19),
      O => yadderout(9)
    );
\_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__1/i__carry_n_0\,
      CO(2) => \_inferred__1/i__carry_n_1\,
      CO(1) => \_inferred__1/i__carry_n_2\,
      CO(0) => \_inferred__1/i__carry_n_3\,
      CYINIT => \Y_OUT_reg[3]\,
      DI(3 downto 0) => I131(3 downto 0),
      O(3 downto 0) => \^s_add\(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry_n_0\,
      CO(3) => \_inferred__1/i__carry__0_n_0\,
      CO(2) => \_inferred__1/i__carry__0_n_1\,
      CO(1) => \_inferred__1/i__carry__0_n_2\,
      CO(0) => \_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I131(7 downto 4),
      O(3 downto 0) => \^s_add\(7 downto 4),
      S(3 downto 0) => \Y_OUT_reg[7]\(3 downto 0)
    );
\_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__0_n_0\,
      CO(3) => \_inferred__1/i__carry__1_n_0\,
      CO(2) => \_inferred__1/i__carry__1_n_1\,
      CO(1) => \_inferred__1/i__carry__1_n_2\,
      CO(0) => \_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I131(11 downto 8),
      O(3 downto 0) => \^s_add\(11 downto 8),
      S(3 downto 0) => \Y_OUT_reg[11]\(3 downto 0)
    );
\_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__1_n_0\,
      CO(3) => \_inferred__1/i__carry__2_n_0\,
      CO(2) => \_inferred__1/i__carry__2_n_1\,
      CO(1) => \_inferred__1/i__carry__2_n_2\,
      CO(0) => \_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I131(15 downto 12),
      O(3 downto 0) => \^s_add\(15 downto 12),
      S(3 downto 0) => \Y_OUT_reg[15]\(3 downto 0)
    );
\_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__2_n_0\,
      CO(3) => CO(0),
      CO(2) => \_inferred__1/i__carry__3_n_1\,
      CO(1) => \_inferred__1/i__carry__3_n_2\,
      CO(0) => \_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2 downto 0) => I131(18 downto 16),
      O(3 downto 0) => \^s_add\(19 downto 16),
      S(3 downto 0) => \Y_OUT_reg[0]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_adder_37 is
  port (
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    mux_zin : out STD_LOGIC_VECTOR ( 18 downto 0 );
    S_OPE0 : in STD_LOGIC;
    I128 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_zin_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_zin_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_zin_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_zin_reg[19]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    D : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_adder_37 : entity is "fxp_adder";
end design_1_axi_ikinematics_0_0_fxp_adder_37;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_adder_37 is
  signal \_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal s_add : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \NLW__inferred__0/i__carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
\_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__0/i__carry_n_0\,
      CO(2) => \_inferred__0/i__carry_n_1\,
      CO(1) => \_inferred__0/i__carry_n_2\,
      CO(0) => \_inferred__0/i__carry_n_3\,
      CYINIT => S_OPE0,
      DI(3 downto 0) => I128(3 downto 0),
      O(3 downto 0) => s_add(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry_n_0\,
      CO(3) => \_inferred__0/i__carry__0_n_0\,
      CO(2) => \_inferred__0/i__carry__0_n_1\,
      CO(1) => \_inferred__0/i__carry__0_n_2\,
      CO(0) => \_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I128(7 downto 4),
      O(3 downto 0) => s_add(7 downto 4),
      S(3 downto 0) => \reg_zin_reg[7]\(3 downto 0)
    );
\_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__0_n_0\,
      CO(3) => \_inferred__0/i__carry__1_n_0\,
      CO(2) => \_inferred__0/i__carry__1_n_1\,
      CO(1) => \_inferred__0/i__carry__1_n_2\,
      CO(0) => \_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I128(11 downto 8),
      O(3 downto 0) => s_add(11 downto 8),
      S(3 downto 0) => \reg_zin_reg[11]\(3 downto 0)
    );
\_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__1_n_0\,
      CO(3) => \_inferred__0/i__carry__2_n_0\,
      CO(2) => \_inferred__0/i__carry__2_n_1\,
      CO(1) => \_inferred__0/i__carry__2_n_2\,
      CO(0) => \_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I128(15 downto 12),
      O(3 downto 0) => s_add(15 downto 12),
      S(3 downto 0) => \reg_zin_reg[15]\(3 downto 0)
    );
\_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__2_n_0\,
      CO(3) => \NLW__inferred__0/i__carry__3_CO_UNCONNECTED\(3),
      CO(2) => \_inferred__0/i__carry__3_n_1\,
      CO(1) => \_inferred__0/i__carry__3_n_2\,
      CO(0) => \_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2 downto 0) => I128(18 downto 16),
      O(3) => O(0),
      O(2 downto 0) => s_add(18 downto 16),
      S(3) => '1',
      S(2 downto 0) => \reg_zin_reg[19]\(2 downto 0)
    );
\reg_zin[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => s_add(0),
      I1 => Q(0),
      I2 => Q(1),
      I3 => D(0),
      O => mux_zin(0)
    );
\reg_zin[10]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => s_add(10),
      I1 => Q(0),
      I2 => Q(1),
      I3 => D(10),
      O => mux_zin(10)
    );
\reg_zin[11]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => s_add(11),
      I1 => Q(0),
      I2 => Q(1),
      I3 => D(11),
      O => mux_zin(11)
    );
\reg_zin[12]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => s_add(12),
      I1 => Q(0),
      I2 => Q(1),
      I3 => D(12),
      O => mux_zin(12)
    );
\reg_zin[13]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => s_add(13),
      I1 => Q(0),
      I2 => Q(1),
      I3 => D(13),
      O => mux_zin(13)
    );
\reg_zin[14]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => s_add(14),
      I1 => Q(0),
      I2 => Q(1),
      I3 => D(14),
      O => mux_zin(14)
    );
\reg_zin[15]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => s_add(15),
      I1 => Q(0),
      I2 => Q(1),
      I3 => D(15),
      O => mux_zin(15)
    );
\reg_zin[16]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => s_add(16),
      I1 => Q(0),
      I2 => Q(1),
      I3 => D(16),
      O => mux_zin(16)
    );
\reg_zin[17]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => s_add(17),
      I1 => Q(0),
      I2 => Q(1),
      I3 => D(17),
      O => mux_zin(17)
    );
\reg_zin[18]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => s_add(18),
      I1 => Q(0),
      I2 => Q(1),
      I3 => D(18),
      O => mux_zin(18)
    );
\reg_zin[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => s_add(1),
      I1 => Q(0),
      I2 => Q(1),
      I3 => D(1),
      O => mux_zin(1)
    );
\reg_zin[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => s_add(2),
      I1 => Q(0),
      I2 => Q(1),
      I3 => D(2),
      O => mux_zin(2)
    );
\reg_zin[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => s_add(3),
      I1 => Q(0),
      I2 => Q(1),
      I3 => D(3),
      O => mux_zin(3)
    );
\reg_zin[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => s_add(4),
      I1 => Q(0),
      I2 => Q(1),
      I3 => D(4),
      O => mux_zin(4)
    );
\reg_zin[5]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => s_add(5),
      I1 => Q(0),
      I2 => Q(1),
      I3 => D(5),
      O => mux_zin(5)
    );
\reg_zin[6]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => s_add(6),
      I1 => Q(0),
      I2 => Q(1),
      I3 => D(6),
      O => mux_zin(6)
    );
\reg_zin[7]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => s_add(7),
      I1 => Q(0),
      I2 => Q(1),
      I3 => D(7),
      O => mux_zin(7)
    );
\reg_zin[8]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => s_add(8),
      I1 => Q(0),
      I2 => Q(1),
      I3 => D(8),
      O => mux_zin(8)
    );
\reg_zin[9]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => s_add(9),
      I1 => Q(0),
      I2 => Q(1),
      I3 => D(9),
      O => mux_zin(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_adder_38 is
  port (
    s_add : out STD_LOGIC_VECTOR ( 19 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    sign_ope : in STD_LOGIC;
    I117 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[18]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_adder_38 : entity is "fxp_adder";
end design_1_axi_ikinematics_0_0_fxp_adder_38;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_adder_38 is
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__1_n_0\ : STD_LOGIC;
  signal \_carry__1_n_1\ : STD_LOGIC;
  signal \_carry__1_n_2\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry__2_n_0\ : STD_LOGIC;
  signal \_carry__2_n_1\ : STD_LOGIC;
  signal \_carry__2_n_2\ : STD_LOGIC;
  signal \_carry__2_n_3\ : STD_LOGIC;
  signal \_carry__3_n_1\ : STD_LOGIC;
  signal \_carry__3_n_2\ : STD_LOGIC;
  signal \_carry__3_n_3\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => sign_ope,
      DI(3 downto 0) => I117(3 downto 0),
      O(3 downto 0) => s_add(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I117(7 downto 4),
      O(3 downto 0) => s_add(7 downto 4),
      S(3 downto 0) => \reg_yin_reg[7]\(3 downto 0)
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3) => \_carry__1_n_0\,
      CO(2) => \_carry__1_n_1\,
      CO(1) => \_carry__1_n_2\,
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I117(11 downto 8),
      O(3 downto 0) => s_add(11 downto 8),
      S(3 downto 0) => \reg_yin_reg[11]\(3 downto 0)
    );
\_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__1_n_0\,
      CO(3) => \_carry__2_n_0\,
      CO(2) => \_carry__2_n_1\,
      CO(1) => \_carry__2_n_2\,
      CO(0) => \_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I117(15 downto 12),
      O(3 downto 0) => s_add(15 downto 12),
      S(3 downto 0) => \reg_yin_reg[15]\(3 downto 0)
    );
\_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__2_n_0\,
      CO(3) => CO(0),
      CO(2) => \_carry__3_n_1\,
      CO(1) => \_carry__3_n_2\,
      CO(0) => \_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2 downto 0) => I117(18 downto 16),
      O(3 downto 0) => s_add(19 downto 16),
      S(3) => '1',
      S(2 downto 0) => \reg_yin_reg[18]\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_adder_39 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    mux_zin : out STD_LOGIC_VECTOR ( 18 downto 0 );
    zadderout : out STD_LOGIC_VECTOR ( 18 downto 0 );
    sign_ope : out STD_LOGIC;
    I119 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \Z_OUT_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Z_OUT_reg[18]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \_carry__3_0\ : in STD_LOGIC;
    \_carry__3_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_zin_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_carry_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_adder_39 : entity is "fxp_adder";
end design_1_axi_ikinematics_0_0_fxp_adder_39;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_adder_39 is
  signal S_OPE0 : STD_LOGIC;
  signal \_carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \_carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \_carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \_carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__1_i_1__6_n_0\ : STD_LOGIC;
  signal \_carry__1_i_2__6_n_0\ : STD_LOGIC;
  signal \_carry__1_i_3__6_n_0\ : STD_LOGIC;
  signal \_carry__1_i_4__6_n_0\ : STD_LOGIC;
  signal \_carry__1_n_0\ : STD_LOGIC;
  signal \_carry__1_n_1\ : STD_LOGIC;
  signal \_carry__1_n_2\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry__2_i_1__6_n_0\ : STD_LOGIC;
  signal \_carry__2_i_2__6_n_0\ : STD_LOGIC;
  signal \_carry__2_i_3__6_n_0\ : STD_LOGIC;
  signal \_carry__2_i_4__6_n_0\ : STD_LOGIC;
  signal \_carry__2_n_0\ : STD_LOGIC;
  signal \_carry__2_n_1\ : STD_LOGIC;
  signal \_carry__2_n_2\ : STD_LOGIC;
  signal \_carry__2_n_3\ : STD_LOGIC;
  signal \_carry__3_i_1__7_n_0\ : STD_LOGIC;
  signal \_carry__3_i_2__6_n_0\ : STD_LOGIC;
  signal \_carry__3_n_1\ : STD_LOGIC;
  signal \_carry__3_n_2\ : STD_LOGIC;
  signal \_carry__3_n_3\ : STD_LOGIC;
  signal \_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \_carry_i_3__6_n_0\ : STD_LOGIC;
  signal \_carry_i_4__6_n_0\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  signal s_add : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^sign_ope\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \Z_OUT[0]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \Z_OUT[10]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \Z_OUT[11]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \Z_OUT[12]_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \Z_OUT[13]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \Z_OUT[14]_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \Z_OUT[15]_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \Z_OUT[16]_i_1__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \Z_OUT[17]_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \Z_OUT[18]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \Z_OUT[1]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \Z_OUT[2]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \Z_OUT[3]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \Z_OUT[4]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \Z_OUT[5]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \Z_OUT[6]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \Z_OUT[7]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \Z_OUT[8]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \Z_OUT[9]_i_1__0\ : label is "soft_lutpair162";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \reg_zin[0]_i_1__0\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \reg_zin[10]_i_1__0\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \reg_zin[11]_i_1__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \reg_zin[12]_i_1__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \reg_zin[13]_i_1__0\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \reg_zin[14]_i_1__0\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \reg_zin[15]_i_1__0\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \reg_zin[16]_i_1__0\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \reg_zin[17]_i_1__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \reg_zin[18]_i_1__0\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \reg_zin[1]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \reg_zin[2]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \reg_zin[3]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \reg_zin[4]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \reg_zin[5]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \reg_zin[6]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \reg_zin[7]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \reg_zin[8]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \reg_zin[9]_i_1__0\ : label is "soft_lutpair162";
begin
  sign_ope <= \^sign_ope\;
\Z_OUT[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(0),
      I1 => \reg_zin_reg[0]\(0),
      I2 => s_add(19),
      O => zadderout(0)
    );
\Z_OUT[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(10),
      I1 => \reg_zin_reg[0]\(0),
      I2 => s_add(19),
      O => zadderout(10)
    );
\Z_OUT[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(11),
      I1 => \reg_zin_reg[0]\(0),
      I2 => s_add(19),
      O => zadderout(11)
    );
\Z_OUT[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(12),
      I1 => \reg_zin_reg[0]\(0),
      I2 => s_add(19),
      O => zadderout(12)
    );
\Z_OUT[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(13),
      I1 => \reg_zin_reg[0]\(0),
      I2 => s_add(19),
      O => zadderout(13)
    );
\Z_OUT[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(14),
      I1 => \reg_zin_reg[0]\(0),
      I2 => s_add(19),
      O => zadderout(14)
    );
\Z_OUT[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(15),
      I1 => \reg_zin_reg[0]\(0),
      I2 => s_add(19),
      O => zadderout(15)
    );
\Z_OUT[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(16),
      I1 => \reg_zin_reg[0]\(0),
      I2 => s_add(19),
      O => zadderout(16)
    );
\Z_OUT[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(17),
      I1 => \reg_zin_reg[0]\(0),
      I2 => s_add(19),
      O => zadderout(17)
    );
\Z_OUT[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(18),
      I1 => \reg_zin_reg[0]\(0),
      I2 => s_add(19),
      O => zadderout(18)
    );
\Z_OUT[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(1),
      I1 => \reg_zin_reg[0]\(0),
      I2 => s_add(19),
      O => zadderout(1)
    );
\Z_OUT[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(2),
      I1 => \reg_zin_reg[0]\(0),
      I2 => s_add(19),
      O => zadderout(2)
    );
\Z_OUT[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(3),
      I1 => \reg_zin_reg[0]\(0),
      I2 => s_add(19),
      O => zadderout(3)
    );
\Z_OUT[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(4),
      I1 => \reg_zin_reg[0]\(0),
      I2 => s_add(19),
      O => zadderout(4)
    );
\Z_OUT[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(5),
      I1 => \reg_zin_reg[0]\(0),
      I2 => s_add(19),
      O => zadderout(5)
    );
\Z_OUT[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(6),
      I1 => \reg_zin_reg[0]\(0),
      I2 => s_add(19),
      O => zadderout(6)
    );
\Z_OUT[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(7),
      I1 => \reg_zin_reg[0]\(0),
      I2 => s_add(19),
      O => zadderout(7)
    );
\Z_OUT[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(8),
      I1 => \reg_zin_reg[0]\(0),
      I2 => s_add(19),
      O => zadderout(8)
    );
\Z_OUT[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(9),
      I1 => \reg_zin_reg[0]\(0),
      I2 => s_add(19),
      O => zadderout(9)
    );
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => S_OPE0,
      DI(3 downto 0) => I119(3 downto 0),
      O(3 downto 0) => s_add(3 downto 0),
      S(3) => \_carry_i_2__6_n_0\,
      S(2) => \_carry_i_3__6_n_0\,
      S(1) => \_carry_i_4__6_n_0\,
      S(0) => \Z_OUT_reg[3]\(0)
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I119(7 downto 4),
      O(3 downto 0) => s_add(7 downto 4),
      S(3) => \_carry__0_i_1__6_n_0\,
      S(2) => \_carry__0_i_2__6_n_0\,
      S(1) => \_carry__0_i_3__6_n_0\,
      S(0) => \_carry__0_i_4__6_n_0\
    );
\_carry__0_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AA55555955"
    )
        port map (
      I0 => I119(7),
      I1 => \_carry_0\(3),
      I2 => \_carry_0\(2),
      I3 => \_carry_0\(0),
      I4 => \_carry_0\(1),
      I5 => \^sign_ope\,
      O => \_carry__0_i_1__6_n_0\
    );
\_carry__0_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AA55555955"
    )
        port map (
      I0 => I119(6),
      I1 => \_carry_0\(3),
      I2 => \_carry_0\(2),
      I3 => \_carry_0\(1),
      I4 => \_carry_0\(0),
      I5 => \^sign_ope\,
      O => \_carry__0_i_2__6_n_0\
    );
\_carry__0_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAA59555555"
    )
        port map (
      I0 => I119(5),
      I1 => \_carry_0\(3),
      I2 => \_carry_0\(2),
      I3 => \_carry_0\(1),
      I4 => \_carry_0\(0),
      I5 => \^sign_ope\,
      O => \_carry__0_i_3__6_n_0\
    );
\_carry__0_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA6AAAA55595555"
    )
        port map (
      I0 => I119(4),
      I1 => \_carry_0\(3),
      I2 => \_carry_0\(0),
      I3 => \_carry_0\(1),
      I4 => \_carry_0\(2),
      I5 => \^sign_ope\,
      O => \_carry__0_i_4__6_n_0\
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3) => \_carry__1_n_0\,
      CO(2) => \_carry__1_n_1\,
      CO(1) => \_carry__1_n_2\,
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I119(11 downto 8),
      O(3 downto 0) => s_add(11 downto 8),
      S(3) => \_carry__1_i_1__6_n_0\,
      S(2) => \_carry__1_i_2__6_n_0\,
      S(1) => \_carry__1_i_3__6_n_0\,
      S(0) => \_carry__1_i_4__6_n_0\
    );
\_carry__1_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AA55555955"
    )
        port map (
      I0 => I119(11),
      I1 => \_carry_0\(0),
      I2 => \_carry_0\(1),
      I3 => \_carry_0\(2),
      I4 => \_carry_0\(3),
      I5 => \^sign_ope\,
      O => \_carry__1_i_1__6_n_0\
    );
\_carry__1_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA6AA55555955"
    )
        port map (
      I0 => I119(10),
      I1 => \_carry_0\(1),
      I2 => \_carry_0\(0),
      I3 => \_carry_0\(2),
      I4 => \_carry_0\(3),
      I5 => \^sign_ope\,
      O => \_carry__1_i_2__6_n_0\
    );
\_carry__1_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAA55559555"
    )
        port map (
      I0 => I119(9),
      I1 => \_carry_0\(1),
      I2 => \_carry_0\(0),
      I3 => \_carry_0\(2),
      I4 => \_carry_0\(3),
      I5 => \^sign_ope\,
      O => \_carry__1_i_3__6_n_0\
    );
\_carry__1_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA655555559"
    )
        port map (
      I0 => I119(8),
      I1 => \_carry_0\(3),
      I2 => \_carry_0\(2),
      I3 => \_carry_0\(0),
      I4 => \_carry_0\(1),
      I5 => \^sign_ope\,
      O => \_carry__1_i_4__6_n_0\
    );
\_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__1_n_0\,
      CO(3) => \_carry__2_n_0\,
      CO(2) => \_carry__2_n_1\,
      CO(1) => \_carry__2_n_2\,
      CO(0) => \_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I119(15 downto 12),
      O(3 downto 0) => s_add(15 downto 12),
      S(3) => \_carry__2_i_1__6_n_0\,
      S(2) => \_carry__2_i_2__6_n_0\,
      S(1) => \_carry__2_i_3__6_n_0\,
      S(0) => \_carry__2_i_4__6_n_0\
    );
\_carry__2_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA9A55555565"
    )
        port map (
      I0 => I119(15),
      I1 => \_carry_0\(2),
      I2 => \_carry_0\(0),
      I3 => \_carry_0\(1),
      I4 => \_carry_0\(3),
      I5 => \^sign_ope\,
      O => \_carry__2_i_1__6_n_0\
    );
\_carry__2_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA9A55555565"
    )
        port map (
      I0 => I119(14),
      I1 => \_carry_0\(2),
      I2 => \_carry_0\(1),
      I3 => \_carry_0\(0),
      I4 => \_carry_0\(3),
      I5 => \^sign_ope\,
      O => \_carry__2_i_2__6_n_0\
    );
\_carry__2_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA9AAA55556555"
    )
        port map (
      I0 => I119(13),
      I1 => \_carry_0\(2),
      I2 => \_carry_0\(1),
      I3 => \_carry_0\(0),
      I4 => \_carry_0\(3),
      I5 => \^sign_ope\,
      O => \_carry__2_i_3__6_n_0\
    );
\_carry__2_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAA9AA55555655"
    )
        port map (
      I0 => I119(12),
      I1 => \_carry_0\(0),
      I2 => \_carry_0\(1),
      I3 => \_carry_0\(2),
      I4 => \_carry_0\(3),
      I5 => \^sign_ope\,
      O => \_carry__2_i_4__6_n_0\
    );
\_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__2_n_0\,
      CO(3) => CO(0),
      CO(2) => \_carry__3_n_1\,
      CO(1) => \_carry__3_n_2\,
      CO(0) => \_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => I119(18),
      DI(2) => \_carry__3_i_1__7_n_0\,
      DI(1 downto 0) => I119(17 downto 16),
      O(3 downto 0) => s_add(19 downto 16),
      S(3 downto 1) => \Z_OUT_reg[18]\(2 downto 0),
      S(0) => \_carry__3_i_2__6_n_0\
    );
\_carry__3_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \_carry__3_1\,
      I1 => \_carry__3_0\,
      O => \_carry__3_i_1__7_n_0\
    );
\_carry__3_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAA955555556"
    )
        port map (
      I0 => I119(16),
      I1 => \_carry_0\(2),
      I2 => \_carry_0\(0),
      I3 => \_carry_0\(1),
      I4 => \_carry_0\(3),
      I5 => \^sign_ope\,
      O => \_carry__3_i_2__6_n_0\
    );
\_carry_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \_carry__3_0\,
      I1 => \_carry__3_1\,
      O => S_OPE0
    );
\_carry_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \_carry__3_1\,
      I1 => \_carry__3_0\,
      O => \^sign_ope\
    );
\_carry_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAA55955555"
    )
        port map (
      I0 => I119(3),
      I1 => \_carry_0\(3),
      I2 => \_carry_0\(0),
      I3 => \_carry_0\(1),
      I4 => \_carry_0\(2),
      I5 => \^sign_ope\,
      O => \_carry_i_2__6_n_0\
    );
\_carry_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6AAAAA55955555"
    )
        port map (
      I0 => I119(2),
      I1 => \_carry_0\(3),
      I2 => \_carry_0\(1),
      I3 => \_carry_0\(0),
      I4 => \_carry_0\(2),
      I5 => \^sign_ope\,
      O => \_carry_i_3__6_n_0\
    );
\_carry_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAA95555555"
    )
        port map (
      I0 => I119(1),
      I1 => \_carry_0\(3),
      I2 => \_carry_0\(1),
      I3 => \_carry_0\(0),
      I4 => \_carry_0\(2),
      I5 => \^sign_ope\,
      O => \_carry_i_4__6_n_0\
    );
\reg_zin[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s_add(19),
      I3 => \reg_zin_reg[0]\(0),
      I4 => s_add(0),
      O => mux_zin(0)
    );
\reg_zin[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s_add(19),
      I3 => \reg_zin_reg[0]\(0),
      I4 => s_add(10),
      O => mux_zin(10)
    );
\reg_zin[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s_add(19),
      I3 => \reg_zin_reg[0]\(0),
      I4 => s_add(11),
      O => mux_zin(11)
    );
\reg_zin[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s_add(19),
      I3 => \reg_zin_reg[0]\(0),
      I4 => s_add(12),
      O => mux_zin(12)
    );
\reg_zin[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s_add(19),
      I3 => \reg_zin_reg[0]\(0),
      I4 => s_add(13),
      O => mux_zin(13)
    );
\reg_zin[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s_add(19),
      I3 => \reg_zin_reg[0]\(0),
      I4 => s_add(14),
      O => mux_zin(14)
    );
\reg_zin[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s_add(19),
      I3 => \reg_zin_reg[0]\(0),
      I4 => s_add(15),
      O => mux_zin(15)
    );
\reg_zin[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s_add(19),
      I3 => \reg_zin_reg[0]\(0),
      I4 => s_add(16),
      O => mux_zin(16)
    );
\reg_zin[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s_add(19),
      I3 => \reg_zin_reg[0]\(0),
      I4 => s_add(17),
      O => mux_zin(17)
    );
\reg_zin[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s_add(19),
      I3 => \reg_zin_reg[0]\(0),
      I4 => s_add(18),
      O => mux_zin(18)
    );
\reg_zin[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s_add(19),
      I3 => \reg_zin_reg[0]\(0),
      I4 => s_add(1),
      O => mux_zin(1)
    );
\reg_zin[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s_add(19),
      I3 => \reg_zin_reg[0]\(0),
      I4 => s_add(2),
      O => mux_zin(2)
    );
\reg_zin[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s_add(19),
      I3 => \reg_zin_reg[0]\(0),
      I4 => s_add(3),
      O => mux_zin(3)
    );
\reg_zin[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s_add(19),
      I3 => \reg_zin_reg[0]\(0),
      I4 => s_add(4),
      O => mux_zin(4)
    );
\reg_zin[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s_add(19),
      I3 => \reg_zin_reg[0]\(0),
      I4 => s_add(5),
      O => mux_zin(5)
    );
\reg_zin[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s_add(19),
      I3 => \reg_zin_reg[0]\(0),
      I4 => s_add(6),
      O => mux_zin(6)
    );
\reg_zin[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s_add(19),
      I3 => \reg_zin_reg[0]\(0),
      I4 => s_add(7),
      O => mux_zin(7)
    );
\reg_zin[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s_add(19),
      I3 => \reg_zin_reg[0]\(0),
      I4 => s_add(8),
      O => mux_zin(8)
    );
\reg_zin[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => s_add(19),
      I3 => \reg_zin_reg[0]\(0),
      I4 => s_add(9),
      O => mux_zin(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_adder_40 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \iteration_reg[1]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[3]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[3]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[3]_1\ : out STD_LOGIC;
    \FSM_onehot_state_reg[3]_2\ : out STD_LOGIC;
    \FSM_onehot_state_reg[3]_3\ : out STD_LOGIC;
    \FSM_onehot_state_reg[3]_4\ : out STD_LOGIC;
    \FSM_onehot_state_reg[3]_5\ : out STD_LOGIC;
    \FSM_onehot_state_reg[3]_6\ : out STD_LOGIC;
    \FSM_onehot_state_reg[3]_7\ : out STD_LOGIC;
    \FSM_onehot_state_reg[3]_8\ : out STD_LOGIC;
    \FSM_onehot_state_reg[3]_9\ : out STD_LOGIC;
    \FSM_onehot_state_reg[3]_10\ : out STD_LOGIC;
    \FSM_onehot_state_reg[3]_11\ : out STD_LOGIC;
    \FSM_onehot_state_reg[3]_12\ : out STD_LOGIC;
    \FSM_onehot_state_reg[3]_13\ : out STD_LOGIC;
    \FSM_onehot_state_reg[3]_14\ : out STD_LOGIC;
    \FSM_onehot_state_reg[3]_15\ : out STD_LOGIC;
    \FSM_onehot_state_reg[3]_16\ : out STD_LOGIC;
    \FSM_onehot_state_reg[3]_17\ : out STD_LOGIC;
    \reg_xin_reg[3]\ : in STD_LOGIC;
    reg_xin : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \reg_xin_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_inferred__1/i__carry__3_0\ : in STD_LOGIC;
    reg_yin : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \reg_xin_reg[18]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_xin_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_xin_reg[18]_1\ : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_adder_40 : entity is "fxp_adder";
end design_1_axi_ikinematics_0_0_fxp_adder_40;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_adder_40 is
  signal \_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \i__carry__0_i_10__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__13_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__13_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__13_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__12_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_9__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_10__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__13_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__13_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__13_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__13_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_9__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__13_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__13_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_7__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_8__2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_5__2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_10__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_11__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_12__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_13__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_14__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_15__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_16__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_17__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_18_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__1_n_0\ : STD_LOGIC;
  signal s_add : STD_LOGIC_VECTOR ( 19 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i__carry__0_i_7__2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \i__carry__0_i_8__2\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \i__carry__1_i_7__2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \i__carry__1_i_8__2\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \i__carry__2_i_8__2\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \i__carry__3_i_6__1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \i__carry_i_7__1\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \i__carry_i_8__1\ : label is "soft_lutpair122";
begin
\_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__1/i__carry_n_0\,
      CO(2) => \_inferred__1/i__carry_n_1\,
      CO(1) => \_inferred__1/i__carry_n_2\,
      CO(0) => \_inferred__1/i__carry_n_3\,
      CYINIT => \reg_xin_reg[3]\,
      DI(3 downto 0) => reg_xin(3 downto 0),
      O(3 downto 0) => s_add(3 downto 0),
      S(3) => \i__carry_i_1__13_n_0\,
      S(2) => \i__carry_i_2__12_n_0\,
      S(1) => \i__carry_i_3__2_n_0\,
      S(0) => \i__carry_i_4__2_n_0\
    );
\_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry_n_0\,
      CO(3) => \_inferred__1/i__carry__0_n_0\,
      CO(2) => \_inferred__1/i__carry__0_n_1\,
      CO(1) => \_inferred__1/i__carry__0_n_2\,
      CO(0) => \_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => reg_xin(7 downto 4),
      O(3 downto 0) => s_add(7 downto 4),
      S(3) => \i__carry__0_i_1__13_n_0\,
      S(2) => \i__carry__0_i_2__13_n_0\,
      S(1) => \i__carry__0_i_3__13_n_0\,
      S(0) => \i__carry__0_i_4__12_n_0\
    );
\_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__0_n_0\,
      CO(3) => \_inferred__1/i__carry__1_n_0\,
      CO(2) => \_inferred__1/i__carry__1_n_1\,
      CO(1) => \_inferred__1/i__carry__1_n_2\,
      CO(0) => \_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => reg_xin(11 downto 8),
      O(3 downto 0) => s_add(11 downto 8),
      S(3) => \i__carry__1_i_1__13_n_0\,
      S(2) => \i__carry__1_i_2__13_n_0\,
      S(1) => \i__carry__1_i_3__13_n_0\,
      S(0) => \i__carry__1_i_4__13_n_0\
    );
\_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__1_n_0\,
      CO(3) => \_inferred__1/i__carry__2_n_0\,
      CO(2) => \_inferred__1/i__carry__2_n_1\,
      CO(1) => \_inferred__1/i__carry__2_n_2\,
      CO(0) => \_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => reg_xin(15 downto 12),
      O(3 downto 0) => s_add(15 downto 12),
      S(3) => \i__carry__2_i_1__2_n_0\,
      S(2) => \i__carry__2_i_2__2_n_0\,
      S(1) => \i__carry__2_i_3__13_n_0\,
      S(0) => \i__carry__2_i_4__13_n_0\
    );
\_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__2_n_0\,
      CO(3) => CO(0),
      CO(2) => \_inferred__1/i__carry__3_n_1\,
      CO(1) => \_inferred__1/i__carry__3_n_2\,
      CO(0) => \_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \i__carry__3_i_1__2_n_0\,
      DI(2 downto 0) => reg_xin(18 downto 16),
      O(3 downto 0) => s_add(19 downto 16),
      S(3) => \reg_xin_reg[0]\(0),
      S(2) => \i__carry__3_i_2__3_n_0\,
      S(1) => \i__carry__3_i_3__3_n_0\,
      S(0) => \i__carry__3_i_4__2_n_0\
    );
\i___32_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFEEF"
    )
        port map (
      I0 => Q(1),
      I1 => Q(3),
      I2 => \reg_xin_reg[3]\,
      I3 => reg_yin(18),
      I4 => Q(2),
      I5 => Q(0),
      O => \iteration_reg[1]\
    );
\i__carry__0_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0344037730BB3088"
    )
        port map (
      I0 => reg_yin(11),
      I1 => Q(2),
      I2 => reg_yin(15),
      I3 => Q(3),
      I4 => reg_yin(7),
      I5 => \reg_xin_reg[3]\,
      O => \i__carry__0_i_10__1_n_0\
    );
\i__carry__0_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF47B8FF0047B8"
    )
        port map (
      I0 => \i__carry__0_i_5__2_n_0\,
      I1 => Q(1),
      I2 => \i__carry__0_i_6__2_n_0\,
      I3 => reg_xin(7),
      I4 => Q(0),
      I5 => \i__carry__0_i_7__2_n_0\,
      O => \i__carry__0_i_1__13_n_0\
    );
\i__carry__0_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B847B800FFFF00"
    )
        port map (
      I0 => \i__carry__0_i_5__2_n_0\,
      I1 => Q(1),
      I2 => \i__carry__0_i_6__2_n_0\,
      I3 => reg_xin(6),
      I4 => \i__carry__0_i_8__2_n_0\,
      I5 => Q(0),
      O => \i__carry__0_i_2__13_n_0\
    );
\i__carry__0_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF47B8FF0047B8"
    )
        port map (
      I0 => \i__carry__0_i_6__2_n_0\,
      I1 => Q(1),
      I2 => \i__carry_i_5__1_n_0\,
      I3 => reg_xin(5),
      I4 => Q(0),
      I5 => \i__carry__0_i_8__2_n_0\,
      O => \i__carry__0_i_3__13_n_0\
    );
\i__carry__0_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B847B800FFFF00"
    )
        port map (
      I0 => \i__carry__0_i_6__2_n_0\,
      I1 => Q(1),
      I2 => \i__carry_i_5__1_n_0\,
      I3 => reg_xin(4),
      I4 => \i__carry_i_7__1_n_0\,
      I5 => Q(0),
      O => \i__carry__0_i_4__12_n_0\
    );
\i__carry__0_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0344037730BB3088"
    )
        port map (
      I0 => reg_yin(12),
      I1 => Q(2),
      I2 => reg_yin(16),
      I3 => Q(3),
      I4 => reg_yin(8),
      I5 => \reg_xin_reg[3]\,
      O => \i__carry__0_i_5__2_n_0\
    );
\i__carry__0_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFF47B80000"
    )
        port map (
      I0 => reg_yin(18),
      I1 => Q(3),
      I2 => reg_yin(10),
      I3 => \reg_xin_reg[3]\,
      I4 => Q(2),
      I5 => \i__carry_i_13__1_n_0\,
      O => \i__carry__0_i_6__2_n_0\
    );
\i__carry__0_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_9__1_n_0\,
      I1 => Q(1),
      I2 => \i__carry__0_i_10__1_n_0\,
      O => \i__carry__0_i_7__2_n_0\
    );
\i__carry__0_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_10__1_n_0\,
      I1 => Q(1),
      I2 => \i__carry_i_14__1_n_0\,
      O => \i__carry__0_i_8__2_n_0\
    );
\i__carry__0_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0344037730BB3088"
    )
        port map (
      I0 => reg_yin(13),
      I1 => Q(2),
      I2 => reg_yin(17),
      I3 => Q(3),
      I4 => reg_yin(9),
      I5 => \reg_xin_reg[3]\,
      O => \i__carry__0_i_9__1_n_0\
    );
\i__carry__1_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004B78"
    )
        port map (
      I0 => reg_yin(15),
      I1 => Q(2),
      I2 => \reg_xin_reg[3]\,
      I3 => reg_yin(11),
      I4 => Q(3),
      O => \i__carry__1_i_10__2_n_0\
    );
\i__carry__1_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF47B8FF0047B8"
    )
        port map (
      I0 => \i__carry__1_i_5__2_n_0\,
      I1 => Q(1),
      I2 => \i__carry__1_i_6__2_n_0\,
      I3 => reg_xin(11),
      I4 => Q(0),
      I5 => \i__carry__1_i_7__2_n_0\,
      O => \i__carry__1_i_1__13_n_0\
    );
\i__carry__1_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B847B800FFFF00"
    )
        port map (
      I0 => \i__carry__1_i_5__2_n_0\,
      I1 => Q(1),
      I2 => \i__carry__1_i_6__2_n_0\,
      I3 => reg_xin(10),
      I4 => \i__carry__1_i_8__2_n_0\,
      I5 => Q(0),
      O => \i__carry__1_i_2__13_n_0\
    );
\i__carry__1_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF47B8FF0047B8"
    )
        port map (
      I0 => \i__carry__1_i_6__2_n_0\,
      I1 => Q(1),
      I2 => \i__carry__0_i_5__2_n_0\,
      I3 => reg_xin(9),
      I4 => Q(0),
      I5 => \i__carry__1_i_8__2_n_0\,
      O => \i__carry__1_i_3__13_n_0\
    );
\i__carry__1_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B847B800FFFF00"
    )
        port map (
      I0 => \i__carry__1_i_6__2_n_0\,
      I1 => Q(1),
      I2 => \i__carry__0_i_5__2_n_0\,
      I3 => reg_xin(8),
      I4 => \i__carry__0_i_7__2_n_0\,
      I5 => Q(0),
      O => \i__carry__1_i_4__13_n_0\
    );
\i__carry__1_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004B78"
    )
        port map (
      I0 => reg_yin(16),
      I1 => Q(2),
      I2 => \reg_xin_reg[3]\,
      I3 => reg_yin(12),
      I4 => Q(3),
      O => \i__carry__1_i_5__2_n_0\
    );
\i__carry__1_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0344037730BB3088"
    )
        port map (
      I0 => reg_yin(14),
      I1 => Q(2),
      I2 => reg_yin(18),
      I3 => Q(3),
      I4 => reg_yin(10),
      I5 => \reg_xin_reg[3]\,
      O => \i__carry__1_i_6__2_n_0\
    );
\i__carry__1_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_9__2_n_0\,
      I1 => Q(1),
      I2 => \i__carry__1_i_10__2_n_0\,
      O => \i__carry__1_i_7__2_n_0\
    );
\i__carry__1_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_10__2_n_0\,
      I1 => Q(1),
      I2 => \i__carry__0_i_9__1_n_0\,
      O => \i__carry__1_i_8__2_n_0\
    );
\i__carry__1_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004B78"
    )
        port map (
      I0 => reg_yin(17),
      I1 => Q(2),
      I2 => \reg_xin_reg[3]\,
      I3 => reg_yin(13),
      I4 => Q(3),
      O => \i__carry__1_i_9__2_n_0\
    );
\i__carry__2_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => reg_xin(15),
      I1 => \i__carry__2_i_5__2_n_0\,
      I2 => Q(0),
      I3 => \i__carry__2_i_6__2_n_0\,
      O => \i__carry__2_i_1__2_n_0\
    );
\i__carry__2_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => reg_xin(14),
      I1 => \i__carry__2_i_7__2_n_0\,
      I2 => Q(0),
      I3 => \i__carry__2_i_5__2_n_0\,
      O => \i__carry__2_i_2__2_n_0\
    );
\i__carry__2_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF47B8FF0047B8"
    )
        port map (
      I0 => \i__carry__2_i_8__2_n_0\,
      I1 => Q(1),
      I2 => \i__carry__1_i_5__2_n_0\,
      I3 => reg_xin(13),
      I4 => Q(0),
      I5 => \i__carry__2_i_7__2_n_0\,
      O => \i__carry__2_i_3__13_n_0\
    );
\i__carry__2_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B847B800FFFF00"
    )
        port map (
      I0 => \i__carry__2_i_8__2_n_0\,
      I1 => Q(1),
      I2 => \i__carry__1_i_5__2_n_0\,
      I3 => reg_xin(12),
      I4 => \i__carry__1_i_7__2_n_0\,
      I5 => Q(0),
      O => \i__carry__2_i_4__13_n_0\
    );
\i__carry__2_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014FFFF00140000"
    )
        port map (
      I0 => Q(3),
      I1 => \reg_xin_reg[3]\,
      I2 => reg_yin(16),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \i__carry__2_i_8__2_n_0\,
      O => \i__carry__2_i_5__2_n_0\
    );
\i__carry__2_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000040B0708"
    )
        port map (
      I0 => reg_yin(17),
      I1 => Q(1),
      I2 => Q(3),
      I3 => \reg_xin_reg[3]\,
      I4 => reg_yin(15),
      I5 => Q(2),
      O => \i__carry__2_i_6__2_n_0\
    );
\i__carry__2_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0014FFFF00140000"
    )
        port map (
      I0 => Q(3),
      I1 => \reg_xin_reg[3]\,
      I2 => reg_yin(15),
      I3 => Q(2),
      I4 => Q(1),
      I5 => \i__carry__1_i_9__2_n_0\,
      O => \i__carry__2_i_7__2_n_0\
    );
\i__carry__2_i_8__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004B78"
    )
        port map (
      I0 => reg_yin(18),
      I1 => Q(2),
      I2 => \reg_xin_reg[3]\,
      I3 => reg_yin(14),
      I4 => Q(3),
      O => \i__carry__2_i_8__2_n_0\
    );
\i__carry__3_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \_inferred__1/i__carry__3_0\,
      O => \i__carry__3_i_1__2_n_0\
    );
\i__carry__3_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A656A6A6"
    )
        port map (
      I0 => reg_xin(18),
      I1 => \i__carry__3_i_5__2_n_0\,
      I2 => Q(0),
      I3 => Q(1),
      I4 => \i__carry__3_i_6__1_n_0\,
      O => \i__carry__3_i_2__3_n_0\
    );
\i__carry__3_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => reg_xin(17),
      I1 => \i__carry__3_i_7__0_n_0\,
      I2 => Q(0),
      I3 => \i__carry__3_i_5__2_n_0\,
      O => \i__carry__3_i_3__3_n_0\
    );
\i__carry__3_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => reg_xin(16),
      I1 => \i__carry__2_i_6__2_n_0\,
      I2 => Q(0),
      I3 => \i__carry__3_i_7__0_n_0\,
      O => \i__carry__3_i_4__2_n_0\
    );
\i__carry__3_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000014"
    )
        port map (
      I0 => Q(2),
      I1 => reg_yin(17),
      I2 => \reg_xin_reg[3]\,
      I3 => Q(3),
      I4 => Q(1),
      O => \i__carry__3_i_5__2_n_0\
    );
\i__carry__3_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => Q(3),
      I1 => \reg_xin_reg[3]\,
      I2 => reg_yin(18),
      I3 => Q(2),
      O => \i__carry__3_i_6__1_n_0\
    );
\i__carry__3_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000040B0708"
    )
        port map (
      I0 => reg_yin(18),
      I1 => Q(1),
      I2 => Q(3),
      I3 => \reg_xin_reg[3]\,
      I4 => reg_yin(16),
      I5 => Q(2),
      O => \i__carry__3_i_7__0_n_0\
    );
\i__carry_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"505F3F3FAFA0C0C0"
    )
        port map (
      I0 => reg_yin(11),
      I1 => reg_yin(3),
      I2 => Q(2),
      I3 => reg_yin(7),
      I4 => Q(3),
      I5 => \reg_xin_reg[3]\,
      O => \i__carry_i_10__1_n_0\
    );
\i__carry_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88B8BB8BBBB888"
    )
        port map (
      I0 => \i__carry_i_17__0_n_0\,
      I1 => Q(2),
      I2 => reg_yin(9),
      I3 => Q(3),
      I4 => \reg_xin_reg[3]\,
      I5 => reg_yin(1),
      O => \i__carry_i_11__2_n_0\
    );
\i__carry_i_12__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => reg_yin(12),
      I1 => Q(3),
      I2 => reg_yin(4),
      I3 => \reg_xin_reg[3]\,
      O => \i__carry_i_12__1_n_0\
    );
\i__carry_i_13__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => reg_yin(14),
      I1 => Q(3),
      I2 => reg_yin(6),
      I3 => \reg_xin_reg[3]\,
      O => \i__carry_i_13__1_n_0\
    );
\i__carry_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFF47B80000"
    )
        port map (
      I0 => reg_yin(17),
      I1 => Q(3),
      I2 => reg_yin(9),
      I3 => \reg_xin_reg[3]\,
      I4 => Q(2),
      I5 => \i__carry_i_17__0_n_0\,
      O => \i__carry_i_14__1_n_0\
    );
\i__carry_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFF47B80000"
    )
        port map (
      I0 => reg_yin(15),
      I1 => Q(3),
      I2 => reg_yin(7),
      I3 => \reg_xin_reg[3]\,
      I4 => Q(2),
      I5 => \i__carry_i_18_n_0\,
      O => \i__carry_i_15__1_n_0\
    );
\i__carry_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88B8BB8BBBB888"
    )
        port map (
      I0 => \i__carry_i_12__1_n_0\,
      I1 => Q(2),
      I2 => reg_yin(8),
      I3 => Q(3),
      I4 => \reg_xin_reg[3]\,
      I5 => reg_yin(0),
      O => \i__carry_i_16__1_n_0\
    );
\i__carry_i_17__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"47B8"
    )
        port map (
      I0 => reg_yin(13),
      I1 => Q(3),
      I2 => reg_yin(5),
      I3 => \reg_xin_reg[3]\,
      O => \i__carry_i_17__0_n_0\
    );
\i__carry_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B78"
    )
        port map (
      I0 => reg_yin(11),
      I1 => Q(3),
      I2 => \reg_xin_reg[3]\,
      I3 => reg_yin(3),
      O => \i__carry_i_18_n_0\
    );
\i__carry_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF47B8FF0047B8"
    )
        port map (
      I0 => \i__carry_i_5__1_n_0\,
      I1 => Q(1),
      I2 => \i__carry_i_6__1_n_0\,
      I3 => reg_xin(3),
      I4 => Q(0),
      I5 => \i__carry_i_7__1_n_0\,
      O => \i__carry_i_1__13_n_0\
    );
\i__carry_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B847B800FFFF00"
    )
        port map (
      I0 => \i__carry_i_5__1_n_0\,
      I1 => Q(1),
      I2 => \i__carry_i_6__1_n_0\,
      I3 => reg_xin(2),
      I4 => \i__carry_i_8__1_n_0\,
      I5 => Q(0),
      O => \i__carry_i_2__12_n_0\
    );
\i__carry_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => reg_xin(1),
      I1 => \i__carry_i_9__1_n_0\,
      I2 => Q(0),
      I3 => \i__carry_i_8__1_n_0\,
      O => \i__carry_i_3__2_n_0\
    );
\i__carry_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => reg_xin(0),
      I1 => \i__carry_i_10__1_n_0\,
      I2 => Q(1),
      I3 => \i__carry_i_11__2_n_0\,
      I4 => Q(0),
      I5 => \i__carry_i_9__1_n_0\,
      O => \i__carry_i_4__2_n_0\
    );
\i__carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B8FFFF47B80000"
    )
        port map (
      I0 => reg_yin(16),
      I1 => Q(3),
      I2 => reg_yin(8),
      I3 => \reg_xin_reg[3]\,
      I4 => Q(2),
      I5 => \i__carry_i_12__1_n_0\,
      O => \i__carry_i_5__1_n_0\
    );
\i__carry_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88B8BB8BBBB888"
    )
        port map (
      I0 => \i__carry_i_13__1_n_0\,
      I1 => Q(2),
      I2 => reg_yin(10),
      I3 => Q(3),
      I4 => \reg_xin_reg[3]\,
      I5 => reg_yin(2),
      O => \i__carry_i_6__1_n_0\
    );
\i__carry_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_14__1_n_0\,
      I1 => Q(1),
      I2 => \i__carry_i_15__1_n_0\,
      O => \i__carry_i_7__1_n_0\
    );
\i__carry_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_15__1_n_0\,
      I1 => Q(1),
      I2 => \i__carry_i_11__2_n_0\,
      O => \i__carry_i_8__1_n_0\
    );
\i__carry_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_6__1_n_0\,
      I1 => Q(1),
      I2 => \i__carry_i_16__1_n_0\,
      O => \i__carry_i_9__1_n_0\
    );
\reg_xin[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCC0FDD5FCC0A880"
    )
        port map (
      I0 => \reg_xin_reg[18]\(0),
      I1 => s_add(19),
      I2 => s_add(0),
      I3 => \reg_xin_reg[18]_0\(0),
      I4 => \reg_xin_reg[18]\(1),
      I5 => \reg_xin_reg[18]_1\(0),
      O => \FSM_onehot_state_reg[3]_17\
    );
\reg_xin[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCC0FDD5FCC0A880"
    )
        port map (
      I0 => \reg_xin_reg[18]\(0),
      I1 => s_add(19),
      I2 => s_add(10),
      I3 => \reg_xin_reg[18]_0\(0),
      I4 => \reg_xin_reg[18]\(1),
      I5 => \reg_xin_reg[18]_1\(10),
      O => \FSM_onehot_state_reg[3]_7\
    );
\reg_xin[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCC0FDD5FCC0A880"
    )
        port map (
      I0 => \reg_xin_reg[18]\(0),
      I1 => s_add(19),
      I2 => s_add(11),
      I3 => \reg_xin_reg[18]_0\(0),
      I4 => \reg_xin_reg[18]\(1),
      I5 => \reg_xin_reg[18]_1\(11),
      O => \FSM_onehot_state_reg[3]_6\
    );
\reg_xin[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCC0FDD5FCC0A880"
    )
        port map (
      I0 => \reg_xin_reg[18]\(0),
      I1 => s_add(19),
      I2 => s_add(12),
      I3 => \reg_xin_reg[18]_0\(0),
      I4 => \reg_xin_reg[18]\(1),
      I5 => \reg_xin_reg[18]_1\(12),
      O => \FSM_onehot_state_reg[3]_5\
    );
\reg_xin[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCC0FDD5FCC0A880"
    )
        port map (
      I0 => \reg_xin_reg[18]\(0),
      I1 => s_add(19),
      I2 => s_add(13),
      I3 => \reg_xin_reg[18]_0\(0),
      I4 => \reg_xin_reg[18]\(1),
      I5 => \reg_xin_reg[18]_1\(13),
      O => \FSM_onehot_state_reg[3]_4\
    );
\reg_xin[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCC0FDD5FCC0A880"
    )
        port map (
      I0 => \reg_xin_reg[18]\(0),
      I1 => s_add(19),
      I2 => s_add(14),
      I3 => \reg_xin_reg[18]_0\(0),
      I4 => \reg_xin_reg[18]\(1),
      I5 => \reg_xin_reg[18]_1\(14),
      O => \FSM_onehot_state_reg[3]_3\
    );
\reg_xin[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCC0FDD5FCC0A880"
    )
        port map (
      I0 => \reg_xin_reg[18]\(0),
      I1 => s_add(19),
      I2 => s_add(15),
      I3 => \reg_xin_reg[18]_0\(0),
      I4 => \reg_xin_reg[18]\(1),
      I5 => \reg_xin_reg[18]_1\(15),
      O => \FSM_onehot_state_reg[3]_2\
    );
\reg_xin[16]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCC0FDD5FCC0A880"
    )
        port map (
      I0 => \reg_xin_reg[18]\(0),
      I1 => s_add(19),
      I2 => s_add(16),
      I3 => \reg_xin_reg[18]_0\(0),
      I4 => \reg_xin_reg[18]\(1),
      I5 => \reg_xin_reg[18]_1\(16),
      O => \FSM_onehot_state_reg[3]_1\
    );
\reg_xin[17]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCC0FDD5FCC0A880"
    )
        port map (
      I0 => \reg_xin_reg[18]\(0),
      I1 => s_add(19),
      I2 => s_add(17),
      I3 => \reg_xin_reg[18]_0\(0),
      I4 => \reg_xin_reg[18]\(1),
      I5 => \reg_xin_reg[18]_1\(17),
      O => \FSM_onehot_state_reg[3]_0\
    );
\reg_xin[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCC0FDD5FCC0A880"
    )
        port map (
      I0 => \reg_xin_reg[18]\(0),
      I1 => s_add(19),
      I2 => s_add(18),
      I3 => \reg_xin_reg[18]_0\(0),
      I4 => \reg_xin_reg[18]\(1),
      I5 => \reg_xin_reg[18]_1\(18),
      O => \FSM_onehot_state_reg[3]\
    );
\reg_xin[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCC0FDD5FCC0A880"
    )
        port map (
      I0 => \reg_xin_reg[18]\(0),
      I1 => s_add(19),
      I2 => s_add(1),
      I3 => \reg_xin_reg[18]_0\(0),
      I4 => \reg_xin_reg[18]\(1),
      I5 => \reg_xin_reg[18]_1\(1),
      O => \FSM_onehot_state_reg[3]_16\
    );
\reg_xin[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCC0FDD5FCC0A880"
    )
        port map (
      I0 => \reg_xin_reg[18]\(0),
      I1 => s_add(19),
      I2 => s_add(2),
      I3 => \reg_xin_reg[18]_0\(0),
      I4 => \reg_xin_reg[18]\(1),
      I5 => \reg_xin_reg[18]_1\(2),
      O => \FSM_onehot_state_reg[3]_15\
    );
\reg_xin[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCC0FDD5FCC0A880"
    )
        port map (
      I0 => \reg_xin_reg[18]\(0),
      I1 => s_add(19),
      I2 => s_add(3),
      I3 => \reg_xin_reg[18]_0\(0),
      I4 => \reg_xin_reg[18]\(1),
      I5 => \reg_xin_reg[18]_1\(3),
      O => \FSM_onehot_state_reg[3]_14\
    );
\reg_xin[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCC0FDD5FCC0A880"
    )
        port map (
      I0 => \reg_xin_reg[18]\(0),
      I1 => s_add(19),
      I2 => s_add(4),
      I3 => \reg_xin_reg[18]_0\(0),
      I4 => \reg_xin_reg[18]\(1),
      I5 => \reg_xin_reg[18]_1\(4),
      O => \FSM_onehot_state_reg[3]_13\
    );
\reg_xin[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCC0FDD5FCC0A880"
    )
        port map (
      I0 => \reg_xin_reg[18]\(0),
      I1 => s_add(19),
      I2 => s_add(5),
      I3 => \reg_xin_reg[18]_0\(0),
      I4 => \reg_xin_reg[18]\(1),
      I5 => \reg_xin_reg[18]_1\(5),
      O => \FSM_onehot_state_reg[3]_12\
    );
\reg_xin[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCC0FDD5FCC0A880"
    )
        port map (
      I0 => \reg_xin_reg[18]\(0),
      I1 => s_add(19),
      I2 => s_add(6),
      I3 => \reg_xin_reg[18]_0\(0),
      I4 => \reg_xin_reg[18]\(1),
      I5 => \reg_xin_reg[18]_1\(6),
      O => \FSM_onehot_state_reg[3]_11\
    );
\reg_xin[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCC0FDD5FCC0A880"
    )
        port map (
      I0 => \reg_xin_reg[18]\(0),
      I1 => s_add(19),
      I2 => s_add(7),
      I3 => \reg_xin_reg[18]_0\(0),
      I4 => \reg_xin_reg[18]\(1),
      I5 => \reg_xin_reg[18]_1\(7),
      O => \FSM_onehot_state_reg[3]_10\
    );
\reg_xin[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCC0FDD5FCC0A880"
    )
        port map (
      I0 => \reg_xin_reg[18]\(0),
      I1 => s_add(19),
      I2 => s_add(8),
      I3 => \reg_xin_reg[18]_0\(0),
      I4 => \reg_xin_reg[18]\(1),
      I5 => \reg_xin_reg[18]_1\(8),
      O => \FSM_onehot_state_reg[3]_9\
    );
\reg_xin[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCC0FDD5FCC0A880"
    )
        port map (
      I0 => \reg_xin_reg[18]\(0),
      I1 => s_add(19),
      I2 => s_add(9),
      I3 => \reg_xin_reg[18]_0\(0),
      I4 => \reg_xin_reg[18]\(1),
      I5 => \reg_xin_reg[18]_1\(9),
      O => \FSM_onehot_state_reg[3]_8\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_adder_41 is
  port (
    s_add : out STD_LOGIC_VECTOR ( 19 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[3]\ : in STD_LOGIC;
    reg_yin : in STD_LOGIC_VECTOR ( 18 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[18]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_adder_41 : entity is "fxp_adder";
end design_1_axi_ikinematics_0_0_fxp_adder_41;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_adder_41 is
  signal \_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_3\ : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
\_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__1/i__carry_n_0\,
      CO(2) => \_inferred__1/i__carry_n_1\,
      CO(1) => \_inferred__1/i__carry_n_2\,
      CO(0) => \_inferred__1/i__carry_n_3\,
      CYINIT => \reg_yin_reg[3]\,
      DI(3 downto 0) => reg_yin(3 downto 0),
      O(3 downto 0) => s_add(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry_n_0\,
      CO(3) => \_inferred__1/i__carry__0_n_0\,
      CO(2) => \_inferred__1/i__carry__0_n_1\,
      CO(1) => \_inferred__1/i__carry__0_n_2\,
      CO(0) => \_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => reg_yin(7 downto 4),
      O(3 downto 0) => s_add(7 downto 4),
      S(3 downto 0) => \reg_yin_reg[7]\(3 downto 0)
    );
\_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__0_n_0\,
      CO(3) => \_inferred__1/i__carry__1_n_0\,
      CO(2) => \_inferred__1/i__carry__1_n_1\,
      CO(1) => \_inferred__1/i__carry__1_n_2\,
      CO(0) => \_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => reg_yin(11 downto 8),
      O(3 downto 0) => s_add(11 downto 8),
      S(3 downto 0) => \reg_yin_reg[11]\(3 downto 0)
    );
\_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__1_n_0\,
      CO(3) => \_inferred__1/i__carry__2_n_0\,
      CO(2) => \_inferred__1/i__carry__2_n_1\,
      CO(1) => \_inferred__1/i__carry__2_n_2\,
      CO(0) => \_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => reg_yin(15 downto 12),
      O(3 downto 0) => s_add(15 downto 12),
      S(3 downto 0) => \reg_yin_reg[15]\(3 downto 0)
    );
\_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__2_n_0\,
      CO(3) => CO(0),
      CO(2) => \_inferred__1/i__carry__3_n_1\,
      CO(1) => \_inferred__1/i__carry__3_n_2\,
      CO(0) => \_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2 downto 0) => reg_yin(18 downto 16),
      O(3 downto 0) => s_add(19 downto 16),
      S(3 downto 0) => \reg_yin_reg[18]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_adder_42 is
  port (
    s_add : out STD_LOGIC_VECTOR ( 19 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Z_OUT_reg[3]_inv\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Z_OUT_reg[7]_inv\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Z_OUT_reg[7]_inv_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Z_OUT_reg[11]_inv\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Z_OUT_reg[11]_inv_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Z_OUT_reg[15]_inv\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Z_OUT_reg[15]_inv_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Z_OUT_reg[18]_inv\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Z_OUT_reg[18]_inv_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_adder_42 : entity is "fxp_adder";
end design_1_axi_ikinematics_0_0_fxp_adder_42;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_adder_42 is
  signal \_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_3\ : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
\_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__0/i__carry_n_0\,
      CO(2) => \_inferred__0/i__carry_n_1\,
      CO(1) => \_inferred__0/i__carry_n_2\,
      CO(0) => \_inferred__0/i__carry_n_3\,
      CYINIT => \Z_OUT_reg[3]_inv\,
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => s_add(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry_n_0\,
      CO(3) => \_inferred__0/i__carry__0_n_0\,
      CO(2) => \_inferred__0/i__carry__0_n_1\,
      CO(1) => \_inferred__0/i__carry__0_n_2\,
      CO(0) => \_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Z_OUT_reg[7]_inv\(3 downto 0),
      O(3 downto 0) => s_add(7 downto 4),
      S(3 downto 0) => \Z_OUT_reg[7]_inv_0\(3 downto 0)
    );
\_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__0_n_0\,
      CO(3) => \_inferred__0/i__carry__1_n_0\,
      CO(2) => \_inferred__0/i__carry__1_n_1\,
      CO(1) => \_inferred__0/i__carry__1_n_2\,
      CO(0) => \_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Z_OUT_reg[11]_inv\(3 downto 0),
      O(3 downto 0) => s_add(11 downto 8),
      S(3 downto 0) => \Z_OUT_reg[11]_inv_0\(3 downto 0)
    );
\_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__1_n_0\,
      CO(3) => \_inferred__0/i__carry__2_n_0\,
      CO(2) => \_inferred__0/i__carry__2_n_1\,
      CO(1) => \_inferred__0/i__carry__2_n_2\,
      CO(0) => \_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Z_OUT_reg[15]_inv\(3 downto 0),
      O(3 downto 0) => s_add(15 downto 12),
      S(3 downto 0) => \Z_OUT_reg[15]_inv_0\(3 downto 0)
    );
\_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__2_n_0\,
      CO(3) => CO(0),
      CO(2) => \_inferred__0/i__carry__3_n_1\,
      CO(1) => \_inferred__0/i__carry__3_n_2\,
      CO(0) => \_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Z_OUT_reg[18]_inv\(3 downto 0),
      O(3 downto 0) => s_add(19 downto 16),
      S(3 downto 0) => \Z_OUT_reg[18]_inv_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_adder_43 is
  port (
    s_add : out STD_LOGIC_VECTOR ( 19 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    reg_yin : in STD_LOGIC_VECTOR ( 0 to 0 );
    I114 : in STD_LOGIC_VECTOR ( 19 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_mult : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_mult_0 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_mult_1 : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \X_OUT_reg[18]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_adder_43 : entity is "fxp_adder";
end design_1_axi_ikinematics_0_0_fxp_adder_43;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_adder_43 is
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__1_n_0\ : STD_LOGIC;
  signal \_carry__1_n_1\ : STD_LOGIC;
  signal \_carry__1_n_2\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry__2_n_0\ : STD_LOGIC;
  signal \_carry__2_n_1\ : STD_LOGIC;
  signal \_carry__2_n_2\ : STD_LOGIC;
  signal \_carry__2_n_3\ : STD_LOGIC;
  signal \_carry__3_n_1\ : STD_LOGIC;
  signal \_carry__3_n_2\ : STD_LOGIC;
  signal \_carry__3_n_3\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => reg_yin(0),
      DI(3 downto 0) => I114(3 downto 0),
      O(3 downto 0) => s_add(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I114(7 downto 4),
      O(3 downto 0) => s_add(7 downto 4),
      S(3 downto 0) => s_mult(3 downto 0)
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3) => \_carry__1_n_0\,
      CO(2) => \_carry__1_n_1\,
      CO(1) => \_carry__1_n_2\,
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I114(11 downto 8),
      O(3 downto 0) => s_add(11 downto 8),
      S(3 downto 0) => s_mult_0(3 downto 0)
    );
\_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__1_n_0\,
      CO(3) => \_carry__2_n_0\,
      CO(2) => \_carry__2_n_1\,
      CO(1) => \_carry__2_n_2\,
      CO(0) => \_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I114(15 downto 12),
      O(3 downto 0) => s_add(15 downto 12),
      S(3 downto 0) => s_mult_1(3 downto 0)
    );
\_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__2_n_0\,
      CO(3) => CO(0),
      CO(2) => \_carry__3_n_1\,
      CO(1) => \_carry__3_n_2\,
      CO(0) => \_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => '1',
      DI(2 downto 0) => I114(18 downto 16),
      O(3 downto 0) => s_add(19 downto 16),
      S(3) => I114(19),
      S(2 downto 0) => \X_OUT_reg[18]\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_adder_44 is
  port (
    s_add : out STD_LOGIC_VECTOR ( 19 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[3]\ : in STD_LOGIC;
    I115 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[18]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_adder_44 : entity is "fxp_adder";
end design_1_axi_ikinematics_0_0_fxp_adder_44;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_adder_44 is
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__1_n_0\ : STD_LOGIC;
  signal \_carry__1_n_1\ : STD_LOGIC;
  signal \_carry__1_n_2\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry__2_n_0\ : STD_LOGIC;
  signal \_carry__2_n_1\ : STD_LOGIC;
  signal \_carry__2_n_2\ : STD_LOGIC;
  signal \_carry__2_n_3\ : STD_LOGIC;
  signal \_carry__3_n_1\ : STD_LOGIC;
  signal \_carry__3_n_2\ : STD_LOGIC;
  signal \_carry__3_n_3\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => \reg_yin_reg[3]\,
      DI(3 downto 0) => I115(3 downto 0),
      O(3 downto 0) => s_add(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I115(7 downto 4),
      O(3 downto 0) => s_add(7 downto 4),
      S(3 downto 0) => \reg_yin_reg[7]\(3 downto 0)
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3) => \_carry__1_n_0\,
      CO(2) => \_carry__1_n_1\,
      CO(1) => \_carry__1_n_2\,
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I115(11 downto 8),
      O(3 downto 0) => s_add(11 downto 8),
      S(3 downto 0) => \reg_yin_reg[11]\(3 downto 0)
    );
\_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__1_n_0\,
      CO(3) => \_carry__2_n_0\,
      CO(2) => \_carry__2_n_1\,
      CO(1) => \_carry__2_n_2\,
      CO(0) => \_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => I115(15 downto 12),
      O(3 downto 0) => s_add(15 downto 12),
      S(3 downto 0) => \reg_yin_reg[15]\(3 downto 0)
    );
\_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__2_n_0\,
      CO(3) => CO(0),
      CO(2) => \_carry__3_n_1\,
      CO(1) => \_carry__3_n_2\,
      CO(0) => \_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2 downto 0) => I115(18 downto 16),
      O(3 downto 0) => s_add(19 downto 16),
      S(3 downto 0) => \reg_yin_reg[18]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_adder_45 is
  port (
    \reg_xin_reg[11]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_aresetn_0 : out STD_LOGIC;
    \_carry__3_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn_1 : out STD_LOGIC;
    adder2_x_mux : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \reg_yin_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_xin_reg[6]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_xin_reg[11]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \reg_yin_reg[16]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[19]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_OPE0 : in STD_LOGIC;
    \_carry_0\ : in STD_LOGIC;
    \_carry_1\ : in STD_LOGIC;
    \_carry_2\ : in STD_LOGIC;
    \_carry_3\ : in STD_LOGIC;
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_carry__0_0\ : in STD_LOGIC;
    \_carry__0_1\ : in STD_LOGIC;
    \_carry__0_2\ : in STD_LOGIC;
    \_carry__0_3\ : in STD_LOGIC;
    \_carry__0_i_4__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_carry__1_0\ : in STD_LOGIC;
    \_carry__1_1\ : in STD_LOGIC;
    \_carry__1_2\ : in STD_LOGIC;
    \_carry__1_3\ : in STD_LOGIC;
    \_carry__1_i_8\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_carry__2_0\ : in STD_LOGIC;
    \_carry__2_1\ : in STD_LOGIC;
    \_carry__2_2\ : in STD_LOGIC;
    \_carry__2_3\ : in STD_LOGIC;
    \_carry__2_i_4__1_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_carry__3_i_4__1_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \X_OUT_reg[16]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \X_OUT_reg[16]_0\ : in STD_LOGIC;
    stage3_c2_xout : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \_carry__3_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_carry__3_2\ : in STD_LOGIC;
    \X_OUT_reg[16]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_carry__3_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \_carry__3_4\ : in STD_LOGIC;
    \_carry_4\ : in STD_LOGIC;
    \_carry_5\ : in STD_LOGIC;
    \_carry_6\ : in STD_LOGIC;
    \_carry_7\ : in STD_LOGIC;
    \_carry_8\ : in STD_LOGIC;
    \_carry_9\ : in STD_LOGIC;
    \_carry_10\ : in STD_LOGIC;
    \_carry_11\ : in STD_LOGIC;
    \_carry__0_4\ : in STD_LOGIC;
    \_carry__0_5\ : in STD_LOGIC;
    \_carry__0_6\ : in STD_LOGIC;
    \_carry__0_7\ : in STD_LOGIC;
    \_carry__0_8\ : in STD_LOGIC;
    \_carry__0_9\ : in STD_LOGIC;
    \_carry__1_4\ : in STD_LOGIC;
    \_carry__1_5\ : in STD_LOGIC;
    \_carry__1_6\ : in STD_LOGIC;
    \_carry__1_7\ : in STD_LOGIC;
    \_carry__1_8\ : in STD_LOGIC;
    \_carry__1_9\ : in STD_LOGIC;
    \_carry__1_10\ : in STD_LOGIC;
    \_carry__1_11\ : in STD_LOGIC;
    \_carry__1_12\ : in STD_LOGIC;
    \_carry__1_13\ : in STD_LOGIC;
    \_carry__1_14\ : in STD_LOGIC;
    \_carry__1_15\ : in STD_LOGIC;
    \_carry__1_16\ : in STD_LOGIC;
    \_carry__2_4\ : in STD_LOGIC;
    \_carry__2_5\ : in STD_LOGIC;
    \_carry__2_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_carry__2_7\ : in STD_LOGIC;
    \_carry__2_8\ : in STD_LOGIC;
    \_carry__2_9\ : in STD_LOGIC;
    \_carry__2_10\ : in STD_LOGIC;
    \_carry__2_11\ : in STD_LOGIC;
    \_carry__2_12\ : in STD_LOGIC;
    \_carry__2_13\ : in STD_LOGIC;
    \_carry__2_14\ : in STD_LOGIC;
    \_carry__2_15\ : in STD_LOGIC;
    \_carry__3_5\ : in STD_LOGIC;
    \_carry__3_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_carry__3_7\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_adder_45 : entity is "fxp_adder";
end design_1_axi_ikinematics_0_0_fxp_adder_45;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_adder_45 is
  signal \^o\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__1_n_0\ : STD_LOGIC;
  signal \_carry__1_n_1\ : STD_LOGIC;
  signal \_carry__1_n_2\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry__2_n_0\ : STD_LOGIC;
  signal \_carry__2_n_1\ : STD_LOGIC;
  signal \_carry__2_n_2\ : STD_LOGIC;
  signal \_carry__2_n_3\ : STD_LOGIC;
  signal \^_carry__3_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \_carry__3_n_1\ : STD_LOGIC;
  signal \_carry__3_n_2\ : STD_LOGIC;
  signal \_carry__3_n_3\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  signal \^adder2_x_mux\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^reg_xin_reg[11]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal s_add : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_reg_xin_reg[19]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_reg_xin_reg[19]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  O(1 downto 0) <= \^o\(1 downto 0);
  \_carry__3_0\(0) <= \^_carry__3_0\(0);
  adder2_x_mux(17 downto 0) <= \^adder2_x_mux\(17 downto 0);
  \reg_xin_reg[11]\(2 downto 0) <= \^reg_xin_reg[11]\(2 downto 0);
\X_OUT[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C880FFFFC8800000"
    )
        port map (
      I0 => \X_OUT_reg[16]\(0),
      I1 => s00_axi_aresetn,
      I2 => \X_OUT_reg[16]\(1),
      I3 => \^_carry__3_0\(0),
      I4 => \X_OUT_reg[16]_0\,
      I5 => stage3_c2_xout(0),
      O => s00_axi_aresetn_0
    );
\X_OUT[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^_carry__3_0\(0),
      I2 => \X_OUT_reg[16]_0\,
      I3 => stage3_c2_xout(1),
      O => s00_axi_aresetn_1
    );
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => S_OPE0,
      DI(3) => \_carry_0\,
      DI(2) => \_carry_1\,
      DI(1) => \_carry_2\,
      DI(0) => \_carry_3\,
      O(3 downto 0) => s_add(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \_carry__0_0\,
      DI(2) => \_carry__0_1\,
      DI(1) => \_carry__0_2\,
      DI(0) => \_carry__0_3\,
      O(3) => \^reg_xin_reg[11]\(1),
      O(2) => s_add(6),
      O(1) => \^reg_xin_reg[11]\(0),
      O(0) => s_add(4),
      S(3 downto 0) => \_carry__0_i_4__1_0\(3 downto 0)
    );
\_carry__0_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry__0_0\,
      I1 => \^reg_xin_reg[11]\(1),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(7)
    );
\_carry__0_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry__0_1\,
      I1 => s_add(6),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(6)
    );
\_carry__0_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry__0_2\,
      I1 => \^reg_xin_reg[11]\(0),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(5)
    );
\_carry__0_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry__0_3\,
      I1 => s_add(4),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(4)
    );
\_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \^adder2_x_mux\(6),
      I1 => \_carry__0_6\,
      I2 => \_carry__0_7\,
      I3 => \_carry__0_8\,
      I4 => \_carry__0_9\,
      O => \reg_xin_reg[6]\(1)
    );
\_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555556A6"
    )
        port map (
      I0 => \^adder2_x_mux\(4),
      I1 => \_carry__3_3\,
      I2 => Q(4),
      I3 => \_carry__3_4\,
      I4 => \_carry__0_4\,
      I5 => \_carry__0_5\,
      O => \reg_xin_reg[6]\(0)
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3) => \_carry__1_n_0\,
      CO(2) => \_carry__1_n_1\,
      CO(1) => \_carry__1_n_2\,
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \_carry__1_0\,
      DI(2) => \_carry__1_1\,
      DI(1) => \_carry__1_2\,
      DI(0) => \_carry__1_3\,
      O(3 downto 1) => s_add(11 downto 9),
      O(0) => \^reg_xin_reg[11]\(2),
      S(3 downto 0) => \_carry__1_i_8\(3 downto 0)
    );
\_carry__1_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry__1_0\,
      I1 => s_add(11),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(11)
    );
\_carry__1_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry__1_1\,
      I1 => s_add(10),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(10)
    );
\_carry__1_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry__1_2\,
      I1 => s_add(9),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(9)
    );
\_carry__1_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry__1_3\,
      I1 => \^reg_xin_reg[11]\(2),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(8)
    );
\_carry__1_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \^adder2_x_mux\(11),
      I1 => \_carry__1_13\,
      I2 => \_carry__1_14\,
      I3 => \_carry__1_15\,
      I4 => \_carry__1_16\,
      O => \reg_xin_reg[11]_0\(2)
    );
\_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555556A6"
    )
        port map (
      I0 => \^adder2_x_mux\(10),
      I1 => \_carry__1_9\,
      I2 => Q(5),
      I3 => \_carry__1_10\,
      I4 => \_carry__1_11\,
      I5 => \_carry__1_12\,
      O => \reg_xin_reg[11]_0\(1)
    );
\_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \^adder2_x_mux\(9),
      I1 => \_carry__1_4\,
      I2 => \_carry__1_5\,
      I3 => \_carry__1_6\,
      I4 => \_carry__1_7\,
      I5 => \_carry__1_8\,
      O => \reg_xin_reg[11]_0\(0)
    );
\_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__1_n_0\,
      CO(3) => \_carry__2_n_0\,
      CO(2) => \_carry__2_n_1\,
      CO(1) => \_carry__2_n_2\,
      CO(0) => \_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \_carry__2_0\,
      DI(2) => \_carry__2_1\,
      DI(1) => \_carry__2_2\,
      DI(0) => \_carry__2_3\,
      O(3 downto 0) => s_add(15 downto 12),
      S(3 downto 0) => \_carry__2_i_4__1_0\(3 downto 0)
    );
\_carry__2_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry__2_0\,
      I1 => s_add(15),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(15)
    );
\_carry__2_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry__2_1\,
      I1 => s_add(14),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(14)
    );
\_carry__2_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry__2_2\,
      I1 => s_add(13),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(13)
    );
\_carry__2_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry__2_3\,
      I1 => s_add(12),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(12)
    );
\_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555556A6"
    )
        port map (
      I0 => \^adder2_x_mux\(15),
      I1 => \_carry__3_3\,
      I2 => Q(7),
      I3 => \_carry__3_4\,
      I4 => \_carry__2_14\,
      I5 => \_carry__2_15\,
      O => \reg_yin_reg[16]\(3)
    );
\_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555656565556"
    )
        port map (
      I0 => \^adder2_x_mux\(14),
      I1 => \_carry__2_12\,
      I2 => \_carry__2_13\,
      I3 => \_carry__3_3\,
      I4 => Q(6),
      I5 => \_carry__3_4\,
      O => \reg_yin_reg[16]\(2)
    );
\_carry__2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \^adder2_x_mux\(13),
      I1 => \_carry__2_9\,
      I2 => \_carry__2_10\,
      I3 => \_carry__2_11\,
      O => \reg_yin_reg[16]\(1)
    );
\_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555556566"
    )
        port map (
      I0 => \^adder2_x_mux\(12),
      I1 => \_carry__2_4\,
      I2 => \_carry__2_5\,
      I3 => \_carry__2_6\(0),
      I4 => \_carry__2_7\,
      I5 => \_carry__2_8\,
      O => \reg_yin_reg[16]\(0)
    );
\_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__2_n_0\,
      CO(3) => CO(0),
      CO(2) => \_carry__3_n_1\,
      CO(1) => \_carry__3_n_2\,
      CO(0) => \_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 2) => \^o\(1 downto 0),
      O(1 downto 0) => s_add(17 downto 16),
      S(3) => '1',
      S(2 downto 0) => \_carry__3_i_4__1_0\(2 downto 0)
    );
\_carry__3_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => DI(1),
      I1 => s_add(17),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(17)
    );
\_carry__3_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => DI(0),
      I1 => s_add(16),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(16)
    );
\_carry__3_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9966966999666996"
    )
        port map (
      I0 => \^adder2_x_mux\(17),
      I1 => \_carry__3_2\,
      I2 => Q(10),
      I3 => \_carry__3_6\(0),
      I4 => \_carry__3_7\,
      I5 => Q(9),
      O => \reg_yin_reg[19]\(1)
    );
\_carry__3_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555656A"
    )
        port map (
      I0 => \^adder2_x_mux\(16),
      I1 => \_carry__3_4\,
      I2 => Q(8),
      I3 => \_carry__3_3\,
      I4 => \_carry__3_5\,
      O => \reg_yin_reg[19]\(0)
    );
\_carry_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry_0\,
      I1 => s_add(3),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(3)
    );
\_carry_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry_1\,
      I1 => s_add(2),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(2)
    );
\_carry_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry_2\,
      I1 => s_add(1),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(1)
    );
\_carry_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => \_carry_3\,
      I1 => s_add(0),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_x_mux\(0)
    );
\_carry_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555556A6"
    )
        port map (
      I0 => \^adder2_x_mux\(3),
      I1 => \_carry__3_3\,
      I2 => Q(3),
      I3 => \_carry__3_4\,
      I4 => \_carry_10\,
      I5 => \_carry_11\,
      O => \reg_yin_reg[4]\(3)
    );
\_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555556A6"
    )
        port map (
      I0 => \^adder2_x_mux\(2),
      I1 => \_carry__3_3\,
      I2 => Q(2),
      I3 => \_carry__3_4\,
      I4 => \_carry_8\,
      I5 => \_carry_9\,
      O => \reg_yin_reg[4]\(2)
    );
\_carry_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555556A6"
    )
        port map (
      I0 => \^adder2_x_mux\(1),
      I1 => \_carry__3_3\,
      I2 => Q(1),
      I3 => \_carry__3_4\,
      I4 => \_carry_6\,
      I5 => \_carry_7\,
      O => \reg_yin_reg[4]\(1)
    );
\_carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555556A6"
    )
        port map (
      I0 => \^adder2_x_mux\(0),
      I1 => \_carry__3_3\,
      I2 => Q(0),
      I3 => \_carry__3_4\,
      I4 => \_carry_4\,
      I5 => \_carry_5\,
      O => \reg_yin_reg[4]\(0)
    );
\reg_xin_reg[19]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \X_OUT_reg[16]_1\(0),
      CO(3 downto 1) => \NLW_reg_xin_reg[19]_i_2__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^_carry__3_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_reg_xin_reg[19]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_adder_46 is
  port (
    \reg_xin_reg[19]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_xin_reg[19]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn_0 : out STD_LOGIC;
    s00_axi_aresetn_1 : out STD_LOGIC;
    s00_axi_aresetn_2 : out STD_LOGIC;
    s00_axi_aresetn_3 : out STD_LOGIC;
    s00_axi_aresetn_4 : out STD_LOGIC;
    s00_axi_aresetn_5 : out STD_LOGIC;
    s00_axi_aresetn_6 : out STD_LOGIC;
    s00_axi_aresetn_7 : out STD_LOGIC;
    s00_axi_aresetn_8 : out STD_LOGIC;
    s00_axi_aresetn_9 : out STD_LOGIC;
    s00_axi_aresetn_10 : out STD_LOGIC;
    s00_axi_aresetn_11 : out STD_LOGIC;
    s00_axi_aresetn_12 : out STD_LOGIC;
    s00_axi_aresetn_13 : out STD_LOGIC;
    s00_axi_aresetn_14 : out STD_LOGIC;
    s00_axi_aresetn_15 : out STD_LOGIC;
    s00_axi_aresetn_16 : out STD_LOGIC;
    s00_axi_aresetn_17 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[4]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_1\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_2\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_3\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_4\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_5\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_6\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_7\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_8\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_9\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_10\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_11\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_12\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_13\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_14\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_15\ : out STD_LOGIC;
    \FSM_onehot_state_reg[4]_16\ : out STD_LOGIC;
    s00_axi_aresetn_18 : out STD_LOGIC;
    \X_OUT_reg[3]\ : in STD_LOGIC;
    adder2_x_mux : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \X_OUT_reg[3]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \X_OUT_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \X_OUT_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_xin_reg[16]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \reg_xin_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_adder_46 : entity is "fxp_adder";
end design_1_axi_ikinematics_0_0_fxp_adder_46;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_adder_46 is
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__1_n_0\ : STD_LOGIC;
  signal \_carry__1_n_1\ : STD_LOGIC;
  signal \_carry__1_n_2\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry__2_n_0\ : STD_LOGIC;
  signal \_carry__2_n_1\ : STD_LOGIC;
  signal \_carry__2_n_2\ : STD_LOGIC;
  signal \_carry__2_n_3\ : STD_LOGIC;
  signal \_carry__3_n_1\ : STD_LOGIC;
  signal \_carry__3_n_2\ : STD_LOGIC;
  signal \_carry__3_n_3\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  signal \^reg_xin_reg[19]\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_add : STD_LOGIC_VECTOR ( 18 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \X_OUT[0]_i_1__0\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \X_OUT[10]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \X_OUT[11]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \X_OUT[12]_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \X_OUT[13]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \X_OUT[14]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \X_OUT[15]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \X_OUT[17]_i_1__1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \X_OUT[18]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \X_OUT[1]_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \X_OUT[2]_i_1__0\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \X_OUT[3]_i_1__0\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \X_OUT[4]_i_1__0\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \X_OUT[5]_i_1__0\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \X_OUT[6]_i_1__0\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \X_OUT[7]_i_1__0\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \X_OUT[8]_i_1__0\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \X_OUT[9]_i_1__0\ : label is "soft_lutpair83";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  \reg_xin_reg[19]\(1 downto 0) <= \^reg_xin_reg[19]\(1 downto 0);
\X_OUT[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(0),
      O => s00_axi_aresetn_17
    );
\X_OUT[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(10),
      O => s00_axi_aresetn_7
    );
\X_OUT[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(11),
      O => s00_axi_aresetn_6
    );
\X_OUT[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(12),
      O => s00_axi_aresetn_5
    );
\X_OUT[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(13),
      O => s00_axi_aresetn_4
    );
\X_OUT[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(14),
      O => s00_axi_aresetn_3
    );
\X_OUT[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(15),
      O => s00_axi_aresetn_2
    );
\X_OUT[17]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(17),
      O => s00_axi_aresetn_1
    );
\X_OUT[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(18),
      O => s00_axi_aresetn_0
    );
\X_OUT[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(1),
      O => s00_axi_aresetn_16
    );
\X_OUT[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(2),
      O => s00_axi_aresetn_15
    );
\X_OUT[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(3),
      O => s00_axi_aresetn_14
    );
\X_OUT[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(4),
      O => s00_axi_aresetn_13
    );
\X_OUT[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(5),
      O => s00_axi_aresetn_12
    );
\X_OUT[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(6),
      O => s00_axi_aresetn_11
    );
\X_OUT[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(7),
      O => s00_axi_aresetn_10
    );
\X_OUT[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(8),
      O => s00_axi_aresetn_9
    );
\X_OUT[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A880"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \reg_xin_reg[16]_0\(0),
      I3 => s_add(9),
      O => s00_axi_aresetn_8
    );
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => \X_OUT_reg[3]\,
      DI(3 downto 0) => adder2_x_mux(3 downto 0),
      O(3 downto 0) => s_add(3 downto 0),
      S(3 downto 0) => \X_OUT_reg[3]_0\(3 downto 0)
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => adder2_x_mux(7 downto 4),
      O(3 downto 0) => s_add(7 downto 4),
      S(3 downto 0) => S(3 downto 0)
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3) => \_carry__1_n_0\,
      CO(2) => \_carry__1_n_1\,
      CO(1) => \_carry__1_n_2\,
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => adder2_x_mux(11 downto 8),
      O(3 downto 0) => s_add(11 downto 8),
      S(3 downto 0) => \X_OUT_reg[11]\(3 downto 0)
    );
\_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__1_n_0\,
      CO(3) => \_carry__2_n_0\,
      CO(2) => \_carry__2_n_1\,
      CO(1) => \_carry__2_n_2\,
      CO(0) => \_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => adder2_x_mux(15 downto 12),
      O(3 downto 0) => s_add(15 downto 12),
      S(3 downto 0) => \X_OUT_reg[15]\(3 downto 0)
    );
\_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__2_n_0\,
      CO(3) => \reg_xin_reg[19]_0\(0),
      CO(2) => \_carry__3_n_1\,
      CO(1) => \_carry__3_n_2\,
      CO(0) => \_carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => DI(1 downto 0),
      DI(1 downto 0) => adder2_x_mux(17 downto 16),
      O(3) => \^reg_xin_reg[19]\(1),
      O(2 downto 1) => s_add(18 downto 17),
      O(0) => \^reg_xin_reg[19]\(0),
      S(3 downto 0) => \reg_xin_reg[16]\(3 downto 0)
    );
\reg_xin[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(0),
      O => \FSM_onehot_state_reg[4]\
    );
\reg_xin[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(10),
      O => \FSM_onehot_state_reg[4]_9\
    );
\reg_xin[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(11),
      O => \FSM_onehot_state_reg[4]_10\
    );
\reg_xin[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(12),
      O => \FSM_onehot_state_reg[4]_11\
    );
\reg_xin[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(13),
      O => \FSM_onehot_state_reg[4]_12\
    );
\reg_xin[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(14),
      O => \FSM_onehot_state_reg[4]_13\
    );
\reg_xin[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(15),
      O => \FSM_onehot_state_reg[4]_14\
    );
\reg_xin[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FF00000000"
    )
        port map (
      I0 => \reg_xin_reg[16]_0\(0),
      I1 => \^reg_xin_reg[19]\(1),
      I2 => \^reg_xin_reg[19]\(0),
      I3 => Q(0),
      I4 => Q(1),
      I5 => s00_axi_aresetn,
      O => D(0)
    );
\reg_xin[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(17),
      O => \FSM_onehot_state_reg[4]_15\
    );
\reg_xin[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808000"
    )
        port map (
      I0 => \reg_xin_reg[16]_0\(0),
      I1 => \^reg_xin_reg[19]\(1),
      I2 => s00_axi_aresetn,
      I3 => Q(0),
      I4 => Q(1),
      O => s00_axi_aresetn_18
    );
\reg_xin[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(18),
      O => \FSM_onehot_state_reg[4]_16\
    );
\reg_xin[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(1),
      O => \FSM_onehot_state_reg[4]_0\
    );
\reg_xin[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(2),
      O => \FSM_onehot_state_reg[4]_1\
    );
\reg_xin[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(3),
      O => \FSM_onehot_state_reg[4]_2\
    );
\reg_xin[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(4),
      O => \FSM_onehot_state_reg[4]_3\
    );
\reg_xin[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(5),
      O => \FSM_onehot_state_reg[4]_4\
    );
\reg_xin[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(6),
      O => \FSM_onehot_state_reg[4]_5\
    );
\reg_xin[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(7),
      O => \FSM_onehot_state_reg[4]_6\
    );
\reg_xin[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(8),
      O => \FSM_onehot_state_reg[4]_7\
    );
\reg_xin[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEE0000000000000"
    )
        port map (
      I0 => \^reg_xin_reg[19]\(1),
      I1 => \reg_xin_reg[16]_0\(0),
      I2 => Q(1),
      I3 => Q(0),
      I4 => s00_axi_aresetn,
      I5 => s_add(9),
      O => \FSM_onehot_state_reg[4]_8\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_adder_47 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    adder2_y_mux : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \_carry__3_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_xin_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_xin_reg[16]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[19]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    S_OPE0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_carry__0_i_4__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_carry__1_i_8__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_carry__2_i_4__0_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_carry__3_i_4__0_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \_carry__3_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_carry__3_2\ : in STD_LOGIC;
    \reg_yin_reg[19]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_carry__3_3\ : in STD_LOGIC;
    \_carry_0\ : in STD_LOGIC;
    \_carry__3_4\ : in STD_LOGIC;
    \_carry_1\ : in STD_LOGIC;
    \_carry_2\ : in STD_LOGIC;
    \_carry_3\ : in STD_LOGIC;
    \_carry_4\ : in STD_LOGIC;
    \_carry_5\ : in STD_LOGIC;
    \_carry_6\ : in STD_LOGIC;
    \_carry_7\ : in STD_LOGIC;
    \_carry_8\ : in STD_LOGIC;
    \_carry_9\ : in STD_LOGIC;
    \_carry_10\ : in STD_LOGIC;
    \_carry_11\ : in STD_LOGIC;
    \_carry__0_0\ : in STD_LOGIC;
    \_carry__0_1\ : in STD_LOGIC;
    \_carry__0_2\ : in STD_LOGIC;
    \_carry__0_3\ : in STD_LOGIC;
    \_carry__0_4\ : in STD_LOGIC;
    \_carry__0_5\ : in STD_LOGIC;
    \_carry__0_6\ : in STD_LOGIC;
    \_carry__0_7\ : in STD_LOGIC;
    \_carry__0_8\ : in STD_LOGIC;
    \_carry__1_0\ : in STD_LOGIC;
    \_carry__1_1\ : in STD_LOGIC;
    \_carry__1_2\ : in STD_LOGIC;
    \_carry__1_3\ : in STD_LOGIC;
    \_carry__1_4\ : in STD_LOGIC;
    \_carry__1_5\ : in STD_LOGIC;
    \_carry__1_6\ : in STD_LOGIC;
    \_carry__1_7\ : in STD_LOGIC;
    \_carry__1_8\ : in STD_LOGIC;
    \_carry__1_9\ : in STD_LOGIC;
    \_carry__1_10\ : in STD_LOGIC;
    \_carry__1_11\ : in STD_LOGIC;
    \_carry__1_12\ : in STD_LOGIC;
    \_carry__1_13\ : in STD_LOGIC;
    \_carry__1_14\ : in STD_LOGIC;
    \_carry__2_0\ : in STD_LOGIC;
    \_carry__2_1\ : in STD_LOGIC;
    \_carry__2_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_carry__2_3\ : in STD_LOGIC;
    \_carry__2_4\ : in STD_LOGIC;
    \_carry__2_5\ : in STD_LOGIC;
    \_carry__2_6\ : in STD_LOGIC;
    \_carry__2_7\ : in STD_LOGIC;
    \_carry__2_8\ : in STD_LOGIC;
    \_carry__2_9\ : in STD_LOGIC;
    \_carry__2_10\ : in STD_LOGIC;
    \_carry__3_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \_carry__2_11\ : in STD_LOGIC;
    \_carry__2_12\ : in STD_LOGIC;
    \_carry__3_6\ : in STD_LOGIC;
    \_carry__3_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_carry__3_8\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_adder_47 : entity is "fxp_adder";
end design_1_axi_ikinematics_0_0_fxp_adder_47;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_adder_47 is
  signal \^o\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__1_n_0\ : STD_LOGIC;
  signal \_carry__1_n_1\ : STD_LOGIC;
  signal \_carry__1_n_2\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry__2_n_0\ : STD_LOGIC;
  signal \_carry__2_n_1\ : STD_LOGIC;
  signal \_carry__2_n_2\ : STD_LOGIC;
  signal \_carry__2_n_3\ : STD_LOGIC;
  signal \_carry__3_n_1\ : STD_LOGIC;
  signal \_carry__3_n_2\ : STD_LOGIC;
  signal \_carry__3_n_3\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  signal \^adder2_y_mux\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal s_add : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \NLW_reg_yin_reg[19]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_reg_yin_reg[19]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  O(1 downto 0) <= \^o\(1 downto 0);
  adder2_y_mux(17 downto 0) <= \^adder2_y_mux\(17 downto 0);
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => S_OPE0,
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => s_add(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => s_add(7 downto 4),
      S(3 downto 0) => \_carry__0_i_4__0_0\(3 downto 0)
    );
\_carry__0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(7),
      I1 => s_add(7),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(7)
    );
\_carry__0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(6),
      I1 => s_add(6),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(6)
    );
\_carry__0_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(5),
      I1 => s_add(5),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(5)
    );
\_carry__0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(4),
      I1 => s_add(4),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(4)
    );
\_carry__0_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0115ABBFFEEA5440"
    )
        port map (
      I0 => \_carry__3_2\,
      I1 => \^o\(1),
      I2 => \_carry__3_1\(0),
      I3 => s_add(7),
      I4 => Q(7),
      I5 => \_carry__0_8\,
      O => \reg_yin_reg[7]\(3)
    );
\_carry__0_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \^adder2_y_mux\(6),
      I1 => \_carry__0_4\,
      I2 => \_carry__0_5\,
      I3 => \_carry__0_6\,
      I4 => \_carry__0_7\,
      O => \reg_yin_reg[7]\(2)
    );
\_carry__0_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0115ABBFFEEA5440"
    )
        port map (
      I0 => \_carry__3_2\,
      I1 => \^o\(1),
      I2 => \_carry__3_1\(0),
      I3 => s_add(5),
      I4 => Q(5),
      I5 => \_carry__0_3\,
      O => \reg_yin_reg[7]\(1)
    );
\_carry__0_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555556A6"
    )
        port map (
      I0 => \^adder2_y_mux\(4),
      I1 => \_carry__3_3\,
      I2 => \_carry__0_0\,
      I3 => \_carry__3_4\,
      I4 => \_carry__0_1\,
      I5 => \_carry__0_2\,
      O => \reg_yin_reg[7]\(0)
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3) => \_carry__1_n_0\,
      CO(2) => \_carry__1_n_1\,
      CO(1) => \_carry__1_n_2\,
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => s_add(11 downto 8),
      S(3 downto 0) => \_carry__1_i_8__0_0\(3 downto 0)
    );
\_carry__1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(11),
      I1 => s_add(11),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(11)
    );
\_carry__1_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(10),
      I1 => s_add(10),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(10)
    );
\_carry__1_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(9),
      I1 => s_add(9),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(9)
    );
\_carry__1_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(8),
      I1 => s_add(8),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(8)
    );
\_carry__1_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555556"
    )
        port map (
      I0 => \^adder2_y_mux\(11),
      I1 => \_carry__1_11\,
      I2 => \_carry__1_12\,
      I3 => \_carry__1_13\,
      I4 => \_carry__1_14\,
      O => \reg_yin_reg[11]\(3)
    );
\_carry__1_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555556A6"
    )
        port map (
      I0 => \^adder2_y_mux\(10),
      I1 => \_carry__1_6\,
      I2 => \_carry__1_7\,
      I3 => \_carry__1_8\,
      I4 => \_carry__1_9\,
      I5 => \_carry__1_10\,
      O => \reg_yin_reg[11]\(2)
    );
\_carry__1_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555556"
    )
        port map (
      I0 => \^adder2_y_mux\(9),
      I1 => \_carry__1_1\,
      I2 => \_carry__1_2\,
      I3 => \_carry__1_3\,
      I4 => \_carry__1_4\,
      I5 => \_carry__1_5\,
      O => \reg_yin_reg[11]\(1)
    );
\_carry__1_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0115ABBFFEEA5440"
    )
        port map (
      I0 => \_carry__3_2\,
      I1 => \^o\(1),
      I2 => \_carry__3_1\(0),
      I3 => s_add(8),
      I4 => Q(8),
      I5 => \_carry__1_0\,
      O => \reg_yin_reg[11]\(0)
    );
\_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__1_n_0\,
      CO(3) => \_carry__2_n_0\,
      CO(2) => \_carry__2_n_1\,
      CO(1) => \_carry__2_n_2\,
      CO(0) => \_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3 downto 0) => s_add(15 downto 12),
      S(3 downto 0) => \_carry__2_i_4__0_0\(3 downto 0)
    );
\_carry__2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(15),
      I1 => s_add(15),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(15)
    );
\_carry__2_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(14),
      I1 => s_add(14),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(14)
    );
\_carry__2_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(13),
      I1 => s_add(13),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(13)
    );
\_carry__2_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(12),
      I1 => s_add(12),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(12)
    );
\_carry__2_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555556A6"
    )
        port map (
      I0 => \^adder2_y_mux\(15),
      I1 => \_carry__3_3\,
      I2 => \_carry__3_5\(0),
      I3 => \_carry__3_4\,
      I4 => \_carry__2_11\,
      I5 => \_carry__2_12\,
      O => \reg_xin_reg[16]\(3)
    );
\_carry__2_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555656565556"
    )
        port map (
      I0 => \^adder2_y_mux\(14),
      I1 => \_carry__2_8\,
      I2 => \_carry__2_9\,
      I3 => \_carry__3_3\,
      I4 => \_carry__2_10\,
      I5 => \_carry__3_4\,
      O => \reg_xin_reg[16]\(2)
    );
\_carry__2_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5556"
    )
        port map (
      I0 => \^adder2_y_mux\(13),
      I1 => \_carry__2_5\,
      I2 => \_carry__2_6\,
      I3 => \_carry__2_7\,
      O => \reg_xin_reg[16]\(1)
    );
\_carry__2_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555556566"
    )
        port map (
      I0 => \^adder2_y_mux\(12),
      I1 => \_carry__2_0\,
      I2 => \_carry__2_1\,
      I3 => \_carry__2_2\(0),
      I4 => \_carry__2_3\,
      I5 => \_carry__2_4\,
      O => \reg_xin_reg[16]\(0)
    );
\_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__2_n_0\,
      CO(3) => CO(0),
      CO(2) => \_carry__3_n_1\,
      CO(1) => \_carry__3_n_2\,
      CO(0) => \_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2 downto 0) => Q(18 downto 16),
      O(3 downto 2) => \^o\(1 downto 0),
      O(1 downto 0) => s_add(17 downto 16),
      S(3) => '1',
      S(2 downto 0) => \_carry__3_i_4__0_0\(2 downto 0)
    );
\_carry__3_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(17),
      I1 => s_add(17),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(17)
    );
\_carry__3_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(16),
      I1 => s_add(16),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(16)
    );
\_carry__3_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696966996966996"
    )
        port map (
      I0 => \^adder2_y_mux\(17),
      I1 => \_carry__3_2\,
      I2 => Q(19),
      I3 => \_carry__3_7\(0),
      I4 => \_carry__3_8\,
      I5 => \_carry__3_5\(2),
      O => \reg_yin_reg[19]\(1)
    );
\_carry__3_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555656A"
    )
        port map (
      I0 => \^adder2_y_mux\(16),
      I1 => \_carry__3_4\,
      I2 => \_carry__3_5\(1),
      I3 => \_carry__3_3\,
      I4 => \_carry__3_6\,
      O => \reg_yin_reg[19]\(0)
    );
\_carry_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(3),
      I1 => s_add(3),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(3)
    );
\_carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(2),
      I1 => s_add(2),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(2)
    );
\_carry_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(1),
      I1 => s_add(1),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(1)
    );
\_carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAAFCC0"
    )
        port map (
      I0 => Q(0),
      I1 => s_add(0),
      I2 => \_carry__3_1\(0),
      I3 => \^o\(1),
      I4 => \_carry__3_2\,
      O => \^adder2_y_mux\(0)
    );
\_carry_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555556A6"
    )
        port map (
      I0 => \^adder2_y_mux\(3),
      I1 => \_carry__3_3\,
      I2 => \_carry_9\,
      I3 => \_carry__3_4\,
      I4 => \_carry_10\,
      I5 => \_carry_11\,
      O => \reg_xin_reg[4]\(3)
    );
\_carry_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555556A6"
    )
        port map (
      I0 => \^adder2_y_mux\(2),
      I1 => \_carry__3_3\,
      I2 => \_carry_6\,
      I3 => \_carry__3_4\,
      I4 => \_carry_7\,
      I5 => \_carry_8\,
      O => \reg_xin_reg[4]\(2)
    );
\_carry_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555556A6"
    )
        port map (
      I0 => \^adder2_y_mux\(1),
      I1 => \_carry__3_3\,
      I2 => \_carry_3\,
      I3 => \_carry__3_4\,
      I4 => \_carry_4\,
      I5 => \_carry_5\,
      O => \reg_xin_reg[4]\(1)
    );
\_carry_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555555555556A6"
    )
        port map (
      I0 => \^adder2_y_mux\(0),
      I1 => \_carry__3_3\,
      I2 => \_carry_0\,
      I3 => \_carry__3_4\,
      I4 => \_carry_1\,
      I5 => \_carry_2\,
      O => \reg_xin_reg[4]\(0)
    );
\reg_yin_reg[19]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_yin_reg[19]_0\(0),
      CO(3 downto 1) => \NLW_reg_yin_reg[19]_i_2__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \_carry__3_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_reg_yin_reg[19]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_adder_48 is
  port (
    \reg_yin_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_xin_reg[18]\ : out STD_LOGIC;
    \iteration_reg[2]\ : out STD_LOGIC;
    \reg_xin_reg[18]_0\ : out STD_LOGIC;
    \iteration_reg[0]\ : out STD_LOGIC;
    \reg_xin_reg[18]_1\ : out STD_LOGIC;
    \iteration_reg[0]_0\ : out STD_LOGIC;
    \iteration_reg[0]_1\ : out STD_LOGIC;
    \reg_yin_reg[19]_0\ : out STD_LOGIC;
    \iteration_reg[2]_0\ : out STD_LOGIC;
    \reg_xin_reg[11]\ : out STD_LOGIC;
    \iteration_reg[0]_2\ : out STD_LOGIC;
    \reg_xin_reg[19]\ : out STD_LOGIC;
    \iteration_reg[0]_3\ : out STD_LOGIC;
    \iteration_reg[0]_4\ : out STD_LOGIC;
    \reg_xin_reg[18]_2\ : out STD_LOGIC;
    \iteration_reg[2]_1\ : out STD_LOGIC;
    \iteration_reg[2]_2\ : out STD_LOGIC;
    \iteration_reg[0]_5\ : out STD_LOGIC;
    \reg_xin_reg[8]\ : out STD_LOGIC;
    \iteration_reg[3]\ : out STD_LOGIC;
    \iteration_reg[3]_0\ : out STD_LOGIC;
    \reg_xin_reg[18]_3\ : out STD_LOGIC;
    \iteration_reg[0]_6\ : out STD_LOGIC;
    \iteration_reg[0]_7\ : out STD_LOGIC;
    \iteration_reg[1]\ : out STD_LOGIC;
    \reg_xin_reg[19]_0\ : out STD_LOGIC;
    \reg_xin_reg[17]\ : out STD_LOGIC;
    \reg_xin_reg[7]\ : out STD_LOGIC;
    \iteration_reg[3]_1\ : out STD_LOGIC;
    \iteration_reg[3]_2\ : out STD_LOGIC;
    \reg_xin_reg[16]\ : out STD_LOGIC;
    \iteration_reg[0]_8\ : out STD_LOGIC;
    \iteration_reg[0]_9\ : out STD_LOGIC;
    \reg_xin_reg[10]\ : out STD_LOGIC;
    \reg_xin_reg[12]\ : out STD_LOGIC;
    \reg_xin_reg[13]\ : out STD_LOGIC;
    \reg_xin_reg[14]\ : out STD_LOGIC;
    \reg_xin_reg[2]\ : out STD_LOGIC;
    sign_ope : out STD_LOGIC;
    \reg_xin_reg[3]\ : out STD_LOGIC;
    \reg_xin_reg[4]\ : out STD_LOGIC;
    \reg_xin_reg[5]\ : out STD_LOGIC;
    \reg_xin_reg[6]\ : out STD_LOGIC;
    \reg_xin_reg[8]_0\ : out STD_LOGIC;
    \iteration_reg[3]_3\ : out STD_LOGIC;
    \iteration_reg[2]_3\ : out STD_LOGIC;
    \reg_xin_reg[17]_0\ : out STD_LOGIC;
    \reg_xin_reg[11]_0\ : out STD_LOGIC;
    \iteration_reg[3]_4\ : out STD_LOGIC;
    \iteration_reg[3]_5\ : out STD_LOGIC;
    \reg_xin_reg[12]_0\ : out STD_LOGIC;
    \reg_xin_reg[13]_0\ : out STD_LOGIC;
    \reg_xin_reg[14]_0\ : out STD_LOGIC;
    \reg_xin_reg[15]\ : out STD_LOGIC;
    \reg_xin_reg[12]_1\ : out STD_LOGIC;
    \iteration_reg[2]_4\ : out STD_LOGIC;
    \iteration_reg[2]_5\ : out STD_LOGIC;
    \reg_xin_reg[14]_1\ : out STD_LOGIC;
    \reg_xin_reg[16]_0\ : out STD_LOGIC;
    \reg_xin_reg[17]_1\ : out STD_LOGIC;
    \reg_xin_reg[10]_0\ : out STD_LOGIC;
    \reg_xin_reg[12]_2\ : out STD_LOGIC;
    \reg_xin_reg[14]_2\ : out STD_LOGIC;
    \reg_xin_reg[15]_0\ : out STD_LOGIC;
    \reg_xin_reg[16]_1\ : out STD_LOGIC;
    \reg_xin_reg[13]_1\ : out STD_LOGIC;
    \iteration_reg[2]_6\ : out STD_LOGIC;
    \iteration_reg[2]_7\ : out STD_LOGIC;
    \iteration_reg[0]_10\ : out STD_LOGIC;
    \iteration_reg[0]_11\ : out STD_LOGIC;
    \reg_xin_reg[16]_2\ : out STD_LOGIC;
    \iteration_reg[3]_6\ : out STD_LOGIC;
    \iteration_reg[3]_7\ : out STD_LOGIC;
    S_OPE0 : out STD_LOGIC;
    \iteration_reg[1]_0\ : out STD_LOGIC;
    \iteration_reg[3]_8\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 18 downto 0 );
    \reg_yin_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[7]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[11]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[3]_0\ : in STD_LOGIC;
    adder2_y_mux : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \reg_yin_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \_carry__0_i_16_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \_carry_i_17\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_carry__3_0\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \_carry_i_16_0\ : in STD_LOGIC;
    \_carry__0_i_10__0_0\ : in STD_LOGIC;
    \_carry__0_i_14__0_0\ : in STD_LOGIC;
    \_carry_i_16_1\ : in STD_LOGIC;
    \_carry_i_10__0_0\ : in STD_LOGIC;
    \_carry_i_14_0\ : in STD_LOGIC;
    \_carry_i_12_0\ : in STD_LOGIC;
    \_carry_i_10__0_1\ : in STD_LOGIC;
    \_carry_i_14_1\ : in STD_LOGIC;
    \_carry_i_12_1\ : in STD_LOGIC;
    \_carry_i_10__0_2\ : in STD_LOGIC;
    \_carry__0_i_16_1\ : in STD_LOGIC;
    \_carry_i_8__0\ : in STD_LOGIC;
    \_carry_i_16_2\ : in STD_LOGIC;
    \_carry_i_14_2\ : in STD_LOGIC;
    \_carry_i_12_2\ : in STD_LOGIC;
    \reg_yin_reg[0]\ : in STD_LOGIC;
    \reg_yin_reg[18]\ : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \reg_yin_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \reg_yin_reg[18]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \_carry_0\ : in STD_LOGIC;
    \_carry_1\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_adder_48 : entity is "fxp_adder";
end design_1_axi_ikinematics_0_0_fxp_adder_48;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_adder_48 is
  signal \_carry__0_i_17_n_0\ : STD_LOGIC;
  signal \_carry__0_i_18__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_19_n_0\ : STD_LOGIC;
  signal \_carry__0_i_20_n_0\ : STD_LOGIC;
  signal \_carry__0_i_21_n_0\ : STD_LOGIC;
  signal \_carry__0_i_22_n_0\ : STD_LOGIC;
  signal \_carry__0_i_23_n_0\ : STD_LOGIC;
  signal \_carry__0_i_24__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_25_n_0\ : STD_LOGIC;
  signal \_carry__0_i_26_n_0\ : STD_LOGIC;
  signal \_carry__0_i_27_n_0\ : STD_LOGIC;
  signal \_carry__0_i_28_n_0\ : STD_LOGIC;
  signal \_carry__0_i_29_n_0\ : STD_LOGIC;
  signal \_carry__0_i_30_n_0\ : STD_LOGIC;
  signal \_carry__0_i_31_n_0\ : STD_LOGIC;
  signal \_carry__0_i_32__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_33__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_34__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_35__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_36_n_0\ : STD_LOGIC;
  signal \_carry__0_i_37__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_38__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__1_i_21__0_n_0\ : STD_LOGIC;
  signal \_carry__1_i_22__0_n_0\ : STD_LOGIC;
  signal \_carry__1_i_23_n_0\ : STD_LOGIC;
  signal \_carry__1_i_24__0_n_0\ : STD_LOGIC;
  signal \_carry__1_i_25__0_n_0\ : STD_LOGIC;
  signal \_carry__1_i_26__0_n_0\ : STD_LOGIC;
  signal \_carry__1_i_27_n_0\ : STD_LOGIC;
  signal \_carry__1_i_28_n_0\ : STD_LOGIC;
  signal \_carry__1_n_0\ : STD_LOGIC;
  signal \_carry__1_n_1\ : STD_LOGIC;
  signal \_carry__1_n_2\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry__2_i_18_n_0\ : STD_LOGIC;
  signal \_carry__2_n_0\ : STD_LOGIC;
  signal \_carry__2_n_1\ : STD_LOGIC;
  signal \_carry__2_n_2\ : STD_LOGIC;
  signal \_carry__2_n_3\ : STD_LOGIC;
  signal \_carry__3_i_1__3_n_0\ : STD_LOGIC;
  signal \_carry__3_i_2__1_n_0\ : STD_LOGIC;
  signal \_carry__3_i_5__0_n_0\ : STD_LOGIC;
  signal \_carry__3_n_1\ : STD_LOGIC;
  signal \_carry__3_n_2\ : STD_LOGIC;
  signal \_carry__3_n_3\ : STD_LOGIC;
  signal \_carry_i_17__0_n_0\ : STD_LOGIC;
  signal \_carry_i_18__0_n_0\ : STD_LOGIC;
  signal \_carry_i_19_n_0\ : STD_LOGIC;
  signal \_carry_i_20_n_0\ : STD_LOGIC;
  signal \_carry_i_21_n_0\ : STD_LOGIC;
  signal \_carry_i_22_n_0\ : STD_LOGIC;
  signal \_carry_i_23__0_n_0\ : STD_LOGIC;
  signal \_carry_i_24__0_n_0\ : STD_LOGIC;
  signal \_carry_i_25__0_n_0\ : STD_LOGIC;
  signal \_carry_i_26_n_0\ : STD_LOGIC;
  signal \_carry_i_27_n_0\ : STD_LOGIC;
  signal \_carry_i_28_n_0\ : STD_LOGIC;
  signal \_carry_i_29__0_n_0\ : STD_LOGIC;
  signal \_carry_i_30__0_n_0\ : STD_LOGIC;
  signal \_carry_i_31__0_n_0\ : STD_LOGIC;
  signal \_carry_i_32_n_0\ : STD_LOGIC;
  signal \_carry_i_33_n_0\ : STD_LOGIC;
  signal \_carry_i_34_n_0\ : STD_LOGIC;
  signal \_carry_i_35__0_n_0\ : STD_LOGIC;
  signal \_carry_i_36__0_n_0\ : STD_LOGIC;
  signal \_carry_i_37__0_n_0\ : STD_LOGIC;
  signal \_carry_i_38_n_0\ : STD_LOGIC;
  signal \_carry_i_39_n_0\ : STD_LOGIC;
  signal \_carry_i_40_n_0\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  signal \^iteration_reg[0]\ : STD_LOGIC;
  signal \^iteration_reg[0]_0\ : STD_LOGIC;
  signal \^iteration_reg[0]_1\ : STD_LOGIC;
  signal \^iteration_reg[0]_10\ : STD_LOGIC;
  signal \^iteration_reg[0]_11\ : STD_LOGIC;
  signal \^iteration_reg[0]_2\ : STD_LOGIC;
  signal \^iteration_reg[0]_3\ : STD_LOGIC;
  signal \^iteration_reg[0]_4\ : STD_LOGIC;
  signal \^iteration_reg[0]_5\ : STD_LOGIC;
  signal \^iteration_reg[0]_6\ : STD_LOGIC;
  signal \^iteration_reg[0]_7\ : STD_LOGIC;
  signal \^iteration_reg[0]_8\ : STD_LOGIC;
  signal \^iteration_reg[0]_9\ : STD_LOGIC;
  signal \^iteration_reg[1]\ : STD_LOGIC;
  signal \^iteration_reg[2]\ : STD_LOGIC;
  signal \^iteration_reg[2]_0\ : STD_LOGIC;
  signal \^iteration_reg[2]_1\ : STD_LOGIC;
  signal \^iteration_reg[2]_2\ : STD_LOGIC;
  signal \^iteration_reg[2]_3\ : STD_LOGIC;
  signal \^iteration_reg[2]_4\ : STD_LOGIC;
  signal \^iteration_reg[2]_5\ : STD_LOGIC;
  signal \^iteration_reg[2]_6\ : STD_LOGIC;
  signal \^iteration_reg[2]_7\ : STD_LOGIC;
  signal \^iteration_reg[3]\ : STD_LOGIC;
  signal \^iteration_reg[3]_0\ : STD_LOGIC;
  signal \^iteration_reg[3]_1\ : STD_LOGIC;
  signal \^iteration_reg[3]_2\ : STD_LOGIC;
  signal \^iteration_reg[3]_3\ : STD_LOGIC;
  signal \^iteration_reg[3]_4\ : STD_LOGIC;
  signal \^iteration_reg[3]_5\ : STD_LOGIC;
  signal \^iteration_reg[3]_6\ : STD_LOGIC;
  signal \^iteration_reg[3]_7\ : STD_LOGIC;
  signal \^reg_xin_reg[19]\ : STD_LOGIC;
  signal \reg_yin[18]_i_2_n_0\ : STD_LOGIC;
  signal \reg_yin[18]_i_4_n_0\ : STD_LOGIC;
  signal \^reg_yin_reg[19]_0\ : STD_LOGIC;
  signal s_add : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^sign_ope\ : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \_carry__1_i_23__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \_carry__1_i_29\ : label is "soft_lutpair87";
  attribute METHODOLOGY_DRC_VIOS of \_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \_carry__2_i_19\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \_carry__2_i_20\ : label is "soft_lutpair87";
  attribute METHODOLOGY_DRC_VIOS of \_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \_carry__3_i_10\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \_carry__3_i_8__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \i___19_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \i___20_i_2\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \reg_yin[18]_i_2\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \reg_yin[18]_i_4\ : label is "soft_lutpair84";
begin
  \iteration_reg[0]\ <= \^iteration_reg[0]\;
  \iteration_reg[0]_0\ <= \^iteration_reg[0]_0\;
  \iteration_reg[0]_1\ <= \^iteration_reg[0]_1\;
  \iteration_reg[0]_10\ <= \^iteration_reg[0]_10\;
  \iteration_reg[0]_11\ <= \^iteration_reg[0]_11\;
  \iteration_reg[0]_2\ <= \^iteration_reg[0]_2\;
  \iteration_reg[0]_3\ <= \^iteration_reg[0]_3\;
  \iteration_reg[0]_4\ <= \^iteration_reg[0]_4\;
  \iteration_reg[0]_5\ <= \^iteration_reg[0]_5\;
  \iteration_reg[0]_6\ <= \^iteration_reg[0]_6\;
  \iteration_reg[0]_7\ <= \^iteration_reg[0]_7\;
  \iteration_reg[0]_8\ <= \^iteration_reg[0]_8\;
  \iteration_reg[0]_9\ <= \^iteration_reg[0]_9\;
  \iteration_reg[1]\ <= \^iteration_reg[1]\;
  \iteration_reg[2]\ <= \^iteration_reg[2]\;
  \iteration_reg[2]_0\ <= \^iteration_reg[2]_0\;
  \iteration_reg[2]_1\ <= \^iteration_reg[2]_1\;
  \iteration_reg[2]_2\ <= \^iteration_reg[2]_2\;
  \iteration_reg[2]_3\ <= \^iteration_reg[2]_3\;
  \iteration_reg[2]_4\ <= \^iteration_reg[2]_4\;
  \iteration_reg[2]_5\ <= \^iteration_reg[2]_5\;
  \iteration_reg[2]_6\ <= \^iteration_reg[2]_6\;
  \iteration_reg[2]_7\ <= \^iteration_reg[2]_7\;
  \iteration_reg[3]\ <= \^iteration_reg[3]\;
  \iteration_reg[3]_0\ <= \^iteration_reg[3]_0\;
  \iteration_reg[3]_1\ <= \^iteration_reg[3]_1\;
  \iteration_reg[3]_2\ <= \^iteration_reg[3]_2\;
  \iteration_reg[3]_3\ <= \^iteration_reg[3]_3\;
  \iteration_reg[3]_4\ <= \^iteration_reg[3]_4\;
  \iteration_reg[3]_5\ <= \^iteration_reg[3]_5\;
  \iteration_reg[3]_6\ <= \^iteration_reg[3]_6\;
  \iteration_reg[3]_7\ <= \^iteration_reg[3]_7\;
  \reg_xin_reg[19]\ <= \^reg_xin_reg[19]\;
  \reg_yin_reg[19]_0\ <= \^reg_yin_reg[19]_0\;
  sign_ope <= \^sign_ope\;
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => \reg_yin_reg[3]_0\,
      DI(3 downto 0) => adder2_y_mux(3 downto 0),
      O(3 downto 0) => s_add(3 downto 0),
      S(3 downto 0) => \reg_yin_reg[3]_1\(3 downto 0)
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => adder2_y_mux(7 downto 4),
      O(3 downto 0) => s_add(7 downto 4),
      S(3 downto 0) => \reg_yin_reg[7]_0\(3 downto 0)
    );
\_carry__0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFFFFFC"
    )
        port map (
      I0 => \^iteration_reg[0]_2\,
      I1 => \_carry__0_i_23_n_0\,
      I2 => \_carry__0_i_24__0_n_0\,
      I3 => \_carry__0_i_25_n_0\,
      I4 => \^reg_xin_reg[19]\,
      I5 => \_carry_i_16_1\,
      O => \reg_xin_reg[7]\
    );
\_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_4\,
      I1 => \_carry_i_14_1\,
      I2 => \^iteration_reg[3]_5\,
      I3 => \^iteration_reg[2]_4\,
      I4 => \_carry_i_12_1\,
      I5 => \^iteration_reg[2]_5\,
      O => \reg_xin_reg[12]_1\
    );
\_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_7\,
      I1 => \_carry_i_10__0_1\,
      I2 => \^iteration_reg[0]_6\,
      I3 => \^iteration_reg[0]_0\,
      I4 => \_carry_i_16_0\,
      I5 => \^iteration_reg[0]_1\,
      O => \reg_xin_reg[10]_0\
    );
\_carry__0_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_8\,
      I1 => \_carry_i_14_0\,
      I2 => \^iteration_reg[0]_9\,
      I3 => \^iteration_reg[3]_3\,
      I4 => \_carry_i_12_0\,
      I5 => \^iteration_reg[2]_3\,
      O => \reg_xin_reg[8]_0\
    );
\_carry__0_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry__0_i_26_n_0\,
      I1 => \_carry__0_i_27_n_0\,
      I2 => \_carry__0_i_28_n_0\,
      I3 => \_carry__0_i_29_n_0\,
      I4 => \_carry__0_i_30_n_0\,
      I5 => \_carry__0_i_31_n_0\,
      O => \reg_xin_reg[8]\
    );
\_carry__0_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008400000048"
    )
        port map (
      I0 => \_carry_i_10__0_0\,
      I1 => Q(0),
      I2 => \^sign_ope\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(1),
      O => \reg_xin_reg[6]\
    );
\_carry__0_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry__0_i_32__0_n_0\,
      I1 => \_carry__0_i_33__0_n_0\,
      I2 => \_carry__0_i_34__0_n_0\,
      I3 => \_carry__0_i_35__0_n_0\,
      I4 => \_carry__0_i_36_n_0\,
      I5 => \_carry__0_i_37__0_n_0\,
      O => \reg_xin_reg[15]\
    );
\_carry__0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_1\,
      I1 => \_carry__0_i_16_0\(0),
      I2 => \^iteration_reg[2]_2\,
      I3 => \^iteration_reg[2]_6\,
      I4 => \_carry__0_i_16_0\(1),
      I5 => \^iteration_reg[2]_7\,
      O => \_carry__0_i_17_n_0\
    );
\_carry__0_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5300AC0000000000"
    )
        port map (
      I0 => \_carry_i_17\(0),
      I1 => \_carry__0_i_16_0\(2),
      I2 => \^iteration_reg[0]\,
      I3 => Q(2),
      I4 => \reg_yin_reg[3]_0\,
      I5 => Q(3),
      O => \_carry__0_i_18__0_n_0\
    );
\_carry__0_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_0\,
      I1 => \_carry_i_14_1\,
      I2 => \^iteration_reg[0]_1\,
      I3 => \^iteration_reg[3]_4\,
      I4 => \_carry_i_12_1\,
      I5 => \^iteration_reg[3]_5\,
      O => \_carry__0_i_19_n_0\
    );
\_carry__0_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \_carry__3_0\(7),
      I1 => \_carry_i_17\(0),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_16_1\,
      O => \reg_yin_reg[7]\(3)
    );
\_carry__0_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_4\,
      I1 => \_carry_i_10__0_2\,
      I2 => \^iteration_reg[2]_5\,
      I3 => \^iteration_reg[0]_3\,
      I4 => \_carry__0_i_16_1\,
      I5 => \^iteration_reg[0]_4\,
      O => \_carry__0_i_20_n_0\
    );
\_carry__0_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_3\,
      I1 => \_carry_i_10__0_1\,
      I2 => \^iteration_reg[2]_3\,
      I3 => \^iteration_reg[0]_7\,
      I4 => \_carry_i_16_0\,
      I5 => \^iteration_reg[0]_6\,
      O => \_carry__0_i_21_n_0\
    );
\_carry__0_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^reg_xin_reg[19]\,
      I1 => \_carry_i_14_0\,
      I2 => \^iteration_reg[0]_2\,
      I3 => \^iteration_reg[0]_8\,
      I4 => \_carry_i_12_0\,
      I5 => \^iteration_reg[0]_9\,
      O => \_carry__0_i_22_n_0\
    );
\_carry__0_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_6\,
      I1 => \_carry__0_i_16_0\(0),
      I2 => \^iteration_reg[2]_7\,
      I3 => \^iteration_reg[0]_10\,
      I4 => \_carry__0_i_16_0\(1),
      I5 => \^iteration_reg[0]_11\,
      O => \_carry__0_i_23_n_0\
    );
\_carry__0_i_24__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF888F8"
    )
        port map (
      I0 => \_carry__0_i_10__0_0\,
      I1 => Q(1),
      I2 => \^iteration_reg[3]_1\,
      I3 => \_carry__0_i_16_0\(2),
      I4 => \^iteration_reg[3]_2\,
      O => \_carry__0_i_24__0_n_0\
    );
\_carry__0_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_3\,
      I1 => \_carry_i_10__0_2\,
      I2 => \^iteration_reg[0]_4\,
      I3 => \^iteration_reg[2]_1\,
      I4 => \_carry__0_i_16_1\,
      I5 => \^iteration_reg[2]_2\,
      O => \_carry__0_i_25_n_0\
    );
\_carry__0_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_3\,
      I1 => \_carry_i_14_0\,
      I2 => \^iteration_reg[2]_3\,
      I3 => \^iteration_reg[0]_7\,
      I4 => \_carry_i_12_0\,
      I5 => \^iteration_reg[0]_6\,
      O => \_carry__0_i_26_n_0\
    );
\_carry__0_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4100000000000000"
    )
        port map (
      I0 => Q(3),
      I1 => \_carry__3_0\(12),
      I2 => \_carry_i_17\(0),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \^iteration_reg[3]_4\
    );
\_carry__0_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_0\,
      I1 => \_carry_i_10__0_1\,
      I2 => \^iteration_reg[0]_1\,
      I3 => \^iteration_reg[3]_4\,
      I4 => \_carry_i_16_0\,
      I5 => \^iteration_reg[3]_5\,
      O => \_carry__0_i_27_n_0\
    );
\_carry__0_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1400000000000000"
    )
        port map (
      I0 => Q(3),
      I1 => \_carry__3_0\(12),
      I2 => \_carry_i_17\(0),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \^iteration_reg[3]_5\
    );
\_carry__0_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_1\,
      I1 => \_carry_i_10__0_2\,
      I2 => \^iteration_reg[2]_2\,
      I3 => \^iteration_reg[2]_6\,
      I4 => \_carry__0_i_16_1\,
      I5 => \^iteration_reg[2]_7\,
      O => \_carry__0_i_28_n_0\
    );
\_carry__0_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004004"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_17\(0),
      I4 => Q(1),
      I5 => Q(0),
      O => \^iteration_reg[2]_4\
    );
\_carry__0_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_4\,
      I1 => \_carry_i_14_1\,
      I2 => \^iteration_reg[2]_5\,
      I3 => \^iteration_reg[0]_3\,
      I4 => \_carry_i_12_1\,
      I5 => \^iteration_reg[0]_4\,
      O => \_carry__0_i_29_n_0\
    );
\_carry__0_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000440"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_17\(0),
      I4 => Q(1),
      I5 => Q(0),
      O => \^iteration_reg[2]_5\
    );
\_carry__0_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \_carry__3_0\(6),
      I1 => \_carry_i_17\(0),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_10__0_0\,
      O => \reg_yin_reg[7]\(2)
    );
\_carry__0_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFFEFEAEFEA"
    )
        port map (
      I0 => \_carry__0_i_38__0_n_0\,
      I1 => \^iteration_reg[3]\,
      I2 => \_carry__0_i_16_0\(2),
      I3 => \^iteration_reg[3]_0\,
      I4 => \^iteration_reg[2]_0\,
      I5 => \_carry__0_i_14__0_0\,
      O => \_carry__0_i_30_n_0\
    );
\_carry__0_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000200"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \_carry__3_0\(12),
      I5 => \_carry_i_17\(0),
      O => \^iteration_reg[0]_7\
    );
\_carry__0_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^reg_xin_reg[19]\,
      I1 => \_carry_i_10__0_0\,
      I2 => \^iteration_reg[0]_2\,
      I3 => \^iteration_reg[0]_8\,
      I4 => \_carry_i_16_1\,
      I5 => \^iteration_reg[0]_9\,
      O => \_carry__0_i_31_n_0\
    );
\_carry__0_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002000200000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \_carry__3_0\(12),
      I5 => \_carry_i_17\(0),
      O => \^iteration_reg[0]_6\
    );
\_carry__0_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000001000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(3),
      I2 => Q(1),
      I3 => Q(2),
      I4 => \_carry__3_0\(12),
      I5 => \_carry_i_17\(0),
      O => \^iteration_reg[0]_0\
    );
\_carry__0_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_10\,
      I1 => \_carry__0_i_16_1\,
      I2 => \^iteration_reg[0]_11\,
      I3 => \^iteration_reg[3]_1\,
      I4 => \_carry__0_i_16_0\(0),
      I5 => \^iteration_reg[3]_2\,
      O => \_carry__0_i_32__0_n_0\
    );
\_carry__0_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000004000400000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \_carry__3_0\(12),
      I5 => \_carry_i_17\(0),
      O => \^iteration_reg[0]_1\
    );
\_carry__0_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_0\,
      I1 => \_carry__0_i_16_0\(1),
      I2 => \^iteration_reg[3]\,
      I3 => \^iteration_reg[3]_6\,
      I4 => \_carry__0_i_16_0\(2),
      I5 => \^iteration_reg[3]_7\,
      O => \_carry__0_i_33__0_n_0\
    );
\_carry__0_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000004114"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_17\(0),
      I4 => Q(1),
      I5 => Q(0),
      O => \^iteration_reg[3]_3\
    );
\_carry__0_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_4\,
      I1 => \_carry_i_16_0\,
      I2 => \^iteration_reg[2]_5\,
      I3 => \^iteration_reg[0]_3\,
      I4 => \_carry_i_14_1\,
      I5 => \^iteration_reg[0]_4\,
      O => \_carry__0_i_34__0_n_0\
    );
\_carry__0_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001221"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_17\(0),
      I4 => Q(1),
      I5 => Q(0),
      O => \^iteration_reg[2]_3\
    );
\_carry__0_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_1\,
      I1 => \_carry_i_12_1\,
      I2 => \^iteration_reg[2]_2\,
      I3 => \^iteration_reg[2]_6\,
      I4 => \_carry_i_10__0_2\,
      I5 => \^iteration_reg[2]_7\,
      O => \_carry__0_i_35__0_n_0\
    );
\_carry__0_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_0\,
      I1 => \_carry_i_12_0\,
      I2 => \^iteration_reg[0]_1\,
      I3 => \^iteration_reg[3]_4\,
      I4 => \_carry_i_10__0_1\,
      I5 => \^iteration_reg[3]_5\,
      O => \_carry__0_i_36_n_0\
    );
\_carry__0_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_3\,
      I1 => \_carry_i_16_1\,
      I2 => \^iteration_reg[2]_3\,
      I3 => \^iteration_reg[0]_7\,
      I4 => \_carry_i_14_0\,
      I5 => \^iteration_reg[0]_6\,
      O => \_carry__0_i_37__0_n_0\
    );
\_carry__0_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_10\,
      I1 => \_carry__0_i_16_0\(0),
      I2 => \^iteration_reg[0]_11\,
      I3 => \^iteration_reg[3]_1\,
      I4 => \_carry__0_i_16_0\(1),
      I5 => \^iteration_reg[3]_2\,
      O => \_carry__0_i_38__0_n_0\
    );
\_carry__0_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \_carry__3_0\(5),
      I1 => \_carry_i_17\(0),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_12_2\,
      O => \reg_yin_reg[7]\(1)
    );
\_carry__0_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \_carry__3_0\(4),
      I1 => \_carry_i_17\(0),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_14_2\,
      O => \reg_yin_reg[7]\(0)
    );
\_carry__0_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry__0_i_17_n_0\,
      I1 => \_carry__0_i_18__0_n_0\,
      I2 => \_carry__0_i_19_n_0\,
      I3 => \_carry__0_i_20_n_0\,
      I4 => \_carry__0_i_21_n_0\,
      I5 => \_carry__0_i_22_n_0\,
      O => \reg_xin_reg[16]\
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3) => \_carry__1_n_0\,
      CO(2) => \_carry__1_n_1\,
      CO(1) => \_carry__1_n_2\,
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => adder2_y_mux(11 downto 8),
      O(3 downto 0) => s_add(11 downto 8),
      S(3 downto 0) => \reg_yin_reg[11]_0\(3 downto 0)
    );
\_carry__1_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A005A005A003C00"
    )
        port map (
      I0 => \_carry_i_17\(0),
      I1 => \_carry__0_i_16_0\(2),
      I2 => \reg_yin_reg[3]_0\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => \^iteration_reg[0]\,
      O => \reg_xin_reg[19]_0\
    );
\_carry__1_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^reg_xin_reg[19]\,
      I1 => \_carry_i_14_1\,
      I2 => \^iteration_reg[0]_2\,
      I3 => \^iteration_reg[0]_8\,
      I4 => \_carry_i_12_1\,
      I5 => \^iteration_reg[0]_9\,
      O => \reg_xin_reg[12]\
    );
\_carry__1_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_3\,
      I1 => \_carry_i_10__0_2\,
      I2 => \^iteration_reg[2]_3\,
      I3 => \^iteration_reg[0]_7\,
      I4 => \_carry__0_i_16_1\,
      I5 => \^iteration_reg[0]_6\,
      O => \reg_xin_reg[14]_2\
    );
\_carry__1_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008200000028"
    )
        port map (
      I0 => Q(0),
      I1 => \_carry_i_17\(0),
      I2 => \_carry__3_0\(12),
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(1),
      O => \^iteration_reg[0]_8\
    );
\_carry__1_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002112"
    )
        port map (
      I0 => \_carry_i_12_1\,
      I1 => Q(3),
      I2 => Q(2),
      I3 => \^sign_ope\,
      I4 => Q(1),
      I5 => Q(0),
      O => \reg_xin_reg[13]_1\
    );
\_carry__1_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFFFFFC"
    )
        port map (
      I0 => \^iteration_reg[0]_2\,
      I1 => \_carry__1_i_21__0_n_0\,
      I2 => \_carry__1_i_22__0_n_0\,
      I3 => \_carry__1_i_23_n_0\,
      I4 => \^reg_xin_reg[19]\,
      I5 => \_carry_i_16_0\,
      O => \reg_xin_reg[11]\
    );
\_carry__1_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000002800000082"
    )
        port map (
      I0 => Q(0),
      I1 => \_carry_i_17\(0),
      I2 => \_carry__3_0\(12),
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(1),
      O => \^iteration_reg[0]_9\
    );
\_carry__1_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_3\,
      I1 => \_carry_i_14_1\,
      I2 => \^iteration_reg[2]_3\,
      I3 => \^iteration_reg[0]_7\,
      I4 => \_carry_i_12_1\,
      I5 => \^iteration_reg[0]_6\,
      O => \reg_xin_reg[12]_2\
    );
\_carry__1_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_0\,
      I1 => \_carry_i_10__0_2\,
      I2 => \^iteration_reg[0]_1\,
      I3 => \^iteration_reg[3]_4\,
      I4 => \_carry__0_i_16_1\,
      I5 => \^iteration_reg[3]_5\,
      O => \reg_xin_reg[14]_1\
    );
\_carry__1_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFE2FFFFFFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_1\,
      I1 => \_carry__0_i_16_0\(2),
      I2 => \^iteration_reg[2]_2\,
      I3 => \_carry__0_i_10__0_0\,
      I4 => \_carry__0_i_14__0_0\,
      I5 => \^iteration_reg[0]_5\,
      O => \reg_xin_reg[18]_2\
    );
\_carry__1_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_4\,
      I1 => \_carry__0_i_16_0\(0),
      I2 => \^iteration_reg[2]_5\,
      I3 => \^iteration_reg[0]_3\,
      I4 => \_carry__0_i_16_0\(1),
      I5 => \^iteration_reg[0]_4\,
      O => \reg_xin_reg[16]_2\
    );
\_carry__1_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^reg_xin_reg[19]\,
      I1 => \_carry_i_10__0_1\,
      I2 => \^iteration_reg[0]_2\,
      I3 => \^iteration_reg[0]_8\,
      I4 => \_carry_i_16_0\,
      I5 => \^iteration_reg[0]_9\,
      O => \reg_xin_reg[10]\
    );
\_carry__1_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \_carry__3_0\(11),
      I1 => \_carry_i_17\(0),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_16_0\,
      O => \reg_yin_reg[11]\(3)
    );
\_carry__1_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry__1_i_24__0_n_0\,
      I1 => \_carry__0_i_10__0_0\,
      I2 => \_carry__1_i_25__0_n_0\,
      I3 => \_carry__1_i_26__0_n_0\,
      I4 => \_carry__1_i_27_n_0\,
      I5 => \_carry__1_i_28_n_0\,
      O => \reg_xin_reg[17]\
    );
\_carry__1_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_4\,
      I1 => \_carry__0_i_16_0\(0),
      I2 => \^iteration_reg[3]_5\,
      I3 => \^iteration_reg[2]_4\,
      I4 => \_carry__0_i_16_0\(1),
      I5 => \^iteration_reg[2]_5\,
      O => \_carry__1_i_21__0_n_0\
    );
\_carry__1_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2FFE2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_3\,
      I1 => \_carry__0_i_16_0\(2),
      I2 => \^iteration_reg[0]_4\,
      I3 => \_carry__0_i_10__0_0\,
      I4 => \_carry__0_i_14__0_0\,
      I5 => Q(1),
      O => \_carry__1_i_22__0_n_0\
    );
\_carry__1_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_7\,
      I1 => \_carry_i_10__0_2\,
      I2 => \^iteration_reg[0]_6\,
      I3 => \^iteration_reg[0]_0\,
      I4 => \_carry__0_i_16_1\,
      I5 => \^iteration_reg[0]_1\,
      O => \_carry__1_i_23_n_0\
    );
\_carry__1_i_23__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \^iteration_reg[0]\
    );
\_carry__1_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_1\,
      I1 => \_carry__0_i_16_0\(1),
      I2 => \^iteration_reg[2]_2\,
      I3 => \^iteration_reg[2]_6\,
      I4 => \_carry__0_i_16_0\(2),
      I5 => \^iteration_reg[2]_7\,
      O => \_carry__1_i_24__0_n_0\
    );
\_carry__1_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_0\,
      I1 => \_carry_i_12_1\,
      I2 => \^iteration_reg[0]_1\,
      I3 => \^iteration_reg[3]_4\,
      I4 => \_carry_i_10__0_2\,
      I5 => \^iteration_reg[3]_5\,
      O => \_carry__1_i_25__0_n_0\
    );
\_carry__1_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_4\,
      I1 => \_carry__0_i_16_1\,
      I2 => \^iteration_reg[2]_5\,
      I3 => \^iteration_reg[0]_3\,
      I4 => \_carry__0_i_16_0\(0),
      I5 => \^iteration_reg[0]_4\,
      O => \_carry__1_i_26__0_n_0\
    );
\_carry__1_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_3\,
      I1 => \_carry_i_16_0\,
      I2 => \^iteration_reg[2]_3\,
      I3 => \^iteration_reg[0]_7\,
      I4 => \_carry_i_14_1\,
      I5 => \^iteration_reg[0]_6\,
      O => \_carry__1_i_27_n_0\
    );
\_carry__1_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040040000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_17\(0),
      I4 => Q(1),
      I5 => Q(0),
      O => \^iteration_reg[2]_1\
    );
\_carry__1_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^reg_xin_reg[19]\,
      I1 => \_carry_i_12_0\,
      I2 => \^iteration_reg[0]_2\,
      I3 => \^iteration_reg[0]_8\,
      I4 => \_carry_i_10__0_1\,
      I5 => \^iteration_reg[0]_9\,
      O => \_carry__1_i_28_n_0\
    );
\_carry__1_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000004400000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_17\(0),
      I4 => Q(1),
      I5 => Q(0),
      O => \^iteration_reg[2]_2\
    );
\_carry__1_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      O => \^iteration_reg[0]_5\
    );
\_carry__1_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \_carry__3_0\(10),
      I1 => \_carry_i_17\(0),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_10__0_1\,
      O => \reg_yin_reg[11]\(2)
    );
\_carry__1_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0200000000000200"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \_carry__3_0\(12),
      I5 => \_carry_i_17\(0),
      O => \^iteration_reg[0]_3\
    );
\_carry__1_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020002000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \_carry__3_0\(12),
      I5 => \_carry_i_17\(0),
      O => \^iteration_reg[0]_4\
    );
\_carry__1_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \_carry__3_0\(9),
      I1 => \_carry_i_17\(0),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_12_0\,
      O => \reg_yin_reg[11]\(1)
    );
\_carry__1_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \_carry__3_0\(8),
      I1 => \_carry_i_17\(0),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_14_0\,
      O => \reg_yin_reg[11]\(0)
    );
\_carry__1_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_0\,
      I1 => \_carry__0_i_16_0\(0),
      I2 => \^iteration_reg[0]_1\,
      I3 => \^iteration_reg[3]_4\,
      I4 => \_carry__0_i_16_0\(1),
      I5 => \^iteration_reg[3]_5\,
      O => \reg_xin_reg[16]_0\
    );
\_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__1_n_0\,
      CO(3) => \_carry__2_n_0\,
      CO(2) => \_carry__2_n_1\,
      CO(1) => \_carry__2_n_2\,
      CO(0) => \_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => adder2_y_mux(15 downto 12),
      O(3 downto 0) => s_add(15 downto 12),
      S(3 downto 0) => \reg_yin_reg[15]\(3 downto 0)
    );
\_carry__2_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF0011E4B144"
    )
        port map (
      I0 => \^iteration_reg[0]\,
      I1 => \_carry__0_i_16_0\(2),
      I2 => Q(2),
      I3 => \reg_yin_reg[3]_0\,
      I4 => \_carry_i_17\(0),
      I5 => Q(3),
      O => \reg_xin_reg[18]_0\
    );
\_carry__2_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFFEFEAEFEA"
    )
        port map (
      I0 => \_carry__2_i_18_n_0\,
      I1 => \^iteration_reg[0]_6\,
      I2 => \_carry__0_i_16_0\(2),
      I3 => \^iteration_reg[0]_7\,
      I4 => \^reg_yin_reg[19]_0\,
      I5 => \^iteration_reg[1]\,
      O => \reg_xin_reg[18]_3\
    );
\_carry__2_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^reg_xin_reg[19]\,
      I1 => \_carry_i_10__0_2\,
      I2 => \^iteration_reg[0]_2\,
      I3 => \^iteration_reg[0]_8\,
      I4 => \_carry__0_i_16_1\,
      I5 => \^iteration_reg[0]_9\,
      O => \reg_xin_reg[14]\
    );
\_carry__2_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_3\,
      I1 => \_carry__0_i_16_0\(0),
      I2 => \^iteration_reg[2]_3\,
      I3 => \^iteration_reg[0]_7\,
      I4 => \_carry__0_i_16_0\(1),
      I5 => \^iteration_reg[0]_6\,
      O => \reg_xin_reg[16]_1\
    );
\_carry__2_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2FFE2E2E2FFFF"
    )
        port map (
      I0 => \^iteration_reg[0]_0\,
      I1 => \_carry__0_i_16_0\(2),
      I2 => \^iteration_reg[0]_1\,
      I3 => Q(3),
      I4 => \^reg_yin_reg[19]_0\,
      I5 => \^iteration_reg[2]_0\,
      O => \reg_xin_reg[18]_1\
    );
\_carry__2_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_0\,
      I1 => \_carry__0_i_16_0\(1),
      I2 => \^iteration_reg[0]_1\,
      I3 => \^iteration_reg[3]_4\,
      I4 => \_carry__0_i_16_0\(2),
      I5 => \^iteration_reg[3]_5\,
      O => \reg_xin_reg[17]_1\
    );
\_carry__2_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^reg_xin_reg[19]\,
      I1 => \_carry_i_12_1\,
      I2 => \^iteration_reg[0]_2\,
      I3 => \^iteration_reg[0]_8\,
      I4 => \_carry_i_10__0_2\,
      I5 => \^iteration_reg[0]_9\,
      O => \reg_xin_reg[13]\
    );
\_carry__2_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_3\,
      I1 => \_carry__0_i_16_1\,
      I2 => \^iteration_reg[2]_3\,
      I3 => \^iteration_reg[0]_7\,
      I4 => \_carry__0_i_16_0\(0),
      I5 => \^iteration_reg[0]_6\,
      O => \reg_xin_reg[15]_0\
    );
\_carry__2_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_8\,
      I1 => \_carry__0_i_16_0\(0),
      I2 => \^iteration_reg[0]_9\,
      I3 => \^iteration_reg[3]_3\,
      I4 => \_carry__0_i_16_0\(1),
      I5 => \^iteration_reg[2]_3\,
      O => \_carry__2_i_18_n_0\
    );
\_carry__2_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      O => \^iteration_reg[1]\
    );
\_carry__2_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => Q(2),
      I1 => Q(0),
      I2 => Q(1),
      O => \^iteration_reg[2]_0\
    );
\_carry__2_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008400000048"
    )
        port map (
      I0 => \_carry__0_i_16_0\(1),
      I1 => Q(0),
      I2 => \^sign_ope\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(1),
      O => \reg_xin_reg[17]_0\
    );
\_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__2_n_0\,
      CO(3) => \reg_yin_reg[19]\(0),
      CO(2) => \_carry__3_n_1\,
      CO(1) => \_carry__3_n_2\,
      CO(0) => \_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \_carry__3_i_1__3_n_0\,
      DI(2) => \_carry__3_i_2__1_n_0\,
      DI(1 downto 0) => adder2_y_mux(17 downto 16),
      O(3 downto 0) => s_add(19 downto 16),
      S(3) => \_carry__3_i_5__0_n_0\,
      S(2 downto 0) => S(2 downto 0)
    );
\_carry__3_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      O => \^iteration_reg[2]\
    );
\_carry__3_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \_carry__3_0\(12),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      O => \_carry__3_i_1__3_n_0\
    );
\_carry__3_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(3),
      I3 => \_carry__3_0\(12),
      O => \_carry__3_i_2__1_n_0\
    );
\_carry__3_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFD"
    )
        port map (
      I0 => CO(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \_carry__3_0\(12),
      O => \_carry__3_i_5__0_n_0\
    );
\_carry__3_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF488400FFB748"
    )
        port map (
      I0 => \_carry__0_i_16_0\(2),
      I1 => Q(0),
      I2 => \_carry_i_17\(0),
      I3 => \_carry__3_0\(12),
      I4 => \^iteration_reg[2]\,
      I5 => Q(1),
      O => \reg_xin_reg[18]\
    );
\_carry__3_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFD"
    )
        port map (
      I0 => Q(1),
      I1 => Q(0),
      I2 => Q(3),
      I3 => Q(2),
      O => \iteration_reg[1]_0\
    );
\_carry_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001400000000"
    )
        port map (
      I0 => Q(0),
      I1 => \_carry_i_17\(0),
      I2 => \_carry__3_0\(12),
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(1),
      O => \^iteration_reg[0]_2\
    );
\_carry_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry_i_17__0_n_0\,
      I1 => \_carry_i_18__0_n_0\,
      I2 => \_carry_i_19_n_0\,
      I3 => \_carry_i_20_n_0\,
      I4 => \_carry_i_21_n_0\,
      I5 => \_carry_i_22_n_0\,
      O => \reg_xin_reg[14]_0\
    );
\_carry_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008400000048"
    )
        port map (
      I0 => \_carry_i_14_2\,
      I1 => Q(0),
      I2 => \^sign_ope\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(1),
      O => \reg_xin_reg[4]\
    );
\_carry_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry_i_23__0_n_0\,
      I1 => \_carry_i_24__0_n_0\,
      I2 => \_carry_i_25__0_n_0\,
      I3 => \_carry_i_26_n_0\,
      I4 => \_carry_i_27_n_0\,
      I5 => \_carry_i_28_n_0\,
      O => \reg_xin_reg[13]_0\
    );
\_carry_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008400000048"
    )
        port map (
      I0 => \_carry_i_16_2\,
      I1 => Q(0),
      I2 => \^sign_ope\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(1),
      O => \reg_xin_reg[3]\
    );
\_carry_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry_i_29__0_n_0\,
      I1 => \_carry_i_30__0_n_0\,
      I2 => \_carry_i_31__0_n_0\,
      I3 => \_carry_i_32_n_0\,
      I4 => \_carry_i_33_n_0\,
      I5 => \_carry_i_34_n_0\,
      O => \reg_xin_reg[12]_0\
    );
\_carry_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008400000048"
    )
        port map (
      I0 => \_carry_i_8__0\,
      I1 => Q(0),
      I2 => \^sign_ope\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(1),
      O => \reg_xin_reg[2]\
    );
\_carry_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry_i_35__0_n_0\,
      I1 => \_carry_i_36__0_n_0\,
      I2 => \_carry_i_37__0_n_0\,
      I3 => \_carry_i_38_n_0\,
      I4 => \_carry_i_39_n_0\,
      I5 => \_carry_i_40_n_0\,
      O => \reg_xin_reg[11]_0\
    );
\_carry_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_10\,
      I1 => \_carry_i_10__0_2\,
      I2 => \^iteration_reg[0]_11\,
      I3 => \^iteration_reg[3]_1\,
      I4 => \_carry__0_i_16_1\,
      I5 => \^iteration_reg[3]_2\,
      O => \_carry_i_17__0_n_0\
    );
\_carry_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_0\,
      I1 => \_carry__0_i_16_0\(0),
      I2 => \^iteration_reg[3]\,
      I3 => \^iteration_reg[3]_6\,
      I4 => \_carry__0_i_16_0\(1),
      I5 => \^iteration_reg[3]_7\,
      O => \_carry_i_18__0_n_0\
    );
\_carry_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_4\,
      I1 => \_carry_i_10__0_1\,
      I2 => \^iteration_reg[2]_5\,
      I3 => \^iteration_reg[0]_3\,
      I4 => \_carry_i_16_0\,
      I5 => \^iteration_reg[0]_4\,
      O => \_carry_i_19_n_0\
    );
\_carry_i_19__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \_carry_i_17\(0),
      I1 => \_carry__3_0\(12),
      O => \^sign_ope\
    );
\_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \_carry__3_0\(12),
      I1 => \_carry_i_17\(0),
      O => S_OPE0
    );
\_carry_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \_carry__3_0\(3),
      I1 => \_carry_i_17\(0),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_16_2\,
      O => \reg_yin_reg[3]\(3)
    );
\_carry_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_1\,
      I1 => \_carry_i_14_1\,
      I2 => \^iteration_reg[2]_2\,
      I3 => \^iteration_reg[2]_6\,
      I4 => \_carry_i_12_1\,
      I5 => \^iteration_reg[2]_7\,
      O => \_carry_i_20_n_0\
    );
\_carry_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_0\,
      I1 => \_carry_i_14_0\,
      I2 => \^iteration_reg[0]_1\,
      I3 => \^iteration_reg[3]_4\,
      I4 => \_carry_i_12_0\,
      I5 => \^iteration_reg[3]_5\,
      O => \_carry_i_21_n_0\
    );
\_carry_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_3\,
      I1 => \_carry_i_10__0_0\,
      I2 => \^iteration_reg[2]_3\,
      I3 => \^iteration_reg[0]_7\,
      I4 => \_carry_i_16_1\,
      I5 => \^iteration_reg[0]_6\,
      O => \_carry_i_22_n_0\
    );
\_carry_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_10\,
      I1 => \_carry_i_12_1\,
      I2 => \^iteration_reg[0]_11\,
      I3 => \^iteration_reg[3]_1\,
      I4 => \_carry_i_10__0_2\,
      I5 => \^iteration_reg[3]_2\,
      O => \_carry_i_23__0_n_0\
    );
\_carry_i_24__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_0\,
      I1 => \_carry__0_i_16_1\,
      I2 => \^iteration_reg[3]\,
      I3 => \^iteration_reg[3]_6\,
      I4 => \_carry__0_i_16_0\(0),
      I5 => \^iteration_reg[3]_7\,
      O => \_carry_i_24__0_n_0\
    );
\_carry_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_4\,
      I1 => \_carry_i_12_0\,
      I2 => \^iteration_reg[2]_5\,
      I3 => \^iteration_reg[0]_3\,
      I4 => \_carry_i_10__0_1\,
      I5 => \^iteration_reg[0]_4\,
      O => \_carry_i_25__0_n_0\
    );
\_carry_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_1\,
      I1 => \_carry_i_16_0\,
      I2 => \^iteration_reg[2]_2\,
      I3 => \^iteration_reg[2]_6\,
      I4 => \_carry_i_14_1\,
      I5 => \^iteration_reg[2]_7\,
      O => \_carry_i_26_n_0\
    );
\_carry_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_0\,
      I1 => \_carry_i_16_1\,
      I2 => \^iteration_reg[0]_1\,
      I3 => \^iteration_reg[3]_4\,
      I4 => \_carry_i_14_0\,
      I5 => \^iteration_reg[3]_5\,
      O => \_carry_i_27_n_0\
    );
\_carry_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_3\,
      I1 => \_carry_i_12_2\,
      I2 => \^iteration_reg[2]_3\,
      I3 => \^iteration_reg[0]_7\,
      I4 => \_carry_i_10__0_0\,
      I5 => \^iteration_reg[0]_6\,
      O => \_carry_i_28_n_0\
    );
\_carry_i_29__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_10\,
      I1 => \_carry_i_14_1\,
      I2 => \^iteration_reg[0]_11\,
      I3 => \^iteration_reg[3]_1\,
      I4 => \_carry_i_12_1\,
      I5 => \^iteration_reg[3]_2\,
      O => \_carry_i_29__0_n_0\
    );
\_carry_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \_carry__3_0\(2),
      I1 => \_carry_i_17\(0),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_8__0\,
      O => \reg_yin_reg[3]\(2)
    );
\_carry_i_30__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_0\,
      I1 => \_carry_i_10__0_2\,
      I2 => \^iteration_reg[3]\,
      I3 => \^iteration_reg[3]_6\,
      I4 => \_carry__0_i_16_1\,
      I5 => \^iteration_reg[3]_7\,
      O => \_carry_i_30__0_n_0\
    );
\_carry_i_31__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_4\,
      I1 => \_carry_i_14_0\,
      I2 => \^iteration_reg[2]_5\,
      I3 => \^iteration_reg[0]_3\,
      I4 => \_carry_i_12_0\,
      I5 => \^iteration_reg[0]_4\,
      O => \_carry_i_31__0_n_0\
    );
\_carry_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_1\,
      I1 => \_carry_i_10__0_1\,
      I2 => \^iteration_reg[2]_2\,
      I3 => \^iteration_reg[2]_6\,
      I4 => \_carry_i_16_0\,
      I5 => \^iteration_reg[2]_7\,
      O => \_carry_i_32_n_0\
    );
\_carry_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_0\,
      I1 => \_carry_i_10__0_0\,
      I2 => \^iteration_reg[0]_1\,
      I3 => \^iteration_reg[3]_4\,
      I4 => \_carry_i_16_1\,
      I5 => \^iteration_reg[3]_5\,
      O => \_carry_i_33_n_0\
    );
\_carry_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_3\,
      I1 => \_carry_i_14_2\,
      I2 => \^iteration_reg[2]_3\,
      I3 => \^iteration_reg[0]_7\,
      I4 => \_carry_i_12_2\,
      I5 => \^iteration_reg[0]_6\,
      O => \_carry_i_34_n_0\
    );
\_carry_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_10\,
      I1 => \_carry_i_16_0\,
      I2 => \^iteration_reg[0]_11\,
      I3 => \^iteration_reg[3]_1\,
      I4 => \_carry_i_14_1\,
      I5 => \^iteration_reg[3]_2\,
      O => \_carry_i_35__0_n_0\
    );
\_carry_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_0\,
      I1 => \_carry_i_12_1\,
      I2 => \^iteration_reg[3]\,
      I3 => \^iteration_reg[3]_6\,
      I4 => \_carry_i_10__0_2\,
      I5 => \^iteration_reg[3]_7\,
      O => \_carry_i_36__0_n_0\
    );
\_carry_i_37__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_4\,
      I1 => \_carry_i_16_1\,
      I2 => \^iteration_reg[2]_5\,
      I3 => \^iteration_reg[0]_3\,
      I4 => \_carry_i_14_0\,
      I5 => \^iteration_reg[0]_4\,
      O => \_carry_i_37__0_n_0\
    );
\_carry_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[2]_1\,
      I1 => \_carry_i_12_0\,
      I2 => \^iteration_reg[2]_2\,
      I3 => \^iteration_reg[2]_6\,
      I4 => \_carry_i_10__0_1\,
      I5 => \^iteration_reg[2]_7\,
      O => \_carry_i_38_n_0\
    );
\_carry_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[0]_0\,
      I1 => \_carry_i_12_2\,
      I2 => \^iteration_reg[0]_1\,
      I3 => \^iteration_reg[3]_4\,
      I4 => \_carry_i_10__0_0\,
      I5 => \^iteration_reg[3]_5\,
      O => \_carry_i_39_n_0\
    );
\_carry_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \_carry__3_0\(1),
      I1 => \_carry_i_17\(0),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_1\,
      O => \reg_yin_reg[3]\(1)
    );
\_carry_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => \^iteration_reg[3]_3\,
      I1 => \_carry_i_16_2\,
      I2 => \^iteration_reg[2]_3\,
      I3 => \^iteration_reg[0]_7\,
      I4 => \_carry_i_14_2\,
      I5 => \^iteration_reg[0]_6\,
      O => \_carry_i_40_n_0\
    );
\_carry_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000001000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \_carry__3_0\(12),
      I5 => \_carry_i_17\(0),
      O => \^iteration_reg[0]_10\
    );
\_carry_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100010000000"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => Q(2),
      I3 => Q(3),
      I4 => \_carry__3_0\(12),
      I5 => \_carry_i_17\(0),
      O => \^iteration_reg[0]_11\
    );
\_carry_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082000000000000"
    )
        port map (
      I0 => Q(3),
      I1 => \_carry__3_0\(12),
      I2 => \_carry_i_17\(0),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \^iteration_reg[3]_1\
    );
\_carry_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0028000000000000"
    )
        port map (
      I0 => Q(3),
      I1 => \_carry__3_0\(12),
      I2 => \_carry_i_17\(0),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \^iteration_reg[3]_2\
    );
\_carry_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082000000000000"
    )
        port map (
      I0 => Q(3),
      I1 => \_carry__3_0\(12),
      I2 => \_carry_i_17\(0),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \^iteration_reg[3]_0\
    );
\_carry_i_49\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0028000000000000"
    )
        port map (
      I0 => Q(3),
      I1 => \_carry__3_0\(12),
      I2 => \_carry_i_17\(0),
      I3 => Q(0),
      I4 => Q(1),
      I5 => Q(2),
      O => \^iteration_reg[3]\
    );
\_carry_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \_carry__3_0\(0),
      I1 => \_carry_i_17\(0),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_0\,
      O => \reg_yin_reg[3]\(0)
    );
\_carry_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200000000000000"
    )
        port map (
      I0 => Q(3),
      I1 => \_carry__3_0\(12),
      I2 => \_carry_i_17\(0),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \^iteration_reg[3]_6\
    );
\_carry_i_51\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2800000000000000"
    )
        port map (
      I0 => Q(3),
      I1 => \_carry__3_0\(12),
      I2 => \_carry_i_17\(0),
      I3 => Q(1),
      I4 => Q(0),
      I5 => Q(2),
      O => \^iteration_reg[3]_7\
    );
\_carry_i_52\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4004000000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_17\(0),
      I4 => Q(1),
      I5 => Q(0),
      O => \^iteration_reg[2]_6\
    );
\_carry_i_53\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0440000000000000"
    )
        port map (
      I0 => Q(2),
      I1 => Q(3),
      I2 => \_carry__3_0\(12),
      I3 => \_carry_i_17\(0),
      I4 => Q(1),
      I5 => Q(0),
      O => \^iteration_reg[2]_7\
    );
\_carry_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000900000000"
    )
        port map (
      I0 => \_carry_i_17\(0),
      I1 => \_carry__3_0\(12),
      I2 => Q(2),
      I3 => Q(3),
      I4 => Q(0),
      I5 => Q(1),
      O => \^reg_xin_reg[19]\
    );
\_carry_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008400000048"
    )
        port map (
      I0 => \_carry_i_12_2\,
      I1 => Q(0),
      I2 => \^sign_ope\,
      I3 => Q(3),
      I4 => Q(2),
      I5 => Q(1),
      O => \reg_xin_reg[5]\
    );
\i___19_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => Q(1),
      O => \iteration_reg[3]_8\
    );
\i___20_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \_carry__3_0\(12),
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      O => \^reg_yin_reg[19]_0\
    );
\reg_yin[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(0),
      I3 => s_add(0),
      I4 => \reg_yin[18]_i_4_n_0\,
      O => D(0)
    );
\reg_yin[10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(10),
      I3 => s_add(10),
      I4 => \reg_yin[18]_i_4_n_0\,
      O => D(10)
    );
\reg_yin[11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(11),
      I3 => s_add(11),
      I4 => \reg_yin[18]_i_4_n_0\,
      O => D(11)
    );
\reg_yin[12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(12),
      I3 => s_add(12),
      I4 => \reg_yin[18]_i_4_n_0\,
      O => D(12)
    );
\reg_yin[13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(13),
      I3 => s_add(13),
      I4 => \reg_yin[18]_i_4_n_0\,
      O => D(13)
    );
\reg_yin[14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(14),
      I3 => s_add(14),
      I4 => \reg_yin[18]_i_4_n_0\,
      O => D(14)
    );
\reg_yin[15]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(15),
      I3 => s_add(15),
      I4 => \reg_yin[18]_i_4_n_0\,
      O => D(15)
    );
\reg_yin[16]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(16),
      I3 => s_add(16),
      I4 => \reg_yin[18]_i_4_n_0\,
      O => D(16)
    );
\reg_yin[17]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(17),
      I3 => s_add(17),
      I4 => \reg_yin[18]_i_4_n_0\,
      O => D(17)
    );
\reg_yin[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(18),
      I3 => s_add(18),
      I4 => \reg_yin[18]_i_4_n_0\,
      O => D(18)
    );
\reg_yin[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80808000"
    )
        port map (
      I0 => \reg_yin_reg[18]_0\(0),
      I1 => s_add(19),
      I2 => s00_axi_aresetn,
      I3 => \reg_yin_reg[18]_1\(0),
      I4 => \reg_yin_reg[18]_1\(1),
      O => \reg_yin[18]_i_2_n_0\
    );
\reg_yin[18]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0E000"
    )
        port map (
      I0 => \reg_yin_reg[18]_0\(0),
      I1 => s_add(19),
      I2 => s00_axi_aresetn,
      I3 => \reg_yin_reg[18]_1\(0),
      I4 => \reg_yin_reg[18]_1\(1),
      O => \reg_yin[18]_i_4_n_0\
    );
\reg_yin[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(1),
      I3 => s_add(1),
      I4 => \reg_yin[18]_i_4_n_0\,
      O => D(1)
    );
\reg_yin[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(2),
      I3 => s_add(2),
      I4 => \reg_yin[18]_i_4_n_0\,
      O => D(2)
    );
\reg_yin[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(3),
      I3 => s_add(3),
      I4 => \reg_yin[18]_i_4_n_0\,
      O => D(3)
    );
\reg_yin[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(4),
      I3 => s_add(4),
      I4 => \reg_yin[18]_i_4_n_0\,
      O => D(4)
    );
\reg_yin[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(5),
      I3 => s_add(5),
      I4 => \reg_yin[18]_i_4_n_0\,
      O => D(5)
    );
\reg_yin[6]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(6),
      I3 => s_add(6),
      I4 => \reg_yin[18]_i_4_n_0\,
      O => D(6)
    );
\reg_yin[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(7),
      I3 => s_add(7),
      I4 => \reg_yin[18]_i_4_n_0\,
      O => D(7)
    );
\reg_yin[8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(8),
      I3 => s_add(8),
      I4 => \reg_yin[18]_i_4_n_0\,
      O => D(8)
    );
\reg_yin[9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEAEAEA"
    )
        port map (
      I0 => \reg_yin[18]_i_2_n_0\,
      I1 => \reg_yin_reg[0]\,
      I2 => \reg_yin_reg[18]\(9),
      I3 => s_add(9),
      I4 => \reg_yin[18]_i_4_n_0\,
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_adder_49 is
  port (
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    add_out : out STD_LOGIC_VECTOR ( 18 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \STAGE2_REG1_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \STAGE2_REG1_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \_carry__3_0\ : in STD_LOGIC_VECTOR ( 18 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_adder_49 : entity is "fxp_adder";
end design_1_axi_ikinematics_0_0_fxp_adder_49;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_adder_49 is
  signal \_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \_carry__0_n_0\ : STD_LOGIC;
  signal \_carry__0_n_1\ : STD_LOGIC;
  signal \_carry__0_n_2\ : STD_LOGIC;
  signal \_carry__0_n_3\ : STD_LOGIC;
  signal \_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \_carry__1_n_0\ : STD_LOGIC;
  signal \_carry__1_n_1\ : STD_LOGIC;
  signal \_carry__1_n_2\ : STD_LOGIC;
  signal \_carry__1_n_3\ : STD_LOGIC;
  signal \_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \_carry__2_n_0\ : STD_LOGIC;
  signal \_carry__2_n_1\ : STD_LOGIC;
  signal \_carry__2_n_2\ : STD_LOGIC;
  signal \_carry__2_n_3\ : STD_LOGIC;
  signal \_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \_carry__3_n_1\ : STD_LOGIC;
  signal \_carry__3_n_2\ : STD_LOGIC;
  signal \_carry__3_n_3\ : STD_LOGIC;
  signal \_carry_i_1_n_0\ : STD_LOGIC;
  signal \_carry_i_2_n_0\ : STD_LOGIC;
  signal \_carry_i_3_n_0\ : STD_LOGIC;
  signal \_carry_i_4_n_0\ : STD_LOGIC;
  signal \_carry_n_0\ : STD_LOGIC;
  signal \_carry_n_1\ : STD_LOGIC;
  signal \_carry_n_2\ : STD_LOGIC;
  signal \_carry_n_3\ : STD_LOGIC;
  signal s_add : STD_LOGIC_VECTOR ( 19 downto 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reg_add[0]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \reg_add[10]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \reg_add[11]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \reg_add[12]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \reg_add[13]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \reg_add[14]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \reg_add[15]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \reg_add[16]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \reg_add[17]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \reg_add[1]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \reg_add[2]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \reg_add[3]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \reg_add[4]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \reg_add[5]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \reg_add[6]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \reg_add[7]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \reg_add[8]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \reg_add[9]_i_1\ : label is "soft_lutpair49";
begin
\_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_carry_n_0\,
      CO(2) => \_carry_n_1\,
      CO(1) => \_carry_n_2\,
      CO(0) => \_carry_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(3 downto 0),
      O(3 downto 0) => s_add(3 downto 0),
      S(3) => \_carry_i_1_n_0\,
      S(2) => \_carry_i_2_n_0\,
      S(1) => \_carry_i_3_n_0\,
      S(0) => \_carry_i_4_n_0\
    );
\_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry_n_0\,
      CO(3) => \_carry__0_n_0\,
      CO(2) => \_carry__0_n_1\,
      CO(1) => \_carry__0_n_2\,
      CO(0) => \_carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(7 downto 4),
      O(3 downto 0) => s_add(7 downto 4),
      S(3) => \_carry__0_i_1_n_0\,
      S(2) => \_carry__0_i_2_n_0\,
      S(1) => \_carry__0_i_3_n_0\,
      S(0) => \_carry__0_i_4_n_0\
    );
\_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(7),
      I1 => \_carry__3_0\(7),
      O => \_carry__0_i_1_n_0\
    );
\_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(6),
      I1 => \_carry__3_0\(6),
      O => \_carry__0_i_2_n_0\
    );
\_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(5),
      I1 => \_carry__3_0\(5),
      O => \_carry__0_i_3_n_0\
    );
\_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(4),
      I1 => \_carry__3_0\(4),
      O => \_carry__0_i_4_n_0\
    );
\_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__0_n_0\,
      CO(3) => \_carry__1_n_0\,
      CO(2) => \_carry__1_n_1\,
      CO(1) => \_carry__1_n_2\,
      CO(0) => \_carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(11 downto 8),
      O(3 downto 0) => s_add(11 downto 8),
      S(3) => \_carry__1_i_1_n_0\,
      S(2) => \_carry__1_i_2_n_0\,
      S(1) => \_carry__1_i_3_n_0\,
      S(0) => \_carry__1_i_4_n_0\
    );
\_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(11),
      I1 => \_carry__3_0\(11),
      O => \_carry__1_i_1_n_0\
    );
\_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(10),
      I1 => \_carry__3_0\(10),
      O => \_carry__1_i_2_n_0\
    );
\_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(9),
      I1 => \_carry__3_0\(9),
      O => \_carry__1_i_3_n_0\
    );
\_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(8),
      I1 => \_carry__3_0\(8),
      O => \_carry__1_i_4_n_0\
    );
\_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__1_n_0\,
      CO(3) => \_carry__2_n_0\,
      CO(2) => \_carry__2_n_1\,
      CO(1) => \_carry__2_n_2\,
      CO(0) => \_carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => Q(15 downto 12),
      O(3 downto 0) => s_add(15 downto 12),
      S(3) => \_carry__2_i_1_n_0\,
      S(2) => \_carry__2_i_2_n_0\,
      S(1) => \_carry__2_i_3_n_0\,
      S(0) => \_carry__2_i_4_n_0\
    );
\_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(15),
      I1 => \_carry__3_0\(15),
      O => \_carry__2_i_1_n_0\
    );
\_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(14),
      I1 => \_carry__3_0\(14),
      O => \_carry__2_i_2_n_0\
    );
\_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(13),
      I1 => \_carry__3_0\(13),
      O => \_carry__2_i_3_n_0\
    );
\_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(12),
      I1 => \_carry__3_0\(12),
      O => \_carry__2_i_4_n_0\
    );
\_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_carry__2_n_0\,
      CO(3) => CO(0),
      CO(2) => \_carry__3_n_1\,
      CO(1) => \_carry__3_n_2\,
      CO(0) => \_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => \_carry__3_i_1_n_0\,
      DI(2 downto 0) => Q(18 downto 16),
      O(3 downto 0) => s_add(19 downto 16),
      S(3) => \STAGE2_REG1_reg[18]\(0),
      S(2) => \_carry__3_i_2_n_0\,
      S(1) => \_carry__3_i_3_n_0\,
      S(0) => \_carry__3_i_4_n_0\
    );
\_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => Q(19),
      O => \_carry__3_i_1_n_0\
    );
\_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(18),
      I1 => \_carry__3_0\(18),
      O => \_carry__3_i_2_n_0\
    );
\_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(17),
      I1 => \_carry__3_0\(17),
      O => \_carry__3_i_3_n_0\
    );
\_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(16),
      I1 => \_carry__3_0\(16),
      O => \_carry__3_i_4_n_0\
    );
\_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(3),
      I1 => \_carry__3_0\(3),
      O => \_carry_i_1_n_0\
    );
\_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(2),
      I1 => \_carry__3_0\(2),
      O => \_carry_i_2_n_0\
    );
\_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(1),
      I1 => \_carry__3_0\(1),
      O => \_carry_i_3_n_0\
    );
\_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => Q(0),
      I1 => \_carry__3_0\(0),
      O => \_carry_i_4_n_0\
    );
\reg_add[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(0),
      I1 => \STAGE2_REG1_reg[0]\(0),
      I2 => s_add(19),
      O => add_out(0)
    );
\reg_add[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(10),
      I1 => \STAGE2_REG1_reg[0]\(0),
      I2 => s_add(19),
      O => add_out(10)
    );
\reg_add[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(11),
      I1 => \STAGE2_REG1_reg[0]\(0),
      I2 => s_add(19),
      O => add_out(11)
    );
\reg_add[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(12),
      I1 => \STAGE2_REG1_reg[0]\(0),
      I2 => s_add(19),
      O => add_out(12)
    );
\reg_add[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(13),
      I1 => \STAGE2_REG1_reg[0]\(0),
      I2 => s_add(19),
      O => add_out(13)
    );
\reg_add[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(14),
      I1 => \STAGE2_REG1_reg[0]\(0),
      I2 => s_add(19),
      O => add_out(14)
    );
\reg_add[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(15),
      I1 => \STAGE2_REG1_reg[0]\(0),
      I2 => s_add(19),
      O => add_out(15)
    );
\reg_add[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(16),
      I1 => \STAGE2_REG1_reg[0]\(0),
      I2 => s_add(19),
      O => add_out(16)
    );
\reg_add[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(17),
      I1 => \STAGE2_REG1_reg[0]\(0),
      I2 => s_add(19),
      O => add_out(17)
    );
\reg_add[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(18),
      I1 => \STAGE2_REG1_reg[0]\(0),
      I2 => s_add(19),
      O => add_out(18)
    );
\reg_add[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(1),
      I1 => \STAGE2_REG1_reg[0]\(0),
      I2 => s_add(19),
      O => add_out(1)
    );
\reg_add[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(2),
      I1 => \STAGE2_REG1_reg[0]\(0),
      I2 => s_add(19),
      O => add_out(2)
    );
\reg_add[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(3),
      I1 => \STAGE2_REG1_reg[0]\(0),
      I2 => s_add(19),
      O => add_out(3)
    );
\reg_add[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(4),
      I1 => \STAGE2_REG1_reg[0]\(0),
      I2 => s_add(19),
      O => add_out(4)
    );
\reg_add[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(5),
      I1 => \STAGE2_REG1_reg[0]\(0),
      I2 => s_add(19),
      O => add_out(5)
    );
\reg_add[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(6),
      I1 => \STAGE2_REG1_reg[0]\(0),
      I2 => s_add(19),
      O => add_out(6)
    );
\reg_add[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(7),
      I1 => \STAGE2_REG1_reg[0]\(0),
      I2 => s_add(19),
      O => add_out(7)
    );
\reg_add[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(8),
      I1 => \STAGE2_REG1_reg[0]\(0),
      I2 => s_add(19),
      O => add_out(8)
    );
\reg_add[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(9),
      I1 => \STAGE2_REG1_reg[0]\(0),
      I2 => s_add(19),
      O => add_out(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_adder_51 is
  port (
    s_add : out STD_LOGIC_VECTOR ( 19 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \X_OUT_reg[3]\ : in STD_LOGIC;
    reg_xin_0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \X_OUT_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \X_OUT_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \X_OUT_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \X_OUT_reg[18]\ : in STD_LOGIC;
    \X_OUT_reg[18]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_adder_51 : entity is "fxp_adder";
end design_1_axi_ikinematics_0_0_fxp_adder_51;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_adder_51 is
  signal \_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_3\ : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
\_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__1/i__carry_n_0\,
      CO(2) => \_inferred__1/i__carry_n_1\,
      CO(1) => \_inferred__1/i__carry_n_2\,
      CO(0) => \_inferred__1/i__carry_n_3\,
      CYINIT => \X_OUT_reg[3]\,
      DI(3 downto 0) => reg_xin_0(3 downto 0),
      O(3 downto 0) => s_add(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry_n_0\,
      CO(3) => \_inferred__1/i__carry__0_n_0\,
      CO(2) => \_inferred__1/i__carry__0_n_1\,
      CO(1) => \_inferred__1/i__carry__0_n_2\,
      CO(0) => \_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => reg_xin_0(7 downto 4),
      O(3 downto 0) => s_add(7 downto 4),
      S(3 downto 0) => \X_OUT_reg[7]\(3 downto 0)
    );
\_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__0_n_0\,
      CO(3) => \_inferred__1/i__carry__1_n_0\,
      CO(2) => \_inferred__1/i__carry__1_n_1\,
      CO(1) => \_inferred__1/i__carry__1_n_2\,
      CO(0) => \_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => reg_xin_0(11 downto 8),
      O(3 downto 0) => s_add(11 downto 8),
      S(3 downto 0) => \X_OUT_reg[11]\(3 downto 0)
    );
\_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__1_n_0\,
      CO(3) => \_inferred__1/i__carry__2_n_0\,
      CO(2) => \_inferred__1/i__carry__2_n_1\,
      CO(1) => \_inferred__1/i__carry__2_n_2\,
      CO(0) => \_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => reg_xin_0(15 downto 12),
      O(3 downto 0) => s_add(15 downto 12),
      S(3 downto 0) => \X_OUT_reg[15]\(3 downto 0)
    );
\_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__2_n_0\,
      CO(3) => CO(0),
      CO(2) => \_inferred__1/i__carry__3_n_1\,
      CO(1) => \_inferred__1/i__carry__3_n_2\,
      CO(0) => \_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3) => '1',
      DI(2 downto 0) => reg_xin_0(18 downto 16),
      O(3 downto 0) => s_add(19 downto 16),
      S(3) => \X_OUT_reg[18]\,
      S(2 downto 0) => \X_OUT_reg[18]_0\(2 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_adder_52 is
  port (
    s_add : out STD_LOGIC_VECTOR ( 19 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[3]\ : in STD_LOGIC;
    reg_yin_1 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[18]\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_adder_52 : entity is "fxp_adder";
end design_1_axi_ikinematics_0_0_fxp_adder_52;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_adder_52 is
  signal \_inferred__1/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__1/i__carry_n_3\ : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__1/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
\_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__1/i__carry_n_0\,
      CO(2) => \_inferred__1/i__carry_n_1\,
      CO(1) => \_inferred__1/i__carry_n_2\,
      CO(0) => \_inferred__1/i__carry_n_3\,
      CYINIT => \reg_yin_reg[3]\,
      DI(3 downto 0) => reg_yin_1(3 downto 0),
      O(3 downto 0) => s_add(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry_n_0\,
      CO(3) => \_inferred__1/i__carry__0_n_0\,
      CO(2) => \_inferred__1/i__carry__0_n_1\,
      CO(1) => \_inferred__1/i__carry__0_n_2\,
      CO(0) => \_inferred__1/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => reg_yin_1(7 downto 4),
      O(3 downto 0) => s_add(7 downto 4),
      S(3 downto 0) => \reg_yin_reg[7]\(3 downto 0)
    );
\_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__0_n_0\,
      CO(3) => \_inferred__1/i__carry__1_n_0\,
      CO(2) => \_inferred__1/i__carry__1_n_1\,
      CO(1) => \_inferred__1/i__carry__1_n_2\,
      CO(0) => \_inferred__1/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => reg_yin_1(11 downto 8),
      O(3 downto 0) => s_add(11 downto 8),
      S(3 downto 0) => \reg_yin_reg[11]\(3 downto 0)
    );
\_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__1_n_0\,
      CO(3) => \_inferred__1/i__carry__2_n_0\,
      CO(2) => \_inferred__1/i__carry__2_n_1\,
      CO(1) => \_inferred__1/i__carry__2_n_2\,
      CO(0) => \_inferred__1/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => reg_yin_1(15 downto 12),
      O(3 downto 0) => s_add(15 downto 12),
      S(3 downto 0) => \reg_yin_reg[15]\(3 downto 0)
    );
\_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__1/i__carry__2_n_0\,
      CO(3) => CO(0),
      CO(2) => \_inferred__1/i__carry__3_n_1\,
      CO(1) => \_inferred__1/i__carry__3_n_2\,
      CO(0) => \_inferred__1/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2 downto 0) => reg_yin_1(18 downto 16),
      O(3 downto 0) => s_add(19 downto 16),
      S(3 downto 0) => \reg_yin_reg[18]\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_adder_53 is
  port (
    s_add : out STD_LOGIC_VECTOR ( 19 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \Z_OUT_reg[3]\ : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 3 downto 0 );
    S : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Z_OUT_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Z_OUT_reg[7]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Z_OUT_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Z_OUT_reg[11]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Z_OUT_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Z_OUT_reg[15]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Z_OUT_reg[18]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Z_OUT_reg[18]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_adder_53 : entity is "fxp_adder";
end design_1_axi_ikinematics_0_0_fxp_adder_53;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_adder_53 is
  signal \_inferred__0/i__carry__0_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__0_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__1_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__2_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry__3_n_3\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \_inferred__0/i__carry_n_3\ : STD_LOGIC;
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \_inferred__0/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
\_inferred__0/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \_inferred__0/i__carry_n_0\,
      CO(2) => \_inferred__0/i__carry_n_1\,
      CO(1) => \_inferred__0/i__carry_n_2\,
      CO(0) => \_inferred__0/i__carry_n_3\,
      CYINIT => \Z_OUT_reg[3]\,
      DI(3 downto 0) => DI(3 downto 0),
      O(3 downto 0) => s_add(3 downto 0),
      S(3 downto 0) => S(3 downto 0)
    );
\_inferred__0/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry_n_0\,
      CO(3) => \_inferred__0/i__carry__0_n_0\,
      CO(2) => \_inferred__0/i__carry__0_n_1\,
      CO(1) => \_inferred__0/i__carry__0_n_2\,
      CO(0) => \_inferred__0/i__carry__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Z_OUT_reg[7]\(3 downto 0),
      O(3 downto 0) => s_add(7 downto 4),
      S(3 downto 0) => \Z_OUT_reg[7]_0\(3 downto 0)
    );
\_inferred__0/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__0_n_0\,
      CO(3) => \_inferred__0/i__carry__1_n_0\,
      CO(2) => \_inferred__0/i__carry__1_n_1\,
      CO(1) => \_inferred__0/i__carry__1_n_2\,
      CO(0) => \_inferred__0/i__carry__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Z_OUT_reg[11]\(3 downto 0),
      O(3 downto 0) => s_add(11 downto 8),
      S(3 downto 0) => \Z_OUT_reg[11]_0\(3 downto 0)
    );
\_inferred__0/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__1_n_0\,
      CO(3) => \_inferred__0/i__carry__2_n_0\,
      CO(2) => \_inferred__0/i__carry__2_n_1\,
      CO(1) => \_inferred__0/i__carry__2_n_2\,
      CO(0) => \_inferred__0/i__carry__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Z_OUT_reg[15]\(3 downto 0),
      O(3 downto 0) => s_add(15 downto 12),
      S(3 downto 0) => \Z_OUT_reg[15]_0\(3 downto 0)
    );
\_inferred__0/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \_inferred__0/i__carry__2_n_0\,
      CO(3) => CO(0),
      CO(2) => \_inferred__0/i__carry__3_n_1\,
      CO(1) => \_inferred__0/i__carry__3_n_2\,
      CO(0) => \_inferred__0/i__carry__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \Z_OUT_reg[18]\(3 downto 0),
      O(3 downto 0) => s_add(19 downto 16),
      S(3 downto 0) => \Z_OUT_reg[18]_0\(3 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_multiplier is
  port (
    P : out STD_LOGIC_VECTOR ( 1 downto 0 );
    stage3_mult_out : out STD_LOGIC_VECTOR ( 19 downto 0 );
    s_mult_0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s_mult_1 : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \stage3_reg2_reg[19]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    stage3_c4_xout : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \s_mult__0\ : in STD_LOGIC_VECTOR ( 13 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_multiplier : entity is "fxp_multiplier";
end design_1_axi_ikinematics_0_0_fxp_multiplier;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_multiplier is
  signal \^p\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_mult__1\ : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \s_mult__1__0\ : STD_LOGIC_VECTOR ( 36 downto 19 );
  signal s_mult_n_100 : STD_LOGIC;
  signal s_mult_n_101 : STD_LOGIC;
  signal s_mult_n_102 : STD_LOGIC;
  signal s_mult_n_103 : STD_LOGIC;
  signal s_mult_n_104 : STD_LOGIC;
  signal s_mult_n_105 : STD_LOGIC;
  signal s_mult_n_58 : STD_LOGIC;
  signal s_mult_n_59 : STD_LOGIC;
  signal s_mult_n_60 : STD_LOGIC;
  signal s_mult_n_61 : STD_LOGIC;
  signal s_mult_n_62 : STD_LOGIC;
  signal s_mult_n_63 : STD_LOGIC;
  signal s_mult_n_64 : STD_LOGIC;
  signal s_mult_n_65 : STD_LOGIC;
  signal s_mult_n_66 : STD_LOGIC;
  signal s_mult_n_67 : STD_LOGIC;
  signal s_mult_n_68 : STD_LOGIC;
  signal s_mult_n_71 : STD_LOGIC;
  signal s_mult_n_72 : STD_LOGIC;
  signal s_mult_n_73 : STD_LOGIC;
  signal s_mult_n_74 : STD_LOGIC;
  signal s_mult_n_75 : STD_LOGIC;
  signal s_mult_n_76 : STD_LOGIC;
  signal s_mult_n_77 : STD_LOGIC;
  signal s_mult_n_78 : STD_LOGIC;
  signal s_mult_n_79 : STD_LOGIC;
  signal s_mult_n_80 : STD_LOGIC;
  signal s_mult_n_81 : STD_LOGIC;
  signal s_mult_n_82 : STD_LOGIC;
  signal s_mult_n_83 : STD_LOGIC;
  signal s_mult_n_84 : STD_LOGIC;
  signal s_mult_n_85 : STD_LOGIC;
  signal s_mult_n_86 : STD_LOGIC;
  signal s_mult_n_87 : STD_LOGIC;
  signal s_mult_n_88 : STD_LOGIC;
  signal s_mult_n_90 : STD_LOGIC;
  signal s_mult_n_91 : STD_LOGIC;
  signal s_mult_n_92 : STD_LOGIC;
  signal s_mult_n_93 : STD_LOGIC;
  signal s_mult_n_94 : STD_LOGIC;
  signal s_mult_n_95 : STD_LOGIC;
  signal s_mult_n_96 : STD_LOGIC;
  signal s_mult_n_97 : STD_LOGIC;
  signal s_mult_n_98 : STD_LOGIC;
  signal s_mult_n_99 : STD_LOGIC;
  signal \stage3_reg2[10]_i_3_n_0\ : STD_LOGIC;
  signal \stage3_reg2[10]_i_4_n_0\ : STD_LOGIC;
  signal \stage3_reg2[10]_i_5_n_0\ : STD_LOGIC;
  signal \stage3_reg2[10]_i_6_n_0\ : STD_LOGIC;
  signal \stage3_reg2[14]_i_3_n_0\ : STD_LOGIC;
  signal \stage3_reg2[14]_i_4_n_0\ : STD_LOGIC;
  signal \stage3_reg2[14]_i_5_n_0\ : STD_LOGIC;
  signal \stage3_reg2[14]_i_6_n_0\ : STD_LOGIC;
  signal \stage3_reg2[18]_i_3_n_0\ : STD_LOGIC;
  signal \stage3_reg2[18]_i_4_n_0\ : STD_LOGIC;
  signal \stage3_reg2[18]_i_5_n_0\ : STD_LOGIC;
  signal \stage3_reg2[18]_i_6_n_0\ : STD_LOGIC;
  signal \stage3_reg2[6]_i_3_n_0\ : STD_LOGIC;
  signal \stage3_reg2[6]_i_4_n_0\ : STD_LOGIC;
  signal \stage3_reg2[6]_i_5_n_0\ : STD_LOGIC;
  signal \stage3_reg2_reg[10]_i_2_n_0\ : STD_LOGIC;
  signal \stage3_reg2_reg[10]_i_2_n_1\ : STD_LOGIC;
  signal \stage3_reg2_reg[10]_i_2_n_2\ : STD_LOGIC;
  signal \stage3_reg2_reg[10]_i_2_n_3\ : STD_LOGIC;
  signal \stage3_reg2_reg[14]_i_2_n_0\ : STD_LOGIC;
  signal \stage3_reg2_reg[14]_i_2_n_1\ : STD_LOGIC;
  signal \stage3_reg2_reg[14]_i_2_n_2\ : STD_LOGIC;
  signal \stage3_reg2_reg[14]_i_2_n_3\ : STD_LOGIC;
  signal \stage3_reg2_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \stage3_reg2_reg[18]_i_2_n_1\ : STD_LOGIC;
  signal \stage3_reg2_reg[18]_i_2_n_2\ : STD_LOGIC;
  signal \stage3_reg2_reg[18]_i_2_n_3\ : STD_LOGIC;
  signal \stage3_reg2_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \stage3_reg2_reg[6]_i_2_n_0\ : STD_LOGIC;
  signal \stage3_reg2_reg[6]_i_2_n_1\ : STD_LOGIC;
  signal \stage3_reg2_reg[6]_i_2_n_2\ : STD_LOGIC;
  signal \stage3_reg2_reg[6]_i_2_n_3\ : STD_LOGIC;
  signal NLW_s_mult_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_s_mult_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_s_mult_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_s_mult_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_s_mult_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_s_mult_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_s_mult_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_s_mult_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_s_mult_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_mult_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_stage3_reg2_reg[19]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_stage3_reg2_reg[19]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_stage3_reg2_reg[6]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of s_mult : label is "{SYNTH-11 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \stage3_reg2[0]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \stage3_reg2[10]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \stage3_reg2[11]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \stage3_reg2[12]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \stage3_reg2[13]_i_1\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \stage3_reg2[14]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \stage3_reg2[15]_i_1\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \stage3_reg2[16]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \stage3_reg2[17]_i_1\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \stage3_reg2[18]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \stage3_reg2[19]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \stage3_reg2[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \stage3_reg2[2]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \stage3_reg2[3]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \stage3_reg2[4]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \stage3_reg2[5]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \stage3_reg2[6]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \stage3_reg2[7]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \stage3_reg2[8]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \stage3_reg2[9]_i_1\ : label is "soft_lutpair113";
begin
  P(1 downto 0) <= \^p\(1 downto 0);
s_mult: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000001001101101110100",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_s_mult_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => B(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_s_mult_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_s_mult_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_s_mult_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => s_mult_0,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s00_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_s_mult_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_s_mult_OVERFLOW_UNCONNECTED,
      P(47) => s_mult_n_58,
      P(46) => s_mult_n_59,
      P(45) => s_mult_n_60,
      P(44) => s_mult_n_61,
      P(43) => s_mult_n_62,
      P(42) => s_mult_n_63,
      P(41) => s_mult_n_64,
      P(40) => s_mult_n_65,
      P(39) => s_mult_n_66,
      P(38) => s_mult_n_67,
      P(37) => s_mult_n_68,
      P(36 downto 35) => \^p\(1 downto 0),
      P(34) => s_mult_n_71,
      P(33) => s_mult_n_72,
      P(32) => s_mult_n_73,
      P(31) => s_mult_n_74,
      P(30) => s_mult_n_75,
      P(29) => s_mult_n_76,
      P(28) => s_mult_n_77,
      P(27) => s_mult_n_78,
      P(26) => s_mult_n_79,
      P(25) => s_mult_n_80,
      P(24) => s_mult_n_81,
      P(23) => s_mult_n_82,
      P(22) => s_mult_n_83,
      P(21) => s_mult_n_84,
      P(20) => s_mult_n_85,
      P(19) => s_mult_n_86,
      P(18) => s_mult_n_87,
      P(17) => s_mult_n_88,
      P(16) => \s_mult__1\(16),
      P(15) => s_mult_n_90,
      P(14) => s_mult_n_91,
      P(13) => s_mult_n_92,
      P(12) => s_mult_n_93,
      P(11) => s_mult_n_94,
      P(10) => s_mult_n_95,
      P(9) => s_mult_n_96,
      P(8) => s_mult_n_97,
      P(7) => s_mult_n_98,
      P(6) => s_mult_n_99,
      P(5) => s_mult_n_100,
      P(4) => s_mult_n_101,
      P(3) => s_mult_n_102,
      P(2) => s_mult_n_103,
      P(1) => s_mult_n_104,
      P(0) => s_mult_n_105,
      PATTERNBDETECT => NLW_s_mult_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_s_mult_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_s_mult_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => s_mult_1,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_s_mult_UNDERFLOW_UNCONNECTED
    );
\stage3_reg2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1\(16),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage3_mult_out(0)
    );
\stage3_reg2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(26),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage3_mult_out(10)
    );
\stage3_reg2[10]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_79,
      I1 => \s_mult__0\(5),
      O => \stage3_reg2[10]_i_3_n_0\
    );
\stage3_reg2[10]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_80,
      I1 => \s_mult__0\(4),
      O => \stage3_reg2[10]_i_4_n_0\
    );
\stage3_reg2[10]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_81,
      I1 => \s_mult__0\(3),
      O => \stage3_reg2[10]_i_5_n_0\
    );
\stage3_reg2[10]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_82,
      I1 => \s_mult__0\(2),
      O => \stage3_reg2[10]_i_6_n_0\
    );
\stage3_reg2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(27),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage3_mult_out(11)
    );
\stage3_reg2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(28),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage3_mult_out(12)
    );
\stage3_reg2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(29),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage3_mult_out(13)
    );
\stage3_reg2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(30),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage3_mult_out(14)
    );
\stage3_reg2[14]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_75,
      I1 => \s_mult__0\(9),
      O => \stage3_reg2[14]_i_3_n_0\
    );
\stage3_reg2[14]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_76,
      I1 => \s_mult__0\(8),
      O => \stage3_reg2[14]_i_4_n_0\
    );
\stage3_reg2[14]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_77,
      I1 => \s_mult__0\(7),
      O => \stage3_reg2[14]_i_5_n_0\
    );
\stage3_reg2[14]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_78,
      I1 => \s_mult__0\(6),
      O => \stage3_reg2[14]_i_6_n_0\
    );
\stage3_reg2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(31),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage3_mult_out(15)
    );
\stage3_reg2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(32),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage3_mult_out(16)
    );
\stage3_reg2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(33),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage3_mult_out(17)
    );
\stage3_reg2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(34),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage3_mult_out(18)
    );
\stage3_reg2[18]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_71,
      I1 => \s_mult__0\(13),
      O => \stage3_reg2[18]_i_3_n_0\
    );
\stage3_reg2[18]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_72,
      I1 => \s_mult__0\(12),
      O => \stage3_reg2[18]_i_4_n_0\
    );
\stage3_reg2[18]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_73,
      I1 => \s_mult__0\(11),
      O => \stage3_reg2[18]_i_5_n_0\
    );
\stage3_reg2[18]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_74,
      I1 => \s_mult__0\(10),
      O => \stage3_reg2[18]_i_6_n_0\
    );
\stage3_reg2[19]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_mult__1__0\(36),
      O => stage3_mult_out(19)
    );
\stage3_reg2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => s_mult_n_88,
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage3_mult_out(1)
    );
\stage3_reg2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => s_mult_n_87,
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage3_mult_out(2)
    );
\stage3_reg2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F06"
    )
        port map (
      I0 => stage3_c4_xout(0),
      I1 => s_mult_n_86,
      I2 => \s_mult__1__0\(36),
      I3 => \s_mult__1__0\(35),
      O => stage3_mult_out(3)
    );
\stage3_reg2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(20),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage3_mult_out(4)
    );
\stage3_reg2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(21),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage3_mult_out(5)
    );
\stage3_reg2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(22),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage3_mult_out(6)
    );
\stage3_reg2[6]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_83,
      I1 => \s_mult__0\(1),
      O => \stage3_reg2[6]_i_3_n_0\
    );
\stage3_reg2[6]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_84,
      I1 => \s_mult__0\(0),
      O => \stage3_reg2[6]_i_4_n_0\
    );
\stage3_reg2[6]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_85,
      I1 => stage3_c4_xout(1),
      O => \stage3_reg2[6]_i_5_n_0\
    );
\stage3_reg2[6]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_86,
      I1 => stage3_c4_xout(0),
      O => \s_mult__1__0\(19)
    );
\stage3_reg2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(23),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage3_mult_out(7)
    );
\stage3_reg2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(24),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage3_mult_out(8)
    );
\stage3_reg2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(25),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage3_mult_out(9)
    );
\stage3_reg2_reg[10]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage3_reg2_reg[6]_i_2_n_0\,
      CO(3) => \stage3_reg2_reg[10]_i_2_n_0\,
      CO(2) => \stage3_reg2_reg[10]_i_2_n_1\,
      CO(1) => \stage3_reg2_reg[10]_i_2_n_2\,
      CO(0) => \stage3_reg2_reg[10]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => s_mult_n_79,
      DI(2) => s_mult_n_80,
      DI(1) => s_mult_n_81,
      DI(0) => s_mult_n_82,
      O(3 downto 0) => \s_mult__1__0\(26 downto 23),
      S(3) => \stage3_reg2[10]_i_3_n_0\,
      S(2) => \stage3_reg2[10]_i_4_n_0\,
      S(1) => \stage3_reg2[10]_i_5_n_0\,
      S(0) => \stage3_reg2[10]_i_6_n_0\
    );
\stage3_reg2_reg[14]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage3_reg2_reg[10]_i_2_n_0\,
      CO(3) => \stage3_reg2_reg[14]_i_2_n_0\,
      CO(2) => \stage3_reg2_reg[14]_i_2_n_1\,
      CO(1) => \stage3_reg2_reg[14]_i_2_n_2\,
      CO(0) => \stage3_reg2_reg[14]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => s_mult_n_75,
      DI(2) => s_mult_n_76,
      DI(1) => s_mult_n_77,
      DI(0) => s_mult_n_78,
      O(3 downto 0) => \s_mult__1__0\(30 downto 27),
      S(3) => \stage3_reg2[14]_i_3_n_0\,
      S(2) => \stage3_reg2[14]_i_4_n_0\,
      S(1) => \stage3_reg2[14]_i_5_n_0\,
      S(0) => \stage3_reg2[14]_i_6_n_0\
    );
\stage3_reg2_reg[18]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage3_reg2_reg[14]_i_2_n_0\,
      CO(3) => \stage3_reg2_reg[18]_i_2_n_0\,
      CO(2) => \stage3_reg2_reg[18]_i_2_n_1\,
      CO(1) => \stage3_reg2_reg[18]_i_2_n_2\,
      CO(0) => \stage3_reg2_reg[18]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => s_mult_n_71,
      DI(2) => s_mult_n_72,
      DI(1) => s_mult_n_73,
      DI(0) => s_mult_n_74,
      O(3 downto 0) => \s_mult__1__0\(34 downto 31),
      S(3) => \stage3_reg2[18]_i_3_n_0\,
      S(2) => \stage3_reg2[18]_i_4_n_0\,
      S(1) => \stage3_reg2[18]_i_5_n_0\,
      S(0) => \stage3_reg2[18]_i_6_n_0\
    );
\stage3_reg2_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage3_reg2_reg[18]_i_2_n_0\,
      CO(3 downto 1) => \NLW_stage3_reg2_reg[19]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \stage3_reg2_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 1) => B"000",
      DI(0) => \^p\(0),
      O(3 downto 2) => \NLW_stage3_reg2_reg[19]_i_2_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \s_mult__1__0\(36 downto 35),
      S(3 downto 2) => B"00",
      S(1 downto 0) => \stage3_reg2_reg[19]\(1 downto 0)
    );
\stage3_reg2_reg[6]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stage3_reg2_reg[6]_i_2_n_0\,
      CO(2) => \stage3_reg2_reg[6]_i_2_n_1\,
      CO(1) => \stage3_reg2_reg[6]_i_2_n_2\,
      CO(0) => \stage3_reg2_reg[6]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => s_mult_n_83,
      DI(2) => s_mult_n_84,
      DI(1) => s_mult_n_85,
      DI(0) => s_mult_n_86,
      O(3 downto 1) => \s_mult__1__0\(22 downto 20),
      O(0) => \NLW_stage3_reg2_reg[6]_i_2_O_UNCONNECTED\(0),
      S(3) => \stage3_reg2[6]_i_3_n_0\,
      S(2) => \stage3_reg2[6]_i_4_n_0\,
      S(1) => \stage3_reg2[6]_i_5_n_0\,
      S(0) => \s_mult__1__0\(19)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_multiplier_20 is
  port (
    s_mult_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    stage4_mult_out : out STD_LOGIC_VECTOR ( 18 downto 0 );
    s_mult_1 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s_mult_2 : in STD_LOGIC;
    stage3_c2_xout : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \reg_yin[13]_i_2_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_yin_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_mult__0\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_multiplier_20 : entity is "fxp_multiplier";
end design_1_axi_ikinematics_0_0_fxp_multiplier_20;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_multiplier_20 is
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \reg_yin[12]_i_4_n_0\ : STD_LOGIC;
  signal \reg_yin[12]_i_5_n_0\ : STD_LOGIC;
  signal \reg_yin[12]_i_6_n_0\ : STD_LOGIC;
  signal \reg_yin[12]_i_7_n_0\ : STD_LOGIC;
  signal \reg_yin[19]_i_10_n_0\ : STD_LOGIC;
  signal \reg_yin[19]_i_5_n_0\ : STD_LOGIC;
  signal \reg_yin[19]_i_6_n_0\ : STD_LOGIC;
  signal \reg_yin[19]_i_7_n_0\ : STD_LOGIC;
  signal \reg_yin[19]_i_8_n_0\ : STD_LOGIC;
  signal \reg_yin[19]_i_9_n_0\ : STD_LOGIC;
  signal \reg_yin[8]_i_4_n_0\ : STD_LOGIC;
  signal \reg_yin[8]_i_5_n_0\ : STD_LOGIC;
  signal \reg_yin[8]_i_6_n_0\ : STD_LOGIC;
  signal \reg_yin_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \reg_yin_reg[12]_i_3_n_1\ : STD_LOGIC;
  signal \reg_yin_reg[12]_i_3_n_2\ : STD_LOGIC;
  signal \reg_yin_reg[12]_i_3_n_3\ : STD_LOGIC;
  signal \reg_yin_reg[19]_i_2__3_n_1\ : STD_LOGIC;
  signal \reg_yin_reg[19]_i_2__3_n_2\ : STD_LOGIC;
  signal \reg_yin_reg[19]_i_2__3_n_3\ : STD_LOGIC;
  signal \reg_yin_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \reg_yin_reg[19]_i_4_n_1\ : STD_LOGIC;
  signal \reg_yin_reg[19]_i_4_n_2\ : STD_LOGIC;
  signal \reg_yin_reg[19]_i_4_n_3\ : STD_LOGIC;
  signal \reg_yin_reg[8]_i_3_n_0\ : STD_LOGIC;
  signal \reg_yin_reg[8]_i_3_n_1\ : STD_LOGIC;
  signal \reg_yin_reg[8]_i_3_n_2\ : STD_LOGIC;
  signal \reg_yin_reg[8]_i_3_n_3\ : STD_LOGIC;
  signal \^s_mult_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_mult__1\ : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \s_mult__1__0\ : STD_LOGIC_VECTOR ( 35 downto 21 );
  signal s_mult_n_100 : STD_LOGIC;
  signal s_mult_n_101 : STD_LOGIC;
  signal s_mult_n_102 : STD_LOGIC;
  signal s_mult_n_103 : STD_LOGIC;
  signal s_mult_n_104 : STD_LOGIC;
  signal s_mult_n_105 : STD_LOGIC;
  signal s_mult_n_58 : STD_LOGIC;
  signal s_mult_n_59 : STD_LOGIC;
  signal s_mult_n_60 : STD_LOGIC;
  signal s_mult_n_61 : STD_LOGIC;
  signal s_mult_n_62 : STD_LOGIC;
  signal s_mult_n_63 : STD_LOGIC;
  signal s_mult_n_64 : STD_LOGIC;
  signal s_mult_n_65 : STD_LOGIC;
  signal s_mult_n_66 : STD_LOGIC;
  signal s_mult_n_67 : STD_LOGIC;
  signal s_mult_n_68 : STD_LOGIC;
  signal s_mult_n_69 : STD_LOGIC;
  signal s_mult_n_70 : STD_LOGIC;
  signal s_mult_n_71 : STD_LOGIC;
  signal s_mult_n_72 : STD_LOGIC;
  signal s_mult_n_73 : STD_LOGIC;
  signal s_mult_n_74 : STD_LOGIC;
  signal s_mult_n_77 : STD_LOGIC;
  signal s_mult_n_78 : STD_LOGIC;
  signal s_mult_n_79 : STD_LOGIC;
  signal s_mult_n_80 : STD_LOGIC;
  signal s_mult_n_81 : STD_LOGIC;
  signal s_mult_n_82 : STD_LOGIC;
  signal s_mult_n_83 : STD_LOGIC;
  signal s_mult_n_84 : STD_LOGIC;
  signal s_mult_n_85 : STD_LOGIC;
  signal s_mult_n_86 : STD_LOGIC;
  signal s_mult_n_87 : STD_LOGIC;
  signal s_mult_n_88 : STD_LOGIC;
  signal s_mult_n_90 : STD_LOGIC;
  signal s_mult_n_91 : STD_LOGIC;
  signal s_mult_n_92 : STD_LOGIC;
  signal s_mult_n_93 : STD_LOGIC;
  signal s_mult_n_94 : STD_LOGIC;
  signal s_mult_n_95 : STD_LOGIC;
  signal s_mult_n_96 : STD_LOGIC;
  signal s_mult_n_97 : STD_LOGIC;
  signal s_mult_n_98 : STD_LOGIC;
  signal s_mult_n_99 : STD_LOGIC;
  signal \NLW_reg_yin_reg[19]_i_2__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_reg_yin_reg[8]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_s_mult_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_s_mult_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_s_mult_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_s_mult_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_s_mult_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_s_mult_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_s_mult_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_s_mult_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_s_mult_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_mult_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reg_yin[0]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \reg_yin[10]_i_2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \reg_yin[11]_i_2\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \reg_yin[12]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \reg_yin[13]_i_2\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \reg_yin[14]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \reg_yin[15]_i_2\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \reg_yin[16]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \reg_yin[17]_i_2\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \reg_yin[1]_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \reg_yin[2]_i_2\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \reg_yin[3]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \reg_yin[4]_i_2\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \reg_yin[5]_i_2\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \reg_yin[6]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \reg_yin[7]_i_2\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \reg_yin[8]_i_2\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \reg_yin[9]_i_2\ : label is "soft_lutpair186";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of s_mult : label is "{SYNTH-11 {cell *THIS*}}";
begin
  O(0) <= \^o\(0);
  s_mult_0(1 downto 0) <= \^s_mult_0\(1 downto 0);
\reg_yin[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1\(16),
      I1 => \^o\(0),
      I2 => \s_mult__1__0\(35),
      O => stage4_mult_out(0)
    );
\reg_yin[10]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(26),
      I1 => \^o\(0),
      I2 => \s_mult__1__0\(35),
      O => stage4_mult_out(10)
    );
\reg_yin[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(27),
      I1 => \^o\(0),
      I2 => \s_mult__1__0\(35),
      O => stage4_mult_out(11)
    );
\reg_yin[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(28),
      I1 => \^o\(0),
      I2 => \s_mult__1__0\(35),
      O => stage4_mult_out(12)
    );
\reg_yin[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_77,
      I1 => \s_mult__0\(6),
      O => \reg_yin[12]_i_4_n_0\
    );
\reg_yin[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_78,
      I1 => \s_mult__0\(5),
      O => \reg_yin[12]_i_5_n_0\
    );
\reg_yin[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_79,
      I1 => \s_mult__0\(4),
      O => \reg_yin[12]_i_6_n_0\
    );
\reg_yin[12]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_80,
      I1 => \s_mult__0\(3),
      O => \reg_yin[12]_i_7_n_0\
    );
\reg_yin[13]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(29),
      I1 => \^o\(0),
      I2 => \s_mult__1__0\(35),
      O => stage4_mult_out(13)
    );
\reg_yin[14]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(30),
      I1 => \^o\(0),
      I2 => \s_mult__1__0\(35),
      O => stage4_mult_out(14)
    );
\reg_yin[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(31),
      I1 => \^o\(0),
      I2 => \s_mult__1__0\(35),
      O => stage4_mult_out(15)
    );
\reg_yin[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(32),
      I1 => \^o\(0),
      I2 => \s_mult__1__0\(35),
      O => stage4_mult_out(16)
    );
\reg_yin[17]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(33),
      I1 => \^o\(0),
      I2 => \s_mult__1__0\(35),
      O => stage4_mult_out(17)
    );
\reg_yin[18]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(34),
      I1 => \^o\(0),
      I2 => \s_mult__1__0\(35),
      O => stage4_mult_out(18)
    );
\reg_yin[19]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_74,
      I1 => \s_mult__0\(7),
      O => \reg_yin[19]_i_10_n_0\
    );
\reg_yin[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_69,
      I1 => \s_mult__0\(12),
      O => \reg_yin[19]_i_5_n_0\
    );
\reg_yin[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_70,
      I1 => \s_mult__0\(11),
      O => \reg_yin[19]_i_6_n_0\
    );
\reg_yin[19]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_71,
      I1 => \s_mult__0\(10),
      O => \reg_yin[19]_i_7_n_0\
    );
\reg_yin[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_72,
      I1 => \s_mult__0\(9),
      O => \reg_yin[19]_i_8_n_0\
    );
\reg_yin[19]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_73,
      I1 => \s_mult__0\(8),
      O => \reg_yin[19]_i_9_n_0\
    );
\reg_yin[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => s_mult_n_88,
      I1 => \^o\(0),
      I2 => \s_mult__1__0\(35),
      O => stage4_mult_out(1)
    );
\reg_yin[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => s_mult_n_87,
      I1 => \^o\(0),
      I2 => \s_mult__1__0\(35),
      O => stage4_mult_out(2)
    );
\reg_yin[3]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => s_mult_n_86,
      I1 => \^o\(0),
      I2 => \s_mult__1__0\(35),
      O => stage4_mult_out(3)
    );
\reg_yin[4]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => s_mult_n_85,
      I1 => \^o\(0),
      I2 => \s_mult__1__0\(35),
      O => stage4_mult_out(4)
    );
\reg_yin[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F06"
    )
        port map (
      I0 => \reg_yin_reg[5]\(0),
      I1 => s_mult_n_84,
      I2 => \^o\(0),
      I3 => \s_mult__1__0\(35),
      O => stage4_mult_out(5)
    );
\reg_yin[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(22),
      I1 => \^o\(0),
      I2 => \s_mult__1__0\(35),
      O => stage4_mult_out(6)
    );
\reg_yin[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(23),
      I1 => \^o\(0),
      I2 => \s_mult__1__0\(35),
      O => stage4_mult_out(7)
    );
\reg_yin[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(24),
      I1 => \^o\(0),
      I2 => \s_mult__1__0\(35),
      O => stage4_mult_out(8)
    );
\reg_yin[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_81,
      I1 => \s_mult__0\(2),
      O => \reg_yin[8]_i_4_n_0\
    );
\reg_yin[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_82,
      I1 => \s_mult__0\(1),
      O => \reg_yin[8]_i_5_n_0\
    );
\reg_yin[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_83,
      I1 => \s_mult__0\(0),
      O => \reg_yin[8]_i_6_n_0\
    );
\reg_yin[8]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_84,
      I1 => \reg_yin_reg[5]\(0),
      O => \s_mult__1__0\(21)
    );
\reg_yin[9]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(25),
      I1 => \^o\(0),
      I2 => \s_mult__1__0\(35),
      O => stage4_mult_out(9)
    );
\reg_yin_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_yin_reg[8]_i_3_n_0\,
      CO(3) => \reg_yin_reg[12]_i_3_n_0\,
      CO(2) => \reg_yin_reg[12]_i_3_n_1\,
      CO(1) => \reg_yin_reg[12]_i_3_n_2\,
      CO(0) => \reg_yin_reg[12]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => s_mult_n_77,
      DI(2) => s_mult_n_78,
      DI(1) => s_mult_n_79,
      DI(0) => s_mult_n_80,
      O(3 downto 0) => \s_mult__1__0\(28 downto 25),
      S(3) => \reg_yin[12]_i_4_n_0\,
      S(2) => \reg_yin[12]_i_5_n_0\,
      S(1) => \reg_yin[12]_i_6_n_0\,
      S(0) => \reg_yin[12]_i_7_n_0\
    );
\reg_yin_reg[19]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_yin_reg[19]_i_4_n_0\,
      CO(3) => \NLW_reg_yin_reg[19]_i_2__3_CO_UNCONNECTED\(3),
      CO(2) => \reg_yin_reg[19]_i_2__3_n_1\,
      CO(1) => \reg_yin_reg[19]_i_2__3_n_2\,
      CO(0) => \reg_yin_reg[19]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => s_mult_n_70,
      DI(1) => s_mult_n_71,
      DI(0) => s_mult_n_72,
      O(3) => \^o\(0),
      O(2 downto 0) => \s_mult__1__0\(35 downto 33),
      S(3) => \reg_yin[19]_i_5_n_0\,
      S(2) => \reg_yin[19]_i_6_n_0\,
      S(1) => \reg_yin[19]_i_7_n_0\,
      S(0) => \reg_yin[19]_i_8_n_0\
    );
\reg_yin_reg[19]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_yin_reg[12]_i_3_n_0\,
      CO(3) => \reg_yin_reg[19]_i_4_n_0\,
      CO(2) => \reg_yin_reg[19]_i_4_n_1\,
      CO(1) => \reg_yin_reg[19]_i_4_n_2\,
      CO(0) => \reg_yin_reg[19]_i_4_n_3\,
      CYINIT => '0',
      DI(3) => s_mult_n_73,
      DI(2) => s_mult_n_74,
      DI(1 downto 0) => \^s_mult_0\(1 downto 0),
      O(3 downto 0) => \s_mult__1__0\(32 downto 29),
      S(3) => \reg_yin[19]_i_9_n_0\,
      S(2) => \reg_yin[19]_i_10_n_0\,
      S(1 downto 0) => \reg_yin[13]_i_2_0\(1 downto 0)
    );
\reg_yin_reg[8]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_yin_reg[8]_i_3_n_0\,
      CO(2) => \reg_yin_reg[8]_i_3_n_1\,
      CO(1) => \reg_yin_reg[8]_i_3_n_2\,
      CO(0) => \reg_yin_reg[8]_i_3_n_3\,
      CYINIT => '0',
      DI(3) => s_mult_n_81,
      DI(2) => s_mult_n_82,
      DI(1) => s_mult_n_83,
      DI(0) => s_mult_n_84,
      O(3 downto 1) => \s_mult__1__0\(24 downto 22),
      O(0) => \NLW_reg_yin_reg[8]_i_3_O_UNCONNECTED\(0),
      S(3) => \reg_yin[8]_i_4_n_0\,
      S(2) => \reg_yin[8]_i_5_n_0\,
      S(1) => \reg_yin[8]_i_6_n_0\,
      S(0) => \s_mult__1__0\(21)
    );
s_mult: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000111100001101110000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_s_mult_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => stage3_c2_xout(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_s_mult_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_s_mult_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_s_mult_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => s_mult_1,
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s00_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_s_mult_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_s_mult_OVERFLOW_UNCONNECTED,
      P(47) => s_mult_n_58,
      P(46) => s_mult_n_59,
      P(45) => s_mult_n_60,
      P(44) => s_mult_n_61,
      P(43) => s_mult_n_62,
      P(42) => s_mult_n_63,
      P(41) => s_mult_n_64,
      P(40) => s_mult_n_65,
      P(39) => s_mult_n_66,
      P(38) => s_mult_n_67,
      P(37) => s_mult_n_68,
      P(36) => s_mult_n_69,
      P(35) => s_mult_n_70,
      P(34) => s_mult_n_71,
      P(33) => s_mult_n_72,
      P(32) => s_mult_n_73,
      P(31) => s_mult_n_74,
      P(30 downto 29) => \^s_mult_0\(1 downto 0),
      P(28) => s_mult_n_77,
      P(27) => s_mult_n_78,
      P(26) => s_mult_n_79,
      P(25) => s_mult_n_80,
      P(24) => s_mult_n_81,
      P(23) => s_mult_n_82,
      P(22) => s_mult_n_83,
      P(21) => s_mult_n_84,
      P(20) => s_mult_n_85,
      P(19) => s_mult_n_86,
      P(18) => s_mult_n_87,
      P(17) => s_mult_n_88,
      P(16) => \s_mult__1\(16),
      P(15) => s_mult_n_90,
      P(14) => s_mult_n_91,
      P(13) => s_mult_n_92,
      P(12) => s_mult_n_93,
      P(11) => s_mult_n_94,
      P(10) => s_mult_n_95,
      P(9) => s_mult_n_96,
      P(8) => s_mult_n_97,
      P(7) => s_mult_n_98,
      P(6) => s_mult_n_99,
      P(5) => s_mult_n_100,
      P(4) => s_mult_n_101,
      P(3) => s_mult_n_102,
      P(2) => s_mult_n_103,
      P(1) => s_mult_n_104,
      P(0) => s_mult_n_105,
      PATTERNBDETECT => NLW_s_mult_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_s_mult_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_s_mult_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => s_mult_2,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_s_mult_UNDERFLOW_UNCONNECTED
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_multiplier_23 is
  port (
    s_mult_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    stage5_mult_out : out STD_LOGIC_VECTOR ( 19 downto 0 );
    B : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \stage5_reg0_reg[16]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \stage5_reg0_reg[5]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_mult__0\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_multiplier_23 : entity is "fxp_multiplier";
end design_1_axi_ikinematics_0_0_fxp_multiplier_23;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_multiplier_23 is
  signal \^s_mult_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_mult__1\ : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \s_mult__1__0\ : STD_LOGIC_VECTOR ( 36 downto 21 );
  signal s_mult_n_100 : STD_LOGIC;
  signal s_mult_n_101 : STD_LOGIC;
  signal s_mult_n_102 : STD_LOGIC;
  signal s_mult_n_103 : STD_LOGIC;
  signal s_mult_n_104 : STD_LOGIC;
  signal s_mult_n_105 : STD_LOGIC;
  signal s_mult_n_58 : STD_LOGIC;
  signal s_mult_n_59 : STD_LOGIC;
  signal s_mult_n_60 : STD_LOGIC;
  signal s_mult_n_61 : STD_LOGIC;
  signal s_mult_n_62 : STD_LOGIC;
  signal s_mult_n_63 : STD_LOGIC;
  signal s_mult_n_64 : STD_LOGIC;
  signal s_mult_n_65 : STD_LOGIC;
  signal s_mult_n_66 : STD_LOGIC;
  signal s_mult_n_67 : STD_LOGIC;
  signal s_mult_n_68 : STD_LOGIC;
  signal s_mult_n_69 : STD_LOGIC;
  signal s_mult_n_70 : STD_LOGIC;
  signal s_mult_n_71 : STD_LOGIC;
  signal s_mult_n_72 : STD_LOGIC;
  signal s_mult_n_73 : STD_LOGIC;
  signal s_mult_n_74 : STD_LOGIC;
  signal s_mult_n_77 : STD_LOGIC;
  signal s_mult_n_78 : STD_LOGIC;
  signal s_mult_n_79 : STD_LOGIC;
  signal s_mult_n_80 : STD_LOGIC;
  signal s_mult_n_81 : STD_LOGIC;
  signal s_mult_n_82 : STD_LOGIC;
  signal s_mult_n_83 : STD_LOGIC;
  signal s_mult_n_84 : STD_LOGIC;
  signal s_mult_n_85 : STD_LOGIC;
  signal s_mult_n_86 : STD_LOGIC;
  signal s_mult_n_87 : STD_LOGIC;
  signal s_mult_n_88 : STD_LOGIC;
  signal s_mult_n_90 : STD_LOGIC;
  signal s_mult_n_91 : STD_LOGIC;
  signal s_mult_n_92 : STD_LOGIC;
  signal s_mult_n_93 : STD_LOGIC;
  signal s_mult_n_94 : STD_LOGIC;
  signal s_mult_n_95 : STD_LOGIC;
  signal s_mult_n_96 : STD_LOGIC;
  signal s_mult_n_97 : STD_LOGIC;
  signal s_mult_n_98 : STD_LOGIC;
  signal s_mult_n_99 : STD_LOGIC;
  signal \stage5_reg0[12]_i_3_n_0\ : STD_LOGIC;
  signal \stage5_reg0[12]_i_4_n_0\ : STD_LOGIC;
  signal \stage5_reg0[12]_i_5_n_0\ : STD_LOGIC;
  signal \stage5_reg0[12]_i_6_n_0\ : STD_LOGIC;
  signal \stage5_reg0[16]_i_3_n_0\ : STD_LOGIC;
  signal \stage5_reg0[16]_i_4_n_0\ : STD_LOGIC;
  signal \stage5_reg0[19]_i_3_n_0\ : STD_LOGIC;
  signal \stage5_reg0[19]_i_4_n_0\ : STD_LOGIC;
  signal \stage5_reg0[19]_i_5_n_0\ : STD_LOGIC;
  signal \stage5_reg0[19]_i_6_n_0\ : STD_LOGIC;
  signal \stage5_reg0[8]_i_3_n_0\ : STD_LOGIC;
  signal \stage5_reg0[8]_i_4_n_0\ : STD_LOGIC;
  signal \stage5_reg0[8]_i_5_n_0\ : STD_LOGIC;
  signal \stage5_reg0_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \stage5_reg0_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \stage5_reg0_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \stage5_reg0_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \stage5_reg0_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \stage5_reg0_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \stage5_reg0_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \stage5_reg0_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \stage5_reg0_reg[19]_i_2_n_1\ : STD_LOGIC;
  signal \stage5_reg0_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \stage5_reg0_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \stage5_reg0_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \stage5_reg0_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \stage5_reg0_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \stage5_reg0_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal NLW_s_mult_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_s_mult_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_s_mult_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_s_mult_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_s_mult_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_s_mult_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_s_mult_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_s_mult_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_s_mult_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_mult_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_stage5_reg0_reg[19]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_stage5_reg0_reg[8]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of s_mult : label is "{SYNTH-13 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \stage5_reg0[0]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \stage5_reg0[10]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \stage5_reg0[11]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \stage5_reg0[12]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \stage5_reg0[13]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \stage5_reg0[14]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \stage5_reg0[15]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \stage5_reg0[16]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \stage5_reg0[17]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \stage5_reg0[18]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \stage5_reg0[19]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \stage5_reg0[1]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \stage5_reg0[2]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \stage5_reg0[3]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \stage5_reg0[4]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \stage5_reg0[5]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \stage5_reg0[6]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \stage5_reg0[7]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \stage5_reg0[8]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \stage5_reg0[9]_i_1\ : label is "soft_lutpair239";
begin
  s_mult_0(1 downto 0) <= \^s_mult_0\(1 downto 0);
s_mult: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 0,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 0,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 0,
      BREG => 0,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29 downto 0) => B"000000000000111100001101110000",
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_s_mult_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16 downto 0) => B(16 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_s_mult_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_s_mult_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_s_mult_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '0',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '0',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => '0',
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_s_mult_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_s_mult_OVERFLOW_UNCONNECTED,
      P(47) => s_mult_n_58,
      P(46) => s_mult_n_59,
      P(45) => s_mult_n_60,
      P(44) => s_mult_n_61,
      P(43) => s_mult_n_62,
      P(42) => s_mult_n_63,
      P(41) => s_mult_n_64,
      P(40) => s_mult_n_65,
      P(39) => s_mult_n_66,
      P(38) => s_mult_n_67,
      P(37) => s_mult_n_68,
      P(36) => s_mult_n_69,
      P(35) => s_mult_n_70,
      P(34) => s_mult_n_71,
      P(33) => s_mult_n_72,
      P(32) => s_mult_n_73,
      P(31) => s_mult_n_74,
      P(30 downto 29) => \^s_mult_0\(1 downto 0),
      P(28) => s_mult_n_77,
      P(27) => s_mult_n_78,
      P(26) => s_mult_n_79,
      P(25) => s_mult_n_80,
      P(24) => s_mult_n_81,
      P(23) => s_mult_n_82,
      P(22) => s_mult_n_83,
      P(21) => s_mult_n_84,
      P(20) => s_mult_n_85,
      P(19) => s_mult_n_86,
      P(18) => s_mult_n_87,
      P(17) => s_mult_n_88,
      P(16) => \s_mult__1\(16),
      P(15) => s_mult_n_90,
      P(14) => s_mult_n_91,
      P(13) => s_mult_n_92,
      P(12) => s_mult_n_93,
      P(11) => s_mult_n_94,
      P(10) => s_mult_n_95,
      P(9) => s_mult_n_96,
      P(8) => s_mult_n_97,
      P(7) => s_mult_n_98,
      P(6) => s_mult_n_99,
      P(5) => s_mult_n_100,
      P(4) => s_mult_n_101,
      P(3) => s_mult_n_102,
      P(2) => s_mult_n_103,
      P(1) => s_mult_n_104,
      P(0) => s_mult_n_105,
      PATTERNBDETECT => NLW_s_mult_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_s_mult_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_s_mult_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_s_mult_UNDERFLOW_UNCONNECTED
    );
\stage5_reg0[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1\(16),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage5_mult_out(0)
    );
\stage5_reg0[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(26),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage5_mult_out(10)
    );
\stage5_reg0[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(27),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage5_mult_out(11)
    );
\stage5_reg0[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(28),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage5_mult_out(12)
    );
\stage5_reg0[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_77,
      I1 => \s_mult__0\(6),
      O => \stage5_reg0[12]_i_3_n_0\
    );
\stage5_reg0[12]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_78,
      I1 => \s_mult__0\(5),
      O => \stage5_reg0[12]_i_4_n_0\
    );
\stage5_reg0[12]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_79,
      I1 => \s_mult__0\(4),
      O => \stage5_reg0[12]_i_5_n_0\
    );
\stage5_reg0[12]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_80,
      I1 => \s_mult__0\(3),
      O => \stage5_reg0[12]_i_6_n_0\
    );
\stage5_reg0[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(29),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage5_mult_out(13)
    );
\stage5_reg0[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(30),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage5_mult_out(14)
    );
\stage5_reg0[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(31),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage5_mult_out(15)
    );
\stage5_reg0[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(32),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage5_mult_out(16)
    );
\stage5_reg0[16]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_73,
      I1 => \s_mult__0\(8),
      O => \stage5_reg0[16]_i_3_n_0\
    );
\stage5_reg0[16]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_74,
      I1 => \s_mult__0\(7),
      O => \stage5_reg0[16]_i_4_n_0\
    );
\stage5_reg0[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(33),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage5_mult_out(17)
    );
\stage5_reg0[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(34),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage5_mult_out(18)
    );
\stage5_reg0[19]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_mult__1__0\(36),
      O => stage5_mult_out(19)
    );
\stage5_reg0[19]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_69,
      I1 => \s_mult__0\(12),
      O => \stage5_reg0[19]_i_3_n_0\
    );
\stage5_reg0[19]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_70,
      I1 => \s_mult__0\(11),
      O => \stage5_reg0[19]_i_4_n_0\
    );
\stage5_reg0[19]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_71,
      I1 => \s_mult__0\(10),
      O => \stage5_reg0[19]_i_5_n_0\
    );
\stage5_reg0[19]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_72,
      I1 => \s_mult__0\(9),
      O => \stage5_reg0[19]_i_6_n_0\
    );
\stage5_reg0[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => s_mult_n_88,
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage5_mult_out(1)
    );
\stage5_reg0[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => s_mult_n_87,
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage5_mult_out(2)
    );
\stage5_reg0[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => s_mult_n_86,
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage5_mult_out(3)
    );
\stage5_reg0[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => s_mult_n_85,
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage5_mult_out(4)
    );
\stage5_reg0[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6F06"
    )
        port map (
      I0 => \stage5_reg0_reg[5]\(0),
      I1 => s_mult_n_84,
      I2 => \s_mult__1__0\(36),
      I3 => \s_mult__1__0\(35),
      O => stage5_mult_out(5)
    );
\stage5_reg0[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(22),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage5_mult_out(6)
    );
\stage5_reg0[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(23),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage5_mult_out(7)
    );
\stage5_reg0[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(24),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage5_mult_out(8)
    );
\stage5_reg0[8]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_81,
      I1 => \s_mult__0\(2),
      O => \stage5_reg0[8]_i_3_n_0\
    );
\stage5_reg0[8]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_82,
      I1 => \s_mult__0\(1),
      O => \stage5_reg0[8]_i_4_n_0\
    );
\stage5_reg0[8]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_83,
      I1 => \s_mult__0\(0),
      O => \stage5_reg0[8]_i_5_n_0\
    );
\stage5_reg0[8]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_84,
      I1 => \stage5_reg0_reg[5]\(0),
      O => \s_mult__1__0\(21)
    );
\stage5_reg0[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(25),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => stage5_mult_out(9)
    );
\stage5_reg0_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage5_reg0_reg[8]_i_2_n_0\,
      CO(3) => \stage5_reg0_reg[12]_i_2_n_0\,
      CO(2) => \stage5_reg0_reg[12]_i_2_n_1\,
      CO(1) => \stage5_reg0_reg[12]_i_2_n_2\,
      CO(0) => \stage5_reg0_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => s_mult_n_77,
      DI(2) => s_mult_n_78,
      DI(1) => s_mult_n_79,
      DI(0) => s_mult_n_80,
      O(3 downto 0) => \s_mult__1__0\(28 downto 25),
      S(3) => \stage5_reg0[12]_i_3_n_0\,
      S(2) => \stage5_reg0[12]_i_4_n_0\,
      S(1) => \stage5_reg0[12]_i_5_n_0\,
      S(0) => \stage5_reg0[12]_i_6_n_0\
    );
\stage5_reg0_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage5_reg0_reg[12]_i_2_n_0\,
      CO(3) => \stage5_reg0_reg[16]_i_2_n_0\,
      CO(2) => \stage5_reg0_reg[16]_i_2_n_1\,
      CO(1) => \stage5_reg0_reg[16]_i_2_n_2\,
      CO(0) => \stage5_reg0_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => s_mult_n_73,
      DI(2) => s_mult_n_74,
      DI(1 downto 0) => \^s_mult_0\(1 downto 0),
      O(3 downto 0) => \s_mult__1__0\(32 downto 29),
      S(3) => \stage5_reg0[16]_i_3_n_0\,
      S(2) => \stage5_reg0[16]_i_4_n_0\,
      S(1 downto 0) => \stage5_reg0_reg[16]\(1 downto 0)
    );
\stage5_reg0_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage5_reg0_reg[16]_i_2_n_0\,
      CO(3) => \NLW_stage5_reg0_reg[19]_i_2_CO_UNCONNECTED\(3),
      CO(2) => \stage5_reg0_reg[19]_i_2_n_1\,
      CO(1) => \stage5_reg0_reg[19]_i_2_n_2\,
      CO(0) => \stage5_reg0_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => s_mult_n_70,
      DI(1) => s_mult_n_71,
      DI(0) => s_mult_n_72,
      O(3 downto 0) => \s_mult__1__0\(36 downto 33),
      S(3) => \stage5_reg0[19]_i_3_n_0\,
      S(2) => \stage5_reg0[19]_i_4_n_0\,
      S(1) => \stage5_reg0[19]_i_5_n_0\,
      S(0) => \stage5_reg0[19]_i_6_n_0\
    );
\stage5_reg0_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stage5_reg0_reg[8]_i_2_n_0\,
      CO(2) => \stage5_reg0_reg[8]_i_2_n_1\,
      CO(1) => \stage5_reg0_reg[8]_i_2_n_2\,
      CO(0) => \stage5_reg0_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => s_mult_n_81,
      DI(2) => s_mult_n_82,
      DI(1) => s_mult_n_83,
      DI(0) => s_mult_n_84,
      O(3 downto 1) => \s_mult__1__0\(24 downto 22),
      O(0) => \NLW_stage5_reg0_reg[8]_i_2_O_UNCONNECTED\(0),
      S(3) => \stage5_reg0[8]_i_3_n_0\,
      S(2) => \stage5_reg0[8]_i_4_n_0\,
      S(1) => \stage5_reg0[8]_i_5_n_0\,
      S(0) => \s_mult__1__0\(21)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_multiplier_50 is
  port (
    s00_axi_aresetn_0 : out STD_LOGIC;
    A : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \FSM_sequential_fsm_state_reg[3]\ : out STD_LOGIC;
    \FSM_sequential_fsm_state_reg[3]_0\ : out STD_LOGIC;
    \FSM_sequential_fsm_state_reg[3]_1\ : out STD_LOGIC;
    mult_out : out STD_LOGIC_VECTOR ( 19 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_mult__57_carry_i_4_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \s_mult__0_carry__3_i_4_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    in8 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    s_mult_0 : in STD_LOGIC_VECTOR ( 19 downto 0 );
    reg_r : in STD_LOGIC_VECTOR ( 19 downto 0 );
    s_mult_1 : in STD_LOGIC;
    stage1_reg0 : in STD_LOGIC_VECTOR ( 16 downto 0 );
    s_mult_2 : in STD_LOGIC;
    s_mult_3 : in STD_LOGIC;
    s_mult_4 : in STD_LOGIC;
    s_mult_5 : in STD_LOGIC;
    s_mult_6 : in STD_LOGIC;
    s_mult_7 : in STD_LOGIC;
    s_mult_8 : in STD_LOGIC;
    s_mult_9 : in STD_LOGIC;
    s_mult_10 : in STD_LOGIC;
    s_mult_11 : in STD_LOGIC;
    s_mult_12 : in STD_LOGIC;
    s_mult_13 : in STD_LOGIC;
    s_mult_14 : in STD_LOGIC;
    s_mult_15 : in STD_LOGIC;
    s_mult_16 : in STD_LOGIC;
    s_mult_17 : in STD_LOGIC;
    s_mult_18 : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_multiplier_50 : entity is "fxp_multiplier";
end design_1_axi_ikinematics_0_0_fxp_multiplier_50;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_multiplier_50 is
  signal \^a\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^fsm_sequential_fsm_state_reg[3]\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_state_reg[3]_0\ : STD_LOGIC;
  signal \^fsm_sequential_fsm_state_reg[3]_1\ : STD_LOGIC;
  signal \^s00_axi_aresetn_0\ : STD_LOGIC;
  signal \s_mult__0_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__0_i_11_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__0_i_12_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__0_i_6_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__0_i_8_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__0_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__0_n_1\ : STD_LOGIC;
  signal \s_mult__0_carry__0_n_2\ : STD_LOGIC;
  signal \s_mult__0_carry__0_n_3\ : STD_LOGIC;
  signal \s_mult__0_carry__0_n_4\ : STD_LOGIC;
  signal \s_mult__0_carry__0_n_5\ : STD_LOGIC;
  signal \s_mult__0_carry__0_n_6\ : STD_LOGIC;
  signal \s_mult__0_carry__0_n_7\ : STD_LOGIC;
  signal \s_mult__0_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__1_i_11_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__1_i_12_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__1_i_5_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__1_i_6_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__1_i_7_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__1_i_9_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__1_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__1_n_1\ : STD_LOGIC;
  signal \s_mult__0_carry__1_n_2\ : STD_LOGIC;
  signal \s_mult__0_carry__1_n_3\ : STD_LOGIC;
  signal \s_mult__0_carry__1_n_4\ : STD_LOGIC;
  signal \s_mult__0_carry__1_n_5\ : STD_LOGIC;
  signal \s_mult__0_carry__1_n_6\ : STD_LOGIC;
  signal \s_mult__0_carry__1_n_7\ : STD_LOGIC;
  signal \s_mult__0_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__2_i_11_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__2_i_12_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__2_i_5_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__2_i_6_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__2_i_7_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__2_i_8_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__2_i_9_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__2_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__2_n_1\ : STD_LOGIC;
  signal \s_mult__0_carry__2_n_2\ : STD_LOGIC;
  signal \s_mult__0_carry__2_n_3\ : STD_LOGIC;
  signal \s_mult__0_carry__2_n_4\ : STD_LOGIC;
  signal \s_mult__0_carry__2_n_5\ : STD_LOGIC;
  signal \s_mult__0_carry__2_n_6\ : STD_LOGIC;
  signal \s_mult__0_carry__2_n_7\ : STD_LOGIC;
  signal \s_mult__0_carry__3_i_10_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__3_i_11_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__3_i_12_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__3_i_6_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__3_i_7_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__3_i_8_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__3_i_9_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry__3_n_1\ : STD_LOGIC;
  signal \s_mult__0_carry__3_n_2\ : STD_LOGIC;
  signal \s_mult__0_carry__3_n_3\ : STD_LOGIC;
  signal \s_mult__0_carry__3_n_4\ : STD_LOGIC;
  signal \s_mult__0_carry__3_n_5\ : STD_LOGIC;
  signal \s_mult__0_carry__3_n_6\ : STD_LOGIC;
  signal \s_mult__0_carry__3_n_7\ : STD_LOGIC;
  signal \s_mult__0_carry_i_1_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry_i_2_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry_i_3_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry_i_4_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry_n_0\ : STD_LOGIC;
  signal \s_mult__0_carry_n_1\ : STD_LOGIC;
  signal \s_mult__0_carry_n_2\ : STD_LOGIC;
  signal \s_mult__0_carry_n_3\ : STD_LOGIC;
  signal \s_mult__0_carry_n_4\ : STD_LOGIC;
  signal \s_mult__0_carry_n_5\ : STD_LOGIC;
  signal \s_mult__0_carry_n_6\ : STD_LOGIC;
  signal \s_mult__0_carry_n_7\ : STD_LOGIC;
  signal \s_mult__1\ : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \s_mult__1__0\ : STD_LOGIC_VECTOR ( 36 downto 17 );
  signal \s_mult__57_carry__0_i_1_n_0\ : STD_LOGIC;
  signal \s_mult__57_carry__0_i_2_n_0\ : STD_LOGIC;
  signal \s_mult__57_carry__0_i_3_n_0\ : STD_LOGIC;
  signal \s_mult__57_carry__0_i_4_n_0\ : STD_LOGIC;
  signal \s_mult__57_carry__0_n_0\ : STD_LOGIC;
  signal \s_mult__57_carry__0_n_1\ : STD_LOGIC;
  signal \s_mult__57_carry__0_n_2\ : STD_LOGIC;
  signal \s_mult__57_carry__0_n_3\ : STD_LOGIC;
  signal \s_mult__57_carry__1_i_1_n_0\ : STD_LOGIC;
  signal \s_mult__57_carry__1_i_2_n_0\ : STD_LOGIC;
  signal \s_mult__57_carry__1_i_3_n_0\ : STD_LOGIC;
  signal \s_mult__57_carry__1_i_4_n_0\ : STD_LOGIC;
  signal \s_mult__57_carry__1_n_0\ : STD_LOGIC;
  signal \s_mult__57_carry__1_n_1\ : STD_LOGIC;
  signal \s_mult__57_carry__1_n_2\ : STD_LOGIC;
  signal \s_mult__57_carry__1_n_3\ : STD_LOGIC;
  signal \s_mult__57_carry__2_i_1_n_0\ : STD_LOGIC;
  signal \s_mult__57_carry__2_i_2_n_0\ : STD_LOGIC;
  signal \s_mult__57_carry__2_i_3_n_0\ : STD_LOGIC;
  signal \s_mult__57_carry__2_i_4_n_0\ : STD_LOGIC;
  signal \s_mult__57_carry__2_n_0\ : STD_LOGIC;
  signal \s_mult__57_carry__2_n_1\ : STD_LOGIC;
  signal \s_mult__57_carry__2_n_2\ : STD_LOGIC;
  signal \s_mult__57_carry__2_n_3\ : STD_LOGIC;
  signal \s_mult__57_carry__3_i_1_n_0\ : STD_LOGIC;
  signal \s_mult__57_carry__3_i_2_n_0\ : STD_LOGIC;
  signal \s_mult__57_carry__3_i_3_n_0\ : STD_LOGIC;
  signal \s_mult__57_carry__3_i_4_n_0\ : STD_LOGIC;
  signal \s_mult__57_carry__3_n_1\ : STD_LOGIC;
  signal \s_mult__57_carry__3_n_2\ : STD_LOGIC;
  signal \s_mult__57_carry__3_n_3\ : STD_LOGIC;
  signal \s_mult__57_carry_i_1_n_0\ : STD_LOGIC;
  signal \s_mult__57_carry_i_2_n_0\ : STD_LOGIC;
  signal \s_mult__57_carry_i_3_n_0\ : STD_LOGIC;
  signal \s_mult__57_carry_i_4_n_0\ : STD_LOGIC;
  signal \s_mult__57_carry_n_0\ : STD_LOGIC;
  signal \s_mult__57_carry_n_1\ : STD_LOGIC;
  signal \s_mult__57_carry_n_2\ : STD_LOGIC;
  signal \s_mult__57_carry_n_3\ : STD_LOGIC;
  signal s_mult_i_10_n_0 : STD_LOGIC;
  signal s_mult_i_11_n_0 : STD_LOGIC;
  signal s_mult_i_12_n_0 : STD_LOGIC;
  signal s_mult_i_13_n_0 : STD_LOGIC;
  signal s_mult_i_14_n_0 : STD_LOGIC;
  signal s_mult_i_15_n_0 : STD_LOGIC;
  signal s_mult_i_16_n_0 : STD_LOGIC;
  signal s_mult_i_17_n_0 : STD_LOGIC;
  signal s_mult_i_1_n_0 : STD_LOGIC;
  signal s_mult_i_2_n_0 : STD_LOGIC;
  signal s_mult_i_39_n_0 : STD_LOGIC;
  signal s_mult_i_3_n_0 : STD_LOGIC;
  signal s_mult_i_40_n_0 : STD_LOGIC;
  signal s_mult_i_41_n_0 : STD_LOGIC;
  signal s_mult_i_42_n_0 : STD_LOGIC;
  signal s_mult_i_43_n_0 : STD_LOGIC;
  signal s_mult_i_44_n_0 : STD_LOGIC;
  signal s_mult_i_45_n_0 : STD_LOGIC;
  signal s_mult_i_46_n_0 : STD_LOGIC;
  signal s_mult_i_47_n_0 : STD_LOGIC;
  signal s_mult_i_48_n_0 : STD_LOGIC;
  signal s_mult_i_49_n_0 : STD_LOGIC;
  signal s_mult_i_4_n_0 : STD_LOGIC;
  signal s_mult_i_50_n_0 : STD_LOGIC;
  signal s_mult_i_51_n_0 : STD_LOGIC;
  signal s_mult_i_52_n_0 : STD_LOGIC;
  signal s_mult_i_53_n_0 : STD_LOGIC;
  signal s_mult_i_54_n_0 : STD_LOGIC;
  signal s_mult_i_55_n_0 : STD_LOGIC;
  signal s_mult_i_56_n_0 : STD_LOGIC;
  signal s_mult_i_57_n_0 : STD_LOGIC;
  signal s_mult_i_58_n_0 : STD_LOGIC;
  signal s_mult_i_59_n_0 : STD_LOGIC;
  signal s_mult_i_5_n_0 : STD_LOGIC;
  signal s_mult_i_60_n_0 : STD_LOGIC;
  signal s_mult_i_61_n_0 : STD_LOGIC;
  signal s_mult_i_62_n_0 : STD_LOGIC;
  signal s_mult_i_63_n_0 : STD_LOGIC;
  signal s_mult_i_64_n_0 : STD_LOGIC;
  signal s_mult_i_65_n_0 : STD_LOGIC;
  signal s_mult_i_66_n_0 : STD_LOGIC;
  signal s_mult_i_69_n_0 : STD_LOGIC;
  signal s_mult_i_6_n_0 : STD_LOGIC;
  signal s_mult_i_70_n_0 : STD_LOGIC;
  signal s_mult_i_71_n_0 : STD_LOGIC;
  signal s_mult_i_7_n_0 : STD_LOGIC;
  signal s_mult_i_8_n_0 : STD_LOGIC;
  signal s_mult_i_9_n_0 : STD_LOGIC;
  signal s_mult_n_100 : STD_LOGIC;
  signal s_mult_n_101 : STD_LOGIC;
  signal s_mult_n_102 : STD_LOGIC;
  signal s_mult_n_103 : STD_LOGIC;
  signal s_mult_n_104 : STD_LOGIC;
  signal s_mult_n_105 : STD_LOGIC;
  signal s_mult_n_58 : STD_LOGIC;
  signal s_mult_n_59 : STD_LOGIC;
  signal s_mult_n_60 : STD_LOGIC;
  signal s_mult_n_61 : STD_LOGIC;
  signal s_mult_n_62 : STD_LOGIC;
  signal s_mult_n_63 : STD_LOGIC;
  signal s_mult_n_64 : STD_LOGIC;
  signal s_mult_n_65 : STD_LOGIC;
  signal s_mult_n_66 : STD_LOGIC;
  signal s_mult_n_67 : STD_LOGIC;
  signal s_mult_n_68 : STD_LOGIC;
  signal s_mult_n_69 : STD_LOGIC;
  signal s_mult_n_70 : STD_LOGIC;
  signal s_mult_n_71 : STD_LOGIC;
  signal s_mult_n_72 : STD_LOGIC;
  signal s_mult_n_73 : STD_LOGIC;
  signal s_mult_n_74 : STD_LOGIC;
  signal s_mult_n_75 : STD_LOGIC;
  signal s_mult_n_76 : STD_LOGIC;
  signal s_mult_n_77 : STD_LOGIC;
  signal s_mult_n_78 : STD_LOGIC;
  signal s_mult_n_79 : STD_LOGIC;
  signal s_mult_n_80 : STD_LOGIC;
  signal s_mult_n_81 : STD_LOGIC;
  signal s_mult_n_82 : STD_LOGIC;
  signal s_mult_n_83 : STD_LOGIC;
  signal s_mult_n_84 : STD_LOGIC;
  signal s_mult_n_85 : STD_LOGIC;
  signal s_mult_n_86 : STD_LOGIC;
  signal s_mult_n_87 : STD_LOGIC;
  signal s_mult_n_88 : STD_LOGIC;
  signal s_mult_n_90 : STD_LOGIC;
  signal s_mult_n_91 : STD_LOGIC;
  signal s_mult_n_92 : STD_LOGIC;
  signal s_mult_n_93 : STD_LOGIC;
  signal s_mult_n_94 : STD_LOGIC;
  signal s_mult_n_95 : STD_LOGIC;
  signal s_mult_n_96 : STD_LOGIC;
  signal s_mult_n_97 : STD_LOGIC;
  signal s_mult_n_98 : STD_LOGIC;
  signal s_mult_n_99 : STD_LOGIC;
  signal NLW_s_mult_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_s_mult_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_s_mult_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_s_mult_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_s_mult_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_s_mult_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_s_mult_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_s_mult_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_s_mult_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_s_mult_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal \NLW_s_mult__0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_s_mult__57_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \reg_r[0]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \reg_r[10]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \reg_r[11]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \reg_r[12]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \reg_r[13]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \reg_r[14]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \reg_r[15]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \reg_r[16]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \reg_r[17]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \reg_r[18]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \reg_r[19]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \reg_r[1]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \reg_r[2]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \reg_r[3]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \reg_r[4]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \reg_r[5]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \reg_r[6]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \reg_r[7]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \reg_r[8]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \reg_r[9]_i_1\ : label is "soft_lutpair62";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of s_mult : label is "{SYNTH-11 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \s_mult__0_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \s_mult__0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \s_mult__0_carry__0_i_10\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \s_mult__0_carry__0_i_11\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \s_mult__0_carry__0_i_12\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \s_mult__0_carry__0_i_9\ : label is "soft_lutpair66";
  attribute METHODOLOGY_DRC_VIOS of \s_mult__0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \s_mult__0_carry__1_i_10\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \s_mult__0_carry__1_i_11\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \s_mult__0_carry__1_i_12\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \s_mult__0_carry__1_i_9\ : label is "soft_lutpair70";
  attribute METHODOLOGY_DRC_VIOS of \s_mult__0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \s_mult__0_carry__2_i_10\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \s_mult__0_carry__2_i_11\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \s_mult__0_carry__2_i_12\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \s_mult__0_carry__2_i_9\ : label is "soft_lutpair69";
  attribute METHODOLOGY_DRC_VIOS of \s_mult__0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \s_mult__0_carry__3_i_10\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \s_mult__0_carry__3_i_11\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \s_mult__0_carry__3_i_12\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \s_mult__0_carry_i_4\ : label is "soft_lutpair64";
  attribute METHODOLOGY_DRC_VIOS of \s_mult__57_carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \s_mult__57_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \s_mult__57_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \s_mult__57_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \s_mult__57_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  A(19 downto 0) <= \^a\(19 downto 0);
  \FSM_sequential_fsm_state_reg[3]\ <= \^fsm_sequential_fsm_state_reg[3]\;
  \FSM_sequential_fsm_state_reg[3]_0\ <= \^fsm_sequential_fsm_state_reg[3]_0\;
  \FSM_sequential_fsm_state_reg[3]_1\ <= \^fsm_sequential_fsm_state_reg[3]_1\;
  s00_axi_aresetn_0 <= \^s00_axi_aresetn_0\;
PWM_OUT_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => \^s00_axi_aresetn_0\
    );
\reg_r[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1\(16),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => mult_out(0)
    );
\reg_r[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(26),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => mult_out(10)
    );
\reg_r[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(27),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => mult_out(11)
    );
\reg_r[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(28),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => mult_out(12)
    );
\reg_r[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(29),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => mult_out(13)
    );
\reg_r[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(30),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => mult_out(14)
    );
\reg_r[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(31),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => mult_out(15)
    );
\reg_r[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(32),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => mult_out(16)
    );
\reg_r[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(33),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => mult_out(17)
    );
\reg_r[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(34),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => mult_out(18)
    );
\reg_r[19]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \s_mult__1__0\(36),
      O => mult_out(19)
    );
\reg_r[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(17),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => mult_out(1)
    );
\reg_r[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(18),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => mult_out(2)
    );
\reg_r[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(19),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => mult_out(3)
    );
\reg_r[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(20),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => mult_out(4)
    );
\reg_r[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(21),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => mult_out(5)
    );
\reg_r[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(22),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => mult_out(6)
    );
\reg_r[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(23),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => mult_out(7)
    );
\reg_r[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(24),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => mult_out(8)
    );
\reg_r[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \s_mult__1__0\(25),
      I1 => \s_mult__1__0\(36),
      I2 => \s_mult__1__0\(35),
      O => mult_out(9)
    );
s_mult: unisim.vcomponents.DSP48E1
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 1,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREG => 0,
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_DPORT => false,
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48"
    )
        port map (
      A(29) => \^a\(19),
      A(28) => \^a\(19),
      A(27) => \^a\(19),
      A(26) => \^a\(19),
      A(25) => \^a\(19),
      A(24) => \^a\(19),
      A(23) => \^a\(19),
      A(22) => \^a\(19),
      A(21) => \^a\(19),
      A(20) => \^a\(19),
      A(19 downto 0) => \^a\(19 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_s_mult_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => '0',
      B(16) => s_mult_i_1_n_0,
      B(15) => s_mult_i_2_n_0,
      B(14) => s_mult_i_3_n_0,
      B(13) => s_mult_i_4_n_0,
      B(12) => s_mult_i_5_n_0,
      B(11) => s_mult_i_6_n_0,
      B(10) => s_mult_i_7_n_0,
      B(9) => s_mult_i_8_n_0,
      B(8) => s_mult_i_9_n_0,
      B(7) => s_mult_i_10_n_0,
      B(6) => s_mult_i_11_n_0,
      B(5) => s_mult_i_12_n_0,
      B(4) => s_mult_i_13_n_0,
      B(3) => s_mult_i_14_n_0,
      B(2) => s_mult_i_15_n_0,
      B(1) => s_mult_i_16_n_0,
      B(0) => s_mult_i_17_n_0,
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_s_mult_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"111111111111111111111111111111111111111111111111",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_s_mult_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_s_mult_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '0',
      CLK => s00_axi_aclk,
      D(24 downto 0) => B"0000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_s_mult_MULTSIGNOUT_UNCONNECTED,
      OPMODE(6 downto 0) => B"0000101",
      OVERFLOW => NLW_s_mult_OVERFLOW_UNCONNECTED,
      P(47) => s_mult_n_58,
      P(46) => s_mult_n_59,
      P(45) => s_mult_n_60,
      P(44) => s_mult_n_61,
      P(43) => s_mult_n_62,
      P(42) => s_mult_n_63,
      P(41) => s_mult_n_64,
      P(40) => s_mult_n_65,
      P(39) => s_mult_n_66,
      P(38) => s_mult_n_67,
      P(37) => s_mult_n_68,
      P(36) => s_mult_n_69,
      P(35) => s_mult_n_70,
      P(34) => s_mult_n_71,
      P(33) => s_mult_n_72,
      P(32) => s_mult_n_73,
      P(31) => s_mult_n_74,
      P(30) => s_mult_n_75,
      P(29) => s_mult_n_76,
      P(28) => s_mult_n_77,
      P(27) => s_mult_n_78,
      P(26) => s_mult_n_79,
      P(25) => s_mult_n_80,
      P(24) => s_mult_n_81,
      P(23) => s_mult_n_82,
      P(22) => s_mult_n_83,
      P(21) => s_mult_n_84,
      P(20) => s_mult_n_85,
      P(19) => s_mult_n_86,
      P(18) => s_mult_n_87,
      P(17) => s_mult_n_88,
      P(16) => \s_mult__1\(16),
      P(15) => s_mult_n_90,
      P(14) => s_mult_n_91,
      P(13) => s_mult_n_92,
      P(12) => s_mult_n_93,
      P(11) => s_mult_n_94,
      P(10) => s_mult_n_95,
      P(9) => s_mult_n_96,
      P(8) => s_mult_n_97,
      P(7) => s_mult_n_98,
      P(6) => s_mult_n_99,
      P(5) => s_mult_n_100,
      P(4) => s_mult_n_101,
      P(3) => s_mult_n_102,
      P(2) => s_mult_n_103,
      P(1) => s_mult_n_104,
      P(0) => s_mult_n_105,
      PATTERNBDETECT => NLW_s_mult_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_s_mult_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_s_mult_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => \^s00_axi_aresetn_0\,
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => \^s00_axi_aresetn_0\,
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_s_mult_UNDERFLOW_UNCONNECTED
    );
\s_mult__0_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_mult__0_carry_n_0\,
      CO(2) => \s_mult__0_carry_n_1\,
      CO(1) => \s_mult__0_carry_n_2\,
      CO(0) => \s_mult__0_carry_n_3\,
      CYINIT => '0',
      DI(3) => DI(0),
      DI(2) => \s_mult__0_carry_i_1_n_0\,
      DI(1) => \s_mult__0_carry_i_2_n_0\,
      DI(0) => '0',
      O(3) => \s_mult__0_carry_n_4\,
      O(2) => \s_mult__0_carry_n_5\,
      O(1) => \s_mult__0_carry_n_6\,
      O(0) => \s_mult__0_carry_n_7\,
      S(3) => \s_mult__0_carry_i_3_n_0\,
      S(2 downto 0) => \s_mult__57_carry_i_4_0\(2 downto 0)
    );
\s_mult__0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_mult__0_carry_n_0\,
      CO(3) => \s_mult__0_carry__0_n_0\,
      CO(2) => \s_mult__0_carry__0_n_1\,
      CO(1) => \s_mult__0_carry__0_n_2\,
      CO(0) => \s_mult__0_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => \s_mult__0_carry__0_i_1_n_0\,
      DI(2) => \s_mult__0_carry__0_i_2_n_0\,
      DI(1) => \s_mult__0_carry__0_i_3_n_0\,
      DI(0) => \s_mult__0_carry__0_i_4_n_0\,
      O(3) => \s_mult__0_carry__0_n_4\,
      O(2) => \s_mult__0_carry__0_n_5\,
      O(1) => \s_mult__0_carry__0_n_6\,
      O(0) => \s_mult__0_carry__0_n_7\,
      S(3) => \s_mult__0_carry__0_i_5_n_0\,
      S(2) => \s_mult__0_carry__0_i_6_n_0\,
      S(1) => \s_mult__0_carry__0_i_7_n_0\,
      S(0) => \s_mult__0_carry__0_i_8_n_0\
    );
\s_mult__0_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Q(1),
      I1 => \s_mult__0_carry__3_i_4_0\(5),
      I2 => Q(2),
      I3 => \s_mult__0_carry__3_i_4_0\(4),
      I4 => Q(0),
      I5 => \s_mult__0_carry__3_i_4_0\(6),
      O => \s_mult__0_carry__0_i_1_n_0\
    );
\s_mult__0_carry__0_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \s_mult__0_carry__3_i_4_0\(4),
      I1 => Q(2),
      O => \s_mult__0_carry__0_i_10_n_0\
    );
\s_mult__0_carry__0_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \s_mult__0_carry__3_i_4_0\(3),
      I1 => Q(2),
      O => \s_mult__0_carry__0_i_11_n_0\
    );
\s_mult__0_carry__0_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \s_mult__0_carry__3_i_4_0\(2),
      I1 => Q(2),
      O => \s_mult__0_carry__0_i_12_n_0\
    );
\s_mult__0_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Q(1),
      I1 => \s_mult__0_carry__3_i_4_0\(4),
      I2 => Q(2),
      I3 => \s_mult__0_carry__3_i_4_0\(3),
      I4 => Q(0),
      I5 => \s_mult__0_carry__3_i_4_0\(5),
      O => \s_mult__0_carry__0_i_2_n_0\
    );
\s_mult__0_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Q(1),
      I1 => \s_mult__0_carry__3_i_4_0\(3),
      I2 => Q(2),
      I3 => \s_mult__0_carry__3_i_4_0\(2),
      I4 => Q(0),
      I5 => \s_mult__0_carry__3_i_4_0\(4),
      O => \s_mult__0_carry__0_i_3_n_0\
    );
\s_mult__0_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Q(1),
      I1 => \s_mult__0_carry__3_i_4_0\(2),
      I2 => Q(2),
      I3 => \s_mult__0_carry__3_i_4_0\(1),
      I4 => Q(0),
      I5 => \s_mult__0_carry__3_i_4_0\(3),
      O => \s_mult__0_carry__0_i_4_n_0\
    );
\s_mult__0_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \s_mult__0_carry__0_i_1_n_0\,
      I1 => Q(1),
      I2 => \s_mult__0_carry__3_i_4_0\(6),
      I3 => \s_mult__0_carry__0_i_9_n_0\,
      I4 => \s_mult__0_carry__3_i_4_0\(7),
      I5 => Q(0),
      O => \s_mult__0_carry__0_i_5_n_0\
    );
\s_mult__0_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \s_mult__0_carry__0_i_2_n_0\,
      I1 => Q(1),
      I2 => \s_mult__0_carry__3_i_4_0\(5),
      I3 => \s_mult__0_carry__0_i_10_n_0\,
      I4 => \s_mult__0_carry__3_i_4_0\(6),
      I5 => Q(0),
      O => \s_mult__0_carry__0_i_6_n_0\
    );
\s_mult__0_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \s_mult__0_carry__0_i_3_n_0\,
      I1 => Q(1),
      I2 => \s_mult__0_carry__3_i_4_0\(4),
      I3 => \s_mult__0_carry__0_i_11_n_0\,
      I4 => \s_mult__0_carry__3_i_4_0\(5),
      I5 => Q(0),
      O => \s_mult__0_carry__0_i_7_n_0\
    );
\s_mult__0_carry__0_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \s_mult__0_carry__0_i_4_n_0\,
      I1 => Q(1),
      I2 => \s_mult__0_carry__3_i_4_0\(3),
      I3 => \s_mult__0_carry__0_i_12_n_0\,
      I4 => \s_mult__0_carry__3_i_4_0\(4),
      I5 => Q(0),
      O => \s_mult__0_carry__0_i_8_n_0\
    );
\s_mult__0_carry__0_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \s_mult__0_carry__3_i_4_0\(5),
      I1 => Q(2),
      O => \s_mult__0_carry__0_i_9_n_0\
    );
\s_mult__0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_mult__0_carry__0_n_0\,
      CO(3) => \s_mult__0_carry__1_n_0\,
      CO(2) => \s_mult__0_carry__1_n_1\,
      CO(1) => \s_mult__0_carry__1_n_2\,
      CO(0) => \s_mult__0_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => \s_mult__0_carry__1_i_1_n_0\,
      DI(2) => \s_mult__0_carry__1_i_2_n_0\,
      DI(1) => \s_mult__0_carry__1_i_3_n_0\,
      DI(0) => \s_mult__0_carry__1_i_4_n_0\,
      O(3) => \s_mult__0_carry__1_n_4\,
      O(2) => \s_mult__0_carry__1_n_5\,
      O(1) => \s_mult__0_carry__1_n_6\,
      O(0) => \s_mult__0_carry__1_n_7\,
      S(3) => \s_mult__0_carry__1_i_5_n_0\,
      S(2) => \s_mult__0_carry__1_i_6_n_0\,
      S(1) => \s_mult__0_carry__1_i_7_n_0\,
      S(0) => \s_mult__0_carry__1_i_8_n_0\
    );
\s_mult__0_carry__1_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Q(1),
      I1 => \s_mult__0_carry__3_i_4_0\(9),
      I2 => Q(2),
      I3 => \s_mult__0_carry__3_i_4_0\(8),
      I4 => Q(0),
      I5 => \s_mult__0_carry__3_i_4_0\(10),
      O => \s_mult__0_carry__1_i_1_n_0\
    );
\s_mult__0_carry__1_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \s_mult__0_carry__3_i_4_0\(8),
      I1 => Q(2),
      O => \s_mult__0_carry__1_i_10_n_0\
    );
\s_mult__0_carry__1_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \s_mult__0_carry__3_i_4_0\(7),
      I1 => Q(2),
      O => \s_mult__0_carry__1_i_11_n_0\
    );
\s_mult__0_carry__1_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \s_mult__0_carry__3_i_4_0\(6),
      I1 => Q(2),
      O => \s_mult__0_carry__1_i_12_n_0\
    );
\s_mult__0_carry__1_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Q(1),
      I1 => \s_mult__0_carry__3_i_4_0\(8),
      I2 => Q(2),
      I3 => \s_mult__0_carry__3_i_4_0\(7),
      I4 => Q(0),
      I5 => \s_mult__0_carry__3_i_4_0\(9),
      O => \s_mult__0_carry__1_i_2_n_0\
    );
\s_mult__0_carry__1_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Q(1),
      I1 => \s_mult__0_carry__3_i_4_0\(7),
      I2 => Q(2),
      I3 => \s_mult__0_carry__3_i_4_0\(6),
      I4 => Q(0),
      I5 => \s_mult__0_carry__3_i_4_0\(8),
      O => \s_mult__0_carry__1_i_3_n_0\
    );
\s_mult__0_carry__1_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Q(1),
      I1 => \s_mult__0_carry__3_i_4_0\(6),
      I2 => Q(2),
      I3 => \s_mult__0_carry__3_i_4_0\(5),
      I4 => Q(0),
      I5 => \s_mult__0_carry__3_i_4_0\(7),
      O => \s_mult__0_carry__1_i_4_n_0\
    );
\s_mult__0_carry__1_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \s_mult__0_carry__1_i_1_n_0\,
      I1 => Q(1),
      I2 => \s_mult__0_carry__3_i_4_0\(10),
      I3 => \s_mult__0_carry__1_i_9_n_0\,
      I4 => \s_mult__0_carry__3_i_4_0\(11),
      I5 => Q(0),
      O => \s_mult__0_carry__1_i_5_n_0\
    );
\s_mult__0_carry__1_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \s_mult__0_carry__1_i_2_n_0\,
      I1 => Q(1),
      I2 => \s_mult__0_carry__3_i_4_0\(9),
      I3 => \s_mult__0_carry__1_i_10_n_0\,
      I4 => \s_mult__0_carry__3_i_4_0\(10),
      I5 => Q(0),
      O => \s_mult__0_carry__1_i_6_n_0\
    );
\s_mult__0_carry__1_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \s_mult__0_carry__1_i_3_n_0\,
      I1 => Q(1),
      I2 => \s_mult__0_carry__3_i_4_0\(8),
      I3 => \s_mult__0_carry__1_i_11_n_0\,
      I4 => \s_mult__0_carry__3_i_4_0\(9),
      I5 => Q(0),
      O => \s_mult__0_carry__1_i_7_n_0\
    );
\s_mult__0_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \s_mult__0_carry__1_i_4_n_0\,
      I1 => Q(1),
      I2 => \s_mult__0_carry__3_i_4_0\(7),
      I3 => \s_mult__0_carry__1_i_12_n_0\,
      I4 => \s_mult__0_carry__3_i_4_0\(8),
      I5 => Q(0),
      O => \s_mult__0_carry__1_i_8_n_0\
    );
\s_mult__0_carry__1_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \s_mult__0_carry__3_i_4_0\(9),
      I1 => Q(2),
      O => \s_mult__0_carry__1_i_9_n_0\
    );
\s_mult__0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_mult__0_carry__1_n_0\,
      CO(3) => \s_mult__0_carry__2_n_0\,
      CO(2) => \s_mult__0_carry__2_n_1\,
      CO(1) => \s_mult__0_carry__2_n_2\,
      CO(0) => \s_mult__0_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => \s_mult__0_carry__2_i_1_n_0\,
      DI(2) => \s_mult__0_carry__2_i_2_n_0\,
      DI(1) => \s_mult__0_carry__2_i_3_n_0\,
      DI(0) => \s_mult__0_carry__2_i_4_n_0\,
      O(3) => \s_mult__0_carry__2_n_4\,
      O(2) => \s_mult__0_carry__2_n_5\,
      O(1) => \s_mult__0_carry__2_n_6\,
      O(0) => \s_mult__0_carry__2_n_7\,
      S(3) => \s_mult__0_carry__2_i_5_n_0\,
      S(2) => \s_mult__0_carry__2_i_6_n_0\,
      S(1) => \s_mult__0_carry__2_i_7_n_0\,
      S(0) => \s_mult__0_carry__2_i_8_n_0\
    );
\s_mult__0_carry__2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Q(1),
      I1 => \s_mult__0_carry__3_i_4_0\(13),
      I2 => Q(2),
      I3 => \s_mult__0_carry__3_i_4_0\(12),
      I4 => Q(0),
      I5 => \s_mult__0_carry__3_i_4_0\(14),
      O => \s_mult__0_carry__2_i_1_n_0\
    );
\s_mult__0_carry__2_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \s_mult__0_carry__3_i_4_0\(12),
      I1 => Q(2),
      O => \s_mult__0_carry__2_i_10_n_0\
    );
\s_mult__0_carry__2_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \s_mult__0_carry__3_i_4_0\(11),
      I1 => Q(2),
      O => \s_mult__0_carry__2_i_11_n_0\
    );
\s_mult__0_carry__2_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \s_mult__0_carry__3_i_4_0\(10),
      I1 => Q(2),
      O => \s_mult__0_carry__2_i_12_n_0\
    );
\s_mult__0_carry__2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Q(1),
      I1 => \s_mult__0_carry__3_i_4_0\(12),
      I2 => Q(2),
      I3 => \s_mult__0_carry__3_i_4_0\(11),
      I4 => Q(0),
      I5 => \s_mult__0_carry__3_i_4_0\(13),
      O => \s_mult__0_carry__2_i_2_n_0\
    );
\s_mult__0_carry__2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Q(1),
      I1 => \s_mult__0_carry__3_i_4_0\(11),
      I2 => Q(2),
      I3 => \s_mult__0_carry__3_i_4_0\(10),
      I4 => Q(0),
      I5 => \s_mult__0_carry__3_i_4_0\(12),
      O => \s_mult__0_carry__2_i_3_n_0\
    );
\s_mult__0_carry__2_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Q(1),
      I1 => \s_mult__0_carry__3_i_4_0\(10),
      I2 => Q(2),
      I3 => \s_mult__0_carry__3_i_4_0\(9),
      I4 => Q(0),
      I5 => \s_mult__0_carry__3_i_4_0\(11),
      O => \s_mult__0_carry__2_i_4_n_0\
    );
\s_mult__0_carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \s_mult__0_carry__2_i_1_n_0\,
      I1 => Q(1),
      I2 => \s_mult__0_carry__3_i_4_0\(14),
      I3 => \s_mult__0_carry__2_i_9_n_0\,
      I4 => \s_mult__0_carry__3_i_4_0\(15),
      I5 => Q(0),
      O => \s_mult__0_carry__2_i_5_n_0\
    );
\s_mult__0_carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \s_mult__0_carry__2_i_2_n_0\,
      I1 => Q(1),
      I2 => \s_mult__0_carry__3_i_4_0\(13),
      I3 => \s_mult__0_carry__2_i_10_n_0\,
      I4 => \s_mult__0_carry__3_i_4_0\(14),
      I5 => Q(0),
      O => \s_mult__0_carry__2_i_6_n_0\
    );
\s_mult__0_carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \s_mult__0_carry__2_i_3_n_0\,
      I1 => Q(1),
      I2 => \s_mult__0_carry__3_i_4_0\(12),
      I3 => \s_mult__0_carry__2_i_11_n_0\,
      I4 => \s_mult__0_carry__3_i_4_0\(13),
      I5 => Q(0),
      O => \s_mult__0_carry__2_i_7_n_0\
    );
\s_mult__0_carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \s_mult__0_carry__2_i_4_n_0\,
      I1 => Q(1),
      I2 => \s_mult__0_carry__3_i_4_0\(11),
      I3 => \s_mult__0_carry__2_i_12_n_0\,
      I4 => \s_mult__0_carry__3_i_4_0\(12),
      I5 => Q(0),
      O => \s_mult__0_carry__2_i_8_n_0\
    );
\s_mult__0_carry__2_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \s_mult__0_carry__3_i_4_0\(13),
      I1 => Q(2),
      O => \s_mult__0_carry__2_i_9_n_0\
    );
\s_mult__0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_mult__0_carry__2_n_0\,
      CO(3) => \NLW_s_mult__0_carry__3_CO_UNCONNECTED\(3),
      CO(2) => \s_mult__0_carry__3_n_1\,
      CO(1) => \s_mult__0_carry__3_n_2\,
      CO(0) => \s_mult__0_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \s_mult__0_carry__3_i_1_n_0\,
      DI(1) => \s_mult__0_carry__3_i_2_n_0\,
      DI(0) => \s_mult__0_carry__3_i_3_n_0\,
      O(3) => \s_mult__0_carry__3_n_4\,
      O(2) => \s_mult__0_carry__3_n_5\,
      O(1) => \s_mult__0_carry__3_n_6\,
      O(0) => \s_mult__0_carry__3_n_7\,
      S(3) => \s_mult__0_carry__3_i_4_n_0\,
      S(2) => \s_mult__0_carry__3_i_5_n_0\,
      S(1) => \s_mult__0_carry__3_i_6_n_0\,
      S(0) => \s_mult__0_carry__3_i_7_n_0\
    );
\s_mult__0_carry__3_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Q(1),
      I1 => \s_mult__0_carry__3_i_4_0\(16),
      I2 => Q(2),
      I3 => \s_mult__0_carry__3_i_4_0\(15),
      I4 => Q(0),
      I5 => \s_mult__0_carry__3_i_4_0\(17),
      O => \s_mult__0_carry__3_i_1_n_0\
    );
\s_mult__0_carry__3_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \s_mult__0_carry__3_i_4_0\(16),
      I1 => Q(2),
      O => \s_mult__0_carry__3_i_10_n_0\
    );
\s_mult__0_carry__3_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \s_mult__0_carry__3_i_4_0\(15),
      I1 => Q(2),
      O => \s_mult__0_carry__3_i_11_n_0\
    );
\s_mult__0_carry__3_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \s_mult__0_carry__3_i_4_0\(14),
      I1 => Q(2),
      O => \s_mult__0_carry__3_i_12_n_0\
    );
\s_mult__0_carry__3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Q(1),
      I1 => \s_mult__0_carry__3_i_4_0\(15),
      I2 => Q(2),
      I3 => \s_mult__0_carry__3_i_4_0\(14),
      I4 => Q(0),
      I5 => \s_mult__0_carry__3_i_4_0\(16),
      O => \s_mult__0_carry__3_i_2_n_0\
    );
\s_mult__0_carry__3_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF088808880888"
    )
        port map (
      I0 => Q(1),
      I1 => \s_mult__0_carry__3_i_4_0\(14),
      I2 => Q(2),
      I3 => \s_mult__0_carry__3_i_4_0\(13),
      I4 => Q(0),
      I5 => \s_mult__0_carry__3_i_4_0\(15),
      O => \s_mult__0_carry__3_i_3_n_0\
    );
\s_mult__0_carry__3_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA6A6A6A6A555555"
    )
        port map (
      I0 => \s_mult__0_carry__3_i_8_n_0\,
      I1 => \s_mult__0_carry__3_i_4_0\(18),
      I2 => Q(0),
      I3 => \s_mult__0_carry__3_i_4_0\(16),
      I4 => Q(2),
      I5 => \s_mult__0_carry__3_i_9_n_0\,
      O => \s_mult__0_carry__3_i_4_n_0\
    );
\s_mult__0_carry__3_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \s_mult__0_carry__3_i_1_n_0\,
      I1 => Q(1),
      I2 => \s_mult__0_carry__3_i_4_0\(17),
      I3 => \s_mult__0_carry__3_i_10_n_0\,
      I4 => \s_mult__0_carry__3_i_4_0\(18),
      I5 => Q(0),
      O => \s_mult__0_carry__3_i_5_n_0\
    );
\s_mult__0_carry__3_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \s_mult__0_carry__3_i_2_n_0\,
      I1 => Q(1),
      I2 => \s_mult__0_carry__3_i_4_0\(16),
      I3 => \s_mult__0_carry__3_i_11_n_0\,
      I4 => \s_mult__0_carry__3_i_4_0\(17),
      I5 => Q(0),
      O => \s_mult__0_carry__3_i_6_n_0\
    );
\s_mult__0_carry__3_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => \s_mult__0_carry__3_i_3_n_0\,
      I1 => Q(1),
      I2 => \s_mult__0_carry__3_i_4_0\(15),
      I3 => \s_mult__0_carry__3_i_12_n_0\,
      I4 => \s_mult__0_carry__3_i_4_0\(16),
      I5 => Q(0),
      O => \s_mult__0_carry__3_i_7_n_0\
    );
\s_mult__0_carry__3_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7888877787778777"
    )
        port map (
      I0 => \s_mult__0_carry__3_i_4_0\(17),
      I1 => Q(2),
      I2 => \s_mult__0_carry__3_i_4_0\(18),
      I3 => Q(1),
      I4 => Q(0),
      I5 => \s_mult__0_carry__3_i_4_0\(19),
      O => \s_mult__0_carry__3_i_8_n_0\
    );
\s_mult__0_carry__3_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \s_mult__0_carry__3_i_4_0\(17),
      I1 => Q(1),
      O => \s_mult__0_carry__3_i_9_n_0\
    );
\s_mult__0_carry_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => Q(1),
      I1 => \s_mult__0_carry__3_i_4_0\(1),
      I2 => Q(2),
      I3 => \s_mult__0_carry__3_i_4_0\(0),
      O => \s_mult__0_carry_i_1_n_0\
    );
\s_mult__0_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \s_mult__0_carry__3_i_4_0\(1),
      O => \s_mult__0_carry_i_2_n_0\
    );
\s_mult__0_carry_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => DI(0),
      I1 => Q(1),
      I2 => \s_mult__0_carry__3_i_4_0\(2),
      I3 => \s_mult__0_carry_i_4_n_0\,
      I4 => \s_mult__0_carry__3_i_4_0\(3),
      I5 => Q(0),
      O => \s_mult__0_carry_i_3_n_0\
    );
\s_mult__0_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \s_mult__0_carry__3_i_4_0\(1),
      I1 => Q(2),
      O => \s_mult__0_carry_i_4_n_0\
    );
\s_mult__57_carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_mult__57_carry_n_0\,
      CO(2) => \s_mult__57_carry_n_1\,
      CO(1) => \s_mult__57_carry_n_2\,
      CO(0) => \s_mult__57_carry_n_3\,
      CYINIT => '0',
      DI(3) => s_mult_n_85,
      DI(2) => s_mult_n_86,
      DI(1) => s_mult_n_87,
      DI(0) => s_mult_n_88,
      O(3 downto 0) => \s_mult__1__0\(20 downto 17),
      S(3) => \s_mult__57_carry_i_1_n_0\,
      S(2) => \s_mult__57_carry_i_2_n_0\,
      S(1) => \s_mult__57_carry_i_3_n_0\,
      S(0) => \s_mult__57_carry_i_4_n_0\
    );
\s_mult__57_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_mult__57_carry_n_0\,
      CO(3) => \s_mult__57_carry__0_n_0\,
      CO(2) => \s_mult__57_carry__0_n_1\,
      CO(1) => \s_mult__57_carry__0_n_2\,
      CO(0) => \s_mult__57_carry__0_n_3\,
      CYINIT => '0',
      DI(3) => s_mult_n_81,
      DI(2) => s_mult_n_82,
      DI(1) => s_mult_n_83,
      DI(0) => s_mult_n_84,
      O(3 downto 0) => \s_mult__1__0\(24 downto 21),
      S(3) => \s_mult__57_carry__0_i_1_n_0\,
      S(2) => \s_mult__57_carry__0_i_2_n_0\,
      S(1) => \s_mult__57_carry__0_i_3_n_0\,
      S(0) => \s_mult__57_carry__0_i_4_n_0\
    );
\s_mult__57_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_81,
      I1 => \s_mult__0_carry__0_n_4\,
      O => \s_mult__57_carry__0_i_1_n_0\
    );
\s_mult__57_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_82,
      I1 => \s_mult__0_carry__0_n_5\,
      O => \s_mult__57_carry__0_i_2_n_0\
    );
\s_mult__57_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_83,
      I1 => \s_mult__0_carry__0_n_6\,
      O => \s_mult__57_carry__0_i_3_n_0\
    );
\s_mult__57_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_84,
      I1 => \s_mult__0_carry__0_n_7\,
      O => \s_mult__57_carry__0_i_4_n_0\
    );
\s_mult__57_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_mult__57_carry__0_n_0\,
      CO(3) => \s_mult__57_carry__1_n_0\,
      CO(2) => \s_mult__57_carry__1_n_1\,
      CO(1) => \s_mult__57_carry__1_n_2\,
      CO(0) => \s_mult__57_carry__1_n_3\,
      CYINIT => '0',
      DI(3) => s_mult_n_77,
      DI(2) => s_mult_n_78,
      DI(1) => s_mult_n_79,
      DI(0) => s_mult_n_80,
      O(3 downto 0) => \s_mult__1__0\(28 downto 25),
      S(3) => \s_mult__57_carry__1_i_1_n_0\,
      S(2) => \s_mult__57_carry__1_i_2_n_0\,
      S(1) => \s_mult__57_carry__1_i_3_n_0\,
      S(0) => \s_mult__57_carry__1_i_4_n_0\
    );
\s_mult__57_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_77,
      I1 => \s_mult__0_carry__1_n_4\,
      O => \s_mult__57_carry__1_i_1_n_0\
    );
\s_mult__57_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_78,
      I1 => \s_mult__0_carry__1_n_5\,
      O => \s_mult__57_carry__1_i_2_n_0\
    );
\s_mult__57_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_79,
      I1 => \s_mult__0_carry__1_n_6\,
      O => \s_mult__57_carry__1_i_3_n_0\
    );
\s_mult__57_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_80,
      I1 => \s_mult__0_carry__1_n_7\,
      O => \s_mult__57_carry__1_i_4_n_0\
    );
\s_mult__57_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_mult__57_carry__1_n_0\,
      CO(3) => \s_mult__57_carry__2_n_0\,
      CO(2) => \s_mult__57_carry__2_n_1\,
      CO(1) => \s_mult__57_carry__2_n_2\,
      CO(0) => \s_mult__57_carry__2_n_3\,
      CYINIT => '0',
      DI(3) => s_mult_n_73,
      DI(2) => s_mult_n_74,
      DI(1) => s_mult_n_75,
      DI(0) => s_mult_n_76,
      O(3 downto 0) => \s_mult__1__0\(32 downto 29),
      S(3) => \s_mult__57_carry__2_i_1_n_0\,
      S(2) => \s_mult__57_carry__2_i_2_n_0\,
      S(1) => \s_mult__57_carry__2_i_3_n_0\,
      S(0) => \s_mult__57_carry__2_i_4_n_0\
    );
\s_mult__57_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_73,
      I1 => \s_mult__0_carry__2_n_4\,
      O => \s_mult__57_carry__2_i_1_n_0\
    );
\s_mult__57_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_74,
      I1 => \s_mult__0_carry__2_n_5\,
      O => \s_mult__57_carry__2_i_2_n_0\
    );
\s_mult__57_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_75,
      I1 => \s_mult__0_carry__2_n_6\,
      O => \s_mult__57_carry__2_i_3_n_0\
    );
\s_mult__57_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_76,
      I1 => \s_mult__0_carry__2_n_7\,
      O => \s_mult__57_carry__2_i_4_n_0\
    );
\s_mult__57_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_mult__57_carry__2_n_0\,
      CO(3) => \NLW_s_mult__57_carry__3_CO_UNCONNECTED\(3),
      CO(2) => \s_mult__57_carry__3_n_1\,
      CO(1) => \s_mult__57_carry__3_n_2\,
      CO(0) => \s_mult__57_carry__3_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => s_mult_n_70,
      DI(1) => s_mult_n_71,
      DI(0) => s_mult_n_72,
      O(3 downto 0) => \s_mult__1__0\(36 downto 33),
      S(3) => \s_mult__57_carry__3_i_1_n_0\,
      S(2) => \s_mult__57_carry__3_i_2_n_0\,
      S(1) => \s_mult__57_carry__3_i_3_n_0\,
      S(0) => \s_mult__57_carry__3_i_4_n_0\
    );
\s_mult__57_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_69,
      I1 => \s_mult__0_carry__3_n_4\,
      O => \s_mult__57_carry__3_i_1_n_0\
    );
\s_mult__57_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_70,
      I1 => \s_mult__0_carry__3_n_5\,
      O => \s_mult__57_carry__3_i_2_n_0\
    );
\s_mult__57_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_71,
      I1 => \s_mult__0_carry__3_n_6\,
      O => \s_mult__57_carry__3_i_3_n_0\
    );
\s_mult__57_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_72,
      I1 => \s_mult__0_carry__3_n_7\,
      O => \s_mult__57_carry__3_i_4_n_0\
    );
\s_mult__57_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_85,
      I1 => \s_mult__0_carry_n_4\,
      O => \s_mult__57_carry_i_1_n_0\
    );
\s_mult__57_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_86,
      I1 => \s_mult__0_carry_n_5\,
      O => \s_mult__57_carry_i_2_n_0\
    );
\s_mult__57_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_87,
      I1 => \s_mult__0_carry_n_6\,
      O => \s_mult__57_carry_i_3_n_0\
    );
\s_mult__57_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => s_mult_n_88,
      I1 => \s_mult__0_carry_n_7\,
      O => \s_mult__57_carry_i_4_n_0\
    );
s_mult_i_1: unisim.vcomponents.MUXF7
     port map (
      I0 => s_mult_i_39_n_0,
      I1 => s_mult_i_40_n_0,
      O => s_mult_i_1_n_0,
      S => \^fsm_sequential_fsm_state_reg[3]\
    );
s_mult_i_10: unisim.vcomponents.MUXF7
     port map (
      I0 => s_mult_i_57_n_0,
      I1 => s_mult_i_58_n_0,
      O => s_mult_i_10_n_0,
      S => \^fsm_sequential_fsm_state_reg[3]\
    );
s_mult_i_11: unisim.vcomponents.MUXF7
     port map (
      I0 => s_mult_i_59_n_0,
      I1 => s_mult_i_60_n_0,
      O => s_mult_i_11_n_0,
      S => \^fsm_sequential_fsm_state_reg[3]\
    );
s_mult_i_12: unisim.vcomponents.MUXF7
     port map (
      I0 => s_mult_i_61_n_0,
      I1 => s_mult_i_62_n_0,
      O => s_mult_i_12_n_0,
      S => \^fsm_sequential_fsm_state_reg[3]\
    );
s_mult_i_13: unisim.vcomponents.MUXF7
     port map (
      I0 => s_mult_i_63_n_0,
      I1 => s_mult_i_64_n_0,
      O => s_mult_i_13_n_0,
      S => \^fsm_sequential_fsm_state_reg[3]\
    );
s_mult_i_14: unisim.vcomponents.MUXF7
     port map (
      I0 => s_mult_i_65_n_0,
      I1 => s_mult_i_66_n_0,
      O => s_mult_i_14_n_0,
      S => \^fsm_sequential_fsm_state_reg[3]\
    );
s_mult_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => s_mult_0(2),
      I1 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I2 => in8(2),
      I3 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I4 => \^fsm_sequential_fsm_state_reg[3]\,
      I5 => s_mult_i_69_n_0,
      O => s_mult_i_15_n_0
    );
s_mult_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => s_mult_0(1),
      I1 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I2 => in8(1),
      I3 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I4 => \^fsm_sequential_fsm_state_reg[3]\,
      I5 => s_mult_i_70_n_0,
      O => s_mult_i_16_n_0
    );
s_mult_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => s_mult_0(0),
      I1 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I2 => in8(0),
      I3 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I4 => \^fsm_sequential_fsm_state_reg[3]\,
      I5 => s_mult_i_71_n_0,
      O => s_mult_i_17_n_0
    );
s_mult_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555500840055008"
    )
        port map (
      I0 => s_mult_18(3),
      I1 => s_mult_0(19),
      I2 => s_mult_18(1),
      I3 => s_mult_18(0),
      I4 => s_mult_18(2),
      I5 => reg_r(19),
      O => \^a\(19)
    );
s_mult_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55775566ECA264A2"
    )
        port map (
      I0 => s_mult_18(2),
      I1 => s_mult_18(1),
      I2 => reg_r(18),
      I3 => s_mult_18(0),
      I4 => s_mult_0(18),
      I5 => s_mult_18(3),
      O => \^a\(18)
    );
s_mult_i_2: unisim.vcomponents.MUXF7
     port map (
      I0 => s_mult_i_41_n_0,
      I1 => s_mult_i_42_n_0,
      O => s_mult_i_2_n_0,
      S => \^fsm_sequential_fsm_state_reg[3]\
    );
s_mult_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55775566ECA264A2"
    )
        port map (
      I0 => s_mult_18(2),
      I1 => s_mult_18(1),
      I2 => reg_r(17),
      I3 => s_mult_18(0),
      I4 => s_mult_0(17),
      I5 => s_mult_18(3),
      O => \^a\(17)
    );
s_mult_i_21: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555500840055008"
    )
        port map (
      I0 => s_mult_18(3),
      I1 => s_mult_0(16),
      I2 => s_mult_18(1),
      I3 => s_mult_18(0),
      I4 => s_mult_18(2),
      I5 => reg_r(16),
      O => \^a\(16)
    );
s_mult_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040004DFFFD55F"
    )
        port map (
      I0 => s_mult_18(2),
      I1 => s_mult_0(15),
      I2 => s_mult_18(0),
      I3 => s_mult_18(1),
      I4 => reg_r(15),
      I5 => s_mult_18(3),
      O => \^a\(15)
    );
s_mult_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555500840055008"
    )
        port map (
      I0 => s_mult_18(3),
      I1 => s_mult_0(14),
      I2 => s_mult_18(1),
      I3 => s_mult_18(0),
      I4 => s_mult_18(2),
      I5 => reg_r(14),
      O => \^a\(14)
    );
s_mult_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55775566ECA264A2"
    )
        port map (
      I0 => s_mult_18(2),
      I1 => s_mult_18(1),
      I2 => reg_r(13),
      I3 => s_mult_18(0),
      I4 => s_mult_0(13),
      I5 => s_mult_18(3),
      O => \^a\(13)
    );
s_mult_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040004DFFFD55F"
    )
        port map (
      I0 => s_mult_18(2),
      I1 => s_mult_0(12),
      I2 => s_mult_18(0),
      I3 => s_mult_18(1),
      I4 => reg_r(12),
      I5 => s_mult_18(3),
      O => \^a\(12)
    );
s_mult_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B6F1B6D4B2F0B2D"
    )
        port map (
      I0 => s_mult_18(3),
      I1 => s_mult_18(0),
      I2 => s_mult_18(2),
      I3 => s_mult_18(1),
      I4 => s_mult_0(11),
      I5 => reg_r(11),
      O => \^a\(11)
    );
s_mult_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"544A044AAAAAAAA0"
    )
        port map (
      I0 => s_mult_18(3),
      I1 => reg_r(10),
      I2 => s_mult_18(1),
      I3 => s_mult_18(0),
      I4 => s_mult_0(10),
      I5 => s_mult_18(2),
      O => \^a\(10)
    );
s_mult_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2231003131553111"
    )
        port map (
      I0 => s_mult_18(2),
      I1 => s_mult_18(3),
      I2 => reg_r(9),
      I3 => s_mult_18(1),
      I4 => s_mult_0(9),
      I5 => s_mult_18(0),
      O => \^a\(9)
    );
s_mult_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040004DFFFD55F"
    )
        port map (
      I0 => s_mult_18(2),
      I1 => s_mult_0(8),
      I2 => s_mult_18(0),
      I3 => s_mult_18(1),
      I4 => reg_r(8),
      I5 => s_mult_18(3),
      O => \^a\(8)
    );
s_mult_i_3: unisim.vcomponents.MUXF7
     port map (
      I0 => s_mult_i_43_n_0,
      I1 => s_mult_i_44_n_0,
      O => s_mult_i_3_n_0,
      S => \^fsm_sequential_fsm_state_reg[3]\
    );
s_mult_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55775566ECA264A2"
    )
        port map (
      I0 => s_mult_18(2),
      I1 => s_mult_18(1),
      I2 => reg_r(7),
      I3 => s_mult_18(0),
      I4 => s_mult_0(7),
      I5 => s_mult_18(3),
      O => \^a\(7)
    );
s_mult_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555E555EDFFFD55F"
    )
        port map (
      I0 => s_mult_18(2),
      I1 => s_mult_0(6),
      I2 => s_mult_18(0),
      I3 => s_mult_18(1),
      I4 => reg_r(6),
      I5 => s_mult_18(3),
      O => \^a\(6)
    );
s_mult_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00040004DFFFD55F"
    )
        port map (
      I0 => s_mult_18(2),
      I1 => s_mult_0(5),
      I2 => s_mult_18(0),
      I3 => s_mult_18(1),
      I4 => reg_r(5),
      I5 => s_mult_18(3),
      O => \^a\(5)
    );
s_mult_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5B6F1B6D4B2F0B2D"
    )
        port map (
      I0 => s_mult_18(3),
      I1 => s_mult_18(0),
      I2 => s_mult_18(2),
      I3 => s_mult_18(1),
      I4 => s_mult_0(4),
      I5 => reg_r(4),
      O => \^a\(4)
    );
s_mult_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55775566ECA264A2"
    )
        port map (
      I0 => s_mult_18(2),
      I1 => s_mult_18(1),
      I2 => reg_r(3),
      I3 => s_mult_18(0),
      I4 => s_mult_0(3),
      I5 => s_mult_18(3),
      O => \^a\(3)
    );
s_mult_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2231003131553111"
    )
        port map (
      I0 => s_mult_18(2),
      I1 => s_mult_18(3),
      I2 => reg_r(2),
      I3 => s_mult_18(1),
      I4 => s_mult_0(2),
      I5 => s_mult_18(0),
      O => \^a\(2)
    );
s_mult_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4555500840055008"
    )
        port map (
      I0 => s_mult_18(3),
      I1 => s_mult_0(1),
      I2 => s_mult_18(1),
      I3 => s_mult_18(0),
      I4 => s_mult_18(2),
      I5 => reg_r(1),
      O => \^a\(1)
    );
s_mult_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55775566ECA264A2"
    )
        port map (
      I0 => s_mult_18(2),
      I1 => s_mult_18(1),
      I2 => reg_r(0),
      I3 => s_mult_18(0),
      I4 => s_mult_0(0),
      I5 => s_mult_18(3),
      O => \^a\(0)
    );
s_mult_i_38: unisim.vcomponents.LUT4
    generic map(
      INIT => X"42AA"
    )
        port map (
      I0 => s_mult_18(3),
      I1 => s_mult_18(1),
      I2 => s_mult_18(0),
      I3 => s_mult_18(2),
      O => \^fsm_sequential_fsm_state_reg[3]\
    );
s_mult_i_39: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => reg_r(16),
      I1 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I2 => s_mult_1,
      I3 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I4 => stage1_reg0(16),
      O => s_mult_i_39_n_0
    );
s_mult_i_4: unisim.vcomponents.MUXF7
     port map (
      I0 => s_mult_i_45_n_0,
      I1 => s_mult_i_46_n_0,
      O => s_mult_i_4_n_0,
      S => \^fsm_sequential_fsm_state_reg[3]\
    );
s_mult_i_40: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => in8(13),
      I1 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I2 => in8(16),
      I3 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I4 => s_mult_0(16),
      O => s_mult_i_40_n_0
    );
s_mult_i_41: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => reg_r(15),
      I1 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I2 => s_mult_2,
      I3 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I4 => stage1_reg0(15),
      O => s_mult_i_41_n_0
    );
s_mult_i_42: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => in8(12),
      I1 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I2 => in8(15),
      I3 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I4 => s_mult_0(15),
      O => s_mult_i_42_n_0
    );
s_mult_i_43: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => reg_r(14),
      I1 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I2 => s_mult_3,
      I3 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I4 => stage1_reg0(14),
      O => s_mult_i_43_n_0
    );
s_mult_i_44: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => in8(11),
      I1 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I2 => in8(14),
      I3 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I4 => s_mult_0(14),
      O => s_mult_i_44_n_0
    );
s_mult_i_45: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => reg_r(13),
      I1 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I2 => s_mult_4,
      I3 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I4 => stage1_reg0(13),
      O => s_mult_i_45_n_0
    );
s_mult_i_46: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => in8(10),
      I1 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I2 => in8(13),
      I3 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I4 => s_mult_0(13),
      O => s_mult_i_46_n_0
    );
s_mult_i_47: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => reg_r(12),
      I1 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I2 => s_mult_5,
      I3 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I4 => stage1_reg0(12),
      O => s_mult_i_47_n_0
    );
s_mult_i_48: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => in8(9),
      I1 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I2 => in8(12),
      I3 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I4 => s_mult_0(12),
      O => s_mult_i_48_n_0
    );
s_mult_i_49: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => reg_r(11),
      I1 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I2 => s_mult_6,
      I3 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I4 => stage1_reg0(11),
      O => s_mult_i_49_n_0
    );
s_mult_i_5: unisim.vcomponents.MUXF7
     port map (
      I0 => s_mult_i_47_n_0,
      I1 => s_mult_i_48_n_0,
      O => s_mult_i_5_n_0,
      S => \^fsm_sequential_fsm_state_reg[3]\
    );
s_mult_i_50: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => in8(8),
      I1 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I2 => in8(11),
      I3 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I4 => s_mult_0(11),
      O => s_mult_i_50_n_0
    );
s_mult_i_51: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => reg_r(10),
      I1 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I2 => s_mult_7,
      I3 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I4 => stage1_reg0(10),
      O => s_mult_i_51_n_0
    );
s_mult_i_52: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => in8(7),
      I1 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I2 => in8(10),
      I3 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I4 => s_mult_0(10),
      O => s_mult_i_52_n_0
    );
s_mult_i_53: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => reg_r(9),
      I1 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I2 => s_mult_8,
      I3 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I4 => stage1_reg0(9),
      O => s_mult_i_53_n_0
    );
s_mult_i_54: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => in8(6),
      I1 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I2 => in8(9),
      I3 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I4 => s_mult_0(9),
      O => s_mult_i_54_n_0
    );
s_mult_i_55: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => reg_r(8),
      I1 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I2 => s_mult_9,
      I3 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I4 => stage1_reg0(8),
      O => s_mult_i_55_n_0
    );
s_mult_i_56: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => in8(5),
      I1 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I2 => in8(8),
      I3 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I4 => s_mult_0(8),
      O => s_mult_i_56_n_0
    );
s_mult_i_57: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => reg_r(7),
      I1 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I2 => s_mult_10,
      I3 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I4 => stage1_reg0(7),
      O => s_mult_i_57_n_0
    );
s_mult_i_58: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => in8(4),
      I1 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I2 => in8(7),
      I3 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I4 => s_mult_0(7),
      O => s_mult_i_58_n_0
    );
s_mult_i_59: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => reg_r(6),
      I1 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I2 => s_mult_11,
      I3 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I4 => stage1_reg0(6),
      O => s_mult_i_59_n_0
    );
s_mult_i_6: unisim.vcomponents.MUXF7
     port map (
      I0 => s_mult_i_49_n_0,
      I1 => s_mult_i_50_n_0,
      O => s_mult_i_6_n_0,
      S => \^fsm_sequential_fsm_state_reg[3]\
    );
s_mult_i_60: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => in8(3),
      I1 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I2 => in8(6),
      I3 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I4 => s_mult_0(6),
      O => s_mult_i_60_n_0
    );
s_mult_i_61: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => reg_r(5),
      I1 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I2 => s_mult_12,
      I3 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I4 => stage1_reg0(5),
      O => s_mult_i_61_n_0
    );
s_mult_i_62: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => in8(2),
      I1 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I2 => in8(5),
      I3 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I4 => s_mult_0(5),
      O => s_mult_i_62_n_0
    );
s_mult_i_63: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => reg_r(4),
      I1 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I2 => s_mult_13,
      I3 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I4 => stage1_reg0(4),
      O => s_mult_i_63_n_0
    );
s_mult_i_64: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => in8(1),
      I1 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I2 => in8(4),
      I3 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I4 => s_mult_0(4),
      O => s_mult_i_64_n_0
    );
s_mult_i_65: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => reg_r(3),
      I1 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I2 => s_mult_14,
      I3 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I4 => stage1_reg0(3),
      O => s_mult_i_65_n_0
    );
s_mult_i_66: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => in8(0),
      I1 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I2 => in8(3),
      I3 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I4 => s_mult_0(3),
      O => s_mult_i_66_n_0
    );
s_mult_i_67: unisim.vcomponents.LUT4
    generic map(
      INIT => X"134D"
    )
        port map (
      I0 => s_mult_18(3),
      I1 => s_mult_18(1),
      I2 => s_mult_18(2),
      I3 => s_mult_18(0),
      O => \^fsm_sequential_fsm_state_reg[3]_1\
    );
s_mult_i_68: unisim.vcomponents.LUT4
    generic map(
      INIT => X"344C"
    )
        port map (
      I0 => s_mult_18(3),
      I1 => s_mult_18(2),
      I2 => s_mult_18(0),
      I3 => s_mult_18(1),
      O => \^fsm_sequential_fsm_state_reg[3]_0\
    );
s_mult_i_69: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => reg_r(2),
      I1 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I2 => s_mult_15,
      I3 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I4 => stage1_reg0(2),
      O => s_mult_i_69_n_0
    );
s_mult_i_7: unisim.vcomponents.MUXF7
     port map (
      I0 => s_mult_i_51_n_0,
      I1 => s_mult_i_52_n_0,
      O => s_mult_i_7_n_0,
      S => \^fsm_sequential_fsm_state_reg[3]\
    );
s_mult_i_70: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => reg_r(1),
      I1 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I2 => s_mult_16,
      I3 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I4 => stage1_reg0(1),
      O => s_mult_i_70_n_0
    );
s_mult_i_71: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => reg_r(0),
      I1 => \^fsm_sequential_fsm_state_reg[3]_1\,
      I2 => s_mult_17,
      I3 => \^fsm_sequential_fsm_state_reg[3]_0\,
      I4 => stage1_reg0(0),
      O => s_mult_i_71_n_0
    );
s_mult_i_8: unisim.vcomponents.MUXF7
     port map (
      I0 => s_mult_i_53_n_0,
      I1 => s_mult_i_54_n_0,
      O => s_mult_i_8_n_0,
      S => \^fsm_sequential_fsm_state_reg[3]\
    );
s_mult_i_9: unisim.vcomponents.MUXF7
     port map (
      I0 => s_mult_i_55_n_0,
      I1 => s_mult_i_56_n_0,
      O => s_mult_i_9_n_0,
      S => \^fsm_sequential_fsm_state_reg[3]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_leg_counter is
  port (
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    fxp_signed : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \slv_reg20_reg[20]\ : out STD_LOGIC;
    \slv_reg20_reg[21]\ : out STD_LOGIC;
    \slv_reg20_reg[22]\ : out STD_LOGIC;
    \slv_reg20_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg20_reg[21]_0\ : out STD_LOGIC;
    \slv_reg21_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    fxp_signed_0 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \slv_reg21_reg[20]\ : out STD_LOGIC;
    \slv_reg21_reg[21]\ : out STD_LOGIC;
    \slv_reg21_reg[22]\ : out STD_LOGIC;
    \slv_reg21_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg21_reg[21]_0\ : out STD_LOGIC;
    \slv_reg22_reg[23]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    fxp_signed_1 : out STD_LOGIC_VECTOR ( 17 downto 0 );
    \slv_reg22_reg[20]\ : out STD_LOGIC;
    \slv_reg22_reg[21]\ : out STD_LOGIC;
    \slv_reg22_reg[22]\ : out STD_LOGIC;
    \slv_reg22_reg[23]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg22_reg[21]_0\ : out STD_LOGIC;
    \slv_reg20_reg[23]_0\ : out STD_LOGIC;
    \slv_reg20_reg[23]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg20_reg[23]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_ikn_q1_offset[8]_i_3_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg20_reg[23]_3\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg20_reg[22]_0\ : out STD_LOGIC;
    \slv_reg20_reg[26]\ : out STD_LOGIC;
    \slv_reg20_reg[18]\ : out STD_LOGIC;
    \slv_reg20_reg[10]\ : out STD_LOGIC;
    \slv_reg17_reg[2]\ : out STD_LOGIC;
    \slv_reg21_reg[23]_1\ : out STD_LOGIC;
    \slv_reg21_reg[23]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg21_reg[23]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_ikn_q2_offset[8]_i_3_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg21_reg[23]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg21_reg[22]_0\ : out STD_LOGIC;
    \slv_reg21_reg[26]\ : out STD_LOGIC;
    \slv_reg21_reg[18]\ : out STD_LOGIC;
    \slv_reg21_reg[10]\ : out STD_LOGIC;
    \slv_reg18_reg[2]\ : out STD_LOGIC;
    \slv_reg22_reg[23]_1\ : out STD_LOGIC;
    \slv_reg22_reg[23]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \slv_reg22_reg[23]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_ikn_q3_offset[8]_i_3_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \slv_reg22_reg[23]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \slv_reg22_reg[22]_0\ : out STD_LOGIC;
    \slv_reg22_reg[26]\ : out STD_LOGIC;
    \slv_reg22_reg[18]\ : out STD_LOGIC;
    \slv_reg22_reg[10]\ : out STD_LOGIC;
    \slv_reg19_reg[2]\ : out STD_LOGIC;
    \leg_ctr_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    lgc_leg_sel : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \reg_ikn_q1_offset_reg[1]\ : in STD_LOGIC;
    \reg_ikn_q1_offset_reg[1]_0\ : in STD_LOGIC;
    ikn_q1_mux_offset : in STD_LOGIC_VECTOR ( 27 downto 0 );
    fxp_signed0 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \reg_ikn_q1_offset_reg[18]\ : in STD_LOGIC;
    \reg_ikn_q1_offset_reg[18]_0\ : in STD_LOGIC;
    \reg_ikn_q1_offset_reg[8]\ : in STD_LOGIC;
    \reg_ikn_q2_offset_reg[1]\ : in STD_LOGIC;
    \reg_ikn_q2_offset_reg[1]_0\ : in STD_LOGIC;
    ikn_q2_mux_offset : in STD_LOGIC_VECTOR ( 27 downto 0 );
    fxp_signed0_2 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \reg_ikn_q2_offset_reg[18]\ : in STD_LOGIC;
    \reg_ikn_q2_offset_reg[18]_0\ : in STD_LOGIC;
    \reg_ikn_q2_offset_reg[8]\ : in STD_LOGIC;
    \reg_ikn_q3_offset_reg[1]\ : in STD_LOGIC;
    \reg_ikn_q3_offset_reg[1]_0\ : in STD_LOGIC;
    ikn_q3_mux_offset : in STD_LOGIC_VECTOR ( 27 downto 0 );
    fxp_signed0_3 : in STD_LOGIC_VECTOR ( 17 downto 0 );
    \reg_ikn_q3_offset_reg[18]\ : in STD_LOGIC;
    \reg_ikn_q3_offset_reg[18]_0\ : in STD_LOGIC;
    \reg_ikn_q3_offset_reg[8]\ : in STD_LOGIC;
    \reg_ikn_q1_offset_reg[9]\ : in STD_LOGIC;
    \reg_ikn_q1_offset_reg[9]_0\ : in STD_LOGIC;
    \reg_ikn_q1_offset_reg[19]\ : in STD_LOGIC;
    \reg_ikn_q1_offset_reg[13]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___84_i_2_0\ : in STD_LOGIC;
    \i___80_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___84_i_2_1\ : in STD_LOGIC;
    \i___80_i_3_1\ : in STD_LOGIC;
    \i___80_i_3_2\ : in STD_LOGIC;
    \i___80_i_2_0\ : in STD_LOGIC;
    \i___80_i_2_1\ : in STD_LOGIC;
    \reg_ikn_q2_offset_reg[9]\ : in STD_LOGIC;
    \reg_ikn_q2_offset_reg[9]_0\ : in STD_LOGIC;
    \reg_ikn_q2_offset_reg[19]\ : in STD_LOGIC;
    \reg_ikn_q2_offset_reg[13]\ : in STD_LOGIC;
    \i___82_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___82_i_3_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___82_i_3_2\ : in STD_LOGIC;
    \i___82_i_3_3\ : in STD_LOGIC;
    \i___82_i_2_0\ : in STD_LOGIC;
    \i___82_i_2_1\ : in STD_LOGIC;
    \reg_ikn_q3_offset_reg[9]\ : in STD_LOGIC;
    \reg_ikn_q3_offset_reg[9]_0\ : in STD_LOGIC;
    \reg_ikn_q3_offset_reg[19]\ : in STD_LOGIC;
    \reg_ikn_q3_offset_reg[13]\ : in STD_LOGIC;
    \i___84_i_3_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___84_i_3_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \i___84_i_3_2\ : in STD_LOGIC;
    \i___84_i_3_3\ : in STD_LOGIC;
    \i___84_i_2_2\ : in STD_LOGIC;
    \i___84_i_2_3\ : in STD_LOGIC;
    OUT_DATA_READY : in STD_LOGIC;
    \leg_ctr_reg[2]_1\ : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \ikn_output_rb_reg[357]\ : in STD_LOGIC_VECTOR ( 4 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_leg_counter : entity is "leg_counter";
end design_1_axi_ikinematics_0_0_leg_counter;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_leg_counter is
  signal \flp2fxp_converter_offset_q1/fxp_shifted\ : STD_LOGIC_VECTOR ( 18 downto 7 );
  signal \flp2fxp_converter_offset_q2/fxp_shifted\ : STD_LOGIC_VECTOR ( 18 downto 7 );
  signal \flp2fxp_converter_offset_q3/fxp_shifted\ : STD_LOGIC_VECTOR ( 18 downto 7 );
  signal \i___80_i_10_n_0\ : STD_LOGIC;
  signal \i___80_i_11_n_0\ : STD_LOGIC;
  signal \i___80_i_16_n_0\ : STD_LOGIC;
  signal \i___80_i_17_n_0\ : STD_LOGIC;
  signal \i___80_i_19_n_0\ : STD_LOGIC;
  signal \i___80_i_9_n_0\ : STD_LOGIC;
  signal \i___82_i_10_n_0\ : STD_LOGIC;
  signal \i___82_i_11_n_0\ : STD_LOGIC;
  signal \i___82_i_16_n_0\ : STD_LOGIC;
  signal \i___82_i_17_n_0\ : STD_LOGIC;
  signal \i___82_i_19_n_0\ : STD_LOGIC;
  signal \i___82_i_9_n_0\ : STD_LOGIC;
  signal \i___84_i_10_n_0\ : STD_LOGIC;
  signal \i___84_i_11_n_0\ : STD_LOGIC;
  signal \i___84_i_16_n_0\ : STD_LOGIC;
  signal \i___84_i_17_n_0\ : STD_LOGIC;
  signal \i___84_i_19_n_0\ : STD_LOGIC;
  signal \i___84_i_9_n_0\ : STD_LOGIC;
  signal in_selection : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal leg_ctr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \leg_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \leg_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \leg_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal \^leg_ctr_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \reg_ikn_q1_offset[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q1_offset[0]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q1_offset[11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q1_offset[11]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q1_offset[12]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q1_offset[12]_i_4_n_0\ : STD_LOGIC;
  signal \reg_ikn_q1_offset[13]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q1_offset[13]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q1_offset[15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q1_offset[16]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q1_offset[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q1_offset[1]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q1_offset[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q1_offset[2]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q1_offset[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q1_offset[3]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q1_offset[4]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q1_offset[4]_i_9_n_0\ : STD_LOGIC;
  signal \reg_ikn_q1_offset[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q1_offset[5]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q1_offset[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q1_offset[6]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q1_offset[6]_i_4_n_0\ : STD_LOGIC;
  signal \reg_ikn_q1_offset[7]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q1_offset[7]_i_4_n_0\ : STD_LOGIC;
  signal \reg_ikn_q2_offset[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q2_offset[0]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q2_offset[11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q2_offset[11]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q2_offset[12]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q2_offset[12]_i_4_n_0\ : STD_LOGIC;
  signal \reg_ikn_q2_offset[13]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q2_offset[13]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q2_offset[15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q2_offset[16]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q2_offset[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q2_offset[1]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q2_offset[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q2_offset[2]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q2_offset[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q2_offset[3]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q2_offset[4]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q2_offset[4]_i_9_n_0\ : STD_LOGIC;
  signal \reg_ikn_q2_offset[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q2_offset[5]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q2_offset[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q2_offset[6]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q2_offset[6]_i_4_n_0\ : STD_LOGIC;
  signal \reg_ikn_q2_offset[7]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q2_offset[7]_i_4_n_0\ : STD_LOGIC;
  signal \reg_ikn_q3_offset[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q3_offset[0]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q3_offset[11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q3_offset[11]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q3_offset[12]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q3_offset[12]_i_4_n_0\ : STD_LOGIC;
  signal \reg_ikn_q3_offset[13]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q3_offset[13]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q3_offset[15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q3_offset[16]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q3_offset[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q3_offset[1]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q3_offset[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q3_offset[2]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q3_offset[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q3_offset[3]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q3_offset[4]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q3_offset[4]_i_9_n_0\ : STD_LOGIC;
  signal \reg_ikn_q3_offset[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q3_offset[5]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q3_offset[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q3_offset[6]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q3_offset[6]_i_4_n_0\ : STD_LOGIC;
  signal \reg_ikn_q3_offset[7]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q3_offset[7]_i_4_n_0\ : STD_LOGIC;
  signal \^slv_reg20_reg[20]\ : STD_LOGIC;
  signal \^slv_reg20_reg[21]\ : STD_LOGIC;
  signal \^slv_reg20_reg[21]_0\ : STD_LOGIC;
  signal \^slv_reg20_reg[22]\ : STD_LOGIC;
  signal \^slv_reg20_reg[22]_0\ : STD_LOGIC;
  signal \^slv_reg21_reg[20]\ : STD_LOGIC;
  signal \^slv_reg21_reg[21]\ : STD_LOGIC;
  signal \^slv_reg21_reg[21]_0\ : STD_LOGIC;
  signal \^slv_reg21_reg[22]\ : STD_LOGIC;
  signal \^slv_reg21_reg[22]_0\ : STD_LOGIC;
  signal \^slv_reg22_reg[20]\ : STD_LOGIC;
  signal \^slv_reg22_reg[21]\ : STD_LOGIC;
  signal \^slv_reg22_reg[21]_0\ : STD_LOGIC;
  signal \^slv_reg22_reg[22]\ : STD_LOGIC;
  signal \^slv_reg22_reg[22]_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \i___100_i_2\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \i___111_i_2\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \i___112_i_2\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \i___113_i_2\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \i___85_i_2\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \i___86_i_2\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \i___87_i_2\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \i___98_i_2\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \i___99_i_2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \ikn_output_rb[359]_i_3\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \ikn_output_rb[359]_i_4\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \leg_ctr[1]_i_2\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \leg_ctr[2]_i_2\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \reg_ikn_q1_offset[0]_i_3\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \reg_ikn_q1_offset[10]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \reg_ikn_q1_offset[11]_i_2\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \reg_ikn_q1_offset[12]_i_2\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \reg_ikn_q1_offset[18]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \reg_ikn_q1_offset[19]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \reg_ikn_q1_offset[1]_i_3\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \reg_ikn_q1_offset[2]_i_3\ : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of \reg_ikn_q1_offset[7]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \reg_ikn_q1_offset[8]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \reg_ikn_q1_offset[9]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \reg_ikn_q2_offset[0]_i_3\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \reg_ikn_q2_offset[10]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \reg_ikn_q2_offset[11]_i_2\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \reg_ikn_q2_offset[12]_i_2\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \reg_ikn_q2_offset[18]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \reg_ikn_q2_offset[19]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \reg_ikn_q2_offset[1]_i_3\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \reg_ikn_q2_offset[2]_i_3\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \reg_ikn_q2_offset[7]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \reg_ikn_q2_offset[8]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \reg_ikn_q2_offset[9]_i_1\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \reg_ikn_q3_offset[0]_i_3\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \reg_ikn_q3_offset[10]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \reg_ikn_q3_offset[11]_i_2\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \reg_ikn_q3_offset[18]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \reg_ikn_q3_offset[19]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \reg_ikn_q3_offset[1]_i_3\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \reg_ikn_q3_offset[2]_i_3\ : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of \reg_ikn_q3_offset[6]_i_2\ : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of \reg_ikn_q3_offset[7]_i_1\ : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of \reg_ikn_q3_offset[8]_i_1\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \reg_ikn_q3_offset[9]_i_1\ : label is "soft_lutpair357";
begin
  \leg_ctr_reg[2]_0\(1 downto 0) <= \^leg_ctr_reg[2]_0\(1 downto 0);
  \slv_reg20_reg[20]\ <= \^slv_reg20_reg[20]\;
  \slv_reg20_reg[21]\ <= \^slv_reg20_reg[21]\;
  \slv_reg20_reg[21]_0\ <= \^slv_reg20_reg[21]_0\;
  \slv_reg20_reg[22]\ <= \^slv_reg20_reg[22]\;
  \slv_reg20_reg[22]_0\ <= \^slv_reg20_reg[22]_0\;
  \slv_reg21_reg[20]\ <= \^slv_reg21_reg[20]\;
  \slv_reg21_reg[21]\ <= \^slv_reg21_reg[21]\;
  \slv_reg21_reg[21]_0\ <= \^slv_reg21_reg[21]_0\;
  \slv_reg21_reg[22]\ <= \^slv_reg21_reg[22]\;
  \slv_reg21_reg[22]_0\ <= \^slv_reg21_reg[22]_0\;
  \slv_reg22_reg[20]\ <= \^slv_reg22_reg[20]\;
  \slv_reg22_reg[21]\ <= \^slv_reg22_reg[21]\;
  \slv_reg22_reg[21]_0\ <= \^slv_reg22_reg[21]_0\;
  \slv_reg22_reg[22]\ <= \^slv_reg22_reg[22]\;
  \slv_reg22_reg[22]_0\ <= \^slv_reg22_reg[22]_0\;
\i___100_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => ikn_q1_mux_offset(20),
      I1 => \reg_ikn_q1_offset_reg[18]\,
      I2 => ikn_q1_mux_offset(12),
      I3 => \reg_ikn_q1_offset_reg[18]_0\,
      O => \^slv_reg20_reg[22]\
    );
\i___101_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => ikn_q1_mux_offset(20),
      I1 => \reg_ikn_q1_offset_reg[1]\,
      I2 => \reg_ikn_q1_offset_reg[18]_0\,
      I3 => ikn_q1_mux_offset(16),
      I4 => \reg_ikn_q1_offset_reg[18]\,
      O => \^slv_reg20_reg[22]_0\
    );
\i___103__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => ikn_q1_mux_offset(21),
      I1 => \reg_ikn_q1_offset_reg[1]\,
      I2 => \reg_ikn_q1_offset_reg[18]_0\,
      I3 => \reg_ikn_q1_offset_reg[18]\,
      I4 => \reg_ikn_q1_offset_reg[1]_0\,
      O => \slv_reg20_reg[23]_3\(1)
    );
\i___103__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \flp2fxp_converter_offset_q1/fxp_shifted\(18),
      O => \slv_reg20_reg[23]_3\(0)
    );
\i___103_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000B"
    )
        port map (
      I0 => ikn_q1_mux_offset(19),
      I1 => \reg_ikn_q1_offset_reg[1]_0\,
      I2 => \reg_ikn_q1_offset_reg[18]\,
      I3 => \reg_ikn_q1_offset_reg[18]_0\,
      I4 => \reg_ikn_q1_offset_reg[1]\,
      O => \^slv_reg20_reg[21]_0\
    );
\i___111_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => ikn_q3_mux_offset(18),
      I1 => \reg_ikn_q3_offset_reg[18]\,
      I2 => ikn_q3_mux_offset(10),
      I3 => \reg_ikn_q3_offset_reg[18]_0\,
      O => \^slv_reg22_reg[20]\
    );
\i___112_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => ikn_q3_mux_offset(19),
      I1 => \reg_ikn_q3_offset_reg[18]\,
      I2 => ikn_q3_mux_offset(11),
      I3 => \reg_ikn_q3_offset_reg[18]_0\,
      O => \^slv_reg22_reg[21]\
    );
\i___113_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => ikn_q3_mux_offset(20),
      I1 => \reg_ikn_q3_offset_reg[18]\,
      I2 => ikn_q3_mux_offset(12),
      I3 => \reg_ikn_q3_offset_reg[18]_0\,
      O => \^slv_reg22_reg[22]\
    );
\i___114_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => ikn_q3_mux_offset(20),
      I1 => \reg_ikn_q3_offset_reg[1]\,
      I2 => \reg_ikn_q3_offset_reg[18]_0\,
      I3 => ikn_q3_mux_offset(16),
      I4 => \reg_ikn_q3_offset_reg[18]\,
      O => \^slv_reg22_reg[22]_0\
    );
\i___116__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => ikn_q3_mux_offset(21),
      I1 => \reg_ikn_q3_offset_reg[1]\,
      I2 => \reg_ikn_q3_offset_reg[18]_0\,
      I3 => \reg_ikn_q3_offset_reg[18]\,
      I4 => \reg_ikn_q3_offset_reg[1]_0\,
      O => \slv_reg22_reg[23]_4\(1)
    );
\i___116__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \flp2fxp_converter_offset_q3/fxp_shifted\(18),
      O => \slv_reg22_reg[23]_4\(0)
    );
\i___116_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000B"
    )
        port map (
      I0 => ikn_q3_mux_offset(19),
      I1 => \reg_ikn_q3_offset_reg[1]_0\,
      I2 => \reg_ikn_q3_offset_reg[18]\,
      I3 => \reg_ikn_q3_offset_reg[18]_0\,
      I4 => \reg_ikn_q3_offset_reg[1]\,
      O => \^slv_reg22_reg[21]_0\
    );
\i___80_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ikn_q1_mux_offset(8),
      I1 => ikn_q1_mux_offset(9),
      I2 => ikn_q1_mux_offset(6),
      I3 => ikn_q1_mux_offset(7),
      I4 => \i___80_i_9_n_0\,
      O => \slv_reg20_reg[10]\
    );
\i___80_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCE200E2"
    )
        port map (
      I0 => Q(1),
      I1 => \i___84_i_2_0\,
      I2 => \i___80_i_3_0\(1),
      I3 => \i___84_i_2_1\,
      I4 => \i___80_i_2_0\,
      I5 => ikn_q1_mux_offset(1),
      O => \i___80_i_10_n_0\
    );
\i___80_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCE200E2"
    )
        port map (
      I0 => Q(0),
      I1 => \i___84_i_2_0\,
      I2 => \i___80_i_3_0\(0),
      I3 => \i___84_i_2_1\,
      I4 => \i___80_i_2_1\,
      I5 => ikn_q1_mux_offset(0),
      O => \i___80_i_11_n_0\
    );
\i___80_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCE200E2"
    )
        port map (
      I0 => Q(3),
      I1 => \i___84_i_2_0\,
      I2 => \i___80_i_3_0\(3),
      I3 => \i___84_i_2_1\,
      I4 => \i___80_i_3_1\,
      I5 => ikn_q1_mux_offset(27),
      O => \i___80_i_16_n_0\
    );
\i___80_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCE200E2"
    )
        port map (
      I0 => Q(2),
      I1 => \i___84_i_2_0\,
      I2 => \i___80_i_3_0\(2),
      I3 => \i___84_i_2_1\,
      I4 => \i___80_i_3_2\,
      I5 => ikn_q1_mux_offset(26),
      O => \i___80_i_17_n_0\
    );
\i___80_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ikn_q1_mux_offset(19),
      I1 => ikn_q1_mux_offset(18),
      I2 => ikn_q1_mux_offset(21),
      I3 => ikn_q1_mux_offset(20),
      O => \i___80_i_19_n_0\
    );
\i___80_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \i___80_i_10_n_0\,
      I1 => \i___80_i_11_n_0\,
      I2 => ikn_q1_mux_offset(4),
      I3 => ikn_q1_mux_offset(5),
      I4 => ikn_q1_mux_offset(2),
      I5 => ikn_q1_mux_offset(3),
      O => \slv_reg17_reg[2]\
    );
\i___80_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ikn_q1_mux_offset(24),
      I1 => ikn_q1_mux_offset(25),
      I2 => ikn_q1_mux_offset(22),
      I3 => ikn_q1_mux_offset(23),
      I4 => \i___80_i_16_n_0\,
      I5 => \i___80_i_17_n_0\,
      O => \slv_reg20_reg[26]\
    );
\i___80_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ikn_q1_mux_offset(16),
      I1 => ikn_q1_mux_offset(17),
      I2 => ikn_q1_mux_offset(14),
      I3 => ikn_q1_mux_offset(15),
      I4 => \i___80_i_19_n_0\,
      O => \slv_reg20_reg[18]\
    );
\i___80_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ikn_q1_mux_offset(11),
      I1 => ikn_q1_mux_offset(10),
      I2 => ikn_q1_mux_offset(13),
      I3 => ikn_q1_mux_offset(12),
      O => \i___80_i_9_n_0\
    );
\i___82_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ikn_q2_mux_offset(8),
      I1 => ikn_q2_mux_offset(9),
      I2 => ikn_q2_mux_offset(6),
      I3 => ikn_q2_mux_offset(7),
      I4 => \i___82_i_9_n_0\,
      O => \slv_reg21_reg[10]\
    );
\i___82_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCE200E2"
    )
        port map (
      I0 => \i___82_i_3_0\(1),
      I1 => \i___84_i_2_0\,
      I2 => \i___82_i_3_1\(1),
      I3 => \i___84_i_2_1\,
      I4 => \i___82_i_2_0\,
      I5 => ikn_q2_mux_offset(1),
      O => \i___82_i_10_n_0\
    );
\i___82_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCE200E2"
    )
        port map (
      I0 => \i___82_i_3_0\(0),
      I1 => \i___84_i_2_0\,
      I2 => \i___82_i_3_1\(0),
      I3 => \i___84_i_2_1\,
      I4 => \i___82_i_2_1\,
      I5 => ikn_q2_mux_offset(0),
      O => \i___82_i_11_n_0\
    );
\i___82_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCE200E2"
    )
        port map (
      I0 => \i___82_i_3_0\(3),
      I1 => \i___84_i_2_0\,
      I2 => \i___82_i_3_1\(3),
      I3 => \i___84_i_2_1\,
      I4 => \i___82_i_3_2\,
      I5 => ikn_q2_mux_offset(27),
      O => \i___82_i_16_n_0\
    );
\i___82_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCE200E2"
    )
        port map (
      I0 => \i___82_i_3_0\(2),
      I1 => \i___84_i_2_0\,
      I2 => \i___82_i_3_1\(2),
      I3 => \i___84_i_2_1\,
      I4 => \i___82_i_3_3\,
      I5 => ikn_q2_mux_offset(26),
      O => \i___82_i_17_n_0\
    );
\i___82_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ikn_q2_mux_offset(19),
      I1 => ikn_q2_mux_offset(18),
      I2 => ikn_q2_mux_offset(21),
      I3 => ikn_q2_mux_offset(20),
      O => \i___82_i_19_n_0\
    );
\i___82_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \i___82_i_10_n_0\,
      I1 => \i___82_i_11_n_0\,
      I2 => ikn_q2_mux_offset(4),
      I3 => ikn_q2_mux_offset(5),
      I4 => ikn_q2_mux_offset(2),
      I5 => ikn_q2_mux_offset(3),
      O => \slv_reg18_reg[2]\
    );
\i___82_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ikn_q2_mux_offset(24),
      I1 => ikn_q2_mux_offset(25),
      I2 => ikn_q2_mux_offset(22),
      I3 => ikn_q2_mux_offset(23),
      I4 => \i___82_i_16_n_0\,
      I5 => \i___82_i_17_n_0\,
      O => \slv_reg21_reg[26]\
    );
\i___82_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ikn_q2_mux_offset(16),
      I1 => ikn_q2_mux_offset(17),
      I2 => ikn_q2_mux_offset(14),
      I3 => ikn_q2_mux_offset(15),
      I4 => \i___82_i_19_n_0\,
      O => \slv_reg21_reg[18]\
    );
\i___82_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ikn_q2_mux_offset(11),
      I1 => ikn_q2_mux_offset(10),
      I2 => ikn_q2_mux_offset(13),
      I3 => ikn_q2_mux_offset(12),
      O => \i___82_i_9_n_0\
    );
\i___84_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ikn_q3_mux_offset(8),
      I1 => ikn_q3_mux_offset(9),
      I2 => ikn_q3_mux_offset(6),
      I3 => ikn_q3_mux_offset(7),
      I4 => \i___84_i_9_n_0\,
      O => \slv_reg22_reg[10]\
    );
\i___84_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCE200E2"
    )
        port map (
      I0 => \i___84_i_3_0\(1),
      I1 => \i___84_i_2_0\,
      I2 => \i___84_i_3_1\(1),
      I3 => \i___84_i_2_1\,
      I4 => \i___84_i_2_2\,
      I5 => ikn_q3_mux_offset(1),
      O => \i___84_i_10_n_0\
    );
\i___84_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCE200E2"
    )
        port map (
      I0 => \i___84_i_3_0\(0),
      I1 => \i___84_i_2_0\,
      I2 => \i___84_i_3_1\(0),
      I3 => \i___84_i_2_1\,
      I4 => \i___84_i_2_3\,
      I5 => ikn_q3_mux_offset(0),
      O => \i___84_i_11_n_0\
    );
\i___84_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCE200E2"
    )
        port map (
      I0 => \i___84_i_3_0\(3),
      I1 => \i___84_i_2_0\,
      I2 => \i___84_i_3_1\(3),
      I3 => \i___84_i_2_1\,
      I4 => \i___84_i_3_2\,
      I5 => ikn_q3_mux_offset(27),
      O => \i___84_i_16_n_0\
    );
\i___84_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFCCE200E2"
    )
        port map (
      I0 => \i___84_i_3_0\(2),
      I1 => \i___84_i_2_0\,
      I2 => \i___84_i_3_1\(2),
      I3 => \i___84_i_2_1\,
      I4 => \i___84_i_3_3\,
      I5 => ikn_q3_mux_offset(26),
      O => \i___84_i_17_n_0\
    );
\i___84_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ikn_q3_mux_offset(19),
      I1 => ikn_q3_mux_offset(18),
      I2 => ikn_q3_mux_offset(21),
      I3 => ikn_q3_mux_offset(20),
      O => \i___84_i_19_n_0\
    );
\i___84_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \i___84_i_10_n_0\,
      I1 => \i___84_i_11_n_0\,
      I2 => ikn_q3_mux_offset(4),
      I3 => ikn_q3_mux_offset(5),
      I4 => ikn_q3_mux_offset(2),
      I5 => ikn_q3_mux_offset(3),
      O => \slv_reg19_reg[2]\
    );
\i___84_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => ikn_q3_mux_offset(24),
      I1 => ikn_q3_mux_offset(25),
      I2 => ikn_q3_mux_offset(22),
      I3 => ikn_q3_mux_offset(23),
      I4 => \i___84_i_16_n_0\,
      I5 => \i___84_i_17_n_0\,
      O => \slv_reg22_reg[26]\
    );
\i___84_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => ikn_q3_mux_offset(16),
      I1 => ikn_q3_mux_offset(17),
      I2 => ikn_q3_mux_offset(14),
      I3 => ikn_q3_mux_offset(15),
      I4 => \i___84_i_19_n_0\,
      O => \slv_reg22_reg[18]\
    );
\i___84_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => ikn_q3_mux_offset(11),
      I1 => ikn_q3_mux_offset(10),
      I2 => ikn_q3_mux_offset(13),
      I3 => ikn_q3_mux_offset(12),
      O => \i___84_i_9_n_0\
    );
\i___85_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => ikn_q2_mux_offset(18),
      I1 => \reg_ikn_q2_offset_reg[18]\,
      I2 => ikn_q2_mux_offset(10),
      I3 => \reg_ikn_q2_offset_reg[18]_0\,
      O => \^slv_reg21_reg[20]\
    );
\i___86_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => ikn_q2_mux_offset(19),
      I1 => \reg_ikn_q2_offset_reg[18]\,
      I2 => ikn_q2_mux_offset(11),
      I3 => \reg_ikn_q2_offset_reg[18]_0\,
      O => \^slv_reg21_reg[21]\
    );
\i___87_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => ikn_q2_mux_offset(20),
      I1 => \reg_ikn_q2_offset_reg[18]\,
      I2 => ikn_q2_mux_offset(12),
      I3 => \reg_ikn_q2_offset_reg[18]_0\,
      O => \^slv_reg21_reg[22]\
    );
\i___88_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => ikn_q2_mux_offset(20),
      I1 => \reg_ikn_q2_offset_reg[1]\,
      I2 => \reg_ikn_q2_offset_reg[18]_0\,
      I3 => ikn_q2_mux_offset(16),
      I4 => \reg_ikn_q2_offset_reg[18]\,
      O => \^slv_reg21_reg[22]_0\
    );
\i___90__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => ikn_q2_mux_offset(21),
      I1 => \reg_ikn_q2_offset_reg[1]\,
      I2 => \reg_ikn_q2_offset_reg[18]_0\,
      I3 => \reg_ikn_q2_offset_reg[18]\,
      I4 => \reg_ikn_q2_offset_reg[1]_0\,
      O => \slv_reg21_reg[23]_4\(1)
    );
\i___90__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \flp2fxp_converter_offset_q2/fxp_shifted\(18),
      O => \slv_reg21_reg[23]_4\(0)
    );
\i___90_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000000B"
    )
        port map (
      I0 => ikn_q2_mux_offset(19),
      I1 => \reg_ikn_q2_offset_reg[1]_0\,
      I2 => \reg_ikn_q2_offset_reg[18]\,
      I3 => \reg_ikn_q2_offset_reg[18]_0\,
      I4 => \reg_ikn_q2_offset_reg[1]\,
      O => \^slv_reg21_reg[21]_0\
    );
\i___98_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => ikn_q1_mux_offset(18),
      I1 => \reg_ikn_q1_offset_reg[18]\,
      I2 => ikn_q1_mux_offset(10),
      I3 => \reg_ikn_q1_offset_reg[18]_0\,
      O => \^slv_reg20_reg[20]\
    );
\i___99_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => ikn_q1_mux_offset(19),
      I1 => \reg_ikn_q1_offset_reg[18]\,
      I2 => ikn_q1_mux_offset(11),
      I3 => \reg_ikn_q1_offset_reg[18]_0\,
      O => \^slv_reg20_reg[21]\
    );
\ikn_output_rb[359]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30753020"
    )
        port map (
      I0 => \ikn_output_rb_reg[357]\(4),
      I1 => \ikn_output_rb_reg[357]\(2),
      I2 => \ikn_output_rb_reg[357]\(1),
      I3 => \ikn_output_rb_reg[357]\(3),
      I4 => \^leg_ctr_reg[2]_0\(0),
      O => lgc_leg_sel(1)
    );
\ikn_output_rb[359]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30753020"
    )
        port map (
      I0 => \ikn_output_rb_reg[357]\(4),
      I1 => \ikn_output_rb_reg[357]\(1),
      I2 => \ikn_output_rb_reg[357]\(2),
      I3 => \ikn_output_rb_reg[357]\(3),
      I4 => \^leg_ctr_reg[2]_0\(1),
      O => lgc_leg_sel(2)
    );
\ikn_output_rb[359]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F007F553F002A00"
    )
        port map (
      I0 => \ikn_output_rb_reg[357]\(4),
      I1 => \ikn_output_rb_reg[357]\(2),
      I2 => \ikn_output_rb_reg[357]\(1),
      I3 => \ikn_output_rb_reg[357]\(0),
      I4 => \ikn_output_rb_reg[357]\(3),
      I5 => leg_ctr(0),
      O => lgc_leg_sel(0)
    );
\leg_ctr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA00FFAAAA3F00"
    )
        port map (
      I0 => in_selection(0),
      I1 => \^leg_ctr_reg[2]_0\(1),
      I2 => \^leg_ctr_reg[2]_0\(0),
      I3 => OUT_DATA_READY,
      I4 => \leg_ctr_reg[2]_1\,
      I5 => leg_ctr(0),
      O => \leg_ctr[0]_i_1_n_0\
    );
\leg_ctr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => \ikn_output_rb_reg[357]\(2),
      I1 => \ikn_output_rb_reg[357]\(1),
      I2 => \ikn_output_rb_reg[357]\(0),
      O => in_selection(0)
    );
\leg_ctr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA03FFAAAA3000"
    )
        port map (
      I0 => in_selection(1),
      I1 => \^leg_ctr_reg[2]_0\(1),
      I2 => leg_ctr(0),
      I3 => OUT_DATA_READY,
      I4 => \leg_ctr_reg[2]_1\,
      I5 => \^leg_ctr_reg[2]_0\(0),
      O => \leg_ctr[1]_i_1_n_0\
    );
\leg_ctr[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \ikn_output_rb_reg[357]\(2),
      I1 => \ikn_output_rb_reg[357]\(1),
      O => in_selection(1)
    );
\leg_ctr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA03FFAAAAC000"
    )
        port map (
      I0 => in_selection(2),
      I1 => \^leg_ctr_reg[2]_0\(0),
      I2 => leg_ctr(0),
      I3 => OUT_DATA_READY,
      I4 => \leg_ctr_reg[2]_1\,
      I5 => \^leg_ctr_reg[2]_0\(1),
      O => \leg_ctr[2]_i_1_n_0\
    );
\leg_ctr[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \ikn_output_rb_reg[357]\(1),
      I1 => \ikn_output_rb_reg[357]\(2),
      O => in_selection(2)
    );
\leg_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \leg_ctr[0]_i_1_n_0\,
      Q => leg_ctr(0),
      R => SR(0)
    );
\leg_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \leg_ctr[1]_i_1_n_0\,
      Q => \^leg_ctr_reg[2]_0\(0),
      R => SR(0)
    );
\leg_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \leg_ctr[2]_i_1_n_0\,
      Q => \^leg_ctr_reg[2]_0\(1),
      R => SR(0)
    );
\reg_ikn_q1_offset[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_ikn_q1_offset[1]_i_2_n_0\,
      I1 => ikn_q1_mux_offset(21),
      I2 => \reg_ikn_q1_offset[0]_i_2_n_0\,
      O => \slv_reg20_reg[23]_1\(0)
    );
\reg_ikn_q1_offset[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \reg_ikn_q1_offset[6]_i_4_n_0\,
      I1 => \reg_ikn_q1_offset_reg[1]\,
      I2 => \reg_ikn_q1_offset[2]_i_3_n_0\,
      I3 => \reg_ikn_q1_offset[4]_i_9_n_0\,
      I4 => \reg_ikn_q1_offset[0]_i_3_n_0\,
      I5 => \reg_ikn_q1_offset_reg[1]_0\,
      O => \reg_ikn_q1_offset[0]_i_2_n_0\
    );
\reg_ikn_q1_offset[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ikn_q1_mux_offset(10),
      I1 => \reg_ikn_q1_offset_reg[18]\,
      I2 => ikn_q1_mux_offset(18),
      I3 => \reg_ikn_q1_offset_reg[18]_0\,
      I4 => ikn_q1_mux_offset(2),
      O => \reg_ikn_q1_offset[0]_i_3_n_0\
    );
\reg_ikn_q1_offset[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_signed0(9),
      I1 => ikn_q1_mux_offset(27),
      I2 => \flp2fxp_converter_offset_q1/fxp_shifted\(10),
      O => fxp_signed(9)
    );
\reg_ikn_q1_offset[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_ikn_q1_offset[11]_i_2_n_0\,
      I1 => ikn_q1_mux_offset(21),
      I2 => \reg_ikn_q1_offset_reg[9]\,
      I3 => \reg_ikn_q1_offset_reg[1]_0\,
      I4 => \reg_ikn_q1_offset[12]_i_4_n_0\,
      O => \flp2fxp_converter_offset_q1/fxp_shifted\(10)
    );
\reg_ikn_q1_offset[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \reg_ikn_q1_offset[12]_i_2_n_0\,
      I1 => ikn_q1_mux_offset(21),
      I2 => \reg_ikn_q1_offset[11]_i_2_n_0\,
      I3 => fxp_signed0(10),
      I4 => ikn_q1_mux_offset(27),
      O => fxp_signed(10)
    );
\reg_ikn_q1_offset[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_ikn_q1_offset[11]_i_3_n_0\,
      I1 => \reg_ikn_q1_offset_reg[1]_0\,
      I2 => \reg_ikn_q1_offset[13]_i_3_n_0\,
      O => \reg_ikn_q1_offset[11]_i_2_n_0\
    );
\reg_ikn_q1_offset[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003B38"
    )
        port map (
      I0 => ikn_q1_mux_offset(17),
      I1 => \reg_ikn_q1_offset_reg[1]\,
      I2 => \reg_ikn_q1_offset_reg[18]\,
      I3 => ikn_q1_mux_offset(13),
      I4 => \reg_ikn_q1_offset_reg[18]_0\,
      O => \reg_ikn_q1_offset[11]_i_3_n_0\
    );
\reg_ikn_q1_offset[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \reg_ikn_q1_offset[13]_i_2_n_0\,
      I1 => ikn_q1_mux_offset(21),
      I2 => \reg_ikn_q1_offset[12]_i_2_n_0\,
      I3 => fxp_signed0(11),
      I4 => ikn_q1_mux_offset(27),
      O => fxp_signed(11)
    );
\reg_ikn_q1_offset[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_ikn_q1_offset[12]_i_4_n_0\,
      I1 => \reg_ikn_q1_offset_reg[1]_0\,
      I2 => \^slv_reg20_reg[22]_0\,
      O => \reg_ikn_q1_offset[12]_i_2_n_0\
    );
\reg_ikn_q1_offset[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => ikn_q1_mux_offset(18),
      I1 => \reg_ikn_q1_offset_reg[1]\,
      I2 => \reg_ikn_q1_offset_reg[18]_0\,
      I3 => ikn_q1_mux_offset(14),
      I4 => \reg_ikn_q1_offset_reg[18]\,
      O => \reg_ikn_q1_offset[12]_i_4_n_0\
    );
\reg_ikn_q1_offset[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \reg_ikn_q1_offset[13]_i_2_n_0\,
      I1 => ikn_q1_mux_offset(21),
      I2 => \reg_ikn_q1_offset[12]_i_2_n_0\,
      O => S(3)
    );
\reg_ikn_q1_offset[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \reg_ikn_q1_offset[12]_i_2_n_0\,
      I1 => ikn_q1_mux_offset(21),
      I2 => \reg_ikn_q1_offset[11]_i_2_n_0\,
      O => S(2)
    );
\reg_ikn_q1_offset[12]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \flp2fxp_converter_offset_q1/fxp_shifted\(10),
      O => S(1)
    );
\reg_ikn_q1_offset[12]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \flp2fxp_converter_offset_q1/fxp_shifted\(9),
      O => S(0)
    );
\reg_ikn_q1_offset[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => fxp_signed0(12),
      I1 => ikn_q1_mux_offset(27),
      I2 => \reg_ikn_q1_offset_reg[13]\,
      I3 => ikn_q1_mux_offset(21),
      I4 => \reg_ikn_q1_offset[13]_i_2_n_0\,
      O => fxp_signed(12)
    );
\reg_ikn_q1_offset[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000320032"
    )
        port map (
      I0 => \reg_ikn_q1_offset_reg[1]\,
      I1 => \reg_ikn_q1_offset_reg[18]_0\,
      I2 => ikn_q1_mux_offset(17),
      I3 => \reg_ikn_q1_offset_reg[18]\,
      I4 => \reg_ikn_q1_offset[13]_i_3_n_0\,
      I5 => \reg_ikn_q1_offset_reg[1]_0\,
      O => \reg_ikn_q1_offset[13]_i_2_n_0\
    );
\reg_ikn_q1_offset[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => ikn_q1_mux_offset(19),
      I1 => \reg_ikn_q1_offset_reg[1]\,
      I2 => \reg_ikn_q1_offset_reg[18]_0\,
      I3 => ikn_q1_mux_offset(15),
      I4 => \reg_ikn_q1_offset_reg[18]\,
      O => \reg_ikn_q1_offset[13]_i_3_n_0\
    );
\reg_ikn_q1_offset[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => fxp_signed0(13),
      I1 => ikn_q1_mux_offset(27),
      I2 => \reg_ikn_q1_offset[15]_i_2_n_0\,
      I3 => ikn_q1_mux_offset(21),
      I4 => \reg_ikn_q1_offset_reg[13]\,
      O => fxp_signed(13)
    );
\reg_ikn_q1_offset[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \reg_ikn_q1_offset[16]_i_2_n_0\,
      I1 => ikn_q1_mux_offset(21),
      I2 => \reg_ikn_q1_offset[15]_i_2_n_0\,
      I3 => fxp_signed0(14),
      I4 => ikn_q1_mux_offset(27),
      O => fxp_signed(14)
    );
\reg_ikn_q1_offset[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0C00000B08"
    )
        port map (
      I0 => ikn_q1_mux_offset(17),
      I1 => \reg_ikn_q1_offset_reg[1]_0\,
      I2 => \reg_ikn_q1_offset_reg[18]\,
      I3 => ikn_q1_mux_offset(19),
      I4 => \reg_ikn_q1_offset_reg[18]_0\,
      I5 => \reg_ikn_q1_offset_reg[1]\,
      O => \reg_ikn_q1_offset[15]_i_2_n_0\
    );
\reg_ikn_q1_offset[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \^slv_reg20_reg[21]_0\,
      I1 => ikn_q1_mux_offset(21),
      I2 => \reg_ikn_q1_offset[16]_i_2_n_0\,
      I3 => fxp_signed0(15),
      I4 => ikn_q1_mux_offset(27),
      O => fxp_signed(15)
    );
\reg_ikn_q1_offset[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => ikn_q1_mux_offset(18),
      I1 => \reg_ikn_q1_offset_reg[1]_0\,
      I2 => \reg_ikn_q1_offset_reg[18]\,
      I3 => ikn_q1_mux_offset(20),
      I4 => \reg_ikn_q1_offset_reg[18]_0\,
      I5 => \reg_ikn_q1_offset_reg[1]\,
      O => \reg_ikn_q1_offset[16]_i_2_n_0\
    );
\reg_ikn_q1_offset[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^slv_reg20_reg[21]_0\,
      I1 => ikn_q1_mux_offset(21),
      I2 => \reg_ikn_q1_offset[16]_i_2_n_0\,
      O => \slv_reg20_reg[23]\(3)
    );
\reg_ikn_q1_offset[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \reg_ikn_q1_offset[16]_i_2_n_0\,
      I1 => ikn_q1_mux_offset(21),
      I2 => \reg_ikn_q1_offset[15]_i_2_n_0\,
      O => \slv_reg20_reg[23]\(2)
    );
\reg_ikn_q1_offset[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \reg_ikn_q1_offset_reg[13]\,
      I1 => ikn_q1_mux_offset(21),
      I2 => \reg_ikn_q1_offset[15]_i_2_n_0\,
      O => \slv_reg20_reg[23]\(1)
    );
\reg_ikn_q1_offset[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \reg_ikn_q1_offset[13]_i_2_n_0\,
      I1 => ikn_q1_mux_offset(21),
      I2 => \reg_ikn_q1_offset_reg[13]\,
      O => \slv_reg20_reg[23]\(0)
    );
\reg_ikn_q1_offset[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_signed0(16),
      I1 => ikn_q1_mux_offset(27),
      I2 => \flp2fxp_converter_offset_q1/fxp_shifted\(18),
      O => fxp_signed(16)
    );
\reg_ikn_q1_offset[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000030200000000"
    )
        port map (
      I0 => ikn_q1_mux_offset(21),
      I1 => \reg_ikn_q1_offset_reg[1]\,
      I2 => \reg_ikn_q1_offset_reg[18]_0\,
      I3 => ikn_q1_mux_offset(20),
      I4 => \reg_ikn_q1_offset_reg[18]\,
      I5 => \reg_ikn_q1_offset_reg[1]_0\,
      O => \flp2fxp_converter_offset_q1/fxp_shifted\(18)
    );
\reg_ikn_q1_offset[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_signed0(17),
      I1 => ikn_q1_mux_offset(27),
      I2 => \reg_ikn_q1_offset_reg[19]\,
      O => fxp_signed(17)
    );
\reg_ikn_q1_offset[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => fxp_signed0(0),
      I1 => ikn_q1_mux_offset(27),
      I2 => \reg_ikn_q1_offset[2]_i_2_n_0\,
      I3 => ikn_q1_mux_offset(21),
      I4 => \reg_ikn_q1_offset[1]_i_2_n_0\,
      O => fxp_signed(0)
    );
\reg_ikn_q1_offset[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \reg_ikn_q1_offset[5]_i_3_n_0\,
      I1 => \reg_ikn_q1_offset_reg[1]\,
      I2 => \reg_ikn_q1_offset[1]_i_3_n_0\,
      I3 => \reg_ikn_q1_offset_reg[1]_0\,
      I4 => \reg_ikn_q1_offset[3]_i_3_n_0\,
      O => \reg_ikn_q1_offset[1]_i_2_n_0\
    );
\reg_ikn_q1_offset[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ikn_q1_mux_offset(11),
      I1 => \reg_ikn_q1_offset_reg[18]\,
      I2 => ikn_q1_mux_offset(19),
      I3 => \reg_ikn_q1_offset_reg[18]_0\,
      I4 => ikn_q1_mux_offset(3),
      O => \reg_ikn_q1_offset[1]_i_3_n_0\
    );
\reg_ikn_q1_offset[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => fxp_signed0(1),
      I1 => ikn_q1_mux_offset(27),
      I2 => \reg_ikn_q1_offset[3]_i_2_n_0\,
      I3 => ikn_q1_mux_offset(21),
      I4 => \reg_ikn_q1_offset[2]_i_2_n_0\,
      O => fxp_signed(1)
    );
\reg_ikn_q1_offset[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \^slv_reg20_reg[20]\,
      I1 => \reg_ikn_q1_offset_reg[1]\,
      I2 => \reg_ikn_q1_offset[4]_i_9_n_0\,
      I3 => \reg_ikn_q1_offset[6]_i_4_n_0\,
      I4 => \reg_ikn_q1_offset[2]_i_3_n_0\,
      I5 => \reg_ikn_q1_offset_reg[1]_0\,
      O => \reg_ikn_q1_offset[2]_i_2_n_0\
    );
\reg_ikn_q1_offset[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ikn_q1_mux_offset(12),
      I1 => \reg_ikn_q1_offset_reg[18]\,
      I2 => ikn_q1_mux_offset(20),
      I3 => \reg_ikn_q1_offset_reg[18]_0\,
      I4 => ikn_q1_mux_offset(4),
      O => \reg_ikn_q1_offset[2]_i_3_n_0\
    );
\reg_ikn_q1_offset[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => fxp_signed0(2),
      I1 => ikn_q1_mux_offset(27),
      I2 => \reg_ikn_q1_offset[4]_i_3_n_0\,
      I3 => ikn_q1_mux_offset(21),
      I4 => \reg_ikn_q1_offset[3]_i_2_n_0\,
      O => fxp_signed(2)
    );
\reg_ikn_q1_offset[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \^slv_reg20_reg[21]\,
      I1 => \reg_ikn_q1_offset_reg[1]\,
      I2 => \reg_ikn_q1_offset[5]_i_3_n_0\,
      I3 => \reg_ikn_q1_offset[3]_i_3_n_0\,
      I4 => \reg_ikn_q1_offset_reg[1]_0\,
      O => \reg_ikn_q1_offset[3]_i_2_n_0\
    );
\reg_ikn_q1_offset[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BB88BBB8BBB888"
    )
        port map (
      I0 => \reg_ikn_q1_offset[7]_i_4_n_0\,
      I1 => \reg_ikn_q1_offset_reg[1]\,
      I2 => ikn_q1_mux_offset(13),
      I3 => \reg_ikn_q1_offset_reg[18]\,
      I4 => ikn_q1_mux_offset(5),
      I5 => \reg_ikn_q1_offset_reg[18]_0\,
      O => \reg_ikn_q1_offset[3]_i_3_n_0\
    );
\reg_ikn_q1_offset[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => fxp_signed0(3),
      I1 => ikn_q1_mux_offset(27),
      I2 => \reg_ikn_q1_offset[5]_i_2_n_0\,
      I3 => ikn_q1_mux_offset(21),
      I4 => \reg_ikn_q1_offset[4]_i_3_n_0\,
      O => fxp_signed(3)
    );
\reg_ikn_q1_offset[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \^slv_reg20_reg[22]\,
      I1 => \reg_ikn_q1_offset_reg[1]\,
      I2 => \reg_ikn_q1_offset[6]_i_4_n_0\,
      I3 => \^slv_reg20_reg[20]\,
      I4 => \reg_ikn_q1_offset[4]_i_9_n_0\,
      I5 => \reg_ikn_q1_offset_reg[1]_0\,
      O => \reg_ikn_q1_offset[4]_i_3_n_0\
    );
\reg_ikn_q1_offset[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \reg_ikn_q1_offset[0]_i_2_n_0\,
      I1 => ikn_q1_mux_offset(21),
      I2 => \reg_ikn_q1_offset[1]_i_2_n_0\,
      O => \slv_reg20_reg[23]_0\
    );
\reg_ikn_q1_offset[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \reg_ikn_q1_offset[4]_i_3_n_0\,
      I1 => ikn_q1_mux_offset(21),
      I2 => \reg_ikn_q1_offset[5]_i_2_n_0\,
      O => \slv_reg20_reg[23]_2\(3)
    );
\reg_ikn_q1_offset[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \reg_ikn_q1_offset[3]_i_2_n_0\,
      I1 => ikn_q1_mux_offset(21),
      I2 => \reg_ikn_q1_offset[4]_i_3_n_0\,
      O => \slv_reg20_reg[23]_2\(2)
    );
\reg_ikn_q1_offset[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \reg_ikn_q1_offset[2]_i_2_n_0\,
      I1 => ikn_q1_mux_offset(21),
      I2 => \reg_ikn_q1_offset[3]_i_2_n_0\,
      O => \slv_reg20_reg[23]_2\(1)
    );
\reg_ikn_q1_offset[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \reg_ikn_q1_offset[1]_i_2_n_0\,
      I1 => ikn_q1_mux_offset(21),
      I2 => \reg_ikn_q1_offset[2]_i_2_n_0\,
      O => \slv_reg20_reg[23]_2\(0)
    );
\reg_ikn_q1_offset[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => ikn_q1_mux_offset(14),
      I1 => \reg_ikn_q1_offset_reg[18]\,
      I2 => ikn_q1_mux_offset(6),
      I3 => \reg_ikn_q1_offset_reg[18]_0\,
      O => \reg_ikn_q1_offset[4]_i_9_n_0\
    );
\reg_ikn_q1_offset[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => fxp_signed0(4),
      I1 => ikn_q1_mux_offset(27),
      I2 => \reg_ikn_q1_offset[6]_i_3_n_0\,
      I3 => ikn_q1_mux_offset(21),
      I4 => \reg_ikn_q1_offset[5]_i_2_n_0\,
      O => fxp_signed(4)
    );
\reg_ikn_q1_offset[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^slv_reg20_reg[21]\,
      I1 => \reg_ikn_q1_offset_reg[1]\,
      I2 => \reg_ikn_q1_offset[5]_i_3_n_0\,
      I3 => \reg_ikn_q1_offset_reg[1]_0\,
      I4 => \reg_ikn_q1_offset[7]_i_3_n_0\,
      O => \reg_ikn_q1_offset[5]_i_2_n_0\
    );
\reg_ikn_q1_offset[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => ikn_q1_mux_offset(15),
      I1 => \reg_ikn_q1_offset_reg[18]\,
      I2 => ikn_q1_mux_offset(7),
      I3 => \reg_ikn_q1_offset_reg[18]_0\,
      O => \reg_ikn_q1_offset[5]_i_3_n_0\
    );
\reg_ikn_q1_offset[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => fxp_signed0(5),
      I1 => ikn_q1_mux_offset(27),
      I2 => \reg_ikn_q1_offset[6]_i_2_n_0\,
      I3 => ikn_q1_mux_offset(21),
      I4 => \reg_ikn_q1_offset[6]_i_3_n_0\,
      O => fxp_signed(5)
    );
\reg_ikn_q1_offset[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_ikn_q1_offset[7]_i_3_n_0\,
      I1 => \reg_ikn_q1_offset_reg[1]_0\,
      I2 => \reg_ikn_q1_offset_reg[9]_0\,
      O => \reg_ikn_q1_offset[6]_i_2_n_0\
    );
\reg_ikn_q1_offset[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^slv_reg20_reg[22]\,
      I1 => \reg_ikn_q1_offset_reg[1]\,
      I2 => \reg_ikn_q1_offset[6]_i_4_n_0\,
      I3 => \reg_ikn_q1_offset_reg[1]_0\,
      I4 => \reg_ikn_q1_offset_reg[8]\,
      O => \reg_ikn_q1_offset[6]_i_3_n_0\
    );
\reg_ikn_q1_offset[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => ikn_q1_mux_offset(16),
      I1 => \reg_ikn_q1_offset_reg[18]\,
      I2 => ikn_q1_mux_offset(8),
      I3 => \reg_ikn_q1_offset_reg[18]_0\,
      O => \reg_ikn_q1_offset[6]_i_4_n_0\
    );
\reg_ikn_q1_offset[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_signed0(6),
      I1 => ikn_q1_mux_offset(27),
      I2 => \flp2fxp_converter_offset_q1/fxp_shifted\(7),
      O => fxp_signed(6)
    );
\reg_ikn_q1_offset[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_ikn_q1_offset_reg[8]\,
      I1 => \reg_ikn_q1_offset_reg[9]\,
      I2 => ikn_q1_mux_offset(21),
      I3 => \reg_ikn_q1_offset[7]_i_3_n_0\,
      I4 => \reg_ikn_q1_offset_reg[1]_0\,
      I5 => \reg_ikn_q1_offset_reg[9]_0\,
      O => \flp2fxp_converter_offset_q1/fxp_shifted\(7)
    );
\reg_ikn_q1_offset[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EFF0E00"
    )
        port map (
      I0 => \reg_ikn_q1_offset_reg[18]\,
      I1 => ikn_q1_mux_offset(13),
      I2 => \reg_ikn_q1_offset_reg[18]_0\,
      I3 => \reg_ikn_q1_offset_reg[1]\,
      I4 => \reg_ikn_q1_offset[7]_i_4_n_0\,
      O => \reg_ikn_q1_offset[7]_i_3_n_0\
    );
\reg_ikn_q1_offset[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => ikn_q1_mux_offset(17),
      I1 => \reg_ikn_q1_offset_reg[18]\,
      I2 => ikn_q1_mux_offset(9),
      I3 => \reg_ikn_q1_offset_reg[18]_0\,
      O => \reg_ikn_q1_offset[7]_i_4_n_0\
    );
\reg_ikn_q1_offset[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_signed0(7),
      I1 => ikn_q1_mux_offset(27),
      I2 => \flp2fxp_converter_offset_q1/fxp_shifted\(8),
      O => fxp_signed(7)
    );
\reg_ikn_q1_offset[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_ikn_q1_offset_reg[9]_0\,
      I1 => \reg_ikn_q1_offset[11]_i_3_n_0\,
      I2 => ikn_q1_mux_offset(21),
      I3 => \reg_ikn_q1_offset_reg[8]\,
      I4 => \reg_ikn_q1_offset_reg[1]_0\,
      I5 => \reg_ikn_q1_offset_reg[9]\,
      O => \flp2fxp_converter_offset_q1/fxp_shifted\(8)
    );
\reg_ikn_q1_offset[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \flp2fxp_converter_offset_q1/fxp_shifted\(8),
      O => \reg_ikn_q1_offset[8]_i_3_0\(3)
    );
\reg_ikn_q1_offset[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \flp2fxp_converter_offset_q1/fxp_shifted\(7),
      O => \reg_ikn_q1_offset[8]_i_3_0\(2)
    );
\reg_ikn_q1_offset[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \reg_ikn_q1_offset[6]_i_3_n_0\,
      I1 => ikn_q1_mux_offset(21),
      I2 => \reg_ikn_q1_offset[6]_i_2_n_0\,
      O => \reg_ikn_q1_offset[8]_i_3_0\(1)
    );
\reg_ikn_q1_offset[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \reg_ikn_q1_offset[5]_i_2_n_0\,
      I1 => ikn_q1_mux_offset(21),
      I2 => \reg_ikn_q1_offset[6]_i_3_n_0\,
      O => \reg_ikn_q1_offset[8]_i_3_0\(0)
    );
\reg_ikn_q1_offset[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_signed0(8),
      I1 => ikn_q1_mux_offset(27),
      I2 => \flp2fxp_converter_offset_q1/fxp_shifted\(9),
      O => fxp_signed(8)
    );
\reg_ikn_q1_offset[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_ikn_q1_offset_reg[9]\,
      I1 => \reg_ikn_q1_offset[12]_i_4_n_0\,
      I2 => ikn_q1_mux_offset(21),
      I3 => \reg_ikn_q1_offset_reg[9]_0\,
      I4 => \reg_ikn_q1_offset_reg[1]_0\,
      I5 => \reg_ikn_q1_offset[11]_i_3_n_0\,
      O => \flp2fxp_converter_offset_q1/fxp_shifted\(9)
    );
\reg_ikn_q2_offset[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_ikn_q2_offset[1]_i_2_n_0\,
      I1 => ikn_q2_mux_offset(21),
      I2 => \reg_ikn_q2_offset[0]_i_2_n_0\,
      O => \slv_reg21_reg[23]_2\(0)
    );
\reg_ikn_q2_offset[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \reg_ikn_q2_offset[6]_i_4_n_0\,
      I1 => \reg_ikn_q2_offset_reg[1]\,
      I2 => \reg_ikn_q2_offset[2]_i_3_n_0\,
      I3 => \reg_ikn_q2_offset[4]_i_9_n_0\,
      I4 => \reg_ikn_q2_offset[0]_i_3_n_0\,
      I5 => \reg_ikn_q2_offset_reg[1]_0\,
      O => \reg_ikn_q2_offset[0]_i_2_n_0\
    );
\reg_ikn_q2_offset[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ikn_q2_mux_offset(10),
      I1 => \reg_ikn_q2_offset_reg[18]\,
      I2 => ikn_q2_mux_offset(18),
      I3 => \reg_ikn_q2_offset_reg[18]_0\,
      I4 => ikn_q2_mux_offset(2),
      O => \reg_ikn_q2_offset[0]_i_3_n_0\
    );
\reg_ikn_q2_offset[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_signed0_2(9),
      I1 => ikn_q2_mux_offset(27),
      I2 => \flp2fxp_converter_offset_q2/fxp_shifted\(10),
      O => fxp_signed_0(9)
    );
\reg_ikn_q2_offset[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_ikn_q2_offset[11]_i_2_n_0\,
      I1 => ikn_q2_mux_offset(21),
      I2 => \reg_ikn_q2_offset_reg[9]\,
      I3 => \reg_ikn_q2_offset_reg[1]_0\,
      I4 => \reg_ikn_q2_offset[12]_i_4_n_0\,
      O => \flp2fxp_converter_offset_q2/fxp_shifted\(10)
    );
\reg_ikn_q2_offset[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \reg_ikn_q2_offset[12]_i_2_n_0\,
      I1 => ikn_q2_mux_offset(21),
      I2 => \reg_ikn_q2_offset[11]_i_2_n_0\,
      I3 => fxp_signed0_2(10),
      I4 => ikn_q2_mux_offset(27),
      O => fxp_signed_0(10)
    );
\reg_ikn_q2_offset[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_ikn_q2_offset[11]_i_3_n_0\,
      I1 => \reg_ikn_q2_offset_reg[1]_0\,
      I2 => \reg_ikn_q2_offset[13]_i_3_n_0\,
      O => \reg_ikn_q2_offset[11]_i_2_n_0\
    );
\reg_ikn_q2_offset[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003B38"
    )
        port map (
      I0 => ikn_q2_mux_offset(17),
      I1 => \reg_ikn_q2_offset_reg[1]\,
      I2 => \reg_ikn_q2_offset_reg[18]\,
      I3 => ikn_q2_mux_offset(13),
      I4 => \reg_ikn_q2_offset_reg[18]_0\,
      O => \reg_ikn_q2_offset[11]_i_3_n_0\
    );
\reg_ikn_q2_offset[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \reg_ikn_q2_offset[13]_i_2_n_0\,
      I1 => ikn_q2_mux_offset(21),
      I2 => \reg_ikn_q2_offset[12]_i_2_n_0\,
      I3 => fxp_signed0_2(11),
      I4 => ikn_q2_mux_offset(27),
      O => fxp_signed_0(11)
    );
\reg_ikn_q2_offset[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_ikn_q2_offset[12]_i_4_n_0\,
      I1 => \reg_ikn_q2_offset_reg[1]_0\,
      I2 => \^slv_reg21_reg[22]_0\,
      O => \reg_ikn_q2_offset[12]_i_2_n_0\
    );
\reg_ikn_q2_offset[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => ikn_q2_mux_offset(18),
      I1 => \reg_ikn_q2_offset_reg[1]\,
      I2 => \reg_ikn_q2_offset_reg[18]_0\,
      I3 => ikn_q2_mux_offset(14),
      I4 => \reg_ikn_q2_offset_reg[18]\,
      O => \reg_ikn_q2_offset[12]_i_4_n_0\
    );
\reg_ikn_q2_offset[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \reg_ikn_q2_offset[13]_i_2_n_0\,
      I1 => ikn_q2_mux_offset(21),
      I2 => \reg_ikn_q2_offset[12]_i_2_n_0\,
      O => \slv_reg21_reg[23]\(3)
    );
\reg_ikn_q2_offset[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \reg_ikn_q2_offset[12]_i_2_n_0\,
      I1 => ikn_q2_mux_offset(21),
      I2 => \reg_ikn_q2_offset[11]_i_2_n_0\,
      O => \slv_reg21_reg[23]\(2)
    );
\reg_ikn_q2_offset[12]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \flp2fxp_converter_offset_q2/fxp_shifted\(10),
      O => \slv_reg21_reg[23]\(1)
    );
\reg_ikn_q2_offset[12]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \flp2fxp_converter_offset_q2/fxp_shifted\(9),
      O => \slv_reg21_reg[23]\(0)
    );
\reg_ikn_q2_offset[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => fxp_signed0_2(12),
      I1 => ikn_q2_mux_offset(27),
      I2 => \reg_ikn_q2_offset_reg[13]\,
      I3 => ikn_q2_mux_offset(21),
      I4 => \reg_ikn_q2_offset[13]_i_2_n_0\,
      O => fxp_signed_0(12)
    );
\reg_ikn_q2_offset[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000320032"
    )
        port map (
      I0 => \reg_ikn_q2_offset_reg[1]\,
      I1 => \reg_ikn_q2_offset_reg[18]_0\,
      I2 => ikn_q2_mux_offset(17),
      I3 => \reg_ikn_q2_offset_reg[18]\,
      I4 => \reg_ikn_q2_offset[13]_i_3_n_0\,
      I5 => \reg_ikn_q2_offset_reg[1]_0\,
      O => \reg_ikn_q2_offset[13]_i_2_n_0\
    );
\reg_ikn_q2_offset[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => ikn_q2_mux_offset(19),
      I1 => \reg_ikn_q2_offset_reg[1]\,
      I2 => \reg_ikn_q2_offset_reg[18]_0\,
      I3 => ikn_q2_mux_offset(15),
      I4 => \reg_ikn_q2_offset_reg[18]\,
      O => \reg_ikn_q2_offset[13]_i_3_n_0\
    );
\reg_ikn_q2_offset[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => fxp_signed0_2(13),
      I1 => ikn_q2_mux_offset(27),
      I2 => \reg_ikn_q2_offset[15]_i_2_n_0\,
      I3 => ikn_q2_mux_offset(21),
      I4 => \reg_ikn_q2_offset_reg[13]\,
      O => fxp_signed_0(13)
    );
\reg_ikn_q2_offset[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \reg_ikn_q2_offset[16]_i_2_n_0\,
      I1 => ikn_q2_mux_offset(21),
      I2 => \reg_ikn_q2_offset[15]_i_2_n_0\,
      I3 => fxp_signed0_2(14),
      I4 => ikn_q2_mux_offset(27),
      O => fxp_signed_0(14)
    );
\reg_ikn_q2_offset[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0C00000B08"
    )
        port map (
      I0 => ikn_q2_mux_offset(17),
      I1 => \reg_ikn_q2_offset_reg[1]_0\,
      I2 => \reg_ikn_q2_offset_reg[18]\,
      I3 => ikn_q2_mux_offset(19),
      I4 => \reg_ikn_q2_offset_reg[18]_0\,
      I5 => \reg_ikn_q2_offset_reg[1]\,
      O => \reg_ikn_q2_offset[15]_i_2_n_0\
    );
\reg_ikn_q2_offset[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \^slv_reg21_reg[21]_0\,
      I1 => ikn_q2_mux_offset(21),
      I2 => \reg_ikn_q2_offset[16]_i_2_n_0\,
      I3 => fxp_signed0_2(15),
      I4 => ikn_q2_mux_offset(27),
      O => fxp_signed_0(15)
    );
\reg_ikn_q2_offset[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => ikn_q2_mux_offset(18),
      I1 => \reg_ikn_q2_offset_reg[1]_0\,
      I2 => \reg_ikn_q2_offset_reg[18]\,
      I3 => ikn_q2_mux_offset(20),
      I4 => \reg_ikn_q2_offset_reg[18]_0\,
      I5 => \reg_ikn_q2_offset_reg[1]\,
      O => \reg_ikn_q2_offset[16]_i_2_n_0\
    );
\reg_ikn_q2_offset[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^slv_reg21_reg[21]_0\,
      I1 => ikn_q2_mux_offset(21),
      I2 => \reg_ikn_q2_offset[16]_i_2_n_0\,
      O => \slv_reg21_reg[23]_0\(3)
    );
\reg_ikn_q2_offset[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \reg_ikn_q2_offset[16]_i_2_n_0\,
      I1 => ikn_q2_mux_offset(21),
      I2 => \reg_ikn_q2_offset[15]_i_2_n_0\,
      O => \slv_reg21_reg[23]_0\(2)
    );
\reg_ikn_q2_offset[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \reg_ikn_q2_offset_reg[13]\,
      I1 => ikn_q2_mux_offset(21),
      I2 => \reg_ikn_q2_offset[15]_i_2_n_0\,
      O => \slv_reg21_reg[23]_0\(1)
    );
\reg_ikn_q2_offset[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \reg_ikn_q2_offset[13]_i_2_n_0\,
      I1 => ikn_q2_mux_offset(21),
      I2 => \reg_ikn_q2_offset_reg[13]\,
      O => \slv_reg21_reg[23]_0\(0)
    );
\reg_ikn_q2_offset[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_signed0_2(16),
      I1 => ikn_q2_mux_offset(27),
      I2 => \flp2fxp_converter_offset_q2/fxp_shifted\(18),
      O => fxp_signed_0(16)
    );
\reg_ikn_q2_offset[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000030200000000"
    )
        port map (
      I0 => ikn_q2_mux_offset(21),
      I1 => \reg_ikn_q2_offset_reg[1]\,
      I2 => \reg_ikn_q2_offset_reg[18]_0\,
      I3 => ikn_q2_mux_offset(20),
      I4 => \reg_ikn_q2_offset_reg[18]\,
      I5 => \reg_ikn_q2_offset_reg[1]_0\,
      O => \flp2fxp_converter_offset_q2/fxp_shifted\(18)
    );
\reg_ikn_q2_offset[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_signed0_2(17),
      I1 => ikn_q2_mux_offset(27),
      I2 => \reg_ikn_q2_offset_reg[19]\,
      O => fxp_signed_0(17)
    );
\reg_ikn_q2_offset[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => fxp_signed0_2(0),
      I1 => ikn_q2_mux_offset(27),
      I2 => \reg_ikn_q2_offset[2]_i_2_n_0\,
      I3 => ikn_q2_mux_offset(21),
      I4 => \reg_ikn_q2_offset[1]_i_2_n_0\,
      O => fxp_signed_0(0)
    );
\reg_ikn_q2_offset[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \reg_ikn_q2_offset[5]_i_3_n_0\,
      I1 => \reg_ikn_q2_offset_reg[1]\,
      I2 => \reg_ikn_q2_offset[1]_i_3_n_0\,
      I3 => \reg_ikn_q2_offset_reg[1]_0\,
      I4 => \reg_ikn_q2_offset[3]_i_3_n_0\,
      O => \reg_ikn_q2_offset[1]_i_2_n_0\
    );
\reg_ikn_q2_offset[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ikn_q2_mux_offset(11),
      I1 => \reg_ikn_q2_offset_reg[18]\,
      I2 => ikn_q2_mux_offset(19),
      I3 => \reg_ikn_q2_offset_reg[18]_0\,
      I4 => ikn_q2_mux_offset(3),
      O => \reg_ikn_q2_offset[1]_i_3_n_0\
    );
\reg_ikn_q2_offset[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => fxp_signed0_2(1),
      I1 => ikn_q2_mux_offset(27),
      I2 => \reg_ikn_q2_offset[3]_i_2_n_0\,
      I3 => ikn_q2_mux_offset(21),
      I4 => \reg_ikn_q2_offset[2]_i_2_n_0\,
      O => fxp_signed_0(1)
    );
\reg_ikn_q2_offset[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \^slv_reg21_reg[20]\,
      I1 => \reg_ikn_q2_offset_reg[1]\,
      I2 => \reg_ikn_q2_offset[4]_i_9_n_0\,
      I3 => \reg_ikn_q2_offset[6]_i_4_n_0\,
      I4 => \reg_ikn_q2_offset[2]_i_3_n_0\,
      I5 => \reg_ikn_q2_offset_reg[1]_0\,
      O => \reg_ikn_q2_offset[2]_i_2_n_0\
    );
\reg_ikn_q2_offset[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ikn_q2_mux_offset(12),
      I1 => \reg_ikn_q2_offset_reg[18]\,
      I2 => ikn_q2_mux_offset(20),
      I3 => \reg_ikn_q2_offset_reg[18]_0\,
      I4 => ikn_q2_mux_offset(4),
      O => \reg_ikn_q2_offset[2]_i_3_n_0\
    );
\reg_ikn_q2_offset[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => fxp_signed0_2(2),
      I1 => ikn_q2_mux_offset(27),
      I2 => \reg_ikn_q2_offset[4]_i_3_n_0\,
      I3 => ikn_q2_mux_offset(21),
      I4 => \reg_ikn_q2_offset[3]_i_2_n_0\,
      O => fxp_signed_0(2)
    );
\reg_ikn_q2_offset[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \^slv_reg21_reg[21]\,
      I1 => \reg_ikn_q2_offset_reg[1]\,
      I2 => \reg_ikn_q2_offset[5]_i_3_n_0\,
      I3 => \reg_ikn_q2_offset[3]_i_3_n_0\,
      I4 => \reg_ikn_q2_offset_reg[1]_0\,
      O => \reg_ikn_q2_offset[3]_i_2_n_0\
    );
\reg_ikn_q2_offset[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BB88BBB8BBB888"
    )
        port map (
      I0 => \reg_ikn_q2_offset[7]_i_4_n_0\,
      I1 => \reg_ikn_q2_offset_reg[1]\,
      I2 => ikn_q2_mux_offset(13),
      I3 => \reg_ikn_q2_offset_reg[18]\,
      I4 => ikn_q2_mux_offset(5),
      I5 => \reg_ikn_q2_offset_reg[18]_0\,
      O => \reg_ikn_q2_offset[3]_i_3_n_0\
    );
\reg_ikn_q2_offset[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => fxp_signed0_2(3),
      I1 => ikn_q2_mux_offset(27),
      I2 => \reg_ikn_q2_offset[5]_i_2_n_0\,
      I3 => ikn_q2_mux_offset(21),
      I4 => \reg_ikn_q2_offset[4]_i_3_n_0\,
      O => fxp_signed_0(3)
    );
\reg_ikn_q2_offset[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \^slv_reg21_reg[22]\,
      I1 => \reg_ikn_q2_offset_reg[1]\,
      I2 => \reg_ikn_q2_offset[6]_i_4_n_0\,
      I3 => \^slv_reg21_reg[20]\,
      I4 => \reg_ikn_q2_offset[4]_i_9_n_0\,
      I5 => \reg_ikn_q2_offset_reg[1]_0\,
      O => \reg_ikn_q2_offset[4]_i_3_n_0\
    );
\reg_ikn_q2_offset[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \reg_ikn_q2_offset[0]_i_2_n_0\,
      I1 => ikn_q2_mux_offset(21),
      I2 => \reg_ikn_q2_offset[1]_i_2_n_0\,
      O => \slv_reg21_reg[23]_1\
    );
\reg_ikn_q2_offset[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \reg_ikn_q2_offset[4]_i_3_n_0\,
      I1 => ikn_q2_mux_offset(21),
      I2 => \reg_ikn_q2_offset[5]_i_2_n_0\,
      O => \slv_reg21_reg[23]_3\(3)
    );
\reg_ikn_q2_offset[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \reg_ikn_q2_offset[3]_i_2_n_0\,
      I1 => ikn_q2_mux_offset(21),
      I2 => \reg_ikn_q2_offset[4]_i_3_n_0\,
      O => \slv_reg21_reg[23]_3\(2)
    );
\reg_ikn_q2_offset[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \reg_ikn_q2_offset[2]_i_2_n_0\,
      I1 => ikn_q2_mux_offset(21),
      I2 => \reg_ikn_q2_offset[3]_i_2_n_0\,
      O => \slv_reg21_reg[23]_3\(1)
    );
\reg_ikn_q2_offset[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \reg_ikn_q2_offset[1]_i_2_n_0\,
      I1 => ikn_q2_mux_offset(21),
      I2 => \reg_ikn_q2_offset[2]_i_2_n_0\,
      O => \slv_reg21_reg[23]_3\(0)
    );
\reg_ikn_q2_offset[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => ikn_q2_mux_offset(14),
      I1 => \reg_ikn_q2_offset_reg[18]\,
      I2 => ikn_q2_mux_offset(6),
      I3 => \reg_ikn_q2_offset_reg[18]_0\,
      O => \reg_ikn_q2_offset[4]_i_9_n_0\
    );
\reg_ikn_q2_offset[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => fxp_signed0_2(4),
      I1 => ikn_q2_mux_offset(27),
      I2 => \reg_ikn_q2_offset[6]_i_3_n_0\,
      I3 => ikn_q2_mux_offset(21),
      I4 => \reg_ikn_q2_offset[5]_i_2_n_0\,
      O => fxp_signed_0(4)
    );
\reg_ikn_q2_offset[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^slv_reg21_reg[21]\,
      I1 => \reg_ikn_q2_offset_reg[1]\,
      I2 => \reg_ikn_q2_offset[5]_i_3_n_0\,
      I3 => \reg_ikn_q2_offset_reg[1]_0\,
      I4 => \reg_ikn_q2_offset[7]_i_3_n_0\,
      O => \reg_ikn_q2_offset[5]_i_2_n_0\
    );
\reg_ikn_q2_offset[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => ikn_q2_mux_offset(15),
      I1 => \reg_ikn_q2_offset_reg[18]\,
      I2 => ikn_q2_mux_offset(7),
      I3 => \reg_ikn_q2_offset_reg[18]_0\,
      O => \reg_ikn_q2_offset[5]_i_3_n_0\
    );
\reg_ikn_q2_offset[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => fxp_signed0_2(5),
      I1 => ikn_q2_mux_offset(27),
      I2 => \reg_ikn_q2_offset[6]_i_2_n_0\,
      I3 => ikn_q2_mux_offset(21),
      I4 => \reg_ikn_q2_offset[6]_i_3_n_0\,
      O => fxp_signed_0(5)
    );
\reg_ikn_q2_offset[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_ikn_q2_offset[7]_i_3_n_0\,
      I1 => \reg_ikn_q2_offset_reg[1]_0\,
      I2 => \reg_ikn_q2_offset_reg[9]_0\,
      O => \reg_ikn_q2_offset[6]_i_2_n_0\
    );
\reg_ikn_q2_offset[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^slv_reg21_reg[22]\,
      I1 => \reg_ikn_q2_offset_reg[1]\,
      I2 => \reg_ikn_q2_offset[6]_i_4_n_0\,
      I3 => \reg_ikn_q2_offset_reg[1]_0\,
      I4 => \reg_ikn_q2_offset_reg[8]\,
      O => \reg_ikn_q2_offset[6]_i_3_n_0\
    );
\reg_ikn_q2_offset[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => ikn_q2_mux_offset(16),
      I1 => \reg_ikn_q2_offset_reg[18]\,
      I2 => ikn_q2_mux_offset(8),
      I3 => \reg_ikn_q2_offset_reg[18]_0\,
      O => \reg_ikn_q2_offset[6]_i_4_n_0\
    );
\reg_ikn_q2_offset[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_signed0_2(6),
      I1 => ikn_q2_mux_offset(27),
      I2 => \flp2fxp_converter_offset_q2/fxp_shifted\(7),
      O => fxp_signed_0(6)
    );
\reg_ikn_q2_offset[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_ikn_q2_offset_reg[8]\,
      I1 => \reg_ikn_q2_offset_reg[9]\,
      I2 => ikn_q2_mux_offset(21),
      I3 => \reg_ikn_q2_offset[7]_i_3_n_0\,
      I4 => \reg_ikn_q2_offset_reg[1]_0\,
      I5 => \reg_ikn_q2_offset_reg[9]_0\,
      O => \flp2fxp_converter_offset_q2/fxp_shifted\(7)
    );
\reg_ikn_q2_offset[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EFF0E00"
    )
        port map (
      I0 => \reg_ikn_q2_offset_reg[18]\,
      I1 => ikn_q2_mux_offset(13),
      I2 => \reg_ikn_q2_offset_reg[18]_0\,
      I3 => \reg_ikn_q2_offset_reg[1]\,
      I4 => \reg_ikn_q2_offset[7]_i_4_n_0\,
      O => \reg_ikn_q2_offset[7]_i_3_n_0\
    );
\reg_ikn_q2_offset[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => ikn_q2_mux_offset(17),
      I1 => \reg_ikn_q2_offset_reg[18]\,
      I2 => ikn_q2_mux_offset(9),
      I3 => \reg_ikn_q2_offset_reg[18]_0\,
      O => \reg_ikn_q2_offset[7]_i_4_n_0\
    );
\reg_ikn_q2_offset[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_signed0_2(7),
      I1 => ikn_q2_mux_offset(27),
      I2 => \flp2fxp_converter_offset_q2/fxp_shifted\(8),
      O => fxp_signed_0(7)
    );
\reg_ikn_q2_offset[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_ikn_q2_offset_reg[9]_0\,
      I1 => \reg_ikn_q2_offset[11]_i_3_n_0\,
      I2 => ikn_q2_mux_offset(21),
      I3 => \reg_ikn_q2_offset_reg[8]\,
      I4 => \reg_ikn_q2_offset_reg[1]_0\,
      I5 => \reg_ikn_q2_offset_reg[9]\,
      O => \flp2fxp_converter_offset_q2/fxp_shifted\(8)
    );
\reg_ikn_q2_offset[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \flp2fxp_converter_offset_q2/fxp_shifted\(8),
      O => \reg_ikn_q2_offset[8]_i_3_0\(3)
    );
\reg_ikn_q2_offset[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \flp2fxp_converter_offset_q2/fxp_shifted\(7),
      O => \reg_ikn_q2_offset[8]_i_3_0\(2)
    );
\reg_ikn_q2_offset[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \reg_ikn_q2_offset[6]_i_3_n_0\,
      I1 => ikn_q2_mux_offset(21),
      I2 => \reg_ikn_q2_offset[6]_i_2_n_0\,
      O => \reg_ikn_q2_offset[8]_i_3_0\(1)
    );
\reg_ikn_q2_offset[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \reg_ikn_q2_offset[5]_i_2_n_0\,
      I1 => ikn_q2_mux_offset(21),
      I2 => \reg_ikn_q2_offset[6]_i_3_n_0\,
      O => \reg_ikn_q2_offset[8]_i_3_0\(0)
    );
\reg_ikn_q2_offset[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_signed0_2(8),
      I1 => ikn_q2_mux_offset(27),
      I2 => \flp2fxp_converter_offset_q2/fxp_shifted\(9),
      O => fxp_signed_0(8)
    );
\reg_ikn_q2_offset[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_ikn_q2_offset_reg[9]\,
      I1 => \reg_ikn_q2_offset[12]_i_4_n_0\,
      I2 => ikn_q2_mux_offset(21),
      I3 => \reg_ikn_q2_offset_reg[9]_0\,
      I4 => \reg_ikn_q2_offset_reg[1]_0\,
      I5 => \reg_ikn_q2_offset[11]_i_3_n_0\,
      O => \flp2fxp_converter_offset_q2/fxp_shifted\(9)
    );
\reg_ikn_q3_offset[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_ikn_q3_offset[1]_i_2_n_0\,
      I1 => ikn_q3_mux_offset(21),
      I2 => \reg_ikn_q3_offset[0]_i_2_n_0\,
      O => \slv_reg22_reg[23]_2\(0)
    );
\reg_ikn_q3_offset[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \reg_ikn_q3_offset[6]_i_4_n_0\,
      I1 => \reg_ikn_q3_offset_reg[1]\,
      I2 => \reg_ikn_q3_offset[2]_i_3_n_0\,
      I3 => \reg_ikn_q3_offset[4]_i_9_n_0\,
      I4 => \reg_ikn_q3_offset[0]_i_3_n_0\,
      I5 => \reg_ikn_q3_offset_reg[1]_0\,
      O => \reg_ikn_q3_offset[0]_i_2_n_0\
    );
\reg_ikn_q3_offset[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ikn_q3_mux_offset(10),
      I1 => \reg_ikn_q3_offset_reg[18]\,
      I2 => ikn_q3_mux_offset(18),
      I3 => \reg_ikn_q3_offset_reg[18]_0\,
      I4 => ikn_q3_mux_offset(2),
      O => \reg_ikn_q3_offset[0]_i_3_n_0\
    );
\reg_ikn_q3_offset[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_signed0_3(9),
      I1 => ikn_q3_mux_offset(27),
      I2 => \flp2fxp_converter_offset_q3/fxp_shifted\(10),
      O => fxp_signed_1(9)
    );
\reg_ikn_q3_offset[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \reg_ikn_q3_offset[11]_i_2_n_0\,
      I1 => ikn_q3_mux_offset(21),
      I2 => \reg_ikn_q3_offset_reg[9]\,
      I3 => \reg_ikn_q3_offset_reg[1]_0\,
      I4 => \reg_ikn_q3_offset[12]_i_4_n_0\,
      O => \flp2fxp_converter_offset_q3/fxp_shifted\(10)
    );
\reg_ikn_q3_offset[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \reg_ikn_q3_offset[12]_i_2_n_0\,
      I1 => ikn_q3_mux_offset(21),
      I2 => \reg_ikn_q3_offset[11]_i_2_n_0\,
      I3 => fxp_signed0_3(10),
      I4 => ikn_q3_mux_offset(27),
      O => fxp_signed_1(10)
    );
\reg_ikn_q3_offset[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_ikn_q3_offset[11]_i_3_n_0\,
      I1 => \reg_ikn_q3_offset_reg[1]_0\,
      I2 => \reg_ikn_q3_offset[13]_i_3_n_0\,
      O => \reg_ikn_q3_offset[11]_i_2_n_0\
    );
\reg_ikn_q3_offset[11]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003B38"
    )
        port map (
      I0 => ikn_q3_mux_offset(17),
      I1 => \reg_ikn_q3_offset_reg[1]\,
      I2 => \reg_ikn_q3_offset_reg[18]\,
      I3 => ikn_q3_mux_offset(13),
      I4 => \reg_ikn_q3_offset_reg[18]_0\,
      O => \reg_ikn_q3_offset[11]_i_3_n_0\
    );
\reg_ikn_q3_offset[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \reg_ikn_q3_offset[13]_i_2_n_0\,
      I1 => ikn_q3_mux_offset(21),
      I2 => \reg_ikn_q3_offset[12]_i_2_n_0\,
      I3 => fxp_signed0_3(11),
      I4 => ikn_q3_mux_offset(27),
      O => fxp_signed_1(11)
    );
\reg_ikn_q3_offset[12]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_ikn_q3_offset[12]_i_4_n_0\,
      I1 => \reg_ikn_q3_offset_reg[1]_0\,
      I2 => \^slv_reg22_reg[22]_0\,
      O => \reg_ikn_q3_offset[12]_i_2_n_0\
    );
\reg_ikn_q3_offset[12]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => ikn_q3_mux_offset(18),
      I1 => \reg_ikn_q3_offset_reg[1]\,
      I2 => \reg_ikn_q3_offset_reg[18]_0\,
      I3 => ikn_q3_mux_offset(14),
      I4 => \reg_ikn_q3_offset_reg[18]\,
      O => \reg_ikn_q3_offset[12]_i_4_n_0\
    );
\reg_ikn_q3_offset[12]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \reg_ikn_q3_offset[13]_i_2_n_0\,
      I1 => ikn_q3_mux_offset(21),
      I2 => \reg_ikn_q3_offset[12]_i_2_n_0\,
      O => \slv_reg22_reg[23]\(3)
    );
\reg_ikn_q3_offset[12]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \reg_ikn_q3_offset[12]_i_2_n_0\,
      I1 => ikn_q3_mux_offset(21),
      I2 => \reg_ikn_q3_offset[11]_i_2_n_0\,
      O => \slv_reg22_reg[23]\(2)
    );
\reg_ikn_q3_offset[12]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \flp2fxp_converter_offset_q3/fxp_shifted\(10),
      O => \slv_reg22_reg[23]\(1)
    );
\reg_ikn_q3_offset[12]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \flp2fxp_converter_offset_q3/fxp_shifted\(9),
      O => \slv_reg22_reg[23]\(0)
    );
\reg_ikn_q3_offset[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => fxp_signed0_3(12),
      I1 => ikn_q3_mux_offset(27),
      I2 => \reg_ikn_q3_offset_reg[13]\,
      I3 => ikn_q3_mux_offset(21),
      I4 => \reg_ikn_q3_offset[13]_i_2_n_0\,
      O => fxp_signed_1(12)
    );
\reg_ikn_q3_offset[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000320032"
    )
        port map (
      I0 => \reg_ikn_q3_offset_reg[1]\,
      I1 => \reg_ikn_q3_offset_reg[18]_0\,
      I2 => ikn_q3_mux_offset(17),
      I3 => \reg_ikn_q3_offset_reg[18]\,
      I4 => \reg_ikn_q3_offset[13]_i_3_n_0\,
      I5 => \reg_ikn_q3_offset_reg[1]_0\,
      O => \reg_ikn_q3_offset[13]_i_2_n_0\
    );
\reg_ikn_q3_offset[13]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => ikn_q3_mux_offset(19),
      I1 => \reg_ikn_q3_offset_reg[1]\,
      I2 => \reg_ikn_q3_offset_reg[18]_0\,
      I3 => ikn_q3_mux_offset(15),
      I4 => \reg_ikn_q3_offset_reg[18]\,
      O => \reg_ikn_q3_offset[13]_i_3_n_0\
    );
\reg_ikn_q3_offset[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => fxp_signed0_3(13),
      I1 => ikn_q3_mux_offset(27),
      I2 => \reg_ikn_q3_offset[15]_i_2_n_0\,
      I3 => ikn_q3_mux_offset(21),
      I4 => \reg_ikn_q3_offset_reg[13]\,
      O => fxp_signed_1(13)
    );
\reg_ikn_q3_offset[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \reg_ikn_q3_offset[16]_i_2_n_0\,
      I1 => ikn_q3_mux_offset(21),
      I2 => \reg_ikn_q3_offset[15]_i_2_n_0\,
      I3 => fxp_signed0_3(14),
      I4 => ikn_q3_mux_offset(27),
      O => fxp_signed_1(14)
    );
\reg_ikn_q3_offset[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0C00000B08"
    )
        port map (
      I0 => ikn_q3_mux_offset(17),
      I1 => \reg_ikn_q3_offset_reg[1]_0\,
      I2 => \reg_ikn_q3_offset_reg[18]\,
      I3 => ikn_q3_mux_offset(19),
      I4 => \reg_ikn_q3_offset_reg[18]_0\,
      I5 => \reg_ikn_q3_offset_reg[1]\,
      O => \reg_ikn_q3_offset[15]_i_2_n_0\
    );
\reg_ikn_q3_offset[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \^slv_reg22_reg[21]_0\,
      I1 => ikn_q3_mux_offset(21),
      I2 => \reg_ikn_q3_offset[16]_i_2_n_0\,
      I3 => fxp_signed0_3(15),
      I4 => ikn_q3_mux_offset(27),
      O => fxp_signed_1(15)
    );
\reg_ikn_q3_offset[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => ikn_q3_mux_offset(18),
      I1 => \reg_ikn_q3_offset_reg[1]_0\,
      I2 => \reg_ikn_q3_offset_reg[18]\,
      I3 => ikn_q3_mux_offset(20),
      I4 => \reg_ikn_q3_offset_reg[18]_0\,
      I5 => \reg_ikn_q3_offset_reg[1]\,
      O => \reg_ikn_q3_offset[16]_i_2_n_0\
    );
\reg_ikn_q3_offset[16]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \^slv_reg22_reg[21]_0\,
      I1 => ikn_q3_mux_offset(21),
      I2 => \reg_ikn_q3_offset[16]_i_2_n_0\,
      O => \slv_reg22_reg[23]_0\(3)
    );
\reg_ikn_q3_offset[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \reg_ikn_q3_offset[16]_i_2_n_0\,
      I1 => ikn_q3_mux_offset(21),
      I2 => \reg_ikn_q3_offset[15]_i_2_n_0\,
      O => \slv_reg22_reg[23]_0\(2)
    );
\reg_ikn_q3_offset[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \reg_ikn_q3_offset_reg[13]\,
      I1 => ikn_q3_mux_offset(21),
      I2 => \reg_ikn_q3_offset[15]_i_2_n_0\,
      O => \slv_reg22_reg[23]_0\(1)
    );
\reg_ikn_q3_offset[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \reg_ikn_q3_offset[13]_i_2_n_0\,
      I1 => ikn_q3_mux_offset(21),
      I2 => \reg_ikn_q3_offset_reg[13]\,
      O => \slv_reg22_reg[23]_0\(0)
    );
\reg_ikn_q3_offset[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_signed0_3(16),
      I1 => ikn_q3_mux_offset(27),
      I2 => \flp2fxp_converter_offset_q3/fxp_shifted\(18),
      O => fxp_signed_1(16)
    );
\reg_ikn_q3_offset[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000030200000000"
    )
        port map (
      I0 => ikn_q3_mux_offset(21),
      I1 => \reg_ikn_q3_offset_reg[1]\,
      I2 => \reg_ikn_q3_offset_reg[18]_0\,
      I3 => ikn_q3_mux_offset(20),
      I4 => \reg_ikn_q3_offset_reg[18]\,
      I5 => \reg_ikn_q3_offset_reg[1]_0\,
      O => \flp2fxp_converter_offset_q3/fxp_shifted\(18)
    );
\reg_ikn_q3_offset[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_signed0_3(17),
      I1 => ikn_q3_mux_offset(27),
      I2 => \reg_ikn_q3_offset_reg[19]\,
      O => fxp_signed_1(17)
    );
\reg_ikn_q3_offset[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => fxp_signed0_3(0),
      I1 => ikn_q3_mux_offset(27),
      I2 => \reg_ikn_q3_offset[2]_i_2_n_0\,
      I3 => ikn_q3_mux_offset(21),
      I4 => \reg_ikn_q3_offset[1]_i_2_n_0\,
      O => fxp_signed_1(0)
    );
\reg_ikn_q3_offset[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \reg_ikn_q3_offset[5]_i_3_n_0\,
      I1 => \reg_ikn_q3_offset_reg[1]\,
      I2 => \reg_ikn_q3_offset[1]_i_3_n_0\,
      I3 => \reg_ikn_q3_offset_reg[1]_0\,
      I4 => \reg_ikn_q3_offset[3]_i_3_n_0\,
      O => \reg_ikn_q3_offset[1]_i_2_n_0\
    );
\reg_ikn_q3_offset[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ikn_q3_mux_offset(11),
      I1 => \reg_ikn_q3_offset_reg[18]\,
      I2 => ikn_q3_mux_offset(19),
      I3 => \reg_ikn_q3_offset_reg[18]_0\,
      I4 => ikn_q3_mux_offset(3),
      O => \reg_ikn_q3_offset[1]_i_3_n_0\
    );
\reg_ikn_q3_offset[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => fxp_signed0_3(1),
      I1 => ikn_q3_mux_offset(27),
      I2 => \reg_ikn_q3_offset[3]_i_2_n_0\,
      I3 => ikn_q3_mux_offset(21),
      I4 => \reg_ikn_q3_offset[2]_i_2_n_0\,
      O => fxp_signed_1(1)
    );
\reg_ikn_q3_offset[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \^slv_reg22_reg[20]\,
      I1 => \reg_ikn_q3_offset_reg[1]\,
      I2 => \reg_ikn_q3_offset[4]_i_9_n_0\,
      I3 => \reg_ikn_q3_offset[6]_i_4_n_0\,
      I4 => \reg_ikn_q3_offset[2]_i_3_n_0\,
      I5 => \reg_ikn_q3_offset_reg[1]_0\,
      O => \reg_ikn_q3_offset[2]_i_2_n_0\
    );
\reg_ikn_q3_offset[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => ikn_q3_mux_offset(12),
      I1 => \reg_ikn_q3_offset_reg[18]\,
      I2 => ikn_q3_mux_offset(20),
      I3 => \reg_ikn_q3_offset_reg[18]_0\,
      I4 => ikn_q3_mux_offset(4),
      O => \reg_ikn_q3_offset[2]_i_3_n_0\
    );
\reg_ikn_q3_offset[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => fxp_signed0_3(2),
      I1 => ikn_q3_mux_offset(27),
      I2 => \reg_ikn_q3_offset[4]_i_3_n_0\,
      I3 => ikn_q3_mux_offset(21),
      I4 => \reg_ikn_q3_offset[3]_i_2_n_0\,
      O => fxp_signed_1(2)
    );
\reg_ikn_q3_offset[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF00B8B8"
    )
        port map (
      I0 => \^slv_reg22_reg[21]\,
      I1 => \reg_ikn_q3_offset_reg[1]\,
      I2 => \reg_ikn_q3_offset[5]_i_3_n_0\,
      I3 => \reg_ikn_q3_offset[3]_i_3_n_0\,
      I4 => \reg_ikn_q3_offset_reg[1]_0\,
      O => \reg_ikn_q3_offset[3]_i_2_n_0\
    );
\reg_ikn_q3_offset[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BB88BBB8BBB888"
    )
        port map (
      I0 => \reg_ikn_q3_offset[7]_i_4_n_0\,
      I1 => \reg_ikn_q3_offset_reg[1]\,
      I2 => ikn_q3_mux_offset(13),
      I3 => \reg_ikn_q3_offset_reg[18]\,
      I4 => ikn_q3_mux_offset(5),
      I5 => \reg_ikn_q3_offset_reg[18]_0\,
      O => \reg_ikn_q3_offset[3]_i_3_n_0\
    );
\reg_ikn_q3_offset[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => fxp_signed0_3(3),
      I1 => ikn_q3_mux_offset(27),
      I2 => \reg_ikn_q3_offset[5]_i_2_n_0\,
      I3 => ikn_q3_mux_offset(21),
      I4 => \reg_ikn_q3_offset[4]_i_3_n_0\,
      O => fxp_signed_1(3)
    );
\reg_ikn_q3_offset[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF33CC00B8B8B8B8"
    )
        port map (
      I0 => \^slv_reg22_reg[22]\,
      I1 => \reg_ikn_q3_offset_reg[1]\,
      I2 => \reg_ikn_q3_offset[6]_i_4_n_0\,
      I3 => \^slv_reg22_reg[20]\,
      I4 => \reg_ikn_q3_offset[4]_i_9_n_0\,
      I5 => \reg_ikn_q3_offset_reg[1]_0\,
      O => \reg_ikn_q3_offset[4]_i_3_n_0\
    );
\reg_ikn_q3_offset[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \reg_ikn_q3_offset[0]_i_2_n_0\,
      I1 => ikn_q3_mux_offset(21),
      I2 => \reg_ikn_q3_offset[1]_i_2_n_0\,
      O => \slv_reg22_reg[23]_1\
    );
\reg_ikn_q3_offset[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \reg_ikn_q3_offset[4]_i_3_n_0\,
      I1 => ikn_q3_mux_offset(21),
      I2 => \reg_ikn_q3_offset[5]_i_2_n_0\,
      O => \slv_reg22_reg[23]_3\(3)
    );
\reg_ikn_q3_offset[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \reg_ikn_q3_offset[3]_i_2_n_0\,
      I1 => ikn_q3_mux_offset(21),
      I2 => \reg_ikn_q3_offset[4]_i_3_n_0\,
      O => \slv_reg22_reg[23]_3\(2)
    );
\reg_ikn_q3_offset[4]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \reg_ikn_q3_offset[2]_i_2_n_0\,
      I1 => ikn_q3_mux_offset(21),
      I2 => \reg_ikn_q3_offset[3]_i_2_n_0\,
      O => \slv_reg22_reg[23]_3\(1)
    );
\reg_ikn_q3_offset[4]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \reg_ikn_q3_offset[1]_i_2_n_0\,
      I1 => ikn_q3_mux_offset(21),
      I2 => \reg_ikn_q3_offset[2]_i_2_n_0\,
      O => \slv_reg22_reg[23]_3\(0)
    );
\reg_ikn_q3_offset[4]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => ikn_q3_mux_offset(14),
      I1 => \reg_ikn_q3_offset_reg[18]\,
      I2 => ikn_q3_mux_offset(6),
      I3 => \reg_ikn_q3_offset_reg[18]_0\,
      O => \reg_ikn_q3_offset[4]_i_9_n_0\
    );
\reg_ikn_q3_offset[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => fxp_signed0_3(4),
      I1 => ikn_q3_mux_offset(27),
      I2 => \reg_ikn_q3_offset[6]_i_3_n_0\,
      I3 => ikn_q3_mux_offset(21),
      I4 => \reg_ikn_q3_offset[5]_i_2_n_0\,
      O => fxp_signed_1(4)
    );
\reg_ikn_q3_offset[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^slv_reg22_reg[21]\,
      I1 => \reg_ikn_q3_offset_reg[1]\,
      I2 => \reg_ikn_q3_offset[5]_i_3_n_0\,
      I3 => \reg_ikn_q3_offset_reg[1]_0\,
      I4 => \reg_ikn_q3_offset[7]_i_3_n_0\,
      O => \reg_ikn_q3_offset[5]_i_2_n_0\
    );
\reg_ikn_q3_offset[5]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => ikn_q3_mux_offset(15),
      I1 => \reg_ikn_q3_offset_reg[18]\,
      I2 => ikn_q3_mux_offset(7),
      I3 => \reg_ikn_q3_offset_reg[18]_0\,
      O => \reg_ikn_q3_offset[5]_i_3_n_0\
    );
\reg_ikn_q3_offset[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => fxp_signed0_3(5),
      I1 => ikn_q3_mux_offset(27),
      I2 => \reg_ikn_q3_offset[6]_i_2_n_0\,
      I3 => ikn_q3_mux_offset(21),
      I4 => \reg_ikn_q3_offset[6]_i_3_n_0\,
      O => fxp_signed_1(5)
    );
\reg_ikn_q3_offset[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \reg_ikn_q3_offset[7]_i_3_n_0\,
      I1 => \reg_ikn_q3_offset_reg[1]_0\,
      I2 => \reg_ikn_q3_offset_reg[9]_0\,
      O => \reg_ikn_q3_offset[6]_i_2_n_0\
    );
\reg_ikn_q3_offset[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^slv_reg22_reg[22]\,
      I1 => \reg_ikn_q3_offset_reg[1]\,
      I2 => \reg_ikn_q3_offset[6]_i_4_n_0\,
      I3 => \reg_ikn_q3_offset_reg[1]_0\,
      I4 => \reg_ikn_q3_offset_reg[8]\,
      O => \reg_ikn_q3_offset[6]_i_3_n_0\
    );
\reg_ikn_q3_offset[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => ikn_q3_mux_offset(16),
      I1 => \reg_ikn_q3_offset_reg[18]\,
      I2 => ikn_q3_mux_offset(8),
      I3 => \reg_ikn_q3_offset_reg[18]_0\,
      O => \reg_ikn_q3_offset[6]_i_4_n_0\
    );
\reg_ikn_q3_offset[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_signed0_3(6),
      I1 => ikn_q3_mux_offset(27),
      I2 => \flp2fxp_converter_offset_q3/fxp_shifted\(7),
      O => fxp_signed_1(6)
    );
\reg_ikn_q3_offset[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_ikn_q3_offset_reg[8]\,
      I1 => \reg_ikn_q3_offset_reg[9]\,
      I2 => ikn_q3_mux_offset(21),
      I3 => \reg_ikn_q3_offset[7]_i_3_n_0\,
      I4 => \reg_ikn_q3_offset_reg[1]_0\,
      I5 => \reg_ikn_q3_offset_reg[9]_0\,
      O => \flp2fxp_converter_offset_q3/fxp_shifted\(7)
    );
\reg_ikn_q3_offset[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0EFF0E00"
    )
        port map (
      I0 => \reg_ikn_q3_offset_reg[18]\,
      I1 => ikn_q3_mux_offset(13),
      I2 => \reg_ikn_q3_offset_reg[18]_0\,
      I3 => \reg_ikn_q3_offset_reg[1]\,
      I4 => \reg_ikn_q3_offset[7]_i_4_n_0\,
      O => \reg_ikn_q3_offset[7]_i_3_n_0\
    );
\reg_ikn_q3_offset[7]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => ikn_q3_mux_offset(17),
      I1 => \reg_ikn_q3_offset_reg[18]\,
      I2 => ikn_q3_mux_offset(9),
      I3 => \reg_ikn_q3_offset_reg[18]_0\,
      O => \reg_ikn_q3_offset[7]_i_4_n_0\
    );
\reg_ikn_q3_offset[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_signed0_3(7),
      I1 => ikn_q3_mux_offset(27),
      I2 => \flp2fxp_converter_offset_q3/fxp_shifted\(8),
      O => fxp_signed_1(7)
    );
\reg_ikn_q3_offset[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_ikn_q3_offset_reg[9]_0\,
      I1 => \reg_ikn_q3_offset[11]_i_3_n_0\,
      I2 => ikn_q3_mux_offset(21),
      I3 => \reg_ikn_q3_offset_reg[8]\,
      I4 => \reg_ikn_q3_offset_reg[1]_0\,
      I5 => \reg_ikn_q3_offset_reg[9]\,
      O => \flp2fxp_converter_offset_q3/fxp_shifted\(8)
    );
\reg_ikn_q3_offset[8]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \flp2fxp_converter_offset_q3/fxp_shifted\(8),
      O => \reg_ikn_q3_offset[8]_i_3_0\(3)
    );
\reg_ikn_q3_offset[8]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \flp2fxp_converter_offset_q3/fxp_shifted\(7),
      O => \reg_ikn_q3_offset[8]_i_3_0\(2)
    );
\reg_ikn_q3_offset[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \reg_ikn_q3_offset[6]_i_3_n_0\,
      I1 => ikn_q3_mux_offset(21),
      I2 => \reg_ikn_q3_offset[6]_i_2_n_0\,
      O => \reg_ikn_q3_offset[8]_i_3_0\(1)
    );
\reg_ikn_q3_offset[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \reg_ikn_q3_offset[5]_i_2_n_0\,
      I1 => ikn_q3_mux_offset(21),
      I2 => \reg_ikn_q3_offset[6]_i_3_n_0\,
      O => \reg_ikn_q3_offset[8]_i_3_0\(0)
    );
\reg_ikn_q3_offset[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => fxp_signed0_3(8),
      I1 => ikn_q3_mux_offset(27),
      I2 => \flp2fxp_converter_offset_q3/fxp_shifted\(9),
      O => fxp_signed_1(8)
    );
\reg_ikn_q3_offset[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_ikn_q3_offset_reg[9]\,
      I1 => \reg_ikn_q3_offset[12]_i_4_n_0\,
      I2 => ikn_q3_mux_offset(21),
      I3 => \reg_ikn_q3_offset_reg[9]_0\,
      I4 => \reg_ikn_q3_offset_reg[1]_0\,
      I5 => \reg_ikn_q3_offset[11]_i_3_n_0\,
      O => \flp2fxp_converter_offset_q3/fxp_shifted\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_servo_pwm_generator is
  port (
    s00_pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_servo_pwm_generator : entity is "servo_pwm_generator";
end design_1_axi_ikinematics_0_0_servo_pwm_generator;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_servo_pwm_generator is
  signal \FSM_sequential_fsm_state[0]_i_2__15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_3__15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_4__15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_2__15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_3__15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_4__15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_5__15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_6__15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_7__15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_8__15_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_9__15_n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \counter[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter[10]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter[11]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter[12]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter[13]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter[14]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter[15]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter[16]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter[17]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter[18]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter[19]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter[20]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter[20]_i_2__15_n_0\ : STD_LOGIC;
  signal \counter[20]_i_3__15_n_0\ : STD_LOGIC;
  signal \counter[20]_i_4__15_n_0\ : STD_LOGIC;
  signal \counter[20]_i_5__15_n_0\ : STD_LOGIC;
  signal \counter[20]_i_7__15_n_0\ : STD_LOGIC;
  signal \counter[20]_i_8__15_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter[8]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter[9]_i_1__15_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__15_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__15_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__15_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__15_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__15_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__15_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__15_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__15_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__15_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__15_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__15_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__15_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__15_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__15_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__15_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__15_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__15_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__15_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__15_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__15_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__15_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__15_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__15_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__15_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__15_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__15_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__15_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__15_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__15_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__15_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__15_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__15_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__15_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__15_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__15_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__15_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__15_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__15_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__15_n_7\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal fsm_next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fsm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pwm_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pwm_counter[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \pwm_counter[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \pwm_counter[2]_i_1__15_n_0\ : STD_LOGIC;
  signal \pwm_counter[3]_i_1__15_n_0\ : STD_LOGIC;
  signal \pwm_counter[4]_i_1__15_n_0\ : STD_LOGIC;
  signal \pwm_counter[5]_i_1__15_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_1__15_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_2__15_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_3__15_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_2__15_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_3__15_n_0\ : STD_LOGIC;
  signal pwm_counter_next : STD_LOGIC;
  signal pwm_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pwm_step_counter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \pwm_step_counter[0]_i_1__15_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[1]_i_1__15_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[2]_i_1__15_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[3]_i_1__15_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[4]_i_1__15_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[5]_i_1__15_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[6]_i_1__15_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_1__15_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_2__15_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_3__15_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_4__15_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[8]_i_1__15_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_1__15_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_2__15_n_0\ : STD_LOGIC;
  signal s_pwm_out : STD_LOGIC;
  signal \s_pwm_out0_carry_i_1__15_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_2__15_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_3__15_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_4__15_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_5__15_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_6__15_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_7__15_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_8__15_n_0\ : STD_LOGIC;
  signal s_pwm_out0_carry_n_0 : STD_LOGIC;
  signal s_pwm_out0_carry_n_1 : STD_LOGIC;
  signal s_pwm_out0_carry_n_2 : STD_LOGIC;
  signal s_pwm_out0_carry_n_3 : STD_LOGIC;
  signal \NLW_counter_reg[20]_i_6__15_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_s_pwm_out0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[1]_i_1__16\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_1__16\ : label is "soft_lutpair544";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_9__15\ : label is "soft_lutpair542";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[0]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[1]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[2]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute SOFT_HLUTNM of \PWM_OUT_i_1__16\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \counter[0]_i_1__15\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \counter[20]_i_2__15\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \counter[20]_i_3__15\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \counter[20]_i_7__15\ : label is "soft_lutpair550";
  attribute SOFT_HLUTNM of \counter[20]_i_8__15\ : label is "soft_lutpair549";
  attribute SOFT_HLUTNM of \pwm_counter[0]_i_1__15\ : label is "soft_lutpair547";
  attribute SOFT_HLUTNM of \pwm_counter[2]_i_1__15\ : label is "soft_lutpair542";
  attribute SOFT_HLUTNM of \pwm_counter[6]_i_3__15\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_2__15\ : label is "soft_lutpair543";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_3__15\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \pwm_step_counter[0]_i_1__15\ : label is "soft_lutpair548";
  attribute SOFT_HLUTNM of \pwm_step_counter[1]_i_1__15\ : label is "soft_lutpair551";
  attribute SOFT_HLUTNM of \pwm_step_counter[2]_i_1__15\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \pwm_step_counter[3]_i_1__15\ : label is "soft_lutpair545";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_3__15\ : label is "soft_lutpair546";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_4__15\ : label is "soft_lutpair551";
begin
\FSM_sequential_fsm_state[0]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F22222222222FF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[0]_i_2__15_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__15_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_3__15_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      I5 => fsm_state(1),
      O => fsm_next_state(0)
    );
\FSM_sequential_fsm_state[0]_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => counter(12),
      I1 => fsm_state(2),
      I2 => counter(5),
      I3 => counter(7),
      I4 => \FSM_sequential_fsm_state[0]_i_4__15_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_2__15_n_0\
    );
\FSM_sequential_fsm_state[0]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_8__15_n_0\,
      I1 => counter(3),
      I2 => counter(4),
      I3 => counter(8),
      I4 => counter(6),
      I5 => \FSM_sequential_fsm_state[2]_i_6__15_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_3__15_n_0\
    );
\FSM_sequential_fsm_state[0]_i_4__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => counter(17),
      I1 => counter(19),
      I2 => counter(14),
      I3 => counter(13),
      I4 => fsm_state(0),
      I5 => counter(20),
      O => \FSM_sequential_fsm_state[0]_i_4__15_n_0\
    );
\FSM_sequential_fsm_state[1]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CFF0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__15_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__15_n_0\,
      I2 => fsm_state(0),
      I3 => fsm_state(1),
      I4 => fsm_state(2),
      O => fsm_next_state(1)
    );
\FSM_sequential_fsm_state[2]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3A0A0A0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__15_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__15_n_0\,
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      O => fsm_next_state(2)
    );
\FSM_sequential_fsm_state[2]_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_4__15_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_5__15_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_6__15_n_0\,
      I3 => \FSM_sequential_fsm_state[2]_i_7__15_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_8__15_n_0\,
      O => \FSM_sequential_fsm_state[2]_i_2__15_n_0\
    );
\FSM_sequential_fsm_state[2]_i_3__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_9__15_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(7),
      I3 => pwm_counter(3),
      I4 => pwm_counter(4),
      I5 => pwm_counter(5),
      O => \FSM_sequential_fsm_state[2]_i_3__15_n_0\
    );
\FSM_sequential_fsm_state[2]_i_4__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(17),
      I1 => counter(14),
      I2 => counter(20),
      I3 => counter(19),
      O => \FSM_sequential_fsm_state[2]_i_4__15_n_0\
    );
\FSM_sequential_fsm_state[2]_i_5__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter(7),
      I1 => counter(5),
      I2 => counter(13),
      I3 => counter(12),
      O => \FSM_sequential_fsm_state[2]_i_5__15_n_0\
    );
\FSM_sequential_fsm_state[2]_i_6__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => counter(0),
      I1 => counter(16),
      I2 => counter(18),
      I3 => counter(2),
      I4 => counter(1),
      O => \FSM_sequential_fsm_state[2]_i_6__15_n_0\
    );
\FSM_sequential_fsm_state[2]_i_7__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(3),
      I1 => counter(4),
      I2 => counter(8),
      I3 => counter(6),
      O => \FSM_sequential_fsm_state[2]_i_7__15_n_0\
    );
\FSM_sequential_fsm_state[2]_i_8__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => counter(9),
      I1 => counter(10),
      I2 => counter(15),
      I3 => counter(11),
      O => \FSM_sequential_fsm_state[2]_i_8__15_n_0\
    );
\FSM_sequential_fsm_state[2]_i_9__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      O => \FSM_sequential_fsm_state[2]_i_9__15_n_0\
    );
\FSM_sequential_fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(0),
      Q => fsm_state(0),
      R => SR(0)
    );
\FSM_sequential_fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(1),
      Q => fsm_state(1),
      R => SR(0)
    );
\FSM_sequential_fsm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(2),
      Q => fsm_state(2),
      R => SR(0)
    );
\PWM_OUT_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => s_pwm_out0_carry_n_0,
      I1 => fsm_state(0),
      I2 => fsm_state(1),
      I3 => fsm_state(2),
      O => s_pwm_out
    );
PWM_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => s_pwm_out,
      Q => s00_pwm_out(0),
      R => SR(0)
    );
\counter[0]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => counter(0),
      O => \counter[0]_i_1__15_n_0\
    );
\counter[10]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__15_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__15_n_0\,
      I2 => \counter[20]_i_3__15_n_0\,
      I3 => \counter[20]_i_4__15_n_0\,
      I4 => \counter[20]_i_5__15_n_0\,
      I5 => \counter_reg[12]_i_2__15_n_6\,
      O => \counter[10]_i_1__15_n_0\
    );
\counter[11]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__15_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__15_n_0\,
      I2 => \counter[20]_i_3__15_n_0\,
      I3 => \counter[20]_i_4__15_n_0\,
      I4 => \counter[20]_i_5__15_n_0\,
      I5 => \counter_reg[12]_i_2__15_n_5\,
      O => \counter[11]_i_1__15_n_0\
    );
\counter[12]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__15_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__15_n_0\,
      I2 => \counter[20]_i_3__15_n_0\,
      I3 => \counter[20]_i_4__15_n_0\,
      I4 => \counter[20]_i_5__15_n_0\,
      I5 => \counter_reg[12]_i_2__15_n_4\,
      O => \counter[12]_i_1__15_n_0\
    );
\counter[13]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__15_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__15_n_0\,
      I2 => \counter[20]_i_3__15_n_0\,
      I3 => \counter[20]_i_4__15_n_0\,
      I4 => \counter[20]_i_5__15_n_0\,
      I5 => \counter_reg[16]_i_2__15_n_7\,
      O => \counter[13]_i_1__15_n_0\
    );
\counter[14]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__15_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__15_n_0\,
      I2 => \counter[20]_i_3__15_n_0\,
      I3 => \counter[20]_i_4__15_n_0\,
      I4 => \counter[20]_i_5__15_n_0\,
      I5 => \counter_reg[16]_i_2__15_n_6\,
      O => \counter[14]_i_1__15_n_0\
    );
\counter[15]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__15_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__15_n_0\,
      I2 => \counter[20]_i_3__15_n_0\,
      I3 => \counter[20]_i_4__15_n_0\,
      I4 => \counter[20]_i_5__15_n_0\,
      I5 => \counter_reg[16]_i_2__15_n_5\,
      O => \counter[15]_i_1__15_n_0\
    );
\counter[16]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__15_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__15_n_0\,
      I2 => \counter[20]_i_3__15_n_0\,
      I3 => \counter[20]_i_4__15_n_0\,
      I4 => \counter[20]_i_5__15_n_0\,
      I5 => \counter_reg[16]_i_2__15_n_4\,
      O => \counter[16]_i_1__15_n_0\
    );
\counter[17]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__15_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__15_n_0\,
      I2 => \counter[20]_i_3__15_n_0\,
      I3 => \counter[20]_i_4__15_n_0\,
      I4 => \counter[20]_i_5__15_n_0\,
      I5 => \counter_reg[20]_i_6__15_n_7\,
      O => \counter[17]_i_1__15_n_0\
    );
\counter[18]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__15_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__15_n_0\,
      I2 => \counter[20]_i_3__15_n_0\,
      I3 => \counter[20]_i_4__15_n_0\,
      I4 => \counter[20]_i_5__15_n_0\,
      I5 => \counter_reg[20]_i_6__15_n_6\,
      O => \counter[18]_i_1__15_n_0\
    );
\counter[19]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__15_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__15_n_0\,
      I2 => \counter[20]_i_3__15_n_0\,
      I3 => \counter[20]_i_4__15_n_0\,
      I4 => \counter[20]_i_5__15_n_0\,
      I5 => \counter_reg[20]_i_6__15_n_5\,
      O => \counter[19]_i_1__15_n_0\
    );
\counter[1]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__15_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__15_n_0\,
      I2 => \counter[20]_i_3__15_n_0\,
      I3 => \counter[20]_i_4__15_n_0\,
      I4 => \counter[20]_i_5__15_n_0\,
      I5 => \counter_reg[4]_i_2__15_n_7\,
      O => \counter[1]_i_1__15_n_0\
    );
\counter[20]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__15_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__15_n_0\,
      I2 => \counter[20]_i_3__15_n_0\,
      I3 => \counter[20]_i_4__15_n_0\,
      I4 => \counter[20]_i_5__15_n_0\,
      I5 => \counter_reg[20]_i_6__15_n_4\,
      O => \counter[20]_i_1__15_n_0\
    );
\counter[20]_i_2__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_2__15_n_0\
    );
\counter[20]_i_3__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0108"
    )
        port map (
      I0 => counter(20),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      I3 => fsm_state(2),
      O => \counter[20]_i_3__15_n_0\
    );
\counter[20]_i_4__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF070FEFFF0F0"
    )
        port map (
      I0 => counter(12),
      I1 => counter(7),
      I2 => \counter[20]_i_7__15_n_0\,
      I3 => counter(14),
      I4 => \counter[20]_i_8__15_n_0\,
      I5 => counter(13),
      O => \counter[20]_i_4__15_n_0\
    );
\counter[20]_i_5__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0070000E00F0"
    )
        port map (
      I0 => counter(19),
      I1 => counter(17),
      I2 => fsm_state(2),
      I3 => fsm_state(0),
      I4 => fsm_state(1),
      I5 => counter(5),
      O => \counter[20]_i_5__15_n_0\
    );
\counter[20]_i_7__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_state(1),
      I1 => fsm_state(0),
      I2 => fsm_state(2),
      O => \counter[20]_i_7__15_n_0\
    );
\counter[20]_i_8__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_8__15_n_0\
    );
\counter[2]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__15_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__15_n_0\,
      I2 => \counter[20]_i_3__15_n_0\,
      I3 => \counter[20]_i_4__15_n_0\,
      I4 => \counter[20]_i_5__15_n_0\,
      I5 => \counter_reg[4]_i_2__15_n_6\,
      O => \counter[2]_i_1__15_n_0\
    );
\counter[3]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__15_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__15_n_0\,
      I2 => \counter[20]_i_3__15_n_0\,
      I3 => \counter[20]_i_4__15_n_0\,
      I4 => \counter[20]_i_5__15_n_0\,
      I5 => \counter_reg[4]_i_2__15_n_5\,
      O => \counter[3]_i_1__15_n_0\
    );
\counter[4]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__15_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__15_n_0\,
      I2 => \counter[20]_i_3__15_n_0\,
      I3 => \counter[20]_i_4__15_n_0\,
      I4 => \counter[20]_i_5__15_n_0\,
      I5 => \counter_reg[4]_i_2__15_n_4\,
      O => \counter[4]_i_1__15_n_0\
    );
\counter[5]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__15_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__15_n_0\,
      I2 => \counter[20]_i_3__15_n_0\,
      I3 => \counter[20]_i_4__15_n_0\,
      I4 => \counter[20]_i_5__15_n_0\,
      I5 => \counter_reg[8]_i_2__15_n_7\,
      O => \counter[5]_i_1__15_n_0\
    );
\counter[6]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__15_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__15_n_0\,
      I2 => \counter[20]_i_3__15_n_0\,
      I3 => \counter[20]_i_4__15_n_0\,
      I4 => \counter[20]_i_5__15_n_0\,
      I5 => \counter_reg[8]_i_2__15_n_6\,
      O => \counter[6]_i_1__15_n_0\
    );
\counter[7]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__15_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__15_n_0\,
      I2 => \counter[20]_i_3__15_n_0\,
      I3 => \counter[20]_i_4__15_n_0\,
      I4 => \counter[20]_i_5__15_n_0\,
      I5 => \counter_reg[8]_i_2__15_n_5\,
      O => \counter[7]_i_1__15_n_0\
    );
\counter[8]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__15_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__15_n_0\,
      I2 => \counter[20]_i_3__15_n_0\,
      I3 => \counter[20]_i_4__15_n_0\,
      I4 => \counter[20]_i_5__15_n_0\,
      I5 => \counter_reg[8]_i_2__15_n_4\,
      O => \counter[8]_i_1__15_n_0\
    );
\counter[9]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__15_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__15_n_0\,
      I2 => \counter[20]_i_3__15_n_0\,
      I3 => \counter[20]_i_4__15_n_0\,
      I4 => \counter[20]_i_5__15_n_0\,
      I5 => \counter_reg[12]_i_2__15_n_7\,
      O => \counter[9]_i_1__15_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[0]_i_1__15_n_0\,
      Q => counter(0),
      R => SR(0)
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[10]_i_1__15_n_0\,
      Q => counter(10),
      R => SR(0)
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[11]_i_1__15_n_0\,
      Q => counter(11),
      R => SR(0)
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[12]_i_1__15_n_0\,
      Q => counter(12),
      R => SR(0)
    );
\counter_reg[12]_i_2__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_2__15_n_0\,
      CO(3) => \counter_reg[12]_i_2__15_n_0\,
      CO(2) => \counter_reg[12]_i_2__15_n_1\,
      CO(1) => \counter_reg[12]_i_2__15_n_2\,
      CO(0) => \counter_reg[12]_i_2__15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_2__15_n_4\,
      O(2) => \counter_reg[12]_i_2__15_n_5\,
      O(1) => \counter_reg[12]_i_2__15_n_6\,
      O(0) => \counter_reg[12]_i_2__15_n_7\,
      S(3 downto 0) => counter(12 downto 9)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[13]_i_1__15_n_0\,
      Q => counter(13),
      R => SR(0)
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[14]_i_1__15_n_0\,
      Q => counter(14),
      R => SR(0)
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[15]_i_1__15_n_0\,
      Q => counter(15),
      R => SR(0)
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[16]_i_1__15_n_0\,
      Q => counter(16),
      R => SR(0)
    );
\counter_reg[16]_i_2__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_2__15_n_0\,
      CO(3) => \counter_reg[16]_i_2__15_n_0\,
      CO(2) => \counter_reg[16]_i_2__15_n_1\,
      CO(1) => \counter_reg[16]_i_2__15_n_2\,
      CO(0) => \counter_reg[16]_i_2__15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_2__15_n_4\,
      O(2) => \counter_reg[16]_i_2__15_n_5\,
      O(1) => \counter_reg[16]_i_2__15_n_6\,
      O(0) => \counter_reg[16]_i_2__15_n_7\,
      S(3 downto 0) => counter(16 downto 13)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[17]_i_1__15_n_0\,
      Q => counter(17),
      R => SR(0)
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[18]_i_1__15_n_0\,
      Q => counter(18),
      R => SR(0)
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[19]_i_1__15_n_0\,
      Q => counter(19),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[1]_i_1__15_n_0\,
      Q => counter(1),
      R => SR(0)
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[20]_i_1__15_n_0\,
      Q => counter(20),
      R => SR(0)
    );
\counter_reg[20]_i_6__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_2__15_n_0\,
      CO(3) => \NLW_counter_reg[20]_i_6__15_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[20]_i_6__15_n_1\,
      CO(1) => \counter_reg[20]_i_6__15_n_2\,
      CO(0) => \counter_reg[20]_i_6__15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_6__15_n_4\,
      O(2) => \counter_reg[20]_i_6__15_n_5\,
      O(1) => \counter_reg[20]_i_6__15_n_6\,
      O(0) => \counter_reg[20]_i_6__15_n_7\,
      S(3 downto 0) => counter(20 downto 17)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[2]_i_1__15_n_0\,
      Q => counter(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[3]_i_1__15_n_0\,
      Q => counter(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[4]_i_1__15_n_0\,
      Q => counter(4),
      R => SR(0)
    );
\counter_reg[4]_i_2__15\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[4]_i_2__15_n_0\,
      CO(2) => \counter_reg[4]_i_2__15_n_1\,
      CO(1) => \counter_reg[4]_i_2__15_n_2\,
      CO(0) => \counter_reg[4]_i_2__15_n_3\,
      CYINIT => counter(0),
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_2__15_n_4\,
      O(2) => \counter_reg[4]_i_2__15_n_5\,
      O(1) => \counter_reg[4]_i_2__15_n_6\,
      O(0) => \counter_reg[4]_i_2__15_n_7\,
      S(3 downto 0) => counter(4 downto 1)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[5]_i_1__15_n_0\,
      Q => counter(5),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[6]_i_1__15_n_0\,
      Q => counter(6),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[7]_i_1__15_n_0\,
      Q => counter(7),
      R => SR(0)
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[8]_i_1__15_n_0\,
      Q => counter(8),
      R => SR(0)
    );
\counter_reg[8]_i_2__15\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_2__15_n_0\,
      CO(3) => \counter_reg[8]_i_2__15_n_0\,
      CO(2) => \counter_reg[8]_i_2__15_n_1\,
      CO(1) => \counter_reg[8]_i_2__15_n_2\,
      CO(0) => \counter_reg[8]_i_2__15_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_2__15_n_4\,
      O(2) => \counter_reg[8]_i_2__15_n_5\,
      O(1) => \counter_reg[8]_i_2__15_n_6\,
      O(0) => \counter_reg[8]_i_2__15_n_7\,
      S(3 downto 0) => counter(8 downto 5)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[9]_i_1__15_n_0\,
      Q => counter(9),
      R => SR(0)
    );
\pwm_counter[0]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_counter(0),
      O => \pwm_counter[0]_i_1__15_n_0\
    );
\pwm_counter[1]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__15_n_0\,
      O => \pwm_counter[1]_i_1__15_n_0\
    );
\pwm_counter[2]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      I3 => \pwm_counter[6]_i_3__15_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__15_n_0\,
      O => \pwm_counter[2]_i_1__15_n_0\
    );
\pwm_counter[3]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => pwm_counter(2),
      I1 => pwm_counter(0),
      I2 => pwm_counter(1),
      I3 => pwm_counter(3),
      I4 => \pwm_counter[6]_i_3__15_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__15_n_0\,
      O => \pwm_counter[3]_i_1__15_n_0\
    );
\pwm_counter[4]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__15_n_0\,
      I1 => pwm_counter(4),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__15_n_0\,
      O => \pwm_counter[4]_i_1__15_n_0\
    );
\pwm_counter[5]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(4),
      I1 => \pwm_counter[6]_i_2__15_n_0\,
      I2 => pwm_counter(5),
      I3 => \pwm_counter[6]_i_3__15_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__15_n_0\,
      O => \pwm_counter[5]_i_1__15_n_0\
    );
\pwm_counter[6]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__15_n_0\,
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_counter(6),
      I4 => \pwm_counter[6]_i_3__15_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__15_n_0\,
      O => \pwm_counter[6]_i_1__15_n_0\
    );
\pwm_counter[6]_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_counter(2),
      I2 => pwm_counter(0),
      I3 => pwm_counter(1),
      O => \pwm_counter[6]_i_2__15_n_0\
    );
\pwm_counter[6]_i_3__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \pwm_counter[6]_i_3__15_n_0\
    );
\pwm_counter[7]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F33FF"
    )
        port map (
      I0 => \pwm_counter[7]_i_3__15_n_0\,
      I1 => fsm_state(1),
      I2 => \FSM_sequential_fsm_state[2]_i_3__15_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      O => pwm_counter_next
    );
\pwm_counter[7]_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => data0(7),
      I1 => fsm_state(2),
      I2 => fsm_state(1),
      I3 => fsm_state(0),
      I4 => \FSM_sequential_fsm_state[2]_i_3__15_n_0\,
      O => \pwm_counter[7]_i_2__15_n_0\
    );
\pwm_counter[7]_i_3__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(8),
      I4 => \pwm_step_counter[9]_i_2__15_n_0\,
      O => \pwm_counter[7]_i_3__15_n_0\
    );
\pwm_counter[7]_i_4__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__15_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(5),
      I3 => pwm_counter(4),
      I4 => pwm_counter(7),
      O => data0(7)
    );
\pwm_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[0]_i_1__15_n_0\,
      Q => pwm_counter(0),
      R => SR(0)
    );
\pwm_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[1]_i_1__15_n_0\,
      Q => pwm_counter(1),
      R => SR(0)
    );
\pwm_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[2]_i_1__15_n_0\,
      Q => pwm_counter(2),
      R => SR(0)
    );
\pwm_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[3]_i_1__15_n_0\,
      Q => pwm_counter(3),
      R => SR(0)
    );
\pwm_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[4]_i_1__15_n_0\,
      Q => pwm_counter(4),
      R => SR(0)
    );
\pwm_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[5]_i_1__15_n_0\,
      Q => pwm_counter(5),
      R => SR(0)
    );
\pwm_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[6]_i_1__15_n_0\,
      Q => pwm_counter(6),
      R => SR(0)
    );
\pwm_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[7]_i_2__15_n_0\,
      Q => pwm_counter(7),
      R => SR(0)
    );
\pwm_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => pwm_in(0),
      R => SR(0)
    );
\pwm_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => pwm_in(1),
      R => '0'
    );
\pwm_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => pwm_in(2),
      R => '0'
    );
\pwm_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => pwm_in(3),
      R => '0'
    );
\pwm_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(3),
      Q => pwm_in(4),
      R => '0'
    );
\pwm_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(4),
      Q => pwm_in(5),
      R => '0'
    );
\pwm_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(5),
      Q => pwm_in(6),
      R => '0'
    );
\pwm_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(6),
      Q => pwm_in(7),
      R => '0'
    );
\pwm_step_counter[0]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_step_counter(0),
      O => \pwm_step_counter[0]_i_1__15_n_0\
    );
\pwm_step_counter[1]_i_1__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__15_n_0\,
      I1 => pwm_step_counter(1),
      I2 => pwm_step_counter(0),
      O => \pwm_step_counter[1]_i_1__15_n_0\
    );
\pwm_step_counter[2]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__15_n_0\,
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      O => \pwm_step_counter[2]_i_1__15_n_0\
    );
\pwm_step_counter[3]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__15_n_0\,
      I1 => pwm_step_counter(3),
      I2 => pwm_step_counter(1),
      I3 => pwm_step_counter(0),
      I4 => pwm_step_counter(2),
      O => \pwm_step_counter[3]_i_1__15_n_0\
    );
\pwm_step_counter[4]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__15_n_0\,
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(3),
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[4]_i_1__15_n_0\
    );
\pwm_step_counter[5]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__15_n_0\,
      I1 => pwm_step_counter(5),
      I2 => \pwm_step_counter[7]_i_3__15_n_0\,
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[5]_i_1__15_n_0\
    );
\pwm_step_counter[6]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__15_n_0\,
      I1 => pwm_step_counter(6),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(5),
      I5 => \pwm_step_counter[7]_i_4__15_n_0\,
      O => \pwm_step_counter[6]_i_1__15_n_0\
    );
\pwm_step_counter[7]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888288888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__15_n_0\,
      I1 => pwm_step_counter(7),
      I2 => \pwm_step_counter[7]_i_3__15_n_0\,
      I3 => pwm_step_counter(6),
      I4 => \pwm_step_counter[7]_i_4__15_n_0\,
      I5 => pwm_step_counter(5),
      O => \pwm_step_counter[7]_i_1__15_n_0\
    );
\pwm_step_counter[7]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000000"
    )
        port map (
      I0 => \pwm_step_counter[9]_i_2__15_n_0\,
      I1 => pwm_step_counter(8),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_counter[6]_i_3__15_n_0\,
      O => \pwm_step_counter[7]_i_2__15_n_0\
    );
\pwm_step_counter[7]_i_3__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      O => \pwm_step_counter[7]_i_3__15_n_0\
    );
\pwm_step_counter[7]_i_4__15\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_step_counter(1),
      I1 => pwm_step_counter(0),
      I2 => pwm_step_counter(2),
      O => \pwm_step_counter[7]_i_4__15_n_0\
    );
\pwm_step_counter[8]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00AA0A020"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__15_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(8),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_step_counter[9]_i_2__15_n_0\,
      O => \pwm_step_counter[8]_i_1__15_n_0\
    );
\pwm_step_counter[9]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828808888"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__15_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(8),
      I5 => \pwm_step_counter[9]_i_2__15_n_0\,
      O => \pwm_step_counter[9]_i_1__15_n_0\
    );
\pwm_step_counter[9]_i_2__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => pwm_step_counter(6),
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      I4 => pwm_step_counter(5),
      I5 => pwm_step_counter(7),
      O => \pwm_step_counter[9]_i_2__15_n_0\
    );
\pwm_step_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[0]_i_1__15_n_0\,
      Q => pwm_step_counter(0),
      R => SR(0)
    );
\pwm_step_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[1]_i_1__15_n_0\,
      Q => pwm_step_counter(1),
      R => SR(0)
    );
\pwm_step_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[2]_i_1__15_n_0\,
      Q => pwm_step_counter(2),
      R => SR(0)
    );
\pwm_step_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[3]_i_1__15_n_0\,
      Q => pwm_step_counter(3),
      R => SR(0)
    );
\pwm_step_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[4]_i_1__15_n_0\,
      Q => pwm_step_counter(4),
      R => SR(0)
    );
\pwm_step_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[5]_i_1__15_n_0\,
      Q => pwm_step_counter(5),
      R => SR(0)
    );
\pwm_step_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[6]_i_1__15_n_0\,
      Q => pwm_step_counter(6),
      R => SR(0)
    );
\pwm_step_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[7]_i_1__15_n_0\,
      Q => pwm_step_counter(7),
      R => SR(0)
    );
\pwm_step_counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[8]_i_1__15_n_0\,
      Q => pwm_step_counter(8),
      R => SR(0)
    );
\pwm_step_counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[9]_i_1__15_n_0\,
      Q => pwm_step_counter(9),
      R => SR(0)
    );
s_pwm_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => s_pwm_out0_carry_n_0,
      CO(2) => s_pwm_out0_carry_n_1,
      CO(1) => s_pwm_out0_carry_n_2,
      CO(0) => s_pwm_out0_carry_n_3,
      CYINIT => '0',
      DI(3) => \s_pwm_out0_carry_i_1__15_n_0\,
      DI(2) => \s_pwm_out0_carry_i_2__15_n_0\,
      DI(1) => \s_pwm_out0_carry_i_3__15_n_0\,
      DI(0) => \s_pwm_out0_carry_i_4__15_n_0\,
      O(3 downto 0) => NLW_s_pwm_out0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \s_pwm_out0_carry_i_5__15_n_0\,
      S(2) => \s_pwm_out0_carry_i_6__15_n_0\,
      S(1) => \s_pwm_out0_carry_i_7__15_n_0\,
      S(0) => \s_pwm_out0_carry_i_8__15_n_0\
    );
\s_pwm_out0_carry_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(7),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_counter(6),
      O => \s_pwm_out0_carry_i_1__15_n_0\
    );
\s_pwm_out0_carry_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B0A"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_in(4),
      O => \s_pwm_out0_carry_i_2__15_n_0\
    );
\s_pwm_out0_carry_i_3__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(3),
      I1 => pwm_counter(3),
      I2 => pwm_in(2),
      I3 => pwm_counter(2),
      O => \s_pwm_out0_carry_i_3__15_n_0\
    );
\s_pwm_out0_carry_i_4__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(1),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_counter(0),
      O => \s_pwm_out0_carry_i_4__15_n_0\
    );
\s_pwm_out0_carry_i_5__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(6),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_in(7),
      O => \s_pwm_out0_carry_i_5__15_n_0\
    );
\s_pwm_out0_carry_i_6__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(5),
      I2 => pwm_in(4),
      I3 => pwm_counter(4),
      O => \s_pwm_out0_carry_i_6__15_n_0\
    );
\s_pwm_out0_carry_i_7__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_in(3),
      I2 => pwm_counter(2),
      I3 => pwm_in(2),
      O => \s_pwm_out0_carry_i_7__15_n_0\
    );
\s_pwm_out0_carry_i_8__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_in(1),
      O => \s_pwm_out0_carry_i_8__15_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_servo_pwm_generator_0 is
  port (
    s00_pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_servo_pwm_generator_0 : entity is "servo_pwm_generator";
end design_1_axi_ikinematics_0_0_servo_pwm_generator_0;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_servo_pwm_generator_0 is
  signal \FSM_sequential_fsm_state[0]_i_2__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_3__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_4__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_2__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_3__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_4__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_5__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_6__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_7__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_8__5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_9__5_n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \counter[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[10]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[11]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[12]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[13]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[14]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[15]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[16]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[17]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[18]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[19]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[20]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[20]_i_2__5_n_0\ : STD_LOGIC;
  signal \counter[20]_i_3__5_n_0\ : STD_LOGIC;
  signal \counter[20]_i_4__5_n_0\ : STD_LOGIC;
  signal \counter[20]_i_5__5_n_0\ : STD_LOGIC;
  signal \counter[20]_i_7__5_n_0\ : STD_LOGIC;
  signal \counter[20]_i_8__5_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter[9]_i_1__5_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__5_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__5_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__5_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__5_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__5_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__5_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__5_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__5_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__5_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__5_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__5_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__5_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__5_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__5_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__5_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__5_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__5_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__5_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__5_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__5_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__5_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__5_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__5_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__5_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__5_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__5_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__5_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__5_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__5_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__5_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__5_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__5_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__5_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__5_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__5_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__5_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__5_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__5_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__5_n_7\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal fsm_next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fsm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pwm_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pwm_counter[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \pwm_counter[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \pwm_counter[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \pwm_counter[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \pwm_counter[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \pwm_counter[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_2__5_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_3__5_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_2__5_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_3__5_n_0\ : STD_LOGIC;
  signal pwm_counter_next : STD_LOGIC;
  signal pwm_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pwm_step_counter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \pwm_step_counter[0]_i_1__5_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[4]_i_1__5_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[5]_i_1__5_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[6]_i_1__5_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_1__5_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_2__5_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_3__5_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_4__5_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[8]_i_1__5_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_1__5_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_2__5_n_0\ : STD_LOGIC;
  signal s_pwm_out : STD_LOGIC;
  signal \s_pwm_out0_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_4__5_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_5__5_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_6__5_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_7__5_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_8__5_n_0\ : STD_LOGIC;
  signal s_pwm_out0_carry_n_0 : STD_LOGIC;
  signal s_pwm_out0_carry_n_1 : STD_LOGIC;
  signal s_pwm_out0_carry_n_2 : STD_LOGIC;
  signal s_pwm_out0_carry_n_3 : STD_LOGIC;
  signal \NLW_counter_reg[20]_i_6__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_s_pwm_out0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[1]_i_1__6\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_1__6\ : label is "soft_lutpair554";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_9__5\ : label is "soft_lutpair552";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[0]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[1]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[2]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute SOFT_HLUTNM of \PWM_OUT_i_1__6\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \counter[0]_i_1__5\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \counter[20]_i_2__5\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \counter[20]_i_3__5\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \counter[20]_i_7__5\ : label is "soft_lutpair560";
  attribute SOFT_HLUTNM of \counter[20]_i_8__5\ : label is "soft_lutpair559";
  attribute SOFT_HLUTNM of \pwm_counter[0]_i_1__5\ : label is "soft_lutpair557";
  attribute SOFT_HLUTNM of \pwm_counter[2]_i_1__5\ : label is "soft_lutpair552";
  attribute SOFT_HLUTNM of \pwm_counter[6]_i_3__5\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_2__5\ : label is "soft_lutpair553";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_3__5\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \pwm_step_counter[0]_i_1__5\ : label is "soft_lutpair558";
  attribute SOFT_HLUTNM of \pwm_step_counter[1]_i_1__5\ : label is "soft_lutpair561";
  attribute SOFT_HLUTNM of \pwm_step_counter[2]_i_1__5\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \pwm_step_counter[3]_i_1__5\ : label is "soft_lutpair555";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_3__5\ : label is "soft_lutpair556";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_4__5\ : label is "soft_lutpair561";
begin
\FSM_sequential_fsm_state[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F22222222222FF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[0]_i_2__5_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__5_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_3__5_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      I5 => fsm_state(1),
      O => fsm_next_state(0)
    );
\FSM_sequential_fsm_state[0]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => counter(12),
      I1 => fsm_state(2),
      I2 => counter(5),
      I3 => counter(7),
      I4 => \FSM_sequential_fsm_state[0]_i_4__5_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_2__5_n_0\
    );
\FSM_sequential_fsm_state[0]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_8__5_n_0\,
      I1 => counter(3),
      I2 => counter(4),
      I3 => counter(8),
      I4 => counter(6),
      I5 => \FSM_sequential_fsm_state[2]_i_6__5_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_3__5_n_0\
    );
\FSM_sequential_fsm_state[0]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => counter(17),
      I1 => counter(19),
      I2 => counter(14),
      I3 => counter(13),
      I4 => fsm_state(0),
      I5 => counter(20),
      O => \FSM_sequential_fsm_state[0]_i_4__5_n_0\
    );
\FSM_sequential_fsm_state[1]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CFF0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__5_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__5_n_0\,
      I2 => fsm_state(0),
      I3 => fsm_state(1),
      I4 => fsm_state(2),
      O => fsm_next_state(1)
    );
\FSM_sequential_fsm_state[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3A0A0A0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__5_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__5_n_0\,
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      O => fsm_next_state(2)
    );
\FSM_sequential_fsm_state[2]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_4__5_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_5__5_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_6__5_n_0\,
      I3 => \FSM_sequential_fsm_state[2]_i_7__5_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_8__5_n_0\,
      O => \FSM_sequential_fsm_state[2]_i_2__5_n_0\
    );
\FSM_sequential_fsm_state[2]_i_3__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_9__5_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(7),
      I3 => pwm_counter(3),
      I4 => pwm_counter(4),
      I5 => pwm_counter(5),
      O => \FSM_sequential_fsm_state[2]_i_3__5_n_0\
    );
\FSM_sequential_fsm_state[2]_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(17),
      I1 => counter(14),
      I2 => counter(20),
      I3 => counter(19),
      O => \FSM_sequential_fsm_state[2]_i_4__5_n_0\
    );
\FSM_sequential_fsm_state[2]_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter(7),
      I1 => counter(5),
      I2 => counter(13),
      I3 => counter(12),
      O => \FSM_sequential_fsm_state[2]_i_5__5_n_0\
    );
\FSM_sequential_fsm_state[2]_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => counter(0),
      I1 => counter(16),
      I2 => counter(18),
      I3 => counter(2),
      I4 => counter(1),
      O => \FSM_sequential_fsm_state[2]_i_6__5_n_0\
    );
\FSM_sequential_fsm_state[2]_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(3),
      I1 => counter(4),
      I2 => counter(8),
      I3 => counter(6),
      O => \FSM_sequential_fsm_state[2]_i_7__5_n_0\
    );
\FSM_sequential_fsm_state[2]_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => counter(9),
      I1 => counter(10),
      I2 => counter(15),
      I3 => counter(11),
      O => \FSM_sequential_fsm_state[2]_i_8__5_n_0\
    );
\FSM_sequential_fsm_state[2]_i_9__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      O => \FSM_sequential_fsm_state[2]_i_9__5_n_0\
    );
\FSM_sequential_fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(0),
      Q => fsm_state(0),
      R => SR(0)
    );
\FSM_sequential_fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(1),
      Q => fsm_state(1),
      R => SR(0)
    );
\FSM_sequential_fsm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(2),
      Q => fsm_state(2),
      R => SR(0)
    );
\PWM_OUT_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => s_pwm_out0_carry_n_0,
      I1 => fsm_state(0),
      I2 => fsm_state(1),
      I3 => fsm_state(2),
      O => s_pwm_out
    );
PWM_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => s_pwm_out,
      Q => s00_pwm_out(0),
      R => SR(0)
    );
\counter[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => counter(0),
      O => \counter[0]_i_1__5_n_0\
    );
\counter[10]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__5_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__5_n_0\,
      I2 => \counter[20]_i_3__5_n_0\,
      I3 => \counter[20]_i_4__5_n_0\,
      I4 => \counter[20]_i_5__5_n_0\,
      I5 => \counter_reg[12]_i_2__5_n_6\,
      O => \counter[10]_i_1__5_n_0\
    );
\counter[11]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__5_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__5_n_0\,
      I2 => \counter[20]_i_3__5_n_0\,
      I3 => \counter[20]_i_4__5_n_0\,
      I4 => \counter[20]_i_5__5_n_0\,
      I5 => \counter_reg[12]_i_2__5_n_5\,
      O => \counter[11]_i_1__5_n_0\
    );
\counter[12]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__5_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__5_n_0\,
      I2 => \counter[20]_i_3__5_n_0\,
      I3 => \counter[20]_i_4__5_n_0\,
      I4 => \counter[20]_i_5__5_n_0\,
      I5 => \counter_reg[12]_i_2__5_n_4\,
      O => \counter[12]_i_1__5_n_0\
    );
\counter[13]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__5_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__5_n_0\,
      I2 => \counter[20]_i_3__5_n_0\,
      I3 => \counter[20]_i_4__5_n_0\,
      I4 => \counter[20]_i_5__5_n_0\,
      I5 => \counter_reg[16]_i_2__5_n_7\,
      O => \counter[13]_i_1__5_n_0\
    );
\counter[14]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__5_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__5_n_0\,
      I2 => \counter[20]_i_3__5_n_0\,
      I3 => \counter[20]_i_4__5_n_0\,
      I4 => \counter[20]_i_5__5_n_0\,
      I5 => \counter_reg[16]_i_2__5_n_6\,
      O => \counter[14]_i_1__5_n_0\
    );
\counter[15]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__5_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__5_n_0\,
      I2 => \counter[20]_i_3__5_n_0\,
      I3 => \counter[20]_i_4__5_n_0\,
      I4 => \counter[20]_i_5__5_n_0\,
      I5 => \counter_reg[16]_i_2__5_n_5\,
      O => \counter[15]_i_1__5_n_0\
    );
\counter[16]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__5_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__5_n_0\,
      I2 => \counter[20]_i_3__5_n_0\,
      I3 => \counter[20]_i_4__5_n_0\,
      I4 => \counter[20]_i_5__5_n_0\,
      I5 => \counter_reg[16]_i_2__5_n_4\,
      O => \counter[16]_i_1__5_n_0\
    );
\counter[17]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__5_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__5_n_0\,
      I2 => \counter[20]_i_3__5_n_0\,
      I3 => \counter[20]_i_4__5_n_0\,
      I4 => \counter[20]_i_5__5_n_0\,
      I5 => \counter_reg[20]_i_6__5_n_7\,
      O => \counter[17]_i_1__5_n_0\
    );
\counter[18]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__5_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__5_n_0\,
      I2 => \counter[20]_i_3__5_n_0\,
      I3 => \counter[20]_i_4__5_n_0\,
      I4 => \counter[20]_i_5__5_n_0\,
      I5 => \counter_reg[20]_i_6__5_n_6\,
      O => \counter[18]_i_1__5_n_0\
    );
\counter[19]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__5_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__5_n_0\,
      I2 => \counter[20]_i_3__5_n_0\,
      I3 => \counter[20]_i_4__5_n_0\,
      I4 => \counter[20]_i_5__5_n_0\,
      I5 => \counter_reg[20]_i_6__5_n_5\,
      O => \counter[19]_i_1__5_n_0\
    );
\counter[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__5_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__5_n_0\,
      I2 => \counter[20]_i_3__5_n_0\,
      I3 => \counter[20]_i_4__5_n_0\,
      I4 => \counter[20]_i_5__5_n_0\,
      I5 => \counter_reg[4]_i_2__5_n_7\,
      O => \counter[1]_i_1__5_n_0\
    );
\counter[20]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__5_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__5_n_0\,
      I2 => \counter[20]_i_3__5_n_0\,
      I3 => \counter[20]_i_4__5_n_0\,
      I4 => \counter[20]_i_5__5_n_0\,
      I5 => \counter_reg[20]_i_6__5_n_4\,
      O => \counter[20]_i_1__5_n_0\
    );
\counter[20]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_2__5_n_0\
    );
\counter[20]_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0108"
    )
        port map (
      I0 => counter(20),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      I3 => fsm_state(2),
      O => \counter[20]_i_3__5_n_0\
    );
\counter[20]_i_4__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF070FEFFF0F0"
    )
        port map (
      I0 => counter(12),
      I1 => counter(7),
      I2 => \counter[20]_i_7__5_n_0\,
      I3 => counter(14),
      I4 => \counter[20]_i_8__5_n_0\,
      I5 => counter(13),
      O => \counter[20]_i_4__5_n_0\
    );
\counter[20]_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0070000E00F0"
    )
        port map (
      I0 => counter(19),
      I1 => counter(17),
      I2 => fsm_state(2),
      I3 => fsm_state(0),
      I4 => fsm_state(1),
      I5 => counter(5),
      O => \counter[20]_i_5__5_n_0\
    );
\counter[20]_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_state(1),
      I1 => fsm_state(0),
      I2 => fsm_state(2),
      O => \counter[20]_i_7__5_n_0\
    );
\counter[20]_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_8__5_n_0\
    );
\counter[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__5_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__5_n_0\,
      I2 => \counter[20]_i_3__5_n_0\,
      I3 => \counter[20]_i_4__5_n_0\,
      I4 => \counter[20]_i_5__5_n_0\,
      I5 => \counter_reg[4]_i_2__5_n_6\,
      O => \counter[2]_i_1__5_n_0\
    );
\counter[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__5_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__5_n_0\,
      I2 => \counter[20]_i_3__5_n_0\,
      I3 => \counter[20]_i_4__5_n_0\,
      I4 => \counter[20]_i_5__5_n_0\,
      I5 => \counter_reg[4]_i_2__5_n_5\,
      O => \counter[3]_i_1__5_n_0\
    );
\counter[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__5_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__5_n_0\,
      I2 => \counter[20]_i_3__5_n_0\,
      I3 => \counter[20]_i_4__5_n_0\,
      I4 => \counter[20]_i_5__5_n_0\,
      I5 => \counter_reg[4]_i_2__5_n_4\,
      O => \counter[4]_i_1__5_n_0\
    );
\counter[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__5_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__5_n_0\,
      I2 => \counter[20]_i_3__5_n_0\,
      I3 => \counter[20]_i_4__5_n_0\,
      I4 => \counter[20]_i_5__5_n_0\,
      I5 => \counter_reg[8]_i_2__5_n_7\,
      O => \counter[5]_i_1__5_n_0\
    );
\counter[6]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__5_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__5_n_0\,
      I2 => \counter[20]_i_3__5_n_0\,
      I3 => \counter[20]_i_4__5_n_0\,
      I4 => \counter[20]_i_5__5_n_0\,
      I5 => \counter_reg[8]_i_2__5_n_6\,
      O => \counter[6]_i_1__5_n_0\
    );
\counter[7]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__5_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__5_n_0\,
      I2 => \counter[20]_i_3__5_n_0\,
      I3 => \counter[20]_i_4__5_n_0\,
      I4 => \counter[20]_i_5__5_n_0\,
      I5 => \counter_reg[8]_i_2__5_n_5\,
      O => \counter[7]_i_1__5_n_0\
    );
\counter[8]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__5_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__5_n_0\,
      I2 => \counter[20]_i_3__5_n_0\,
      I3 => \counter[20]_i_4__5_n_0\,
      I4 => \counter[20]_i_5__5_n_0\,
      I5 => \counter_reg[8]_i_2__5_n_4\,
      O => \counter[8]_i_1__5_n_0\
    );
\counter[9]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__5_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__5_n_0\,
      I2 => \counter[20]_i_3__5_n_0\,
      I3 => \counter[20]_i_4__5_n_0\,
      I4 => \counter[20]_i_5__5_n_0\,
      I5 => \counter_reg[12]_i_2__5_n_7\,
      O => \counter[9]_i_1__5_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[0]_i_1__5_n_0\,
      Q => counter(0),
      R => SR(0)
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[10]_i_1__5_n_0\,
      Q => counter(10),
      R => SR(0)
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[11]_i_1__5_n_0\,
      Q => counter(11),
      R => SR(0)
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[12]_i_1__5_n_0\,
      Q => counter(12),
      R => SR(0)
    );
\counter_reg[12]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_2__5_n_0\,
      CO(3) => \counter_reg[12]_i_2__5_n_0\,
      CO(2) => \counter_reg[12]_i_2__5_n_1\,
      CO(1) => \counter_reg[12]_i_2__5_n_2\,
      CO(0) => \counter_reg[12]_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_2__5_n_4\,
      O(2) => \counter_reg[12]_i_2__5_n_5\,
      O(1) => \counter_reg[12]_i_2__5_n_6\,
      O(0) => \counter_reg[12]_i_2__5_n_7\,
      S(3 downto 0) => counter(12 downto 9)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[13]_i_1__5_n_0\,
      Q => counter(13),
      R => SR(0)
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[14]_i_1__5_n_0\,
      Q => counter(14),
      R => SR(0)
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[15]_i_1__5_n_0\,
      Q => counter(15),
      R => SR(0)
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[16]_i_1__5_n_0\,
      Q => counter(16),
      R => SR(0)
    );
\counter_reg[16]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_2__5_n_0\,
      CO(3) => \counter_reg[16]_i_2__5_n_0\,
      CO(2) => \counter_reg[16]_i_2__5_n_1\,
      CO(1) => \counter_reg[16]_i_2__5_n_2\,
      CO(0) => \counter_reg[16]_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_2__5_n_4\,
      O(2) => \counter_reg[16]_i_2__5_n_5\,
      O(1) => \counter_reg[16]_i_2__5_n_6\,
      O(0) => \counter_reg[16]_i_2__5_n_7\,
      S(3 downto 0) => counter(16 downto 13)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[17]_i_1__5_n_0\,
      Q => counter(17),
      R => SR(0)
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[18]_i_1__5_n_0\,
      Q => counter(18),
      R => SR(0)
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[19]_i_1__5_n_0\,
      Q => counter(19),
      R => SR(0)
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[1]_i_1__5_n_0\,
      Q => counter(1),
      R => SR(0)
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[20]_i_1__5_n_0\,
      Q => counter(20),
      R => SR(0)
    );
\counter_reg[20]_i_6__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_2__5_n_0\,
      CO(3) => \NLW_counter_reg[20]_i_6__5_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[20]_i_6__5_n_1\,
      CO(1) => \counter_reg[20]_i_6__5_n_2\,
      CO(0) => \counter_reg[20]_i_6__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_6__5_n_4\,
      O(2) => \counter_reg[20]_i_6__5_n_5\,
      O(1) => \counter_reg[20]_i_6__5_n_6\,
      O(0) => \counter_reg[20]_i_6__5_n_7\,
      S(3 downto 0) => counter(20 downto 17)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[2]_i_1__5_n_0\,
      Q => counter(2),
      R => SR(0)
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[3]_i_1__5_n_0\,
      Q => counter(3),
      R => SR(0)
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[4]_i_1__5_n_0\,
      Q => counter(4),
      R => SR(0)
    );
\counter_reg[4]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[4]_i_2__5_n_0\,
      CO(2) => \counter_reg[4]_i_2__5_n_1\,
      CO(1) => \counter_reg[4]_i_2__5_n_2\,
      CO(0) => \counter_reg[4]_i_2__5_n_3\,
      CYINIT => counter(0),
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_2__5_n_4\,
      O(2) => \counter_reg[4]_i_2__5_n_5\,
      O(1) => \counter_reg[4]_i_2__5_n_6\,
      O(0) => \counter_reg[4]_i_2__5_n_7\,
      S(3 downto 0) => counter(4 downto 1)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[5]_i_1__5_n_0\,
      Q => counter(5),
      R => SR(0)
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[6]_i_1__5_n_0\,
      Q => counter(6),
      R => SR(0)
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[7]_i_1__5_n_0\,
      Q => counter(7),
      R => SR(0)
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[8]_i_1__5_n_0\,
      Q => counter(8),
      R => SR(0)
    );
\counter_reg[8]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_2__5_n_0\,
      CO(3) => \counter_reg[8]_i_2__5_n_0\,
      CO(2) => \counter_reg[8]_i_2__5_n_1\,
      CO(1) => \counter_reg[8]_i_2__5_n_2\,
      CO(0) => \counter_reg[8]_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_2__5_n_4\,
      O(2) => \counter_reg[8]_i_2__5_n_5\,
      O(1) => \counter_reg[8]_i_2__5_n_6\,
      O(0) => \counter_reg[8]_i_2__5_n_7\,
      S(3 downto 0) => counter(8 downto 5)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[9]_i_1__5_n_0\,
      Q => counter(9),
      R => SR(0)
    );
\pwm_counter[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_counter(0),
      O => \pwm_counter[0]_i_1__5_n_0\
    );
\pwm_counter[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__5_n_0\,
      O => \pwm_counter[1]_i_1__5_n_0\
    );
\pwm_counter[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      I3 => \pwm_counter[6]_i_3__5_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__5_n_0\,
      O => \pwm_counter[2]_i_1__5_n_0\
    );
\pwm_counter[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => pwm_counter(2),
      I1 => pwm_counter(0),
      I2 => pwm_counter(1),
      I3 => pwm_counter(3),
      I4 => \pwm_counter[6]_i_3__5_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__5_n_0\,
      O => \pwm_counter[3]_i_1__5_n_0\
    );
\pwm_counter[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__5_n_0\,
      I1 => pwm_counter(4),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__5_n_0\,
      O => \pwm_counter[4]_i_1__5_n_0\
    );
\pwm_counter[5]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(4),
      I1 => \pwm_counter[6]_i_2__5_n_0\,
      I2 => pwm_counter(5),
      I3 => \pwm_counter[6]_i_3__5_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__5_n_0\,
      O => \pwm_counter[5]_i_1__5_n_0\
    );
\pwm_counter[6]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__5_n_0\,
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_counter(6),
      I4 => \pwm_counter[6]_i_3__5_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__5_n_0\,
      O => \pwm_counter[6]_i_1__5_n_0\
    );
\pwm_counter[6]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_counter(2),
      I2 => pwm_counter(0),
      I3 => pwm_counter(1),
      O => \pwm_counter[6]_i_2__5_n_0\
    );
\pwm_counter[6]_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \pwm_counter[6]_i_3__5_n_0\
    );
\pwm_counter[7]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F33FF"
    )
        port map (
      I0 => \pwm_counter[7]_i_3__5_n_0\,
      I1 => fsm_state(1),
      I2 => \FSM_sequential_fsm_state[2]_i_3__5_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      O => pwm_counter_next
    );
\pwm_counter[7]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => data0(7),
      I1 => fsm_state(2),
      I2 => fsm_state(1),
      I3 => fsm_state(0),
      I4 => \FSM_sequential_fsm_state[2]_i_3__5_n_0\,
      O => \pwm_counter[7]_i_2__5_n_0\
    );
\pwm_counter[7]_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(8),
      I4 => \pwm_step_counter[9]_i_2__5_n_0\,
      O => \pwm_counter[7]_i_3__5_n_0\
    );
\pwm_counter[7]_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__5_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(5),
      I3 => pwm_counter(4),
      I4 => pwm_counter(7),
      O => data0(7)
    );
\pwm_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[0]_i_1__5_n_0\,
      Q => pwm_counter(0),
      R => SR(0)
    );
\pwm_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[1]_i_1__5_n_0\,
      Q => pwm_counter(1),
      R => SR(0)
    );
\pwm_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[2]_i_1__5_n_0\,
      Q => pwm_counter(2),
      R => SR(0)
    );
\pwm_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[3]_i_1__5_n_0\,
      Q => pwm_counter(3),
      R => SR(0)
    );
\pwm_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[4]_i_1__5_n_0\,
      Q => pwm_counter(4),
      R => SR(0)
    );
\pwm_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[5]_i_1__5_n_0\,
      Q => pwm_counter(5),
      R => SR(0)
    );
\pwm_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[6]_i_1__5_n_0\,
      Q => pwm_counter(6),
      R => SR(0)
    );
\pwm_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[7]_i_2__5_n_0\,
      Q => pwm_counter(7),
      R => SR(0)
    );
\pwm_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => pwm_in(0),
      R => SR(0)
    );
\pwm_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => pwm_in(1),
      R => '0'
    );
\pwm_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => pwm_in(2),
      R => '0'
    );
\pwm_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => pwm_in(3),
      R => '0'
    );
\pwm_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(3),
      Q => pwm_in(4),
      R => '0'
    );
\pwm_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(4),
      Q => pwm_in(5),
      R => '0'
    );
\pwm_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(5),
      Q => pwm_in(6),
      R => '0'
    );
\pwm_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(6),
      Q => pwm_in(7),
      R => '0'
    );
\pwm_step_counter[0]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_step_counter(0),
      O => \pwm_step_counter[0]_i_1__5_n_0\
    );
\pwm_step_counter[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__5_n_0\,
      I1 => pwm_step_counter(1),
      I2 => pwm_step_counter(0),
      O => \pwm_step_counter[1]_i_1__5_n_0\
    );
\pwm_step_counter[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__5_n_0\,
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      O => \pwm_step_counter[2]_i_1__5_n_0\
    );
\pwm_step_counter[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__5_n_0\,
      I1 => pwm_step_counter(3),
      I2 => pwm_step_counter(1),
      I3 => pwm_step_counter(0),
      I4 => pwm_step_counter(2),
      O => \pwm_step_counter[3]_i_1__5_n_0\
    );
\pwm_step_counter[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__5_n_0\,
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(3),
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[4]_i_1__5_n_0\
    );
\pwm_step_counter[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__5_n_0\,
      I1 => pwm_step_counter(5),
      I2 => \pwm_step_counter[7]_i_3__5_n_0\,
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[5]_i_1__5_n_0\
    );
\pwm_step_counter[6]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__5_n_0\,
      I1 => pwm_step_counter(6),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(5),
      I5 => \pwm_step_counter[7]_i_4__5_n_0\,
      O => \pwm_step_counter[6]_i_1__5_n_0\
    );
\pwm_step_counter[7]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888288888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__5_n_0\,
      I1 => pwm_step_counter(7),
      I2 => \pwm_step_counter[7]_i_3__5_n_0\,
      I3 => pwm_step_counter(6),
      I4 => \pwm_step_counter[7]_i_4__5_n_0\,
      I5 => pwm_step_counter(5),
      O => \pwm_step_counter[7]_i_1__5_n_0\
    );
\pwm_step_counter[7]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000000"
    )
        port map (
      I0 => \pwm_step_counter[9]_i_2__5_n_0\,
      I1 => pwm_step_counter(8),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_counter[6]_i_3__5_n_0\,
      O => \pwm_step_counter[7]_i_2__5_n_0\
    );
\pwm_step_counter[7]_i_3__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      O => \pwm_step_counter[7]_i_3__5_n_0\
    );
\pwm_step_counter[7]_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_step_counter(1),
      I1 => pwm_step_counter(0),
      I2 => pwm_step_counter(2),
      O => \pwm_step_counter[7]_i_4__5_n_0\
    );
\pwm_step_counter[8]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00AA0A020"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__5_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(8),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_step_counter[9]_i_2__5_n_0\,
      O => \pwm_step_counter[8]_i_1__5_n_0\
    );
\pwm_step_counter[9]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828808888"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__5_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(8),
      I5 => \pwm_step_counter[9]_i_2__5_n_0\,
      O => \pwm_step_counter[9]_i_1__5_n_0\
    );
\pwm_step_counter[9]_i_2__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => pwm_step_counter(6),
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      I4 => pwm_step_counter(5),
      I5 => pwm_step_counter(7),
      O => \pwm_step_counter[9]_i_2__5_n_0\
    );
\pwm_step_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[0]_i_1__5_n_0\,
      Q => pwm_step_counter(0),
      R => SR(0)
    );
\pwm_step_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[1]_i_1__5_n_0\,
      Q => pwm_step_counter(1),
      R => SR(0)
    );
\pwm_step_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[2]_i_1__5_n_0\,
      Q => pwm_step_counter(2),
      R => SR(0)
    );
\pwm_step_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[3]_i_1__5_n_0\,
      Q => pwm_step_counter(3),
      R => SR(0)
    );
\pwm_step_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[4]_i_1__5_n_0\,
      Q => pwm_step_counter(4),
      R => SR(0)
    );
\pwm_step_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[5]_i_1__5_n_0\,
      Q => pwm_step_counter(5),
      R => SR(0)
    );
\pwm_step_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[6]_i_1__5_n_0\,
      Q => pwm_step_counter(6),
      R => SR(0)
    );
\pwm_step_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[7]_i_1__5_n_0\,
      Q => pwm_step_counter(7),
      R => SR(0)
    );
\pwm_step_counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[8]_i_1__5_n_0\,
      Q => pwm_step_counter(8),
      R => SR(0)
    );
\pwm_step_counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[9]_i_1__5_n_0\,
      Q => pwm_step_counter(9),
      R => SR(0)
    );
s_pwm_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => s_pwm_out0_carry_n_0,
      CO(2) => s_pwm_out0_carry_n_1,
      CO(1) => s_pwm_out0_carry_n_2,
      CO(0) => s_pwm_out0_carry_n_3,
      CYINIT => '0',
      DI(3) => \s_pwm_out0_carry_i_1__5_n_0\,
      DI(2) => \s_pwm_out0_carry_i_2__5_n_0\,
      DI(1) => \s_pwm_out0_carry_i_3__5_n_0\,
      DI(0) => \s_pwm_out0_carry_i_4__5_n_0\,
      O(3 downto 0) => NLW_s_pwm_out0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \s_pwm_out0_carry_i_5__5_n_0\,
      S(2) => \s_pwm_out0_carry_i_6__5_n_0\,
      S(1) => \s_pwm_out0_carry_i_7__5_n_0\,
      S(0) => \s_pwm_out0_carry_i_8__5_n_0\
    );
\s_pwm_out0_carry_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(7),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_counter(6),
      O => \s_pwm_out0_carry_i_1__5_n_0\
    );
\s_pwm_out0_carry_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B0A"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_in(4),
      O => \s_pwm_out0_carry_i_2__5_n_0\
    );
\s_pwm_out0_carry_i_3__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(3),
      I1 => pwm_counter(3),
      I2 => pwm_in(2),
      I3 => pwm_counter(2),
      O => \s_pwm_out0_carry_i_3__5_n_0\
    );
\s_pwm_out0_carry_i_4__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(1),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_counter(0),
      O => \s_pwm_out0_carry_i_4__5_n_0\
    );
\s_pwm_out0_carry_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(6),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_in(7),
      O => \s_pwm_out0_carry_i_5__5_n_0\
    );
\s_pwm_out0_carry_i_6__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(5),
      I2 => pwm_in(4),
      I3 => pwm_counter(4),
      O => \s_pwm_out0_carry_i_6__5_n_0\
    );
\s_pwm_out0_carry_i_7__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_in(3),
      I2 => pwm_counter(2),
      I3 => pwm_in(2),
      O => \s_pwm_out0_carry_i_7__5_n_0\
    );
\s_pwm_out0_carry_i_8__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_in(1),
      O => \s_pwm_out0_carry_i_8__5_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_servo_pwm_generator_1 is
  port (
    s00_pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_servo_pwm_generator_1 : entity is "servo_pwm_generator";
end design_1_axi_ikinematics_0_0_servo_pwm_generator_1;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_servo_pwm_generator_1 is
  signal \FSM_sequential_fsm_state[0]_i_2__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_3__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_4__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_2__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_3__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_4__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_5__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_6__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_7__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_8__4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_9__4_n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \counter[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[10]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[11]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[12]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[13]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[14]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[15]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[16]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[17]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[18]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[19]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[20]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[20]_i_2__4_n_0\ : STD_LOGIC;
  signal \counter[20]_i_3__4_n_0\ : STD_LOGIC;
  signal \counter[20]_i_4__4_n_0\ : STD_LOGIC;
  signal \counter[20]_i_5__4_n_0\ : STD_LOGIC;
  signal \counter[20]_i_7__4_n_0\ : STD_LOGIC;
  signal \counter[20]_i_8__4_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter[9]_i_1__4_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__4_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__4_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__4_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__4_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__4_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__4_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__4_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__4_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__4_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__4_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__4_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__4_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__4_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__4_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__4_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__4_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__4_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__4_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__4_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__4_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__4_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__4_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__4_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__4_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__4_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__4_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__4_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__4_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__4_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__4_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__4_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__4_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__4_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__4_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__4_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__4_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__4_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__4_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__4_n_7\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal fsm_next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fsm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pwm_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pwm_counter[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \pwm_counter[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \pwm_counter[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \pwm_counter[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \pwm_counter[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \pwm_counter[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_2__4_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_3__4_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_2__4_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_3__4_n_0\ : STD_LOGIC;
  signal pwm_counter_next : STD_LOGIC;
  signal pwm_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pwm_step_counter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \pwm_step_counter[0]_i_1__4_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[4]_i_1__4_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[5]_i_1__4_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[6]_i_1__4_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_1__4_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_2__4_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_3__4_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_4__4_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[8]_i_1__4_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_1__4_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_2__4_n_0\ : STD_LOGIC;
  signal s_pwm_out : STD_LOGIC;
  signal \s_pwm_out0_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_4__4_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_5__4_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_6__4_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_7__4_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_8__4_n_0\ : STD_LOGIC;
  signal s_pwm_out0_carry_n_0 : STD_LOGIC;
  signal s_pwm_out0_carry_n_1 : STD_LOGIC;
  signal s_pwm_out0_carry_n_2 : STD_LOGIC;
  signal s_pwm_out0_carry_n_3 : STD_LOGIC;
  signal \NLW_counter_reg[20]_i_6__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_s_pwm_out0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[1]_i_1__5\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_1__5\ : label is "soft_lutpair564";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_9__4\ : label is "soft_lutpair562";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[0]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[1]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[2]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute SOFT_HLUTNM of \PWM_OUT_i_1__5\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \counter[0]_i_1__4\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \counter[20]_i_2__4\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \counter[20]_i_3__4\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \counter[20]_i_7__4\ : label is "soft_lutpair570";
  attribute SOFT_HLUTNM of \counter[20]_i_8__4\ : label is "soft_lutpair569";
  attribute SOFT_HLUTNM of \pwm_counter[0]_i_1__4\ : label is "soft_lutpair567";
  attribute SOFT_HLUTNM of \pwm_counter[2]_i_1__4\ : label is "soft_lutpair562";
  attribute SOFT_HLUTNM of \pwm_counter[6]_i_3__4\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_2__4\ : label is "soft_lutpair563";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_3__4\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \pwm_step_counter[0]_i_1__4\ : label is "soft_lutpair568";
  attribute SOFT_HLUTNM of \pwm_step_counter[1]_i_1__4\ : label is "soft_lutpair571";
  attribute SOFT_HLUTNM of \pwm_step_counter[2]_i_1__4\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \pwm_step_counter[3]_i_1__4\ : label is "soft_lutpair565";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_3__4\ : label is "soft_lutpair566";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_4__4\ : label is "soft_lutpair571";
begin
\FSM_sequential_fsm_state[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F22222222222FF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[0]_i_2__4_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__4_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_3__4_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      I5 => fsm_state(1),
      O => fsm_next_state(0)
    );
\FSM_sequential_fsm_state[0]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => counter(12),
      I1 => fsm_state(2),
      I2 => counter(5),
      I3 => counter(7),
      I4 => \FSM_sequential_fsm_state[0]_i_4__4_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_2__4_n_0\
    );
\FSM_sequential_fsm_state[0]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_8__4_n_0\,
      I1 => counter(3),
      I2 => counter(4),
      I3 => counter(8),
      I4 => counter(6),
      I5 => \FSM_sequential_fsm_state[2]_i_6__4_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_3__4_n_0\
    );
\FSM_sequential_fsm_state[0]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => counter(17),
      I1 => counter(19),
      I2 => counter(14),
      I3 => counter(13),
      I4 => fsm_state(0),
      I5 => counter(20),
      O => \FSM_sequential_fsm_state[0]_i_4__4_n_0\
    );
\FSM_sequential_fsm_state[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CFF0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__4_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__4_n_0\,
      I2 => fsm_state(0),
      I3 => fsm_state(1),
      I4 => fsm_state(2),
      O => fsm_next_state(1)
    );
\FSM_sequential_fsm_state[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3A0A0A0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__4_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__4_n_0\,
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      O => fsm_next_state(2)
    );
\FSM_sequential_fsm_state[2]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_4__4_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_5__4_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_6__4_n_0\,
      I3 => \FSM_sequential_fsm_state[2]_i_7__4_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_8__4_n_0\,
      O => \FSM_sequential_fsm_state[2]_i_2__4_n_0\
    );
\FSM_sequential_fsm_state[2]_i_3__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_9__4_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(7),
      I3 => pwm_counter(3),
      I4 => pwm_counter(4),
      I5 => pwm_counter(5),
      O => \FSM_sequential_fsm_state[2]_i_3__4_n_0\
    );
\FSM_sequential_fsm_state[2]_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(17),
      I1 => counter(14),
      I2 => counter(20),
      I3 => counter(19),
      O => \FSM_sequential_fsm_state[2]_i_4__4_n_0\
    );
\FSM_sequential_fsm_state[2]_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter(7),
      I1 => counter(5),
      I2 => counter(13),
      I3 => counter(12),
      O => \FSM_sequential_fsm_state[2]_i_5__4_n_0\
    );
\FSM_sequential_fsm_state[2]_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => counter(0),
      I1 => counter(16),
      I2 => counter(18),
      I3 => counter(2),
      I4 => counter(1),
      O => \FSM_sequential_fsm_state[2]_i_6__4_n_0\
    );
\FSM_sequential_fsm_state[2]_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(3),
      I1 => counter(4),
      I2 => counter(8),
      I3 => counter(6),
      O => \FSM_sequential_fsm_state[2]_i_7__4_n_0\
    );
\FSM_sequential_fsm_state[2]_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => counter(9),
      I1 => counter(10),
      I2 => counter(15),
      I3 => counter(11),
      O => \FSM_sequential_fsm_state[2]_i_8__4_n_0\
    );
\FSM_sequential_fsm_state[2]_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      O => \FSM_sequential_fsm_state[2]_i_9__4_n_0\
    );
\FSM_sequential_fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(0),
      Q => fsm_state(0),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(1),
      Q => fsm_state(1),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(2),
      Q => fsm_state(2),
      R => p_0_in0
    );
\PWM_OUT_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => s_pwm_out0_carry_n_0,
      I1 => fsm_state(0),
      I2 => fsm_state(1),
      I3 => fsm_state(2),
      O => s_pwm_out
    );
PWM_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => s_pwm_out,
      Q => s00_pwm_out(0),
      R => p_0_in0
    );
\counter[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => counter(0),
      O => \counter[0]_i_1__4_n_0\
    );
\counter[10]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__4_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__4_n_0\,
      I2 => \counter[20]_i_3__4_n_0\,
      I3 => \counter[20]_i_4__4_n_0\,
      I4 => \counter[20]_i_5__4_n_0\,
      I5 => \counter_reg[12]_i_2__4_n_6\,
      O => \counter[10]_i_1__4_n_0\
    );
\counter[11]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__4_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__4_n_0\,
      I2 => \counter[20]_i_3__4_n_0\,
      I3 => \counter[20]_i_4__4_n_0\,
      I4 => \counter[20]_i_5__4_n_0\,
      I5 => \counter_reg[12]_i_2__4_n_5\,
      O => \counter[11]_i_1__4_n_0\
    );
\counter[12]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__4_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__4_n_0\,
      I2 => \counter[20]_i_3__4_n_0\,
      I3 => \counter[20]_i_4__4_n_0\,
      I4 => \counter[20]_i_5__4_n_0\,
      I5 => \counter_reg[12]_i_2__4_n_4\,
      O => \counter[12]_i_1__4_n_0\
    );
\counter[13]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__4_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__4_n_0\,
      I2 => \counter[20]_i_3__4_n_0\,
      I3 => \counter[20]_i_4__4_n_0\,
      I4 => \counter[20]_i_5__4_n_0\,
      I5 => \counter_reg[16]_i_2__4_n_7\,
      O => \counter[13]_i_1__4_n_0\
    );
\counter[14]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__4_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__4_n_0\,
      I2 => \counter[20]_i_3__4_n_0\,
      I3 => \counter[20]_i_4__4_n_0\,
      I4 => \counter[20]_i_5__4_n_0\,
      I5 => \counter_reg[16]_i_2__4_n_6\,
      O => \counter[14]_i_1__4_n_0\
    );
\counter[15]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__4_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__4_n_0\,
      I2 => \counter[20]_i_3__4_n_0\,
      I3 => \counter[20]_i_4__4_n_0\,
      I4 => \counter[20]_i_5__4_n_0\,
      I5 => \counter_reg[16]_i_2__4_n_5\,
      O => \counter[15]_i_1__4_n_0\
    );
\counter[16]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__4_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__4_n_0\,
      I2 => \counter[20]_i_3__4_n_0\,
      I3 => \counter[20]_i_4__4_n_0\,
      I4 => \counter[20]_i_5__4_n_0\,
      I5 => \counter_reg[16]_i_2__4_n_4\,
      O => \counter[16]_i_1__4_n_0\
    );
\counter[17]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__4_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__4_n_0\,
      I2 => \counter[20]_i_3__4_n_0\,
      I3 => \counter[20]_i_4__4_n_0\,
      I4 => \counter[20]_i_5__4_n_0\,
      I5 => \counter_reg[20]_i_6__4_n_7\,
      O => \counter[17]_i_1__4_n_0\
    );
\counter[18]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__4_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__4_n_0\,
      I2 => \counter[20]_i_3__4_n_0\,
      I3 => \counter[20]_i_4__4_n_0\,
      I4 => \counter[20]_i_5__4_n_0\,
      I5 => \counter_reg[20]_i_6__4_n_6\,
      O => \counter[18]_i_1__4_n_0\
    );
\counter[19]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__4_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__4_n_0\,
      I2 => \counter[20]_i_3__4_n_0\,
      I3 => \counter[20]_i_4__4_n_0\,
      I4 => \counter[20]_i_5__4_n_0\,
      I5 => \counter_reg[20]_i_6__4_n_5\,
      O => \counter[19]_i_1__4_n_0\
    );
\counter[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__4_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__4_n_0\,
      I2 => \counter[20]_i_3__4_n_0\,
      I3 => \counter[20]_i_4__4_n_0\,
      I4 => \counter[20]_i_5__4_n_0\,
      I5 => \counter_reg[4]_i_2__4_n_7\,
      O => \counter[1]_i_1__4_n_0\
    );
\counter[20]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__4_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__4_n_0\,
      I2 => \counter[20]_i_3__4_n_0\,
      I3 => \counter[20]_i_4__4_n_0\,
      I4 => \counter[20]_i_5__4_n_0\,
      I5 => \counter_reg[20]_i_6__4_n_4\,
      O => \counter[20]_i_1__4_n_0\
    );
\counter[20]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_2__4_n_0\
    );
\counter[20]_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0108"
    )
        port map (
      I0 => counter(20),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      I3 => fsm_state(2),
      O => \counter[20]_i_3__4_n_0\
    );
\counter[20]_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF070FEFFF0F0"
    )
        port map (
      I0 => counter(12),
      I1 => counter(7),
      I2 => \counter[20]_i_7__4_n_0\,
      I3 => counter(14),
      I4 => \counter[20]_i_8__4_n_0\,
      I5 => counter(13),
      O => \counter[20]_i_4__4_n_0\
    );
\counter[20]_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0070000E00F0"
    )
        port map (
      I0 => counter(19),
      I1 => counter(17),
      I2 => fsm_state(2),
      I3 => fsm_state(0),
      I4 => fsm_state(1),
      I5 => counter(5),
      O => \counter[20]_i_5__4_n_0\
    );
\counter[20]_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_state(1),
      I1 => fsm_state(0),
      I2 => fsm_state(2),
      O => \counter[20]_i_7__4_n_0\
    );
\counter[20]_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_8__4_n_0\
    );
\counter[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__4_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__4_n_0\,
      I2 => \counter[20]_i_3__4_n_0\,
      I3 => \counter[20]_i_4__4_n_0\,
      I4 => \counter[20]_i_5__4_n_0\,
      I5 => \counter_reg[4]_i_2__4_n_6\,
      O => \counter[2]_i_1__4_n_0\
    );
\counter[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__4_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__4_n_0\,
      I2 => \counter[20]_i_3__4_n_0\,
      I3 => \counter[20]_i_4__4_n_0\,
      I4 => \counter[20]_i_5__4_n_0\,
      I5 => \counter_reg[4]_i_2__4_n_5\,
      O => \counter[3]_i_1__4_n_0\
    );
\counter[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__4_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__4_n_0\,
      I2 => \counter[20]_i_3__4_n_0\,
      I3 => \counter[20]_i_4__4_n_0\,
      I4 => \counter[20]_i_5__4_n_0\,
      I5 => \counter_reg[4]_i_2__4_n_4\,
      O => \counter[4]_i_1__4_n_0\
    );
\counter[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__4_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__4_n_0\,
      I2 => \counter[20]_i_3__4_n_0\,
      I3 => \counter[20]_i_4__4_n_0\,
      I4 => \counter[20]_i_5__4_n_0\,
      I5 => \counter_reg[8]_i_2__4_n_7\,
      O => \counter[5]_i_1__4_n_0\
    );
\counter[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__4_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__4_n_0\,
      I2 => \counter[20]_i_3__4_n_0\,
      I3 => \counter[20]_i_4__4_n_0\,
      I4 => \counter[20]_i_5__4_n_0\,
      I5 => \counter_reg[8]_i_2__4_n_6\,
      O => \counter[6]_i_1__4_n_0\
    );
\counter[7]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__4_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__4_n_0\,
      I2 => \counter[20]_i_3__4_n_0\,
      I3 => \counter[20]_i_4__4_n_0\,
      I4 => \counter[20]_i_5__4_n_0\,
      I5 => \counter_reg[8]_i_2__4_n_5\,
      O => \counter[7]_i_1__4_n_0\
    );
\counter[8]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__4_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__4_n_0\,
      I2 => \counter[20]_i_3__4_n_0\,
      I3 => \counter[20]_i_4__4_n_0\,
      I4 => \counter[20]_i_5__4_n_0\,
      I5 => \counter_reg[8]_i_2__4_n_4\,
      O => \counter[8]_i_1__4_n_0\
    );
\counter[9]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__4_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__4_n_0\,
      I2 => \counter[20]_i_3__4_n_0\,
      I3 => \counter[20]_i_4__4_n_0\,
      I4 => \counter[20]_i_5__4_n_0\,
      I5 => \counter_reg[12]_i_2__4_n_7\,
      O => \counter[9]_i_1__4_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[0]_i_1__4_n_0\,
      Q => counter(0),
      R => p_0_in0
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[10]_i_1__4_n_0\,
      Q => counter(10),
      R => p_0_in0
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[11]_i_1__4_n_0\,
      Q => counter(11),
      R => p_0_in0
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[12]_i_1__4_n_0\,
      Q => counter(12),
      R => p_0_in0
    );
\counter_reg[12]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_2__4_n_0\,
      CO(3) => \counter_reg[12]_i_2__4_n_0\,
      CO(2) => \counter_reg[12]_i_2__4_n_1\,
      CO(1) => \counter_reg[12]_i_2__4_n_2\,
      CO(0) => \counter_reg[12]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_2__4_n_4\,
      O(2) => \counter_reg[12]_i_2__4_n_5\,
      O(1) => \counter_reg[12]_i_2__4_n_6\,
      O(0) => \counter_reg[12]_i_2__4_n_7\,
      S(3 downto 0) => counter(12 downto 9)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[13]_i_1__4_n_0\,
      Q => counter(13),
      R => p_0_in0
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[14]_i_1__4_n_0\,
      Q => counter(14),
      R => p_0_in0
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[15]_i_1__4_n_0\,
      Q => counter(15),
      R => p_0_in0
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[16]_i_1__4_n_0\,
      Q => counter(16),
      R => p_0_in0
    );
\counter_reg[16]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_2__4_n_0\,
      CO(3) => \counter_reg[16]_i_2__4_n_0\,
      CO(2) => \counter_reg[16]_i_2__4_n_1\,
      CO(1) => \counter_reg[16]_i_2__4_n_2\,
      CO(0) => \counter_reg[16]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_2__4_n_4\,
      O(2) => \counter_reg[16]_i_2__4_n_5\,
      O(1) => \counter_reg[16]_i_2__4_n_6\,
      O(0) => \counter_reg[16]_i_2__4_n_7\,
      S(3 downto 0) => counter(16 downto 13)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[17]_i_1__4_n_0\,
      Q => counter(17),
      R => p_0_in0
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[18]_i_1__4_n_0\,
      Q => counter(18),
      R => p_0_in0
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[19]_i_1__4_n_0\,
      Q => counter(19),
      R => p_0_in0
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[1]_i_1__4_n_0\,
      Q => counter(1),
      R => p_0_in0
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[20]_i_1__4_n_0\,
      Q => counter(20),
      R => p_0_in0
    );
\counter_reg[20]_i_6__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_2__4_n_0\,
      CO(3) => \NLW_counter_reg[20]_i_6__4_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[20]_i_6__4_n_1\,
      CO(1) => \counter_reg[20]_i_6__4_n_2\,
      CO(0) => \counter_reg[20]_i_6__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_6__4_n_4\,
      O(2) => \counter_reg[20]_i_6__4_n_5\,
      O(1) => \counter_reg[20]_i_6__4_n_6\,
      O(0) => \counter_reg[20]_i_6__4_n_7\,
      S(3 downto 0) => counter(20 downto 17)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[2]_i_1__4_n_0\,
      Q => counter(2),
      R => p_0_in0
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[3]_i_1__4_n_0\,
      Q => counter(3),
      R => p_0_in0
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[4]_i_1__4_n_0\,
      Q => counter(4),
      R => p_0_in0
    );
\counter_reg[4]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[4]_i_2__4_n_0\,
      CO(2) => \counter_reg[4]_i_2__4_n_1\,
      CO(1) => \counter_reg[4]_i_2__4_n_2\,
      CO(0) => \counter_reg[4]_i_2__4_n_3\,
      CYINIT => counter(0),
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_2__4_n_4\,
      O(2) => \counter_reg[4]_i_2__4_n_5\,
      O(1) => \counter_reg[4]_i_2__4_n_6\,
      O(0) => \counter_reg[4]_i_2__4_n_7\,
      S(3 downto 0) => counter(4 downto 1)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[5]_i_1__4_n_0\,
      Q => counter(5),
      R => p_0_in0
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[6]_i_1__4_n_0\,
      Q => counter(6),
      R => p_0_in0
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[7]_i_1__4_n_0\,
      Q => counter(7),
      R => p_0_in0
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[8]_i_1__4_n_0\,
      Q => counter(8),
      R => p_0_in0
    );
\counter_reg[8]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_2__4_n_0\,
      CO(3) => \counter_reg[8]_i_2__4_n_0\,
      CO(2) => \counter_reg[8]_i_2__4_n_1\,
      CO(1) => \counter_reg[8]_i_2__4_n_2\,
      CO(0) => \counter_reg[8]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_2__4_n_4\,
      O(2) => \counter_reg[8]_i_2__4_n_5\,
      O(1) => \counter_reg[8]_i_2__4_n_6\,
      O(0) => \counter_reg[8]_i_2__4_n_7\,
      S(3 downto 0) => counter(8 downto 5)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[9]_i_1__4_n_0\,
      Q => counter(9),
      R => p_0_in0
    );
\pwm_counter[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_counter(0),
      O => \pwm_counter[0]_i_1__4_n_0\
    );
\pwm_counter[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__4_n_0\,
      O => \pwm_counter[1]_i_1__4_n_0\
    );
\pwm_counter[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      I3 => \pwm_counter[6]_i_3__4_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__4_n_0\,
      O => \pwm_counter[2]_i_1__4_n_0\
    );
\pwm_counter[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => pwm_counter(2),
      I1 => pwm_counter(0),
      I2 => pwm_counter(1),
      I3 => pwm_counter(3),
      I4 => \pwm_counter[6]_i_3__4_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__4_n_0\,
      O => \pwm_counter[3]_i_1__4_n_0\
    );
\pwm_counter[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__4_n_0\,
      I1 => pwm_counter(4),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__4_n_0\,
      O => \pwm_counter[4]_i_1__4_n_0\
    );
\pwm_counter[5]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(4),
      I1 => \pwm_counter[6]_i_2__4_n_0\,
      I2 => pwm_counter(5),
      I3 => \pwm_counter[6]_i_3__4_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__4_n_0\,
      O => \pwm_counter[5]_i_1__4_n_0\
    );
\pwm_counter[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__4_n_0\,
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_counter(6),
      I4 => \pwm_counter[6]_i_3__4_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__4_n_0\,
      O => \pwm_counter[6]_i_1__4_n_0\
    );
\pwm_counter[6]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_counter(2),
      I2 => pwm_counter(0),
      I3 => pwm_counter(1),
      O => \pwm_counter[6]_i_2__4_n_0\
    );
\pwm_counter[6]_i_3__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \pwm_counter[6]_i_3__4_n_0\
    );
\pwm_counter[7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F33FF"
    )
        port map (
      I0 => \pwm_counter[7]_i_3__4_n_0\,
      I1 => fsm_state(1),
      I2 => \FSM_sequential_fsm_state[2]_i_3__4_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      O => pwm_counter_next
    );
\pwm_counter[7]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => data0(7),
      I1 => fsm_state(2),
      I2 => fsm_state(1),
      I3 => fsm_state(0),
      I4 => \FSM_sequential_fsm_state[2]_i_3__4_n_0\,
      O => \pwm_counter[7]_i_2__4_n_0\
    );
\pwm_counter[7]_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(8),
      I4 => \pwm_step_counter[9]_i_2__4_n_0\,
      O => \pwm_counter[7]_i_3__4_n_0\
    );
\pwm_counter[7]_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__4_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(5),
      I3 => pwm_counter(4),
      I4 => pwm_counter(7),
      O => data0(7)
    );
\pwm_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[0]_i_1__4_n_0\,
      Q => pwm_counter(0),
      R => p_0_in0
    );
\pwm_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[1]_i_1__4_n_0\,
      Q => pwm_counter(1),
      R => p_0_in0
    );
\pwm_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[2]_i_1__4_n_0\,
      Q => pwm_counter(2),
      R => p_0_in0
    );
\pwm_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[3]_i_1__4_n_0\,
      Q => pwm_counter(3),
      R => p_0_in0
    );
\pwm_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[4]_i_1__4_n_0\,
      Q => pwm_counter(4),
      R => p_0_in0
    );
\pwm_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[5]_i_1__4_n_0\,
      Q => pwm_counter(5),
      R => p_0_in0
    );
\pwm_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[6]_i_1__4_n_0\,
      Q => pwm_counter(6),
      R => p_0_in0
    );
\pwm_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[7]_i_2__4_n_0\,
      Q => pwm_counter(7),
      R => p_0_in0
    );
\pwm_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => pwm_in(0),
      R => p_0_in0
    );
\pwm_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => pwm_in(1),
      R => '0'
    );
\pwm_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => pwm_in(2),
      R => '0'
    );
\pwm_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => pwm_in(3),
      R => '0'
    );
\pwm_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(3),
      Q => pwm_in(4),
      R => '0'
    );
\pwm_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(4),
      Q => pwm_in(5),
      R => '0'
    );
\pwm_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(5),
      Q => pwm_in(6),
      R => '0'
    );
\pwm_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(6),
      Q => pwm_in(7),
      R => '0'
    );
\pwm_step_counter[0]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_step_counter(0),
      O => \pwm_step_counter[0]_i_1__4_n_0\
    );
\pwm_step_counter[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__4_n_0\,
      I1 => pwm_step_counter(1),
      I2 => pwm_step_counter(0),
      O => \pwm_step_counter[1]_i_1__4_n_0\
    );
\pwm_step_counter[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__4_n_0\,
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      O => \pwm_step_counter[2]_i_1__4_n_0\
    );
\pwm_step_counter[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__4_n_0\,
      I1 => pwm_step_counter(3),
      I2 => pwm_step_counter(1),
      I3 => pwm_step_counter(0),
      I4 => pwm_step_counter(2),
      O => \pwm_step_counter[3]_i_1__4_n_0\
    );
\pwm_step_counter[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__4_n_0\,
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(3),
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[4]_i_1__4_n_0\
    );
\pwm_step_counter[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__4_n_0\,
      I1 => pwm_step_counter(5),
      I2 => \pwm_step_counter[7]_i_3__4_n_0\,
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[5]_i_1__4_n_0\
    );
\pwm_step_counter[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__4_n_0\,
      I1 => pwm_step_counter(6),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(5),
      I5 => \pwm_step_counter[7]_i_4__4_n_0\,
      O => \pwm_step_counter[6]_i_1__4_n_0\
    );
\pwm_step_counter[7]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888288888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__4_n_0\,
      I1 => pwm_step_counter(7),
      I2 => \pwm_step_counter[7]_i_3__4_n_0\,
      I3 => pwm_step_counter(6),
      I4 => \pwm_step_counter[7]_i_4__4_n_0\,
      I5 => pwm_step_counter(5),
      O => \pwm_step_counter[7]_i_1__4_n_0\
    );
\pwm_step_counter[7]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000000"
    )
        port map (
      I0 => \pwm_step_counter[9]_i_2__4_n_0\,
      I1 => pwm_step_counter(8),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_counter[6]_i_3__4_n_0\,
      O => \pwm_step_counter[7]_i_2__4_n_0\
    );
\pwm_step_counter[7]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      O => \pwm_step_counter[7]_i_3__4_n_0\
    );
\pwm_step_counter[7]_i_4__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_step_counter(1),
      I1 => pwm_step_counter(0),
      I2 => pwm_step_counter(2),
      O => \pwm_step_counter[7]_i_4__4_n_0\
    );
\pwm_step_counter[8]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00AA0A020"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__4_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(8),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_step_counter[9]_i_2__4_n_0\,
      O => \pwm_step_counter[8]_i_1__4_n_0\
    );
\pwm_step_counter[9]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828808888"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__4_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(8),
      I5 => \pwm_step_counter[9]_i_2__4_n_0\,
      O => \pwm_step_counter[9]_i_1__4_n_0\
    );
\pwm_step_counter[9]_i_2__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => pwm_step_counter(6),
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      I4 => pwm_step_counter(5),
      I5 => pwm_step_counter(7),
      O => \pwm_step_counter[9]_i_2__4_n_0\
    );
\pwm_step_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[0]_i_1__4_n_0\,
      Q => pwm_step_counter(0),
      R => p_0_in0
    );
\pwm_step_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[1]_i_1__4_n_0\,
      Q => pwm_step_counter(1),
      R => p_0_in0
    );
\pwm_step_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[2]_i_1__4_n_0\,
      Q => pwm_step_counter(2),
      R => p_0_in0
    );
\pwm_step_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[3]_i_1__4_n_0\,
      Q => pwm_step_counter(3),
      R => p_0_in0
    );
\pwm_step_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[4]_i_1__4_n_0\,
      Q => pwm_step_counter(4),
      R => p_0_in0
    );
\pwm_step_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[5]_i_1__4_n_0\,
      Q => pwm_step_counter(5),
      R => p_0_in0
    );
\pwm_step_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[6]_i_1__4_n_0\,
      Q => pwm_step_counter(6),
      R => p_0_in0
    );
\pwm_step_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[7]_i_1__4_n_0\,
      Q => pwm_step_counter(7),
      R => p_0_in0
    );
\pwm_step_counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[8]_i_1__4_n_0\,
      Q => pwm_step_counter(8),
      R => p_0_in0
    );
\pwm_step_counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[9]_i_1__4_n_0\,
      Q => pwm_step_counter(9),
      R => p_0_in0
    );
s_pwm_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => s_pwm_out0_carry_n_0,
      CO(2) => s_pwm_out0_carry_n_1,
      CO(1) => s_pwm_out0_carry_n_2,
      CO(0) => s_pwm_out0_carry_n_3,
      CYINIT => '0',
      DI(3) => \s_pwm_out0_carry_i_1__4_n_0\,
      DI(2) => \s_pwm_out0_carry_i_2__4_n_0\,
      DI(1) => \s_pwm_out0_carry_i_3__4_n_0\,
      DI(0) => \s_pwm_out0_carry_i_4__4_n_0\,
      O(3 downto 0) => NLW_s_pwm_out0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \s_pwm_out0_carry_i_5__4_n_0\,
      S(2) => \s_pwm_out0_carry_i_6__4_n_0\,
      S(1) => \s_pwm_out0_carry_i_7__4_n_0\,
      S(0) => \s_pwm_out0_carry_i_8__4_n_0\
    );
\s_pwm_out0_carry_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(7),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_counter(6),
      O => \s_pwm_out0_carry_i_1__4_n_0\
    );
\s_pwm_out0_carry_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B0A"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_in(4),
      O => \s_pwm_out0_carry_i_2__4_n_0\
    );
\s_pwm_out0_carry_i_3__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(3),
      I1 => pwm_counter(3),
      I2 => pwm_in(2),
      I3 => pwm_counter(2),
      O => \s_pwm_out0_carry_i_3__4_n_0\
    );
\s_pwm_out0_carry_i_4__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(1),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_counter(0),
      O => \s_pwm_out0_carry_i_4__4_n_0\
    );
\s_pwm_out0_carry_i_5__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(6),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_in(7),
      O => \s_pwm_out0_carry_i_5__4_n_0\
    );
\s_pwm_out0_carry_i_6__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(5),
      I2 => pwm_in(4),
      I3 => pwm_counter(4),
      O => \s_pwm_out0_carry_i_6__4_n_0\
    );
\s_pwm_out0_carry_i_7__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_in(3),
      I2 => pwm_counter(2),
      I3 => pwm_in(2),
      O => \s_pwm_out0_carry_i_7__4_n_0\
    );
\s_pwm_out0_carry_i_8__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_in(1),
      O => \s_pwm_out0_carry_i_8__4_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_servo_pwm_generator_10 is
  port (
    s00_pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_servo_pwm_generator_10 : entity is "servo_pwm_generator";
end design_1_axi_ikinematics_0_0_servo_pwm_generator_10;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_servo_pwm_generator_10 is
  signal \FSM_sequential_fsm_state[0]_i_2__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_3__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_4__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_2__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_3__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_4__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_5__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_6__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_7__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_8__12_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_9__12_n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \counter[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter[10]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter[11]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter[12]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter[13]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter[14]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter[15]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter[16]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter[17]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter[18]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter[19]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter[20]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter[20]_i_2__12_n_0\ : STD_LOGIC;
  signal \counter[20]_i_3__12_n_0\ : STD_LOGIC;
  signal \counter[20]_i_4__12_n_0\ : STD_LOGIC;
  signal \counter[20]_i_5__12_n_0\ : STD_LOGIC;
  signal \counter[20]_i_7__12_n_0\ : STD_LOGIC;
  signal \counter[20]_i_8__12_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter[8]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter[9]_i_1__12_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__12_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__12_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__12_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__12_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__12_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__12_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__12_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__12_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__12_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__12_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__12_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__12_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__12_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__12_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__12_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__12_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__12_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__12_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__12_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__12_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__12_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__12_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__12_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__12_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__12_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__12_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__12_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__12_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__12_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__12_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__12_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__12_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__12_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__12_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__12_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__12_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__12_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__12_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__12_n_7\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal fsm_next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fsm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pwm_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pwm_counter[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \pwm_counter[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \pwm_counter[2]_i_1__12_n_0\ : STD_LOGIC;
  signal \pwm_counter[3]_i_1__12_n_0\ : STD_LOGIC;
  signal \pwm_counter[4]_i_1__12_n_0\ : STD_LOGIC;
  signal \pwm_counter[5]_i_1__12_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_1__12_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_2__12_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_3__12_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_2__12_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_3__12_n_0\ : STD_LOGIC;
  signal pwm_counter_next : STD_LOGIC;
  signal pwm_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pwm_step_counter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \pwm_step_counter[0]_i_1__12_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[1]_i_1__12_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[2]_i_1__12_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[3]_i_1__12_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[4]_i_1__12_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[5]_i_1__12_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[6]_i_1__12_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_1__12_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_2__12_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_3__12_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_4__12_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[8]_i_1__12_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_1__12_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_2__12_n_0\ : STD_LOGIC;
  signal s_pwm_out : STD_LOGIC;
  signal \s_pwm_out0_carry_i_1__12_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_2__12_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_3__12_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_4__12_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_5__12_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_6__12_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_7__12_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_8__12_n_0\ : STD_LOGIC;
  signal s_pwm_out0_carry_n_0 : STD_LOGIC;
  signal s_pwm_out0_carry_n_1 : STD_LOGIC;
  signal s_pwm_out0_carry_n_2 : STD_LOGIC;
  signal s_pwm_out0_carry_n_3 : STD_LOGIC;
  signal \NLW_counter_reg[20]_i_6__12_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_s_pwm_out0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[1]_i_1__13\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_1__13\ : label is "soft_lutpair654";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_9__12\ : label is "soft_lutpair652";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[0]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[1]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[2]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute SOFT_HLUTNM of \PWM_OUT_i_1__13\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \counter[0]_i_1__12\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \counter[20]_i_2__12\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \counter[20]_i_3__12\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \counter[20]_i_7__12\ : label is "soft_lutpair660";
  attribute SOFT_HLUTNM of \counter[20]_i_8__12\ : label is "soft_lutpair659";
  attribute SOFT_HLUTNM of \pwm_counter[0]_i_1__12\ : label is "soft_lutpair657";
  attribute SOFT_HLUTNM of \pwm_counter[2]_i_1__12\ : label is "soft_lutpair652";
  attribute SOFT_HLUTNM of \pwm_counter[6]_i_3__12\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_2__12\ : label is "soft_lutpair653";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_3__12\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \pwm_step_counter[0]_i_1__12\ : label is "soft_lutpair658";
  attribute SOFT_HLUTNM of \pwm_step_counter[1]_i_1__12\ : label is "soft_lutpair661";
  attribute SOFT_HLUTNM of \pwm_step_counter[2]_i_1__12\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \pwm_step_counter[3]_i_1__12\ : label is "soft_lutpair655";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_3__12\ : label is "soft_lutpair656";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_4__12\ : label is "soft_lutpair661";
begin
\FSM_sequential_fsm_state[0]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F22222222222FF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[0]_i_2__12_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__12_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_3__12_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      I5 => fsm_state(1),
      O => fsm_next_state(0)
    );
\FSM_sequential_fsm_state[0]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => counter(12),
      I1 => fsm_state(2),
      I2 => counter(5),
      I3 => counter(7),
      I4 => \FSM_sequential_fsm_state[0]_i_4__12_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_2__12_n_0\
    );
\FSM_sequential_fsm_state[0]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_8__12_n_0\,
      I1 => counter(3),
      I2 => counter(4),
      I3 => counter(8),
      I4 => counter(6),
      I5 => \FSM_sequential_fsm_state[2]_i_6__12_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_3__12_n_0\
    );
\FSM_sequential_fsm_state[0]_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => counter(17),
      I1 => counter(19),
      I2 => counter(14),
      I3 => counter(13),
      I4 => fsm_state(0),
      I5 => counter(20),
      O => \FSM_sequential_fsm_state[0]_i_4__12_n_0\
    );
\FSM_sequential_fsm_state[1]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CFF0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__12_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__12_n_0\,
      I2 => fsm_state(0),
      I3 => fsm_state(1),
      I4 => fsm_state(2),
      O => fsm_next_state(1)
    );
\FSM_sequential_fsm_state[2]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3A0A0A0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__12_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__12_n_0\,
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      O => fsm_next_state(2)
    );
\FSM_sequential_fsm_state[2]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_4__12_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_5__12_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_6__12_n_0\,
      I3 => \FSM_sequential_fsm_state[2]_i_7__12_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_8__12_n_0\,
      O => \FSM_sequential_fsm_state[2]_i_2__12_n_0\
    );
\FSM_sequential_fsm_state[2]_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_9__12_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(7),
      I3 => pwm_counter(3),
      I4 => pwm_counter(4),
      I5 => pwm_counter(5),
      O => \FSM_sequential_fsm_state[2]_i_3__12_n_0\
    );
\FSM_sequential_fsm_state[2]_i_4__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(17),
      I1 => counter(14),
      I2 => counter(20),
      I3 => counter(19),
      O => \FSM_sequential_fsm_state[2]_i_4__12_n_0\
    );
\FSM_sequential_fsm_state[2]_i_5__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter(7),
      I1 => counter(5),
      I2 => counter(13),
      I3 => counter(12),
      O => \FSM_sequential_fsm_state[2]_i_5__12_n_0\
    );
\FSM_sequential_fsm_state[2]_i_6__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => counter(0),
      I1 => counter(16),
      I2 => counter(18),
      I3 => counter(2),
      I4 => counter(1),
      O => \FSM_sequential_fsm_state[2]_i_6__12_n_0\
    );
\FSM_sequential_fsm_state[2]_i_7__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(3),
      I1 => counter(4),
      I2 => counter(8),
      I3 => counter(6),
      O => \FSM_sequential_fsm_state[2]_i_7__12_n_0\
    );
\FSM_sequential_fsm_state[2]_i_8__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => counter(9),
      I1 => counter(10),
      I2 => counter(15),
      I3 => counter(11),
      O => \FSM_sequential_fsm_state[2]_i_8__12_n_0\
    );
\FSM_sequential_fsm_state[2]_i_9__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      O => \FSM_sequential_fsm_state[2]_i_9__12_n_0\
    );
\FSM_sequential_fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(0),
      Q => fsm_state(0),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(1),
      Q => fsm_state(1),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(2),
      Q => fsm_state(2),
      R => p_0_in0
    );
\PWM_OUT_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => s_pwm_out0_carry_n_0,
      I1 => fsm_state(0),
      I2 => fsm_state(1),
      I3 => fsm_state(2),
      O => s_pwm_out
    );
PWM_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => s_pwm_out,
      Q => s00_pwm_out(0),
      R => p_0_in0
    );
\counter[0]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => counter(0),
      O => \counter[0]_i_1__12_n_0\
    );
\counter[10]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__12_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__12_n_0\,
      I2 => \counter[20]_i_3__12_n_0\,
      I3 => \counter[20]_i_4__12_n_0\,
      I4 => \counter[20]_i_5__12_n_0\,
      I5 => \counter_reg[12]_i_2__12_n_6\,
      O => \counter[10]_i_1__12_n_0\
    );
\counter[11]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__12_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__12_n_0\,
      I2 => \counter[20]_i_3__12_n_0\,
      I3 => \counter[20]_i_4__12_n_0\,
      I4 => \counter[20]_i_5__12_n_0\,
      I5 => \counter_reg[12]_i_2__12_n_5\,
      O => \counter[11]_i_1__12_n_0\
    );
\counter[12]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__12_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__12_n_0\,
      I2 => \counter[20]_i_3__12_n_0\,
      I3 => \counter[20]_i_4__12_n_0\,
      I4 => \counter[20]_i_5__12_n_0\,
      I5 => \counter_reg[12]_i_2__12_n_4\,
      O => \counter[12]_i_1__12_n_0\
    );
\counter[13]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__12_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__12_n_0\,
      I2 => \counter[20]_i_3__12_n_0\,
      I3 => \counter[20]_i_4__12_n_0\,
      I4 => \counter[20]_i_5__12_n_0\,
      I5 => \counter_reg[16]_i_2__12_n_7\,
      O => \counter[13]_i_1__12_n_0\
    );
\counter[14]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__12_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__12_n_0\,
      I2 => \counter[20]_i_3__12_n_0\,
      I3 => \counter[20]_i_4__12_n_0\,
      I4 => \counter[20]_i_5__12_n_0\,
      I5 => \counter_reg[16]_i_2__12_n_6\,
      O => \counter[14]_i_1__12_n_0\
    );
\counter[15]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__12_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__12_n_0\,
      I2 => \counter[20]_i_3__12_n_0\,
      I3 => \counter[20]_i_4__12_n_0\,
      I4 => \counter[20]_i_5__12_n_0\,
      I5 => \counter_reg[16]_i_2__12_n_5\,
      O => \counter[15]_i_1__12_n_0\
    );
\counter[16]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__12_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__12_n_0\,
      I2 => \counter[20]_i_3__12_n_0\,
      I3 => \counter[20]_i_4__12_n_0\,
      I4 => \counter[20]_i_5__12_n_0\,
      I5 => \counter_reg[16]_i_2__12_n_4\,
      O => \counter[16]_i_1__12_n_0\
    );
\counter[17]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__12_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__12_n_0\,
      I2 => \counter[20]_i_3__12_n_0\,
      I3 => \counter[20]_i_4__12_n_0\,
      I4 => \counter[20]_i_5__12_n_0\,
      I5 => \counter_reg[20]_i_6__12_n_7\,
      O => \counter[17]_i_1__12_n_0\
    );
\counter[18]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__12_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__12_n_0\,
      I2 => \counter[20]_i_3__12_n_0\,
      I3 => \counter[20]_i_4__12_n_0\,
      I4 => \counter[20]_i_5__12_n_0\,
      I5 => \counter_reg[20]_i_6__12_n_6\,
      O => \counter[18]_i_1__12_n_0\
    );
\counter[19]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__12_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__12_n_0\,
      I2 => \counter[20]_i_3__12_n_0\,
      I3 => \counter[20]_i_4__12_n_0\,
      I4 => \counter[20]_i_5__12_n_0\,
      I5 => \counter_reg[20]_i_6__12_n_5\,
      O => \counter[19]_i_1__12_n_0\
    );
\counter[1]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__12_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__12_n_0\,
      I2 => \counter[20]_i_3__12_n_0\,
      I3 => \counter[20]_i_4__12_n_0\,
      I4 => \counter[20]_i_5__12_n_0\,
      I5 => \counter_reg[4]_i_2__12_n_7\,
      O => \counter[1]_i_1__12_n_0\
    );
\counter[20]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__12_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__12_n_0\,
      I2 => \counter[20]_i_3__12_n_0\,
      I3 => \counter[20]_i_4__12_n_0\,
      I4 => \counter[20]_i_5__12_n_0\,
      I5 => \counter_reg[20]_i_6__12_n_4\,
      O => \counter[20]_i_1__12_n_0\
    );
\counter[20]_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_2__12_n_0\
    );
\counter[20]_i_3__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0108"
    )
        port map (
      I0 => counter(20),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      I3 => fsm_state(2),
      O => \counter[20]_i_3__12_n_0\
    );
\counter[20]_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF070FEFFF0F0"
    )
        port map (
      I0 => counter(12),
      I1 => counter(7),
      I2 => \counter[20]_i_7__12_n_0\,
      I3 => counter(14),
      I4 => \counter[20]_i_8__12_n_0\,
      I5 => counter(13),
      O => \counter[20]_i_4__12_n_0\
    );
\counter[20]_i_5__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0070000E00F0"
    )
        port map (
      I0 => counter(19),
      I1 => counter(17),
      I2 => fsm_state(2),
      I3 => fsm_state(0),
      I4 => fsm_state(1),
      I5 => counter(5),
      O => \counter[20]_i_5__12_n_0\
    );
\counter[20]_i_7__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_state(1),
      I1 => fsm_state(0),
      I2 => fsm_state(2),
      O => \counter[20]_i_7__12_n_0\
    );
\counter[20]_i_8__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_8__12_n_0\
    );
\counter[2]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__12_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__12_n_0\,
      I2 => \counter[20]_i_3__12_n_0\,
      I3 => \counter[20]_i_4__12_n_0\,
      I4 => \counter[20]_i_5__12_n_0\,
      I5 => \counter_reg[4]_i_2__12_n_6\,
      O => \counter[2]_i_1__12_n_0\
    );
\counter[3]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__12_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__12_n_0\,
      I2 => \counter[20]_i_3__12_n_0\,
      I3 => \counter[20]_i_4__12_n_0\,
      I4 => \counter[20]_i_5__12_n_0\,
      I5 => \counter_reg[4]_i_2__12_n_5\,
      O => \counter[3]_i_1__12_n_0\
    );
\counter[4]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__12_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__12_n_0\,
      I2 => \counter[20]_i_3__12_n_0\,
      I3 => \counter[20]_i_4__12_n_0\,
      I4 => \counter[20]_i_5__12_n_0\,
      I5 => \counter_reg[4]_i_2__12_n_4\,
      O => \counter[4]_i_1__12_n_0\
    );
\counter[5]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__12_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__12_n_0\,
      I2 => \counter[20]_i_3__12_n_0\,
      I3 => \counter[20]_i_4__12_n_0\,
      I4 => \counter[20]_i_5__12_n_0\,
      I5 => \counter_reg[8]_i_2__12_n_7\,
      O => \counter[5]_i_1__12_n_0\
    );
\counter[6]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__12_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__12_n_0\,
      I2 => \counter[20]_i_3__12_n_0\,
      I3 => \counter[20]_i_4__12_n_0\,
      I4 => \counter[20]_i_5__12_n_0\,
      I5 => \counter_reg[8]_i_2__12_n_6\,
      O => \counter[6]_i_1__12_n_0\
    );
\counter[7]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__12_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__12_n_0\,
      I2 => \counter[20]_i_3__12_n_0\,
      I3 => \counter[20]_i_4__12_n_0\,
      I4 => \counter[20]_i_5__12_n_0\,
      I5 => \counter_reg[8]_i_2__12_n_5\,
      O => \counter[7]_i_1__12_n_0\
    );
\counter[8]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__12_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__12_n_0\,
      I2 => \counter[20]_i_3__12_n_0\,
      I3 => \counter[20]_i_4__12_n_0\,
      I4 => \counter[20]_i_5__12_n_0\,
      I5 => \counter_reg[8]_i_2__12_n_4\,
      O => \counter[8]_i_1__12_n_0\
    );
\counter[9]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__12_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__12_n_0\,
      I2 => \counter[20]_i_3__12_n_0\,
      I3 => \counter[20]_i_4__12_n_0\,
      I4 => \counter[20]_i_5__12_n_0\,
      I5 => \counter_reg[12]_i_2__12_n_7\,
      O => \counter[9]_i_1__12_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[0]_i_1__12_n_0\,
      Q => counter(0),
      R => p_0_in0
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[10]_i_1__12_n_0\,
      Q => counter(10),
      R => p_0_in0
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[11]_i_1__12_n_0\,
      Q => counter(11),
      R => p_0_in0
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[12]_i_1__12_n_0\,
      Q => counter(12),
      R => p_0_in0
    );
\counter_reg[12]_i_2__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_2__12_n_0\,
      CO(3) => \counter_reg[12]_i_2__12_n_0\,
      CO(2) => \counter_reg[12]_i_2__12_n_1\,
      CO(1) => \counter_reg[12]_i_2__12_n_2\,
      CO(0) => \counter_reg[12]_i_2__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_2__12_n_4\,
      O(2) => \counter_reg[12]_i_2__12_n_5\,
      O(1) => \counter_reg[12]_i_2__12_n_6\,
      O(0) => \counter_reg[12]_i_2__12_n_7\,
      S(3 downto 0) => counter(12 downto 9)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[13]_i_1__12_n_0\,
      Q => counter(13),
      R => p_0_in0
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[14]_i_1__12_n_0\,
      Q => counter(14),
      R => p_0_in0
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[15]_i_1__12_n_0\,
      Q => counter(15),
      R => p_0_in0
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[16]_i_1__12_n_0\,
      Q => counter(16),
      R => p_0_in0
    );
\counter_reg[16]_i_2__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_2__12_n_0\,
      CO(3) => \counter_reg[16]_i_2__12_n_0\,
      CO(2) => \counter_reg[16]_i_2__12_n_1\,
      CO(1) => \counter_reg[16]_i_2__12_n_2\,
      CO(0) => \counter_reg[16]_i_2__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_2__12_n_4\,
      O(2) => \counter_reg[16]_i_2__12_n_5\,
      O(1) => \counter_reg[16]_i_2__12_n_6\,
      O(0) => \counter_reg[16]_i_2__12_n_7\,
      S(3 downto 0) => counter(16 downto 13)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[17]_i_1__12_n_0\,
      Q => counter(17),
      R => p_0_in0
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[18]_i_1__12_n_0\,
      Q => counter(18),
      R => p_0_in0
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[19]_i_1__12_n_0\,
      Q => counter(19),
      R => p_0_in0
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[1]_i_1__12_n_0\,
      Q => counter(1),
      R => p_0_in0
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[20]_i_1__12_n_0\,
      Q => counter(20),
      R => p_0_in0
    );
\counter_reg[20]_i_6__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_2__12_n_0\,
      CO(3) => \NLW_counter_reg[20]_i_6__12_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[20]_i_6__12_n_1\,
      CO(1) => \counter_reg[20]_i_6__12_n_2\,
      CO(0) => \counter_reg[20]_i_6__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_6__12_n_4\,
      O(2) => \counter_reg[20]_i_6__12_n_5\,
      O(1) => \counter_reg[20]_i_6__12_n_6\,
      O(0) => \counter_reg[20]_i_6__12_n_7\,
      S(3 downto 0) => counter(20 downto 17)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[2]_i_1__12_n_0\,
      Q => counter(2),
      R => p_0_in0
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[3]_i_1__12_n_0\,
      Q => counter(3),
      R => p_0_in0
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[4]_i_1__12_n_0\,
      Q => counter(4),
      R => p_0_in0
    );
\counter_reg[4]_i_2__12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[4]_i_2__12_n_0\,
      CO(2) => \counter_reg[4]_i_2__12_n_1\,
      CO(1) => \counter_reg[4]_i_2__12_n_2\,
      CO(0) => \counter_reg[4]_i_2__12_n_3\,
      CYINIT => counter(0),
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_2__12_n_4\,
      O(2) => \counter_reg[4]_i_2__12_n_5\,
      O(1) => \counter_reg[4]_i_2__12_n_6\,
      O(0) => \counter_reg[4]_i_2__12_n_7\,
      S(3 downto 0) => counter(4 downto 1)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[5]_i_1__12_n_0\,
      Q => counter(5),
      R => p_0_in0
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[6]_i_1__12_n_0\,
      Q => counter(6),
      R => p_0_in0
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[7]_i_1__12_n_0\,
      Q => counter(7),
      R => p_0_in0
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[8]_i_1__12_n_0\,
      Q => counter(8),
      R => p_0_in0
    );
\counter_reg[8]_i_2__12\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_2__12_n_0\,
      CO(3) => \counter_reg[8]_i_2__12_n_0\,
      CO(2) => \counter_reg[8]_i_2__12_n_1\,
      CO(1) => \counter_reg[8]_i_2__12_n_2\,
      CO(0) => \counter_reg[8]_i_2__12_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_2__12_n_4\,
      O(2) => \counter_reg[8]_i_2__12_n_5\,
      O(1) => \counter_reg[8]_i_2__12_n_6\,
      O(0) => \counter_reg[8]_i_2__12_n_7\,
      S(3 downto 0) => counter(8 downto 5)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[9]_i_1__12_n_0\,
      Q => counter(9),
      R => p_0_in0
    );
\pwm_counter[0]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_counter(0),
      O => \pwm_counter[0]_i_1__12_n_0\
    );
\pwm_counter[1]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__12_n_0\,
      O => \pwm_counter[1]_i_1__12_n_0\
    );
\pwm_counter[2]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      I3 => \pwm_counter[6]_i_3__12_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__12_n_0\,
      O => \pwm_counter[2]_i_1__12_n_0\
    );
\pwm_counter[3]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => pwm_counter(2),
      I1 => pwm_counter(0),
      I2 => pwm_counter(1),
      I3 => pwm_counter(3),
      I4 => \pwm_counter[6]_i_3__12_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__12_n_0\,
      O => \pwm_counter[3]_i_1__12_n_0\
    );
\pwm_counter[4]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__12_n_0\,
      I1 => pwm_counter(4),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__12_n_0\,
      O => \pwm_counter[4]_i_1__12_n_0\
    );
\pwm_counter[5]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(4),
      I1 => \pwm_counter[6]_i_2__12_n_0\,
      I2 => pwm_counter(5),
      I3 => \pwm_counter[6]_i_3__12_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__12_n_0\,
      O => \pwm_counter[5]_i_1__12_n_0\
    );
\pwm_counter[6]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__12_n_0\,
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_counter(6),
      I4 => \pwm_counter[6]_i_3__12_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__12_n_0\,
      O => \pwm_counter[6]_i_1__12_n_0\
    );
\pwm_counter[6]_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_counter(2),
      I2 => pwm_counter(0),
      I3 => pwm_counter(1),
      O => \pwm_counter[6]_i_2__12_n_0\
    );
\pwm_counter[6]_i_3__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \pwm_counter[6]_i_3__12_n_0\
    );
\pwm_counter[7]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F33FF"
    )
        port map (
      I0 => \pwm_counter[7]_i_3__12_n_0\,
      I1 => fsm_state(1),
      I2 => \FSM_sequential_fsm_state[2]_i_3__12_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      O => pwm_counter_next
    );
\pwm_counter[7]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => data0(7),
      I1 => fsm_state(2),
      I2 => fsm_state(1),
      I3 => fsm_state(0),
      I4 => \FSM_sequential_fsm_state[2]_i_3__12_n_0\,
      O => \pwm_counter[7]_i_2__12_n_0\
    );
\pwm_counter[7]_i_3__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(8),
      I4 => \pwm_step_counter[9]_i_2__12_n_0\,
      O => \pwm_counter[7]_i_3__12_n_0\
    );
\pwm_counter[7]_i_4__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__12_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(5),
      I3 => pwm_counter(4),
      I4 => pwm_counter(7),
      O => data0(7)
    );
\pwm_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[0]_i_1__12_n_0\,
      Q => pwm_counter(0),
      R => p_0_in0
    );
\pwm_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[1]_i_1__12_n_0\,
      Q => pwm_counter(1),
      R => p_0_in0
    );
\pwm_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[2]_i_1__12_n_0\,
      Q => pwm_counter(2),
      R => p_0_in0
    );
\pwm_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[3]_i_1__12_n_0\,
      Q => pwm_counter(3),
      R => p_0_in0
    );
\pwm_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[4]_i_1__12_n_0\,
      Q => pwm_counter(4),
      R => p_0_in0
    );
\pwm_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[5]_i_1__12_n_0\,
      Q => pwm_counter(5),
      R => p_0_in0
    );
\pwm_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[6]_i_1__12_n_0\,
      Q => pwm_counter(6),
      R => p_0_in0
    );
\pwm_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[7]_i_2__12_n_0\,
      Q => pwm_counter(7),
      R => p_0_in0
    );
\pwm_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => pwm_in(0),
      R => p_0_in0
    );
\pwm_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => pwm_in(1),
      R => '0'
    );
\pwm_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => pwm_in(2),
      R => '0'
    );
\pwm_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => pwm_in(3),
      R => '0'
    );
\pwm_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(3),
      Q => pwm_in(4),
      R => '0'
    );
\pwm_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(4),
      Q => pwm_in(5),
      R => '0'
    );
\pwm_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(5),
      Q => pwm_in(6),
      R => '0'
    );
\pwm_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(6),
      Q => pwm_in(7),
      R => '0'
    );
\pwm_step_counter[0]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_step_counter(0),
      O => \pwm_step_counter[0]_i_1__12_n_0\
    );
\pwm_step_counter[1]_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__12_n_0\,
      I1 => pwm_step_counter(1),
      I2 => pwm_step_counter(0),
      O => \pwm_step_counter[1]_i_1__12_n_0\
    );
\pwm_step_counter[2]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__12_n_0\,
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      O => \pwm_step_counter[2]_i_1__12_n_0\
    );
\pwm_step_counter[3]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__12_n_0\,
      I1 => pwm_step_counter(3),
      I2 => pwm_step_counter(1),
      I3 => pwm_step_counter(0),
      I4 => pwm_step_counter(2),
      O => \pwm_step_counter[3]_i_1__12_n_0\
    );
\pwm_step_counter[4]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__12_n_0\,
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(3),
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[4]_i_1__12_n_0\
    );
\pwm_step_counter[5]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__12_n_0\,
      I1 => pwm_step_counter(5),
      I2 => \pwm_step_counter[7]_i_3__12_n_0\,
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[5]_i_1__12_n_0\
    );
\pwm_step_counter[6]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__12_n_0\,
      I1 => pwm_step_counter(6),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(5),
      I5 => \pwm_step_counter[7]_i_4__12_n_0\,
      O => \pwm_step_counter[6]_i_1__12_n_0\
    );
\pwm_step_counter[7]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888288888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__12_n_0\,
      I1 => pwm_step_counter(7),
      I2 => \pwm_step_counter[7]_i_3__12_n_0\,
      I3 => pwm_step_counter(6),
      I4 => \pwm_step_counter[7]_i_4__12_n_0\,
      I5 => pwm_step_counter(5),
      O => \pwm_step_counter[7]_i_1__12_n_0\
    );
\pwm_step_counter[7]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000000"
    )
        port map (
      I0 => \pwm_step_counter[9]_i_2__12_n_0\,
      I1 => pwm_step_counter(8),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_counter[6]_i_3__12_n_0\,
      O => \pwm_step_counter[7]_i_2__12_n_0\
    );
\pwm_step_counter[7]_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      O => \pwm_step_counter[7]_i_3__12_n_0\
    );
\pwm_step_counter[7]_i_4__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_step_counter(1),
      I1 => pwm_step_counter(0),
      I2 => pwm_step_counter(2),
      O => \pwm_step_counter[7]_i_4__12_n_0\
    );
\pwm_step_counter[8]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00AA0A020"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__12_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(8),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_step_counter[9]_i_2__12_n_0\,
      O => \pwm_step_counter[8]_i_1__12_n_0\
    );
\pwm_step_counter[9]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828808888"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__12_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(8),
      I5 => \pwm_step_counter[9]_i_2__12_n_0\,
      O => \pwm_step_counter[9]_i_1__12_n_0\
    );
\pwm_step_counter[9]_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => pwm_step_counter(6),
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      I4 => pwm_step_counter(5),
      I5 => pwm_step_counter(7),
      O => \pwm_step_counter[9]_i_2__12_n_0\
    );
\pwm_step_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[0]_i_1__12_n_0\,
      Q => pwm_step_counter(0),
      R => p_0_in0
    );
\pwm_step_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[1]_i_1__12_n_0\,
      Q => pwm_step_counter(1),
      R => p_0_in0
    );
\pwm_step_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[2]_i_1__12_n_0\,
      Q => pwm_step_counter(2),
      R => p_0_in0
    );
\pwm_step_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[3]_i_1__12_n_0\,
      Q => pwm_step_counter(3),
      R => p_0_in0
    );
\pwm_step_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[4]_i_1__12_n_0\,
      Q => pwm_step_counter(4),
      R => p_0_in0
    );
\pwm_step_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[5]_i_1__12_n_0\,
      Q => pwm_step_counter(5),
      R => p_0_in0
    );
\pwm_step_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[6]_i_1__12_n_0\,
      Q => pwm_step_counter(6),
      R => p_0_in0
    );
\pwm_step_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[7]_i_1__12_n_0\,
      Q => pwm_step_counter(7),
      R => p_0_in0
    );
\pwm_step_counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[8]_i_1__12_n_0\,
      Q => pwm_step_counter(8),
      R => p_0_in0
    );
\pwm_step_counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[9]_i_1__12_n_0\,
      Q => pwm_step_counter(9),
      R => p_0_in0
    );
s_pwm_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => s_pwm_out0_carry_n_0,
      CO(2) => s_pwm_out0_carry_n_1,
      CO(1) => s_pwm_out0_carry_n_2,
      CO(0) => s_pwm_out0_carry_n_3,
      CYINIT => '0',
      DI(3) => \s_pwm_out0_carry_i_1__12_n_0\,
      DI(2) => \s_pwm_out0_carry_i_2__12_n_0\,
      DI(1) => \s_pwm_out0_carry_i_3__12_n_0\,
      DI(0) => \s_pwm_out0_carry_i_4__12_n_0\,
      O(3 downto 0) => NLW_s_pwm_out0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \s_pwm_out0_carry_i_5__12_n_0\,
      S(2) => \s_pwm_out0_carry_i_6__12_n_0\,
      S(1) => \s_pwm_out0_carry_i_7__12_n_0\,
      S(0) => \s_pwm_out0_carry_i_8__12_n_0\
    );
\s_pwm_out0_carry_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(7),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_counter(6),
      O => \s_pwm_out0_carry_i_1__12_n_0\
    );
\s_pwm_out0_carry_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B0A"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_in(4),
      O => \s_pwm_out0_carry_i_2__12_n_0\
    );
\s_pwm_out0_carry_i_3__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(3),
      I1 => pwm_counter(3),
      I2 => pwm_in(2),
      I3 => pwm_counter(2),
      O => \s_pwm_out0_carry_i_3__12_n_0\
    );
\s_pwm_out0_carry_i_4__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(1),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_counter(0),
      O => \s_pwm_out0_carry_i_4__12_n_0\
    );
\s_pwm_out0_carry_i_5__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(6),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_in(7),
      O => \s_pwm_out0_carry_i_5__12_n_0\
    );
\s_pwm_out0_carry_i_6__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(5),
      I2 => pwm_in(4),
      I3 => pwm_counter(4),
      O => \s_pwm_out0_carry_i_6__12_n_0\
    );
\s_pwm_out0_carry_i_7__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_in(3),
      I2 => pwm_counter(2),
      I3 => pwm_in(2),
      O => \s_pwm_out0_carry_i_7__12_n_0\
    );
\s_pwm_out0_carry_i_8__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_in(1),
      O => \s_pwm_out0_carry_i_8__12_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_servo_pwm_generator_11 is
  port (
    s00_pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_servo_pwm_generator_11 : entity is "servo_pwm_generator";
end design_1_axi_ikinematics_0_0_servo_pwm_generator_11;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_servo_pwm_generator_11 is
  signal \FSM_sequential_fsm_state[0]_i_2__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_3__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_4__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_2__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_3__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_4__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_5__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_6__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_7__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_8__11_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_9__11_n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \counter[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter[10]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter[11]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter[12]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter[13]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter[14]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter[15]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter[16]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter[17]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter[18]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter[19]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter[20]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter[20]_i_2__11_n_0\ : STD_LOGIC;
  signal \counter[20]_i_3__11_n_0\ : STD_LOGIC;
  signal \counter[20]_i_4__11_n_0\ : STD_LOGIC;
  signal \counter[20]_i_5__11_n_0\ : STD_LOGIC;
  signal \counter[20]_i_7__11_n_0\ : STD_LOGIC;
  signal \counter[20]_i_8__11_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter[8]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter[9]_i_1__11_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__11_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__11_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__11_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__11_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__11_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__11_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__11_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__11_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__11_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__11_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__11_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__11_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__11_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__11_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__11_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__11_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__11_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__11_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__11_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__11_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__11_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__11_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__11_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__11_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__11_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__11_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__11_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__11_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__11_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__11_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__11_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__11_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__11_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__11_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__11_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__11_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__11_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__11_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__11_n_7\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal fsm_next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fsm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pwm_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pwm_counter[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \pwm_counter[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \pwm_counter[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \pwm_counter[3]_i_1__11_n_0\ : STD_LOGIC;
  signal \pwm_counter[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \pwm_counter[5]_i_1__11_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_1__11_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_2__11_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_3__11_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_2__11_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_3__11_n_0\ : STD_LOGIC;
  signal pwm_counter_next : STD_LOGIC;
  signal pwm_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pwm_step_counter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \pwm_step_counter[0]_i_1__11_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[1]_i_1__11_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[2]_i_1__11_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[3]_i_1__11_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[4]_i_1__11_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[5]_i_1__11_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[6]_i_1__11_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_1__11_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_2__11_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_3__11_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_4__11_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[8]_i_1__11_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_1__11_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_2__11_n_0\ : STD_LOGIC;
  signal s_pwm_out : STD_LOGIC;
  signal \s_pwm_out0_carry_i_1__11_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_2__11_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_3__11_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_4__11_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_5__11_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_6__11_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_7__11_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_8__11_n_0\ : STD_LOGIC;
  signal s_pwm_out0_carry_n_0 : STD_LOGIC;
  signal s_pwm_out0_carry_n_1 : STD_LOGIC;
  signal s_pwm_out0_carry_n_2 : STD_LOGIC;
  signal s_pwm_out0_carry_n_3 : STD_LOGIC;
  signal \NLW_counter_reg[20]_i_6__11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_s_pwm_out0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[1]_i_1__12\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_1__12\ : label is "soft_lutpair664";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_9__11\ : label is "soft_lutpair662";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[0]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[1]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[2]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute SOFT_HLUTNM of \PWM_OUT_i_1__12\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \counter[0]_i_1__11\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \counter[20]_i_2__11\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \counter[20]_i_3__11\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \counter[20]_i_7__11\ : label is "soft_lutpair670";
  attribute SOFT_HLUTNM of \counter[20]_i_8__11\ : label is "soft_lutpair669";
  attribute SOFT_HLUTNM of \pwm_counter[0]_i_1__11\ : label is "soft_lutpair667";
  attribute SOFT_HLUTNM of \pwm_counter[2]_i_1__11\ : label is "soft_lutpair662";
  attribute SOFT_HLUTNM of \pwm_counter[6]_i_3__11\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_2__11\ : label is "soft_lutpair663";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_3__11\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \pwm_step_counter[0]_i_1__11\ : label is "soft_lutpair668";
  attribute SOFT_HLUTNM of \pwm_step_counter[1]_i_1__11\ : label is "soft_lutpair671";
  attribute SOFT_HLUTNM of \pwm_step_counter[2]_i_1__11\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \pwm_step_counter[3]_i_1__11\ : label is "soft_lutpair665";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_3__11\ : label is "soft_lutpair666";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_4__11\ : label is "soft_lutpair671";
begin
\FSM_sequential_fsm_state[0]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F22222222222FF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[0]_i_2__11_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__11_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_3__11_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      I5 => fsm_state(1),
      O => fsm_next_state(0)
    );
\FSM_sequential_fsm_state[0]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => counter(12),
      I1 => fsm_state(2),
      I2 => counter(5),
      I3 => counter(7),
      I4 => \FSM_sequential_fsm_state[0]_i_4__11_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_2__11_n_0\
    );
\FSM_sequential_fsm_state[0]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_8__11_n_0\,
      I1 => counter(3),
      I2 => counter(4),
      I3 => counter(8),
      I4 => counter(6),
      I5 => \FSM_sequential_fsm_state[2]_i_6__11_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_3__11_n_0\
    );
\FSM_sequential_fsm_state[0]_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => counter(17),
      I1 => counter(19),
      I2 => counter(14),
      I3 => counter(13),
      I4 => fsm_state(0),
      I5 => counter(20),
      O => \FSM_sequential_fsm_state[0]_i_4__11_n_0\
    );
\FSM_sequential_fsm_state[1]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CFF0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__11_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__11_n_0\,
      I2 => fsm_state(0),
      I3 => fsm_state(1),
      I4 => fsm_state(2),
      O => fsm_next_state(1)
    );
\FSM_sequential_fsm_state[2]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3A0A0A0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__11_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__11_n_0\,
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      O => fsm_next_state(2)
    );
\FSM_sequential_fsm_state[2]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_4__11_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_5__11_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_6__11_n_0\,
      I3 => \FSM_sequential_fsm_state[2]_i_7__11_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_8__11_n_0\,
      O => \FSM_sequential_fsm_state[2]_i_2__11_n_0\
    );
\FSM_sequential_fsm_state[2]_i_3__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_9__11_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(7),
      I3 => pwm_counter(3),
      I4 => pwm_counter(4),
      I5 => pwm_counter(5),
      O => \FSM_sequential_fsm_state[2]_i_3__11_n_0\
    );
\FSM_sequential_fsm_state[2]_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(17),
      I1 => counter(14),
      I2 => counter(20),
      I3 => counter(19),
      O => \FSM_sequential_fsm_state[2]_i_4__11_n_0\
    );
\FSM_sequential_fsm_state[2]_i_5__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter(7),
      I1 => counter(5),
      I2 => counter(13),
      I3 => counter(12),
      O => \FSM_sequential_fsm_state[2]_i_5__11_n_0\
    );
\FSM_sequential_fsm_state[2]_i_6__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => counter(0),
      I1 => counter(16),
      I2 => counter(18),
      I3 => counter(2),
      I4 => counter(1),
      O => \FSM_sequential_fsm_state[2]_i_6__11_n_0\
    );
\FSM_sequential_fsm_state[2]_i_7__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(3),
      I1 => counter(4),
      I2 => counter(8),
      I3 => counter(6),
      O => \FSM_sequential_fsm_state[2]_i_7__11_n_0\
    );
\FSM_sequential_fsm_state[2]_i_8__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => counter(9),
      I1 => counter(10),
      I2 => counter(15),
      I3 => counter(11),
      O => \FSM_sequential_fsm_state[2]_i_8__11_n_0\
    );
\FSM_sequential_fsm_state[2]_i_9__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      O => \FSM_sequential_fsm_state[2]_i_9__11_n_0\
    );
\FSM_sequential_fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(0),
      Q => fsm_state(0),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(1),
      Q => fsm_state(1),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(2),
      Q => fsm_state(2),
      R => p_0_in0
    );
\PWM_OUT_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => s_pwm_out0_carry_n_0,
      I1 => fsm_state(0),
      I2 => fsm_state(1),
      I3 => fsm_state(2),
      O => s_pwm_out
    );
PWM_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => s_pwm_out,
      Q => s00_pwm_out(0),
      R => p_0_in0
    );
\counter[0]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => counter(0),
      O => \counter[0]_i_1__11_n_0\
    );
\counter[10]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__11_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__11_n_0\,
      I2 => \counter[20]_i_3__11_n_0\,
      I3 => \counter[20]_i_4__11_n_0\,
      I4 => \counter[20]_i_5__11_n_0\,
      I5 => \counter_reg[12]_i_2__11_n_6\,
      O => \counter[10]_i_1__11_n_0\
    );
\counter[11]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__11_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__11_n_0\,
      I2 => \counter[20]_i_3__11_n_0\,
      I3 => \counter[20]_i_4__11_n_0\,
      I4 => \counter[20]_i_5__11_n_0\,
      I5 => \counter_reg[12]_i_2__11_n_5\,
      O => \counter[11]_i_1__11_n_0\
    );
\counter[12]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__11_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__11_n_0\,
      I2 => \counter[20]_i_3__11_n_0\,
      I3 => \counter[20]_i_4__11_n_0\,
      I4 => \counter[20]_i_5__11_n_0\,
      I5 => \counter_reg[12]_i_2__11_n_4\,
      O => \counter[12]_i_1__11_n_0\
    );
\counter[13]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__11_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__11_n_0\,
      I2 => \counter[20]_i_3__11_n_0\,
      I3 => \counter[20]_i_4__11_n_0\,
      I4 => \counter[20]_i_5__11_n_0\,
      I5 => \counter_reg[16]_i_2__11_n_7\,
      O => \counter[13]_i_1__11_n_0\
    );
\counter[14]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__11_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__11_n_0\,
      I2 => \counter[20]_i_3__11_n_0\,
      I3 => \counter[20]_i_4__11_n_0\,
      I4 => \counter[20]_i_5__11_n_0\,
      I5 => \counter_reg[16]_i_2__11_n_6\,
      O => \counter[14]_i_1__11_n_0\
    );
\counter[15]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__11_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__11_n_0\,
      I2 => \counter[20]_i_3__11_n_0\,
      I3 => \counter[20]_i_4__11_n_0\,
      I4 => \counter[20]_i_5__11_n_0\,
      I5 => \counter_reg[16]_i_2__11_n_5\,
      O => \counter[15]_i_1__11_n_0\
    );
\counter[16]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__11_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__11_n_0\,
      I2 => \counter[20]_i_3__11_n_0\,
      I3 => \counter[20]_i_4__11_n_0\,
      I4 => \counter[20]_i_5__11_n_0\,
      I5 => \counter_reg[16]_i_2__11_n_4\,
      O => \counter[16]_i_1__11_n_0\
    );
\counter[17]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__11_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__11_n_0\,
      I2 => \counter[20]_i_3__11_n_0\,
      I3 => \counter[20]_i_4__11_n_0\,
      I4 => \counter[20]_i_5__11_n_0\,
      I5 => \counter_reg[20]_i_6__11_n_7\,
      O => \counter[17]_i_1__11_n_0\
    );
\counter[18]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__11_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__11_n_0\,
      I2 => \counter[20]_i_3__11_n_0\,
      I3 => \counter[20]_i_4__11_n_0\,
      I4 => \counter[20]_i_5__11_n_0\,
      I5 => \counter_reg[20]_i_6__11_n_6\,
      O => \counter[18]_i_1__11_n_0\
    );
\counter[19]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__11_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__11_n_0\,
      I2 => \counter[20]_i_3__11_n_0\,
      I3 => \counter[20]_i_4__11_n_0\,
      I4 => \counter[20]_i_5__11_n_0\,
      I5 => \counter_reg[20]_i_6__11_n_5\,
      O => \counter[19]_i_1__11_n_0\
    );
\counter[1]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__11_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__11_n_0\,
      I2 => \counter[20]_i_3__11_n_0\,
      I3 => \counter[20]_i_4__11_n_0\,
      I4 => \counter[20]_i_5__11_n_0\,
      I5 => \counter_reg[4]_i_2__11_n_7\,
      O => \counter[1]_i_1__11_n_0\
    );
\counter[20]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__11_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__11_n_0\,
      I2 => \counter[20]_i_3__11_n_0\,
      I3 => \counter[20]_i_4__11_n_0\,
      I4 => \counter[20]_i_5__11_n_0\,
      I5 => \counter_reg[20]_i_6__11_n_4\,
      O => \counter[20]_i_1__11_n_0\
    );
\counter[20]_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_2__11_n_0\
    );
\counter[20]_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0108"
    )
        port map (
      I0 => counter(20),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      I3 => fsm_state(2),
      O => \counter[20]_i_3__11_n_0\
    );
\counter[20]_i_4__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF070FEFFF0F0"
    )
        port map (
      I0 => counter(12),
      I1 => counter(7),
      I2 => \counter[20]_i_7__11_n_0\,
      I3 => counter(14),
      I4 => \counter[20]_i_8__11_n_0\,
      I5 => counter(13),
      O => \counter[20]_i_4__11_n_0\
    );
\counter[20]_i_5__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0070000E00F0"
    )
        port map (
      I0 => counter(19),
      I1 => counter(17),
      I2 => fsm_state(2),
      I3 => fsm_state(0),
      I4 => fsm_state(1),
      I5 => counter(5),
      O => \counter[20]_i_5__11_n_0\
    );
\counter[20]_i_7__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_state(1),
      I1 => fsm_state(0),
      I2 => fsm_state(2),
      O => \counter[20]_i_7__11_n_0\
    );
\counter[20]_i_8__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_8__11_n_0\
    );
\counter[2]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__11_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__11_n_0\,
      I2 => \counter[20]_i_3__11_n_0\,
      I3 => \counter[20]_i_4__11_n_0\,
      I4 => \counter[20]_i_5__11_n_0\,
      I5 => \counter_reg[4]_i_2__11_n_6\,
      O => \counter[2]_i_1__11_n_0\
    );
\counter[3]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__11_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__11_n_0\,
      I2 => \counter[20]_i_3__11_n_0\,
      I3 => \counter[20]_i_4__11_n_0\,
      I4 => \counter[20]_i_5__11_n_0\,
      I5 => \counter_reg[4]_i_2__11_n_5\,
      O => \counter[3]_i_1__11_n_0\
    );
\counter[4]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__11_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__11_n_0\,
      I2 => \counter[20]_i_3__11_n_0\,
      I3 => \counter[20]_i_4__11_n_0\,
      I4 => \counter[20]_i_5__11_n_0\,
      I5 => \counter_reg[4]_i_2__11_n_4\,
      O => \counter[4]_i_1__11_n_0\
    );
\counter[5]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__11_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__11_n_0\,
      I2 => \counter[20]_i_3__11_n_0\,
      I3 => \counter[20]_i_4__11_n_0\,
      I4 => \counter[20]_i_5__11_n_0\,
      I5 => \counter_reg[8]_i_2__11_n_7\,
      O => \counter[5]_i_1__11_n_0\
    );
\counter[6]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__11_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__11_n_0\,
      I2 => \counter[20]_i_3__11_n_0\,
      I3 => \counter[20]_i_4__11_n_0\,
      I4 => \counter[20]_i_5__11_n_0\,
      I5 => \counter_reg[8]_i_2__11_n_6\,
      O => \counter[6]_i_1__11_n_0\
    );
\counter[7]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__11_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__11_n_0\,
      I2 => \counter[20]_i_3__11_n_0\,
      I3 => \counter[20]_i_4__11_n_0\,
      I4 => \counter[20]_i_5__11_n_0\,
      I5 => \counter_reg[8]_i_2__11_n_5\,
      O => \counter[7]_i_1__11_n_0\
    );
\counter[8]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__11_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__11_n_0\,
      I2 => \counter[20]_i_3__11_n_0\,
      I3 => \counter[20]_i_4__11_n_0\,
      I4 => \counter[20]_i_5__11_n_0\,
      I5 => \counter_reg[8]_i_2__11_n_4\,
      O => \counter[8]_i_1__11_n_0\
    );
\counter[9]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__11_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__11_n_0\,
      I2 => \counter[20]_i_3__11_n_0\,
      I3 => \counter[20]_i_4__11_n_0\,
      I4 => \counter[20]_i_5__11_n_0\,
      I5 => \counter_reg[12]_i_2__11_n_7\,
      O => \counter[9]_i_1__11_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[0]_i_1__11_n_0\,
      Q => counter(0),
      R => p_0_in0
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[10]_i_1__11_n_0\,
      Q => counter(10),
      R => p_0_in0
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[11]_i_1__11_n_0\,
      Q => counter(11),
      R => p_0_in0
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[12]_i_1__11_n_0\,
      Q => counter(12),
      R => p_0_in0
    );
\counter_reg[12]_i_2__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_2__11_n_0\,
      CO(3) => \counter_reg[12]_i_2__11_n_0\,
      CO(2) => \counter_reg[12]_i_2__11_n_1\,
      CO(1) => \counter_reg[12]_i_2__11_n_2\,
      CO(0) => \counter_reg[12]_i_2__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_2__11_n_4\,
      O(2) => \counter_reg[12]_i_2__11_n_5\,
      O(1) => \counter_reg[12]_i_2__11_n_6\,
      O(0) => \counter_reg[12]_i_2__11_n_7\,
      S(3 downto 0) => counter(12 downto 9)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[13]_i_1__11_n_0\,
      Q => counter(13),
      R => p_0_in0
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[14]_i_1__11_n_0\,
      Q => counter(14),
      R => p_0_in0
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[15]_i_1__11_n_0\,
      Q => counter(15),
      R => p_0_in0
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[16]_i_1__11_n_0\,
      Q => counter(16),
      R => p_0_in0
    );
\counter_reg[16]_i_2__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_2__11_n_0\,
      CO(3) => \counter_reg[16]_i_2__11_n_0\,
      CO(2) => \counter_reg[16]_i_2__11_n_1\,
      CO(1) => \counter_reg[16]_i_2__11_n_2\,
      CO(0) => \counter_reg[16]_i_2__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_2__11_n_4\,
      O(2) => \counter_reg[16]_i_2__11_n_5\,
      O(1) => \counter_reg[16]_i_2__11_n_6\,
      O(0) => \counter_reg[16]_i_2__11_n_7\,
      S(3 downto 0) => counter(16 downto 13)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[17]_i_1__11_n_0\,
      Q => counter(17),
      R => p_0_in0
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[18]_i_1__11_n_0\,
      Q => counter(18),
      R => p_0_in0
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[19]_i_1__11_n_0\,
      Q => counter(19),
      R => p_0_in0
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[1]_i_1__11_n_0\,
      Q => counter(1),
      R => p_0_in0
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[20]_i_1__11_n_0\,
      Q => counter(20),
      R => p_0_in0
    );
\counter_reg[20]_i_6__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_2__11_n_0\,
      CO(3) => \NLW_counter_reg[20]_i_6__11_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[20]_i_6__11_n_1\,
      CO(1) => \counter_reg[20]_i_6__11_n_2\,
      CO(0) => \counter_reg[20]_i_6__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_6__11_n_4\,
      O(2) => \counter_reg[20]_i_6__11_n_5\,
      O(1) => \counter_reg[20]_i_6__11_n_6\,
      O(0) => \counter_reg[20]_i_6__11_n_7\,
      S(3 downto 0) => counter(20 downto 17)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[2]_i_1__11_n_0\,
      Q => counter(2),
      R => p_0_in0
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[3]_i_1__11_n_0\,
      Q => counter(3),
      R => p_0_in0
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[4]_i_1__11_n_0\,
      Q => counter(4),
      R => p_0_in0
    );
\counter_reg[4]_i_2__11\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[4]_i_2__11_n_0\,
      CO(2) => \counter_reg[4]_i_2__11_n_1\,
      CO(1) => \counter_reg[4]_i_2__11_n_2\,
      CO(0) => \counter_reg[4]_i_2__11_n_3\,
      CYINIT => counter(0),
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_2__11_n_4\,
      O(2) => \counter_reg[4]_i_2__11_n_5\,
      O(1) => \counter_reg[4]_i_2__11_n_6\,
      O(0) => \counter_reg[4]_i_2__11_n_7\,
      S(3 downto 0) => counter(4 downto 1)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[5]_i_1__11_n_0\,
      Q => counter(5),
      R => p_0_in0
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[6]_i_1__11_n_0\,
      Q => counter(6),
      R => p_0_in0
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[7]_i_1__11_n_0\,
      Q => counter(7),
      R => p_0_in0
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[8]_i_1__11_n_0\,
      Q => counter(8),
      R => p_0_in0
    );
\counter_reg[8]_i_2__11\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_2__11_n_0\,
      CO(3) => \counter_reg[8]_i_2__11_n_0\,
      CO(2) => \counter_reg[8]_i_2__11_n_1\,
      CO(1) => \counter_reg[8]_i_2__11_n_2\,
      CO(0) => \counter_reg[8]_i_2__11_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_2__11_n_4\,
      O(2) => \counter_reg[8]_i_2__11_n_5\,
      O(1) => \counter_reg[8]_i_2__11_n_6\,
      O(0) => \counter_reg[8]_i_2__11_n_7\,
      S(3 downto 0) => counter(8 downto 5)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[9]_i_1__11_n_0\,
      Q => counter(9),
      R => p_0_in0
    );
\pwm_counter[0]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_counter(0),
      O => \pwm_counter[0]_i_1__11_n_0\
    );
\pwm_counter[1]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__11_n_0\,
      O => \pwm_counter[1]_i_1__11_n_0\
    );
\pwm_counter[2]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      I3 => \pwm_counter[6]_i_3__11_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__11_n_0\,
      O => \pwm_counter[2]_i_1__11_n_0\
    );
\pwm_counter[3]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => pwm_counter(2),
      I1 => pwm_counter(0),
      I2 => pwm_counter(1),
      I3 => pwm_counter(3),
      I4 => \pwm_counter[6]_i_3__11_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__11_n_0\,
      O => \pwm_counter[3]_i_1__11_n_0\
    );
\pwm_counter[4]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__11_n_0\,
      I1 => pwm_counter(4),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__11_n_0\,
      O => \pwm_counter[4]_i_1__11_n_0\
    );
\pwm_counter[5]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(4),
      I1 => \pwm_counter[6]_i_2__11_n_0\,
      I2 => pwm_counter(5),
      I3 => \pwm_counter[6]_i_3__11_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__11_n_0\,
      O => \pwm_counter[5]_i_1__11_n_0\
    );
\pwm_counter[6]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__11_n_0\,
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_counter(6),
      I4 => \pwm_counter[6]_i_3__11_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__11_n_0\,
      O => \pwm_counter[6]_i_1__11_n_0\
    );
\pwm_counter[6]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_counter(2),
      I2 => pwm_counter(0),
      I3 => pwm_counter(1),
      O => \pwm_counter[6]_i_2__11_n_0\
    );
\pwm_counter[6]_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \pwm_counter[6]_i_3__11_n_0\
    );
\pwm_counter[7]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F33FF"
    )
        port map (
      I0 => \pwm_counter[7]_i_3__11_n_0\,
      I1 => fsm_state(1),
      I2 => \FSM_sequential_fsm_state[2]_i_3__11_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      O => pwm_counter_next
    );
\pwm_counter[7]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => data0(7),
      I1 => fsm_state(2),
      I2 => fsm_state(1),
      I3 => fsm_state(0),
      I4 => \FSM_sequential_fsm_state[2]_i_3__11_n_0\,
      O => \pwm_counter[7]_i_2__11_n_0\
    );
\pwm_counter[7]_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(8),
      I4 => \pwm_step_counter[9]_i_2__11_n_0\,
      O => \pwm_counter[7]_i_3__11_n_0\
    );
\pwm_counter[7]_i_4__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__11_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(5),
      I3 => pwm_counter(4),
      I4 => pwm_counter(7),
      O => data0(7)
    );
\pwm_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[0]_i_1__11_n_0\,
      Q => pwm_counter(0),
      R => p_0_in0
    );
\pwm_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[1]_i_1__11_n_0\,
      Q => pwm_counter(1),
      R => p_0_in0
    );
\pwm_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[2]_i_1__11_n_0\,
      Q => pwm_counter(2),
      R => p_0_in0
    );
\pwm_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[3]_i_1__11_n_0\,
      Q => pwm_counter(3),
      R => p_0_in0
    );
\pwm_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[4]_i_1__11_n_0\,
      Q => pwm_counter(4),
      R => p_0_in0
    );
\pwm_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[5]_i_1__11_n_0\,
      Q => pwm_counter(5),
      R => p_0_in0
    );
\pwm_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[6]_i_1__11_n_0\,
      Q => pwm_counter(6),
      R => p_0_in0
    );
\pwm_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[7]_i_2__11_n_0\,
      Q => pwm_counter(7),
      R => p_0_in0
    );
\pwm_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => pwm_in(0),
      R => p_0_in0
    );
\pwm_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => pwm_in(1),
      R => '0'
    );
\pwm_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => pwm_in(2),
      R => '0'
    );
\pwm_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => pwm_in(3),
      R => '0'
    );
\pwm_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(3),
      Q => pwm_in(4),
      R => '0'
    );
\pwm_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(4),
      Q => pwm_in(5),
      R => '0'
    );
\pwm_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(5),
      Q => pwm_in(6),
      R => '0'
    );
\pwm_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(6),
      Q => pwm_in(7),
      R => '0'
    );
\pwm_step_counter[0]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_step_counter(0),
      O => \pwm_step_counter[0]_i_1__11_n_0\
    );
\pwm_step_counter[1]_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__11_n_0\,
      I1 => pwm_step_counter(1),
      I2 => pwm_step_counter(0),
      O => \pwm_step_counter[1]_i_1__11_n_0\
    );
\pwm_step_counter[2]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__11_n_0\,
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      O => \pwm_step_counter[2]_i_1__11_n_0\
    );
\pwm_step_counter[3]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__11_n_0\,
      I1 => pwm_step_counter(3),
      I2 => pwm_step_counter(1),
      I3 => pwm_step_counter(0),
      I4 => pwm_step_counter(2),
      O => \pwm_step_counter[3]_i_1__11_n_0\
    );
\pwm_step_counter[4]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__11_n_0\,
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(3),
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[4]_i_1__11_n_0\
    );
\pwm_step_counter[5]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__11_n_0\,
      I1 => pwm_step_counter(5),
      I2 => \pwm_step_counter[7]_i_3__11_n_0\,
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[5]_i_1__11_n_0\
    );
\pwm_step_counter[6]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__11_n_0\,
      I1 => pwm_step_counter(6),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(5),
      I5 => \pwm_step_counter[7]_i_4__11_n_0\,
      O => \pwm_step_counter[6]_i_1__11_n_0\
    );
\pwm_step_counter[7]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888288888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__11_n_0\,
      I1 => pwm_step_counter(7),
      I2 => \pwm_step_counter[7]_i_3__11_n_0\,
      I3 => pwm_step_counter(6),
      I4 => \pwm_step_counter[7]_i_4__11_n_0\,
      I5 => pwm_step_counter(5),
      O => \pwm_step_counter[7]_i_1__11_n_0\
    );
\pwm_step_counter[7]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000000"
    )
        port map (
      I0 => \pwm_step_counter[9]_i_2__11_n_0\,
      I1 => pwm_step_counter(8),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_counter[6]_i_3__11_n_0\,
      O => \pwm_step_counter[7]_i_2__11_n_0\
    );
\pwm_step_counter[7]_i_3__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      O => \pwm_step_counter[7]_i_3__11_n_0\
    );
\pwm_step_counter[7]_i_4__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_step_counter(1),
      I1 => pwm_step_counter(0),
      I2 => pwm_step_counter(2),
      O => \pwm_step_counter[7]_i_4__11_n_0\
    );
\pwm_step_counter[8]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00AA0A020"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__11_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(8),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_step_counter[9]_i_2__11_n_0\,
      O => \pwm_step_counter[8]_i_1__11_n_0\
    );
\pwm_step_counter[9]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828808888"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__11_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(8),
      I5 => \pwm_step_counter[9]_i_2__11_n_0\,
      O => \pwm_step_counter[9]_i_1__11_n_0\
    );
\pwm_step_counter[9]_i_2__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => pwm_step_counter(6),
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      I4 => pwm_step_counter(5),
      I5 => pwm_step_counter(7),
      O => \pwm_step_counter[9]_i_2__11_n_0\
    );
\pwm_step_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[0]_i_1__11_n_0\,
      Q => pwm_step_counter(0),
      R => p_0_in0
    );
\pwm_step_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[1]_i_1__11_n_0\,
      Q => pwm_step_counter(1),
      R => p_0_in0
    );
\pwm_step_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[2]_i_1__11_n_0\,
      Q => pwm_step_counter(2),
      R => p_0_in0
    );
\pwm_step_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[3]_i_1__11_n_0\,
      Q => pwm_step_counter(3),
      R => p_0_in0
    );
\pwm_step_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[4]_i_1__11_n_0\,
      Q => pwm_step_counter(4),
      R => p_0_in0
    );
\pwm_step_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[5]_i_1__11_n_0\,
      Q => pwm_step_counter(5),
      R => p_0_in0
    );
\pwm_step_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[6]_i_1__11_n_0\,
      Q => pwm_step_counter(6),
      R => p_0_in0
    );
\pwm_step_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[7]_i_1__11_n_0\,
      Q => pwm_step_counter(7),
      R => p_0_in0
    );
\pwm_step_counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[8]_i_1__11_n_0\,
      Q => pwm_step_counter(8),
      R => p_0_in0
    );
\pwm_step_counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[9]_i_1__11_n_0\,
      Q => pwm_step_counter(9),
      R => p_0_in0
    );
s_pwm_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => s_pwm_out0_carry_n_0,
      CO(2) => s_pwm_out0_carry_n_1,
      CO(1) => s_pwm_out0_carry_n_2,
      CO(0) => s_pwm_out0_carry_n_3,
      CYINIT => '0',
      DI(3) => \s_pwm_out0_carry_i_1__11_n_0\,
      DI(2) => \s_pwm_out0_carry_i_2__11_n_0\,
      DI(1) => \s_pwm_out0_carry_i_3__11_n_0\,
      DI(0) => \s_pwm_out0_carry_i_4__11_n_0\,
      O(3 downto 0) => NLW_s_pwm_out0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \s_pwm_out0_carry_i_5__11_n_0\,
      S(2) => \s_pwm_out0_carry_i_6__11_n_0\,
      S(1) => \s_pwm_out0_carry_i_7__11_n_0\,
      S(0) => \s_pwm_out0_carry_i_8__11_n_0\
    );
\s_pwm_out0_carry_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(7),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_counter(6),
      O => \s_pwm_out0_carry_i_1__11_n_0\
    );
\s_pwm_out0_carry_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B0A"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_in(4),
      O => \s_pwm_out0_carry_i_2__11_n_0\
    );
\s_pwm_out0_carry_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(3),
      I1 => pwm_counter(3),
      I2 => pwm_in(2),
      I3 => pwm_counter(2),
      O => \s_pwm_out0_carry_i_3__11_n_0\
    );
\s_pwm_out0_carry_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(1),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_counter(0),
      O => \s_pwm_out0_carry_i_4__11_n_0\
    );
\s_pwm_out0_carry_i_5__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(6),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_in(7),
      O => \s_pwm_out0_carry_i_5__11_n_0\
    );
\s_pwm_out0_carry_i_6__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(5),
      I2 => pwm_in(4),
      I3 => pwm_counter(4),
      O => \s_pwm_out0_carry_i_6__11_n_0\
    );
\s_pwm_out0_carry_i_7__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_in(3),
      I2 => pwm_counter(2),
      I3 => pwm_in(2),
      O => \s_pwm_out0_carry_i_7__11_n_0\
    );
\s_pwm_out0_carry_i_8__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_in(1),
      O => \s_pwm_out0_carry_i_8__11_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_servo_pwm_generator_12 is
  port (
    s00_pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_servo_pwm_generator_12 : entity is "servo_pwm_generator";
end design_1_axi_ikinematics_0_0_servo_pwm_generator_12;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_servo_pwm_generator_12 is
  signal \FSM_sequential_fsm_state[0]_i_2__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_3__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_4__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_2__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_3__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_4__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_5__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_6__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_7__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_8__10_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_9__10_n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \counter[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter[10]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter[11]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter[12]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter[13]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter[14]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter[15]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter[16]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter[17]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter[18]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter[19]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter[20]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter[20]_i_2__10_n_0\ : STD_LOGIC;
  signal \counter[20]_i_3__10_n_0\ : STD_LOGIC;
  signal \counter[20]_i_4__10_n_0\ : STD_LOGIC;
  signal \counter[20]_i_5__10_n_0\ : STD_LOGIC;
  signal \counter[20]_i_7__10_n_0\ : STD_LOGIC;
  signal \counter[20]_i_8__10_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter[8]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter[9]_i_1__10_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__10_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__10_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__10_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__10_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__10_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__10_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__10_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__10_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__10_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__10_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__10_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__10_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__10_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__10_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__10_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__10_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__10_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__10_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__10_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__10_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__10_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__10_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__10_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__10_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__10_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__10_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__10_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__10_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__10_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__10_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__10_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__10_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__10_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__10_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__10_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__10_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__10_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__10_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__10_n_7\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal fsm_next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fsm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pwm_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pwm_counter[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \pwm_counter[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \pwm_counter[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \pwm_counter[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \pwm_counter[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \pwm_counter[5]_i_1__10_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_1__10_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_2__10_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_3__10_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_2__10_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_3__10_n_0\ : STD_LOGIC;
  signal pwm_counter_next : STD_LOGIC;
  signal pwm_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pwm_step_counter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \pwm_step_counter[0]_i_1__10_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[1]_i_1__10_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[2]_i_1__10_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[3]_i_1__10_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[4]_i_1__10_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[5]_i_1__10_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[6]_i_1__10_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_1__10_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_2__10_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_3__10_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_4__10_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[8]_i_1__10_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_1__10_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_2__10_n_0\ : STD_LOGIC;
  signal s_pwm_out : STD_LOGIC;
  signal \s_pwm_out0_carry_i_1__10_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_2__10_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_3__10_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_4__10_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_5__10_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_6__10_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_7__10_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_8__10_n_0\ : STD_LOGIC;
  signal s_pwm_out0_carry_n_0 : STD_LOGIC;
  signal s_pwm_out0_carry_n_1 : STD_LOGIC;
  signal s_pwm_out0_carry_n_2 : STD_LOGIC;
  signal s_pwm_out0_carry_n_3 : STD_LOGIC;
  signal \NLW_counter_reg[20]_i_6__10_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_s_pwm_out0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[1]_i_1__11\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_1__11\ : label is "soft_lutpair674";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_9__10\ : label is "soft_lutpair672";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[0]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[1]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[2]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute SOFT_HLUTNM of \PWM_OUT_i_1__11\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \counter[0]_i_1__10\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \counter[20]_i_2__10\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \counter[20]_i_3__10\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \counter[20]_i_7__10\ : label is "soft_lutpair680";
  attribute SOFT_HLUTNM of \counter[20]_i_8__10\ : label is "soft_lutpair679";
  attribute SOFT_HLUTNM of \pwm_counter[0]_i_1__10\ : label is "soft_lutpair677";
  attribute SOFT_HLUTNM of \pwm_counter[2]_i_1__10\ : label is "soft_lutpair672";
  attribute SOFT_HLUTNM of \pwm_counter[6]_i_3__10\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_2__10\ : label is "soft_lutpair673";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_3__10\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \pwm_step_counter[0]_i_1__10\ : label is "soft_lutpair678";
  attribute SOFT_HLUTNM of \pwm_step_counter[1]_i_1__10\ : label is "soft_lutpair681";
  attribute SOFT_HLUTNM of \pwm_step_counter[2]_i_1__10\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \pwm_step_counter[3]_i_1__10\ : label is "soft_lutpair675";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_3__10\ : label is "soft_lutpair676";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_4__10\ : label is "soft_lutpair681";
begin
\FSM_sequential_fsm_state[0]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F22222222222FF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[0]_i_2__10_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__10_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_3__10_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      I5 => fsm_state(1),
      O => fsm_next_state(0)
    );
\FSM_sequential_fsm_state[0]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => counter(12),
      I1 => fsm_state(2),
      I2 => counter(5),
      I3 => counter(7),
      I4 => \FSM_sequential_fsm_state[0]_i_4__10_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_2__10_n_0\
    );
\FSM_sequential_fsm_state[0]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_8__10_n_0\,
      I1 => counter(3),
      I2 => counter(4),
      I3 => counter(8),
      I4 => counter(6),
      I5 => \FSM_sequential_fsm_state[2]_i_6__10_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_3__10_n_0\
    );
\FSM_sequential_fsm_state[0]_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => counter(17),
      I1 => counter(19),
      I2 => counter(14),
      I3 => counter(13),
      I4 => fsm_state(0),
      I5 => counter(20),
      O => \FSM_sequential_fsm_state[0]_i_4__10_n_0\
    );
\FSM_sequential_fsm_state[1]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CFF0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__10_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__10_n_0\,
      I2 => fsm_state(0),
      I3 => fsm_state(1),
      I4 => fsm_state(2),
      O => fsm_next_state(1)
    );
\FSM_sequential_fsm_state[2]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3A0A0A0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__10_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__10_n_0\,
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      O => fsm_next_state(2)
    );
\FSM_sequential_fsm_state[2]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_4__10_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_5__10_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_6__10_n_0\,
      I3 => \FSM_sequential_fsm_state[2]_i_7__10_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_8__10_n_0\,
      O => \FSM_sequential_fsm_state[2]_i_2__10_n_0\
    );
\FSM_sequential_fsm_state[2]_i_3__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_9__10_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(7),
      I3 => pwm_counter(3),
      I4 => pwm_counter(4),
      I5 => pwm_counter(5),
      O => \FSM_sequential_fsm_state[2]_i_3__10_n_0\
    );
\FSM_sequential_fsm_state[2]_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(17),
      I1 => counter(14),
      I2 => counter(20),
      I3 => counter(19),
      O => \FSM_sequential_fsm_state[2]_i_4__10_n_0\
    );
\FSM_sequential_fsm_state[2]_i_5__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter(7),
      I1 => counter(5),
      I2 => counter(13),
      I3 => counter(12),
      O => \FSM_sequential_fsm_state[2]_i_5__10_n_0\
    );
\FSM_sequential_fsm_state[2]_i_6__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => counter(0),
      I1 => counter(16),
      I2 => counter(18),
      I3 => counter(2),
      I4 => counter(1),
      O => \FSM_sequential_fsm_state[2]_i_6__10_n_0\
    );
\FSM_sequential_fsm_state[2]_i_7__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(3),
      I1 => counter(4),
      I2 => counter(8),
      I3 => counter(6),
      O => \FSM_sequential_fsm_state[2]_i_7__10_n_0\
    );
\FSM_sequential_fsm_state[2]_i_8__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => counter(9),
      I1 => counter(10),
      I2 => counter(15),
      I3 => counter(11),
      O => \FSM_sequential_fsm_state[2]_i_8__10_n_0\
    );
\FSM_sequential_fsm_state[2]_i_9__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      O => \FSM_sequential_fsm_state[2]_i_9__10_n_0\
    );
\FSM_sequential_fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(0),
      Q => fsm_state(0),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(1),
      Q => fsm_state(1),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(2),
      Q => fsm_state(2),
      R => p_0_in0
    );
\PWM_OUT_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => s_pwm_out0_carry_n_0,
      I1 => fsm_state(0),
      I2 => fsm_state(1),
      I3 => fsm_state(2),
      O => s_pwm_out
    );
PWM_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => s_pwm_out,
      Q => s00_pwm_out(0),
      R => p_0_in0
    );
\counter[0]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => counter(0),
      O => \counter[0]_i_1__10_n_0\
    );
\counter[10]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__10_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__10_n_0\,
      I2 => \counter[20]_i_3__10_n_0\,
      I3 => \counter[20]_i_4__10_n_0\,
      I4 => \counter[20]_i_5__10_n_0\,
      I5 => \counter_reg[12]_i_2__10_n_6\,
      O => \counter[10]_i_1__10_n_0\
    );
\counter[11]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__10_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__10_n_0\,
      I2 => \counter[20]_i_3__10_n_0\,
      I3 => \counter[20]_i_4__10_n_0\,
      I4 => \counter[20]_i_5__10_n_0\,
      I5 => \counter_reg[12]_i_2__10_n_5\,
      O => \counter[11]_i_1__10_n_0\
    );
\counter[12]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__10_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__10_n_0\,
      I2 => \counter[20]_i_3__10_n_0\,
      I3 => \counter[20]_i_4__10_n_0\,
      I4 => \counter[20]_i_5__10_n_0\,
      I5 => \counter_reg[12]_i_2__10_n_4\,
      O => \counter[12]_i_1__10_n_0\
    );
\counter[13]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__10_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__10_n_0\,
      I2 => \counter[20]_i_3__10_n_0\,
      I3 => \counter[20]_i_4__10_n_0\,
      I4 => \counter[20]_i_5__10_n_0\,
      I5 => \counter_reg[16]_i_2__10_n_7\,
      O => \counter[13]_i_1__10_n_0\
    );
\counter[14]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__10_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__10_n_0\,
      I2 => \counter[20]_i_3__10_n_0\,
      I3 => \counter[20]_i_4__10_n_0\,
      I4 => \counter[20]_i_5__10_n_0\,
      I5 => \counter_reg[16]_i_2__10_n_6\,
      O => \counter[14]_i_1__10_n_0\
    );
\counter[15]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__10_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__10_n_0\,
      I2 => \counter[20]_i_3__10_n_0\,
      I3 => \counter[20]_i_4__10_n_0\,
      I4 => \counter[20]_i_5__10_n_0\,
      I5 => \counter_reg[16]_i_2__10_n_5\,
      O => \counter[15]_i_1__10_n_0\
    );
\counter[16]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__10_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__10_n_0\,
      I2 => \counter[20]_i_3__10_n_0\,
      I3 => \counter[20]_i_4__10_n_0\,
      I4 => \counter[20]_i_5__10_n_0\,
      I5 => \counter_reg[16]_i_2__10_n_4\,
      O => \counter[16]_i_1__10_n_0\
    );
\counter[17]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__10_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__10_n_0\,
      I2 => \counter[20]_i_3__10_n_0\,
      I3 => \counter[20]_i_4__10_n_0\,
      I4 => \counter[20]_i_5__10_n_0\,
      I5 => \counter_reg[20]_i_6__10_n_7\,
      O => \counter[17]_i_1__10_n_0\
    );
\counter[18]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__10_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__10_n_0\,
      I2 => \counter[20]_i_3__10_n_0\,
      I3 => \counter[20]_i_4__10_n_0\,
      I4 => \counter[20]_i_5__10_n_0\,
      I5 => \counter_reg[20]_i_6__10_n_6\,
      O => \counter[18]_i_1__10_n_0\
    );
\counter[19]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__10_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__10_n_0\,
      I2 => \counter[20]_i_3__10_n_0\,
      I3 => \counter[20]_i_4__10_n_0\,
      I4 => \counter[20]_i_5__10_n_0\,
      I5 => \counter_reg[20]_i_6__10_n_5\,
      O => \counter[19]_i_1__10_n_0\
    );
\counter[1]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__10_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__10_n_0\,
      I2 => \counter[20]_i_3__10_n_0\,
      I3 => \counter[20]_i_4__10_n_0\,
      I4 => \counter[20]_i_5__10_n_0\,
      I5 => \counter_reg[4]_i_2__10_n_7\,
      O => \counter[1]_i_1__10_n_0\
    );
\counter[20]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__10_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__10_n_0\,
      I2 => \counter[20]_i_3__10_n_0\,
      I3 => \counter[20]_i_4__10_n_0\,
      I4 => \counter[20]_i_5__10_n_0\,
      I5 => \counter_reg[20]_i_6__10_n_4\,
      O => \counter[20]_i_1__10_n_0\
    );
\counter[20]_i_2__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_2__10_n_0\
    );
\counter[20]_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0108"
    )
        port map (
      I0 => counter(20),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      I3 => fsm_state(2),
      O => \counter[20]_i_3__10_n_0\
    );
\counter[20]_i_4__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF070FEFFF0F0"
    )
        port map (
      I0 => counter(12),
      I1 => counter(7),
      I2 => \counter[20]_i_7__10_n_0\,
      I3 => counter(14),
      I4 => \counter[20]_i_8__10_n_0\,
      I5 => counter(13),
      O => \counter[20]_i_4__10_n_0\
    );
\counter[20]_i_5__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0070000E00F0"
    )
        port map (
      I0 => counter(19),
      I1 => counter(17),
      I2 => fsm_state(2),
      I3 => fsm_state(0),
      I4 => fsm_state(1),
      I5 => counter(5),
      O => \counter[20]_i_5__10_n_0\
    );
\counter[20]_i_7__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_state(1),
      I1 => fsm_state(0),
      I2 => fsm_state(2),
      O => \counter[20]_i_7__10_n_0\
    );
\counter[20]_i_8__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_8__10_n_0\
    );
\counter[2]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__10_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__10_n_0\,
      I2 => \counter[20]_i_3__10_n_0\,
      I3 => \counter[20]_i_4__10_n_0\,
      I4 => \counter[20]_i_5__10_n_0\,
      I5 => \counter_reg[4]_i_2__10_n_6\,
      O => \counter[2]_i_1__10_n_0\
    );
\counter[3]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__10_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__10_n_0\,
      I2 => \counter[20]_i_3__10_n_0\,
      I3 => \counter[20]_i_4__10_n_0\,
      I4 => \counter[20]_i_5__10_n_0\,
      I5 => \counter_reg[4]_i_2__10_n_5\,
      O => \counter[3]_i_1__10_n_0\
    );
\counter[4]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__10_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__10_n_0\,
      I2 => \counter[20]_i_3__10_n_0\,
      I3 => \counter[20]_i_4__10_n_0\,
      I4 => \counter[20]_i_5__10_n_0\,
      I5 => \counter_reg[4]_i_2__10_n_4\,
      O => \counter[4]_i_1__10_n_0\
    );
\counter[5]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__10_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__10_n_0\,
      I2 => \counter[20]_i_3__10_n_0\,
      I3 => \counter[20]_i_4__10_n_0\,
      I4 => \counter[20]_i_5__10_n_0\,
      I5 => \counter_reg[8]_i_2__10_n_7\,
      O => \counter[5]_i_1__10_n_0\
    );
\counter[6]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__10_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__10_n_0\,
      I2 => \counter[20]_i_3__10_n_0\,
      I3 => \counter[20]_i_4__10_n_0\,
      I4 => \counter[20]_i_5__10_n_0\,
      I5 => \counter_reg[8]_i_2__10_n_6\,
      O => \counter[6]_i_1__10_n_0\
    );
\counter[7]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__10_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__10_n_0\,
      I2 => \counter[20]_i_3__10_n_0\,
      I3 => \counter[20]_i_4__10_n_0\,
      I4 => \counter[20]_i_5__10_n_0\,
      I5 => \counter_reg[8]_i_2__10_n_5\,
      O => \counter[7]_i_1__10_n_0\
    );
\counter[8]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__10_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__10_n_0\,
      I2 => \counter[20]_i_3__10_n_0\,
      I3 => \counter[20]_i_4__10_n_0\,
      I4 => \counter[20]_i_5__10_n_0\,
      I5 => \counter_reg[8]_i_2__10_n_4\,
      O => \counter[8]_i_1__10_n_0\
    );
\counter[9]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__10_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__10_n_0\,
      I2 => \counter[20]_i_3__10_n_0\,
      I3 => \counter[20]_i_4__10_n_0\,
      I4 => \counter[20]_i_5__10_n_0\,
      I5 => \counter_reg[12]_i_2__10_n_7\,
      O => \counter[9]_i_1__10_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[0]_i_1__10_n_0\,
      Q => counter(0),
      R => p_0_in0
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[10]_i_1__10_n_0\,
      Q => counter(10),
      R => p_0_in0
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[11]_i_1__10_n_0\,
      Q => counter(11),
      R => p_0_in0
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[12]_i_1__10_n_0\,
      Q => counter(12),
      R => p_0_in0
    );
\counter_reg[12]_i_2__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_2__10_n_0\,
      CO(3) => \counter_reg[12]_i_2__10_n_0\,
      CO(2) => \counter_reg[12]_i_2__10_n_1\,
      CO(1) => \counter_reg[12]_i_2__10_n_2\,
      CO(0) => \counter_reg[12]_i_2__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_2__10_n_4\,
      O(2) => \counter_reg[12]_i_2__10_n_5\,
      O(1) => \counter_reg[12]_i_2__10_n_6\,
      O(0) => \counter_reg[12]_i_2__10_n_7\,
      S(3 downto 0) => counter(12 downto 9)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[13]_i_1__10_n_0\,
      Q => counter(13),
      R => p_0_in0
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[14]_i_1__10_n_0\,
      Q => counter(14),
      R => p_0_in0
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[15]_i_1__10_n_0\,
      Q => counter(15),
      R => p_0_in0
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[16]_i_1__10_n_0\,
      Q => counter(16),
      R => p_0_in0
    );
\counter_reg[16]_i_2__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_2__10_n_0\,
      CO(3) => \counter_reg[16]_i_2__10_n_0\,
      CO(2) => \counter_reg[16]_i_2__10_n_1\,
      CO(1) => \counter_reg[16]_i_2__10_n_2\,
      CO(0) => \counter_reg[16]_i_2__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_2__10_n_4\,
      O(2) => \counter_reg[16]_i_2__10_n_5\,
      O(1) => \counter_reg[16]_i_2__10_n_6\,
      O(0) => \counter_reg[16]_i_2__10_n_7\,
      S(3 downto 0) => counter(16 downto 13)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[17]_i_1__10_n_0\,
      Q => counter(17),
      R => p_0_in0
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[18]_i_1__10_n_0\,
      Q => counter(18),
      R => p_0_in0
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[19]_i_1__10_n_0\,
      Q => counter(19),
      R => p_0_in0
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[1]_i_1__10_n_0\,
      Q => counter(1),
      R => p_0_in0
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[20]_i_1__10_n_0\,
      Q => counter(20),
      R => p_0_in0
    );
\counter_reg[20]_i_6__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_2__10_n_0\,
      CO(3) => \NLW_counter_reg[20]_i_6__10_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[20]_i_6__10_n_1\,
      CO(1) => \counter_reg[20]_i_6__10_n_2\,
      CO(0) => \counter_reg[20]_i_6__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_6__10_n_4\,
      O(2) => \counter_reg[20]_i_6__10_n_5\,
      O(1) => \counter_reg[20]_i_6__10_n_6\,
      O(0) => \counter_reg[20]_i_6__10_n_7\,
      S(3 downto 0) => counter(20 downto 17)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[2]_i_1__10_n_0\,
      Q => counter(2),
      R => p_0_in0
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[3]_i_1__10_n_0\,
      Q => counter(3),
      R => p_0_in0
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[4]_i_1__10_n_0\,
      Q => counter(4),
      R => p_0_in0
    );
\counter_reg[4]_i_2__10\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[4]_i_2__10_n_0\,
      CO(2) => \counter_reg[4]_i_2__10_n_1\,
      CO(1) => \counter_reg[4]_i_2__10_n_2\,
      CO(0) => \counter_reg[4]_i_2__10_n_3\,
      CYINIT => counter(0),
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_2__10_n_4\,
      O(2) => \counter_reg[4]_i_2__10_n_5\,
      O(1) => \counter_reg[4]_i_2__10_n_6\,
      O(0) => \counter_reg[4]_i_2__10_n_7\,
      S(3 downto 0) => counter(4 downto 1)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[5]_i_1__10_n_0\,
      Q => counter(5),
      R => p_0_in0
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[6]_i_1__10_n_0\,
      Q => counter(6),
      R => p_0_in0
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[7]_i_1__10_n_0\,
      Q => counter(7),
      R => p_0_in0
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[8]_i_1__10_n_0\,
      Q => counter(8),
      R => p_0_in0
    );
\counter_reg[8]_i_2__10\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_2__10_n_0\,
      CO(3) => \counter_reg[8]_i_2__10_n_0\,
      CO(2) => \counter_reg[8]_i_2__10_n_1\,
      CO(1) => \counter_reg[8]_i_2__10_n_2\,
      CO(0) => \counter_reg[8]_i_2__10_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_2__10_n_4\,
      O(2) => \counter_reg[8]_i_2__10_n_5\,
      O(1) => \counter_reg[8]_i_2__10_n_6\,
      O(0) => \counter_reg[8]_i_2__10_n_7\,
      S(3 downto 0) => counter(8 downto 5)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[9]_i_1__10_n_0\,
      Q => counter(9),
      R => p_0_in0
    );
\pwm_counter[0]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_counter(0),
      O => \pwm_counter[0]_i_1__10_n_0\
    );
\pwm_counter[1]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__10_n_0\,
      O => \pwm_counter[1]_i_1__10_n_0\
    );
\pwm_counter[2]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      I3 => \pwm_counter[6]_i_3__10_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__10_n_0\,
      O => \pwm_counter[2]_i_1__10_n_0\
    );
\pwm_counter[3]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => pwm_counter(2),
      I1 => pwm_counter(0),
      I2 => pwm_counter(1),
      I3 => pwm_counter(3),
      I4 => \pwm_counter[6]_i_3__10_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__10_n_0\,
      O => \pwm_counter[3]_i_1__10_n_0\
    );
\pwm_counter[4]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__10_n_0\,
      I1 => pwm_counter(4),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__10_n_0\,
      O => \pwm_counter[4]_i_1__10_n_0\
    );
\pwm_counter[5]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(4),
      I1 => \pwm_counter[6]_i_2__10_n_0\,
      I2 => pwm_counter(5),
      I3 => \pwm_counter[6]_i_3__10_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__10_n_0\,
      O => \pwm_counter[5]_i_1__10_n_0\
    );
\pwm_counter[6]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__10_n_0\,
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_counter(6),
      I4 => \pwm_counter[6]_i_3__10_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__10_n_0\,
      O => \pwm_counter[6]_i_1__10_n_0\
    );
\pwm_counter[6]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_counter(2),
      I2 => pwm_counter(0),
      I3 => pwm_counter(1),
      O => \pwm_counter[6]_i_2__10_n_0\
    );
\pwm_counter[6]_i_3__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \pwm_counter[6]_i_3__10_n_0\
    );
\pwm_counter[7]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F33FF"
    )
        port map (
      I0 => \pwm_counter[7]_i_3__10_n_0\,
      I1 => fsm_state(1),
      I2 => \FSM_sequential_fsm_state[2]_i_3__10_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      O => pwm_counter_next
    );
\pwm_counter[7]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => data0(7),
      I1 => fsm_state(2),
      I2 => fsm_state(1),
      I3 => fsm_state(0),
      I4 => \FSM_sequential_fsm_state[2]_i_3__10_n_0\,
      O => \pwm_counter[7]_i_2__10_n_0\
    );
\pwm_counter[7]_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(8),
      I4 => \pwm_step_counter[9]_i_2__10_n_0\,
      O => \pwm_counter[7]_i_3__10_n_0\
    );
\pwm_counter[7]_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__10_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(5),
      I3 => pwm_counter(4),
      I4 => pwm_counter(7),
      O => data0(7)
    );
\pwm_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[0]_i_1__10_n_0\,
      Q => pwm_counter(0),
      R => p_0_in0
    );
\pwm_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[1]_i_1__10_n_0\,
      Q => pwm_counter(1),
      R => p_0_in0
    );
\pwm_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[2]_i_1__10_n_0\,
      Q => pwm_counter(2),
      R => p_0_in0
    );
\pwm_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[3]_i_1__10_n_0\,
      Q => pwm_counter(3),
      R => p_0_in0
    );
\pwm_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[4]_i_1__10_n_0\,
      Q => pwm_counter(4),
      R => p_0_in0
    );
\pwm_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[5]_i_1__10_n_0\,
      Q => pwm_counter(5),
      R => p_0_in0
    );
\pwm_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[6]_i_1__10_n_0\,
      Q => pwm_counter(6),
      R => p_0_in0
    );
\pwm_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[7]_i_2__10_n_0\,
      Q => pwm_counter(7),
      R => p_0_in0
    );
\pwm_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => pwm_in(0),
      R => p_0_in0
    );
\pwm_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => pwm_in(1),
      R => '0'
    );
\pwm_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => pwm_in(2),
      R => '0'
    );
\pwm_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => pwm_in(3),
      R => '0'
    );
\pwm_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(3),
      Q => pwm_in(4),
      R => '0'
    );
\pwm_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(4),
      Q => pwm_in(5),
      R => '0'
    );
\pwm_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(5),
      Q => pwm_in(6),
      R => '0'
    );
\pwm_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(6),
      Q => pwm_in(7),
      R => '0'
    );
\pwm_step_counter[0]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_step_counter(0),
      O => \pwm_step_counter[0]_i_1__10_n_0\
    );
\pwm_step_counter[1]_i_1__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__10_n_0\,
      I1 => pwm_step_counter(1),
      I2 => pwm_step_counter(0),
      O => \pwm_step_counter[1]_i_1__10_n_0\
    );
\pwm_step_counter[2]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__10_n_0\,
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      O => \pwm_step_counter[2]_i_1__10_n_0\
    );
\pwm_step_counter[3]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__10_n_0\,
      I1 => pwm_step_counter(3),
      I2 => pwm_step_counter(1),
      I3 => pwm_step_counter(0),
      I4 => pwm_step_counter(2),
      O => \pwm_step_counter[3]_i_1__10_n_0\
    );
\pwm_step_counter[4]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__10_n_0\,
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(3),
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[4]_i_1__10_n_0\
    );
\pwm_step_counter[5]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__10_n_0\,
      I1 => pwm_step_counter(5),
      I2 => \pwm_step_counter[7]_i_3__10_n_0\,
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[5]_i_1__10_n_0\
    );
\pwm_step_counter[6]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__10_n_0\,
      I1 => pwm_step_counter(6),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(5),
      I5 => \pwm_step_counter[7]_i_4__10_n_0\,
      O => \pwm_step_counter[6]_i_1__10_n_0\
    );
\pwm_step_counter[7]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888288888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__10_n_0\,
      I1 => pwm_step_counter(7),
      I2 => \pwm_step_counter[7]_i_3__10_n_0\,
      I3 => pwm_step_counter(6),
      I4 => \pwm_step_counter[7]_i_4__10_n_0\,
      I5 => pwm_step_counter(5),
      O => \pwm_step_counter[7]_i_1__10_n_0\
    );
\pwm_step_counter[7]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000000"
    )
        port map (
      I0 => \pwm_step_counter[9]_i_2__10_n_0\,
      I1 => pwm_step_counter(8),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_counter[6]_i_3__10_n_0\,
      O => \pwm_step_counter[7]_i_2__10_n_0\
    );
\pwm_step_counter[7]_i_3__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      O => \pwm_step_counter[7]_i_3__10_n_0\
    );
\pwm_step_counter[7]_i_4__10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_step_counter(1),
      I1 => pwm_step_counter(0),
      I2 => pwm_step_counter(2),
      O => \pwm_step_counter[7]_i_4__10_n_0\
    );
\pwm_step_counter[8]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00AA0A020"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__10_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(8),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_step_counter[9]_i_2__10_n_0\,
      O => \pwm_step_counter[8]_i_1__10_n_0\
    );
\pwm_step_counter[9]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828808888"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__10_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(8),
      I5 => \pwm_step_counter[9]_i_2__10_n_0\,
      O => \pwm_step_counter[9]_i_1__10_n_0\
    );
\pwm_step_counter[9]_i_2__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => pwm_step_counter(6),
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      I4 => pwm_step_counter(5),
      I5 => pwm_step_counter(7),
      O => \pwm_step_counter[9]_i_2__10_n_0\
    );
\pwm_step_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[0]_i_1__10_n_0\,
      Q => pwm_step_counter(0),
      R => p_0_in0
    );
\pwm_step_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[1]_i_1__10_n_0\,
      Q => pwm_step_counter(1),
      R => p_0_in0
    );
\pwm_step_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[2]_i_1__10_n_0\,
      Q => pwm_step_counter(2),
      R => p_0_in0
    );
\pwm_step_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[3]_i_1__10_n_0\,
      Q => pwm_step_counter(3),
      R => p_0_in0
    );
\pwm_step_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[4]_i_1__10_n_0\,
      Q => pwm_step_counter(4),
      R => p_0_in0
    );
\pwm_step_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[5]_i_1__10_n_0\,
      Q => pwm_step_counter(5),
      R => p_0_in0
    );
\pwm_step_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[6]_i_1__10_n_0\,
      Q => pwm_step_counter(6),
      R => p_0_in0
    );
\pwm_step_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[7]_i_1__10_n_0\,
      Q => pwm_step_counter(7),
      R => p_0_in0
    );
\pwm_step_counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[8]_i_1__10_n_0\,
      Q => pwm_step_counter(8),
      R => p_0_in0
    );
\pwm_step_counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[9]_i_1__10_n_0\,
      Q => pwm_step_counter(9),
      R => p_0_in0
    );
s_pwm_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => s_pwm_out0_carry_n_0,
      CO(2) => s_pwm_out0_carry_n_1,
      CO(1) => s_pwm_out0_carry_n_2,
      CO(0) => s_pwm_out0_carry_n_3,
      CYINIT => '0',
      DI(3) => \s_pwm_out0_carry_i_1__10_n_0\,
      DI(2) => \s_pwm_out0_carry_i_2__10_n_0\,
      DI(1) => \s_pwm_out0_carry_i_3__10_n_0\,
      DI(0) => \s_pwm_out0_carry_i_4__10_n_0\,
      O(3 downto 0) => NLW_s_pwm_out0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \s_pwm_out0_carry_i_5__10_n_0\,
      S(2) => \s_pwm_out0_carry_i_6__10_n_0\,
      S(1) => \s_pwm_out0_carry_i_7__10_n_0\,
      S(0) => \s_pwm_out0_carry_i_8__10_n_0\
    );
\s_pwm_out0_carry_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(7),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_counter(6),
      O => \s_pwm_out0_carry_i_1__10_n_0\
    );
\s_pwm_out0_carry_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B0A"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_in(4),
      O => \s_pwm_out0_carry_i_2__10_n_0\
    );
\s_pwm_out0_carry_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(3),
      I1 => pwm_counter(3),
      I2 => pwm_in(2),
      I3 => pwm_counter(2),
      O => \s_pwm_out0_carry_i_3__10_n_0\
    );
\s_pwm_out0_carry_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(1),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_counter(0),
      O => \s_pwm_out0_carry_i_4__10_n_0\
    );
\s_pwm_out0_carry_i_5__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(6),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_in(7),
      O => \s_pwm_out0_carry_i_5__10_n_0\
    );
\s_pwm_out0_carry_i_6__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(5),
      I2 => pwm_in(4),
      I3 => pwm_counter(4),
      O => \s_pwm_out0_carry_i_6__10_n_0\
    );
\s_pwm_out0_carry_i_7__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_in(3),
      I2 => pwm_counter(2),
      I3 => pwm_in(2),
      O => \s_pwm_out0_carry_i_7__10_n_0\
    );
\s_pwm_out0_carry_i_8__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_in(1),
      O => \s_pwm_out0_carry_i_8__10_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_servo_pwm_generator_13 is
  port (
    s00_pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_servo_pwm_generator_13 : entity is "servo_pwm_generator";
end design_1_axi_ikinematics_0_0_servo_pwm_generator_13;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_servo_pwm_generator_13 is
  signal \FSM_sequential_fsm_state[0]_i_2__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_3__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_4__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_2__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_3__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_4__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_5__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_6__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_7__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_8__9_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_9__9_n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \counter[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter[10]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter[11]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter[12]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter[13]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter[14]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter[15]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter[16]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter[17]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter[18]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter[19]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter[20]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter[20]_i_2__9_n_0\ : STD_LOGIC;
  signal \counter[20]_i_3__9_n_0\ : STD_LOGIC;
  signal \counter[20]_i_4__9_n_0\ : STD_LOGIC;
  signal \counter[20]_i_5__9_n_0\ : STD_LOGIC;
  signal \counter[20]_i_7__9_n_0\ : STD_LOGIC;
  signal \counter[20]_i_8__9_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter[8]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter[9]_i_1__9_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__9_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__9_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__9_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__9_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__9_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__9_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__9_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__9_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__9_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__9_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__9_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__9_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__9_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__9_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__9_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__9_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__9_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__9_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__9_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__9_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__9_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__9_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__9_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__9_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__9_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__9_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__9_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__9_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__9_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__9_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__9_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__9_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__9_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__9_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__9_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__9_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__9_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__9_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__9_n_7\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal fsm_next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fsm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pwm_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pwm_counter[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \pwm_counter[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \pwm_counter[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \pwm_counter[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \pwm_counter[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \pwm_counter[5]_i_1__9_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_1__9_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_2__9_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_3__9_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_2__9_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_3__9_n_0\ : STD_LOGIC;
  signal pwm_counter_next : STD_LOGIC;
  signal pwm_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pwm_step_counter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \pwm_step_counter[0]_i_1__9_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[1]_i_1__9_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[2]_i_1__9_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[3]_i_1__9_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[4]_i_1__9_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[5]_i_1__9_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[6]_i_1__9_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_1__9_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_2__9_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_3__9_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_4__9_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[8]_i_1__9_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_1__9_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_2__9_n_0\ : STD_LOGIC;
  signal s_pwm_out : STD_LOGIC;
  signal \s_pwm_out0_carry_i_1__9_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_2__9_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_3__9_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_4__9_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_5__9_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_6__9_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_7__9_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_8__9_n_0\ : STD_LOGIC;
  signal s_pwm_out0_carry_n_0 : STD_LOGIC;
  signal s_pwm_out0_carry_n_1 : STD_LOGIC;
  signal s_pwm_out0_carry_n_2 : STD_LOGIC;
  signal s_pwm_out0_carry_n_3 : STD_LOGIC;
  signal \NLW_counter_reg[20]_i_6__9_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_s_pwm_out0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[1]_i_1__10\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_1__10\ : label is "soft_lutpair684";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_9__9\ : label is "soft_lutpair682";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[0]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[1]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[2]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute SOFT_HLUTNM of \PWM_OUT_i_1__10\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \counter[0]_i_1__9\ : label is "soft_lutpair689";
  attribute SOFT_HLUTNM of \counter[20]_i_2__9\ : label is "soft_lutpair690";
  attribute SOFT_HLUTNM of \counter[20]_i_3__9\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \counter[20]_i_7__9\ : label is "soft_lutpair690";
  attribute SOFT_HLUTNM of \counter[20]_i_8__9\ : label is "soft_lutpair689";
  attribute SOFT_HLUTNM of \pwm_counter[0]_i_1__9\ : label is "soft_lutpair687";
  attribute SOFT_HLUTNM of \pwm_counter[2]_i_1__9\ : label is "soft_lutpair682";
  attribute SOFT_HLUTNM of \pwm_counter[6]_i_3__9\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_2__9\ : label is "soft_lutpair683";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_3__9\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \pwm_step_counter[0]_i_1__9\ : label is "soft_lutpair688";
  attribute SOFT_HLUTNM of \pwm_step_counter[1]_i_1__9\ : label is "soft_lutpair691";
  attribute SOFT_HLUTNM of \pwm_step_counter[2]_i_1__9\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \pwm_step_counter[3]_i_1__9\ : label is "soft_lutpair685";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_3__9\ : label is "soft_lutpair686";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_4__9\ : label is "soft_lutpair691";
begin
\FSM_sequential_fsm_state[0]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F22222222222FF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[0]_i_2__9_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__9_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_3__9_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      I5 => fsm_state(1),
      O => fsm_next_state(0)
    );
\FSM_sequential_fsm_state[0]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => counter(12),
      I1 => fsm_state(2),
      I2 => counter(5),
      I3 => counter(7),
      I4 => \FSM_sequential_fsm_state[0]_i_4__9_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_2__9_n_0\
    );
\FSM_sequential_fsm_state[0]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_8__9_n_0\,
      I1 => counter(3),
      I2 => counter(4),
      I3 => counter(8),
      I4 => counter(6),
      I5 => \FSM_sequential_fsm_state[2]_i_6__9_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_3__9_n_0\
    );
\FSM_sequential_fsm_state[0]_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => counter(17),
      I1 => counter(19),
      I2 => counter(14),
      I3 => counter(13),
      I4 => fsm_state(0),
      I5 => counter(20),
      O => \FSM_sequential_fsm_state[0]_i_4__9_n_0\
    );
\FSM_sequential_fsm_state[1]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CFF0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__9_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__9_n_0\,
      I2 => fsm_state(0),
      I3 => fsm_state(1),
      I4 => fsm_state(2),
      O => fsm_next_state(1)
    );
\FSM_sequential_fsm_state[2]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3A0A0A0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__9_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__9_n_0\,
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      O => fsm_next_state(2)
    );
\FSM_sequential_fsm_state[2]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_4__9_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_5__9_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_6__9_n_0\,
      I3 => \FSM_sequential_fsm_state[2]_i_7__9_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_8__9_n_0\,
      O => \FSM_sequential_fsm_state[2]_i_2__9_n_0\
    );
\FSM_sequential_fsm_state[2]_i_3__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_9__9_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(7),
      I3 => pwm_counter(3),
      I4 => pwm_counter(4),
      I5 => pwm_counter(5),
      O => \FSM_sequential_fsm_state[2]_i_3__9_n_0\
    );
\FSM_sequential_fsm_state[2]_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(17),
      I1 => counter(14),
      I2 => counter(20),
      I3 => counter(19),
      O => \FSM_sequential_fsm_state[2]_i_4__9_n_0\
    );
\FSM_sequential_fsm_state[2]_i_5__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter(7),
      I1 => counter(5),
      I2 => counter(13),
      I3 => counter(12),
      O => \FSM_sequential_fsm_state[2]_i_5__9_n_0\
    );
\FSM_sequential_fsm_state[2]_i_6__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => counter(0),
      I1 => counter(16),
      I2 => counter(18),
      I3 => counter(2),
      I4 => counter(1),
      O => \FSM_sequential_fsm_state[2]_i_6__9_n_0\
    );
\FSM_sequential_fsm_state[2]_i_7__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(3),
      I1 => counter(4),
      I2 => counter(8),
      I3 => counter(6),
      O => \FSM_sequential_fsm_state[2]_i_7__9_n_0\
    );
\FSM_sequential_fsm_state[2]_i_8__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => counter(9),
      I1 => counter(10),
      I2 => counter(15),
      I3 => counter(11),
      O => \FSM_sequential_fsm_state[2]_i_8__9_n_0\
    );
\FSM_sequential_fsm_state[2]_i_9__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      O => \FSM_sequential_fsm_state[2]_i_9__9_n_0\
    );
\FSM_sequential_fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(0),
      Q => fsm_state(0),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(1),
      Q => fsm_state(1),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(2),
      Q => fsm_state(2),
      R => p_0_in0
    );
\PWM_OUT_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => s_pwm_out0_carry_n_0,
      I1 => fsm_state(0),
      I2 => fsm_state(1),
      I3 => fsm_state(2),
      O => s_pwm_out
    );
PWM_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => s_pwm_out,
      Q => s00_pwm_out(0),
      R => p_0_in0
    );
\counter[0]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => counter(0),
      O => \counter[0]_i_1__9_n_0\
    );
\counter[10]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__9_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__9_n_0\,
      I2 => \counter[20]_i_3__9_n_0\,
      I3 => \counter[20]_i_4__9_n_0\,
      I4 => \counter[20]_i_5__9_n_0\,
      I5 => \counter_reg[12]_i_2__9_n_6\,
      O => \counter[10]_i_1__9_n_0\
    );
\counter[11]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__9_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__9_n_0\,
      I2 => \counter[20]_i_3__9_n_0\,
      I3 => \counter[20]_i_4__9_n_0\,
      I4 => \counter[20]_i_5__9_n_0\,
      I5 => \counter_reg[12]_i_2__9_n_5\,
      O => \counter[11]_i_1__9_n_0\
    );
\counter[12]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__9_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__9_n_0\,
      I2 => \counter[20]_i_3__9_n_0\,
      I3 => \counter[20]_i_4__9_n_0\,
      I4 => \counter[20]_i_5__9_n_0\,
      I5 => \counter_reg[12]_i_2__9_n_4\,
      O => \counter[12]_i_1__9_n_0\
    );
\counter[13]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__9_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__9_n_0\,
      I2 => \counter[20]_i_3__9_n_0\,
      I3 => \counter[20]_i_4__9_n_0\,
      I4 => \counter[20]_i_5__9_n_0\,
      I5 => \counter_reg[16]_i_2__9_n_7\,
      O => \counter[13]_i_1__9_n_0\
    );
\counter[14]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__9_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__9_n_0\,
      I2 => \counter[20]_i_3__9_n_0\,
      I3 => \counter[20]_i_4__9_n_0\,
      I4 => \counter[20]_i_5__9_n_0\,
      I5 => \counter_reg[16]_i_2__9_n_6\,
      O => \counter[14]_i_1__9_n_0\
    );
\counter[15]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__9_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__9_n_0\,
      I2 => \counter[20]_i_3__9_n_0\,
      I3 => \counter[20]_i_4__9_n_0\,
      I4 => \counter[20]_i_5__9_n_0\,
      I5 => \counter_reg[16]_i_2__9_n_5\,
      O => \counter[15]_i_1__9_n_0\
    );
\counter[16]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__9_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__9_n_0\,
      I2 => \counter[20]_i_3__9_n_0\,
      I3 => \counter[20]_i_4__9_n_0\,
      I4 => \counter[20]_i_5__9_n_0\,
      I5 => \counter_reg[16]_i_2__9_n_4\,
      O => \counter[16]_i_1__9_n_0\
    );
\counter[17]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__9_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__9_n_0\,
      I2 => \counter[20]_i_3__9_n_0\,
      I3 => \counter[20]_i_4__9_n_0\,
      I4 => \counter[20]_i_5__9_n_0\,
      I5 => \counter_reg[20]_i_6__9_n_7\,
      O => \counter[17]_i_1__9_n_0\
    );
\counter[18]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__9_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__9_n_0\,
      I2 => \counter[20]_i_3__9_n_0\,
      I3 => \counter[20]_i_4__9_n_0\,
      I4 => \counter[20]_i_5__9_n_0\,
      I5 => \counter_reg[20]_i_6__9_n_6\,
      O => \counter[18]_i_1__9_n_0\
    );
\counter[19]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__9_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__9_n_0\,
      I2 => \counter[20]_i_3__9_n_0\,
      I3 => \counter[20]_i_4__9_n_0\,
      I4 => \counter[20]_i_5__9_n_0\,
      I5 => \counter_reg[20]_i_6__9_n_5\,
      O => \counter[19]_i_1__9_n_0\
    );
\counter[1]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__9_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__9_n_0\,
      I2 => \counter[20]_i_3__9_n_0\,
      I3 => \counter[20]_i_4__9_n_0\,
      I4 => \counter[20]_i_5__9_n_0\,
      I5 => \counter_reg[4]_i_2__9_n_7\,
      O => \counter[1]_i_1__9_n_0\
    );
\counter[20]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__9_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__9_n_0\,
      I2 => \counter[20]_i_3__9_n_0\,
      I3 => \counter[20]_i_4__9_n_0\,
      I4 => \counter[20]_i_5__9_n_0\,
      I5 => \counter_reg[20]_i_6__9_n_4\,
      O => \counter[20]_i_1__9_n_0\
    );
\counter[20]_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_2__9_n_0\
    );
\counter[20]_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0108"
    )
        port map (
      I0 => counter(20),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      I3 => fsm_state(2),
      O => \counter[20]_i_3__9_n_0\
    );
\counter[20]_i_4__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF070FEFFF0F0"
    )
        port map (
      I0 => counter(12),
      I1 => counter(7),
      I2 => \counter[20]_i_7__9_n_0\,
      I3 => counter(14),
      I4 => \counter[20]_i_8__9_n_0\,
      I5 => counter(13),
      O => \counter[20]_i_4__9_n_0\
    );
\counter[20]_i_5__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0070000E00F0"
    )
        port map (
      I0 => counter(19),
      I1 => counter(17),
      I2 => fsm_state(2),
      I3 => fsm_state(0),
      I4 => fsm_state(1),
      I5 => counter(5),
      O => \counter[20]_i_5__9_n_0\
    );
\counter[20]_i_7__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_state(1),
      I1 => fsm_state(0),
      I2 => fsm_state(2),
      O => \counter[20]_i_7__9_n_0\
    );
\counter[20]_i_8__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_8__9_n_0\
    );
\counter[2]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__9_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__9_n_0\,
      I2 => \counter[20]_i_3__9_n_0\,
      I3 => \counter[20]_i_4__9_n_0\,
      I4 => \counter[20]_i_5__9_n_0\,
      I5 => \counter_reg[4]_i_2__9_n_6\,
      O => \counter[2]_i_1__9_n_0\
    );
\counter[3]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__9_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__9_n_0\,
      I2 => \counter[20]_i_3__9_n_0\,
      I3 => \counter[20]_i_4__9_n_0\,
      I4 => \counter[20]_i_5__9_n_0\,
      I5 => \counter_reg[4]_i_2__9_n_5\,
      O => \counter[3]_i_1__9_n_0\
    );
\counter[4]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__9_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__9_n_0\,
      I2 => \counter[20]_i_3__9_n_0\,
      I3 => \counter[20]_i_4__9_n_0\,
      I4 => \counter[20]_i_5__9_n_0\,
      I5 => \counter_reg[4]_i_2__9_n_4\,
      O => \counter[4]_i_1__9_n_0\
    );
\counter[5]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__9_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__9_n_0\,
      I2 => \counter[20]_i_3__9_n_0\,
      I3 => \counter[20]_i_4__9_n_0\,
      I4 => \counter[20]_i_5__9_n_0\,
      I5 => \counter_reg[8]_i_2__9_n_7\,
      O => \counter[5]_i_1__9_n_0\
    );
\counter[6]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__9_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__9_n_0\,
      I2 => \counter[20]_i_3__9_n_0\,
      I3 => \counter[20]_i_4__9_n_0\,
      I4 => \counter[20]_i_5__9_n_0\,
      I5 => \counter_reg[8]_i_2__9_n_6\,
      O => \counter[6]_i_1__9_n_0\
    );
\counter[7]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__9_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__9_n_0\,
      I2 => \counter[20]_i_3__9_n_0\,
      I3 => \counter[20]_i_4__9_n_0\,
      I4 => \counter[20]_i_5__9_n_0\,
      I5 => \counter_reg[8]_i_2__9_n_5\,
      O => \counter[7]_i_1__9_n_0\
    );
\counter[8]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__9_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__9_n_0\,
      I2 => \counter[20]_i_3__9_n_0\,
      I3 => \counter[20]_i_4__9_n_0\,
      I4 => \counter[20]_i_5__9_n_0\,
      I5 => \counter_reg[8]_i_2__9_n_4\,
      O => \counter[8]_i_1__9_n_0\
    );
\counter[9]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__9_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__9_n_0\,
      I2 => \counter[20]_i_3__9_n_0\,
      I3 => \counter[20]_i_4__9_n_0\,
      I4 => \counter[20]_i_5__9_n_0\,
      I5 => \counter_reg[12]_i_2__9_n_7\,
      O => \counter[9]_i_1__9_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[0]_i_1__9_n_0\,
      Q => counter(0),
      R => p_0_in0
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[10]_i_1__9_n_0\,
      Q => counter(10),
      R => p_0_in0
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[11]_i_1__9_n_0\,
      Q => counter(11),
      R => p_0_in0
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[12]_i_1__9_n_0\,
      Q => counter(12),
      R => p_0_in0
    );
\counter_reg[12]_i_2__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_2__9_n_0\,
      CO(3) => \counter_reg[12]_i_2__9_n_0\,
      CO(2) => \counter_reg[12]_i_2__9_n_1\,
      CO(1) => \counter_reg[12]_i_2__9_n_2\,
      CO(0) => \counter_reg[12]_i_2__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_2__9_n_4\,
      O(2) => \counter_reg[12]_i_2__9_n_5\,
      O(1) => \counter_reg[12]_i_2__9_n_6\,
      O(0) => \counter_reg[12]_i_2__9_n_7\,
      S(3 downto 0) => counter(12 downto 9)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[13]_i_1__9_n_0\,
      Q => counter(13),
      R => p_0_in0
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[14]_i_1__9_n_0\,
      Q => counter(14),
      R => p_0_in0
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[15]_i_1__9_n_0\,
      Q => counter(15),
      R => p_0_in0
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[16]_i_1__9_n_0\,
      Q => counter(16),
      R => p_0_in0
    );
\counter_reg[16]_i_2__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_2__9_n_0\,
      CO(3) => \counter_reg[16]_i_2__9_n_0\,
      CO(2) => \counter_reg[16]_i_2__9_n_1\,
      CO(1) => \counter_reg[16]_i_2__9_n_2\,
      CO(0) => \counter_reg[16]_i_2__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_2__9_n_4\,
      O(2) => \counter_reg[16]_i_2__9_n_5\,
      O(1) => \counter_reg[16]_i_2__9_n_6\,
      O(0) => \counter_reg[16]_i_2__9_n_7\,
      S(3 downto 0) => counter(16 downto 13)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[17]_i_1__9_n_0\,
      Q => counter(17),
      R => p_0_in0
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[18]_i_1__9_n_0\,
      Q => counter(18),
      R => p_0_in0
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[19]_i_1__9_n_0\,
      Q => counter(19),
      R => p_0_in0
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[1]_i_1__9_n_0\,
      Q => counter(1),
      R => p_0_in0
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[20]_i_1__9_n_0\,
      Q => counter(20),
      R => p_0_in0
    );
\counter_reg[20]_i_6__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_2__9_n_0\,
      CO(3) => \NLW_counter_reg[20]_i_6__9_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[20]_i_6__9_n_1\,
      CO(1) => \counter_reg[20]_i_6__9_n_2\,
      CO(0) => \counter_reg[20]_i_6__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_6__9_n_4\,
      O(2) => \counter_reg[20]_i_6__9_n_5\,
      O(1) => \counter_reg[20]_i_6__9_n_6\,
      O(0) => \counter_reg[20]_i_6__9_n_7\,
      S(3 downto 0) => counter(20 downto 17)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[2]_i_1__9_n_0\,
      Q => counter(2),
      R => p_0_in0
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[3]_i_1__9_n_0\,
      Q => counter(3),
      R => p_0_in0
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[4]_i_1__9_n_0\,
      Q => counter(4),
      R => p_0_in0
    );
\counter_reg[4]_i_2__9\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[4]_i_2__9_n_0\,
      CO(2) => \counter_reg[4]_i_2__9_n_1\,
      CO(1) => \counter_reg[4]_i_2__9_n_2\,
      CO(0) => \counter_reg[4]_i_2__9_n_3\,
      CYINIT => counter(0),
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_2__9_n_4\,
      O(2) => \counter_reg[4]_i_2__9_n_5\,
      O(1) => \counter_reg[4]_i_2__9_n_6\,
      O(0) => \counter_reg[4]_i_2__9_n_7\,
      S(3 downto 0) => counter(4 downto 1)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[5]_i_1__9_n_0\,
      Q => counter(5),
      R => p_0_in0
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[6]_i_1__9_n_0\,
      Q => counter(6),
      R => p_0_in0
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[7]_i_1__9_n_0\,
      Q => counter(7),
      R => p_0_in0
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[8]_i_1__9_n_0\,
      Q => counter(8),
      R => p_0_in0
    );
\counter_reg[8]_i_2__9\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_2__9_n_0\,
      CO(3) => \counter_reg[8]_i_2__9_n_0\,
      CO(2) => \counter_reg[8]_i_2__9_n_1\,
      CO(1) => \counter_reg[8]_i_2__9_n_2\,
      CO(0) => \counter_reg[8]_i_2__9_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_2__9_n_4\,
      O(2) => \counter_reg[8]_i_2__9_n_5\,
      O(1) => \counter_reg[8]_i_2__9_n_6\,
      O(0) => \counter_reg[8]_i_2__9_n_7\,
      S(3 downto 0) => counter(8 downto 5)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[9]_i_1__9_n_0\,
      Q => counter(9),
      R => p_0_in0
    );
\pwm_counter[0]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_counter(0),
      O => \pwm_counter[0]_i_1__9_n_0\
    );
\pwm_counter[1]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__9_n_0\,
      O => \pwm_counter[1]_i_1__9_n_0\
    );
\pwm_counter[2]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      I3 => \pwm_counter[6]_i_3__9_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__9_n_0\,
      O => \pwm_counter[2]_i_1__9_n_0\
    );
\pwm_counter[3]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => pwm_counter(2),
      I1 => pwm_counter(0),
      I2 => pwm_counter(1),
      I3 => pwm_counter(3),
      I4 => \pwm_counter[6]_i_3__9_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__9_n_0\,
      O => \pwm_counter[3]_i_1__9_n_0\
    );
\pwm_counter[4]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__9_n_0\,
      I1 => pwm_counter(4),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__9_n_0\,
      O => \pwm_counter[4]_i_1__9_n_0\
    );
\pwm_counter[5]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(4),
      I1 => \pwm_counter[6]_i_2__9_n_0\,
      I2 => pwm_counter(5),
      I3 => \pwm_counter[6]_i_3__9_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__9_n_0\,
      O => \pwm_counter[5]_i_1__9_n_0\
    );
\pwm_counter[6]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__9_n_0\,
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_counter(6),
      I4 => \pwm_counter[6]_i_3__9_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__9_n_0\,
      O => \pwm_counter[6]_i_1__9_n_0\
    );
\pwm_counter[6]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_counter(2),
      I2 => pwm_counter(0),
      I3 => pwm_counter(1),
      O => \pwm_counter[6]_i_2__9_n_0\
    );
\pwm_counter[6]_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \pwm_counter[6]_i_3__9_n_0\
    );
\pwm_counter[7]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F33FF"
    )
        port map (
      I0 => \pwm_counter[7]_i_3__9_n_0\,
      I1 => fsm_state(1),
      I2 => \FSM_sequential_fsm_state[2]_i_3__9_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      O => pwm_counter_next
    );
\pwm_counter[7]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => data0(7),
      I1 => fsm_state(2),
      I2 => fsm_state(1),
      I3 => fsm_state(0),
      I4 => \FSM_sequential_fsm_state[2]_i_3__9_n_0\,
      O => \pwm_counter[7]_i_2__9_n_0\
    );
\pwm_counter[7]_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(8),
      I4 => \pwm_step_counter[9]_i_2__9_n_0\,
      O => \pwm_counter[7]_i_3__9_n_0\
    );
\pwm_counter[7]_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__9_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(5),
      I3 => pwm_counter(4),
      I4 => pwm_counter(7),
      O => data0(7)
    );
\pwm_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[0]_i_1__9_n_0\,
      Q => pwm_counter(0),
      R => p_0_in0
    );
\pwm_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[1]_i_1__9_n_0\,
      Q => pwm_counter(1),
      R => p_0_in0
    );
\pwm_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[2]_i_1__9_n_0\,
      Q => pwm_counter(2),
      R => p_0_in0
    );
\pwm_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[3]_i_1__9_n_0\,
      Q => pwm_counter(3),
      R => p_0_in0
    );
\pwm_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[4]_i_1__9_n_0\,
      Q => pwm_counter(4),
      R => p_0_in0
    );
\pwm_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[5]_i_1__9_n_0\,
      Q => pwm_counter(5),
      R => p_0_in0
    );
\pwm_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[6]_i_1__9_n_0\,
      Q => pwm_counter(6),
      R => p_0_in0
    );
\pwm_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[7]_i_2__9_n_0\,
      Q => pwm_counter(7),
      R => p_0_in0
    );
\pwm_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => pwm_in(0),
      R => p_0_in0
    );
\pwm_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => pwm_in(1),
      R => '0'
    );
\pwm_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => pwm_in(2),
      R => '0'
    );
\pwm_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => pwm_in(3),
      R => '0'
    );
\pwm_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(3),
      Q => pwm_in(4),
      R => '0'
    );
\pwm_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(4),
      Q => pwm_in(5),
      R => '0'
    );
\pwm_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(5),
      Q => pwm_in(6),
      R => '0'
    );
\pwm_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(6),
      Q => pwm_in(7),
      R => '0'
    );
\pwm_step_counter[0]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_step_counter(0),
      O => \pwm_step_counter[0]_i_1__9_n_0\
    );
\pwm_step_counter[1]_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__9_n_0\,
      I1 => pwm_step_counter(1),
      I2 => pwm_step_counter(0),
      O => \pwm_step_counter[1]_i_1__9_n_0\
    );
\pwm_step_counter[2]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__9_n_0\,
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      O => \pwm_step_counter[2]_i_1__9_n_0\
    );
\pwm_step_counter[3]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__9_n_0\,
      I1 => pwm_step_counter(3),
      I2 => pwm_step_counter(1),
      I3 => pwm_step_counter(0),
      I4 => pwm_step_counter(2),
      O => \pwm_step_counter[3]_i_1__9_n_0\
    );
\pwm_step_counter[4]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__9_n_0\,
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(3),
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[4]_i_1__9_n_0\
    );
\pwm_step_counter[5]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__9_n_0\,
      I1 => pwm_step_counter(5),
      I2 => \pwm_step_counter[7]_i_3__9_n_0\,
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[5]_i_1__9_n_0\
    );
\pwm_step_counter[6]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__9_n_0\,
      I1 => pwm_step_counter(6),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(5),
      I5 => \pwm_step_counter[7]_i_4__9_n_0\,
      O => \pwm_step_counter[6]_i_1__9_n_0\
    );
\pwm_step_counter[7]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888288888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__9_n_0\,
      I1 => pwm_step_counter(7),
      I2 => \pwm_step_counter[7]_i_3__9_n_0\,
      I3 => pwm_step_counter(6),
      I4 => \pwm_step_counter[7]_i_4__9_n_0\,
      I5 => pwm_step_counter(5),
      O => \pwm_step_counter[7]_i_1__9_n_0\
    );
\pwm_step_counter[7]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000000"
    )
        port map (
      I0 => \pwm_step_counter[9]_i_2__9_n_0\,
      I1 => pwm_step_counter(8),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_counter[6]_i_3__9_n_0\,
      O => \pwm_step_counter[7]_i_2__9_n_0\
    );
\pwm_step_counter[7]_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      O => \pwm_step_counter[7]_i_3__9_n_0\
    );
\pwm_step_counter[7]_i_4__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_step_counter(1),
      I1 => pwm_step_counter(0),
      I2 => pwm_step_counter(2),
      O => \pwm_step_counter[7]_i_4__9_n_0\
    );
\pwm_step_counter[8]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00AA0A020"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__9_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(8),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_step_counter[9]_i_2__9_n_0\,
      O => \pwm_step_counter[8]_i_1__9_n_0\
    );
\pwm_step_counter[9]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828808888"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__9_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(8),
      I5 => \pwm_step_counter[9]_i_2__9_n_0\,
      O => \pwm_step_counter[9]_i_1__9_n_0\
    );
\pwm_step_counter[9]_i_2__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => pwm_step_counter(6),
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      I4 => pwm_step_counter(5),
      I5 => pwm_step_counter(7),
      O => \pwm_step_counter[9]_i_2__9_n_0\
    );
\pwm_step_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[0]_i_1__9_n_0\,
      Q => pwm_step_counter(0),
      R => p_0_in0
    );
\pwm_step_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[1]_i_1__9_n_0\,
      Q => pwm_step_counter(1),
      R => p_0_in0
    );
\pwm_step_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[2]_i_1__9_n_0\,
      Q => pwm_step_counter(2),
      R => p_0_in0
    );
\pwm_step_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[3]_i_1__9_n_0\,
      Q => pwm_step_counter(3),
      R => p_0_in0
    );
\pwm_step_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[4]_i_1__9_n_0\,
      Q => pwm_step_counter(4),
      R => p_0_in0
    );
\pwm_step_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[5]_i_1__9_n_0\,
      Q => pwm_step_counter(5),
      R => p_0_in0
    );
\pwm_step_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[6]_i_1__9_n_0\,
      Q => pwm_step_counter(6),
      R => p_0_in0
    );
\pwm_step_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[7]_i_1__9_n_0\,
      Q => pwm_step_counter(7),
      R => p_0_in0
    );
\pwm_step_counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[8]_i_1__9_n_0\,
      Q => pwm_step_counter(8),
      R => p_0_in0
    );
\pwm_step_counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[9]_i_1__9_n_0\,
      Q => pwm_step_counter(9),
      R => p_0_in0
    );
s_pwm_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => s_pwm_out0_carry_n_0,
      CO(2) => s_pwm_out0_carry_n_1,
      CO(1) => s_pwm_out0_carry_n_2,
      CO(0) => s_pwm_out0_carry_n_3,
      CYINIT => '0',
      DI(3) => \s_pwm_out0_carry_i_1__9_n_0\,
      DI(2) => \s_pwm_out0_carry_i_2__9_n_0\,
      DI(1) => \s_pwm_out0_carry_i_3__9_n_0\,
      DI(0) => \s_pwm_out0_carry_i_4__9_n_0\,
      O(3 downto 0) => NLW_s_pwm_out0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \s_pwm_out0_carry_i_5__9_n_0\,
      S(2) => \s_pwm_out0_carry_i_6__9_n_0\,
      S(1) => \s_pwm_out0_carry_i_7__9_n_0\,
      S(0) => \s_pwm_out0_carry_i_8__9_n_0\
    );
\s_pwm_out0_carry_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(7),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_counter(6),
      O => \s_pwm_out0_carry_i_1__9_n_0\
    );
\s_pwm_out0_carry_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B0A"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_in(4),
      O => \s_pwm_out0_carry_i_2__9_n_0\
    );
\s_pwm_out0_carry_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(3),
      I1 => pwm_counter(3),
      I2 => pwm_in(2),
      I3 => pwm_counter(2),
      O => \s_pwm_out0_carry_i_3__9_n_0\
    );
\s_pwm_out0_carry_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(1),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_counter(0),
      O => \s_pwm_out0_carry_i_4__9_n_0\
    );
\s_pwm_out0_carry_i_5__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(6),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_in(7),
      O => \s_pwm_out0_carry_i_5__9_n_0\
    );
\s_pwm_out0_carry_i_6__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(5),
      I2 => pwm_in(4),
      I3 => pwm_counter(4),
      O => \s_pwm_out0_carry_i_6__9_n_0\
    );
\s_pwm_out0_carry_i_7__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_in(3),
      I2 => pwm_counter(2),
      I3 => pwm_in(2),
      O => \s_pwm_out0_carry_i_7__9_n_0\
    );
\s_pwm_out0_carry_i_8__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_in(1),
      O => \s_pwm_out0_carry_i_8__9_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_servo_pwm_generator_14 is
  port (
    s00_pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_servo_pwm_generator_14 : entity is "servo_pwm_generator";
end design_1_axi_ikinematics_0_0_servo_pwm_generator_14;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_servo_pwm_generator_14 is
  signal \FSM_sequential_fsm_state[0]_i_2__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_3__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_4__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_2__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_3__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_4__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_5__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_6__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_7__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_8__8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_9__8_n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \counter[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter[10]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter[11]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter[12]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter[13]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter[14]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter[15]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter[16]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter[17]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter[18]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter[19]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter[20]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter[20]_i_2__8_n_0\ : STD_LOGIC;
  signal \counter[20]_i_3__8_n_0\ : STD_LOGIC;
  signal \counter[20]_i_4__8_n_0\ : STD_LOGIC;
  signal \counter[20]_i_5__8_n_0\ : STD_LOGIC;
  signal \counter[20]_i_7__8_n_0\ : STD_LOGIC;
  signal \counter[20]_i_8__8_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter[8]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter[9]_i_1__8_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__8_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__8_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__8_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__8_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__8_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__8_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__8_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__8_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__8_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__8_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__8_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__8_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__8_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__8_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__8_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__8_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__8_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__8_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__8_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__8_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__8_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__8_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__8_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__8_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__8_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__8_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__8_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__8_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__8_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__8_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__8_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__8_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__8_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__8_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__8_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__8_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__8_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__8_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__8_n_7\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal fsm_next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fsm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pwm_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pwm_counter[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \pwm_counter[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \pwm_counter[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \pwm_counter[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \pwm_counter[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \pwm_counter[5]_i_1__8_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_1__8_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_2__8_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_3__8_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_2__8_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_3__8_n_0\ : STD_LOGIC;
  signal pwm_counter_next : STD_LOGIC;
  signal pwm_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pwm_step_counter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \pwm_step_counter[0]_i_1__8_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[1]_i_1__8_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[2]_i_1__8_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[3]_i_1__8_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[4]_i_1__8_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[5]_i_1__8_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[6]_i_1__8_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_1__8_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_2__8_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_3__8_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_4__8_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[8]_i_1__8_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_1__8_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_2__8_n_0\ : STD_LOGIC;
  signal s_pwm_out : STD_LOGIC;
  signal \s_pwm_out0_carry_i_1__8_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_2__8_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_3__8_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_4__8_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_5__8_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_6__8_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_7__8_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_8__8_n_0\ : STD_LOGIC;
  signal s_pwm_out0_carry_n_0 : STD_LOGIC;
  signal s_pwm_out0_carry_n_1 : STD_LOGIC;
  signal s_pwm_out0_carry_n_2 : STD_LOGIC;
  signal s_pwm_out0_carry_n_3 : STD_LOGIC;
  signal \NLW_counter_reg[20]_i_6__8_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_s_pwm_out0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[1]_i_1__9\ : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_1__9\ : label is "soft_lutpair694";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_9__8\ : label is "soft_lutpair692";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[0]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[1]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[2]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute SOFT_HLUTNM of \PWM_OUT_i_1__9\ : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of \counter[0]_i_1__8\ : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of \counter[20]_i_2__8\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \counter[20]_i_3__8\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \counter[20]_i_7__8\ : label is "soft_lutpair700";
  attribute SOFT_HLUTNM of \counter[20]_i_8__8\ : label is "soft_lutpair699";
  attribute SOFT_HLUTNM of \pwm_counter[0]_i_1__8\ : label is "soft_lutpair697";
  attribute SOFT_HLUTNM of \pwm_counter[2]_i_1__8\ : label is "soft_lutpair692";
  attribute SOFT_HLUTNM of \pwm_counter[6]_i_3__8\ : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_2__8\ : label is "soft_lutpair693";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_3__8\ : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of \pwm_step_counter[0]_i_1__8\ : label is "soft_lutpair698";
  attribute SOFT_HLUTNM of \pwm_step_counter[1]_i_1__8\ : label is "soft_lutpair701";
  attribute SOFT_HLUTNM of \pwm_step_counter[2]_i_1__8\ : label is "soft_lutpair695";
  attribute SOFT_HLUTNM of \pwm_step_counter[3]_i_1__8\ : label is "soft_lutpair695";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_3__8\ : label is "soft_lutpair696";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_4__8\ : label is "soft_lutpair701";
begin
\FSM_sequential_fsm_state[0]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F22222222222FF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[0]_i_2__8_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__8_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_3__8_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      I5 => fsm_state(1),
      O => fsm_next_state(0)
    );
\FSM_sequential_fsm_state[0]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => counter(12),
      I1 => fsm_state(2),
      I2 => counter(5),
      I3 => counter(7),
      I4 => \FSM_sequential_fsm_state[0]_i_4__8_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_2__8_n_0\
    );
\FSM_sequential_fsm_state[0]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_8__8_n_0\,
      I1 => counter(3),
      I2 => counter(4),
      I3 => counter(8),
      I4 => counter(6),
      I5 => \FSM_sequential_fsm_state[2]_i_6__8_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_3__8_n_0\
    );
\FSM_sequential_fsm_state[0]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => counter(17),
      I1 => counter(19),
      I2 => counter(14),
      I3 => counter(13),
      I4 => fsm_state(0),
      I5 => counter(20),
      O => \FSM_sequential_fsm_state[0]_i_4__8_n_0\
    );
\FSM_sequential_fsm_state[1]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CFF0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__8_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__8_n_0\,
      I2 => fsm_state(0),
      I3 => fsm_state(1),
      I4 => fsm_state(2),
      O => fsm_next_state(1)
    );
\FSM_sequential_fsm_state[2]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3A0A0A0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__8_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__8_n_0\,
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      O => fsm_next_state(2)
    );
\FSM_sequential_fsm_state[2]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_4__8_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_5__8_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_6__8_n_0\,
      I3 => \FSM_sequential_fsm_state[2]_i_7__8_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_8__8_n_0\,
      O => \FSM_sequential_fsm_state[2]_i_2__8_n_0\
    );
\FSM_sequential_fsm_state[2]_i_3__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_9__8_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(7),
      I3 => pwm_counter(3),
      I4 => pwm_counter(4),
      I5 => pwm_counter(5),
      O => \FSM_sequential_fsm_state[2]_i_3__8_n_0\
    );
\FSM_sequential_fsm_state[2]_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(17),
      I1 => counter(14),
      I2 => counter(20),
      I3 => counter(19),
      O => \FSM_sequential_fsm_state[2]_i_4__8_n_0\
    );
\FSM_sequential_fsm_state[2]_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter(7),
      I1 => counter(5),
      I2 => counter(13),
      I3 => counter(12),
      O => \FSM_sequential_fsm_state[2]_i_5__8_n_0\
    );
\FSM_sequential_fsm_state[2]_i_6__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => counter(0),
      I1 => counter(16),
      I2 => counter(18),
      I3 => counter(2),
      I4 => counter(1),
      O => \FSM_sequential_fsm_state[2]_i_6__8_n_0\
    );
\FSM_sequential_fsm_state[2]_i_7__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(3),
      I1 => counter(4),
      I2 => counter(8),
      I3 => counter(6),
      O => \FSM_sequential_fsm_state[2]_i_7__8_n_0\
    );
\FSM_sequential_fsm_state[2]_i_8__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => counter(9),
      I1 => counter(10),
      I2 => counter(15),
      I3 => counter(11),
      O => \FSM_sequential_fsm_state[2]_i_8__8_n_0\
    );
\FSM_sequential_fsm_state[2]_i_9__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      O => \FSM_sequential_fsm_state[2]_i_9__8_n_0\
    );
\FSM_sequential_fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(0),
      Q => fsm_state(0),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(1),
      Q => fsm_state(1),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(2),
      Q => fsm_state(2),
      R => p_0_in0
    );
\PWM_OUT_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => s_pwm_out0_carry_n_0,
      I1 => fsm_state(0),
      I2 => fsm_state(1),
      I3 => fsm_state(2),
      O => s_pwm_out
    );
PWM_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => s_pwm_out,
      Q => s00_pwm_out(0),
      R => p_0_in0
    );
\counter[0]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => counter(0),
      O => \counter[0]_i_1__8_n_0\
    );
\counter[10]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__8_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__8_n_0\,
      I2 => \counter[20]_i_3__8_n_0\,
      I3 => \counter[20]_i_4__8_n_0\,
      I4 => \counter[20]_i_5__8_n_0\,
      I5 => \counter_reg[12]_i_2__8_n_6\,
      O => \counter[10]_i_1__8_n_0\
    );
\counter[11]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__8_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__8_n_0\,
      I2 => \counter[20]_i_3__8_n_0\,
      I3 => \counter[20]_i_4__8_n_0\,
      I4 => \counter[20]_i_5__8_n_0\,
      I5 => \counter_reg[12]_i_2__8_n_5\,
      O => \counter[11]_i_1__8_n_0\
    );
\counter[12]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__8_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__8_n_0\,
      I2 => \counter[20]_i_3__8_n_0\,
      I3 => \counter[20]_i_4__8_n_0\,
      I4 => \counter[20]_i_5__8_n_0\,
      I5 => \counter_reg[12]_i_2__8_n_4\,
      O => \counter[12]_i_1__8_n_0\
    );
\counter[13]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__8_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__8_n_0\,
      I2 => \counter[20]_i_3__8_n_0\,
      I3 => \counter[20]_i_4__8_n_0\,
      I4 => \counter[20]_i_5__8_n_0\,
      I5 => \counter_reg[16]_i_2__8_n_7\,
      O => \counter[13]_i_1__8_n_0\
    );
\counter[14]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__8_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__8_n_0\,
      I2 => \counter[20]_i_3__8_n_0\,
      I3 => \counter[20]_i_4__8_n_0\,
      I4 => \counter[20]_i_5__8_n_0\,
      I5 => \counter_reg[16]_i_2__8_n_6\,
      O => \counter[14]_i_1__8_n_0\
    );
\counter[15]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__8_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__8_n_0\,
      I2 => \counter[20]_i_3__8_n_0\,
      I3 => \counter[20]_i_4__8_n_0\,
      I4 => \counter[20]_i_5__8_n_0\,
      I5 => \counter_reg[16]_i_2__8_n_5\,
      O => \counter[15]_i_1__8_n_0\
    );
\counter[16]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__8_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__8_n_0\,
      I2 => \counter[20]_i_3__8_n_0\,
      I3 => \counter[20]_i_4__8_n_0\,
      I4 => \counter[20]_i_5__8_n_0\,
      I5 => \counter_reg[16]_i_2__8_n_4\,
      O => \counter[16]_i_1__8_n_0\
    );
\counter[17]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__8_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__8_n_0\,
      I2 => \counter[20]_i_3__8_n_0\,
      I3 => \counter[20]_i_4__8_n_0\,
      I4 => \counter[20]_i_5__8_n_0\,
      I5 => \counter_reg[20]_i_6__8_n_7\,
      O => \counter[17]_i_1__8_n_0\
    );
\counter[18]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__8_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__8_n_0\,
      I2 => \counter[20]_i_3__8_n_0\,
      I3 => \counter[20]_i_4__8_n_0\,
      I4 => \counter[20]_i_5__8_n_0\,
      I5 => \counter_reg[20]_i_6__8_n_6\,
      O => \counter[18]_i_1__8_n_0\
    );
\counter[19]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__8_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__8_n_0\,
      I2 => \counter[20]_i_3__8_n_0\,
      I3 => \counter[20]_i_4__8_n_0\,
      I4 => \counter[20]_i_5__8_n_0\,
      I5 => \counter_reg[20]_i_6__8_n_5\,
      O => \counter[19]_i_1__8_n_0\
    );
\counter[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__8_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__8_n_0\,
      I2 => \counter[20]_i_3__8_n_0\,
      I3 => \counter[20]_i_4__8_n_0\,
      I4 => \counter[20]_i_5__8_n_0\,
      I5 => \counter_reg[4]_i_2__8_n_7\,
      O => \counter[1]_i_1__8_n_0\
    );
\counter[20]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__8_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__8_n_0\,
      I2 => \counter[20]_i_3__8_n_0\,
      I3 => \counter[20]_i_4__8_n_0\,
      I4 => \counter[20]_i_5__8_n_0\,
      I5 => \counter_reg[20]_i_6__8_n_4\,
      O => \counter[20]_i_1__8_n_0\
    );
\counter[20]_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_2__8_n_0\
    );
\counter[20]_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0108"
    )
        port map (
      I0 => counter(20),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      I3 => fsm_state(2),
      O => \counter[20]_i_3__8_n_0\
    );
\counter[20]_i_4__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF070FEFFF0F0"
    )
        port map (
      I0 => counter(12),
      I1 => counter(7),
      I2 => \counter[20]_i_7__8_n_0\,
      I3 => counter(14),
      I4 => \counter[20]_i_8__8_n_0\,
      I5 => counter(13),
      O => \counter[20]_i_4__8_n_0\
    );
\counter[20]_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0070000E00F0"
    )
        port map (
      I0 => counter(19),
      I1 => counter(17),
      I2 => fsm_state(2),
      I3 => fsm_state(0),
      I4 => fsm_state(1),
      I5 => counter(5),
      O => \counter[20]_i_5__8_n_0\
    );
\counter[20]_i_7__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_state(1),
      I1 => fsm_state(0),
      I2 => fsm_state(2),
      O => \counter[20]_i_7__8_n_0\
    );
\counter[20]_i_8__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_8__8_n_0\
    );
\counter[2]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__8_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__8_n_0\,
      I2 => \counter[20]_i_3__8_n_0\,
      I3 => \counter[20]_i_4__8_n_0\,
      I4 => \counter[20]_i_5__8_n_0\,
      I5 => \counter_reg[4]_i_2__8_n_6\,
      O => \counter[2]_i_1__8_n_0\
    );
\counter[3]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__8_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__8_n_0\,
      I2 => \counter[20]_i_3__8_n_0\,
      I3 => \counter[20]_i_4__8_n_0\,
      I4 => \counter[20]_i_5__8_n_0\,
      I5 => \counter_reg[4]_i_2__8_n_5\,
      O => \counter[3]_i_1__8_n_0\
    );
\counter[4]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__8_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__8_n_0\,
      I2 => \counter[20]_i_3__8_n_0\,
      I3 => \counter[20]_i_4__8_n_0\,
      I4 => \counter[20]_i_5__8_n_0\,
      I5 => \counter_reg[4]_i_2__8_n_4\,
      O => \counter[4]_i_1__8_n_0\
    );
\counter[5]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__8_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__8_n_0\,
      I2 => \counter[20]_i_3__8_n_0\,
      I3 => \counter[20]_i_4__8_n_0\,
      I4 => \counter[20]_i_5__8_n_0\,
      I5 => \counter_reg[8]_i_2__8_n_7\,
      O => \counter[5]_i_1__8_n_0\
    );
\counter[6]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__8_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__8_n_0\,
      I2 => \counter[20]_i_3__8_n_0\,
      I3 => \counter[20]_i_4__8_n_0\,
      I4 => \counter[20]_i_5__8_n_0\,
      I5 => \counter_reg[8]_i_2__8_n_6\,
      O => \counter[6]_i_1__8_n_0\
    );
\counter[7]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__8_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__8_n_0\,
      I2 => \counter[20]_i_3__8_n_0\,
      I3 => \counter[20]_i_4__8_n_0\,
      I4 => \counter[20]_i_5__8_n_0\,
      I5 => \counter_reg[8]_i_2__8_n_5\,
      O => \counter[7]_i_1__8_n_0\
    );
\counter[8]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__8_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__8_n_0\,
      I2 => \counter[20]_i_3__8_n_0\,
      I3 => \counter[20]_i_4__8_n_0\,
      I4 => \counter[20]_i_5__8_n_0\,
      I5 => \counter_reg[8]_i_2__8_n_4\,
      O => \counter[8]_i_1__8_n_0\
    );
\counter[9]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__8_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__8_n_0\,
      I2 => \counter[20]_i_3__8_n_0\,
      I3 => \counter[20]_i_4__8_n_0\,
      I4 => \counter[20]_i_5__8_n_0\,
      I5 => \counter_reg[12]_i_2__8_n_7\,
      O => \counter[9]_i_1__8_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[0]_i_1__8_n_0\,
      Q => counter(0),
      R => p_0_in0
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[10]_i_1__8_n_0\,
      Q => counter(10),
      R => p_0_in0
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[11]_i_1__8_n_0\,
      Q => counter(11),
      R => p_0_in0
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[12]_i_1__8_n_0\,
      Q => counter(12),
      R => p_0_in0
    );
\counter_reg[12]_i_2__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_2__8_n_0\,
      CO(3) => \counter_reg[12]_i_2__8_n_0\,
      CO(2) => \counter_reg[12]_i_2__8_n_1\,
      CO(1) => \counter_reg[12]_i_2__8_n_2\,
      CO(0) => \counter_reg[12]_i_2__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_2__8_n_4\,
      O(2) => \counter_reg[12]_i_2__8_n_5\,
      O(1) => \counter_reg[12]_i_2__8_n_6\,
      O(0) => \counter_reg[12]_i_2__8_n_7\,
      S(3 downto 0) => counter(12 downto 9)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[13]_i_1__8_n_0\,
      Q => counter(13),
      R => p_0_in0
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[14]_i_1__8_n_0\,
      Q => counter(14),
      R => p_0_in0
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[15]_i_1__8_n_0\,
      Q => counter(15),
      R => p_0_in0
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[16]_i_1__8_n_0\,
      Q => counter(16),
      R => p_0_in0
    );
\counter_reg[16]_i_2__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_2__8_n_0\,
      CO(3) => \counter_reg[16]_i_2__8_n_0\,
      CO(2) => \counter_reg[16]_i_2__8_n_1\,
      CO(1) => \counter_reg[16]_i_2__8_n_2\,
      CO(0) => \counter_reg[16]_i_2__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_2__8_n_4\,
      O(2) => \counter_reg[16]_i_2__8_n_5\,
      O(1) => \counter_reg[16]_i_2__8_n_6\,
      O(0) => \counter_reg[16]_i_2__8_n_7\,
      S(3 downto 0) => counter(16 downto 13)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[17]_i_1__8_n_0\,
      Q => counter(17),
      R => p_0_in0
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[18]_i_1__8_n_0\,
      Q => counter(18),
      R => p_0_in0
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[19]_i_1__8_n_0\,
      Q => counter(19),
      R => p_0_in0
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[1]_i_1__8_n_0\,
      Q => counter(1),
      R => p_0_in0
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[20]_i_1__8_n_0\,
      Q => counter(20),
      R => p_0_in0
    );
\counter_reg[20]_i_6__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_2__8_n_0\,
      CO(3) => \NLW_counter_reg[20]_i_6__8_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[20]_i_6__8_n_1\,
      CO(1) => \counter_reg[20]_i_6__8_n_2\,
      CO(0) => \counter_reg[20]_i_6__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_6__8_n_4\,
      O(2) => \counter_reg[20]_i_6__8_n_5\,
      O(1) => \counter_reg[20]_i_6__8_n_6\,
      O(0) => \counter_reg[20]_i_6__8_n_7\,
      S(3 downto 0) => counter(20 downto 17)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[2]_i_1__8_n_0\,
      Q => counter(2),
      R => p_0_in0
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[3]_i_1__8_n_0\,
      Q => counter(3),
      R => p_0_in0
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[4]_i_1__8_n_0\,
      Q => counter(4),
      R => p_0_in0
    );
\counter_reg[4]_i_2__8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[4]_i_2__8_n_0\,
      CO(2) => \counter_reg[4]_i_2__8_n_1\,
      CO(1) => \counter_reg[4]_i_2__8_n_2\,
      CO(0) => \counter_reg[4]_i_2__8_n_3\,
      CYINIT => counter(0),
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_2__8_n_4\,
      O(2) => \counter_reg[4]_i_2__8_n_5\,
      O(1) => \counter_reg[4]_i_2__8_n_6\,
      O(0) => \counter_reg[4]_i_2__8_n_7\,
      S(3 downto 0) => counter(4 downto 1)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[5]_i_1__8_n_0\,
      Q => counter(5),
      R => p_0_in0
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[6]_i_1__8_n_0\,
      Q => counter(6),
      R => p_0_in0
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[7]_i_1__8_n_0\,
      Q => counter(7),
      R => p_0_in0
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[8]_i_1__8_n_0\,
      Q => counter(8),
      R => p_0_in0
    );
\counter_reg[8]_i_2__8\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_2__8_n_0\,
      CO(3) => \counter_reg[8]_i_2__8_n_0\,
      CO(2) => \counter_reg[8]_i_2__8_n_1\,
      CO(1) => \counter_reg[8]_i_2__8_n_2\,
      CO(0) => \counter_reg[8]_i_2__8_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_2__8_n_4\,
      O(2) => \counter_reg[8]_i_2__8_n_5\,
      O(1) => \counter_reg[8]_i_2__8_n_6\,
      O(0) => \counter_reg[8]_i_2__8_n_7\,
      S(3 downto 0) => counter(8 downto 5)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[9]_i_1__8_n_0\,
      Q => counter(9),
      R => p_0_in0
    );
\pwm_counter[0]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_counter(0),
      O => \pwm_counter[0]_i_1__8_n_0\
    );
\pwm_counter[1]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__8_n_0\,
      O => \pwm_counter[1]_i_1__8_n_0\
    );
\pwm_counter[2]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      I3 => \pwm_counter[6]_i_3__8_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__8_n_0\,
      O => \pwm_counter[2]_i_1__8_n_0\
    );
\pwm_counter[3]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => pwm_counter(2),
      I1 => pwm_counter(0),
      I2 => pwm_counter(1),
      I3 => pwm_counter(3),
      I4 => \pwm_counter[6]_i_3__8_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__8_n_0\,
      O => \pwm_counter[3]_i_1__8_n_0\
    );
\pwm_counter[4]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__8_n_0\,
      I1 => pwm_counter(4),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__8_n_0\,
      O => \pwm_counter[4]_i_1__8_n_0\
    );
\pwm_counter[5]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(4),
      I1 => \pwm_counter[6]_i_2__8_n_0\,
      I2 => pwm_counter(5),
      I3 => \pwm_counter[6]_i_3__8_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__8_n_0\,
      O => \pwm_counter[5]_i_1__8_n_0\
    );
\pwm_counter[6]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__8_n_0\,
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_counter(6),
      I4 => \pwm_counter[6]_i_3__8_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__8_n_0\,
      O => \pwm_counter[6]_i_1__8_n_0\
    );
\pwm_counter[6]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_counter(2),
      I2 => pwm_counter(0),
      I3 => pwm_counter(1),
      O => \pwm_counter[6]_i_2__8_n_0\
    );
\pwm_counter[6]_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \pwm_counter[6]_i_3__8_n_0\
    );
\pwm_counter[7]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F33FF"
    )
        port map (
      I0 => \pwm_counter[7]_i_3__8_n_0\,
      I1 => fsm_state(1),
      I2 => \FSM_sequential_fsm_state[2]_i_3__8_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      O => pwm_counter_next
    );
\pwm_counter[7]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => data0(7),
      I1 => fsm_state(2),
      I2 => fsm_state(1),
      I3 => fsm_state(0),
      I4 => \FSM_sequential_fsm_state[2]_i_3__8_n_0\,
      O => \pwm_counter[7]_i_2__8_n_0\
    );
\pwm_counter[7]_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(8),
      I4 => \pwm_step_counter[9]_i_2__8_n_0\,
      O => \pwm_counter[7]_i_3__8_n_0\
    );
\pwm_counter[7]_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__8_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(5),
      I3 => pwm_counter(4),
      I4 => pwm_counter(7),
      O => data0(7)
    );
\pwm_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[0]_i_1__8_n_0\,
      Q => pwm_counter(0),
      R => p_0_in0
    );
\pwm_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[1]_i_1__8_n_0\,
      Q => pwm_counter(1),
      R => p_0_in0
    );
\pwm_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[2]_i_1__8_n_0\,
      Q => pwm_counter(2),
      R => p_0_in0
    );
\pwm_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[3]_i_1__8_n_0\,
      Q => pwm_counter(3),
      R => p_0_in0
    );
\pwm_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[4]_i_1__8_n_0\,
      Q => pwm_counter(4),
      R => p_0_in0
    );
\pwm_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[5]_i_1__8_n_0\,
      Q => pwm_counter(5),
      R => p_0_in0
    );
\pwm_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[6]_i_1__8_n_0\,
      Q => pwm_counter(6),
      R => p_0_in0
    );
\pwm_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[7]_i_2__8_n_0\,
      Q => pwm_counter(7),
      R => p_0_in0
    );
\pwm_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => pwm_in(0),
      R => p_0_in0
    );
\pwm_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => pwm_in(1),
      R => '0'
    );
\pwm_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => pwm_in(2),
      R => '0'
    );
\pwm_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => pwm_in(3),
      R => '0'
    );
\pwm_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(3),
      Q => pwm_in(4),
      R => '0'
    );
\pwm_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(4),
      Q => pwm_in(5),
      R => '0'
    );
\pwm_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(5),
      Q => pwm_in(6),
      R => '0'
    );
\pwm_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(6),
      Q => pwm_in(7),
      R => '0'
    );
\pwm_step_counter[0]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_step_counter(0),
      O => \pwm_step_counter[0]_i_1__8_n_0\
    );
\pwm_step_counter[1]_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__8_n_0\,
      I1 => pwm_step_counter(1),
      I2 => pwm_step_counter(0),
      O => \pwm_step_counter[1]_i_1__8_n_0\
    );
\pwm_step_counter[2]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__8_n_0\,
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      O => \pwm_step_counter[2]_i_1__8_n_0\
    );
\pwm_step_counter[3]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__8_n_0\,
      I1 => pwm_step_counter(3),
      I2 => pwm_step_counter(1),
      I3 => pwm_step_counter(0),
      I4 => pwm_step_counter(2),
      O => \pwm_step_counter[3]_i_1__8_n_0\
    );
\pwm_step_counter[4]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__8_n_0\,
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(3),
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[4]_i_1__8_n_0\
    );
\pwm_step_counter[5]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__8_n_0\,
      I1 => pwm_step_counter(5),
      I2 => \pwm_step_counter[7]_i_3__8_n_0\,
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[5]_i_1__8_n_0\
    );
\pwm_step_counter[6]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__8_n_0\,
      I1 => pwm_step_counter(6),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(5),
      I5 => \pwm_step_counter[7]_i_4__8_n_0\,
      O => \pwm_step_counter[6]_i_1__8_n_0\
    );
\pwm_step_counter[7]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888288888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__8_n_0\,
      I1 => pwm_step_counter(7),
      I2 => \pwm_step_counter[7]_i_3__8_n_0\,
      I3 => pwm_step_counter(6),
      I4 => \pwm_step_counter[7]_i_4__8_n_0\,
      I5 => pwm_step_counter(5),
      O => \pwm_step_counter[7]_i_1__8_n_0\
    );
\pwm_step_counter[7]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000000"
    )
        port map (
      I0 => \pwm_step_counter[9]_i_2__8_n_0\,
      I1 => pwm_step_counter(8),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_counter[6]_i_3__8_n_0\,
      O => \pwm_step_counter[7]_i_2__8_n_0\
    );
\pwm_step_counter[7]_i_3__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      O => \pwm_step_counter[7]_i_3__8_n_0\
    );
\pwm_step_counter[7]_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_step_counter(1),
      I1 => pwm_step_counter(0),
      I2 => pwm_step_counter(2),
      O => \pwm_step_counter[7]_i_4__8_n_0\
    );
\pwm_step_counter[8]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00AA0A020"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__8_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(8),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_step_counter[9]_i_2__8_n_0\,
      O => \pwm_step_counter[8]_i_1__8_n_0\
    );
\pwm_step_counter[9]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828808888"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__8_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(8),
      I5 => \pwm_step_counter[9]_i_2__8_n_0\,
      O => \pwm_step_counter[9]_i_1__8_n_0\
    );
\pwm_step_counter[9]_i_2__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => pwm_step_counter(6),
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      I4 => pwm_step_counter(5),
      I5 => pwm_step_counter(7),
      O => \pwm_step_counter[9]_i_2__8_n_0\
    );
\pwm_step_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[0]_i_1__8_n_0\,
      Q => pwm_step_counter(0),
      R => p_0_in0
    );
\pwm_step_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[1]_i_1__8_n_0\,
      Q => pwm_step_counter(1),
      R => p_0_in0
    );
\pwm_step_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[2]_i_1__8_n_0\,
      Q => pwm_step_counter(2),
      R => p_0_in0
    );
\pwm_step_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[3]_i_1__8_n_0\,
      Q => pwm_step_counter(3),
      R => p_0_in0
    );
\pwm_step_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[4]_i_1__8_n_0\,
      Q => pwm_step_counter(4),
      R => p_0_in0
    );
\pwm_step_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[5]_i_1__8_n_0\,
      Q => pwm_step_counter(5),
      R => p_0_in0
    );
\pwm_step_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[6]_i_1__8_n_0\,
      Q => pwm_step_counter(6),
      R => p_0_in0
    );
\pwm_step_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[7]_i_1__8_n_0\,
      Q => pwm_step_counter(7),
      R => p_0_in0
    );
\pwm_step_counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[8]_i_1__8_n_0\,
      Q => pwm_step_counter(8),
      R => p_0_in0
    );
\pwm_step_counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[9]_i_1__8_n_0\,
      Q => pwm_step_counter(9),
      R => p_0_in0
    );
s_pwm_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => s_pwm_out0_carry_n_0,
      CO(2) => s_pwm_out0_carry_n_1,
      CO(1) => s_pwm_out0_carry_n_2,
      CO(0) => s_pwm_out0_carry_n_3,
      CYINIT => '0',
      DI(3) => \s_pwm_out0_carry_i_1__8_n_0\,
      DI(2) => \s_pwm_out0_carry_i_2__8_n_0\,
      DI(1) => \s_pwm_out0_carry_i_3__8_n_0\,
      DI(0) => \s_pwm_out0_carry_i_4__8_n_0\,
      O(3 downto 0) => NLW_s_pwm_out0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \s_pwm_out0_carry_i_5__8_n_0\,
      S(2) => \s_pwm_out0_carry_i_6__8_n_0\,
      S(1) => \s_pwm_out0_carry_i_7__8_n_0\,
      S(0) => \s_pwm_out0_carry_i_8__8_n_0\
    );
\s_pwm_out0_carry_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(7),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_counter(6),
      O => \s_pwm_out0_carry_i_1__8_n_0\
    );
\s_pwm_out0_carry_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B0A"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_in(4),
      O => \s_pwm_out0_carry_i_2__8_n_0\
    );
\s_pwm_out0_carry_i_3__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(3),
      I1 => pwm_counter(3),
      I2 => pwm_in(2),
      I3 => pwm_counter(2),
      O => \s_pwm_out0_carry_i_3__8_n_0\
    );
\s_pwm_out0_carry_i_4__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(1),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_counter(0),
      O => \s_pwm_out0_carry_i_4__8_n_0\
    );
\s_pwm_out0_carry_i_5__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(6),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_in(7),
      O => \s_pwm_out0_carry_i_5__8_n_0\
    );
\s_pwm_out0_carry_i_6__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(5),
      I2 => pwm_in(4),
      I3 => pwm_counter(4),
      O => \s_pwm_out0_carry_i_6__8_n_0\
    );
\s_pwm_out0_carry_i_7__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_in(3),
      I2 => pwm_counter(2),
      I3 => pwm_in(2),
      O => \s_pwm_out0_carry_i_7__8_n_0\
    );
\s_pwm_out0_carry_i_8__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_in(1),
      O => \s_pwm_out0_carry_i_8__8_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_servo_pwm_generator_15 is
  port (
    s00_pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_servo_pwm_generator_15 : entity is "servo_pwm_generator";
end design_1_axi_ikinematics_0_0_servo_pwm_generator_15;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_servo_pwm_generator_15 is
  signal \FSM_sequential_fsm_state[0]_i_2__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_3__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_4__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_2__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_3__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_4__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_5__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_6__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_7__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_8__7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_9__7_n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \counter[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter[10]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter[11]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter[12]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter[13]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter[14]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter[15]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter[16]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter[17]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter[18]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter[19]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter[20]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter[20]_i_2__7_n_0\ : STD_LOGIC;
  signal \counter[20]_i_3__7_n_0\ : STD_LOGIC;
  signal \counter[20]_i_4__7_n_0\ : STD_LOGIC;
  signal \counter[20]_i_5__7_n_0\ : STD_LOGIC;
  signal \counter[20]_i_7__7_n_0\ : STD_LOGIC;
  signal \counter[20]_i_8__7_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter[8]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter[9]_i_1__7_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__7_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__7_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__7_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__7_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__7_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__7_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__7_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__7_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__7_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__7_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__7_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__7_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__7_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__7_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__7_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__7_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__7_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__7_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__7_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__7_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__7_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__7_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__7_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__7_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__7_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__7_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__7_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__7_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__7_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__7_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__7_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__7_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__7_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__7_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__7_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__7_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__7_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__7_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__7_n_7\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal fsm_next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fsm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pwm_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pwm_counter[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \pwm_counter[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \pwm_counter[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \pwm_counter[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \pwm_counter[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \pwm_counter[5]_i_1__7_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_1__7_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_2__7_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_3__7_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_2__7_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_3__7_n_0\ : STD_LOGIC;
  signal pwm_counter_next : STD_LOGIC;
  signal pwm_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pwm_step_counter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \pwm_step_counter[0]_i_1__7_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[4]_i_1__7_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[5]_i_1__7_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[6]_i_1__7_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_1__7_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_2__7_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_3__7_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_4__7_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[8]_i_1__7_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_1__7_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_2__7_n_0\ : STD_LOGIC;
  signal s_pwm_out : STD_LOGIC;
  signal \s_pwm_out0_carry_i_1__7_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_2__7_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_3__7_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_4__7_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_5__7_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_6__7_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_7__7_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_8__7_n_0\ : STD_LOGIC;
  signal s_pwm_out0_carry_n_0 : STD_LOGIC;
  signal s_pwm_out0_carry_n_1 : STD_LOGIC;
  signal s_pwm_out0_carry_n_2 : STD_LOGIC;
  signal s_pwm_out0_carry_n_3 : STD_LOGIC;
  signal \NLW_counter_reg[20]_i_6__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_s_pwm_out0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[1]_i_1__8\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_1__8\ : label is "soft_lutpair704";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_9__7\ : label is "soft_lutpair702";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[0]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[1]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[2]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute SOFT_HLUTNM of \PWM_OUT_i_1__8\ : label is "soft_lutpair708";
  attribute SOFT_HLUTNM of \counter[0]_i_1__7\ : label is "soft_lutpair709";
  attribute SOFT_HLUTNM of \counter[20]_i_2__7\ : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \counter[20]_i_3__7\ : label is "soft_lutpair707";
  attribute SOFT_HLUTNM of \counter[20]_i_7__7\ : label is "soft_lutpair710";
  attribute SOFT_HLUTNM of \counter[20]_i_8__7\ : label is "soft_lutpair709";
  attribute SOFT_HLUTNM of \pwm_counter[0]_i_1__7\ : label is "soft_lutpair707";
  attribute SOFT_HLUTNM of \pwm_counter[2]_i_1__7\ : label is "soft_lutpair702";
  attribute SOFT_HLUTNM of \pwm_counter[6]_i_3__7\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_2__7\ : label is "soft_lutpair703";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_3__7\ : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of \pwm_step_counter[0]_i_1__7\ : label is "soft_lutpair708";
  attribute SOFT_HLUTNM of \pwm_step_counter[1]_i_1__7\ : label is "soft_lutpair711";
  attribute SOFT_HLUTNM of \pwm_step_counter[2]_i_1__7\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \pwm_step_counter[3]_i_1__7\ : label is "soft_lutpair705";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_3__7\ : label is "soft_lutpair706";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_4__7\ : label is "soft_lutpair711";
begin
\FSM_sequential_fsm_state[0]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F22222222222FF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[0]_i_2__7_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__7_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_3__7_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      I5 => fsm_state(1),
      O => fsm_next_state(0)
    );
\FSM_sequential_fsm_state[0]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => counter(12),
      I1 => fsm_state(2),
      I2 => counter(5),
      I3 => counter(7),
      I4 => \FSM_sequential_fsm_state[0]_i_4__7_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_2__7_n_0\
    );
\FSM_sequential_fsm_state[0]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_8__7_n_0\,
      I1 => counter(3),
      I2 => counter(4),
      I3 => counter(8),
      I4 => counter(6),
      I5 => \FSM_sequential_fsm_state[2]_i_6__7_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_3__7_n_0\
    );
\FSM_sequential_fsm_state[0]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => counter(17),
      I1 => counter(19),
      I2 => counter(14),
      I3 => counter(13),
      I4 => fsm_state(0),
      I5 => counter(20),
      O => \FSM_sequential_fsm_state[0]_i_4__7_n_0\
    );
\FSM_sequential_fsm_state[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CFF0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__7_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__7_n_0\,
      I2 => fsm_state(0),
      I3 => fsm_state(1),
      I4 => fsm_state(2),
      O => fsm_next_state(1)
    );
\FSM_sequential_fsm_state[2]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3A0A0A0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__7_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__7_n_0\,
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      O => fsm_next_state(2)
    );
\FSM_sequential_fsm_state[2]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_4__7_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_5__7_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_6__7_n_0\,
      I3 => \FSM_sequential_fsm_state[2]_i_7__7_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_8__7_n_0\,
      O => \FSM_sequential_fsm_state[2]_i_2__7_n_0\
    );
\FSM_sequential_fsm_state[2]_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_9__7_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(7),
      I3 => pwm_counter(3),
      I4 => pwm_counter(4),
      I5 => pwm_counter(5),
      O => \FSM_sequential_fsm_state[2]_i_3__7_n_0\
    );
\FSM_sequential_fsm_state[2]_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(17),
      I1 => counter(14),
      I2 => counter(20),
      I3 => counter(19),
      O => \FSM_sequential_fsm_state[2]_i_4__7_n_0\
    );
\FSM_sequential_fsm_state[2]_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter(7),
      I1 => counter(5),
      I2 => counter(13),
      I3 => counter(12),
      O => \FSM_sequential_fsm_state[2]_i_5__7_n_0\
    );
\FSM_sequential_fsm_state[2]_i_6__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => counter(0),
      I1 => counter(16),
      I2 => counter(18),
      I3 => counter(2),
      I4 => counter(1),
      O => \FSM_sequential_fsm_state[2]_i_6__7_n_0\
    );
\FSM_sequential_fsm_state[2]_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(3),
      I1 => counter(4),
      I2 => counter(8),
      I3 => counter(6),
      O => \FSM_sequential_fsm_state[2]_i_7__7_n_0\
    );
\FSM_sequential_fsm_state[2]_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => counter(9),
      I1 => counter(10),
      I2 => counter(15),
      I3 => counter(11),
      O => \FSM_sequential_fsm_state[2]_i_8__7_n_0\
    );
\FSM_sequential_fsm_state[2]_i_9__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      O => \FSM_sequential_fsm_state[2]_i_9__7_n_0\
    );
\FSM_sequential_fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(0),
      Q => fsm_state(0),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(1),
      Q => fsm_state(1),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(2),
      Q => fsm_state(2),
      R => p_0_in0
    );
\PWM_OUT_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => s_pwm_out0_carry_n_0,
      I1 => fsm_state(0),
      I2 => fsm_state(1),
      I3 => fsm_state(2),
      O => s_pwm_out
    );
PWM_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => s_pwm_out,
      Q => s00_pwm_out(0),
      R => p_0_in0
    );
\counter[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => counter(0),
      O => \counter[0]_i_1__7_n_0\
    );
\counter[10]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__7_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__7_n_0\,
      I2 => \counter[20]_i_3__7_n_0\,
      I3 => \counter[20]_i_4__7_n_0\,
      I4 => \counter[20]_i_5__7_n_0\,
      I5 => \counter_reg[12]_i_2__7_n_6\,
      O => \counter[10]_i_1__7_n_0\
    );
\counter[11]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__7_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__7_n_0\,
      I2 => \counter[20]_i_3__7_n_0\,
      I3 => \counter[20]_i_4__7_n_0\,
      I4 => \counter[20]_i_5__7_n_0\,
      I5 => \counter_reg[12]_i_2__7_n_5\,
      O => \counter[11]_i_1__7_n_0\
    );
\counter[12]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__7_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__7_n_0\,
      I2 => \counter[20]_i_3__7_n_0\,
      I3 => \counter[20]_i_4__7_n_0\,
      I4 => \counter[20]_i_5__7_n_0\,
      I5 => \counter_reg[12]_i_2__7_n_4\,
      O => \counter[12]_i_1__7_n_0\
    );
\counter[13]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__7_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__7_n_0\,
      I2 => \counter[20]_i_3__7_n_0\,
      I3 => \counter[20]_i_4__7_n_0\,
      I4 => \counter[20]_i_5__7_n_0\,
      I5 => \counter_reg[16]_i_2__7_n_7\,
      O => \counter[13]_i_1__7_n_0\
    );
\counter[14]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__7_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__7_n_0\,
      I2 => \counter[20]_i_3__7_n_0\,
      I3 => \counter[20]_i_4__7_n_0\,
      I4 => \counter[20]_i_5__7_n_0\,
      I5 => \counter_reg[16]_i_2__7_n_6\,
      O => \counter[14]_i_1__7_n_0\
    );
\counter[15]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__7_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__7_n_0\,
      I2 => \counter[20]_i_3__7_n_0\,
      I3 => \counter[20]_i_4__7_n_0\,
      I4 => \counter[20]_i_5__7_n_0\,
      I5 => \counter_reg[16]_i_2__7_n_5\,
      O => \counter[15]_i_1__7_n_0\
    );
\counter[16]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__7_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__7_n_0\,
      I2 => \counter[20]_i_3__7_n_0\,
      I3 => \counter[20]_i_4__7_n_0\,
      I4 => \counter[20]_i_5__7_n_0\,
      I5 => \counter_reg[16]_i_2__7_n_4\,
      O => \counter[16]_i_1__7_n_0\
    );
\counter[17]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__7_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__7_n_0\,
      I2 => \counter[20]_i_3__7_n_0\,
      I3 => \counter[20]_i_4__7_n_0\,
      I4 => \counter[20]_i_5__7_n_0\,
      I5 => \counter_reg[20]_i_6__7_n_7\,
      O => \counter[17]_i_1__7_n_0\
    );
\counter[18]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__7_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__7_n_0\,
      I2 => \counter[20]_i_3__7_n_0\,
      I3 => \counter[20]_i_4__7_n_0\,
      I4 => \counter[20]_i_5__7_n_0\,
      I5 => \counter_reg[20]_i_6__7_n_6\,
      O => \counter[18]_i_1__7_n_0\
    );
\counter[19]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__7_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__7_n_0\,
      I2 => \counter[20]_i_3__7_n_0\,
      I3 => \counter[20]_i_4__7_n_0\,
      I4 => \counter[20]_i_5__7_n_0\,
      I5 => \counter_reg[20]_i_6__7_n_5\,
      O => \counter[19]_i_1__7_n_0\
    );
\counter[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__7_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__7_n_0\,
      I2 => \counter[20]_i_3__7_n_0\,
      I3 => \counter[20]_i_4__7_n_0\,
      I4 => \counter[20]_i_5__7_n_0\,
      I5 => \counter_reg[4]_i_2__7_n_7\,
      O => \counter[1]_i_1__7_n_0\
    );
\counter[20]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__7_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__7_n_0\,
      I2 => \counter[20]_i_3__7_n_0\,
      I3 => \counter[20]_i_4__7_n_0\,
      I4 => \counter[20]_i_5__7_n_0\,
      I5 => \counter_reg[20]_i_6__7_n_4\,
      O => \counter[20]_i_1__7_n_0\
    );
\counter[20]_i_2__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_2__7_n_0\
    );
\counter[20]_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0108"
    )
        port map (
      I0 => counter(20),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      I3 => fsm_state(2),
      O => \counter[20]_i_3__7_n_0\
    );
\counter[20]_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF070FEFFF0F0"
    )
        port map (
      I0 => counter(12),
      I1 => counter(7),
      I2 => \counter[20]_i_7__7_n_0\,
      I3 => counter(14),
      I4 => \counter[20]_i_8__7_n_0\,
      I5 => counter(13),
      O => \counter[20]_i_4__7_n_0\
    );
\counter[20]_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0070000E00F0"
    )
        port map (
      I0 => counter(19),
      I1 => counter(17),
      I2 => fsm_state(2),
      I3 => fsm_state(0),
      I4 => fsm_state(1),
      I5 => counter(5),
      O => \counter[20]_i_5__7_n_0\
    );
\counter[20]_i_7__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_state(1),
      I1 => fsm_state(0),
      I2 => fsm_state(2),
      O => \counter[20]_i_7__7_n_0\
    );
\counter[20]_i_8__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_8__7_n_0\
    );
\counter[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__7_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__7_n_0\,
      I2 => \counter[20]_i_3__7_n_0\,
      I3 => \counter[20]_i_4__7_n_0\,
      I4 => \counter[20]_i_5__7_n_0\,
      I5 => \counter_reg[4]_i_2__7_n_6\,
      O => \counter[2]_i_1__7_n_0\
    );
\counter[3]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__7_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__7_n_0\,
      I2 => \counter[20]_i_3__7_n_0\,
      I3 => \counter[20]_i_4__7_n_0\,
      I4 => \counter[20]_i_5__7_n_0\,
      I5 => \counter_reg[4]_i_2__7_n_5\,
      O => \counter[3]_i_1__7_n_0\
    );
\counter[4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__7_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__7_n_0\,
      I2 => \counter[20]_i_3__7_n_0\,
      I3 => \counter[20]_i_4__7_n_0\,
      I4 => \counter[20]_i_5__7_n_0\,
      I5 => \counter_reg[4]_i_2__7_n_4\,
      O => \counter[4]_i_1__7_n_0\
    );
\counter[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__7_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__7_n_0\,
      I2 => \counter[20]_i_3__7_n_0\,
      I3 => \counter[20]_i_4__7_n_0\,
      I4 => \counter[20]_i_5__7_n_0\,
      I5 => \counter_reg[8]_i_2__7_n_7\,
      O => \counter[5]_i_1__7_n_0\
    );
\counter[6]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__7_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__7_n_0\,
      I2 => \counter[20]_i_3__7_n_0\,
      I3 => \counter[20]_i_4__7_n_0\,
      I4 => \counter[20]_i_5__7_n_0\,
      I5 => \counter_reg[8]_i_2__7_n_6\,
      O => \counter[6]_i_1__7_n_0\
    );
\counter[7]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__7_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__7_n_0\,
      I2 => \counter[20]_i_3__7_n_0\,
      I3 => \counter[20]_i_4__7_n_0\,
      I4 => \counter[20]_i_5__7_n_0\,
      I5 => \counter_reg[8]_i_2__7_n_5\,
      O => \counter[7]_i_1__7_n_0\
    );
\counter[8]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__7_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__7_n_0\,
      I2 => \counter[20]_i_3__7_n_0\,
      I3 => \counter[20]_i_4__7_n_0\,
      I4 => \counter[20]_i_5__7_n_0\,
      I5 => \counter_reg[8]_i_2__7_n_4\,
      O => \counter[8]_i_1__7_n_0\
    );
\counter[9]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__7_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__7_n_0\,
      I2 => \counter[20]_i_3__7_n_0\,
      I3 => \counter[20]_i_4__7_n_0\,
      I4 => \counter[20]_i_5__7_n_0\,
      I5 => \counter_reg[12]_i_2__7_n_7\,
      O => \counter[9]_i_1__7_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[0]_i_1__7_n_0\,
      Q => counter(0),
      R => p_0_in0
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[10]_i_1__7_n_0\,
      Q => counter(10),
      R => p_0_in0
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[11]_i_1__7_n_0\,
      Q => counter(11),
      R => p_0_in0
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[12]_i_1__7_n_0\,
      Q => counter(12),
      R => p_0_in0
    );
\counter_reg[12]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_2__7_n_0\,
      CO(3) => \counter_reg[12]_i_2__7_n_0\,
      CO(2) => \counter_reg[12]_i_2__7_n_1\,
      CO(1) => \counter_reg[12]_i_2__7_n_2\,
      CO(0) => \counter_reg[12]_i_2__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_2__7_n_4\,
      O(2) => \counter_reg[12]_i_2__7_n_5\,
      O(1) => \counter_reg[12]_i_2__7_n_6\,
      O(0) => \counter_reg[12]_i_2__7_n_7\,
      S(3 downto 0) => counter(12 downto 9)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[13]_i_1__7_n_0\,
      Q => counter(13),
      R => p_0_in0
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[14]_i_1__7_n_0\,
      Q => counter(14),
      R => p_0_in0
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[15]_i_1__7_n_0\,
      Q => counter(15),
      R => p_0_in0
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[16]_i_1__7_n_0\,
      Q => counter(16),
      R => p_0_in0
    );
\counter_reg[16]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_2__7_n_0\,
      CO(3) => \counter_reg[16]_i_2__7_n_0\,
      CO(2) => \counter_reg[16]_i_2__7_n_1\,
      CO(1) => \counter_reg[16]_i_2__7_n_2\,
      CO(0) => \counter_reg[16]_i_2__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_2__7_n_4\,
      O(2) => \counter_reg[16]_i_2__7_n_5\,
      O(1) => \counter_reg[16]_i_2__7_n_6\,
      O(0) => \counter_reg[16]_i_2__7_n_7\,
      S(3 downto 0) => counter(16 downto 13)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[17]_i_1__7_n_0\,
      Q => counter(17),
      R => p_0_in0
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[18]_i_1__7_n_0\,
      Q => counter(18),
      R => p_0_in0
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[19]_i_1__7_n_0\,
      Q => counter(19),
      R => p_0_in0
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[1]_i_1__7_n_0\,
      Q => counter(1),
      R => p_0_in0
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[20]_i_1__7_n_0\,
      Q => counter(20),
      R => p_0_in0
    );
\counter_reg[20]_i_6__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_2__7_n_0\,
      CO(3) => \NLW_counter_reg[20]_i_6__7_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[20]_i_6__7_n_1\,
      CO(1) => \counter_reg[20]_i_6__7_n_2\,
      CO(0) => \counter_reg[20]_i_6__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_6__7_n_4\,
      O(2) => \counter_reg[20]_i_6__7_n_5\,
      O(1) => \counter_reg[20]_i_6__7_n_6\,
      O(0) => \counter_reg[20]_i_6__7_n_7\,
      S(3 downto 0) => counter(20 downto 17)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[2]_i_1__7_n_0\,
      Q => counter(2),
      R => p_0_in0
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[3]_i_1__7_n_0\,
      Q => counter(3),
      R => p_0_in0
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[4]_i_1__7_n_0\,
      Q => counter(4),
      R => p_0_in0
    );
\counter_reg[4]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[4]_i_2__7_n_0\,
      CO(2) => \counter_reg[4]_i_2__7_n_1\,
      CO(1) => \counter_reg[4]_i_2__7_n_2\,
      CO(0) => \counter_reg[4]_i_2__7_n_3\,
      CYINIT => counter(0),
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_2__7_n_4\,
      O(2) => \counter_reg[4]_i_2__7_n_5\,
      O(1) => \counter_reg[4]_i_2__7_n_6\,
      O(0) => \counter_reg[4]_i_2__7_n_7\,
      S(3 downto 0) => counter(4 downto 1)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[5]_i_1__7_n_0\,
      Q => counter(5),
      R => p_0_in0
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[6]_i_1__7_n_0\,
      Q => counter(6),
      R => p_0_in0
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[7]_i_1__7_n_0\,
      Q => counter(7),
      R => p_0_in0
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[8]_i_1__7_n_0\,
      Q => counter(8),
      R => p_0_in0
    );
\counter_reg[8]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_2__7_n_0\,
      CO(3) => \counter_reg[8]_i_2__7_n_0\,
      CO(2) => \counter_reg[8]_i_2__7_n_1\,
      CO(1) => \counter_reg[8]_i_2__7_n_2\,
      CO(0) => \counter_reg[8]_i_2__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_2__7_n_4\,
      O(2) => \counter_reg[8]_i_2__7_n_5\,
      O(1) => \counter_reg[8]_i_2__7_n_6\,
      O(0) => \counter_reg[8]_i_2__7_n_7\,
      S(3 downto 0) => counter(8 downto 5)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[9]_i_1__7_n_0\,
      Q => counter(9),
      R => p_0_in0
    );
\pwm_counter[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_counter(0),
      O => \pwm_counter[0]_i_1__7_n_0\
    );
\pwm_counter[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__7_n_0\,
      O => \pwm_counter[1]_i_1__7_n_0\
    );
\pwm_counter[2]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      I3 => \pwm_counter[6]_i_3__7_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__7_n_0\,
      O => \pwm_counter[2]_i_1__7_n_0\
    );
\pwm_counter[3]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => pwm_counter(2),
      I1 => pwm_counter(0),
      I2 => pwm_counter(1),
      I3 => pwm_counter(3),
      I4 => \pwm_counter[6]_i_3__7_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__7_n_0\,
      O => \pwm_counter[3]_i_1__7_n_0\
    );
\pwm_counter[4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__7_n_0\,
      I1 => pwm_counter(4),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__7_n_0\,
      O => \pwm_counter[4]_i_1__7_n_0\
    );
\pwm_counter[5]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(4),
      I1 => \pwm_counter[6]_i_2__7_n_0\,
      I2 => pwm_counter(5),
      I3 => \pwm_counter[6]_i_3__7_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__7_n_0\,
      O => \pwm_counter[5]_i_1__7_n_0\
    );
\pwm_counter[6]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__7_n_0\,
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_counter(6),
      I4 => \pwm_counter[6]_i_3__7_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__7_n_0\,
      O => \pwm_counter[6]_i_1__7_n_0\
    );
\pwm_counter[6]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_counter(2),
      I2 => pwm_counter(0),
      I3 => pwm_counter(1),
      O => \pwm_counter[6]_i_2__7_n_0\
    );
\pwm_counter[6]_i_3__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \pwm_counter[6]_i_3__7_n_0\
    );
\pwm_counter[7]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F33FF"
    )
        port map (
      I0 => \pwm_counter[7]_i_3__7_n_0\,
      I1 => fsm_state(1),
      I2 => \FSM_sequential_fsm_state[2]_i_3__7_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      O => pwm_counter_next
    );
\pwm_counter[7]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => data0(7),
      I1 => fsm_state(2),
      I2 => fsm_state(1),
      I3 => fsm_state(0),
      I4 => \FSM_sequential_fsm_state[2]_i_3__7_n_0\,
      O => \pwm_counter[7]_i_2__7_n_0\
    );
\pwm_counter[7]_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(8),
      I4 => \pwm_step_counter[9]_i_2__7_n_0\,
      O => \pwm_counter[7]_i_3__7_n_0\
    );
\pwm_counter[7]_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__7_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(5),
      I3 => pwm_counter(4),
      I4 => pwm_counter(7),
      O => data0(7)
    );
\pwm_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[0]_i_1__7_n_0\,
      Q => pwm_counter(0),
      R => p_0_in0
    );
\pwm_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[1]_i_1__7_n_0\,
      Q => pwm_counter(1),
      R => p_0_in0
    );
\pwm_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[2]_i_1__7_n_0\,
      Q => pwm_counter(2),
      R => p_0_in0
    );
\pwm_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[3]_i_1__7_n_0\,
      Q => pwm_counter(3),
      R => p_0_in0
    );
\pwm_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[4]_i_1__7_n_0\,
      Q => pwm_counter(4),
      R => p_0_in0
    );
\pwm_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[5]_i_1__7_n_0\,
      Q => pwm_counter(5),
      R => p_0_in0
    );
\pwm_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[6]_i_1__7_n_0\,
      Q => pwm_counter(6),
      R => p_0_in0
    );
\pwm_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[7]_i_2__7_n_0\,
      Q => pwm_counter(7),
      R => p_0_in0
    );
\pwm_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => pwm_in(0),
      R => p_0_in0
    );
\pwm_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => pwm_in(1),
      R => '0'
    );
\pwm_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => pwm_in(2),
      R => '0'
    );
\pwm_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => pwm_in(3),
      R => '0'
    );
\pwm_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(3),
      Q => pwm_in(4),
      R => '0'
    );
\pwm_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(4),
      Q => pwm_in(5),
      R => '0'
    );
\pwm_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(5),
      Q => pwm_in(6),
      R => '0'
    );
\pwm_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(6),
      Q => pwm_in(7),
      R => '0'
    );
\pwm_step_counter[0]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_step_counter(0),
      O => \pwm_step_counter[0]_i_1__7_n_0\
    );
\pwm_step_counter[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__7_n_0\,
      I1 => pwm_step_counter(1),
      I2 => pwm_step_counter(0),
      O => \pwm_step_counter[1]_i_1__7_n_0\
    );
\pwm_step_counter[2]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__7_n_0\,
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      O => \pwm_step_counter[2]_i_1__7_n_0\
    );
\pwm_step_counter[3]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__7_n_0\,
      I1 => pwm_step_counter(3),
      I2 => pwm_step_counter(1),
      I3 => pwm_step_counter(0),
      I4 => pwm_step_counter(2),
      O => \pwm_step_counter[3]_i_1__7_n_0\
    );
\pwm_step_counter[4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__7_n_0\,
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(3),
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[4]_i_1__7_n_0\
    );
\pwm_step_counter[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__7_n_0\,
      I1 => pwm_step_counter(5),
      I2 => \pwm_step_counter[7]_i_3__7_n_0\,
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[5]_i_1__7_n_0\
    );
\pwm_step_counter[6]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__7_n_0\,
      I1 => pwm_step_counter(6),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(5),
      I5 => \pwm_step_counter[7]_i_4__7_n_0\,
      O => \pwm_step_counter[6]_i_1__7_n_0\
    );
\pwm_step_counter[7]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888288888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__7_n_0\,
      I1 => pwm_step_counter(7),
      I2 => \pwm_step_counter[7]_i_3__7_n_0\,
      I3 => pwm_step_counter(6),
      I4 => \pwm_step_counter[7]_i_4__7_n_0\,
      I5 => pwm_step_counter(5),
      O => \pwm_step_counter[7]_i_1__7_n_0\
    );
\pwm_step_counter[7]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000000"
    )
        port map (
      I0 => \pwm_step_counter[9]_i_2__7_n_0\,
      I1 => pwm_step_counter(8),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_counter[6]_i_3__7_n_0\,
      O => \pwm_step_counter[7]_i_2__7_n_0\
    );
\pwm_step_counter[7]_i_3__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      O => \pwm_step_counter[7]_i_3__7_n_0\
    );
\pwm_step_counter[7]_i_4__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_step_counter(1),
      I1 => pwm_step_counter(0),
      I2 => pwm_step_counter(2),
      O => \pwm_step_counter[7]_i_4__7_n_0\
    );
\pwm_step_counter[8]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00AA0A020"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__7_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(8),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_step_counter[9]_i_2__7_n_0\,
      O => \pwm_step_counter[8]_i_1__7_n_0\
    );
\pwm_step_counter[9]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828808888"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__7_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(8),
      I5 => \pwm_step_counter[9]_i_2__7_n_0\,
      O => \pwm_step_counter[9]_i_1__7_n_0\
    );
\pwm_step_counter[9]_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => pwm_step_counter(6),
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      I4 => pwm_step_counter(5),
      I5 => pwm_step_counter(7),
      O => \pwm_step_counter[9]_i_2__7_n_0\
    );
\pwm_step_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[0]_i_1__7_n_0\,
      Q => pwm_step_counter(0),
      R => p_0_in0
    );
\pwm_step_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[1]_i_1__7_n_0\,
      Q => pwm_step_counter(1),
      R => p_0_in0
    );
\pwm_step_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[2]_i_1__7_n_0\,
      Q => pwm_step_counter(2),
      R => p_0_in0
    );
\pwm_step_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[3]_i_1__7_n_0\,
      Q => pwm_step_counter(3),
      R => p_0_in0
    );
\pwm_step_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[4]_i_1__7_n_0\,
      Q => pwm_step_counter(4),
      R => p_0_in0
    );
\pwm_step_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[5]_i_1__7_n_0\,
      Q => pwm_step_counter(5),
      R => p_0_in0
    );
\pwm_step_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[6]_i_1__7_n_0\,
      Q => pwm_step_counter(6),
      R => p_0_in0
    );
\pwm_step_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[7]_i_1__7_n_0\,
      Q => pwm_step_counter(7),
      R => p_0_in0
    );
\pwm_step_counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[8]_i_1__7_n_0\,
      Q => pwm_step_counter(8),
      R => p_0_in0
    );
\pwm_step_counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[9]_i_1__7_n_0\,
      Q => pwm_step_counter(9),
      R => p_0_in0
    );
s_pwm_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => s_pwm_out0_carry_n_0,
      CO(2) => s_pwm_out0_carry_n_1,
      CO(1) => s_pwm_out0_carry_n_2,
      CO(0) => s_pwm_out0_carry_n_3,
      CYINIT => '0',
      DI(3) => \s_pwm_out0_carry_i_1__7_n_0\,
      DI(2) => \s_pwm_out0_carry_i_2__7_n_0\,
      DI(1) => \s_pwm_out0_carry_i_3__7_n_0\,
      DI(0) => \s_pwm_out0_carry_i_4__7_n_0\,
      O(3 downto 0) => NLW_s_pwm_out0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \s_pwm_out0_carry_i_5__7_n_0\,
      S(2) => \s_pwm_out0_carry_i_6__7_n_0\,
      S(1) => \s_pwm_out0_carry_i_7__7_n_0\,
      S(0) => \s_pwm_out0_carry_i_8__7_n_0\
    );
\s_pwm_out0_carry_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(7),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_counter(6),
      O => \s_pwm_out0_carry_i_1__7_n_0\
    );
\s_pwm_out0_carry_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B0A"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_in(4),
      O => \s_pwm_out0_carry_i_2__7_n_0\
    );
\s_pwm_out0_carry_i_3__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(3),
      I1 => pwm_counter(3),
      I2 => pwm_in(2),
      I3 => pwm_counter(2),
      O => \s_pwm_out0_carry_i_3__7_n_0\
    );
\s_pwm_out0_carry_i_4__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(1),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_counter(0),
      O => \s_pwm_out0_carry_i_4__7_n_0\
    );
\s_pwm_out0_carry_i_5__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(6),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_in(7),
      O => \s_pwm_out0_carry_i_5__7_n_0\
    );
\s_pwm_out0_carry_i_6__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(5),
      I2 => pwm_in(4),
      I3 => pwm_counter(4),
      O => \s_pwm_out0_carry_i_6__7_n_0\
    );
\s_pwm_out0_carry_i_7__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_in(3),
      I2 => pwm_counter(2),
      I3 => pwm_in(2),
      O => \s_pwm_out0_carry_i_7__7_n_0\
    );
\s_pwm_out0_carry_i_8__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_in(1),
      O => \s_pwm_out0_carry_i_8__7_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_servo_pwm_generator_16 is
  port (
    s00_pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_servo_pwm_generator_16 : entity is "servo_pwm_generator";
end design_1_axi_ikinematics_0_0_servo_pwm_generator_16;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_servo_pwm_generator_16 is
  signal \FSM_sequential_fsm_state[0]_i_2__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_3__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_4__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_2__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_3__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_4__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_5__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_6__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_7__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_8__6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_9__6_n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \counter[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[10]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[11]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[12]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[13]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[14]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[15]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[16]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[17]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[18]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[19]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[20]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[20]_i_2__6_n_0\ : STD_LOGIC;
  signal \counter[20]_i_3__6_n_0\ : STD_LOGIC;
  signal \counter[20]_i_4__6_n_0\ : STD_LOGIC;
  signal \counter[20]_i_5__6_n_0\ : STD_LOGIC;
  signal \counter[20]_i_7__6_n_0\ : STD_LOGIC;
  signal \counter[20]_i_8__6_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter[9]_i_1__6_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__6_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__6_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__6_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__6_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__6_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__6_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__6_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__6_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__6_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__6_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__6_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__6_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__6_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__6_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__6_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__6_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__6_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__6_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__6_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__6_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__6_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__6_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__6_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__6_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__6_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__6_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__6_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__6_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__6_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__6_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__6_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__6_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__6_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__6_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__6_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__6_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__6_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__6_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__6_n_7\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal fsm_next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fsm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pwm_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pwm_counter[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \pwm_counter[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \pwm_counter[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \pwm_counter[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \pwm_counter[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \pwm_counter[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_2__6_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_3__6_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_2__6_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_3__6_n_0\ : STD_LOGIC;
  signal pwm_counter_next : STD_LOGIC;
  signal pwm_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pwm_step_counter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \pwm_step_counter[0]_i_1__6_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[4]_i_1__6_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[5]_i_1__6_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[6]_i_1__6_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_1__6_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_2__6_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_3__6_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_4__6_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[8]_i_1__6_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_1__6_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_2__6_n_0\ : STD_LOGIC;
  signal s_pwm_out : STD_LOGIC;
  signal \s_pwm_out0_carry_i_1__6_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_2__6_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_3__6_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_4__6_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_5__6_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_6__6_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_7__6_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_8__6_n_0\ : STD_LOGIC;
  signal s_pwm_out0_carry_n_0 : STD_LOGIC;
  signal s_pwm_out0_carry_n_1 : STD_LOGIC;
  signal s_pwm_out0_carry_n_2 : STD_LOGIC;
  signal s_pwm_out0_carry_n_3 : STD_LOGIC;
  signal \NLW_counter_reg[20]_i_6__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_s_pwm_out0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[1]_i_1__7\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_1__7\ : label is "soft_lutpair714";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_9__6\ : label is "soft_lutpair712";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[0]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[1]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[2]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute SOFT_HLUTNM of \PWM_OUT_i_1__7\ : label is "soft_lutpair718";
  attribute SOFT_HLUTNM of \counter[0]_i_1__6\ : label is "soft_lutpair719";
  attribute SOFT_HLUTNM of \counter[20]_i_2__6\ : label is "soft_lutpair720";
  attribute SOFT_HLUTNM of \counter[20]_i_3__6\ : label is "soft_lutpair717";
  attribute SOFT_HLUTNM of \counter[20]_i_7__6\ : label is "soft_lutpair720";
  attribute SOFT_HLUTNM of \counter[20]_i_8__6\ : label is "soft_lutpair719";
  attribute SOFT_HLUTNM of \pwm_counter[0]_i_1__6\ : label is "soft_lutpair717";
  attribute SOFT_HLUTNM of \pwm_counter[2]_i_1__6\ : label is "soft_lutpair712";
  attribute SOFT_HLUTNM of \pwm_counter[6]_i_3__6\ : label is "soft_lutpair713";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_2__6\ : label is "soft_lutpair713";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_3__6\ : label is "soft_lutpair716";
  attribute SOFT_HLUTNM of \pwm_step_counter[0]_i_1__6\ : label is "soft_lutpair718";
  attribute SOFT_HLUTNM of \pwm_step_counter[1]_i_1__6\ : label is "soft_lutpair721";
  attribute SOFT_HLUTNM of \pwm_step_counter[2]_i_1__6\ : label is "soft_lutpair715";
  attribute SOFT_HLUTNM of \pwm_step_counter[3]_i_1__6\ : label is "soft_lutpair715";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_3__6\ : label is "soft_lutpair716";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_4__6\ : label is "soft_lutpair721";
begin
\FSM_sequential_fsm_state[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F22222222222FF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[0]_i_2__6_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__6_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_3__6_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      I5 => fsm_state(1),
      O => fsm_next_state(0)
    );
\FSM_sequential_fsm_state[0]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => counter(12),
      I1 => fsm_state(2),
      I2 => counter(5),
      I3 => counter(7),
      I4 => \FSM_sequential_fsm_state[0]_i_4__6_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_2__6_n_0\
    );
\FSM_sequential_fsm_state[0]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_8__6_n_0\,
      I1 => counter(3),
      I2 => counter(4),
      I3 => counter(8),
      I4 => counter(6),
      I5 => \FSM_sequential_fsm_state[2]_i_6__6_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_3__6_n_0\
    );
\FSM_sequential_fsm_state[0]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => counter(17),
      I1 => counter(19),
      I2 => counter(14),
      I3 => counter(13),
      I4 => fsm_state(0),
      I5 => counter(20),
      O => \FSM_sequential_fsm_state[0]_i_4__6_n_0\
    );
\FSM_sequential_fsm_state[1]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CFF0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__6_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__6_n_0\,
      I2 => fsm_state(0),
      I3 => fsm_state(1),
      I4 => fsm_state(2),
      O => fsm_next_state(1)
    );
\FSM_sequential_fsm_state[2]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3A0A0A0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__6_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__6_n_0\,
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      O => fsm_next_state(2)
    );
\FSM_sequential_fsm_state[2]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_4__6_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_5__6_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_6__6_n_0\,
      I3 => \FSM_sequential_fsm_state[2]_i_7__6_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_8__6_n_0\,
      O => \FSM_sequential_fsm_state[2]_i_2__6_n_0\
    );
\FSM_sequential_fsm_state[2]_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_9__6_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(7),
      I3 => pwm_counter(3),
      I4 => pwm_counter(4),
      I5 => pwm_counter(5),
      O => \FSM_sequential_fsm_state[2]_i_3__6_n_0\
    );
\FSM_sequential_fsm_state[2]_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(17),
      I1 => counter(14),
      I2 => counter(20),
      I3 => counter(19),
      O => \FSM_sequential_fsm_state[2]_i_4__6_n_0\
    );
\FSM_sequential_fsm_state[2]_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter(7),
      I1 => counter(5),
      I2 => counter(13),
      I3 => counter(12),
      O => \FSM_sequential_fsm_state[2]_i_5__6_n_0\
    );
\FSM_sequential_fsm_state[2]_i_6__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => counter(0),
      I1 => counter(16),
      I2 => counter(18),
      I3 => counter(2),
      I4 => counter(1),
      O => \FSM_sequential_fsm_state[2]_i_6__6_n_0\
    );
\FSM_sequential_fsm_state[2]_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(3),
      I1 => counter(4),
      I2 => counter(8),
      I3 => counter(6),
      O => \FSM_sequential_fsm_state[2]_i_7__6_n_0\
    );
\FSM_sequential_fsm_state[2]_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => counter(9),
      I1 => counter(10),
      I2 => counter(15),
      I3 => counter(11),
      O => \FSM_sequential_fsm_state[2]_i_8__6_n_0\
    );
\FSM_sequential_fsm_state[2]_i_9__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      O => \FSM_sequential_fsm_state[2]_i_9__6_n_0\
    );
\FSM_sequential_fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(0),
      Q => fsm_state(0),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(1),
      Q => fsm_state(1),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(2),
      Q => fsm_state(2),
      R => p_0_in0
    );
\PWM_OUT_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => s_pwm_out0_carry_n_0,
      I1 => fsm_state(0),
      I2 => fsm_state(1),
      I3 => fsm_state(2),
      O => s_pwm_out
    );
PWM_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => s_pwm_out,
      Q => s00_pwm_out(0),
      R => p_0_in0
    );
\counter[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => counter(0),
      O => \counter[0]_i_1__6_n_0\
    );
\counter[10]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__6_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__6_n_0\,
      I2 => \counter[20]_i_3__6_n_0\,
      I3 => \counter[20]_i_4__6_n_0\,
      I4 => \counter[20]_i_5__6_n_0\,
      I5 => \counter_reg[12]_i_2__6_n_6\,
      O => \counter[10]_i_1__6_n_0\
    );
\counter[11]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__6_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__6_n_0\,
      I2 => \counter[20]_i_3__6_n_0\,
      I3 => \counter[20]_i_4__6_n_0\,
      I4 => \counter[20]_i_5__6_n_0\,
      I5 => \counter_reg[12]_i_2__6_n_5\,
      O => \counter[11]_i_1__6_n_0\
    );
\counter[12]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__6_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__6_n_0\,
      I2 => \counter[20]_i_3__6_n_0\,
      I3 => \counter[20]_i_4__6_n_0\,
      I4 => \counter[20]_i_5__6_n_0\,
      I5 => \counter_reg[12]_i_2__6_n_4\,
      O => \counter[12]_i_1__6_n_0\
    );
\counter[13]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__6_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__6_n_0\,
      I2 => \counter[20]_i_3__6_n_0\,
      I3 => \counter[20]_i_4__6_n_0\,
      I4 => \counter[20]_i_5__6_n_0\,
      I5 => \counter_reg[16]_i_2__6_n_7\,
      O => \counter[13]_i_1__6_n_0\
    );
\counter[14]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__6_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__6_n_0\,
      I2 => \counter[20]_i_3__6_n_0\,
      I3 => \counter[20]_i_4__6_n_0\,
      I4 => \counter[20]_i_5__6_n_0\,
      I5 => \counter_reg[16]_i_2__6_n_6\,
      O => \counter[14]_i_1__6_n_0\
    );
\counter[15]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__6_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__6_n_0\,
      I2 => \counter[20]_i_3__6_n_0\,
      I3 => \counter[20]_i_4__6_n_0\,
      I4 => \counter[20]_i_5__6_n_0\,
      I5 => \counter_reg[16]_i_2__6_n_5\,
      O => \counter[15]_i_1__6_n_0\
    );
\counter[16]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__6_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__6_n_0\,
      I2 => \counter[20]_i_3__6_n_0\,
      I3 => \counter[20]_i_4__6_n_0\,
      I4 => \counter[20]_i_5__6_n_0\,
      I5 => \counter_reg[16]_i_2__6_n_4\,
      O => \counter[16]_i_1__6_n_0\
    );
\counter[17]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__6_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__6_n_0\,
      I2 => \counter[20]_i_3__6_n_0\,
      I3 => \counter[20]_i_4__6_n_0\,
      I4 => \counter[20]_i_5__6_n_0\,
      I5 => \counter_reg[20]_i_6__6_n_7\,
      O => \counter[17]_i_1__6_n_0\
    );
\counter[18]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__6_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__6_n_0\,
      I2 => \counter[20]_i_3__6_n_0\,
      I3 => \counter[20]_i_4__6_n_0\,
      I4 => \counter[20]_i_5__6_n_0\,
      I5 => \counter_reg[20]_i_6__6_n_6\,
      O => \counter[18]_i_1__6_n_0\
    );
\counter[19]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__6_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__6_n_0\,
      I2 => \counter[20]_i_3__6_n_0\,
      I3 => \counter[20]_i_4__6_n_0\,
      I4 => \counter[20]_i_5__6_n_0\,
      I5 => \counter_reg[20]_i_6__6_n_5\,
      O => \counter[19]_i_1__6_n_0\
    );
\counter[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__6_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__6_n_0\,
      I2 => \counter[20]_i_3__6_n_0\,
      I3 => \counter[20]_i_4__6_n_0\,
      I4 => \counter[20]_i_5__6_n_0\,
      I5 => \counter_reg[4]_i_2__6_n_7\,
      O => \counter[1]_i_1__6_n_0\
    );
\counter[20]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__6_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__6_n_0\,
      I2 => \counter[20]_i_3__6_n_0\,
      I3 => \counter[20]_i_4__6_n_0\,
      I4 => \counter[20]_i_5__6_n_0\,
      I5 => \counter_reg[20]_i_6__6_n_4\,
      O => \counter[20]_i_1__6_n_0\
    );
\counter[20]_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_2__6_n_0\
    );
\counter[20]_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0108"
    )
        port map (
      I0 => counter(20),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      I3 => fsm_state(2),
      O => \counter[20]_i_3__6_n_0\
    );
\counter[20]_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF070FEFFF0F0"
    )
        port map (
      I0 => counter(12),
      I1 => counter(7),
      I2 => \counter[20]_i_7__6_n_0\,
      I3 => counter(14),
      I4 => \counter[20]_i_8__6_n_0\,
      I5 => counter(13),
      O => \counter[20]_i_4__6_n_0\
    );
\counter[20]_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0070000E00F0"
    )
        port map (
      I0 => counter(19),
      I1 => counter(17),
      I2 => fsm_state(2),
      I3 => fsm_state(0),
      I4 => fsm_state(1),
      I5 => counter(5),
      O => \counter[20]_i_5__6_n_0\
    );
\counter[20]_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_state(1),
      I1 => fsm_state(0),
      I2 => fsm_state(2),
      O => \counter[20]_i_7__6_n_0\
    );
\counter[20]_i_8__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_8__6_n_0\
    );
\counter[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__6_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__6_n_0\,
      I2 => \counter[20]_i_3__6_n_0\,
      I3 => \counter[20]_i_4__6_n_0\,
      I4 => \counter[20]_i_5__6_n_0\,
      I5 => \counter_reg[4]_i_2__6_n_6\,
      O => \counter[2]_i_1__6_n_0\
    );
\counter[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__6_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__6_n_0\,
      I2 => \counter[20]_i_3__6_n_0\,
      I3 => \counter[20]_i_4__6_n_0\,
      I4 => \counter[20]_i_5__6_n_0\,
      I5 => \counter_reg[4]_i_2__6_n_5\,
      O => \counter[3]_i_1__6_n_0\
    );
\counter[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__6_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__6_n_0\,
      I2 => \counter[20]_i_3__6_n_0\,
      I3 => \counter[20]_i_4__6_n_0\,
      I4 => \counter[20]_i_5__6_n_0\,
      I5 => \counter_reg[4]_i_2__6_n_4\,
      O => \counter[4]_i_1__6_n_0\
    );
\counter[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__6_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__6_n_0\,
      I2 => \counter[20]_i_3__6_n_0\,
      I3 => \counter[20]_i_4__6_n_0\,
      I4 => \counter[20]_i_5__6_n_0\,
      I5 => \counter_reg[8]_i_2__6_n_7\,
      O => \counter[5]_i_1__6_n_0\
    );
\counter[6]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__6_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__6_n_0\,
      I2 => \counter[20]_i_3__6_n_0\,
      I3 => \counter[20]_i_4__6_n_0\,
      I4 => \counter[20]_i_5__6_n_0\,
      I5 => \counter_reg[8]_i_2__6_n_6\,
      O => \counter[6]_i_1__6_n_0\
    );
\counter[7]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__6_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__6_n_0\,
      I2 => \counter[20]_i_3__6_n_0\,
      I3 => \counter[20]_i_4__6_n_0\,
      I4 => \counter[20]_i_5__6_n_0\,
      I5 => \counter_reg[8]_i_2__6_n_5\,
      O => \counter[7]_i_1__6_n_0\
    );
\counter[8]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__6_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__6_n_0\,
      I2 => \counter[20]_i_3__6_n_0\,
      I3 => \counter[20]_i_4__6_n_0\,
      I4 => \counter[20]_i_5__6_n_0\,
      I5 => \counter_reg[8]_i_2__6_n_4\,
      O => \counter[8]_i_1__6_n_0\
    );
\counter[9]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__6_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__6_n_0\,
      I2 => \counter[20]_i_3__6_n_0\,
      I3 => \counter[20]_i_4__6_n_0\,
      I4 => \counter[20]_i_5__6_n_0\,
      I5 => \counter_reg[12]_i_2__6_n_7\,
      O => \counter[9]_i_1__6_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[0]_i_1__6_n_0\,
      Q => counter(0),
      R => p_0_in0
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[10]_i_1__6_n_0\,
      Q => counter(10),
      R => p_0_in0
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[11]_i_1__6_n_0\,
      Q => counter(11),
      R => p_0_in0
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[12]_i_1__6_n_0\,
      Q => counter(12),
      R => p_0_in0
    );
\counter_reg[12]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_2__6_n_0\,
      CO(3) => \counter_reg[12]_i_2__6_n_0\,
      CO(2) => \counter_reg[12]_i_2__6_n_1\,
      CO(1) => \counter_reg[12]_i_2__6_n_2\,
      CO(0) => \counter_reg[12]_i_2__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_2__6_n_4\,
      O(2) => \counter_reg[12]_i_2__6_n_5\,
      O(1) => \counter_reg[12]_i_2__6_n_6\,
      O(0) => \counter_reg[12]_i_2__6_n_7\,
      S(3 downto 0) => counter(12 downto 9)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[13]_i_1__6_n_0\,
      Q => counter(13),
      R => p_0_in0
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[14]_i_1__6_n_0\,
      Q => counter(14),
      R => p_0_in0
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[15]_i_1__6_n_0\,
      Q => counter(15),
      R => p_0_in0
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[16]_i_1__6_n_0\,
      Q => counter(16),
      R => p_0_in0
    );
\counter_reg[16]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_2__6_n_0\,
      CO(3) => \counter_reg[16]_i_2__6_n_0\,
      CO(2) => \counter_reg[16]_i_2__6_n_1\,
      CO(1) => \counter_reg[16]_i_2__6_n_2\,
      CO(0) => \counter_reg[16]_i_2__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_2__6_n_4\,
      O(2) => \counter_reg[16]_i_2__6_n_5\,
      O(1) => \counter_reg[16]_i_2__6_n_6\,
      O(0) => \counter_reg[16]_i_2__6_n_7\,
      S(3 downto 0) => counter(16 downto 13)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[17]_i_1__6_n_0\,
      Q => counter(17),
      R => p_0_in0
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[18]_i_1__6_n_0\,
      Q => counter(18),
      R => p_0_in0
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[19]_i_1__6_n_0\,
      Q => counter(19),
      R => p_0_in0
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[1]_i_1__6_n_0\,
      Q => counter(1),
      R => p_0_in0
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[20]_i_1__6_n_0\,
      Q => counter(20),
      R => p_0_in0
    );
\counter_reg[20]_i_6__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_2__6_n_0\,
      CO(3) => \NLW_counter_reg[20]_i_6__6_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[20]_i_6__6_n_1\,
      CO(1) => \counter_reg[20]_i_6__6_n_2\,
      CO(0) => \counter_reg[20]_i_6__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_6__6_n_4\,
      O(2) => \counter_reg[20]_i_6__6_n_5\,
      O(1) => \counter_reg[20]_i_6__6_n_6\,
      O(0) => \counter_reg[20]_i_6__6_n_7\,
      S(3 downto 0) => counter(20 downto 17)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[2]_i_1__6_n_0\,
      Q => counter(2),
      R => p_0_in0
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[3]_i_1__6_n_0\,
      Q => counter(3),
      R => p_0_in0
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[4]_i_1__6_n_0\,
      Q => counter(4),
      R => p_0_in0
    );
\counter_reg[4]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[4]_i_2__6_n_0\,
      CO(2) => \counter_reg[4]_i_2__6_n_1\,
      CO(1) => \counter_reg[4]_i_2__6_n_2\,
      CO(0) => \counter_reg[4]_i_2__6_n_3\,
      CYINIT => counter(0),
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_2__6_n_4\,
      O(2) => \counter_reg[4]_i_2__6_n_5\,
      O(1) => \counter_reg[4]_i_2__6_n_6\,
      O(0) => \counter_reg[4]_i_2__6_n_7\,
      S(3 downto 0) => counter(4 downto 1)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[5]_i_1__6_n_0\,
      Q => counter(5),
      R => p_0_in0
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[6]_i_1__6_n_0\,
      Q => counter(6),
      R => p_0_in0
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[7]_i_1__6_n_0\,
      Q => counter(7),
      R => p_0_in0
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[8]_i_1__6_n_0\,
      Q => counter(8),
      R => p_0_in0
    );
\counter_reg[8]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_2__6_n_0\,
      CO(3) => \counter_reg[8]_i_2__6_n_0\,
      CO(2) => \counter_reg[8]_i_2__6_n_1\,
      CO(1) => \counter_reg[8]_i_2__6_n_2\,
      CO(0) => \counter_reg[8]_i_2__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_2__6_n_4\,
      O(2) => \counter_reg[8]_i_2__6_n_5\,
      O(1) => \counter_reg[8]_i_2__6_n_6\,
      O(0) => \counter_reg[8]_i_2__6_n_7\,
      S(3 downto 0) => counter(8 downto 5)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[9]_i_1__6_n_0\,
      Q => counter(9),
      R => p_0_in0
    );
\pwm_counter[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_counter(0),
      O => \pwm_counter[0]_i_1__6_n_0\
    );
\pwm_counter[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__6_n_0\,
      O => \pwm_counter[1]_i_1__6_n_0\
    );
\pwm_counter[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      I3 => \pwm_counter[6]_i_3__6_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__6_n_0\,
      O => \pwm_counter[2]_i_1__6_n_0\
    );
\pwm_counter[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => pwm_counter(2),
      I1 => pwm_counter(0),
      I2 => pwm_counter(1),
      I3 => pwm_counter(3),
      I4 => \pwm_counter[6]_i_3__6_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__6_n_0\,
      O => \pwm_counter[3]_i_1__6_n_0\
    );
\pwm_counter[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__6_n_0\,
      I1 => pwm_counter(4),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__6_n_0\,
      O => \pwm_counter[4]_i_1__6_n_0\
    );
\pwm_counter[5]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(4),
      I1 => \pwm_counter[6]_i_2__6_n_0\,
      I2 => pwm_counter(5),
      I3 => \pwm_counter[6]_i_3__6_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__6_n_0\,
      O => \pwm_counter[5]_i_1__6_n_0\
    );
\pwm_counter[6]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__6_n_0\,
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_counter(6),
      I4 => \pwm_counter[6]_i_3__6_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__6_n_0\,
      O => \pwm_counter[6]_i_1__6_n_0\
    );
\pwm_counter[6]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_counter(2),
      I2 => pwm_counter(0),
      I3 => pwm_counter(1),
      O => \pwm_counter[6]_i_2__6_n_0\
    );
\pwm_counter[6]_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \pwm_counter[6]_i_3__6_n_0\
    );
\pwm_counter[7]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F33FF"
    )
        port map (
      I0 => \pwm_counter[7]_i_3__6_n_0\,
      I1 => fsm_state(1),
      I2 => \FSM_sequential_fsm_state[2]_i_3__6_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      O => pwm_counter_next
    );
\pwm_counter[7]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => data0(7),
      I1 => fsm_state(2),
      I2 => fsm_state(1),
      I3 => fsm_state(0),
      I4 => \FSM_sequential_fsm_state[2]_i_3__6_n_0\,
      O => \pwm_counter[7]_i_2__6_n_0\
    );
\pwm_counter[7]_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(8),
      I4 => \pwm_step_counter[9]_i_2__6_n_0\,
      O => \pwm_counter[7]_i_3__6_n_0\
    );
\pwm_counter[7]_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__6_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(5),
      I3 => pwm_counter(4),
      I4 => pwm_counter(7),
      O => data0(7)
    );
\pwm_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[0]_i_1__6_n_0\,
      Q => pwm_counter(0),
      R => p_0_in0
    );
\pwm_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[1]_i_1__6_n_0\,
      Q => pwm_counter(1),
      R => p_0_in0
    );
\pwm_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[2]_i_1__6_n_0\,
      Q => pwm_counter(2),
      R => p_0_in0
    );
\pwm_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[3]_i_1__6_n_0\,
      Q => pwm_counter(3),
      R => p_0_in0
    );
\pwm_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[4]_i_1__6_n_0\,
      Q => pwm_counter(4),
      R => p_0_in0
    );
\pwm_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[5]_i_1__6_n_0\,
      Q => pwm_counter(5),
      R => p_0_in0
    );
\pwm_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[6]_i_1__6_n_0\,
      Q => pwm_counter(6),
      R => p_0_in0
    );
\pwm_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[7]_i_2__6_n_0\,
      Q => pwm_counter(7),
      R => p_0_in0
    );
\pwm_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => pwm_in(0),
      R => p_0_in0
    );
\pwm_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => pwm_in(1),
      R => '0'
    );
\pwm_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => pwm_in(2),
      R => '0'
    );
\pwm_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => pwm_in(3),
      R => '0'
    );
\pwm_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(3),
      Q => pwm_in(4),
      R => '0'
    );
\pwm_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(4),
      Q => pwm_in(5),
      R => '0'
    );
\pwm_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(5),
      Q => pwm_in(6),
      R => '0'
    );
\pwm_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(6),
      Q => pwm_in(7),
      R => '0'
    );
\pwm_step_counter[0]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_step_counter(0),
      O => \pwm_step_counter[0]_i_1__6_n_0\
    );
\pwm_step_counter[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__6_n_0\,
      I1 => pwm_step_counter(1),
      I2 => pwm_step_counter(0),
      O => \pwm_step_counter[1]_i_1__6_n_0\
    );
\pwm_step_counter[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__6_n_0\,
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      O => \pwm_step_counter[2]_i_1__6_n_0\
    );
\pwm_step_counter[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__6_n_0\,
      I1 => pwm_step_counter(3),
      I2 => pwm_step_counter(1),
      I3 => pwm_step_counter(0),
      I4 => pwm_step_counter(2),
      O => \pwm_step_counter[3]_i_1__6_n_0\
    );
\pwm_step_counter[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__6_n_0\,
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(3),
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[4]_i_1__6_n_0\
    );
\pwm_step_counter[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__6_n_0\,
      I1 => pwm_step_counter(5),
      I2 => \pwm_step_counter[7]_i_3__6_n_0\,
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[5]_i_1__6_n_0\
    );
\pwm_step_counter[6]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__6_n_0\,
      I1 => pwm_step_counter(6),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(5),
      I5 => \pwm_step_counter[7]_i_4__6_n_0\,
      O => \pwm_step_counter[6]_i_1__6_n_0\
    );
\pwm_step_counter[7]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888288888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__6_n_0\,
      I1 => pwm_step_counter(7),
      I2 => \pwm_step_counter[7]_i_3__6_n_0\,
      I3 => pwm_step_counter(6),
      I4 => \pwm_step_counter[7]_i_4__6_n_0\,
      I5 => pwm_step_counter(5),
      O => \pwm_step_counter[7]_i_1__6_n_0\
    );
\pwm_step_counter[7]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000000"
    )
        port map (
      I0 => \pwm_step_counter[9]_i_2__6_n_0\,
      I1 => pwm_step_counter(8),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_counter[6]_i_3__6_n_0\,
      O => \pwm_step_counter[7]_i_2__6_n_0\
    );
\pwm_step_counter[7]_i_3__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      O => \pwm_step_counter[7]_i_3__6_n_0\
    );
\pwm_step_counter[7]_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_step_counter(1),
      I1 => pwm_step_counter(0),
      I2 => pwm_step_counter(2),
      O => \pwm_step_counter[7]_i_4__6_n_0\
    );
\pwm_step_counter[8]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00AA0A020"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__6_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(8),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_step_counter[9]_i_2__6_n_0\,
      O => \pwm_step_counter[8]_i_1__6_n_0\
    );
\pwm_step_counter[9]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828808888"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__6_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(8),
      I5 => \pwm_step_counter[9]_i_2__6_n_0\,
      O => \pwm_step_counter[9]_i_1__6_n_0\
    );
\pwm_step_counter[9]_i_2__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => pwm_step_counter(6),
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      I4 => pwm_step_counter(5),
      I5 => pwm_step_counter(7),
      O => \pwm_step_counter[9]_i_2__6_n_0\
    );
\pwm_step_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[0]_i_1__6_n_0\,
      Q => pwm_step_counter(0),
      R => p_0_in0
    );
\pwm_step_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[1]_i_1__6_n_0\,
      Q => pwm_step_counter(1),
      R => p_0_in0
    );
\pwm_step_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[2]_i_1__6_n_0\,
      Q => pwm_step_counter(2),
      R => p_0_in0
    );
\pwm_step_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[3]_i_1__6_n_0\,
      Q => pwm_step_counter(3),
      R => p_0_in0
    );
\pwm_step_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[4]_i_1__6_n_0\,
      Q => pwm_step_counter(4),
      R => p_0_in0
    );
\pwm_step_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[5]_i_1__6_n_0\,
      Q => pwm_step_counter(5),
      R => p_0_in0
    );
\pwm_step_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[6]_i_1__6_n_0\,
      Q => pwm_step_counter(6),
      R => p_0_in0
    );
\pwm_step_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[7]_i_1__6_n_0\,
      Q => pwm_step_counter(7),
      R => p_0_in0
    );
\pwm_step_counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[8]_i_1__6_n_0\,
      Q => pwm_step_counter(8),
      R => p_0_in0
    );
\pwm_step_counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[9]_i_1__6_n_0\,
      Q => pwm_step_counter(9),
      R => p_0_in0
    );
s_pwm_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => s_pwm_out0_carry_n_0,
      CO(2) => s_pwm_out0_carry_n_1,
      CO(1) => s_pwm_out0_carry_n_2,
      CO(0) => s_pwm_out0_carry_n_3,
      CYINIT => '0',
      DI(3) => \s_pwm_out0_carry_i_1__6_n_0\,
      DI(2) => \s_pwm_out0_carry_i_2__6_n_0\,
      DI(1) => \s_pwm_out0_carry_i_3__6_n_0\,
      DI(0) => \s_pwm_out0_carry_i_4__6_n_0\,
      O(3 downto 0) => NLW_s_pwm_out0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \s_pwm_out0_carry_i_5__6_n_0\,
      S(2) => \s_pwm_out0_carry_i_6__6_n_0\,
      S(1) => \s_pwm_out0_carry_i_7__6_n_0\,
      S(0) => \s_pwm_out0_carry_i_8__6_n_0\
    );
\s_pwm_out0_carry_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(7),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_counter(6),
      O => \s_pwm_out0_carry_i_1__6_n_0\
    );
\s_pwm_out0_carry_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B0A"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_in(4),
      O => \s_pwm_out0_carry_i_2__6_n_0\
    );
\s_pwm_out0_carry_i_3__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(3),
      I1 => pwm_counter(3),
      I2 => pwm_in(2),
      I3 => pwm_counter(2),
      O => \s_pwm_out0_carry_i_3__6_n_0\
    );
\s_pwm_out0_carry_i_4__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(1),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_counter(0),
      O => \s_pwm_out0_carry_i_4__6_n_0\
    );
\s_pwm_out0_carry_i_5__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(6),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_in(7),
      O => \s_pwm_out0_carry_i_5__6_n_0\
    );
\s_pwm_out0_carry_i_6__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(5),
      I2 => pwm_in(4),
      I3 => pwm_counter(4),
      O => \s_pwm_out0_carry_i_6__6_n_0\
    );
\s_pwm_out0_carry_i_7__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_in(3),
      I2 => pwm_counter(2),
      I3 => pwm_in(2),
      O => \s_pwm_out0_carry_i_7__6_n_0\
    );
\s_pwm_out0_carry_i_8__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_in(1),
      O => \s_pwm_out0_carry_i_8__6_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_servo_pwm_generator_2 is
  port (
    s00_pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_servo_pwm_generator_2 : entity is "servo_pwm_generator";
end design_1_axi_ikinematics_0_0_servo_pwm_generator_2;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_servo_pwm_generator_2 is
  signal \FSM_sequential_fsm_state[0]_i_2__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_3__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_4__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_2__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_3__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_4__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_5__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_6__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_7__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_8__3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_9__3_n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \counter[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[17]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[18]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[20]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[20]_i_2__3_n_0\ : STD_LOGIC;
  signal \counter[20]_i_3__3_n_0\ : STD_LOGIC;
  signal \counter[20]_i_4__3_n_0\ : STD_LOGIC;
  signal \counter[20]_i_5__3_n_0\ : STD_LOGIC;
  signal \counter[20]_i_7__3_n_0\ : STD_LOGIC;
  signal \counter[20]_i_8__3_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__3_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__3_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__3_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__3_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__3_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__3_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__3_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__3_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__3_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__3_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__3_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__3_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__3_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__3_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__3_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__3_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__3_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__3_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__3_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__3_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__3_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__3_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__3_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__3_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__3_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__3_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__3_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__3_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__3_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__3_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__3_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__3_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__3_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__3_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__3_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__3_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__3_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__3_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__3_n_7\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal fsm_next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fsm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pwm_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pwm_counter[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \pwm_counter[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \pwm_counter[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \pwm_counter[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \pwm_counter[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \pwm_counter[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_3__3_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_2__3_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_3__3_n_0\ : STD_LOGIC;
  signal pwm_counter_next : STD_LOGIC;
  signal pwm_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pwm_step_counter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \pwm_step_counter[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_2__3_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_3__3_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_4__3_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_2__3_n_0\ : STD_LOGIC;
  signal s_pwm_out : STD_LOGIC;
  signal \s_pwm_out0_carry_i_1__3_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_2__3_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_3__3_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_4__3_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_5__3_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_6__3_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_7__3_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_8__3_n_0\ : STD_LOGIC;
  signal s_pwm_out0_carry_n_0 : STD_LOGIC;
  signal s_pwm_out0_carry_n_1 : STD_LOGIC;
  signal s_pwm_out0_carry_n_2 : STD_LOGIC;
  signal s_pwm_out0_carry_n_3 : STD_LOGIC;
  signal \NLW_counter_reg[20]_i_6__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_s_pwm_out0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[1]_i_1__4\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_1__4\ : label is "soft_lutpair574";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_9__3\ : label is "soft_lutpair572";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[0]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[1]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[2]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute SOFT_HLUTNM of \PWM_OUT_i_1__4\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \counter[0]_i_1__3\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \counter[20]_i_2__3\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \counter[20]_i_3__3\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \counter[20]_i_7__3\ : label is "soft_lutpair580";
  attribute SOFT_HLUTNM of \counter[20]_i_8__3\ : label is "soft_lutpair579";
  attribute SOFT_HLUTNM of \pwm_counter[0]_i_1__3\ : label is "soft_lutpair577";
  attribute SOFT_HLUTNM of \pwm_counter[2]_i_1__3\ : label is "soft_lutpair572";
  attribute SOFT_HLUTNM of \pwm_counter[6]_i_3__3\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_2__3\ : label is "soft_lutpair573";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_3__3\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \pwm_step_counter[0]_i_1__3\ : label is "soft_lutpair578";
  attribute SOFT_HLUTNM of \pwm_step_counter[1]_i_1__3\ : label is "soft_lutpair581";
  attribute SOFT_HLUTNM of \pwm_step_counter[2]_i_1__3\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \pwm_step_counter[3]_i_1__3\ : label is "soft_lutpair575";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_3__3\ : label is "soft_lutpair576";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_4__3\ : label is "soft_lutpair581";
begin
\FSM_sequential_fsm_state[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F22222222222FF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[0]_i_2__3_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__3_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_3__3_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      I5 => fsm_state(1),
      O => fsm_next_state(0)
    );
\FSM_sequential_fsm_state[0]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => counter(12),
      I1 => fsm_state(2),
      I2 => counter(5),
      I3 => counter(7),
      I4 => \FSM_sequential_fsm_state[0]_i_4__3_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_2__3_n_0\
    );
\FSM_sequential_fsm_state[0]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_8__3_n_0\,
      I1 => counter(3),
      I2 => counter(4),
      I3 => counter(8),
      I4 => counter(6),
      I5 => \FSM_sequential_fsm_state[2]_i_6__3_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_3__3_n_0\
    );
\FSM_sequential_fsm_state[0]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => counter(17),
      I1 => counter(19),
      I2 => counter(14),
      I3 => counter(13),
      I4 => fsm_state(0),
      I5 => counter(20),
      O => \FSM_sequential_fsm_state[0]_i_4__3_n_0\
    );
\FSM_sequential_fsm_state[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CFF0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__3_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__3_n_0\,
      I2 => fsm_state(0),
      I3 => fsm_state(1),
      I4 => fsm_state(2),
      O => fsm_next_state(1)
    );
\FSM_sequential_fsm_state[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3A0A0A0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__3_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__3_n_0\,
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      O => fsm_next_state(2)
    );
\FSM_sequential_fsm_state[2]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_4__3_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_5__3_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_6__3_n_0\,
      I3 => \FSM_sequential_fsm_state[2]_i_7__3_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_8__3_n_0\,
      O => \FSM_sequential_fsm_state[2]_i_2__3_n_0\
    );
\FSM_sequential_fsm_state[2]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_9__3_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(7),
      I3 => pwm_counter(3),
      I4 => pwm_counter(4),
      I5 => pwm_counter(5),
      O => \FSM_sequential_fsm_state[2]_i_3__3_n_0\
    );
\FSM_sequential_fsm_state[2]_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(17),
      I1 => counter(14),
      I2 => counter(20),
      I3 => counter(19),
      O => \FSM_sequential_fsm_state[2]_i_4__3_n_0\
    );
\FSM_sequential_fsm_state[2]_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter(7),
      I1 => counter(5),
      I2 => counter(13),
      I3 => counter(12),
      O => \FSM_sequential_fsm_state[2]_i_5__3_n_0\
    );
\FSM_sequential_fsm_state[2]_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => counter(0),
      I1 => counter(16),
      I2 => counter(18),
      I3 => counter(2),
      I4 => counter(1),
      O => \FSM_sequential_fsm_state[2]_i_6__3_n_0\
    );
\FSM_sequential_fsm_state[2]_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(3),
      I1 => counter(4),
      I2 => counter(8),
      I3 => counter(6),
      O => \FSM_sequential_fsm_state[2]_i_7__3_n_0\
    );
\FSM_sequential_fsm_state[2]_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => counter(9),
      I1 => counter(10),
      I2 => counter(15),
      I3 => counter(11),
      O => \FSM_sequential_fsm_state[2]_i_8__3_n_0\
    );
\FSM_sequential_fsm_state[2]_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      O => \FSM_sequential_fsm_state[2]_i_9__3_n_0\
    );
\FSM_sequential_fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(0),
      Q => fsm_state(0),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(1),
      Q => fsm_state(1),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(2),
      Q => fsm_state(2),
      R => p_0_in0
    );
\PWM_OUT_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => s_pwm_out0_carry_n_0,
      I1 => fsm_state(0),
      I2 => fsm_state(1),
      I3 => fsm_state(2),
      O => s_pwm_out
    );
PWM_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => s_pwm_out,
      Q => s00_pwm_out(0),
      R => p_0_in0
    );
\counter[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => counter(0),
      O => \counter[0]_i_1__3_n_0\
    );
\counter[10]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__3_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__3_n_0\,
      I2 => \counter[20]_i_3__3_n_0\,
      I3 => \counter[20]_i_4__3_n_0\,
      I4 => \counter[20]_i_5__3_n_0\,
      I5 => \counter_reg[12]_i_2__3_n_6\,
      O => \counter[10]_i_1__3_n_0\
    );
\counter[11]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__3_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__3_n_0\,
      I2 => \counter[20]_i_3__3_n_0\,
      I3 => \counter[20]_i_4__3_n_0\,
      I4 => \counter[20]_i_5__3_n_0\,
      I5 => \counter_reg[12]_i_2__3_n_5\,
      O => \counter[11]_i_1__3_n_0\
    );
\counter[12]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__3_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__3_n_0\,
      I2 => \counter[20]_i_3__3_n_0\,
      I3 => \counter[20]_i_4__3_n_0\,
      I4 => \counter[20]_i_5__3_n_0\,
      I5 => \counter_reg[12]_i_2__3_n_4\,
      O => \counter[12]_i_1__3_n_0\
    );
\counter[13]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__3_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__3_n_0\,
      I2 => \counter[20]_i_3__3_n_0\,
      I3 => \counter[20]_i_4__3_n_0\,
      I4 => \counter[20]_i_5__3_n_0\,
      I5 => \counter_reg[16]_i_2__3_n_7\,
      O => \counter[13]_i_1__3_n_0\
    );
\counter[14]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__3_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__3_n_0\,
      I2 => \counter[20]_i_3__3_n_0\,
      I3 => \counter[20]_i_4__3_n_0\,
      I4 => \counter[20]_i_5__3_n_0\,
      I5 => \counter_reg[16]_i_2__3_n_6\,
      O => \counter[14]_i_1__3_n_0\
    );
\counter[15]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__3_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__3_n_0\,
      I2 => \counter[20]_i_3__3_n_0\,
      I3 => \counter[20]_i_4__3_n_0\,
      I4 => \counter[20]_i_5__3_n_0\,
      I5 => \counter_reg[16]_i_2__3_n_5\,
      O => \counter[15]_i_1__3_n_0\
    );
\counter[16]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__3_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__3_n_0\,
      I2 => \counter[20]_i_3__3_n_0\,
      I3 => \counter[20]_i_4__3_n_0\,
      I4 => \counter[20]_i_5__3_n_0\,
      I5 => \counter_reg[16]_i_2__3_n_4\,
      O => \counter[16]_i_1__3_n_0\
    );
\counter[17]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__3_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__3_n_0\,
      I2 => \counter[20]_i_3__3_n_0\,
      I3 => \counter[20]_i_4__3_n_0\,
      I4 => \counter[20]_i_5__3_n_0\,
      I5 => \counter_reg[20]_i_6__3_n_7\,
      O => \counter[17]_i_1__3_n_0\
    );
\counter[18]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__3_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__3_n_0\,
      I2 => \counter[20]_i_3__3_n_0\,
      I3 => \counter[20]_i_4__3_n_0\,
      I4 => \counter[20]_i_5__3_n_0\,
      I5 => \counter_reg[20]_i_6__3_n_6\,
      O => \counter[18]_i_1__3_n_0\
    );
\counter[19]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__3_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__3_n_0\,
      I2 => \counter[20]_i_3__3_n_0\,
      I3 => \counter[20]_i_4__3_n_0\,
      I4 => \counter[20]_i_5__3_n_0\,
      I5 => \counter_reg[20]_i_6__3_n_5\,
      O => \counter[19]_i_1__3_n_0\
    );
\counter[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__3_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__3_n_0\,
      I2 => \counter[20]_i_3__3_n_0\,
      I3 => \counter[20]_i_4__3_n_0\,
      I4 => \counter[20]_i_5__3_n_0\,
      I5 => \counter_reg[4]_i_2__3_n_7\,
      O => \counter[1]_i_1__3_n_0\
    );
\counter[20]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__3_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__3_n_0\,
      I2 => \counter[20]_i_3__3_n_0\,
      I3 => \counter[20]_i_4__3_n_0\,
      I4 => \counter[20]_i_5__3_n_0\,
      I5 => \counter_reg[20]_i_6__3_n_4\,
      O => \counter[20]_i_1__3_n_0\
    );
\counter[20]_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_2__3_n_0\
    );
\counter[20]_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0108"
    )
        port map (
      I0 => counter(20),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      I3 => fsm_state(2),
      O => \counter[20]_i_3__3_n_0\
    );
\counter[20]_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF070FEFFF0F0"
    )
        port map (
      I0 => counter(12),
      I1 => counter(7),
      I2 => \counter[20]_i_7__3_n_0\,
      I3 => counter(14),
      I4 => \counter[20]_i_8__3_n_0\,
      I5 => counter(13),
      O => \counter[20]_i_4__3_n_0\
    );
\counter[20]_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0070000E00F0"
    )
        port map (
      I0 => counter(19),
      I1 => counter(17),
      I2 => fsm_state(2),
      I3 => fsm_state(0),
      I4 => fsm_state(1),
      I5 => counter(5),
      O => \counter[20]_i_5__3_n_0\
    );
\counter[20]_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_state(1),
      I1 => fsm_state(0),
      I2 => fsm_state(2),
      O => \counter[20]_i_7__3_n_0\
    );
\counter[20]_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_8__3_n_0\
    );
\counter[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__3_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__3_n_0\,
      I2 => \counter[20]_i_3__3_n_0\,
      I3 => \counter[20]_i_4__3_n_0\,
      I4 => \counter[20]_i_5__3_n_0\,
      I5 => \counter_reg[4]_i_2__3_n_6\,
      O => \counter[2]_i_1__3_n_0\
    );
\counter[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__3_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__3_n_0\,
      I2 => \counter[20]_i_3__3_n_0\,
      I3 => \counter[20]_i_4__3_n_0\,
      I4 => \counter[20]_i_5__3_n_0\,
      I5 => \counter_reg[4]_i_2__3_n_5\,
      O => \counter[3]_i_1__3_n_0\
    );
\counter[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__3_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__3_n_0\,
      I2 => \counter[20]_i_3__3_n_0\,
      I3 => \counter[20]_i_4__3_n_0\,
      I4 => \counter[20]_i_5__3_n_0\,
      I5 => \counter_reg[4]_i_2__3_n_4\,
      O => \counter[4]_i_1__3_n_0\
    );
\counter[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__3_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__3_n_0\,
      I2 => \counter[20]_i_3__3_n_0\,
      I3 => \counter[20]_i_4__3_n_0\,
      I4 => \counter[20]_i_5__3_n_0\,
      I5 => \counter_reg[8]_i_2__3_n_7\,
      O => \counter[5]_i_1__3_n_0\
    );
\counter[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__3_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__3_n_0\,
      I2 => \counter[20]_i_3__3_n_0\,
      I3 => \counter[20]_i_4__3_n_0\,
      I4 => \counter[20]_i_5__3_n_0\,
      I5 => \counter_reg[8]_i_2__3_n_6\,
      O => \counter[6]_i_1__3_n_0\
    );
\counter[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__3_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__3_n_0\,
      I2 => \counter[20]_i_3__3_n_0\,
      I3 => \counter[20]_i_4__3_n_0\,
      I4 => \counter[20]_i_5__3_n_0\,
      I5 => \counter_reg[8]_i_2__3_n_5\,
      O => \counter[7]_i_1__3_n_0\
    );
\counter[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__3_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__3_n_0\,
      I2 => \counter[20]_i_3__3_n_0\,
      I3 => \counter[20]_i_4__3_n_0\,
      I4 => \counter[20]_i_5__3_n_0\,
      I5 => \counter_reg[8]_i_2__3_n_4\,
      O => \counter[8]_i_1__3_n_0\
    );
\counter[9]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__3_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__3_n_0\,
      I2 => \counter[20]_i_3__3_n_0\,
      I3 => \counter[20]_i_4__3_n_0\,
      I4 => \counter[20]_i_5__3_n_0\,
      I5 => \counter_reg[12]_i_2__3_n_7\,
      O => \counter[9]_i_1__3_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[0]_i_1__3_n_0\,
      Q => counter(0),
      R => p_0_in0
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[10]_i_1__3_n_0\,
      Q => counter(10),
      R => p_0_in0
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[11]_i_1__3_n_0\,
      Q => counter(11),
      R => p_0_in0
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[12]_i_1__3_n_0\,
      Q => counter(12),
      R => p_0_in0
    );
\counter_reg[12]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_2__3_n_0\,
      CO(3) => \counter_reg[12]_i_2__3_n_0\,
      CO(2) => \counter_reg[12]_i_2__3_n_1\,
      CO(1) => \counter_reg[12]_i_2__3_n_2\,
      CO(0) => \counter_reg[12]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_2__3_n_4\,
      O(2) => \counter_reg[12]_i_2__3_n_5\,
      O(1) => \counter_reg[12]_i_2__3_n_6\,
      O(0) => \counter_reg[12]_i_2__3_n_7\,
      S(3 downto 0) => counter(12 downto 9)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[13]_i_1__3_n_0\,
      Q => counter(13),
      R => p_0_in0
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[14]_i_1__3_n_0\,
      Q => counter(14),
      R => p_0_in0
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[15]_i_1__3_n_0\,
      Q => counter(15),
      R => p_0_in0
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[16]_i_1__3_n_0\,
      Q => counter(16),
      R => p_0_in0
    );
\counter_reg[16]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_2__3_n_0\,
      CO(3) => \counter_reg[16]_i_2__3_n_0\,
      CO(2) => \counter_reg[16]_i_2__3_n_1\,
      CO(1) => \counter_reg[16]_i_2__3_n_2\,
      CO(0) => \counter_reg[16]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_2__3_n_4\,
      O(2) => \counter_reg[16]_i_2__3_n_5\,
      O(1) => \counter_reg[16]_i_2__3_n_6\,
      O(0) => \counter_reg[16]_i_2__3_n_7\,
      S(3 downto 0) => counter(16 downto 13)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[17]_i_1__3_n_0\,
      Q => counter(17),
      R => p_0_in0
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[18]_i_1__3_n_0\,
      Q => counter(18),
      R => p_0_in0
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[19]_i_1__3_n_0\,
      Q => counter(19),
      R => p_0_in0
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[1]_i_1__3_n_0\,
      Q => counter(1),
      R => p_0_in0
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[20]_i_1__3_n_0\,
      Q => counter(20),
      R => p_0_in0
    );
\counter_reg[20]_i_6__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_2__3_n_0\,
      CO(3) => \NLW_counter_reg[20]_i_6__3_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[20]_i_6__3_n_1\,
      CO(1) => \counter_reg[20]_i_6__3_n_2\,
      CO(0) => \counter_reg[20]_i_6__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_6__3_n_4\,
      O(2) => \counter_reg[20]_i_6__3_n_5\,
      O(1) => \counter_reg[20]_i_6__3_n_6\,
      O(0) => \counter_reg[20]_i_6__3_n_7\,
      S(3 downto 0) => counter(20 downto 17)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[2]_i_1__3_n_0\,
      Q => counter(2),
      R => p_0_in0
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[3]_i_1__3_n_0\,
      Q => counter(3),
      R => p_0_in0
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[4]_i_1__3_n_0\,
      Q => counter(4),
      R => p_0_in0
    );
\counter_reg[4]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[4]_i_2__3_n_0\,
      CO(2) => \counter_reg[4]_i_2__3_n_1\,
      CO(1) => \counter_reg[4]_i_2__3_n_2\,
      CO(0) => \counter_reg[4]_i_2__3_n_3\,
      CYINIT => counter(0),
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_2__3_n_4\,
      O(2) => \counter_reg[4]_i_2__3_n_5\,
      O(1) => \counter_reg[4]_i_2__3_n_6\,
      O(0) => \counter_reg[4]_i_2__3_n_7\,
      S(3 downto 0) => counter(4 downto 1)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[5]_i_1__3_n_0\,
      Q => counter(5),
      R => p_0_in0
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[6]_i_1__3_n_0\,
      Q => counter(6),
      R => p_0_in0
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[7]_i_1__3_n_0\,
      Q => counter(7),
      R => p_0_in0
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[8]_i_1__3_n_0\,
      Q => counter(8),
      R => p_0_in0
    );
\counter_reg[8]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_2__3_n_0\,
      CO(3) => \counter_reg[8]_i_2__3_n_0\,
      CO(2) => \counter_reg[8]_i_2__3_n_1\,
      CO(1) => \counter_reg[8]_i_2__3_n_2\,
      CO(0) => \counter_reg[8]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_2__3_n_4\,
      O(2) => \counter_reg[8]_i_2__3_n_5\,
      O(1) => \counter_reg[8]_i_2__3_n_6\,
      O(0) => \counter_reg[8]_i_2__3_n_7\,
      S(3 downto 0) => counter(8 downto 5)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[9]_i_1__3_n_0\,
      Q => counter(9),
      R => p_0_in0
    );
\pwm_counter[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_counter(0),
      O => \pwm_counter[0]_i_1__3_n_0\
    );
\pwm_counter[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__3_n_0\,
      O => \pwm_counter[1]_i_1__3_n_0\
    );
\pwm_counter[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      I3 => \pwm_counter[6]_i_3__3_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__3_n_0\,
      O => \pwm_counter[2]_i_1__3_n_0\
    );
\pwm_counter[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => pwm_counter(2),
      I1 => pwm_counter(0),
      I2 => pwm_counter(1),
      I3 => pwm_counter(3),
      I4 => \pwm_counter[6]_i_3__3_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__3_n_0\,
      O => \pwm_counter[3]_i_1__3_n_0\
    );
\pwm_counter[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__3_n_0\,
      I1 => pwm_counter(4),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__3_n_0\,
      O => \pwm_counter[4]_i_1__3_n_0\
    );
\pwm_counter[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(4),
      I1 => \pwm_counter[6]_i_2__3_n_0\,
      I2 => pwm_counter(5),
      I3 => \pwm_counter[6]_i_3__3_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__3_n_0\,
      O => \pwm_counter[5]_i_1__3_n_0\
    );
\pwm_counter[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__3_n_0\,
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_counter(6),
      I4 => \pwm_counter[6]_i_3__3_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__3_n_0\,
      O => \pwm_counter[6]_i_1__3_n_0\
    );
\pwm_counter[6]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_counter(2),
      I2 => pwm_counter(0),
      I3 => pwm_counter(1),
      O => \pwm_counter[6]_i_2__3_n_0\
    );
\pwm_counter[6]_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \pwm_counter[6]_i_3__3_n_0\
    );
\pwm_counter[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F33FF"
    )
        port map (
      I0 => \pwm_counter[7]_i_3__3_n_0\,
      I1 => fsm_state(1),
      I2 => \FSM_sequential_fsm_state[2]_i_3__3_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      O => pwm_counter_next
    );
\pwm_counter[7]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => data0(7),
      I1 => fsm_state(2),
      I2 => fsm_state(1),
      I3 => fsm_state(0),
      I4 => \FSM_sequential_fsm_state[2]_i_3__3_n_0\,
      O => \pwm_counter[7]_i_2__3_n_0\
    );
\pwm_counter[7]_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(8),
      I4 => \pwm_step_counter[9]_i_2__3_n_0\,
      O => \pwm_counter[7]_i_3__3_n_0\
    );
\pwm_counter[7]_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__3_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(5),
      I3 => pwm_counter(4),
      I4 => pwm_counter(7),
      O => data0(7)
    );
\pwm_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[0]_i_1__3_n_0\,
      Q => pwm_counter(0),
      R => p_0_in0
    );
\pwm_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[1]_i_1__3_n_0\,
      Q => pwm_counter(1),
      R => p_0_in0
    );
\pwm_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[2]_i_1__3_n_0\,
      Q => pwm_counter(2),
      R => p_0_in0
    );
\pwm_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[3]_i_1__3_n_0\,
      Q => pwm_counter(3),
      R => p_0_in0
    );
\pwm_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[4]_i_1__3_n_0\,
      Q => pwm_counter(4),
      R => p_0_in0
    );
\pwm_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[5]_i_1__3_n_0\,
      Q => pwm_counter(5),
      R => p_0_in0
    );
\pwm_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[6]_i_1__3_n_0\,
      Q => pwm_counter(6),
      R => p_0_in0
    );
\pwm_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[7]_i_2__3_n_0\,
      Q => pwm_counter(7),
      R => p_0_in0
    );
\pwm_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => pwm_in(0),
      R => p_0_in0
    );
\pwm_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => pwm_in(1),
      R => '0'
    );
\pwm_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => pwm_in(2),
      R => '0'
    );
\pwm_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => pwm_in(3),
      R => '0'
    );
\pwm_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(3),
      Q => pwm_in(4),
      R => '0'
    );
\pwm_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(4),
      Q => pwm_in(5),
      R => '0'
    );
\pwm_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(5),
      Q => pwm_in(6),
      R => '0'
    );
\pwm_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(6),
      Q => pwm_in(7),
      R => '0'
    );
\pwm_step_counter[0]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_step_counter(0),
      O => \pwm_step_counter[0]_i_1__3_n_0\
    );
\pwm_step_counter[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__3_n_0\,
      I1 => pwm_step_counter(1),
      I2 => pwm_step_counter(0),
      O => \pwm_step_counter[1]_i_1__3_n_0\
    );
\pwm_step_counter[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__3_n_0\,
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      O => \pwm_step_counter[2]_i_1__3_n_0\
    );
\pwm_step_counter[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__3_n_0\,
      I1 => pwm_step_counter(3),
      I2 => pwm_step_counter(1),
      I3 => pwm_step_counter(0),
      I4 => pwm_step_counter(2),
      O => \pwm_step_counter[3]_i_1__3_n_0\
    );
\pwm_step_counter[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__3_n_0\,
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(3),
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[4]_i_1__3_n_0\
    );
\pwm_step_counter[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__3_n_0\,
      I1 => pwm_step_counter(5),
      I2 => \pwm_step_counter[7]_i_3__3_n_0\,
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[5]_i_1__3_n_0\
    );
\pwm_step_counter[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__3_n_0\,
      I1 => pwm_step_counter(6),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(5),
      I5 => \pwm_step_counter[7]_i_4__3_n_0\,
      O => \pwm_step_counter[6]_i_1__3_n_0\
    );
\pwm_step_counter[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888288888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__3_n_0\,
      I1 => pwm_step_counter(7),
      I2 => \pwm_step_counter[7]_i_3__3_n_0\,
      I3 => pwm_step_counter(6),
      I4 => \pwm_step_counter[7]_i_4__3_n_0\,
      I5 => pwm_step_counter(5),
      O => \pwm_step_counter[7]_i_1__3_n_0\
    );
\pwm_step_counter[7]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000000"
    )
        port map (
      I0 => \pwm_step_counter[9]_i_2__3_n_0\,
      I1 => pwm_step_counter(8),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_counter[6]_i_3__3_n_0\,
      O => \pwm_step_counter[7]_i_2__3_n_0\
    );
\pwm_step_counter[7]_i_3__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      O => \pwm_step_counter[7]_i_3__3_n_0\
    );
\pwm_step_counter[7]_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_step_counter(1),
      I1 => pwm_step_counter(0),
      I2 => pwm_step_counter(2),
      O => \pwm_step_counter[7]_i_4__3_n_0\
    );
\pwm_step_counter[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00AA0A020"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__3_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(8),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_step_counter[9]_i_2__3_n_0\,
      O => \pwm_step_counter[8]_i_1__3_n_0\
    );
\pwm_step_counter[9]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828808888"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__3_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(8),
      I5 => \pwm_step_counter[9]_i_2__3_n_0\,
      O => \pwm_step_counter[9]_i_1__3_n_0\
    );
\pwm_step_counter[9]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => pwm_step_counter(6),
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      I4 => pwm_step_counter(5),
      I5 => pwm_step_counter(7),
      O => \pwm_step_counter[9]_i_2__3_n_0\
    );
\pwm_step_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[0]_i_1__3_n_0\,
      Q => pwm_step_counter(0),
      R => p_0_in0
    );
\pwm_step_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[1]_i_1__3_n_0\,
      Q => pwm_step_counter(1),
      R => p_0_in0
    );
\pwm_step_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[2]_i_1__3_n_0\,
      Q => pwm_step_counter(2),
      R => p_0_in0
    );
\pwm_step_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[3]_i_1__3_n_0\,
      Q => pwm_step_counter(3),
      R => p_0_in0
    );
\pwm_step_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[4]_i_1__3_n_0\,
      Q => pwm_step_counter(4),
      R => p_0_in0
    );
\pwm_step_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[5]_i_1__3_n_0\,
      Q => pwm_step_counter(5),
      R => p_0_in0
    );
\pwm_step_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[6]_i_1__3_n_0\,
      Q => pwm_step_counter(6),
      R => p_0_in0
    );
\pwm_step_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[7]_i_1__3_n_0\,
      Q => pwm_step_counter(7),
      R => p_0_in0
    );
\pwm_step_counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[8]_i_1__3_n_0\,
      Q => pwm_step_counter(8),
      R => p_0_in0
    );
\pwm_step_counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[9]_i_1__3_n_0\,
      Q => pwm_step_counter(9),
      R => p_0_in0
    );
s_pwm_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => s_pwm_out0_carry_n_0,
      CO(2) => s_pwm_out0_carry_n_1,
      CO(1) => s_pwm_out0_carry_n_2,
      CO(0) => s_pwm_out0_carry_n_3,
      CYINIT => '0',
      DI(3) => \s_pwm_out0_carry_i_1__3_n_0\,
      DI(2) => \s_pwm_out0_carry_i_2__3_n_0\,
      DI(1) => \s_pwm_out0_carry_i_3__3_n_0\,
      DI(0) => \s_pwm_out0_carry_i_4__3_n_0\,
      O(3 downto 0) => NLW_s_pwm_out0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \s_pwm_out0_carry_i_5__3_n_0\,
      S(2) => \s_pwm_out0_carry_i_6__3_n_0\,
      S(1) => \s_pwm_out0_carry_i_7__3_n_0\,
      S(0) => \s_pwm_out0_carry_i_8__3_n_0\
    );
\s_pwm_out0_carry_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(7),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_counter(6),
      O => \s_pwm_out0_carry_i_1__3_n_0\
    );
\s_pwm_out0_carry_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B0A"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_in(4),
      O => \s_pwm_out0_carry_i_2__3_n_0\
    );
\s_pwm_out0_carry_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(3),
      I1 => pwm_counter(3),
      I2 => pwm_in(2),
      I3 => pwm_counter(2),
      O => \s_pwm_out0_carry_i_3__3_n_0\
    );
\s_pwm_out0_carry_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(1),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_counter(0),
      O => \s_pwm_out0_carry_i_4__3_n_0\
    );
\s_pwm_out0_carry_i_5__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(6),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_in(7),
      O => \s_pwm_out0_carry_i_5__3_n_0\
    );
\s_pwm_out0_carry_i_6__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(5),
      I2 => pwm_in(4),
      I3 => pwm_counter(4),
      O => \s_pwm_out0_carry_i_6__3_n_0\
    );
\s_pwm_out0_carry_i_7__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_in(3),
      I2 => pwm_counter(2),
      I3 => pwm_in(2),
      O => \s_pwm_out0_carry_i_7__3_n_0\
    );
\s_pwm_out0_carry_i_8__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_in(1),
      O => \s_pwm_out0_carry_i_8__3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_servo_pwm_generator_3 is
  port (
    s00_pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_servo_pwm_generator_3 : entity is "servo_pwm_generator";
end design_1_axi_ikinematics_0_0_servo_pwm_generator_3;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_servo_pwm_generator_3 is
  signal \FSM_sequential_fsm_state[0]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_4__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_2__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_3__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_4__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_5__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_6__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_7__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_8__2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_9__2_n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \counter[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[10]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[11]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[12]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[13]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[14]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[15]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[16]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[17]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[20]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[20]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter[20]_i_3__2_n_0\ : STD_LOGIC;
  signal \counter[20]_i_4__2_n_0\ : STD_LOGIC;
  signal \counter[20]_i_5__2_n_0\ : STD_LOGIC;
  signal \counter[20]_i_7__2_n_0\ : STD_LOGIC;
  signal \counter[20]_i_8__2_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__2_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__2_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__2_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__2_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__2_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__2_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__2_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__2_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__2_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__2_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__2_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__2_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__2_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__2_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__2_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__2_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__2_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__2_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__2_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__2_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__2_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__2_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__2_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__2_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__2_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__2_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__2_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__2_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__2_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__2_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__2_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__2_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__2_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__2_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__2_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__2_n_7\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal fsm_next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fsm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pwm_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pwm_counter[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwm_counter[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwm_counter[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwm_counter[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwm_counter[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwm_counter[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_3__2_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_3__2_n_0\ : STD_LOGIC;
  signal pwm_counter_next : STD_LOGIC;
  signal pwm_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pwm_step_counter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \pwm_step_counter[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[4]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[5]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[6]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_3__2_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_4__2_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[8]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_1__2_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_2__2_n_0\ : STD_LOGIC;
  signal s_pwm_out : STD_LOGIC;
  signal \s_pwm_out0_carry_i_1__2_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_8__2_n_0\ : STD_LOGIC;
  signal s_pwm_out0_carry_n_0 : STD_LOGIC;
  signal s_pwm_out0_carry_n_1 : STD_LOGIC;
  signal s_pwm_out0_carry_n_2 : STD_LOGIC;
  signal s_pwm_out0_carry_n_3 : STD_LOGIC;
  signal \NLW_counter_reg[20]_i_6__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_s_pwm_out0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[1]_i_1__3\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_1__3\ : label is "soft_lutpair584";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_9__2\ : label is "soft_lutpair582";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[0]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[1]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[2]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute SOFT_HLUTNM of \PWM_OUT_i_1__3\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \counter[0]_i_1__2\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \counter[20]_i_2__2\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \counter[20]_i_3__2\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \counter[20]_i_7__2\ : label is "soft_lutpair590";
  attribute SOFT_HLUTNM of \counter[20]_i_8__2\ : label is "soft_lutpair589";
  attribute SOFT_HLUTNM of \pwm_counter[0]_i_1__2\ : label is "soft_lutpair587";
  attribute SOFT_HLUTNM of \pwm_counter[2]_i_1__2\ : label is "soft_lutpair582";
  attribute SOFT_HLUTNM of \pwm_counter[6]_i_3__2\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_2__2\ : label is "soft_lutpair583";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_3__2\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \pwm_step_counter[0]_i_1__2\ : label is "soft_lutpair588";
  attribute SOFT_HLUTNM of \pwm_step_counter[1]_i_1__2\ : label is "soft_lutpair591";
  attribute SOFT_HLUTNM of \pwm_step_counter[2]_i_1__2\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \pwm_step_counter[3]_i_1__2\ : label is "soft_lutpair585";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_3__2\ : label is "soft_lutpair586";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_4__2\ : label is "soft_lutpair591";
begin
\FSM_sequential_fsm_state[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F22222222222FF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[0]_i_2__2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__2_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_3__2_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      I5 => fsm_state(1),
      O => fsm_next_state(0)
    );
\FSM_sequential_fsm_state[0]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => counter(12),
      I1 => fsm_state(2),
      I2 => counter(5),
      I3 => counter(7),
      I4 => \FSM_sequential_fsm_state[0]_i_4__2_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_2__2_n_0\
    );
\FSM_sequential_fsm_state[0]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_8__2_n_0\,
      I1 => counter(3),
      I2 => counter(4),
      I3 => counter(8),
      I4 => counter(6),
      I5 => \FSM_sequential_fsm_state[2]_i_6__2_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_3__2_n_0\
    );
\FSM_sequential_fsm_state[0]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => counter(17),
      I1 => counter(19),
      I2 => counter(14),
      I3 => counter(13),
      I4 => fsm_state(0),
      I5 => counter(20),
      O => \FSM_sequential_fsm_state[0]_i_4__2_n_0\
    );
\FSM_sequential_fsm_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CFF0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__2_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__2_n_0\,
      I2 => fsm_state(0),
      I3 => fsm_state(1),
      I4 => fsm_state(2),
      O => fsm_next_state(1)
    );
\FSM_sequential_fsm_state[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3A0A0A0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__2_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__2_n_0\,
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      O => fsm_next_state(2)
    );
\FSM_sequential_fsm_state[2]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_4__2_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_5__2_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_6__2_n_0\,
      I3 => \FSM_sequential_fsm_state[2]_i_7__2_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_8__2_n_0\,
      O => \FSM_sequential_fsm_state[2]_i_2__2_n_0\
    );
\FSM_sequential_fsm_state[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_9__2_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(7),
      I3 => pwm_counter(3),
      I4 => pwm_counter(4),
      I5 => pwm_counter(5),
      O => \FSM_sequential_fsm_state[2]_i_3__2_n_0\
    );
\FSM_sequential_fsm_state[2]_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(17),
      I1 => counter(14),
      I2 => counter(20),
      I3 => counter(19),
      O => \FSM_sequential_fsm_state[2]_i_4__2_n_0\
    );
\FSM_sequential_fsm_state[2]_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter(7),
      I1 => counter(5),
      I2 => counter(13),
      I3 => counter(12),
      O => \FSM_sequential_fsm_state[2]_i_5__2_n_0\
    );
\FSM_sequential_fsm_state[2]_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => counter(0),
      I1 => counter(16),
      I2 => counter(18),
      I3 => counter(2),
      I4 => counter(1),
      O => \FSM_sequential_fsm_state[2]_i_6__2_n_0\
    );
\FSM_sequential_fsm_state[2]_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(3),
      I1 => counter(4),
      I2 => counter(8),
      I3 => counter(6),
      O => \FSM_sequential_fsm_state[2]_i_7__2_n_0\
    );
\FSM_sequential_fsm_state[2]_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => counter(9),
      I1 => counter(10),
      I2 => counter(15),
      I3 => counter(11),
      O => \FSM_sequential_fsm_state[2]_i_8__2_n_0\
    );
\FSM_sequential_fsm_state[2]_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      O => \FSM_sequential_fsm_state[2]_i_9__2_n_0\
    );
\FSM_sequential_fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(0),
      Q => fsm_state(0),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(1),
      Q => fsm_state(1),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(2),
      Q => fsm_state(2),
      R => p_0_in0
    );
\PWM_OUT_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => s_pwm_out0_carry_n_0,
      I1 => fsm_state(0),
      I2 => fsm_state(1),
      I3 => fsm_state(2),
      O => s_pwm_out
    );
PWM_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => s_pwm_out,
      Q => s00_pwm_out(0),
      R => p_0_in0
    );
\counter[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => counter(0),
      O => \counter[0]_i_1__2_n_0\
    );
\counter[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__2_n_0\,
      I2 => \counter[20]_i_3__2_n_0\,
      I3 => \counter[20]_i_4__2_n_0\,
      I4 => \counter[20]_i_5__2_n_0\,
      I5 => \counter_reg[12]_i_2__2_n_6\,
      O => \counter[10]_i_1__2_n_0\
    );
\counter[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__2_n_0\,
      I2 => \counter[20]_i_3__2_n_0\,
      I3 => \counter[20]_i_4__2_n_0\,
      I4 => \counter[20]_i_5__2_n_0\,
      I5 => \counter_reg[12]_i_2__2_n_5\,
      O => \counter[11]_i_1__2_n_0\
    );
\counter[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__2_n_0\,
      I2 => \counter[20]_i_3__2_n_0\,
      I3 => \counter[20]_i_4__2_n_0\,
      I4 => \counter[20]_i_5__2_n_0\,
      I5 => \counter_reg[12]_i_2__2_n_4\,
      O => \counter[12]_i_1__2_n_0\
    );
\counter[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__2_n_0\,
      I2 => \counter[20]_i_3__2_n_0\,
      I3 => \counter[20]_i_4__2_n_0\,
      I4 => \counter[20]_i_5__2_n_0\,
      I5 => \counter_reg[16]_i_2__2_n_7\,
      O => \counter[13]_i_1__2_n_0\
    );
\counter[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__2_n_0\,
      I2 => \counter[20]_i_3__2_n_0\,
      I3 => \counter[20]_i_4__2_n_0\,
      I4 => \counter[20]_i_5__2_n_0\,
      I5 => \counter_reg[16]_i_2__2_n_6\,
      O => \counter[14]_i_1__2_n_0\
    );
\counter[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__2_n_0\,
      I2 => \counter[20]_i_3__2_n_0\,
      I3 => \counter[20]_i_4__2_n_0\,
      I4 => \counter[20]_i_5__2_n_0\,
      I5 => \counter_reg[16]_i_2__2_n_5\,
      O => \counter[15]_i_1__2_n_0\
    );
\counter[16]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__2_n_0\,
      I2 => \counter[20]_i_3__2_n_0\,
      I3 => \counter[20]_i_4__2_n_0\,
      I4 => \counter[20]_i_5__2_n_0\,
      I5 => \counter_reg[16]_i_2__2_n_4\,
      O => \counter[16]_i_1__2_n_0\
    );
\counter[17]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__2_n_0\,
      I2 => \counter[20]_i_3__2_n_0\,
      I3 => \counter[20]_i_4__2_n_0\,
      I4 => \counter[20]_i_5__2_n_0\,
      I5 => \counter_reg[20]_i_6__2_n_7\,
      O => \counter[17]_i_1__2_n_0\
    );
\counter[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__2_n_0\,
      I2 => \counter[20]_i_3__2_n_0\,
      I3 => \counter[20]_i_4__2_n_0\,
      I4 => \counter[20]_i_5__2_n_0\,
      I5 => \counter_reg[20]_i_6__2_n_6\,
      O => \counter[18]_i_1__2_n_0\
    );
\counter[19]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__2_n_0\,
      I2 => \counter[20]_i_3__2_n_0\,
      I3 => \counter[20]_i_4__2_n_0\,
      I4 => \counter[20]_i_5__2_n_0\,
      I5 => \counter_reg[20]_i_6__2_n_5\,
      O => \counter[19]_i_1__2_n_0\
    );
\counter[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__2_n_0\,
      I2 => \counter[20]_i_3__2_n_0\,
      I3 => \counter[20]_i_4__2_n_0\,
      I4 => \counter[20]_i_5__2_n_0\,
      I5 => \counter_reg[4]_i_2__2_n_7\,
      O => \counter[1]_i_1__2_n_0\
    );
\counter[20]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__2_n_0\,
      I2 => \counter[20]_i_3__2_n_0\,
      I3 => \counter[20]_i_4__2_n_0\,
      I4 => \counter[20]_i_5__2_n_0\,
      I5 => \counter_reg[20]_i_6__2_n_4\,
      O => \counter[20]_i_1__2_n_0\
    );
\counter[20]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_2__2_n_0\
    );
\counter[20]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0108"
    )
        port map (
      I0 => counter(20),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      I3 => fsm_state(2),
      O => \counter[20]_i_3__2_n_0\
    );
\counter[20]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF070FEFFF0F0"
    )
        port map (
      I0 => counter(12),
      I1 => counter(7),
      I2 => \counter[20]_i_7__2_n_0\,
      I3 => counter(14),
      I4 => \counter[20]_i_8__2_n_0\,
      I5 => counter(13),
      O => \counter[20]_i_4__2_n_0\
    );
\counter[20]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0070000E00F0"
    )
        port map (
      I0 => counter(19),
      I1 => counter(17),
      I2 => fsm_state(2),
      I3 => fsm_state(0),
      I4 => fsm_state(1),
      I5 => counter(5),
      O => \counter[20]_i_5__2_n_0\
    );
\counter[20]_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_state(1),
      I1 => fsm_state(0),
      I2 => fsm_state(2),
      O => \counter[20]_i_7__2_n_0\
    );
\counter[20]_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_8__2_n_0\
    );
\counter[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__2_n_0\,
      I2 => \counter[20]_i_3__2_n_0\,
      I3 => \counter[20]_i_4__2_n_0\,
      I4 => \counter[20]_i_5__2_n_0\,
      I5 => \counter_reg[4]_i_2__2_n_6\,
      O => \counter[2]_i_1__2_n_0\
    );
\counter[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__2_n_0\,
      I2 => \counter[20]_i_3__2_n_0\,
      I3 => \counter[20]_i_4__2_n_0\,
      I4 => \counter[20]_i_5__2_n_0\,
      I5 => \counter_reg[4]_i_2__2_n_5\,
      O => \counter[3]_i_1__2_n_0\
    );
\counter[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__2_n_0\,
      I2 => \counter[20]_i_3__2_n_0\,
      I3 => \counter[20]_i_4__2_n_0\,
      I4 => \counter[20]_i_5__2_n_0\,
      I5 => \counter_reg[4]_i_2__2_n_4\,
      O => \counter[4]_i_1__2_n_0\
    );
\counter[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__2_n_0\,
      I2 => \counter[20]_i_3__2_n_0\,
      I3 => \counter[20]_i_4__2_n_0\,
      I4 => \counter[20]_i_5__2_n_0\,
      I5 => \counter_reg[8]_i_2__2_n_7\,
      O => \counter[5]_i_1__2_n_0\
    );
\counter[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__2_n_0\,
      I2 => \counter[20]_i_3__2_n_0\,
      I3 => \counter[20]_i_4__2_n_0\,
      I4 => \counter[20]_i_5__2_n_0\,
      I5 => \counter_reg[8]_i_2__2_n_6\,
      O => \counter[6]_i_1__2_n_0\
    );
\counter[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__2_n_0\,
      I2 => \counter[20]_i_3__2_n_0\,
      I3 => \counter[20]_i_4__2_n_0\,
      I4 => \counter[20]_i_5__2_n_0\,
      I5 => \counter_reg[8]_i_2__2_n_5\,
      O => \counter[7]_i_1__2_n_0\
    );
\counter[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__2_n_0\,
      I2 => \counter[20]_i_3__2_n_0\,
      I3 => \counter[20]_i_4__2_n_0\,
      I4 => \counter[20]_i_5__2_n_0\,
      I5 => \counter_reg[8]_i_2__2_n_4\,
      O => \counter[8]_i_1__2_n_0\
    );
\counter[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__2_n_0\,
      I2 => \counter[20]_i_3__2_n_0\,
      I3 => \counter[20]_i_4__2_n_0\,
      I4 => \counter[20]_i_5__2_n_0\,
      I5 => \counter_reg[12]_i_2__2_n_7\,
      O => \counter[9]_i_1__2_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[0]_i_1__2_n_0\,
      Q => counter(0),
      R => p_0_in0
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[10]_i_1__2_n_0\,
      Q => counter(10),
      R => p_0_in0
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[11]_i_1__2_n_0\,
      Q => counter(11),
      R => p_0_in0
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[12]_i_1__2_n_0\,
      Q => counter(12),
      R => p_0_in0
    );
\counter_reg[12]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_2__2_n_0\,
      CO(3) => \counter_reg[12]_i_2__2_n_0\,
      CO(2) => \counter_reg[12]_i_2__2_n_1\,
      CO(1) => \counter_reg[12]_i_2__2_n_2\,
      CO(0) => \counter_reg[12]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_2__2_n_4\,
      O(2) => \counter_reg[12]_i_2__2_n_5\,
      O(1) => \counter_reg[12]_i_2__2_n_6\,
      O(0) => \counter_reg[12]_i_2__2_n_7\,
      S(3 downto 0) => counter(12 downto 9)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[13]_i_1__2_n_0\,
      Q => counter(13),
      R => p_0_in0
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[14]_i_1__2_n_0\,
      Q => counter(14),
      R => p_0_in0
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[15]_i_1__2_n_0\,
      Q => counter(15),
      R => p_0_in0
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[16]_i_1__2_n_0\,
      Q => counter(16),
      R => p_0_in0
    );
\counter_reg[16]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_2__2_n_0\,
      CO(3) => \counter_reg[16]_i_2__2_n_0\,
      CO(2) => \counter_reg[16]_i_2__2_n_1\,
      CO(1) => \counter_reg[16]_i_2__2_n_2\,
      CO(0) => \counter_reg[16]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_2__2_n_4\,
      O(2) => \counter_reg[16]_i_2__2_n_5\,
      O(1) => \counter_reg[16]_i_2__2_n_6\,
      O(0) => \counter_reg[16]_i_2__2_n_7\,
      S(3 downto 0) => counter(16 downto 13)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[17]_i_1__2_n_0\,
      Q => counter(17),
      R => p_0_in0
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[18]_i_1__2_n_0\,
      Q => counter(18),
      R => p_0_in0
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[19]_i_1__2_n_0\,
      Q => counter(19),
      R => p_0_in0
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[1]_i_1__2_n_0\,
      Q => counter(1),
      R => p_0_in0
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[20]_i_1__2_n_0\,
      Q => counter(20),
      R => p_0_in0
    );
\counter_reg[20]_i_6__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_2__2_n_0\,
      CO(3) => \NLW_counter_reg[20]_i_6__2_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[20]_i_6__2_n_1\,
      CO(1) => \counter_reg[20]_i_6__2_n_2\,
      CO(0) => \counter_reg[20]_i_6__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_6__2_n_4\,
      O(2) => \counter_reg[20]_i_6__2_n_5\,
      O(1) => \counter_reg[20]_i_6__2_n_6\,
      O(0) => \counter_reg[20]_i_6__2_n_7\,
      S(3 downto 0) => counter(20 downto 17)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[2]_i_1__2_n_0\,
      Q => counter(2),
      R => p_0_in0
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[3]_i_1__2_n_0\,
      Q => counter(3),
      R => p_0_in0
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[4]_i_1__2_n_0\,
      Q => counter(4),
      R => p_0_in0
    );
\counter_reg[4]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[4]_i_2__2_n_0\,
      CO(2) => \counter_reg[4]_i_2__2_n_1\,
      CO(1) => \counter_reg[4]_i_2__2_n_2\,
      CO(0) => \counter_reg[4]_i_2__2_n_3\,
      CYINIT => counter(0),
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_2__2_n_4\,
      O(2) => \counter_reg[4]_i_2__2_n_5\,
      O(1) => \counter_reg[4]_i_2__2_n_6\,
      O(0) => \counter_reg[4]_i_2__2_n_7\,
      S(3 downto 0) => counter(4 downto 1)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[5]_i_1__2_n_0\,
      Q => counter(5),
      R => p_0_in0
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[6]_i_1__2_n_0\,
      Q => counter(6),
      R => p_0_in0
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[7]_i_1__2_n_0\,
      Q => counter(7),
      R => p_0_in0
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[8]_i_1__2_n_0\,
      Q => counter(8),
      R => p_0_in0
    );
\counter_reg[8]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_2__2_n_0\,
      CO(3) => \counter_reg[8]_i_2__2_n_0\,
      CO(2) => \counter_reg[8]_i_2__2_n_1\,
      CO(1) => \counter_reg[8]_i_2__2_n_2\,
      CO(0) => \counter_reg[8]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_2__2_n_4\,
      O(2) => \counter_reg[8]_i_2__2_n_5\,
      O(1) => \counter_reg[8]_i_2__2_n_6\,
      O(0) => \counter_reg[8]_i_2__2_n_7\,
      S(3 downto 0) => counter(8 downto 5)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[9]_i_1__2_n_0\,
      Q => counter(9),
      R => p_0_in0
    );
\pwm_counter[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_counter(0),
      O => \pwm_counter[0]_i_1__2_n_0\
    );
\pwm_counter[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__2_n_0\,
      O => \pwm_counter[1]_i_1__2_n_0\
    );
\pwm_counter[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      I3 => \pwm_counter[6]_i_3__2_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__2_n_0\,
      O => \pwm_counter[2]_i_1__2_n_0\
    );
\pwm_counter[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => pwm_counter(2),
      I1 => pwm_counter(0),
      I2 => pwm_counter(1),
      I3 => pwm_counter(3),
      I4 => \pwm_counter[6]_i_3__2_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__2_n_0\,
      O => \pwm_counter[3]_i_1__2_n_0\
    );
\pwm_counter[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__2_n_0\,
      I1 => pwm_counter(4),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__2_n_0\,
      O => \pwm_counter[4]_i_1__2_n_0\
    );
\pwm_counter[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(4),
      I1 => \pwm_counter[6]_i_2__2_n_0\,
      I2 => pwm_counter(5),
      I3 => \pwm_counter[6]_i_3__2_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__2_n_0\,
      O => \pwm_counter[5]_i_1__2_n_0\
    );
\pwm_counter[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__2_n_0\,
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_counter(6),
      I4 => \pwm_counter[6]_i_3__2_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__2_n_0\,
      O => \pwm_counter[6]_i_1__2_n_0\
    );
\pwm_counter[6]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_counter(2),
      I2 => pwm_counter(0),
      I3 => pwm_counter(1),
      O => \pwm_counter[6]_i_2__2_n_0\
    );
\pwm_counter[6]_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \pwm_counter[6]_i_3__2_n_0\
    );
\pwm_counter[7]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F33FF"
    )
        port map (
      I0 => \pwm_counter[7]_i_3__2_n_0\,
      I1 => fsm_state(1),
      I2 => \FSM_sequential_fsm_state[2]_i_3__2_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      O => pwm_counter_next
    );
\pwm_counter[7]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => data0(7),
      I1 => fsm_state(2),
      I2 => fsm_state(1),
      I3 => fsm_state(0),
      I4 => \FSM_sequential_fsm_state[2]_i_3__2_n_0\,
      O => \pwm_counter[7]_i_2__2_n_0\
    );
\pwm_counter[7]_i_3__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(8),
      I4 => \pwm_step_counter[9]_i_2__2_n_0\,
      O => \pwm_counter[7]_i_3__2_n_0\
    );
\pwm_counter[7]_i_4__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__2_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(5),
      I3 => pwm_counter(4),
      I4 => pwm_counter(7),
      O => data0(7)
    );
\pwm_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[0]_i_1__2_n_0\,
      Q => pwm_counter(0),
      R => p_0_in0
    );
\pwm_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[1]_i_1__2_n_0\,
      Q => pwm_counter(1),
      R => p_0_in0
    );
\pwm_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[2]_i_1__2_n_0\,
      Q => pwm_counter(2),
      R => p_0_in0
    );
\pwm_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[3]_i_1__2_n_0\,
      Q => pwm_counter(3),
      R => p_0_in0
    );
\pwm_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[4]_i_1__2_n_0\,
      Q => pwm_counter(4),
      R => p_0_in0
    );
\pwm_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[5]_i_1__2_n_0\,
      Q => pwm_counter(5),
      R => p_0_in0
    );
\pwm_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[6]_i_1__2_n_0\,
      Q => pwm_counter(6),
      R => p_0_in0
    );
\pwm_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[7]_i_2__2_n_0\,
      Q => pwm_counter(7),
      R => p_0_in0
    );
\pwm_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => pwm_in(0),
      R => p_0_in0
    );
\pwm_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => pwm_in(1),
      R => '0'
    );
\pwm_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => pwm_in(2),
      R => '0'
    );
\pwm_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => pwm_in(3),
      R => '0'
    );
\pwm_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(3),
      Q => pwm_in(4),
      R => '0'
    );
\pwm_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(4),
      Q => pwm_in(5),
      R => '0'
    );
\pwm_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(5),
      Q => pwm_in(6),
      R => '0'
    );
\pwm_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(6),
      Q => pwm_in(7),
      R => '0'
    );
\pwm_step_counter[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_step_counter(0),
      O => \pwm_step_counter[0]_i_1__2_n_0\
    );
\pwm_step_counter[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__2_n_0\,
      I1 => pwm_step_counter(1),
      I2 => pwm_step_counter(0),
      O => \pwm_step_counter[1]_i_1__2_n_0\
    );
\pwm_step_counter[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__2_n_0\,
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      O => \pwm_step_counter[2]_i_1__2_n_0\
    );
\pwm_step_counter[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__2_n_0\,
      I1 => pwm_step_counter(3),
      I2 => pwm_step_counter(1),
      I3 => pwm_step_counter(0),
      I4 => pwm_step_counter(2),
      O => \pwm_step_counter[3]_i_1__2_n_0\
    );
\pwm_step_counter[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__2_n_0\,
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(3),
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[4]_i_1__2_n_0\
    );
\pwm_step_counter[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__2_n_0\,
      I1 => pwm_step_counter(5),
      I2 => \pwm_step_counter[7]_i_3__2_n_0\,
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[5]_i_1__2_n_0\
    );
\pwm_step_counter[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__2_n_0\,
      I1 => pwm_step_counter(6),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(5),
      I5 => \pwm_step_counter[7]_i_4__2_n_0\,
      O => \pwm_step_counter[6]_i_1__2_n_0\
    );
\pwm_step_counter[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888288888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__2_n_0\,
      I1 => pwm_step_counter(7),
      I2 => \pwm_step_counter[7]_i_3__2_n_0\,
      I3 => pwm_step_counter(6),
      I4 => \pwm_step_counter[7]_i_4__2_n_0\,
      I5 => pwm_step_counter(5),
      O => \pwm_step_counter[7]_i_1__2_n_0\
    );
\pwm_step_counter[7]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000000"
    )
        port map (
      I0 => \pwm_step_counter[9]_i_2__2_n_0\,
      I1 => pwm_step_counter(8),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_counter[6]_i_3__2_n_0\,
      O => \pwm_step_counter[7]_i_2__2_n_0\
    );
\pwm_step_counter[7]_i_3__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      O => \pwm_step_counter[7]_i_3__2_n_0\
    );
\pwm_step_counter[7]_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_step_counter(1),
      I1 => pwm_step_counter(0),
      I2 => pwm_step_counter(2),
      O => \pwm_step_counter[7]_i_4__2_n_0\
    );
\pwm_step_counter[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00AA0A020"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__2_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(8),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_step_counter[9]_i_2__2_n_0\,
      O => \pwm_step_counter[8]_i_1__2_n_0\
    );
\pwm_step_counter[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828808888"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__2_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(8),
      I5 => \pwm_step_counter[9]_i_2__2_n_0\,
      O => \pwm_step_counter[9]_i_1__2_n_0\
    );
\pwm_step_counter[9]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => pwm_step_counter(6),
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      I4 => pwm_step_counter(5),
      I5 => pwm_step_counter(7),
      O => \pwm_step_counter[9]_i_2__2_n_0\
    );
\pwm_step_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[0]_i_1__2_n_0\,
      Q => pwm_step_counter(0),
      R => p_0_in0
    );
\pwm_step_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[1]_i_1__2_n_0\,
      Q => pwm_step_counter(1),
      R => p_0_in0
    );
\pwm_step_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[2]_i_1__2_n_0\,
      Q => pwm_step_counter(2),
      R => p_0_in0
    );
\pwm_step_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[3]_i_1__2_n_0\,
      Q => pwm_step_counter(3),
      R => p_0_in0
    );
\pwm_step_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[4]_i_1__2_n_0\,
      Q => pwm_step_counter(4),
      R => p_0_in0
    );
\pwm_step_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[5]_i_1__2_n_0\,
      Q => pwm_step_counter(5),
      R => p_0_in0
    );
\pwm_step_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[6]_i_1__2_n_0\,
      Q => pwm_step_counter(6),
      R => p_0_in0
    );
\pwm_step_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[7]_i_1__2_n_0\,
      Q => pwm_step_counter(7),
      R => p_0_in0
    );
\pwm_step_counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[8]_i_1__2_n_0\,
      Q => pwm_step_counter(8),
      R => p_0_in0
    );
\pwm_step_counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[9]_i_1__2_n_0\,
      Q => pwm_step_counter(9),
      R => p_0_in0
    );
s_pwm_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => s_pwm_out0_carry_n_0,
      CO(2) => s_pwm_out0_carry_n_1,
      CO(1) => s_pwm_out0_carry_n_2,
      CO(0) => s_pwm_out0_carry_n_3,
      CYINIT => '0',
      DI(3) => \s_pwm_out0_carry_i_1__2_n_0\,
      DI(2) => \s_pwm_out0_carry_i_2__2_n_0\,
      DI(1) => \s_pwm_out0_carry_i_3__2_n_0\,
      DI(0) => \s_pwm_out0_carry_i_4__2_n_0\,
      O(3 downto 0) => NLW_s_pwm_out0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \s_pwm_out0_carry_i_5__2_n_0\,
      S(2) => \s_pwm_out0_carry_i_6__2_n_0\,
      S(1) => \s_pwm_out0_carry_i_7__2_n_0\,
      S(0) => \s_pwm_out0_carry_i_8__2_n_0\
    );
\s_pwm_out0_carry_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(7),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_counter(6),
      O => \s_pwm_out0_carry_i_1__2_n_0\
    );
\s_pwm_out0_carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B0A"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_in(4),
      O => \s_pwm_out0_carry_i_2__2_n_0\
    );
\s_pwm_out0_carry_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(3),
      I1 => pwm_counter(3),
      I2 => pwm_in(2),
      I3 => pwm_counter(2),
      O => \s_pwm_out0_carry_i_3__2_n_0\
    );
\s_pwm_out0_carry_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(1),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_counter(0),
      O => \s_pwm_out0_carry_i_4__2_n_0\
    );
\s_pwm_out0_carry_i_5__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(6),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_in(7),
      O => \s_pwm_out0_carry_i_5__2_n_0\
    );
\s_pwm_out0_carry_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(5),
      I2 => pwm_in(4),
      I3 => pwm_counter(4),
      O => \s_pwm_out0_carry_i_6__2_n_0\
    );
\s_pwm_out0_carry_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_in(3),
      I2 => pwm_counter(2),
      I3 => pwm_in(2),
      O => \s_pwm_out0_carry_i_7__2_n_0\
    );
\s_pwm_out0_carry_i_8__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_in(1),
      O => \s_pwm_out0_carry_i_8__2_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_servo_pwm_generator_4 is
  port (
    s00_pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_servo_pwm_generator_4 : entity is "servo_pwm_generator";
end design_1_axi_ikinematics_0_0_servo_pwm_generator_4;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_servo_pwm_generator_4 is
  signal \FSM_sequential_fsm_state[0]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_2__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_3__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_4__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_5__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_6__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_7__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_8__1_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_9__1_n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \counter[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[20]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[20]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter[20]_i_3__1_n_0\ : STD_LOGIC;
  signal \counter[20]_i_4__1_n_0\ : STD_LOGIC;
  signal \counter[20]_i_5__1_n_0\ : STD_LOGIC;
  signal \counter[20]_i_7__1_n_0\ : STD_LOGIC;
  signal \counter[20]_i_8__1_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__1_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__1_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__1_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__1_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__1_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__1_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__1_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__1_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__1_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__1_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__1_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__1_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__1_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__1_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__1_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__1_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__1_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__1_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__1_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__1_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__1_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__1_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__1_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__1_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__1_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__1_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__1_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__1_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__1_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__1_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__1_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__1_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__1_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__1_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__1_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__1_n_7\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal fsm_next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fsm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pwm_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pwm_counter[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwm_counter[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwm_counter[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwm_counter[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwm_counter[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwm_counter[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_3__1_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_3__1_n_0\ : STD_LOGIC;
  signal pwm_counter_next : STD_LOGIC;
  signal pwm_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pwm_step_counter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \pwm_step_counter[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_3__1_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_4__1_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_2__1_n_0\ : STD_LOGIC;
  signal s_pwm_out : STD_LOGIC;
  signal \s_pwm_out0_carry_i_1__1_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_2__1_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_3__1_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_4__1_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_5__1_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_8__1_n_0\ : STD_LOGIC;
  signal s_pwm_out0_carry_n_0 : STD_LOGIC;
  signal s_pwm_out0_carry_n_1 : STD_LOGIC;
  signal s_pwm_out0_carry_n_2 : STD_LOGIC;
  signal s_pwm_out0_carry_n_3 : STD_LOGIC;
  signal \NLW_counter_reg[20]_i_6__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_s_pwm_out0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[1]_i_1__2\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_1__2\ : label is "soft_lutpair594";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_9__1\ : label is "soft_lutpair592";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[0]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[1]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[2]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute SOFT_HLUTNM of \PWM_OUT_i_1__2\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \counter[0]_i_1__1\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \counter[20]_i_2__1\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \counter[20]_i_3__1\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \counter[20]_i_7__1\ : label is "soft_lutpair600";
  attribute SOFT_HLUTNM of \counter[20]_i_8__1\ : label is "soft_lutpair599";
  attribute SOFT_HLUTNM of \pwm_counter[0]_i_1__1\ : label is "soft_lutpair597";
  attribute SOFT_HLUTNM of \pwm_counter[2]_i_1__1\ : label is "soft_lutpair592";
  attribute SOFT_HLUTNM of \pwm_counter[6]_i_3__1\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_2__1\ : label is "soft_lutpair593";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_3__1\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \pwm_step_counter[0]_i_1__1\ : label is "soft_lutpair598";
  attribute SOFT_HLUTNM of \pwm_step_counter[1]_i_1__1\ : label is "soft_lutpair601";
  attribute SOFT_HLUTNM of \pwm_step_counter[2]_i_1__1\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \pwm_step_counter[3]_i_1__1\ : label is "soft_lutpair595";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_3__1\ : label is "soft_lutpair596";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_4__1\ : label is "soft_lutpair601";
begin
\FSM_sequential_fsm_state[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F22222222222FF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[0]_i_2__1_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__1_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_3__1_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      I5 => fsm_state(1),
      O => fsm_next_state(0)
    );
\FSM_sequential_fsm_state[0]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => counter(12),
      I1 => fsm_state(2),
      I2 => counter(5),
      I3 => counter(7),
      I4 => \FSM_sequential_fsm_state[0]_i_4__1_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_2__1_n_0\
    );
\FSM_sequential_fsm_state[0]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_8__1_n_0\,
      I1 => counter(3),
      I2 => counter(4),
      I3 => counter(8),
      I4 => counter(6),
      I5 => \FSM_sequential_fsm_state[2]_i_6__1_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_3__1_n_0\
    );
\FSM_sequential_fsm_state[0]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => counter(17),
      I1 => counter(19),
      I2 => counter(14),
      I3 => counter(13),
      I4 => fsm_state(0),
      I5 => counter(20),
      O => \FSM_sequential_fsm_state[0]_i_4__1_n_0\
    );
\FSM_sequential_fsm_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CFF0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__1_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__1_n_0\,
      I2 => fsm_state(0),
      I3 => fsm_state(1),
      I4 => fsm_state(2),
      O => fsm_next_state(1)
    );
\FSM_sequential_fsm_state[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3A0A0A0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__1_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__1_n_0\,
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      O => fsm_next_state(2)
    );
\FSM_sequential_fsm_state[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_4__1_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_5__1_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_6__1_n_0\,
      I3 => \FSM_sequential_fsm_state[2]_i_7__1_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_8__1_n_0\,
      O => \FSM_sequential_fsm_state[2]_i_2__1_n_0\
    );
\FSM_sequential_fsm_state[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_9__1_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(7),
      I3 => pwm_counter(3),
      I4 => pwm_counter(4),
      I5 => pwm_counter(5),
      O => \FSM_sequential_fsm_state[2]_i_3__1_n_0\
    );
\FSM_sequential_fsm_state[2]_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(17),
      I1 => counter(14),
      I2 => counter(20),
      I3 => counter(19),
      O => \FSM_sequential_fsm_state[2]_i_4__1_n_0\
    );
\FSM_sequential_fsm_state[2]_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter(7),
      I1 => counter(5),
      I2 => counter(13),
      I3 => counter(12),
      O => \FSM_sequential_fsm_state[2]_i_5__1_n_0\
    );
\FSM_sequential_fsm_state[2]_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => counter(0),
      I1 => counter(16),
      I2 => counter(18),
      I3 => counter(2),
      I4 => counter(1),
      O => \FSM_sequential_fsm_state[2]_i_6__1_n_0\
    );
\FSM_sequential_fsm_state[2]_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(3),
      I1 => counter(4),
      I2 => counter(8),
      I3 => counter(6),
      O => \FSM_sequential_fsm_state[2]_i_7__1_n_0\
    );
\FSM_sequential_fsm_state[2]_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => counter(9),
      I1 => counter(10),
      I2 => counter(15),
      I3 => counter(11),
      O => \FSM_sequential_fsm_state[2]_i_8__1_n_0\
    );
\FSM_sequential_fsm_state[2]_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      O => \FSM_sequential_fsm_state[2]_i_9__1_n_0\
    );
\FSM_sequential_fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(0),
      Q => fsm_state(0),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(1),
      Q => fsm_state(1),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(2),
      Q => fsm_state(2),
      R => p_0_in0
    );
\PWM_OUT_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => s_pwm_out0_carry_n_0,
      I1 => fsm_state(0),
      I2 => fsm_state(1),
      I3 => fsm_state(2),
      O => s_pwm_out
    );
PWM_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => s_pwm_out,
      Q => s00_pwm_out(0),
      R => p_0_in0
    );
\counter[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => counter(0),
      O => \counter[0]_i_1__1_n_0\
    );
\counter[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__1_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__1_n_0\,
      I2 => \counter[20]_i_3__1_n_0\,
      I3 => \counter[20]_i_4__1_n_0\,
      I4 => \counter[20]_i_5__1_n_0\,
      I5 => \counter_reg[12]_i_2__1_n_6\,
      O => \counter[10]_i_1__1_n_0\
    );
\counter[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__1_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__1_n_0\,
      I2 => \counter[20]_i_3__1_n_0\,
      I3 => \counter[20]_i_4__1_n_0\,
      I4 => \counter[20]_i_5__1_n_0\,
      I5 => \counter_reg[12]_i_2__1_n_5\,
      O => \counter[11]_i_1__1_n_0\
    );
\counter[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__1_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__1_n_0\,
      I2 => \counter[20]_i_3__1_n_0\,
      I3 => \counter[20]_i_4__1_n_0\,
      I4 => \counter[20]_i_5__1_n_0\,
      I5 => \counter_reg[12]_i_2__1_n_4\,
      O => \counter[12]_i_1__1_n_0\
    );
\counter[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__1_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__1_n_0\,
      I2 => \counter[20]_i_3__1_n_0\,
      I3 => \counter[20]_i_4__1_n_0\,
      I4 => \counter[20]_i_5__1_n_0\,
      I5 => \counter_reg[16]_i_2__1_n_7\,
      O => \counter[13]_i_1__1_n_0\
    );
\counter[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__1_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__1_n_0\,
      I2 => \counter[20]_i_3__1_n_0\,
      I3 => \counter[20]_i_4__1_n_0\,
      I4 => \counter[20]_i_5__1_n_0\,
      I5 => \counter_reg[16]_i_2__1_n_6\,
      O => \counter[14]_i_1__1_n_0\
    );
\counter[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__1_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__1_n_0\,
      I2 => \counter[20]_i_3__1_n_0\,
      I3 => \counter[20]_i_4__1_n_0\,
      I4 => \counter[20]_i_5__1_n_0\,
      I5 => \counter_reg[16]_i_2__1_n_5\,
      O => \counter[15]_i_1__1_n_0\
    );
\counter[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__1_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__1_n_0\,
      I2 => \counter[20]_i_3__1_n_0\,
      I3 => \counter[20]_i_4__1_n_0\,
      I4 => \counter[20]_i_5__1_n_0\,
      I5 => \counter_reg[16]_i_2__1_n_4\,
      O => \counter[16]_i_1__1_n_0\
    );
\counter[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__1_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__1_n_0\,
      I2 => \counter[20]_i_3__1_n_0\,
      I3 => \counter[20]_i_4__1_n_0\,
      I4 => \counter[20]_i_5__1_n_0\,
      I5 => \counter_reg[20]_i_6__1_n_7\,
      O => \counter[17]_i_1__1_n_0\
    );
\counter[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__1_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__1_n_0\,
      I2 => \counter[20]_i_3__1_n_0\,
      I3 => \counter[20]_i_4__1_n_0\,
      I4 => \counter[20]_i_5__1_n_0\,
      I5 => \counter_reg[20]_i_6__1_n_6\,
      O => \counter[18]_i_1__1_n_0\
    );
\counter[19]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__1_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__1_n_0\,
      I2 => \counter[20]_i_3__1_n_0\,
      I3 => \counter[20]_i_4__1_n_0\,
      I4 => \counter[20]_i_5__1_n_0\,
      I5 => \counter_reg[20]_i_6__1_n_5\,
      O => \counter[19]_i_1__1_n_0\
    );
\counter[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__1_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__1_n_0\,
      I2 => \counter[20]_i_3__1_n_0\,
      I3 => \counter[20]_i_4__1_n_0\,
      I4 => \counter[20]_i_5__1_n_0\,
      I5 => \counter_reg[4]_i_2__1_n_7\,
      O => \counter[1]_i_1__1_n_0\
    );
\counter[20]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__1_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__1_n_0\,
      I2 => \counter[20]_i_3__1_n_0\,
      I3 => \counter[20]_i_4__1_n_0\,
      I4 => \counter[20]_i_5__1_n_0\,
      I5 => \counter_reg[20]_i_6__1_n_4\,
      O => \counter[20]_i_1__1_n_0\
    );
\counter[20]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_2__1_n_0\
    );
\counter[20]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0108"
    )
        port map (
      I0 => counter(20),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      I3 => fsm_state(2),
      O => \counter[20]_i_3__1_n_0\
    );
\counter[20]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF070FEFFF0F0"
    )
        port map (
      I0 => counter(12),
      I1 => counter(7),
      I2 => \counter[20]_i_7__1_n_0\,
      I3 => counter(14),
      I4 => \counter[20]_i_8__1_n_0\,
      I5 => counter(13),
      O => \counter[20]_i_4__1_n_0\
    );
\counter[20]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0070000E00F0"
    )
        port map (
      I0 => counter(19),
      I1 => counter(17),
      I2 => fsm_state(2),
      I3 => fsm_state(0),
      I4 => fsm_state(1),
      I5 => counter(5),
      O => \counter[20]_i_5__1_n_0\
    );
\counter[20]_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_state(1),
      I1 => fsm_state(0),
      I2 => fsm_state(2),
      O => \counter[20]_i_7__1_n_0\
    );
\counter[20]_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_8__1_n_0\
    );
\counter[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__1_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__1_n_0\,
      I2 => \counter[20]_i_3__1_n_0\,
      I3 => \counter[20]_i_4__1_n_0\,
      I4 => \counter[20]_i_5__1_n_0\,
      I5 => \counter_reg[4]_i_2__1_n_6\,
      O => \counter[2]_i_1__1_n_0\
    );
\counter[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__1_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__1_n_0\,
      I2 => \counter[20]_i_3__1_n_0\,
      I3 => \counter[20]_i_4__1_n_0\,
      I4 => \counter[20]_i_5__1_n_0\,
      I5 => \counter_reg[4]_i_2__1_n_5\,
      O => \counter[3]_i_1__1_n_0\
    );
\counter[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__1_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__1_n_0\,
      I2 => \counter[20]_i_3__1_n_0\,
      I3 => \counter[20]_i_4__1_n_0\,
      I4 => \counter[20]_i_5__1_n_0\,
      I5 => \counter_reg[4]_i_2__1_n_4\,
      O => \counter[4]_i_1__1_n_0\
    );
\counter[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__1_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__1_n_0\,
      I2 => \counter[20]_i_3__1_n_0\,
      I3 => \counter[20]_i_4__1_n_0\,
      I4 => \counter[20]_i_5__1_n_0\,
      I5 => \counter_reg[8]_i_2__1_n_7\,
      O => \counter[5]_i_1__1_n_0\
    );
\counter[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__1_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__1_n_0\,
      I2 => \counter[20]_i_3__1_n_0\,
      I3 => \counter[20]_i_4__1_n_0\,
      I4 => \counter[20]_i_5__1_n_0\,
      I5 => \counter_reg[8]_i_2__1_n_6\,
      O => \counter[6]_i_1__1_n_0\
    );
\counter[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__1_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__1_n_0\,
      I2 => \counter[20]_i_3__1_n_0\,
      I3 => \counter[20]_i_4__1_n_0\,
      I4 => \counter[20]_i_5__1_n_0\,
      I5 => \counter_reg[8]_i_2__1_n_5\,
      O => \counter[7]_i_1__1_n_0\
    );
\counter[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__1_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__1_n_0\,
      I2 => \counter[20]_i_3__1_n_0\,
      I3 => \counter[20]_i_4__1_n_0\,
      I4 => \counter[20]_i_5__1_n_0\,
      I5 => \counter_reg[8]_i_2__1_n_4\,
      O => \counter[8]_i_1__1_n_0\
    );
\counter[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__1_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__1_n_0\,
      I2 => \counter[20]_i_3__1_n_0\,
      I3 => \counter[20]_i_4__1_n_0\,
      I4 => \counter[20]_i_5__1_n_0\,
      I5 => \counter_reg[12]_i_2__1_n_7\,
      O => \counter[9]_i_1__1_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[0]_i_1__1_n_0\,
      Q => counter(0),
      R => p_0_in0
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[10]_i_1__1_n_0\,
      Q => counter(10),
      R => p_0_in0
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[11]_i_1__1_n_0\,
      Q => counter(11),
      R => p_0_in0
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[12]_i_1__1_n_0\,
      Q => counter(12),
      R => p_0_in0
    );
\counter_reg[12]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_2__1_n_0\,
      CO(3) => \counter_reg[12]_i_2__1_n_0\,
      CO(2) => \counter_reg[12]_i_2__1_n_1\,
      CO(1) => \counter_reg[12]_i_2__1_n_2\,
      CO(0) => \counter_reg[12]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_2__1_n_4\,
      O(2) => \counter_reg[12]_i_2__1_n_5\,
      O(1) => \counter_reg[12]_i_2__1_n_6\,
      O(0) => \counter_reg[12]_i_2__1_n_7\,
      S(3 downto 0) => counter(12 downto 9)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[13]_i_1__1_n_0\,
      Q => counter(13),
      R => p_0_in0
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[14]_i_1__1_n_0\,
      Q => counter(14),
      R => p_0_in0
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[15]_i_1__1_n_0\,
      Q => counter(15),
      R => p_0_in0
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[16]_i_1__1_n_0\,
      Q => counter(16),
      R => p_0_in0
    );
\counter_reg[16]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_2__1_n_0\,
      CO(3) => \counter_reg[16]_i_2__1_n_0\,
      CO(2) => \counter_reg[16]_i_2__1_n_1\,
      CO(1) => \counter_reg[16]_i_2__1_n_2\,
      CO(0) => \counter_reg[16]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_2__1_n_4\,
      O(2) => \counter_reg[16]_i_2__1_n_5\,
      O(1) => \counter_reg[16]_i_2__1_n_6\,
      O(0) => \counter_reg[16]_i_2__1_n_7\,
      S(3 downto 0) => counter(16 downto 13)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[17]_i_1__1_n_0\,
      Q => counter(17),
      R => p_0_in0
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[18]_i_1__1_n_0\,
      Q => counter(18),
      R => p_0_in0
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[19]_i_1__1_n_0\,
      Q => counter(19),
      R => p_0_in0
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[1]_i_1__1_n_0\,
      Q => counter(1),
      R => p_0_in0
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[20]_i_1__1_n_0\,
      Q => counter(20),
      R => p_0_in0
    );
\counter_reg[20]_i_6__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_2__1_n_0\,
      CO(3) => \NLW_counter_reg[20]_i_6__1_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[20]_i_6__1_n_1\,
      CO(1) => \counter_reg[20]_i_6__1_n_2\,
      CO(0) => \counter_reg[20]_i_6__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_6__1_n_4\,
      O(2) => \counter_reg[20]_i_6__1_n_5\,
      O(1) => \counter_reg[20]_i_6__1_n_6\,
      O(0) => \counter_reg[20]_i_6__1_n_7\,
      S(3 downto 0) => counter(20 downto 17)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[2]_i_1__1_n_0\,
      Q => counter(2),
      R => p_0_in0
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[3]_i_1__1_n_0\,
      Q => counter(3),
      R => p_0_in0
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[4]_i_1__1_n_0\,
      Q => counter(4),
      R => p_0_in0
    );
\counter_reg[4]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[4]_i_2__1_n_0\,
      CO(2) => \counter_reg[4]_i_2__1_n_1\,
      CO(1) => \counter_reg[4]_i_2__1_n_2\,
      CO(0) => \counter_reg[4]_i_2__1_n_3\,
      CYINIT => counter(0),
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_2__1_n_4\,
      O(2) => \counter_reg[4]_i_2__1_n_5\,
      O(1) => \counter_reg[4]_i_2__1_n_6\,
      O(0) => \counter_reg[4]_i_2__1_n_7\,
      S(3 downto 0) => counter(4 downto 1)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[5]_i_1__1_n_0\,
      Q => counter(5),
      R => p_0_in0
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[6]_i_1__1_n_0\,
      Q => counter(6),
      R => p_0_in0
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[7]_i_1__1_n_0\,
      Q => counter(7),
      R => p_0_in0
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[8]_i_1__1_n_0\,
      Q => counter(8),
      R => p_0_in0
    );
\counter_reg[8]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_2__1_n_0\,
      CO(3) => \counter_reg[8]_i_2__1_n_0\,
      CO(2) => \counter_reg[8]_i_2__1_n_1\,
      CO(1) => \counter_reg[8]_i_2__1_n_2\,
      CO(0) => \counter_reg[8]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_2__1_n_4\,
      O(2) => \counter_reg[8]_i_2__1_n_5\,
      O(1) => \counter_reg[8]_i_2__1_n_6\,
      O(0) => \counter_reg[8]_i_2__1_n_7\,
      S(3 downto 0) => counter(8 downto 5)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[9]_i_1__1_n_0\,
      Q => counter(9),
      R => p_0_in0
    );
\pwm_counter[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_counter(0),
      O => \pwm_counter[0]_i_1__1_n_0\
    );
\pwm_counter[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__1_n_0\,
      O => \pwm_counter[1]_i_1__1_n_0\
    );
\pwm_counter[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      I3 => \pwm_counter[6]_i_3__1_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__1_n_0\,
      O => \pwm_counter[2]_i_1__1_n_0\
    );
\pwm_counter[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => pwm_counter(2),
      I1 => pwm_counter(0),
      I2 => pwm_counter(1),
      I3 => pwm_counter(3),
      I4 => \pwm_counter[6]_i_3__1_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__1_n_0\,
      O => \pwm_counter[3]_i_1__1_n_0\
    );
\pwm_counter[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__1_n_0\,
      I1 => pwm_counter(4),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__1_n_0\,
      O => \pwm_counter[4]_i_1__1_n_0\
    );
\pwm_counter[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(4),
      I1 => \pwm_counter[6]_i_2__1_n_0\,
      I2 => pwm_counter(5),
      I3 => \pwm_counter[6]_i_3__1_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__1_n_0\,
      O => \pwm_counter[5]_i_1__1_n_0\
    );
\pwm_counter[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__1_n_0\,
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_counter(6),
      I4 => \pwm_counter[6]_i_3__1_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__1_n_0\,
      O => \pwm_counter[6]_i_1__1_n_0\
    );
\pwm_counter[6]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_counter(2),
      I2 => pwm_counter(0),
      I3 => pwm_counter(1),
      O => \pwm_counter[6]_i_2__1_n_0\
    );
\pwm_counter[6]_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \pwm_counter[6]_i_3__1_n_0\
    );
\pwm_counter[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F33FF"
    )
        port map (
      I0 => \pwm_counter[7]_i_3__1_n_0\,
      I1 => fsm_state(1),
      I2 => \FSM_sequential_fsm_state[2]_i_3__1_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      O => pwm_counter_next
    );
\pwm_counter[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => data0(7),
      I1 => fsm_state(2),
      I2 => fsm_state(1),
      I3 => fsm_state(0),
      I4 => \FSM_sequential_fsm_state[2]_i_3__1_n_0\,
      O => \pwm_counter[7]_i_2__1_n_0\
    );
\pwm_counter[7]_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(8),
      I4 => \pwm_step_counter[9]_i_2__1_n_0\,
      O => \pwm_counter[7]_i_3__1_n_0\
    );
\pwm_counter[7]_i_4__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__1_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(5),
      I3 => pwm_counter(4),
      I4 => pwm_counter(7),
      O => data0(7)
    );
\pwm_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[0]_i_1__1_n_0\,
      Q => pwm_counter(0),
      R => p_0_in0
    );
\pwm_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[1]_i_1__1_n_0\,
      Q => pwm_counter(1),
      R => p_0_in0
    );
\pwm_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[2]_i_1__1_n_0\,
      Q => pwm_counter(2),
      R => p_0_in0
    );
\pwm_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[3]_i_1__1_n_0\,
      Q => pwm_counter(3),
      R => p_0_in0
    );
\pwm_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[4]_i_1__1_n_0\,
      Q => pwm_counter(4),
      R => p_0_in0
    );
\pwm_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[5]_i_1__1_n_0\,
      Q => pwm_counter(5),
      R => p_0_in0
    );
\pwm_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[6]_i_1__1_n_0\,
      Q => pwm_counter(6),
      R => p_0_in0
    );
\pwm_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[7]_i_2__1_n_0\,
      Q => pwm_counter(7),
      R => p_0_in0
    );
\pwm_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => pwm_in(0),
      R => p_0_in0
    );
\pwm_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => pwm_in(1),
      R => '0'
    );
\pwm_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => pwm_in(2),
      R => '0'
    );
\pwm_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => pwm_in(3),
      R => '0'
    );
\pwm_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(3),
      Q => pwm_in(4),
      R => '0'
    );
\pwm_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(4),
      Q => pwm_in(5),
      R => '0'
    );
\pwm_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(5),
      Q => pwm_in(6),
      R => '0'
    );
\pwm_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(6),
      Q => pwm_in(7),
      R => '0'
    );
\pwm_step_counter[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_step_counter(0),
      O => \pwm_step_counter[0]_i_1__1_n_0\
    );
\pwm_step_counter[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__1_n_0\,
      I1 => pwm_step_counter(1),
      I2 => pwm_step_counter(0),
      O => \pwm_step_counter[1]_i_1__1_n_0\
    );
\pwm_step_counter[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__1_n_0\,
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      O => \pwm_step_counter[2]_i_1__1_n_0\
    );
\pwm_step_counter[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__1_n_0\,
      I1 => pwm_step_counter(3),
      I2 => pwm_step_counter(1),
      I3 => pwm_step_counter(0),
      I4 => pwm_step_counter(2),
      O => \pwm_step_counter[3]_i_1__1_n_0\
    );
\pwm_step_counter[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__1_n_0\,
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(3),
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[4]_i_1__1_n_0\
    );
\pwm_step_counter[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__1_n_0\,
      I1 => pwm_step_counter(5),
      I2 => \pwm_step_counter[7]_i_3__1_n_0\,
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[5]_i_1__1_n_0\
    );
\pwm_step_counter[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__1_n_0\,
      I1 => pwm_step_counter(6),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(5),
      I5 => \pwm_step_counter[7]_i_4__1_n_0\,
      O => \pwm_step_counter[6]_i_1__1_n_0\
    );
\pwm_step_counter[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888288888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__1_n_0\,
      I1 => pwm_step_counter(7),
      I2 => \pwm_step_counter[7]_i_3__1_n_0\,
      I3 => pwm_step_counter(6),
      I4 => \pwm_step_counter[7]_i_4__1_n_0\,
      I5 => pwm_step_counter(5),
      O => \pwm_step_counter[7]_i_1__1_n_0\
    );
\pwm_step_counter[7]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000000"
    )
        port map (
      I0 => \pwm_step_counter[9]_i_2__1_n_0\,
      I1 => pwm_step_counter(8),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_counter[6]_i_3__1_n_0\,
      O => \pwm_step_counter[7]_i_2__1_n_0\
    );
\pwm_step_counter[7]_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      O => \pwm_step_counter[7]_i_3__1_n_0\
    );
\pwm_step_counter[7]_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_step_counter(1),
      I1 => pwm_step_counter(0),
      I2 => pwm_step_counter(2),
      O => \pwm_step_counter[7]_i_4__1_n_0\
    );
\pwm_step_counter[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00AA0A020"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__1_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(8),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_step_counter[9]_i_2__1_n_0\,
      O => \pwm_step_counter[8]_i_1__1_n_0\
    );
\pwm_step_counter[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828808888"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__1_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(8),
      I5 => \pwm_step_counter[9]_i_2__1_n_0\,
      O => \pwm_step_counter[9]_i_1__1_n_0\
    );
\pwm_step_counter[9]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => pwm_step_counter(6),
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      I4 => pwm_step_counter(5),
      I5 => pwm_step_counter(7),
      O => \pwm_step_counter[9]_i_2__1_n_0\
    );
\pwm_step_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[0]_i_1__1_n_0\,
      Q => pwm_step_counter(0),
      R => p_0_in0
    );
\pwm_step_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[1]_i_1__1_n_0\,
      Q => pwm_step_counter(1),
      R => p_0_in0
    );
\pwm_step_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[2]_i_1__1_n_0\,
      Q => pwm_step_counter(2),
      R => p_0_in0
    );
\pwm_step_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[3]_i_1__1_n_0\,
      Q => pwm_step_counter(3),
      R => p_0_in0
    );
\pwm_step_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[4]_i_1__1_n_0\,
      Q => pwm_step_counter(4),
      R => p_0_in0
    );
\pwm_step_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[5]_i_1__1_n_0\,
      Q => pwm_step_counter(5),
      R => p_0_in0
    );
\pwm_step_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[6]_i_1__1_n_0\,
      Q => pwm_step_counter(6),
      R => p_0_in0
    );
\pwm_step_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[7]_i_1__1_n_0\,
      Q => pwm_step_counter(7),
      R => p_0_in0
    );
\pwm_step_counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[8]_i_1__1_n_0\,
      Q => pwm_step_counter(8),
      R => p_0_in0
    );
\pwm_step_counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[9]_i_1__1_n_0\,
      Q => pwm_step_counter(9),
      R => p_0_in0
    );
s_pwm_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => s_pwm_out0_carry_n_0,
      CO(2) => s_pwm_out0_carry_n_1,
      CO(1) => s_pwm_out0_carry_n_2,
      CO(0) => s_pwm_out0_carry_n_3,
      CYINIT => '0',
      DI(3) => \s_pwm_out0_carry_i_1__1_n_0\,
      DI(2) => \s_pwm_out0_carry_i_2__1_n_0\,
      DI(1) => \s_pwm_out0_carry_i_3__1_n_0\,
      DI(0) => \s_pwm_out0_carry_i_4__1_n_0\,
      O(3 downto 0) => NLW_s_pwm_out0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \s_pwm_out0_carry_i_5__1_n_0\,
      S(2) => \s_pwm_out0_carry_i_6__1_n_0\,
      S(1) => \s_pwm_out0_carry_i_7__1_n_0\,
      S(0) => \s_pwm_out0_carry_i_8__1_n_0\
    );
\s_pwm_out0_carry_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(7),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_counter(6),
      O => \s_pwm_out0_carry_i_1__1_n_0\
    );
\s_pwm_out0_carry_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B0A"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_in(4),
      O => \s_pwm_out0_carry_i_2__1_n_0\
    );
\s_pwm_out0_carry_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(3),
      I1 => pwm_counter(3),
      I2 => pwm_in(2),
      I3 => pwm_counter(2),
      O => \s_pwm_out0_carry_i_3__1_n_0\
    );
\s_pwm_out0_carry_i_4__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(1),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_counter(0),
      O => \s_pwm_out0_carry_i_4__1_n_0\
    );
\s_pwm_out0_carry_i_5__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(6),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_in(7),
      O => \s_pwm_out0_carry_i_5__1_n_0\
    );
\s_pwm_out0_carry_i_6__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(5),
      I2 => pwm_in(4),
      I3 => pwm_counter(4),
      O => \s_pwm_out0_carry_i_6__1_n_0\
    );
\s_pwm_out0_carry_i_7__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_in(3),
      I2 => pwm_counter(2),
      I3 => pwm_in(2),
      O => \s_pwm_out0_carry_i_7__1_n_0\
    );
\s_pwm_out0_carry_i_8__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_in(1),
      O => \s_pwm_out0_carry_i_8__1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_servo_pwm_generator_5 is
  port (
    s00_pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_servo_pwm_generator_5 : entity is "servo_pwm_generator";
end design_1_axi_ikinematics_0_0_servo_pwm_generator_5;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_servo_pwm_generator_5 is
  signal \FSM_sequential_fsm_state[0]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_2__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_3__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_4__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_5__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_6__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_7__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_8__0_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_9__0_n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[10]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[11]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[12]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[13]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[14]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[15]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[16]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[17]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[20]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[20]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter[20]_i_3__0_n_0\ : STD_LOGIC;
  signal \counter[20]_i_4__0_n_0\ : STD_LOGIC;
  signal \counter[20]_i_5__0_n_0\ : STD_LOGIC;
  signal \counter[20]_i_7__0_n_0\ : STD_LOGIC;
  signal \counter[20]_i_8__0_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__0_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__0_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__0_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__0_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__0_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__0_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__0_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__0_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__0_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__0_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__0_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__0_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__0_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__0_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__0_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__0_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__0_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__0_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__0_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__0_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__0_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__0_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__0_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__0_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__0_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__0_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__0_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__0_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__0_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__0_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__0_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__0_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__0_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__0_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__0_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__0_n_7\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal fsm_next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fsm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pwm_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pwm_counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwm_counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwm_counter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwm_counter[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwm_counter[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwm_counter[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_3__0_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_3__0_n_0\ : STD_LOGIC;
  signal pwm_counter_next : STD_LOGIC;
  signal pwm_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pwm_step_counter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \pwm_step_counter[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_3__0_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_4__0_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[8]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_1__0_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_2__0_n_0\ : STD_LOGIC;
  signal s_pwm_out : STD_LOGIC;
  signal \s_pwm_out0_carry_i_1__0_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_2__0_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_3__0_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_4__0_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_5__0_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_6__0_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_7__0_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_8__0_n_0\ : STD_LOGIC;
  signal s_pwm_out0_carry_n_0 : STD_LOGIC;
  signal s_pwm_out0_carry_n_1 : STD_LOGIC;
  signal s_pwm_out0_carry_n_2 : STD_LOGIC;
  signal s_pwm_out0_carry_n_3 : STD_LOGIC;
  signal \NLW_counter_reg[20]_i_6__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_s_pwm_out0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[1]_i_1__1\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_1__1\ : label is "soft_lutpair604";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_9__0\ : label is "soft_lutpair602";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[0]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[1]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[2]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute SOFT_HLUTNM of \PWM_OUT_i_1__1\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \counter[0]_i_1__0\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \counter[20]_i_2__0\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \counter[20]_i_3__0\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \counter[20]_i_7__0\ : label is "soft_lutpair610";
  attribute SOFT_HLUTNM of \counter[20]_i_8__0\ : label is "soft_lutpair609";
  attribute SOFT_HLUTNM of \pwm_counter[0]_i_1__0\ : label is "soft_lutpair607";
  attribute SOFT_HLUTNM of \pwm_counter[2]_i_1__0\ : label is "soft_lutpair602";
  attribute SOFT_HLUTNM of \pwm_counter[6]_i_3__0\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_2__0\ : label is "soft_lutpair603";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_3__0\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \pwm_step_counter[0]_i_1__0\ : label is "soft_lutpair608";
  attribute SOFT_HLUTNM of \pwm_step_counter[1]_i_1__0\ : label is "soft_lutpair611";
  attribute SOFT_HLUTNM of \pwm_step_counter[2]_i_1__0\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \pwm_step_counter[3]_i_1__0\ : label is "soft_lutpair605";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_3__0\ : label is "soft_lutpair606";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_4__0\ : label is "soft_lutpair611";
begin
\FSM_sequential_fsm_state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F22222222222FF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[0]_i_2__0_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__0_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_3__0_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      I5 => fsm_state(1),
      O => fsm_next_state(0)
    );
\FSM_sequential_fsm_state[0]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => counter(12),
      I1 => fsm_state(2),
      I2 => counter(5),
      I3 => counter(7),
      I4 => \FSM_sequential_fsm_state[0]_i_4__0_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_2__0_n_0\
    );
\FSM_sequential_fsm_state[0]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_8__0_n_0\,
      I1 => counter(3),
      I2 => counter(4),
      I3 => counter(8),
      I4 => counter(6),
      I5 => \FSM_sequential_fsm_state[2]_i_6__0_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_3__0_n_0\
    );
\FSM_sequential_fsm_state[0]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => counter(17),
      I1 => counter(19),
      I2 => counter(14),
      I3 => counter(13),
      I4 => fsm_state(0),
      I5 => counter(20),
      O => \FSM_sequential_fsm_state[0]_i_4__0_n_0\
    );
\FSM_sequential_fsm_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CFF0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__0_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__0_n_0\,
      I2 => fsm_state(0),
      I3 => fsm_state(1),
      I4 => fsm_state(2),
      O => fsm_next_state(1)
    );
\FSM_sequential_fsm_state[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3A0A0A0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__0_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__0_n_0\,
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      O => fsm_next_state(2)
    );
\FSM_sequential_fsm_state[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_4__0_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_5__0_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_6__0_n_0\,
      I3 => \FSM_sequential_fsm_state[2]_i_7__0_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_8__0_n_0\,
      O => \FSM_sequential_fsm_state[2]_i_2__0_n_0\
    );
\FSM_sequential_fsm_state[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_9__0_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(7),
      I3 => pwm_counter(3),
      I4 => pwm_counter(4),
      I5 => pwm_counter(5),
      O => \FSM_sequential_fsm_state[2]_i_3__0_n_0\
    );
\FSM_sequential_fsm_state[2]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(17),
      I1 => counter(14),
      I2 => counter(20),
      I3 => counter(19),
      O => \FSM_sequential_fsm_state[2]_i_4__0_n_0\
    );
\FSM_sequential_fsm_state[2]_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter(7),
      I1 => counter(5),
      I2 => counter(13),
      I3 => counter(12),
      O => \FSM_sequential_fsm_state[2]_i_5__0_n_0\
    );
\FSM_sequential_fsm_state[2]_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => counter(0),
      I1 => counter(16),
      I2 => counter(18),
      I3 => counter(2),
      I4 => counter(1),
      O => \FSM_sequential_fsm_state[2]_i_6__0_n_0\
    );
\FSM_sequential_fsm_state[2]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(3),
      I1 => counter(4),
      I2 => counter(8),
      I3 => counter(6),
      O => \FSM_sequential_fsm_state[2]_i_7__0_n_0\
    );
\FSM_sequential_fsm_state[2]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => counter(9),
      I1 => counter(10),
      I2 => counter(15),
      I3 => counter(11),
      O => \FSM_sequential_fsm_state[2]_i_8__0_n_0\
    );
\FSM_sequential_fsm_state[2]_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      O => \FSM_sequential_fsm_state[2]_i_9__0_n_0\
    );
\FSM_sequential_fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(0),
      Q => fsm_state(0),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(1),
      Q => fsm_state(1),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(2),
      Q => fsm_state(2),
      R => p_0_in0
    );
\PWM_OUT_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => s_pwm_out0_carry_n_0,
      I1 => fsm_state(0),
      I2 => fsm_state(1),
      I3 => fsm_state(2),
      O => s_pwm_out
    );
PWM_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => s_pwm_out,
      Q => s00_pwm_out(0),
      R => p_0_in0
    );
\counter[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => counter(0),
      O => \counter[0]_i_1__0_n_0\
    );
\counter[10]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__0_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__0_n_0\,
      I2 => \counter[20]_i_3__0_n_0\,
      I3 => \counter[20]_i_4__0_n_0\,
      I4 => \counter[20]_i_5__0_n_0\,
      I5 => \counter_reg[12]_i_2__0_n_6\,
      O => \counter[10]_i_1__0_n_0\
    );
\counter[11]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__0_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__0_n_0\,
      I2 => \counter[20]_i_3__0_n_0\,
      I3 => \counter[20]_i_4__0_n_0\,
      I4 => \counter[20]_i_5__0_n_0\,
      I5 => \counter_reg[12]_i_2__0_n_5\,
      O => \counter[11]_i_1__0_n_0\
    );
\counter[12]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__0_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__0_n_0\,
      I2 => \counter[20]_i_3__0_n_0\,
      I3 => \counter[20]_i_4__0_n_0\,
      I4 => \counter[20]_i_5__0_n_0\,
      I5 => \counter_reg[12]_i_2__0_n_4\,
      O => \counter[12]_i_1__0_n_0\
    );
\counter[13]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__0_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__0_n_0\,
      I2 => \counter[20]_i_3__0_n_0\,
      I3 => \counter[20]_i_4__0_n_0\,
      I4 => \counter[20]_i_5__0_n_0\,
      I5 => \counter_reg[16]_i_2__0_n_7\,
      O => \counter[13]_i_1__0_n_0\
    );
\counter[14]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__0_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__0_n_0\,
      I2 => \counter[20]_i_3__0_n_0\,
      I3 => \counter[20]_i_4__0_n_0\,
      I4 => \counter[20]_i_5__0_n_0\,
      I5 => \counter_reg[16]_i_2__0_n_6\,
      O => \counter[14]_i_1__0_n_0\
    );
\counter[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__0_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__0_n_0\,
      I2 => \counter[20]_i_3__0_n_0\,
      I3 => \counter[20]_i_4__0_n_0\,
      I4 => \counter[20]_i_5__0_n_0\,
      I5 => \counter_reg[16]_i_2__0_n_5\,
      O => \counter[15]_i_1__0_n_0\
    );
\counter[16]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__0_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__0_n_0\,
      I2 => \counter[20]_i_3__0_n_0\,
      I3 => \counter[20]_i_4__0_n_0\,
      I4 => \counter[20]_i_5__0_n_0\,
      I5 => \counter_reg[16]_i_2__0_n_4\,
      O => \counter[16]_i_1__0_n_0\
    );
\counter[17]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__0_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__0_n_0\,
      I2 => \counter[20]_i_3__0_n_0\,
      I3 => \counter[20]_i_4__0_n_0\,
      I4 => \counter[20]_i_5__0_n_0\,
      I5 => \counter_reg[20]_i_6__0_n_7\,
      O => \counter[17]_i_1__0_n_0\
    );
\counter[18]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__0_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__0_n_0\,
      I2 => \counter[20]_i_3__0_n_0\,
      I3 => \counter[20]_i_4__0_n_0\,
      I4 => \counter[20]_i_5__0_n_0\,
      I5 => \counter_reg[20]_i_6__0_n_6\,
      O => \counter[18]_i_1__0_n_0\
    );
\counter[19]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__0_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__0_n_0\,
      I2 => \counter[20]_i_3__0_n_0\,
      I3 => \counter[20]_i_4__0_n_0\,
      I4 => \counter[20]_i_5__0_n_0\,
      I5 => \counter_reg[20]_i_6__0_n_5\,
      O => \counter[19]_i_1__0_n_0\
    );
\counter[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__0_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__0_n_0\,
      I2 => \counter[20]_i_3__0_n_0\,
      I3 => \counter[20]_i_4__0_n_0\,
      I4 => \counter[20]_i_5__0_n_0\,
      I5 => \counter_reg[4]_i_2__0_n_7\,
      O => \counter[1]_i_1__0_n_0\
    );
\counter[20]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__0_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__0_n_0\,
      I2 => \counter[20]_i_3__0_n_0\,
      I3 => \counter[20]_i_4__0_n_0\,
      I4 => \counter[20]_i_5__0_n_0\,
      I5 => \counter_reg[20]_i_6__0_n_4\,
      O => \counter[20]_i_1__0_n_0\
    );
\counter[20]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_2__0_n_0\
    );
\counter[20]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0108"
    )
        port map (
      I0 => counter(20),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      I3 => fsm_state(2),
      O => \counter[20]_i_3__0_n_0\
    );
\counter[20]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF070FEFFF0F0"
    )
        port map (
      I0 => counter(12),
      I1 => counter(7),
      I2 => \counter[20]_i_7__0_n_0\,
      I3 => counter(14),
      I4 => \counter[20]_i_8__0_n_0\,
      I5 => counter(13),
      O => \counter[20]_i_4__0_n_0\
    );
\counter[20]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0070000E00F0"
    )
        port map (
      I0 => counter(19),
      I1 => counter(17),
      I2 => fsm_state(2),
      I3 => fsm_state(0),
      I4 => fsm_state(1),
      I5 => counter(5),
      O => \counter[20]_i_5__0_n_0\
    );
\counter[20]_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_state(1),
      I1 => fsm_state(0),
      I2 => fsm_state(2),
      O => \counter[20]_i_7__0_n_0\
    );
\counter[20]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_8__0_n_0\
    );
\counter[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__0_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__0_n_0\,
      I2 => \counter[20]_i_3__0_n_0\,
      I3 => \counter[20]_i_4__0_n_0\,
      I4 => \counter[20]_i_5__0_n_0\,
      I5 => \counter_reg[4]_i_2__0_n_6\,
      O => \counter[2]_i_1__0_n_0\
    );
\counter[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__0_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__0_n_0\,
      I2 => \counter[20]_i_3__0_n_0\,
      I3 => \counter[20]_i_4__0_n_0\,
      I4 => \counter[20]_i_5__0_n_0\,
      I5 => \counter_reg[4]_i_2__0_n_5\,
      O => \counter[3]_i_1__0_n_0\
    );
\counter[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__0_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__0_n_0\,
      I2 => \counter[20]_i_3__0_n_0\,
      I3 => \counter[20]_i_4__0_n_0\,
      I4 => \counter[20]_i_5__0_n_0\,
      I5 => \counter_reg[4]_i_2__0_n_4\,
      O => \counter[4]_i_1__0_n_0\
    );
\counter[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__0_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__0_n_0\,
      I2 => \counter[20]_i_3__0_n_0\,
      I3 => \counter[20]_i_4__0_n_0\,
      I4 => \counter[20]_i_5__0_n_0\,
      I5 => \counter_reg[8]_i_2__0_n_7\,
      O => \counter[5]_i_1__0_n_0\
    );
\counter[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__0_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__0_n_0\,
      I2 => \counter[20]_i_3__0_n_0\,
      I3 => \counter[20]_i_4__0_n_0\,
      I4 => \counter[20]_i_5__0_n_0\,
      I5 => \counter_reg[8]_i_2__0_n_6\,
      O => \counter[6]_i_1__0_n_0\
    );
\counter[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__0_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__0_n_0\,
      I2 => \counter[20]_i_3__0_n_0\,
      I3 => \counter[20]_i_4__0_n_0\,
      I4 => \counter[20]_i_5__0_n_0\,
      I5 => \counter_reg[8]_i_2__0_n_5\,
      O => \counter[7]_i_1__0_n_0\
    );
\counter[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__0_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__0_n_0\,
      I2 => \counter[20]_i_3__0_n_0\,
      I3 => \counter[20]_i_4__0_n_0\,
      I4 => \counter[20]_i_5__0_n_0\,
      I5 => \counter_reg[8]_i_2__0_n_4\,
      O => \counter[8]_i_1__0_n_0\
    );
\counter[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__0_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__0_n_0\,
      I2 => \counter[20]_i_3__0_n_0\,
      I3 => \counter[20]_i_4__0_n_0\,
      I4 => \counter[20]_i_5__0_n_0\,
      I5 => \counter_reg[12]_i_2__0_n_7\,
      O => \counter[9]_i_1__0_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[0]_i_1__0_n_0\,
      Q => counter(0),
      R => p_0_in0
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[10]_i_1__0_n_0\,
      Q => counter(10),
      R => p_0_in0
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[11]_i_1__0_n_0\,
      Q => counter(11),
      R => p_0_in0
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[12]_i_1__0_n_0\,
      Q => counter(12),
      R => p_0_in0
    );
\counter_reg[12]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_2__0_n_0\,
      CO(3) => \counter_reg[12]_i_2__0_n_0\,
      CO(2) => \counter_reg[12]_i_2__0_n_1\,
      CO(1) => \counter_reg[12]_i_2__0_n_2\,
      CO(0) => \counter_reg[12]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_2__0_n_4\,
      O(2) => \counter_reg[12]_i_2__0_n_5\,
      O(1) => \counter_reg[12]_i_2__0_n_6\,
      O(0) => \counter_reg[12]_i_2__0_n_7\,
      S(3 downto 0) => counter(12 downto 9)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[13]_i_1__0_n_0\,
      Q => counter(13),
      R => p_0_in0
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[14]_i_1__0_n_0\,
      Q => counter(14),
      R => p_0_in0
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[15]_i_1__0_n_0\,
      Q => counter(15),
      R => p_0_in0
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[16]_i_1__0_n_0\,
      Q => counter(16),
      R => p_0_in0
    );
\counter_reg[16]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_2__0_n_0\,
      CO(3) => \counter_reg[16]_i_2__0_n_0\,
      CO(2) => \counter_reg[16]_i_2__0_n_1\,
      CO(1) => \counter_reg[16]_i_2__0_n_2\,
      CO(0) => \counter_reg[16]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_2__0_n_4\,
      O(2) => \counter_reg[16]_i_2__0_n_5\,
      O(1) => \counter_reg[16]_i_2__0_n_6\,
      O(0) => \counter_reg[16]_i_2__0_n_7\,
      S(3 downto 0) => counter(16 downto 13)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[17]_i_1__0_n_0\,
      Q => counter(17),
      R => p_0_in0
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[18]_i_1__0_n_0\,
      Q => counter(18),
      R => p_0_in0
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[19]_i_1__0_n_0\,
      Q => counter(19),
      R => p_0_in0
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[1]_i_1__0_n_0\,
      Q => counter(1),
      R => p_0_in0
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[20]_i_1__0_n_0\,
      Q => counter(20),
      R => p_0_in0
    );
\counter_reg[20]_i_6__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_2__0_n_0\,
      CO(3) => \NLW_counter_reg[20]_i_6__0_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[20]_i_6__0_n_1\,
      CO(1) => \counter_reg[20]_i_6__0_n_2\,
      CO(0) => \counter_reg[20]_i_6__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_6__0_n_4\,
      O(2) => \counter_reg[20]_i_6__0_n_5\,
      O(1) => \counter_reg[20]_i_6__0_n_6\,
      O(0) => \counter_reg[20]_i_6__0_n_7\,
      S(3 downto 0) => counter(20 downto 17)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[2]_i_1__0_n_0\,
      Q => counter(2),
      R => p_0_in0
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[3]_i_1__0_n_0\,
      Q => counter(3),
      R => p_0_in0
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[4]_i_1__0_n_0\,
      Q => counter(4),
      R => p_0_in0
    );
\counter_reg[4]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[4]_i_2__0_n_0\,
      CO(2) => \counter_reg[4]_i_2__0_n_1\,
      CO(1) => \counter_reg[4]_i_2__0_n_2\,
      CO(0) => \counter_reg[4]_i_2__0_n_3\,
      CYINIT => counter(0),
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_2__0_n_4\,
      O(2) => \counter_reg[4]_i_2__0_n_5\,
      O(1) => \counter_reg[4]_i_2__0_n_6\,
      O(0) => \counter_reg[4]_i_2__0_n_7\,
      S(3 downto 0) => counter(4 downto 1)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[5]_i_1__0_n_0\,
      Q => counter(5),
      R => p_0_in0
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[6]_i_1__0_n_0\,
      Q => counter(6),
      R => p_0_in0
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[7]_i_1__0_n_0\,
      Q => counter(7),
      R => p_0_in0
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[8]_i_1__0_n_0\,
      Q => counter(8),
      R => p_0_in0
    );
\counter_reg[8]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_2__0_n_0\,
      CO(3) => \counter_reg[8]_i_2__0_n_0\,
      CO(2) => \counter_reg[8]_i_2__0_n_1\,
      CO(1) => \counter_reg[8]_i_2__0_n_2\,
      CO(0) => \counter_reg[8]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_2__0_n_4\,
      O(2) => \counter_reg[8]_i_2__0_n_5\,
      O(1) => \counter_reg[8]_i_2__0_n_6\,
      O(0) => \counter_reg[8]_i_2__0_n_7\,
      S(3 downto 0) => counter(8 downto 5)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[9]_i_1__0_n_0\,
      Q => counter(9),
      R => p_0_in0
    );
\pwm_counter[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_counter(0),
      O => \pwm_counter[0]_i_1__0_n_0\
    );
\pwm_counter[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__0_n_0\,
      O => \pwm_counter[1]_i_1__0_n_0\
    );
\pwm_counter[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      I3 => \pwm_counter[6]_i_3__0_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__0_n_0\,
      O => \pwm_counter[2]_i_1__0_n_0\
    );
\pwm_counter[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => pwm_counter(2),
      I1 => pwm_counter(0),
      I2 => pwm_counter(1),
      I3 => pwm_counter(3),
      I4 => \pwm_counter[6]_i_3__0_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__0_n_0\,
      O => \pwm_counter[3]_i_1__0_n_0\
    );
\pwm_counter[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__0_n_0\,
      I1 => pwm_counter(4),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__0_n_0\,
      O => \pwm_counter[4]_i_1__0_n_0\
    );
\pwm_counter[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(4),
      I1 => \pwm_counter[6]_i_2__0_n_0\,
      I2 => pwm_counter(5),
      I3 => \pwm_counter[6]_i_3__0_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__0_n_0\,
      O => \pwm_counter[5]_i_1__0_n_0\
    );
\pwm_counter[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__0_n_0\,
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_counter(6),
      I4 => \pwm_counter[6]_i_3__0_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__0_n_0\,
      O => \pwm_counter[6]_i_1__0_n_0\
    );
\pwm_counter[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_counter(2),
      I2 => pwm_counter(0),
      I3 => pwm_counter(1),
      O => \pwm_counter[6]_i_2__0_n_0\
    );
\pwm_counter[6]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \pwm_counter[6]_i_3__0_n_0\
    );
\pwm_counter[7]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F33FF"
    )
        port map (
      I0 => \pwm_counter[7]_i_3__0_n_0\,
      I1 => fsm_state(1),
      I2 => \FSM_sequential_fsm_state[2]_i_3__0_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      O => pwm_counter_next
    );
\pwm_counter[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => data0(7),
      I1 => fsm_state(2),
      I2 => fsm_state(1),
      I3 => fsm_state(0),
      I4 => \FSM_sequential_fsm_state[2]_i_3__0_n_0\,
      O => \pwm_counter[7]_i_2__0_n_0\
    );
\pwm_counter[7]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(8),
      I4 => \pwm_step_counter[9]_i_2__0_n_0\,
      O => \pwm_counter[7]_i_3__0_n_0\
    );
\pwm_counter[7]_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__0_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(5),
      I3 => pwm_counter(4),
      I4 => pwm_counter(7),
      O => data0(7)
    );
\pwm_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[0]_i_1__0_n_0\,
      Q => pwm_counter(0),
      R => p_0_in0
    );
\pwm_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[1]_i_1__0_n_0\,
      Q => pwm_counter(1),
      R => p_0_in0
    );
\pwm_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[2]_i_1__0_n_0\,
      Q => pwm_counter(2),
      R => p_0_in0
    );
\pwm_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[3]_i_1__0_n_0\,
      Q => pwm_counter(3),
      R => p_0_in0
    );
\pwm_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[4]_i_1__0_n_0\,
      Q => pwm_counter(4),
      R => p_0_in0
    );
\pwm_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[5]_i_1__0_n_0\,
      Q => pwm_counter(5),
      R => p_0_in0
    );
\pwm_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[6]_i_1__0_n_0\,
      Q => pwm_counter(6),
      R => p_0_in0
    );
\pwm_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[7]_i_2__0_n_0\,
      Q => pwm_counter(7),
      R => p_0_in0
    );
\pwm_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => pwm_in(0),
      R => p_0_in0
    );
\pwm_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => pwm_in(1),
      R => '0'
    );
\pwm_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => pwm_in(2),
      R => '0'
    );
\pwm_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => pwm_in(3),
      R => '0'
    );
\pwm_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(3),
      Q => pwm_in(4),
      R => '0'
    );
\pwm_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(4),
      Q => pwm_in(5),
      R => '0'
    );
\pwm_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(5),
      Q => pwm_in(6),
      R => '0'
    );
\pwm_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(6),
      Q => pwm_in(7),
      R => '0'
    );
\pwm_step_counter[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_step_counter(0),
      O => \pwm_step_counter[0]_i_1__0_n_0\
    );
\pwm_step_counter[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__0_n_0\,
      I1 => pwm_step_counter(1),
      I2 => pwm_step_counter(0),
      O => \pwm_step_counter[1]_i_1__0_n_0\
    );
\pwm_step_counter[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__0_n_0\,
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      O => \pwm_step_counter[2]_i_1__0_n_0\
    );
\pwm_step_counter[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__0_n_0\,
      I1 => pwm_step_counter(3),
      I2 => pwm_step_counter(1),
      I3 => pwm_step_counter(0),
      I4 => pwm_step_counter(2),
      O => \pwm_step_counter[3]_i_1__0_n_0\
    );
\pwm_step_counter[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__0_n_0\,
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(3),
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[4]_i_1__0_n_0\
    );
\pwm_step_counter[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__0_n_0\,
      I1 => pwm_step_counter(5),
      I2 => \pwm_step_counter[7]_i_3__0_n_0\,
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[5]_i_1__0_n_0\
    );
\pwm_step_counter[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__0_n_0\,
      I1 => pwm_step_counter(6),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(5),
      I5 => \pwm_step_counter[7]_i_4__0_n_0\,
      O => \pwm_step_counter[6]_i_1__0_n_0\
    );
\pwm_step_counter[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888288888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__0_n_0\,
      I1 => pwm_step_counter(7),
      I2 => \pwm_step_counter[7]_i_3__0_n_0\,
      I3 => pwm_step_counter(6),
      I4 => \pwm_step_counter[7]_i_4__0_n_0\,
      I5 => pwm_step_counter(5),
      O => \pwm_step_counter[7]_i_1__0_n_0\
    );
\pwm_step_counter[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000000"
    )
        port map (
      I0 => \pwm_step_counter[9]_i_2__0_n_0\,
      I1 => pwm_step_counter(8),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_counter[6]_i_3__0_n_0\,
      O => \pwm_step_counter[7]_i_2__0_n_0\
    );
\pwm_step_counter[7]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      O => \pwm_step_counter[7]_i_3__0_n_0\
    );
\pwm_step_counter[7]_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_step_counter(1),
      I1 => pwm_step_counter(0),
      I2 => pwm_step_counter(2),
      O => \pwm_step_counter[7]_i_4__0_n_0\
    );
\pwm_step_counter[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00AA0A020"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__0_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(8),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_step_counter[9]_i_2__0_n_0\,
      O => \pwm_step_counter[8]_i_1__0_n_0\
    );
\pwm_step_counter[9]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828808888"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__0_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(8),
      I5 => \pwm_step_counter[9]_i_2__0_n_0\,
      O => \pwm_step_counter[9]_i_1__0_n_0\
    );
\pwm_step_counter[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => pwm_step_counter(6),
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      I4 => pwm_step_counter(5),
      I5 => pwm_step_counter(7),
      O => \pwm_step_counter[9]_i_2__0_n_0\
    );
\pwm_step_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[0]_i_1__0_n_0\,
      Q => pwm_step_counter(0),
      R => p_0_in0
    );
\pwm_step_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[1]_i_1__0_n_0\,
      Q => pwm_step_counter(1),
      R => p_0_in0
    );
\pwm_step_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[2]_i_1__0_n_0\,
      Q => pwm_step_counter(2),
      R => p_0_in0
    );
\pwm_step_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[3]_i_1__0_n_0\,
      Q => pwm_step_counter(3),
      R => p_0_in0
    );
\pwm_step_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[4]_i_1__0_n_0\,
      Q => pwm_step_counter(4),
      R => p_0_in0
    );
\pwm_step_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[5]_i_1__0_n_0\,
      Q => pwm_step_counter(5),
      R => p_0_in0
    );
\pwm_step_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[6]_i_1__0_n_0\,
      Q => pwm_step_counter(6),
      R => p_0_in0
    );
\pwm_step_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[7]_i_1__0_n_0\,
      Q => pwm_step_counter(7),
      R => p_0_in0
    );
\pwm_step_counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[8]_i_1__0_n_0\,
      Q => pwm_step_counter(8),
      R => p_0_in0
    );
\pwm_step_counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[9]_i_1__0_n_0\,
      Q => pwm_step_counter(9),
      R => p_0_in0
    );
s_pwm_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => s_pwm_out0_carry_n_0,
      CO(2) => s_pwm_out0_carry_n_1,
      CO(1) => s_pwm_out0_carry_n_2,
      CO(0) => s_pwm_out0_carry_n_3,
      CYINIT => '0',
      DI(3) => \s_pwm_out0_carry_i_1__0_n_0\,
      DI(2) => \s_pwm_out0_carry_i_2__0_n_0\,
      DI(1) => \s_pwm_out0_carry_i_3__0_n_0\,
      DI(0) => \s_pwm_out0_carry_i_4__0_n_0\,
      O(3 downto 0) => NLW_s_pwm_out0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \s_pwm_out0_carry_i_5__0_n_0\,
      S(2) => \s_pwm_out0_carry_i_6__0_n_0\,
      S(1) => \s_pwm_out0_carry_i_7__0_n_0\,
      S(0) => \s_pwm_out0_carry_i_8__0_n_0\
    );
\s_pwm_out0_carry_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(7),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_counter(6),
      O => \s_pwm_out0_carry_i_1__0_n_0\
    );
\s_pwm_out0_carry_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B0A"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_in(4),
      O => \s_pwm_out0_carry_i_2__0_n_0\
    );
\s_pwm_out0_carry_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(3),
      I1 => pwm_counter(3),
      I2 => pwm_in(2),
      I3 => pwm_counter(2),
      O => \s_pwm_out0_carry_i_3__0_n_0\
    );
\s_pwm_out0_carry_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(1),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_counter(0),
      O => \s_pwm_out0_carry_i_4__0_n_0\
    );
\s_pwm_out0_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(6),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_in(7),
      O => \s_pwm_out0_carry_i_5__0_n_0\
    );
\s_pwm_out0_carry_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(5),
      I2 => pwm_in(4),
      I3 => pwm_counter(4),
      O => \s_pwm_out0_carry_i_6__0_n_0\
    );
\s_pwm_out0_carry_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_in(3),
      I2 => pwm_counter(2),
      I3 => pwm_in(2),
      O => \s_pwm_out0_carry_i_7__0_n_0\
    );
\s_pwm_out0_carry_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_in(1),
      O => \s_pwm_out0_carry_i_8__0_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_servo_pwm_generator_6 is
  port (
    s00_pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_servo_pwm_generator_6 : entity is "servo_pwm_generator";
end design_1_axi_ikinematics_0_0_servo_pwm_generator_6;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_servo_pwm_generator_6 is
  signal \FSM_sequential_fsm_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_5_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_6_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_7_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_8_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_9_n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \counter[10]_i_1_n_0\ : STD_LOGIC;
  signal \counter[11]_i_1_n_0\ : STD_LOGIC;
  signal \counter[12]_i_1_n_0\ : STD_LOGIC;
  signal \counter[13]_i_1_n_0\ : STD_LOGIC;
  signal \counter[14]_i_1_n_0\ : STD_LOGIC;
  signal \counter[15]_i_1_n_0\ : STD_LOGIC;
  signal \counter[16]_i_1_n_0\ : STD_LOGIC;
  signal \counter[17]_i_1_n_0\ : STD_LOGIC;
  signal \counter[18]_i_1_n_0\ : STD_LOGIC;
  signal \counter[19]_i_1_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \counter[20]_i_1_n_0\ : STD_LOGIC;
  signal \counter[20]_i_2_n_0\ : STD_LOGIC;
  signal \counter[20]_i_3_n_0\ : STD_LOGIC;
  signal \counter[20]_i_4_n_0\ : STD_LOGIC;
  signal \counter[20]_i_5_n_0\ : STD_LOGIC;
  signal \counter[20]_i_7_n_0\ : STD_LOGIC;
  signal \counter[20]_i_8_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1_n_0\ : STD_LOGIC;
  signal \counter[8]_i_1_n_0\ : STD_LOGIC;
  signal \counter[9]_i_1_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_2_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_2_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_6_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_6_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_6_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_6_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_6_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_6_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_6_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_2_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_2_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_2_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_2_n_7\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal fsm_next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fsm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pwm_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pwm_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_3_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_3_n_0\ : STD_LOGIC;
  signal pwm_counter_next : STD_LOGIC;
  signal pwm_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pwm_step_counter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \pwm_step_counter[0]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[1]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[2]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[3]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[4]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[5]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[6]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_3_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_4_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[8]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_1_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_2_n_0\ : STD_LOGIC;
  signal s_pwm_out : STD_LOGIC;
  signal s_pwm_out0_carry_i_1_n_0 : STD_LOGIC;
  signal s_pwm_out0_carry_i_2_n_0 : STD_LOGIC;
  signal s_pwm_out0_carry_i_3_n_0 : STD_LOGIC;
  signal s_pwm_out0_carry_i_4_n_0 : STD_LOGIC;
  signal s_pwm_out0_carry_i_5_n_0 : STD_LOGIC;
  signal s_pwm_out0_carry_i_6_n_0 : STD_LOGIC;
  signal s_pwm_out0_carry_i_7_n_0 : STD_LOGIC;
  signal s_pwm_out0_carry_i_8_n_0 : STD_LOGIC;
  signal s_pwm_out0_carry_n_0 : STD_LOGIC;
  signal s_pwm_out0_carry_n_1 : STD_LOGIC;
  signal s_pwm_out0_carry_n_2 : STD_LOGIC;
  signal s_pwm_out0_carry_n_3 : STD_LOGIC;
  signal \NLW_counter_reg[20]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_s_pwm_out0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[1]_i_1__0\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_1__0\ : label is "soft_lutpair614";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_9\ : label is "soft_lutpair612";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[0]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[1]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[2]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute SOFT_HLUTNM of \PWM_OUT_i_1__0\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \counter[0]_i_1\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \counter[20]_i_2\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \counter[20]_i_3\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \counter[20]_i_7\ : label is "soft_lutpair620";
  attribute SOFT_HLUTNM of \counter[20]_i_8\ : label is "soft_lutpair619";
  attribute SOFT_HLUTNM of \pwm_counter[0]_i_1\ : label is "soft_lutpair617";
  attribute SOFT_HLUTNM of \pwm_counter[2]_i_1\ : label is "soft_lutpair612";
  attribute SOFT_HLUTNM of \pwm_counter[6]_i_3\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_2\ : label is "soft_lutpair613";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_3\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \pwm_step_counter[0]_i_1\ : label is "soft_lutpair618";
  attribute SOFT_HLUTNM of \pwm_step_counter[1]_i_1\ : label is "soft_lutpair621";
  attribute SOFT_HLUTNM of \pwm_step_counter[2]_i_1\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \pwm_step_counter[3]_i_1\ : label is "soft_lutpair615";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_3\ : label is "soft_lutpair616";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_4\ : label is "soft_lutpair621";
begin
\FSM_sequential_fsm_state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F22222222222FF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[0]_i_2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_3_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      I5 => fsm_state(1),
      O => fsm_next_state(0)
    );
\FSM_sequential_fsm_state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => counter(12),
      I1 => fsm_state(2),
      I2 => counter(5),
      I3 => counter(7),
      I4 => \FSM_sequential_fsm_state[0]_i_4_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_2_n_0\
    );
\FSM_sequential_fsm_state[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_8_n_0\,
      I1 => counter(3),
      I2 => counter(4),
      I3 => counter(8),
      I4 => counter(6),
      I5 => \FSM_sequential_fsm_state[2]_i_6_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_3_n_0\
    );
\FSM_sequential_fsm_state[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => counter(17),
      I1 => counter(19),
      I2 => counter(14),
      I3 => counter(13),
      I4 => fsm_state(0),
      I5 => counter(20),
      O => \FSM_sequential_fsm_state[0]_i_4_n_0\
    );
\FSM_sequential_fsm_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CFF0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3_n_0\,
      I2 => fsm_state(0),
      I3 => fsm_state(1),
      I4 => fsm_state(2),
      O => fsm_next_state(1)
    );
\FSM_sequential_fsm_state[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3A0A0A0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3_n_0\,
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      O => fsm_next_state(2)
    );
\FSM_sequential_fsm_state[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_4_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_5_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_6_n_0\,
      I3 => \FSM_sequential_fsm_state[2]_i_7_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_8_n_0\,
      O => \FSM_sequential_fsm_state[2]_i_2_n_0\
    );
\FSM_sequential_fsm_state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_9_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(7),
      I3 => pwm_counter(3),
      I4 => pwm_counter(4),
      I5 => pwm_counter(5),
      O => \FSM_sequential_fsm_state[2]_i_3_n_0\
    );
\FSM_sequential_fsm_state[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(17),
      I1 => counter(14),
      I2 => counter(20),
      I3 => counter(19),
      O => \FSM_sequential_fsm_state[2]_i_4_n_0\
    );
\FSM_sequential_fsm_state[2]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter(7),
      I1 => counter(5),
      I2 => counter(13),
      I3 => counter(12),
      O => \FSM_sequential_fsm_state[2]_i_5_n_0\
    );
\FSM_sequential_fsm_state[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => counter(0),
      I1 => counter(16),
      I2 => counter(18),
      I3 => counter(2),
      I4 => counter(1),
      O => \FSM_sequential_fsm_state[2]_i_6_n_0\
    );
\FSM_sequential_fsm_state[2]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(3),
      I1 => counter(4),
      I2 => counter(8),
      I3 => counter(6),
      O => \FSM_sequential_fsm_state[2]_i_7_n_0\
    );
\FSM_sequential_fsm_state[2]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => counter(9),
      I1 => counter(10),
      I2 => counter(15),
      I3 => counter(11),
      O => \FSM_sequential_fsm_state[2]_i_8_n_0\
    );
\FSM_sequential_fsm_state[2]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      O => \FSM_sequential_fsm_state[2]_i_9_n_0\
    );
\FSM_sequential_fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(0),
      Q => fsm_state(0),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(1),
      Q => fsm_state(1),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(2),
      Q => fsm_state(2),
      R => p_0_in0
    );
\PWM_OUT_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => s_pwm_out0_carry_n_0,
      I1 => fsm_state(0),
      I2 => fsm_state(1),
      I3 => fsm_state(2),
      O => s_pwm_out
    );
PWM_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => s_pwm_out,
      Q => s00_pwm_out(0),
      R => p_0_in0
    );
\counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => counter(0),
      O => \counter[0]_i_1_n_0\
    );
\counter[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3_n_0\,
      I2 => \counter[20]_i_3_n_0\,
      I3 => \counter[20]_i_4_n_0\,
      I4 => \counter[20]_i_5_n_0\,
      I5 => \counter_reg[12]_i_2_n_6\,
      O => \counter[10]_i_1_n_0\
    );
\counter[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3_n_0\,
      I2 => \counter[20]_i_3_n_0\,
      I3 => \counter[20]_i_4_n_0\,
      I4 => \counter[20]_i_5_n_0\,
      I5 => \counter_reg[12]_i_2_n_5\,
      O => \counter[11]_i_1_n_0\
    );
\counter[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3_n_0\,
      I2 => \counter[20]_i_3_n_0\,
      I3 => \counter[20]_i_4_n_0\,
      I4 => \counter[20]_i_5_n_0\,
      I5 => \counter_reg[12]_i_2_n_4\,
      O => \counter[12]_i_1_n_0\
    );
\counter[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3_n_0\,
      I2 => \counter[20]_i_3_n_0\,
      I3 => \counter[20]_i_4_n_0\,
      I4 => \counter[20]_i_5_n_0\,
      I5 => \counter_reg[16]_i_2_n_7\,
      O => \counter[13]_i_1_n_0\
    );
\counter[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3_n_0\,
      I2 => \counter[20]_i_3_n_0\,
      I3 => \counter[20]_i_4_n_0\,
      I4 => \counter[20]_i_5_n_0\,
      I5 => \counter_reg[16]_i_2_n_6\,
      O => \counter[14]_i_1_n_0\
    );
\counter[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3_n_0\,
      I2 => \counter[20]_i_3_n_0\,
      I3 => \counter[20]_i_4_n_0\,
      I4 => \counter[20]_i_5_n_0\,
      I5 => \counter_reg[16]_i_2_n_5\,
      O => \counter[15]_i_1_n_0\
    );
\counter[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3_n_0\,
      I2 => \counter[20]_i_3_n_0\,
      I3 => \counter[20]_i_4_n_0\,
      I4 => \counter[20]_i_5_n_0\,
      I5 => \counter_reg[16]_i_2_n_4\,
      O => \counter[16]_i_1_n_0\
    );
\counter[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3_n_0\,
      I2 => \counter[20]_i_3_n_0\,
      I3 => \counter[20]_i_4_n_0\,
      I4 => \counter[20]_i_5_n_0\,
      I5 => \counter_reg[20]_i_6_n_7\,
      O => \counter[17]_i_1_n_0\
    );
\counter[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3_n_0\,
      I2 => \counter[20]_i_3_n_0\,
      I3 => \counter[20]_i_4_n_0\,
      I4 => \counter[20]_i_5_n_0\,
      I5 => \counter_reg[20]_i_6_n_6\,
      O => \counter[18]_i_1_n_0\
    );
\counter[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3_n_0\,
      I2 => \counter[20]_i_3_n_0\,
      I3 => \counter[20]_i_4_n_0\,
      I4 => \counter[20]_i_5_n_0\,
      I5 => \counter_reg[20]_i_6_n_5\,
      O => \counter[19]_i_1_n_0\
    );
\counter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3_n_0\,
      I2 => \counter[20]_i_3_n_0\,
      I3 => \counter[20]_i_4_n_0\,
      I4 => \counter[20]_i_5_n_0\,
      I5 => \counter_reg[4]_i_2_n_7\,
      O => \counter[1]_i_1_n_0\
    );
\counter[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3_n_0\,
      I2 => \counter[20]_i_3_n_0\,
      I3 => \counter[20]_i_4_n_0\,
      I4 => \counter[20]_i_5_n_0\,
      I5 => \counter_reg[20]_i_6_n_4\,
      O => \counter[20]_i_1_n_0\
    );
\counter[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_2_n_0\
    );
\counter[20]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0108"
    )
        port map (
      I0 => counter(20),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      I3 => fsm_state(2),
      O => \counter[20]_i_3_n_0\
    );
\counter[20]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF070FEFFF0F0"
    )
        port map (
      I0 => counter(12),
      I1 => counter(7),
      I2 => \counter[20]_i_7_n_0\,
      I3 => counter(14),
      I4 => \counter[20]_i_8_n_0\,
      I5 => counter(13),
      O => \counter[20]_i_4_n_0\
    );
\counter[20]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0070000E00F0"
    )
        port map (
      I0 => counter(19),
      I1 => counter(17),
      I2 => fsm_state(2),
      I3 => fsm_state(0),
      I4 => fsm_state(1),
      I5 => counter(5),
      O => \counter[20]_i_5_n_0\
    );
\counter[20]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_state(1),
      I1 => fsm_state(0),
      I2 => fsm_state(2),
      O => \counter[20]_i_7_n_0\
    );
\counter[20]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_8_n_0\
    );
\counter[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3_n_0\,
      I2 => \counter[20]_i_3_n_0\,
      I3 => \counter[20]_i_4_n_0\,
      I4 => \counter[20]_i_5_n_0\,
      I5 => \counter_reg[4]_i_2_n_6\,
      O => \counter[2]_i_1_n_0\
    );
\counter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3_n_0\,
      I2 => \counter[20]_i_3_n_0\,
      I3 => \counter[20]_i_4_n_0\,
      I4 => \counter[20]_i_5_n_0\,
      I5 => \counter_reg[4]_i_2_n_5\,
      O => \counter[3]_i_1_n_0\
    );
\counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3_n_0\,
      I2 => \counter[20]_i_3_n_0\,
      I3 => \counter[20]_i_4_n_0\,
      I4 => \counter[20]_i_5_n_0\,
      I5 => \counter_reg[4]_i_2_n_4\,
      O => \counter[4]_i_1_n_0\
    );
\counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3_n_0\,
      I2 => \counter[20]_i_3_n_0\,
      I3 => \counter[20]_i_4_n_0\,
      I4 => \counter[20]_i_5_n_0\,
      I5 => \counter_reg[8]_i_2_n_7\,
      O => \counter[5]_i_1_n_0\
    );
\counter[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3_n_0\,
      I2 => \counter[20]_i_3_n_0\,
      I3 => \counter[20]_i_4_n_0\,
      I4 => \counter[20]_i_5_n_0\,
      I5 => \counter_reg[8]_i_2_n_6\,
      O => \counter[6]_i_1_n_0\
    );
\counter[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3_n_0\,
      I2 => \counter[20]_i_3_n_0\,
      I3 => \counter[20]_i_4_n_0\,
      I4 => \counter[20]_i_5_n_0\,
      I5 => \counter_reg[8]_i_2_n_5\,
      O => \counter[7]_i_1_n_0\
    );
\counter[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3_n_0\,
      I2 => \counter[20]_i_3_n_0\,
      I3 => \counter[20]_i_4_n_0\,
      I4 => \counter[20]_i_5_n_0\,
      I5 => \counter_reg[8]_i_2_n_4\,
      O => \counter[8]_i_1_n_0\
    );
\counter[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3_n_0\,
      I2 => \counter[20]_i_3_n_0\,
      I3 => \counter[20]_i_4_n_0\,
      I4 => \counter[20]_i_5_n_0\,
      I5 => \counter_reg[12]_i_2_n_7\,
      O => \counter[9]_i_1_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[0]_i_1_n_0\,
      Q => counter(0),
      R => p_0_in0
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[10]_i_1_n_0\,
      Q => counter(10),
      R => p_0_in0
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[11]_i_1_n_0\,
      Q => counter(11),
      R => p_0_in0
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[12]_i_1_n_0\,
      Q => counter(12),
      R => p_0_in0
    );
\counter_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_2_n_0\,
      CO(3) => \counter_reg[12]_i_2_n_0\,
      CO(2) => \counter_reg[12]_i_2_n_1\,
      CO(1) => \counter_reg[12]_i_2_n_2\,
      CO(0) => \counter_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_2_n_4\,
      O(2) => \counter_reg[12]_i_2_n_5\,
      O(1) => \counter_reg[12]_i_2_n_6\,
      O(0) => \counter_reg[12]_i_2_n_7\,
      S(3 downto 0) => counter(12 downto 9)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[13]_i_1_n_0\,
      Q => counter(13),
      R => p_0_in0
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[14]_i_1_n_0\,
      Q => counter(14),
      R => p_0_in0
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[15]_i_1_n_0\,
      Q => counter(15),
      R => p_0_in0
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[16]_i_1_n_0\,
      Q => counter(16),
      R => p_0_in0
    );
\counter_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_2_n_0\,
      CO(3) => \counter_reg[16]_i_2_n_0\,
      CO(2) => \counter_reg[16]_i_2_n_1\,
      CO(1) => \counter_reg[16]_i_2_n_2\,
      CO(0) => \counter_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_2_n_4\,
      O(2) => \counter_reg[16]_i_2_n_5\,
      O(1) => \counter_reg[16]_i_2_n_6\,
      O(0) => \counter_reg[16]_i_2_n_7\,
      S(3 downto 0) => counter(16 downto 13)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[17]_i_1_n_0\,
      Q => counter(17),
      R => p_0_in0
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[18]_i_1_n_0\,
      Q => counter(18),
      R => p_0_in0
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[19]_i_1_n_0\,
      Q => counter(19),
      R => p_0_in0
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[1]_i_1_n_0\,
      Q => counter(1),
      R => p_0_in0
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[20]_i_1_n_0\,
      Q => counter(20),
      R => p_0_in0
    );
\counter_reg[20]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_2_n_0\,
      CO(3) => \NLW_counter_reg[20]_i_6_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[20]_i_6_n_1\,
      CO(1) => \counter_reg[20]_i_6_n_2\,
      CO(0) => \counter_reg[20]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_6_n_4\,
      O(2) => \counter_reg[20]_i_6_n_5\,
      O(1) => \counter_reg[20]_i_6_n_6\,
      O(0) => \counter_reg[20]_i_6_n_7\,
      S(3 downto 0) => counter(20 downto 17)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[2]_i_1_n_0\,
      Q => counter(2),
      R => p_0_in0
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[3]_i_1_n_0\,
      Q => counter(3),
      R => p_0_in0
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[4]_i_1_n_0\,
      Q => counter(4),
      R => p_0_in0
    );
\counter_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[4]_i_2_n_0\,
      CO(2) => \counter_reg[4]_i_2_n_1\,
      CO(1) => \counter_reg[4]_i_2_n_2\,
      CO(0) => \counter_reg[4]_i_2_n_3\,
      CYINIT => counter(0),
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_2_n_4\,
      O(2) => \counter_reg[4]_i_2_n_5\,
      O(1) => \counter_reg[4]_i_2_n_6\,
      O(0) => \counter_reg[4]_i_2_n_7\,
      S(3 downto 0) => counter(4 downto 1)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[5]_i_1_n_0\,
      Q => counter(5),
      R => p_0_in0
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[6]_i_1_n_0\,
      Q => counter(6),
      R => p_0_in0
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[7]_i_1_n_0\,
      Q => counter(7),
      R => p_0_in0
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[8]_i_1_n_0\,
      Q => counter(8),
      R => p_0_in0
    );
\counter_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_2_n_0\,
      CO(3) => \counter_reg[8]_i_2_n_0\,
      CO(2) => \counter_reg[8]_i_2_n_1\,
      CO(1) => \counter_reg[8]_i_2_n_2\,
      CO(0) => \counter_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_2_n_4\,
      O(2) => \counter_reg[8]_i_2_n_5\,
      O(1) => \counter_reg[8]_i_2_n_6\,
      O(0) => \counter_reg[8]_i_2_n_7\,
      S(3 downto 0) => counter(8 downto 5)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[9]_i_1_n_0\,
      Q => counter(9),
      R => p_0_in0
    );
\pwm_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_counter(0),
      O => \pwm_counter[0]_i_1_n_0\
    );
\pwm_counter[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3_n_0\,
      O => \pwm_counter[1]_i_1_n_0\
    );
\pwm_counter[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      I3 => \pwm_counter[6]_i_3_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3_n_0\,
      O => \pwm_counter[2]_i_1_n_0\
    );
\pwm_counter[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => pwm_counter(2),
      I1 => pwm_counter(0),
      I2 => pwm_counter(1),
      I3 => pwm_counter(3),
      I4 => \pwm_counter[6]_i_3_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3_n_0\,
      O => \pwm_counter[3]_i_1_n_0\
    );
\pwm_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2_n_0\,
      I1 => pwm_counter(4),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3_n_0\,
      O => \pwm_counter[4]_i_1_n_0\
    );
\pwm_counter[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(4),
      I1 => \pwm_counter[6]_i_2_n_0\,
      I2 => pwm_counter(5),
      I3 => \pwm_counter[6]_i_3_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3_n_0\,
      O => \pwm_counter[5]_i_1_n_0\
    );
\pwm_counter[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2_n_0\,
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_counter(6),
      I4 => \pwm_counter[6]_i_3_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3_n_0\,
      O => \pwm_counter[6]_i_1_n_0\
    );
\pwm_counter[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_counter(2),
      I2 => pwm_counter(0),
      I3 => pwm_counter(1),
      O => \pwm_counter[6]_i_2_n_0\
    );
\pwm_counter[6]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \pwm_counter[6]_i_3_n_0\
    );
\pwm_counter[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F33FF"
    )
        port map (
      I0 => \pwm_counter[7]_i_3_n_0\,
      I1 => fsm_state(1),
      I2 => \FSM_sequential_fsm_state[2]_i_3_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      O => pwm_counter_next
    );
\pwm_counter[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => data0(7),
      I1 => fsm_state(2),
      I2 => fsm_state(1),
      I3 => fsm_state(0),
      I4 => \FSM_sequential_fsm_state[2]_i_3_n_0\,
      O => \pwm_counter[7]_i_2_n_0\
    );
\pwm_counter[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(8),
      I4 => \pwm_step_counter[9]_i_2_n_0\,
      O => \pwm_counter[7]_i_3_n_0\
    );
\pwm_counter[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(5),
      I3 => pwm_counter(4),
      I4 => pwm_counter(7),
      O => data0(7)
    );
\pwm_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[0]_i_1_n_0\,
      Q => pwm_counter(0),
      R => p_0_in0
    );
\pwm_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[1]_i_1_n_0\,
      Q => pwm_counter(1),
      R => p_0_in0
    );
\pwm_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[2]_i_1_n_0\,
      Q => pwm_counter(2),
      R => p_0_in0
    );
\pwm_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[3]_i_1_n_0\,
      Q => pwm_counter(3),
      R => p_0_in0
    );
\pwm_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[4]_i_1_n_0\,
      Q => pwm_counter(4),
      R => p_0_in0
    );
\pwm_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[5]_i_1_n_0\,
      Q => pwm_counter(5),
      R => p_0_in0
    );
\pwm_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[6]_i_1_n_0\,
      Q => pwm_counter(6),
      R => p_0_in0
    );
\pwm_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[7]_i_2_n_0\,
      Q => pwm_counter(7),
      R => p_0_in0
    );
\pwm_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => pwm_in(0),
      R => p_0_in0
    );
\pwm_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => pwm_in(1),
      R => '0'
    );
\pwm_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => pwm_in(2),
      R => '0'
    );
\pwm_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => pwm_in(3),
      R => '0'
    );
\pwm_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(3),
      Q => pwm_in(4),
      R => '0'
    );
\pwm_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(4),
      Q => pwm_in(5),
      R => '0'
    );
\pwm_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(5),
      Q => pwm_in(6),
      R => '0'
    );
\pwm_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(6),
      Q => pwm_in(7),
      R => '0'
    );
\pwm_step_counter[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_step_counter(0),
      O => \pwm_step_counter[0]_i_1_n_0\
    );
\pwm_step_counter[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2_n_0\,
      I1 => pwm_step_counter(1),
      I2 => pwm_step_counter(0),
      O => \pwm_step_counter[1]_i_1_n_0\
    );
\pwm_step_counter[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2_n_0\,
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      O => \pwm_step_counter[2]_i_1_n_0\
    );
\pwm_step_counter[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2_n_0\,
      I1 => pwm_step_counter(3),
      I2 => pwm_step_counter(1),
      I3 => pwm_step_counter(0),
      I4 => pwm_step_counter(2),
      O => \pwm_step_counter[3]_i_1_n_0\
    );
\pwm_step_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2_n_0\,
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(3),
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[4]_i_1_n_0\
    );
\pwm_step_counter[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2_n_0\,
      I1 => pwm_step_counter(5),
      I2 => \pwm_step_counter[7]_i_3_n_0\,
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[5]_i_1_n_0\
    );
\pwm_step_counter[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2_n_0\,
      I1 => pwm_step_counter(6),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(5),
      I5 => \pwm_step_counter[7]_i_4_n_0\,
      O => \pwm_step_counter[6]_i_1_n_0\
    );
\pwm_step_counter[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888288888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2_n_0\,
      I1 => pwm_step_counter(7),
      I2 => \pwm_step_counter[7]_i_3_n_0\,
      I3 => pwm_step_counter(6),
      I4 => \pwm_step_counter[7]_i_4_n_0\,
      I5 => pwm_step_counter(5),
      O => \pwm_step_counter[7]_i_1_n_0\
    );
\pwm_step_counter[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000000"
    )
        port map (
      I0 => \pwm_step_counter[9]_i_2_n_0\,
      I1 => pwm_step_counter(8),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_counter[6]_i_3_n_0\,
      O => \pwm_step_counter[7]_i_2_n_0\
    );
\pwm_step_counter[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      O => \pwm_step_counter[7]_i_3_n_0\
    );
\pwm_step_counter[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_step_counter(1),
      I1 => pwm_step_counter(0),
      I2 => pwm_step_counter(2),
      O => \pwm_step_counter[7]_i_4_n_0\
    );
\pwm_step_counter[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00AA0A020"
    )
        port map (
      I0 => \pwm_counter[6]_i_3_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(8),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_step_counter[9]_i_2_n_0\,
      O => \pwm_step_counter[8]_i_1_n_0\
    );
\pwm_step_counter[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828808888"
    )
        port map (
      I0 => \pwm_counter[6]_i_3_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(8),
      I5 => \pwm_step_counter[9]_i_2_n_0\,
      O => \pwm_step_counter[9]_i_1_n_0\
    );
\pwm_step_counter[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => pwm_step_counter(6),
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      I4 => pwm_step_counter(5),
      I5 => pwm_step_counter(7),
      O => \pwm_step_counter[9]_i_2_n_0\
    );
\pwm_step_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[0]_i_1_n_0\,
      Q => pwm_step_counter(0),
      R => p_0_in0
    );
\pwm_step_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[1]_i_1_n_0\,
      Q => pwm_step_counter(1),
      R => p_0_in0
    );
\pwm_step_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[2]_i_1_n_0\,
      Q => pwm_step_counter(2),
      R => p_0_in0
    );
\pwm_step_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[3]_i_1_n_0\,
      Q => pwm_step_counter(3),
      R => p_0_in0
    );
\pwm_step_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[4]_i_1_n_0\,
      Q => pwm_step_counter(4),
      R => p_0_in0
    );
\pwm_step_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[5]_i_1_n_0\,
      Q => pwm_step_counter(5),
      R => p_0_in0
    );
\pwm_step_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[6]_i_1_n_0\,
      Q => pwm_step_counter(6),
      R => p_0_in0
    );
\pwm_step_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[7]_i_1_n_0\,
      Q => pwm_step_counter(7),
      R => p_0_in0
    );
\pwm_step_counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[8]_i_1_n_0\,
      Q => pwm_step_counter(8),
      R => p_0_in0
    );
\pwm_step_counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[9]_i_1_n_0\,
      Q => pwm_step_counter(9),
      R => p_0_in0
    );
s_pwm_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => s_pwm_out0_carry_n_0,
      CO(2) => s_pwm_out0_carry_n_1,
      CO(1) => s_pwm_out0_carry_n_2,
      CO(0) => s_pwm_out0_carry_n_3,
      CYINIT => '0',
      DI(3) => s_pwm_out0_carry_i_1_n_0,
      DI(2) => s_pwm_out0_carry_i_2_n_0,
      DI(1) => s_pwm_out0_carry_i_3_n_0,
      DI(0) => s_pwm_out0_carry_i_4_n_0,
      O(3 downto 0) => NLW_s_pwm_out0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => s_pwm_out0_carry_i_5_n_0,
      S(2) => s_pwm_out0_carry_i_6_n_0,
      S(1) => s_pwm_out0_carry_i_7_n_0,
      S(0) => s_pwm_out0_carry_i_8_n_0
    );
s_pwm_out0_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(7),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_counter(6),
      O => s_pwm_out0_carry_i_1_n_0
    );
s_pwm_out0_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B0A"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_in(4),
      O => s_pwm_out0_carry_i_2_n_0
    );
s_pwm_out0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(3),
      I1 => pwm_counter(3),
      I2 => pwm_in(2),
      I3 => pwm_counter(2),
      O => s_pwm_out0_carry_i_3_n_0
    );
s_pwm_out0_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(1),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_counter(0),
      O => s_pwm_out0_carry_i_4_n_0
    );
s_pwm_out0_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(6),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_in(7),
      O => s_pwm_out0_carry_i_5_n_0
    );
s_pwm_out0_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(5),
      I2 => pwm_in(4),
      I3 => pwm_counter(4),
      O => s_pwm_out0_carry_i_6_n_0
    );
s_pwm_out0_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_in(3),
      I2 => pwm_counter(2),
      I3 => pwm_in(2),
      O => s_pwm_out0_carry_i_7_n_0
    );
s_pwm_out0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_in(1),
      O => s_pwm_out0_carry_i_8_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_servo_pwm_generator_7 is
  port (
    s00_pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_servo_pwm_generator_7 : entity is "servo_pwm_generator";
end design_1_axi_ikinematics_0_0_servo_pwm_generator_7;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_servo_pwm_generator_7 is
  signal \FSM_sequential_fsm_state[0]_i_2__16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_3__16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_4__16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_2__16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_3__16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_4__16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_5__16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_6__16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_7__16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_8__16_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_9__16_n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \counter[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter[10]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter[11]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter[12]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter[13]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter[14]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter[15]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter[16]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter[17]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter[18]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter[19]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter[20]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter[20]_i_2__16_n_0\ : STD_LOGIC;
  signal \counter[20]_i_3__16_n_0\ : STD_LOGIC;
  signal \counter[20]_i_4__16_n_0\ : STD_LOGIC;
  signal \counter[20]_i_5__16_n_0\ : STD_LOGIC;
  signal \counter[20]_i_7__16_n_0\ : STD_LOGIC;
  signal \counter[20]_i_8__16_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter[8]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter[9]_i_1__16_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__16_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__16_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__16_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__16_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__16_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__16_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__16_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__16_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__16_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__16_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__16_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__16_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__16_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__16_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__16_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__16_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__16_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__16_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__16_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__16_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__16_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__16_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__16_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__16_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__16_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__16_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__16_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__16_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__16_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__16_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__16_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__16_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__16_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__16_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__16_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__16_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__16_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__16_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__16_n_7\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal fsm_next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fsm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pwm_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pwm_counter[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \pwm_counter[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \pwm_counter[2]_i_1__16_n_0\ : STD_LOGIC;
  signal \pwm_counter[3]_i_1__16_n_0\ : STD_LOGIC;
  signal \pwm_counter[4]_i_1__16_n_0\ : STD_LOGIC;
  signal \pwm_counter[5]_i_1__16_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_1__16_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_2__16_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_3__16_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_2__16_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_3__16_n_0\ : STD_LOGIC;
  signal pwm_counter_next : STD_LOGIC;
  signal pwm_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pwm_step_counter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \pwm_step_counter[0]_i_1__16_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[1]_i_1__16_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[2]_i_1__16_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[3]_i_1__16_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[4]_i_1__16_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[5]_i_1__16_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[6]_i_1__16_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_1__16_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_2__16_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_3__16_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_4__16_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[8]_i_1__16_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_1__16_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_2__16_n_0\ : STD_LOGIC;
  signal s_pwm_out : STD_LOGIC;
  signal \s_pwm_out0_carry_i_1__16_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_2__16_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_3__16_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_4__16_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_5__16_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_6__16_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_7__16_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_8__16_n_0\ : STD_LOGIC;
  signal s_pwm_out0_carry_n_0 : STD_LOGIC;
  signal s_pwm_out0_carry_n_1 : STD_LOGIC;
  signal s_pwm_out0_carry_n_2 : STD_LOGIC;
  signal s_pwm_out0_carry_n_3 : STD_LOGIC;
  signal \NLW_counter_reg[20]_i_6__16_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_s_pwm_out0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[1]_i_1__17\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_1__17\ : label is "soft_lutpair624";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_9__16\ : label is "soft_lutpair622";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[0]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[1]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[2]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute SOFT_HLUTNM of PWM_OUT_i_2 : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \counter[0]_i_1__16\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \counter[20]_i_2__16\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \counter[20]_i_3__16\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \counter[20]_i_7__16\ : label is "soft_lutpair630";
  attribute SOFT_HLUTNM of \counter[20]_i_8__16\ : label is "soft_lutpair629";
  attribute SOFT_HLUTNM of \pwm_counter[0]_i_1__16\ : label is "soft_lutpair627";
  attribute SOFT_HLUTNM of \pwm_counter[2]_i_1__16\ : label is "soft_lutpair622";
  attribute SOFT_HLUTNM of \pwm_counter[6]_i_3__16\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_2__16\ : label is "soft_lutpair623";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_3__16\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \pwm_step_counter[0]_i_1__16\ : label is "soft_lutpair628";
  attribute SOFT_HLUTNM of \pwm_step_counter[1]_i_1__16\ : label is "soft_lutpair631";
  attribute SOFT_HLUTNM of \pwm_step_counter[2]_i_1__16\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \pwm_step_counter[3]_i_1__16\ : label is "soft_lutpair625";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_3__16\ : label is "soft_lutpair626";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_4__16\ : label is "soft_lutpair631";
begin
\FSM_sequential_fsm_state[0]_i_1__17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F22222222222FF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[0]_i_2__16_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__16_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_3__16_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      I5 => fsm_state(1),
      O => fsm_next_state(0)
    );
\FSM_sequential_fsm_state[0]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => counter(12),
      I1 => fsm_state(2),
      I2 => counter(5),
      I3 => counter(7),
      I4 => \FSM_sequential_fsm_state[0]_i_4__16_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_2__16_n_0\
    );
\FSM_sequential_fsm_state[0]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_8__16_n_0\,
      I1 => counter(3),
      I2 => counter(4),
      I3 => counter(8),
      I4 => counter(6),
      I5 => \FSM_sequential_fsm_state[2]_i_6__16_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_3__16_n_0\
    );
\FSM_sequential_fsm_state[0]_i_4__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => counter(17),
      I1 => counter(19),
      I2 => counter(14),
      I3 => counter(13),
      I4 => fsm_state(0),
      I5 => counter(20),
      O => \FSM_sequential_fsm_state[0]_i_4__16_n_0\
    );
\FSM_sequential_fsm_state[1]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CFF0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__16_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__16_n_0\,
      I2 => fsm_state(0),
      I3 => fsm_state(1),
      I4 => fsm_state(2),
      O => fsm_next_state(1)
    );
\FSM_sequential_fsm_state[2]_i_1__17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3A0A0A0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__16_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__16_n_0\,
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      O => fsm_next_state(2)
    );
\FSM_sequential_fsm_state[2]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_4__16_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_5__16_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_6__16_n_0\,
      I3 => \FSM_sequential_fsm_state[2]_i_7__16_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_8__16_n_0\,
      O => \FSM_sequential_fsm_state[2]_i_2__16_n_0\
    );
\FSM_sequential_fsm_state[2]_i_3__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_9__16_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(7),
      I3 => pwm_counter(3),
      I4 => pwm_counter(4),
      I5 => pwm_counter(5),
      O => \FSM_sequential_fsm_state[2]_i_3__16_n_0\
    );
\FSM_sequential_fsm_state[2]_i_4__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(17),
      I1 => counter(14),
      I2 => counter(20),
      I3 => counter(19),
      O => \FSM_sequential_fsm_state[2]_i_4__16_n_0\
    );
\FSM_sequential_fsm_state[2]_i_5__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter(7),
      I1 => counter(5),
      I2 => counter(13),
      I3 => counter(12),
      O => \FSM_sequential_fsm_state[2]_i_5__16_n_0\
    );
\FSM_sequential_fsm_state[2]_i_6__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => counter(0),
      I1 => counter(16),
      I2 => counter(18),
      I3 => counter(2),
      I4 => counter(1),
      O => \FSM_sequential_fsm_state[2]_i_6__16_n_0\
    );
\FSM_sequential_fsm_state[2]_i_7__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(3),
      I1 => counter(4),
      I2 => counter(8),
      I3 => counter(6),
      O => \FSM_sequential_fsm_state[2]_i_7__16_n_0\
    );
\FSM_sequential_fsm_state[2]_i_8__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => counter(9),
      I1 => counter(10),
      I2 => counter(15),
      I3 => counter(11),
      O => \FSM_sequential_fsm_state[2]_i_8__16_n_0\
    );
\FSM_sequential_fsm_state[2]_i_9__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      O => \FSM_sequential_fsm_state[2]_i_9__16_n_0\
    );
\FSM_sequential_fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(0),
      Q => fsm_state(0),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(1),
      Q => fsm_state(1),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(2),
      Q => fsm_state(2),
      R => p_0_in0
    );
PWM_OUT_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => s_pwm_out0_carry_n_0,
      I1 => fsm_state(0),
      I2 => fsm_state(1),
      I3 => fsm_state(2),
      O => s_pwm_out
    );
PWM_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => s_pwm_out,
      Q => s00_pwm_out(0),
      R => p_0_in0
    );
\counter[0]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => counter(0),
      O => \counter[0]_i_1__16_n_0\
    );
\counter[10]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__16_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__16_n_0\,
      I2 => \counter[20]_i_3__16_n_0\,
      I3 => \counter[20]_i_4__16_n_0\,
      I4 => \counter[20]_i_5__16_n_0\,
      I5 => \counter_reg[12]_i_2__16_n_6\,
      O => \counter[10]_i_1__16_n_0\
    );
\counter[11]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__16_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__16_n_0\,
      I2 => \counter[20]_i_3__16_n_0\,
      I3 => \counter[20]_i_4__16_n_0\,
      I4 => \counter[20]_i_5__16_n_0\,
      I5 => \counter_reg[12]_i_2__16_n_5\,
      O => \counter[11]_i_1__16_n_0\
    );
\counter[12]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__16_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__16_n_0\,
      I2 => \counter[20]_i_3__16_n_0\,
      I3 => \counter[20]_i_4__16_n_0\,
      I4 => \counter[20]_i_5__16_n_0\,
      I5 => \counter_reg[12]_i_2__16_n_4\,
      O => \counter[12]_i_1__16_n_0\
    );
\counter[13]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__16_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__16_n_0\,
      I2 => \counter[20]_i_3__16_n_0\,
      I3 => \counter[20]_i_4__16_n_0\,
      I4 => \counter[20]_i_5__16_n_0\,
      I5 => \counter_reg[16]_i_2__16_n_7\,
      O => \counter[13]_i_1__16_n_0\
    );
\counter[14]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__16_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__16_n_0\,
      I2 => \counter[20]_i_3__16_n_0\,
      I3 => \counter[20]_i_4__16_n_0\,
      I4 => \counter[20]_i_5__16_n_0\,
      I5 => \counter_reg[16]_i_2__16_n_6\,
      O => \counter[14]_i_1__16_n_0\
    );
\counter[15]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__16_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__16_n_0\,
      I2 => \counter[20]_i_3__16_n_0\,
      I3 => \counter[20]_i_4__16_n_0\,
      I4 => \counter[20]_i_5__16_n_0\,
      I5 => \counter_reg[16]_i_2__16_n_5\,
      O => \counter[15]_i_1__16_n_0\
    );
\counter[16]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__16_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__16_n_0\,
      I2 => \counter[20]_i_3__16_n_0\,
      I3 => \counter[20]_i_4__16_n_0\,
      I4 => \counter[20]_i_5__16_n_0\,
      I5 => \counter_reg[16]_i_2__16_n_4\,
      O => \counter[16]_i_1__16_n_0\
    );
\counter[17]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__16_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__16_n_0\,
      I2 => \counter[20]_i_3__16_n_0\,
      I3 => \counter[20]_i_4__16_n_0\,
      I4 => \counter[20]_i_5__16_n_0\,
      I5 => \counter_reg[20]_i_6__16_n_7\,
      O => \counter[17]_i_1__16_n_0\
    );
\counter[18]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__16_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__16_n_0\,
      I2 => \counter[20]_i_3__16_n_0\,
      I3 => \counter[20]_i_4__16_n_0\,
      I4 => \counter[20]_i_5__16_n_0\,
      I5 => \counter_reg[20]_i_6__16_n_6\,
      O => \counter[18]_i_1__16_n_0\
    );
\counter[19]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__16_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__16_n_0\,
      I2 => \counter[20]_i_3__16_n_0\,
      I3 => \counter[20]_i_4__16_n_0\,
      I4 => \counter[20]_i_5__16_n_0\,
      I5 => \counter_reg[20]_i_6__16_n_5\,
      O => \counter[19]_i_1__16_n_0\
    );
\counter[1]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__16_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__16_n_0\,
      I2 => \counter[20]_i_3__16_n_0\,
      I3 => \counter[20]_i_4__16_n_0\,
      I4 => \counter[20]_i_5__16_n_0\,
      I5 => \counter_reg[4]_i_2__16_n_7\,
      O => \counter[1]_i_1__16_n_0\
    );
\counter[20]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__16_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__16_n_0\,
      I2 => \counter[20]_i_3__16_n_0\,
      I3 => \counter[20]_i_4__16_n_0\,
      I4 => \counter[20]_i_5__16_n_0\,
      I5 => \counter_reg[20]_i_6__16_n_4\,
      O => \counter[20]_i_1__16_n_0\
    );
\counter[20]_i_2__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_2__16_n_0\
    );
\counter[20]_i_3__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0108"
    )
        port map (
      I0 => counter(20),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      I3 => fsm_state(2),
      O => \counter[20]_i_3__16_n_0\
    );
\counter[20]_i_4__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF070FEFFF0F0"
    )
        port map (
      I0 => counter(12),
      I1 => counter(7),
      I2 => \counter[20]_i_7__16_n_0\,
      I3 => counter(14),
      I4 => \counter[20]_i_8__16_n_0\,
      I5 => counter(13),
      O => \counter[20]_i_4__16_n_0\
    );
\counter[20]_i_5__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0070000E00F0"
    )
        port map (
      I0 => counter(19),
      I1 => counter(17),
      I2 => fsm_state(2),
      I3 => fsm_state(0),
      I4 => fsm_state(1),
      I5 => counter(5),
      O => \counter[20]_i_5__16_n_0\
    );
\counter[20]_i_7__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_state(1),
      I1 => fsm_state(0),
      I2 => fsm_state(2),
      O => \counter[20]_i_7__16_n_0\
    );
\counter[20]_i_8__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_8__16_n_0\
    );
\counter[2]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__16_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__16_n_0\,
      I2 => \counter[20]_i_3__16_n_0\,
      I3 => \counter[20]_i_4__16_n_0\,
      I4 => \counter[20]_i_5__16_n_0\,
      I5 => \counter_reg[4]_i_2__16_n_6\,
      O => \counter[2]_i_1__16_n_0\
    );
\counter[3]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__16_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__16_n_0\,
      I2 => \counter[20]_i_3__16_n_0\,
      I3 => \counter[20]_i_4__16_n_0\,
      I4 => \counter[20]_i_5__16_n_0\,
      I5 => \counter_reg[4]_i_2__16_n_5\,
      O => \counter[3]_i_1__16_n_0\
    );
\counter[4]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__16_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__16_n_0\,
      I2 => \counter[20]_i_3__16_n_0\,
      I3 => \counter[20]_i_4__16_n_0\,
      I4 => \counter[20]_i_5__16_n_0\,
      I5 => \counter_reg[4]_i_2__16_n_4\,
      O => \counter[4]_i_1__16_n_0\
    );
\counter[5]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__16_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__16_n_0\,
      I2 => \counter[20]_i_3__16_n_0\,
      I3 => \counter[20]_i_4__16_n_0\,
      I4 => \counter[20]_i_5__16_n_0\,
      I5 => \counter_reg[8]_i_2__16_n_7\,
      O => \counter[5]_i_1__16_n_0\
    );
\counter[6]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__16_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__16_n_0\,
      I2 => \counter[20]_i_3__16_n_0\,
      I3 => \counter[20]_i_4__16_n_0\,
      I4 => \counter[20]_i_5__16_n_0\,
      I5 => \counter_reg[8]_i_2__16_n_6\,
      O => \counter[6]_i_1__16_n_0\
    );
\counter[7]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__16_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__16_n_0\,
      I2 => \counter[20]_i_3__16_n_0\,
      I3 => \counter[20]_i_4__16_n_0\,
      I4 => \counter[20]_i_5__16_n_0\,
      I5 => \counter_reg[8]_i_2__16_n_5\,
      O => \counter[7]_i_1__16_n_0\
    );
\counter[8]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__16_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__16_n_0\,
      I2 => \counter[20]_i_3__16_n_0\,
      I3 => \counter[20]_i_4__16_n_0\,
      I4 => \counter[20]_i_5__16_n_0\,
      I5 => \counter_reg[8]_i_2__16_n_4\,
      O => \counter[8]_i_1__16_n_0\
    );
\counter[9]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__16_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__16_n_0\,
      I2 => \counter[20]_i_3__16_n_0\,
      I3 => \counter[20]_i_4__16_n_0\,
      I4 => \counter[20]_i_5__16_n_0\,
      I5 => \counter_reg[12]_i_2__16_n_7\,
      O => \counter[9]_i_1__16_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[0]_i_1__16_n_0\,
      Q => counter(0),
      R => p_0_in0
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[10]_i_1__16_n_0\,
      Q => counter(10),
      R => p_0_in0
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[11]_i_1__16_n_0\,
      Q => counter(11),
      R => p_0_in0
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[12]_i_1__16_n_0\,
      Q => counter(12),
      R => p_0_in0
    );
\counter_reg[12]_i_2__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_2__16_n_0\,
      CO(3) => \counter_reg[12]_i_2__16_n_0\,
      CO(2) => \counter_reg[12]_i_2__16_n_1\,
      CO(1) => \counter_reg[12]_i_2__16_n_2\,
      CO(0) => \counter_reg[12]_i_2__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_2__16_n_4\,
      O(2) => \counter_reg[12]_i_2__16_n_5\,
      O(1) => \counter_reg[12]_i_2__16_n_6\,
      O(0) => \counter_reg[12]_i_2__16_n_7\,
      S(3 downto 0) => counter(12 downto 9)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[13]_i_1__16_n_0\,
      Q => counter(13),
      R => p_0_in0
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[14]_i_1__16_n_0\,
      Q => counter(14),
      R => p_0_in0
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[15]_i_1__16_n_0\,
      Q => counter(15),
      R => p_0_in0
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[16]_i_1__16_n_0\,
      Q => counter(16),
      R => p_0_in0
    );
\counter_reg[16]_i_2__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_2__16_n_0\,
      CO(3) => \counter_reg[16]_i_2__16_n_0\,
      CO(2) => \counter_reg[16]_i_2__16_n_1\,
      CO(1) => \counter_reg[16]_i_2__16_n_2\,
      CO(0) => \counter_reg[16]_i_2__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_2__16_n_4\,
      O(2) => \counter_reg[16]_i_2__16_n_5\,
      O(1) => \counter_reg[16]_i_2__16_n_6\,
      O(0) => \counter_reg[16]_i_2__16_n_7\,
      S(3 downto 0) => counter(16 downto 13)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[17]_i_1__16_n_0\,
      Q => counter(17),
      R => p_0_in0
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[18]_i_1__16_n_0\,
      Q => counter(18),
      R => p_0_in0
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[19]_i_1__16_n_0\,
      Q => counter(19),
      R => p_0_in0
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[1]_i_1__16_n_0\,
      Q => counter(1),
      R => p_0_in0
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[20]_i_1__16_n_0\,
      Q => counter(20),
      R => p_0_in0
    );
\counter_reg[20]_i_6__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_2__16_n_0\,
      CO(3) => \NLW_counter_reg[20]_i_6__16_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[20]_i_6__16_n_1\,
      CO(1) => \counter_reg[20]_i_6__16_n_2\,
      CO(0) => \counter_reg[20]_i_6__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_6__16_n_4\,
      O(2) => \counter_reg[20]_i_6__16_n_5\,
      O(1) => \counter_reg[20]_i_6__16_n_6\,
      O(0) => \counter_reg[20]_i_6__16_n_7\,
      S(3 downto 0) => counter(20 downto 17)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[2]_i_1__16_n_0\,
      Q => counter(2),
      R => p_0_in0
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[3]_i_1__16_n_0\,
      Q => counter(3),
      R => p_0_in0
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[4]_i_1__16_n_0\,
      Q => counter(4),
      R => p_0_in0
    );
\counter_reg[4]_i_2__16\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[4]_i_2__16_n_0\,
      CO(2) => \counter_reg[4]_i_2__16_n_1\,
      CO(1) => \counter_reg[4]_i_2__16_n_2\,
      CO(0) => \counter_reg[4]_i_2__16_n_3\,
      CYINIT => counter(0),
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_2__16_n_4\,
      O(2) => \counter_reg[4]_i_2__16_n_5\,
      O(1) => \counter_reg[4]_i_2__16_n_6\,
      O(0) => \counter_reg[4]_i_2__16_n_7\,
      S(3 downto 0) => counter(4 downto 1)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[5]_i_1__16_n_0\,
      Q => counter(5),
      R => p_0_in0
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[6]_i_1__16_n_0\,
      Q => counter(6),
      R => p_0_in0
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[7]_i_1__16_n_0\,
      Q => counter(7),
      R => p_0_in0
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[8]_i_1__16_n_0\,
      Q => counter(8),
      R => p_0_in0
    );
\counter_reg[8]_i_2__16\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_2__16_n_0\,
      CO(3) => \counter_reg[8]_i_2__16_n_0\,
      CO(2) => \counter_reg[8]_i_2__16_n_1\,
      CO(1) => \counter_reg[8]_i_2__16_n_2\,
      CO(0) => \counter_reg[8]_i_2__16_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_2__16_n_4\,
      O(2) => \counter_reg[8]_i_2__16_n_5\,
      O(1) => \counter_reg[8]_i_2__16_n_6\,
      O(0) => \counter_reg[8]_i_2__16_n_7\,
      S(3 downto 0) => counter(8 downto 5)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[9]_i_1__16_n_0\,
      Q => counter(9),
      R => p_0_in0
    );
\pwm_counter[0]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_counter(0),
      O => \pwm_counter[0]_i_1__16_n_0\
    );
\pwm_counter[1]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__16_n_0\,
      O => \pwm_counter[1]_i_1__16_n_0\
    );
\pwm_counter[2]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      I3 => \pwm_counter[6]_i_3__16_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__16_n_0\,
      O => \pwm_counter[2]_i_1__16_n_0\
    );
\pwm_counter[3]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => pwm_counter(2),
      I1 => pwm_counter(0),
      I2 => pwm_counter(1),
      I3 => pwm_counter(3),
      I4 => \pwm_counter[6]_i_3__16_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__16_n_0\,
      O => \pwm_counter[3]_i_1__16_n_0\
    );
\pwm_counter[4]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__16_n_0\,
      I1 => pwm_counter(4),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__16_n_0\,
      O => \pwm_counter[4]_i_1__16_n_0\
    );
\pwm_counter[5]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(4),
      I1 => \pwm_counter[6]_i_2__16_n_0\,
      I2 => pwm_counter(5),
      I3 => \pwm_counter[6]_i_3__16_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__16_n_0\,
      O => \pwm_counter[5]_i_1__16_n_0\
    );
\pwm_counter[6]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__16_n_0\,
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_counter(6),
      I4 => \pwm_counter[6]_i_3__16_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__16_n_0\,
      O => \pwm_counter[6]_i_1__16_n_0\
    );
\pwm_counter[6]_i_2__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_counter(2),
      I2 => pwm_counter(0),
      I3 => pwm_counter(1),
      O => \pwm_counter[6]_i_2__16_n_0\
    );
\pwm_counter[6]_i_3__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \pwm_counter[6]_i_3__16_n_0\
    );
\pwm_counter[7]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F33FF"
    )
        port map (
      I0 => \pwm_counter[7]_i_3__16_n_0\,
      I1 => fsm_state(1),
      I2 => \FSM_sequential_fsm_state[2]_i_3__16_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      O => pwm_counter_next
    );
\pwm_counter[7]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => data0(7),
      I1 => fsm_state(2),
      I2 => fsm_state(1),
      I3 => fsm_state(0),
      I4 => \FSM_sequential_fsm_state[2]_i_3__16_n_0\,
      O => \pwm_counter[7]_i_2__16_n_0\
    );
\pwm_counter[7]_i_3__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(8),
      I4 => \pwm_step_counter[9]_i_2__16_n_0\,
      O => \pwm_counter[7]_i_3__16_n_0\
    );
\pwm_counter[7]_i_4__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__16_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(5),
      I3 => pwm_counter(4),
      I4 => pwm_counter(7),
      O => data0(7)
    );
\pwm_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[0]_i_1__16_n_0\,
      Q => pwm_counter(0),
      R => p_0_in0
    );
\pwm_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[1]_i_1__16_n_0\,
      Q => pwm_counter(1),
      R => p_0_in0
    );
\pwm_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[2]_i_1__16_n_0\,
      Q => pwm_counter(2),
      R => p_0_in0
    );
\pwm_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[3]_i_1__16_n_0\,
      Q => pwm_counter(3),
      R => p_0_in0
    );
\pwm_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[4]_i_1__16_n_0\,
      Q => pwm_counter(4),
      R => p_0_in0
    );
\pwm_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[5]_i_1__16_n_0\,
      Q => pwm_counter(5),
      R => p_0_in0
    );
\pwm_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[6]_i_1__16_n_0\,
      Q => pwm_counter(6),
      R => p_0_in0
    );
\pwm_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[7]_i_2__16_n_0\,
      Q => pwm_counter(7),
      R => p_0_in0
    );
\pwm_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => pwm_in(0),
      R => p_0_in0
    );
\pwm_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => pwm_in(1),
      R => '0'
    );
\pwm_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => pwm_in(2),
      R => '0'
    );
\pwm_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => pwm_in(3),
      R => '0'
    );
\pwm_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(3),
      Q => pwm_in(4),
      R => '0'
    );
\pwm_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(4),
      Q => pwm_in(5),
      R => '0'
    );
\pwm_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(5),
      Q => pwm_in(6),
      R => '0'
    );
\pwm_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(6),
      Q => pwm_in(7),
      R => '0'
    );
\pwm_step_counter[0]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_step_counter(0),
      O => \pwm_step_counter[0]_i_1__16_n_0\
    );
\pwm_step_counter[1]_i_1__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__16_n_0\,
      I1 => pwm_step_counter(1),
      I2 => pwm_step_counter(0),
      O => \pwm_step_counter[1]_i_1__16_n_0\
    );
\pwm_step_counter[2]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__16_n_0\,
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      O => \pwm_step_counter[2]_i_1__16_n_0\
    );
\pwm_step_counter[3]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__16_n_0\,
      I1 => pwm_step_counter(3),
      I2 => pwm_step_counter(1),
      I3 => pwm_step_counter(0),
      I4 => pwm_step_counter(2),
      O => \pwm_step_counter[3]_i_1__16_n_0\
    );
\pwm_step_counter[4]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__16_n_0\,
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(3),
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[4]_i_1__16_n_0\
    );
\pwm_step_counter[5]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__16_n_0\,
      I1 => pwm_step_counter(5),
      I2 => \pwm_step_counter[7]_i_3__16_n_0\,
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[5]_i_1__16_n_0\
    );
\pwm_step_counter[6]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__16_n_0\,
      I1 => pwm_step_counter(6),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(5),
      I5 => \pwm_step_counter[7]_i_4__16_n_0\,
      O => \pwm_step_counter[6]_i_1__16_n_0\
    );
\pwm_step_counter[7]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888288888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__16_n_0\,
      I1 => pwm_step_counter(7),
      I2 => \pwm_step_counter[7]_i_3__16_n_0\,
      I3 => pwm_step_counter(6),
      I4 => \pwm_step_counter[7]_i_4__16_n_0\,
      I5 => pwm_step_counter(5),
      O => \pwm_step_counter[7]_i_1__16_n_0\
    );
\pwm_step_counter[7]_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000000"
    )
        port map (
      I0 => \pwm_step_counter[9]_i_2__16_n_0\,
      I1 => pwm_step_counter(8),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_counter[6]_i_3__16_n_0\,
      O => \pwm_step_counter[7]_i_2__16_n_0\
    );
\pwm_step_counter[7]_i_3__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      O => \pwm_step_counter[7]_i_3__16_n_0\
    );
\pwm_step_counter[7]_i_4__16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_step_counter(1),
      I1 => pwm_step_counter(0),
      I2 => pwm_step_counter(2),
      O => \pwm_step_counter[7]_i_4__16_n_0\
    );
\pwm_step_counter[8]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00AA0A020"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__16_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(8),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_step_counter[9]_i_2__16_n_0\,
      O => \pwm_step_counter[8]_i_1__16_n_0\
    );
\pwm_step_counter[9]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828808888"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__16_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(8),
      I5 => \pwm_step_counter[9]_i_2__16_n_0\,
      O => \pwm_step_counter[9]_i_1__16_n_0\
    );
\pwm_step_counter[9]_i_2__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => pwm_step_counter(6),
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      I4 => pwm_step_counter(5),
      I5 => pwm_step_counter(7),
      O => \pwm_step_counter[9]_i_2__16_n_0\
    );
\pwm_step_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[0]_i_1__16_n_0\,
      Q => pwm_step_counter(0),
      R => p_0_in0
    );
\pwm_step_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[1]_i_1__16_n_0\,
      Q => pwm_step_counter(1),
      R => p_0_in0
    );
\pwm_step_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[2]_i_1__16_n_0\,
      Q => pwm_step_counter(2),
      R => p_0_in0
    );
\pwm_step_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[3]_i_1__16_n_0\,
      Q => pwm_step_counter(3),
      R => p_0_in0
    );
\pwm_step_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[4]_i_1__16_n_0\,
      Q => pwm_step_counter(4),
      R => p_0_in0
    );
\pwm_step_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[5]_i_1__16_n_0\,
      Q => pwm_step_counter(5),
      R => p_0_in0
    );
\pwm_step_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[6]_i_1__16_n_0\,
      Q => pwm_step_counter(6),
      R => p_0_in0
    );
\pwm_step_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[7]_i_1__16_n_0\,
      Q => pwm_step_counter(7),
      R => p_0_in0
    );
\pwm_step_counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[8]_i_1__16_n_0\,
      Q => pwm_step_counter(8),
      R => p_0_in0
    );
\pwm_step_counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[9]_i_1__16_n_0\,
      Q => pwm_step_counter(9),
      R => p_0_in0
    );
s_pwm_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => s_pwm_out0_carry_n_0,
      CO(2) => s_pwm_out0_carry_n_1,
      CO(1) => s_pwm_out0_carry_n_2,
      CO(0) => s_pwm_out0_carry_n_3,
      CYINIT => '0',
      DI(3) => \s_pwm_out0_carry_i_1__16_n_0\,
      DI(2) => \s_pwm_out0_carry_i_2__16_n_0\,
      DI(1) => \s_pwm_out0_carry_i_3__16_n_0\,
      DI(0) => \s_pwm_out0_carry_i_4__16_n_0\,
      O(3 downto 0) => NLW_s_pwm_out0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \s_pwm_out0_carry_i_5__16_n_0\,
      S(2) => \s_pwm_out0_carry_i_6__16_n_0\,
      S(1) => \s_pwm_out0_carry_i_7__16_n_0\,
      S(0) => \s_pwm_out0_carry_i_8__16_n_0\
    );
\s_pwm_out0_carry_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(7),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_counter(6),
      O => \s_pwm_out0_carry_i_1__16_n_0\
    );
\s_pwm_out0_carry_i_2__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B0A"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_in(4),
      O => \s_pwm_out0_carry_i_2__16_n_0\
    );
\s_pwm_out0_carry_i_3__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(3),
      I1 => pwm_counter(3),
      I2 => pwm_in(2),
      I3 => pwm_counter(2),
      O => \s_pwm_out0_carry_i_3__16_n_0\
    );
\s_pwm_out0_carry_i_4__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(1),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_counter(0),
      O => \s_pwm_out0_carry_i_4__16_n_0\
    );
\s_pwm_out0_carry_i_5__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(6),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_in(7),
      O => \s_pwm_out0_carry_i_5__16_n_0\
    );
\s_pwm_out0_carry_i_6__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(5),
      I2 => pwm_in(4),
      I3 => pwm_counter(4),
      O => \s_pwm_out0_carry_i_6__16_n_0\
    );
\s_pwm_out0_carry_i_7__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_in(3),
      I2 => pwm_counter(2),
      I3 => pwm_in(2),
      O => \s_pwm_out0_carry_i_7__16_n_0\
    );
\s_pwm_out0_carry_i_8__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_in(1),
      O => \s_pwm_out0_carry_i_8__16_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_servo_pwm_generator_8 is
  port (
    s00_pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_servo_pwm_generator_8 : entity is "servo_pwm_generator";
end design_1_axi_ikinematics_0_0_servo_pwm_generator_8;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_servo_pwm_generator_8 is
  signal \FSM_sequential_fsm_state[0]_i_2__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_3__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_4__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_2__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_3__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_4__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_5__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_6__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_7__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_8__14_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_9__14_n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \counter[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter[10]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter[11]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter[12]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter[13]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter[14]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter[15]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter[16]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter[17]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter[18]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter[19]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter[20]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter[20]_i_2__14_n_0\ : STD_LOGIC;
  signal \counter[20]_i_3__14_n_0\ : STD_LOGIC;
  signal \counter[20]_i_4__14_n_0\ : STD_LOGIC;
  signal \counter[20]_i_5__14_n_0\ : STD_LOGIC;
  signal \counter[20]_i_7__14_n_0\ : STD_LOGIC;
  signal \counter[20]_i_8__14_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter[8]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter[9]_i_1__14_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__14_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__14_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__14_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__14_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__14_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__14_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__14_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__14_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__14_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__14_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__14_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__14_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__14_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__14_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__14_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__14_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__14_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__14_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__14_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__14_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__14_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__14_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__14_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__14_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__14_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__14_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__14_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__14_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__14_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__14_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__14_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__14_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__14_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__14_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__14_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__14_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__14_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__14_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__14_n_7\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal fsm_next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fsm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pwm_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pwm_counter[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \pwm_counter[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \pwm_counter[2]_i_1__14_n_0\ : STD_LOGIC;
  signal \pwm_counter[3]_i_1__14_n_0\ : STD_LOGIC;
  signal \pwm_counter[4]_i_1__14_n_0\ : STD_LOGIC;
  signal \pwm_counter[5]_i_1__14_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_1__14_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_2__14_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_3__14_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_2__14_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_3__14_n_0\ : STD_LOGIC;
  signal pwm_counter_next : STD_LOGIC;
  signal pwm_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pwm_step_counter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \pwm_step_counter[0]_i_1__14_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[1]_i_1__14_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[2]_i_1__14_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[3]_i_1__14_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[4]_i_1__14_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[5]_i_1__14_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[6]_i_1__14_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_1__14_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_2__14_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_3__14_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_4__14_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[8]_i_1__14_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_1__14_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_2__14_n_0\ : STD_LOGIC;
  signal s_pwm_out : STD_LOGIC;
  signal \s_pwm_out0_carry_i_1__14_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_2__14_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_3__14_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_4__14_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_5__14_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_6__14_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_7__14_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_8__14_n_0\ : STD_LOGIC;
  signal s_pwm_out0_carry_n_0 : STD_LOGIC;
  signal s_pwm_out0_carry_n_1 : STD_LOGIC;
  signal s_pwm_out0_carry_n_2 : STD_LOGIC;
  signal s_pwm_out0_carry_n_3 : STD_LOGIC;
  signal \NLW_counter_reg[20]_i_6__14_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_s_pwm_out0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[1]_i_1__15\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_1__15\ : label is "soft_lutpair634";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_9__14\ : label is "soft_lutpair632";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[0]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[1]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[2]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute SOFT_HLUTNM of \PWM_OUT_i_1__15\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \counter[0]_i_1__14\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \counter[20]_i_2__14\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \counter[20]_i_3__14\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \counter[20]_i_7__14\ : label is "soft_lutpair640";
  attribute SOFT_HLUTNM of \counter[20]_i_8__14\ : label is "soft_lutpair639";
  attribute SOFT_HLUTNM of \pwm_counter[0]_i_1__14\ : label is "soft_lutpair637";
  attribute SOFT_HLUTNM of \pwm_counter[2]_i_1__14\ : label is "soft_lutpair632";
  attribute SOFT_HLUTNM of \pwm_counter[6]_i_3__14\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_2__14\ : label is "soft_lutpair633";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_3__14\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \pwm_step_counter[0]_i_1__14\ : label is "soft_lutpair638";
  attribute SOFT_HLUTNM of \pwm_step_counter[1]_i_1__14\ : label is "soft_lutpair641";
  attribute SOFT_HLUTNM of \pwm_step_counter[2]_i_1__14\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \pwm_step_counter[3]_i_1__14\ : label is "soft_lutpair635";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_3__14\ : label is "soft_lutpair636";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_4__14\ : label is "soft_lutpair641";
begin
\FSM_sequential_fsm_state[0]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F22222222222FF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[0]_i_2__14_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__14_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_3__14_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      I5 => fsm_state(1),
      O => fsm_next_state(0)
    );
\FSM_sequential_fsm_state[0]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => counter(12),
      I1 => fsm_state(2),
      I2 => counter(5),
      I3 => counter(7),
      I4 => \FSM_sequential_fsm_state[0]_i_4__14_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_2__14_n_0\
    );
\FSM_sequential_fsm_state[0]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_8__14_n_0\,
      I1 => counter(3),
      I2 => counter(4),
      I3 => counter(8),
      I4 => counter(6),
      I5 => \FSM_sequential_fsm_state[2]_i_6__14_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_3__14_n_0\
    );
\FSM_sequential_fsm_state[0]_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => counter(17),
      I1 => counter(19),
      I2 => counter(14),
      I3 => counter(13),
      I4 => fsm_state(0),
      I5 => counter(20),
      O => \FSM_sequential_fsm_state[0]_i_4__14_n_0\
    );
\FSM_sequential_fsm_state[1]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CFF0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__14_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__14_n_0\,
      I2 => fsm_state(0),
      I3 => fsm_state(1),
      I4 => fsm_state(2),
      O => fsm_next_state(1)
    );
\FSM_sequential_fsm_state[2]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3A0A0A0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__14_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__14_n_0\,
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      O => fsm_next_state(2)
    );
\FSM_sequential_fsm_state[2]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_4__14_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_5__14_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_6__14_n_0\,
      I3 => \FSM_sequential_fsm_state[2]_i_7__14_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_8__14_n_0\,
      O => \FSM_sequential_fsm_state[2]_i_2__14_n_0\
    );
\FSM_sequential_fsm_state[2]_i_3__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_9__14_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(7),
      I3 => pwm_counter(3),
      I4 => pwm_counter(4),
      I5 => pwm_counter(5),
      O => \FSM_sequential_fsm_state[2]_i_3__14_n_0\
    );
\FSM_sequential_fsm_state[2]_i_4__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(17),
      I1 => counter(14),
      I2 => counter(20),
      I3 => counter(19),
      O => \FSM_sequential_fsm_state[2]_i_4__14_n_0\
    );
\FSM_sequential_fsm_state[2]_i_5__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter(7),
      I1 => counter(5),
      I2 => counter(13),
      I3 => counter(12),
      O => \FSM_sequential_fsm_state[2]_i_5__14_n_0\
    );
\FSM_sequential_fsm_state[2]_i_6__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => counter(0),
      I1 => counter(16),
      I2 => counter(18),
      I3 => counter(2),
      I4 => counter(1),
      O => \FSM_sequential_fsm_state[2]_i_6__14_n_0\
    );
\FSM_sequential_fsm_state[2]_i_7__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(3),
      I1 => counter(4),
      I2 => counter(8),
      I3 => counter(6),
      O => \FSM_sequential_fsm_state[2]_i_7__14_n_0\
    );
\FSM_sequential_fsm_state[2]_i_8__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => counter(9),
      I1 => counter(10),
      I2 => counter(15),
      I3 => counter(11),
      O => \FSM_sequential_fsm_state[2]_i_8__14_n_0\
    );
\FSM_sequential_fsm_state[2]_i_9__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      O => \FSM_sequential_fsm_state[2]_i_9__14_n_0\
    );
\FSM_sequential_fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(0),
      Q => fsm_state(0),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(1),
      Q => fsm_state(1),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(2),
      Q => fsm_state(2),
      R => p_0_in0
    );
\PWM_OUT_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => s_pwm_out0_carry_n_0,
      I1 => fsm_state(0),
      I2 => fsm_state(1),
      I3 => fsm_state(2),
      O => s_pwm_out
    );
PWM_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => s_pwm_out,
      Q => s00_pwm_out(0),
      R => p_0_in0
    );
\counter[0]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => counter(0),
      O => \counter[0]_i_1__14_n_0\
    );
\counter[10]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__14_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__14_n_0\,
      I2 => \counter[20]_i_3__14_n_0\,
      I3 => \counter[20]_i_4__14_n_0\,
      I4 => \counter[20]_i_5__14_n_0\,
      I5 => \counter_reg[12]_i_2__14_n_6\,
      O => \counter[10]_i_1__14_n_0\
    );
\counter[11]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__14_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__14_n_0\,
      I2 => \counter[20]_i_3__14_n_0\,
      I3 => \counter[20]_i_4__14_n_0\,
      I4 => \counter[20]_i_5__14_n_0\,
      I5 => \counter_reg[12]_i_2__14_n_5\,
      O => \counter[11]_i_1__14_n_0\
    );
\counter[12]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__14_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__14_n_0\,
      I2 => \counter[20]_i_3__14_n_0\,
      I3 => \counter[20]_i_4__14_n_0\,
      I4 => \counter[20]_i_5__14_n_0\,
      I5 => \counter_reg[12]_i_2__14_n_4\,
      O => \counter[12]_i_1__14_n_0\
    );
\counter[13]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__14_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__14_n_0\,
      I2 => \counter[20]_i_3__14_n_0\,
      I3 => \counter[20]_i_4__14_n_0\,
      I4 => \counter[20]_i_5__14_n_0\,
      I5 => \counter_reg[16]_i_2__14_n_7\,
      O => \counter[13]_i_1__14_n_0\
    );
\counter[14]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__14_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__14_n_0\,
      I2 => \counter[20]_i_3__14_n_0\,
      I3 => \counter[20]_i_4__14_n_0\,
      I4 => \counter[20]_i_5__14_n_0\,
      I5 => \counter_reg[16]_i_2__14_n_6\,
      O => \counter[14]_i_1__14_n_0\
    );
\counter[15]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__14_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__14_n_0\,
      I2 => \counter[20]_i_3__14_n_0\,
      I3 => \counter[20]_i_4__14_n_0\,
      I4 => \counter[20]_i_5__14_n_0\,
      I5 => \counter_reg[16]_i_2__14_n_5\,
      O => \counter[15]_i_1__14_n_0\
    );
\counter[16]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__14_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__14_n_0\,
      I2 => \counter[20]_i_3__14_n_0\,
      I3 => \counter[20]_i_4__14_n_0\,
      I4 => \counter[20]_i_5__14_n_0\,
      I5 => \counter_reg[16]_i_2__14_n_4\,
      O => \counter[16]_i_1__14_n_0\
    );
\counter[17]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__14_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__14_n_0\,
      I2 => \counter[20]_i_3__14_n_0\,
      I3 => \counter[20]_i_4__14_n_0\,
      I4 => \counter[20]_i_5__14_n_0\,
      I5 => \counter_reg[20]_i_6__14_n_7\,
      O => \counter[17]_i_1__14_n_0\
    );
\counter[18]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__14_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__14_n_0\,
      I2 => \counter[20]_i_3__14_n_0\,
      I3 => \counter[20]_i_4__14_n_0\,
      I4 => \counter[20]_i_5__14_n_0\,
      I5 => \counter_reg[20]_i_6__14_n_6\,
      O => \counter[18]_i_1__14_n_0\
    );
\counter[19]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__14_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__14_n_0\,
      I2 => \counter[20]_i_3__14_n_0\,
      I3 => \counter[20]_i_4__14_n_0\,
      I4 => \counter[20]_i_5__14_n_0\,
      I5 => \counter_reg[20]_i_6__14_n_5\,
      O => \counter[19]_i_1__14_n_0\
    );
\counter[1]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__14_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__14_n_0\,
      I2 => \counter[20]_i_3__14_n_0\,
      I3 => \counter[20]_i_4__14_n_0\,
      I4 => \counter[20]_i_5__14_n_0\,
      I5 => \counter_reg[4]_i_2__14_n_7\,
      O => \counter[1]_i_1__14_n_0\
    );
\counter[20]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__14_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__14_n_0\,
      I2 => \counter[20]_i_3__14_n_0\,
      I3 => \counter[20]_i_4__14_n_0\,
      I4 => \counter[20]_i_5__14_n_0\,
      I5 => \counter_reg[20]_i_6__14_n_4\,
      O => \counter[20]_i_1__14_n_0\
    );
\counter[20]_i_2__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_2__14_n_0\
    );
\counter[20]_i_3__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0108"
    )
        port map (
      I0 => counter(20),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      I3 => fsm_state(2),
      O => \counter[20]_i_3__14_n_0\
    );
\counter[20]_i_4__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF070FEFFF0F0"
    )
        port map (
      I0 => counter(12),
      I1 => counter(7),
      I2 => \counter[20]_i_7__14_n_0\,
      I3 => counter(14),
      I4 => \counter[20]_i_8__14_n_0\,
      I5 => counter(13),
      O => \counter[20]_i_4__14_n_0\
    );
\counter[20]_i_5__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0070000E00F0"
    )
        port map (
      I0 => counter(19),
      I1 => counter(17),
      I2 => fsm_state(2),
      I3 => fsm_state(0),
      I4 => fsm_state(1),
      I5 => counter(5),
      O => \counter[20]_i_5__14_n_0\
    );
\counter[20]_i_7__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_state(1),
      I1 => fsm_state(0),
      I2 => fsm_state(2),
      O => \counter[20]_i_7__14_n_0\
    );
\counter[20]_i_8__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_8__14_n_0\
    );
\counter[2]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__14_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__14_n_0\,
      I2 => \counter[20]_i_3__14_n_0\,
      I3 => \counter[20]_i_4__14_n_0\,
      I4 => \counter[20]_i_5__14_n_0\,
      I5 => \counter_reg[4]_i_2__14_n_6\,
      O => \counter[2]_i_1__14_n_0\
    );
\counter[3]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__14_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__14_n_0\,
      I2 => \counter[20]_i_3__14_n_0\,
      I3 => \counter[20]_i_4__14_n_0\,
      I4 => \counter[20]_i_5__14_n_0\,
      I5 => \counter_reg[4]_i_2__14_n_5\,
      O => \counter[3]_i_1__14_n_0\
    );
\counter[4]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__14_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__14_n_0\,
      I2 => \counter[20]_i_3__14_n_0\,
      I3 => \counter[20]_i_4__14_n_0\,
      I4 => \counter[20]_i_5__14_n_0\,
      I5 => \counter_reg[4]_i_2__14_n_4\,
      O => \counter[4]_i_1__14_n_0\
    );
\counter[5]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__14_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__14_n_0\,
      I2 => \counter[20]_i_3__14_n_0\,
      I3 => \counter[20]_i_4__14_n_0\,
      I4 => \counter[20]_i_5__14_n_0\,
      I5 => \counter_reg[8]_i_2__14_n_7\,
      O => \counter[5]_i_1__14_n_0\
    );
\counter[6]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__14_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__14_n_0\,
      I2 => \counter[20]_i_3__14_n_0\,
      I3 => \counter[20]_i_4__14_n_0\,
      I4 => \counter[20]_i_5__14_n_0\,
      I5 => \counter_reg[8]_i_2__14_n_6\,
      O => \counter[6]_i_1__14_n_0\
    );
\counter[7]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__14_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__14_n_0\,
      I2 => \counter[20]_i_3__14_n_0\,
      I3 => \counter[20]_i_4__14_n_0\,
      I4 => \counter[20]_i_5__14_n_0\,
      I5 => \counter_reg[8]_i_2__14_n_5\,
      O => \counter[7]_i_1__14_n_0\
    );
\counter[8]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__14_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__14_n_0\,
      I2 => \counter[20]_i_3__14_n_0\,
      I3 => \counter[20]_i_4__14_n_0\,
      I4 => \counter[20]_i_5__14_n_0\,
      I5 => \counter_reg[8]_i_2__14_n_4\,
      O => \counter[8]_i_1__14_n_0\
    );
\counter[9]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__14_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__14_n_0\,
      I2 => \counter[20]_i_3__14_n_0\,
      I3 => \counter[20]_i_4__14_n_0\,
      I4 => \counter[20]_i_5__14_n_0\,
      I5 => \counter_reg[12]_i_2__14_n_7\,
      O => \counter[9]_i_1__14_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[0]_i_1__14_n_0\,
      Q => counter(0),
      R => p_0_in0
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[10]_i_1__14_n_0\,
      Q => counter(10),
      R => p_0_in0
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[11]_i_1__14_n_0\,
      Q => counter(11),
      R => p_0_in0
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[12]_i_1__14_n_0\,
      Q => counter(12),
      R => p_0_in0
    );
\counter_reg[12]_i_2__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_2__14_n_0\,
      CO(3) => \counter_reg[12]_i_2__14_n_0\,
      CO(2) => \counter_reg[12]_i_2__14_n_1\,
      CO(1) => \counter_reg[12]_i_2__14_n_2\,
      CO(0) => \counter_reg[12]_i_2__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_2__14_n_4\,
      O(2) => \counter_reg[12]_i_2__14_n_5\,
      O(1) => \counter_reg[12]_i_2__14_n_6\,
      O(0) => \counter_reg[12]_i_2__14_n_7\,
      S(3 downto 0) => counter(12 downto 9)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[13]_i_1__14_n_0\,
      Q => counter(13),
      R => p_0_in0
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[14]_i_1__14_n_0\,
      Q => counter(14),
      R => p_0_in0
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[15]_i_1__14_n_0\,
      Q => counter(15),
      R => p_0_in0
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[16]_i_1__14_n_0\,
      Q => counter(16),
      R => p_0_in0
    );
\counter_reg[16]_i_2__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_2__14_n_0\,
      CO(3) => \counter_reg[16]_i_2__14_n_0\,
      CO(2) => \counter_reg[16]_i_2__14_n_1\,
      CO(1) => \counter_reg[16]_i_2__14_n_2\,
      CO(0) => \counter_reg[16]_i_2__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_2__14_n_4\,
      O(2) => \counter_reg[16]_i_2__14_n_5\,
      O(1) => \counter_reg[16]_i_2__14_n_6\,
      O(0) => \counter_reg[16]_i_2__14_n_7\,
      S(3 downto 0) => counter(16 downto 13)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[17]_i_1__14_n_0\,
      Q => counter(17),
      R => p_0_in0
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[18]_i_1__14_n_0\,
      Q => counter(18),
      R => p_0_in0
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[19]_i_1__14_n_0\,
      Q => counter(19),
      R => p_0_in0
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[1]_i_1__14_n_0\,
      Q => counter(1),
      R => p_0_in0
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[20]_i_1__14_n_0\,
      Q => counter(20),
      R => p_0_in0
    );
\counter_reg[20]_i_6__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_2__14_n_0\,
      CO(3) => \NLW_counter_reg[20]_i_6__14_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[20]_i_6__14_n_1\,
      CO(1) => \counter_reg[20]_i_6__14_n_2\,
      CO(0) => \counter_reg[20]_i_6__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_6__14_n_4\,
      O(2) => \counter_reg[20]_i_6__14_n_5\,
      O(1) => \counter_reg[20]_i_6__14_n_6\,
      O(0) => \counter_reg[20]_i_6__14_n_7\,
      S(3 downto 0) => counter(20 downto 17)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[2]_i_1__14_n_0\,
      Q => counter(2),
      R => p_0_in0
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[3]_i_1__14_n_0\,
      Q => counter(3),
      R => p_0_in0
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[4]_i_1__14_n_0\,
      Q => counter(4),
      R => p_0_in0
    );
\counter_reg[4]_i_2__14\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[4]_i_2__14_n_0\,
      CO(2) => \counter_reg[4]_i_2__14_n_1\,
      CO(1) => \counter_reg[4]_i_2__14_n_2\,
      CO(0) => \counter_reg[4]_i_2__14_n_3\,
      CYINIT => counter(0),
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_2__14_n_4\,
      O(2) => \counter_reg[4]_i_2__14_n_5\,
      O(1) => \counter_reg[4]_i_2__14_n_6\,
      O(0) => \counter_reg[4]_i_2__14_n_7\,
      S(3 downto 0) => counter(4 downto 1)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[5]_i_1__14_n_0\,
      Q => counter(5),
      R => p_0_in0
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[6]_i_1__14_n_0\,
      Q => counter(6),
      R => p_0_in0
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[7]_i_1__14_n_0\,
      Q => counter(7),
      R => p_0_in0
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[8]_i_1__14_n_0\,
      Q => counter(8),
      R => p_0_in0
    );
\counter_reg[8]_i_2__14\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_2__14_n_0\,
      CO(3) => \counter_reg[8]_i_2__14_n_0\,
      CO(2) => \counter_reg[8]_i_2__14_n_1\,
      CO(1) => \counter_reg[8]_i_2__14_n_2\,
      CO(0) => \counter_reg[8]_i_2__14_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_2__14_n_4\,
      O(2) => \counter_reg[8]_i_2__14_n_5\,
      O(1) => \counter_reg[8]_i_2__14_n_6\,
      O(0) => \counter_reg[8]_i_2__14_n_7\,
      S(3 downto 0) => counter(8 downto 5)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[9]_i_1__14_n_0\,
      Q => counter(9),
      R => p_0_in0
    );
\pwm_counter[0]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_counter(0),
      O => \pwm_counter[0]_i_1__14_n_0\
    );
\pwm_counter[1]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__14_n_0\,
      O => \pwm_counter[1]_i_1__14_n_0\
    );
\pwm_counter[2]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      I3 => \pwm_counter[6]_i_3__14_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__14_n_0\,
      O => \pwm_counter[2]_i_1__14_n_0\
    );
\pwm_counter[3]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => pwm_counter(2),
      I1 => pwm_counter(0),
      I2 => pwm_counter(1),
      I3 => pwm_counter(3),
      I4 => \pwm_counter[6]_i_3__14_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__14_n_0\,
      O => \pwm_counter[3]_i_1__14_n_0\
    );
\pwm_counter[4]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__14_n_0\,
      I1 => pwm_counter(4),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__14_n_0\,
      O => \pwm_counter[4]_i_1__14_n_0\
    );
\pwm_counter[5]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(4),
      I1 => \pwm_counter[6]_i_2__14_n_0\,
      I2 => pwm_counter(5),
      I3 => \pwm_counter[6]_i_3__14_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__14_n_0\,
      O => \pwm_counter[5]_i_1__14_n_0\
    );
\pwm_counter[6]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__14_n_0\,
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_counter(6),
      I4 => \pwm_counter[6]_i_3__14_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__14_n_0\,
      O => \pwm_counter[6]_i_1__14_n_0\
    );
\pwm_counter[6]_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_counter(2),
      I2 => pwm_counter(0),
      I3 => pwm_counter(1),
      O => \pwm_counter[6]_i_2__14_n_0\
    );
\pwm_counter[6]_i_3__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \pwm_counter[6]_i_3__14_n_0\
    );
\pwm_counter[7]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F33FF"
    )
        port map (
      I0 => \pwm_counter[7]_i_3__14_n_0\,
      I1 => fsm_state(1),
      I2 => \FSM_sequential_fsm_state[2]_i_3__14_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      O => pwm_counter_next
    );
\pwm_counter[7]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => data0(7),
      I1 => fsm_state(2),
      I2 => fsm_state(1),
      I3 => fsm_state(0),
      I4 => \FSM_sequential_fsm_state[2]_i_3__14_n_0\,
      O => \pwm_counter[7]_i_2__14_n_0\
    );
\pwm_counter[7]_i_3__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(8),
      I4 => \pwm_step_counter[9]_i_2__14_n_0\,
      O => \pwm_counter[7]_i_3__14_n_0\
    );
\pwm_counter[7]_i_4__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__14_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(5),
      I3 => pwm_counter(4),
      I4 => pwm_counter(7),
      O => data0(7)
    );
\pwm_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[0]_i_1__14_n_0\,
      Q => pwm_counter(0),
      R => p_0_in0
    );
\pwm_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[1]_i_1__14_n_0\,
      Q => pwm_counter(1),
      R => p_0_in0
    );
\pwm_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[2]_i_1__14_n_0\,
      Q => pwm_counter(2),
      R => p_0_in0
    );
\pwm_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[3]_i_1__14_n_0\,
      Q => pwm_counter(3),
      R => p_0_in0
    );
\pwm_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[4]_i_1__14_n_0\,
      Q => pwm_counter(4),
      R => p_0_in0
    );
\pwm_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[5]_i_1__14_n_0\,
      Q => pwm_counter(5),
      R => p_0_in0
    );
\pwm_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[6]_i_1__14_n_0\,
      Q => pwm_counter(6),
      R => p_0_in0
    );
\pwm_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[7]_i_2__14_n_0\,
      Q => pwm_counter(7),
      R => p_0_in0
    );
\pwm_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => pwm_in(0),
      R => p_0_in0
    );
\pwm_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => pwm_in(1),
      R => '0'
    );
\pwm_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => pwm_in(2),
      R => '0'
    );
\pwm_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => pwm_in(3),
      R => '0'
    );
\pwm_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(3),
      Q => pwm_in(4),
      R => '0'
    );
\pwm_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(4),
      Q => pwm_in(5),
      R => '0'
    );
\pwm_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(5),
      Q => pwm_in(6),
      R => '0'
    );
\pwm_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(6),
      Q => pwm_in(7),
      R => '0'
    );
\pwm_step_counter[0]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_step_counter(0),
      O => \pwm_step_counter[0]_i_1__14_n_0\
    );
\pwm_step_counter[1]_i_1__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__14_n_0\,
      I1 => pwm_step_counter(1),
      I2 => pwm_step_counter(0),
      O => \pwm_step_counter[1]_i_1__14_n_0\
    );
\pwm_step_counter[2]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__14_n_0\,
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      O => \pwm_step_counter[2]_i_1__14_n_0\
    );
\pwm_step_counter[3]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__14_n_0\,
      I1 => pwm_step_counter(3),
      I2 => pwm_step_counter(1),
      I3 => pwm_step_counter(0),
      I4 => pwm_step_counter(2),
      O => \pwm_step_counter[3]_i_1__14_n_0\
    );
\pwm_step_counter[4]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__14_n_0\,
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(3),
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[4]_i_1__14_n_0\
    );
\pwm_step_counter[5]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__14_n_0\,
      I1 => pwm_step_counter(5),
      I2 => \pwm_step_counter[7]_i_3__14_n_0\,
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[5]_i_1__14_n_0\
    );
\pwm_step_counter[6]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__14_n_0\,
      I1 => pwm_step_counter(6),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(5),
      I5 => \pwm_step_counter[7]_i_4__14_n_0\,
      O => \pwm_step_counter[6]_i_1__14_n_0\
    );
\pwm_step_counter[7]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888288888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__14_n_0\,
      I1 => pwm_step_counter(7),
      I2 => \pwm_step_counter[7]_i_3__14_n_0\,
      I3 => pwm_step_counter(6),
      I4 => \pwm_step_counter[7]_i_4__14_n_0\,
      I5 => pwm_step_counter(5),
      O => \pwm_step_counter[7]_i_1__14_n_0\
    );
\pwm_step_counter[7]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000000"
    )
        port map (
      I0 => \pwm_step_counter[9]_i_2__14_n_0\,
      I1 => pwm_step_counter(8),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_counter[6]_i_3__14_n_0\,
      O => \pwm_step_counter[7]_i_2__14_n_0\
    );
\pwm_step_counter[7]_i_3__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      O => \pwm_step_counter[7]_i_3__14_n_0\
    );
\pwm_step_counter[7]_i_4__14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_step_counter(1),
      I1 => pwm_step_counter(0),
      I2 => pwm_step_counter(2),
      O => \pwm_step_counter[7]_i_4__14_n_0\
    );
\pwm_step_counter[8]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00AA0A020"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__14_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(8),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_step_counter[9]_i_2__14_n_0\,
      O => \pwm_step_counter[8]_i_1__14_n_0\
    );
\pwm_step_counter[9]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828808888"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__14_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(8),
      I5 => \pwm_step_counter[9]_i_2__14_n_0\,
      O => \pwm_step_counter[9]_i_1__14_n_0\
    );
\pwm_step_counter[9]_i_2__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => pwm_step_counter(6),
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      I4 => pwm_step_counter(5),
      I5 => pwm_step_counter(7),
      O => \pwm_step_counter[9]_i_2__14_n_0\
    );
\pwm_step_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[0]_i_1__14_n_0\,
      Q => pwm_step_counter(0),
      R => p_0_in0
    );
\pwm_step_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[1]_i_1__14_n_0\,
      Q => pwm_step_counter(1),
      R => p_0_in0
    );
\pwm_step_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[2]_i_1__14_n_0\,
      Q => pwm_step_counter(2),
      R => p_0_in0
    );
\pwm_step_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[3]_i_1__14_n_0\,
      Q => pwm_step_counter(3),
      R => p_0_in0
    );
\pwm_step_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[4]_i_1__14_n_0\,
      Q => pwm_step_counter(4),
      R => p_0_in0
    );
\pwm_step_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[5]_i_1__14_n_0\,
      Q => pwm_step_counter(5),
      R => p_0_in0
    );
\pwm_step_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[6]_i_1__14_n_0\,
      Q => pwm_step_counter(6),
      R => p_0_in0
    );
\pwm_step_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[7]_i_1__14_n_0\,
      Q => pwm_step_counter(7),
      R => p_0_in0
    );
\pwm_step_counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[8]_i_1__14_n_0\,
      Q => pwm_step_counter(8),
      R => p_0_in0
    );
\pwm_step_counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[9]_i_1__14_n_0\,
      Q => pwm_step_counter(9),
      R => p_0_in0
    );
s_pwm_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => s_pwm_out0_carry_n_0,
      CO(2) => s_pwm_out0_carry_n_1,
      CO(1) => s_pwm_out0_carry_n_2,
      CO(0) => s_pwm_out0_carry_n_3,
      CYINIT => '0',
      DI(3) => \s_pwm_out0_carry_i_1__14_n_0\,
      DI(2) => \s_pwm_out0_carry_i_2__14_n_0\,
      DI(1) => \s_pwm_out0_carry_i_3__14_n_0\,
      DI(0) => \s_pwm_out0_carry_i_4__14_n_0\,
      O(3 downto 0) => NLW_s_pwm_out0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \s_pwm_out0_carry_i_5__14_n_0\,
      S(2) => \s_pwm_out0_carry_i_6__14_n_0\,
      S(1) => \s_pwm_out0_carry_i_7__14_n_0\,
      S(0) => \s_pwm_out0_carry_i_8__14_n_0\
    );
\s_pwm_out0_carry_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(7),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_counter(6),
      O => \s_pwm_out0_carry_i_1__14_n_0\
    );
\s_pwm_out0_carry_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B0A"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_in(4),
      O => \s_pwm_out0_carry_i_2__14_n_0\
    );
\s_pwm_out0_carry_i_3__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(3),
      I1 => pwm_counter(3),
      I2 => pwm_in(2),
      I3 => pwm_counter(2),
      O => \s_pwm_out0_carry_i_3__14_n_0\
    );
\s_pwm_out0_carry_i_4__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(1),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_counter(0),
      O => \s_pwm_out0_carry_i_4__14_n_0\
    );
\s_pwm_out0_carry_i_5__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(6),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_in(7),
      O => \s_pwm_out0_carry_i_5__14_n_0\
    );
\s_pwm_out0_carry_i_6__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(5),
      I2 => pwm_in(4),
      I3 => pwm_counter(4),
      O => \s_pwm_out0_carry_i_6__14_n_0\
    );
\s_pwm_out0_carry_i_7__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_in(3),
      I2 => pwm_counter(2),
      I3 => pwm_in(2),
      O => \s_pwm_out0_carry_i_7__14_n_0\
    );
\s_pwm_out0_carry_i_8__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_in(1),
      O => \s_pwm_out0_carry_i_8__14_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_servo_pwm_generator_9 is
  port (
    s00_pwm_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in0 : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_servo_pwm_generator_9 : entity is "servo_pwm_generator";
end design_1_axi_ikinematics_0_0_servo_pwm_generator_9;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_servo_pwm_generator_9 is
  signal \FSM_sequential_fsm_state[0]_i_2__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_3__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[0]_i_4__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_2__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_3__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_4__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_5__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_6__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_7__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_8__13_n_0\ : STD_LOGIC;
  signal \FSM_sequential_fsm_state[2]_i_9__13_n_0\ : STD_LOGIC;
  signal counter : STD_LOGIC_VECTOR ( 20 downto 0 );
  signal \counter[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter[10]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter[11]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter[12]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter[13]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter[14]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter[15]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter[16]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter[17]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter[18]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter[19]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter[20]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter[20]_i_2__13_n_0\ : STD_LOGIC;
  signal \counter[20]_i_3__13_n_0\ : STD_LOGIC;
  signal \counter[20]_i_4__13_n_0\ : STD_LOGIC;
  signal \counter[20]_i_5__13_n_0\ : STD_LOGIC;
  signal \counter[20]_i_7__13_n_0\ : STD_LOGIC;
  signal \counter[20]_i_8__13_n_0\ : STD_LOGIC;
  signal \counter[2]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter[3]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter[4]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter[5]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter[6]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter[7]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter[8]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter[9]_i_1__13_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__13_n_0\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__13_n_1\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__13_n_2\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__13_n_3\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__13_n_4\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__13_n_5\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__13_n_6\ : STD_LOGIC;
  signal \counter_reg[12]_i_2__13_n_7\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__13_n_0\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__13_n_1\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__13_n_2\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__13_n_3\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__13_n_4\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__13_n_5\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__13_n_6\ : STD_LOGIC;
  signal \counter_reg[16]_i_2__13_n_7\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__13_n_1\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__13_n_2\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__13_n_3\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__13_n_4\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__13_n_5\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__13_n_6\ : STD_LOGIC;
  signal \counter_reg[20]_i_6__13_n_7\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__13_n_0\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__13_n_1\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__13_n_2\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__13_n_3\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__13_n_4\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__13_n_5\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__13_n_6\ : STD_LOGIC;
  signal \counter_reg[4]_i_2__13_n_7\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__13_n_0\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__13_n_1\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__13_n_2\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__13_n_3\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__13_n_4\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__13_n_5\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__13_n_6\ : STD_LOGIC;
  signal \counter_reg[8]_i_2__13_n_7\ : STD_LOGIC;
  signal data0 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal fsm_next_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal fsm_state : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal pwm_counter : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pwm_counter[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \pwm_counter[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \pwm_counter[2]_i_1__13_n_0\ : STD_LOGIC;
  signal \pwm_counter[3]_i_1__13_n_0\ : STD_LOGIC;
  signal \pwm_counter[4]_i_1__13_n_0\ : STD_LOGIC;
  signal \pwm_counter[5]_i_1__13_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_1__13_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_2__13_n_0\ : STD_LOGIC;
  signal \pwm_counter[6]_i_3__13_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_2__13_n_0\ : STD_LOGIC;
  signal \pwm_counter[7]_i_3__13_n_0\ : STD_LOGIC;
  signal pwm_counter_next : STD_LOGIC;
  signal pwm_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pwm_step_counter : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \pwm_step_counter[0]_i_1__13_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[1]_i_1__13_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[2]_i_1__13_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[3]_i_1__13_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[4]_i_1__13_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[5]_i_1__13_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[6]_i_1__13_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_1__13_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_2__13_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_3__13_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[7]_i_4__13_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[8]_i_1__13_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_1__13_n_0\ : STD_LOGIC;
  signal \pwm_step_counter[9]_i_2__13_n_0\ : STD_LOGIC;
  signal s_pwm_out : STD_LOGIC;
  signal \s_pwm_out0_carry_i_1__13_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_2__13_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_3__13_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_4__13_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_5__13_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_6__13_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_7__13_n_0\ : STD_LOGIC;
  signal \s_pwm_out0_carry_i_8__13_n_0\ : STD_LOGIC;
  signal s_pwm_out0_carry_n_0 : STD_LOGIC;
  signal s_pwm_out0_carry_n_1 : STD_LOGIC;
  signal s_pwm_out0_carry_n_2 : STD_LOGIC;
  signal s_pwm_out0_carry_n_3 : STD_LOGIC;
  signal \NLW_counter_reg[20]_i_6__13_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_s_pwm_out0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[1]_i_1__14\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_1__14\ : label is "soft_lutpair644";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_9__13\ : label is "soft_lutpair642";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[0]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[1]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[2]\ : label is "fsm_reset:000,fsm_pwm:011,fsm_tail:100,fsm_idle:001,fsm_init:010";
  attribute SOFT_HLUTNM of \PWM_OUT_i_1__14\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \counter[0]_i_1__13\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \counter[20]_i_2__13\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \counter[20]_i_3__13\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \counter[20]_i_7__13\ : label is "soft_lutpair650";
  attribute SOFT_HLUTNM of \counter[20]_i_8__13\ : label is "soft_lutpair649";
  attribute SOFT_HLUTNM of \pwm_counter[0]_i_1__13\ : label is "soft_lutpair647";
  attribute SOFT_HLUTNM of \pwm_counter[2]_i_1__13\ : label is "soft_lutpair642";
  attribute SOFT_HLUTNM of \pwm_counter[6]_i_3__13\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_2__13\ : label is "soft_lutpair643";
  attribute SOFT_HLUTNM of \pwm_counter[7]_i_3__13\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \pwm_step_counter[0]_i_1__13\ : label is "soft_lutpair648";
  attribute SOFT_HLUTNM of \pwm_step_counter[1]_i_1__13\ : label is "soft_lutpair651";
  attribute SOFT_HLUTNM of \pwm_step_counter[2]_i_1__13\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \pwm_step_counter[3]_i_1__13\ : label is "soft_lutpair645";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_3__13\ : label is "soft_lutpair646";
  attribute SOFT_HLUTNM of \pwm_step_counter[7]_i_4__13\ : label is "soft_lutpair651";
begin
\FSM_sequential_fsm_state[0]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"22F22222222222FF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[0]_i_2__13_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__13_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_3__13_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      I5 => fsm_state(1),
      O => fsm_next_state(0)
    );
\FSM_sequential_fsm_state[0]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => counter(12),
      I1 => fsm_state(2),
      I2 => counter(5),
      I3 => counter(7),
      I4 => \FSM_sequential_fsm_state[0]_i_4__13_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_2__13_n_0\
    );
\FSM_sequential_fsm_state[0]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFFFFFF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_8__13_n_0\,
      I1 => counter(3),
      I2 => counter(4),
      I3 => counter(8),
      I4 => counter(6),
      I5 => \FSM_sequential_fsm_state[2]_i_6__13_n_0\,
      O => \FSM_sequential_fsm_state[0]_i_3__13_n_0\
    );
\FSM_sequential_fsm_state[0]_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000010"
    )
        port map (
      I0 => counter(17),
      I1 => counter(19),
      I2 => counter(14),
      I3 => counter(13),
      I4 => fsm_state(0),
      I5 => counter(20),
      O => \FSM_sequential_fsm_state[0]_i_4__13_n_0\
    );
\FSM_sequential_fsm_state[1]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5555CFF0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__13_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__13_n_0\,
      I2 => fsm_state(0),
      I3 => fsm_state(1),
      I4 => fsm_state(2),
      O => fsm_next_state(1)
    );
\FSM_sequential_fsm_state[2]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A3A0A0A0"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_2__13_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_3__13_n_0\,
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      O => fsm_next_state(2)
    );
\FSM_sequential_fsm_state[2]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_4__13_n_0\,
      I1 => \FSM_sequential_fsm_state[2]_i_5__13_n_0\,
      I2 => \FSM_sequential_fsm_state[2]_i_6__13_n_0\,
      I3 => \FSM_sequential_fsm_state[2]_i_7__13_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_8__13_n_0\,
      O => \FSM_sequential_fsm_state[2]_i_2__13_n_0\
    );
\FSM_sequential_fsm_state[2]_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \FSM_sequential_fsm_state[2]_i_9__13_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(7),
      I3 => pwm_counter(3),
      I4 => pwm_counter(4),
      I5 => pwm_counter(5),
      O => \FSM_sequential_fsm_state[2]_i_3__13_n_0\
    );
\FSM_sequential_fsm_state[2]_i_4__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(17),
      I1 => counter(14),
      I2 => counter(20),
      I3 => counter(19),
      O => \FSM_sequential_fsm_state[2]_i_4__13_n_0\
    );
\FSM_sequential_fsm_state[2]_i_5__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => counter(7),
      I1 => counter(5),
      I2 => counter(13),
      I3 => counter(12),
      O => \FSM_sequential_fsm_state[2]_i_5__13_n_0\
    );
\FSM_sequential_fsm_state[2]_i_6__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDFFFFFF"
    )
        port map (
      I0 => counter(0),
      I1 => counter(16),
      I2 => counter(18),
      I3 => counter(2),
      I4 => counter(1),
      O => \FSM_sequential_fsm_state[2]_i_6__13_n_0\
    );
\FSM_sequential_fsm_state[2]_i_7__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => counter(3),
      I1 => counter(4),
      I2 => counter(8),
      I3 => counter(6),
      O => \FSM_sequential_fsm_state[2]_i_7__13_n_0\
    );
\FSM_sequential_fsm_state[2]_i_8__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFDF"
    )
        port map (
      I0 => counter(9),
      I1 => counter(10),
      I2 => counter(15),
      I3 => counter(11),
      O => \FSM_sequential_fsm_state[2]_i_8__13_n_0\
    );
\FSM_sequential_fsm_state[2]_i_9__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      O => \FSM_sequential_fsm_state[2]_i_9__13_n_0\
    );
\FSM_sequential_fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(0),
      Q => fsm_state(0),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(1),
      Q => fsm_state(1),
      R => p_0_in0
    );
\FSM_sequential_fsm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(2),
      Q => fsm_state(2),
      R => p_0_in0
    );
\PWM_OUT_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => s_pwm_out0_carry_n_0,
      I1 => fsm_state(0),
      I2 => fsm_state(1),
      I3 => fsm_state(2),
      O => s_pwm_out
    );
PWM_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => s_pwm_out,
      Q => s00_pwm_out(0),
      R => p_0_in0
    );
\counter[0]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0014"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => counter(0),
      O => \counter[0]_i_1__13_n_0\
    );
\counter[10]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__13_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__13_n_0\,
      I2 => \counter[20]_i_3__13_n_0\,
      I3 => \counter[20]_i_4__13_n_0\,
      I4 => \counter[20]_i_5__13_n_0\,
      I5 => \counter_reg[12]_i_2__13_n_6\,
      O => \counter[10]_i_1__13_n_0\
    );
\counter[11]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__13_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__13_n_0\,
      I2 => \counter[20]_i_3__13_n_0\,
      I3 => \counter[20]_i_4__13_n_0\,
      I4 => \counter[20]_i_5__13_n_0\,
      I5 => \counter_reg[12]_i_2__13_n_5\,
      O => \counter[11]_i_1__13_n_0\
    );
\counter[12]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__13_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__13_n_0\,
      I2 => \counter[20]_i_3__13_n_0\,
      I3 => \counter[20]_i_4__13_n_0\,
      I4 => \counter[20]_i_5__13_n_0\,
      I5 => \counter_reg[12]_i_2__13_n_4\,
      O => \counter[12]_i_1__13_n_0\
    );
\counter[13]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__13_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__13_n_0\,
      I2 => \counter[20]_i_3__13_n_0\,
      I3 => \counter[20]_i_4__13_n_0\,
      I4 => \counter[20]_i_5__13_n_0\,
      I5 => \counter_reg[16]_i_2__13_n_7\,
      O => \counter[13]_i_1__13_n_0\
    );
\counter[14]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__13_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__13_n_0\,
      I2 => \counter[20]_i_3__13_n_0\,
      I3 => \counter[20]_i_4__13_n_0\,
      I4 => \counter[20]_i_5__13_n_0\,
      I5 => \counter_reg[16]_i_2__13_n_6\,
      O => \counter[14]_i_1__13_n_0\
    );
\counter[15]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__13_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__13_n_0\,
      I2 => \counter[20]_i_3__13_n_0\,
      I3 => \counter[20]_i_4__13_n_0\,
      I4 => \counter[20]_i_5__13_n_0\,
      I5 => \counter_reg[16]_i_2__13_n_5\,
      O => \counter[15]_i_1__13_n_0\
    );
\counter[16]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__13_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__13_n_0\,
      I2 => \counter[20]_i_3__13_n_0\,
      I3 => \counter[20]_i_4__13_n_0\,
      I4 => \counter[20]_i_5__13_n_0\,
      I5 => \counter_reg[16]_i_2__13_n_4\,
      O => \counter[16]_i_1__13_n_0\
    );
\counter[17]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__13_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__13_n_0\,
      I2 => \counter[20]_i_3__13_n_0\,
      I3 => \counter[20]_i_4__13_n_0\,
      I4 => \counter[20]_i_5__13_n_0\,
      I5 => \counter_reg[20]_i_6__13_n_7\,
      O => \counter[17]_i_1__13_n_0\
    );
\counter[18]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__13_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__13_n_0\,
      I2 => \counter[20]_i_3__13_n_0\,
      I3 => \counter[20]_i_4__13_n_0\,
      I4 => \counter[20]_i_5__13_n_0\,
      I5 => \counter_reg[20]_i_6__13_n_6\,
      O => \counter[18]_i_1__13_n_0\
    );
\counter[19]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__13_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__13_n_0\,
      I2 => \counter[20]_i_3__13_n_0\,
      I3 => \counter[20]_i_4__13_n_0\,
      I4 => \counter[20]_i_5__13_n_0\,
      I5 => \counter_reg[20]_i_6__13_n_5\,
      O => \counter[19]_i_1__13_n_0\
    );
\counter[1]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__13_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__13_n_0\,
      I2 => \counter[20]_i_3__13_n_0\,
      I3 => \counter[20]_i_4__13_n_0\,
      I4 => \counter[20]_i_5__13_n_0\,
      I5 => \counter_reg[4]_i_2__13_n_7\,
      O => \counter[1]_i_1__13_n_0\
    );
\counter[20]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__13_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__13_n_0\,
      I2 => \counter[20]_i_3__13_n_0\,
      I3 => \counter[20]_i_4__13_n_0\,
      I4 => \counter[20]_i_5__13_n_0\,
      I5 => \counter_reg[20]_i_6__13_n_4\,
      O => \counter[20]_i_1__13_n_0\
    );
\counter[20]_i_2__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_2__13_n_0\
    );
\counter[20]_i_3__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0108"
    )
        port map (
      I0 => counter(20),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      I3 => fsm_state(2),
      O => \counter[20]_i_3__13_n_0\
    );
\counter[20]_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF070FEFFF0F0"
    )
        port map (
      I0 => counter(12),
      I1 => counter(7),
      I2 => \counter[20]_i_7__13_n_0\,
      I3 => counter(14),
      I4 => \counter[20]_i_8__13_n_0\,
      I5 => counter(13),
      O => \counter[20]_i_4__13_n_0\
    );
\counter[20]_i_5__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0070000E00F0"
    )
        port map (
      I0 => counter(19),
      I1 => counter(17),
      I2 => fsm_state(2),
      I3 => fsm_state(0),
      I4 => fsm_state(1),
      I5 => counter(5),
      O => \counter[20]_i_5__13_n_0\
    );
\counter[20]_i_7__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => fsm_state(1),
      I1 => fsm_state(0),
      I2 => fsm_state(2),
      O => \counter[20]_i_7__13_n_0\
    );
\counter[20]_i_8__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \counter[20]_i_8__13_n_0\
    );
\counter[2]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__13_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__13_n_0\,
      I2 => \counter[20]_i_3__13_n_0\,
      I3 => \counter[20]_i_4__13_n_0\,
      I4 => \counter[20]_i_5__13_n_0\,
      I5 => \counter_reg[4]_i_2__13_n_6\,
      O => \counter[2]_i_1__13_n_0\
    );
\counter[3]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__13_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__13_n_0\,
      I2 => \counter[20]_i_3__13_n_0\,
      I3 => \counter[20]_i_4__13_n_0\,
      I4 => \counter[20]_i_5__13_n_0\,
      I5 => \counter_reg[4]_i_2__13_n_5\,
      O => \counter[3]_i_1__13_n_0\
    );
\counter[4]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__13_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__13_n_0\,
      I2 => \counter[20]_i_3__13_n_0\,
      I3 => \counter[20]_i_4__13_n_0\,
      I4 => \counter[20]_i_5__13_n_0\,
      I5 => \counter_reg[4]_i_2__13_n_4\,
      O => \counter[4]_i_1__13_n_0\
    );
\counter[5]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__13_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__13_n_0\,
      I2 => \counter[20]_i_3__13_n_0\,
      I3 => \counter[20]_i_4__13_n_0\,
      I4 => \counter[20]_i_5__13_n_0\,
      I5 => \counter_reg[8]_i_2__13_n_7\,
      O => \counter[5]_i_1__13_n_0\
    );
\counter[6]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__13_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__13_n_0\,
      I2 => \counter[20]_i_3__13_n_0\,
      I3 => \counter[20]_i_4__13_n_0\,
      I4 => \counter[20]_i_5__13_n_0\,
      I5 => \counter_reg[8]_i_2__13_n_6\,
      O => \counter[6]_i_1__13_n_0\
    );
\counter[7]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__13_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__13_n_0\,
      I2 => \counter[20]_i_3__13_n_0\,
      I3 => \counter[20]_i_4__13_n_0\,
      I4 => \counter[20]_i_5__13_n_0\,
      I5 => \counter_reg[8]_i_2__13_n_5\,
      O => \counter[7]_i_1__13_n_0\
    );
\counter[8]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__13_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__13_n_0\,
      I2 => \counter[20]_i_3__13_n_0\,
      I3 => \counter[20]_i_4__13_n_0\,
      I4 => \counter[20]_i_5__13_n_0\,
      I5 => \counter_reg[8]_i_2__13_n_4\,
      O => \counter[8]_i_1__13_n_0\
    );
\counter[9]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF800000000"
    )
        port map (
      I0 => \counter[20]_i_2__13_n_0\,
      I1 => \FSM_sequential_fsm_state[0]_i_3__13_n_0\,
      I2 => \counter[20]_i_3__13_n_0\,
      I3 => \counter[20]_i_4__13_n_0\,
      I4 => \counter[20]_i_5__13_n_0\,
      I5 => \counter_reg[12]_i_2__13_n_7\,
      O => \counter[9]_i_1__13_n_0\
    );
\counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[0]_i_1__13_n_0\,
      Q => counter(0),
      R => p_0_in0
    );
\counter_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[10]_i_1__13_n_0\,
      Q => counter(10),
      R => p_0_in0
    );
\counter_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[11]_i_1__13_n_0\,
      Q => counter(11),
      R => p_0_in0
    );
\counter_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[12]_i_1__13_n_0\,
      Q => counter(12),
      R => p_0_in0
    );
\counter_reg[12]_i_2__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[8]_i_2__13_n_0\,
      CO(3) => \counter_reg[12]_i_2__13_n_0\,
      CO(2) => \counter_reg[12]_i_2__13_n_1\,
      CO(1) => \counter_reg[12]_i_2__13_n_2\,
      CO(0) => \counter_reg[12]_i_2__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[12]_i_2__13_n_4\,
      O(2) => \counter_reg[12]_i_2__13_n_5\,
      O(1) => \counter_reg[12]_i_2__13_n_6\,
      O(0) => \counter_reg[12]_i_2__13_n_7\,
      S(3 downto 0) => counter(12 downto 9)
    );
\counter_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[13]_i_1__13_n_0\,
      Q => counter(13),
      R => p_0_in0
    );
\counter_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[14]_i_1__13_n_0\,
      Q => counter(14),
      R => p_0_in0
    );
\counter_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[15]_i_1__13_n_0\,
      Q => counter(15),
      R => p_0_in0
    );
\counter_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[16]_i_1__13_n_0\,
      Q => counter(16),
      R => p_0_in0
    );
\counter_reg[16]_i_2__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[12]_i_2__13_n_0\,
      CO(3) => \counter_reg[16]_i_2__13_n_0\,
      CO(2) => \counter_reg[16]_i_2__13_n_1\,
      CO(1) => \counter_reg[16]_i_2__13_n_2\,
      CO(0) => \counter_reg[16]_i_2__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[16]_i_2__13_n_4\,
      O(2) => \counter_reg[16]_i_2__13_n_5\,
      O(1) => \counter_reg[16]_i_2__13_n_6\,
      O(0) => \counter_reg[16]_i_2__13_n_7\,
      S(3 downto 0) => counter(16 downto 13)
    );
\counter_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[17]_i_1__13_n_0\,
      Q => counter(17),
      R => p_0_in0
    );
\counter_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[18]_i_1__13_n_0\,
      Q => counter(18),
      R => p_0_in0
    );
\counter_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[19]_i_1__13_n_0\,
      Q => counter(19),
      R => p_0_in0
    );
\counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[1]_i_1__13_n_0\,
      Q => counter(1),
      R => p_0_in0
    );
\counter_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[20]_i_1__13_n_0\,
      Q => counter(20),
      R => p_0_in0
    );
\counter_reg[20]_i_6__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[16]_i_2__13_n_0\,
      CO(3) => \NLW_counter_reg[20]_i_6__13_CO_UNCONNECTED\(3),
      CO(2) => \counter_reg[20]_i_6__13_n_1\,
      CO(1) => \counter_reg[20]_i_6__13_n_2\,
      CO(0) => \counter_reg[20]_i_6__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[20]_i_6__13_n_4\,
      O(2) => \counter_reg[20]_i_6__13_n_5\,
      O(1) => \counter_reg[20]_i_6__13_n_6\,
      O(0) => \counter_reg[20]_i_6__13_n_7\,
      S(3 downto 0) => counter(20 downto 17)
    );
\counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[2]_i_1__13_n_0\,
      Q => counter(2),
      R => p_0_in0
    );
\counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[3]_i_1__13_n_0\,
      Q => counter(3),
      R => p_0_in0
    );
\counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[4]_i_1__13_n_0\,
      Q => counter(4),
      R => p_0_in0
    );
\counter_reg[4]_i_2__13\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \counter_reg[4]_i_2__13_n_0\,
      CO(2) => \counter_reg[4]_i_2__13_n_1\,
      CO(1) => \counter_reg[4]_i_2__13_n_2\,
      CO(0) => \counter_reg[4]_i_2__13_n_3\,
      CYINIT => counter(0),
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[4]_i_2__13_n_4\,
      O(2) => \counter_reg[4]_i_2__13_n_5\,
      O(1) => \counter_reg[4]_i_2__13_n_6\,
      O(0) => \counter_reg[4]_i_2__13_n_7\,
      S(3 downto 0) => counter(4 downto 1)
    );
\counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[5]_i_1__13_n_0\,
      Q => counter(5),
      R => p_0_in0
    );
\counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[6]_i_1__13_n_0\,
      Q => counter(6),
      R => p_0_in0
    );
\counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[7]_i_1__13_n_0\,
      Q => counter(7),
      R => p_0_in0
    );
\counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[8]_i_1__13_n_0\,
      Q => counter(8),
      R => p_0_in0
    );
\counter_reg[8]_i_2__13\: unisim.vcomponents.CARRY4
     port map (
      CI => \counter_reg[4]_i_2__13_n_0\,
      CO(3) => \counter_reg[8]_i_2__13_n_0\,
      CO(2) => \counter_reg[8]_i_2__13_n_1\,
      CO(1) => \counter_reg[8]_i_2__13_n_2\,
      CO(0) => \counter_reg[8]_i_2__13_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \counter_reg[8]_i_2__13_n_4\,
      O(2) => \counter_reg[8]_i_2__13_n_5\,
      O(1) => \counter_reg[8]_i_2__13_n_6\,
      O(0) => \counter_reg[8]_i_2__13_n_7\,
      S(3 downto 0) => counter(8 downto 5)
    );
\counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \counter[9]_i_1__13_n_0\,
      Q => counter(9),
      R => p_0_in0
    );
\pwm_counter[0]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_counter(0),
      O => \pwm_counter[0]_i_1__13_n_0\
    );
\pwm_counter[1]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__13_n_0\,
      O => \pwm_counter[1]_i_1__13_n_0\
    );
\pwm_counter[2]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(1),
      I1 => pwm_counter(0),
      I2 => pwm_counter(2),
      I3 => \pwm_counter[6]_i_3__13_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__13_n_0\,
      O => \pwm_counter[2]_i_1__13_n_0\
    );
\pwm_counter[3]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => pwm_counter(2),
      I1 => pwm_counter(0),
      I2 => pwm_counter(1),
      I3 => pwm_counter(3),
      I4 => \pwm_counter[6]_i_3__13_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__13_n_0\,
      O => \pwm_counter[3]_i_1__13_n_0\
    );
\pwm_counter[4]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0600000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__13_n_0\,
      I1 => pwm_counter(4),
      I2 => fsm_state(2),
      I3 => fsm_state(1),
      I4 => fsm_state(0),
      I5 => \FSM_sequential_fsm_state[2]_i_3__13_n_0\,
      O => \pwm_counter[4]_i_1__13_n_0\
    );
\pwm_counter[5]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78000000"
    )
        port map (
      I0 => pwm_counter(4),
      I1 => \pwm_counter[6]_i_2__13_n_0\,
      I2 => pwm_counter(5),
      I3 => \pwm_counter[6]_i_3__13_n_0\,
      I4 => \FSM_sequential_fsm_state[2]_i_3__13_n_0\,
      O => \pwm_counter[5]_i_1__13_n_0\
    );
\pwm_counter[6]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F80000000000000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__13_n_0\,
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_counter(6),
      I4 => \pwm_counter[6]_i_3__13_n_0\,
      I5 => \FSM_sequential_fsm_state[2]_i_3__13_n_0\,
      O => \pwm_counter[6]_i_1__13_n_0\
    );
\pwm_counter[6]_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_counter(2),
      I2 => pwm_counter(0),
      I3 => pwm_counter(1),
      O => \pwm_counter[6]_i_2__13_n_0\
    );
\pwm_counter[6]_i_3__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => fsm_state(2),
      I1 => fsm_state(1),
      I2 => fsm_state(0),
      O => \pwm_counter[6]_i_3__13_n_0\
    );
\pwm_counter[7]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"007F33FF"
    )
        port map (
      I0 => \pwm_counter[7]_i_3__13_n_0\,
      I1 => fsm_state(1),
      I2 => \FSM_sequential_fsm_state[2]_i_3__13_n_0\,
      I3 => fsm_state(2),
      I4 => fsm_state(0),
      O => pwm_counter_next
    );
\pwm_counter[7]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20000000"
    )
        port map (
      I0 => data0(7),
      I1 => fsm_state(2),
      I2 => fsm_state(1),
      I3 => fsm_state(0),
      I4 => \FSM_sequential_fsm_state[2]_i_3__13_n_0\,
      O => \pwm_counter[7]_i_2__13_n_0\
    );
\pwm_counter[7]_i_3__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFEFFF"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(8),
      I4 => \pwm_step_counter[9]_i_2__13_n_0\,
      O => \pwm_counter[7]_i_3__13_n_0\
    );
\pwm_counter[7]_i_4__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \pwm_counter[6]_i_2__13_n_0\,
      I1 => pwm_counter(6),
      I2 => pwm_counter(5),
      I3 => pwm_counter(4),
      I4 => pwm_counter(7),
      O => data0(7)
    );
\pwm_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[0]_i_1__13_n_0\,
      Q => pwm_counter(0),
      R => p_0_in0
    );
\pwm_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[1]_i_1__13_n_0\,
      Q => pwm_counter(1),
      R => p_0_in0
    );
\pwm_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[2]_i_1__13_n_0\,
      Q => pwm_counter(2),
      R => p_0_in0
    );
\pwm_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[3]_i_1__13_n_0\,
      Q => pwm_counter(3),
      R => p_0_in0
    );
\pwm_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[4]_i_1__13_n_0\,
      Q => pwm_counter(4),
      R => p_0_in0
    );
\pwm_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[5]_i_1__13_n_0\,
      Q => pwm_counter(5),
      R => p_0_in0
    );
\pwm_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[6]_i_1__13_n_0\,
      Q => pwm_counter(6),
      R => p_0_in0
    );
\pwm_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pwm_counter_next,
      D => \pwm_counter[7]_i_2__13_n_0\,
      Q => pwm_counter(7),
      R => p_0_in0
    );
\pwm_in_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => Q(0),
      Q => pwm_in(0),
      R => p_0_in0
    );
\pwm_in_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(0),
      Q => pwm_in(1),
      R => '0'
    );
\pwm_in_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(1),
      Q => pwm_in(2),
      R => '0'
    );
\pwm_in_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(2),
      Q => pwm_in(3),
      R => '0'
    );
\pwm_in_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(3),
      Q => pwm_in(4),
      R => '0'
    );
\pwm_in_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(4),
      Q => pwm_in(5),
      R => '0'
    );
\pwm_in_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(5),
      Q => pwm_in(6),
      R => '0'
    );
\pwm_in_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => D(6),
      Q => pwm_in(7),
      R => '0'
    );
\pwm_step_counter[0]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => fsm_state(0),
      I1 => fsm_state(1),
      I2 => fsm_state(2),
      I3 => pwm_step_counter(0),
      O => \pwm_step_counter[0]_i_1__13_n_0\
    );
\pwm_step_counter[1]_i_1__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__13_n_0\,
      I1 => pwm_step_counter(1),
      I2 => pwm_step_counter(0),
      O => \pwm_step_counter[1]_i_1__13_n_0\
    );
\pwm_step_counter[2]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__13_n_0\,
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      O => \pwm_step_counter[2]_i_1__13_n_0\
    );
\pwm_step_counter[3]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__13_n_0\,
      I1 => pwm_step_counter(3),
      I2 => pwm_step_counter(1),
      I3 => pwm_step_counter(0),
      I4 => pwm_step_counter(2),
      O => \pwm_step_counter[3]_i_1__13_n_0\
    );
\pwm_step_counter[4]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__13_n_0\,
      I1 => pwm_step_counter(4),
      I2 => pwm_step_counter(3),
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[4]_i_1__13_n_0\
    );
\pwm_step_counter[5]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2888888888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__13_n_0\,
      I1 => pwm_step_counter(5),
      I2 => \pwm_step_counter[7]_i_3__13_n_0\,
      I3 => pwm_step_counter(2),
      I4 => pwm_step_counter(0),
      I5 => pwm_step_counter(1),
      O => \pwm_step_counter[5]_i_1__13_n_0\
    );
\pwm_step_counter[6]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__13_n_0\,
      I1 => pwm_step_counter(6),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(5),
      I5 => \pwm_step_counter[7]_i_4__13_n_0\,
      O => \pwm_step_counter[6]_i_1__13_n_0\
    );
\pwm_step_counter[7]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888288888888888"
    )
        port map (
      I0 => \pwm_step_counter[7]_i_2__13_n_0\,
      I1 => pwm_step_counter(7),
      I2 => \pwm_step_counter[7]_i_3__13_n_0\,
      I3 => pwm_step_counter(6),
      I4 => \pwm_step_counter[7]_i_4__13_n_0\,
      I5 => pwm_step_counter(5),
      O => \pwm_step_counter[7]_i_1__13_n_0\
    );
\pwm_step_counter[7]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF00000000"
    )
        port map (
      I0 => \pwm_step_counter[9]_i_2__13_n_0\,
      I1 => pwm_step_counter(8),
      I2 => pwm_step_counter(9),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_counter[6]_i_3__13_n_0\,
      O => \pwm_step_counter[7]_i_2__13_n_0\
    );
\pwm_step_counter[7]_i_3__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => pwm_step_counter(3),
      I1 => pwm_step_counter(4),
      O => \pwm_step_counter[7]_i_3__13_n_0\
    );
\pwm_step_counter[7]_i_4__13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => pwm_step_counter(1),
      I1 => pwm_step_counter(0),
      I2 => pwm_step_counter(2),
      O => \pwm_step_counter[7]_i_4__13_n_0\
    );
\pwm_step_counter[8]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A00AA0A020"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__13_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(8),
      I3 => pwm_step_counter(4),
      I4 => pwm_step_counter(3),
      I5 => \pwm_step_counter[9]_i_2__13_n_0\,
      O => \pwm_step_counter[8]_i_1__13_n_0\
    );
\pwm_step_counter[9]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888828808888"
    )
        port map (
      I0 => \pwm_counter[6]_i_3__13_n_0\,
      I1 => pwm_step_counter(9),
      I2 => pwm_step_counter(4),
      I3 => pwm_step_counter(3),
      I4 => pwm_step_counter(8),
      I5 => \pwm_step_counter[9]_i_2__13_n_0\,
      O => \pwm_step_counter[9]_i_1__13_n_0\
    );
\pwm_step_counter[9]_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => pwm_step_counter(6),
      I1 => pwm_step_counter(2),
      I2 => pwm_step_counter(0),
      I3 => pwm_step_counter(1),
      I4 => pwm_step_counter(5),
      I5 => pwm_step_counter(7),
      O => \pwm_step_counter[9]_i_2__13_n_0\
    );
\pwm_step_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[0]_i_1__13_n_0\,
      Q => pwm_step_counter(0),
      R => p_0_in0
    );
\pwm_step_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[1]_i_1__13_n_0\,
      Q => pwm_step_counter(1),
      R => p_0_in0
    );
\pwm_step_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[2]_i_1__13_n_0\,
      Q => pwm_step_counter(2),
      R => p_0_in0
    );
\pwm_step_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[3]_i_1__13_n_0\,
      Q => pwm_step_counter(3),
      R => p_0_in0
    );
\pwm_step_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[4]_i_1__13_n_0\,
      Q => pwm_step_counter(4),
      R => p_0_in0
    );
\pwm_step_counter_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[5]_i_1__13_n_0\,
      Q => pwm_step_counter(5),
      R => p_0_in0
    );
\pwm_step_counter_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[6]_i_1__13_n_0\,
      Q => pwm_step_counter(6),
      R => p_0_in0
    );
\pwm_step_counter_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[7]_i_1__13_n_0\,
      Q => pwm_step_counter(7),
      R => p_0_in0
    );
\pwm_step_counter_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[8]_i_1__13_n_0\,
      Q => pwm_step_counter(8),
      R => p_0_in0
    );
\pwm_step_counter_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \pwm_step_counter[9]_i_1__13_n_0\,
      Q => pwm_step_counter(9),
      R => p_0_in0
    );
s_pwm_out0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => s_pwm_out0_carry_n_0,
      CO(2) => s_pwm_out0_carry_n_1,
      CO(1) => s_pwm_out0_carry_n_2,
      CO(0) => s_pwm_out0_carry_n_3,
      CYINIT => '0',
      DI(3) => \s_pwm_out0_carry_i_1__13_n_0\,
      DI(2) => \s_pwm_out0_carry_i_2__13_n_0\,
      DI(1) => \s_pwm_out0_carry_i_3__13_n_0\,
      DI(0) => \s_pwm_out0_carry_i_4__13_n_0\,
      O(3 downto 0) => NLW_s_pwm_out0_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \s_pwm_out0_carry_i_5__13_n_0\,
      S(2) => \s_pwm_out0_carry_i_6__13_n_0\,
      S(1) => \s_pwm_out0_carry_i_7__13_n_0\,
      S(0) => \s_pwm_out0_carry_i_8__13_n_0\
    );
\s_pwm_out0_carry_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(7),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_counter(6),
      O => \s_pwm_out0_carry_i_1__13_n_0\
    );
\s_pwm_out0_carry_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2B0A"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(4),
      I2 => pwm_counter(5),
      I3 => pwm_in(4),
      O => \s_pwm_out0_carry_i_2__13_n_0\
    );
\s_pwm_out0_carry_i_3__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(3),
      I1 => pwm_counter(3),
      I2 => pwm_in(2),
      I3 => pwm_counter(2),
      O => \s_pwm_out0_carry_i_3__13_n_0\
    );
\s_pwm_out0_carry_i_4__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => pwm_in(1),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_counter(0),
      O => \s_pwm_out0_carry_i_4__13_n_0\
    );
\s_pwm_out0_carry_i_5__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(6),
      I1 => pwm_counter(7),
      I2 => pwm_in(6),
      I3 => pwm_in(7),
      O => \s_pwm_out0_carry_i_5__13_n_0\
    );
\s_pwm_out0_carry_i_6__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_in(5),
      I1 => pwm_counter(5),
      I2 => pwm_in(4),
      I3 => pwm_counter(4),
      O => \s_pwm_out0_carry_i_6__13_n_0\
    );
\s_pwm_out0_carry_i_7__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => pwm_counter(3),
      I1 => pwm_in(3),
      I2 => pwm_counter(2),
      I3 => pwm_in(2),
      O => \s_pwm_out0_carry_i_7__13_n_0\
    );
\s_pwm_out0_carry_i_8__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8421"
    )
        port map (
      I0 => pwm_counter(0),
      I1 => pwm_counter(1),
      I2 => pwm_in(0),
      I3 => pwm_in(1),
      O => \s_pwm_out0_carry_i_8__13_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_ikinematics_0_0_xpm_counter_updn__parameterized0\ is
  port (
    ram_full_i0 : out STD_LOGIC;
    leaving_empty0 : out STD_LOGIC;
    enb : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    full : in STD_LOGIC;
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    ram_empty_i : in STD_LOGIC;
    \count_value_i_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_ikinematics_0_0_xpm_counter_updn__parameterized0\ : entity is "xpm_counter_updn";
end \design_1_axi_ikinematics_0_0_xpm_counter_updn__parameterized0\;

architecture STRUCTURE of \design_1_axi_ikinematics_0_0_xpm_counter_updn__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \^enb\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\ : STD_LOGIC;
  signal going_full1 : STD_LOGIC;
  signal \^leaving_empty0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1__1\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\ : label is "soft_lutpair2";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  enb <= \^enb\;
  leaving_empty0 <= \^leaving_empty0\;
\count_value_i[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => \count_value_i_reg[0]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__1_n_0\
    );
\count_value_i[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__1_n_0\
    );
\count_value_i[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__1_n_0\
    );
\count_value_i[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[0]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[1]_i_1__1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[2]_i_1__1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[3]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => \^enb\,
      D => \count_value_i[3]_i_1__1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[3]_0\(0)
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => E(0),
      I1 => going_full1,
      I2 => \^leaving_empty0\,
      I3 => \^enb\,
      I4 => full,
      O => ram_full_i0
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\,
      O => going_full1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\,
      O => \^leaving_empty0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_4_n_0\
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_i_5_n_0\
    );
\gen_sdpram.xpm_memory_base_inst_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FD"
    )
        port map (
      I0 => \count_value_i_reg[0]_0\(1),
      I1 => \count_value_i_reg[0]_0\(0),
      I2 => rd_en,
      I3 => ram_empty_i,
      O => \^enb\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_ikinematics_0_0_xpm_counter_updn__parameterized0_54\ is
  port (
    ram_empty_i0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    enb : in STD_LOGIC;
    leaving_empty0 : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_empty_i : in STD_LOGIC;
    \gen_pntr_flags_cc.ram_empty_i_reg\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_ikinematics_0_0_xpm_counter_updn__parameterized0_54\ : entity is "xpm_counter_updn";
end \design_1_axi_ikinematics_0_0_xpm_counter_updn__parameterized0_54\;

architecture STRUCTURE of \design_1_axi_ikinematics_0_0_xpm_counter_updn__parameterized0_54\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\ : STD_LOGIC;
  signal going_empty1 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[0]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \count_value_i[1]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1\ : label is "soft_lutpair4";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1_n_0\
    );
\count_value_i[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1_n_0\
    );
\count_value_i[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1_n_0\
    );
\count_value_i[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1_n_0\,
      Q => \^q\(0),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[0]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[0]_0\(0)
    );
\gen_pntr_flags_cc.ram_empty_i_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0FFF0088"
    )
        port map (
      I0 => enb,
      I1 => going_empty1,
      I2 => leaving_empty0,
      I3 => E(0),
      I4 => ram_empty_i,
      O => ram_empty_i0
    );
\gen_pntr_flags_cc.ram_empty_i_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"90"
    )
        port map (
      I0 => \^q\(3),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(3),
      I2 => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\,
      O => going_empty1
    );
\gen_pntr_flags_cc.ram_empty_i_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^q\(0),
      I1 => \gen_pntr_flags_cc.ram_empty_i_reg\(0),
      I2 => \gen_pntr_flags_cc.ram_empty_i_reg\(2),
      I3 => \^q\(2),
      I4 => \gen_pntr_flags_cc.ram_empty_i_reg\(1),
      I5 => \^q\(1),
      O => \gen_pntr_flags_cc.ram_empty_i_i_3_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_ikinematics_0_0_xpm_counter_updn__parameterized1\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rd_en : in STD_LOGIC;
    \count_value_i_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_ikinematics_0_0_xpm_counter_updn__parameterized1\ : entity is "xpm_counter_updn";
end \design_1_axi_ikinematics_0_0_xpm_counter_updn__parameterized1\;

architecture STRUCTURE of \design_1_axi_ikinematics_0_0_xpm_counter_updn__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__2_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__2\ : label is "soft_lutpair3";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"10EF"
    )
        port map (
      I0 => rd_en,
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => \count_value_i_reg[1]_0\(1),
      I3 => \^q\(0),
      O => \count_value_i[0]_i_1__2_n_0\
    );
\count_value_i[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FFFD00"
    )
        port map (
      I0 => \count_value_i_reg[1]_0\(1),
      I1 => \count_value_i_reg[1]_0\(0),
      I2 => rd_en,
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => \count_value_i[1]_i_1__2_n_0\
    );
\count_value_i[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__2_n_0\
    );
\count_value_i[3]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__2_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__2_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__2_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__2_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_1\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__2_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_1\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_ikinematics_0_0_xpm_counter_updn__parameterized1_55\ is
  port (
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \count_value_i_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_ikinematics_0_0_xpm_counter_updn__parameterized1_55\ : entity is "xpm_counter_updn";
end \design_1_axi_ikinematics_0_0_xpm_counter_updn__parameterized1_55\;

architecture STRUCTURE of \design_1_axi_ikinematics_0_0_xpm_counter_updn__parameterized1_55\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \count_value_i[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \count_value_i[3]_i_1__0_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \count_value_i[2]_i_1__0\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \count_value_i[3]_i_1__0\ : label is "soft_lutpair6";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
\count_value_i[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \count_value_i[0]_i_1__0_n_0\
    );
\count_value_i[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      O => \count_value_i[1]_i_1__0_n_0\
    );
\count_value_i[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      O => \count_value_i[2]_i_1__0_n_0\
    );
\count_value_i[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(2),
      I3 => \^q\(3),
      O => \count_value_i[3]_i_1__0_n_0\
    );
\count_value_i_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[0]_i_1__0_n_0\,
      Q => \^q\(0),
      S => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[1]_i_1__0_n_0\,
      Q => \^q\(1),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[2]_i_1__0_n_0\,
      Q => \^q\(2),
      R => \count_value_i_reg[1]_0\(0)
    );
\count_value_i_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => E(0),
      D => \count_value_i[3]_i_1__0_n_0\,
      Q => \^q\(3),
      R => \count_value_i_reg[1]_0\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_xpm_fifo_reg_bit is
  port (
    rst_d1 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_xpm_fifo_reg_bit : entity is "xpm_fifo_reg_bit";
end design_1_axi_ikinematics_0_0_xpm_fifo_reg_bit;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_xpm_fifo_reg_bit is
begin
d_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => Q(0),
      Q => rst_d1,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_xpm_fifo_rst is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    wr_rst_busy : out STD_LOGIC;
    wr_en : in STD_LOGIC;
    full : in STD_LOGIC;
    rst_d1 : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_xpm_fifo_rst : entity is "xpm_fifo_rst";
end design_1_axi_ikinematics_0_0_xpm_fifo_rst;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_xpm_fifo_rst is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_rst_cc.fifo_wr_rst_cc\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal \power_on_rst_reg_n_0_[0]\ : STD_LOGIC;
  signal rst_i : STD_LOGIC;
begin
  Q(0) <= \^q\(0);
\gen_rst_cc.fifo_wr_rst_cc[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => rst,
      O => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \gen_rst_cc.fifo_wr_rst_cc\(0),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(0),
      Q => \gen_rst_cc.fifo_wr_rst_cc\(1),
      S => rst_i
    );
\gen_rst_cc.fifo_wr_rst_cc_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_rst_cc.fifo_wr_rst_cc\(1),
      Q => \^q\(0),
      S => rst_i
    );
\gen_sdpram.xpm_memory_base_inst_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0002"
    )
        port map (
      I0 => wr_en,
      I1 => full,
      I2 => \^q\(0),
      I3 => rst_d1,
      O => E(0)
    );
\power_on_rst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => '0',
      Q => \power_on_rst_reg_n_0_[0]\,
      R => '0'
    );
\power_on_rst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \power_on_rst_reg_n_0_[0]\,
      Q => p_0_in,
      R => '0'
    );
wr_rst_busy_INST_0: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^q\(0),
      I1 => rst_d1,
      O => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_xpm_memory_base is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 59 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 59 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 59 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 59 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 60;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 60;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 960;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 60;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 60;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 60;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 60;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 60;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 60;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 60;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 60;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 60;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is "SYNC";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 0;
  attribute VERSION : integer;
  attribute VERSION of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 60;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 60;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_axi_ikinematics_0_0_xpm_memory_base : entity is "TRUE";
end design_1_axi_ikinematics_0_0_xpm_memory_base;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_xpm_memory_base is
  signal \<const0>\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 59 downto 0 );
  signal \gen_rd_b.doutb_reg0\ : STD_LOGIC_VECTOR ( 59 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_30_35_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_36_41_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_47_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_48_53_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_54_59_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[17]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[18]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[19]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[20]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[21]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[22]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[23]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[24]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[25]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[26]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[27]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[28]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[29]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[30]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[31]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[32]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[33]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[34]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[35]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[36]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[37]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[38]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[39]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[40]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[41]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[42]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[43]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[44]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[45]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[46]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[47]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[48]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[49]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[50]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[51]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[52]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[53]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[54]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[55]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[56]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[57]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[58]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[59]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is "";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 15;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\ : label is 5;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17\ : label is "";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17\ : label is 15;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17\ : label is 12;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17\ : label is 17;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23\ : label is "";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23\ : label is 15;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23\ : label is 18;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23\ : label is 23;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29\ : label is "";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29\ : label is 15;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29\ : label is 24;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29\ : label is 29;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_30_35\ : label is "";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_30_35\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_30_35\ : label is 15;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_30_35\ : label is 30;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_30_35\ : label is 35;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_36_41\ : label is "";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_36_41\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_36_41\ : label is 15;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_36_41\ : label is 36;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_36_41\ : label is 41;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_47\ : label is "";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_47\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_47\ : label is 15;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_47\ : label is 42;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_42_47\ : label is 47;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_48_53\ : label is "";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_48_53\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_48_53\ : label is 15;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_48_53\ : label is 48;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_48_53\ : label is 53;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_54_59\ : label is "";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_54_59\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_54_59\ : label is 15;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_54_59\ : label is 54;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_54_59\ : label is 59;
  attribute METHODOLOGY_DRC_VIOS of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is "";
  attribute ram_addr_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is 0;
  attribute ram_addr_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is 15;
  attribute ram_slice_begin of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is 6;
  attribute ram_slice_end of \gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\ : label is 11;
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(59) <= \<const0>\;
  douta(58) <= \<const0>\;
  douta(57) <= \<const0>\;
  douta(56) <= \<const0>\;
  douta(55) <= \<const0>\;
  douta(54) <= \<const0>\;
  douta(53) <= \<const0>\;
  douta(52) <= \<const0>\;
  douta(51) <= \<const0>\;
  douta(50) <= \<const0>\;
  douta(49) <= \<const0>\;
  douta(48) <= \<const0>\;
  douta(47) <= \<const0>\;
  douta(46) <= \<const0>\;
  douta(45) <= \<const0>\;
  douta(44) <= \<const0>\;
  douta(43) <= \<const0>\;
  douta(42) <= \<const0>\;
  douta(41) <= \<const0>\;
  douta(40) <= \<const0>\;
  douta(39) <= \<const0>\;
  douta(38) <= \<const0>\;
  douta(37) <= \<const0>\;
  douta(36) <= \<const0>\;
  douta(35) <= \<const0>\;
  douta(34) <= \<const0>\;
  douta(33) <= \<const0>\;
  douta(32) <= \<const0>\;
  douta(31) <= \<const0>\;
  douta(30) <= \<const0>\;
  douta(29) <= \<const0>\;
  douta(28) <= \<const0>\;
  douta(27) <= \<const0>\;
  douta(26) <= \<const0>\;
  douta(25) <= \<const0>\;
  douta(24) <= \<const0>\;
  douta(23) <= \<const0>\;
  douta(22) <= \<const0>\;
  douta(21) <= \<const0>\;
  douta(20) <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16) <= \<const0>\;
  douta(15) <= \<const0>\;
  douta(14) <= \<const0>\;
  douta(13) <= \<const0>\;
  douta(12) <= \<const0>\;
  douta(11) <= \<const0>\;
  douta(10) <= \<const0>\;
  douta(9) <= \<const0>\;
  douta(8) <= \<const0>\;
  douta(7) <= \<const0>\;
  douta(6) <= \<const0>\;
  douta(5) <= \<const0>\;
  douta(4) <= \<const0>\;
  douta(3) <= \<const0>\;
  douta(2) <= \<const0>\;
  douta(1) <= \<const0>\;
  douta(0) <= \<const0>\;
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(0),
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(10),
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(11),
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(12),
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(13),
      Q => \gen_rd_b.doutb_reg\(13),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(14),
      Q => \gen_rd_b.doutb_reg\(14),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(15),
      Q => \gen_rd_b.doutb_reg\(15),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(16),
      Q => \gen_rd_b.doutb_reg\(16),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(17),
      Q => \gen_rd_b.doutb_reg\(17),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(18),
      Q => \gen_rd_b.doutb_reg\(18),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(19),
      Q => \gen_rd_b.doutb_reg\(19),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(1),
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(20),
      Q => \gen_rd_b.doutb_reg\(20),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(21),
      Q => \gen_rd_b.doutb_reg\(21),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(22),
      Q => \gen_rd_b.doutb_reg\(22),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(23),
      Q => \gen_rd_b.doutb_reg\(23),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(24),
      Q => \gen_rd_b.doutb_reg\(24),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(25),
      Q => \gen_rd_b.doutb_reg\(25),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(26),
      Q => \gen_rd_b.doutb_reg\(26),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(27),
      Q => \gen_rd_b.doutb_reg\(27),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(28),
      Q => \gen_rd_b.doutb_reg\(28),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(29),
      Q => \gen_rd_b.doutb_reg\(29),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(2),
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(30),
      Q => \gen_rd_b.doutb_reg\(30),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(31),
      Q => \gen_rd_b.doutb_reg\(31),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(32),
      Q => \gen_rd_b.doutb_reg\(32),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(33),
      Q => \gen_rd_b.doutb_reg\(33),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(34),
      Q => \gen_rd_b.doutb_reg\(34),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(35),
      Q => \gen_rd_b.doutb_reg\(35),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(36),
      Q => \gen_rd_b.doutb_reg\(36),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(37),
      Q => \gen_rd_b.doutb_reg\(37),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(38),
      Q => \gen_rd_b.doutb_reg\(38),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(39),
      Q => \gen_rd_b.doutb_reg\(39),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(3),
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(40),
      Q => \gen_rd_b.doutb_reg\(40),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(41),
      Q => \gen_rd_b.doutb_reg\(41),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(42),
      Q => \gen_rd_b.doutb_reg\(42),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(43),
      Q => \gen_rd_b.doutb_reg\(43),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(44),
      Q => \gen_rd_b.doutb_reg\(44),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(45),
      Q => \gen_rd_b.doutb_reg\(45),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(46),
      Q => \gen_rd_b.doutb_reg\(46),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(47),
      Q => \gen_rd_b.doutb_reg\(47),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(48),
      Q => \gen_rd_b.doutb_reg\(48),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(49),
      Q => \gen_rd_b.doutb_reg\(49),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(4),
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(50),
      Q => \gen_rd_b.doutb_reg\(50),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(51),
      Q => \gen_rd_b.doutb_reg\(51),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(52),
      Q => \gen_rd_b.doutb_reg\(52),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(53),
      Q => \gen_rd_b.doutb_reg\(53),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(54),
      Q => \gen_rd_b.doutb_reg\(54),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(55),
      Q => \gen_rd_b.doutb_reg\(55),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(56),
      Q => \gen_rd_b.doutb_reg\(56),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(57),
      Q => \gen_rd_b.doutb_reg\(57),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(58),
      Q => \gen_rd_b.doutb_reg\(58),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(59),
      Q => \gen_rd_b.doutb_reg\(59),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(5),
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(6),
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(7),
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(8),
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => enb,
      D => \gen_rd_b.doutb_reg0\(9),
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(0),
      Q => doutb(0),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(10),
      Q => doutb(10),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(11),
      Q => doutb(11),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(12),
      Q => doutb(12),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(13),
      Q => doutb(13),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(14),
      Q => doutb(14),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(15),
      Q => doutb(15),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(16),
      Q => doutb(16),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(17),
      Q => doutb(17),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(18),
      Q => doutb(18),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(19),
      Q => doutb(19),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(1),
      Q => doutb(1),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(20),
      Q => doutb(20),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(21),
      Q => doutb(21),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(22),
      Q => doutb(22),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(23),
      Q => doutb(23),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(24),
      Q => doutb(24),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(25),
      Q => doutb(25),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(26),
      Q => doutb(26),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(27),
      Q => doutb(27),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(28),
      Q => doutb(28),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(29),
      Q => doutb(29),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(2),
      Q => doutb(2),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(30),
      Q => doutb(30),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(31),
      Q => doutb(31),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(32),
      Q => doutb(32),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(33),
      Q => doutb(33),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(34),
      Q => doutb(34),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(35),
      Q => doutb(35),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(36),
      Q => doutb(36),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(37),
      Q => doutb(37),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(38),
      Q => doutb(38),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(39),
      Q => doutb(39),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(3),
      Q => doutb(3),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(40),
      Q => doutb(40),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(41),
      Q => doutb(41),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(42),
      Q => doutb(42),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(43),
      Q => doutb(43),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(44),
      Q => doutb(44),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(45),
      Q => doutb(45),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(46),
      Q => doutb(46),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(47),
      Q => doutb(47),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(48),
      Q => doutb(48),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(49),
      Q => doutb(49),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(4),
      Q => doutb(4),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(50),
      Q => doutb(50),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(51),
      Q => doutb(51),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(52),
      Q => doutb(52),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(53),
      Q => doutb(53),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(54),
      Q => doutb(54),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(55),
      Q => doutb(55),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(56),
      Q => doutb(56),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(57),
      Q => doutb(57),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(58),
      Q => doutb(58),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(59),
      Q => doutb(59),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(5),
      Q => doutb(5),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(6),
      Q => doutb(6),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(7),
      Q => doutb(7),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(8),
      Q => doutb(8),
      R => rstb
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => regceb,
      D => \gen_rd_b.doutb_reg\(9),
      Q => doutb(9),
      R => rstb
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(1 downto 0),
      DIB(1 downto 0) => dina(3 downto 2),
      DIC(1 downto 0) => dina(5 downto 4),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(1 downto 0),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(3 downto 2),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(5 downto 4),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_0_5_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(13 downto 12),
      DIB(1 downto 0) => dina(15 downto 14),
      DIC(1 downto 0) => dina(17 downto 16),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(13 downto 12),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(15 downto 14),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(17 downto 16),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_12_17_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(19 downto 18),
      DIB(1 downto 0) => dina(21 downto 20),
      DIC(1 downto 0) => dina(23 downto 22),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(19 downto 18),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(21 downto 20),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(23 downto 22),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_18_23_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(25 downto 24),
      DIB(1 downto 0) => dina(27 downto 26),
      DIC(1 downto 0) => dina(29 downto 28),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(25 downto 24),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(27 downto 26),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(29 downto 28),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_24_29_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_30_35\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(31 downto 30),
      DIB(1 downto 0) => dina(33 downto 32),
      DIC(1 downto 0) => dina(35 downto 34),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(31 downto 30),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(33 downto 32),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(35 downto 34),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_30_35_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_36_41\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(37 downto 36),
      DIB(1 downto 0) => dina(39 downto 38),
      DIC(1 downto 0) => dina(41 downto 40),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(37 downto 36),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(39 downto 38),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(41 downto 40),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_36_41_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_42_47\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(43 downto 42),
      DIB(1 downto 0) => dina(45 downto 44),
      DIC(1 downto 0) => dina(47 downto 46),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(43 downto 42),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(45 downto 44),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(47 downto 46),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_42_47_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_48_53\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(49 downto 48),
      DIB(1 downto 0) => dina(51 downto 50),
      DIC(1 downto 0) => dina(53 downto 52),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(49 downto 48),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(51 downto 50),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(53 downto 52),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_48_53_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_54_59\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(55 downto 54),
      DIB(1 downto 0) => dina(57 downto 56),
      DIC(1 downto 0) => dina(59 downto 58),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(55 downto 54),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(57 downto 56),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(59 downto 58),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_54_59_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
\gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11\: unisim.vcomponents.RAM32M
    generic map(
      INIT_A => X"0000000000000000",
      INIT_B => X"0000000000000000",
      INIT_C => X"0000000000000000",
      INIT_D => X"0000000000000000"
    )
        port map (
      ADDRA(4) => '0',
      ADDRA(3 downto 0) => addrb(3 downto 0),
      ADDRB(4) => '0',
      ADDRB(3 downto 0) => addrb(3 downto 0),
      ADDRC(4) => '0',
      ADDRC(3 downto 0) => addrb(3 downto 0),
      ADDRD(4) => '0',
      ADDRD(3 downto 0) => addra(3 downto 0),
      DIA(1 downto 0) => dina(7 downto 6),
      DIB(1 downto 0) => dina(9 downto 8),
      DIC(1 downto 0) => dina(11 downto 10),
      DID(1 downto 0) => B"00",
      DOA(1 downto 0) => \gen_rd_b.doutb_reg0\(7 downto 6),
      DOB(1 downto 0) => \gen_rd_b.doutb_reg0\(9 downto 8),
      DOC(1 downto 0) => \gen_rd_b.doutb_reg0\(11 downto 10),
      DOD(1 downto 0) => \NLW_gen_wr_a.gen_word_narrow.mem_reg_0_15_6_11_DOD_UNCONNECTED\(1 downto 0),
      WCLK => clka,
      WE => ena
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ is
  port (
    sleep : in STD_LOGIC;
    clka : in STD_LOGIC;
    rsta : in STD_LOGIC;
    ena : in STD_LOGIC;
    regcea : in STD_LOGIC;
    wea : in STD_LOGIC_VECTOR ( 0 to 0 );
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dina : in STD_LOGIC_VECTOR ( 19 downto 0 );
    injectsbiterra : in STD_LOGIC;
    injectdbiterra : in STD_LOGIC;
    douta : out STD_LOGIC_VECTOR ( 19 downto 0 );
    sbiterra : out STD_LOGIC;
    dbiterra : out STD_LOGIC;
    clkb : in STD_LOGIC;
    rstb : in STD_LOGIC;
    enb : in STD_LOGIC;
    regceb : in STD_LOGIC;
    web : in STD_LOGIC_VECTOR ( 0 to 0 );
    addrb : in STD_LOGIC_VECTOR ( 4 downto 0 );
    dinb : in STD_LOGIC_VECTOR ( 19 downto 0 );
    injectsbiterrb : in STD_LOGIC;
    injectdbiterrb : in STD_LOGIC;
    doutb : out STD_LOGIC_VECTOR ( 19 downto 0 );
    sbiterrb : out STD_LOGIC;
    dbiterrb : out STD_LOGIC
  );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 5;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 5;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 20;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 20;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is "atan_lut_mem.mem";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 340;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is "xpm_memory_base";
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 17;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 20;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 20;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 20;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 20;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 20;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 5;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 5;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 5;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 5;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 20;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 20;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 20;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 20;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is "SYNC";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute VERSION : integer;
  attribute VERSION of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 20;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 20;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ : entity is "TRUE";
end \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\;

architecture STRUCTURE of \design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\ is
  signal \<const0>\ : STD_LOGIC;
  signal \^douta\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^doutb\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \gen_rd_a.douta_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \gen_rd_a.douta_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_a.douta_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_a.douta_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_a.douta_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_a.douta_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_a.douta_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_a.douta_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_a.douta_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_a.douta_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_a.douta_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_a.douta_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_a.douta_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_a.douta_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_a.douta_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_a.douta_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_a.douta_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_a.douta_reg[9]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \gen_rd_b.doutb_reg[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg[10]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg[11]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg[13]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg[14]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg[15]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg[1]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg[2]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg[3]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg[5]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg[6]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg[7]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \gen_rd_b.doutb_reg[9]_i_1_n_0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \gen_rd_a.douta_reg[0]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \gen_rd_a.douta_reg[10]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \gen_rd_a.douta_reg[11]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \gen_rd_a.douta_reg[12]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \gen_rd_a.douta_reg[13]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \gen_rd_a.douta_reg[14]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \gen_rd_a.douta_reg[15]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \gen_rd_a.douta_reg[16]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \gen_rd_a.douta_reg[1]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \gen_rd_a.douta_reg[2]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \gen_rd_a.douta_reg[3]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \gen_rd_a.douta_reg[4]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \gen_rd_a.douta_reg[5]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \gen_rd_a.douta_reg[6]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \gen_rd_a.douta_reg[8]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \gen_rd_a.douta_reg[9]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \gen_rd_b.doutb_reg[0]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \gen_rd_b.doutb_reg[10]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \gen_rd_b.doutb_reg[11]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \gen_rd_b.doutb_reg[12]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \gen_rd_b.doutb_reg[13]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \gen_rd_b.doutb_reg[14]_i_1\ : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of \gen_rd_b.doutb_reg[15]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \gen_rd_b.doutb_reg[16]_i_1\ : label is "soft_lutpair321";
  attribute SOFT_HLUTNM of \gen_rd_b.doutb_reg[1]_i_1\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \gen_rd_b.doutb_reg[2]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \gen_rd_b.doutb_reg[3]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \gen_rd_b.doutb_reg[4]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \gen_rd_b.doutb_reg[5]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \gen_rd_b.doutb_reg[6]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \gen_rd_b.doutb_reg[8]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \gen_rd_b.doutb_reg[9]_i_1\ : label is "soft_lutpair315";
  attribute dram_emb_xdc : string;
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[0]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[10]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[11]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[12]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[13]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[14]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[15]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[16]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[1]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[2]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[3]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[4]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[5]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[6]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[7]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[8]\ : label is "no";
  attribute dram_emb_xdc of \gen_rd_b.doutb_reg_reg[9]\ : label is "no";
begin
  dbiterra <= \<const0>\;
  dbiterrb <= \<const0>\;
  douta(19) <= \<const0>\;
  douta(18) <= \<const0>\;
  douta(17) <= \<const0>\;
  douta(16 downto 0) <= \^douta\(16 downto 0);
  doutb(19) <= \<const0>\;
  doutb(18) <= \<const0>\;
  doutb(17) <= \<const0>\;
  doutb(16 downto 0) <= \^doutb\(16 downto 0);
  sbiterra <= \<const0>\;
  sbiterrb <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_rd_a.douta_reg[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF01B6"
    )
        port map (
      I0 => addra(2),
      I1 => addra(0),
      I2 => addra(1),
      I3 => addra(4),
      I4 => addra(3),
      O => \gen_rd_a.douta_reg[0]_i_1_n_0\
    );
\gen_rd_a.douta_reg[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0007000C"
    )
        port map (
      I0 => addra(0),
      I1 => addra(2),
      I2 => addra(4),
      I3 => addra(3),
      I4 => addra(1),
      O => \gen_rd_a.douta_reg[10]_i_1_n_0\
    );
\gen_rd_a.douta_reg[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0004000F"
    )
        port map (
      I0 => addra(2),
      I1 => addra(0),
      I2 => addra(4),
      I3 => addra(3),
      I4 => addra(1),
      O => \gen_rd_a.douta_reg[11]_i_1_n_0\
    );
\gen_rd_a.douta_reg[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000047"
    )
        port map (
      I0 => addra(2),
      I1 => addra(1),
      I2 => addra(0),
      I3 => addra(3),
      I4 => addra(4),
      O => \gen_rd_a.douta_reg[12]_i_1_n_0\
    );
\gen_rd_a.douta_reg[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => addra(4),
      I1 => addra(3),
      I2 => addra(1),
      O => \gen_rd_a.douta_reg[13]_i_1_n_0\
    );
\gen_rd_a.douta_reg[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0102"
    )
        port map (
      I0 => addra(0),
      I1 => addra(4),
      I2 => addra(3),
      I3 => addra(1),
      O => \gen_rd_a.douta_reg[14]_i_1_n_0\
    );
\gen_rd_a.douta_reg[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => addra(1),
      I1 => addra(3),
      I2 => addra(4),
      I3 => addra(0),
      O => \gen_rd_a.douta_reg[15]_i_1_n_0\
    );
\gen_rd_a.douta_reg[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => addra(1),
      I1 => addra(3),
      I2 => addra(4),
      I3 => addra(0),
      O => \gen_rd_a.douta_reg[16]_i_1_n_0\
    );
\gen_rd_a.douta_reg[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FEFD"
    )
        port map (
      I0 => addra(2),
      I1 => addra(0),
      I2 => addra(3),
      I3 => addra(1),
      I4 => addra(4),
      O => \gen_rd_a.douta_reg[1]_i_1_n_0\
    );
\gen_rd_a.douta_reg[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00007EF7"
    )
        port map (
      I0 => addra(2),
      I1 => addra(0),
      I2 => addra(3),
      I3 => addra(1),
      I4 => addra(4),
      O => \gen_rd_a.douta_reg[2]_i_1_n_0\
    );
\gen_rd_a.douta_reg[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003CFB"
    )
        port map (
      I0 => addra(0),
      I1 => addra(2),
      I2 => addra(3),
      I3 => addra(1),
      I4 => addra(4),
      O => \gen_rd_a.douta_reg[3]_i_1_n_0\
    );
\gen_rd_a.douta_reg[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000037FC"
    )
        port map (
      I0 => addra(0),
      I1 => addra(2),
      I2 => addra(1),
      I3 => addra(3),
      I4 => addra(4),
      O => \gen_rd_a.douta_reg[4]_i_1_n_0\
    );
\gen_rd_a.douta_reg[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005E5D"
    )
        port map (
      I0 => addra(2),
      I1 => addra(1),
      I2 => addra(3),
      I3 => addra(0),
      I4 => addra(4),
      O => \gen_rd_a.douta_reg[5]_i_1_n_0\
    );
\gen_rd_a.douta_reg[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00001A5B"
    )
        port map (
      I0 => addra(2),
      I1 => addra(0),
      I2 => addra(3),
      I3 => addra(1),
      I4 => addra(4),
      O => \gen_rd_a.douta_reg[6]_i_1_n_0\
    );
\gen_rd_a.douta_reg[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"001E"
    )
        port map (
      I0 => addra(2),
      I1 => addra(1),
      I2 => addra(3),
      I3 => addra(4),
      O => \gen_rd_a.douta_reg[7]_i_1_n_0\
    );
\gen_rd_a.douta_reg[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00220037"
    )
        port map (
      I0 => addra(2),
      I1 => addra(3),
      I2 => addra(0),
      I3 => addra(4),
      I4 => addra(1),
      O => \gen_rd_a.douta_reg[8]_i_1_n_0\
    );
\gen_rd_a.douta_reg[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000000EF"
    )
        port map (
      I0 => addra(2),
      I1 => addra(1),
      I2 => addra(0),
      I3 => addra(3),
      I4 => addra(4),
      O => \gen_rd_a.douta_reg[9]_i_1_n_0\
    );
\gen_rd_a.douta_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg[0]_i_1_n_0\,
      Q => \gen_rd_a.douta_reg\(0),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg[10]_i_1_n_0\,
      Q => \gen_rd_a.douta_reg\(10),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg[11]_i_1_n_0\,
      Q => \gen_rd_a.douta_reg\(11),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg[12]_i_1_n_0\,
      Q => \gen_rd_a.douta_reg\(12),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg[13]_i_1_n_0\,
      Q => \gen_rd_a.douta_reg\(13),
      R => addra(2)
    );
\gen_rd_a.douta_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg[14]_i_1_n_0\,
      Q => \gen_rd_a.douta_reg\(14),
      R => addra(2)
    );
\gen_rd_a.douta_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg[15]_i_1_n_0\,
      Q => \gen_rd_a.douta_reg\(15),
      R => addra(2)
    );
\gen_rd_a.douta_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg[16]_i_1_n_0\,
      Q => \gen_rd_a.douta_reg\(16),
      R => addra(2)
    );
\gen_rd_a.douta_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg[1]_i_1_n_0\,
      Q => \gen_rd_a.douta_reg\(1),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg[2]_i_1_n_0\,
      Q => \gen_rd_a.douta_reg\(2),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg[3]_i_1_n_0\,
      Q => \gen_rd_a.douta_reg\(3),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg[4]_i_1_n_0\,
      Q => \gen_rd_a.douta_reg\(4),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg[5]_i_1_n_0\,
      Q => \gen_rd_a.douta_reg\(5),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg[6]_i_1_n_0\,
      Q => \gen_rd_a.douta_reg\(6),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg[7]_i_1_n_0\,
      Q => \gen_rd_a.douta_reg\(7),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg[8]_i_1_n_0\,
      Q => \gen_rd_a.douta_reg\(8),
      R => '0'
    );
\gen_rd_a.douta_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg[9]_i_1_n_0\,
      Q => \gen_rd_a.douta_reg\(9),
      R => '0'
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg\(0),
      Q => \^douta\(0),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg\(10),
      Q => \^douta\(10),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg\(11),
      Q => \^douta\(11),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg\(12),
      Q => \^douta\(12),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg\(13),
      Q => \^douta\(13),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg\(14),
      Q => \^douta\(14),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg\(15),
      Q => \^douta\(15),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg\(16),
      Q => \^douta\(16),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg\(1),
      Q => \^douta\(1),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg\(2),
      Q => \^douta\(2),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg\(3),
      Q => \^douta\(3),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg\(4),
      Q => \^douta\(4),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg\(5),
      Q => \^douta\(5),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg\(6),
      Q => \^douta\(6),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg\(7),
      Q => \^douta\(7),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg\(8),
      Q => \^douta\(8),
      R => rsta
    );
\gen_rd_a.gen_douta_pipe.douta_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_a.douta_reg\(9),
      Q => \^douta\(9),
      R => rsta
    );
\gen_rd_b.doutb_reg[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFB6"
    )
        port map (
      I0 => addrb(2),
      I1 => addrb(0),
      I2 => addrb(1),
      I3 => addrb(3),
      O => \gen_rd_b.doutb_reg[0]_i_1_n_0\
    );
\gen_rd_b.doutb_reg[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"007C"
    )
        port map (
      I0 => addrb(0),
      I1 => addrb(2),
      I2 => addrb(1),
      I3 => addrb(3),
      O => \gen_rd_b.doutb_reg[10]_i_1_n_0\
    );
\gen_rd_b.doutb_reg[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"040F"
    )
        port map (
      I0 => addrb(2),
      I1 => addrb(0),
      I2 => addrb(3),
      I3 => addrb(1),
      O => \gen_rd_b.doutb_reg[11]_i_1_n_0\
    );
\gen_rd_b.doutb_reg[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0047"
    )
        port map (
      I0 => addrb(2),
      I1 => addrb(1),
      I2 => addrb(0),
      I3 => addrb(3),
      O => \gen_rd_b.doutb_reg[12]_i_1_n_0\
    );
\gen_rd_b.doutb_reg[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addrb(1),
      I1 => addrb(3),
      O => \gen_rd_b.doutb_reg[13]_i_1_n_0\
    );
\gen_rd_b.doutb_reg[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => addrb(0),
      I1 => addrb(1),
      I2 => addrb(3),
      O => \gen_rd_b.doutb_reg[14]_i_1_n_0\
    );
\gen_rd_b.doutb_reg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => addrb(1),
      I1 => addrb(3),
      I2 => addrb(0),
      O => \gen_rd_b.doutb_reg[15]_i_1_n_0\
    );
\gen_rd_b.doutb_reg[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => addrb(1),
      I1 => addrb(3),
      I2 => addrb(0),
      O => \gen_rd_b.doutb_reg[16]_i_1_n_0\
    );
\gen_rd_b.doutb_reg[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFED"
    )
        port map (
      I0 => addrb(2),
      I1 => addrb(0),
      I2 => addrb(1),
      I3 => addrb(3),
      O => \gen_rd_b.doutb_reg[1]_i_1_n_0\
    );
\gen_rd_b.doutb_reg[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FE7"
    )
        port map (
      I0 => addrb(2),
      I1 => addrb(0),
      I2 => addrb(1),
      I3 => addrb(3),
      O => \gen_rd_b.doutb_reg[2]_i_1_n_0\
    );
\gen_rd_b.doutb_reg[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3CFB"
    )
        port map (
      I0 => addrb(0),
      I1 => addrb(2),
      I2 => addrb(3),
      I3 => addrb(1),
      O => \gen_rd_b.doutb_reg[3]_i_1_n_0\
    );
\gen_rd_b.doutb_reg[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"37FC"
    )
        port map (
      I0 => addrb(0),
      I1 => addrb(2),
      I2 => addrb(1),
      I3 => addrb(3),
      O => \gen_rd_b.doutb_reg[4]_i_1_n_0\
    );
\gen_rd_b.doutb_reg[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7675"
    )
        port map (
      I0 => addrb(2),
      I1 => addrb(3),
      I2 => addrb(1),
      I3 => addrb(0),
      O => \gen_rd_b.doutb_reg[5]_i_1_n_0\
    );
\gen_rd_b.doutb_reg[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1A5B"
    )
        port map (
      I0 => addrb(2),
      I1 => addrb(0),
      I2 => addrb(3),
      I3 => addrb(1),
      O => \gen_rd_b.doutb_reg[6]_i_1_n_0\
    );
\gen_rd_b.doutb_reg[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => addrb(2),
      I1 => addrb(1),
      I2 => addrb(3),
      O => \gen_rd_b.doutb_reg[7]_i_1_n_0\
    );
\gen_rd_b.doutb_reg[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2237"
    )
        port map (
      I0 => addrb(2),
      I1 => addrb(3),
      I2 => addrb(0),
      I3 => addrb(1),
      O => \gen_rd_b.doutb_reg[8]_i_1_n_0\
    );
\gen_rd_b.doutb_reg[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00EF"
    )
        port map (
      I0 => addrb(2),
      I1 => addrb(1),
      I2 => addrb(0),
      I3 => addrb(3),
      O => \gen_rd_b.doutb_reg[9]_i_1_n_0\
    );
\gen_rd_b.doutb_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg[0]_i_1_n_0\,
      Q => \gen_rd_b.doutb_reg\(0),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg[10]_i_1_n_0\,
      Q => \gen_rd_b.doutb_reg\(10),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg[11]_i_1_n_0\,
      Q => \gen_rd_b.doutb_reg\(11),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg[12]_i_1_n_0\,
      Q => \gen_rd_b.doutb_reg\(12),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg[13]_i_1_n_0\,
      Q => \gen_rd_b.doutb_reg\(13),
      R => addrb(2)
    );
\gen_rd_b.doutb_reg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg[14]_i_1_n_0\,
      Q => \gen_rd_b.doutb_reg\(14),
      R => addrb(2)
    );
\gen_rd_b.doutb_reg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg[15]_i_1_n_0\,
      Q => \gen_rd_b.doutb_reg\(15),
      R => addrb(2)
    );
\gen_rd_b.doutb_reg_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg[16]_i_1_n_0\,
      Q => \gen_rd_b.doutb_reg\(16),
      R => addrb(2)
    );
\gen_rd_b.doutb_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg[1]_i_1_n_0\,
      Q => \gen_rd_b.doutb_reg\(1),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg[2]_i_1_n_0\,
      Q => \gen_rd_b.doutb_reg\(2),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg[3]_i_1_n_0\,
      Q => \gen_rd_b.doutb_reg\(3),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg[4]_i_1_n_0\,
      Q => \gen_rd_b.doutb_reg\(4),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg[5]_i_1_n_0\,
      Q => \gen_rd_b.doutb_reg\(5),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg[6]_i_1_n_0\,
      Q => \gen_rd_b.doutb_reg\(6),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg[7]_i_1_n_0\,
      Q => \gen_rd_b.doutb_reg\(7),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg[8]_i_1_n_0\,
      Q => \gen_rd_b.doutb_reg\(8),
      R => '0'
    );
\gen_rd_b.doutb_reg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg[9]_i_1_n_0\,
      Q => \gen_rd_b.doutb_reg\(9),
      R => '0'
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg\(0),
      Q => \^doutb\(0),
      R => rsta
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg\(10),
      Q => \^doutb\(10),
      R => rsta
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg\(11),
      Q => \^doutb\(11),
      R => rsta
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg\(12),
      Q => \^doutb\(12),
      R => rsta
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg\(13),
      Q => \^doutb\(13),
      R => rsta
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg\(14),
      Q => \^doutb\(14),
      R => rsta
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg\(15),
      Q => \^doutb\(15),
      R => rsta
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg\(16),
      Q => \^doutb\(16),
      R => rsta
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg\(1),
      Q => \^doutb\(1),
      R => rsta
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg\(2),
      Q => \^doutb\(2),
      R => rsta
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg\(3),
      Q => \^doutb\(3),
      R => rsta
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg\(4),
      Q => \^doutb\(4),
      R => rsta
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg\(5),
      Q => \^doutb\(5),
      R => rsta
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg\(6),
      Q => \^doutb\(6),
      R => rsta
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg\(7),
      Q => \^doutb\(7),
      R => rsta
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg\(8),
      Q => \^doutb\(8),
      R => rsta
    );
\gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => clka,
      CE => '1',
      D => \gen_rd_b.doutb_reg\(9),
      Q => \^doutb\(9),
      R => rsta
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_FSM_iKinematics_FSMv2 is
  port (
    s00_axi_aresetn_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_add_mux_in2_reg[19]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_add_mux_in1_reg[19]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_mult_mux_in2_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \reg_mult_mux_in1_reg[19]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    stage2_fsm_out0 : out STD_LOGIC_VECTOR ( 19 downto 0 );
    stage2_fsm_out1 : out STD_LOGIC_VECTOR ( 19 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \reg_r_reg[19]_0\ : in STD_LOGIC;
    \STAGE2_REG0_reg[19]_0\ : in STD_LOGIC;
    s_mult : in STD_LOGIC_VECTOR ( 19 downto 0 );
    stage1_reg0 : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \FSM_sequential_fsm_state_reg[1]_0\ : in STD_LOGIC;
    \STAGE2_REG1_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_mult__57_carry_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_FSM_iKinematics_FSMv2 : entity is "FSM_iKinematics_FSMv2";
end design_1_axi_ikinematics_0_0_FSM_iKinematics_FSMv2;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_FSM_iKinematics_FSMv2 is
  signal FXP_Adder_n_0 : STD_LOGIC;
  signal FXP_Multiplier_n_21 : STD_LOGIC;
  signal FXP_Multiplier_n_22 : STD_LOGIC;
  signal FXP_Multiplier_n_23 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal add_mux_in1 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal add_mux_in2 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal add_out : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal fsm_next_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal in8 : STD_LOGIC_VECTOR ( 19 downto 3 );
  signal mult_mux_in2 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal mult_out : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal reg_add_mux_in1 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \^reg_add_mux_in1_reg[19]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal reg_add_mux_in2 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \reg_add_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \reg_add_reg_n_0_[17]\ : STD_LOGIC;
  signal \reg_add_reg_n_0_[18]\ : STD_LOGIC;
  signal \reg_add_reg_n_0_[19]\ : STD_LOGIC;
  signal \reg_mult_mux_in1[17]_i_2_n_0\ : STD_LOGIC;
  signal \reg_mult_mux_in1[17]_i_3_n_0\ : STD_LOGIC;
  signal \reg_mult_mux_in1[18]_i_2_n_0\ : STD_LOGIC;
  signal \reg_mult_mux_in1[18]_i_3_n_0\ : STD_LOGIC;
  signal \reg_mult_mux_in1[19]_i_2_n_0\ : STD_LOGIC;
  signal \reg_mult_mux_in1[19]_i_3_n_0\ : STD_LOGIC;
  signal \reg_mult_mux_in1_reg[17]_i_1_n_0\ : STD_LOGIC;
  signal \reg_mult_mux_in1_reg[18]_i_1_n_0\ : STD_LOGIC;
  signal \^reg_mult_mux_in1_reg[19]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \reg_mult_mux_in1_reg[19]_i_1_n_0\ : STD_LOGIC;
  signal reg_mult_mux_in2 : STD_LOGIC_VECTOR ( 19 downto 3 );
  signal \^reg_mult_mux_in2_reg[2]_0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \reg_mult_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_mult_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_mult_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_mult_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_mult_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_mult_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_mult_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_mult_reg_n_0_[16]\ : STD_LOGIC;
  signal \reg_mult_reg_n_0_[17]\ : STD_LOGIC;
  signal \reg_mult_reg_n_0_[18]\ : STD_LOGIC;
  signal \reg_mult_reg_n_0_[19]\ : STD_LOGIC;
  signal \reg_mult_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_mult_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_mult_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_mult_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_mult_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_mult_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_mult_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_mult_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_mult_reg_n_0_[9]\ : STD_LOGIC;
  signal reg_r : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^s00_axi_aresetn_0\ : STD_LOGIC;
  signal \NLW_reg_add_reg[19]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_reg_add_reg[19]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[0]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[1]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[2]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \FSM_sequential_fsm_state[3]_i_1\ : label is "soft_lutpair72";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[0]\ : label is "fsm_cal0:0011,fsm_wtc1:0100,fsm_wtc0:0010,fsm_cal4:1011,fsm_wtc5:1100,fsm_wtc4:1010,fsm_idle:0001,fsm_rset:0000,fsm_cal3:1001,fsm_cal2:0111,fsm_wtc3:1000,fsm_wtc2:0110,fsm_cal1:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[1]\ : label is "fsm_cal0:0011,fsm_wtc1:0100,fsm_wtc0:0010,fsm_cal4:1011,fsm_wtc5:1100,fsm_wtc4:1010,fsm_idle:0001,fsm_rset:0000,fsm_cal3:1001,fsm_cal2:0111,fsm_wtc3:1000,fsm_wtc2:0110,fsm_cal1:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[2]\ : label is "fsm_cal0:0011,fsm_wtc1:0100,fsm_wtc0:0010,fsm_cal4:1011,fsm_wtc5:1100,fsm_wtc4:1010,fsm_idle:0001,fsm_rset:0000,fsm_cal3:1001,fsm_cal2:0111,fsm_wtc3:1000,fsm_wtc2:0110,fsm_cal1:0101";
  attribute FSM_ENCODED_STATES of \FSM_sequential_fsm_state_reg[3]\ : label is "fsm_cal0:0011,fsm_wtc1:0100,fsm_wtc0:0010,fsm_cal4:1011,fsm_wtc5:1100,fsm_wtc4:1010,fsm_idle:0001,fsm_rset:0000,fsm_cal3:1001,fsm_cal2:0111,fsm_wtc3:1000,fsm_wtc2:0110,fsm_cal1:0101";
  attribute SOFT_HLUTNM of \reg_add_mux_in2[3]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \reg_add_mux_in2[9]_i_1\ : label is "soft_lutpair73";
begin
  Q(3 downto 0) <= \^q\(3 downto 0);
  \reg_add_mux_in1_reg[19]_0\(0) <= \^reg_add_mux_in1_reg[19]_0\(0);
  \reg_mult_mux_in1_reg[19]_0\(2 downto 0) <= \^reg_mult_mux_in1_reg[19]_0\(2 downto 0);
  \reg_mult_mux_in2_reg[2]_0\(2 downto 0) <= \^reg_mult_mux_in2_reg[2]_0\(2 downto 0);
  s00_axi_aresetn_0 <= \^s00_axi_aresetn_0\;
\FSM_sequential_fsm_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88FF89FF"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \FSM_sequential_fsm_state_reg[1]_0\,
      O => fsm_next_state(0)
    );
\FSM_sequential_fsm_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07700670"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \FSM_sequential_fsm_state_reg[1]_0\,
      O => fsm_next_state(1)
    );
\FSM_sequential_fsm_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3444"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => fsm_next_state(2)
    );
\FSM_sequential_fsm_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6222"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(2),
      I2 => \^q\(0),
      I3 => \^q\(1),
      O => fsm_next_state(3)
    );
\FSM_sequential_fsm_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(0),
      Q => \^q\(0),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_fsm_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(1),
      Q => \^q\(1),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_fsm_state_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(2),
      Q => \^q\(2),
      R => \^s00_axi_aresetn_0\
    );
\FSM_sequential_fsm_state_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fsm_next_state(3),
      Q => \^q\(3),
      R => \^s00_axi_aresetn_0\
    );
FXP_Adder: entity work.design_1_axi_ikinematics_0_0_fxp_adder_49
     port map (
      CO(0) => FXP_Adder_n_0,
      Q(19) => \^reg_add_mux_in1_reg[19]_0\(0),
      Q(18 downto 0) => reg_add_mux_in1(18 downto 0),
      \STAGE2_REG1_reg[0]\(0) => \reg_add_reg[19]_i_2_n_3\,
      \STAGE2_REG1_reg[18]\(0) => \STAGE2_REG1_reg[18]_0\(0),
      \_carry__3_0\(18 downto 0) => reg_add_mux_in2(18 downto 0),
      add_out(18 downto 0) => add_out(18 downto 0)
    );
FXP_Multiplier: entity work.design_1_axi_ikinematics_0_0_fxp_multiplier_50
     port map (
      A(19 downto 0) => mult_mux_in2(19 downto 0),
      DI(0) => DI(0),
      \FSM_sequential_fsm_state_reg[3]\ => FXP_Multiplier_n_21,
      \FSM_sequential_fsm_state_reg[3]_0\ => FXP_Multiplier_n_22,
      \FSM_sequential_fsm_state_reg[3]_1\ => FXP_Multiplier_n_23,
      Q(2 downto 0) => \^reg_mult_mux_in1_reg[19]_0\(2 downto 0),
      in8(16 downto 0) => in8(19 downto 3),
      mult_out(19 downto 0) => mult_out(19 downto 0),
      reg_r(19 downto 0) => reg_r(19 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0 => \^s00_axi_aresetn_0\,
      s_mult_0(19 downto 0) => s_mult(19 downto 0),
      s_mult_1 => \reg_mult_reg_n_0_[16]\,
      s_mult_10 => \reg_mult_reg_n_0_[7]\,
      s_mult_11 => \reg_mult_reg_n_0_[6]\,
      s_mult_12 => \reg_mult_reg_n_0_[5]\,
      s_mult_13 => \reg_mult_reg_n_0_[4]\,
      s_mult_14 => \reg_mult_reg_n_0_[3]\,
      s_mult_15 => \reg_mult_reg_n_0_[2]\,
      s_mult_16 => \reg_mult_reg_n_0_[1]\,
      s_mult_17 => \reg_mult_reg_n_0_[0]\,
      s_mult_18(3 downto 0) => \^q\(3 downto 0),
      s_mult_2 => \reg_mult_reg_n_0_[15]\,
      s_mult_3 => \reg_mult_reg_n_0_[14]\,
      s_mult_4 => \reg_mult_reg_n_0_[13]\,
      s_mult_5 => \reg_mult_reg_n_0_[12]\,
      s_mult_6 => \reg_mult_reg_n_0_[11]\,
      s_mult_7 => \reg_mult_reg_n_0_[10]\,
      s_mult_8 => \reg_mult_reg_n_0_[9]\,
      s_mult_9 => \reg_mult_reg_n_0_[8]\,
      \s_mult__0_carry__3_i_4_0\(19 downto 3) => reg_mult_mux_in2(19 downto 3),
      \s_mult__0_carry__3_i_4_0\(2 downto 0) => \^reg_mult_mux_in2_reg[2]_0\(2 downto 0),
      \s_mult__57_carry_i_4_0\(2 downto 0) => \s_mult__57_carry_i_4\(2 downto 0),
      stage1_reg0(16 downto 0) => stage1_reg0(16 downto 0)
    );
\STAGE2_REG0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => mult_out(0),
      Q => stage2_fsm_out0(0),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => mult_out(10),
      Q => stage2_fsm_out0(10),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => mult_out(11),
      Q => stage2_fsm_out0(11),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => mult_out(12),
      Q => stage2_fsm_out0(12),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => mult_out(13),
      Q => stage2_fsm_out0(13),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => mult_out(14),
      Q => stage2_fsm_out0(14),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => mult_out(15),
      Q => stage2_fsm_out0(15),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => mult_out(16),
      Q => stage2_fsm_out0(16),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => mult_out(17),
      Q => stage2_fsm_out0(17),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => mult_out(18),
      Q => stage2_fsm_out0(18),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => mult_out(19),
      Q => stage2_fsm_out0(19),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => mult_out(1),
      Q => stage2_fsm_out0(1),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => mult_out(2),
      Q => stage2_fsm_out0(2),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => mult_out(3),
      Q => stage2_fsm_out0(3),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => mult_out(4),
      Q => stage2_fsm_out0(4),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => mult_out(5),
      Q => stage2_fsm_out0(5),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => mult_out(6),
      Q => stage2_fsm_out0(6),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => mult_out(7),
      Q => stage2_fsm_out0(7),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => mult_out(8),
      Q => stage2_fsm_out0(8),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => mult_out(9),
      Q => stage2_fsm_out0(9),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => add_out(0),
      Q => stage2_fsm_out1(0),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => add_out(10),
      Q => stage2_fsm_out1(10),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => add_out(11),
      Q => stage2_fsm_out1(11),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => add_out(12),
      Q => stage2_fsm_out1(12),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => add_out(13),
      Q => stage2_fsm_out1(13),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => add_out(14),
      Q => stage2_fsm_out1(14),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => add_out(15),
      Q => stage2_fsm_out1(15),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => add_out(16),
      Q => stage2_fsm_out1(16),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => add_out(17),
      Q => stage2_fsm_out1(17),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => add_out(18),
      Q => stage2_fsm_out1(18),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => add_out(19),
      Q => stage2_fsm_out1(19),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => add_out(1),
      Q => stage2_fsm_out1(1),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => add_out(2),
      Q => stage2_fsm_out1(2),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => add_out(3),
      Q => stage2_fsm_out1(3),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => add_out(4),
      Q => stage2_fsm_out1(4),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => add_out(5),
      Q => stage2_fsm_out1(5),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => add_out(6),
      Q => stage2_fsm_out1(6),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => add_out(7),
      Q => stage2_fsm_out1(7),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => add_out(8),
      Q => stage2_fsm_out1(8),
      R => \^s00_axi_aresetn_0\
    );
\STAGE2_REG1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \STAGE2_REG0_reg[19]_0\,
      D => add_out(9),
      Q => stage2_fsm_out1(9),
      R => \^s00_axi_aresetn_0\
    );
\reg_add[19]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_add_reg[19]_i_2_n_3\,
      O => add_out(19)
    );
\reg_add_mux_in1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33388CCC00088000"
    )
        port map (
      I0 => reg_r(0),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \reg_mult_reg_n_0_[0]\,
      O => add_mux_in1(0)
    );
\reg_add_mux_in1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33388CCC00088000"
    )
        port map (
      I0 => reg_r(10),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \reg_mult_reg_n_0_[10]\,
      O => add_mux_in1(10)
    );
\reg_add_mux_in1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33388CCC00088000"
    )
        port map (
      I0 => reg_r(11),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \reg_mult_reg_n_0_[11]\,
      O => add_mux_in1(11)
    );
\reg_add_mux_in1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33388CCC00088000"
    )
        port map (
      I0 => reg_r(12),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \reg_mult_reg_n_0_[12]\,
      O => add_mux_in1(12)
    );
\reg_add_mux_in1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33388CCC00088000"
    )
        port map (
      I0 => reg_r(13),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \reg_mult_reg_n_0_[13]\,
      O => add_mux_in1(13)
    );
\reg_add_mux_in1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33388CCC00088000"
    )
        port map (
      I0 => reg_r(14),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \reg_mult_reg_n_0_[14]\,
      O => add_mux_in1(14)
    );
\reg_add_mux_in1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33388CCC00088000"
    )
        port map (
      I0 => reg_r(15),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \reg_mult_reg_n_0_[15]\,
      O => add_mux_in1(15)
    );
\reg_add_mux_in1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33388CCC00088000"
    )
        port map (
      I0 => reg_r(16),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \reg_mult_reg_n_0_[16]\,
      O => add_mux_in1(16)
    );
\reg_add_mux_in1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33388CCC00088000"
    )
        port map (
      I0 => reg_r(17),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \reg_mult_reg_n_0_[17]\,
      O => add_mux_in1(17)
    );
\reg_add_mux_in1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33388CCC00088000"
    )
        port map (
      I0 => reg_r(18),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \reg_mult_reg_n_0_[18]\,
      O => add_mux_in1(18)
    );
\reg_add_mux_in1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33388CCC00088000"
    )
        port map (
      I0 => reg_r(19),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \reg_mult_reg_n_0_[19]\,
      O => add_mux_in1(19)
    );
\reg_add_mux_in1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33388CCC00088000"
    )
        port map (
      I0 => reg_r(1),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \reg_mult_reg_n_0_[1]\,
      O => add_mux_in1(1)
    );
\reg_add_mux_in1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33388CCC00088000"
    )
        port map (
      I0 => reg_r(2),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \reg_mult_reg_n_0_[2]\,
      O => add_mux_in1(2)
    );
\reg_add_mux_in1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33388CCC00088000"
    )
        port map (
      I0 => reg_r(3),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \reg_mult_reg_n_0_[3]\,
      O => add_mux_in1(3)
    );
\reg_add_mux_in1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33388CCC00088000"
    )
        port map (
      I0 => reg_r(4),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \reg_mult_reg_n_0_[4]\,
      O => add_mux_in1(4)
    );
\reg_add_mux_in1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33388CCC00088000"
    )
        port map (
      I0 => reg_r(5),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \reg_mult_reg_n_0_[5]\,
      O => add_mux_in1(5)
    );
\reg_add_mux_in1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33388CCC00088000"
    )
        port map (
      I0 => reg_r(6),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \reg_mult_reg_n_0_[6]\,
      O => add_mux_in1(6)
    );
\reg_add_mux_in1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33388CCC00088000"
    )
        port map (
      I0 => reg_r(7),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \reg_mult_reg_n_0_[7]\,
      O => add_mux_in1(7)
    );
\reg_add_mux_in1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33388CCC00088000"
    )
        port map (
      I0 => reg_r(8),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \reg_mult_reg_n_0_[8]\,
      O => add_mux_in1(8)
    );
\reg_add_mux_in1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33388CCC00088000"
    )
        port map (
      I0 => reg_r(9),
      I1 => \^q\(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \^q\(2),
      I5 => \reg_mult_reg_n_0_[9]\,
      O => add_mux_in1(9)
    );
\reg_add_mux_in1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in1(0),
      Q => reg_add_mux_in1(0),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in1(10),
      Q => reg_add_mux_in1(10),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in1(11),
      Q => reg_add_mux_in1(11),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in1(12),
      Q => reg_add_mux_in1(12),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in1(13),
      Q => reg_add_mux_in1(13),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in1(14),
      Q => reg_add_mux_in1(14),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in1(15),
      Q => reg_add_mux_in1(15),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in1(16),
      Q => reg_add_mux_in1(16),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in1(17),
      Q => reg_add_mux_in1(17),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in1(18),
      Q => reg_add_mux_in1(18),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in1(19),
      Q => \^reg_add_mux_in1_reg[19]_0\(0),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in1(1),
      Q => reg_add_mux_in1(1),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in1(2),
      Q => reg_add_mux_in1(2),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in1(3),
      Q => reg_add_mux_in1(3),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in1(4),
      Q => reg_add_mux_in1(4),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in1(5),
      Q => reg_add_mux_in1(5),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in1(6),
      Q => reg_add_mux_in1(6),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in1(7),
      Q => reg_add_mux_in1(7),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in1(8),
      Q => reg_add_mux_in1(8),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in1(9),
      Q => reg_add_mux_in1(9),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in2[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"646262C8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => in8(3),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => add_mux_in2(0)
    );
\reg_add_mux_in2[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20080808"
    )
        port map (
      I0 => in8(13),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => add_mux_in2(10)
    );
\reg_add_mux_in2[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"646262C8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => in8(14),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => add_mux_in2(11)
    );
\reg_add_mux_in2[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"646262C8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => in8(15),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => add_mux_in2(12)
    );
\reg_add_mux_in2[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"646262C8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => in8(16),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => add_mux_in2(13)
    );
\reg_add_mux_in2[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"646262C8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => in8(17),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => add_mux_in2(14)
    );
\reg_add_mux_in2[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"646262C8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => in8(18),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => add_mux_in2(15)
    );
\reg_add_mux_in2[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"646262C8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => in8(19),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => add_mux_in2(16)
    );
\reg_add_mux_in2[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"646262C8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \reg_add_reg_n_0_[17]\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => add_mux_in2(17)
    );
\reg_add_mux_in2[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"646262C8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \reg_add_reg_n_0_[18]\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => add_mux_in2(18)
    );
\reg_add_mux_in2[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"646262C8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => \reg_add_reg_n_0_[19]\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => add_mux_in2(19)
    );
\reg_add_mux_in2[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20080808"
    )
        port map (
      I0 => in8(4),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => add_mux_in2(1)
    );
\reg_add_mux_in2[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"646262C8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => in8(5),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => add_mux_in2(2)
    );
\reg_add_mux_in2[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E067000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => in8(6),
      I4 => \^q\(2),
      O => add_mux_in2(3)
    );
\reg_add_mux_in2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"646262C8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => in8(7),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => add_mux_in2(4)
    );
\reg_add_mux_in2[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"646262C8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => in8(8),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => add_mux_in2(5)
    );
\reg_add_mux_in2[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"646262C8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => in8(9),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => add_mux_in2(6)
    );
\reg_add_mux_in2[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"646262C8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      I2 => in8(10),
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => add_mux_in2(7)
    );
\reg_add_mux_in2[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20080808"
    )
        port map (
      I0 => in8(11),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \^q\(0),
      I4 => \^q\(1),
      O => add_mux_in2(8)
    );
\reg_add_mux_in2[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E067000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^q\(3),
      I3 => in8(12),
      I4 => \^q\(2),
      O => add_mux_in2(9)
    );
\reg_add_mux_in2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in2(0),
      Q => reg_add_mux_in2(0),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in2(10),
      Q => reg_add_mux_in2(10),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in2(11),
      Q => reg_add_mux_in2(11),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in2(12),
      Q => reg_add_mux_in2(12),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in2(13),
      Q => reg_add_mux_in2(13),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in2(14),
      Q => reg_add_mux_in2(14),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in2(15),
      Q => reg_add_mux_in2(15),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in2(16),
      Q => reg_add_mux_in2(16),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in2(17),
      Q => reg_add_mux_in2(17),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in2(18),
      Q => reg_add_mux_in2(18),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in2(19),
      Q => \reg_add_mux_in2_reg[19]_0\(0),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in2(1),
      Q => reg_add_mux_in2(1),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in2(2),
      Q => reg_add_mux_in2(2),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in2(3),
      Q => reg_add_mux_in2(3),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in2(4),
      Q => reg_add_mux_in2(4),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in2(5),
      Q => reg_add_mux_in2(5),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in2(6),
      Q => reg_add_mux_in2(6),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in2(7),
      Q => reg_add_mux_in2(7),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in2(8),
      Q => reg_add_mux_in2(8),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_mux_in2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_mux_in2(9),
      Q => reg_add_mux_in2(9),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_out(0),
      Q => in8(3),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_out(10),
      Q => in8(13),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_out(11),
      Q => in8(14),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_out(12),
      Q => in8(15),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_out(13),
      Q => in8(16),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_out(14),
      Q => in8(17),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_out(15),
      Q => in8(18),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_out(16),
      Q => in8(19),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_out(17),
      Q => \reg_add_reg_n_0_[17]\,
      R => \^s00_axi_aresetn_0\
    );
\reg_add_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_out(18),
      Q => \reg_add_reg_n_0_[18]\,
      R => \^s00_axi_aresetn_0\
    );
\reg_add_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_out(19),
      Q => \reg_add_reg_n_0_[19]\,
      R => \^s00_axi_aresetn_0\
    );
\reg_add_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => FXP_Adder_n_0,
      CO(3 downto 1) => \NLW_reg_add_reg[19]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \reg_add_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_reg_add_reg[19]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\reg_add_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_out(1),
      Q => in8(4),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_out(2),
      Q => in8(5),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_out(3),
      Q => in8(6),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_out(4),
      Q => in8(7),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_out(5),
      Q => in8(8),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_out(6),
      Q => in8(9),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_out(7),
      Q => in8(10),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_out(8),
      Q => in8(11),
      R => \^s00_axi_aresetn_0\
    );
\reg_add_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => add_out(9),
      Q => in8(12),
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_mux_in1[17]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => reg_r(17),
      I1 => FXP_Multiplier_n_23,
      I2 => \reg_mult_reg_n_0_[17]\,
      I3 => FXP_Multiplier_n_22,
      I4 => stage1_reg0(17),
      O => \reg_mult_mux_in1[17]_i_2_n_0\
    );
\reg_mult_mux_in1[17]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => in8(17),
      I1 => FXP_Multiplier_n_22,
      I2 => \reg_add_reg_n_0_[17]\,
      I3 => FXP_Multiplier_n_23,
      I4 => s_mult(17),
      O => \reg_mult_mux_in1[17]_i_3_n_0\
    );
\reg_mult_mux_in1[18]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => reg_r(18),
      I1 => FXP_Multiplier_n_23,
      I2 => \reg_mult_reg_n_0_[18]\,
      I3 => FXP_Multiplier_n_22,
      I4 => stage1_reg0(18),
      O => \reg_mult_mux_in1[18]_i_2_n_0\
    );
\reg_mult_mux_in1[18]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => in8(18),
      I1 => FXP_Multiplier_n_22,
      I2 => \reg_add_reg_n_0_[18]\,
      I3 => FXP_Multiplier_n_23,
      I4 => s_mult(18),
      O => \reg_mult_mux_in1[18]_i_3_n_0\
    );
\reg_mult_mux_in1[19]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => reg_r(19),
      I1 => FXP_Multiplier_n_23,
      I2 => \reg_mult_reg_n_0_[19]\,
      I3 => FXP_Multiplier_n_22,
      I4 => stage1_reg0(19),
      O => \reg_mult_mux_in1[19]_i_2_n_0\
    );
\reg_mult_mux_in1[19]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => in8(19),
      I1 => FXP_Multiplier_n_22,
      I2 => \reg_add_reg_n_0_[19]\,
      I3 => FXP_Multiplier_n_23,
      I4 => s_mult(19),
      O => \reg_mult_mux_in1[19]_i_3_n_0\
    );
\reg_mult_mux_in1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_mult_mux_in1_reg[17]_i_1_n_0\,
      Q => \^reg_mult_mux_in1_reg[19]_0\(0),
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_mux_in1_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_mult_mux_in1[17]_i_2_n_0\,
      I1 => \reg_mult_mux_in1[17]_i_3_n_0\,
      O => \reg_mult_mux_in1_reg[17]_i_1_n_0\,
      S => FXP_Multiplier_n_21
    );
\reg_mult_mux_in1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_mult_mux_in1_reg[18]_i_1_n_0\,
      Q => \^reg_mult_mux_in1_reg[19]_0\(1),
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_mux_in1_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_mult_mux_in1[18]_i_2_n_0\,
      I1 => \reg_mult_mux_in1[18]_i_3_n_0\,
      O => \reg_mult_mux_in1_reg[18]_i_1_n_0\,
      S => FXP_Multiplier_n_21
    );
\reg_mult_mux_in1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_mult_mux_in1_reg[19]_i_1_n_0\,
      Q => \^reg_mult_mux_in1_reg[19]_0\(2),
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_mux_in1_reg[19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_mult_mux_in1[19]_i_2_n_0\,
      I1 => \reg_mult_mux_in1[19]_i_3_n_0\,
      O => \reg_mult_mux_in1_reg[19]_i_1_n_0\,
      S => FXP_Multiplier_n_21
    );
\reg_mult_mux_in2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_mux_in2(0),
      Q => \^reg_mult_mux_in2_reg[2]_0\(0),
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_mux_in2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_mux_in2(10),
      Q => reg_mult_mux_in2(10),
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_mux_in2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_mux_in2(11),
      Q => reg_mult_mux_in2(11),
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_mux_in2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_mux_in2(12),
      Q => reg_mult_mux_in2(12),
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_mux_in2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_mux_in2(13),
      Q => reg_mult_mux_in2(13),
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_mux_in2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_mux_in2(14),
      Q => reg_mult_mux_in2(14),
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_mux_in2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_mux_in2(15),
      Q => reg_mult_mux_in2(15),
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_mux_in2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_mux_in2(16),
      Q => reg_mult_mux_in2(16),
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_mux_in2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_mux_in2(17),
      Q => reg_mult_mux_in2(17),
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_mux_in2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_mux_in2(18),
      Q => reg_mult_mux_in2(18),
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_mux_in2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_mux_in2(19),
      Q => reg_mult_mux_in2(19),
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_mux_in2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_mux_in2(1),
      Q => \^reg_mult_mux_in2_reg[2]_0\(1),
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_mux_in2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_mux_in2(2),
      Q => \^reg_mult_mux_in2_reg[2]_0\(2),
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_mux_in2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_mux_in2(3),
      Q => reg_mult_mux_in2(3),
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_mux_in2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_mux_in2(4),
      Q => reg_mult_mux_in2(4),
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_mux_in2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_mux_in2(5),
      Q => reg_mult_mux_in2(5),
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_mux_in2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_mux_in2(6),
      Q => reg_mult_mux_in2(6),
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_mux_in2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_mux_in2(7),
      Q => reg_mult_mux_in2(7),
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_mux_in2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_mux_in2(8),
      Q => reg_mult_mux_in2(8),
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_mux_in2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_mux_in2(9),
      Q => reg_mult_mux_in2(9),
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_out(0),
      Q => \reg_mult_reg_n_0_[0]\,
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_out(10),
      Q => \reg_mult_reg_n_0_[10]\,
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_out(11),
      Q => \reg_mult_reg_n_0_[11]\,
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_out(12),
      Q => \reg_mult_reg_n_0_[12]\,
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_out(13),
      Q => \reg_mult_reg_n_0_[13]\,
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_out(14),
      Q => \reg_mult_reg_n_0_[14]\,
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_out(15),
      Q => \reg_mult_reg_n_0_[15]\,
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_out(16),
      Q => \reg_mult_reg_n_0_[16]\,
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_out(17),
      Q => \reg_mult_reg_n_0_[17]\,
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_out(18),
      Q => \reg_mult_reg_n_0_[18]\,
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_out(19),
      Q => \reg_mult_reg_n_0_[19]\,
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_out(1),
      Q => \reg_mult_reg_n_0_[1]\,
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_out(2),
      Q => \reg_mult_reg_n_0_[2]\,
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_out(3),
      Q => \reg_mult_reg_n_0_[3]\,
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_out(4),
      Q => \reg_mult_reg_n_0_[4]\,
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_out(5),
      Q => \reg_mult_reg_n_0_[5]\,
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_out(6),
      Q => \reg_mult_reg_n_0_[6]\,
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_out(7),
      Q => \reg_mult_reg_n_0_[7]\,
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_out(8),
      Q => \reg_mult_reg_n_0_[8]\,
      R => \^s00_axi_aresetn_0\
    );
\reg_mult_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mult_out(9),
      Q => \reg_mult_reg_n_0_[9]\,
      R => \^s00_axi_aresetn_0\
    );
\reg_r_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_r_reg[19]_0\,
      D => mult_out(0),
      Q => reg_r(0),
      R => \^s00_axi_aresetn_0\
    );
\reg_r_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_r_reg[19]_0\,
      D => mult_out(10),
      Q => reg_r(10),
      R => \^s00_axi_aresetn_0\
    );
\reg_r_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_r_reg[19]_0\,
      D => mult_out(11),
      Q => reg_r(11),
      R => \^s00_axi_aresetn_0\
    );
\reg_r_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_r_reg[19]_0\,
      D => mult_out(12),
      Q => reg_r(12),
      R => \^s00_axi_aresetn_0\
    );
\reg_r_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_r_reg[19]_0\,
      D => mult_out(13),
      Q => reg_r(13),
      R => \^s00_axi_aresetn_0\
    );
\reg_r_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_r_reg[19]_0\,
      D => mult_out(14),
      Q => reg_r(14),
      R => \^s00_axi_aresetn_0\
    );
\reg_r_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_r_reg[19]_0\,
      D => mult_out(15),
      Q => reg_r(15),
      R => \^s00_axi_aresetn_0\
    );
\reg_r_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_r_reg[19]_0\,
      D => mult_out(16),
      Q => reg_r(16),
      R => \^s00_axi_aresetn_0\
    );
\reg_r_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_r_reg[19]_0\,
      D => mult_out(17),
      Q => reg_r(17),
      R => \^s00_axi_aresetn_0\
    );
\reg_r_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_r_reg[19]_0\,
      D => mult_out(18),
      Q => reg_r(18),
      R => \^s00_axi_aresetn_0\
    );
\reg_r_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_r_reg[19]_0\,
      D => mult_out(19),
      Q => reg_r(19),
      R => \^s00_axi_aresetn_0\
    );
\reg_r_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_r_reg[19]_0\,
      D => mult_out(1),
      Q => reg_r(1),
      R => \^s00_axi_aresetn_0\
    );
\reg_r_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_r_reg[19]_0\,
      D => mult_out(2),
      Q => reg_r(2),
      R => \^s00_axi_aresetn_0\
    );
\reg_r_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_r_reg[19]_0\,
      D => mult_out(3),
      Q => reg_r(3),
      R => \^s00_axi_aresetn_0\
    );
\reg_r_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_r_reg[19]_0\,
      D => mult_out(4),
      Q => reg_r(4),
      R => \^s00_axi_aresetn_0\
    );
\reg_r_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_r_reg[19]_0\,
      D => mult_out(5),
      Q => reg_r(5),
      R => \^s00_axi_aresetn_0\
    );
\reg_r_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_r_reg[19]_0\,
      D => mult_out(6),
      Q => reg_r(6),
      R => \^s00_axi_aresetn_0\
    );
\reg_r_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_r_reg[19]_0\,
      D => mult_out(7),
      Q => reg_r(7),
      R => \^s00_axi_aresetn_0\
    );
\reg_r_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_r_reg[19]_0\,
      D => mult_out(8),
      Q => reg_r(8),
      R => \^s00_axi_aresetn_0\
    );
\reg_r_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_r_reg[19]_0\,
      D => mult_out(9),
      Q => reg_r(9),
      R => \^s00_axi_aresetn_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_cordic_c_exp is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \s_mult__0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \stage3_reg1_reg[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_xin_reg[19]_0\ : out STD_LOGIC;
    I122 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in_1 : out STD_LOGIC;
    \iteration_reg[1]_0\ : out STD_LOGIC;
    \iteration_reg[1]_1\ : out STD_LOGIC;
    stage4_sub_out : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \reg_yin[8]_i_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin[8]_i_6_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_yin[12]_i_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \i___167_i_1_0\ : in STD_LOGIC;
    \i___167_i_1_1\ : in STD_LOGIC;
    \reg_zin_reg[0]_0\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    doutb : in STD_LOGIC_VECTOR ( 16 downto 0 );
    stage4_mult_out : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \reg_xin_reg[19]_1\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \FSM_onehot_state_reg[1]_0\ : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_xin_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Z_OUT_reg[18]_inv_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_cordic_c_exp : entity is "cordic_c_exp";
end design_1_axi_ikinematics_0_0_cordic_c_exp;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_cordic_c_exp is
  signal \^di\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \FSM_onehot_state[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[4]\ : STD_LOGIC;
  signal FXP_X_ADDER_n_0 : STD_LOGIC;
  signal FXP_X_ADDER_n_10 : STD_LOGIC;
  signal FXP_X_ADDER_n_11 : STD_LOGIC;
  signal FXP_X_ADDER_n_12 : STD_LOGIC;
  signal FXP_X_ADDER_n_13 : STD_LOGIC;
  signal FXP_X_ADDER_n_14 : STD_LOGIC;
  signal FXP_X_ADDER_n_15 : STD_LOGIC;
  signal FXP_X_ADDER_n_16 : STD_LOGIC;
  signal FXP_X_ADDER_n_17 : STD_LOGIC;
  signal FXP_X_ADDER_n_18 : STD_LOGIC;
  signal FXP_X_ADDER_n_19 : STD_LOGIC;
  signal FXP_X_ADDER_n_2 : STD_LOGIC;
  signal FXP_X_ADDER_n_20 : STD_LOGIC;
  signal FXP_X_ADDER_n_3 : STD_LOGIC;
  signal FXP_X_ADDER_n_4 : STD_LOGIC;
  signal FXP_X_ADDER_n_5 : STD_LOGIC;
  signal FXP_X_ADDER_n_6 : STD_LOGIC;
  signal FXP_X_ADDER_n_7 : STD_LOGIC;
  signal FXP_X_ADDER_n_8 : STD_LOGIC;
  signal FXP_X_ADDER_n_9 : STD_LOGIC;
  signal FXP_Y_ADDER_n_20 : STD_LOGIC;
  signal FXP_Z_ADDER_n_20 : STD_LOGIC;
  signal \^i122\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \S4_SUB2/p_1_in\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \S4_SUB2/s_add\ : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \Z_OUT[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \Z_OUT[10]_inv_i_1_n_0\ : STD_LOGIC;
  signal \Z_OUT[11]_inv_i_1_n_0\ : STD_LOGIC;
  signal \Z_OUT[12]_inv_i_1_n_0\ : STD_LOGIC;
  signal \Z_OUT[13]_inv_i_1_n_0\ : STD_LOGIC;
  signal \Z_OUT[14]_inv_i_1_n_0\ : STD_LOGIC;
  signal \Z_OUT[15]_inv_i_1_n_0\ : STD_LOGIC;
  signal \Z_OUT[16]_inv_i_1_n_0\ : STD_LOGIC;
  signal \Z_OUT[17]_inv_i_1_n_0\ : STD_LOGIC;
  signal \Z_OUT[18]_inv_i_1_n_0\ : STD_LOGIC;
  signal \Z_OUT[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \Z_OUT[19]_i_2__0_n_0\ : STD_LOGIC;
  signal \Z_OUT[1]_inv_i_1_n_0\ : STD_LOGIC;
  signal \Z_OUT[2]_inv_i_1_n_0\ : STD_LOGIC;
  signal \Z_OUT[3]_inv_i_1_n_0\ : STD_LOGIC;
  signal \Z_OUT[4]_inv_i_1_n_0\ : STD_LOGIC;
  signal \Z_OUT[5]_inv_i_1_n_0\ : STD_LOGIC;
  signal \Z_OUT[6]_inv_i_1_n_0\ : STD_LOGIC;
  signal \Z_OUT[7]_inv_i_1_n_0\ : STD_LOGIC;
  signal \Z_OUT[8]_inv_i_1_n_0\ : STD_LOGIC;
  signal \Z_OUT[9]_inv_i_1_n_0\ : STD_LOGIC;
  signal \i___167_i_1_n_2\ : STD_LOGIC;
  signal \i___167_i_1_n_3\ : STD_LOGIC;
  signal \i___167_i_2_n_0\ : STD_LOGIC;
  signal \i___167_i_2_n_1\ : STD_LOGIC;
  signal \i___167_i_2_n_2\ : STD_LOGIC;
  signal \i___167_i_2_n_3\ : STD_LOGIC;
  signal \i___167_i_3_n_0\ : STD_LOGIC;
  signal \i___167_i_4_n_0\ : STD_LOGIC;
  signal \i___167_i_5_n_0\ : STD_LOGIC;
  signal \i___167_i_6_n_0\ : STD_LOGIC;
  signal \i___167_i_7_n_0\ : STD_LOGIC;
  signal \i___167_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_10__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_11__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_12__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_13_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__12_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__12_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__12_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__13_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_9__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_10__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_11__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__12_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__12_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__12_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__12_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_9__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__13_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__13_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__12_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__12_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_7__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_8__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_9_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__12_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_5__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_9_n_0\ : STD_LOGIC;
  signal \i__carry_i_10__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_11__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_12__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_13__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_14__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_15__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_16__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_17__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_18__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__13_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__2_n_0\ : STD_LOGIC;
  signal iteration : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal nextiter : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal reg_lutout : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal reg_xin : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \reg_xin[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \^reg_xin_reg[19]_0\ : STD_LOGIC;
  signal \reg_xin_reg[19]_i_2__2_n_3\ : STD_LOGIC;
  signal reg_yin : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \reg_yin[0]_i_1__3_n_0\ : STD_LOGIC;
  signal \reg_yin[10]_i_1__3_n_0\ : STD_LOGIC;
  signal \reg_yin[11]_i_1__3_n_0\ : STD_LOGIC;
  signal \reg_yin[12]_i_1__3_n_0\ : STD_LOGIC;
  signal \reg_yin[13]_i_1__3_n_0\ : STD_LOGIC;
  signal \reg_yin[14]_i_1__3_n_0\ : STD_LOGIC;
  signal \reg_yin[15]_i_1__3_n_0\ : STD_LOGIC;
  signal \reg_yin[16]_i_1__3_n_0\ : STD_LOGIC;
  signal \reg_yin[17]_i_1__3_n_0\ : STD_LOGIC;
  signal \reg_yin[18]_i_1__3_n_0\ : STD_LOGIC;
  signal \reg_yin[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \reg_yin[1]_i_1__3_n_0\ : STD_LOGIC;
  signal \reg_yin[2]_i_1__3_n_0\ : STD_LOGIC;
  signal \reg_yin[3]_i_1__3_n_0\ : STD_LOGIC;
  signal \reg_yin[4]_i_1__3_n_0\ : STD_LOGIC;
  signal \reg_yin[5]_i_1__3_n_0\ : STD_LOGIC;
  signal \reg_yin[6]_i_1__3_n_0\ : STD_LOGIC;
  signal \reg_yin[7]_i_1__3_n_0\ : STD_LOGIC;
  signal \reg_yin[8]_i_1__3_n_0\ : STD_LOGIC;
  signal \reg_yin[9]_i_1__3_n_0\ : STD_LOGIC;
  signal \reg_yin_reg[19]_i_3_n_3\ : STD_LOGIC;
  signal \reg_zin[0]_i_1__1_n_0\ : STD_LOGIC;
  signal \reg_zin[10]_i_1__1_n_0\ : STD_LOGIC;
  signal \reg_zin[11]_i_1__1_n_0\ : STD_LOGIC;
  signal \reg_zin[12]_i_1__1_n_0\ : STD_LOGIC;
  signal \reg_zin[13]_i_1__1_n_0\ : STD_LOGIC;
  signal \reg_zin[14]_i_1__1_n_0\ : STD_LOGIC;
  signal \reg_zin[15]_i_1__1_n_0\ : STD_LOGIC;
  signal \reg_zin[16]_i_1__1_n_0\ : STD_LOGIC;
  signal \reg_zin[17]_i_1__1_n_0\ : STD_LOGIC;
  signal \reg_zin[18]_i_1__1_n_0\ : STD_LOGIC;
  signal \reg_zin[19]_i_1__1_n_0\ : STD_LOGIC;
  signal \reg_zin[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \reg_zin[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \reg_zin[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \reg_zin[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \reg_zin[5]_i_1__1_n_0\ : STD_LOGIC;
  signal \reg_zin[6]_i_1__1_n_0\ : STD_LOGIC;
  signal \reg_zin[7]_i_1__1_n_0\ : STD_LOGIC;
  signal \reg_zin[8]_i_1__1_n_0\ : STD_LOGIC;
  signal \reg_zin[9]_i_1__1_n_0\ : STD_LOGIC;
  signal \reg_zin_reg[19]_i_2__1_n_3\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[16]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[17]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[18]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[9]\ : STD_LOGIC;
  signal s_add : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal s_add_0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal stage4_c3_zout : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \stage4_reg2_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \stage4_reg2_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \stage4_reg2_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \stage4_reg2_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \stage4_reg2_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \stage4_reg2_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \stage4_reg2_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \stage4_reg2_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \stage4_reg2_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \stage4_reg2_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \stage4_reg2_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \stage4_reg2_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \stage4_reg2_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \stage4_reg2_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \stage4_reg2_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \stage4_reg2_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \stage4_reg2_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \stage4_reg2_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \stage4_reg2_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \NLW_i___167_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_i___167_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_reg_xin_reg[19]_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_reg_xin_reg[19]_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_reg_yin_reg[19]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_reg_yin_reg[19]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_reg_zin_reg[19]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_reg_zin_reg[19]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage4_reg2_reg[19]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_stage4_reg2_reg[19]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1__3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1__3\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_1__0\ : label is "soft_lutpair125";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute SOFT_HLUTNM of \Z_OUT[0]_i_1__1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \Z_OUT[10]_inv_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \Z_OUT[11]_inv_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \Z_OUT[12]_inv_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \Z_OUT[13]_inv_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \Z_OUT[14]_inv_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \Z_OUT[15]_inv_i_1\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \Z_OUT[16]_inv_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \Z_OUT[17]_inv_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \Z_OUT[18]_inv_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \Z_OUT[19]_i_2__0\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \Z_OUT[1]_inv_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \Z_OUT[2]_inv_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \Z_OUT[3]_inv_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \Z_OUT[4]_inv_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \Z_OUT[5]_inv_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \Z_OUT[6]_inv_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \Z_OUT[7]_inv_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \Z_OUT[8]_inv_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \Z_OUT[9]_inv_i_1\ : label is "soft_lutpair139";
  attribute HLUTNM : string;
  attribute HLUTNM of \i___165_i_1\ : label is "lutpair0";
  attribute HLUTNM of \i___166_i_1\ : label is "lutpair1";
  attribute SOFT_HLUTNM of \i__carry__0_i_7__1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \i__carry__0_i_8__1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \i__carry__1_i_7__1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \i__carry__2_i_6__1\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \i__carry__2_i_7__1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \i__carry__2_i_8__1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \i__carry__3_i_7\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \i__carry__3_i_9\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \i__carry_i_10__2\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \i__carry_i_8__2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \iteration[0]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \iteration[1]_i_1__3\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \iteration[2]_i_1__3\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \iteration[3]_i_1__3\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \reg_xin[19]_i_1__2\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \reg_zin[11]_i_1__1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \reg_zin[19]_i_1__1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \stage4_reg2[0]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \stage4_reg2[10]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \stage4_reg2[11]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \stage4_reg2[12]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \stage4_reg2[13]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \stage4_reg2[14]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \stage4_reg2[15]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \stage4_reg2[16]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \stage4_reg2[17]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \stage4_reg2[18]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \stage4_reg2[19]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \stage4_reg2[1]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \stage4_reg2[2]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \stage4_reg2[3]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \stage4_reg2[4]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \stage4_reg2[5]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \stage4_reg2[6]_i_1\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \stage4_reg2[7]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \stage4_reg2[8]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \stage4_reg2[9]_i_1\ : label is "soft_lutpair148";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \stage4_reg2_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stage4_reg2_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stage4_reg2_reg[19]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stage4_reg2_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stage4_reg2_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  DI(1 downto 0) <= \^di\(1 downto 0);
  I122(0) <= \^i122\(0);
  Q(0) <= \^q\(0);
  \reg_xin_reg[19]_0\ <= \^reg_xin_reg[19]_0\;
\FSM_onehot_state[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFBA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_state_reg[1]_0\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      O => \FSM_onehot_state[1]_i_1__3_n_0\
    );
\FSM_onehot_state[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg[1]_0\,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      O => \FSM_onehot_state[2]_i_1__3_n_0\
    );
\FSM_onehot_state[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2AAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \^q\(0),
      I2 => iteration(1),
      I3 => iteration(2),
      I4 => iteration(3),
      I5 => \FSM_onehot_state_reg_n_0_[2]\,
      O => \FSM_onehot_state[3]_i_1__3_n_0\
    );
\FSM_onehot_state[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => iteration(1),
      I1 => iteration(3),
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => iteration(2),
      I4 => \^q\(0),
      O => \FSM_onehot_state[4]_i_1__0_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => \reg_zin_reg[0]_0\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1__3_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      R => \reg_zin_reg[0]_0\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1__3_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => \reg_zin_reg[0]_0\
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1__3_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[3]\,
      R => \reg_zin_reg[0]_0\
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[4]_i_1__0_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[4]\,
      R => \reg_zin_reg[0]_0\
    );
FXP_X_ADDER: entity work.design_1_axi_ikinematics_0_0_fxp_adder_40
     port map (
      CO(0) => FXP_X_ADDER_n_0,
      \FSM_onehot_state_reg[3]\ => FXP_X_ADDER_n_2,
      \FSM_onehot_state_reg[3]_0\ => FXP_X_ADDER_n_3,
      \FSM_onehot_state_reg[3]_1\ => FXP_X_ADDER_n_4,
      \FSM_onehot_state_reg[3]_10\ => FXP_X_ADDER_n_13,
      \FSM_onehot_state_reg[3]_11\ => FXP_X_ADDER_n_14,
      \FSM_onehot_state_reg[3]_12\ => FXP_X_ADDER_n_15,
      \FSM_onehot_state_reg[3]_13\ => FXP_X_ADDER_n_16,
      \FSM_onehot_state_reg[3]_14\ => FXP_X_ADDER_n_17,
      \FSM_onehot_state_reg[3]_15\ => FXP_X_ADDER_n_18,
      \FSM_onehot_state_reg[3]_16\ => FXP_X_ADDER_n_19,
      \FSM_onehot_state_reg[3]_17\ => FXP_X_ADDER_n_20,
      \FSM_onehot_state_reg[3]_2\ => FXP_X_ADDER_n_5,
      \FSM_onehot_state_reg[3]_3\ => FXP_X_ADDER_n_6,
      \FSM_onehot_state_reg[3]_4\ => FXP_X_ADDER_n_7,
      \FSM_onehot_state_reg[3]_5\ => FXP_X_ADDER_n_8,
      \FSM_onehot_state_reg[3]_6\ => FXP_X_ADDER_n_9,
      \FSM_onehot_state_reg[3]_7\ => FXP_X_ADDER_n_10,
      \FSM_onehot_state_reg[3]_8\ => FXP_X_ADDER_n_11,
      \FSM_onehot_state_reg[3]_9\ => FXP_X_ADDER_n_12,
      Q(3 downto 1) => iteration(3 downto 1),
      Q(0) => \^q\(0),
      \_inferred__1/i__carry__3_0\ => \^reg_xin_reg[19]_0\,
      \iteration_reg[1]\ => \iteration_reg[1]_1\,
      reg_xin(18 downto 0) => reg_xin(18 downto 0),
      \reg_xin_reg[0]\(0) => \reg_xin_reg[0]_0\(0),
      \reg_xin_reg[18]\(1) => \FSM_onehot_state_reg_n_0_[4]\,
      \reg_xin_reg[18]\(0) => \FSM_onehot_state_reg_n_0_[3]\,
      \reg_xin_reg[18]_0\(0) => \reg_xin_reg[19]_i_2__2_n_3\,
      \reg_xin_reg[18]_1\(18 downto 0) => \reg_xin_reg[19]_1\(18 downto 0),
      \reg_xin_reg[3]\ => \^i122\(0),
      reg_yin(18 downto 0) => reg_yin(18 downto 0)
    );
FXP_Y_ADDER: entity work.design_1_axi_ikinematics_0_0_fxp_adder_41
     port map (
      CO(0) => FXP_Y_ADDER_n_20,
      DI(0) => \i__carry__3_i_1__3_n_0\,
      S(3) => \i__carry_i_2__13_n_0\,
      S(2) => \i__carry_i_3__13_n_0\,
      S(1) => \i__carry_i_4__13_n_0\,
      S(0) => \i__carry_i_5__2_n_0\,
      reg_yin(18 downto 0) => reg_yin(18 downto 0),
      \reg_yin_reg[11]\(3) => \i__carry__1_i_1__12_n_0\,
      \reg_yin_reg[11]\(2) => \i__carry__1_i_2__12_n_0\,
      \reg_yin_reg[11]\(1) => \i__carry__1_i_3__12_n_0\,
      \reg_yin_reg[11]\(0) => \i__carry__1_i_4__12_n_0\,
      \reg_yin_reg[15]\(3) => \i__carry__2_i_1__13_n_0\,
      \reg_yin_reg[15]\(2) => \i__carry__2_i_2__13_n_0\,
      \reg_yin_reg[15]\(1) => \i__carry__2_i_3__12_n_0\,
      \reg_yin_reg[15]\(0) => \i__carry__2_i_4__12_n_0\,
      \reg_yin_reg[18]\(3) => \reg_yin_reg[18]_0\(0),
      \reg_yin_reg[18]\(2) => \i__carry__3_i_2__2_n_0\,
      \reg_yin_reg[18]\(1) => \i__carry__3_i_3__2_n_0\,
      \reg_yin_reg[18]\(0) => \i__carry__3_i_4__12_n_0\,
      \reg_yin_reg[3]\ => \i__carry_i_1__2_n_0\,
      \reg_yin_reg[7]\(3) => \i__carry__0_i_1__12_n_0\,
      \reg_yin_reg[7]\(2) => \i__carry__0_i_2__12_n_0\,
      \reg_yin_reg[7]\(1) => \i__carry__0_i_3__12_n_0\,
      \reg_yin_reg[7]\(0) => \i__carry__0_i_4__13_n_0\,
      s_add(19 downto 0) => s_add(19 downto 0)
    );
FXP_Z_ADDER: entity work.design_1_axi_ikinematics_0_0_fxp_adder_42
     port map (
      CO(0) => FXP_Z_ADDER_n_20,
      DI(3) => \reg_zin_reg_n_0_[3]\,
      DI(2) => \reg_zin_reg_n_0_[2]\,
      DI(1) => \reg_zin_reg_n_0_[1]\,
      DI(0) => \reg_zin_reg_n_0_[0]\,
      S(3) => \i__carry_i_1__3_n_0\,
      S(2) => \i__carry_i_2__2_n_0\,
      S(1) => \i__carry_i_3__3_n_0\,
      S(0) => \i__carry_i_4__3_n_0\,
      \Z_OUT_reg[11]_inv\(3) => \reg_zin_reg_n_0_[11]\,
      \Z_OUT_reg[11]_inv\(2) => \reg_zin_reg_n_0_[10]\,
      \Z_OUT_reg[11]_inv\(1) => \reg_zin_reg_n_0_[9]\,
      \Z_OUT_reg[11]_inv\(0) => \reg_zin_reg_n_0_[8]\,
      \Z_OUT_reg[11]_inv_0\(3) => \i__carry__1_i_1__2_n_0\,
      \Z_OUT_reg[11]_inv_0\(2) => \i__carry__1_i_2__2_n_0\,
      \Z_OUT_reg[11]_inv_0\(1) => \i__carry__1_i_3__2_n_0\,
      \Z_OUT_reg[11]_inv_0\(0) => \i__carry__1_i_4__2_n_0\,
      \Z_OUT_reg[15]_inv\(3) => \reg_zin_reg_n_0_[15]\,
      \Z_OUT_reg[15]_inv\(2) => \reg_zin_reg_n_0_[14]\,
      \Z_OUT_reg[15]_inv\(1) => \reg_zin_reg_n_0_[13]\,
      \Z_OUT_reg[15]_inv\(0) => \reg_zin_reg_n_0_[12]\,
      \Z_OUT_reg[15]_inv_0\(3) => \i__carry__2_i_1__3_n_0\,
      \Z_OUT_reg[15]_inv_0\(2) => \i__carry__2_i_2__3_n_0\,
      \Z_OUT_reg[15]_inv_0\(1) => \i__carry__2_i_3__2_n_0\,
      \Z_OUT_reg[15]_inv_0\(0) => \i__carry__2_i_4__2_n_0\,
      \Z_OUT_reg[18]_inv\(3) => \i__carry__3_i_1__4_n_0\,
      \Z_OUT_reg[18]_inv\(2) => \reg_zin_reg_n_0_[18]\,
      \Z_OUT_reg[18]_inv\(1) => \reg_zin_reg_n_0_[17]\,
      \Z_OUT_reg[18]_inv\(0) => \reg_zin_reg_n_0_[16]\,
      \Z_OUT_reg[18]_inv_0\(3) => \Z_OUT_reg[18]_inv_0\(0),
      \Z_OUT_reg[18]_inv_0\(2) => \i__carry__3_i_2__4_n_0\,
      \Z_OUT_reg[18]_inv_0\(1) => \i__carry__3_i_3__4_n_0\,
      \Z_OUT_reg[18]_inv_0\(0) => \i__carry__3_i_4__3_n_0\,
      \Z_OUT_reg[3]_inv\ => \^i122\(0),
      \Z_OUT_reg[7]_inv\(3) => \reg_zin_reg_n_0_[7]\,
      \Z_OUT_reg[7]_inv\(2) => \reg_zin_reg_n_0_[6]\,
      \Z_OUT_reg[7]_inv\(1) => \reg_zin_reg_n_0_[5]\,
      \Z_OUT_reg[7]_inv\(0) => \reg_zin_reg_n_0_[4]\,
      \Z_OUT_reg[7]_inv_0\(3) => \i__carry__0_i_1__2_n_0\,
      \Z_OUT_reg[7]_inv_0\(2) => \i__carry__0_i_2__2_n_0\,
      \Z_OUT_reg[7]_inv_0\(1) => \i__carry__0_i_3__2_n_0\,
      \Z_OUT_reg[7]_inv_0\(0) => \i__carry__0_i_4__2_n_0\,
      s_add(19 downto 0) => s_add_0(19 downto 0)
    );
\Z_OUT[0]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_0(0),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      O => \Z_OUT[0]_i_1__1_n_0\
    );
\Z_OUT[10]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => s_add_0(10),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      O => \Z_OUT[10]_inv_i_1_n_0\
    );
\Z_OUT[11]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => s_add_0(11),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      O => \Z_OUT[11]_inv_i_1_n_0\
    );
\Z_OUT[12]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => s_add_0(12),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      O => \Z_OUT[12]_inv_i_1_n_0\
    );
\Z_OUT[13]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => s_add_0(13),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      O => \Z_OUT[13]_inv_i_1_n_0\
    );
\Z_OUT[14]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => s_add_0(14),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      O => \Z_OUT[14]_inv_i_1_n_0\
    );
\Z_OUT[15]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => s_add_0(15),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      O => \Z_OUT[15]_inv_i_1_n_0\
    );
\Z_OUT[16]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => s_add_0(16),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      O => \Z_OUT[16]_inv_i_1_n_0\
    );
\Z_OUT[17]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => s_add_0(17),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      O => \Z_OUT[17]_inv_i_1_n_0\
    );
\Z_OUT[18]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => s_add_0(18),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      O => \Z_OUT[18]_inv_i_1_n_0\
    );
\Z_OUT[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^q\(0),
      I1 => iteration(2),
      I2 => iteration(3),
      I3 => iteration(1),
      O => \Z_OUT[19]_i_1__1_n_0\
    );
\Z_OUT[19]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_zin_reg[19]_i_2__1_n_3\,
      O => \Z_OUT[19]_i_2__0_n_0\
    );
\Z_OUT[1]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => s_add_0(1),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      O => \Z_OUT[1]_inv_i_1_n_0\
    );
\Z_OUT[2]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => s_add_0(2),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      O => \Z_OUT[2]_inv_i_1_n_0\
    );
\Z_OUT[3]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => s_add_0(3),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      O => \Z_OUT[3]_inv_i_1_n_0\
    );
\Z_OUT[4]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => s_add_0(4),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      O => \Z_OUT[4]_inv_i_1_n_0\
    );
\Z_OUT[5]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => s_add_0(5),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      O => \Z_OUT[5]_inv_i_1_n_0\
    );
\Z_OUT[6]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => s_add_0(6),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      O => \Z_OUT[6]_inv_i_1_n_0\
    );
\Z_OUT[7]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => s_add_0(7),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      O => \Z_OUT[7]_inv_i_1_n_0\
    );
\Z_OUT[8]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => s_add_0(8),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      O => \Z_OUT[8]_inv_i_1_n_0\
    );
\Z_OUT[9]_inv_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => s_add_0(9),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      O => \Z_OUT[9]_inv_i_1_n_0\
    );
\Z_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__1_n_0\,
      D => \Z_OUT[0]_i_1__1_n_0\,
      Q => stage4_c3_zout(0),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[10]_inv\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__1_n_0\,
      D => \Z_OUT[10]_inv_i_1_n_0\,
      Q => \S4_SUB2/p_1_in\(10),
      S => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[11]_inv\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__1_n_0\,
      D => \Z_OUT[11]_inv_i_1_n_0\,
      Q => \S4_SUB2/p_1_in\(11),
      S => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[12]_inv\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__1_n_0\,
      D => \Z_OUT[12]_inv_i_1_n_0\,
      Q => \S4_SUB2/p_1_in\(12),
      S => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[13]_inv\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__1_n_0\,
      D => \Z_OUT[13]_inv_i_1_n_0\,
      Q => \S4_SUB2/p_1_in\(13),
      S => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[14]_inv\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__1_n_0\,
      D => \Z_OUT[14]_inv_i_1_n_0\,
      Q => \S4_SUB2/p_1_in\(14),
      S => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[15]_inv\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__1_n_0\,
      D => \Z_OUT[15]_inv_i_1_n_0\,
      Q => \S4_SUB2/p_1_in\(15),
      S => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[16]_inv\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__1_n_0\,
      D => \Z_OUT[16]_inv_i_1_n_0\,
      Q => \S4_SUB2/p_1_in\(16),
      S => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[17]_inv\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__1_n_0\,
      D => \Z_OUT[17]_inv_i_1_n_0\,
      Q => \S4_SUB2/p_1_in\(17),
      S => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[18]_inv\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__1_n_0\,
      D => \Z_OUT[18]_inv_i_1_n_0\,
      Q => \S4_SUB2/p_1_in\(18),
      S => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__1_n_0\,
      D => \Z_OUT[19]_i_2__0_n_0\,
      Q => stage4_c3_zout(19),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[1]_inv\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__1_n_0\,
      D => \Z_OUT[1]_inv_i_1_n_0\,
      Q => \S4_SUB2/p_1_in\(1),
      S => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[2]_inv\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__1_n_0\,
      D => \Z_OUT[2]_inv_i_1_n_0\,
      Q => \S4_SUB2/p_1_in\(2),
      S => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[3]_inv\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__1_n_0\,
      D => \Z_OUT[3]_inv_i_1_n_0\,
      Q => \S4_SUB2/p_1_in\(3),
      S => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[4]_inv\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__1_n_0\,
      D => \Z_OUT[4]_inv_i_1_n_0\,
      Q => \S4_SUB2/p_1_in\(4),
      S => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[5]_inv\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__1_n_0\,
      D => \Z_OUT[5]_inv_i_1_n_0\,
      Q => \S4_SUB2/p_1_in\(5),
      S => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[6]_inv\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__1_n_0\,
      D => \Z_OUT[6]_inv_i_1_n_0\,
      Q => \S4_SUB2/p_1_in\(6),
      S => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[7]_inv\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__1_n_0\,
      D => \Z_OUT[7]_inv_i_1_n_0\,
      Q => \S4_SUB2/p_1_in\(7),
      S => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[8]_inv\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__1_n_0\,
      D => \Z_OUT[8]_inv_i_1_n_0\,
      Q => \S4_SUB2/p_1_in\(8),
      S => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[9]_inv\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__1_n_0\,
      D => \Z_OUT[9]_inv_i_1_n_0\,
      Q => \S4_SUB2/p_1_in\(9),
      S => \reg_zin_reg[0]_0\
    );
\i___165_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \i___167_i_1_0\,
      I1 => \reg_yin[8]_i_6\(0),
      O => \^di\(0)
    );
\i___166_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \i___167_i_1_1\,
      I1 => \i___167_i_1_0\,
      I2 => \reg_yin[8]_i_6\(0),
      O => \^di\(1)
    );
\i___167_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___167_i_2_n_0\,
      CO(3) => \stage3_reg1_reg[17]\(0),
      CO(2) => \NLW_i___167_i_1_CO_UNCONNECTED\(2),
      CO(1) => \i___167_i_1_n_2\,
      CO(0) => \i___167_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \i___167_i_3_n_0\,
      DI(1) => \^di\(0),
      DI(0) => \i___167_i_4_n_0\,
      O(3) => \NLW_i___167_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \s_mult__0\(6 downto 4),
      S(3) => '1',
      S(2 downto 0) => \reg_yin[12]_i_6\(2 downto 0)
    );
\i___167_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i___167_i_2_n_0\,
      CO(2) => \i___167_i_2_n_1\,
      CO(1) => \i___167_i_2_n_2\,
      CO(0) => \i___167_i_2_n_3\,
      CYINIT => \i___167_i_5_n_0\,
      DI(3) => \i___167_i_6_n_0\,
      DI(2 downto 1) => \^di\(1 downto 0),
      DI(0) => \reg_yin[8]_i_6\(0),
      O(3 downto 0) => \s_mult__0\(3 downto 0),
      S(3 downto 2) => \reg_yin[8]_i_6_0\(1 downto 0),
      S(1) => \i___167_i_7_n_0\,
      S(0) => \i___167_i_8_n_0\
    );
\i___167_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \i___167_i_1_0\,
      I1 => \i___167_i_1_1\,
      O => \i___167_i_3_n_0\
    );
\i___167_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \reg_yin[8]_i_6\(0),
      I1 => \i___167_i_1_1\,
      O => \i___167_i_4_n_0\
    );
\i___167_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_yin[8]_i_6\(0),
      O => \i___167_i_5_n_0\
    );
\i___167_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \i___167_i_1_0\,
      I1 => \i___167_i_1_1\,
      O => \i___167_i_6_n_0\
    );
\i___167_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(0),
      I1 => \i___167_i_1_0\,
      I2 => \i___167_i_1_1\,
      I3 => \reg_yin[8]_i_6\(0),
      O => \i___167_i_7_n_0\
    );
\i___167_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i___167_i_1_0\,
      O => \i___167_i_8_n_0\
    );
\i___31_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0EF0F10F1FF0E0"
    )
        port map (
      I0 => iteration(1),
      I1 => iteration(2),
      I2 => \^reg_xin_reg[19]_0\,
      I3 => iteration(3),
      I4 => \^i122\(0),
      I5 => reg_xin(18),
      O => \iteration_reg[1]_0\
    );
\i__carry__0_i_10__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B487"
    )
        port map (
      I0 => reg_xin(15),
      I1 => iteration(3),
      I2 => \^i122\(0),
      I3 => reg_xin(7),
      O => \i__carry__0_i_10__2_n_0\
    );
\i__carry__0_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B487FFFFB4870000"
    )
        port map (
      I0 => \^reg_xin_reg[19]_0\,
      I1 => iteration(3),
      I2 => \^i122\(0),
      I3 => reg_xin(12),
      I4 => iteration(2),
      I5 => \i__carry__0_i_13_n_0\,
      O => \i__carry__0_i_11__1_n_0\
    );
\i__carry__0_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B487FFFFB4870000"
    )
        port map (
      I0 => reg_xin(18),
      I1 => iteration(3),
      I2 => \^i122\(0),
      I3 => reg_xin(10),
      I4 => iteration(2),
      I5 => \i__carry_i_18__0_n_0\,
      O => \i__carry__0_i_12__1_n_0\
    );
\i__carry__0_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B487"
    )
        port map (
      I0 => reg_xin(16),
      I1 => iteration(3),
      I2 => \^i122\(0),
      I3 => reg_xin(8),
      O => \i__carry__0_i_13_n_0\
    );
\i__carry__0_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B847B800FFFF00"
    )
        port map (
      I0 => \i__carry__0_i_5__1_n_0\,
      I1 => iteration(1),
      I2 => \i__carry__0_i_6__1_n_0\,
      I3 => reg_yin(7),
      I4 => \i__carry__0_i_7__1_n_0\,
      I5 => \^q\(0),
      O => \i__carry__0_i_1__12_n_0\
    );
\i__carry__0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[7]\,
      I1 => reg_lutout(7),
      I2 => \^i122\(0),
      O => \i__carry__0_i_1__2_n_0\
    );
\i__carry__0_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF47B8FF0047B8"
    )
        port map (
      I0 => \i__carry__0_i_6__1_n_0\,
      I1 => iteration(1),
      I2 => \i__carry_i_6__2_n_0\,
      I3 => reg_yin(6),
      I4 => \^q\(0),
      I5 => \i__carry__0_i_7__1_n_0\,
      O => \i__carry__0_i_2__12_n_0\
    );
\i__carry__0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[6]\,
      I1 => reg_lutout(6),
      I2 => \^i122\(0),
      O => \i__carry__0_i_2__2_n_0\
    );
\i__carry__0_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B847B800FFFF00"
    )
        port map (
      I0 => \i__carry__0_i_6__1_n_0\,
      I1 => iteration(1),
      I2 => \i__carry_i_6__2_n_0\,
      I3 => reg_yin(5),
      I4 => \i__carry__0_i_8__1_n_0\,
      I5 => \^q\(0),
      O => \i__carry__0_i_3__12_n_0\
    );
\i__carry__0_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[5]\,
      I1 => reg_lutout(5),
      I2 => \^i122\(0),
      O => \i__carry__0_i_3__2_n_0\
    );
\i__carry__0_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF47B8FF0047B8"
    )
        port map (
      I0 => \i__carry_i_6__2_n_0\,
      I1 => iteration(1),
      I2 => \i__carry_i_7__2_n_0\,
      I3 => reg_yin(4),
      I4 => \^q\(0),
      I5 => \i__carry__0_i_8__1_n_0\,
      O => \i__carry__0_i_4__13_n_0\
    );
\i__carry__0_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[4]\,
      I1 => reg_lutout(4),
      I2 => \^i122\(0),
      O => \i__carry__0_i_4__2_n_0\
    );
\i__carry__0_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B487FFFFB4870000"
    )
        port map (
      I0 => \^reg_xin_reg[19]_0\,
      I1 => iteration(3),
      I2 => \^i122\(0),
      I3 => reg_xin(13),
      I4 => iteration(2),
      I5 => \i__carry__0_i_9__2_n_0\,
      O => \i__carry__0_i_5__1_n_0\
    );
\i__carry__0_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B487FFFFB4870000"
    )
        port map (
      I0 => \^reg_xin_reg[19]_0\,
      I1 => iteration(3),
      I2 => \^i122\(0),
      I3 => reg_xin(11),
      I4 => iteration(2),
      I5 => \i__carry__0_i_10__2_n_0\,
      O => \i__carry__0_i_6__1_n_0\
    );
\i__carry__0_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_11__1_n_0\,
      I1 => iteration(1),
      I2 => \i__carry__0_i_12__1_n_0\,
      O => \i__carry__0_i_7__1_n_0\
    );
\i__carry__0_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_12__1_n_0\,
      I1 => iteration(1),
      I2 => \i__carry_i_14__2_n_0\,
      O => \i__carry__0_i_8__1_n_0\
    );
\i__carry__0_i_9__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B487"
    )
        port map (
      I0 => reg_xin(17),
      I1 => iteration(3),
      I2 => \^i122\(0),
      I3 => reg_xin(9),
      O => \i__carry__0_i_9__2_n_0\
    );
\i__carry__1_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B487FFFFB4870000"
    )
        port map (
      I0 => \^reg_xin_reg[19]_0\,
      I1 => iteration(3),
      I2 => \^i122\(0),
      I3 => reg_xin(14),
      I4 => iteration(2),
      I5 => \i__carry__1_i_11__1_n_0\,
      O => \i__carry__1_i_10__1_n_0\
    );
\i__carry__1_i_11__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B487"
    )
        port map (
      I0 => reg_xin(18),
      I1 => iteration(3),
      I2 => \^i122\(0),
      I3 => reg_xin(10),
      O => \i__carry__1_i_11__1_n_0\
    );
\i__carry__1_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B847B800FFFF00"
    )
        port map (
      I0 => \i__carry__1_i_5__1_n_0\,
      I1 => iteration(1),
      I2 => \i__carry__1_i_6__1_n_0\,
      I3 => reg_yin(11),
      I4 => \i__carry__1_i_7__1_n_0\,
      I5 => \^q\(0),
      O => \i__carry__1_i_1__12_n_0\
    );
\i__carry__1_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[11]\,
      I1 => reg_lutout(11),
      I2 => \^i122\(0),
      O => \i__carry__1_i_1__2_n_0\
    );
\i__carry__1_i_2__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF47B8FF0047B8"
    )
        port map (
      I0 => \i__carry__1_i_6__1_n_0\,
      I1 => iteration(1),
      I2 => \i__carry__0_i_5__1_n_0\,
      I3 => reg_yin(10),
      I4 => \^q\(0),
      I5 => \i__carry__1_i_7__1_n_0\,
      O => \i__carry__1_i_2__12_n_0\
    );
\i__carry__1_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[10]\,
      I1 => reg_lutout(10),
      I2 => \^i122\(0),
      O => \i__carry__1_i_2__2_n_0\
    );
\i__carry__1_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B847B800FFFF00"
    )
        port map (
      I0 => \i__carry__1_i_6__1_n_0\,
      I1 => iteration(1),
      I2 => \i__carry__0_i_5__1_n_0\,
      I3 => reg_yin(9),
      I4 => \i__carry__1_i_8__1_n_0\,
      I5 => \^q\(0),
      O => \i__carry__1_i_3__12_n_0\
    );
\i__carry__1_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[9]\,
      I1 => reg_lutout(9),
      I2 => \^i122\(0),
      O => \i__carry__1_i_3__2_n_0\
    );
\i__carry__1_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF47B8FF0047B8"
    )
        port map (
      I0 => \i__carry__0_i_5__1_n_0\,
      I1 => iteration(1),
      I2 => \i__carry__0_i_6__1_n_0\,
      I3 => reg_yin(8),
      I4 => \^q\(0),
      I5 => \i__carry__1_i_8__1_n_0\,
      O => \i__carry__1_i_4__12_n_0\
    );
\i__carry__1_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[8]\,
      I1 => reg_lutout(8),
      I2 => \^i122\(0),
      O => \i__carry__1_i_4__2_n_0\
    );
\i__carry__1_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0BB0F44F0880F77"
    )
        port map (
      I0 => reg_xin(17),
      I1 => iteration(2),
      I2 => \^reg_xin_reg[19]_0\,
      I3 => iteration(3),
      I4 => \^i122\(0),
      I5 => reg_xin(13),
      O => \i__carry__1_i_5__1_n_0\
    );
\i__carry__1_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0BB0F44F0880F77"
    )
        port map (
      I0 => reg_xin(15),
      I1 => iteration(2),
      I2 => \^reg_xin_reg[19]_0\,
      I3 => iteration(3),
      I4 => \^i122\(0),
      I5 => reg_xin(11),
      O => \i__carry__1_i_6__1_n_0\
    );
\i__carry__1_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_9__1_n_0\,
      I1 => iteration(1),
      I2 => \i__carry__1_i_10__1_n_0\,
      O => \i__carry__1_i_7__1_n_0\
    );
\i__carry__1_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_10__1_n_0\,
      I1 => iteration(1),
      I2 => \i__carry__0_i_11__1_n_0\,
      O => \i__carry__1_i_8__1_n_0\
    );
\i__carry__1_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0BB0F44F0880F77"
    )
        port map (
      I0 => reg_xin(16),
      I1 => iteration(2),
      I2 => \^reg_xin_reg[19]_0\,
      I3 => iteration(3),
      I4 => \^i122\(0),
      I5 => reg_xin(12),
      O => \i__carry__1_i_9__1_n_0\
    );
\i__carry__2_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B847B800FFFF00"
    )
        port map (
      I0 => \i__carry__2_i_5__1_n_0\,
      I1 => iteration(1),
      I2 => \i__carry__2_i_6__1_n_0\,
      I3 => reg_yin(15),
      I4 => \i__carry__2_i_7__1_n_0\,
      I5 => \^q\(0),
      O => \i__carry__2_i_1__13_n_0\
    );
\i__carry__2_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[15]\,
      I1 => reg_lutout(15),
      I2 => \^i122\(0),
      O => \i__carry__2_i_1__3_n_0\
    );
\i__carry__2_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF47B8FF0047B8"
    )
        port map (
      I0 => \i__carry__2_i_6__1_n_0\,
      I1 => iteration(1),
      I2 => \i__carry__1_i_5__1_n_0\,
      I3 => reg_yin(14),
      I4 => \^q\(0),
      I5 => \i__carry__2_i_7__1_n_0\,
      O => \i__carry__2_i_2__13_n_0\
    );
\i__carry__2_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[14]\,
      I1 => reg_lutout(14),
      I2 => \^i122\(0),
      O => \i__carry__2_i_2__3_n_0\
    );
\i__carry__2_i_3__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B847B800FFFF00"
    )
        port map (
      I0 => \i__carry__2_i_6__1_n_0\,
      I1 => iteration(1),
      I2 => \i__carry__1_i_5__1_n_0\,
      I3 => reg_yin(13),
      I4 => \i__carry__2_i_8__1_n_0\,
      I5 => \^q\(0),
      O => \i__carry__2_i_3__12_n_0\
    );
\i__carry__2_i_3__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[13]\,
      I1 => reg_lutout(13),
      I2 => \^i122\(0),
      O => \i__carry__2_i_3__2_n_0\
    );
\i__carry__2_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF47B8FF0047B8"
    )
        port map (
      I0 => \i__carry__1_i_5__1_n_0\,
      I1 => iteration(1),
      I2 => \i__carry__1_i_6__1_n_0\,
      I3 => reg_yin(12),
      I4 => \^q\(0),
      I5 => \i__carry__2_i_8__1_n_0\,
      O => \i__carry__2_i_4__12_n_0\
    );
\i__carry__2_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[12]\,
      I1 => reg_lutout(12),
      I2 => \^i122\(0),
      O => \i__carry__2_i_4__2_n_0\
    );
\i__carry__2_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CD32C837"
    )
        port map (
      I0 => iteration(2),
      I1 => \^reg_xin_reg[19]_0\,
      I2 => iteration(3),
      I3 => \^i122\(0),
      I4 => reg_xin(17),
      O => \i__carry__2_i_5__1_n_0\
    );
\i__carry__2_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CD32C837"
    )
        port map (
      I0 => iteration(2),
      I1 => \^reg_xin_reg[19]_0\,
      I2 => iteration(3),
      I3 => \^i122\(0),
      I4 => reg_xin(15),
      O => \i__carry__2_i_6__1_n_0\
    );
\i__carry__2_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__3_i_8_n_0\,
      I1 => iteration(1),
      I2 => \i__carry__2_i_9_n_0\,
      O => \i__carry__2_i_7__1_n_0\
    );
\i__carry__2_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__2_i_9_n_0\,
      I1 => iteration(1),
      I2 => \i__carry__1_i_9__1_n_0\,
      O => \i__carry__2_i_8__1_n_0\
    );
\i__carry__2_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0BB0F44F0880F77"
    )
        port map (
      I0 => reg_xin(18),
      I1 => iteration(2),
      I2 => \^reg_xin_reg[19]_0\,
      I3 => iteration(3),
      I4 => \^i122\(0),
      I5 => reg_xin(14),
      O => \i__carry__2_i_9_n_0\
    );
\i__carry__3_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i122\(0),
      O => \i__carry__3_i_1__3_n_0\
    );
\i__carry__3_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i122\(0),
      O => \i__carry__3_i_1__4_n_0\
    );
\i__carry__3_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"565656A6A6A656A6"
    )
        port map (
      I0 => reg_yin(18),
      I1 => \i__carry__3_i_5__1_n_0\,
      I2 => \^q\(0),
      I3 => \i__carry__3_i_6__0_n_0\,
      I4 => iteration(1),
      I5 => \i__carry__3_i_7_n_0\,
      O => \i__carry__3_i_2__2_n_0\
    );
\i__carry__3_i_2__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[18]\,
      I1 => \^i122\(0),
      O => \i__carry__3_i_2__4_n_0\
    );
\i__carry__3_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => reg_yin(17),
      I1 => \i__carry__3_i_8_n_0\,
      I2 => iteration(1),
      I3 => \i__carry__3_i_6__0_n_0\,
      I4 => \^q\(0),
      I5 => \i__carry__3_i_5__1_n_0\,
      O => \i__carry__3_i_3__2_n_0\
    );
\i__carry__3_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[17]\,
      I1 => \^i122\(0),
      O => \i__carry__3_i_3__4_n_0\
    );
\i__carry__3_i_4__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF47B8FF0047B8"
    )
        port map (
      I0 => \i__carry__2_i_5__1_n_0\,
      I1 => iteration(1),
      I2 => \i__carry__2_i_6__1_n_0\,
      I3 => reg_yin(16),
      I4 => \^q\(0),
      I5 => \i__carry__3_i_9_n_0\,
      O => \i__carry__3_i_4__12_n_0\
    );
\i__carry__3_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[16]\,
      I1 => reg_lutout(16),
      I2 => \^i122\(0),
      O => \i__carry__3_i_4__3_n_0\
    );
\i__carry__3_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F10F0EF0E00F1F"
    )
        port map (
      I0 => iteration(1),
      I1 => iteration(2),
      I2 => \^reg_xin_reg[19]_0\,
      I3 => iteration(3),
      I4 => \^i122\(0),
      I5 => reg_xin(17),
      O => \i__carry__3_i_5__1_n_0\
    );
\i__carry__3_i_6__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CD32C837"
    )
        port map (
      I0 => iteration(2),
      I1 => \^reg_xin_reg[19]_0\,
      I2 => iteration(3),
      I3 => \^i122\(0),
      I4 => reg_xin(18),
      O => \i__carry__3_i_6__0_n_0\
    );
\i__carry__3_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^i122\(0),
      I1 => \^reg_xin_reg[19]_0\,
      O => \i__carry__3_i_7_n_0\
    );
\i__carry__3_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CD32C837"
    )
        port map (
      I0 => iteration(2),
      I1 => \^reg_xin_reg[19]_0\,
      I2 => iteration(3),
      I3 => \^i122\(0),
      I4 => reg_xin(16),
      O => \i__carry__3_i_8_n_0\
    );
\i__carry__3_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__3_i_6__0_n_0\,
      I1 => iteration(1),
      I2 => \i__carry__3_i_8_n_0\,
      O => \i__carry__3_i_9_n_0\
    );
\i__carry_i_10__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_15__2_n_0\,
      I1 => iteration(1),
      I2 => \i__carry_i_16__2_n_0\,
      O => \i__carry_i_10__2_n_0\
    );
\i__carry_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0C0C0505F3F3F"
    )
        port map (
      I0 => reg_xin(11),
      I1 => reg_xin(3),
      I2 => iteration(2),
      I3 => reg_xin(7),
      I4 => iteration(3),
      I5 => \^i122\(0),
      O => \i__carry_i_11__1_n_0\
    );
\i__carry_i_12__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B487"
    )
        port map (
      I0 => reg_xin(13),
      I1 => iteration(3),
      I2 => \^i122\(0),
      I3 => reg_xin(5),
      O => \i__carry_i_12__2_n_0\
    );
\i__carry_i_13__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B487"
    )
        port map (
      I0 => reg_xin(11),
      I1 => iteration(3),
      I2 => \^i122\(0),
      I3 => reg_xin(3),
      O => \i__carry_i_13__2_n_0\
    );
\i__carry_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B487FFFFB4870000"
    )
        port map (
      I0 => reg_xin(16),
      I1 => iteration(3),
      I2 => \^i122\(0),
      I3 => reg_xin(8),
      I4 => iteration(2),
      I5 => \i__carry_i_17__1_n_0\,
      O => \i__carry_i_14__2_n_0\
    );
\i__carry_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BB8B88B8888BBB"
    )
        port map (
      I0 => \i__carry_i_18__0_n_0\,
      I1 => iteration(2),
      I2 => reg_xin(10),
      I3 => iteration(3),
      I4 => \^i122\(0),
      I5 => reg_xin(2),
      O => \i__carry_i_15__2_n_0\
    );
\i__carry_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BB8B88B8888BBB"
    )
        port map (
      I0 => \i__carry_i_17__1_n_0\,
      I1 => iteration(2),
      I2 => reg_xin(8),
      I3 => iteration(3),
      I4 => \^i122\(0),
      I5 => reg_xin(0),
      O => \i__carry_i_16__2_n_0\
    );
\i__carry_i_17__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B487"
    )
        port map (
      I0 => reg_xin(12),
      I1 => iteration(3),
      I2 => \^i122\(0),
      I3 => reg_xin(4),
      O => \i__carry_i_17__1_n_0\
    );
\i__carry_i_18__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B487"
    )
        port map (
      I0 => reg_xin(14),
      I1 => iteration(3),
      I2 => \^i122\(0),
      I3 => reg_xin(6),
      O => \i__carry_i_18__0_n_0\
    );
\i__carry_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i122\(0),
      O => \i__carry_i_1__2_n_0\
    );
\i__carry_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[3]\,
      I1 => reg_lutout(3),
      I2 => \^i122\(0),
      O => \i__carry_i_1__3_n_0\
    );
\i__carry_i_2__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B847B800FFFF00"
    )
        port map (
      I0 => \i__carry_i_6__2_n_0\,
      I1 => iteration(1),
      I2 => \i__carry_i_7__2_n_0\,
      I3 => reg_yin(3),
      I4 => \i__carry_i_8__2_n_0\,
      I5 => \^q\(0),
      O => \i__carry_i_2__13_n_0\
    );
\i__carry_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[2]\,
      I1 => reg_lutout(2),
      I2 => \^i122\(0),
      O => \i__carry_i_2__2_n_0\
    );
\i__carry_i_3__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF47B8FF0047B8"
    )
        port map (
      I0 => \i__carry_i_7__2_n_0\,
      I1 => iteration(1),
      I2 => \i__carry_i_9__2_n_0\,
      I3 => reg_yin(2),
      I4 => \^q\(0),
      I5 => \i__carry_i_8__2_n_0\,
      O => \i__carry_i_3__13_n_0\
    );
\i__carry_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[1]\,
      I1 => reg_lutout(1),
      I2 => \^i122\(0),
      O => \i__carry_i_3__3_n_0\
    );
\i__carry_i_4__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"47B847B800FFFF00"
    )
        port map (
      I0 => \i__carry_i_7__2_n_0\,
      I1 => iteration(1),
      I2 => \i__carry_i_9__2_n_0\,
      I3 => reg_yin(1),
      I4 => \i__carry_i_10__2_n_0\,
      I5 => \^q\(0),
      O => \i__carry_i_4__13_n_0\
    );
\i__carry_i_4__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[0]\,
      I1 => reg_lutout(0),
      I2 => \^i122\(0),
      O => \i__carry_i_4__3_n_0\
    );
\i__carry_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555556A6AAAA56A6"
    )
        port map (
      I0 => reg_yin(0),
      I1 => \i__carry_i_11__1_n_0\,
      I2 => iteration(1),
      I3 => \i__carry_i_9__2_n_0\,
      I4 => \^q\(0),
      I5 => \i__carry_i_10__2_n_0\,
      O => \i__carry_i_5__2_n_0\
    );
\i__carry_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B487FFFFB4870000"
    )
        port map (
      I0 => reg_xin(17),
      I1 => iteration(3),
      I2 => \^i122\(0),
      I3 => reg_xin(9),
      I4 => iteration(2),
      I5 => \i__carry_i_12__2_n_0\,
      O => \i__carry_i_6__2_n_0\
    );
\i__carry_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B487FFFFB4870000"
    )
        port map (
      I0 => reg_xin(15),
      I1 => iteration(3),
      I2 => \^i122\(0),
      I3 => reg_xin(7),
      I4 => iteration(2),
      I5 => \i__carry_i_13__2_n_0\,
      O => \i__carry_i_7__2_n_0\
    );
\i__carry_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_14__2_n_0\,
      I1 => iteration(1),
      I2 => \i__carry_i_15__2_n_0\,
      O => \i__carry_i_8__2_n_0\
    );
\i__carry_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BB8B88B8888BBB"
    )
        port map (
      I0 => \i__carry_i_12__2_n_0\,
      I1 => iteration(2),
      I2 => reg_xin(9),
      I3 => iteration(3),
      I4 => \^i122\(0),
      I5 => reg_xin(1),
      O => \i__carry_i_9__2_n_0\
    );
\iteration[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \^q\(0),
      O => nextiter(0)
    );
\iteration[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"48"
    )
        port map (
      I0 => \^q\(0),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => iteration(1),
      O => nextiter(1)
    );
\iteration[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => iteration(1),
      I1 => \^q\(0),
      I2 => \FSM_onehot_state_reg_n_0_[3]\,
      I3 => iteration(2),
      O => nextiter(2)
    );
\iteration[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => iteration(2),
      I1 => iteration(1),
      I2 => \^q\(0),
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => iteration(3),
      O => nextiter(3)
    );
\iteration_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => nextiter(0),
      Q => \^q\(0),
      R => \reg_zin_reg[0]_0\
    );
\iteration_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => nextiter(1),
      Q => iteration(1),
      R => \reg_zin_reg[0]_0\
    );
\iteration_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => nextiter(2),
      Q => iteration(2),
      R => \reg_zin_reg[0]_0\
    );
\iteration_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => nextiter(3),
      Q => iteration(3),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => doutb(0),
      Q => reg_lutout(0),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => doutb(10),
      Q => reg_lutout(10),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => doutb(11),
      Q => reg_lutout(11),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => doutb(12),
      Q => reg_lutout(12),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => doutb(13),
      Q => reg_lutout(13),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => doutb(14),
      Q => reg_lutout(14),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => doutb(15),
      Q => reg_lutout(15),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => doutb(16),
      Q => reg_lutout(16),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => doutb(1),
      Q => reg_lutout(1),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => doutb(2),
      Q => reg_lutout(2),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => doutb(3),
      Q => reg_lutout(3),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => doutb(4),
      Q => reg_lutout(4),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => doutb(5),
      Q => reg_lutout(5),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => doutb(6),
      Q => reg_lutout(6),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => doutb(7),
      Q => reg_lutout(7),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => doutb(8),
      Q => reg_lutout(8),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => doutb(9),
      Q => reg_lutout(9),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin[19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3732"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \reg_xin_reg[19]_i_2__2_n_3\,
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => \reg_xin_reg[19]_1\(19),
      O => \reg_xin[19]_i_1__2_n_0\
    );
\reg_xin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X_ADDER_n_20,
      Q => reg_xin(0),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X_ADDER_n_10,
      Q => reg_xin(10),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X_ADDER_n_9,
      Q => reg_xin(11),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X_ADDER_n_8,
      Q => reg_xin(12),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X_ADDER_n_7,
      Q => reg_xin(13),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X_ADDER_n_6,
      Q => reg_xin(14),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X_ADDER_n_5,
      Q => reg_xin(15),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X_ADDER_n_4,
      Q => reg_xin(16),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X_ADDER_n_3,
      Q => reg_xin(17),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X_ADDER_n_2,
      Q => reg_xin(18),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_xin[19]_i_1__2_n_0\,
      Q => \^reg_xin_reg[19]_0\,
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[19]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => FXP_X_ADDER_n_0,
      CO(3 downto 1) => \NLW_reg_xin_reg[19]_i_2__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \reg_xin_reg[19]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_reg_xin_reg[19]_i_2__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\reg_xin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X_ADDER_n_19,
      Q => reg_xin(1),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X_ADDER_n_18,
      Q => reg_xin(2),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X_ADDER_n_17,
      Q => reg_xin(3),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X_ADDER_n_16,
      Q => reg_xin(4),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X_ADDER_n_15,
      Q => reg_xin(5),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X_ADDER_n_14,
      Q => reg_xin(6),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X_ADDER_n_13,
      Q => reg_xin(7),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X_ADDER_n_12,
      Q => reg_xin(8),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X_ADDER_n_11,
      Q => reg_xin(9),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FCFCFCAAC0C0C0AA"
    )
        port map (
      I0 => stage4_mult_out(0),
      I1 => s_add(0),
      I2 => \reg_yin_reg[19]_i_3_n_3\,
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => s_add(19),
      O => \reg_yin[0]_i_1__3_n_0\
    );
\reg_yin[10]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFACCA0A0A0CC"
    )
        port map (
      I0 => s_add(10),
      I1 => stage4_mult_out(10),
      I2 => \reg_yin_reg[19]_i_3_n_3\,
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => s_add(19),
      O => \reg_yin[10]_i_1__3_n_0\
    );
\reg_yin[11]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFACCA0A0A0CC"
    )
        port map (
      I0 => s_add(11),
      I1 => stage4_mult_out(11),
      I2 => \reg_yin_reg[19]_i_3_n_3\,
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => s_add(19),
      O => \reg_yin[11]_i_1__3_n_0\
    );
\reg_yin[12]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFACCA0A0A0CC"
    )
        port map (
      I0 => s_add(12),
      I1 => stage4_mult_out(12),
      I2 => \reg_yin_reg[19]_i_3_n_3\,
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => s_add(19),
      O => \reg_yin[12]_i_1__3_n_0\
    );
\reg_yin[13]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFACCA0A0A0CC"
    )
        port map (
      I0 => s_add(13),
      I1 => stage4_mult_out(13),
      I2 => \reg_yin_reg[19]_i_3_n_3\,
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => s_add(19),
      O => \reg_yin[13]_i_1__3_n_0\
    );
\reg_yin[14]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFACCA0A0A0CC"
    )
        port map (
      I0 => s_add(14),
      I1 => stage4_mult_out(14),
      I2 => \reg_yin_reg[19]_i_3_n_3\,
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => s_add(19),
      O => \reg_yin[14]_i_1__3_n_0\
    );
\reg_yin[15]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFACCA0A0A0CC"
    )
        port map (
      I0 => s_add(15),
      I1 => stage4_mult_out(15),
      I2 => \reg_yin_reg[19]_i_3_n_3\,
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => s_add(19),
      O => \reg_yin[15]_i_1__3_n_0\
    );
\reg_yin[16]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFACCA0A0A0CC"
    )
        port map (
      I0 => s_add(16),
      I1 => stage4_mult_out(16),
      I2 => \reg_yin_reg[19]_i_3_n_3\,
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => s_add(19),
      O => \reg_yin[16]_i_1__3_n_0\
    );
\reg_yin[17]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFACCA0A0A0CC"
    )
        port map (
      I0 => s_add(17),
      I1 => stage4_mult_out(17),
      I2 => \reg_yin_reg[19]_i_3_n_3\,
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => s_add(19),
      O => \reg_yin[17]_i_1__3_n_0\
    );
\reg_yin[18]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFACCA0A0A0CC"
    )
        port map (
      I0 => s_add(18),
      I1 => stage4_mult_out(18),
      I2 => \reg_yin_reg[19]_i_3_n_3\,
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => s_add(19),
      O => \reg_yin[18]_i_1__3_n_0\
    );
\reg_yin[19]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02FE"
    )
        port map (
      I0 => O(0),
      I1 => \FSM_onehot_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => \reg_yin_reg[19]_i_3_n_3\,
      O => \reg_yin[19]_i_1__3_n_0\
    );
\reg_yin[1]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFACCA0A0A0CC"
    )
        port map (
      I0 => s_add(1),
      I1 => stage4_mult_out(1),
      I2 => \reg_yin_reg[19]_i_3_n_3\,
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => s_add(19),
      O => \reg_yin[1]_i_1__3_n_0\
    );
\reg_yin[2]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFACCA0A0A0CC"
    )
        port map (
      I0 => s_add(2),
      I1 => stage4_mult_out(2),
      I2 => \reg_yin_reg[19]_i_3_n_3\,
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => s_add(19),
      O => \reg_yin[2]_i_1__3_n_0\
    );
\reg_yin[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFACCA0A0A0CC"
    )
        port map (
      I0 => s_add(3),
      I1 => stage4_mult_out(3),
      I2 => \reg_yin_reg[19]_i_3_n_3\,
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => s_add(19),
      O => \reg_yin[3]_i_1__3_n_0\
    );
\reg_yin[4]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFACCA0A0A0CC"
    )
        port map (
      I0 => s_add(4),
      I1 => stage4_mult_out(4),
      I2 => \reg_yin_reg[19]_i_3_n_3\,
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => s_add(19),
      O => \reg_yin[4]_i_1__3_n_0\
    );
\reg_yin[5]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFACCA0A0A0CC"
    )
        port map (
      I0 => s_add(5),
      I1 => stage4_mult_out(5),
      I2 => \reg_yin_reg[19]_i_3_n_3\,
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => s_add(19),
      O => \reg_yin[5]_i_1__3_n_0\
    );
\reg_yin[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFACCA0A0A0CC"
    )
        port map (
      I0 => s_add(6),
      I1 => stage4_mult_out(6),
      I2 => \reg_yin_reg[19]_i_3_n_3\,
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => s_add(19),
      O => \reg_yin[6]_i_1__3_n_0\
    );
\reg_yin[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFACCA0A0A0CC"
    )
        port map (
      I0 => s_add(7),
      I1 => stage4_mult_out(7),
      I2 => \reg_yin_reg[19]_i_3_n_3\,
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => s_add(19),
      O => \reg_yin[7]_i_1__3_n_0\
    );
\reg_yin[8]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFACCA0A0A0CC"
    )
        port map (
      I0 => s_add(8),
      I1 => stage4_mult_out(8),
      I2 => \reg_yin_reg[19]_i_3_n_3\,
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => s_add(19),
      O => \reg_yin[8]_i_1__3_n_0\
    );
\reg_yin[9]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFAFACCA0A0A0CC"
    )
        port map (
      I0 => s_add(9),
      I1 => stage4_mult_out(9),
      I2 => \reg_yin_reg[19]_i_3_n_3\,
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      I4 => \FSM_onehot_state_reg_n_0_[3]\,
      I5 => s_add(19),
      O => \reg_yin[9]_i_1__3_n_0\
    );
\reg_yin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_yin[0]_i_1__3_n_0\,
      Q => reg_yin(0),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_yin[10]_i_1__3_n_0\,
      Q => reg_yin(10),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_yin[11]_i_1__3_n_0\,
      Q => reg_yin(11),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_yin[12]_i_1__3_n_0\,
      Q => reg_yin(12),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_yin[13]_i_1__3_n_0\,
      Q => reg_yin(13),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_yin[14]_i_1__3_n_0\,
      Q => reg_yin(14),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_yin[15]_i_1__3_n_0\,
      Q => reg_yin(15),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_yin[16]_i_1__3_n_0\,
      Q => reg_yin(16),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_yin[17]_i_1__3_n_0\,
      Q => reg_yin(17),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_yin[18]_i_1__3_n_0\,
      Q => reg_yin(18),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_yin[19]_i_1__3_n_0\,
      Q => \^i122\(0),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[19]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => FXP_Y_ADDER_n_20,
      CO(3 downto 1) => \NLW_reg_yin_reg[19]_i_3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \reg_yin_reg[19]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_reg_yin_reg[19]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\reg_yin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_yin[1]_i_1__3_n_0\,
      Q => reg_yin(1),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_yin[2]_i_1__3_n_0\,
      Q => reg_yin(2),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_yin[3]_i_1__3_n_0\,
      Q => reg_yin(3),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_yin[4]_i_1__3_n_0\,
      Q => reg_yin(4),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_yin[5]_i_1__3_n_0\,
      Q => reg_yin(5),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_yin[6]_i_1__3_n_0\,
      Q => reg_yin(6),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_yin[7]_i_1__3_n_0\,
      Q => reg_yin(7),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_yin[8]_i_1__3_n_0\,
      Q => reg_yin(8),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_yin[9]_i_1__3_n_0\,
      Q => reg_yin(9),
      R => \reg_zin_reg[0]_0\
    );
\reg_zin[0]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE08880"
    )
        port map (
      I0 => s_add_0(0),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => s_add_0(19),
      O => \reg_zin[0]_i_1__1_n_0\
    );
\reg_zin[10]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE08880"
    )
        port map (
      I0 => s_add_0(10),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => s_add_0(19),
      O => \reg_zin[10]_i_1__1_n_0\
    );
\reg_zin[11]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE08880"
    )
        port map (
      I0 => s_add_0(11),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => s_add_0(19),
      O => \reg_zin[11]_i_1__1_n_0\
    );
\reg_zin[12]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE08880"
    )
        port map (
      I0 => s_add_0(12),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => s_add_0(19),
      O => \reg_zin[12]_i_1__1_n_0\
    );
\reg_zin[13]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE08880"
    )
        port map (
      I0 => s_add_0(13),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => s_add_0(19),
      O => \reg_zin[13]_i_1__1_n_0\
    );
\reg_zin[14]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE08880"
    )
        port map (
      I0 => s_add_0(14),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => s_add_0(19),
      O => \reg_zin[14]_i_1__1_n_0\
    );
\reg_zin[15]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE08880"
    )
        port map (
      I0 => s_add_0(15),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => s_add_0(19),
      O => \reg_zin[15]_i_1__1_n_0\
    );
\reg_zin[16]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE08880"
    )
        port map (
      I0 => s_add_0(16),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => s_add_0(19),
      O => \reg_zin[16]_i_1__1_n_0\
    );
\reg_zin[17]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE08880"
    )
        port map (
      I0 => s_add_0(17),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => s_add_0(19),
      O => \reg_zin[17]_i_1__1_n_0\
    );
\reg_zin[18]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE08880"
    )
        port map (
      I0 => s_add_0(18),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => s_add_0(19),
      O => \reg_zin[18]_i_1__1_n_0\
    );
\reg_zin[19]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_state_reg_n_0_[4]\,
      I2 => \reg_zin_reg[19]_i_2__1_n_3\,
      O => \reg_zin[19]_i_1__1_n_0\
    );
\reg_zin[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE08880"
    )
        port map (
      I0 => s_add_0(1),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => s_add_0(19),
      O => \reg_zin[1]_i_1__1_n_0\
    );
\reg_zin[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE08880"
    )
        port map (
      I0 => s_add_0(2),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => s_add_0(19),
      O => \reg_zin[2]_i_1__1_n_0\
    );
\reg_zin[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE08880"
    )
        port map (
      I0 => s_add_0(3),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => s_add_0(19),
      O => \reg_zin[3]_i_1__1_n_0\
    );
\reg_zin[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE08880"
    )
        port map (
      I0 => s_add_0(4),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => s_add_0(19),
      O => \reg_zin[4]_i_1__1_n_0\
    );
\reg_zin[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE08880"
    )
        port map (
      I0 => s_add_0(5),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => s_add_0(19),
      O => \reg_zin[5]_i_1__1_n_0\
    );
\reg_zin[6]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE08880"
    )
        port map (
      I0 => s_add_0(6),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => s_add_0(19),
      O => \reg_zin[6]_i_1__1_n_0\
    );
\reg_zin[7]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE08880"
    )
        port map (
      I0 => s_add_0(7),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => s_add_0(19),
      O => \reg_zin[7]_i_1__1_n_0\
    );
\reg_zin[8]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE08880"
    )
        port map (
      I0 => s_add_0(8),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => s_add_0(19),
      O => \reg_zin[8]_i_1__1_n_0\
    );
\reg_zin[9]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE08880"
    )
        port map (
      I0 => s_add_0(9),
      I1 => \reg_zin_reg[19]_i_2__1_n_3\,
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_state_reg_n_0_[3]\,
      I4 => s_add_0(19),
      O => \reg_zin[9]_i_1__1_n_0\
    );
\reg_zin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_zin[0]_i_1__1_n_0\,
      Q => \reg_zin_reg_n_0_[0]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_zin[10]_i_1__1_n_0\,
      Q => \reg_zin_reg_n_0_[10]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_zin[11]_i_1__1_n_0\,
      Q => \reg_zin_reg_n_0_[11]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_zin[12]_i_1__1_n_0\,
      Q => \reg_zin_reg_n_0_[12]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_zin[13]_i_1__1_n_0\,
      Q => \reg_zin_reg_n_0_[13]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_zin[14]_i_1__1_n_0\,
      Q => \reg_zin_reg_n_0_[14]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_zin[15]_i_1__1_n_0\,
      Q => \reg_zin_reg_n_0_[15]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_zin[16]_i_1__1_n_0\,
      Q => \reg_zin_reg_n_0_[16]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_zin[17]_i_1__1_n_0\,
      Q => \reg_zin_reg_n_0_[17]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_zin[18]_i_1__1_n_0\,
      Q => \reg_zin_reg_n_0_[18]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_zin[19]_i_1__1_n_0\,
      Q => p_0_in_1,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[19]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => FXP_Z_ADDER_n_20,
      CO(3 downto 1) => \NLW_reg_zin_reg[19]_i_2__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \reg_zin_reg[19]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_reg_zin_reg[19]_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\reg_zin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_zin[1]_i_1__1_n_0\,
      Q => \reg_zin_reg_n_0_[1]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_zin[2]_i_1__1_n_0\,
      Q => \reg_zin_reg_n_0_[2]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_zin[3]_i_1__1_n_0\,
      Q => \reg_zin_reg_n_0_[3]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_zin[4]_i_1__1_n_0\,
      Q => \reg_zin_reg_n_0_[4]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_zin[5]_i_1__1_n_0\,
      Q => \reg_zin_reg_n_0_[5]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_zin[6]_i_1__1_n_0\,
      Q => \reg_zin_reg_n_0_[6]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_zin[7]_i_1__1_n_0\,
      Q => \reg_zin_reg_n_0_[7]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_zin[8]_i_1__1_n_0\,
      Q => \reg_zin_reg_n_0_[8]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_zin[9]_i_1__1_n_0\,
      Q => \reg_zin_reg_n_0_[9]\,
      R => \reg_zin_reg[0]_0\
    );
\stage4_reg2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => stage4_c3_zout(0),
      I1 => \stage4_reg2_reg[19]_i_2_n_0\,
      I2 => \S4_SUB2/s_add\(19),
      O => stage4_sub_out(0)
    );
\stage4_reg2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S4_SUB2/s_add\(10),
      I1 => \stage4_reg2_reg[19]_i_2_n_0\,
      I2 => \S4_SUB2/s_add\(19),
      O => stage4_sub_out(10)
    );
\stage4_reg2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S4_SUB2/s_add\(11),
      I1 => \stage4_reg2_reg[19]_i_2_n_0\,
      I2 => \S4_SUB2/s_add\(19),
      O => stage4_sub_out(11)
    );
\stage4_reg2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S4_SUB2/s_add\(12),
      I1 => \stage4_reg2_reg[19]_i_2_n_0\,
      I2 => \S4_SUB2/s_add\(19),
      O => stage4_sub_out(12)
    );
\stage4_reg2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S4_SUB2/s_add\(13),
      I1 => \stage4_reg2_reg[19]_i_2_n_0\,
      I2 => \S4_SUB2/s_add\(19),
      O => stage4_sub_out(13)
    );
\stage4_reg2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S4_SUB2/s_add\(14),
      I1 => \stage4_reg2_reg[19]_i_2_n_0\,
      I2 => \S4_SUB2/s_add\(19),
      O => stage4_sub_out(14)
    );
\stage4_reg2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S4_SUB2/s_add\(15),
      I1 => \stage4_reg2_reg[19]_i_2_n_0\,
      I2 => \S4_SUB2/s_add\(19),
      O => stage4_sub_out(15)
    );
\stage4_reg2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S4_SUB2/s_add\(16),
      I1 => \stage4_reg2_reg[19]_i_2_n_0\,
      I2 => \S4_SUB2/s_add\(19),
      O => stage4_sub_out(16)
    );
\stage4_reg2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S4_SUB2/s_add\(17),
      I1 => \stage4_reg2_reg[19]_i_2_n_0\,
      I2 => \S4_SUB2/s_add\(19),
      O => stage4_sub_out(17)
    );
\stage4_reg2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S4_SUB2/s_add\(18),
      I1 => \stage4_reg2_reg[19]_i_2_n_0\,
      I2 => \S4_SUB2/s_add\(19),
      O => stage4_sub_out(18)
    );
\stage4_reg2[19]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \stage4_reg2_reg[19]_i_2_n_0\,
      O => stage4_sub_out(19)
    );
\stage4_reg2[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stage4_c3_zout(19),
      O => \S4_SUB2/p_1_in\(19)
    );
\stage4_reg2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S4_SUB2/s_add\(1),
      I1 => \stage4_reg2_reg[19]_i_2_n_0\,
      I2 => \S4_SUB2/s_add\(19),
      O => stage4_sub_out(1)
    );
\stage4_reg2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S4_SUB2/s_add\(2),
      I1 => \stage4_reg2_reg[19]_i_2_n_0\,
      I2 => \S4_SUB2/s_add\(19),
      O => stage4_sub_out(2)
    );
\stage4_reg2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S4_SUB2/s_add\(3),
      I1 => \stage4_reg2_reg[19]_i_2_n_0\,
      I2 => \S4_SUB2/s_add\(19),
      O => stage4_sub_out(3)
    );
\stage4_reg2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S4_SUB2/s_add\(4),
      I1 => \stage4_reg2_reg[19]_i_2_n_0\,
      I2 => \S4_SUB2/s_add\(19),
      O => stage4_sub_out(4)
    );
\stage4_reg2[4]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stage4_c3_zout(0),
      O => \S4_SUB2/p_1_in\(0)
    );
\stage4_reg2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S4_SUB2/s_add\(5),
      I1 => \stage4_reg2_reg[19]_i_2_n_0\,
      I2 => \S4_SUB2/s_add\(19),
      O => stage4_sub_out(5)
    );
\stage4_reg2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S4_SUB2/s_add\(6),
      I1 => \stage4_reg2_reg[19]_i_2_n_0\,
      I2 => \S4_SUB2/s_add\(19),
      O => stage4_sub_out(6)
    );
\stage4_reg2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S4_SUB2/s_add\(7),
      I1 => \stage4_reg2_reg[19]_i_2_n_0\,
      I2 => \S4_SUB2/s_add\(19),
      O => stage4_sub_out(7)
    );
\stage4_reg2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S4_SUB2/s_add\(8),
      I1 => \stage4_reg2_reg[19]_i_2_n_0\,
      I2 => \S4_SUB2/s_add\(19),
      O => stage4_sub_out(8)
    );
\stage4_reg2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S4_SUB2/s_add\(9),
      I1 => \stage4_reg2_reg[19]_i_2_n_0\,
      I2 => \S4_SUB2/s_add\(19),
      O => stage4_sub_out(9)
    );
\stage4_reg2_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage4_reg2_reg[8]_i_2_n_0\,
      CO(3) => \stage4_reg2_reg[12]_i_2_n_0\,
      CO(2) => \stage4_reg2_reg[12]_i_2_n_1\,
      CO(1) => \stage4_reg2_reg[12]_i_2_n_2\,
      CO(0) => \stage4_reg2_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \S4_SUB2/s_add\(12 downto 9),
      S(3 downto 0) => \S4_SUB2/p_1_in\(12 downto 9)
    );
\stage4_reg2_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage4_reg2_reg[12]_i_2_n_0\,
      CO(3) => \stage4_reg2_reg[16]_i_2_n_0\,
      CO(2) => \stage4_reg2_reg[16]_i_2_n_1\,
      CO(1) => \stage4_reg2_reg[16]_i_2_n_2\,
      CO(0) => \stage4_reg2_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \S4_SUB2/s_add\(16 downto 13),
      S(3 downto 0) => \S4_SUB2/p_1_in\(16 downto 13)
    );
\stage4_reg2_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage4_reg2_reg[16]_i_2_n_0\,
      CO(3) => \stage4_reg2_reg[19]_i_2_n_0\,
      CO(2) => \NLW_stage4_reg2_reg[19]_i_2_CO_UNCONNECTED\(2),
      CO(1) => \stage4_reg2_reg[19]_i_2_n_2\,
      CO(0) => \stage4_reg2_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => stage4_c3_zout(19),
      DI(1 downto 0) => B"00",
      O(3) => \NLW_stage4_reg2_reg[19]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => \S4_SUB2/s_add\(19 downto 17),
      S(3) => '1',
      S(2 downto 0) => \S4_SUB2/p_1_in\(19 downto 17)
    );
\stage4_reg2_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stage4_reg2_reg[4]_i_2_n_0\,
      CO(2) => \stage4_reg2_reg[4]_i_2_n_1\,
      CO(1) => \stage4_reg2_reg[4]_i_2_n_2\,
      CO(0) => \stage4_reg2_reg[4]_i_2_n_3\,
      CYINIT => \S4_SUB2/p_1_in\(0),
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \S4_SUB2/s_add\(4 downto 1),
      S(3 downto 0) => \S4_SUB2/p_1_in\(4 downto 1)
    );
\stage4_reg2_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage4_reg2_reg[4]_i_2_n_0\,
      CO(3) => \stage4_reg2_reg[8]_i_2_n_0\,
      CO(2) => \stage4_reg2_reg[8]_i_2_n_1\,
      CO(1) => \stage4_reg2_reg[8]_i_2_n_2\,
      CO(0) => \stage4_reg2_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \S4_SUB2/s_add\(8 downto 5),
      S(3 downto 0) => \S4_SUB2/p_1_in\(8 downto 5)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_cordic_c is
  port (
    \reg_yin_reg[19]_0\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    cor_ptr : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \iteration_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in : out STD_LOGIC;
    stage1_c1_xout : out STD_LOGIC_VECTOR ( 19 downto 0 );
    stage1_c1_zout : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \reg_yin_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Z_OUT_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reg_yin : in STD_LOGIC_VECTOR ( 19 downto 0 );
    reg_xin : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \FSM_onehot_state_reg[1]_0\ : in STD_LOGIC;
    \gen_rd_b.doutb_reg_reg[0]\ : in STD_LOGIC;
    reg_lutout : in STD_LOGIC_VECTOR ( 8 downto 0 );
    reg_lutout_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \FSM_onehot_state_reg[0]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \iteration_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_cordic_c : entity is "fxp_cordic_c";
end design_1_axi_ikinematics_0_0_fxp_cordic_c;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_cordic_c is
  signal \FSM_onehot_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[4]\ : STD_LOGIC;
  signal FXP_X_ADDER_n_20 : STD_LOGIC;
  signal FXP_Y_ADDER_n_20 : STD_LOGIC;
  signal FXP_Z_ADDER_n_20 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \X_OUT[19]_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_10__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_11__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_11_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_12__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_12_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_9__0_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_10__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_10_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_11__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_11_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_12__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_12_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_9__0_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_9_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_8__0_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_8_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_5_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_10__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_10_n_0\ : STD_LOGIC;
  signal \i__carry_i_11__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_11_n_0\ : STD_LOGIC;
  signal \i__carry_i_12__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_12_n_0\ : STD_LOGIC;
  signal \i__carry_i_13__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_13_n_0\ : STD_LOGIC;
  signal \i__carry_i_14__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_14_n_0\ : STD_LOGIC;
  signal \i__carry_i_15__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_15_n_0\ : STD_LOGIC;
  signal \i__carry_i_16__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_16_n_0\ : STD_LOGIC;
  signal \i__carry_i_17_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_2_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_3_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__1_n_0\ : STD_LOGIC;
  signal \i__carry_i_4_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_8_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__0_n_0\ : STD_LOGIC;
  signal \i__carry_i_9_n_0\ : STD_LOGIC;
  signal \^iteration_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mux_xin : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal mux_yin : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal mux_zin : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal nextiter : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal reg_xin_0 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \reg_xin_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal reg_yin_1 : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \^reg_yin_reg[19]_0\ : STD_LOGIC;
  signal \reg_yin_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \reg_zin_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[16]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[17]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[18]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[9]\ : STD_LOGIC;
  signal s_add : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal s_add_0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal s_add_1 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal xadderout : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal zadderout : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \NLW_reg_xin_reg[19]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_reg_xin_reg[19]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_reg_yin_reg[19]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_reg_yin_reg[19]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_reg_zin_reg[19]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_reg_zin_reg[19]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1\ : label is "soft_lutpair9";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute SOFT_HLUTNM of \X_OUT[0]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \X_OUT[10]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \X_OUT[11]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \X_OUT[12]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \X_OUT[13]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \X_OUT[14]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \X_OUT[15]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \X_OUT[16]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \X_OUT[17]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \X_OUT[18]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \X_OUT[19]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \X_OUT[1]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \X_OUT[2]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \X_OUT[3]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \X_OUT[4]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \X_OUT[5]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \X_OUT[6]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \X_OUT[7]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \X_OUT[8]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \X_OUT[9]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \Z_OUT[0]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \Z_OUT[10]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \Z_OUT[11]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \Z_OUT[12]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \Z_OUT[13]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \Z_OUT[14]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \Z_OUT[15]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \Z_OUT[16]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \Z_OUT[17]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \Z_OUT[18]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \Z_OUT[19]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \Z_OUT[1]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \Z_OUT[2]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Z_OUT[3]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \Z_OUT[4]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Z_OUT[5]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \Z_OUT[6]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Z_OUT[7]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \Z_OUT[8]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \Z_OUT[9]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \i__carry__0_i_5\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \i__carry__0_i_5__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \i__carry__0_i_6\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \i__carry__0_i_6__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \i__carry__0_i_7\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \i__carry__0_i_7__0\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \i__carry__0_i_8\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \i__carry__0_i_8__0\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \i__carry__1_i_5\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \i__carry__1_i_6\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \i__carry__1_i_6__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \i__carry__1_i_7\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \i__carry__1_i_7__0\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \i__carry__1_i_8\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \i__carry__1_i_8__0\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \i__carry_i_10\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \i__carry_i_5\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \i__carry_i_6\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \i__carry_i_6__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \i__carry_i_7\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \i__carry_i_7__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \i__carry_i_8\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \i__carry_i_8__0\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \i__carry_i_9\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \i__carry_i_9__0\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \iteration[1]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \iteration[2]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \iteration[3]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \reg_zin[19]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \reg_zin[9]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of xpm_memory_base_inst_i_6 : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of xpm_memory_base_inst_i_7 : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of xpm_memory_base_inst_i_9 : label is "soft_lutpair9";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  S(0) <= \^s\(0);
  \iteration_reg[3]_0\(3 downto 0) <= \^iteration_reg[3]_0\(3 downto 0);
  \reg_yin_reg[19]_0\ <= \^reg_yin_reg[19]_0\;
\FSM_onehot_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_state_reg[1]_0\,
      O => \FSM_onehot_state[1]_i_1_n_0\
    );
\FSM_onehot_state[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_state_reg[1]_0\,
      O => \FSM_onehot_state[2]_i_1_n_0\
    );
\FSM_onehot_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFAAAAAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^iteration_reg[3]_0\(0),
      I2 => \^iteration_reg[3]_0\(1),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => \^iteration_reg[3]_0\(2),
      I5 => \^q\(1),
      O => \FSM_onehot_state[3]_i_1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => \FSM_onehot_state_reg[0]_0\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      R => \FSM_onehot_state_reg[0]_0\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1_n_0\,
      Q => \^q\(0),
      R => \FSM_onehot_state_reg[0]_0\
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1_n_0\,
      Q => \^q\(1),
      R => \FSM_onehot_state_reg[0]_0\
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state_reg[4]_0\(0),
      Q => \FSM_onehot_state_reg_n_0_[4]\,
      R => \FSM_onehot_state_reg[0]_0\
    );
FXP_X_ADDER: entity work.design_1_axi_ikinematics_0_0_fxp_adder_51
     port map (
      CO(0) => FXP_X_ADDER_n_20,
      S(3) => \i__carry_i_1__0_n_0\,
      S(2) => \i__carry_i_2__0_n_0\,
      S(1) => \i__carry_i_3__0_n_0\,
      S(0) => \i__carry_i_4__0_n_0\,
      \X_OUT_reg[11]\(3) => \i__carry__1_i_1__0_n_0\,
      \X_OUT_reg[11]\(2) => \i__carry__1_i_2__0_n_0\,
      \X_OUT_reg[11]\(1) => \i__carry__1_i_3__0_n_0\,
      \X_OUT_reg[11]\(0) => \i__carry__1_i_4__0_n_0\,
      \X_OUT_reg[15]\(3) => \i__carry__2_i_1__0_n_0\,
      \X_OUT_reg[15]\(2) => \i__carry__2_i_2__0_n_0\,
      \X_OUT_reg[15]\(1) => \i__carry__2_i_3__0_n_0\,
      \X_OUT_reg[15]\(0) => \i__carry__2_i_4__0_n_0\,
      \X_OUT_reg[18]\ => \^s\(0),
      \X_OUT_reg[18]_0\(2) => \i__carry__3_i_1__1_n_0\,
      \X_OUT_reg[18]_0\(1) => \i__carry__3_i_2__0_n_0\,
      \X_OUT_reg[18]_0\(0) => \i__carry__3_i_3__0_n_0\,
      \X_OUT_reg[3]\ => \^reg_yin_reg[19]_0\,
      \X_OUT_reg[7]\(3) => \i__carry__0_i_1__0_n_0\,
      \X_OUT_reg[7]\(2) => \i__carry__0_i_2__0_n_0\,
      \X_OUT_reg[7]\(1) => \i__carry__0_i_3__0_n_0\,
      \X_OUT_reg[7]\(0) => \i__carry__0_i_4__0_n_0\,
      reg_xin_0(18 downto 0) => reg_xin_0(18 downto 0),
      s_add(19 downto 0) => s_add(19 downto 0)
    );
FXP_Y_ADDER: entity work.design_1_axi_ikinematics_0_0_fxp_adder_52
     port map (
      CO(0) => FXP_Y_ADDER_n_20,
      DI(0) => \i__carry__3_i_1_n_0\,
      S(3) => \i__carry_i_2_n_0\,
      S(2) => \i__carry_i_3_n_0\,
      S(1) => \i__carry_i_4_n_0\,
      S(0) => \i__carry_i_5__0_n_0\,
      reg_yin_1(18 downto 0) => reg_yin_1(18 downto 0),
      \reg_yin_reg[11]\(3) => \i__carry__1_i_1_n_0\,
      \reg_yin_reg[11]\(2) => \i__carry__1_i_2_n_0\,
      \reg_yin_reg[11]\(1) => \i__carry__1_i_3_n_0\,
      \reg_yin_reg[11]\(0) => \i__carry__1_i_4_n_0\,
      \reg_yin_reg[15]\(3) => \i__carry__2_i_1_n_0\,
      \reg_yin_reg[15]\(2) => \i__carry__2_i_2_n_0\,
      \reg_yin_reg[15]\(1) => \i__carry__2_i_3_n_0\,
      \reg_yin_reg[15]\(0) => \i__carry__2_i_4_n_0\,
      \reg_yin_reg[18]\(3) => \reg_yin_reg[18]_0\(0),
      \reg_yin_reg[18]\(2) => \i__carry__3_i_2_n_0\,
      \reg_yin_reg[18]\(1) => \i__carry__3_i_3_n_0\,
      \reg_yin_reg[18]\(0) => \i__carry__3_i_4__0_n_0\,
      \reg_yin_reg[3]\ => \i__carry_i_1_n_0\,
      \reg_yin_reg[7]\(3) => \i__carry__0_i_1_n_0\,
      \reg_yin_reg[7]\(2) => \i__carry__0_i_2_n_0\,
      \reg_yin_reg[7]\(1) => \i__carry__0_i_3_n_0\,
      \reg_yin_reg[7]\(0) => \i__carry__0_i_4_n_0\,
      s_add(19 downto 0) => s_add_0(19 downto 0)
    );
FXP_Z_ADDER: entity work.design_1_axi_ikinematics_0_0_fxp_adder_53
     port map (
      CO(0) => FXP_Z_ADDER_n_20,
      DI(3) => \reg_zin_reg_n_0_[3]\,
      DI(2) => \reg_zin_reg_n_0_[2]\,
      DI(1) => \reg_zin_reg_n_0_[1]\,
      DI(0) => \reg_zin_reg_n_0_[0]\,
      S(3) => \i__carry_i_1__1_n_0\,
      S(2) => \i__carry_i_2__1_n_0\,
      S(1) => \i__carry_i_3__1_n_0\,
      S(0) => \i__carry_i_4__1_n_0\,
      \Z_OUT_reg[11]\(3) => \reg_zin_reg_n_0_[11]\,
      \Z_OUT_reg[11]\(2) => \reg_zin_reg_n_0_[10]\,
      \Z_OUT_reg[11]\(1) => \reg_zin_reg_n_0_[9]\,
      \Z_OUT_reg[11]\(0) => \reg_zin_reg_n_0_[8]\,
      \Z_OUT_reg[11]_0\(3) => \i__carry__1_i_1__1_n_0\,
      \Z_OUT_reg[11]_0\(2) => \i__carry__1_i_2__1_n_0\,
      \Z_OUT_reg[11]_0\(1) => \i__carry__1_i_3__1_n_0\,
      \Z_OUT_reg[11]_0\(0) => \i__carry__1_i_4__1_n_0\,
      \Z_OUT_reg[15]\(3) => \reg_zin_reg_n_0_[15]\,
      \Z_OUT_reg[15]\(2) => \reg_zin_reg_n_0_[14]\,
      \Z_OUT_reg[15]\(1) => \reg_zin_reg_n_0_[13]\,
      \Z_OUT_reg[15]\(0) => \reg_zin_reg_n_0_[12]\,
      \Z_OUT_reg[15]_0\(3) => \i__carry__2_i_1__1_n_0\,
      \Z_OUT_reg[15]_0\(2) => \i__carry__2_i_2__1_n_0\,
      \Z_OUT_reg[15]_0\(1) => \i__carry__2_i_3__1_n_0\,
      \Z_OUT_reg[15]_0\(0) => \i__carry__2_i_4__1_n_0\,
      \Z_OUT_reg[18]\(3) => \i__carry__3_i_1__0_n_0\,
      \Z_OUT_reg[18]\(2) => \reg_zin_reg_n_0_[18]\,
      \Z_OUT_reg[18]\(1) => \reg_zin_reg_n_0_[17]\,
      \Z_OUT_reg[18]\(0) => \reg_zin_reg_n_0_[16]\,
      \Z_OUT_reg[18]_0\(3) => \Z_OUT_reg[18]_0\(0),
      \Z_OUT_reg[18]_0\(2) => \i__carry__3_i_2__1_n_0\,
      \Z_OUT_reg[18]_0\(1) => \i__carry__3_i_3__1_n_0\,
      \Z_OUT_reg[18]_0\(0) => \i__carry__3_i_4__1_n_0\,
      \Z_OUT_reg[3]\ => \^reg_yin_reg[19]_0\,
      \Z_OUT_reg[7]\(3) => \reg_zin_reg_n_0_[7]\,
      \Z_OUT_reg[7]\(2) => \reg_zin_reg_n_0_[6]\,
      \Z_OUT_reg[7]\(1) => \reg_zin_reg_n_0_[5]\,
      \Z_OUT_reg[7]\(0) => \reg_zin_reg_n_0_[4]\,
      \Z_OUT_reg[7]_0\(3) => \i__carry__0_i_1__1_n_0\,
      \Z_OUT_reg[7]_0\(2) => \i__carry__0_i_2__1_n_0\,
      \Z_OUT_reg[7]_0\(1) => \i__carry__0_i_3__1_n_0\,
      \Z_OUT_reg[7]_0\(0) => \i__carry__0_i_4__1_n_0\,
      s_add(19 downto 0) => s_add_1(19 downto 0)
    );
\X_OUT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(0),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      O => xadderout(0)
    );
\X_OUT[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(10),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      O => xadderout(10)
    );
\X_OUT[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(11),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      O => xadderout(11)
    );
\X_OUT[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(12),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      O => xadderout(12)
    );
\X_OUT[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(13),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      O => xadderout(13)
    );
\X_OUT[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(14),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      O => xadderout(14)
    );
\X_OUT[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(15),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      O => xadderout(15)
    );
\X_OUT[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(16),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      O => xadderout(16)
    );
\X_OUT[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(17),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      O => xadderout(17)
    );
\X_OUT[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(18),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      O => xadderout(18)
    );
\X_OUT[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(0),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^iteration_reg[3]_0\(3),
      O => \X_OUT[19]_i_1_n_0\
    );
\X_OUT[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_xin_reg[19]_i_2_n_3\,
      O => xadderout(19)
    );
\X_OUT[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(1),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      O => xadderout(1)
    );
\X_OUT[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(2),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      O => xadderout(2)
    );
\X_OUT[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(3),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      O => xadderout(3)
    );
\X_OUT[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(4),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      O => xadderout(4)
    );
\X_OUT[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(5),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      O => xadderout(5)
    );
\X_OUT[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(6),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      O => xadderout(6)
    );
\X_OUT[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(7),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      O => xadderout(7)
    );
\X_OUT[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(8),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      O => xadderout(8)
    );
\X_OUT[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(9),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      O => xadderout(9)
    );
\X_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => xadderout(0),
      Q => stage1_c1_xout(0),
      R => \FSM_onehot_state_reg[0]_0\
    );
\X_OUT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => xadderout(10),
      Q => stage1_c1_xout(10),
      R => \FSM_onehot_state_reg[0]_0\
    );
\X_OUT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => xadderout(11),
      Q => stage1_c1_xout(11),
      R => \FSM_onehot_state_reg[0]_0\
    );
\X_OUT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => xadderout(12),
      Q => stage1_c1_xout(12),
      R => \FSM_onehot_state_reg[0]_0\
    );
\X_OUT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => xadderout(13),
      Q => stage1_c1_xout(13),
      R => \FSM_onehot_state_reg[0]_0\
    );
\X_OUT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => xadderout(14),
      Q => stage1_c1_xout(14),
      R => \FSM_onehot_state_reg[0]_0\
    );
\X_OUT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => xadderout(15),
      Q => stage1_c1_xout(15),
      R => \FSM_onehot_state_reg[0]_0\
    );
\X_OUT_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => xadderout(16),
      Q => stage1_c1_xout(16),
      R => \FSM_onehot_state_reg[0]_0\
    );
\X_OUT_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => xadderout(17),
      Q => stage1_c1_xout(17),
      R => \FSM_onehot_state_reg[0]_0\
    );
\X_OUT_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => xadderout(18),
      Q => stage1_c1_xout(18),
      R => \FSM_onehot_state_reg[0]_0\
    );
\X_OUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => xadderout(19),
      Q => stage1_c1_xout(19),
      R => \FSM_onehot_state_reg[0]_0\
    );
\X_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => xadderout(1),
      Q => stage1_c1_xout(1),
      R => \FSM_onehot_state_reg[0]_0\
    );
\X_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => xadderout(2),
      Q => stage1_c1_xout(2),
      R => \FSM_onehot_state_reg[0]_0\
    );
\X_OUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => xadderout(3),
      Q => stage1_c1_xout(3),
      R => \FSM_onehot_state_reg[0]_0\
    );
\X_OUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => xadderout(4),
      Q => stage1_c1_xout(4),
      R => \FSM_onehot_state_reg[0]_0\
    );
\X_OUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => xadderout(5),
      Q => stage1_c1_xout(5),
      R => \FSM_onehot_state_reg[0]_0\
    );
\X_OUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => xadderout(6),
      Q => stage1_c1_xout(6),
      R => \FSM_onehot_state_reg[0]_0\
    );
\X_OUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => xadderout(7),
      Q => stage1_c1_xout(7),
      R => \FSM_onehot_state_reg[0]_0\
    );
\X_OUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => xadderout(8),
      Q => stage1_c1_xout(8),
      R => \FSM_onehot_state_reg[0]_0\
    );
\X_OUT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => xadderout(9),
      Q => stage1_c1_xout(9),
      R => \FSM_onehot_state_reg[0]_0\
    );
\Z_OUT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(0),
      I1 => \reg_zin_reg[19]_i_2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(0)
    );
\Z_OUT[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(10),
      I1 => \reg_zin_reg[19]_i_2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(10)
    );
\Z_OUT[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(11),
      I1 => \reg_zin_reg[19]_i_2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(11)
    );
\Z_OUT[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(12),
      I1 => \reg_zin_reg[19]_i_2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(12)
    );
\Z_OUT[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(13),
      I1 => \reg_zin_reg[19]_i_2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(13)
    );
\Z_OUT[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(14),
      I1 => \reg_zin_reg[19]_i_2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(14)
    );
\Z_OUT[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(15),
      I1 => \reg_zin_reg[19]_i_2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(15)
    );
\Z_OUT[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(16),
      I1 => \reg_zin_reg[19]_i_2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(16)
    );
\Z_OUT[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(17),
      I1 => \reg_zin_reg[19]_i_2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(17)
    );
\Z_OUT[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(18),
      I1 => \reg_zin_reg[19]_i_2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(18)
    );
\Z_OUT[19]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_zin_reg[19]_i_2_n_3\,
      O => zadderout(19)
    );
\Z_OUT[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(1),
      I1 => \reg_zin_reg[19]_i_2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(1)
    );
\Z_OUT[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(2),
      I1 => \reg_zin_reg[19]_i_2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(2)
    );
\Z_OUT[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(3),
      I1 => \reg_zin_reg[19]_i_2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(3)
    );
\Z_OUT[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(4),
      I1 => \reg_zin_reg[19]_i_2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(4)
    );
\Z_OUT[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(5),
      I1 => \reg_zin_reg[19]_i_2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(5)
    );
\Z_OUT[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(6),
      I1 => \reg_zin_reg[19]_i_2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(6)
    );
\Z_OUT[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(7),
      I1 => \reg_zin_reg[19]_i_2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(7)
    );
\Z_OUT[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(8),
      I1 => \reg_zin_reg[19]_i_2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(8)
    );
\Z_OUT[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(9),
      I1 => \reg_zin_reg[19]_i_2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(9)
    );
\Z_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => zadderout(0),
      Q => stage1_c1_zout(0),
      R => \FSM_onehot_state_reg[0]_0\
    );
\Z_OUT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => zadderout(10),
      Q => stage1_c1_zout(10),
      R => \FSM_onehot_state_reg[0]_0\
    );
\Z_OUT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => zadderout(11),
      Q => stage1_c1_zout(11),
      R => \FSM_onehot_state_reg[0]_0\
    );
\Z_OUT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => zadderout(12),
      Q => stage1_c1_zout(12),
      R => \FSM_onehot_state_reg[0]_0\
    );
\Z_OUT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => zadderout(13),
      Q => stage1_c1_zout(13),
      R => \FSM_onehot_state_reg[0]_0\
    );
\Z_OUT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => zadderout(14),
      Q => stage1_c1_zout(14),
      R => \FSM_onehot_state_reg[0]_0\
    );
\Z_OUT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => zadderout(15),
      Q => stage1_c1_zout(15),
      R => \FSM_onehot_state_reg[0]_0\
    );
\Z_OUT_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => zadderout(16),
      Q => stage1_c1_zout(16),
      R => \FSM_onehot_state_reg[0]_0\
    );
\Z_OUT_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => zadderout(17),
      Q => stage1_c1_zout(17),
      R => \FSM_onehot_state_reg[0]_0\
    );
\Z_OUT_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => zadderout(18),
      Q => stage1_c1_zout(18),
      R => \FSM_onehot_state_reg[0]_0\
    );
\Z_OUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => zadderout(19),
      Q => stage1_c1_zout(19),
      R => \FSM_onehot_state_reg[0]_0\
    );
\Z_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => zadderout(1),
      Q => stage1_c1_zout(1),
      R => \FSM_onehot_state_reg[0]_0\
    );
\Z_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => zadderout(2),
      Q => stage1_c1_zout(2),
      R => \FSM_onehot_state_reg[0]_0\
    );
\Z_OUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => zadderout(3),
      Q => stage1_c1_zout(3),
      R => \FSM_onehot_state_reg[0]_0\
    );
\Z_OUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => zadderout(4),
      Q => stage1_c1_zout(4),
      R => \FSM_onehot_state_reg[0]_0\
    );
\Z_OUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => zadderout(5),
      Q => stage1_c1_zout(5),
      R => \FSM_onehot_state_reg[0]_0\
    );
\Z_OUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => zadderout(6),
      Q => stage1_c1_zout(6),
      R => \FSM_onehot_state_reg[0]_0\
    );
\Z_OUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => zadderout(7),
      Q => stage1_c1_zout(7),
      R => \FSM_onehot_state_reg[0]_0\
    );
\Z_OUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => zadderout(8),
      Q => stage1_c1_zout(8),
      R => \FSM_onehot_state_reg[0]_0\
    );
\Z_OUT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[19]_i_1_n_0\,
      D => zadderout(9),
      Q => stage1_c1_zout(9),
      R => \FSM_onehot_state_reg[0]_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin_1(7),
      I1 => \i__carry__0_i_5_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_6_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry__0_i_1_n_0\
    );
\i__carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^s\(0),
      I1 => reg_xin_0(12),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin_0(16),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin_0(8),
      O => \i__carry__0_i_10_n_0\
    );
\i__carry__0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^reg_yin_reg[19]_0\,
      I1 => reg_yin_1(12),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin_1(16),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin_1(8),
      O => \i__carry__0_i_10__0_n_0\
    );
\i__carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^s\(0),
      I1 => reg_xin_0(13),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin_0(17),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin_0(9),
      O => \i__carry__0_i_11_n_0\
    );
\i__carry__0_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^reg_yin_reg[19]_0\,
      I1 => reg_yin_1(13),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin_1(17),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin_1(9),
      O => \i__carry__0_i_11__0_n_0\
    );
\i__carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^s\(0),
      I1 => reg_xin_0(11),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin_0(15),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin_0(7),
      O => \i__carry__0_i_12_n_0\
    );
\i__carry__0_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^reg_yin_reg[19]_0\,
      I1 => reg_yin_1(11),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin_1(15),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin_1(7),
      O => \i__carry__0_i_12__0_n_0\
    );
\i__carry__0_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin_0(7),
      I1 => \i__carry__0_i_5__0_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_6__0_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry__0_i_1__0_n_0\
    );
\i__carry__0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[7]\,
      I1 => reg_lutout_0(3),
      I2 => \^reg_yin_reg[19]_0\,
      O => \i__carry__0_i_1__1_n_0\
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin_1(6),
      I1 => \i__carry__0_i_6_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_7_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry__0_i_2_n_0\
    );
\i__carry__0_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin_0(6),
      I1 => \i__carry__0_i_6__0_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_7__0_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry__0_i_2__0_n_0\
    );
\i__carry__0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[6]\,
      I1 => reg_lutout_0(2),
      I2 => \^reg_yin_reg[19]_0\,
      O => \i__carry__0_i_2__1_n_0\
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin_1(5),
      I1 => \i__carry__0_i_7_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_8_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry__0_i_3_n_0\
    );
\i__carry__0_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin_0(5),
      I1 => \i__carry__0_i_7__0_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_8__0_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry__0_i_3__0_n_0\
    );
\i__carry__0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[5]\,
      I1 => reg_lutout_0(1),
      I2 => \^reg_yin_reg[19]_0\,
      O => \i__carry__0_i_3__1_n_0\
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin_1(4),
      I1 => \i__carry__0_i_8_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_6_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry__0_i_4_n_0\
    );
\i__carry__0_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin_0(4),
      I1 => \i__carry__0_i_8__0_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_5_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry__0_i_4__0_n_0\
    );
\i__carry__0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[4]\,
      I1 => reg_lutout_0(0),
      I2 => \^reg_yin_reg[19]_0\,
      O => \i__carry__0_i_4__1_n_0\
    );
\i__carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_9_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_10_n_0\,
      O => \i__carry__0_i_5_n_0\
    );
\i__carry__0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_9__0_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_10__0_n_0\,
      O => \i__carry__0_i_5__0_n_0\
    );
\i__carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_11_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_12_n_0\,
      O => \i__carry__0_i_6_n_0\
    );
\i__carry__0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_11__0_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_12__0_n_0\,
      O => \i__carry__0_i_6__0_n_0\
    );
\i__carry__0_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_10_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_11_n_0\,
      O => \i__carry__0_i_7_n_0\
    );
\i__carry__0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_10__0_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_10__0_n_0\,
      O => \i__carry__0_i_7__0_n_0\
    );
\i__carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_12_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_13_n_0\,
      O => \i__carry__0_i_8_n_0\
    );
\i__carry__0_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_12__0_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_12__0_n_0\,
      O => \i__carry__0_i_8__0_n_0\
    );
\i__carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^s\(0),
      I1 => reg_xin_0(14),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin_0(18),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin_0(10),
      O => \i__carry__0_i_9_n_0\
    );
\i__carry__0_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^reg_yin_reg[19]_0\,
      I1 => reg_yin_1(14),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin_1(18),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin_1(10),
      O => \i__carry__0_i_9__0_n_0\
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin_1(11),
      I1 => \i__carry__1_i_5_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_6_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry__1_i_1_n_0\
    );
\i__carry__1_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_xin_0(16),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^s\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin_0(12),
      O => \i__carry__1_i_10_n_0\
    );
\i__carry__1_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_yin_1(16),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^reg_yin_reg[19]_0\,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin_1(12),
      O => \i__carry__1_i_10__0_n_0\
    );
\i__carry__1_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_xin_0(17),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^s\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin_0(13),
      O => \i__carry__1_i_11_n_0\
    );
\i__carry__1_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_yin_1(17),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^reg_yin_reg[19]_0\,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin_1(13),
      O => \i__carry__1_i_11__0_n_0\
    );
\i__carry__1_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_xin_0(15),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^s\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin_0(11),
      O => \i__carry__1_i_12_n_0\
    );
\i__carry__1_i_12__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_yin_1(15),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^reg_yin_reg[19]_0\,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin_1(11),
      O => \i__carry__1_i_12__0_n_0\
    );
\i__carry__1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin_0(11),
      I1 => \i__carry__1_i_5__0_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_6__0_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry__1_i_1__0_n_0\
    );
\i__carry__1_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[11]\,
      I1 => reg_lutout_0(7),
      I2 => \^reg_yin_reg[19]_0\,
      O => \i__carry__1_i_1__1_n_0\
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin_1(10),
      I1 => \i__carry__1_i_6_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_7_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry__1_i_2_n_0\
    );
\i__carry__1_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin_0(10),
      I1 => \i__carry__1_i_6__0_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_7__0_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry__1_i_2__0_n_0\
    );
\i__carry__1_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[10]\,
      I1 => reg_lutout_0(6),
      I2 => \^reg_yin_reg[19]_0\,
      O => \i__carry__1_i_2__1_n_0\
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin_1(9),
      I1 => \i__carry__1_i_7_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_8_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry__1_i_3_n_0\
    );
\i__carry__1_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin_0(9),
      I1 => \i__carry__1_i_7__0_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_8__0_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry__1_i_3__0_n_0\
    );
\i__carry__1_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[9]\,
      I1 => reg_lutout_0(5),
      I2 => \^reg_yin_reg[19]_0\,
      O => \i__carry__1_i_3__1_n_0\
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin_1(8),
      I1 => \i__carry__1_i_8_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_5_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry__1_i_4_n_0\
    );
\i__carry__1_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin_0(8),
      I1 => \i__carry__1_i_8__0_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_5__0_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry__1_i_4__0_n_0\
    );
\i__carry__1_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[8]\,
      I1 => reg_lutout_0(4),
      I2 => \^reg_yin_reg[19]_0\,
      O => \i__carry__1_i_4__1_n_0\
    );
\i__carry__1_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_9_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__1_i_10_n_0\,
      O => \i__carry__1_i_5_n_0\
    );
\i__carry__1_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_9__0_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__1_i_10__0_n_0\,
      O => \i__carry__1_i_5__0_n_0\
    );
\i__carry__1_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_11_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__1_i_12_n_0\,
      O => \i__carry__1_i_6_n_0\
    );
\i__carry__1_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_11__0_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__1_i_12__0_n_0\,
      O => \i__carry__1_i_6__0_n_0\
    );
\i__carry__1_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_10_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_9_n_0\,
      O => \i__carry__1_i_7_n_0\
    );
\i__carry__1_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_10__0_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_9__0_n_0\,
      O => \i__carry__1_i_7__0_n_0\
    );
\i__carry__1_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_12_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_11_n_0\,
      O => \i__carry__1_i_8_n_0\
    );
\i__carry__1_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_12__0_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_11__0_n_0\,
      O => \i__carry__1_i_8__0_n_0\
    );
\i__carry__1_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_xin_0(18),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^s\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin_0(14),
      O => \i__carry__1_i_9_n_0\
    );
\i__carry__1_i_9__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_yin_1(18),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^reg_yin_reg[19]_0\,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin_1(14),
      O => \i__carry__1_i_9__0_n_0\
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin_1(15),
      I1 => \i__carry__2_i_5_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_6_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry__2_i_1_n_0\
    );
\i__carry__2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin_0(15),
      I1 => \i__carry__2_i_5__0_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_6__0_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry__2_i_1__0_n_0\
    );
\i__carry__2_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[15]\,
      I1 => reg_lutout(7),
      I2 => \^reg_yin_reg[19]_0\,
      O => \i__carry__2_i_1__1_n_0\
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin_1(14),
      I1 => \i__carry__2_i_6_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_7_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry__2_i_2_n_0\
    );
\i__carry__2_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin_0(14),
      I1 => \i__carry__2_i_6__0_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_7__0_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry__2_i_2__0_n_0\
    );
\i__carry__2_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[14]\,
      I1 => reg_lutout(6),
      I2 => \^reg_yin_reg[19]_0\,
      O => \i__carry__2_i_2__1_n_0\
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin_1(13),
      I1 => \i__carry__2_i_7_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_8_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry__2_i_3_n_0\
    );
\i__carry__2_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin_0(13),
      I1 => \i__carry__2_i_7__0_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_8__0_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry__2_i_3__0_n_0\
    );
\i__carry__2_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[13]\,
      I1 => reg_lutout(5),
      I2 => \^reg_yin_reg[19]_0\,
      O => \i__carry__2_i_3__1_n_0\
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin_1(12),
      I1 => \i__carry__2_i_8_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_5_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry__2_i_4_n_0\
    );
\i__carry__2_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin_0(12),
      I1 => \i__carry__2_i_8__0_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_5__0_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry__2_i_4__0_n_0\
    );
\i__carry__2_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[12]\,
      I1 => reg_lutout(4),
      I2 => \^reg_yin_reg[19]_0\,
      O => \i__carry__2_i_4__1_n_0\
    );
\i__carry__2_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => reg_xin_0(18),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^s\(0),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin_0(16),
      O => \i__carry__2_i_5_n_0\
    );
\i__carry__2_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => reg_yin_1(18),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^reg_yin_reg[19]_0\,
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin_1(16),
      O => \i__carry__2_i_5__0_n_0\
    );
\i__carry__2_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => reg_xin_0(17),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^s\(0),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin_0(15),
      O => \i__carry__2_i_6_n_0\
    );
\i__carry__2_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => reg_yin_1(17),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^reg_yin_reg[19]_0\,
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin_1(15),
      O => \i__carry__2_i_6__0_n_0\
    );
\i__carry__2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(2),
      I1 => \^s\(0),
      I2 => \^iteration_reg[3]_0\(3),
      I3 => reg_xin_0(16),
      I4 => \^iteration_reg[3]_0\(1),
      I5 => \i__carry__1_i_9_n_0\,
      O => \i__carry__2_i_7_n_0\
    );
\i__carry__2_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(2),
      I1 => \^reg_yin_reg[19]_0\,
      I2 => \^iteration_reg[3]_0\(3),
      I3 => reg_yin_1(16),
      I4 => \^iteration_reg[3]_0\(1),
      I5 => \i__carry__1_i_9__0_n_0\,
      O => \i__carry__2_i_7__0_n_0\
    );
\i__carry__2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(2),
      I1 => \^s\(0),
      I2 => \^iteration_reg[3]_0\(3),
      I3 => reg_xin_0(15),
      I4 => \^iteration_reg[3]_0\(1),
      I5 => \i__carry__1_i_11_n_0\,
      O => \i__carry__2_i_8_n_0\
    );
\i__carry__2_i_8__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(2),
      I1 => \^reg_yin_reg[19]_0\,
      I2 => \^iteration_reg[3]_0\(3),
      I3 => reg_yin_1(15),
      I4 => \^iteration_reg[3]_0\(1),
      I5 => \i__carry__1_i_11__0_n_0\,
      O => \i__carry__2_i_8__0_n_0\
    );
\i__carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^s\(0),
      I1 => \^reg_yin_reg[19]_0\,
      O => \i__carry__3_i_1_n_0\
    );
\i__carry__3_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^reg_yin_reg[19]_0\,
      O => \i__carry__3_i_1__0_n_0\
    );
\i__carry__3_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9A6"
    )
        port map (
      I0 => reg_xin_0(18),
      I1 => \^reg_yin_reg[19]_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__3_i_4_n_0\,
      O => \i__carry__3_i_1__1_n_0\
    );
\i__carry__3_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin_1(18),
      I1 => \^s\(0),
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__3_i_5_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry__3_i_2_n_0\
    );
\i__carry__3_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin_0(17),
      I1 => \i__carry__3_i_4_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__3_i_5__0_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry__3_i_2__0_n_0\
    );
\i__carry__3_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[18]\,
      I1 => \^reg_yin_reg[19]_0\,
      O => \i__carry__3_i_2__1_n_0\
    );
\i__carry__3_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin_1(17),
      I1 => \i__carry__3_i_5_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__3_i_6_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry__3_i_3_n_0\
    );
\i__carry__3_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin_0(16),
      I1 => \i__carry__3_i_5__0_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_5__0_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry__3_i_3__0_n_0\
    );
\i__carry__3_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[17]\,
      I1 => \^reg_yin_reg[19]_0\,
      O => \i__carry__3_i_3__1_n_0\
    );
\i__carry__3_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^reg_yin_reg[19]_0\,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin_1(18),
      O => \i__carry__3_i_4_n_0\
    );
\i__carry__3_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin_1(16),
      I1 => \i__carry__3_i_6_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_5_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry__3_i_4__0_n_0\
    );
\i__carry__3_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[16]\,
      I1 => reg_lutout(8),
      I2 => \^reg_yin_reg[19]_0\,
      O => \i__carry__3_i_4__1_n_0\
    );
\i__carry__3_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^s\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin_0(18),
      O => \i__carry__3_i_5_n_0\
    );
\i__carry__3_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^reg_yin_reg[19]_0\,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin_1(17),
      O => \i__carry__3_i_5__0_n_0\
    );
\i__carry__3_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^s\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin_0(17),
      O => \i__carry__3_i_6_n_0\
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^reg_yin_reg[19]_0\,
      O => \i__carry_i_1_n_0\
    );
\i__carry_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_15_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_17_n_0\,
      O => \i__carry_i_10_n_0\
    );
\i__carry_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin_1(18),
      I1 => reg_yin_1(10),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin_1(14),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin_1(6),
      O => \i__carry_i_10__0_n_0\
    );
\i__carry_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin_0(18),
      I1 => reg_xin_0(10),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin_0(14),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin_0(6),
      O => \i__carry_i_11_n_0\
    );
\i__carry_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin_1(16),
      I1 => reg_yin_1(8),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin_1(12),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin_1(4),
      O => \i__carry_i_11__0_n_0\
    );
\i__carry_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin_0(16),
      I1 => reg_xin_0(8),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin_0(12),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin_0(4),
      O => \i__carry_i_12_n_0\
    );
\i__carry_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin_1(17),
      I1 => reg_yin_1(9),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin_1(13),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin_1(5),
      O => \i__carry_i_12__0_n_0\
    );
\i__carry_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin_0(17),
      I1 => reg_xin_0(9),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin_0(13),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin_0(5),
      O => \i__carry_i_13_n_0\
    );
\i__carry_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin_1(15),
      I1 => reg_yin_1(7),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin_1(11),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin_1(3),
      O => \i__carry_i_13__0_n_0\
    );
\i__carry_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin_0(15),
      I1 => reg_xin_0(7),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin_0(11),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin_0(3),
      O => \i__carry_i_14_n_0\
    );
\i__carry_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin_1(14),
      I1 => reg_yin_1(6),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin_1(10),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin_1(2),
      O => \i__carry_i_14__0_n_0\
    );
\i__carry_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin_0(14),
      I1 => reg_xin_0(6),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin_0(10),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin_0(2),
      O => \i__carry_i_15_n_0\
    );
\i__carry_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin_1(13),
      I1 => reg_yin_1(5),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin_1(9),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin_1(1),
      O => \i__carry_i_15__0_n_0\
    );
\i__carry_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin_0(13),
      I1 => reg_xin_0(5),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin_0(9),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin_0(1),
      O => \i__carry_i_16_n_0\
    );
\i__carry_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin_1(12),
      I1 => reg_yin_1(4),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin_1(8),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin_1(0),
      O => \i__carry_i_16__0_n_0\
    );
\i__carry_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin_0(12),
      I1 => reg_xin_0(4),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin_0(8),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin_0(0),
      O => \i__carry_i_17_n_0\
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin_0(3),
      I1 => \i__carry_i_5_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_6__0_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry_i_1__0_n_0\
    );
\i__carry_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[3]\,
      I1 => reg_lutout(3),
      I2 => \^reg_yin_reg[19]_0\,
      O => \i__carry_i_1__1_n_0\
    );
\i__carry_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin_1(3),
      I1 => \i__carry_i_6_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_7_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry_i_2_n_0\
    );
\i__carry_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin_0(2),
      I1 => \i__carry_i_6__0_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_7__0_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry_i_2__0_n_0\
    );
\i__carry_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[2]\,
      I1 => reg_lutout(2),
      I2 => \^reg_yin_reg[19]_0\,
      O => \i__carry_i_2__1_n_0\
    );
\i__carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin_1(2),
      I1 => \i__carry_i_7_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_8_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry_i_3_n_0\
    );
\i__carry_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin_0(1),
      I1 => \i__carry_i_7__0_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_8__0_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry_i_3__0_n_0\
    );
\i__carry_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[1]\,
      I1 => reg_lutout(1),
      I2 => \^reg_yin_reg[19]_0\,
      O => \i__carry_i_3__1_n_0\
    );
\i__carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin_1(1),
      I1 => \i__carry_i_8_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_9_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry_i_4_n_0\
    );
\i__carry_i_4__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin_0(0),
      I1 => \i__carry_i_8__0_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_9__0_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry_i_4__0_n_0\
    );
\i__carry_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[0]\,
      I1 => reg_lutout(0),
      I2 => \^reg_yin_reg[19]_0\,
      O => \i__carry_i_4__1_n_0\
    );
\i__carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_10__0_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_11__0_n_0\,
      O => \i__carry_i_5_n_0\
    );
\i__carry_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin_1(0),
      I1 => \i__carry_i_9_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_10_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \i__carry_i_5__0_n_0\
    );
\i__carry_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_11_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_12_n_0\,
      O => \i__carry_i_6_n_0\
    );
\i__carry_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_12__0_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_13__0_n_0\,
      O => \i__carry_i_6__0_n_0\
    );
\i__carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_13_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_14_n_0\,
      O => \i__carry_i_7_n_0\
    );
\i__carry_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_11__0_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_14__0_n_0\,
      O => \i__carry_i_7__0_n_0\
    );
\i__carry_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_12_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_15_n_0\,
      O => \i__carry_i_8_n_0\
    );
\i__carry_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_13__0_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_15__0_n_0\,
      O => \i__carry_i_8__0_n_0\
    );
\i__carry_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_14_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_16_n_0\,
      O => \i__carry_i_9_n_0\
    );
\i__carry_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_14__0_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_16__0_n_0\,
      O => \i__carry_i_9__0_n_0\
    );
\iteration[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(0),
      O => nextiter(1)
    );
\iteration[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^iteration_reg[3]_0\(1),
      I3 => \^iteration_reg[3]_0\(0),
      O => nextiter(2)
    );
\iteration[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^iteration_reg[3]_0\(3),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^iteration_reg[3]_0\(0),
      I4 => \^iteration_reg[3]_0\(1),
      O => nextiter(3)
    );
\iteration_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \iteration_reg[0]_0\(0),
      Q => \^iteration_reg[3]_0\(0),
      R => \FSM_onehot_state_reg[0]_0\
    );
\iteration_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => nextiter(1),
      Q => \^iteration_reg[3]_0\(1),
      R => \FSM_onehot_state_reg[0]_0\
    );
\iteration_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => nextiter(2),
      Q => \^iteration_reg[3]_0\(2),
      R => \FSM_onehot_state_reg[0]_0\
    );
\iteration_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => nextiter(3),
      Q => \^iteration_reg[3]_0\(3),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_xin[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(0),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_xin(0),
      O => mux_xin(0)
    );
\reg_xin[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(10),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_xin(10),
      O => mux_xin(10)
    );
\reg_xin[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(11),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_xin(11),
      O => mux_xin(11)
    );
\reg_xin[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(12),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_xin(12),
      O => mux_xin(12)
    );
\reg_xin[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(13),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_xin(13),
      O => mux_xin(13)
    );
\reg_xin[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(14),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_xin(14),
      O => mux_xin(14)
    );
\reg_xin[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(15),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_xin(15),
      O => mux_xin(15)
    );
\reg_xin[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(16),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_xin(16),
      O => mux_xin(16)
    );
\reg_xin[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(17),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_xin(17),
      O => mux_xin(17)
    );
\reg_xin[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(18),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_xin(18),
      O => mux_xin(18)
    );
\reg_xin[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5754"
    )
        port map (
      I0 => \reg_xin_reg[19]_i_2_n_3\,
      I1 => \^q\(1),
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => reg_xin(19),
      O => mux_xin(19)
    );
\reg_xin[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(1),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_xin(1),
      O => mux_xin(1)
    );
\reg_xin[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(2),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_xin(2),
      O => mux_xin(2)
    );
\reg_xin[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(3),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_xin(3),
      O => mux_xin(3)
    );
\reg_xin[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(4),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_xin(4),
      O => mux_xin(4)
    );
\reg_xin[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(5),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_xin(5),
      O => mux_xin(5)
    );
\reg_xin[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(6),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_xin(6),
      O => mux_xin(6)
    );
\reg_xin[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(7),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_xin(7),
      O => mux_xin(7)
    );
\reg_xin[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(8),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_xin(8),
      O => mux_xin(8)
    );
\reg_xin[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(9),
      I1 => \reg_xin_reg[19]_i_2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_xin(9),
      O => mux_xin(9)
    );
\reg_xin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(0),
      Q => reg_xin_0(0),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_xin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(10),
      Q => reg_xin_0(10),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_xin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(11),
      Q => reg_xin_0(11),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_xin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(12),
      Q => reg_xin_0(12),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_xin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(13),
      Q => reg_xin_0(13),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_xin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(14),
      Q => reg_xin_0(14),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_xin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(15),
      Q => reg_xin_0(15),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_xin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(16),
      Q => reg_xin_0(16),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_xin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(17),
      Q => reg_xin_0(17),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_xin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(18),
      Q => reg_xin_0(18),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_xin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(19),
      Q => \^s\(0),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_xin_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => FXP_X_ADDER_n_20,
      CO(3 downto 1) => \NLW_reg_xin_reg[19]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \reg_xin_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_reg_xin_reg[19]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\reg_xin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(1),
      Q => reg_xin_0(1),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_xin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(2),
      Q => reg_xin_0(2),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_xin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(3),
      Q => reg_xin_0(3),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_xin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(4),
      Q => reg_xin_0(4),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_xin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(5),
      Q => reg_xin_0(5),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_xin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(6),
      Q => reg_xin_0(6),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_xin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(7),
      Q => reg_xin_0(7),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_xin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(8),
      Q => reg_xin_0(8),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_xin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(9),
      Q => reg_xin_0(9),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_yin[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(0),
      I1 => \reg_yin_reg[19]_i_2_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_yin(0),
      O => mux_yin(0)
    );
\reg_yin[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(10),
      I1 => \reg_yin_reg[19]_i_2_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_yin(10),
      O => mux_yin(10)
    );
\reg_yin[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(11),
      I1 => \reg_yin_reg[19]_i_2_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_yin(11),
      O => mux_yin(11)
    );
\reg_yin[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(12),
      I1 => \reg_yin_reg[19]_i_2_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_yin(12),
      O => mux_yin(12)
    );
\reg_yin[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(13),
      I1 => \reg_yin_reg[19]_i_2_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_yin(13),
      O => mux_yin(13)
    );
\reg_yin[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(14),
      I1 => \reg_yin_reg[19]_i_2_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_yin(14),
      O => mux_yin(14)
    );
\reg_yin[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(15),
      I1 => \reg_yin_reg[19]_i_2_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_yin(15),
      O => mux_yin(15)
    );
\reg_yin[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(16),
      I1 => \reg_yin_reg[19]_i_2_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_yin(16),
      O => mux_yin(16)
    );
\reg_yin[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(17),
      I1 => \reg_yin_reg[19]_i_2_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_yin(17),
      O => mux_yin(17)
    );
\reg_yin[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(18),
      I1 => \reg_yin_reg[19]_i_2_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_yin(18),
      O => mux_yin(18)
    );
\reg_yin[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5754"
    )
        port map (
      I0 => \reg_yin_reg[19]_i_2_n_3\,
      I1 => \^q\(1),
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => reg_yin(19),
      O => mux_yin(19)
    );
\reg_yin[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(1),
      I1 => \reg_yin_reg[19]_i_2_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_yin(1),
      O => mux_yin(1)
    );
\reg_yin[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(2),
      I1 => \reg_yin_reg[19]_i_2_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_yin(2),
      O => mux_yin(2)
    );
\reg_yin[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(3),
      I1 => \reg_yin_reg[19]_i_2_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_yin(3),
      O => mux_yin(3)
    );
\reg_yin[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(4),
      I1 => \reg_yin_reg[19]_i_2_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_yin(4),
      O => mux_yin(4)
    );
\reg_yin[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(5),
      I1 => \reg_yin_reg[19]_i_2_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_yin(5),
      O => mux_yin(5)
    );
\reg_yin[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(6),
      I1 => \reg_yin_reg[19]_i_2_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_yin(6),
      O => mux_yin(6)
    );
\reg_yin[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(7),
      I1 => \reg_yin_reg[19]_i_2_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_yin(7),
      O => mux_yin(7)
    );
\reg_yin[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(8),
      I1 => \reg_yin_reg[19]_i_2_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_yin(8),
      O => mux_yin(8)
    );
\reg_yin[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(9),
      I1 => \reg_yin_reg[19]_i_2_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(1),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => reg_yin(9),
      O => mux_yin(9)
    );
\reg_yin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(0),
      Q => reg_yin_1(0),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_yin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(10),
      Q => reg_yin_1(10),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_yin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(11),
      Q => reg_yin_1(11),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_yin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(12),
      Q => reg_yin_1(12),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_yin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(13),
      Q => reg_yin_1(13),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_yin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(14),
      Q => reg_yin_1(14),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_yin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(15),
      Q => reg_yin_1(15),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_yin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(16),
      Q => reg_yin_1(16),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_yin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(17),
      Q => reg_yin_1(17),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_yin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(18),
      Q => reg_yin_1(18),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_yin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(19),
      Q => \^reg_yin_reg[19]_0\,
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_yin_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => FXP_Y_ADDER_n_20,
      CO(3 downto 1) => \NLW_reg_yin_reg[19]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \reg_yin_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_reg_yin_reg[19]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\reg_yin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(1),
      Q => reg_yin_1(1),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_yin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(2),
      Q => reg_yin_1(2),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_yin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(3),
      Q => reg_yin_1(3),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_yin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(4),
      Q => reg_yin_1(4),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_yin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(5),
      Q => reg_yin_1(5),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_yin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(6),
      Q => reg_yin_1(6),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_yin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(7),
      Q => reg_yin_1(7),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_yin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(8),
      Q => reg_yin_1(8),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_yin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(9),
      Q => reg_yin_1(9),
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_zin[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(1),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2_n_3\,
      I4 => s_add_1(0),
      O => mux_zin(0)
    );
\reg_zin[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(1),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2_n_3\,
      I4 => s_add_1(10),
      O => mux_zin(10)
    );
\reg_zin[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(1),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2_n_3\,
      I4 => s_add_1(11),
      O => mux_zin(11)
    );
\reg_zin[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(1),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2_n_3\,
      I4 => s_add_1(12),
      O => mux_zin(12)
    );
\reg_zin[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(1),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2_n_3\,
      I4 => s_add_1(13),
      O => mux_zin(13)
    );
\reg_zin[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(1),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2_n_3\,
      I4 => s_add_1(14),
      O => mux_zin(14)
    );
\reg_zin[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(1),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2_n_3\,
      I4 => s_add_1(15),
      O => mux_zin(15)
    );
\reg_zin[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(1),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2_n_3\,
      I4 => s_add_1(16),
      O => mux_zin(16)
    );
\reg_zin[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(1),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2_n_3\,
      I4 => s_add_1(17),
      O => mux_zin(17)
    );
\reg_zin[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(1),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2_n_3\,
      I4 => s_add_1(18),
      O => mux_zin(18)
    );
\reg_zin[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(1),
      I2 => \reg_zin_reg[19]_i_2_n_3\,
      O => mux_zin(19)
    );
\reg_zin[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(1),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2_n_3\,
      I4 => s_add_1(1),
      O => mux_zin(1)
    );
\reg_zin[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(1),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2_n_3\,
      I4 => s_add_1(2),
      O => mux_zin(2)
    );
\reg_zin[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(1),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2_n_3\,
      I4 => s_add_1(3),
      O => mux_zin(3)
    );
\reg_zin[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(1),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2_n_3\,
      I4 => s_add_1(4),
      O => mux_zin(4)
    );
\reg_zin[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(1),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2_n_3\,
      I4 => s_add_1(5),
      O => mux_zin(5)
    );
\reg_zin[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(1),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2_n_3\,
      I4 => s_add_1(6),
      O => mux_zin(6)
    );
\reg_zin[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(1),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2_n_3\,
      I4 => s_add_1(7),
      O => mux_zin(7)
    );
\reg_zin[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(1),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2_n_3\,
      I4 => s_add_1(8),
      O => mux_zin(8)
    );
\reg_zin[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(1),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2_n_3\,
      I4 => s_add_1(9),
      O => mux_zin(9)
    );
\reg_zin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(0),
      Q => \reg_zin_reg_n_0_[0]\,
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_zin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(10),
      Q => \reg_zin_reg_n_0_[10]\,
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_zin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(11),
      Q => \reg_zin_reg_n_0_[11]\,
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_zin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(12),
      Q => \reg_zin_reg_n_0_[12]\,
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_zin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(13),
      Q => \reg_zin_reg_n_0_[13]\,
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_zin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(14),
      Q => \reg_zin_reg_n_0_[14]\,
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_zin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(15),
      Q => \reg_zin_reg_n_0_[15]\,
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_zin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(16),
      Q => \reg_zin_reg_n_0_[16]\,
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_zin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(17),
      Q => \reg_zin_reg_n_0_[17]\,
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_zin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(18),
      Q => \reg_zin_reg_n_0_[18]\,
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_zin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(19),
      Q => p_0_in,
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_zin_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => FXP_Z_ADDER_n_20,
      CO(3 downto 1) => \NLW_reg_zin_reg[19]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \reg_zin_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_reg_zin_reg[19]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\reg_zin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(1),
      Q => \reg_zin_reg_n_0_[1]\,
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_zin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(2),
      Q => \reg_zin_reg_n_0_[2]\,
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_zin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(3),
      Q => \reg_zin_reg_n_0_[3]\,
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_zin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(4),
      Q => \reg_zin_reg_n_0_[4]\,
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_zin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(5),
      Q => \reg_zin_reg_n_0_[5]\,
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_zin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(6),
      Q => \reg_zin_reg_n_0_[6]\,
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_zin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(7),
      Q => \reg_zin_reg_n_0_[7]\,
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_zin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(8),
      Q => \reg_zin_reg_n_0_[8]\,
      R => \FSM_onehot_state_reg[0]_0\
    );
\reg_zin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(9),
      Q => \reg_zin_reg_n_0_[9]\,
      R => \FSM_onehot_state_reg[0]_0\
    );
xpm_memory_base_inst_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02AAA800"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^iteration_reg[3]_0\(0),
      I2 => \^iteration_reg[3]_0\(1),
      I3 => \^iteration_reg[3]_0\(2),
      I4 => \^iteration_reg[3]_0\(3),
      O => cor_ptr(3)
    );
xpm_memory_base_inst_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"02A8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \^iteration_reg[3]_0\(2),
      O => cor_ptr(2)
    );
xpm_memory_base_inst_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFAAAAFFAAAAAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^iteration_reg[3]_0\(3),
      I3 => \^iteration_reg[3]_0\(1),
      I4 => \^iteration_reg[3]_0\(0),
      I5 => \^q\(1),
      O => cor_ptr(1)
    );
xpm_memory_base_inst_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88F88888"
    )
        port map (
      I0 => \FSM_onehot_state_reg[1]_0\,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => \gen_rd_b.doutb_reg_reg[0]\,
      I3 => \^iteration_reg[3]_0\(0),
      I4 => \^q\(1),
      O => cor_ptr(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_cordic_c_19 is
  port (
    \s_mult__0\ : out STD_LOGIC_VECTOR ( 13 downto 0 );
    \X_OUT_reg[18]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \X_OUT_reg[19]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \iteration_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I114 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \iteration_reg[1]_0\ : out STD_LOGIC;
    B : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \stage3_reg2[6]_i_4\ : in STD_LOGIC;
    \stage3_reg2[6]_i_4_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \stage3_reg2[10]_i_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \stage3_reg2[14]_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \stage3_reg2[18]_i_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_yin_reg[0]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \iteration_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[19]_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    stage2_reg1 : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \FSM_onehot_state_reg[1]_0\ : in STD_LOGIC;
    \reg_yin_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_cordic_c_19 : entity is "fxp_cordic_c";
end design_1_axi_ikinematics_0_0_fxp_cordic_c_19;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_cordic_c_19 is
  signal \^di\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \FSM_onehot_state[1]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[4]\ : STD_LOGIC;
  signal FXP_X_ADDER_n_20 : STD_LOGIC;
  signal FXP_Y_ADDER_n_20 : STD_LOGIC;
  signal \^i114\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^x_out_reg[19]_0\ : STD_LOGIC;
  signal \_carry__0_i_10__1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_10__2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_11__1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_11__2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_12__1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_12__2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \_carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \_carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \_carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \_carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \_carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \_carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \_carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \_carry__0_i_5__1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_5__2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_6__1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_6__2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_7__1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_7__2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_8__1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_8__2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_9__1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_9__2_n_0\ : STD_LOGIC;
  signal \_carry__1_i_10__1_n_0\ : STD_LOGIC;
  signal \_carry__1_i_10__2_n_0\ : STD_LOGIC;
  signal \_carry__1_i_11__1_n_0\ : STD_LOGIC;
  signal \_carry__1_i_11__2_n_0\ : STD_LOGIC;
  signal \_carry__1_i_12__1_n_0\ : STD_LOGIC;
  signal \_carry__1_i_12__2_n_0\ : STD_LOGIC;
  signal \_carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \_carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \_carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \_carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \_carry__1_i_3__4_n_0\ : STD_LOGIC;
  signal \_carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \_carry__1_i_4__4_n_0\ : STD_LOGIC;
  signal \_carry__1_i_4__5_n_0\ : STD_LOGIC;
  signal \_carry__1_i_5__1_n_0\ : STD_LOGIC;
  signal \_carry__1_i_5__2_n_0\ : STD_LOGIC;
  signal \_carry__1_i_6__1_n_0\ : STD_LOGIC;
  signal \_carry__1_i_6__2_n_0\ : STD_LOGIC;
  signal \_carry__1_i_7__1_n_0\ : STD_LOGIC;
  signal \_carry__1_i_7__2_n_0\ : STD_LOGIC;
  signal \_carry__1_i_8__1_n_0\ : STD_LOGIC;
  signal \_carry__1_i_8__2_n_0\ : STD_LOGIC;
  signal \_carry__1_i_9__1_n_0\ : STD_LOGIC;
  signal \_carry__1_i_9__2_n_0\ : STD_LOGIC;
  signal \_carry__2_i_1__4_n_0\ : STD_LOGIC;
  signal \_carry__2_i_1__5_n_0\ : STD_LOGIC;
  signal \_carry__2_i_2__4_n_0\ : STD_LOGIC;
  signal \_carry__2_i_2__5_n_0\ : STD_LOGIC;
  signal \_carry__2_i_3__4_n_0\ : STD_LOGIC;
  signal \_carry__2_i_3__5_n_0\ : STD_LOGIC;
  signal \_carry__2_i_4__4_n_0\ : STD_LOGIC;
  signal \_carry__2_i_4__5_n_0\ : STD_LOGIC;
  signal \_carry__2_i_5__1_n_0\ : STD_LOGIC;
  signal \_carry__2_i_5__2_n_0\ : STD_LOGIC;
  signal \_carry__2_i_6__1_n_0\ : STD_LOGIC;
  signal \_carry__2_i_6__2_n_0\ : STD_LOGIC;
  signal \_carry__2_i_7__1_n_0\ : STD_LOGIC;
  signal \_carry__2_i_7__2_n_0\ : STD_LOGIC;
  signal \_carry__2_i_8__1_n_0\ : STD_LOGIC;
  signal \_carry__2_i_8__2_n_0\ : STD_LOGIC;
  signal \_carry__3_i_1__4_n_0\ : STD_LOGIC;
  signal \_carry__3_i_1__5_n_0\ : STD_LOGIC;
  signal \_carry__3_i_2__4_n_0\ : STD_LOGIC;
  signal \_carry__3_i_2__5_n_0\ : STD_LOGIC;
  signal \_carry__3_i_3__4_n_0\ : STD_LOGIC;
  signal \_carry__3_i_3__5_n_0\ : STD_LOGIC;
  signal \_carry__3_i_4__4_n_0\ : STD_LOGIC;
  signal \_carry__3_i_4__5_n_0\ : STD_LOGIC;
  signal \_carry__3_i_5__1_n_0\ : STD_LOGIC;
  signal \_carry__3_i_5__2_n_0\ : STD_LOGIC;
  signal \_carry__3_i_6__1_n_0\ : STD_LOGIC;
  signal \_carry_i_10__1_n_0\ : STD_LOGIC;
  signal \_carry_i_10__2_n_0\ : STD_LOGIC;
  signal \_carry_i_11__1_n_0\ : STD_LOGIC;
  signal \_carry_i_11__2_n_0\ : STD_LOGIC;
  signal \_carry_i_12__1_n_0\ : STD_LOGIC;
  signal \_carry_i_12__2_n_0\ : STD_LOGIC;
  signal \_carry_i_13__1_n_0\ : STD_LOGIC;
  signal \_carry_i_13__2_n_0\ : STD_LOGIC;
  signal \_carry_i_14__1_n_0\ : STD_LOGIC;
  signal \_carry_i_14__2_n_0\ : STD_LOGIC;
  signal \_carry_i_15__1_n_0\ : STD_LOGIC;
  signal \_carry_i_15__2_n_0\ : STD_LOGIC;
  signal \_carry_i_16__1_n_0\ : STD_LOGIC;
  signal \_carry_i_16__2_n_0\ : STD_LOGIC;
  signal \_carry_i_17__1_n_0\ : STD_LOGIC;
  signal \_carry_i_1__4_n_0\ : STD_LOGIC;
  signal \_carry_i_1__5_n_0\ : STD_LOGIC;
  signal \_carry_i_2__4_n_0\ : STD_LOGIC;
  signal \_carry_i_2__5_n_0\ : STD_LOGIC;
  signal \_carry_i_3__4_n_0\ : STD_LOGIC;
  signal \_carry_i_3__5_n_0\ : STD_LOGIC;
  signal \_carry_i_4__4_n_0\ : STD_LOGIC;
  signal \_carry_i_4__5_n_0\ : STD_LOGIC;
  signal \_carry_i_5__2_n_0\ : STD_LOGIC;
  signal \_carry_i_5__3_n_0\ : STD_LOGIC;
  signal \_carry_i_6__1_n_0\ : STD_LOGIC;
  signal \_carry_i_6__2_n_0\ : STD_LOGIC;
  signal \_carry_i_7__1_n_0\ : STD_LOGIC;
  signal \_carry_i_7__2_n_0\ : STD_LOGIC;
  signal \_carry_i_8__1_n_0\ : STD_LOGIC;
  signal \_carry_i_8__2_n_0\ : STD_LOGIC;
  signal \_carry_i_9__1_n_0\ : STD_LOGIC;
  signal \_carry_i_9__2_n_0\ : STD_LOGIC;
  signal \i___157_i_1_n_3\ : STD_LOGIC;
  signal \i___157_i_2_n_0\ : STD_LOGIC;
  signal \i___157_i_2_n_1\ : STD_LOGIC;
  signal \i___157_i_2_n_2\ : STD_LOGIC;
  signal \i___157_i_2_n_3\ : STD_LOGIC;
  signal \i___157_i_3_n_0\ : STD_LOGIC;
  signal \i___157_i_3_n_1\ : STD_LOGIC;
  signal \i___157_i_3_n_2\ : STD_LOGIC;
  signal \i___157_i_3_n_3\ : STD_LOGIC;
  signal \i___157_i_4_n_0\ : STD_LOGIC;
  signal \i___157_i_5_n_0\ : STD_LOGIC;
  signal \i___157_i_6_n_0\ : STD_LOGIC;
  signal \i___157_i_7_n_0\ : STD_LOGIC;
  signal \i___157_i_8_n_0\ : STD_LOGIC;
  signal \i___157_i_9_n_0\ : STD_LOGIC;
  signal \^iteration_reg[1]_0\ : STD_LOGIC;
  signal \^iteration_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mux_xin : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal mux_yin : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal nextiter : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal reg_xin : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \reg_xin_reg[19]_i_2__1_n_3\ : STD_LOGIC;
  signal reg_yin : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \reg_yin_reg[19]_i_2__1_n_3\ : STD_LOGIC;
  signal s_add : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal s_add_0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \stage3_reg2[10]_i_10_n_0\ : STD_LOGIC;
  signal \stage3_reg2[10]_i_8_n_0\ : STD_LOGIC;
  signal \stage3_reg2[10]_i_9_n_0\ : STD_LOGIC;
  signal \stage3_reg2_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \stage3_reg2_reg[10]_i_7_n_1\ : STD_LOGIC;
  signal \stage3_reg2_reg[10]_i_7_n_2\ : STD_LOGIC;
  signal \stage3_reg2_reg[10]_i_7_n_3\ : STD_LOGIC;
  signal xadderout : STD_LOGIC_VECTOR ( 19 downto 17 );
  signal \NLW_i___157_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i___157_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_reg_xin_reg[19]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_reg_xin_reg[19]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_reg_yin_reg[19]_i_2__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_reg_yin_reg[19]_i_2__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1__1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1__1\ : label is "soft_lutpair94";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute SOFT_HLUTNM of \X_OUT[17]_i_1__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \X_OUT[18]_i_1__1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \_carry__0_i_5__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \_carry__0_i_5__2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \_carry__0_i_6__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \_carry__0_i_6__2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \_carry__0_i_7__1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \_carry__0_i_7__2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \_carry__0_i_8__1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \_carry__0_i_8__2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \_carry__1_i_5__1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \_carry__1_i_5__2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \_carry__1_i_6__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \_carry__1_i_6__2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \_carry__1_i_7__1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \_carry__1_i_7__2\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \_carry__1_i_8__1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \_carry__1_i_8__2\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \_carry_i_5__2\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \_carry_i_6__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \_carry_i_6__2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \_carry_i_7__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \_carry_i_7__2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \_carry_i_8__1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \_carry_i_8__2\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \_carry_i_9__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \_carry_i_9__2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \iteration[1]_i_1__1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \iteration[2]_i_1__1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \iteration[3]_i_1__1\ : label is "soft_lutpair93";
begin
  DI(1 downto 0) <= \^di\(1 downto 0);
  I114(0) <= \^i114\(0);
  Q(0) <= \^q\(0);
  \X_OUT_reg[19]_0\ <= \^x_out_reg[19]_0\;
  \iteration_reg[1]_0\ <= \^iteration_reg[1]_0\;
  \iteration_reg[3]_0\(3 downto 0) <= \^iteration_reg[3]_0\(3 downto 0);
\FSM_onehot_state[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_state_reg[1]_0\,
      O => \FSM_onehot_state[1]_i_1__1_n_0\
    );
\FSM_onehot_state[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_state_reg[1]_0\,
      O => \FSM_onehot_state[2]_i_1__1_n_0\
    );
\FSM_onehot_state[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \^iteration_reg[3]_0\(2),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => \^q\(0),
      O => \FSM_onehot_state[3]_i_1__1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => \reg_yin_reg[0]_0\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1__1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      R => \reg_yin_reg[0]_0\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1__1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => \reg_yin_reg[0]_0\
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1__1_n_0\,
      Q => \^q\(0),
      R => \reg_yin_reg[0]_0\
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state_reg[4]_0\(0),
      Q => \FSM_onehot_state_reg_n_0_[4]\,
      R => \reg_yin_reg[0]_0\
    );
FXP_X_ADDER: entity work.design_1_axi_ikinematics_0_0_fxp_adder_43
     port map (
      CO(0) => FXP_X_ADDER_n_20,
      I114(19) => \^i114\(0),
      I114(18 downto 0) => reg_xin(18 downto 0),
      S(3) => \_carry_i_1__5_n_0\,
      S(2) => \_carry_i_2__5_n_0\,
      S(1) => \_carry_i_3__5_n_0\,
      S(0) => \_carry_i_4__5_n_0\,
      \X_OUT_reg[18]\(2) => \_carry__3_i_1__5_n_0\,
      \X_OUT_reg[18]\(1) => \_carry__3_i_2__5_n_0\,
      \X_OUT_reg[18]\(0) => \_carry__3_i_3__5_n_0\,
      reg_yin(0) => reg_yin(19),
      s_add(19 downto 0) => s_add(19 downto 0),
      s_mult(3) => \_carry__0_i_1__5_n_0\,
      s_mult(2) => \_carry__0_i_2__5_n_0\,
      s_mult(1) => \_carry__0_i_3__5_n_0\,
      s_mult(0) => \_carry__0_i_4__5_n_0\,
      s_mult_0(3) => \_carry__1_i_1__5_n_0\,
      s_mult_0(2) => \_carry__1_i_2__5_n_0\,
      s_mult_0(1) => \_carry__1_i_3__5_n_0\,
      s_mult_0(0) => \_carry__1_i_4__5_n_0\,
      s_mult_1(3) => \_carry__2_i_1__5_n_0\,
      s_mult_1(2) => \_carry__2_i_2__5_n_0\,
      s_mult_1(1) => \_carry__2_i_3__5_n_0\,
      s_mult_1(0) => \_carry__2_i_4__5_n_0\
    );
FXP_Y_ADDER: entity work.design_1_axi_ikinematics_0_0_fxp_adder_44
     port map (
      CO(0) => FXP_Y_ADDER_n_20,
      DI(0) => \_carry__3_i_1__4_n_0\,
      I115(18 downto 0) => reg_yin(18 downto 0),
      S(3) => \_carry_i_2__4_n_0\,
      S(2) => \_carry_i_3__4_n_0\,
      S(1) => \_carry_i_4__4_n_0\,
      S(0) => \_carry_i_5__3_n_0\,
      \reg_yin_reg[11]\(3) => \_carry__1_i_1__4_n_0\,
      \reg_yin_reg[11]\(2) => \_carry__1_i_2__4_n_0\,
      \reg_yin_reg[11]\(1) => \_carry__1_i_3__4_n_0\,
      \reg_yin_reg[11]\(0) => \_carry__1_i_4__4_n_0\,
      \reg_yin_reg[15]\(3) => \_carry__2_i_1__4_n_0\,
      \reg_yin_reg[15]\(2) => \_carry__2_i_2__4_n_0\,
      \reg_yin_reg[15]\(1) => \_carry__2_i_3__4_n_0\,
      \reg_yin_reg[15]\(0) => \_carry__2_i_4__4_n_0\,
      \reg_yin_reg[18]\(3) => \reg_yin_reg[18]_0\(0),
      \reg_yin_reg[18]\(2) => \_carry__3_i_2__4_n_0\,
      \reg_yin_reg[18]\(1) => \_carry__3_i_3__4_n_0\,
      \reg_yin_reg[18]\(0) => \_carry__3_i_4__5_n_0\,
      \reg_yin_reg[3]\ => \_carry_i_1__4_n_0\,
      \reg_yin_reg[7]\(3) => \_carry__0_i_1__4_n_0\,
      \reg_yin_reg[7]\(2) => \_carry__0_i_2__4_n_0\,
      \reg_yin_reg[7]\(1) => \_carry__0_i_3__4_n_0\,
      \reg_yin_reg[7]\(0) => \_carry__0_i_4__4_n_0\,
      s_add(19 downto 0) => s_add_0(19 downto 0)
    );
\X_OUT[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(17),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      O => xadderout(17)
    );
\X_OUT[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(18),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      O => xadderout(18)
    );
\X_OUT[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(0),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^iteration_reg[3]_0\(3),
      O => \^iteration_reg[1]_0\
    );
\X_OUT[19]_i_2__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_xin_reg[19]_i_2__1_n_3\,
      O => xadderout(19)
    );
\X_OUT_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^iteration_reg[1]_0\,
      D => xadderout(17),
      Q => \^di\(0),
      R => \reg_yin_reg[0]_0\
    );
\X_OUT_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^iteration_reg[1]_0\,
      D => xadderout(18),
      Q => \^di\(1),
      R => \reg_yin_reg[0]_0\
    );
\X_OUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \^iteration_reg[1]_0\,
      D => xadderout(19),
      Q => \^x_out_reg[19]_0\,
      R => \reg_yin_reg[0]_0\
    );
\_carry__0_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^i114\(0),
      I1 => reg_xin(12),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(16),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(8),
      O => \_carry__0_i_10__1_n_0\
    );
\_carry__0_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(19),
      I1 => reg_yin(12),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(16),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(8),
      O => \_carry__0_i_10__2_n_0\
    );
\_carry__0_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^i114\(0),
      I1 => reg_xin(13),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(17),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(9),
      O => \_carry__0_i_11__1_n_0\
    );
\_carry__0_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(19),
      I1 => reg_yin(13),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(17),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(9),
      O => \_carry__0_i_11__2_n_0\
    );
\_carry__0_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^i114\(0),
      I1 => reg_xin(11),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(15),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(7),
      O => \_carry__0_i_12__1_n_0\
    );
\_carry__0_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(19),
      I1 => reg_yin(11),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(15),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(7),
      O => \_carry__0_i_12__2_n_0\
    );
\_carry__0_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(7),
      I1 => \_carry__0_i_5__1_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__0_i_6__1_n_0\,
      I4 => reg_yin(19),
      O => \_carry__0_i_1__4_n_0\
    );
\_carry__0_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(7),
      I1 => \_carry__0_i_5__2_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__0_i_6__2_n_0\,
      I4 => reg_yin(19),
      O => \_carry__0_i_1__5_n_0\
    );
\_carry__0_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(6),
      I1 => \_carry__0_i_6__1_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__0_i_7__1_n_0\,
      I4 => reg_yin(19),
      O => \_carry__0_i_2__4_n_0\
    );
\_carry__0_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(6),
      I1 => \_carry__0_i_6__2_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__0_i_7__2_n_0\,
      I4 => reg_yin(19),
      O => \_carry__0_i_2__5_n_0\
    );
\_carry__0_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(5),
      I1 => \_carry__0_i_7__1_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__0_i_8__1_n_0\,
      I4 => reg_yin(19),
      O => \_carry__0_i_3__4_n_0\
    );
\_carry__0_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(5),
      I1 => \_carry__0_i_7__2_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__0_i_8__2_n_0\,
      I4 => reg_yin(19),
      O => \_carry__0_i_3__5_n_0\
    );
\_carry__0_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(4),
      I1 => \_carry__0_i_8__1_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry_i_6__1_n_0\,
      I4 => reg_yin(19),
      O => \_carry__0_i_4__4_n_0\
    );
\_carry__0_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(4),
      I1 => \_carry__0_i_8__2_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry_i_5__2_n_0\,
      I4 => reg_yin(19),
      O => \_carry__0_i_4__5_n_0\
    );
\_carry__0_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry__0_i_9__1_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry__0_i_10__1_n_0\,
      O => \_carry__0_i_5__1_n_0\
    );
\_carry__0_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry__0_i_9__2_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry__0_i_10__2_n_0\,
      O => \_carry__0_i_5__2_n_0\
    );
\_carry__0_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry__0_i_11__1_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry__0_i_12__1_n_0\,
      O => \_carry__0_i_6__1_n_0\
    );
\_carry__0_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry__0_i_11__2_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry__0_i_12__2_n_0\,
      O => \_carry__0_i_6__2_n_0\
    );
\_carry__0_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry__0_i_10__1_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry_i_11__1_n_0\,
      O => \_carry__0_i_7__1_n_0\
    );
\_carry__0_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry__0_i_10__2_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry_i_10__2_n_0\,
      O => \_carry__0_i_7__2_n_0\
    );
\_carry__0_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry__0_i_12__1_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry_i_13__1_n_0\,
      O => \_carry__0_i_8__1_n_0\
    );
\_carry__0_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry__0_i_12__2_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry_i_12__2_n_0\,
      O => \_carry__0_i_8__2_n_0\
    );
\_carry__0_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^i114\(0),
      I1 => reg_xin(14),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(18),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(10),
      O => \_carry__0_i_9__1_n_0\
    );
\_carry__0_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(19),
      I1 => reg_yin(14),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(18),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(10),
      O => \_carry__0_i_9__2_n_0\
    );
\_carry__1_i_10__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_xin(16),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i114\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin(12),
      O => \_carry__1_i_10__1_n_0\
    );
\_carry__1_i_10__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_yin(16),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => reg_yin(19),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin(12),
      O => \_carry__1_i_10__2_n_0\
    );
\_carry__1_i_11__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_xin(17),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i114\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin(13),
      O => \_carry__1_i_11__1_n_0\
    );
\_carry__1_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_yin(17),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => reg_yin(19),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin(13),
      O => \_carry__1_i_11__2_n_0\
    );
\_carry__1_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_xin(15),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i114\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin(11),
      O => \_carry__1_i_12__1_n_0\
    );
\_carry__1_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_yin(15),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => reg_yin(19),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin(11),
      O => \_carry__1_i_12__2_n_0\
    );
\_carry__1_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(11),
      I1 => \_carry__1_i_5__1_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__1_i_6__1_n_0\,
      I4 => reg_yin(19),
      O => \_carry__1_i_1__4_n_0\
    );
\_carry__1_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(11),
      I1 => \_carry__1_i_5__2_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__1_i_6__2_n_0\,
      I4 => reg_yin(19),
      O => \_carry__1_i_1__5_n_0\
    );
\_carry__1_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(10),
      I1 => \_carry__1_i_6__1_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__1_i_7__1_n_0\,
      I4 => reg_yin(19),
      O => \_carry__1_i_2__4_n_0\
    );
\_carry__1_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(10),
      I1 => \_carry__1_i_6__2_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__1_i_7__2_n_0\,
      I4 => reg_yin(19),
      O => \_carry__1_i_2__5_n_0\
    );
\_carry__1_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(9),
      I1 => \_carry__1_i_7__1_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__1_i_8__1_n_0\,
      I4 => reg_yin(19),
      O => \_carry__1_i_3__4_n_0\
    );
\_carry__1_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(9),
      I1 => \_carry__1_i_7__2_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__1_i_8__2_n_0\,
      I4 => reg_yin(19),
      O => \_carry__1_i_3__5_n_0\
    );
\_carry__1_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(8),
      I1 => \_carry__1_i_8__1_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__0_i_5__1_n_0\,
      I4 => reg_yin(19),
      O => \_carry__1_i_4__4_n_0\
    );
\_carry__1_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(8),
      I1 => \_carry__1_i_8__2_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__0_i_5__2_n_0\,
      I4 => reg_yin(19),
      O => \_carry__1_i_4__5_n_0\
    );
\_carry__1_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry__1_i_9__1_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry__1_i_10__1_n_0\,
      O => \_carry__1_i_5__1_n_0\
    );
\_carry__1_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry__1_i_9__2_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry__1_i_10__2_n_0\,
      O => \_carry__1_i_5__2_n_0\
    );
\_carry__1_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry__1_i_11__1_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry__1_i_12__1_n_0\,
      O => \_carry__1_i_6__1_n_0\
    );
\_carry__1_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry__1_i_11__2_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry__1_i_12__2_n_0\,
      O => \_carry__1_i_6__2_n_0\
    );
\_carry__1_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry__1_i_10__1_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry__0_i_9__1_n_0\,
      O => \_carry__1_i_7__1_n_0\
    );
\_carry__1_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry__1_i_10__2_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry__0_i_9__2_n_0\,
      O => \_carry__1_i_7__2_n_0\
    );
\_carry__1_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry__1_i_12__1_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry__0_i_11__1_n_0\,
      O => \_carry__1_i_8__1_n_0\
    );
\_carry__1_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry__1_i_12__2_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry__0_i_11__2_n_0\,
      O => \_carry__1_i_8__2_n_0\
    );
\_carry__1_i_9__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_xin(18),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i114\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin(14),
      O => \_carry__1_i_9__1_n_0\
    );
\_carry__1_i_9__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_yin(18),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => reg_yin(19),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin(14),
      O => \_carry__1_i_9__2_n_0\
    );
\_carry__2_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(15),
      I1 => \_carry__2_i_5__1_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__2_i_6__1_n_0\,
      I4 => reg_yin(19),
      O => \_carry__2_i_1__4_n_0\
    );
\_carry__2_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(15),
      I1 => \_carry__2_i_5__2_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__2_i_6__2_n_0\,
      I4 => reg_yin(19),
      O => \_carry__2_i_1__5_n_0\
    );
\_carry__2_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(14),
      I1 => \_carry__2_i_6__1_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__2_i_7__1_n_0\,
      I4 => reg_yin(19),
      O => \_carry__2_i_2__4_n_0\
    );
\_carry__2_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(14),
      I1 => \_carry__2_i_6__2_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__2_i_7__2_n_0\,
      I4 => reg_yin(19),
      O => \_carry__2_i_2__5_n_0\
    );
\_carry__2_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(13),
      I1 => \_carry__2_i_7__1_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__2_i_8__1_n_0\,
      I4 => reg_yin(19),
      O => \_carry__2_i_3__4_n_0\
    );
\_carry__2_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(13),
      I1 => \_carry__2_i_7__2_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__2_i_8__2_n_0\,
      I4 => reg_yin(19),
      O => \_carry__2_i_3__5_n_0\
    );
\_carry__2_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(12),
      I1 => \_carry__2_i_8__1_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__1_i_5__1_n_0\,
      I4 => reg_yin(19),
      O => \_carry__2_i_4__4_n_0\
    );
\_carry__2_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(12),
      I1 => \_carry__2_i_8__2_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__1_i_5__2_n_0\,
      I4 => reg_yin(19),
      O => \_carry__2_i_4__5_n_0\
    );
\_carry__2_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => reg_xin(18),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^i114\(0),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(16),
      O => \_carry__2_i_5__1_n_0\
    );
\_carry__2_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => reg_yin(18),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(19),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(16),
      O => \_carry__2_i_5__2_n_0\
    );
\_carry__2_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => reg_xin(17),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^i114\(0),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(15),
      O => \_carry__2_i_6__1_n_0\
    );
\_carry__2_i_6__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => reg_yin(17),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(19),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(15),
      O => \_carry__2_i_6__2_n_0\
    );
\_carry__2_i_7__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(2),
      I1 => \^i114\(0),
      I2 => \^iteration_reg[3]_0\(3),
      I3 => reg_xin(16),
      I4 => \^iteration_reg[3]_0\(1),
      I5 => \_carry__1_i_9__1_n_0\,
      O => \_carry__2_i_7__1_n_0\
    );
\_carry__2_i_7__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(2),
      I1 => reg_yin(19),
      I2 => \^iteration_reg[3]_0\(3),
      I3 => reg_yin(16),
      I4 => \^iteration_reg[3]_0\(1),
      I5 => \_carry__1_i_9__2_n_0\,
      O => \_carry__2_i_7__2_n_0\
    );
\_carry__2_i_8__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(2),
      I1 => \^i114\(0),
      I2 => \^iteration_reg[3]_0\(3),
      I3 => reg_xin(15),
      I4 => \^iteration_reg[3]_0\(1),
      I5 => \_carry__1_i_11__1_n_0\,
      O => \_carry__2_i_8__1_n_0\
    );
\_carry__2_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(2),
      I1 => reg_yin(19),
      I2 => \^iteration_reg[3]_0\(3),
      I3 => reg_yin(15),
      I4 => \^iteration_reg[3]_0\(1),
      I5 => \_carry__1_i_11__2_n_0\,
      O => \_carry__2_i_8__2_n_0\
    );
\_carry__3_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i114\(0),
      I1 => reg_yin(19),
      O => \_carry__3_i_1__4_n_0\
    );
\_carry__3_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9A6"
    )
        port map (
      I0 => reg_xin(18),
      I1 => reg_yin(19),
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__3_i_4__4_n_0\,
      O => \_carry__3_i_1__5_n_0\
    );
\_carry__3_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(18),
      I1 => \^i114\(0),
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__3_i_5__1_n_0\,
      I4 => reg_yin(19),
      O => \_carry__3_i_2__4_n_0\
    );
\_carry__3_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(17),
      I1 => \_carry__3_i_4__4_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__3_i_5__2_n_0\,
      I4 => reg_yin(19),
      O => \_carry__3_i_2__5_n_0\
    );
\_carry__3_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(17),
      I1 => \_carry__3_i_5__1_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__3_i_6__1_n_0\,
      I4 => reg_yin(19),
      O => \_carry__3_i_3__4_n_0\
    );
\_carry__3_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(16),
      I1 => \_carry__3_i_5__2_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__2_i_5__2_n_0\,
      I4 => reg_yin(19),
      O => \_carry__3_i_3__5_n_0\
    );
\_carry__3_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => reg_yin(19),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin(18),
      O => \_carry__3_i_4__4_n_0\
    );
\_carry__3_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(16),
      I1 => \_carry__3_i_6__1_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__2_i_5__1_n_0\,
      I4 => reg_yin(19),
      O => \_carry__3_i_4__5_n_0\
    );
\_carry__3_i_5__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i114\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin(18),
      O => \_carry__3_i_5__1_n_0\
    );
\_carry__3_i_5__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => reg_yin(19),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin(17),
      O => \_carry__3_i_5__2_n_0\
    );
\_carry__3_i_6__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i114\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin(17),
      O => \_carry__3_i_6__1_n_0\
    );
\_carry_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry_i_15__1_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry_i_17__1_n_0\,
      O => \_carry_i_10__1_n_0\
    );
\_carry_i_10__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(18),
      I1 => reg_yin(10),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(14),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(6),
      O => \_carry_i_10__2_n_0\
    );
\_carry_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin(18),
      I1 => reg_xin(10),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(14),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(6),
      O => \_carry_i_11__1_n_0\
    );
\_carry_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(16),
      I1 => reg_yin(8),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(12),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(4),
      O => \_carry_i_11__2_n_0\
    );
\_carry_i_12__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin(16),
      I1 => reg_xin(8),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(12),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(4),
      O => \_carry_i_12__1_n_0\
    );
\_carry_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(17),
      I1 => reg_yin(9),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(13),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(5),
      O => \_carry_i_12__2_n_0\
    );
\_carry_i_13__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin(17),
      I1 => reg_xin(9),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(13),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(5),
      O => \_carry_i_13__1_n_0\
    );
\_carry_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(15),
      I1 => reg_yin(7),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(11),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(3),
      O => \_carry_i_13__2_n_0\
    );
\_carry_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin(15),
      I1 => reg_xin(7),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(11),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(3),
      O => \_carry_i_14__1_n_0\
    );
\_carry_i_14__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(14),
      I1 => reg_yin(6),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(10),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(2),
      O => \_carry_i_14__2_n_0\
    );
\_carry_i_15__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin(14),
      I1 => reg_xin(6),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(10),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(2),
      O => \_carry_i_15__1_n_0\
    );
\_carry_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(13),
      I1 => reg_yin(5),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(9),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(1),
      O => \_carry_i_15__2_n_0\
    );
\_carry_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin(13),
      I1 => reg_xin(5),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(9),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(1),
      O => \_carry_i_16__1_n_0\
    );
\_carry_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(12),
      I1 => reg_yin(4),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(8),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(0),
      O => \_carry_i_16__2_n_0\
    );
\_carry_i_17__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin(12),
      I1 => reg_xin(4),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(8),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(0),
      O => \_carry_i_17__1_n_0\
    );
\_carry_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_yin(19),
      O => \_carry_i_1__4_n_0\
    );
\_carry_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(3),
      I1 => \_carry_i_5__2_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry_i_6__2_n_0\,
      I4 => reg_yin(19),
      O => \_carry_i_1__5_n_0\
    );
\_carry_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(3),
      I1 => \_carry_i_6__1_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry_i_7__1_n_0\,
      I4 => reg_yin(19),
      O => \_carry_i_2__4_n_0\
    );
\_carry_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(2),
      I1 => \_carry_i_6__2_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry_i_7__2_n_0\,
      I4 => reg_yin(19),
      O => \_carry_i_2__5_n_0\
    );
\_carry_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(2),
      I1 => \_carry_i_7__1_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry_i_8__1_n_0\,
      I4 => reg_yin(19),
      O => \_carry_i_3__4_n_0\
    );
\_carry_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(1),
      I1 => \_carry_i_7__2_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry_i_8__2_n_0\,
      I4 => reg_yin(19),
      O => \_carry_i_3__5_n_0\
    );
\_carry_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(1),
      I1 => \_carry_i_8__1_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry_i_9__1_n_0\,
      I4 => reg_yin(19),
      O => \_carry_i_4__4_n_0\
    );
\_carry_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(0),
      I1 => \_carry_i_8__2_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry_i_9__2_n_0\,
      I4 => reg_yin(19),
      O => \_carry_i_4__5_n_0\
    );
\_carry_i_5__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry_i_10__2_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry_i_11__2_n_0\,
      O => \_carry_i_5__2_n_0\
    );
\_carry_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(0),
      I1 => \_carry_i_9__1_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry_i_10__1_n_0\,
      I4 => reg_yin(19),
      O => \_carry_i_5__3_n_0\
    );
\_carry_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry_i_11__1_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry_i_12__1_n_0\,
      O => \_carry_i_6__1_n_0\
    );
\_carry_i_6__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry_i_12__2_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry_i_13__2_n_0\,
      O => \_carry_i_6__2_n_0\
    );
\_carry_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry_i_13__1_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry_i_14__1_n_0\,
      O => \_carry_i_7__1_n_0\
    );
\_carry_i_7__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry_i_11__2_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry_i_14__2_n_0\,
      O => \_carry_i_7__2_n_0\
    );
\_carry_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry_i_12__1_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry_i_15__1_n_0\,
      O => \_carry_i_8__1_n_0\
    );
\_carry_i_8__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry_i_13__2_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry_i_15__2_n_0\,
      O => \_carry_i_8__2_n_0\
    );
\_carry_i_9__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry_i_14__1_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry_i_16__1_n_0\,
      O => \_carry_i_9__1_n_0\
    );
\_carry_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry_i_14__2_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry_i_16__2_n_0\,
      O => \_carry_i_9__2_n_0\
    );
\i___157_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___157_i_2_n_0\,
      CO(3) => \NLW_i___157_i_1_CO_UNCONNECTED\(3),
      CO(2) => \X_OUT_reg[18]_0\(0),
      CO(1) => \NLW_i___157_i_1_CO_UNCONNECTED\(1),
      CO(0) => \i___157_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^di\(1 downto 0),
      O(3 downto 2) => \NLW_i___157_i_1_O_UNCONNECTED\(3 downto 2),
      O(1 downto 0) => \s_mult__0\(13 downto 12),
      S(3 downto 2) => B"01",
      S(1 downto 0) => \stage3_reg2[18]_i_4\(1 downto 0)
    );
\i___157_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___157_i_3_n_0\,
      CO(3) => \i___157_i_2_n_0\,
      CO(2) => \i___157_i_2_n_1\,
      CO(1) => \i___157_i_2_n_2\,
      CO(0) => \i___157_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \i___157_i_4_n_0\,
      DI(1) => \stage3_reg2[6]_i_4\,
      DI(0) => \i___157_i_5_n_0\,
      O(3 downto 0) => \s_mult__0\(11 downto 8),
      S(3) => \i___157_i_6_n_0\,
      S(2 downto 0) => \stage3_reg2[14]_i_4\(2 downto 0)
    );
\i___157_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage3_reg2_reg[10]_i_7_n_0\,
      CO(3) => \i___157_i_3_n_0\,
      CO(2) => \i___157_i_3_n_1\,
      CO(1) => \i___157_i_3_n_2\,
      CO(0) => \i___157_i_3_n_3\,
      CYINIT => '0',
      DI(3) => \i___157_i_7_n_0\,
      DI(2) => \stage3_reg2[6]_i_4\,
      DI(1) => \i___157_i_8_n_0\,
      DI(0) => \i___157_i_9_n_0\,
      O(3 downto 0) => \s_mult__0\(7 downto 4),
      S(3 downto 0) => \stage3_reg2[10]_i_4\(3 downto 0)
    );
\i___157_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^x_out_reg[19]_0\,
      O => \i___157_i_4_n_0\
    );
\i___157_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^x_out_reg[19]_0\,
      O => \i___157_i_5_n_0\
    );
\i___157_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(0),
      O => \i___157_i_6_n_0\
    );
\i___157_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^x_out_reg[19]_0\,
      O => \i___157_i_7_n_0\
    );
\i___157_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^x_out_reg[19]_0\,
      O => \i___157_i_8_n_0\
    );
\i___157_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^x_out_reg[19]_0\,
      O => \i___157_i_9_n_0\
    );
\iteration[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(0),
      O => nextiter(1)
    );
\iteration[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^iteration_reg[3]_0\(1),
      I3 => \^iteration_reg[3]_0\(0),
      O => nextiter(2)
    );
\iteration[3]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^iteration_reg[3]_0\(3),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^iteration_reg[3]_0\(0),
      I4 => \^iteration_reg[3]_0\(1),
      O => nextiter(3)
    );
\iteration_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \iteration_reg[0]_0\(0),
      Q => \^iteration_reg[3]_0\(0),
      R => \reg_yin_reg[0]_0\
    );
\iteration_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => nextiter(1),
      Q => \^iteration_reg[3]_0\(1),
      R => \reg_yin_reg[0]_0\
    );
\iteration_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => nextiter(2),
      Q => \^iteration_reg[3]_0\(2),
      R => \reg_yin_reg[0]_0\
    );
\iteration_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => nextiter(3),
      Q => \^iteration_reg[3]_0\(3),
      R => \reg_yin_reg[0]_0\
    );
\reg_xin[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(0),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage2_reg1(0),
      O => mux_xin(0)
    );
\reg_xin[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(10),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage2_reg1(10),
      O => mux_xin(10)
    );
\reg_xin[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(11),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage2_reg1(11),
      O => mux_xin(11)
    );
\reg_xin[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(12),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage2_reg1(12),
      O => mux_xin(12)
    );
\reg_xin[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(13),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage2_reg1(13),
      O => mux_xin(13)
    );
\reg_xin[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(14),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage2_reg1(14),
      O => mux_xin(14)
    );
\reg_xin[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(15),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage2_reg1(15),
      O => mux_xin(15)
    );
\reg_xin[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(16),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage2_reg1(16),
      O => mux_xin(16)
    );
\reg_xin[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(17),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage2_reg1(17),
      O => mux_xin(17)
    );
\reg_xin[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(18),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage2_reg1(18),
      O => mux_xin(18)
    );
\reg_xin[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5754"
    )
        port map (
      I0 => \reg_xin_reg[19]_i_2__1_n_3\,
      I1 => \^q\(0),
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => stage2_reg1(19),
      O => mux_xin(19)
    );
\reg_xin[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(1),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage2_reg1(1),
      O => mux_xin(1)
    );
\reg_xin[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(2),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage2_reg1(2),
      O => mux_xin(2)
    );
\reg_xin[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(3),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage2_reg1(3),
      O => mux_xin(3)
    );
\reg_xin[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(4),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage2_reg1(4),
      O => mux_xin(4)
    );
\reg_xin[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(5),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage2_reg1(5),
      O => mux_xin(5)
    );
\reg_xin[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(6),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage2_reg1(6),
      O => mux_xin(6)
    );
\reg_xin[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(7),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage2_reg1(7),
      O => mux_xin(7)
    );
\reg_xin[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(8),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage2_reg1(8),
      O => mux_xin(8)
    );
\reg_xin[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(9),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage2_reg1(9),
      O => mux_xin(9)
    );
\reg_xin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(0),
      Q => reg_xin(0),
      R => \reg_yin_reg[0]_0\
    );
\reg_xin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(10),
      Q => reg_xin(10),
      R => \reg_yin_reg[0]_0\
    );
\reg_xin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(11),
      Q => reg_xin(11),
      R => \reg_yin_reg[0]_0\
    );
\reg_xin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(12),
      Q => reg_xin(12),
      R => \reg_yin_reg[0]_0\
    );
\reg_xin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(13),
      Q => reg_xin(13),
      R => \reg_yin_reg[0]_0\
    );
\reg_xin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(14),
      Q => reg_xin(14),
      R => \reg_yin_reg[0]_0\
    );
\reg_xin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(15),
      Q => reg_xin(15),
      R => \reg_yin_reg[0]_0\
    );
\reg_xin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(16),
      Q => reg_xin(16),
      R => \reg_yin_reg[0]_0\
    );
\reg_xin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(17),
      Q => reg_xin(17),
      R => \reg_yin_reg[0]_0\
    );
\reg_xin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(18),
      Q => reg_xin(18),
      R => \reg_yin_reg[0]_0\
    );
\reg_xin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(19),
      Q => \^i114\(0),
      R => \reg_yin_reg[0]_0\
    );
\reg_xin_reg[19]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => FXP_X_ADDER_n_20,
      CO(3 downto 1) => \NLW_reg_xin_reg[19]_i_2__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \reg_xin_reg[19]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_reg_xin_reg[19]_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\reg_xin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(1),
      Q => reg_xin(1),
      R => \reg_yin_reg[0]_0\
    );
\reg_xin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(2),
      Q => reg_xin(2),
      R => \reg_yin_reg[0]_0\
    );
\reg_xin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(3),
      Q => reg_xin(3),
      R => \reg_yin_reg[0]_0\
    );
\reg_xin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(4),
      Q => reg_xin(4),
      R => \reg_yin_reg[0]_0\
    );
\reg_xin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(5),
      Q => reg_xin(5),
      R => \reg_yin_reg[0]_0\
    );
\reg_xin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(6),
      Q => reg_xin(6),
      R => \reg_yin_reg[0]_0\
    );
\reg_xin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(7),
      Q => reg_xin(7),
      R => \reg_yin_reg[0]_0\
    );
\reg_xin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(8),
      Q => reg_xin(8),
      R => \reg_yin_reg[0]_0\
    );
\reg_xin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(9),
      Q => reg_xin(9),
      R => \reg_yin_reg[0]_0\
    );
\reg_yin[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(0),
      I1 => \reg_yin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(0),
      O => mux_yin(0)
    );
\reg_yin[10]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(10),
      I1 => \reg_yin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(10),
      O => mux_yin(10)
    );
\reg_yin[11]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(11),
      I1 => \reg_yin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(11),
      O => mux_yin(11)
    );
\reg_yin[12]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(12),
      I1 => \reg_yin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(12),
      O => mux_yin(12)
    );
\reg_yin[13]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(13),
      I1 => \reg_yin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(13),
      O => mux_yin(13)
    );
\reg_yin[14]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(14),
      I1 => \reg_yin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(14),
      O => mux_yin(14)
    );
\reg_yin[15]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(15),
      I1 => \reg_yin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(15),
      O => mux_yin(15)
    );
\reg_yin[16]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(16),
      I1 => \reg_yin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(16),
      O => mux_yin(16)
    );
\reg_yin[17]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(17),
      I1 => \reg_yin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(17),
      O => mux_yin(17)
    );
\reg_yin[18]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(18),
      I1 => \reg_yin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(18),
      O => mux_yin(18)
    );
\reg_yin[19]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5754"
    )
        port map (
      I0 => \reg_yin_reg[19]_i_2__1_n_3\,
      I1 => \^q\(0),
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => \reg_yin_reg[19]_0\(19),
      O => mux_yin(19)
    );
\reg_yin[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(1),
      I1 => \reg_yin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(1),
      O => mux_yin(1)
    );
\reg_yin[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(2),
      I1 => \reg_yin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(2),
      O => mux_yin(2)
    );
\reg_yin[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(3),
      I1 => \reg_yin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(3),
      O => mux_yin(3)
    );
\reg_yin[4]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(4),
      I1 => \reg_yin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(4),
      O => mux_yin(4)
    );
\reg_yin[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(5),
      I1 => \reg_yin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(5),
      O => mux_yin(5)
    );
\reg_yin[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(6),
      I1 => \reg_yin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(6),
      O => mux_yin(6)
    );
\reg_yin[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(7),
      I1 => \reg_yin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(7),
      O => mux_yin(7)
    );
\reg_yin[8]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(8),
      I1 => \reg_yin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(8),
      O => mux_yin(8)
    );
\reg_yin[9]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(9),
      I1 => \reg_yin_reg[19]_i_2__1_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(9),
      O => mux_yin(9)
    );
\reg_yin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(0),
      Q => reg_yin(0),
      R => \reg_yin_reg[0]_0\
    );
\reg_yin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(10),
      Q => reg_yin(10),
      R => \reg_yin_reg[0]_0\
    );
\reg_yin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(11),
      Q => reg_yin(11),
      R => \reg_yin_reg[0]_0\
    );
\reg_yin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(12),
      Q => reg_yin(12),
      R => \reg_yin_reg[0]_0\
    );
\reg_yin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(13),
      Q => reg_yin(13),
      R => \reg_yin_reg[0]_0\
    );
\reg_yin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(14),
      Q => reg_yin(14),
      R => \reg_yin_reg[0]_0\
    );
\reg_yin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(15),
      Q => reg_yin(15),
      R => \reg_yin_reg[0]_0\
    );
\reg_yin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(16),
      Q => reg_yin(16),
      R => \reg_yin_reg[0]_0\
    );
\reg_yin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(17),
      Q => reg_yin(17),
      R => \reg_yin_reg[0]_0\
    );
\reg_yin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(18),
      Q => reg_yin(18),
      R => \reg_yin_reg[0]_0\
    );
\reg_yin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(19),
      Q => reg_yin(19),
      R => \reg_yin_reg[0]_0\
    );
\reg_yin_reg[19]_i_2__1\: unisim.vcomponents.CARRY4
     port map (
      CI => FXP_Y_ADDER_n_20,
      CO(3 downto 1) => \NLW_reg_yin_reg[19]_i_2__1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \reg_yin_reg[19]_i_2__1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_reg_yin_reg[19]_i_2__1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\reg_yin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(1),
      Q => reg_yin(1),
      R => \reg_yin_reg[0]_0\
    );
\reg_yin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(2),
      Q => reg_yin(2),
      R => \reg_yin_reg[0]_0\
    );
\reg_yin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(3),
      Q => reg_yin(3),
      R => \reg_yin_reg[0]_0\
    );
\reg_yin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(4),
      Q => reg_yin(4),
      R => \reg_yin_reg[0]_0\
    );
\reg_yin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(5),
      Q => reg_yin(5),
      R => \reg_yin_reg[0]_0\
    );
\reg_yin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(6),
      Q => reg_yin(6),
      R => \reg_yin_reg[0]_0\
    );
\reg_yin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(7),
      Q => reg_yin(7),
      R => \reg_yin_reg[0]_0\
    );
\reg_yin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(8),
      Q => reg_yin(8),
      R => \reg_yin_reg[0]_0\
    );
\reg_yin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(9),
      Q => reg_yin(9),
      R => \reg_yin_reg[0]_0\
    );
\s_mult_i_10__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(7),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      O => B(7)
    );
\s_mult_i_11__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(6),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      O => B(6)
    );
\s_mult_i_12__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(5),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      O => B(5)
    );
\s_mult_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(4),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      O => B(4)
    );
\s_mult_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(3),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      O => B(3)
    );
\s_mult_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(2),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      O => B(2)
    );
\s_mult_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(1),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      O => B(1)
    );
\s_mult_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(0),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      O => B(0)
    );
\s_mult_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(16),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      O => B(16)
    );
\s_mult_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(15),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      O => B(15)
    );
\s_mult_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(14),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      O => B(14)
    );
\s_mult_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(13),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      O => B(13)
    );
\s_mult_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(12),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      O => B(12)
    );
\s_mult_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(11),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      O => B(11)
    );
\s_mult_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(10),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      O => B(10)
    );
\s_mult_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(9),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      O => B(9)
    );
\s_mult_i_9__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add(8),
      I1 => \reg_xin_reg[19]_i_2__1_n_3\,
      I2 => s_add(19),
      O => B(8)
    );
\stage3_reg2[10]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \stage3_reg2[6]_i_4\,
      I1 => \^di\(1),
      I2 => \^x_out_reg[19]_0\,
      I3 => \^di\(0),
      O => \stage3_reg2[10]_i_10_n_0\
    );
\stage3_reg2[10]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^x_out_reg[19]_0\,
      I1 => \^di\(1),
      I2 => \^di\(0),
      O => \stage3_reg2[10]_i_8_n_0\
    );
\stage3_reg2[10]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^x_out_reg[19]_0\,
      O => \stage3_reg2[10]_i_9_n_0\
    );
\stage3_reg2_reg[10]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stage3_reg2_reg[10]_i_7_n_0\,
      CO(2) => \stage3_reg2_reg[10]_i_7_n_1\,
      CO(1) => \stage3_reg2_reg[10]_i_7_n_2\,
      CO(0) => \stage3_reg2_reg[10]_i_7_n_3\,
      CYINIT => '1',
      DI(3) => \stage3_reg2[10]_i_8_n_0\,
      DI(2) => \stage3_reg2[6]_i_4\,
      DI(1) => \stage3_reg2[10]_i_9_n_0\,
      DI(0) => '0',
      O(3 downto 0) => \s_mult__0\(3 downto 0),
      S(3) => \stage3_reg2[6]_i_4_0\(2),
      S(2) => \stage3_reg2[10]_i_10_n_0\,
      S(1 downto 0) => \stage3_reg2[6]_i_4_0\(1 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_cordic_c_21 is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \iteration_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_xin_reg[19]_0\ : out STD_LOGIC;
    \reg_yin_reg[19]_0\ : out STD_LOGIC;
    I128 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    stage5_c5_yout : out STD_LOGIC_VECTOR ( 19 downto 0 );
    O : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_xin_reg[15]_0\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \reg_zin_reg[0]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \iteration_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_xin_reg[15]_1\ : in STD_LOGIC;
    \reg_xin_reg[12]_0\ : in STD_LOGIC;
    \reg_xin_reg[11]_0\ : in STD_LOGIC;
    \reg_xin_reg[9]_0\ : in STD_LOGIC;
    \reg_xin_reg[8]_0\ : in STD_LOGIC;
    \reg_xin_reg[6]_0\ : in STD_LOGIC;
    \reg_xin_reg[5]_0\ : in STD_LOGIC;
    \reg_xin_reg[4]_0\ : in STD_LOGIC;
    \reg_xin_reg[2]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \FSM_onehot_state_reg[1]_0\ : in STD_LOGIC;
    \Y_OUT_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_xin_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_zin_reg[19]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    reg_lutout : in STD_LOGIC_VECTOR ( 8 downto 0 );
    reg_lutout_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_cordic_c_21 : entity is "fxp_cordic_c";
end design_1_axi_ikinematics_0_0_fxp_cordic_c_21;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_cordic_c_21 is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_state[1]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__5_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal FXP_X_ADDER_n_19 : STD_LOGIC;
  signal FXP_Y_ADDER_n_20 : STD_LOGIC;
  signal \^i128\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^o\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal S_OPE0 : STD_LOGIC;
  signal \Y_OUT[19]_i_1_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_10__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_10__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_11__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_11__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_12__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_12__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_9__3_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_9__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_10__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_10__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_11__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_11__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_12__1_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_12__2_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_9__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_9__4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5__3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5__4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6__3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6__4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_7__3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_7__4_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_8__3_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_8__4_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_5__3_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_5__4_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_6__2_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_6__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_10__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_10__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_11__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_11__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_12__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_12__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_13__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_13__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_14__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_14__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_15__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_15__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_16__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_16__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_17__2_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__4_n_0\ : STD_LOGIC;
  signal \^iteration_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mux_xin : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal mux_yin : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal mux_zin : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal nextiter : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal reg_xin : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \^reg_xin_reg[19]_0\ : STD_LOGIC;
  signal reg_yin : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \^reg_yin_reg[19]_0\ : STD_LOGIC;
  signal \reg_yin_reg[19]_i_2__5_n_3\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[16]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[9]\ : STD_LOGIC;
  signal s_add : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal s_add_0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \s_add__0\ : STD_LOGIC_VECTOR ( 19 to 19 );
  signal yadderout : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \NLW_i___38_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i___38_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_reg_yin_reg[19]_i_2__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_reg_yin_reg[19]_i_2__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1__5\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1__5\ : label is "soft_lutpair203";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute SOFT_HLUTNM of \i__carry__0_i_5__3\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \i__carry__0_i_5__4\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \i__carry__0_i_6__3\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \i__carry__0_i_6__4\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \i__carry__0_i_7__3\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \i__carry__0_i_7__4\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \i__carry__0_i_8__3\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \i__carry__0_i_8__4\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \i__carry__1_i_5__3\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \i__carry__1_i_5__4\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \i__carry__1_i_6__3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \i__carry__1_i_6__4\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \i__carry__1_i_7__3\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \i__carry__1_i_7__4\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \i__carry__1_i_8__3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \i__carry__1_i_8__4\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \i__carry_i_10__4\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \i__carry_i_5__3\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \i__carry_i_6__3\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \i__carry_i_6__4\ : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of \i__carry_i_7__3\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \i__carry_i_7__4\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \i__carry_i_8__3\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \i__carry_i_8__4\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \i__carry_i_9__4\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \iteration[1]_i_1__5\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \iteration[2]_i_1__5\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \iteration[3]_i_1__5\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \reg_xin[0]_i_1__4\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \reg_xin[19]_i_1__4\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \reg_yin[17]_i_1__5\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \reg_yin[19]_i_1__5\ : label is "soft_lutpair201";
begin
  CO(0) <= \^co\(0);
  I128(2 downto 0) <= \^i128\(2 downto 0);
  O(0) <= \^o\(0);
  Q(1 downto 0) <= \^q\(1 downto 0);
  \iteration_reg[3]_0\(3 downto 0) <= \^iteration_reg[3]_0\(3 downto 0);
  \reg_xin_reg[19]_0\ <= \^reg_xin_reg[19]_0\;
  \reg_yin_reg[19]_0\ <= \^reg_yin_reg[19]_0\;
\FSM_onehot_state[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_state_reg[1]_0\,
      O => \FSM_onehot_state[1]_i_1__5_n_0\
    );
\FSM_onehot_state[2]_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_state_reg[1]_0\,
      O => \FSM_onehot_state[2]_i_1__5_n_0\
    );
\FSM_onehot_state[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \^iteration_reg[3]_0\(2),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => \^q\(0),
      O => \FSM_onehot_state[3]_i_1__5_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => \reg_zin_reg[0]_0\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1__5_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      R => \reg_zin_reg[0]_0\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1__5_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => \reg_zin_reg[0]_0\
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1__5_n_0\,
      Q => \^q\(0),
      R => \reg_zin_reg[0]_0\
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state_reg[4]_0\(0),
      Q => \^q\(1),
      R => \reg_zin_reg[0]_0\
    );
FXP_X_ADDER: entity work.design_1_axi_ikinematics_0_0_fxp_adder_35
     port map (
      CO(0) => FXP_X_ADDER_n_19,
      DI(0) => \i__carry__3_i_1__6_n_0\,
      I130(18 downto 0) => reg_xin(18 downto 0),
      O(0) => \^o\(0),
      S(3) => \i__carry_i_2__4_n_0\,
      S(2) => \i__carry_i_3__5_n_0\,
      S(1) => \i__carry_i_4__5_n_0\,
      S(0) => \i__carry_i_5__4_n_0\,
      S_OPE0 => S_OPE0,
      \reg_xin_reg[0]\(3) => \reg_xin_reg[0]_0\(0),
      \reg_xin_reg[0]\(2) => \i__carry__3_i_2__6_n_0\,
      \reg_xin_reg[0]\(1) => \i__carry__3_i_3__6_n_0\,
      \reg_xin_reg[0]\(0) => \i__carry__3_i_4__5_n_0\,
      \reg_xin_reg[11]\(3) => \i__carry__1_i_1__4_n_0\,
      \reg_xin_reg[11]\(2) => \i__carry__1_i_2__4_n_0\,
      \reg_xin_reg[11]\(1) => \i__carry__1_i_3__4_n_0\,
      \reg_xin_reg[11]\(0) => \i__carry__1_i_4__4_n_0\,
      \reg_xin_reg[15]\(8 downto 0) => \reg_xin_reg[15]_0\(8 downto 0),
      \reg_xin_reg[15]_0\(3) => \i__carry__2_i_1__5_n_0\,
      \reg_xin_reg[15]_0\(2) => \i__carry__2_i_2__5_n_0\,
      \reg_xin_reg[15]_0\(1) => \i__carry__2_i_3__4_n_0\,
      \reg_xin_reg[15]_0\(0) => \i__carry__2_i_4__4_n_0\,
      \reg_xin_reg[7]\(3) => \i__carry__0_i_1__4_n_0\,
      \reg_xin_reg[7]\(2) => \i__carry__0_i_2__4_n_0\,
      \reg_xin_reg[7]\(1) => \i__carry__0_i_3__4_n_0\,
      \reg_xin_reg[7]\(0) => \i__carry__0_i_4__4_n_0\,
      s_add(9 downto 7) => s_add(18 downto 16),
      s_add(6 downto 5) => s_add(14 downto 13),
      s_add(4) => s_add(10),
      s_add(3) => s_add(7),
      s_add(2) => s_add(3),
      s_add(1 downto 0) => s_add(1 downto 0)
    );
FXP_Y_ADDER: entity work.design_1_axi_ikinematics_0_0_fxp_adder_36
     port map (
      CO(0) => FXP_Y_ADDER_n_20,
      DI(0) => \i__carry__3_i_1__5_n_0\,
      I131(18 downto 0) => reg_yin(18 downto 0),
      S(3) => \i__carry_i_1__5_n_0\,
      S(2) => \i__carry_i_2__3_n_0\,
      S(1) => \i__carry_i_3__4_n_0\,
      S(0) => \i__carry_i_4__4_n_0\,
      \Y_OUT_reg[0]\(3) => \Y_OUT_reg[0]_0\(0),
      \Y_OUT_reg[0]\(2) => \i__carry__3_i_2__5_n_0\,
      \Y_OUT_reg[0]\(1) => \i__carry__3_i_3__5_n_0\,
      \Y_OUT_reg[0]\(0) => \i__carry__3_i_4__4_n_0\,
      \Y_OUT_reg[0]_0\(0) => \reg_yin_reg[19]_i_2__5_n_3\,
      \Y_OUT_reg[11]\(3) => \i__carry__1_i_1__3_n_0\,
      \Y_OUT_reg[11]\(2) => \i__carry__1_i_2__3_n_0\,
      \Y_OUT_reg[11]\(1) => \i__carry__1_i_3__3_n_0\,
      \Y_OUT_reg[11]\(0) => \i__carry__1_i_4__3_n_0\,
      \Y_OUT_reg[15]\(3) => \i__carry__2_i_1__4_n_0\,
      \Y_OUT_reg[15]\(2) => \i__carry__2_i_2__4_n_0\,
      \Y_OUT_reg[15]\(1) => \i__carry__2_i_3__3_n_0\,
      \Y_OUT_reg[15]\(0) => \i__carry__2_i_4__3_n_0\,
      \Y_OUT_reg[3]\ => \^i128\(2),
      \Y_OUT_reg[7]\(3) => \i__carry__0_i_1__3_n_0\,
      \Y_OUT_reg[7]\(2) => \i__carry__0_i_2__3_n_0\,
      \Y_OUT_reg[7]\(1) => \i__carry__0_i_3__3_n_0\,
      \Y_OUT_reg[7]\(0) => \i__carry__0_i_4__3_n_0\,
      s_add(19 downto 0) => s_add_0(19 downto 0),
      yadderout(18 downto 0) => yadderout(18 downto 0)
    );
FXP_Z_ADDER: entity work.design_1_axi_ikinematics_0_0_fxp_adder_37
     port map (
      D(18 downto 0) => D(18 downto 0),
      I128(18 downto 17) => \^i128\(1 downto 0),
      I128(16) => \reg_zin_reg_n_0_[16]\,
      I128(15) => \reg_zin_reg_n_0_[15]\,
      I128(14) => \reg_zin_reg_n_0_[14]\,
      I128(13) => \reg_zin_reg_n_0_[13]\,
      I128(12) => \reg_zin_reg_n_0_[12]\,
      I128(11) => \reg_zin_reg_n_0_[11]\,
      I128(10) => \reg_zin_reg_n_0_[10]\,
      I128(9) => \reg_zin_reg_n_0_[9]\,
      I128(8) => \reg_zin_reg_n_0_[8]\,
      I128(7) => \reg_zin_reg_n_0_[7]\,
      I128(6) => \reg_zin_reg_n_0_[6]\,
      I128(5) => \reg_zin_reg_n_0_[5]\,
      I128(4) => \reg_zin_reg_n_0_[4]\,
      I128(3) => \reg_zin_reg_n_0_[3]\,
      I128(2) => \reg_zin_reg_n_0_[2]\,
      I128(1) => \reg_zin_reg_n_0_[1]\,
      I128(0) => \reg_zin_reg_n_0_[0]\,
      O(0) => \s_add__0\(19),
      Q(1 downto 0) => \^q\(1 downto 0),
      S(3) => \i__carry_i_1__6_n_0\,
      S(2) => \i__carry_i_2__5_n_0\,
      S(1) => \i__carry_i_3__6_n_0\,
      S(0) => \i__carry_i_4__6_n_0\,
      S_OPE0 => S_OPE0,
      mux_zin(18 downto 0) => mux_zin(18 downto 0),
      \reg_zin_reg[11]\(3) => \i__carry__1_i_1__5_n_0\,
      \reg_zin_reg[11]\(2) => \i__carry__1_i_2__5_n_0\,
      \reg_zin_reg[11]\(1) => \i__carry__1_i_3__5_n_0\,
      \reg_zin_reg[11]\(0) => \i__carry__1_i_4__5_n_0\,
      \reg_zin_reg[15]\(3) => \i__carry__2_i_1__6_n_0\,
      \reg_zin_reg[15]\(2) => \i__carry__2_i_2__6_n_0\,
      \reg_zin_reg[15]\(1) => \i__carry__2_i_3__5_n_0\,
      \reg_zin_reg[15]\(0) => \i__carry__2_i_4__5_n_0\,
      \reg_zin_reg[19]\(2 downto 1) => \reg_zin_reg[19]_0\(1 downto 0),
      \reg_zin_reg[19]\(0) => \i__carry__3_i_1__7_n_0\,
      \reg_zin_reg[7]\(3) => \i__carry__0_i_1__5_n_0\,
      \reg_zin_reg[7]\(2) => \i__carry__0_i_2__5_n_0\,
      \reg_zin_reg[7]\(1) => \i__carry__0_i_3__5_n_0\,
      \reg_zin_reg[7]\(0) => \i__carry__0_i_4__5_n_0\
    );
\Y_OUT[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(0),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^iteration_reg[3]_0\(3),
      O => \Y_OUT[19]_i_1_n_0\
    );
\Y_OUT[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_yin_reg[19]_i_2__5_n_3\,
      O => yadderout(19)
    );
\Y_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Y_OUT[19]_i_1_n_0\,
      D => yadderout(0),
      Q => stage5_c5_yout(0),
      R => \reg_zin_reg[0]_0\
    );
\Y_OUT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Y_OUT[19]_i_1_n_0\,
      D => yadderout(10),
      Q => stage5_c5_yout(10),
      R => \reg_zin_reg[0]_0\
    );
\Y_OUT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Y_OUT[19]_i_1_n_0\,
      D => yadderout(11),
      Q => stage5_c5_yout(11),
      R => \reg_zin_reg[0]_0\
    );
\Y_OUT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Y_OUT[19]_i_1_n_0\,
      D => yadderout(12),
      Q => stage5_c5_yout(12),
      R => \reg_zin_reg[0]_0\
    );
\Y_OUT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Y_OUT[19]_i_1_n_0\,
      D => yadderout(13),
      Q => stage5_c5_yout(13),
      R => \reg_zin_reg[0]_0\
    );
\Y_OUT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Y_OUT[19]_i_1_n_0\,
      D => yadderout(14),
      Q => stage5_c5_yout(14),
      R => \reg_zin_reg[0]_0\
    );
\Y_OUT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Y_OUT[19]_i_1_n_0\,
      D => yadderout(15),
      Q => stage5_c5_yout(15),
      R => \reg_zin_reg[0]_0\
    );
\Y_OUT_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Y_OUT[19]_i_1_n_0\,
      D => yadderout(16),
      Q => stage5_c5_yout(16),
      R => \reg_zin_reg[0]_0\
    );
\Y_OUT_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Y_OUT[19]_i_1_n_0\,
      D => yadderout(17),
      Q => stage5_c5_yout(17),
      R => \reg_zin_reg[0]_0\
    );
\Y_OUT_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Y_OUT[19]_i_1_n_0\,
      D => yadderout(18),
      Q => stage5_c5_yout(18),
      R => \reg_zin_reg[0]_0\
    );
\Y_OUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Y_OUT[19]_i_1_n_0\,
      D => yadderout(19),
      Q => stage5_c5_yout(19),
      R => \reg_zin_reg[0]_0\
    );
\Y_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Y_OUT[19]_i_1_n_0\,
      D => yadderout(1),
      Q => stage5_c5_yout(1),
      R => \reg_zin_reg[0]_0\
    );
\Y_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Y_OUT[19]_i_1_n_0\,
      D => yadderout(2),
      Q => stage5_c5_yout(2),
      R => \reg_zin_reg[0]_0\
    );
\Y_OUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Y_OUT[19]_i_1_n_0\,
      D => yadderout(3),
      Q => stage5_c5_yout(3),
      R => \reg_zin_reg[0]_0\
    );
\Y_OUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Y_OUT[19]_i_1_n_0\,
      D => yadderout(4),
      Q => stage5_c5_yout(4),
      R => \reg_zin_reg[0]_0\
    );
\Y_OUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Y_OUT[19]_i_1_n_0\,
      D => yadderout(5),
      Q => stage5_c5_yout(5),
      R => \reg_zin_reg[0]_0\
    );
\Y_OUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Y_OUT[19]_i_1_n_0\,
      D => yadderout(6),
      Q => stage5_c5_yout(6),
      R => \reg_zin_reg[0]_0\
    );
\Y_OUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Y_OUT[19]_i_1_n_0\,
      D => yadderout(7),
      Q => stage5_c5_yout(7),
      R => \reg_zin_reg[0]_0\
    );
\Y_OUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Y_OUT[19]_i_1_n_0\,
      D => yadderout(8),
      Q => stage5_c5_yout(8),
      R => \reg_zin_reg[0]_0\
    );
\Y_OUT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Y_OUT[19]_i_1_n_0\,
      D => yadderout(9),
      Q => stage5_c5_yout(9),
      R => \reg_zin_reg[0]_0\
    );
\i___38_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => FXP_X_ADDER_n_19,
      CO(3 downto 1) => \NLW_i___38_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^co\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i___38_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i__carry__0_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^reg_xin_reg[19]_0\,
      I1 => reg_xin(12),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(16),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(8),
      O => \i__carry__0_i_10__3_n_0\
    );
\i__carry__0_i_10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^reg_yin_reg[19]_0\,
      I1 => reg_yin(12),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(16),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(8),
      O => \i__carry__0_i_10__4_n_0\
    );
\i__carry__0_i_11__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^reg_xin_reg[19]_0\,
      I1 => reg_xin(13),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(17),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(9),
      O => \i__carry__0_i_11__2_n_0\
    );
\i__carry__0_i_11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^reg_yin_reg[19]_0\,
      I1 => reg_yin(13),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(17),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(9),
      O => \i__carry__0_i_11__3_n_0\
    );
\i__carry__0_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^reg_xin_reg[19]_0\,
      I1 => reg_xin(11),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(15),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(7),
      O => \i__carry__0_i_12__2_n_0\
    );
\i__carry__0_i_12__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^reg_yin_reg[19]_0\,
      I1 => reg_yin(11),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(15),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(7),
      O => \i__carry__0_i_12__3_n_0\
    );
\i__carry__0_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_yin(7),
      I1 => \i__carry__0_i_5__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_6__3_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__0_i_1__3_n_0\
    );
\i__carry__0_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_xin(7),
      I1 => \i__carry__0_i_5__4_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_6__4_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__0_i_1__4_n_0\
    );
\i__carry__0_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[7]\,
      I1 => reg_lutout_0(3),
      I2 => \^i128\(2),
      O => \i__carry__0_i_1__5_n_0\
    );
\i__carry__0_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_yin(6),
      I1 => \i__carry__0_i_6__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_7__3_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__0_i_2__3_n_0\
    );
\i__carry__0_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_xin(6),
      I1 => \i__carry__0_i_6__4_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_7__4_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__0_i_2__4_n_0\
    );
\i__carry__0_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[6]\,
      I1 => reg_lutout_0(2),
      I2 => \^i128\(2),
      O => \i__carry__0_i_2__5_n_0\
    );
\i__carry__0_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_yin(5),
      I1 => \i__carry__0_i_7__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_8__3_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__0_i_3__3_n_0\
    );
\i__carry__0_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_xin(5),
      I1 => \i__carry__0_i_7__4_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_8__4_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__0_i_3__4_n_0\
    );
\i__carry__0_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[5]\,
      I1 => reg_lutout_0(1),
      I2 => \^i128\(2),
      O => \i__carry__0_i_3__5_n_0\
    );
\i__carry__0_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_yin(4),
      I1 => \i__carry__0_i_8__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_5__3_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__0_i_4__3_n_0\
    );
\i__carry__0_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_xin(4),
      I1 => \i__carry__0_i_8__4_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_6__4_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__0_i_4__4_n_0\
    );
\i__carry__0_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[4]\,
      I1 => reg_lutout_0(0),
      I2 => \^i128\(2),
      O => \i__carry__0_i_4__5_n_0\
    );
\i__carry__0_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_9__3_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_10__3_n_0\,
      O => \i__carry__0_i_5__3_n_0\
    );
\i__carry__0_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_9__4_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_10__4_n_0\,
      O => \i__carry__0_i_5__4_n_0\
    );
\i__carry__0_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_11__2_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_12__2_n_0\,
      O => \i__carry__0_i_6__3_n_0\
    );
\i__carry__0_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_11__3_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_12__3_n_0\,
      O => \i__carry__0_i_6__4_n_0\
    );
\i__carry__0_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_10__3_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_10__3_n_0\,
      O => \i__carry__0_i_7__3_n_0\
    );
\i__carry__0_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_10__4_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_11__4_n_0\,
      O => \i__carry__0_i_7__4_n_0\
    );
\i__carry__0_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_12__2_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_12__3_n_0\,
      O => \i__carry__0_i_8__3_n_0\
    );
\i__carry__0_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_12__3_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_13__4_n_0\,
      O => \i__carry__0_i_8__4_n_0\
    );
\i__carry__0_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^reg_xin_reg[19]_0\,
      I1 => reg_xin(14),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(18),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(10),
      O => \i__carry__0_i_9__3_n_0\
    );
\i__carry__0_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^reg_yin_reg[19]_0\,
      I1 => reg_yin(14),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(18),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(10),
      O => \i__carry__0_i_9__4_n_0\
    );
\i__carry__1_i_10__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_xin(16),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^reg_xin_reg[19]_0\,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin(12),
      O => \i__carry__1_i_10__3_n_0\
    );
\i__carry__1_i_10__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_yin(16),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^reg_yin_reg[19]_0\,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin(12),
      O => \i__carry__1_i_10__4_n_0\
    );
\i__carry__1_i_11__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_xin(17),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^reg_xin_reg[19]_0\,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin(13),
      O => \i__carry__1_i_11__2_n_0\
    );
\i__carry__1_i_11__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_yin(17),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^reg_yin_reg[19]_0\,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin(13),
      O => \i__carry__1_i_11__3_n_0\
    );
\i__carry__1_i_12__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_xin(15),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^reg_xin_reg[19]_0\,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin(11),
      O => \i__carry__1_i_12__1_n_0\
    );
\i__carry__1_i_12__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_yin(15),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^reg_yin_reg[19]_0\,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin(11),
      O => \i__carry__1_i_12__2_n_0\
    );
\i__carry__1_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_yin(11),
      I1 => \i__carry__1_i_5__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_6__3_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__1_i_1__3_n_0\
    );
\i__carry__1_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_xin(11),
      I1 => \i__carry__1_i_5__4_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_6__4_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__1_i_1__4_n_0\
    );
\i__carry__1_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[11]\,
      I1 => reg_lutout_0(7),
      I2 => \^i128\(2),
      O => \i__carry__1_i_1__5_n_0\
    );
\i__carry__1_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_yin(10),
      I1 => \i__carry__1_i_6__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_7__3_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__1_i_2__3_n_0\
    );
\i__carry__1_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_xin(10),
      I1 => \i__carry__1_i_6__4_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_7__4_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__1_i_2__4_n_0\
    );
\i__carry__1_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[10]\,
      I1 => reg_lutout_0(6),
      I2 => \^i128\(2),
      O => \i__carry__1_i_2__5_n_0\
    );
\i__carry__1_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_yin(9),
      I1 => \i__carry__1_i_7__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_8__3_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__1_i_3__3_n_0\
    );
\i__carry__1_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_xin(9),
      I1 => \i__carry__1_i_7__4_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_8__4_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__1_i_3__4_n_0\
    );
\i__carry__1_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[9]\,
      I1 => reg_lutout_0(5),
      I2 => \^i128\(2),
      O => \i__carry__1_i_3__5_n_0\
    );
\i__carry__1_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_yin(8),
      I1 => \i__carry__1_i_8__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_5__3_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__1_i_4__3_n_0\
    );
\i__carry__1_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_xin(8),
      I1 => \i__carry__1_i_8__4_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_5__4_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__1_i_4__4_n_0\
    );
\i__carry__1_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[8]\,
      I1 => reg_lutout_0(4),
      I2 => \^i128\(2),
      O => \i__carry__1_i_4__5_n_0\
    );
\i__carry__1_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_9__3_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__1_i_10__3_n_0\,
      O => \i__carry__1_i_5__3_n_0\
    );
\i__carry__1_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_9__4_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__1_i_10__4_n_0\,
      O => \i__carry__1_i_5__4_n_0\
    );
\i__carry__1_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_11__2_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__1_i_12__1_n_0\,
      O => \i__carry__1_i_6__3_n_0\
    );
\i__carry__1_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_11__3_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__1_i_12__2_n_0\,
      O => \i__carry__1_i_6__4_n_0\
    );
\i__carry__1_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_10__3_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_9__3_n_0\,
      O => \i__carry__1_i_7__3_n_0\
    );
\i__carry__1_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_10__4_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_9__4_n_0\,
      O => \i__carry__1_i_7__4_n_0\
    );
\i__carry__1_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_12__1_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_11__2_n_0\,
      O => \i__carry__1_i_8__3_n_0\
    );
\i__carry__1_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_12__2_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_11__3_n_0\,
      O => \i__carry__1_i_8__4_n_0\
    );
\i__carry__1_i_9__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_xin(18),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^reg_xin_reg[19]_0\,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin(14),
      O => \i__carry__1_i_9__3_n_0\
    );
\i__carry__1_i_9__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_yin(18),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^reg_yin_reg[19]_0\,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin(14),
      O => \i__carry__1_i_9__4_n_0\
    );
\i__carry__2_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_yin(15),
      I1 => \i__carry__2_i_5__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_6__3_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__2_i_1__4_n_0\
    );
\i__carry__2_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_xin(15),
      I1 => \i__carry__2_i_5__4_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_6__4_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__2_i_1__5_n_0\
    );
\i__carry__2_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[15]\,
      I1 => reg_lutout(7),
      I2 => \^i128\(2),
      O => \i__carry__2_i_1__6_n_0\
    );
\i__carry__2_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_yin(14),
      I1 => \i__carry__2_i_6__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_7__3_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__2_i_2__4_n_0\
    );
\i__carry__2_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_xin(14),
      I1 => \i__carry__2_i_6__4_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_7__4_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__2_i_2__5_n_0\
    );
\i__carry__2_i_2__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[14]\,
      I1 => reg_lutout(6),
      I2 => \^i128\(2),
      O => \i__carry__2_i_2__6_n_0\
    );
\i__carry__2_i_3__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_yin(13),
      I1 => \i__carry__2_i_7__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_8__3_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__2_i_3__3_n_0\
    );
\i__carry__2_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_xin(13),
      I1 => \i__carry__2_i_7__4_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_8__4_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__2_i_3__4_n_0\
    );
\i__carry__2_i_3__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[13]\,
      I1 => reg_lutout(5),
      I2 => \^i128\(2),
      O => \i__carry__2_i_3__5_n_0\
    );
\i__carry__2_i_4__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_yin(12),
      I1 => \i__carry__2_i_8__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_5__3_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__2_i_4__3_n_0\
    );
\i__carry__2_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_xin(12),
      I1 => \i__carry__2_i_8__4_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_5__4_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__2_i_4__4_n_0\
    );
\i__carry__2_i_4__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[12]\,
      I1 => reg_lutout(4),
      I2 => \^i128\(2),
      O => \i__carry__2_i_4__5_n_0\
    );
\i__carry__2_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => reg_xin(18),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^reg_xin_reg[19]_0\,
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(16),
      O => \i__carry__2_i_5__3_n_0\
    );
\i__carry__2_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => reg_yin(18),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^reg_yin_reg[19]_0\,
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(16),
      O => \i__carry__2_i_5__4_n_0\
    );
\i__carry__2_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => reg_xin(17),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^reg_xin_reg[19]_0\,
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(15),
      O => \i__carry__2_i_6__3_n_0\
    );
\i__carry__2_i_6__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => reg_yin(17),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^reg_yin_reg[19]_0\,
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(15),
      O => \i__carry__2_i_6__4_n_0\
    );
\i__carry__2_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(2),
      I1 => \^reg_xin_reg[19]_0\,
      I2 => \^iteration_reg[3]_0\(3),
      I3 => reg_xin(16),
      I4 => \^iteration_reg[3]_0\(1),
      I5 => \i__carry__1_i_9__3_n_0\,
      O => \i__carry__2_i_7__3_n_0\
    );
\i__carry__2_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(2),
      I1 => \^reg_yin_reg[19]_0\,
      I2 => \^iteration_reg[3]_0\(3),
      I3 => reg_yin(16),
      I4 => \^iteration_reg[3]_0\(1),
      I5 => \i__carry__1_i_9__4_n_0\,
      O => \i__carry__2_i_7__4_n_0\
    );
\i__carry__2_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(2),
      I1 => \^reg_xin_reg[19]_0\,
      I2 => \^iteration_reg[3]_0\(3),
      I3 => reg_xin(15),
      I4 => \^iteration_reg[3]_0\(1),
      I5 => \i__carry__1_i_11__2_n_0\,
      O => \i__carry__2_i_8__3_n_0\
    );
\i__carry__2_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(2),
      I1 => \^reg_yin_reg[19]_0\,
      I2 => \^iteration_reg[3]_0\(3),
      I3 => reg_yin(15),
      I4 => \^iteration_reg[3]_0\(1),
      I5 => \i__carry__1_i_11__3_n_0\,
      O => \i__carry__2_i_8__4_n_0\
    );
\i__carry__3_i_1__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^reg_xin_reg[19]_0\,
      I1 => \^i128\(2),
      O => \i__carry__3_i_1__5_n_0\
    );
\i__carry__3_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^reg_yin_reg[19]_0\,
      I1 => \^i128\(2),
      O => \i__carry__3_i_1__6_n_0\
    );
\i__carry__3_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[16]\,
      I1 => reg_lutout(8),
      I2 => \^i128\(2),
      O => \i__carry__3_i_1__7_n_0\
    );
\i__carry__3_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_yin(18),
      I1 => \^reg_xin_reg[19]_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__3_i_5__3_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__3_i_2__5_n_0\
    );
\i__carry__3_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_xin(18),
      I1 => \^reg_yin_reg[19]_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__3_i_5__4_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__3_i_2__6_n_0\
    );
\i__carry__3_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_yin(17),
      I1 => \i__carry__3_i_5__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__3_i_6__2_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__3_i_3__5_n_0\
    );
\i__carry__3_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_xin(17),
      I1 => \i__carry__3_i_5__4_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__3_i_6__3_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__3_i_3__6_n_0\
    );
\i__carry__3_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_yin(16),
      I1 => \i__carry__3_i_6__2_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_5__3_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__3_i_4__4_n_0\
    );
\i__carry__3_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_xin(16),
      I1 => \i__carry__3_i_6__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_5__4_n_0\,
      I4 => \^i128\(2),
      O => \i__carry__3_i_4__5_n_0\
    );
\i__carry__3_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^reg_xin_reg[19]_0\,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin(18),
      O => \i__carry__3_i_5__3_n_0\
    );
\i__carry__3_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^reg_yin_reg[19]_0\,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin(18),
      O => \i__carry__3_i_5__4_n_0\
    );
\i__carry__3_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^reg_xin_reg[19]_0\,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin(17),
      O => \i__carry__3_i_6__2_n_0\
    );
\i__carry__3_i_6__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^reg_yin_reg[19]_0\,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin(17),
      O => \i__carry__3_i_6__3_n_0\
    );
\i__carry_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin(18),
      I1 => reg_xin(10),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(14),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(6),
      O => \i__carry_i_10__3_n_0\
    );
\i__carry_i_10__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_15__4_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_17__2_n_0\,
      O => \i__carry_i_10__4_n_0\
    );
\i__carry_i_11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin(16),
      I1 => reg_xin(8),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(12),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(4),
      O => \i__carry_i_11__3_n_0\
    );
\i__carry_i_11__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(18),
      I1 => reg_yin(10),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(14),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(6),
      O => \i__carry_i_11__4_n_0\
    );
\i__carry_i_12__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin(17),
      I1 => reg_xin(9),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(13),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(5),
      O => \i__carry_i_12__3_n_0\
    );
\i__carry_i_12__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(16),
      I1 => reg_yin(8),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(12),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(4),
      O => \i__carry_i_12__4_n_0\
    );
\i__carry_i_13__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin(15),
      I1 => reg_xin(7),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(11),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(3),
      O => \i__carry_i_13__3_n_0\
    );
\i__carry_i_13__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(17),
      I1 => reg_yin(9),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(13),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(5),
      O => \i__carry_i_13__4_n_0\
    );
\i__carry_i_14__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin(14),
      I1 => reg_xin(6),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(10),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(2),
      O => \i__carry_i_14__3_n_0\
    );
\i__carry_i_14__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(15),
      I1 => reg_yin(7),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(11),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(3),
      O => \i__carry_i_14__4_n_0\
    );
\i__carry_i_15__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin(13),
      I1 => reg_xin(5),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(9),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(1),
      O => \i__carry_i_15__3_n_0\
    );
\i__carry_i_15__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(14),
      I1 => reg_yin(6),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(10),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(2),
      O => \i__carry_i_15__4_n_0\
    );
\i__carry_i_16__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin(12),
      I1 => reg_xin(4),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(8),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(0),
      O => \i__carry_i_16__3_n_0\
    );
\i__carry_i_16__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(13),
      I1 => reg_yin(5),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(9),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(1),
      O => \i__carry_i_16__4_n_0\
    );
\i__carry_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(12),
      I1 => reg_yin(4),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(8),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(0),
      O => \i__carry_i_17__2_n_0\
    );
\i__carry_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i128\(2),
      O => S_OPE0
    );
\i__carry_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_yin(3),
      I1 => \i__carry_i_5__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_6__3_n_0\,
      I4 => \^i128\(2),
      O => \i__carry_i_1__5_n_0\
    );
\i__carry_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[3]\,
      I1 => reg_lutout(3),
      I2 => \^i128\(2),
      O => \i__carry_i_1__6_n_0\
    );
\i__carry_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_yin(2),
      I1 => \i__carry_i_6__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_7__3_n_0\,
      I4 => \^i128\(2),
      O => \i__carry_i_2__3_n_0\
    );
\i__carry_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_xin(3),
      I1 => \i__carry_i_6__4_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_7__4_n_0\,
      I4 => \^i128\(2),
      O => \i__carry_i_2__4_n_0\
    );
\i__carry_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[2]\,
      I1 => reg_lutout(2),
      I2 => \^i128\(2),
      O => \i__carry_i_2__5_n_0\
    );
\i__carry_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_yin(1),
      I1 => \i__carry_i_7__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_8__3_n_0\,
      I4 => \^i128\(2),
      O => \i__carry_i_3__4_n_0\
    );
\i__carry_i_3__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_xin(2),
      I1 => \i__carry_i_7__4_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_8__4_n_0\,
      I4 => \^i128\(2),
      O => \i__carry_i_3__5_n_0\
    );
\i__carry_i_3__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[1]\,
      I1 => reg_lutout(1),
      I2 => \^i128\(2),
      O => \i__carry_i_3__6_n_0\
    );
\i__carry_i_4__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_yin(0),
      I1 => \i__carry_i_8__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_9__3_n_0\,
      I4 => \^i128\(2),
      O => \i__carry_i_4__4_n_0\
    );
\i__carry_i_4__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_xin(1),
      I1 => \i__carry_i_8__4_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_9__4_n_0\,
      I4 => \^i128\(2),
      O => \i__carry_i_4__5_n_0\
    );
\i__carry_i_4__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[0]\,
      I1 => reg_lutout(0),
      I2 => \^i128\(2),
      O => \i__carry_i_4__6_n_0\
    );
\i__carry_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_10__3_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_11__3_n_0\,
      O => \i__carry_i_5__3_n_0\
    );
\i__carry_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_xin(0),
      I1 => \i__carry_i_9__4_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_10__4_n_0\,
      I4 => \^i128\(2),
      O => \i__carry_i_5__4_n_0\
    );
\i__carry_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_12__3_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_13__3_n_0\,
      O => \i__carry_i_6__3_n_0\
    );
\i__carry_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_11__4_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_12__4_n_0\,
      O => \i__carry_i_6__4_n_0\
    );
\i__carry_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_11__3_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_14__3_n_0\,
      O => \i__carry_i_7__3_n_0\
    );
\i__carry_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_13__4_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_14__4_n_0\,
      O => \i__carry_i_7__4_n_0\
    );
\i__carry_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_13__3_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_15__3_n_0\,
      O => \i__carry_i_8__3_n_0\
    );
\i__carry_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_12__4_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_15__4_n_0\,
      O => \i__carry_i_8__4_n_0\
    );
\i__carry_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_14__3_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_16__3_n_0\,
      O => \i__carry_i_9__3_n_0\
    );
\i__carry_i_9__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_14__4_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_16__4_n_0\,
      O => \i__carry_i_9__4_n_0\
    );
\iteration[1]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(0),
      O => nextiter(1)
    );
\iteration[2]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^iteration_reg[3]_0\(1),
      I3 => \^iteration_reg[3]_0\(0),
      O => nextiter(2)
    );
\iteration[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^iteration_reg[3]_0\(3),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^iteration_reg[3]_0\(0),
      I4 => \^iteration_reg[3]_0\(1),
      O => nextiter(3)
    );
\iteration_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \iteration_reg[0]_0\(0),
      Q => \^iteration_reg[3]_0\(0),
      R => \reg_zin_reg[0]_0\
    );
\iteration_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => nextiter(1),
      Q => \^iteration_reg[3]_0\(1),
      R => \reg_zin_reg[0]_0\
    );
\iteration_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => nextiter(2),
      Q => \^iteration_reg[3]_0\(2),
      R => \reg_zin_reg[0]_0\
    );
\iteration_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => nextiter(3),
      Q => \^iteration_reg[3]_0\(3),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^o\(0),
      I3 => \^co\(0),
      I4 => s_add(0),
      O => mux_xin(0)
    );
\reg_xin[10]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^o\(0),
      I3 => \^co\(0),
      I4 => s_add(10),
      O => mux_xin(10)
    );
\reg_xin[13]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^o\(0),
      I3 => \^co\(0),
      I4 => s_add(13),
      O => mux_xin(13)
    );
\reg_xin[14]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^o\(0),
      I3 => \^co\(0),
      I4 => s_add(14),
      O => mux_xin(14)
    );
\reg_xin[16]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^o\(0),
      I3 => \^co\(0),
      I4 => s_add(16),
      O => mux_xin(16)
    );
\reg_xin[17]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^o\(0),
      I3 => \^co\(0),
      I4 => s_add(17),
      O => mux_xin(17)
    );
\reg_xin[18]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^o\(0),
      I3 => \^co\(0),
      I4 => s_add(18),
      O => mux_xin(18)
    );
\reg_xin[19]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^co\(0),
      O => mux_xin(19)
    );
\reg_xin[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^o\(0),
      I3 => \^co\(0),
      I4 => s_add(1),
      O => mux_xin(1)
    );
\reg_xin[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^o\(0),
      I3 => \^co\(0),
      I4 => s_add(3),
      O => mux_xin(3)
    );
\reg_xin[7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \^o\(0),
      I3 => \^co\(0),
      I4 => s_add(7),
      O => mux_xin(7)
    );
\reg_xin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(0),
      Q => reg_xin(0),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(10),
      Q => reg_xin(10),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_xin_reg[11]_0\,
      Q => reg_xin(11),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_xin_reg[12]_0\,
      Q => reg_xin(12),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(13),
      Q => reg_xin(13),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(14),
      Q => reg_xin(14),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_xin_reg[15]_1\,
      Q => reg_xin(15),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(16),
      Q => reg_xin(16),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(17),
      Q => reg_xin(17),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(18),
      Q => reg_xin(18),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(19),
      Q => \^reg_xin_reg[19]_0\,
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(1),
      Q => reg_xin(1),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_xin_reg[2]_0\,
      Q => reg_xin(2),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(3),
      Q => reg_xin(3),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_xin_reg[4]_0\,
      Q => reg_xin(4),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_xin_reg[5]_0\,
      Q => reg_xin(5),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_xin_reg[6]_0\,
      Q => reg_xin(6),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(7),
      Q => reg_xin(7),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_xin_reg[8]_0\,
      Q => reg_xin(8),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_xin_reg[9]_0\,
      Q => reg_xin(9),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin[0]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => s_add_0(19),
      I3 => \reg_yin_reg[19]_i_2__5_n_3\,
      I4 => s_add_0(0),
      O => mux_yin(0)
    );
\reg_yin[10]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => s_add_0(19),
      I3 => \reg_yin_reg[19]_i_2__5_n_3\,
      I4 => s_add_0(10),
      O => mux_yin(10)
    );
\reg_yin[11]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => s_add_0(19),
      I3 => \reg_yin_reg[19]_i_2__5_n_3\,
      I4 => s_add_0(11),
      O => mux_yin(11)
    );
\reg_yin[12]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => s_add_0(19),
      I3 => \reg_yin_reg[19]_i_2__5_n_3\,
      I4 => s_add_0(12),
      O => mux_yin(12)
    );
\reg_yin[13]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => s_add_0(19),
      I3 => \reg_yin_reg[19]_i_2__5_n_3\,
      I4 => s_add_0(13),
      O => mux_yin(13)
    );
\reg_yin[14]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => s_add_0(19),
      I3 => \reg_yin_reg[19]_i_2__5_n_3\,
      I4 => s_add_0(14),
      O => mux_yin(14)
    );
\reg_yin[15]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => s_add_0(19),
      I3 => \reg_yin_reg[19]_i_2__5_n_3\,
      I4 => s_add_0(15),
      O => mux_yin(15)
    );
\reg_yin[16]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => s_add_0(19),
      I3 => \reg_yin_reg[19]_i_2__5_n_3\,
      I4 => s_add_0(16),
      O => mux_yin(16)
    );
\reg_yin[17]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => s_add_0(19),
      I3 => \reg_yin_reg[19]_i_2__5_n_3\,
      I4 => s_add_0(17),
      O => mux_yin(17)
    );
\reg_yin[18]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => s_add_0(19),
      I3 => \reg_yin_reg[19]_i_2__5_n_3\,
      I4 => s_add_0(18),
      O => mux_yin(18)
    );
\reg_yin[19]_i_1__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \reg_yin_reg[19]_i_2__5_n_3\,
      O => mux_yin(19)
    );
\reg_yin[1]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => s_add_0(19),
      I3 => \reg_yin_reg[19]_i_2__5_n_3\,
      I4 => s_add_0(1),
      O => mux_yin(1)
    );
\reg_yin[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => s_add_0(19),
      I3 => \reg_yin_reg[19]_i_2__5_n_3\,
      I4 => s_add_0(2),
      O => mux_yin(2)
    );
\reg_yin[3]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => s_add_0(19),
      I3 => \reg_yin_reg[19]_i_2__5_n_3\,
      I4 => s_add_0(3),
      O => mux_yin(3)
    );
\reg_yin[4]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => s_add_0(19),
      I3 => \reg_yin_reg[19]_i_2__5_n_3\,
      I4 => s_add_0(4),
      O => mux_yin(4)
    );
\reg_yin[5]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => s_add_0(19),
      I3 => \reg_yin_reg[19]_i_2__5_n_3\,
      I4 => s_add_0(5),
      O => mux_yin(5)
    );
\reg_yin[6]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => s_add_0(19),
      I3 => \reg_yin_reg[19]_i_2__5_n_3\,
      I4 => s_add_0(6),
      O => mux_yin(6)
    );
\reg_yin[7]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => s_add_0(19),
      I3 => \reg_yin_reg[19]_i_2__5_n_3\,
      I4 => s_add_0(7),
      O => mux_yin(7)
    );
\reg_yin[8]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => s_add_0(19),
      I3 => \reg_yin_reg[19]_i_2__5_n_3\,
      I4 => s_add_0(8),
      O => mux_yin(8)
    );
\reg_yin[9]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => s_add_0(19),
      I3 => \reg_yin_reg[19]_i_2__5_n_3\,
      I4 => s_add_0(9),
      O => mux_yin(9)
    );
\reg_yin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(0),
      Q => reg_yin(0),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(10),
      Q => reg_yin(10),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(11),
      Q => reg_yin(11),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(12),
      Q => reg_yin(12),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(13),
      Q => reg_yin(13),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(14),
      Q => reg_yin(14),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(15),
      Q => reg_yin(15),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(16),
      Q => reg_yin(16),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(17),
      Q => reg_yin(17),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(18),
      Q => reg_yin(18),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(19),
      Q => \^reg_yin_reg[19]_0\,
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[19]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => FXP_Y_ADDER_n_20,
      CO(3 downto 1) => \NLW_reg_yin_reg[19]_i_2__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \reg_yin_reg[19]_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_reg_yin_reg[19]_i_2__5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\reg_yin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(1),
      Q => reg_yin(1),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(2),
      Q => reg_yin(2),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(3),
      Q => reg_yin(3),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(4),
      Q => reg_yin(4),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(5),
      Q => reg_yin(5),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(6),
      Q => reg_yin(6),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(7),
      Q => reg_yin(7),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(8),
      Q => reg_yin(8),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(9),
      Q => reg_yin(9),
      R => \reg_zin_reg[0]_0\
    );
\reg_zin[19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \s_add__0\(19),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => D(19),
      O => mux_zin(19)
    );
\reg_zin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(0),
      Q => \reg_zin_reg_n_0_[0]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(10),
      Q => \reg_zin_reg_n_0_[10]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(11),
      Q => \reg_zin_reg_n_0_[11]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(12),
      Q => \reg_zin_reg_n_0_[12]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(13),
      Q => \reg_zin_reg_n_0_[13]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(14),
      Q => \reg_zin_reg_n_0_[14]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(15),
      Q => \reg_zin_reg_n_0_[15]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(16),
      Q => \reg_zin_reg_n_0_[16]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(17),
      Q => \^i128\(0),
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(18),
      Q => \^i128\(1),
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(19),
      Q => \^i128\(2),
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(1),
      Q => \reg_zin_reg_n_0_[1]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(2),
      Q => \reg_zin_reg_n_0_[2]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(3),
      Q => \reg_zin_reg_n_0_[3]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(4),
      Q => \reg_zin_reg_n_0_[4]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(5),
      Q => \reg_zin_reg_n_0_[5]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(6),
      Q => \reg_zin_reg_n_0_[6]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(7),
      Q => \reg_zin_reg_n_0_[7]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(8),
      Q => \reg_zin_reg_n_0_[8]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(9),
      Q => \reg_zin_reg_n_0_[9]\,
      R => \reg_zin_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_cordic_c_24 is
  port (
    reg_lutout : out STD_LOGIC_VECTOR ( 8 downto 0 );
    \pip_activity_reg[1]\ : out STD_LOGIC;
    \FSM_onehot_state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \iteration_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I139 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I140 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in_4 : out STD_LOGIC;
    stage6_c6_zout : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \reg_zin_reg[0]_0\ : in STD_LOGIC;
    douta : in STD_LOGIC_VECTOR ( 8 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_state_reg[1]_0\ : in STD_LOGIC;
    \i___52_i_1_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \FSM_onehot_state_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iteration_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    stage5_reg3 : in STD_LOGIC_VECTOR ( 19 downto 0 );
    stage5_reg2 : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \reg_yin_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Z_OUT_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reg_lutout_0 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_cordic_c_24 : entity is "fxp_cordic_c";
end design_1_axi_ikinematics_0_0_fxp_cordic_c_24;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_cordic_c_24 is
  signal \FSM_onehot_state[1]_i_1__7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1__7_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__7_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[3]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[4]\ : STD_LOGIC;
  signal FXP_X_ADDER_n_20 : STD_LOGIC;
  signal FXP_Y_ADDER_n_20 : STD_LOGIC;
  signal FXP_Z_ADDER_n_20 : STD_LOGIC;
  signal \^i139\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^i140\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Z_OUT[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \i___52_i_2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_10__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_10__8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_11__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_11__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_12__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_12__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__11_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__11_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__11_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__10_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__11_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__9_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8__8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_9__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_9__8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_10__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_10__8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_11__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_11__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_12__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_12__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__10_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__11_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__11_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__11_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__10_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__11_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__9_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5__8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6__8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7__8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8__8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_9__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_9__8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__10_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__11_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__12_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__11_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__12_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__11_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__10_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__11_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__9_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5__7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5__8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6__7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6__8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_7__7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_7__8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_8__7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_8__8_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__11_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__12_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__13_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__11_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__12_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__11_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__12_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__10_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__11_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__9_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_5__7_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_5__8_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_6__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_10__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_10__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_11__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_11__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_12__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_12__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_13__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_13__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_14__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_14__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_15__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_15__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_16__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_16__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_17__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__10_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__11_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__12_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__8_n_0\ : STD_LOGIC;
  signal \^iteration_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mux_xin : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal mux_yin : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal mux_zin : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal nextiter : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^pip_activity_reg[1]\ : STD_LOGIC;
  signal pip_clock10_in : STD_LOGIC;
  signal \^reg_lutout\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal reg_xin : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \reg_xin_reg[19]_i_2__5_n_3\ : STD_LOGIC;
  signal reg_yin : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \reg_yin_reg[19]_i_2__7_n_3\ : STD_LOGIC;
  signal \reg_zin_reg[19]_i_2__3_n_3\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[16]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[17]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[18]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[9]\ : STD_LOGIC;
  signal s_add : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal s_add_0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal s_add_1 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal zadderout : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \NLW_reg_xin_reg[19]_i_2__5_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_reg_xin_reg[19]_i_2__5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_reg_yin_reg[19]_i_2__7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_reg_yin_reg[19]_i_2__7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_reg_zin_reg[19]_i_2__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_reg_zin_reg[19]_i_2__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1__7\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1__7\ : label is "soft_lutpair247";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute SOFT_HLUTNM of \Z_OUT[0]_i_1__3\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \Z_OUT[10]_i_1__2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \Z_OUT[11]_i_1__2\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \Z_OUT[12]_i_1__2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \Z_OUT[13]_i_1__2\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \Z_OUT[14]_i_1__2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \Z_OUT[15]_i_1__2\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \Z_OUT[16]_i_1__2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \Z_OUT[17]_i_1__2\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \Z_OUT[18]_i_1__2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \Z_OUT[19]_i_2__2\ : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of \Z_OUT[1]_i_1__2\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \Z_OUT[2]_i_1__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \Z_OUT[3]_i_1__2\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \Z_OUT[4]_i_1__2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \Z_OUT[5]_i_1__2\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \Z_OUT[6]_i_1__2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \Z_OUT[7]_i_1__2\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \Z_OUT[8]_i_1__2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \Z_OUT[9]_i_1__2\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \i__carry__0_i_5__7\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \i__carry__0_i_5__8\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \i__carry__0_i_6__7\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \i__carry__0_i_6__8\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \i__carry__0_i_7__7\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \i__carry__0_i_7__8\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \i__carry__0_i_8__7\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \i__carry__0_i_8__8\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \i__carry__1_i_5__7\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \i__carry__1_i_5__8\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \i__carry__1_i_6__7\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \i__carry__1_i_6__8\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \i__carry__1_i_7__7\ : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \i__carry__1_i_7__8\ : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of \i__carry__1_i_8__7\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \i__carry__1_i_8__8\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of \i__carry_i_10__7\ : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of \i__carry_i_5__7\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \i__carry_i_6__7\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \i__carry_i_6__8\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \i__carry_i_7__8\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \i__carry_i_8__7\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \i__carry_i_8__8\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of \i__carry_i_9__7\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \i__carry_i_9__8\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \iteration[1]_i_1__7\ : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of \iteration[2]_i_1__7\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \iteration[3]_i_1__7\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \reg_zin[19]_i_1__4\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \reg_zin[2]_i_1__4\ : label is "soft_lutpair245";
begin
  \FSM_onehot_state_reg[3]_0\(0) <= \^fsm_onehot_state_reg[3]_0\(0);
  I139(0) <= \^i139\(0);
  I140(0) <= \^i140\(0);
  \iteration_reg[3]_0\(3 downto 0) <= \^iteration_reg[3]_0\(3 downto 0);
  \pip_activity_reg[1]\ <= \^pip_activity_reg[1]\;
  reg_lutout(8 downto 0) <= \^reg_lutout\(8 downto 0);
\FSM_onehot_state[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \^pip_activity_reg[1]\,
      O => \FSM_onehot_state[1]_i_1__7_n_0\
    );
\FSM_onehot_state[2]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \^pip_activity_reg[1]\,
      O => \FSM_onehot_state[2]_i_1__7_n_0\
    );
\FSM_onehot_state[3]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \^iteration_reg[3]_0\(2),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => \^fsm_onehot_state_reg[3]_0\(0),
      O => \FSM_onehot_state[3]_i_1__7_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => \reg_zin_reg[0]_0\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1__7_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      R => \reg_zin_reg[0]_0\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1__7_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => \reg_zin_reg[0]_0\
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1__7_n_0\,
      Q => \^fsm_onehot_state_reg[3]_0\(0),
      R => \reg_zin_reg[0]_0\
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state_reg[4]_0\(0),
      Q => \FSM_onehot_state_reg_n_0_[4]\,
      R => \reg_zin_reg[0]_0\
    );
FXP_X_ADDER: entity work.design_1_axi_ikinematics_0_0_fxp_adder_28
     port map (
      CO(0) => FXP_X_ADDER_n_20,
      I139(19) => \^i139\(0),
      I139(18 downto 0) => reg_xin(18 downto 0),
      S(3) => \i__carry_i_1__11_n_0\,
      S(2) => \i__carry_i_2__10_n_0\,
      S(1) => \i__carry_i_3__11_n_0\,
      S(0) => \i__carry_i_4__11_n_0\,
      \reg_xin_reg[11]\(3) => \i__carry__1_i_1__10_n_0\,
      \reg_xin_reg[11]\(2) => \i__carry__1_i_2__10_n_0\,
      \reg_xin_reg[11]\(1) => \i__carry__1_i_3__10_n_0\,
      \reg_xin_reg[11]\(0) => \i__carry__1_i_4__10_n_0\,
      \reg_xin_reg[15]\(3) => \i__carry__2_i_1__11_n_0\,
      \reg_xin_reg[15]\(2) => \i__carry__2_i_2__11_n_0\,
      \reg_xin_reg[15]\(1) => \i__carry__2_i_3__10_n_0\,
      \reg_xin_reg[15]\(0) => \i__carry__2_i_4__10_n_0\,
      \reg_xin_reg[18]\(2) => \i__carry__3_i_1__13_n_0\,
      \reg_xin_reg[18]\(1) => \i__carry__3_i_2__11_n_0\,
      \reg_xin_reg[18]\(0) => \i__carry__3_i_3__11_n_0\,
      \reg_xin_reg[3]\ => \^i140\(0),
      \reg_xin_reg[7]\(3) => \i__carry__0_i_1__10_n_0\,
      \reg_xin_reg[7]\(2) => \i__carry__0_i_2__10_n_0\,
      \reg_xin_reg[7]\(1) => \i__carry__0_i_3__10_n_0\,
      \reg_xin_reg[7]\(0) => \i__carry__0_i_4__10_n_0\,
      s_add(19 downto 0) => s_add(19 downto 0)
    );
FXP_Y_ADDER: entity work.design_1_axi_ikinematics_0_0_fxp_adder_29
     port map (
      CO(0) => FXP_Y_ADDER_n_20,
      DI(0) => \i__carry__3_i_1__11_n_0\,
      I140(18 downto 0) => reg_yin(18 downto 0),
      S(3) => \i__carry_i_2__9_n_0\,
      S(2) => \i__carry_i_3__10_n_0\,
      S(1) => \i__carry_i_4__10_n_0\,
      S(0) => \i__carry_i_5__8_n_0\,
      \reg_yin_reg[11]\(3) => \i__carry__1_i_1__9_n_0\,
      \reg_yin_reg[11]\(2) => \i__carry__1_i_2__9_n_0\,
      \reg_yin_reg[11]\(1) => \i__carry__1_i_3__9_n_0\,
      \reg_yin_reg[11]\(0) => \i__carry__1_i_4__9_n_0\,
      \reg_yin_reg[15]\(3) => \i__carry__2_i_1__10_n_0\,
      \reg_yin_reg[15]\(2) => \i__carry__2_i_2__10_n_0\,
      \reg_yin_reg[15]\(1) => \i__carry__2_i_3__9_n_0\,
      \reg_yin_reg[15]\(0) => \i__carry__2_i_4__9_n_0\,
      \reg_yin_reg[18]\(3) => \reg_yin_reg[18]_0\(0),
      \reg_yin_reg[18]\(2) => \i__carry__3_i_2__10_n_0\,
      \reg_yin_reg[18]\(1) => \i__carry__3_i_3__10_n_0\,
      \reg_yin_reg[18]\(0) => \i__carry__3_i_4__10_n_0\,
      \reg_yin_reg[3]\ => \i__carry_i_1__10_n_0\,
      \reg_yin_reg[7]\(3) => \i__carry__0_i_1__9_n_0\,
      \reg_yin_reg[7]\(2) => \i__carry__0_i_2__9_n_0\,
      \reg_yin_reg[7]\(1) => \i__carry__0_i_3__9_n_0\,
      \reg_yin_reg[7]\(0) => \i__carry__0_i_4__9_n_0\,
      s_add(19 downto 0) => s_add_0(19 downto 0)
    );
FXP_Z_ADDER: entity work.design_1_axi_ikinematics_0_0_fxp_adder_30
     port map (
      CO(0) => FXP_Z_ADDER_n_20,
      DI(0) => \i__carry__3_i_1__12_n_0\,
      I142(18) => \reg_zin_reg_n_0_[18]\,
      I142(17) => \reg_zin_reg_n_0_[17]\,
      I142(16) => \reg_zin_reg_n_0_[16]\,
      I142(15) => \reg_zin_reg_n_0_[15]\,
      I142(14) => \reg_zin_reg_n_0_[14]\,
      I142(13) => \reg_zin_reg_n_0_[13]\,
      I142(12) => \reg_zin_reg_n_0_[12]\,
      I142(11) => \reg_zin_reg_n_0_[11]\,
      I142(10) => \reg_zin_reg_n_0_[10]\,
      I142(9) => \reg_zin_reg_n_0_[9]\,
      I142(8) => \reg_zin_reg_n_0_[8]\,
      I142(7) => \reg_zin_reg_n_0_[7]\,
      I142(6) => \reg_zin_reg_n_0_[6]\,
      I142(5) => \reg_zin_reg_n_0_[5]\,
      I142(4) => \reg_zin_reg_n_0_[4]\,
      I142(3) => \reg_zin_reg_n_0_[3]\,
      I142(2) => \reg_zin_reg_n_0_[2]\,
      I142(1) => \reg_zin_reg_n_0_[1]\,
      I142(0) => \reg_zin_reg_n_0_[0]\,
      S(3) => \i__carry_i_1__12_n_0\,
      S(2) => \i__carry_i_2__11_n_0\,
      S(1) => \i__carry_i_3__12_n_0\,
      S(0) => \i__carry_i_4__12_n_0\,
      \Z_OUT_reg[11]\(3) => \i__carry__1_i_1__11_n_0\,
      \Z_OUT_reg[11]\(2) => \i__carry__1_i_2__11_n_0\,
      \Z_OUT_reg[11]\(1) => \i__carry__1_i_3__11_n_0\,
      \Z_OUT_reg[11]\(0) => \i__carry__1_i_4__11_n_0\,
      \Z_OUT_reg[15]\(3) => \i__carry__2_i_1__12_n_0\,
      \Z_OUT_reg[15]\(2) => \i__carry__2_i_2__12_n_0\,
      \Z_OUT_reg[15]\(1) => \i__carry__2_i_3__11_n_0\,
      \Z_OUT_reg[15]\(0) => \i__carry__2_i_4__11_n_0\,
      \Z_OUT_reg[18]\(3) => \Z_OUT_reg[18]_0\(0),
      \Z_OUT_reg[18]\(2) => \i__carry__3_i_2__12_n_0\,
      \Z_OUT_reg[18]\(1) => \i__carry__3_i_3__12_n_0\,
      \Z_OUT_reg[18]\(0) => \i__carry__3_i_4__11_n_0\,
      \Z_OUT_reg[3]\ => \^i140\(0),
      \Z_OUT_reg[7]\(3) => \i__carry__0_i_1__11_n_0\,
      \Z_OUT_reg[7]\(2) => \i__carry__0_i_2__11_n_0\,
      \Z_OUT_reg[7]\(1) => \i__carry__0_i_3__11_n_0\,
      \Z_OUT_reg[7]\(0) => \i__carry__0_i_4__11_n_0\,
      s_add(19 downto 0) => s_add_1(19 downto 0)
    );
\Z_OUT[0]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(0),
      I1 => \reg_zin_reg[19]_i_2__3_n_3\,
      I2 => s_add_1(19),
      O => zadderout(0)
    );
\Z_OUT[10]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(10),
      I1 => \reg_zin_reg[19]_i_2__3_n_3\,
      I2 => s_add_1(19),
      O => zadderout(10)
    );
\Z_OUT[11]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(11),
      I1 => \reg_zin_reg[19]_i_2__3_n_3\,
      I2 => s_add_1(19),
      O => zadderout(11)
    );
\Z_OUT[12]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(12),
      I1 => \reg_zin_reg[19]_i_2__3_n_3\,
      I2 => s_add_1(19),
      O => zadderout(12)
    );
\Z_OUT[13]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(13),
      I1 => \reg_zin_reg[19]_i_2__3_n_3\,
      I2 => s_add_1(19),
      O => zadderout(13)
    );
\Z_OUT[14]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(14),
      I1 => \reg_zin_reg[19]_i_2__3_n_3\,
      I2 => s_add_1(19),
      O => zadderout(14)
    );
\Z_OUT[15]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(15),
      I1 => \reg_zin_reg[19]_i_2__3_n_3\,
      I2 => s_add_1(19),
      O => zadderout(15)
    );
\Z_OUT[16]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(16),
      I1 => \reg_zin_reg[19]_i_2__3_n_3\,
      I2 => s_add_1(19),
      O => zadderout(16)
    );
\Z_OUT[17]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(17),
      I1 => \reg_zin_reg[19]_i_2__3_n_3\,
      I2 => s_add_1(19),
      O => zadderout(17)
    );
\Z_OUT[18]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(18),
      I1 => \reg_zin_reg[19]_i_2__3_n_3\,
      I2 => s_add_1(19),
      O => zadderout(18)
    );
\Z_OUT[19]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(0),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^iteration_reg[3]_0\(3),
      O => \Z_OUT[19]_i_1__3_n_0\
    );
\Z_OUT[19]_i_2__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_zin_reg[19]_i_2__3_n_3\,
      O => zadderout(19)
    );
\Z_OUT[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(1),
      I1 => \reg_zin_reg[19]_i_2__3_n_3\,
      I2 => s_add_1(19),
      O => zadderout(1)
    );
\Z_OUT[2]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(2),
      I1 => \reg_zin_reg[19]_i_2__3_n_3\,
      I2 => s_add_1(19),
      O => zadderout(2)
    );
\Z_OUT[3]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(3),
      I1 => \reg_zin_reg[19]_i_2__3_n_3\,
      I2 => s_add_1(19),
      O => zadderout(3)
    );
\Z_OUT[4]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(4),
      I1 => \reg_zin_reg[19]_i_2__3_n_3\,
      I2 => s_add_1(19),
      O => zadderout(4)
    );
\Z_OUT[5]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(5),
      I1 => \reg_zin_reg[19]_i_2__3_n_3\,
      I2 => s_add_1(19),
      O => zadderout(5)
    );
\Z_OUT[6]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(6),
      I1 => \reg_zin_reg[19]_i_2__3_n_3\,
      I2 => s_add_1(19),
      O => zadderout(6)
    );
\Z_OUT[7]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(7),
      I1 => \reg_zin_reg[19]_i_2__3_n_3\,
      I2 => s_add_1(19),
      O => zadderout(7)
    );
\Z_OUT[8]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(8),
      I1 => \reg_zin_reg[19]_i_2__3_n_3\,
      I2 => s_add_1(19),
      O => zadderout(8)
    );
\Z_OUT[9]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(9),
      I1 => \reg_zin_reg[19]_i_2__3_n_3\,
      I2 => s_add_1(19),
      O => zadderout(9)
    );
\Z_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__3_n_0\,
      D => zadderout(0),
      Q => stage6_c6_zout(0),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__3_n_0\,
      D => zadderout(10),
      Q => stage6_c6_zout(10),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__3_n_0\,
      D => zadderout(11),
      Q => stage6_c6_zout(11),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__3_n_0\,
      D => zadderout(12),
      Q => stage6_c6_zout(12),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__3_n_0\,
      D => zadderout(13),
      Q => stage6_c6_zout(13),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__3_n_0\,
      D => zadderout(14),
      Q => stage6_c6_zout(14),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__3_n_0\,
      D => zadderout(15),
      Q => stage6_c6_zout(15),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__3_n_0\,
      D => zadderout(16),
      Q => stage6_c6_zout(16),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__3_n_0\,
      D => zadderout(17),
      Q => stage6_c6_zout(17),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__3_n_0\,
      D => zadderout(18),
      Q => stage6_c6_zout(18),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__3_n_0\,
      D => zadderout(19),
      Q => stage6_c6_zout(19),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__3_n_0\,
      D => zadderout(1),
      Q => stage6_c6_zout(1),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__3_n_0\,
      D => zadderout(2),
      Q => stage6_c6_zout(2),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__3_n_0\,
      D => zadderout(3),
      Q => stage6_c6_zout(3),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__3_n_0\,
      D => zadderout(4),
      Q => stage6_c6_zout(4),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__3_n_0\,
      D => zadderout(5),
      Q => stage6_c6_zout(5),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__3_n_0\,
      D => zadderout(6),
      Q => stage6_c6_zout(6),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__3_n_0\,
      D => zadderout(7),
      Q => stage6_c6_zout(7),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__3_n_0\,
      D => zadderout(8),
      Q => stage6_c6_zout(8),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__3_n_0\,
      D => zadderout(9),
      Q => stage6_c6_zout(9),
      R => \reg_zin_reg[0]_0\
    );
\i___52_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => Q(0),
      I1 => \i___52_i_2_n_0\,
      I2 => pip_clock10_in,
      I3 => \FSM_onehot_state_reg[1]_0\,
      O => \^pip_activity_reg[1]\
    );
\i___52_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => Q(4),
      I3 => Q(3),
      O => \i___52_i_2_n_0\
    );
\i___52_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \i___52_i_1_0\(1),
      I1 => \i___52_i_1_0\(2),
      I2 => \i___52_i_1_0\(4),
      I3 => \i___52_i_1_0\(3),
      I4 => \i___52_i_1_0\(0),
      O => pip_clock10_in
    );
\i__carry__0_i_10__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^i139\(0),
      I1 => reg_xin(12),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(16),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(8),
      O => \i__carry__0_i_10__7_n_0\
    );
\i__carry__0_i_10__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^i140\(0),
      I1 => reg_yin(12),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(16),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(8),
      O => \i__carry__0_i_10__8_n_0\
    );
\i__carry__0_i_11__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^i139\(0),
      I1 => reg_xin(13),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(17),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(9),
      O => \i__carry__0_i_11__6_n_0\
    );
\i__carry__0_i_11__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^i140\(0),
      I1 => reg_yin(13),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(17),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(9),
      O => \i__carry__0_i_11__7_n_0\
    );
\i__carry__0_i_12__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^i139\(0),
      I1 => reg_xin(11),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(15),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(7),
      O => \i__carry__0_i_12__6_n_0\
    );
\i__carry__0_i_12__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^i140\(0),
      I1 => reg_yin(11),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(15),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(7),
      O => \i__carry__0_i_12__7_n_0\
    );
\i__carry__0_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(7),
      I1 => \i__carry__0_i_5__8_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_6__8_n_0\,
      I4 => \^i140\(0),
      O => \i__carry__0_i_1__10_n_0\
    );
\i__carry__0_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[7]\,
      I1 => reg_lutout_0(3),
      I2 => \^i140\(0),
      O => \i__carry__0_i_1__11_n_0\
    );
\i__carry__0_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(7),
      I1 => \i__carry__0_i_5__7_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_6__7_n_0\,
      I4 => \^i140\(0),
      O => \i__carry__0_i_1__9_n_0\
    );
\i__carry__0_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(6),
      I1 => \i__carry__0_i_6__8_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_7__8_n_0\,
      I4 => \^i140\(0),
      O => \i__carry__0_i_2__10_n_0\
    );
\i__carry__0_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[6]\,
      I1 => reg_lutout_0(2),
      I2 => \^i140\(0),
      O => \i__carry__0_i_2__11_n_0\
    );
\i__carry__0_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(6),
      I1 => \i__carry__0_i_6__7_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_7__7_n_0\,
      I4 => \^i140\(0),
      O => \i__carry__0_i_2__9_n_0\
    );
\i__carry__0_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(5),
      I1 => \i__carry__0_i_7__8_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_8__8_n_0\,
      I4 => \^i140\(0),
      O => \i__carry__0_i_3__10_n_0\
    );
\i__carry__0_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[5]\,
      I1 => reg_lutout_0(1),
      I2 => \^i140\(0),
      O => \i__carry__0_i_3__11_n_0\
    );
\i__carry__0_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(5),
      I1 => \i__carry__0_i_7__7_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_8__7_n_0\,
      I4 => \^i140\(0),
      O => \i__carry__0_i_3__9_n_0\
    );
\i__carry__0_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(4),
      I1 => \i__carry__0_i_8__8_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_5__7_n_0\,
      I4 => \^i140\(0),
      O => \i__carry__0_i_4__10_n_0\
    );
\i__carry__0_i_4__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[4]\,
      I1 => reg_lutout_0(0),
      I2 => \^i140\(0),
      O => \i__carry__0_i_4__11_n_0\
    );
\i__carry__0_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(4),
      I1 => \i__carry__0_i_8__7_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_6__7_n_0\,
      I4 => \^i140\(0),
      O => \i__carry__0_i_4__9_n_0\
    );
\i__carry__0_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_9__7_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_10__7_n_0\,
      O => \i__carry__0_i_5__7_n_0\
    );
\i__carry__0_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_9__8_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_10__8_n_0\,
      O => \i__carry__0_i_5__8_n_0\
    );
\i__carry__0_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_11__6_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_12__6_n_0\,
      O => \i__carry__0_i_6__7_n_0\
    );
\i__carry__0_i_6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_11__7_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_12__7_n_0\,
      O => \i__carry__0_i_6__8_n_0\
    );
\i__carry__0_i_7__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_10__7_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_11__7_n_0\,
      O => \i__carry__0_i_7__7_n_0\
    );
\i__carry__0_i_7__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_10__8_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_10__8_n_0\,
      O => \i__carry__0_i_7__8_n_0\
    );
\i__carry__0_i_8__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_12__6_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_13__7_n_0\,
      O => \i__carry__0_i_8__7_n_0\
    );
\i__carry__0_i_8__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_12__7_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_12__8_n_0\,
      O => \i__carry__0_i_8__8_n_0\
    );
\i__carry__0_i_9__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^i139\(0),
      I1 => reg_xin(14),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(18),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(10),
      O => \i__carry__0_i_9__7_n_0\
    );
\i__carry__0_i_9__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^i140\(0),
      I1 => reg_yin(14),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(18),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(10),
      O => \i__carry__0_i_9__8_n_0\
    );
\i__carry__1_i_10__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_xin(16),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i139\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin(12),
      O => \i__carry__1_i_10__7_n_0\
    );
\i__carry__1_i_10__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_yin(16),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i140\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin(12),
      O => \i__carry__1_i_10__8_n_0\
    );
\i__carry__1_i_11__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_xin(17),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i139\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin(13),
      O => \i__carry__1_i_11__6_n_0\
    );
\i__carry__1_i_11__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_yin(17),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i140\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin(13),
      O => \i__carry__1_i_11__7_n_0\
    );
\i__carry__1_i_12__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_xin(15),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i139\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin(11),
      O => \i__carry__1_i_12__5_n_0\
    );
\i__carry__1_i_12__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_yin(15),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i140\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin(11),
      O => \i__carry__1_i_12__6_n_0\
    );
\i__carry__1_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(11),
      I1 => \i__carry__1_i_5__8_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_6__8_n_0\,
      I4 => \^i140\(0),
      O => \i__carry__1_i_1__10_n_0\
    );
\i__carry__1_i_1__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[11]\,
      I1 => reg_lutout_0(7),
      I2 => \^i140\(0),
      O => \i__carry__1_i_1__11_n_0\
    );
\i__carry__1_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(11),
      I1 => \i__carry__1_i_5__7_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_6__7_n_0\,
      I4 => \^i140\(0),
      O => \i__carry__1_i_1__9_n_0\
    );
\i__carry__1_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(10),
      I1 => \i__carry__1_i_6__8_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_7__8_n_0\,
      I4 => \^i140\(0),
      O => \i__carry__1_i_2__10_n_0\
    );
\i__carry__1_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[10]\,
      I1 => reg_lutout_0(6),
      I2 => \^i140\(0),
      O => \i__carry__1_i_2__11_n_0\
    );
\i__carry__1_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(10),
      I1 => \i__carry__1_i_6__7_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_7__7_n_0\,
      I4 => \^i140\(0),
      O => \i__carry__1_i_2__9_n_0\
    );
\i__carry__1_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(9),
      I1 => \i__carry__1_i_7__8_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_8__8_n_0\,
      I4 => \^i140\(0),
      O => \i__carry__1_i_3__10_n_0\
    );
\i__carry__1_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[9]\,
      I1 => reg_lutout_0(5),
      I2 => \^i140\(0),
      O => \i__carry__1_i_3__11_n_0\
    );
\i__carry__1_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(9),
      I1 => \i__carry__1_i_7__7_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_8__7_n_0\,
      I4 => \^i140\(0),
      O => \i__carry__1_i_3__9_n_0\
    );
\i__carry__1_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(8),
      I1 => \i__carry__1_i_8__8_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_5__8_n_0\,
      I4 => \^i140\(0),
      O => \i__carry__1_i_4__10_n_0\
    );
\i__carry__1_i_4__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[8]\,
      I1 => reg_lutout_0(4),
      I2 => \^i140\(0),
      O => \i__carry__1_i_4__11_n_0\
    );
\i__carry__1_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(8),
      I1 => \i__carry__1_i_8__7_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_5__7_n_0\,
      I4 => \^i140\(0),
      O => \i__carry__1_i_4__9_n_0\
    );
\i__carry__1_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_9__7_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__1_i_10__7_n_0\,
      O => \i__carry__1_i_5__7_n_0\
    );
\i__carry__1_i_5__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_9__8_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__1_i_10__8_n_0\,
      O => \i__carry__1_i_5__8_n_0\
    );
\i__carry__1_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_11__6_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__1_i_12__5_n_0\,
      O => \i__carry__1_i_6__7_n_0\
    );
\i__carry__1_i_6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_11__7_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__1_i_12__6_n_0\,
      O => \i__carry__1_i_6__8_n_0\
    );
\i__carry__1_i_7__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_10__7_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_9__7_n_0\,
      O => \i__carry__1_i_7__7_n_0\
    );
\i__carry__1_i_7__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_10__8_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_9__8_n_0\,
      O => \i__carry__1_i_7__8_n_0\
    );
\i__carry__1_i_8__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_12__5_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_11__6_n_0\,
      O => \i__carry__1_i_8__7_n_0\
    );
\i__carry__1_i_8__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_12__6_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_11__7_n_0\,
      O => \i__carry__1_i_8__8_n_0\
    );
\i__carry__1_i_9__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_xin(18),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i139\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin(14),
      O => \i__carry__1_i_9__7_n_0\
    );
\i__carry__1_i_9__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_yin(18),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i140\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin(14),
      O => \i__carry__1_i_9__8_n_0\
    );
\i__carry__2_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(15),
      I1 => \i__carry__2_i_5__7_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_6__7_n_0\,
      I4 => \^i140\(0),
      O => \i__carry__2_i_1__10_n_0\
    );
\i__carry__2_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(15),
      I1 => \i__carry__2_i_5__8_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_6__8_n_0\,
      I4 => \^i140\(0),
      O => \i__carry__2_i_1__11_n_0\
    );
\i__carry__2_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[15]\,
      I1 => \^reg_lutout\(7),
      I2 => \^i140\(0),
      O => \i__carry__2_i_1__12_n_0\
    );
\i__carry__2_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(14),
      I1 => \i__carry__2_i_6__7_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_7__7_n_0\,
      I4 => \^i140\(0),
      O => \i__carry__2_i_2__10_n_0\
    );
\i__carry__2_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(14),
      I1 => \i__carry__2_i_6__8_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_7__8_n_0\,
      I4 => \^i140\(0),
      O => \i__carry__2_i_2__11_n_0\
    );
\i__carry__2_i_2__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[14]\,
      I1 => \^reg_lutout\(6),
      I2 => \^i140\(0),
      O => \i__carry__2_i_2__12_n_0\
    );
\i__carry__2_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(13),
      I1 => \i__carry__2_i_7__8_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_8__8_n_0\,
      I4 => \^i140\(0),
      O => \i__carry__2_i_3__10_n_0\
    );
\i__carry__2_i_3__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[13]\,
      I1 => \^reg_lutout\(5),
      I2 => \^i140\(0),
      O => \i__carry__2_i_3__11_n_0\
    );
\i__carry__2_i_3__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(13),
      I1 => \i__carry__2_i_7__7_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_8__7_n_0\,
      I4 => \^i140\(0),
      O => \i__carry__2_i_3__9_n_0\
    );
\i__carry__2_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(12),
      I1 => \i__carry__2_i_8__8_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_5__8_n_0\,
      I4 => \^i140\(0),
      O => \i__carry__2_i_4__10_n_0\
    );
\i__carry__2_i_4__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[12]\,
      I1 => \^reg_lutout\(4),
      I2 => \^i140\(0),
      O => \i__carry__2_i_4__11_n_0\
    );
\i__carry__2_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(12),
      I1 => \i__carry__2_i_8__7_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_5__7_n_0\,
      I4 => \^i140\(0),
      O => \i__carry__2_i_4__9_n_0\
    );
\i__carry__2_i_5__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => reg_xin(18),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^i139\(0),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(16),
      O => \i__carry__2_i_5__7_n_0\
    );
\i__carry__2_i_5__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => reg_yin(18),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^i140\(0),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(16),
      O => \i__carry__2_i_5__8_n_0\
    );
\i__carry__2_i_6__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => reg_xin(17),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^i139\(0),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(15),
      O => \i__carry__2_i_6__7_n_0\
    );
\i__carry__2_i_6__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => reg_yin(17),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^i140\(0),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(15),
      O => \i__carry__2_i_6__8_n_0\
    );
\i__carry__2_i_7__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(2),
      I1 => \^i139\(0),
      I2 => \^iteration_reg[3]_0\(3),
      I3 => reg_xin(16),
      I4 => \^iteration_reg[3]_0\(1),
      I5 => \i__carry__1_i_9__7_n_0\,
      O => \i__carry__2_i_7__7_n_0\
    );
\i__carry__2_i_7__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(2),
      I1 => \^i140\(0),
      I2 => \^iteration_reg[3]_0\(3),
      I3 => reg_yin(16),
      I4 => \^iteration_reg[3]_0\(1),
      I5 => \i__carry__1_i_9__8_n_0\,
      O => \i__carry__2_i_7__8_n_0\
    );
\i__carry__2_i_8__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(2),
      I1 => \^i139\(0),
      I2 => \^iteration_reg[3]_0\(3),
      I3 => reg_xin(15),
      I4 => \^iteration_reg[3]_0\(1),
      I5 => \i__carry__1_i_11__6_n_0\,
      O => \i__carry__2_i_8__7_n_0\
    );
\i__carry__2_i_8__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(2),
      I1 => \^i140\(0),
      I2 => \^iteration_reg[3]_0\(3),
      I3 => reg_yin(15),
      I4 => \^iteration_reg[3]_0\(1),
      I5 => \i__carry__1_i_11__7_n_0\,
      O => \i__carry__2_i_8__8_n_0\
    );
\i__carry__3_i_1__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i139\(0),
      I1 => \^i140\(0),
      O => \i__carry__3_i_1__11_n_0\
    );
\i__carry__3_i_1__12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i140\(0),
      O => \i__carry__3_i_1__12_n_0\
    );
\i__carry__3_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9A6"
    )
        port map (
      I0 => reg_xin(18),
      I1 => \^i140\(0),
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__3_i_4__9_n_0\,
      O => \i__carry__3_i_1__13_n_0\
    );
\i__carry__3_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(18),
      I1 => \^i139\(0),
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__3_i_5__7_n_0\,
      I4 => \^i140\(0),
      O => \i__carry__3_i_2__10_n_0\
    );
\i__carry__3_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(17),
      I1 => \i__carry__3_i_4__9_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__3_i_5__8_n_0\,
      I4 => \^i140\(0),
      O => \i__carry__3_i_2__11_n_0\
    );
\i__carry__3_i_2__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[18]\,
      I1 => \^i140\(0),
      O => \i__carry__3_i_2__12_n_0\
    );
\i__carry__3_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(17),
      I1 => \i__carry__3_i_5__7_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__3_i_6__5_n_0\,
      I4 => \^i140\(0),
      O => \i__carry__3_i_3__10_n_0\
    );
\i__carry__3_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(16),
      I1 => \i__carry__3_i_5__8_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_5__8_n_0\,
      I4 => \^i140\(0),
      O => \i__carry__3_i_3__11_n_0\
    );
\i__carry__3_i_3__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[17]\,
      I1 => \^i140\(0),
      O => \i__carry__3_i_3__12_n_0\
    );
\i__carry__3_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(16),
      I1 => \i__carry__3_i_6__5_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_5__7_n_0\,
      I4 => \^i140\(0),
      O => \i__carry__3_i_4__10_n_0\
    );
\i__carry__3_i_4__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[16]\,
      I1 => \^reg_lutout\(8),
      I2 => \^i140\(0),
      O => \i__carry__3_i_4__11_n_0\
    );
\i__carry__3_i_4__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i140\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin(18),
      O => \i__carry__3_i_4__9_n_0\
    );
\i__carry__3_i_5__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i139\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin(18),
      O => \i__carry__3_i_5__7_n_0\
    );
\i__carry__3_i_5__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i140\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin(17),
      O => \i__carry__3_i_5__8_n_0\
    );
\i__carry__3_i_6__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i139\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin(17),
      O => \i__carry__3_i_6__5_n_0\
    );
\i__carry_i_10__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_15__7_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_17__4_n_0\,
      O => \i__carry_i_10__7_n_0\
    );
\i__carry_i_10__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(18),
      I1 => reg_yin(10),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(14),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(6),
      O => \i__carry_i_10__8_n_0\
    );
\i__carry_i_11__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin(18),
      I1 => reg_xin(10),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(14),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(6),
      O => \i__carry_i_11__7_n_0\
    );
\i__carry_i_11__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(16),
      I1 => reg_yin(8),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(12),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(4),
      O => \i__carry_i_11__8_n_0\
    );
\i__carry_i_12__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin(16),
      I1 => reg_xin(8),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(12),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(4),
      O => \i__carry_i_12__7_n_0\
    );
\i__carry_i_12__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(17),
      I1 => reg_yin(9),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(13),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(5),
      O => \i__carry_i_12__8_n_0\
    );
\i__carry_i_13__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin(17),
      I1 => reg_xin(9),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(13),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(5),
      O => \i__carry_i_13__7_n_0\
    );
\i__carry_i_13__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(15),
      I1 => reg_yin(7),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(11),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(3),
      O => \i__carry_i_13__8_n_0\
    );
\i__carry_i_14__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin(15),
      I1 => reg_xin(7),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(11),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(3),
      O => \i__carry_i_14__7_n_0\
    );
\i__carry_i_14__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(14),
      I1 => reg_yin(6),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(10),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(2),
      O => \i__carry_i_14__8_n_0\
    );
\i__carry_i_15__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin(14),
      I1 => reg_xin(6),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(10),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(2),
      O => \i__carry_i_15__7_n_0\
    );
\i__carry_i_15__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(13),
      I1 => reg_yin(5),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(9),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(1),
      O => \i__carry_i_15__8_n_0\
    );
\i__carry_i_16__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin(13),
      I1 => reg_xin(5),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(9),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(1),
      O => \i__carry_i_16__7_n_0\
    );
\i__carry_i_16__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(12),
      I1 => reg_yin(4),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(8),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(0),
      O => \i__carry_i_16__8_n_0\
    );
\i__carry_i_17__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin(12),
      I1 => reg_xin(4),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(8),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(0),
      O => \i__carry_i_17__4_n_0\
    );
\i__carry_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i140\(0),
      O => \i__carry_i_1__10_n_0\
    );
\i__carry_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(3),
      I1 => \i__carry_i_5__7_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_6__8_n_0\,
      I4 => \^i140\(0),
      O => \i__carry_i_1__11_n_0\
    );
\i__carry_i_1__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[3]\,
      I1 => \^reg_lutout\(3),
      I2 => \^i140\(0),
      O => \i__carry_i_1__12_n_0\
    );
\i__carry_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(2),
      I1 => \i__carry_i_6__8_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_7__8_n_0\,
      I4 => \^i140\(0),
      O => \i__carry_i_2__10_n_0\
    );
\i__carry_i_2__11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[2]\,
      I1 => \^reg_lutout\(2),
      I2 => \^i140\(0),
      O => \i__carry_i_2__11_n_0\
    );
\i__carry_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(3),
      I1 => \i__carry_i_6__7_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_7__7_n_0\,
      I4 => \^i140\(0),
      O => \i__carry_i_2__9_n_0\
    );
\i__carry_i_3__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(2),
      I1 => \i__carry_i_7__7_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_8__7_n_0\,
      I4 => \^i140\(0),
      O => \i__carry_i_3__10_n_0\
    );
\i__carry_i_3__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(1),
      I1 => \i__carry_i_7__8_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_8__8_n_0\,
      I4 => \^i140\(0),
      O => \i__carry_i_3__11_n_0\
    );
\i__carry_i_3__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[1]\,
      I1 => \^reg_lutout\(1),
      I2 => \^i140\(0),
      O => \i__carry_i_3__12_n_0\
    );
\i__carry_i_4__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(1),
      I1 => \i__carry_i_8__7_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_9__7_n_0\,
      I4 => \^i140\(0),
      O => \i__carry_i_4__10_n_0\
    );
\i__carry_i_4__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(0),
      I1 => \i__carry_i_8__8_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_9__8_n_0\,
      I4 => \^i140\(0),
      O => \i__carry_i_4__11_n_0\
    );
\i__carry_i_4__12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[0]\,
      I1 => \^reg_lutout\(0),
      I2 => \^i140\(0),
      O => \i__carry_i_4__12_n_0\
    );
\i__carry_i_5__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_10__8_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_11__8_n_0\,
      O => \i__carry_i_5__7_n_0\
    );
\i__carry_i_5__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(0),
      I1 => \i__carry_i_9__7_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_10__7_n_0\,
      I4 => \^i140\(0),
      O => \i__carry_i_5__8_n_0\
    );
\i__carry_i_6__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_11__7_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_12__7_n_0\,
      O => \i__carry_i_6__7_n_0\
    );
\i__carry_i_6__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_12__8_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_13__8_n_0\,
      O => \i__carry_i_6__8_n_0\
    );
\i__carry_i_7__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_13__7_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_14__7_n_0\,
      O => \i__carry_i_7__7_n_0\
    );
\i__carry_i_7__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_11__8_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_14__8_n_0\,
      O => \i__carry_i_7__8_n_0\
    );
\i__carry_i_8__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_12__7_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_15__7_n_0\,
      O => \i__carry_i_8__7_n_0\
    );
\i__carry_i_8__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_13__8_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_15__8_n_0\,
      O => \i__carry_i_8__8_n_0\
    );
\i__carry_i_9__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_14__7_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_16__7_n_0\,
      O => \i__carry_i_9__7_n_0\
    );
\i__carry_i_9__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_14__8_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_16__8_n_0\,
      O => \i__carry_i_9__8_n_0\
    );
\iteration[1]_i_1__7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[3]_0\(0),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(0),
      O => nextiter(1)
    );
\iteration[2]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[3]_0\(0),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^iteration_reg[3]_0\(1),
      I3 => \^iteration_reg[3]_0\(0),
      O => nextiter(2)
    );
\iteration[3]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[3]_0\(0),
      I1 => \^iteration_reg[3]_0\(3),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^iteration_reg[3]_0\(0),
      I4 => \^iteration_reg[3]_0\(1),
      O => nextiter(3)
    );
\iteration_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \iteration_reg[0]_0\(0),
      Q => \^iteration_reg[3]_0\(0),
      R => \reg_zin_reg[0]_0\
    );
\iteration_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => nextiter(1),
      Q => \^iteration_reg[3]_0\(1),
      R => \reg_zin_reg[0]_0\
    );
\iteration_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => nextiter(2),
      Q => \^iteration_reg[3]_0\(2),
      R => \reg_zin_reg[0]_0\
    );
\iteration_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => nextiter(3),
      Q => \^iteration_reg[3]_0\(3),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => douta(0),
      Q => \^reg_lutout\(0),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => douta(4),
      Q => \^reg_lutout\(4),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => douta(5),
      Q => \^reg_lutout\(5),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => douta(6),
      Q => \^reg_lutout\(6),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => douta(7),
      Q => \^reg_lutout\(7),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => douta(8),
      Q => \^reg_lutout\(8),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => douta(1),
      Q => \^reg_lutout\(1),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => douta(2),
      Q => \^reg_lutout\(2),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => douta(3),
      Q => \^reg_lutout\(3),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(0),
      I1 => \reg_xin_reg[19]_i_2__5_n_3\,
      I2 => s_add(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg2(0),
      O => mux_xin(0)
    );
\reg_xin[10]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(10),
      I1 => \reg_xin_reg[19]_i_2__5_n_3\,
      I2 => s_add(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg2(10),
      O => mux_xin(10)
    );
\reg_xin[11]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(11),
      I1 => \reg_xin_reg[19]_i_2__5_n_3\,
      I2 => s_add(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg2(11),
      O => mux_xin(11)
    );
\reg_xin[12]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(12),
      I1 => \reg_xin_reg[19]_i_2__5_n_3\,
      I2 => s_add(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg2(12),
      O => mux_xin(12)
    );
\reg_xin[13]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(13),
      I1 => \reg_xin_reg[19]_i_2__5_n_3\,
      I2 => s_add(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg2(13),
      O => mux_xin(13)
    );
\reg_xin[14]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(14),
      I1 => \reg_xin_reg[19]_i_2__5_n_3\,
      I2 => s_add(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg2(14),
      O => mux_xin(14)
    );
\reg_xin[15]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(15),
      I1 => \reg_xin_reg[19]_i_2__5_n_3\,
      I2 => s_add(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg2(15),
      O => mux_xin(15)
    );
\reg_xin[16]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(16),
      I1 => \reg_xin_reg[19]_i_2__5_n_3\,
      I2 => s_add(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg2(16),
      O => mux_xin(16)
    );
\reg_xin[17]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(17),
      I1 => \reg_xin_reg[19]_i_2__5_n_3\,
      I2 => s_add(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg2(17),
      O => mux_xin(17)
    );
\reg_xin[18]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(18),
      I1 => \reg_xin_reg[19]_i_2__5_n_3\,
      I2 => s_add(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg2(18),
      O => mux_xin(18)
    );
\reg_xin[19]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5754"
    )
        port map (
      I0 => \reg_xin_reg[19]_i_2__5_n_3\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => stage5_reg2(19),
      O => mux_xin(19)
    );
\reg_xin[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(1),
      I1 => \reg_xin_reg[19]_i_2__5_n_3\,
      I2 => s_add(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg2(1),
      O => mux_xin(1)
    );
\reg_xin[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(2),
      I1 => \reg_xin_reg[19]_i_2__5_n_3\,
      I2 => s_add(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg2(2),
      O => mux_xin(2)
    );
\reg_xin[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(3),
      I1 => \reg_xin_reg[19]_i_2__5_n_3\,
      I2 => s_add(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg2(3),
      O => mux_xin(3)
    );
\reg_xin[4]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(4),
      I1 => \reg_xin_reg[19]_i_2__5_n_3\,
      I2 => s_add(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg2(4),
      O => mux_xin(4)
    );
\reg_xin[5]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(5),
      I1 => \reg_xin_reg[19]_i_2__5_n_3\,
      I2 => s_add(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg2(5),
      O => mux_xin(5)
    );
\reg_xin[6]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(6),
      I1 => \reg_xin_reg[19]_i_2__5_n_3\,
      I2 => s_add(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg2(6),
      O => mux_xin(6)
    );
\reg_xin[7]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(7),
      I1 => \reg_xin_reg[19]_i_2__5_n_3\,
      I2 => s_add(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg2(7),
      O => mux_xin(7)
    );
\reg_xin[8]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(8),
      I1 => \reg_xin_reg[19]_i_2__5_n_3\,
      I2 => s_add(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg2(8),
      O => mux_xin(8)
    );
\reg_xin[9]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(9),
      I1 => \reg_xin_reg[19]_i_2__5_n_3\,
      I2 => s_add(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg2(9),
      O => mux_xin(9)
    );
\reg_xin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(0),
      Q => reg_xin(0),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(10),
      Q => reg_xin(10),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(11),
      Q => reg_xin(11),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(12),
      Q => reg_xin(12),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(13),
      Q => reg_xin(13),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(14),
      Q => reg_xin(14),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(15),
      Q => reg_xin(15),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(16),
      Q => reg_xin(16),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(17),
      Q => reg_xin(17),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(18),
      Q => reg_xin(18),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(19),
      Q => \^i139\(0),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[19]_i_2__5\: unisim.vcomponents.CARRY4
     port map (
      CI => FXP_X_ADDER_n_20,
      CO(3 downto 1) => \NLW_reg_xin_reg[19]_i_2__5_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \reg_xin_reg[19]_i_2__5_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_reg_xin_reg[19]_i_2__5_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\reg_xin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(1),
      Q => reg_xin(1),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(2),
      Q => reg_xin(2),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(3),
      Q => reg_xin(3),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(4),
      Q => reg_xin(4),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(5),
      Q => reg_xin(5),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(6),
      Q => reg_xin(6),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(7),
      Q => reg_xin(7),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(8),
      Q => reg_xin(8),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(9),
      Q => reg_xin(9),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin[0]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(0),
      I1 => \reg_yin_reg[19]_i_2__7_n_3\,
      I2 => s_add_0(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg3(0),
      O => mux_yin(0)
    );
\reg_yin[10]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(10),
      I1 => \reg_yin_reg[19]_i_2__7_n_3\,
      I2 => s_add_0(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg3(10),
      O => mux_yin(10)
    );
\reg_yin[11]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(11),
      I1 => \reg_yin_reg[19]_i_2__7_n_3\,
      I2 => s_add_0(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg3(11),
      O => mux_yin(11)
    );
\reg_yin[12]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(12),
      I1 => \reg_yin_reg[19]_i_2__7_n_3\,
      I2 => s_add_0(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg3(12),
      O => mux_yin(12)
    );
\reg_yin[13]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(13),
      I1 => \reg_yin_reg[19]_i_2__7_n_3\,
      I2 => s_add_0(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg3(13),
      O => mux_yin(13)
    );
\reg_yin[14]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(14),
      I1 => \reg_yin_reg[19]_i_2__7_n_3\,
      I2 => s_add_0(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg3(14),
      O => mux_yin(14)
    );
\reg_yin[15]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(15),
      I1 => \reg_yin_reg[19]_i_2__7_n_3\,
      I2 => s_add_0(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg3(15),
      O => mux_yin(15)
    );
\reg_yin[16]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(16),
      I1 => \reg_yin_reg[19]_i_2__7_n_3\,
      I2 => s_add_0(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg3(16),
      O => mux_yin(16)
    );
\reg_yin[17]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(17),
      I1 => \reg_yin_reg[19]_i_2__7_n_3\,
      I2 => s_add_0(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg3(17),
      O => mux_yin(17)
    );
\reg_yin[18]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(18),
      I1 => \reg_yin_reg[19]_i_2__7_n_3\,
      I2 => s_add_0(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg3(18),
      O => mux_yin(18)
    );
\reg_yin[19]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5754"
    )
        port map (
      I0 => \reg_yin_reg[19]_i_2__7_n_3\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => stage5_reg3(19),
      O => mux_yin(19)
    );
\reg_yin[1]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(1),
      I1 => \reg_yin_reg[19]_i_2__7_n_3\,
      I2 => s_add_0(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg3(1),
      O => mux_yin(1)
    );
\reg_yin[2]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(2),
      I1 => \reg_yin_reg[19]_i_2__7_n_3\,
      I2 => s_add_0(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg3(2),
      O => mux_yin(2)
    );
\reg_yin[3]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(3),
      I1 => \reg_yin_reg[19]_i_2__7_n_3\,
      I2 => s_add_0(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg3(3),
      O => mux_yin(3)
    );
\reg_yin[4]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(4),
      I1 => \reg_yin_reg[19]_i_2__7_n_3\,
      I2 => s_add_0(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg3(4),
      O => mux_yin(4)
    );
\reg_yin[5]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(5),
      I1 => \reg_yin_reg[19]_i_2__7_n_3\,
      I2 => s_add_0(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg3(5),
      O => mux_yin(5)
    );
\reg_yin[6]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(6),
      I1 => \reg_yin_reg[19]_i_2__7_n_3\,
      I2 => s_add_0(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg3(6),
      O => mux_yin(6)
    );
\reg_yin[7]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(7),
      I1 => \reg_yin_reg[19]_i_2__7_n_3\,
      I2 => s_add_0(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg3(7),
      O => mux_yin(7)
    );
\reg_yin[8]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(8),
      I1 => \reg_yin_reg[19]_i_2__7_n_3\,
      I2 => s_add_0(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg3(8),
      O => mux_yin(8)
    );
\reg_yin[9]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(9),
      I1 => \reg_yin_reg[19]_i_2__7_n_3\,
      I2 => s_add_0(19),
      I3 => \^fsm_onehot_state_reg[3]_0\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg3(9),
      O => mux_yin(9)
    );
\reg_yin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(0),
      Q => reg_yin(0),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(10),
      Q => reg_yin(10),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(11),
      Q => reg_yin(11),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(12),
      Q => reg_yin(12),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(13),
      Q => reg_yin(13),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(14),
      Q => reg_yin(14),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(15),
      Q => reg_yin(15),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(16),
      Q => reg_yin(16),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(17),
      Q => reg_yin(17),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(18),
      Q => reg_yin(18),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(19),
      Q => \^i140\(0),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[19]_i_2__7\: unisim.vcomponents.CARRY4
     port map (
      CI => FXP_Y_ADDER_n_20,
      CO(3 downto 1) => \NLW_reg_yin_reg[19]_i_2__7_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \reg_yin_reg[19]_i_2__7_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_reg_yin_reg[19]_i_2__7_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\reg_yin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(1),
      Q => reg_yin(1),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(2),
      Q => reg_yin(2),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(3),
      Q => reg_yin(3),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(4),
      Q => reg_yin(4),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(5),
      Q => reg_yin(5),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(6),
      Q => reg_yin(6),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(7),
      Q => reg_yin(7),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(8),
      Q => reg_yin(8),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(9),
      Q => reg_yin(9),
      R => \reg_zin_reg[0]_0\
    );
\reg_zin[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__3_n_3\,
      I4 => s_add_1(0),
      O => mux_zin(0)
    );
\reg_zin[10]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__3_n_3\,
      I4 => s_add_1(10),
      O => mux_zin(10)
    );
\reg_zin[11]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__3_n_3\,
      I4 => s_add_1(11),
      O => mux_zin(11)
    );
\reg_zin[12]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__3_n_3\,
      I4 => s_add_1(12),
      O => mux_zin(12)
    );
\reg_zin[13]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__3_n_3\,
      I4 => s_add_1(13),
      O => mux_zin(13)
    );
\reg_zin[14]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__3_n_3\,
      I4 => s_add_1(14),
      O => mux_zin(14)
    );
\reg_zin[15]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__3_n_3\,
      I4 => s_add_1(15),
      O => mux_zin(15)
    );
\reg_zin[16]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__3_n_3\,
      I4 => s_add_1(16),
      O => mux_zin(16)
    );
\reg_zin[17]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__3_n_3\,
      I4 => s_add_1(17),
      O => mux_zin(17)
    );
\reg_zin[18]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__3_n_3\,
      I4 => s_add_1(18),
      O => mux_zin(18)
    );
\reg_zin[19]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => \reg_zin_reg[19]_i_2__3_n_3\,
      O => mux_zin(19)
    );
\reg_zin[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__3_n_3\,
      I4 => s_add_1(1),
      O => mux_zin(1)
    );
\reg_zin[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__3_n_3\,
      I4 => s_add_1(2),
      O => mux_zin(2)
    );
\reg_zin[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__3_n_3\,
      I4 => s_add_1(3),
      O => mux_zin(3)
    );
\reg_zin[4]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__3_n_3\,
      I4 => s_add_1(4),
      O => mux_zin(4)
    );
\reg_zin[5]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__3_n_3\,
      I4 => s_add_1(5),
      O => mux_zin(5)
    );
\reg_zin[6]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__3_n_3\,
      I4 => s_add_1(6),
      O => mux_zin(6)
    );
\reg_zin[7]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__3_n_3\,
      I4 => s_add_1(7),
      O => mux_zin(7)
    );
\reg_zin[8]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__3_n_3\,
      I4 => s_add_1(8),
      O => mux_zin(8)
    );
\reg_zin[9]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^fsm_onehot_state_reg[3]_0\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__3_n_3\,
      I4 => s_add_1(9),
      O => mux_zin(9)
    );
\reg_zin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(0),
      Q => \reg_zin_reg_n_0_[0]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(10),
      Q => \reg_zin_reg_n_0_[10]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(11),
      Q => \reg_zin_reg_n_0_[11]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(12),
      Q => \reg_zin_reg_n_0_[12]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(13),
      Q => \reg_zin_reg_n_0_[13]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(14),
      Q => \reg_zin_reg_n_0_[14]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(15),
      Q => \reg_zin_reg_n_0_[15]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(16),
      Q => \reg_zin_reg_n_0_[16]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(17),
      Q => \reg_zin_reg_n_0_[17]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(18),
      Q => \reg_zin_reg_n_0_[18]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(19),
      Q => p_0_in_4,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[19]_i_2__3\: unisim.vcomponents.CARRY4
     port map (
      CI => FXP_Z_ADDER_n_20,
      CO(3 downto 1) => \NLW_reg_zin_reg[19]_i_2__3_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \reg_zin_reg[19]_i_2__3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_reg_zin_reg[19]_i_2__3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\reg_zin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(1),
      Q => \reg_zin_reg_n_0_[1]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(2),
      Q => \reg_zin_reg_n_0_[2]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(3),
      Q => \reg_zin_reg_n_0_[3]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(4),
      Q => \reg_zin_reg_n_0_[4]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(5),
      Q => \reg_zin_reg_n_0_[5]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(6),
      Q => \reg_zin_reg_n_0_[6]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(7),
      Q => \reg_zin_reg_n_0_[7]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(8),
      Q => \reg_zin_reg_n_0_[8]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(9),
      Q => \reg_zin_reg_n_0_[9]\,
      R => \reg_zin_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_cordic_c_25 is
  port (
    reg_lutout : out STD_LOGIC_VECTOR ( 7 downto 0 );
    stage6_add_out : out STD_LOGIC_VECTOR ( 19 downto 0 );
    stage6_c9_zout : out STD_LOGIC_VECTOR ( 19 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \iteration_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    I134 : out STD_LOGIC_VECTOR ( 0 to 0 );
    I135 : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in_3 : out STD_LOGIC;
    \reg_zin_reg[0]_0\ : in STD_LOGIC;
    douta : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    stage6_c6_zout : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \Q2_OUT_reg[3]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q2_OUT_reg[7]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q2_OUT_reg[11]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q2_OUT_reg[15]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q2_OUT_reg[18]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \FSM_onehot_state_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iteration_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[19]_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    stage5_reg0 : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \FSM_onehot_state_reg[1]_0\ : in STD_LOGIC;
    \reg_yin_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Z_OUT_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    reg_lutout_0 : in STD_LOGIC_VECTOR ( 8 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_cordic_c_25 : entity is "fxp_cordic_c";
end design_1_axi_ikinematics_0_0_fxp_cordic_c_25;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_cordic_c_25 is
  signal \FSM_onehot_state[1]_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__6_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[4]\ : STD_LOGIC;
  signal FXP_X_ADDER_n_20 : STD_LOGIC;
  signal FXP_Y_ADDER_n_20 : STD_LOGIC;
  signal FXP_Z_ADDER_n_20 : STD_LOGIC;
  signal \^i134\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^i135\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \Q2_OUT_reg[11]_i_2_n_0\ : STD_LOGIC;
  signal \Q2_OUT_reg[11]_i_2_n_1\ : STD_LOGIC;
  signal \Q2_OUT_reg[11]_i_2_n_2\ : STD_LOGIC;
  signal \Q2_OUT_reg[11]_i_2_n_3\ : STD_LOGIC;
  signal \Q2_OUT_reg[15]_i_2_n_0\ : STD_LOGIC;
  signal \Q2_OUT_reg[15]_i_2_n_1\ : STD_LOGIC;
  signal \Q2_OUT_reg[15]_i_2_n_2\ : STD_LOGIC;
  signal \Q2_OUT_reg[15]_i_2_n_3\ : STD_LOGIC;
  signal \Q2_OUT_reg[18]_i_2_n_0\ : STD_LOGIC;
  signal \Q2_OUT_reg[18]_i_2_n_1\ : STD_LOGIC;
  signal \Q2_OUT_reg[18]_i_2_n_2\ : STD_LOGIC;
  signal \Q2_OUT_reg[18]_i_2_n_3\ : STD_LOGIC;
  signal \Q2_OUT_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \Q2_OUT_reg[3]_i_2_n_0\ : STD_LOGIC;
  signal \Q2_OUT_reg[3]_i_2_n_1\ : STD_LOGIC;
  signal \Q2_OUT_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \Q2_OUT_reg[3]_i_2_n_3\ : STD_LOGIC;
  signal \Q2_OUT_reg[7]_i_2_n_0\ : STD_LOGIC;
  signal \Q2_OUT_reg[7]_i_2_n_1\ : STD_LOGIC;
  signal \Q2_OUT_reg[7]_i_2_n_2\ : STD_LOGIC;
  signal \Q2_OUT_reg[7]_i_2_n_3\ : STD_LOGIC;
  signal \S6_SUB1/s_add\ : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \Z_OUT[19]_i_1__2_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_10__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_10__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_11__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_11__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_12__4_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_12__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_4__8_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_5__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_6__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_7__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_8__6_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_9__5_n_0\ : STD_LOGIC;
  signal \i__carry__0_i_9__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_10__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_10__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_11__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_11__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_12__3_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_12__4_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_4__8_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_5__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_6__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_7__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_8__6_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_9__5_n_0\ : STD_LOGIC;
  signal \i__carry__1_i_9__6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_4__8_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5__5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_5__6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6__5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_6__6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_7__5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_7__6_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_8__5_n_0\ : STD_LOGIC;
  signal \i__carry__2_i_8__6_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__10_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_2__9_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__6_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_4__8_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_5__5_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_5__6_n_0\ : STD_LOGIC;
  signal \i__carry__3_i_6__4_n_0\ : STD_LOGIC;
  signal \i__carry_i_10__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_10__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_11__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_11__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_12__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_12__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_13__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_13__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_14__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_14__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_15__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_15__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_16__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_16__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_17__3_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_1__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_2__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_3__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__7_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__8_n_0\ : STD_LOGIC;
  signal \i__carry_i_4__9_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_5__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_6__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_7__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_8__6_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__5_n_0\ : STD_LOGIC;
  signal \i__carry_i_9__6_n_0\ : STD_LOGIC;
  signal \^iteration_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mux_xin : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal mux_yin : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal mux_zin : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal nextiter : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^reg_lutout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal reg_xin : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \reg_xin_reg[19]_i_2__4_n_3\ : STD_LOGIC;
  signal reg_yin : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal \reg_yin_reg[19]_i_2__6_n_3\ : STD_LOGIC;
  signal \reg_zin_reg[19]_i_2__2_n_3\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[16]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[17]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[18]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[9]\ : STD_LOGIC;
  signal s_add : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal s_add_0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal s_add_1 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^stage6_c9_zout\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal zadderout : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \NLW_Q2_OUT_reg[19]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_Q2_OUT_reg[19]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_Q2_OUT_reg[3]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_reg_xin_reg[19]_i_2__4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_reg_xin_reg[19]_i_2__4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_reg_yin_reg[19]_i_2__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_reg_yin_reg[19]_i_2__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_reg_zin_reg[19]_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_reg_zin_reg[19]_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1__6\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1__6\ : label is "soft_lutpair274";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute SOFT_HLUTNM of \Q2_OUT[0]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \Q2_OUT[10]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \Q2_OUT[11]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \Q2_OUT[12]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \Q2_OUT[13]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \Q2_OUT[14]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \Q2_OUT[15]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \Q2_OUT[16]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \Q2_OUT[17]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \Q2_OUT[18]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \Q2_OUT[19]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \Q2_OUT[1]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \Q2_OUT[2]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \Q2_OUT[3]_i_1\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \Q2_OUT[4]_i_1\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \Q2_OUT[5]_i_1\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \Q2_OUT[6]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of \Q2_OUT[7]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \Q2_OUT[8]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \Q2_OUT[9]_i_1\ : label is "soft_lutpair295";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \Q2_OUT_reg[11]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Q2_OUT_reg[15]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Q2_OUT_reg[18]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Q2_OUT_reg[3]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \Q2_OUT_reg[7]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \Z_OUT[0]_i_1__2\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \Z_OUT[10]_i_1__1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \Z_OUT[11]_i_1__1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \Z_OUT[12]_i_1__1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \Z_OUT[13]_i_1__1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \Z_OUT[14]_i_1__1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \Z_OUT[15]_i_1__1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \Z_OUT[16]_i_1__1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \Z_OUT[17]_i_1__1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \Z_OUT[18]_i_1__1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \Z_OUT[19]_i_2__1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \Z_OUT[1]_i_1__1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \Z_OUT[2]_i_1__1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \Z_OUT[3]_i_1__1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \Z_OUT[4]_i_1__1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \Z_OUT[5]_i_1__1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \Z_OUT[6]_i_1__1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \Z_OUT[7]_i_1__1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \Z_OUT[8]_i_1__1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \Z_OUT[9]_i_1__1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \i__carry__0_i_5__5\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \i__carry__0_i_5__6\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \i__carry__0_i_6__5\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \i__carry__0_i_6__6\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \i__carry__0_i_7__5\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \i__carry__0_i_7__6\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \i__carry__0_i_8__5\ : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of \i__carry__0_i_8__6\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \i__carry__1_i_5__5\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \i__carry__1_i_6__5\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \i__carry__1_i_6__6\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \i__carry__1_i_7__5\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \i__carry__1_i_7__6\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \i__carry__1_i_8__5\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \i__carry__1_i_8__6\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \i__carry_i_10__5\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \i__carry_i_5__5\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \i__carry_i_6__5\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \i__carry_i_6__6\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \i__carry_i_7__5\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \i__carry_i_7__6\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \i__carry_i_8__5\ : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \i__carry_i_8__6\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \i__carry_i_9__5\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \i__carry_i_9__6\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \iteration[1]_i_1__6\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \iteration[2]_i_1__6\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \iteration[3]_i_1__6\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \reg_zin[18]_i_1__3\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \reg_zin[19]_i_1__3\ : label is "soft_lutpair271";
begin
  I134(0) <= \^i134\(0);
  I135(0) <= \^i135\(0);
  Q(0) <= \^q\(0);
  \iteration_reg[3]_0\(3 downto 0) <= \^iteration_reg[3]_0\(3 downto 0);
  reg_lutout(7 downto 0) <= \^reg_lutout\(7 downto 0);
  stage6_c9_zout(19 downto 0) <= \^stage6_c9_zout\(19 downto 0);
\FSM_onehot_state[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_state_reg[1]_0\,
      O => \FSM_onehot_state[1]_i_1__6_n_0\
    );
\FSM_onehot_state[2]_i_1__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_state_reg[1]_0\,
      O => \FSM_onehot_state[2]_i_1__6_n_0\
    );
\FSM_onehot_state[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \^iteration_reg[3]_0\(2),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => \^q\(0),
      O => \FSM_onehot_state[3]_i_1__6_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => \reg_zin_reg[0]_0\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1__6_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      R => \reg_zin_reg[0]_0\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1__6_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => \reg_zin_reg[0]_0\
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1__6_n_0\,
      Q => \^q\(0),
      R => \reg_zin_reg[0]_0\
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state_reg[4]_0\(0),
      Q => \FSM_onehot_state_reg_n_0_[4]\,
      R => \reg_zin_reg[0]_0\
    );
FXP_X_ADDER: entity work.design_1_axi_ikinematics_0_0_fxp_adder
     port map (
      CO(0) => FXP_X_ADDER_n_20,
      I134(19) => \^i134\(0),
      I134(18 downto 0) => reg_xin(18 downto 0),
      S(3) => \i__carry_i_1__8_n_0\,
      S(2) => \i__carry_i_2__7_n_0\,
      S(1) => \i__carry_i_3__8_n_0\,
      S(0) => \i__carry_i_4__8_n_0\,
      \reg_xin_reg[11]\(3) => \i__carry__1_i_1__7_n_0\,
      \reg_xin_reg[11]\(2) => \i__carry__1_i_2__7_n_0\,
      \reg_xin_reg[11]\(1) => \i__carry__1_i_3__7_n_0\,
      \reg_xin_reg[11]\(0) => \i__carry__1_i_4__7_n_0\,
      \reg_xin_reg[15]\(3) => \i__carry__2_i_1__8_n_0\,
      \reg_xin_reg[15]\(2) => \i__carry__2_i_2__8_n_0\,
      \reg_xin_reg[15]\(1) => \i__carry__2_i_3__7_n_0\,
      \reg_xin_reg[15]\(0) => \i__carry__2_i_4__7_n_0\,
      \reg_xin_reg[18]\(2) => \i__carry__3_i_1__10_n_0\,
      \reg_xin_reg[18]\(1) => \i__carry__3_i_2__8_n_0\,
      \reg_xin_reg[18]\(0) => \i__carry__3_i_3__8_n_0\,
      \reg_xin_reg[3]\ => \^i135\(0),
      \reg_xin_reg[7]\(3) => \i__carry__0_i_1__7_n_0\,
      \reg_xin_reg[7]\(2) => \i__carry__0_i_2__7_n_0\,
      \reg_xin_reg[7]\(1) => \i__carry__0_i_3__7_n_0\,
      \reg_xin_reg[7]\(0) => \i__carry__0_i_4__7_n_0\,
      s_add(19 downto 0) => s_add(19 downto 0)
    );
FXP_Y_ADDER: entity work.design_1_axi_ikinematics_0_0_fxp_adder_26
     port map (
      CO(0) => FXP_Y_ADDER_n_20,
      DI(0) => \i__carry__3_i_1__8_n_0\,
      I135(18 downto 0) => reg_yin(18 downto 0),
      S(3) => \i__carry_i_2__6_n_0\,
      S(2) => \i__carry_i_3__7_n_0\,
      S(1) => \i__carry_i_4__7_n_0\,
      S(0) => \i__carry_i_5__6_n_0\,
      \reg_yin_reg[11]\(3) => \i__carry__1_i_1__6_n_0\,
      \reg_yin_reg[11]\(2) => \i__carry__1_i_2__6_n_0\,
      \reg_yin_reg[11]\(1) => \i__carry__1_i_3__6_n_0\,
      \reg_yin_reg[11]\(0) => \i__carry__1_i_4__6_n_0\,
      \reg_yin_reg[15]\(3) => \i__carry__2_i_1__7_n_0\,
      \reg_yin_reg[15]\(2) => \i__carry__2_i_2__7_n_0\,
      \reg_yin_reg[15]\(1) => \i__carry__2_i_3__6_n_0\,
      \reg_yin_reg[15]\(0) => \i__carry__2_i_4__6_n_0\,
      \reg_yin_reg[18]\(3) => \reg_yin_reg[18]_0\(0),
      \reg_yin_reg[18]\(2) => \i__carry__3_i_2__7_n_0\,
      \reg_yin_reg[18]\(1) => \i__carry__3_i_3__7_n_0\,
      \reg_yin_reg[18]\(0) => \i__carry__3_i_4__7_n_0\,
      \reg_yin_reg[3]\ => \i__carry_i_1__7_n_0\,
      \reg_yin_reg[7]\(3) => \i__carry__0_i_1__6_n_0\,
      \reg_yin_reg[7]\(2) => \i__carry__0_i_2__6_n_0\,
      \reg_yin_reg[7]\(1) => \i__carry__0_i_3__6_n_0\,
      \reg_yin_reg[7]\(0) => \i__carry__0_i_4__6_n_0\,
      s_add(19 downto 0) => s_add_0(19 downto 0)
    );
FXP_Z_ADDER: entity work.design_1_axi_ikinematics_0_0_fxp_adder_27
     port map (
      CO(0) => FXP_Z_ADDER_n_20,
      DI(0) => \i__carry__3_i_1__9_n_0\,
      I137(18) => \reg_zin_reg_n_0_[18]\,
      I137(17) => \reg_zin_reg_n_0_[17]\,
      I137(16) => \reg_zin_reg_n_0_[16]\,
      I137(15) => \reg_zin_reg_n_0_[15]\,
      I137(14) => \reg_zin_reg_n_0_[14]\,
      I137(13) => \reg_zin_reg_n_0_[13]\,
      I137(12) => \reg_zin_reg_n_0_[12]\,
      I137(11) => \reg_zin_reg_n_0_[11]\,
      I137(10) => \reg_zin_reg_n_0_[10]\,
      I137(9) => \reg_zin_reg_n_0_[9]\,
      I137(8) => \reg_zin_reg_n_0_[8]\,
      I137(7) => \reg_zin_reg_n_0_[7]\,
      I137(6) => \reg_zin_reg_n_0_[6]\,
      I137(5) => \reg_zin_reg_n_0_[5]\,
      I137(4) => \reg_zin_reg_n_0_[4]\,
      I137(3) => \reg_zin_reg_n_0_[3]\,
      I137(2) => \reg_zin_reg_n_0_[2]\,
      I137(1) => \reg_zin_reg_n_0_[1]\,
      I137(0) => \reg_zin_reg_n_0_[0]\,
      S(3) => \i__carry_i_1__9_n_0\,
      S(2) => \i__carry_i_2__8_n_0\,
      S(1) => \i__carry_i_3__9_n_0\,
      S(0) => \i__carry_i_4__9_n_0\,
      \Z_OUT_reg[11]\(3) => \i__carry__1_i_1__8_n_0\,
      \Z_OUT_reg[11]\(2) => \i__carry__1_i_2__8_n_0\,
      \Z_OUT_reg[11]\(1) => \i__carry__1_i_3__8_n_0\,
      \Z_OUT_reg[11]\(0) => \i__carry__1_i_4__8_n_0\,
      \Z_OUT_reg[15]\(3) => \i__carry__2_i_1__9_n_0\,
      \Z_OUT_reg[15]\(2) => \i__carry__2_i_2__9_n_0\,
      \Z_OUT_reg[15]\(1) => \i__carry__2_i_3__8_n_0\,
      \Z_OUT_reg[15]\(0) => \i__carry__2_i_4__8_n_0\,
      \Z_OUT_reg[18]\(3) => \Z_OUT_reg[18]_0\(0),
      \Z_OUT_reg[18]\(2) => \i__carry__3_i_2__9_n_0\,
      \Z_OUT_reg[18]\(1) => \i__carry__3_i_3__9_n_0\,
      \Z_OUT_reg[18]\(0) => \i__carry__3_i_4__8_n_0\,
      \Z_OUT_reg[3]\ => \^i135\(0),
      \Z_OUT_reg[7]\(3) => \i__carry__0_i_1__8_n_0\,
      \Z_OUT_reg[7]\(2) => \i__carry__0_i_2__8_n_0\,
      \Z_OUT_reg[7]\(1) => \i__carry__0_i_3__8_n_0\,
      \Z_OUT_reg[7]\(0) => \i__carry__0_i_4__8_n_0\,
      s_add(19 downto 0) => s_add_1(19 downto 0)
    );
\Q2_OUT[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BE28"
    )
        port map (
      I0 => \Q2_OUT_reg[19]_i_2_n_3\,
      I1 => stage6_c6_zout(0),
      I2 => \^stage6_c9_zout\(0),
      I3 => \S6_SUB1/s_add\(19),
      O => stage6_add_out(0)
    );
\Q2_OUT[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S6_SUB1/s_add\(10),
      I1 => \Q2_OUT_reg[19]_i_2_n_3\,
      I2 => \S6_SUB1/s_add\(19),
      O => stage6_add_out(10)
    );
\Q2_OUT[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S6_SUB1/s_add\(11),
      I1 => \Q2_OUT_reg[19]_i_2_n_3\,
      I2 => \S6_SUB1/s_add\(19),
      O => stage6_add_out(11)
    );
\Q2_OUT[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S6_SUB1/s_add\(12),
      I1 => \Q2_OUT_reg[19]_i_2_n_3\,
      I2 => \S6_SUB1/s_add\(19),
      O => stage6_add_out(12)
    );
\Q2_OUT[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S6_SUB1/s_add\(13),
      I1 => \Q2_OUT_reg[19]_i_2_n_3\,
      I2 => \S6_SUB1/s_add\(19),
      O => stage6_add_out(13)
    );
\Q2_OUT[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S6_SUB1/s_add\(14),
      I1 => \Q2_OUT_reg[19]_i_2_n_3\,
      I2 => \S6_SUB1/s_add\(19),
      O => stage6_add_out(14)
    );
\Q2_OUT[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S6_SUB1/s_add\(15),
      I1 => \Q2_OUT_reg[19]_i_2_n_3\,
      I2 => \S6_SUB1/s_add\(19),
      O => stage6_add_out(15)
    );
\Q2_OUT[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S6_SUB1/s_add\(16),
      I1 => \Q2_OUT_reg[19]_i_2_n_3\,
      I2 => \S6_SUB1/s_add\(19),
      O => stage6_add_out(16)
    );
\Q2_OUT[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S6_SUB1/s_add\(17),
      I1 => \Q2_OUT_reg[19]_i_2_n_3\,
      I2 => \S6_SUB1/s_add\(19),
      O => stage6_add_out(17)
    );
\Q2_OUT[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S6_SUB1/s_add\(18),
      I1 => \Q2_OUT_reg[19]_i_2_n_3\,
      I2 => \S6_SUB1/s_add\(19),
      O => stage6_add_out(18)
    );
\Q2_OUT[19]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \Q2_OUT_reg[19]_i_2_n_3\,
      O => stage6_add_out(19)
    );
\Q2_OUT[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S6_SUB1/s_add\(1),
      I1 => \Q2_OUT_reg[19]_i_2_n_3\,
      I2 => \S6_SUB1/s_add\(19),
      O => stage6_add_out(1)
    );
\Q2_OUT[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S6_SUB1/s_add\(2),
      I1 => \Q2_OUT_reg[19]_i_2_n_3\,
      I2 => \S6_SUB1/s_add\(19),
      O => stage6_add_out(2)
    );
\Q2_OUT[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S6_SUB1/s_add\(3),
      I1 => \Q2_OUT_reg[19]_i_2_n_3\,
      I2 => \S6_SUB1/s_add\(19),
      O => stage6_add_out(3)
    );
\Q2_OUT[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S6_SUB1/s_add\(4),
      I1 => \Q2_OUT_reg[19]_i_2_n_3\,
      I2 => \S6_SUB1/s_add\(19),
      O => stage6_add_out(4)
    );
\Q2_OUT[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S6_SUB1/s_add\(5),
      I1 => \Q2_OUT_reg[19]_i_2_n_3\,
      I2 => \S6_SUB1/s_add\(19),
      O => stage6_add_out(5)
    );
\Q2_OUT[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S6_SUB1/s_add\(6),
      I1 => \Q2_OUT_reg[19]_i_2_n_3\,
      I2 => \S6_SUB1/s_add\(19),
      O => stage6_add_out(6)
    );
\Q2_OUT[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S6_SUB1/s_add\(7),
      I1 => \Q2_OUT_reg[19]_i_2_n_3\,
      I2 => \S6_SUB1/s_add\(19),
      O => stage6_add_out(7)
    );
\Q2_OUT[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S6_SUB1/s_add\(8),
      I1 => \Q2_OUT_reg[19]_i_2_n_3\,
      I2 => \S6_SUB1/s_add\(19),
      O => stage6_add_out(8)
    );
\Q2_OUT[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S6_SUB1/s_add\(9),
      I1 => \Q2_OUT_reg[19]_i_2_n_3\,
      I2 => \S6_SUB1/s_add\(19),
      O => stage6_add_out(9)
    );
\Q2_OUT_reg[11]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Q2_OUT_reg[7]_i_2_n_0\,
      CO(3) => \Q2_OUT_reg[11]_i_2_n_0\,
      CO(2) => \Q2_OUT_reg[11]_i_2_n_1\,
      CO(1) => \Q2_OUT_reg[11]_i_2_n_2\,
      CO(0) => \Q2_OUT_reg[11]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^stage6_c9_zout\(11 downto 8),
      O(3 downto 0) => \S6_SUB1/s_add\(11 downto 8),
      S(3 downto 0) => \Q2_OUT_reg[11]\(3 downto 0)
    );
\Q2_OUT_reg[15]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Q2_OUT_reg[11]_i_2_n_0\,
      CO(3) => \Q2_OUT_reg[15]_i_2_n_0\,
      CO(2) => \Q2_OUT_reg[15]_i_2_n_1\,
      CO(1) => \Q2_OUT_reg[15]_i_2_n_2\,
      CO(0) => \Q2_OUT_reg[15]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^stage6_c9_zout\(15 downto 12),
      O(3 downto 0) => \S6_SUB1/s_add\(15 downto 12),
      S(3 downto 0) => \Q2_OUT_reg[15]\(3 downto 0)
    );
\Q2_OUT_reg[18]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Q2_OUT_reg[15]_i_2_n_0\,
      CO(3) => \Q2_OUT_reg[18]_i_2_n_0\,
      CO(2) => \Q2_OUT_reg[18]_i_2_n_1\,
      CO(1) => \Q2_OUT_reg[18]_i_2_n_2\,
      CO(0) => \Q2_OUT_reg[18]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => stage6_c6_zout(1),
      DI(2 downto 0) => \^stage6_c9_zout\(18 downto 16),
      O(3 downto 0) => \S6_SUB1/s_add\(19 downto 16),
      S(3 downto 0) => \Q2_OUT_reg[18]\(3 downto 0)
    );
\Q2_OUT_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Q2_OUT_reg[18]_i_2_n_0\,
      CO(3 downto 1) => \NLW_Q2_OUT_reg[19]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \Q2_OUT_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_Q2_OUT_reg[19]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\Q2_OUT_reg[3]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \Q2_OUT_reg[3]_i_2_n_0\,
      CO(2) => \Q2_OUT_reg[3]_i_2_n_1\,
      CO(1) => \Q2_OUT_reg[3]_i_2_n_2\,
      CO(0) => \Q2_OUT_reg[3]_i_2_n_3\,
      CYINIT => '1',
      DI(3 downto 0) => \^stage6_c9_zout\(3 downto 0),
      O(3 downto 1) => \S6_SUB1/s_add\(3 downto 1),
      O(0) => \NLW_Q2_OUT_reg[3]_i_2_O_UNCONNECTED\(0),
      S(3 downto 0) => \Q2_OUT_reg[3]\(3 downto 0)
    );
\Q2_OUT_reg[7]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \Q2_OUT_reg[3]_i_2_n_0\,
      CO(3) => \Q2_OUT_reg[7]_i_2_n_0\,
      CO(2) => \Q2_OUT_reg[7]_i_2_n_1\,
      CO(1) => \Q2_OUT_reg[7]_i_2_n_2\,
      CO(0) => \Q2_OUT_reg[7]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => \^stage6_c9_zout\(7 downto 4),
      O(3 downto 0) => \S6_SUB1/s_add\(7 downto 4),
      S(3 downto 0) => \Q2_OUT_reg[7]\(3 downto 0)
    );
\Z_OUT[0]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(0),
      I1 => \reg_zin_reg[19]_i_2__2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(0)
    );
\Z_OUT[10]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(10),
      I1 => \reg_zin_reg[19]_i_2__2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(10)
    );
\Z_OUT[11]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(11),
      I1 => \reg_zin_reg[19]_i_2__2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(11)
    );
\Z_OUT[12]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(12),
      I1 => \reg_zin_reg[19]_i_2__2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(12)
    );
\Z_OUT[13]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(13),
      I1 => \reg_zin_reg[19]_i_2__2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(13)
    );
\Z_OUT[14]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(14),
      I1 => \reg_zin_reg[19]_i_2__2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(14)
    );
\Z_OUT[15]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(15),
      I1 => \reg_zin_reg[19]_i_2__2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(15)
    );
\Z_OUT[16]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(16),
      I1 => \reg_zin_reg[19]_i_2__2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(16)
    );
\Z_OUT[17]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(17),
      I1 => \reg_zin_reg[19]_i_2__2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(17)
    );
\Z_OUT[18]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(18),
      I1 => \reg_zin_reg[19]_i_2__2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(18)
    );
\Z_OUT[19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(0),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^iteration_reg[3]_0\(3),
      O => \Z_OUT[19]_i_1__2_n_0\
    );
\Z_OUT[19]_i_2__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_zin_reg[19]_i_2__2_n_3\,
      O => zadderout(19)
    );
\Z_OUT[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(1),
      I1 => \reg_zin_reg[19]_i_2__2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(1)
    );
\Z_OUT[2]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(2),
      I1 => \reg_zin_reg[19]_i_2__2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(2)
    );
\Z_OUT[3]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(3),
      I1 => \reg_zin_reg[19]_i_2__2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(3)
    );
\Z_OUT[4]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(4),
      I1 => \reg_zin_reg[19]_i_2__2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(4)
    );
\Z_OUT[5]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(5),
      I1 => \reg_zin_reg[19]_i_2__2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(5)
    );
\Z_OUT[6]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(6),
      I1 => \reg_zin_reg[19]_i_2__2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(6)
    );
\Z_OUT[7]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(7),
      I1 => \reg_zin_reg[19]_i_2__2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(7)
    );
\Z_OUT[8]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(8),
      I1 => \reg_zin_reg[19]_i_2__2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(8)
    );
\Z_OUT[9]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => s_add_1(9),
      I1 => \reg_zin_reg[19]_i_2__2_n_3\,
      I2 => s_add_1(19),
      O => zadderout(9)
    );
\Z_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__2_n_0\,
      D => zadderout(0),
      Q => \^stage6_c9_zout\(0),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__2_n_0\,
      D => zadderout(10),
      Q => \^stage6_c9_zout\(10),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__2_n_0\,
      D => zadderout(11),
      Q => \^stage6_c9_zout\(11),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__2_n_0\,
      D => zadderout(12),
      Q => \^stage6_c9_zout\(12),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__2_n_0\,
      D => zadderout(13),
      Q => \^stage6_c9_zout\(13),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__2_n_0\,
      D => zadderout(14),
      Q => \^stage6_c9_zout\(14),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__2_n_0\,
      D => zadderout(15),
      Q => \^stage6_c9_zout\(15),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__2_n_0\,
      D => zadderout(16),
      Q => \^stage6_c9_zout\(16),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__2_n_0\,
      D => zadderout(17),
      Q => \^stage6_c9_zout\(17),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__2_n_0\,
      D => zadderout(18),
      Q => \^stage6_c9_zout\(18),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__2_n_0\,
      D => zadderout(19),
      Q => \^stage6_c9_zout\(19),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__2_n_0\,
      D => zadderout(1),
      Q => \^stage6_c9_zout\(1),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__2_n_0\,
      D => zadderout(2),
      Q => \^stage6_c9_zout\(2),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__2_n_0\,
      D => zadderout(3),
      Q => \^stage6_c9_zout\(3),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__2_n_0\,
      D => zadderout(4),
      Q => \^stage6_c9_zout\(4),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__2_n_0\,
      D => zadderout(5),
      Q => \^stage6_c9_zout\(5),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__2_n_0\,
      D => zadderout(6),
      Q => \^stage6_c9_zout\(6),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__2_n_0\,
      D => zadderout(7),
      Q => \^stage6_c9_zout\(7),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__2_n_0\,
      D => zadderout(8),
      Q => \^stage6_c9_zout\(8),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__2_n_0\,
      D => zadderout(9),
      Q => \^stage6_c9_zout\(9),
      R => \reg_zin_reg[0]_0\
    );
\i__carry__0_i_10__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^i134\(0),
      I1 => reg_xin(12),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(16),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(8),
      O => \i__carry__0_i_10__5_n_0\
    );
\i__carry__0_i_10__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^i135\(0),
      I1 => reg_yin(12),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(16),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(8),
      O => \i__carry__0_i_10__6_n_0\
    );
\i__carry__0_i_11__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^i134\(0),
      I1 => reg_xin(13),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(17),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(9),
      O => \i__carry__0_i_11__4_n_0\
    );
\i__carry__0_i_11__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^i135\(0),
      I1 => reg_yin(13),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(17),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(9),
      O => \i__carry__0_i_11__5_n_0\
    );
\i__carry__0_i_12__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^i134\(0),
      I1 => reg_xin(11),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(15),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(7),
      O => \i__carry__0_i_12__4_n_0\
    );
\i__carry__0_i_12__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^i135\(0),
      I1 => reg_yin(11),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(15),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(7),
      O => \i__carry__0_i_12__5_n_0\
    );
\i__carry__0_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(7),
      I1 => \i__carry__0_i_5__5_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_6__5_n_0\,
      I4 => \^i135\(0),
      O => \i__carry__0_i_1__6_n_0\
    );
\i__carry__0_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(7),
      I1 => \i__carry__0_i_5__6_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_6__6_n_0\,
      I4 => \^i135\(0),
      O => \i__carry__0_i_1__7_n_0\
    );
\i__carry__0_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[7]\,
      I1 => \^reg_lutout\(3),
      I2 => \^i135\(0),
      O => \i__carry__0_i_1__8_n_0\
    );
\i__carry__0_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(6),
      I1 => \i__carry__0_i_6__5_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_7__5_n_0\,
      I4 => \^i135\(0),
      O => \i__carry__0_i_2__6_n_0\
    );
\i__carry__0_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(6),
      I1 => \i__carry__0_i_6__6_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_7__6_n_0\,
      I4 => \^i135\(0),
      O => \i__carry__0_i_2__7_n_0\
    );
\i__carry__0_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[6]\,
      I1 => \^reg_lutout\(2),
      I2 => \^i135\(0),
      O => \i__carry__0_i_2__8_n_0\
    );
\i__carry__0_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(5),
      I1 => \i__carry__0_i_7__5_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_8__5_n_0\,
      I4 => \^i135\(0),
      O => \i__carry__0_i_3__6_n_0\
    );
\i__carry__0_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(5),
      I1 => \i__carry__0_i_7__6_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_8__6_n_0\,
      I4 => \^i135\(0),
      O => \i__carry__0_i_3__7_n_0\
    );
\i__carry__0_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[5]\,
      I1 => \^reg_lutout\(1),
      I2 => \^i135\(0),
      O => \i__carry__0_i_3__8_n_0\
    );
\i__carry__0_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(4),
      I1 => \i__carry__0_i_8__5_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_6__5_n_0\,
      I4 => \^i135\(0),
      O => \i__carry__0_i_4__6_n_0\
    );
\i__carry__0_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(4),
      I1 => \i__carry__0_i_8__6_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_5__5_n_0\,
      I4 => \^i135\(0),
      O => \i__carry__0_i_4__7_n_0\
    );
\i__carry__0_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[4]\,
      I1 => \^reg_lutout\(0),
      I2 => \^i135\(0),
      O => \i__carry__0_i_4__8_n_0\
    );
\i__carry__0_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_9__5_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_10__5_n_0\,
      O => \i__carry__0_i_5__5_n_0\
    );
\i__carry__0_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_9__6_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_10__6_n_0\,
      O => \i__carry__0_i_5__6_n_0\
    );
\i__carry__0_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_11__4_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_12__4_n_0\,
      O => \i__carry__0_i_6__5_n_0\
    );
\i__carry__0_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_11__5_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_12__5_n_0\,
      O => \i__carry__0_i_6__6_n_0\
    );
\i__carry__0_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_10__5_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_11__5_n_0\,
      O => \i__carry__0_i_7__5_n_0\
    );
\i__carry__0_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_10__6_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_10__6_n_0\,
      O => \i__carry__0_i_7__6_n_0\
    );
\i__carry__0_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_12__4_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_13__5_n_0\,
      O => \i__carry__0_i_8__5_n_0\
    );
\i__carry__0_i_8__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__0_i_12__5_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_12__6_n_0\,
      O => \i__carry__0_i_8__6_n_0\
    );
\i__carry__0_i_9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^i134\(0),
      I1 => reg_xin(14),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(18),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(10),
      O => \i__carry__0_i_9__5_n_0\
    );
\i__carry__0_i_9__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^i135\(0),
      I1 => reg_yin(14),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(18),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(10),
      O => \i__carry__0_i_9__6_n_0\
    );
\i__carry__1_i_10__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_xin(16),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i134\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin(12),
      O => \i__carry__1_i_10__5_n_0\
    );
\i__carry__1_i_10__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_yin(16),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i135\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin(12),
      O => \i__carry__1_i_10__6_n_0\
    );
\i__carry__1_i_11__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_xin(17),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i134\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin(13),
      O => \i__carry__1_i_11__4_n_0\
    );
\i__carry__1_i_11__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_yin(17),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i135\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin(13),
      O => \i__carry__1_i_11__5_n_0\
    );
\i__carry__1_i_12__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_xin(15),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i134\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin(11),
      O => \i__carry__1_i_12__3_n_0\
    );
\i__carry__1_i_12__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_yin(15),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i135\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin(11),
      O => \i__carry__1_i_12__4_n_0\
    );
\i__carry__1_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(11),
      I1 => \i__carry__1_i_5__5_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_6__5_n_0\,
      I4 => \^i135\(0),
      O => \i__carry__1_i_1__6_n_0\
    );
\i__carry__1_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(11),
      I1 => \i__carry__1_i_5__6_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_6__6_n_0\,
      I4 => \^i135\(0),
      O => \i__carry__1_i_1__7_n_0\
    );
\i__carry__1_i_1__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[11]\,
      I1 => \^reg_lutout\(7),
      I2 => \^i135\(0),
      O => \i__carry__1_i_1__8_n_0\
    );
\i__carry__1_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(10),
      I1 => \i__carry__1_i_6__5_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_7__5_n_0\,
      I4 => \^i135\(0),
      O => \i__carry__1_i_2__6_n_0\
    );
\i__carry__1_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(10),
      I1 => \i__carry__1_i_6__6_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_7__6_n_0\,
      I4 => \^i135\(0),
      O => \i__carry__1_i_2__7_n_0\
    );
\i__carry__1_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[10]\,
      I1 => \^reg_lutout\(6),
      I2 => \^i135\(0),
      O => \i__carry__1_i_2__8_n_0\
    );
\i__carry__1_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(9),
      I1 => \i__carry__1_i_7__5_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_8__5_n_0\,
      I4 => \^i135\(0),
      O => \i__carry__1_i_3__6_n_0\
    );
\i__carry__1_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(9),
      I1 => \i__carry__1_i_7__6_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_8__6_n_0\,
      I4 => \^i135\(0),
      O => \i__carry__1_i_3__7_n_0\
    );
\i__carry__1_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[9]\,
      I1 => \^reg_lutout\(5),
      I2 => \^i135\(0),
      O => \i__carry__1_i_3__8_n_0\
    );
\i__carry__1_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(8),
      I1 => \i__carry__1_i_8__5_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_5__5_n_0\,
      I4 => \^i135\(0),
      O => \i__carry__1_i_4__6_n_0\
    );
\i__carry__1_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(8),
      I1 => \i__carry__1_i_8__6_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__0_i_5__6_n_0\,
      I4 => \^i135\(0),
      O => \i__carry__1_i_4__7_n_0\
    );
\i__carry__1_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[8]\,
      I1 => \^reg_lutout\(4),
      I2 => \^i135\(0),
      O => \i__carry__1_i_4__8_n_0\
    );
\i__carry__1_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_9__5_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__1_i_10__5_n_0\,
      O => \i__carry__1_i_5__5_n_0\
    );
\i__carry__1_i_5__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_9__6_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__1_i_10__6_n_0\,
      O => \i__carry__1_i_5__6_n_0\
    );
\i__carry__1_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_11__4_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__1_i_12__3_n_0\,
      O => \i__carry__1_i_6__5_n_0\
    );
\i__carry__1_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_11__5_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__1_i_12__4_n_0\,
      O => \i__carry__1_i_6__6_n_0\
    );
\i__carry__1_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_10__5_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_9__5_n_0\,
      O => \i__carry__1_i_7__5_n_0\
    );
\i__carry__1_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_10__6_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_9__6_n_0\,
      O => \i__carry__1_i_7__6_n_0\
    );
\i__carry__1_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_12__3_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_11__4_n_0\,
      O => \i__carry__1_i_8__5_n_0\
    );
\i__carry__1_i_8__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry__1_i_12__4_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry__0_i_11__5_n_0\,
      O => \i__carry__1_i_8__6_n_0\
    );
\i__carry__1_i_9__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_xin(18),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i134\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin(14),
      O => \i__carry__1_i_9__5_n_0\
    );
\i__carry__1_i_9__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => reg_yin(18),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i135\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin(14),
      O => \i__carry__1_i_9__6_n_0\
    );
\i__carry__2_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(15),
      I1 => \i__carry__2_i_5__5_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_6__5_n_0\,
      I4 => \^i135\(0),
      O => \i__carry__2_i_1__7_n_0\
    );
\i__carry__2_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(15),
      I1 => \i__carry__2_i_5__6_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_6__6_n_0\,
      I4 => \^i135\(0),
      O => \i__carry__2_i_1__8_n_0\
    );
\i__carry__2_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[15]\,
      I1 => reg_lutout_0(7),
      I2 => \^i135\(0),
      O => \i__carry__2_i_1__9_n_0\
    );
\i__carry__2_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(14),
      I1 => \i__carry__2_i_6__5_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_7__5_n_0\,
      I4 => \^i135\(0),
      O => \i__carry__2_i_2__7_n_0\
    );
\i__carry__2_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(14),
      I1 => \i__carry__2_i_6__6_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_7__6_n_0\,
      I4 => \^i135\(0),
      O => \i__carry__2_i_2__8_n_0\
    );
\i__carry__2_i_2__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[14]\,
      I1 => reg_lutout_0(6),
      I2 => \^i135\(0),
      O => \i__carry__2_i_2__9_n_0\
    );
\i__carry__2_i_3__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(13),
      I1 => \i__carry__2_i_7__5_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_8__5_n_0\,
      I4 => \^i135\(0),
      O => \i__carry__2_i_3__6_n_0\
    );
\i__carry__2_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(13),
      I1 => \i__carry__2_i_7__6_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_8__6_n_0\,
      I4 => \^i135\(0),
      O => \i__carry__2_i_3__7_n_0\
    );
\i__carry__2_i_3__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[13]\,
      I1 => reg_lutout_0(5),
      I2 => \^i135\(0),
      O => \i__carry__2_i_3__8_n_0\
    );
\i__carry__2_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(12),
      I1 => \i__carry__2_i_8__5_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_5__5_n_0\,
      I4 => \^i135\(0),
      O => \i__carry__2_i_4__6_n_0\
    );
\i__carry__2_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(12),
      I1 => \i__carry__2_i_8__6_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__1_i_5__6_n_0\,
      I4 => \^i135\(0),
      O => \i__carry__2_i_4__7_n_0\
    );
\i__carry__2_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[12]\,
      I1 => reg_lutout_0(4),
      I2 => \^i135\(0),
      O => \i__carry__2_i_4__8_n_0\
    );
\i__carry__2_i_5__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => reg_xin(18),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^i134\(0),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(16),
      O => \i__carry__2_i_5__5_n_0\
    );
\i__carry__2_i_5__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => reg_yin(18),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^i135\(0),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(16),
      O => \i__carry__2_i_5__6_n_0\
    );
\i__carry__2_i_6__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => reg_xin(17),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^i134\(0),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(15),
      O => \i__carry__2_i_6__5_n_0\
    );
\i__carry__2_i_6__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => reg_yin(17),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^i135\(0),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(15),
      O => \i__carry__2_i_6__6_n_0\
    );
\i__carry__2_i_7__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(2),
      I1 => \^i134\(0),
      I2 => \^iteration_reg[3]_0\(3),
      I3 => reg_xin(16),
      I4 => \^iteration_reg[3]_0\(1),
      I5 => \i__carry__1_i_9__5_n_0\,
      O => \i__carry__2_i_7__5_n_0\
    );
\i__carry__2_i_7__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(2),
      I1 => \^i135\(0),
      I2 => \^iteration_reg[3]_0\(3),
      I3 => reg_yin(16),
      I4 => \^iteration_reg[3]_0\(1),
      I5 => \i__carry__1_i_9__6_n_0\,
      O => \i__carry__2_i_7__6_n_0\
    );
\i__carry__2_i_8__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(2),
      I1 => \^i134\(0),
      I2 => \^iteration_reg[3]_0\(3),
      I3 => reg_xin(15),
      I4 => \^iteration_reg[3]_0\(1),
      I5 => \i__carry__1_i_11__4_n_0\,
      O => \i__carry__2_i_8__5_n_0\
    );
\i__carry__2_i_8__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(2),
      I1 => \^i135\(0),
      I2 => \^iteration_reg[3]_0\(3),
      I3 => reg_yin(15),
      I4 => \^iteration_reg[3]_0\(1),
      I5 => \i__carry__1_i_11__5_n_0\,
      O => \i__carry__2_i_8__6_n_0\
    );
\i__carry__3_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A9A6"
    )
        port map (
      I0 => reg_xin(18),
      I1 => \^i135\(0),
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__3_i_4__6_n_0\,
      O => \i__carry__3_i_1__10_n_0\
    );
\i__carry__3_i_1__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^i134\(0),
      I1 => \^i135\(0),
      O => \i__carry__3_i_1__8_n_0\
    );
\i__carry__3_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i135\(0),
      O => \i__carry__3_i_1__9_n_0\
    );
\i__carry__3_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(18),
      I1 => \^i134\(0),
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__3_i_5__5_n_0\,
      I4 => \^i135\(0),
      O => \i__carry__3_i_2__7_n_0\
    );
\i__carry__3_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(17),
      I1 => \i__carry__3_i_4__6_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__3_i_5__6_n_0\,
      I4 => \^i135\(0),
      O => \i__carry__3_i_2__8_n_0\
    );
\i__carry__3_i_2__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[18]\,
      I1 => \^i135\(0),
      O => \i__carry__3_i_2__9_n_0\
    );
\i__carry__3_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(17),
      I1 => \i__carry__3_i_5__5_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__3_i_6__4_n_0\,
      I4 => \^i135\(0),
      O => \i__carry__3_i_3__7_n_0\
    );
\i__carry__3_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(16),
      I1 => \i__carry__3_i_5__6_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_5__6_n_0\,
      I4 => \^i135\(0),
      O => \i__carry__3_i_3__8_n_0\
    );
\i__carry__3_i_3__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[17]\,
      I1 => \^i135\(0),
      O => \i__carry__3_i_3__9_n_0\
    );
\i__carry__3_i_4__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i135\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin(18),
      O => \i__carry__3_i_4__6_n_0\
    );
\i__carry__3_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(16),
      I1 => \i__carry__3_i_6__4_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry__2_i_5__5_n_0\,
      I4 => \^i135\(0),
      O => \i__carry__3_i_4__7_n_0\
    );
\i__carry__3_i_4__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[16]\,
      I1 => reg_lutout_0(8),
      I2 => \^i135\(0),
      O => \i__carry__3_i_4__8_n_0\
    );
\i__carry__3_i_5__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i134\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin(18),
      O => \i__carry__3_i_5__5_n_0\
    );
\i__carry__3_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i135\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_yin(17),
      O => \i__carry__3_i_5__6_n_0\
    );
\i__carry__3_i_6__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^i134\(0),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => reg_xin(17),
      O => \i__carry__3_i_6__4_n_0\
    );
\i__carry_i_10__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_15__5_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_17__3_n_0\,
      O => \i__carry_i_10__5_n_0\
    );
\i__carry_i_10__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(18),
      I1 => reg_yin(10),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(14),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(6),
      O => \i__carry_i_10__6_n_0\
    );
\i__carry_i_11__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin(18),
      I1 => reg_xin(10),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(14),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(6),
      O => \i__carry_i_11__5_n_0\
    );
\i__carry_i_11__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(16),
      I1 => reg_yin(8),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(12),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(4),
      O => \i__carry_i_11__6_n_0\
    );
\i__carry_i_12__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin(16),
      I1 => reg_xin(8),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(12),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(4),
      O => \i__carry_i_12__5_n_0\
    );
\i__carry_i_12__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(17),
      I1 => reg_yin(9),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(13),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(5),
      O => \i__carry_i_12__6_n_0\
    );
\i__carry_i_13__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin(17),
      I1 => reg_xin(9),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(13),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(5),
      O => \i__carry_i_13__5_n_0\
    );
\i__carry_i_13__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(15),
      I1 => reg_yin(7),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(11),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(3),
      O => \i__carry_i_13__6_n_0\
    );
\i__carry_i_14__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin(15),
      I1 => reg_xin(7),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(11),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(3),
      O => \i__carry_i_14__5_n_0\
    );
\i__carry_i_14__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(14),
      I1 => reg_yin(6),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(10),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(2),
      O => \i__carry_i_14__6_n_0\
    );
\i__carry_i_15__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin(14),
      I1 => reg_xin(6),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(10),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(2),
      O => \i__carry_i_15__5_n_0\
    );
\i__carry_i_15__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(13),
      I1 => reg_yin(5),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(9),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(1),
      O => \i__carry_i_15__6_n_0\
    );
\i__carry_i_16__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin(13),
      I1 => reg_xin(5),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(9),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(1),
      O => \i__carry_i_16__5_n_0\
    );
\i__carry_i_16__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_yin(12),
      I1 => reg_yin(4),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_yin(8),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_yin(0),
      O => \i__carry_i_16__6_n_0\
    );
\i__carry_i_17__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => reg_xin(12),
      I1 => reg_xin(4),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => reg_xin(8),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => reg_xin(0),
      O => \i__carry_i_17__3_n_0\
    );
\i__carry_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^i135\(0),
      O => \i__carry_i_1__7_n_0\
    );
\i__carry_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(3),
      I1 => \i__carry_i_5__5_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_6__6_n_0\,
      I4 => \^i135\(0),
      O => \i__carry_i_1__8_n_0\
    );
\i__carry_i_1__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[3]\,
      I1 => reg_lutout_0(3),
      I2 => \^i135\(0),
      O => \i__carry_i_1__9_n_0\
    );
\i__carry_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(3),
      I1 => \i__carry_i_6__5_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_7__5_n_0\,
      I4 => \^i135\(0),
      O => \i__carry_i_2__6_n_0\
    );
\i__carry_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(2),
      I1 => \i__carry_i_6__6_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_7__6_n_0\,
      I4 => \^i135\(0),
      O => \i__carry_i_2__7_n_0\
    );
\i__carry_i_2__8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[2]\,
      I1 => reg_lutout_0(2),
      I2 => \^i135\(0),
      O => \i__carry_i_2__8_n_0\
    );
\i__carry_i_3__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(2),
      I1 => \i__carry_i_7__5_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_8__5_n_0\,
      I4 => \^i135\(0),
      O => \i__carry_i_3__7_n_0\
    );
\i__carry_i_3__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(1),
      I1 => \i__carry_i_7__6_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_8__6_n_0\,
      I4 => \^i135\(0),
      O => \i__carry_i_3__8_n_0\
    );
\i__carry_i_3__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[1]\,
      I1 => reg_lutout_0(1),
      I2 => \^i135\(0),
      O => \i__carry_i_3__9_n_0\
    );
\i__carry_i_4__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(1),
      I1 => \i__carry_i_8__5_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_9__5_n_0\,
      I4 => \^i135\(0),
      O => \i__carry_i_4__7_n_0\
    );
\i__carry_i_4__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9A95656A"
    )
        port map (
      I0 => reg_xin(0),
      I1 => \i__carry_i_8__6_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_9__6_n_0\,
      I4 => \^i135\(0),
      O => \i__carry_i_4__8_n_0\
    );
\i__carry_i_4__9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \reg_zin_reg_n_0_[0]\,
      I1 => reg_lutout_0(0),
      I2 => \^i135\(0),
      O => \i__carry_i_4__9_n_0\
    );
\i__carry_i_5__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_10__6_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_11__6_n_0\,
      O => \i__carry_i_5__5_n_0\
    );
\i__carry_i_5__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => reg_yin(0),
      I1 => \i__carry_i_9__5_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \i__carry_i_10__5_n_0\,
      I4 => \^i135\(0),
      O => \i__carry_i_5__6_n_0\
    );
\i__carry_i_6__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_11__5_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_12__5_n_0\,
      O => \i__carry_i_6__5_n_0\
    );
\i__carry_i_6__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_12__6_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_13__6_n_0\,
      O => \i__carry_i_6__6_n_0\
    );
\i__carry_i_7__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_13__5_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_14__5_n_0\,
      O => \i__carry_i_7__5_n_0\
    );
\i__carry_i_7__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_11__6_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_14__6_n_0\,
      O => \i__carry_i_7__6_n_0\
    );
\i__carry_i_8__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_12__5_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_15__5_n_0\,
      O => \i__carry_i_8__5_n_0\
    );
\i__carry_i_8__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_13__6_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_15__6_n_0\,
      O => \i__carry_i_8__6_n_0\
    );
\i__carry_i_9__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_14__5_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_16__5_n_0\,
      O => \i__carry_i_9__5_n_0\
    );
\i__carry_i_9__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \i__carry_i_14__6_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \i__carry_i_16__6_n_0\,
      O => \i__carry_i_9__6_n_0\
    );
\iteration[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(0),
      O => nextiter(1)
    );
\iteration[2]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^iteration_reg[3]_0\(1),
      I3 => \^iteration_reg[3]_0\(0),
      O => nextiter(2)
    );
\iteration[3]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^iteration_reg[3]_0\(3),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^iteration_reg[3]_0\(0),
      I4 => \^iteration_reg[3]_0\(1),
      O => nextiter(3)
    );
\iteration_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \iteration_reg[0]_0\(0),
      Q => \^iteration_reg[3]_0\(0),
      R => \reg_zin_reg[0]_0\
    );
\iteration_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => nextiter(1),
      Q => \^iteration_reg[3]_0\(1),
      R => \reg_zin_reg[0]_0\
    );
\iteration_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => nextiter(2),
      Q => \^iteration_reg[3]_0\(2),
      R => \reg_zin_reg[0]_0\
    );
\iteration_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => nextiter(3),
      Q => \^iteration_reg[3]_0\(3),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => douta(6),
      Q => \^reg_lutout\(6),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => douta(7),
      Q => \^reg_lutout\(7),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => douta(0),
      Q => \^reg_lutout\(0),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => douta(1),
      Q => \^reg_lutout\(1),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => douta(2),
      Q => \^reg_lutout\(2),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => douta(3),
      Q => \^reg_lutout\(3),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => douta(4),
      Q => \^reg_lutout\(4),
      R => \reg_zin_reg[0]_0\
    );
\reg_lutout_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => douta(5),
      Q => \^reg_lutout\(5),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(0),
      I1 => \reg_xin_reg[19]_i_2__4_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg0(0),
      O => mux_xin(0)
    );
\reg_xin[10]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(10),
      I1 => \reg_xin_reg[19]_i_2__4_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg0(10),
      O => mux_xin(10)
    );
\reg_xin[11]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(11),
      I1 => \reg_xin_reg[19]_i_2__4_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg0(11),
      O => mux_xin(11)
    );
\reg_xin[12]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(12),
      I1 => \reg_xin_reg[19]_i_2__4_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg0(12),
      O => mux_xin(12)
    );
\reg_xin[13]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(13),
      I1 => \reg_xin_reg[19]_i_2__4_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg0(13),
      O => mux_xin(13)
    );
\reg_xin[14]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(14),
      I1 => \reg_xin_reg[19]_i_2__4_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg0(14),
      O => mux_xin(14)
    );
\reg_xin[15]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(15),
      I1 => \reg_xin_reg[19]_i_2__4_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg0(15),
      O => mux_xin(15)
    );
\reg_xin[16]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(16),
      I1 => \reg_xin_reg[19]_i_2__4_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg0(16),
      O => mux_xin(16)
    );
\reg_xin[17]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(17),
      I1 => \reg_xin_reg[19]_i_2__4_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg0(17),
      O => mux_xin(17)
    );
\reg_xin[18]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(18),
      I1 => \reg_xin_reg[19]_i_2__4_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg0(18),
      O => mux_xin(18)
    );
\reg_xin[19]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5754"
    )
        port map (
      I0 => \reg_xin_reg[19]_i_2__4_n_3\,
      I1 => \^q\(0),
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => stage5_reg0(19),
      O => mux_xin(19)
    );
\reg_xin[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(1),
      I1 => \reg_xin_reg[19]_i_2__4_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg0(1),
      O => mux_xin(1)
    );
\reg_xin[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(2),
      I1 => \reg_xin_reg[19]_i_2__4_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg0(2),
      O => mux_xin(2)
    );
\reg_xin[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(3),
      I1 => \reg_xin_reg[19]_i_2__4_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg0(3),
      O => mux_xin(3)
    );
\reg_xin[4]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(4),
      I1 => \reg_xin_reg[19]_i_2__4_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg0(4),
      O => mux_xin(4)
    );
\reg_xin[5]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(5),
      I1 => \reg_xin_reg[19]_i_2__4_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg0(5),
      O => mux_xin(5)
    );
\reg_xin[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(6),
      I1 => \reg_xin_reg[19]_i_2__4_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg0(6),
      O => mux_xin(6)
    );
\reg_xin[7]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(7),
      I1 => \reg_xin_reg[19]_i_2__4_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg0(7),
      O => mux_xin(7)
    );
\reg_xin[8]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(8),
      I1 => \reg_xin_reg[19]_i_2__4_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg0(8),
      O => mux_xin(8)
    );
\reg_xin[9]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(9),
      I1 => \reg_xin_reg[19]_i_2__4_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => stage5_reg0(9),
      O => mux_xin(9)
    );
\reg_xin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(0),
      Q => reg_xin(0),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(10),
      Q => reg_xin(10),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(11),
      Q => reg_xin(11),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(12),
      Q => reg_xin(12),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(13),
      Q => reg_xin(13),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(14),
      Q => reg_xin(14),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(15),
      Q => reg_xin(15),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(16),
      Q => reg_xin(16),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(17),
      Q => reg_xin(17),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(18),
      Q => reg_xin(18),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(19),
      Q => \^i134\(0),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[19]_i_2__4\: unisim.vcomponents.CARRY4
     port map (
      CI => FXP_X_ADDER_n_20,
      CO(3 downto 1) => \NLW_reg_xin_reg[19]_i_2__4_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \reg_xin_reg[19]_i_2__4_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_reg_xin_reg[19]_i_2__4_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\reg_xin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(1),
      Q => reg_xin(1),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(2),
      Q => reg_xin(2),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(3),
      Q => reg_xin(3),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(4),
      Q => reg_xin(4),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(5),
      Q => reg_xin(5),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(6),
      Q => reg_xin(6),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(7),
      Q => reg_xin(7),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(8),
      Q => reg_xin(8),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_xin(9),
      Q => reg_xin(9),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin[0]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(0),
      I1 => \reg_yin_reg[19]_i_2__6_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(0),
      O => mux_yin(0)
    );
\reg_yin[10]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(10),
      I1 => \reg_yin_reg[19]_i_2__6_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(10),
      O => mux_yin(10)
    );
\reg_yin[11]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(11),
      I1 => \reg_yin_reg[19]_i_2__6_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(11),
      O => mux_yin(11)
    );
\reg_yin[12]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(12),
      I1 => \reg_yin_reg[19]_i_2__6_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(12),
      O => mux_yin(12)
    );
\reg_yin[13]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(13),
      I1 => \reg_yin_reg[19]_i_2__6_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(13),
      O => mux_yin(13)
    );
\reg_yin[14]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(14),
      I1 => \reg_yin_reg[19]_i_2__6_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(14),
      O => mux_yin(14)
    );
\reg_yin[15]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(15),
      I1 => \reg_yin_reg[19]_i_2__6_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(15),
      O => mux_yin(15)
    );
\reg_yin[16]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(16),
      I1 => \reg_yin_reg[19]_i_2__6_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(16),
      O => mux_yin(16)
    );
\reg_yin[17]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(17),
      I1 => \reg_yin_reg[19]_i_2__6_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(17),
      O => mux_yin(17)
    );
\reg_yin[18]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(18),
      I1 => \reg_yin_reg[19]_i_2__6_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(18),
      O => mux_yin(18)
    );
\reg_yin[19]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5754"
    )
        port map (
      I0 => \reg_yin_reg[19]_i_2__6_n_3\,
      I1 => \^q\(0),
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => \reg_yin_reg[19]_0\(19),
      O => mux_yin(19)
    );
\reg_yin[1]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(1),
      I1 => \reg_yin_reg[19]_i_2__6_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(1),
      O => mux_yin(1)
    );
\reg_yin[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(2),
      I1 => \reg_yin_reg[19]_i_2__6_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(2),
      O => mux_yin(2)
    );
\reg_yin[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(3),
      I1 => \reg_yin_reg[19]_i_2__6_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(3),
      O => mux_yin(3)
    );
\reg_yin[4]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(4),
      I1 => \reg_yin_reg[19]_i_2__6_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(4),
      O => mux_yin(4)
    );
\reg_yin[5]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(5),
      I1 => \reg_yin_reg[19]_i_2__6_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(5),
      O => mux_yin(5)
    );
\reg_yin[6]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(6),
      I1 => \reg_yin_reg[19]_i_2__6_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(6),
      O => mux_yin(6)
    );
\reg_yin[7]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(7),
      I1 => \reg_yin_reg[19]_i_2__6_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(7),
      O => mux_yin(7)
    );
\reg_yin[8]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(8),
      I1 => \reg_yin_reg[19]_i_2__6_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(8),
      O => mux_yin(8)
    );
\reg_yin[9]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add_0(9),
      I1 => \reg_yin_reg[19]_i_2__6_n_3\,
      I2 => s_add_0(19),
      I3 => \^q\(0),
      I4 => \FSM_onehot_state_reg_n_0_[4]\,
      I5 => \reg_yin_reg[19]_0\(9),
      O => mux_yin(9)
    );
\reg_yin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(0),
      Q => reg_yin(0),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(10),
      Q => reg_yin(10),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(11),
      Q => reg_yin(11),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(12),
      Q => reg_yin(12),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(13),
      Q => reg_yin(13),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(14),
      Q => reg_yin(14),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(15),
      Q => reg_yin(15),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(16),
      Q => reg_yin(16),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(17),
      Q => reg_yin(17),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(18),
      Q => reg_yin(18),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(19),
      Q => \^i135\(0),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[19]_i_2__6\: unisim.vcomponents.CARRY4
     port map (
      CI => FXP_Y_ADDER_n_20,
      CO(3 downto 1) => \NLW_reg_yin_reg[19]_i_2__6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \reg_yin_reg[19]_i_2__6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_reg_yin_reg[19]_i_2__6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\reg_yin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(1),
      Q => reg_yin(1),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(2),
      Q => reg_yin(2),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(3),
      Q => reg_yin(3),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(4),
      Q => reg_yin(4),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(5),
      Q => reg_yin(5),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(6),
      Q => reg_yin(6),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(7),
      Q => reg_yin(7),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(8),
      Q => reg_yin(8),
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(9),
      Q => reg_yin(9),
      R => \reg_zin_reg[0]_0\
    );
\reg_zin[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__2_n_3\,
      I4 => s_add_1(0),
      O => mux_zin(0)
    );
\reg_zin[10]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__2_n_3\,
      I4 => s_add_1(10),
      O => mux_zin(10)
    );
\reg_zin[11]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__2_n_3\,
      I4 => s_add_1(11),
      O => mux_zin(11)
    );
\reg_zin[12]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__2_n_3\,
      I4 => s_add_1(12),
      O => mux_zin(12)
    );
\reg_zin[13]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__2_n_3\,
      I4 => s_add_1(13),
      O => mux_zin(13)
    );
\reg_zin[14]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__2_n_3\,
      I4 => s_add_1(14),
      O => mux_zin(14)
    );
\reg_zin[15]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__2_n_3\,
      I4 => s_add_1(15),
      O => mux_zin(15)
    );
\reg_zin[16]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__2_n_3\,
      I4 => s_add_1(16),
      O => mux_zin(16)
    );
\reg_zin[17]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__2_n_3\,
      I4 => s_add_1(17),
      O => mux_zin(17)
    );
\reg_zin[18]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__2_n_3\,
      I4 => s_add_1(18),
      O => mux_zin(18)
    );
\reg_zin[19]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(0),
      I2 => \reg_zin_reg[19]_i_2__2_n_3\,
      O => mux_zin(19)
    );
\reg_zin[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__2_n_3\,
      I4 => s_add_1(1),
      O => mux_zin(1)
    );
\reg_zin[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__2_n_3\,
      I4 => s_add_1(2),
      O => mux_zin(2)
    );
\reg_zin[3]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__2_n_3\,
      I4 => s_add_1(3),
      O => mux_zin(3)
    );
\reg_zin[4]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__2_n_3\,
      I4 => s_add_1(4),
      O => mux_zin(4)
    );
\reg_zin[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__2_n_3\,
      I4 => s_add_1(5),
      O => mux_zin(5)
    );
\reg_zin[6]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__2_n_3\,
      I4 => s_add_1(6),
      O => mux_zin(6)
    );
\reg_zin[7]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__2_n_3\,
      I4 => s_add_1(7),
      O => mux_zin(7)
    );
\reg_zin[8]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__2_n_3\,
      I4 => s_add_1(8),
      O => mux_zin(8)
    );
\reg_zin[9]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE0E000"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \^q\(0),
      I2 => s_add_1(19),
      I3 => \reg_zin_reg[19]_i_2__2_n_3\,
      I4 => s_add_1(9),
      O => mux_zin(9)
    );
\reg_zin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(0),
      Q => \reg_zin_reg_n_0_[0]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(10),
      Q => \reg_zin_reg_n_0_[10]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(11),
      Q => \reg_zin_reg_n_0_[11]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(12),
      Q => \reg_zin_reg_n_0_[12]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(13),
      Q => \reg_zin_reg_n_0_[13]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(14),
      Q => \reg_zin_reg_n_0_[14]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(15),
      Q => \reg_zin_reg_n_0_[15]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(16),
      Q => \reg_zin_reg_n_0_[16]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(17),
      Q => \reg_zin_reg_n_0_[17]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(18),
      Q => \reg_zin_reg_n_0_[18]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(19),
      Q => p_0_in_3,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[19]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => FXP_Z_ADDER_n_20,
      CO(3 downto 1) => \NLW_reg_zin_reg[19]_i_2__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \reg_zin_reg[19]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_reg_zin_reg[19]_i_2__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\reg_zin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(1),
      Q => \reg_zin_reg_n_0_[1]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(2),
      Q => \reg_zin_reg_n_0_[2]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(3),
      Q => \reg_zin_reg_n_0_[3]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(4),
      Q => \reg_zin_reg_n_0_[4]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(5),
      Q => \reg_zin_reg_n_0_[5]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(6),
      Q => \reg_zin_reg_n_0_[6]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(7),
      Q => \reg_zin_reg_n_0_[7]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(8),
      Q => \reg_zin_reg_n_0_[8]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(9),
      Q => \reg_zin_reg_n_0_[9]\,
      R => \reg_zin_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_cordic_hv is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \iteration_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_xin_reg[19]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    I110 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[19]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    stage3_c2_xout : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \reg_xin_reg[19]_1\ : out STD_LOGIC;
    \reg_yin_reg[19]_1\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \iteration_reg[3]_1\ : out STD_LOGIC;
    \reg_xin_reg[18]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_xin_reg[18]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \iteration_reg[0]_0\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \iteration_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[3]_0\ : in STD_LOGIC;
    \_carry__1_i_16_0\ : in STD_LOGIC;
    \_carry__1_i_16_1\ : in STD_LOGIC;
    \_carry__0_i_10__0\ : in STD_LOGIC;
    \_carry__2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \FSM_onehot_state_reg[1]_0\ : in STD_LOGIC;
    \reg_xin_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_cordic_hv : entity is "fxp_cordic_hv";
end design_1_axi_ikinematics_0_0_fxp_cordic_hv;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_cordic_hv is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__0_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[4]\ : STD_LOGIC;
  signal FXP_X1_ADDER_n_27 : STD_LOGIC;
  signal FXP_X1_ADDER_n_28 : STD_LOGIC;
  signal FXP_X1_ADDER_n_29 : STD_LOGIC;
  signal FXP_X1_ADDER_n_3 : STD_LOGIC;
  signal FXP_X1_ADDER_n_30 : STD_LOGIC;
  signal FXP_X1_ADDER_n_31 : STD_LOGIC;
  signal FXP_X1_ADDER_n_32 : STD_LOGIC;
  signal FXP_X1_ADDER_n_33 : STD_LOGIC;
  signal FXP_X1_ADDER_n_34 : STD_LOGIC;
  signal FXP_X1_ADDER_n_35 : STD_LOGIC;
  signal FXP_X1_ADDER_n_36 : STD_LOGIC;
  signal FXP_X1_ADDER_n_37 : STD_LOGIC;
  signal FXP_X1_ADDER_n_38 : STD_LOGIC;
  signal FXP_X1_ADDER_n_39 : STD_LOGIC;
  signal FXP_X1_ADDER_n_40 : STD_LOGIC;
  signal FXP_X1_ADDER_n_41 : STD_LOGIC;
  signal FXP_X1_ADDER_n_6 : STD_LOGIC;
  signal FXP_X1_ADDER_n_7 : STD_LOGIC;
  signal FXP_X1_ADDER_n_8 : STD_LOGIC;
  signal FXP_X2_ADDER_n_10 : STD_LOGIC;
  signal FXP_X2_ADDER_n_11 : STD_LOGIC;
  signal FXP_X2_ADDER_n_12 : STD_LOGIC;
  signal FXP_X2_ADDER_n_13 : STD_LOGIC;
  signal FXP_X2_ADDER_n_14 : STD_LOGIC;
  signal FXP_X2_ADDER_n_15 : STD_LOGIC;
  signal FXP_X2_ADDER_n_16 : STD_LOGIC;
  signal FXP_X2_ADDER_n_17 : STD_LOGIC;
  signal FXP_X2_ADDER_n_18 : STD_LOGIC;
  signal FXP_X2_ADDER_n_19 : STD_LOGIC;
  signal FXP_X2_ADDER_n_2 : STD_LOGIC;
  signal FXP_X2_ADDER_n_20 : STD_LOGIC;
  signal FXP_X2_ADDER_n_21 : STD_LOGIC;
  signal FXP_X2_ADDER_n_22 : STD_LOGIC;
  signal FXP_X2_ADDER_n_23 : STD_LOGIC;
  signal FXP_X2_ADDER_n_24 : STD_LOGIC;
  signal FXP_X2_ADDER_n_25 : STD_LOGIC;
  signal FXP_X2_ADDER_n_26 : STD_LOGIC;
  signal FXP_X2_ADDER_n_27 : STD_LOGIC;
  signal FXP_X2_ADDER_n_28 : STD_LOGIC;
  signal FXP_X2_ADDER_n_29 : STD_LOGIC;
  signal FXP_X2_ADDER_n_3 : STD_LOGIC;
  signal FXP_X2_ADDER_n_30 : STD_LOGIC;
  signal FXP_X2_ADDER_n_31 : STD_LOGIC;
  signal FXP_X2_ADDER_n_32 : STD_LOGIC;
  signal FXP_X2_ADDER_n_33 : STD_LOGIC;
  signal FXP_X2_ADDER_n_34 : STD_LOGIC;
  signal FXP_X2_ADDER_n_35 : STD_LOGIC;
  signal FXP_X2_ADDER_n_36 : STD_LOGIC;
  signal FXP_X2_ADDER_n_37 : STD_LOGIC;
  signal FXP_X2_ADDER_n_38 : STD_LOGIC;
  signal FXP_X2_ADDER_n_39 : STD_LOGIC;
  signal FXP_X2_ADDER_n_4 : STD_LOGIC;
  signal FXP_X2_ADDER_n_40 : STD_LOGIC;
  signal FXP_X2_ADDER_n_5 : STD_LOGIC;
  signal FXP_X2_ADDER_n_6 : STD_LOGIC;
  signal FXP_X2_ADDER_n_7 : STD_LOGIC;
  signal FXP_X2_ADDER_n_8 : STD_LOGIC;
  signal FXP_X2_ADDER_n_9 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_0 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_21 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_22 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_23 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_24 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_25 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_26 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_27 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_28 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_29 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_30 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_31 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_32 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_33 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_34 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_35 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_36 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_37 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_38 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_39 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_0 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_1 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_10 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_100 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_101 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_102 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_103 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_104 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_105 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_106 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_107 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_11 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_12 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_13 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_14 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_15 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_16 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_17 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_18 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_19 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_2 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_20 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_21 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_22 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_23 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_24 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_25 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_26 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_27 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_28 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_29 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_3 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_30 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_31 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_32 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_33 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_34 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_35 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_36 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_37 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_38 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_4 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_40 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_41 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_42 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_43 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_44 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_45 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_46 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_47 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_48 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_49 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_5 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_50 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_51 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_52 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_53 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_54 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_55 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_56 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_57 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_58 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_59 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_6 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_60 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_61 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_62 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_63 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_64 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_65 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_66 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_67 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_68 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_69 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_7 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_70 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_71 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_72 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_73 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_75 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_77 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_78 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_79 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_80 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_81 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_82 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_83 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_84 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_85 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_86 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_87 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_88 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_89 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_9 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_90 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_91 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_92 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_93 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_94 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_95 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_96 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_97 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_98 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_99 : STD_LOGIC;
  signal \^i110\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_OPE0 : STD_LOGIC;
  signal \X_OUT[18]_i_1__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_10_n_0\ : STD_LOGIC;
  signal \_carry__0_i_11__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_12__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_13__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_14_n_0\ : STD_LOGIC;
  signal \_carry__0_i_15__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_16__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_17__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_18_n_0\ : STD_LOGIC;
  signal \_carry__0_i_19__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_1__2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_20__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_21__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_22__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_23__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_24_n_0\ : STD_LOGIC;
  signal \_carry__0_i_25__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_2__2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_36__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_37_n_0\ : STD_LOGIC;
  signal \_carry__0_i_38_n_0\ : STD_LOGIC;
  signal \_carry__0_i_39_n_0\ : STD_LOGIC;
  signal \_carry__0_i_3__2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_40_n_0\ : STD_LOGIC;
  signal \_carry__0_i_41_n_0\ : STD_LOGIC;
  signal \_carry__0_i_42_n_0\ : STD_LOGIC;
  signal \_carry__0_i_43_n_0\ : STD_LOGIC;
  signal \_carry__0_i_44_n_0\ : STD_LOGIC;
  signal \_carry__0_i_45_n_0\ : STD_LOGIC;
  signal \_carry__0_i_46_n_0\ : STD_LOGIC;
  signal \_carry__0_i_47_n_0\ : STD_LOGIC;
  signal \_carry__0_i_48_n_0\ : STD_LOGIC;
  signal \_carry__0_i_4__2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_5_n_0\ : STD_LOGIC;
  signal \_carry__0_i_7_n_0\ : STD_LOGIC;
  signal \_carry__0_i_9_n_0\ : STD_LOGIC;
  signal \_carry__1_i_10_n_0\ : STD_LOGIC;
  signal \_carry__1_i_11__0_n_0\ : STD_LOGIC;
  signal \_carry__1_i_12__0_n_0\ : STD_LOGIC;
  signal \_carry__1_i_15__0_n_0\ : STD_LOGIC;
  signal \_carry__1_i_16_n_0\ : STD_LOGIC;
  signal \_carry__1_i_17__0_n_0\ : STD_LOGIC;
  signal \_carry__1_i_18_n_0\ : STD_LOGIC;
  signal \_carry__1_i_19_n_0\ : STD_LOGIC;
  signal \_carry__1_i_1__2_n_0\ : STD_LOGIC;
  signal \_carry__1_i_20__0_n_0\ : STD_LOGIC;
  signal \_carry__1_i_21_n_0\ : STD_LOGIC;
  signal \_carry__1_i_22_n_0\ : STD_LOGIC;
  signal \_carry__1_i_24_n_0\ : STD_LOGIC;
  signal \_carry__1_i_25_n_0\ : STD_LOGIC;
  signal \_carry__1_i_26_n_0\ : STD_LOGIC;
  signal \_carry__1_i_2__2_n_0\ : STD_LOGIC;
  signal \_carry__1_i_32_n_0\ : STD_LOGIC;
  signal \_carry__1_i_33_n_0\ : STD_LOGIC;
  signal \_carry__1_i_34_n_0\ : STD_LOGIC;
  signal \_carry__1_i_35_n_0\ : STD_LOGIC;
  signal \_carry__1_i_36_n_0\ : STD_LOGIC;
  signal \_carry__1_i_3__2_n_0\ : STD_LOGIC;
  signal \_carry__1_i_4__2_n_0\ : STD_LOGIC;
  signal \_carry__1_i_8_n_0\ : STD_LOGIC;
  signal \_carry__1_i_9__0_n_0\ : STD_LOGIC;
  signal \_carry__2_i_10_n_0\ : STD_LOGIC;
  signal \_carry__2_i_11_n_0\ : STD_LOGIC;
  signal \_carry__2_i_12__0_n_0\ : STD_LOGIC;
  signal \_carry__2_i_13__0_n_0\ : STD_LOGIC;
  signal \_carry__2_i_14_n_0\ : STD_LOGIC;
  signal \_carry__2_i_15__0_n_0\ : STD_LOGIC;
  signal \_carry__2_i_16__0_n_0\ : STD_LOGIC;
  signal \_carry__2_i_17__0_n_0\ : STD_LOGIC;
  signal \_carry__2_i_18__0_n_0\ : STD_LOGIC;
  signal \_carry__2_i_1__2_n_0\ : STD_LOGIC;
  signal \_carry__2_i_1__3_n_0\ : STD_LOGIC;
  signal \_carry__2_i_2__2_n_0\ : STD_LOGIC;
  signal \_carry__2_i_2__3_n_0\ : STD_LOGIC;
  signal \_carry__2_i_3__2_n_0\ : STD_LOGIC;
  signal \_carry__2_i_3__3_n_0\ : STD_LOGIC;
  signal \_carry__2_i_4__2_n_0\ : STD_LOGIC;
  signal \_carry__2_i_4__3_n_0\ : STD_LOGIC;
  signal \_carry__2_i_9__0_n_0\ : STD_LOGIC;
  signal \_carry__3_i_1__0_n_0\ : STD_LOGIC;
  signal \_carry__3_i_1__1_n_0\ : STD_LOGIC;
  signal \_carry__3_i_1__2_n_0\ : STD_LOGIC;
  signal \_carry__3_i_2__0_n_0\ : STD_LOGIC;
  signal \_carry__3_i_2__2_n_0\ : STD_LOGIC;
  signal \_carry__3_i_2__3_n_0\ : STD_LOGIC;
  signal \_carry__3_i_3__2_n_0\ : STD_LOGIC;
  signal \_carry__3_i_3__3_n_0\ : STD_LOGIC;
  signal \_carry__3_i_4__2_n_0\ : STD_LOGIC;
  signal \_carry__3_i_4__3_n_0\ : STD_LOGIC;
  signal \_carry__3_i_5_n_0\ : STD_LOGIC;
  signal \_carry__3_i_9_n_0\ : STD_LOGIC;
  signal \_carry_i_11__0_n_0\ : STD_LOGIC;
  signal \_carry_i_12__0_n_0\ : STD_LOGIC;
  signal \_carry_i_13__0_n_0\ : STD_LOGIC;
  signal \_carry_i_14__0_n_0\ : STD_LOGIC;
  signal \_carry_i_15__0_n_0\ : STD_LOGIC;
  signal \_carry_i_16__0_n_0\ : STD_LOGIC;
  signal \_carry_i_17_n_0\ : STD_LOGIC;
  signal \_carry_i_18_n_0\ : STD_LOGIC;
  signal \_carry_i_20__0_n_0\ : STD_LOGIC;
  signal \_carry_i_21__0_n_0\ : STD_LOGIC;
  signal \_carry_i_22__0_n_0\ : STD_LOGIC;
  signal \_carry_i_23_n_0\ : STD_LOGIC;
  signal \_carry_i_24_n_0\ : STD_LOGIC;
  signal \_carry_i_25_n_0\ : STD_LOGIC;
  signal \_carry_i_26__0_n_0\ : STD_LOGIC;
  signal \_carry_i_27__0_n_0\ : STD_LOGIC;
  signal \_carry_i_28__0_n_0\ : STD_LOGIC;
  signal \_carry_i_29_n_0\ : STD_LOGIC;
  signal \_carry_i_2__2_n_0\ : STD_LOGIC;
  signal \_carry_i_30_n_0\ : STD_LOGIC;
  signal \_carry_i_31_n_0\ : STD_LOGIC;
  signal \_carry_i_32__0_n_0\ : STD_LOGIC;
  signal \_carry_i_33__0_n_0\ : STD_LOGIC;
  signal \_carry_i_34__0_n_0\ : STD_LOGIC;
  signal \_carry_i_35_n_0\ : STD_LOGIC;
  signal \_carry_i_36_n_0\ : STD_LOGIC;
  signal \_carry_i_37_n_0\ : STD_LOGIC;
  signal \_carry_i_38__0_n_0\ : STD_LOGIC;
  signal \_carry_i_39__0_n_0\ : STD_LOGIC;
  signal \_carry_i_3__2_n_0\ : STD_LOGIC;
  signal \_carry_i_40__0_n_0\ : STD_LOGIC;
  signal \_carry_i_41_n_0\ : STD_LOGIC;
  signal \_carry_i_42_n_0\ : STD_LOGIC;
  signal \_carry_i_43_n_0\ : STD_LOGIC;
  signal \_carry_i_4__2_n_0\ : STD_LOGIC;
  signal \_carry_i_5_n_0\ : STD_LOGIC;
  signal adder2_x_mux : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal adder2_y_mux : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^iteration_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^iteration_reg[3]_1\ : STD_LOGIC;
  signal nextiter : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \reg_xin[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \^reg_xin_reg[18]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^reg_xin_reg[18]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^reg_xin_reg[19]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^reg_xin_reg[19]_1\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[16]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[17]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[9]\ : STD_LOGIC;
  signal \reg_yin[18]_i_3_n_0\ : STD_LOGIC;
  signal \reg_yin[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \^reg_yin_reg[19]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^reg_yin_reg[19]_1\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[16]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[17]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[9]\ : STD_LOGIC;
  signal s_add : STD_LOGIC_VECTOR ( 8 downto 5 );
  signal s_add_0 : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal sign_ope : STD_LOGIC;
  signal \^stage3_c2_xout\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \NLW_i___19_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i___19_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i___20_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i___20_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1__0\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_1\ : label is "soft_lutpair89";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute SOFT_HLUTNM of \iteration[1]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \iteration[2]_i_1__0\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \iteration[3]_i_1__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \reg_yin[18]_i_3\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \reg_yin[19]_i_1__0\ : label is "soft_lutpair90";
begin
  CO(0) <= \^co\(0);
  I110(0) <= \^i110\(0);
  Q(0) <= \^q\(0);
  \iteration_reg[3]_0\(3 downto 0) <= \^iteration_reg[3]_0\(3 downto 0);
  \iteration_reg[3]_1\ <= \^iteration_reg[3]_1\;
  \reg_xin_reg[18]_0\(0) <= \^reg_xin_reg[18]_0\(0);
  \reg_xin_reg[18]_1\(1 downto 0) <= \^reg_xin_reg[18]_1\(1 downto 0);
  \reg_xin_reg[19]_0\(0) <= \^reg_xin_reg[19]_0\(0);
  \reg_xin_reg[19]_1\ <= \^reg_xin_reg[19]_1\;
  \reg_yin_reg[19]_0\(1 downto 0) <= \^reg_yin_reg[19]_0\(1 downto 0);
  \reg_yin_reg[19]_1\ <= \^reg_yin_reg[19]_1\;
  stage3_c2_xout(19 downto 0) <= \^stage3_c2_xout\(19 downto 0);
\FSM_onehot_state[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_state_reg[1]_0\,
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[1]_i_1__0_n_0\
    );
\FSM_onehot_state[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_state_reg[1]_0\,
      O => \FSM_onehot_state[2]_i_1__0_n_0\
    );
\FSM_onehot_state[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2AAAAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \^iteration_reg[3]_0\(2),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => \FSM_onehot_state_reg_n_0_[2]\,
      O => \FSM_onehot_state[3]_i_1__0_n_0\
    );
\FSM_onehot_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^iteration_reg[3]_0\(3),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^iteration_reg[3]_0\(0),
      I4 => \^iteration_reg[3]_0\(1),
      O => \FSM_onehot_state[4]_i_1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => \iteration_reg[0]_0\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1__0_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      R => \iteration_reg[0]_0\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1__0_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => \iteration_reg[0]_0\
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1__0_n_0\,
      Q => \^q\(0),
      R => \iteration_reg[0]_0\
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[4]_i_1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[4]\,
      R => \iteration_reg[0]_0\
    );
FXP_X1_ADDER: entity work.design_1_axi_ikinematics_0_0_fxp_adder_45
     port map (
      CO(0) => FXP_X1_ADDER_n_3,
      DI(3) => \_carry__3_i_1__1_n_0\,
      DI(2) => \^i110\(0),
      DI(1) => \reg_xin_reg_n_0_[17]\,
      DI(0) => \reg_xin_reg_n_0_[16]\,
      O(1 downto 0) => \^reg_xin_reg[18]_1\(1 downto 0),
      Q(10 downto 9) => \^reg_yin_reg[19]_0\(1 downto 0),
      Q(8) => \reg_yin_reg_n_0_[17]\,
      Q(7) => \reg_yin_reg_n_0_[16]\,
      Q(6) => \reg_yin_reg_n_0_[15]\,
      Q(5) => \reg_yin_reg_n_0_[12]\,
      Q(4) => \reg_yin_reg_n_0_[5]\,
      Q(3) => \reg_yin_reg_n_0_[4]\,
      Q(2) => \reg_yin_reg_n_0_[3]\,
      Q(1) => \reg_yin_reg_n_0_[2]\,
      Q(0) => \reg_yin_reg_n_0_[1]\,
      S(3) => \_carry_i_2__2_n_0\,
      S(2) => \_carry_i_3__2_n_0\,
      S(1) => \_carry_i_4__2_n_0\,
      S(0) => \_carry_i_5_n_0\,
      S_OPE0 => S_OPE0,
      \X_OUT_reg[16]\(1) => s_add_0(19),
      \X_OUT_reg[16]\(0) => s_add_0(16),
      \X_OUT_reg[16]_0\ => \X_OUT[18]_i_1__0_n_0\,
      \X_OUT_reg[16]_1\(0) => FXP_X2_ADDER_n_2,
      \_carry_0\ => \reg_xin_reg_n_0_[3]\,
      \_carry_1\ => \reg_xin_reg_n_0_[2]\,
      \_carry_10\ => \_carry_i_11__0_n_0\,
      \_carry_11\ => \_carry_i_12__0_n_0\,
      \_carry_2\ => \reg_xin_reg_n_0_[1]\,
      \_carry_3\ => \reg_xin_reg_n_0_[0]\,
      \_carry_4\ => \_carry_i_17_n_0\,
      \_carry_5\ => \_carry_i_18_n_0\,
      \_carry_6\ => \_carry_i_15__0_n_0\,
      \_carry_7\ => \_carry_i_16__0_n_0\,
      \_carry_8\ => \_carry_i_13__0_n_0\,
      \_carry_9\ => \_carry_i_14__0_n_0\,
      \_carry__0_0\ => \reg_xin_reg_n_0_[7]\,
      \_carry__0_1\ => \reg_xin_reg_n_0_[6]\,
      \_carry__0_2\ => \reg_xin_reg_n_0_[5]\,
      \_carry__0_3\ => \reg_xin_reg_n_0_[4]\,
      \_carry__0_4\ => \_carry__0_i_15__0_n_0\,
      \_carry__0_5\ => \_carry__0_i_16__0_n_0\,
      \_carry__0_6\ => \_carry__0_i_10_n_0\,
      \_carry__0_7\ => \_carry__0_i_11__0_n_0\,
      \_carry__0_8\ => \_carry__0_i_12__0_n_0\,
      \_carry__0_9\ => \_carry__0_i_13__0_n_0\,
      \_carry__0_i_4__1_0\(3) => \_carry__0_i_1__2_n_0\,
      \_carry__0_i_4__1_0\(2) => \_carry__0_i_2__2_n_0\,
      \_carry__0_i_4__1_0\(1) => \_carry__0_i_3__2_n_0\,
      \_carry__0_i_4__1_0\(0) => \_carry__0_i_4__2_n_0\,
      \_carry__1_0\ => \reg_xin_reg_n_0_[11]\,
      \_carry__1_1\ => \reg_xin_reg_n_0_[10]\,
      \_carry__1_10\ => FXP_Y2_ADDER_n_33,
      \_carry__1_11\ => \_carry__1_i_15__0_n_0\,
      \_carry__1_12\ => \_carry__1_i_16_n_0\,
      \_carry__1_13\ => \_carry__1_i_9__0_n_0\,
      \_carry__1_14\ => \_carry__1_i_10_n_0\,
      \_carry__1_15\ => \_carry__1_i_11__0_n_0\,
      \_carry__1_16\ => \_carry__1_i_12__0_n_0\,
      \_carry__1_2\ => \reg_xin_reg_n_0_[9]\,
      \_carry__1_3\ => \reg_xin_reg_n_0_[8]\,
      \_carry__1_4\ => \_carry__1_i_17__0_n_0\,
      \_carry__1_5\ => \_carry__1_i_18_n_0\,
      \_carry__1_6\ => \_carry__1_i_19_n_0\,
      \_carry__1_7\ => \_carry__1_i_20__0_n_0\,
      \_carry__1_8\ => \_carry__1_i_21_n_0\,
      \_carry__1_9\ => FXP_Y2_ADDER_n_32,
      \_carry__1_i_8\(3) => \_carry__1_i_1__2_n_0\,
      \_carry__1_i_8\(2) => \_carry__1_i_2__2_n_0\,
      \_carry__1_i_8\(1) => \_carry__1_i_3__2_n_0\,
      \_carry__1_i_8\(0) => \_carry__1_i_4__2_n_0\,
      \_carry__2_0\ => \reg_xin_reg_n_0_[15]\,
      \_carry__2_1\ => \reg_xin_reg_n_0_[14]\,
      \_carry__2_10\ => \_carry__2_i_13__0_n_0\,
      \_carry__2_11\ => \_carry__2_i_14_n_0\,
      \_carry__2_12\ => \_carry__2_i_11_n_0\,
      \_carry__2_13\ => \_carry__1_i_16_1\,
      \_carry__2_14\ => \_carry__2_i_9__0_n_0\,
      \_carry__2_15\ => \_carry__2_i_10_n_0\,
      \_carry__2_2\ => \reg_xin_reg_n_0_[13]\,
      \_carry__2_3\ => \reg_xin_reg_n_0_[12]\,
      \_carry__2_4\ => \_carry__2_i_15__0_n_0\,
      \_carry__2_5\ => \^reg_xin_reg[19]_1\,
      \_carry__2_6\(0) => \^iteration_reg[3]_0\(3),
      \_carry__2_7\ => \_carry__2_i_16__0_n_0\,
      \_carry__2_8\ => \_carry__2_i_17__0_n_0\,
      \_carry__2_9\ => \_carry__2_i_12__0_n_0\,
      \_carry__2_i_4__1_0\(3) => \_carry__2_i_1__2_n_0\,
      \_carry__2_i_4__1_0\(2) => \_carry__2_i_2__2_n_0\,
      \_carry__2_i_4__1_0\(1) => \_carry__2_i_3__2_n_0\,
      \_carry__2_i_4__1_0\(0) => \_carry__2_i_4__2_n_0\,
      \_carry__3_0\(0) => FXP_X1_ADDER_n_7,
      \_carry__3_1\(0) => \^reg_xin_reg[18]_0\(0),
      \_carry__3_2\ => \^iteration_reg[3]_1\,
      \_carry__3_3\ => FXP_Y2_ADDER_n_12,
      \_carry__3_4\ => FXP_Y2_ADDER_n_11,
      \_carry__3_5\ => \_carry__3_i_9_n_0\,
      \_carry__3_6\(0) => \^reg_xin_reg[19]_0\(0),
      \_carry__3_7\ => FXP_Y2_ADDER_n_75,
      \_carry__3_i_4__1_0\(2) => \_carry__3_i_2__2_n_0\,
      \_carry__3_i_4__1_0\(1) => \_carry__3_i_3__2_n_0\,
      \_carry__3_i_4__1_0\(0) => \_carry__3_i_4__2_n_0\,
      adder2_x_mux(17 downto 0) => adder2_x_mux(17 downto 0),
      \reg_xin_reg[11]\(2 downto 1) => s_add(8 downto 7),
      \reg_xin_reg[11]\(0) => s_add(5),
      \reg_xin_reg[11]_0\(2) => FXP_X1_ADDER_n_33,
      \reg_xin_reg[11]_0\(1) => FXP_X1_ADDER_n_34,
      \reg_xin_reg[11]_0\(0) => FXP_X1_ADDER_n_35,
      \reg_xin_reg[6]\(1) => FXP_X1_ADDER_n_31,
      \reg_xin_reg[6]\(0) => FXP_X1_ADDER_n_32,
      \reg_yin_reg[16]\(3) => FXP_X1_ADDER_n_36,
      \reg_yin_reg[16]\(2) => FXP_X1_ADDER_n_37,
      \reg_yin_reg[16]\(1) => FXP_X1_ADDER_n_38,
      \reg_yin_reg[16]\(0) => FXP_X1_ADDER_n_39,
      \reg_yin_reg[19]\(1) => FXP_X1_ADDER_n_40,
      \reg_yin_reg[19]\(0) => FXP_X1_ADDER_n_41,
      \reg_yin_reg[4]\(3) => FXP_X1_ADDER_n_27,
      \reg_yin_reg[4]\(2) => FXP_X1_ADDER_n_28,
      \reg_yin_reg[4]\(1) => FXP_X1_ADDER_n_29,
      \reg_yin_reg[4]\(0) => FXP_X1_ADDER_n_30,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0 => FXP_X1_ADDER_n_6,
      s00_axi_aresetn_1 => FXP_X1_ADDER_n_8,
      stage3_c2_xout(1) => \^stage3_c2_xout\(19),
      stage3_c2_xout(0) => \^stage3_c2_xout\(16)
    );
FXP_X2_ADDER: entity work.design_1_axi_ikinematics_0_0_fxp_adder_46
     port map (
      D(0) => FXP_X2_ADDER_n_21,
      DI(1) => \_carry__3_i_1__2_n_0\,
      DI(0) => \_carry__3_i_2__0_n_0\,
      \FSM_onehot_state_reg[4]\ => FXP_X2_ADDER_n_22,
      \FSM_onehot_state_reg[4]_0\ => FXP_X2_ADDER_n_23,
      \FSM_onehot_state_reg[4]_1\ => FXP_X2_ADDER_n_24,
      \FSM_onehot_state_reg[4]_10\ => FXP_X2_ADDER_n_33,
      \FSM_onehot_state_reg[4]_11\ => FXP_X2_ADDER_n_34,
      \FSM_onehot_state_reg[4]_12\ => FXP_X2_ADDER_n_35,
      \FSM_onehot_state_reg[4]_13\ => FXP_X2_ADDER_n_36,
      \FSM_onehot_state_reg[4]_14\ => FXP_X2_ADDER_n_37,
      \FSM_onehot_state_reg[4]_15\ => FXP_X2_ADDER_n_38,
      \FSM_onehot_state_reg[4]_16\ => FXP_X2_ADDER_n_39,
      \FSM_onehot_state_reg[4]_2\ => FXP_X2_ADDER_n_25,
      \FSM_onehot_state_reg[4]_3\ => FXP_X2_ADDER_n_26,
      \FSM_onehot_state_reg[4]_4\ => FXP_X2_ADDER_n_27,
      \FSM_onehot_state_reg[4]_5\ => FXP_X2_ADDER_n_28,
      \FSM_onehot_state_reg[4]_6\ => FXP_X2_ADDER_n_29,
      \FSM_onehot_state_reg[4]_7\ => FXP_X2_ADDER_n_30,
      \FSM_onehot_state_reg[4]_8\ => FXP_X2_ADDER_n_31,
      \FSM_onehot_state_reg[4]_9\ => FXP_X2_ADDER_n_32,
      Q(1) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(0) => \^q\(0),
      S(3) => \_carry__0_i_5_n_0\,
      S(2) => FXP_X1_ADDER_n_31,
      S(1) => \_carry__0_i_7_n_0\,
      S(0) => FXP_X1_ADDER_n_32,
      \X_OUT_reg[11]\(3) => FXP_X1_ADDER_n_33,
      \X_OUT_reg[11]\(2) => FXP_X1_ADDER_n_34,
      \X_OUT_reg[11]\(1) => FXP_X1_ADDER_n_35,
      \X_OUT_reg[11]\(0) => \_carry__1_i_8_n_0\,
      \X_OUT_reg[15]\(3) => FXP_X1_ADDER_n_36,
      \X_OUT_reg[15]\(2) => FXP_X1_ADDER_n_37,
      \X_OUT_reg[15]\(1) => FXP_X1_ADDER_n_38,
      \X_OUT_reg[15]\(0) => FXP_X1_ADDER_n_39,
      \X_OUT_reg[3]\ => \reg_yin_reg[3]_0\,
      \X_OUT_reg[3]_0\(3) => FXP_X1_ADDER_n_27,
      \X_OUT_reg[3]_0\(2) => FXP_X1_ADDER_n_28,
      \X_OUT_reg[3]_0\(1) => FXP_X1_ADDER_n_29,
      \X_OUT_reg[3]_0\(0) => FXP_X1_ADDER_n_30,
      adder2_x_mux(17 downto 0) => adder2_x_mux(17 downto 0),
      \reg_xin_reg[16]\(3) => \_carry__3_i_5_n_0\,
      \reg_xin_reg[16]\(2) => \reg_xin_reg[16]_0\(0),
      \reg_xin_reg[16]\(1) => FXP_X1_ADDER_n_40,
      \reg_xin_reg[16]\(0) => FXP_X1_ADDER_n_41,
      \reg_xin_reg[16]_0\(0) => FXP_X1_ADDER_n_7,
      \reg_xin_reg[19]\(1) => s_add_0(19),
      \reg_xin_reg[19]\(0) => s_add_0(16),
      \reg_xin_reg[19]_0\(0) => FXP_X2_ADDER_n_2,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0 => FXP_X2_ADDER_n_3,
      s00_axi_aresetn_1 => FXP_X2_ADDER_n_4,
      s00_axi_aresetn_10 => FXP_X2_ADDER_n_13,
      s00_axi_aresetn_11 => FXP_X2_ADDER_n_14,
      s00_axi_aresetn_12 => FXP_X2_ADDER_n_15,
      s00_axi_aresetn_13 => FXP_X2_ADDER_n_16,
      s00_axi_aresetn_14 => FXP_X2_ADDER_n_17,
      s00_axi_aresetn_15 => FXP_X2_ADDER_n_18,
      s00_axi_aresetn_16 => FXP_X2_ADDER_n_19,
      s00_axi_aresetn_17 => FXP_X2_ADDER_n_20,
      s00_axi_aresetn_18 => FXP_X2_ADDER_n_40,
      s00_axi_aresetn_2 => FXP_X2_ADDER_n_5,
      s00_axi_aresetn_3 => FXP_X2_ADDER_n_6,
      s00_axi_aresetn_4 => FXP_X2_ADDER_n_7,
      s00_axi_aresetn_5 => FXP_X2_ADDER_n_8,
      s00_axi_aresetn_6 => FXP_X2_ADDER_n_9,
      s00_axi_aresetn_7 => FXP_X2_ADDER_n_10,
      s00_axi_aresetn_8 => FXP_X2_ADDER_n_11,
      s00_axi_aresetn_9 => FXP_X2_ADDER_n_12
    );
FXP_Y1_ADDER: entity work.design_1_axi_ikinematics_0_0_fxp_adder_47
     port map (
      CO(0) => FXP_Y1_ADDER_n_0,
      DI(0) => \_carry__3_i_1__0_n_0\,
      O(1 downto 0) => O(1 downto 0),
      Q(19 downto 18) => \^reg_yin_reg[19]_0\(1 downto 0),
      Q(17) => \reg_yin_reg_n_0_[17]\,
      Q(16) => \reg_yin_reg_n_0_[16]\,
      Q(15) => \reg_yin_reg_n_0_[15]\,
      Q(14) => \reg_yin_reg_n_0_[14]\,
      Q(13) => \reg_yin_reg_n_0_[13]\,
      Q(12) => \reg_yin_reg_n_0_[12]\,
      Q(11) => \reg_yin_reg_n_0_[11]\,
      Q(10) => \reg_yin_reg_n_0_[10]\,
      Q(9) => \reg_yin_reg_n_0_[9]\,
      Q(8) => \reg_yin_reg_n_0_[8]\,
      Q(7) => \reg_yin_reg_n_0_[7]\,
      Q(6) => \reg_yin_reg_n_0_[6]\,
      Q(5) => \reg_yin_reg_n_0_[5]\,
      Q(4) => \reg_yin_reg_n_0_[4]\,
      Q(3) => \reg_yin_reg_n_0_[3]\,
      Q(2) => \reg_yin_reg_n_0_[2]\,
      Q(1) => \reg_yin_reg_n_0_[1]\,
      Q(0) => \reg_yin_reg_n_0_[0]\,
      S(3) => FXP_Y2_ADDER_n_96,
      S(2) => FXP_Y2_ADDER_n_97,
      S(1) => FXP_Y2_ADDER_n_98,
      S(0) => FXP_Y2_ADDER_n_99,
      S_OPE0 => S_OPE0,
      \_carry_0\ => \reg_xin_reg_n_0_[1]\,
      \_carry_1\ => FXP_Y2_ADDER_n_38,
      \_carry_10\ => FXP_Y2_ADDER_n_42,
      \_carry_11\ => FXP_Y2_ADDER_n_53,
      \_carry_2\ => FXP_Y2_ADDER_n_48,
      \_carry_3\ => \reg_xin_reg_n_0_[2]\,
      \_carry_4\ => FXP_Y2_ADDER_n_40,
      \_carry_5\ => FXP_Y2_ADDER_n_51,
      \_carry_6\ => \reg_xin_reg_n_0_[3]\,
      \_carry_7\ => FXP_Y2_ADDER_n_41,
      \_carry_8\ => FXP_Y2_ADDER_n_52,
      \_carry_9\ => \reg_xin_reg_n_0_[4]\,
      \_carry__0_0\ => \reg_xin_reg_n_0_[5]\,
      \_carry__0_1\ => FXP_Y2_ADDER_n_43,
      \_carry__0_2\ => FXP_Y2_ADDER_n_54,
      \_carry__0_3\ => FXP_Y2_ADDER_n_19,
      \_carry__0_4\ => FXP_Y2_ADDER_n_28,
      \_carry__0_5\ => FXP_Y2_ADDER_n_55,
      \_carry__0_6\ => FXP_Y2_ADDER_n_61,
      \_carry__0_7\ => FXP_Y2_ADDER_n_44,
      \_carry__0_8\ => FXP_Y2_ADDER_n_31,
      \_carry__0_i_4__0_0\(3) => FXP_Y2_ADDER_n_100,
      \_carry__0_i_4__0_0\(2) => FXP_Y2_ADDER_n_101,
      \_carry__0_i_4__0_0\(1) => FXP_Y2_ADDER_n_102,
      \_carry__0_i_4__0_0\(0) => FXP_Y2_ADDER_n_103,
      \_carry__1_0\ => FXP_Y2_ADDER_n_27,
      \_carry__1_1\ => FXP_Y2_ADDER_n_62,
      \_carry__1_10\ => FXP_Y2_ADDER_n_10,
      \_carry__1_11\ => FXP_Y2_ADDER_n_59,
      \_carry__1_12\ => FXP_Y2_ADDER_n_26,
      \_carry__1_13\ => FXP_Y2_ADDER_n_35,
      \_carry__1_14\ => FXP_Y2_ADDER_n_63,
      \_carry__1_2\ => FXP_Y2_ADDER_n_58,
      \_carry__1_3\ => FXP_Y2_ADDER_n_15,
      \_carry__1_4\ => FXP_Y2_ADDER_n_71,
      \_carry__1_5\ => FXP_Y2_ADDER_n_34,
      \_carry__1_6\ => FXP_Y2_ADDER_n_32,
      \_carry__1_7\ => \reg_xin_reg_n_0_[12]\,
      \_carry__1_8\ => FXP_Y2_ADDER_n_33,
      \_carry__1_9\ => FXP_Y2_ADDER_n_66,
      \_carry__1_i_8__0_0\(3) => FXP_Y2_ADDER_n_104,
      \_carry__1_i_8__0_0\(2) => FXP_Y2_ADDER_n_105,
      \_carry__1_i_8__0_0\(1) => FXP_Y2_ADDER_n_106,
      \_carry__1_i_8__0_0\(0) => FXP_Y2_ADDER_n_107,
      \_carry__2_0\ => FXP_Y2_ADDER_n_60,
      \_carry__2_1\ => \^reg_yin_reg[19]_1\,
      \_carry__2_10\ => \reg_xin_reg_n_0_[15]\,
      \_carry__2_11\ => FXP_Y2_ADDER_n_47,
      \_carry__2_12\ => FXP_Y2_ADDER_n_3,
      \_carry__2_2\(0) => \^iteration_reg[3]_0\(3),
      \_carry__2_3\ => FXP_Y2_ADDER_n_36,
      \_carry__2_4\ => FXP_Y2_ADDER_n_64,
      \_carry__2_5\ => FXP_Y2_ADDER_n_37,
      \_carry__2_6\ => FXP_Y2_ADDER_n_65,
      \_carry__2_7\ => FXP_Y2_ADDER_n_5,
      \_carry__2_8\ => FXP_Y2_ADDER_n_22,
      \_carry__2_9\ => \_carry__2\,
      \_carry__2_i_4__0_0\(3) => \_carry__2_i_1__3_n_0\,
      \_carry__2_i_4__0_0\(2) => \_carry__2_i_2__3_n_0\,
      \_carry__2_i_4__0_0\(1) => \_carry__2_i_3__3_n_0\,
      \_carry__2_i_4__0_0\(0) => \_carry__2_i_4__3_n_0\,
      \_carry__3_0\(0) => FXP_Y1_ADDER_n_21,
      \_carry__3_1\(0) => \^co\(0),
      \_carry__3_2\ => \^iteration_reg[3]_1\,
      \_carry__3_3\ => FXP_Y2_ADDER_n_12,
      \_carry__3_4\ => FXP_Y2_ADDER_n_11,
      \_carry__3_5\(2) => \^i110\(0),
      \_carry__3_5\(1) => \reg_xin_reg_n_0_[17]\,
      \_carry__3_5\(0) => \reg_xin_reg_n_0_[16]\,
      \_carry__3_6\ => FXP_Y2_ADDER_n_1,
      \_carry__3_7\(0) => \^reg_xin_reg[19]_0\(0),
      \_carry__3_8\ => FXP_Y2_ADDER_n_75,
      \_carry__3_i_4__0_0\(2) => \_carry__3_i_2__3_n_0\,
      \_carry__3_i_4__0_0\(1) => \_carry__3_i_3__3_n_0\,
      \_carry__3_i_4__0_0\(0) => \_carry__3_i_4__3_n_0\,
      adder2_y_mux(17 downto 0) => adder2_y_mux(17 downto 0),
      \reg_xin_reg[16]\(3) => FXP_Y1_ADDER_n_34,
      \reg_xin_reg[16]\(2) => FXP_Y1_ADDER_n_35,
      \reg_xin_reg[16]\(1) => FXP_Y1_ADDER_n_36,
      \reg_xin_reg[16]\(0) => FXP_Y1_ADDER_n_37,
      \reg_xin_reg[4]\(3) => FXP_Y1_ADDER_n_22,
      \reg_xin_reg[4]\(2) => FXP_Y1_ADDER_n_23,
      \reg_xin_reg[4]\(1) => FXP_Y1_ADDER_n_24,
      \reg_xin_reg[4]\(0) => FXP_Y1_ADDER_n_25,
      \reg_yin_reg[11]\(3) => FXP_Y1_ADDER_n_30,
      \reg_yin_reg[11]\(2) => FXP_Y1_ADDER_n_31,
      \reg_yin_reg[11]\(1) => FXP_Y1_ADDER_n_32,
      \reg_yin_reg[11]\(0) => FXP_Y1_ADDER_n_33,
      \reg_yin_reg[19]\(1) => FXP_Y1_ADDER_n_38,
      \reg_yin_reg[19]\(0) => FXP_Y1_ADDER_n_39,
      \reg_yin_reg[19]_0\(0) => FXP_Y2_ADDER_n_0,
      \reg_yin_reg[7]\(3) => FXP_Y1_ADDER_n_26,
      \reg_yin_reg[7]\(2) => FXP_Y1_ADDER_n_27,
      \reg_yin_reg[7]\(1) => FXP_Y1_ADDER_n_28,
      \reg_yin_reg[7]\(0) => FXP_Y1_ADDER_n_29
    );
FXP_Y2_ADDER: entity work.design_1_axi_ikinematics_0_0_fxp_adder_48
     port map (
      CO(0) => \^co\(0),
      D(18) => FXP_Y2_ADDER_n_77,
      D(17) => FXP_Y2_ADDER_n_78,
      D(16) => FXP_Y2_ADDER_n_79,
      D(15) => FXP_Y2_ADDER_n_80,
      D(14) => FXP_Y2_ADDER_n_81,
      D(13) => FXP_Y2_ADDER_n_82,
      D(12) => FXP_Y2_ADDER_n_83,
      D(11) => FXP_Y2_ADDER_n_84,
      D(10) => FXP_Y2_ADDER_n_85,
      D(9) => FXP_Y2_ADDER_n_86,
      D(8) => FXP_Y2_ADDER_n_87,
      D(7) => FXP_Y2_ADDER_n_88,
      D(6) => FXP_Y2_ADDER_n_89,
      D(5) => FXP_Y2_ADDER_n_90,
      D(4) => FXP_Y2_ADDER_n_91,
      D(3) => FXP_Y2_ADDER_n_92,
      D(2) => FXP_Y2_ADDER_n_93,
      D(1) => FXP_Y2_ADDER_n_94,
      D(0) => FXP_Y2_ADDER_n_95,
      Q(3 downto 0) => \^iteration_reg[3]_0\(3 downto 0),
      S(2) => \reg_yin_reg[18]_0\(0),
      S(1) => FXP_Y1_ADDER_n_38,
      S(0) => FXP_Y1_ADDER_n_39,
      S_OPE0 => S_OPE0,
      \_carry_0\ => \reg_xin_reg_n_0_[0]\,
      \_carry_1\ => \reg_xin_reg_n_0_[1]\,
      \_carry__0_i_10__0_0\ => \_carry__0_i_10__0\,
      \_carry__0_i_14__0_0\ => \_carry__2\,
      \_carry__0_i_16_0\(2) => \^i110\(0),
      \_carry__0_i_16_0\(1) => \reg_xin_reg_n_0_[17]\,
      \_carry__0_i_16_0\(0) => \reg_xin_reg_n_0_[16]\,
      \_carry__0_i_16_1\ => \reg_xin_reg_n_0_[15]\,
      \_carry__3_0\(12) => \^reg_yin_reg[19]_0\(1),
      \_carry__3_0\(11) => \reg_yin_reg_n_0_[11]\,
      \_carry__3_0\(10) => \reg_yin_reg_n_0_[10]\,
      \_carry__3_0\(9) => \reg_yin_reg_n_0_[9]\,
      \_carry__3_0\(8) => \reg_yin_reg_n_0_[8]\,
      \_carry__3_0\(7) => \reg_yin_reg_n_0_[7]\,
      \_carry__3_0\(6) => \reg_yin_reg_n_0_[6]\,
      \_carry__3_0\(5) => \reg_yin_reg_n_0_[5]\,
      \_carry__3_0\(4) => \reg_yin_reg_n_0_[4]\,
      \_carry__3_0\(3) => \reg_yin_reg_n_0_[3]\,
      \_carry__3_0\(2) => \reg_yin_reg_n_0_[2]\,
      \_carry__3_0\(1) => \reg_yin_reg_n_0_[1]\,
      \_carry__3_0\(0) => \reg_yin_reg_n_0_[0]\,
      \_carry_i_10__0_0\ => \reg_xin_reg_n_0_[6]\,
      \_carry_i_10__0_1\ => \reg_xin_reg_n_0_[10]\,
      \_carry_i_10__0_2\ => \reg_xin_reg_n_0_[14]\,
      \_carry_i_12_0\ => \reg_xin_reg_n_0_[9]\,
      \_carry_i_12_1\ => \reg_xin_reg_n_0_[13]\,
      \_carry_i_12_2\ => \reg_xin_reg_n_0_[5]\,
      \_carry_i_14_0\ => \reg_xin_reg_n_0_[8]\,
      \_carry_i_14_1\ => \reg_xin_reg_n_0_[12]\,
      \_carry_i_14_2\ => \reg_xin_reg_n_0_[4]\,
      \_carry_i_16_0\ => \reg_xin_reg_n_0_[11]\,
      \_carry_i_16_1\ => \reg_xin_reg_n_0_[7]\,
      \_carry_i_16_2\ => \reg_xin_reg_n_0_[3]\,
      \_carry_i_17\(0) => \^reg_xin_reg[19]_0\(0),
      \_carry_i_8__0\ => \reg_xin_reg_n_0_[2]\,
      adder2_y_mux(17 downto 0) => adder2_y_mux(17 downto 0),
      \iteration_reg[0]\ => FXP_Y2_ADDER_n_4,
      \iteration_reg[0]_0\ => FXP_Y2_ADDER_n_6,
      \iteration_reg[0]_1\ => FXP_Y2_ADDER_n_7,
      \iteration_reg[0]_10\ => FXP_Y2_ADDER_n_69,
      \iteration_reg[0]_11\ => FXP_Y2_ADDER_n_70,
      \iteration_reg[0]_2\ => FXP_Y2_ADDER_n_11,
      \iteration_reg[0]_3\ => FXP_Y2_ADDER_n_13,
      \iteration_reg[0]_4\ => FXP_Y2_ADDER_n_14,
      \iteration_reg[0]_5\ => FXP_Y2_ADDER_n_18,
      \iteration_reg[0]_6\ => FXP_Y2_ADDER_n_23,
      \iteration_reg[0]_7\ => FXP_Y2_ADDER_n_24,
      \iteration_reg[0]_8\ => FXP_Y2_ADDER_n_32,
      \iteration_reg[0]_9\ => FXP_Y2_ADDER_n_33,
      \iteration_reg[1]\ => FXP_Y2_ADDER_n_25,
      \iteration_reg[1]_0\ => FXP_Y2_ADDER_n_75,
      \iteration_reg[2]\ => FXP_Y2_ADDER_n_2,
      \iteration_reg[2]_0\ => FXP_Y2_ADDER_n_9,
      \iteration_reg[2]_1\ => FXP_Y2_ADDER_n_16,
      \iteration_reg[2]_2\ => FXP_Y2_ADDER_n_17,
      \iteration_reg[2]_3\ => FXP_Y2_ADDER_n_46,
      \iteration_reg[2]_4\ => FXP_Y2_ADDER_n_56,
      \iteration_reg[2]_5\ => FXP_Y2_ADDER_n_57,
      \iteration_reg[2]_6\ => FXP_Y2_ADDER_n_67,
      \iteration_reg[2]_7\ => FXP_Y2_ADDER_n_68,
      \iteration_reg[3]\ => FXP_Y2_ADDER_n_20,
      \iteration_reg[3]_0\ => FXP_Y2_ADDER_n_21,
      \iteration_reg[3]_1\ => FXP_Y2_ADDER_n_29,
      \iteration_reg[3]_2\ => FXP_Y2_ADDER_n_30,
      \iteration_reg[3]_3\ => FXP_Y2_ADDER_n_45,
      \iteration_reg[3]_4\ => FXP_Y2_ADDER_n_49,
      \iteration_reg[3]_5\ => FXP_Y2_ADDER_n_50,
      \iteration_reg[3]_6\ => FXP_Y2_ADDER_n_72,
      \iteration_reg[3]_7\ => FXP_Y2_ADDER_n_73,
      \iteration_reg[3]_8\ => \^iteration_reg[3]_1\,
      \reg_xin_reg[10]\ => FXP_Y2_ADDER_n_34,
      \reg_xin_reg[10]_0\ => FXP_Y2_ADDER_n_61,
      \reg_xin_reg[11]\ => FXP_Y2_ADDER_n_10,
      \reg_xin_reg[11]_0\ => FXP_Y2_ADDER_n_48,
      \reg_xin_reg[12]\ => FXP_Y2_ADDER_n_35,
      \reg_xin_reg[12]_0\ => FXP_Y2_ADDER_n_51,
      \reg_xin_reg[12]_1\ => FXP_Y2_ADDER_n_55,
      \reg_xin_reg[12]_2\ => FXP_Y2_ADDER_n_62,
      \reg_xin_reg[13]\ => FXP_Y2_ADDER_n_36,
      \reg_xin_reg[13]_0\ => FXP_Y2_ADDER_n_52,
      \reg_xin_reg[13]_1\ => FXP_Y2_ADDER_n_66,
      \reg_xin_reg[14]\ => FXP_Y2_ADDER_n_37,
      \reg_xin_reg[14]_0\ => FXP_Y2_ADDER_n_53,
      \reg_xin_reg[14]_1\ => FXP_Y2_ADDER_n_58,
      \reg_xin_reg[14]_2\ => FXP_Y2_ADDER_n_63,
      \reg_xin_reg[15]\ => FXP_Y2_ADDER_n_54,
      \reg_xin_reg[15]_0\ => FXP_Y2_ADDER_n_64,
      \reg_xin_reg[16]\ => FXP_Y2_ADDER_n_31,
      \reg_xin_reg[16]_0\ => FXP_Y2_ADDER_n_59,
      \reg_xin_reg[16]_1\ => FXP_Y2_ADDER_n_65,
      \reg_xin_reg[16]_2\ => FXP_Y2_ADDER_n_71,
      \reg_xin_reg[17]\ => FXP_Y2_ADDER_n_27,
      \reg_xin_reg[17]_0\ => FXP_Y2_ADDER_n_47,
      \reg_xin_reg[17]_1\ => FXP_Y2_ADDER_n_60,
      \reg_xin_reg[18]\ => FXP_Y2_ADDER_n_1,
      \reg_xin_reg[18]_0\ => FXP_Y2_ADDER_n_3,
      \reg_xin_reg[18]_1\ => FXP_Y2_ADDER_n_5,
      \reg_xin_reg[18]_2\ => FXP_Y2_ADDER_n_15,
      \reg_xin_reg[18]_3\ => FXP_Y2_ADDER_n_22,
      \reg_xin_reg[19]\ => FXP_Y2_ADDER_n_12,
      \reg_xin_reg[19]_0\ => FXP_Y2_ADDER_n_26,
      \reg_xin_reg[2]\ => FXP_Y2_ADDER_n_38,
      \reg_xin_reg[3]\ => FXP_Y2_ADDER_n_40,
      \reg_xin_reg[4]\ => FXP_Y2_ADDER_n_41,
      \reg_xin_reg[5]\ => FXP_Y2_ADDER_n_42,
      \reg_xin_reg[6]\ => FXP_Y2_ADDER_n_43,
      \reg_xin_reg[7]\ => FXP_Y2_ADDER_n_28,
      \reg_xin_reg[8]\ => FXP_Y2_ADDER_n_19,
      \reg_xin_reg[8]_0\ => FXP_Y2_ADDER_n_44,
      \reg_yin_reg[0]\ => \reg_yin[18]_i_3_n_0\,
      \reg_yin_reg[11]\(3) => FXP_Y2_ADDER_n_104,
      \reg_yin_reg[11]\(2) => FXP_Y2_ADDER_n_105,
      \reg_yin_reg[11]\(1) => FXP_Y2_ADDER_n_106,
      \reg_yin_reg[11]\(0) => FXP_Y2_ADDER_n_107,
      \reg_yin_reg[11]_0\(3) => FXP_Y1_ADDER_n_30,
      \reg_yin_reg[11]_0\(2) => FXP_Y1_ADDER_n_31,
      \reg_yin_reg[11]_0\(1) => FXP_Y1_ADDER_n_32,
      \reg_yin_reg[11]_0\(0) => FXP_Y1_ADDER_n_33,
      \reg_yin_reg[15]\(3) => FXP_Y1_ADDER_n_34,
      \reg_yin_reg[15]\(2) => FXP_Y1_ADDER_n_35,
      \reg_yin_reg[15]\(1) => FXP_Y1_ADDER_n_36,
      \reg_yin_reg[15]\(0) => FXP_Y1_ADDER_n_37,
      \reg_yin_reg[18]\(18 downto 0) => D(18 downto 0),
      \reg_yin_reg[18]_0\(0) => FXP_Y1_ADDER_n_21,
      \reg_yin_reg[18]_1\(1) => \FSM_onehot_state_reg_n_0_[4]\,
      \reg_yin_reg[18]_1\(0) => \^q\(0),
      \reg_yin_reg[19]\(0) => FXP_Y2_ADDER_n_0,
      \reg_yin_reg[19]_0\ => \^reg_yin_reg[19]_1\,
      \reg_yin_reg[3]\(3) => FXP_Y2_ADDER_n_96,
      \reg_yin_reg[3]\(2) => FXP_Y2_ADDER_n_97,
      \reg_yin_reg[3]\(1) => FXP_Y2_ADDER_n_98,
      \reg_yin_reg[3]\(0) => FXP_Y2_ADDER_n_99,
      \reg_yin_reg[3]_0\ => \reg_yin_reg[3]_0\,
      \reg_yin_reg[3]_1\(3) => FXP_Y1_ADDER_n_22,
      \reg_yin_reg[3]_1\(2) => FXP_Y1_ADDER_n_23,
      \reg_yin_reg[3]_1\(1) => FXP_Y1_ADDER_n_24,
      \reg_yin_reg[3]_1\(0) => FXP_Y1_ADDER_n_25,
      \reg_yin_reg[7]\(3) => FXP_Y2_ADDER_n_100,
      \reg_yin_reg[7]\(2) => FXP_Y2_ADDER_n_101,
      \reg_yin_reg[7]\(1) => FXP_Y2_ADDER_n_102,
      \reg_yin_reg[7]\(0) => FXP_Y2_ADDER_n_103,
      \reg_yin_reg[7]_0\(3) => FXP_Y1_ADDER_n_26,
      \reg_yin_reg[7]_0\(2) => FXP_Y1_ADDER_n_27,
      \reg_yin_reg[7]_0\(1) => FXP_Y1_ADDER_n_28,
      \reg_yin_reg[7]_0\(0) => FXP_Y1_ADDER_n_29,
      s00_axi_aresetn => s00_axi_aresetn,
      sign_ope => sign_ope
    );
\X_OUT[18]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(3),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \^iteration_reg[3]_0\(1),
      I4 => s00_axi_aresetn,
      O => \X_OUT[18]_i_1__0_n_0\
    );
\X_OUT_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__0_n_0\,
      D => FXP_X2_ADDER_n_20,
      Q => \^stage3_c2_xout\(0),
      S => '0'
    );
\X_OUT_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__0_n_0\,
      D => FXP_X2_ADDER_n_10,
      Q => \^stage3_c2_xout\(10),
      S => '0'
    );
\X_OUT_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__0_n_0\,
      D => FXP_X2_ADDER_n_9,
      Q => \^stage3_c2_xout\(11),
      S => '0'
    );
\X_OUT_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__0_n_0\,
      D => FXP_X2_ADDER_n_8,
      Q => \^stage3_c2_xout\(12),
      S => '0'
    );
\X_OUT_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__0_n_0\,
      D => FXP_X2_ADDER_n_7,
      Q => \^stage3_c2_xout\(13),
      S => '0'
    );
\X_OUT_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__0_n_0\,
      D => FXP_X2_ADDER_n_6,
      Q => \^stage3_c2_xout\(14),
      S => '0'
    );
\X_OUT_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__0_n_0\,
      D => FXP_X2_ADDER_n_5,
      Q => \^stage3_c2_xout\(15),
      S => '0'
    );
\X_OUT_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X1_ADDER_n_6,
      Q => \^stage3_c2_xout\(16),
      R => '0'
    );
\X_OUT_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__0_n_0\,
      D => FXP_X2_ADDER_n_4,
      Q => \^stage3_c2_xout\(17),
      S => '0'
    );
\X_OUT_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__0_n_0\,
      D => FXP_X2_ADDER_n_3,
      Q => \^stage3_c2_xout\(18),
      S => '0'
    );
\X_OUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X1_ADDER_n_8,
      Q => \^stage3_c2_xout\(19),
      R => '0'
    );
\X_OUT_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__0_n_0\,
      D => FXP_X2_ADDER_n_19,
      Q => \^stage3_c2_xout\(1),
      S => '0'
    );
\X_OUT_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__0_n_0\,
      D => FXP_X2_ADDER_n_18,
      Q => \^stage3_c2_xout\(2),
      S => '0'
    );
\X_OUT_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__0_n_0\,
      D => FXP_X2_ADDER_n_17,
      Q => \^stage3_c2_xout\(3),
      S => '0'
    );
\X_OUT_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__0_n_0\,
      D => FXP_X2_ADDER_n_16,
      Q => \^stage3_c2_xout\(4),
      S => '0'
    );
\X_OUT_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__0_n_0\,
      D => FXP_X2_ADDER_n_15,
      Q => \^stage3_c2_xout\(5),
      S => '0'
    );
\X_OUT_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__0_n_0\,
      D => FXP_X2_ADDER_n_14,
      Q => \^stage3_c2_xout\(6),
      S => '0'
    );
\X_OUT_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__0_n_0\,
      D => FXP_X2_ADDER_n_13,
      Q => \^stage3_c2_xout\(7),
      S => '0'
    );
\X_OUT_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__0_n_0\,
      D => FXP_X2_ADDER_n_12,
      Q => \^stage3_c2_xout\(8),
      S => '0'
    );
\X_OUT_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__0_n_0\,
      D => FXP_X2_ADDER_n_11,
      Q => \^stage3_c2_xout\(9),
      S => '0'
    );
\_carry__0_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFFFFFC"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_11,
      I1 => \_carry__0_i_23__0_n_0\,
      I2 => \_carry__0_i_24_n_0\,
      I3 => \_carry__0_i_25__0_n_0\,
      I4 => FXP_Y2_ADDER_n_12,
      I5 => \reg_yin_reg_n_0_[7]\,
      O => \_carry__0_i_10_n_0\
    );
\_carry__0_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_49,
      I1 => \reg_yin_reg_n_0_[12]\,
      I2 => FXP_Y2_ADDER_n_50,
      I3 => FXP_Y2_ADDER_n_56,
      I4 => \reg_yin_reg_n_0_[13]\,
      I5 => FXP_Y2_ADDER_n_57,
      O => \_carry__0_i_11__0_n_0\
    );
\_carry__0_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_24,
      I1 => \reg_yin_reg_n_0_[10]\,
      I2 => FXP_Y2_ADDER_n_23,
      I3 => FXP_Y2_ADDER_n_6,
      I4 => \reg_yin_reg_n_0_[11]\,
      I5 => FXP_Y2_ADDER_n_7,
      O => \_carry__0_i_12__0_n_0\
    );
\_carry__0_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_32,
      I1 => \reg_yin_reg_n_0_[8]\,
      I2 => FXP_Y2_ADDER_n_33,
      I3 => FXP_Y2_ADDER_n_45,
      I4 => \reg_yin_reg_n_0_[9]\,
      I5 => FXP_Y2_ADDER_n_46,
      O => \_carry__0_i_13__0_n_0\
    );
\_carry__0_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry__0_i_36__0_n_0\,
      I1 => \_carry__0_i_37_n_0\,
      I2 => \_carry__0_i_38_n_0\,
      I3 => \_carry__0_i_39_n_0\,
      I4 => \_carry__0_i_40_n_0\,
      I5 => \_carry__0_i_41_n_0\,
      O => \_carry__0_i_14_n_0\
    );
\_carry__0_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008400000048"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[6]\,
      I1 => \^iteration_reg[3]_0\(0),
      I2 => sign_ope,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => \^iteration_reg[3]_0\(2),
      I5 => \^iteration_reg[3]_0\(1),
      O => \_carry__0_i_15__0_n_0\
    );
\_carry__0_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry__0_i_42_n_0\,
      I1 => \_carry__0_i_43_n_0\,
      I2 => \_carry__0_i_44_n_0\,
      I3 => \_carry__0_i_45_n_0\,
      I4 => \_carry__0_i_46_n_0\,
      I5 => \_carry__0_i_47_n_0\,
      O => \_carry__0_i_16__0_n_0\
    );
\_carry__0_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_16,
      I1 => \reg_yin_reg_n_0_[16]\,
      I2 => FXP_Y2_ADDER_n_17,
      I3 => FXP_Y2_ADDER_n_67,
      I4 => \reg_yin_reg_n_0_[17]\,
      I5 => FXP_Y2_ADDER_n_68,
      O => \_carry__0_i_17__0_n_0\
    );
\_carry__0_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5300AC0000000000"
    )
        port map (
      I0 => \^reg_yin_reg[19]_0\(1),
      I1 => \^reg_yin_reg[19]_0\(0),
      I2 => FXP_Y2_ADDER_n_4,
      I3 => \^iteration_reg[3]_0\(2),
      I4 => \reg_yin_reg[3]_0\,
      I5 => \^iteration_reg[3]_0\(3),
      O => \_carry__0_i_18_n_0\
    );
\_carry__0_i_19__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_6,
      I1 => \reg_yin_reg_n_0_[12]\,
      I2 => FXP_Y2_ADDER_n_7,
      I3 => FXP_Y2_ADDER_n_49,
      I4 => \reg_yin_reg_n_0_[13]\,
      I5 => FXP_Y2_ADDER_n_50,
      O => \_carry__0_i_19__0_n_0\
    );
\_carry__0_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[7]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[7]\,
      O => \_carry__0_i_1__2_n_0\
    );
\_carry__0_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_56,
      I1 => \reg_yin_reg_n_0_[14]\,
      I2 => FXP_Y2_ADDER_n_57,
      I3 => FXP_Y2_ADDER_n_13,
      I4 => \reg_yin_reg_n_0_[15]\,
      I5 => FXP_Y2_ADDER_n_14,
      O => \_carry__0_i_20__0_n_0\
    );
\_carry__0_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_45,
      I1 => \reg_yin_reg_n_0_[10]\,
      I2 => FXP_Y2_ADDER_n_46,
      I3 => FXP_Y2_ADDER_n_24,
      I4 => \reg_yin_reg_n_0_[11]\,
      I5 => FXP_Y2_ADDER_n_23,
      O => \_carry__0_i_21__0_n_0\
    );
\_carry__0_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_12,
      I1 => \reg_yin_reg_n_0_[8]\,
      I2 => FXP_Y2_ADDER_n_11,
      I3 => FXP_Y2_ADDER_n_32,
      I4 => \reg_yin_reg_n_0_[9]\,
      I5 => FXP_Y2_ADDER_n_33,
      O => \_carry__0_i_22__0_n_0\
    );
\_carry__0_i_23__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_67,
      I1 => \reg_yin_reg_n_0_[16]\,
      I2 => FXP_Y2_ADDER_n_68,
      I3 => FXP_Y2_ADDER_n_69,
      I4 => \reg_yin_reg_n_0_[17]\,
      I5 => FXP_Y2_ADDER_n_70,
      O => \_carry__0_i_23__0_n_0\
    );
\_carry__0_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF888F8"
    )
        port map (
      I0 => \_carry__1_i_16_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => FXP_Y2_ADDER_n_29,
      I3 => \^reg_yin_reg[19]_0\(0),
      I4 => FXP_Y2_ADDER_n_30,
      O => \_carry__0_i_24_n_0\
    );
\_carry__0_i_25__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_13,
      I1 => \reg_yin_reg_n_0_[14]\,
      I2 => FXP_Y2_ADDER_n_14,
      I3 => FXP_Y2_ADDER_n_16,
      I4 => \reg_yin_reg_n_0_[15]\,
      I5 => FXP_Y2_ADDER_n_17,
      O => \_carry__0_i_25__0_n_0\
    );
\_carry__0_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[6]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[6]\,
      O => \_carry__0_i_2__2_n_0\
    );
\_carry__0_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_45,
      I1 => \reg_yin_reg_n_0_[8]\,
      I2 => FXP_Y2_ADDER_n_46,
      I3 => FXP_Y2_ADDER_n_24,
      I4 => \reg_yin_reg_n_0_[9]\,
      I5 => FXP_Y2_ADDER_n_23,
      O => \_carry__0_i_36__0_n_0\
    );
\_carry__0_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_6,
      I1 => \reg_yin_reg_n_0_[10]\,
      I2 => FXP_Y2_ADDER_n_7,
      I3 => FXP_Y2_ADDER_n_49,
      I4 => \reg_yin_reg_n_0_[11]\,
      I5 => FXP_Y2_ADDER_n_50,
      O => \_carry__0_i_37_n_0\
    );
\_carry__0_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_16,
      I1 => \reg_yin_reg_n_0_[14]\,
      I2 => FXP_Y2_ADDER_n_17,
      I3 => FXP_Y2_ADDER_n_67,
      I4 => \reg_yin_reg_n_0_[15]\,
      I5 => FXP_Y2_ADDER_n_68,
      O => \_carry__0_i_38_n_0\
    );
\_carry__0_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_56,
      I1 => \reg_yin_reg_n_0_[12]\,
      I2 => FXP_Y2_ADDER_n_57,
      I3 => FXP_Y2_ADDER_n_13,
      I4 => \reg_yin_reg_n_0_[13]\,
      I5 => FXP_Y2_ADDER_n_14,
      O => \_carry__0_i_39_n_0\
    );
\_carry__0_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[5]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[5]\,
      O => \_carry__0_i_3__2_n_0\
    );
\_carry__0_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFFEFEAEFEA"
    )
        port map (
      I0 => \_carry__0_i_48_n_0\,
      I1 => FXP_Y2_ADDER_n_20,
      I2 => \^reg_yin_reg[19]_0\(0),
      I3 => FXP_Y2_ADDER_n_21,
      I4 => FXP_Y2_ADDER_n_9,
      I5 => \_carry__1_i_16_1\,
      O => \_carry__0_i_40_n_0\
    );
\_carry__0_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_12,
      I1 => \reg_yin_reg_n_0_[6]\,
      I2 => FXP_Y2_ADDER_n_11,
      I3 => FXP_Y2_ADDER_n_32,
      I4 => \reg_yin_reg_n_0_[7]\,
      I5 => FXP_Y2_ADDER_n_33,
      O => \_carry__0_i_41_n_0\
    );
\_carry__0_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_69,
      I1 => \reg_yin_reg_n_0_[15]\,
      I2 => FXP_Y2_ADDER_n_70,
      I3 => FXP_Y2_ADDER_n_29,
      I4 => \reg_yin_reg_n_0_[16]\,
      I5 => FXP_Y2_ADDER_n_30,
      O => \_carry__0_i_42_n_0\
    );
\_carry__0_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_21,
      I1 => \reg_yin_reg_n_0_[17]\,
      I2 => FXP_Y2_ADDER_n_20,
      I3 => FXP_Y2_ADDER_n_72,
      I4 => \^reg_yin_reg[19]_0\(0),
      I5 => FXP_Y2_ADDER_n_73,
      O => \_carry__0_i_43_n_0\
    );
\_carry__0_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_56,
      I1 => \reg_yin_reg_n_0_[11]\,
      I2 => FXP_Y2_ADDER_n_57,
      I3 => FXP_Y2_ADDER_n_13,
      I4 => \reg_yin_reg_n_0_[12]\,
      I5 => FXP_Y2_ADDER_n_14,
      O => \_carry__0_i_44_n_0\
    );
\_carry__0_i_45\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_16,
      I1 => \reg_yin_reg_n_0_[13]\,
      I2 => FXP_Y2_ADDER_n_17,
      I3 => FXP_Y2_ADDER_n_67,
      I4 => \reg_yin_reg_n_0_[14]\,
      I5 => FXP_Y2_ADDER_n_68,
      O => \_carry__0_i_45_n_0\
    );
\_carry__0_i_46\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_6,
      I1 => \reg_yin_reg_n_0_[9]\,
      I2 => FXP_Y2_ADDER_n_7,
      I3 => FXP_Y2_ADDER_n_49,
      I4 => \reg_yin_reg_n_0_[10]\,
      I5 => FXP_Y2_ADDER_n_50,
      O => \_carry__0_i_46_n_0\
    );
\_carry__0_i_47\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_45,
      I1 => \reg_yin_reg_n_0_[7]\,
      I2 => FXP_Y2_ADDER_n_46,
      I3 => FXP_Y2_ADDER_n_24,
      I4 => \reg_yin_reg_n_0_[8]\,
      I5 => FXP_Y2_ADDER_n_23,
      O => \_carry__0_i_47_n_0\
    );
\_carry__0_i_48\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_69,
      I1 => \reg_yin_reg_n_0_[16]\,
      I2 => FXP_Y2_ADDER_n_70,
      I3 => FXP_Y2_ADDER_n_29,
      I4 => \reg_yin_reg_n_0_[17]\,
      I5 => FXP_Y2_ADDER_n_30,
      O => \_carry__0_i_48_n_0\
    );
\_carry__0_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[4]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[4]\,
      O => \_carry__0_i_4__2_n_0\
    );
\_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0115ABBFFEEA5440"
    )
        port map (
      I0 => \^iteration_reg[3]_1\,
      I1 => \^reg_xin_reg[18]_1\(1),
      I2 => \^reg_xin_reg[18]_0\(0),
      I3 => s_add(7),
      I4 => \reg_xin_reg_n_0_[7]\,
      I5 => \_carry__0_i_9_n_0\,
      O => \_carry__0_i_5_n_0\
    );
\_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0115ABBFFEEA5440"
    )
        port map (
      I0 => \^iteration_reg[3]_1\,
      I1 => \^reg_xin_reg[18]_1\(1),
      I2 => \^reg_xin_reg[18]_0\(0),
      I3 => s_add(5),
      I4 => \reg_xin_reg_n_0_[5]\,
      I5 => \_carry__0_i_14_n_0\,
      O => \_carry__0_i_7_n_0\
    );
\_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry__0_i_17__0_n_0\,
      I1 => \_carry__0_i_18_n_0\,
      I2 => \_carry__0_i_19__0_n_0\,
      I3 => \_carry__0_i_20__0_n_0\,
      I4 => \_carry__0_i_21__0_n_0\,
      I5 => \_carry__0_i_22__0_n_0\,
      O => \_carry__0_i_9_n_0\
    );
\_carry__1_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A005A005A003C00"
    )
        port map (
      I0 => \^reg_yin_reg[19]_0\(1),
      I1 => \^reg_yin_reg[19]_0\(0),
      I2 => \reg_yin_reg[3]_0\,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => \^iteration_reg[3]_0\(2),
      I5 => FXP_Y2_ADDER_n_4,
      O => \_carry__1_i_10_n_0\
    );
\_carry__1_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_12,
      I1 => \reg_yin_reg_n_0_[12]\,
      I2 => FXP_Y2_ADDER_n_11,
      I3 => FXP_Y2_ADDER_n_32,
      I4 => \reg_yin_reg_n_0_[13]\,
      I5 => FXP_Y2_ADDER_n_33,
      O => \_carry__1_i_11__0_n_0\
    );
\_carry__1_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_45,
      I1 => \reg_yin_reg_n_0_[14]\,
      I2 => FXP_Y2_ADDER_n_46,
      I3 => FXP_Y2_ADDER_n_24,
      I4 => \reg_yin_reg_n_0_[15]\,
      I5 => FXP_Y2_ADDER_n_23,
      O => \_carry__1_i_12__0_n_0\
    );
\_carry__1_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002112"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[13]\,
      I1 => \^iteration_reg[3]_0\(3),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => sign_ope,
      I4 => \^iteration_reg[3]_0\(1),
      I5 => \^iteration_reg[3]_0\(0),
      O => \_carry__1_i_15__0_n_0\
    );
\_carry__1_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFFFFFC"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_11,
      I1 => \_carry__1_i_24_n_0\,
      I2 => \_carry__1_i_25_n_0\,
      I3 => \_carry__1_i_26_n_0\,
      I4 => FXP_Y2_ADDER_n_12,
      I5 => \reg_yin_reg_n_0_[11]\,
      O => \_carry__1_i_16_n_0\
    );
\_carry__1_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_45,
      I1 => \reg_yin_reg_n_0_[12]\,
      I2 => FXP_Y2_ADDER_n_46,
      I3 => FXP_Y2_ADDER_n_24,
      I4 => \reg_yin_reg_n_0_[13]\,
      I5 => FXP_Y2_ADDER_n_23,
      O => \_carry__1_i_17__0_n_0\
    );
\_carry__1_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_6,
      I1 => \reg_yin_reg_n_0_[14]\,
      I2 => FXP_Y2_ADDER_n_7,
      I3 => FXP_Y2_ADDER_n_49,
      I4 => \reg_yin_reg_n_0_[15]\,
      I5 => FXP_Y2_ADDER_n_50,
      O => \_carry__1_i_18_n_0\
    );
\_carry__1_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFE2FFFFFFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_16,
      I1 => \^reg_yin_reg[19]_0\(0),
      I2 => FXP_Y2_ADDER_n_17,
      I3 => \_carry__1_i_16_0\,
      I4 => \_carry__1_i_16_1\,
      I5 => FXP_Y2_ADDER_n_18,
      O => \_carry__1_i_19_n_0\
    );
\_carry__1_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[11]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[11]\,
      O => \_carry__1_i_1__2_n_0\
    );
\_carry__1_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_56,
      I1 => \reg_yin_reg_n_0_[16]\,
      I2 => FXP_Y2_ADDER_n_57,
      I3 => FXP_Y2_ADDER_n_13,
      I4 => \reg_yin_reg_n_0_[17]\,
      I5 => FXP_Y2_ADDER_n_14,
      O => \_carry__1_i_20__0_n_0\
    );
\_carry__1_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_12,
      I1 => \reg_yin_reg_n_0_[10]\,
      I2 => FXP_Y2_ADDER_n_11,
      I3 => FXP_Y2_ADDER_n_32,
      I4 => \reg_yin_reg_n_0_[11]\,
      I5 => FXP_Y2_ADDER_n_33,
      O => \_carry__1_i_21_n_0\
    );
\_carry__1_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry__1_i_32_n_0\,
      I1 => \_carry__1_i_16_0\,
      I2 => \_carry__1_i_33_n_0\,
      I3 => \_carry__1_i_34_n_0\,
      I4 => \_carry__1_i_35_n_0\,
      I5 => \_carry__1_i_36_n_0\,
      O => \_carry__1_i_22_n_0\
    );
\_carry__1_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_49,
      I1 => \reg_yin_reg_n_0_[16]\,
      I2 => FXP_Y2_ADDER_n_50,
      I3 => FXP_Y2_ADDER_n_56,
      I4 => \reg_yin_reg_n_0_[17]\,
      I5 => FXP_Y2_ADDER_n_57,
      O => \_carry__1_i_24_n_0\
    );
\_carry__1_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2FFE2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_13,
      I1 => \^reg_yin_reg[19]_0\(0),
      I2 => FXP_Y2_ADDER_n_14,
      I3 => \_carry__1_i_16_0\,
      I4 => \_carry__1_i_16_1\,
      I5 => \^iteration_reg[3]_0\(1),
      O => \_carry__1_i_25_n_0\
    );
\_carry__1_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_24,
      I1 => \reg_yin_reg_n_0_[14]\,
      I2 => FXP_Y2_ADDER_n_23,
      I3 => FXP_Y2_ADDER_n_6,
      I4 => \reg_yin_reg_n_0_[15]\,
      I5 => FXP_Y2_ADDER_n_7,
      O => \_carry__1_i_26_n_0\
    );
\_carry__1_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[10]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[10]\,
      O => \_carry__1_i_2__2_n_0\
    );
\_carry__1_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_16,
      I1 => \reg_yin_reg_n_0_[17]\,
      I2 => FXP_Y2_ADDER_n_17,
      I3 => FXP_Y2_ADDER_n_67,
      I4 => \^reg_yin_reg[19]_0\(0),
      I5 => FXP_Y2_ADDER_n_68,
      O => \_carry__1_i_32_n_0\
    );
\_carry__1_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_6,
      I1 => \reg_yin_reg_n_0_[13]\,
      I2 => FXP_Y2_ADDER_n_7,
      I3 => FXP_Y2_ADDER_n_49,
      I4 => \reg_yin_reg_n_0_[14]\,
      I5 => FXP_Y2_ADDER_n_50,
      O => \_carry__1_i_33_n_0\
    );
\_carry__1_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_56,
      I1 => \reg_yin_reg_n_0_[15]\,
      I2 => FXP_Y2_ADDER_n_57,
      I3 => FXP_Y2_ADDER_n_13,
      I4 => \reg_yin_reg_n_0_[16]\,
      I5 => FXP_Y2_ADDER_n_14,
      O => \_carry__1_i_34_n_0\
    );
\_carry__1_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_45,
      I1 => \reg_yin_reg_n_0_[11]\,
      I2 => FXP_Y2_ADDER_n_46,
      I3 => FXP_Y2_ADDER_n_24,
      I4 => \reg_yin_reg_n_0_[12]\,
      I5 => FXP_Y2_ADDER_n_23,
      O => \_carry__1_i_35_n_0\
    );
\_carry__1_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_12,
      I1 => \reg_yin_reg_n_0_[9]\,
      I2 => FXP_Y2_ADDER_n_11,
      I3 => FXP_Y2_ADDER_n_32,
      I4 => \reg_yin_reg_n_0_[10]\,
      I5 => FXP_Y2_ADDER_n_33,
      O => \_carry__1_i_36_n_0\
    );
\_carry__1_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[9]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[9]\,
      O => \_carry__1_i_3__2_n_0\
    );
\_carry__1_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[8]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[8]\,
      O => \_carry__1_i_4__2_n_0\
    );
\_carry__1_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0115ABBFFEEA5440"
    )
        port map (
      I0 => \^iteration_reg[3]_1\,
      I1 => \^reg_xin_reg[18]_1\(1),
      I2 => \^reg_xin_reg[18]_0\(0),
      I3 => s_add(8),
      I4 => \reg_xin_reg_n_0_[8]\,
      I5 => \_carry__1_i_22_n_0\,
      O => \_carry__1_i_8_n_0\
    );
\_carry__1_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_6,
      I1 => \reg_yin_reg_n_0_[16]\,
      I2 => FXP_Y2_ADDER_n_7,
      I3 => FXP_Y2_ADDER_n_49,
      I4 => \reg_yin_reg_n_0_[17]\,
      I5 => FXP_Y2_ADDER_n_50,
      O => \_carry__1_i_9__0_n_0\
    );
\_carry__2_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF0011E4B144"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_4,
      I1 => \^reg_yin_reg[19]_0\(0),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \reg_yin_reg[3]_0\,
      I4 => \^reg_yin_reg[19]_0\(1),
      I5 => \^iteration_reg[3]_0\(3),
      O => \_carry__2_i_10_n_0\
    );
\_carry__2_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFFEFEAEFEA"
    )
        port map (
      I0 => \_carry__2_i_18__0_n_0\,
      I1 => FXP_Y2_ADDER_n_23,
      I2 => \^reg_yin_reg[19]_0\(0),
      I3 => FXP_Y2_ADDER_n_24,
      I4 => \^reg_xin_reg[19]_1\,
      I5 => FXP_Y2_ADDER_n_25,
      O => \_carry__2_i_11_n_0\
    );
\_carry__2_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_12,
      I1 => \reg_yin_reg_n_0_[14]\,
      I2 => FXP_Y2_ADDER_n_11,
      I3 => FXP_Y2_ADDER_n_32,
      I4 => \reg_yin_reg_n_0_[15]\,
      I5 => FXP_Y2_ADDER_n_33,
      O => \_carry__2_i_12__0_n_0\
    );
\_carry__2_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_45,
      I1 => \reg_yin_reg_n_0_[16]\,
      I2 => FXP_Y2_ADDER_n_46,
      I3 => FXP_Y2_ADDER_n_24,
      I4 => \reg_yin_reg_n_0_[17]\,
      I5 => FXP_Y2_ADDER_n_23,
      O => \_carry__2_i_13__0_n_0\
    );
\_carry__2_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2FFE2E2E2FFFF"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_6,
      I1 => \^reg_yin_reg[19]_0\(0),
      I2 => FXP_Y2_ADDER_n_7,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => \^reg_xin_reg[19]_1\,
      I5 => FXP_Y2_ADDER_n_9,
      O => \_carry__2_i_14_n_0\
    );
\_carry__2_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_6,
      I1 => \reg_yin_reg_n_0_[17]\,
      I2 => FXP_Y2_ADDER_n_7,
      I3 => FXP_Y2_ADDER_n_49,
      I4 => \^reg_yin_reg[19]_0\(0),
      I5 => FXP_Y2_ADDER_n_50,
      O => \_carry__2_i_15__0_n_0\
    );
\_carry__2_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_12,
      I1 => \reg_yin_reg_n_0_[13]\,
      I2 => FXP_Y2_ADDER_n_11,
      I3 => FXP_Y2_ADDER_n_32,
      I4 => \reg_yin_reg_n_0_[14]\,
      I5 => FXP_Y2_ADDER_n_33,
      O => \_carry__2_i_16__0_n_0\
    );
\_carry__2_i_17__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_45,
      I1 => \reg_yin_reg_n_0_[15]\,
      I2 => FXP_Y2_ADDER_n_46,
      I3 => FXP_Y2_ADDER_n_24,
      I4 => \reg_yin_reg_n_0_[16]\,
      I5 => FXP_Y2_ADDER_n_23,
      O => \_carry__2_i_17__0_n_0\
    );
\_carry__2_i_18__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_32,
      I1 => \reg_yin_reg_n_0_[16]\,
      I2 => FXP_Y2_ADDER_n_33,
      I3 => FXP_Y2_ADDER_n_45,
      I4 => \reg_yin_reg_n_0_[17]\,
      I5 => FXP_Y2_ADDER_n_46,
      O => \_carry__2_i_18__0_n_0\
    );
\_carry__2_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[15]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[15]\,
      O => \_carry__2_i_1__2_n_0\
    );
\_carry__2_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[15]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_xin_reg_n_0_[15]\,
      O => \_carry__2_i_1__3_n_0\
    );
\_carry__2_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[14]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[14]\,
      O => \_carry__2_i_2__2_n_0\
    );
\_carry__2_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[14]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_xin_reg_n_0_[14]\,
      O => \_carry__2_i_2__3_n_0\
    );
\_carry__2_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[13]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[13]\,
      O => \_carry__2_i_3__2_n_0\
    );
\_carry__2_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[13]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_xin_reg_n_0_[13]\,
      O => \_carry__2_i_3__3_n_0\
    );
\_carry__2_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[12]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[12]\,
      O => \_carry__2_i_4__2_n_0\
    );
\_carry__2_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[12]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_xin_reg_n_0_[12]\,
      O => \_carry__2_i_4__3_n_0\
    );
\_carry__2_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008400000048"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[17]\,
      I1 => \^iteration_reg[3]_0\(0),
      I2 => sign_ope,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => \^iteration_reg[3]_0\(2),
      I5 => \^iteration_reg[3]_0\(1),
      O => \_carry__2_i_9__0_n_0\
    );
\_carry__3_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^reg_yin_reg[19]_0\(1),
      O => \_carry__3_i_1__0_n_0\
    );
\_carry__3_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^reg_xin_reg[19]_0\(0),
      O => \_carry__3_i_1__1_n_0\
    );
\_carry__3_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^reg_xin_reg[19]_0\(0),
      I1 => \^iteration_reg[3]_0\(3),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^iteration_reg[3]_0\(1),
      O => \_carry__3_i_1__2_n_0\
    );
\_carry__3_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^iteration_reg[3]_0\(3),
      I3 => \^reg_xin_reg[19]_0\(0),
      O => \_carry__3_i_2__0_n_0\
    );
\_carry__3_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^i110\(0),
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \^reg_yin_reg[19]_0\(0),
      O => \_carry__3_i_2__2_n_0\
    );
\_carry__3_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^reg_yin_reg[19]_0\(0),
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \^i110\(0),
      O => \_carry__3_i_2__3_n_0\
    );
\_carry__3_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[17]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[17]\,
      O => \_carry__3_i_3__2_n_0\
    );
\_carry__3_i_3__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[17]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_xin_reg_n_0_[17]\,
      O => \_carry__3_i_3__3_n_0\
    );
\_carry__3_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[16]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[16]\,
      O => \_carry__3_i_4__2_n_0\
    );
\_carry__3_i_4__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[16]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_xin_reg_n_0_[16]\,
      O => \_carry__3_i_4__3_n_0\
    );
\_carry__3_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFD"
    )
        port map (
      I0 => \^reg_xin_reg[18]_0\(0),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => \^reg_xin_reg[19]_0\(0),
      O => \_carry__3_i_5_n_0\
    );
\_carry__3_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F48840F0FB478"
    )
        port map (
      I0 => \^reg_yin_reg[19]_0\(0),
      I1 => \^iteration_reg[3]_0\(0),
      I2 => \^reg_xin_reg[19]_0\(0),
      I3 => \^reg_yin_reg[19]_0\(1),
      I4 => FXP_Y2_ADDER_n_2,
      I5 => \^iteration_reg[3]_0\(1),
      O => \_carry__3_i_9_n_0\
    );
\_carry_i_11__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008400000048"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[5]\,
      I1 => \^iteration_reg[3]_0\(0),
      I2 => sign_ope,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => \^iteration_reg[3]_0\(2),
      I5 => \^iteration_reg[3]_0\(1),
      O => \_carry_i_11__0_n_0\
    );
\_carry_i_12__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry_i_20__0_n_0\,
      I1 => \_carry_i_21__0_n_0\,
      I2 => \_carry_i_22__0_n_0\,
      I3 => \_carry_i_23_n_0\,
      I4 => \_carry_i_24_n_0\,
      I5 => \_carry_i_25_n_0\,
      O => \_carry_i_12__0_n_0\
    );
\_carry_i_13__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008400000048"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[4]\,
      I1 => \^iteration_reg[3]_0\(0),
      I2 => sign_ope,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => \^iteration_reg[3]_0\(2),
      I5 => \^iteration_reg[3]_0\(1),
      O => \_carry_i_13__0_n_0\
    );
\_carry_i_14__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry_i_26__0_n_0\,
      I1 => \_carry_i_27__0_n_0\,
      I2 => \_carry_i_28__0_n_0\,
      I3 => \_carry_i_29_n_0\,
      I4 => \_carry_i_30_n_0\,
      I5 => \_carry_i_31_n_0\,
      O => \_carry_i_14__0_n_0\
    );
\_carry_i_15__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008400000048"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[3]\,
      I1 => \^iteration_reg[3]_0\(0),
      I2 => sign_ope,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => \^iteration_reg[3]_0\(2),
      I5 => \^iteration_reg[3]_0\(1),
      O => \_carry_i_15__0_n_0\
    );
\_carry_i_16__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry_i_32__0_n_0\,
      I1 => \_carry_i_33__0_n_0\,
      I2 => \_carry_i_34__0_n_0\,
      I3 => \_carry_i_35_n_0\,
      I4 => \_carry_i_36_n_0\,
      I5 => \_carry_i_37_n_0\,
      O => \_carry_i_16__0_n_0\
    );
\_carry_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008400000048"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[2]\,
      I1 => \^iteration_reg[3]_0\(0),
      I2 => sign_ope,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => \^iteration_reg[3]_0\(2),
      I5 => \^iteration_reg[3]_0\(1),
      O => \_carry_i_17_n_0\
    );
\_carry_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry_i_38__0_n_0\,
      I1 => \_carry_i_39__0_n_0\,
      I2 => \_carry_i_40__0_n_0\,
      I3 => \_carry_i_41_n_0\,
      I4 => \_carry_i_42_n_0\,
      I5 => \_carry_i_43_n_0\,
      O => \_carry_i_18_n_0\
    );
\_carry_i_20__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_69,
      I1 => \reg_yin_reg_n_0_[14]\,
      I2 => FXP_Y2_ADDER_n_70,
      I3 => FXP_Y2_ADDER_n_29,
      I4 => \reg_yin_reg_n_0_[15]\,
      I5 => FXP_Y2_ADDER_n_30,
      O => \_carry_i_20__0_n_0\
    );
\_carry_i_21__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_21,
      I1 => \reg_yin_reg_n_0_[16]\,
      I2 => FXP_Y2_ADDER_n_20,
      I3 => FXP_Y2_ADDER_n_72,
      I4 => \reg_yin_reg_n_0_[17]\,
      I5 => FXP_Y2_ADDER_n_73,
      O => \_carry_i_21__0_n_0\
    );
\_carry_i_22__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_56,
      I1 => \reg_yin_reg_n_0_[10]\,
      I2 => FXP_Y2_ADDER_n_57,
      I3 => FXP_Y2_ADDER_n_13,
      I4 => \reg_yin_reg_n_0_[11]\,
      I5 => FXP_Y2_ADDER_n_14,
      O => \_carry_i_22__0_n_0\
    );
\_carry_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_16,
      I1 => \reg_yin_reg_n_0_[12]\,
      I2 => FXP_Y2_ADDER_n_17,
      I3 => FXP_Y2_ADDER_n_67,
      I4 => \reg_yin_reg_n_0_[13]\,
      I5 => FXP_Y2_ADDER_n_68,
      O => \_carry_i_23_n_0\
    );
\_carry_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_6,
      I1 => \reg_yin_reg_n_0_[8]\,
      I2 => FXP_Y2_ADDER_n_7,
      I3 => FXP_Y2_ADDER_n_49,
      I4 => \reg_yin_reg_n_0_[9]\,
      I5 => FXP_Y2_ADDER_n_50,
      O => \_carry_i_24_n_0\
    );
\_carry_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_45,
      I1 => \reg_yin_reg_n_0_[6]\,
      I2 => FXP_Y2_ADDER_n_46,
      I3 => FXP_Y2_ADDER_n_24,
      I4 => \reg_yin_reg_n_0_[7]\,
      I5 => FXP_Y2_ADDER_n_23,
      O => \_carry_i_25_n_0\
    );
\_carry_i_26__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_69,
      I1 => \reg_yin_reg_n_0_[13]\,
      I2 => FXP_Y2_ADDER_n_70,
      I3 => FXP_Y2_ADDER_n_29,
      I4 => \reg_yin_reg_n_0_[14]\,
      I5 => FXP_Y2_ADDER_n_30,
      O => \_carry_i_26__0_n_0\
    );
\_carry_i_27__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_21,
      I1 => \reg_yin_reg_n_0_[15]\,
      I2 => FXP_Y2_ADDER_n_20,
      I3 => FXP_Y2_ADDER_n_72,
      I4 => \reg_yin_reg_n_0_[16]\,
      I5 => FXP_Y2_ADDER_n_73,
      O => \_carry_i_27__0_n_0\
    );
\_carry_i_28__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_56,
      I1 => \reg_yin_reg_n_0_[9]\,
      I2 => FXP_Y2_ADDER_n_57,
      I3 => FXP_Y2_ADDER_n_13,
      I4 => \reg_yin_reg_n_0_[10]\,
      I5 => FXP_Y2_ADDER_n_14,
      O => \_carry_i_28__0_n_0\
    );
\_carry_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_16,
      I1 => \reg_yin_reg_n_0_[11]\,
      I2 => FXP_Y2_ADDER_n_17,
      I3 => FXP_Y2_ADDER_n_67,
      I4 => \reg_yin_reg_n_0_[12]\,
      I5 => FXP_Y2_ADDER_n_68,
      O => \_carry_i_29_n_0\
    );
\_carry_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[3]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[3]\,
      O => \_carry_i_2__2_n_0\
    );
\_carry_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_6,
      I1 => \reg_yin_reg_n_0_[7]\,
      I2 => FXP_Y2_ADDER_n_7,
      I3 => FXP_Y2_ADDER_n_49,
      I4 => \reg_yin_reg_n_0_[8]\,
      I5 => FXP_Y2_ADDER_n_50,
      O => \_carry_i_30_n_0\
    );
\_carry_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_45,
      I1 => \reg_yin_reg_n_0_[5]\,
      I2 => FXP_Y2_ADDER_n_46,
      I3 => FXP_Y2_ADDER_n_24,
      I4 => \reg_yin_reg_n_0_[6]\,
      I5 => FXP_Y2_ADDER_n_23,
      O => \_carry_i_31_n_0\
    );
\_carry_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_69,
      I1 => \reg_yin_reg_n_0_[12]\,
      I2 => FXP_Y2_ADDER_n_70,
      I3 => FXP_Y2_ADDER_n_29,
      I4 => \reg_yin_reg_n_0_[13]\,
      I5 => FXP_Y2_ADDER_n_30,
      O => \_carry_i_32__0_n_0\
    );
\_carry_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_21,
      I1 => \reg_yin_reg_n_0_[14]\,
      I2 => FXP_Y2_ADDER_n_20,
      I3 => FXP_Y2_ADDER_n_72,
      I4 => \reg_yin_reg_n_0_[15]\,
      I5 => FXP_Y2_ADDER_n_73,
      O => \_carry_i_33__0_n_0\
    );
\_carry_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_56,
      I1 => \reg_yin_reg_n_0_[8]\,
      I2 => FXP_Y2_ADDER_n_57,
      I3 => FXP_Y2_ADDER_n_13,
      I4 => \reg_yin_reg_n_0_[9]\,
      I5 => FXP_Y2_ADDER_n_14,
      O => \_carry_i_34__0_n_0\
    );
\_carry_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_16,
      I1 => \reg_yin_reg_n_0_[10]\,
      I2 => FXP_Y2_ADDER_n_17,
      I3 => FXP_Y2_ADDER_n_67,
      I4 => \reg_yin_reg_n_0_[11]\,
      I5 => FXP_Y2_ADDER_n_68,
      O => \_carry_i_35_n_0\
    );
\_carry_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_6,
      I1 => \reg_yin_reg_n_0_[6]\,
      I2 => FXP_Y2_ADDER_n_7,
      I3 => FXP_Y2_ADDER_n_49,
      I4 => \reg_yin_reg_n_0_[7]\,
      I5 => FXP_Y2_ADDER_n_50,
      O => \_carry_i_36_n_0\
    );
\_carry_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_45,
      I1 => \reg_yin_reg_n_0_[4]\,
      I2 => FXP_Y2_ADDER_n_46,
      I3 => FXP_Y2_ADDER_n_24,
      I4 => \reg_yin_reg_n_0_[5]\,
      I5 => FXP_Y2_ADDER_n_23,
      O => \_carry_i_37_n_0\
    );
\_carry_i_38__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_69,
      I1 => \reg_yin_reg_n_0_[11]\,
      I2 => FXP_Y2_ADDER_n_70,
      I3 => FXP_Y2_ADDER_n_29,
      I4 => \reg_yin_reg_n_0_[12]\,
      I5 => FXP_Y2_ADDER_n_30,
      O => \_carry_i_38__0_n_0\
    );
\_carry_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_21,
      I1 => \reg_yin_reg_n_0_[13]\,
      I2 => FXP_Y2_ADDER_n_20,
      I3 => FXP_Y2_ADDER_n_72,
      I4 => \reg_yin_reg_n_0_[14]\,
      I5 => FXP_Y2_ADDER_n_73,
      O => \_carry_i_39__0_n_0\
    );
\_carry_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[2]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[2]\,
      O => \_carry_i_3__2_n_0\
    );
\_carry_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_56,
      I1 => \reg_yin_reg_n_0_[7]\,
      I2 => FXP_Y2_ADDER_n_57,
      I3 => FXP_Y2_ADDER_n_13,
      I4 => \reg_yin_reg_n_0_[8]\,
      I5 => FXP_Y2_ADDER_n_14,
      O => \_carry_i_40__0_n_0\
    );
\_carry_i_41\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_16,
      I1 => \reg_yin_reg_n_0_[9]\,
      I2 => FXP_Y2_ADDER_n_17,
      I3 => FXP_Y2_ADDER_n_67,
      I4 => \reg_yin_reg_n_0_[10]\,
      I5 => FXP_Y2_ADDER_n_68,
      O => \_carry_i_41_n_0\
    );
\_carry_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_6,
      I1 => \reg_yin_reg_n_0_[5]\,
      I2 => FXP_Y2_ADDER_n_7,
      I3 => FXP_Y2_ADDER_n_49,
      I4 => \reg_yin_reg_n_0_[6]\,
      I5 => FXP_Y2_ADDER_n_50,
      O => \_carry_i_42_n_0\
    );
\_carry_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_45,
      I1 => \reg_yin_reg_n_0_[3]\,
      I2 => FXP_Y2_ADDER_n_46,
      I3 => FXP_Y2_ADDER_n_24,
      I4 => \reg_yin_reg_n_0_[4]\,
      I5 => FXP_Y2_ADDER_n_23,
      O => \_carry_i_43_n_0\
    );
\_carry_i_4__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[1]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[1]\,
      O => \_carry_i_4__2_n_0\
    );
\_carry_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[0]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[0]\,
      O => \_carry_i_5_n_0\
    );
\i___19_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => FXP_X1_ADDER_n_3,
      CO(3 downto 1) => \NLW_i___19_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^reg_xin_reg[18]_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i___19_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i___19_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^reg_xin_reg[19]_0\(0),
      I1 => \^iteration_reg[3]_0\(3),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^iteration_reg[3]_0\(1),
      O => \^reg_xin_reg[19]_1\
    );
\i___20_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => FXP_Y1_ADDER_n_0,
      CO(3 downto 1) => \NLW_i___20_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^co\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i___20_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\iteration[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^iteration_reg[3]_0\(0),
      I2 => \^iteration_reg[3]_0\(1),
      O => nextiter(1)
    );
\iteration[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(0),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^q\(0),
      I3 => \^iteration_reg[3]_0\(2),
      O => nextiter(2)
    );
\iteration[3]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(2),
      I1 => \^iteration_reg[3]_0\(0),
      I2 => \^iteration_reg[3]_0\(1),
      I3 => \^q\(0),
      I4 => \^iteration_reg[3]_0\(3),
      O => nextiter(3)
    );
\iteration_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \iteration_reg[0]_1\(0),
      Q => \^iteration_reg[3]_0\(0),
      R => \iteration_reg[0]_0\
    );
\iteration_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => nextiter(1),
      Q => \^iteration_reg[3]_0\(1),
      R => \iteration_reg[0]_0\
    );
\iteration_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => nextiter(2),
      Q => \^iteration_reg[3]_0\(2),
      R => \iteration_reg[0]_0\
    );
\iteration_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => nextiter(3),
      Q => \^iteration_reg[3]_0\(3),
      R => \iteration_reg[0]_0\
    );
\reg_xin[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^q\(0),
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => FXP_X1_ADDER_n_7,
      O => \reg_xin[19]_i_1__0_n_0\
    );
\reg_xin_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_22,
      Q => \reg_xin_reg_n_0_[0]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_32,
      Q => \reg_xin_reg_n_0_[10]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_33,
      Q => \reg_xin_reg_n_0_[11]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_34,
      Q => \reg_xin_reg_n_0_[12]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_35,
      Q => \reg_xin_reg_n_0_[13]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_36,
      Q => \reg_xin_reg_n_0_[14]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_37,
      Q => \reg_xin_reg_n_0_[15]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_21,
      Q => \reg_xin_reg_n_0_[16]\,
      R => '0'
    );
\reg_xin_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_38,
      Q => \reg_xin_reg_n_0_[17]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_39,
      Q => \^i110\(0),
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_xin[19]_i_1__0_n_0\,
      Q => \^reg_xin_reg[19]_0\(0),
      R => '0'
    );
\reg_xin_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_23,
      Q => \reg_xin_reg_n_0_[1]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_24,
      Q => \reg_xin_reg_n_0_[2]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_25,
      Q => \reg_xin_reg_n_0_[3]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_26,
      Q => \reg_xin_reg_n_0_[4]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_27,
      Q => \reg_xin_reg_n_0_[5]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_28,
      Q => \reg_xin_reg_n_0_[6]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_29,
      Q => \reg_xin_reg_n_0_[7]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_30,
      Q => \reg_xin_reg_n_0_[8]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_31,
      Q => \reg_xin_reg_n_0_[9]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_yin[18]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \FSM_onehot_state_reg_n_0_[4]\,
      I2 => \^q\(0),
      O => \reg_yin[18]_i_3_n_0\
    );
\reg_yin[19]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"505050C0"
    )
        port map (
      I0 => FXP_Y1_ADDER_n_21,
      I1 => D(19),
      I2 => s00_axi_aresetn,
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      I4 => \^q\(0),
      O => \reg_yin[19]_i_1__0_n_0\
    );
\reg_yin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_95,
      Q => \reg_yin_reg_n_0_[0]\,
      R => '0'
    );
\reg_yin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_85,
      Q => \reg_yin_reg_n_0_[10]\,
      R => '0'
    );
\reg_yin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_84,
      Q => \reg_yin_reg_n_0_[11]\,
      R => '0'
    );
\reg_yin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_83,
      Q => \reg_yin_reg_n_0_[12]\,
      R => '0'
    );
\reg_yin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_82,
      Q => \reg_yin_reg_n_0_[13]\,
      R => '0'
    );
\reg_yin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_81,
      Q => \reg_yin_reg_n_0_[14]\,
      R => '0'
    );
\reg_yin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_80,
      Q => \reg_yin_reg_n_0_[15]\,
      R => '0'
    );
\reg_yin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_79,
      Q => \reg_yin_reg_n_0_[16]\,
      R => '0'
    );
\reg_yin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_78,
      Q => \reg_yin_reg_n_0_[17]\,
      R => '0'
    );
\reg_yin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_77,
      Q => \^reg_yin_reg[19]_0\(0),
      R => '0'
    );
\reg_yin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_yin[19]_i_1__0_n_0\,
      Q => \^reg_yin_reg[19]_0\(1),
      R => '0'
    );
\reg_yin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_94,
      Q => \reg_yin_reg_n_0_[1]\,
      R => '0'
    );
\reg_yin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_93,
      Q => \reg_yin_reg_n_0_[2]\,
      R => '0'
    );
\reg_yin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_92,
      Q => \reg_yin_reg_n_0_[3]\,
      R => '0'
    );
\reg_yin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_91,
      Q => \reg_yin_reg_n_0_[4]\,
      R => '0'
    );
\reg_yin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_90,
      Q => \reg_yin_reg_n_0_[5]\,
      R => '0'
    );
\reg_yin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_89,
      Q => \reg_yin_reg_n_0_[6]\,
      R => '0'
    );
\reg_yin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_88,
      Q => \reg_yin_reg_n_0_[7]\,
      R => '0'
    );
\reg_yin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_87,
      Q => \reg_yin_reg_n_0_[8]\,
      R => '0'
    );
\reg_yin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_86,
      Q => \reg_yin_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_cordic_hv_22 is
  port (
    \s_mult__0\ : out STD_LOGIC_VECTOR ( 12 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \X_OUT_reg[17]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \X_OUT_reg[18]_0\ : out STD_LOGIC;
    \X_OUT_reg[19]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \iteration_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_xin_reg[19]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    I125 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[19]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    B : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \reg_xin_reg[19]_1\ : out STD_LOGIC;
    \reg_yin_reg[19]_1\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    O : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \iteration_reg[3]_1\ : out STD_LOGIC;
    \reg_xin_reg[18]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_xin_reg[18]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \stage5_reg0[8]_i_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \stage5_reg0[12]_i_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \stage5_reg0[19]_i_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \iteration_reg[0]_0\ : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    \iteration_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[3]_0\ : in STD_LOGIC;
    \_carry__1_i_16__1_0\ : in STD_LOGIC;
    \_carry__1_i_16__1_1\ : in STD_LOGIC;
    \_carry__0_i_10__5\ : in STD_LOGIC;
    \_carry__2\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \FSM_onehot_state_reg[1]_0\ : in STD_LOGIC;
    \reg_xin_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[18]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_cordic_hv_22 : entity is "fxp_cordic_hv";
end design_1_axi_ikinematics_0_0_fxp_cordic_hv_22;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_cordic_hv_22 is
  signal \^b\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^di\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \FSM_onehot_state[1]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__4_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[4]_i_1__1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[4]\ : STD_LOGIC;
  signal FXP_X1_ADDER_n_27 : STD_LOGIC;
  signal FXP_X1_ADDER_n_28 : STD_LOGIC;
  signal FXP_X1_ADDER_n_29 : STD_LOGIC;
  signal FXP_X1_ADDER_n_3 : STD_LOGIC;
  signal FXP_X1_ADDER_n_30 : STD_LOGIC;
  signal FXP_X1_ADDER_n_31 : STD_LOGIC;
  signal FXP_X1_ADDER_n_32 : STD_LOGIC;
  signal FXP_X1_ADDER_n_33 : STD_LOGIC;
  signal FXP_X1_ADDER_n_34 : STD_LOGIC;
  signal FXP_X1_ADDER_n_35 : STD_LOGIC;
  signal FXP_X1_ADDER_n_36 : STD_LOGIC;
  signal FXP_X1_ADDER_n_37 : STD_LOGIC;
  signal FXP_X1_ADDER_n_38 : STD_LOGIC;
  signal FXP_X1_ADDER_n_39 : STD_LOGIC;
  signal FXP_X1_ADDER_n_40 : STD_LOGIC;
  signal FXP_X1_ADDER_n_41 : STD_LOGIC;
  signal FXP_X1_ADDER_n_6 : STD_LOGIC;
  signal FXP_X1_ADDER_n_7 : STD_LOGIC;
  signal FXP_X1_ADDER_n_8 : STD_LOGIC;
  signal FXP_X2_ADDER_n_10 : STD_LOGIC;
  signal FXP_X2_ADDER_n_11 : STD_LOGIC;
  signal FXP_X2_ADDER_n_12 : STD_LOGIC;
  signal FXP_X2_ADDER_n_13 : STD_LOGIC;
  signal FXP_X2_ADDER_n_14 : STD_LOGIC;
  signal FXP_X2_ADDER_n_15 : STD_LOGIC;
  signal FXP_X2_ADDER_n_16 : STD_LOGIC;
  signal FXP_X2_ADDER_n_17 : STD_LOGIC;
  signal FXP_X2_ADDER_n_18 : STD_LOGIC;
  signal FXP_X2_ADDER_n_19 : STD_LOGIC;
  signal FXP_X2_ADDER_n_2 : STD_LOGIC;
  signal FXP_X2_ADDER_n_20 : STD_LOGIC;
  signal FXP_X2_ADDER_n_21 : STD_LOGIC;
  signal FXP_X2_ADDER_n_22 : STD_LOGIC;
  signal FXP_X2_ADDER_n_23 : STD_LOGIC;
  signal FXP_X2_ADDER_n_24 : STD_LOGIC;
  signal FXP_X2_ADDER_n_25 : STD_LOGIC;
  signal FXP_X2_ADDER_n_26 : STD_LOGIC;
  signal FXP_X2_ADDER_n_27 : STD_LOGIC;
  signal FXP_X2_ADDER_n_28 : STD_LOGIC;
  signal FXP_X2_ADDER_n_29 : STD_LOGIC;
  signal FXP_X2_ADDER_n_3 : STD_LOGIC;
  signal FXP_X2_ADDER_n_30 : STD_LOGIC;
  signal FXP_X2_ADDER_n_31 : STD_LOGIC;
  signal FXP_X2_ADDER_n_32 : STD_LOGIC;
  signal FXP_X2_ADDER_n_33 : STD_LOGIC;
  signal FXP_X2_ADDER_n_34 : STD_LOGIC;
  signal FXP_X2_ADDER_n_35 : STD_LOGIC;
  signal FXP_X2_ADDER_n_36 : STD_LOGIC;
  signal FXP_X2_ADDER_n_37 : STD_LOGIC;
  signal FXP_X2_ADDER_n_38 : STD_LOGIC;
  signal FXP_X2_ADDER_n_39 : STD_LOGIC;
  signal FXP_X2_ADDER_n_4 : STD_LOGIC;
  signal FXP_X2_ADDER_n_40 : STD_LOGIC;
  signal FXP_X2_ADDER_n_5 : STD_LOGIC;
  signal FXP_X2_ADDER_n_6 : STD_LOGIC;
  signal FXP_X2_ADDER_n_7 : STD_LOGIC;
  signal FXP_X2_ADDER_n_8 : STD_LOGIC;
  signal FXP_X2_ADDER_n_9 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_0 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_21 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_22 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_23 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_24 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_25 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_26 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_27 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_28 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_29 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_30 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_31 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_32 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_33 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_34 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_35 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_36 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_37 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_38 : STD_LOGIC;
  signal FXP_Y1_ADDER_n_39 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_0 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_1 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_10 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_100 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_101 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_102 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_103 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_104 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_105 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_106 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_107 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_11 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_12 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_13 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_14 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_15 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_16 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_17 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_18 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_19 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_2 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_20 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_21 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_22 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_23 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_24 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_25 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_26 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_27 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_28 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_29 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_3 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_30 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_31 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_32 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_33 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_34 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_35 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_36 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_37 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_38 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_4 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_40 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_41 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_42 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_43 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_44 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_45 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_46 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_47 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_48 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_49 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_5 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_50 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_51 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_52 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_53 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_54 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_55 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_56 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_57 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_58 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_59 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_6 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_60 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_61 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_62 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_63 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_64 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_65 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_66 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_67 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_68 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_69 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_7 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_70 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_71 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_72 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_73 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_75 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_77 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_78 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_79 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_80 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_81 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_82 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_83 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_84 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_85 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_86 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_87 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_88 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_89 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_9 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_90 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_91 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_92 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_93 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_94 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_95 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_96 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_97 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_98 : STD_LOGIC;
  signal FXP_Y2_ADDER_n_99 : STD_LOGIC;
  signal \^i125\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal S_OPE0 : STD_LOGIC;
  signal \X_OUT[18]_i_1__2_n_0\ : STD_LOGIC;
  signal \^x_out_reg[17]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^x_out_reg[18]_0\ : STD_LOGIC;
  signal \^x_out_reg[19]_0\ : STD_LOGIC;
  signal \_carry__0_i_10__4_n_0\ : STD_LOGIC;
  signal \_carry__0_i_11__5_n_0\ : STD_LOGIC;
  signal \_carry__0_i_12__5_n_0\ : STD_LOGIC;
  signal \_carry__0_i_13__2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_14__1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_15__2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_16__2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_17__2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_18__1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_19__2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_1__10_n_0\ : STD_LOGIC;
  signal \_carry__0_i_20__2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_21__2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_22__2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_23__2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_24__1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_25__2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_2__10_n_0\ : STD_LOGIC;
  signal \_carry__0_i_36__2_n_0\ : STD_LOGIC;
  signal \_carry__0_i_37__1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_38__1_n_0\ : STD_LOGIC;
  signal \_carry__0_i_39__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_3__10_n_0\ : STD_LOGIC;
  signal \_carry__0_i_40__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_41__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_42__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_43__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_44__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_45__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_46__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_47__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_48__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_4__10_n_0\ : STD_LOGIC;
  signal \_carry__0_i_5__4_n_0\ : STD_LOGIC;
  signal \_carry__0_i_7__4_n_0\ : STD_LOGIC;
  signal \_carry__0_i_9__4_n_0\ : STD_LOGIC;
  signal \_carry__1_i_10__4_n_0\ : STD_LOGIC;
  signal \_carry__1_i_11__5_n_0\ : STD_LOGIC;
  signal \_carry__1_i_12__5_n_0\ : STD_LOGIC;
  signal \_carry__1_i_15__2_n_0\ : STD_LOGIC;
  signal \_carry__1_i_16__1_n_0\ : STD_LOGIC;
  signal \_carry__1_i_17__2_n_0\ : STD_LOGIC;
  signal \_carry__1_i_18__1_n_0\ : STD_LOGIC;
  signal \_carry__1_i_19__1_n_0\ : STD_LOGIC;
  signal \_carry__1_i_1__10_n_0\ : STD_LOGIC;
  signal \_carry__1_i_20__2_n_0\ : STD_LOGIC;
  signal \_carry__1_i_21__1_n_0\ : STD_LOGIC;
  signal \_carry__1_i_22__1_n_0\ : STD_LOGIC;
  signal \_carry__1_i_24__1_n_0\ : STD_LOGIC;
  signal \_carry__1_i_25__1_n_0\ : STD_LOGIC;
  signal \_carry__1_i_26__1_n_0\ : STD_LOGIC;
  signal \_carry__1_i_2__10_n_0\ : STD_LOGIC;
  signal \_carry__1_i_32__0_n_0\ : STD_LOGIC;
  signal \_carry__1_i_33__0_n_0\ : STD_LOGIC;
  signal \_carry__1_i_34__0_n_0\ : STD_LOGIC;
  signal \_carry__1_i_35__0_n_0\ : STD_LOGIC;
  signal \_carry__1_i_36__0_n_0\ : STD_LOGIC;
  signal \_carry__1_i_3__10_n_0\ : STD_LOGIC;
  signal \_carry__1_i_4__10_n_0\ : STD_LOGIC;
  signal \_carry__1_i_8__4_n_0\ : STD_LOGIC;
  signal \_carry__1_i_9__5_n_0\ : STD_LOGIC;
  signal \_carry__2_i_10__1_n_0\ : STD_LOGIC;
  signal \_carry__2_i_11__1_n_0\ : STD_LOGIC;
  signal \_carry__2_i_12__2_n_0\ : STD_LOGIC;
  signal \_carry__2_i_13__2_n_0\ : STD_LOGIC;
  signal \_carry__2_i_14__1_n_0\ : STD_LOGIC;
  signal \_carry__2_i_15__2_n_0\ : STD_LOGIC;
  signal \_carry__2_i_16__2_n_0\ : STD_LOGIC;
  signal \_carry__2_i_17__2_n_0\ : STD_LOGIC;
  signal \_carry__2_i_18__2_n_0\ : STD_LOGIC;
  signal \_carry__2_i_1__10_n_0\ : STD_LOGIC;
  signal \_carry__2_i_1__11_n_0\ : STD_LOGIC;
  signal \_carry__2_i_2__10_n_0\ : STD_LOGIC;
  signal \_carry__2_i_2__11_n_0\ : STD_LOGIC;
  signal \_carry__2_i_3__10_n_0\ : STD_LOGIC;
  signal \_carry__2_i_3__11_n_0\ : STD_LOGIC;
  signal \_carry__2_i_4__10_n_0\ : STD_LOGIC;
  signal \_carry__2_i_4__11_n_0\ : STD_LOGIC;
  signal \_carry__2_i_9__2_n_0\ : STD_LOGIC;
  signal \_carry__3_i_1__10_n_0\ : STD_LOGIC;
  signal \_carry__3_i_1__8_n_0\ : STD_LOGIC;
  signal \_carry__3_i_1__9_n_0\ : STD_LOGIC;
  signal \_carry__3_i_2__10_n_0\ : STD_LOGIC;
  signal \_carry__3_i_2__11_n_0\ : STD_LOGIC;
  signal \_carry__3_i_2__8_n_0\ : STD_LOGIC;
  signal \_carry__3_i_3__10_n_0\ : STD_LOGIC;
  signal \_carry__3_i_3__9_n_0\ : STD_LOGIC;
  signal \_carry__3_i_4__10_n_0\ : STD_LOGIC;
  signal \_carry__3_i_4__9_n_0\ : STD_LOGIC;
  signal \_carry__3_i_5__4_n_0\ : STD_LOGIC;
  signal \_carry__3_i_9__0_n_0\ : STD_LOGIC;
  signal \_carry_i_11__5_n_0\ : STD_LOGIC;
  signal \_carry_i_12__5_n_0\ : STD_LOGIC;
  signal \_carry_i_13__5_n_0\ : STD_LOGIC;
  signal \_carry_i_14__5_n_0\ : STD_LOGIC;
  signal \_carry_i_15__5_n_0\ : STD_LOGIC;
  signal \_carry_i_16__5_n_0\ : STD_LOGIC;
  signal \_carry_i_17__3_n_0\ : STD_LOGIC;
  signal \_carry_i_18__1_n_0\ : STD_LOGIC;
  signal \_carry_i_20__2_n_0\ : STD_LOGIC;
  signal \_carry_i_21__2_n_0\ : STD_LOGIC;
  signal \_carry_i_22__2_n_0\ : STD_LOGIC;
  signal \_carry_i_23__1_n_0\ : STD_LOGIC;
  signal \_carry_i_24__1_n_0\ : STD_LOGIC;
  signal \_carry_i_25__1_n_0\ : STD_LOGIC;
  signal \_carry_i_26__2_n_0\ : STD_LOGIC;
  signal \_carry_i_27__2_n_0\ : STD_LOGIC;
  signal \_carry_i_28__2_n_0\ : STD_LOGIC;
  signal \_carry_i_29__1_n_0\ : STD_LOGIC;
  signal \_carry_i_2__10_n_0\ : STD_LOGIC;
  signal \_carry_i_30__1_n_0\ : STD_LOGIC;
  signal \_carry_i_31__1_n_0\ : STD_LOGIC;
  signal \_carry_i_32__2_n_0\ : STD_LOGIC;
  signal \_carry_i_33__2_n_0\ : STD_LOGIC;
  signal \_carry_i_34__2_n_0\ : STD_LOGIC;
  signal \_carry_i_35__1_n_0\ : STD_LOGIC;
  signal \_carry_i_36__1_n_0\ : STD_LOGIC;
  signal \_carry_i_37__1_n_0\ : STD_LOGIC;
  signal \_carry_i_38__2_n_0\ : STD_LOGIC;
  signal \_carry_i_39__2_n_0\ : STD_LOGIC;
  signal \_carry_i_3__10_n_0\ : STD_LOGIC;
  signal \_carry_i_40__2_n_0\ : STD_LOGIC;
  signal \_carry_i_41__0_n_0\ : STD_LOGIC;
  signal \_carry_i_42__0_n_0\ : STD_LOGIC;
  signal \_carry_i_43__0_n_0\ : STD_LOGIC;
  signal \_carry_i_4__10_n_0\ : STD_LOGIC;
  signal \_carry_i_5__5_n_0\ : STD_LOGIC;
  signal adder2_x_mux : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal adder2_y_mux : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \i___177_i_1_n_2\ : STD_LOGIC;
  signal \i___177_i_1_n_3\ : STD_LOGIC;
  signal \i___177_i_2_n_0\ : STD_LOGIC;
  signal \i___177_i_2_n_1\ : STD_LOGIC;
  signal \i___177_i_2_n_2\ : STD_LOGIC;
  signal \i___177_i_2_n_3\ : STD_LOGIC;
  signal \i___177_i_3_n_0\ : STD_LOGIC;
  signal \i___177_i_4_n_0\ : STD_LOGIC;
  signal \i___177_i_5_n_0\ : STD_LOGIC;
  signal \i___177_i_6_n_0\ : STD_LOGIC;
  signal \i___177_i_7_n_0\ : STD_LOGIC;
  signal \i___177_i_8_n_0\ : STD_LOGIC;
  signal \^iteration_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^iteration_reg[3]_1\ : STD_LOGIC;
  signal nextiter : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \reg_xin[19]_i_1__3_n_0\ : STD_LOGIC;
  signal \^reg_xin_reg[18]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^reg_xin_reg[18]_1\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^reg_xin_reg[19]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^reg_xin_reg[19]_1\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[16]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[17]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[9]\ : STD_LOGIC;
  signal \reg_yin[18]_i_3__0_n_0\ : STD_LOGIC;
  signal \reg_yin[19]_i_1__4_n_0\ : STD_LOGIC;
  signal \^reg_yin_reg[19]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^reg_yin_reg[19]_1\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[16]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[17]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[9]\ : STD_LOGIC;
  signal s_add : STD_LOGIC_VECTOR ( 8 downto 5 );
  signal s_add_0 : STD_LOGIC_VECTOR ( 19 downto 16 );
  signal sign_ope : STD_LOGIC;
  signal \stage5_reg0[19]_i_10_n_0\ : STD_LOGIC;
  signal \stage5_reg0[19]_i_11_n_0\ : STD_LOGIC;
  signal \stage5_reg0[19]_i_12_n_0\ : STD_LOGIC;
  signal \stage5_reg0[19]_i_9_n_0\ : STD_LOGIC;
  signal \stage5_reg0_reg[19]_i_7_n_2\ : STD_LOGIC;
  signal \stage5_reg0_reg[19]_i_7_n_3\ : STD_LOGIC;
  signal \stage5_reg0_reg[19]_i_8_n_0\ : STD_LOGIC;
  signal \stage5_reg0_reg[19]_i_8_n_1\ : STD_LOGIC;
  signal \stage5_reg0_reg[19]_i_8_n_2\ : STD_LOGIC;
  signal \stage5_reg0_reg[19]_i_8_n_3\ : STD_LOGIC;
  signal \NLW_i___177_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_i___177_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i___33_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i___33_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_i___34_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_i___34_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_stage5_reg0_reg[19]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_stage5_reg0_reg[19]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_stage5_reg0_reg[19]_i_8_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1__4\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1__4\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \FSM_onehot_state[4]_i_1__1\ : label is "soft_lutpair231";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute HLUTNM : string;
  attribute HLUTNM of \i___175_i_1\ : label is "lutpair2";
  attribute HLUTNM of \i___176_i_1\ : label is "lutpair3";
  attribute SOFT_HLUTNM of \iteration[1]_i_1__4\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \iteration[2]_i_1__4\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \iteration[3]_i_1__4\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \reg_yin[18]_i_3__0\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \reg_yin[19]_i_1__4\ : label is "soft_lutpair232";
  attribute HLUTNM of \stage5_reg0[19]_i_11\ : label is "lutpair2";
  attribute HLUTNM of \stage5_reg0[19]_i_9\ : label is "lutpair3";
begin
  B(16 downto 0) <= \^b\(16 downto 0);
  CO(0) <= \^co\(0);
  DI(2 downto 0) <= \^di\(2 downto 0);
  I125(0) <= \^i125\(0);
  Q(0) <= \^q\(0);
  \X_OUT_reg[17]_0\(0) <= \^x_out_reg[17]_0\(0);
  \X_OUT_reg[18]_0\ <= \^x_out_reg[18]_0\;
  \X_OUT_reg[19]_0\ <= \^x_out_reg[19]_0\;
  \iteration_reg[3]_0\(3 downto 0) <= \^iteration_reg[3]_0\(3 downto 0);
  \iteration_reg[3]_1\ <= \^iteration_reg[3]_1\;
  \reg_xin_reg[18]_0\(0) <= \^reg_xin_reg[18]_0\(0);
  \reg_xin_reg[18]_1\(1 downto 0) <= \^reg_xin_reg[18]_1\(1 downto 0);
  \reg_xin_reg[19]_0\(0) <= \^reg_xin_reg[19]_0\(0);
  \reg_xin_reg[19]_1\ <= \^reg_xin_reg[19]_1\;
  \reg_yin_reg[19]_0\(1 downto 0) <= \^reg_yin_reg[19]_0\(1 downto 0);
  \reg_yin_reg[19]_1\ <= \^reg_yin_reg[19]_1\;
\FSM_onehot_state[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[4]\,
      I1 => \FSM_onehot_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_state_reg[1]_0\,
      I3 => \FSM_onehot_state_reg_n_0_[0]\,
      O => \FSM_onehot_state[1]_i_1__4_n_0\
    );
\FSM_onehot_state[2]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_state_reg[1]_0\,
      O => \FSM_onehot_state[2]_i_1__4_n_0\
    );
\FSM_onehot_state[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF2AAAAAAA"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \^iteration_reg[3]_0\(2),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => \FSM_onehot_state_reg_n_0_[2]\,
      O => \FSM_onehot_state[3]_i_1__4_n_0\
    );
\FSM_onehot_state[4]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^iteration_reg[3]_0\(3),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^iteration_reg[3]_0\(0),
      I4 => \^iteration_reg[3]_0\(1),
      O => \FSM_onehot_state[4]_i_1__1_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => \iteration_reg[0]_0\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1__4_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      R => \iteration_reg[0]_0\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1__4_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => \iteration_reg[0]_0\
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1__4_n_0\,
      Q => \^q\(0),
      R => \iteration_reg[0]_0\
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[4]_i_1__1_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[4]\,
      R => \iteration_reg[0]_0\
    );
FXP_X1_ADDER: entity work.design_1_axi_ikinematics_0_0_fxp_adder_31
     port map (
      B(0) => \^b\(16),
      CO(0) => FXP_X1_ADDER_n_3,
      DI(3) => \_carry__3_i_1__9_n_0\,
      DI(2) => \^i125\(0),
      DI(1) => \reg_xin_reg_n_0_[17]\,
      DI(0) => \reg_xin_reg_n_0_[16]\,
      O(1 downto 0) => \^reg_xin_reg[18]_1\(1 downto 0),
      Q(10 downto 9) => \^reg_yin_reg[19]_0\(1 downto 0),
      Q(8) => \reg_yin_reg_n_0_[17]\,
      Q(7) => \reg_yin_reg_n_0_[16]\,
      Q(6) => \reg_yin_reg_n_0_[15]\,
      Q(5) => \reg_yin_reg_n_0_[12]\,
      Q(4) => \reg_yin_reg_n_0_[5]\,
      Q(3) => \reg_yin_reg_n_0_[4]\,
      Q(2) => \reg_yin_reg_n_0_[3]\,
      Q(1) => \reg_yin_reg_n_0_[2]\,
      Q(0) => \reg_yin_reg_n_0_[1]\,
      S(3) => \_carry_i_2__10_n_0\,
      S(2) => \_carry_i_3__10_n_0\,
      S(1) => \_carry_i_4__10_n_0\,
      S(0) => \_carry_i_5__5_n_0\,
      S_OPE0 => S_OPE0,
      \X_OUT_reg[16]\(1) => s_add_0(19),
      \X_OUT_reg[16]\(0) => s_add_0(16),
      \X_OUT_reg[16]_0\ => \X_OUT[18]_i_1__2_n_0\,
      \X_OUT_reg[16]_1\(0) => FXP_X2_ADDER_n_2,
      \X_OUT_reg[19]\ => \^x_out_reg[19]_0\,
      \_carry_0\ => \reg_xin_reg_n_0_[3]\,
      \_carry_1\ => \reg_xin_reg_n_0_[2]\,
      \_carry_10\ => \_carry_i_11__5_n_0\,
      \_carry_11\ => \_carry_i_12__5_n_0\,
      \_carry_2\ => \reg_xin_reg_n_0_[1]\,
      \_carry_3\ => \reg_xin_reg_n_0_[0]\,
      \_carry_4\ => \_carry_i_17__3_n_0\,
      \_carry_5\ => \_carry_i_18__1_n_0\,
      \_carry_6\ => \_carry_i_15__5_n_0\,
      \_carry_7\ => \_carry_i_16__5_n_0\,
      \_carry_8\ => \_carry_i_13__5_n_0\,
      \_carry_9\ => \_carry_i_14__5_n_0\,
      \_carry__0_0\ => \reg_xin_reg_n_0_[7]\,
      \_carry__0_1\ => \reg_xin_reg_n_0_[6]\,
      \_carry__0_2\ => \reg_xin_reg_n_0_[5]\,
      \_carry__0_3\ => \reg_xin_reg_n_0_[4]\,
      \_carry__0_4\ => \_carry__0_i_15__2_n_0\,
      \_carry__0_5\ => \_carry__0_i_16__2_n_0\,
      \_carry__0_6\ => \_carry__0_i_10__4_n_0\,
      \_carry__0_7\ => \_carry__0_i_11__5_n_0\,
      \_carry__0_8\ => \_carry__0_i_12__5_n_0\,
      \_carry__0_9\ => \_carry__0_i_13__2_n_0\,
      \_carry__0_i_4__9_0\(3) => \_carry__0_i_1__10_n_0\,
      \_carry__0_i_4__9_0\(2) => \_carry__0_i_2__10_n_0\,
      \_carry__0_i_4__9_0\(1) => \_carry__0_i_3__10_n_0\,
      \_carry__0_i_4__9_0\(0) => \_carry__0_i_4__10_n_0\,
      \_carry__1_0\ => \reg_xin_reg_n_0_[11]\,
      \_carry__1_1\ => \reg_xin_reg_n_0_[10]\,
      \_carry__1_10\ => FXP_Y2_ADDER_n_33,
      \_carry__1_11\ => \_carry__1_i_15__2_n_0\,
      \_carry__1_12\ => \_carry__1_i_16__1_n_0\,
      \_carry__1_13\ => \_carry__1_i_9__5_n_0\,
      \_carry__1_14\ => \_carry__1_i_10__4_n_0\,
      \_carry__1_15\ => \_carry__1_i_11__5_n_0\,
      \_carry__1_16\ => \_carry__1_i_12__5_n_0\,
      \_carry__1_2\ => \reg_xin_reg_n_0_[9]\,
      \_carry__1_3\ => \reg_xin_reg_n_0_[8]\,
      \_carry__1_4\ => \_carry__1_i_17__2_n_0\,
      \_carry__1_5\ => \_carry__1_i_18__1_n_0\,
      \_carry__1_6\ => \_carry__1_i_19__1_n_0\,
      \_carry__1_7\ => \_carry__1_i_20__2_n_0\,
      \_carry__1_8\ => \_carry__1_i_21__1_n_0\,
      \_carry__1_9\ => FXP_Y2_ADDER_n_32,
      \_carry__1_i_8__4\(3) => \_carry__1_i_1__10_n_0\,
      \_carry__1_i_8__4\(2) => \_carry__1_i_2__10_n_0\,
      \_carry__1_i_8__4\(1) => \_carry__1_i_3__10_n_0\,
      \_carry__1_i_8__4\(0) => \_carry__1_i_4__10_n_0\,
      \_carry__2_0\ => \reg_xin_reg_n_0_[15]\,
      \_carry__2_1\ => \reg_xin_reg_n_0_[14]\,
      \_carry__2_10\ => \_carry__2_i_13__2_n_0\,
      \_carry__2_11\ => \_carry__2_i_14__1_n_0\,
      \_carry__2_12\ => \_carry__2_i_11__1_n_0\,
      \_carry__2_13\ => \_carry__1_i_16__1_1\,
      \_carry__2_14\ => \_carry__2_i_9__2_n_0\,
      \_carry__2_15\ => \_carry__2_i_10__1_n_0\,
      \_carry__2_2\ => \reg_xin_reg_n_0_[13]\,
      \_carry__2_3\ => \reg_xin_reg_n_0_[12]\,
      \_carry__2_4\ => \_carry__2_i_15__2_n_0\,
      \_carry__2_5\ => \^reg_xin_reg[19]_1\,
      \_carry__2_6\(0) => \^iteration_reg[3]_0\(3),
      \_carry__2_7\ => \_carry__2_i_16__2_n_0\,
      \_carry__2_8\ => \_carry__2_i_17__2_n_0\,
      \_carry__2_9\ => \_carry__2_i_12__2_n_0\,
      \_carry__2_i_4__9_0\(3) => \_carry__2_i_1__10_n_0\,
      \_carry__2_i_4__9_0\(2) => \_carry__2_i_2__10_n_0\,
      \_carry__2_i_4__9_0\(1) => \_carry__2_i_3__10_n_0\,
      \_carry__2_i_4__9_0\(0) => \_carry__2_i_4__10_n_0\,
      \_carry__3_0\(0) => FXP_X1_ADDER_n_7,
      \_carry__3_1\(0) => \^reg_xin_reg[18]_0\(0),
      \_carry__3_2\ => \^iteration_reg[3]_1\,
      \_carry__3_3\ => FXP_Y2_ADDER_n_12,
      \_carry__3_4\ => FXP_Y2_ADDER_n_11,
      \_carry__3_5\ => \_carry__3_i_9__0_n_0\,
      \_carry__3_6\(0) => \^reg_xin_reg[19]_0\(0),
      \_carry__3_7\ => FXP_Y2_ADDER_n_75,
      \_carry__3_i_4__8_0\(2) => \_carry__3_i_2__10_n_0\,
      \_carry__3_i_4__8_0\(1) => \_carry__3_i_3__9_n_0\,
      \_carry__3_i_4__8_0\(0) => \_carry__3_i_4__9_n_0\,
      adder2_x_mux(17 downto 0) => adder2_x_mux(17 downto 0),
      \reg_xin_reg[11]\(2 downto 1) => s_add(8 downto 7),
      \reg_xin_reg[11]\(0) => s_add(5),
      \reg_xin_reg[11]_0\(2) => FXP_X1_ADDER_n_33,
      \reg_xin_reg[11]_0\(1) => FXP_X1_ADDER_n_34,
      \reg_xin_reg[11]_0\(0) => FXP_X1_ADDER_n_35,
      \reg_xin_reg[6]\(1) => FXP_X1_ADDER_n_31,
      \reg_xin_reg[6]\(0) => FXP_X1_ADDER_n_32,
      \reg_yin_reg[16]\(3) => FXP_X1_ADDER_n_36,
      \reg_yin_reg[16]\(2) => FXP_X1_ADDER_n_37,
      \reg_yin_reg[16]\(1) => FXP_X1_ADDER_n_38,
      \reg_yin_reg[16]\(0) => FXP_X1_ADDER_n_39,
      \reg_yin_reg[19]\(1) => FXP_X1_ADDER_n_40,
      \reg_yin_reg[19]\(0) => FXP_X1_ADDER_n_41,
      \reg_yin_reg[4]\(3) => FXP_X1_ADDER_n_27,
      \reg_yin_reg[4]\(2) => FXP_X1_ADDER_n_28,
      \reg_yin_reg[4]\(1) => FXP_X1_ADDER_n_29,
      \reg_yin_reg[4]\(0) => FXP_X1_ADDER_n_30,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0 => FXP_X1_ADDER_n_6,
      s00_axi_aresetn_1 => FXP_X1_ADDER_n_8
    );
FXP_X2_ADDER: entity work.design_1_axi_ikinematics_0_0_fxp_adder_32
     port map (
      D(0) => FXP_X2_ADDER_n_21,
      DI(1) => \_carry__3_i_1__10_n_0\,
      DI(0) => \_carry__3_i_2__8_n_0\,
      \FSM_onehot_state_reg[4]\ => FXP_X2_ADDER_n_22,
      \FSM_onehot_state_reg[4]_0\ => FXP_X2_ADDER_n_23,
      \FSM_onehot_state_reg[4]_1\ => FXP_X2_ADDER_n_24,
      \FSM_onehot_state_reg[4]_10\ => FXP_X2_ADDER_n_33,
      \FSM_onehot_state_reg[4]_11\ => FXP_X2_ADDER_n_34,
      \FSM_onehot_state_reg[4]_12\ => FXP_X2_ADDER_n_35,
      \FSM_onehot_state_reg[4]_13\ => FXP_X2_ADDER_n_36,
      \FSM_onehot_state_reg[4]_14\ => FXP_X2_ADDER_n_37,
      \FSM_onehot_state_reg[4]_15\ => FXP_X2_ADDER_n_38,
      \FSM_onehot_state_reg[4]_16\ => FXP_X2_ADDER_n_39,
      \FSM_onehot_state_reg[4]_2\ => FXP_X2_ADDER_n_25,
      \FSM_onehot_state_reg[4]_3\ => FXP_X2_ADDER_n_26,
      \FSM_onehot_state_reg[4]_4\ => FXP_X2_ADDER_n_27,
      \FSM_onehot_state_reg[4]_5\ => FXP_X2_ADDER_n_28,
      \FSM_onehot_state_reg[4]_6\ => FXP_X2_ADDER_n_29,
      \FSM_onehot_state_reg[4]_7\ => FXP_X2_ADDER_n_30,
      \FSM_onehot_state_reg[4]_8\ => FXP_X2_ADDER_n_31,
      \FSM_onehot_state_reg[4]_9\ => FXP_X2_ADDER_n_32,
      Q(1) => \FSM_onehot_state_reg_n_0_[4]\,
      Q(0) => \^q\(0),
      S(3) => \_carry__0_i_5__4_n_0\,
      S(2) => FXP_X1_ADDER_n_31,
      S(1) => \_carry__0_i_7__4_n_0\,
      S(0) => FXP_X1_ADDER_n_32,
      \X_OUT_reg[11]\(3) => FXP_X1_ADDER_n_33,
      \X_OUT_reg[11]\(2) => FXP_X1_ADDER_n_34,
      \X_OUT_reg[11]\(1) => FXP_X1_ADDER_n_35,
      \X_OUT_reg[11]\(0) => \_carry__1_i_8__4_n_0\,
      \X_OUT_reg[15]\(3) => FXP_X1_ADDER_n_36,
      \X_OUT_reg[15]\(2) => FXP_X1_ADDER_n_37,
      \X_OUT_reg[15]\(1) => FXP_X1_ADDER_n_38,
      \X_OUT_reg[15]\(0) => FXP_X1_ADDER_n_39,
      \X_OUT_reg[3]\ => \reg_yin_reg[3]_0\,
      \X_OUT_reg[3]_0\(3) => FXP_X1_ADDER_n_27,
      \X_OUT_reg[3]_0\(2) => FXP_X1_ADDER_n_28,
      \X_OUT_reg[3]_0\(1) => FXP_X1_ADDER_n_29,
      \X_OUT_reg[3]_0\(0) => FXP_X1_ADDER_n_30,
      adder2_x_mux(17 downto 0) => adder2_x_mux(17 downto 0),
      \reg_xin_reg[16]\(3) => \_carry__3_i_5__4_n_0\,
      \reg_xin_reg[16]\(2) => \reg_xin_reg[16]_0\(0),
      \reg_xin_reg[16]\(1) => FXP_X1_ADDER_n_40,
      \reg_xin_reg[16]\(0) => FXP_X1_ADDER_n_41,
      \reg_xin_reg[16]_0\(0) => FXP_X1_ADDER_n_7,
      \reg_xin_reg[19]\(1) => s_add_0(19),
      \reg_xin_reg[19]\(0) => s_add_0(16),
      \reg_xin_reg[19]_0\(0) => FXP_X2_ADDER_n_2,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0 => FXP_X2_ADDER_n_3,
      s00_axi_aresetn_1 => FXP_X2_ADDER_n_4,
      s00_axi_aresetn_10 => FXP_X2_ADDER_n_13,
      s00_axi_aresetn_11 => FXP_X2_ADDER_n_14,
      s00_axi_aresetn_12 => FXP_X2_ADDER_n_15,
      s00_axi_aresetn_13 => FXP_X2_ADDER_n_16,
      s00_axi_aresetn_14 => FXP_X2_ADDER_n_17,
      s00_axi_aresetn_15 => FXP_X2_ADDER_n_18,
      s00_axi_aresetn_16 => FXP_X2_ADDER_n_19,
      s00_axi_aresetn_17 => FXP_X2_ADDER_n_20,
      s00_axi_aresetn_18 => FXP_X2_ADDER_n_40,
      s00_axi_aresetn_2 => FXP_X2_ADDER_n_5,
      s00_axi_aresetn_3 => FXP_X2_ADDER_n_6,
      s00_axi_aresetn_4 => FXP_X2_ADDER_n_7,
      s00_axi_aresetn_5 => FXP_X2_ADDER_n_8,
      s00_axi_aresetn_6 => FXP_X2_ADDER_n_9,
      s00_axi_aresetn_7 => FXP_X2_ADDER_n_10,
      s00_axi_aresetn_8 => FXP_X2_ADDER_n_11,
      s00_axi_aresetn_9 => FXP_X2_ADDER_n_12
    );
FXP_Y1_ADDER: entity work.design_1_axi_ikinematics_0_0_fxp_adder_33
     port map (
      CO(0) => FXP_Y1_ADDER_n_0,
      DI(0) => \_carry__3_i_1__8_n_0\,
      O(1 downto 0) => O(1 downto 0),
      Q(19 downto 18) => \^reg_yin_reg[19]_0\(1 downto 0),
      Q(17) => \reg_yin_reg_n_0_[17]\,
      Q(16) => \reg_yin_reg_n_0_[16]\,
      Q(15) => \reg_yin_reg_n_0_[15]\,
      Q(14) => \reg_yin_reg_n_0_[14]\,
      Q(13) => \reg_yin_reg_n_0_[13]\,
      Q(12) => \reg_yin_reg_n_0_[12]\,
      Q(11) => \reg_yin_reg_n_0_[11]\,
      Q(10) => \reg_yin_reg_n_0_[10]\,
      Q(9) => \reg_yin_reg_n_0_[9]\,
      Q(8) => \reg_yin_reg_n_0_[8]\,
      Q(7) => \reg_yin_reg_n_0_[7]\,
      Q(6) => \reg_yin_reg_n_0_[6]\,
      Q(5) => \reg_yin_reg_n_0_[5]\,
      Q(4) => \reg_yin_reg_n_0_[4]\,
      Q(3) => \reg_yin_reg_n_0_[3]\,
      Q(2) => \reg_yin_reg_n_0_[2]\,
      Q(1) => \reg_yin_reg_n_0_[1]\,
      Q(0) => \reg_yin_reg_n_0_[0]\,
      S(3) => FXP_Y2_ADDER_n_96,
      S(2) => FXP_Y2_ADDER_n_97,
      S(1) => FXP_Y2_ADDER_n_98,
      S(0) => FXP_Y2_ADDER_n_99,
      S_OPE0 => S_OPE0,
      \_carry_0\ => \reg_xin_reg_n_0_[1]\,
      \_carry_1\ => FXP_Y2_ADDER_n_38,
      \_carry_10\ => FXP_Y2_ADDER_n_42,
      \_carry_11\ => FXP_Y2_ADDER_n_53,
      \_carry_2\ => FXP_Y2_ADDER_n_48,
      \_carry_3\ => \reg_xin_reg_n_0_[2]\,
      \_carry_4\ => FXP_Y2_ADDER_n_40,
      \_carry_5\ => FXP_Y2_ADDER_n_51,
      \_carry_6\ => \reg_xin_reg_n_0_[3]\,
      \_carry_7\ => FXP_Y2_ADDER_n_41,
      \_carry_8\ => FXP_Y2_ADDER_n_52,
      \_carry_9\ => \reg_xin_reg_n_0_[4]\,
      \_carry__0_0\ => \reg_xin_reg_n_0_[5]\,
      \_carry__0_1\ => FXP_Y2_ADDER_n_43,
      \_carry__0_2\ => FXP_Y2_ADDER_n_54,
      \_carry__0_3\ => FXP_Y2_ADDER_n_19,
      \_carry__0_4\ => FXP_Y2_ADDER_n_28,
      \_carry__0_5\ => FXP_Y2_ADDER_n_55,
      \_carry__0_6\ => FXP_Y2_ADDER_n_61,
      \_carry__0_7\ => FXP_Y2_ADDER_n_44,
      \_carry__0_8\ => FXP_Y2_ADDER_n_31,
      \_carry__0_i_4__8_0\(3) => FXP_Y2_ADDER_n_100,
      \_carry__0_i_4__8_0\(2) => FXP_Y2_ADDER_n_101,
      \_carry__0_i_4__8_0\(1) => FXP_Y2_ADDER_n_102,
      \_carry__0_i_4__8_0\(0) => FXP_Y2_ADDER_n_103,
      \_carry__1_0\ => FXP_Y2_ADDER_n_27,
      \_carry__1_1\ => FXP_Y2_ADDER_n_62,
      \_carry__1_10\ => FXP_Y2_ADDER_n_10,
      \_carry__1_11\ => FXP_Y2_ADDER_n_59,
      \_carry__1_12\ => FXP_Y2_ADDER_n_26,
      \_carry__1_13\ => FXP_Y2_ADDER_n_35,
      \_carry__1_14\ => FXP_Y2_ADDER_n_63,
      \_carry__1_2\ => FXP_Y2_ADDER_n_58,
      \_carry__1_3\ => FXP_Y2_ADDER_n_15,
      \_carry__1_4\ => FXP_Y2_ADDER_n_71,
      \_carry__1_5\ => FXP_Y2_ADDER_n_34,
      \_carry__1_6\ => FXP_Y2_ADDER_n_32,
      \_carry__1_7\ => \reg_xin_reg_n_0_[12]\,
      \_carry__1_8\ => FXP_Y2_ADDER_n_33,
      \_carry__1_9\ => FXP_Y2_ADDER_n_66,
      \_carry__1_i_8__5_0\(3) => FXP_Y2_ADDER_n_104,
      \_carry__1_i_8__5_0\(2) => FXP_Y2_ADDER_n_105,
      \_carry__1_i_8__5_0\(1) => FXP_Y2_ADDER_n_106,
      \_carry__1_i_8__5_0\(0) => FXP_Y2_ADDER_n_107,
      \_carry__2_0\ => FXP_Y2_ADDER_n_60,
      \_carry__2_1\ => \^reg_yin_reg[19]_1\,
      \_carry__2_10\ => \reg_xin_reg_n_0_[15]\,
      \_carry__2_11\ => FXP_Y2_ADDER_n_47,
      \_carry__2_12\ => FXP_Y2_ADDER_n_3,
      \_carry__2_2\(0) => \^iteration_reg[3]_0\(3),
      \_carry__2_3\ => FXP_Y2_ADDER_n_36,
      \_carry__2_4\ => FXP_Y2_ADDER_n_64,
      \_carry__2_5\ => FXP_Y2_ADDER_n_37,
      \_carry__2_6\ => FXP_Y2_ADDER_n_65,
      \_carry__2_7\ => FXP_Y2_ADDER_n_5,
      \_carry__2_8\ => FXP_Y2_ADDER_n_22,
      \_carry__2_9\ => \_carry__2\,
      \_carry__2_i_4__8_0\(3) => \_carry__2_i_1__11_n_0\,
      \_carry__2_i_4__8_0\(2) => \_carry__2_i_2__11_n_0\,
      \_carry__2_i_4__8_0\(1) => \_carry__2_i_3__11_n_0\,
      \_carry__2_i_4__8_0\(0) => \_carry__2_i_4__11_n_0\,
      \_carry__3_0\(0) => FXP_Y1_ADDER_n_21,
      \_carry__3_1\(0) => \^co\(0),
      \_carry__3_2\ => \^iteration_reg[3]_1\,
      \_carry__3_3\ => FXP_Y2_ADDER_n_12,
      \_carry__3_4\ => FXP_Y2_ADDER_n_11,
      \_carry__3_5\(2) => \^i125\(0),
      \_carry__3_5\(1) => \reg_xin_reg_n_0_[17]\,
      \_carry__3_5\(0) => \reg_xin_reg_n_0_[16]\,
      \_carry__3_6\ => FXP_Y2_ADDER_n_1,
      \_carry__3_7\(0) => \^reg_xin_reg[19]_0\(0),
      \_carry__3_8\ => FXP_Y2_ADDER_n_75,
      \_carry__3_i_4__7_0\(2) => \_carry__3_i_2__11_n_0\,
      \_carry__3_i_4__7_0\(1) => \_carry__3_i_3__10_n_0\,
      \_carry__3_i_4__7_0\(0) => \_carry__3_i_4__10_n_0\,
      adder2_y_mux(17 downto 0) => adder2_y_mux(17 downto 0),
      \reg_xin_reg[16]\(3) => FXP_Y1_ADDER_n_34,
      \reg_xin_reg[16]\(2) => FXP_Y1_ADDER_n_35,
      \reg_xin_reg[16]\(1) => FXP_Y1_ADDER_n_36,
      \reg_xin_reg[16]\(0) => FXP_Y1_ADDER_n_37,
      \reg_xin_reg[4]\(3) => FXP_Y1_ADDER_n_22,
      \reg_xin_reg[4]\(2) => FXP_Y1_ADDER_n_23,
      \reg_xin_reg[4]\(1) => FXP_Y1_ADDER_n_24,
      \reg_xin_reg[4]\(0) => FXP_Y1_ADDER_n_25,
      \reg_yin_reg[11]\(3) => FXP_Y1_ADDER_n_30,
      \reg_yin_reg[11]\(2) => FXP_Y1_ADDER_n_31,
      \reg_yin_reg[11]\(1) => FXP_Y1_ADDER_n_32,
      \reg_yin_reg[11]\(0) => FXP_Y1_ADDER_n_33,
      \reg_yin_reg[19]\(1) => FXP_Y1_ADDER_n_38,
      \reg_yin_reg[19]\(0) => FXP_Y1_ADDER_n_39,
      \reg_yin_reg[19]_0\(0) => FXP_Y2_ADDER_n_0,
      \reg_yin_reg[7]\(3) => FXP_Y1_ADDER_n_26,
      \reg_yin_reg[7]\(2) => FXP_Y1_ADDER_n_27,
      \reg_yin_reg[7]\(1) => FXP_Y1_ADDER_n_28,
      \reg_yin_reg[7]\(0) => FXP_Y1_ADDER_n_29
    );
FXP_Y2_ADDER: entity work.design_1_axi_ikinematics_0_0_fxp_adder_34
     port map (
      CO(0) => \^co\(0),
      D(18) => FXP_Y2_ADDER_n_77,
      D(17) => FXP_Y2_ADDER_n_78,
      D(16) => FXP_Y2_ADDER_n_79,
      D(15) => FXP_Y2_ADDER_n_80,
      D(14) => FXP_Y2_ADDER_n_81,
      D(13) => FXP_Y2_ADDER_n_82,
      D(12) => FXP_Y2_ADDER_n_83,
      D(11) => FXP_Y2_ADDER_n_84,
      D(10) => FXP_Y2_ADDER_n_85,
      D(9) => FXP_Y2_ADDER_n_86,
      D(8) => FXP_Y2_ADDER_n_87,
      D(7) => FXP_Y2_ADDER_n_88,
      D(6) => FXP_Y2_ADDER_n_89,
      D(5) => FXP_Y2_ADDER_n_90,
      D(4) => FXP_Y2_ADDER_n_91,
      D(3) => FXP_Y2_ADDER_n_92,
      D(2) => FXP_Y2_ADDER_n_93,
      D(1) => FXP_Y2_ADDER_n_94,
      D(0) => FXP_Y2_ADDER_n_95,
      Q(3 downto 0) => \^iteration_reg[3]_0\(3 downto 0),
      S(2) => \reg_yin_reg[18]_0\(0),
      S(1) => FXP_Y1_ADDER_n_38,
      S(0) => FXP_Y1_ADDER_n_39,
      S_OPE0 => S_OPE0,
      \_carry_0\ => \reg_xin_reg_n_0_[0]\,
      \_carry_1\ => \reg_xin_reg_n_0_[1]\,
      \_carry__0_i_10__5_0\ => \_carry__0_i_10__5\,
      \_carry__0_i_14__2_0\ => \_carry__2\,
      \_carry__0_i_16__1_0\(2) => \^i125\(0),
      \_carry__0_i_16__1_0\(1) => \reg_xin_reg_n_0_[17]\,
      \_carry__0_i_16__1_0\(0) => \reg_xin_reg_n_0_[16]\,
      \_carry__0_i_16__1_1\ => \reg_xin_reg_n_0_[15]\,
      \_carry__3_0\(12) => \^reg_yin_reg[19]_0\(1),
      \_carry__3_0\(11) => \reg_yin_reg_n_0_[11]\,
      \_carry__3_0\(10) => \reg_yin_reg_n_0_[10]\,
      \_carry__3_0\(9) => \reg_yin_reg_n_0_[9]\,
      \_carry__3_0\(8) => \reg_yin_reg_n_0_[8]\,
      \_carry__3_0\(7) => \reg_yin_reg_n_0_[7]\,
      \_carry__3_0\(6) => \reg_yin_reg_n_0_[6]\,
      \_carry__3_0\(5) => \reg_yin_reg_n_0_[5]\,
      \_carry__3_0\(4) => \reg_yin_reg_n_0_[4]\,
      \_carry__3_0\(3) => \reg_yin_reg_n_0_[3]\,
      \_carry__3_0\(2) => \reg_yin_reg_n_0_[2]\,
      \_carry__3_0\(1) => \reg_yin_reg_n_0_[1]\,
      \_carry__3_0\(0) => \reg_yin_reg_n_0_[0]\,
      \_carry_i_10__5_0\ => \reg_xin_reg_n_0_[6]\,
      \_carry_i_10__5_1\ => \reg_xin_reg_n_0_[10]\,
      \_carry_i_10__5_2\ => \reg_xin_reg_n_0_[14]\,
      \_carry_i_12__4_0\ => \reg_xin_reg_n_0_[9]\,
      \_carry_i_12__4_1\ => \reg_xin_reg_n_0_[13]\,
      \_carry_i_12__4_2\ => \reg_xin_reg_n_0_[5]\,
      \_carry_i_14__4_0\ => \reg_xin_reg_n_0_[8]\,
      \_carry_i_14__4_1\ => \reg_xin_reg_n_0_[12]\,
      \_carry_i_14__4_2\ => \reg_xin_reg_n_0_[4]\,
      \_carry_i_16__4_0\ => \reg_xin_reg_n_0_[11]\,
      \_carry_i_16__4_1\ => \reg_xin_reg_n_0_[7]\,
      \_carry_i_16__4_2\ => \reg_xin_reg_n_0_[3]\,
      \_carry_i_17__3\(0) => \^reg_xin_reg[19]_0\(0),
      \_carry_i_8__5\ => \reg_xin_reg_n_0_[2]\,
      adder2_y_mux(17 downto 0) => adder2_y_mux(17 downto 0),
      \iteration_reg[0]\ => FXP_Y2_ADDER_n_4,
      \iteration_reg[0]_0\ => FXP_Y2_ADDER_n_6,
      \iteration_reg[0]_1\ => FXP_Y2_ADDER_n_7,
      \iteration_reg[0]_10\ => FXP_Y2_ADDER_n_69,
      \iteration_reg[0]_11\ => FXP_Y2_ADDER_n_70,
      \iteration_reg[0]_2\ => FXP_Y2_ADDER_n_11,
      \iteration_reg[0]_3\ => FXP_Y2_ADDER_n_13,
      \iteration_reg[0]_4\ => FXP_Y2_ADDER_n_14,
      \iteration_reg[0]_5\ => FXP_Y2_ADDER_n_18,
      \iteration_reg[0]_6\ => FXP_Y2_ADDER_n_23,
      \iteration_reg[0]_7\ => FXP_Y2_ADDER_n_24,
      \iteration_reg[0]_8\ => FXP_Y2_ADDER_n_32,
      \iteration_reg[0]_9\ => FXP_Y2_ADDER_n_33,
      \iteration_reg[1]\ => FXP_Y2_ADDER_n_25,
      \iteration_reg[1]_0\ => FXP_Y2_ADDER_n_75,
      \iteration_reg[2]\ => FXP_Y2_ADDER_n_2,
      \iteration_reg[2]_0\ => FXP_Y2_ADDER_n_9,
      \iteration_reg[2]_1\ => FXP_Y2_ADDER_n_16,
      \iteration_reg[2]_2\ => FXP_Y2_ADDER_n_17,
      \iteration_reg[2]_3\ => FXP_Y2_ADDER_n_46,
      \iteration_reg[2]_4\ => FXP_Y2_ADDER_n_56,
      \iteration_reg[2]_5\ => FXP_Y2_ADDER_n_57,
      \iteration_reg[2]_6\ => FXP_Y2_ADDER_n_67,
      \iteration_reg[2]_7\ => FXP_Y2_ADDER_n_68,
      \iteration_reg[3]\ => FXP_Y2_ADDER_n_20,
      \iteration_reg[3]_0\ => FXP_Y2_ADDER_n_21,
      \iteration_reg[3]_1\ => FXP_Y2_ADDER_n_29,
      \iteration_reg[3]_2\ => FXP_Y2_ADDER_n_30,
      \iteration_reg[3]_3\ => FXP_Y2_ADDER_n_45,
      \iteration_reg[3]_4\ => FXP_Y2_ADDER_n_49,
      \iteration_reg[3]_5\ => FXP_Y2_ADDER_n_50,
      \iteration_reg[3]_6\ => FXP_Y2_ADDER_n_72,
      \iteration_reg[3]_7\ => FXP_Y2_ADDER_n_73,
      \iteration_reg[3]_8\ => \^iteration_reg[3]_1\,
      \reg_xin_reg[10]\ => FXP_Y2_ADDER_n_34,
      \reg_xin_reg[10]_0\ => FXP_Y2_ADDER_n_61,
      \reg_xin_reg[11]\ => FXP_Y2_ADDER_n_10,
      \reg_xin_reg[11]_0\ => FXP_Y2_ADDER_n_48,
      \reg_xin_reg[12]\ => FXP_Y2_ADDER_n_35,
      \reg_xin_reg[12]_0\ => FXP_Y2_ADDER_n_51,
      \reg_xin_reg[12]_1\ => FXP_Y2_ADDER_n_55,
      \reg_xin_reg[12]_2\ => FXP_Y2_ADDER_n_62,
      \reg_xin_reg[13]\ => FXP_Y2_ADDER_n_36,
      \reg_xin_reg[13]_0\ => FXP_Y2_ADDER_n_52,
      \reg_xin_reg[13]_1\ => FXP_Y2_ADDER_n_66,
      \reg_xin_reg[14]\ => FXP_Y2_ADDER_n_37,
      \reg_xin_reg[14]_0\ => FXP_Y2_ADDER_n_53,
      \reg_xin_reg[14]_1\ => FXP_Y2_ADDER_n_58,
      \reg_xin_reg[14]_2\ => FXP_Y2_ADDER_n_63,
      \reg_xin_reg[15]\ => FXP_Y2_ADDER_n_54,
      \reg_xin_reg[15]_0\ => FXP_Y2_ADDER_n_64,
      \reg_xin_reg[16]\ => FXP_Y2_ADDER_n_31,
      \reg_xin_reg[16]_0\ => FXP_Y2_ADDER_n_59,
      \reg_xin_reg[16]_1\ => FXP_Y2_ADDER_n_65,
      \reg_xin_reg[16]_2\ => FXP_Y2_ADDER_n_71,
      \reg_xin_reg[17]\ => FXP_Y2_ADDER_n_27,
      \reg_xin_reg[17]_0\ => FXP_Y2_ADDER_n_47,
      \reg_xin_reg[17]_1\ => FXP_Y2_ADDER_n_60,
      \reg_xin_reg[18]\ => FXP_Y2_ADDER_n_1,
      \reg_xin_reg[18]_0\ => FXP_Y2_ADDER_n_3,
      \reg_xin_reg[18]_1\ => FXP_Y2_ADDER_n_5,
      \reg_xin_reg[18]_2\ => FXP_Y2_ADDER_n_15,
      \reg_xin_reg[18]_3\ => FXP_Y2_ADDER_n_22,
      \reg_xin_reg[19]\ => FXP_Y2_ADDER_n_12,
      \reg_xin_reg[19]_0\ => FXP_Y2_ADDER_n_26,
      \reg_xin_reg[2]\ => FXP_Y2_ADDER_n_38,
      \reg_xin_reg[3]\ => FXP_Y2_ADDER_n_40,
      \reg_xin_reg[4]\ => FXP_Y2_ADDER_n_41,
      \reg_xin_reg[5]\ => FXP_Y2_ADDER_n_42,
      \reg_xin_reg[6]\ => FXP_Y2_ADDER_n_43,
      \reg_xin_reg[7]\ => FXP_Y2_ADDER_n_28,
      \reg_xin_reg[8]\ => FXP_Y2_ADDER_n_19,
      \reg_xin_reg[8]_0\ => FXP_Y2_ADDER_n_44,
      \reg_yin_reg[0]\ => \reg_yin[18]_i_3__0_n_0\,
      \reg_yin_reg[11]\(3) => FXP_Y2_ADDER_n_104,
      \reg_yin_reg[11]\(2) => FXP_Y2_ADDER_n_105,
      \reg_yin_reg[11]\(1) => FXP_Y2_ADDER_n_106,
      \reg_yin_reg[11]\(0) => FXP_Y2_ADDER_n_107,
      \reg_yin_reg[11]_0\(3) => FXP_Y1_ADDER_n_30,
      \reg_yin_reg[11]_0\(2) => FXP_Y1_ADDER_n_31,
      \reg_yin_reg[11]_0\(1) => FXP_Y1_ADDER_n_32,
      \reg_yin_reg[11]_0\(0) => FXP_Y1_ADDER_n_33,
      \reg_yin_reg[15]\(3) => FXP_Y1_ADDER_n_34,
      \reg_yin_reg[15]\(2) => FXP_Y1_ADDER_n_35,
      \reg_yin_reg[15]\(1) => FXP_Y1_ADDER_n_36,
      \reg_yin_reg[15]\(0) => FXP_Y1_ADDER_n_37,
      \reg_yin_reg[18]\(18 downto 0) => D(18 downto 0),
      \reg_yin_reg[18]_0\(0) => FXP_Y1_ADDER_n_21,
      \reg_yin_reg[18]_1\(1) => \FSM_onehot_state_reg_n_0_[4]\,
      \reg_yin_reg[18]_1\(0) => \^q\(0),
      \reg_yin_reg[19]\(0) => FXP_Y2_ADDER_n_0,
      \reg_yin_reg[19]_0\ => \^reg_yin_reg[19]_1\,
      \reg_yin_reg[3]\(3) => FXP_Y2_ADDER_n_96,
      \reg_yin_reg[3]\(2) => FXP_Y2_ADDER_n_97,
      \reg_yin_reg[3]\(1) => FXP_Y2_ADDER_n_98,
      \reg_yin_reg[3]\(0) => FXP_Y2_ADDER_n_99,
      \reg_yin_reg[3]_0\ => \reg_yin_reg[3]_0\,
      \reg_yin_reg[3]_1\(3) => FXP_Y1_ADDER_n_22,
      \reg_yin_reg[3]_1\(2) => FXP_Y1_ADDER_n_23,
      \reg_yin_reg[3]_1\(1) => FXP_Y1_ADDER_n_24,
      \reg_yin_reg[3]_1\(0) => FXP_Y1_ADDER_n_25,
      \reg_yin_reg[7]\(3) => FXP_Y2_ADDER_n_100,
      \reg_yin_reg[7]\(2) => FXP_Y2_ADDER_n_101,
      \reg_yin_reg[7]\(1) => FXP_Y2_ADDER_n_102,
      \reg_yin_reg[7]\(0) => FXP_Y2_ADDER_n_103,
      \reg_yin_reg[7]_0\(3) => FXP_Y1_ADDER_n_26,
      \reg_yin_reg[7]_0\(2) => FXP_Y1_ADDER_n_27,
      \reg_yin_reg[7]_0\(1) => FXP_Y1_ADDER_n_28,
      \reg_yin_reg[7]_0\(0) => FXP_Y1_ADDER_n_29,
      s00_axi_aresetn => s00_axi_aresetn,
      sign_ope => sign_ope
    );
\X_OUT[18]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000FFFF"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(3),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \^iteration_reg[3]_0\(1),
      I4 => s00_axi_aresetn,
      O => \X_OUT[18]_i_1__2_n_0\
    );
\X_OUT_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__2_n_0\,
      D => FXP_X2_ADDER_n_20,
      Q => \^b\(0),
      S => '0'
    );
\X_OUT_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__2_n_0\,
      D => FXP_X2_ADDER_n_10,
      Q => \^b\(10),
      S => '0'
    );
\X_OUT_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__2_n_0\,
      D => FXP_X2_ADDER_n_9,
      Q => \^b\(11),
      S => '0'
    );
\X_OUT_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__2_n_0\,
      D => FXP_X2_ADDER_n_8,
      Q => \^b\(12),
      S => '0'
    );
\X_OUT_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__2_n_0\,
      D => FXP_X2_ADDER_n_7,
      Q => \^b\(13),
      S => '0'
    );
\X_OUT_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__2_n_0\,
      D => FXP_X2_ADDER_n_6,
      Q => \^b\(14),
      S => '0'
    );
\X_OUT_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__2_n_0\,
      D => FXP_X2_ADDER_n_5,
      Q => \^b\(15),
      S => '0'
    );
\X_OUT_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X1_ADDER_n_6,
      Q => \^b\(16),
      R => '0'
    );
\X_OUT_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__2_n_0\,
      D => FXP_X2_ADDER_n_4,
      Q => \^di\(0),
      S => '0'
    );
\X_OUT_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__2_n_0\,
      D => FXP_X2_ADDER_n_3,
      Q => \^x_out_reg[18]_0\,
      S => '0'
    );
\X_OUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X1_ADDER_n_8,
      Q => \^x_out_reg[19]_0\,
      R => '0'
    );
\X_OUT_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__2_n_0\,
      D => FXP_X2_ADDER_n_19,
      Q => \^b\(1),
      S => '0'
    );
\X_OUT_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__2_n_0\,
      D => FXP_X2_ADDER_n_18,
      Q => \^b\(2),
      S => '0'
    );
\X_OUT_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__2_n_0\,
      D => FXP_X2_ADDER_n_17,
      Q => \^b\(3),
      S => '0'
    );
\X_OUT_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__2_n_0\,
      D => FXP_X2_ADDER_n_16,
      Q => \^b\(4),
      S => '0'
    );
\X_OUT_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__2_n_0\,
      D => FXP_X2_ADDER_n_15,
      Q => \^b\(5),
      S => '0'
    );
\X_OUT_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__2_n_0\,
      D => FXP_X2_ADDER_n_14,
      Q => \^b\(6),
      S => '0'
    );
\X_OUT_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__2_n_0\,
      D => FXP_X2_ADDER_n_13,
      Q => \^b\(7),
      S => '0'
    );
\X_OUT_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__2_n_0\,
      D => FXP_X2_ADDER_n_12,
      Q => \^b\(8),
      S => '0'
    );
\X_OUT_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => \X_OUT[18]_i_1__2_n_0\,
      D => FXP_X2_ADDER_n_11,
      Q => \^b\(9),
      S => '0'
    );
\_carry__0_i_10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFFFFFC"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_11,
      I1 => \_carry__0_i_23__2_n_0\,
      I2 => \_carry__0_i_24__1_n_0\,
      I3 => \_carry__0_i_25__2_n_0\,
      I4 => FXP_Y2_ADDER_n_12,
      I5 => \reg_yin_reg_n_0_[7]\,
      O => \_carry__0_i_10__4_n_0\
    );
\_carry__0_i_11__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_49,
      I1 => \reg_yin_reg_n_0_[12]\,
      I2 => FXP_Y2_ADDER_n_50,
      I3 => FXP_Y2_ADDER_n_56,
      I4 => \reg_yin_reg_n_0_[13]\,
      I5 => FXP_Y2_ADDER_n_57,
      O => \_carry__0_i_11__5_n_0\
    );
\_carry__0_i_12__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_24,
      I1 => \reg_yin_reg_n_0_[10]\,
      I2 => FXP_Y2_ADDER_n_23,
      I3 => FXP_Y2_ADDER_n_6,
      I4 => \reg_yin_reg_n_0_[11]\,
      I5 => FXP_Y2_ADDER_n_7,
      O => \_carry__0_i_12__5_n_0\
    );
\_carry__0_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_32,
      I1 => \reg_yin_reg_n_0_[8]\,
      I2 => FXP_Y2_ADDER_n_33,
      I3 => FXP_Y2_ADDER_n_45,
      I4 => \reg_yin_reg_n_0_[9]\,
      I5 => FXP_Y2_ADDER_n_46,
      O => \_carry__0_i_13__2_n_0\
    );
\_carry__0_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry__0_i_36__2_n_0\,
      I1 => \_carry__0_i_37__1_n_0\,
      I2 => \_carry__0_i_38__1_n_0\,
      I3 => \_carry__0_i_39__0_n_0\,
      I4 => \_carry__0_i_40__0_n_0\,
      I5 => \_carry__0_i_41__0_n_0\,
      O => \_carry__0_i_14__1_n_0\
    );
\_carry__0_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008400000048"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[6]\,
      I1 => \^iteration_reg[3]_0\(0),
      I2 => sign_ope,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => \^iteration_reg[3]_0\(2),
      I5 => \^iteration_reg[3]_0\(1),
      O => \_carry__0_i_15__2_n_0\
    );
\_carry__0_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry__0_i_42__0_n_0\,
      I1 => \_carry__0_i_43__0_n_0\,
      I2 => \_carry__0_i_44__0_n_0\,
      I3 => \_carry__0_i_45__0_n_0\,
      I4 => \_carry__0_i_46__0_n_0\,
      I5 => \_carry__0_i_47__0_n_0\,
      O => \_carry__0_i_16__2_n_0\
    );
\_carry__0_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_16,
      I1 => \reg_yin_reg_n_0_[16]\,
      I2 => FXP_Y2_ADDER_n_17,
      I3 => FXP_Y2_ADDER_n_67,
      I4 => \reg_yin_reg_n_0_[17]\,
      I5 => FXP_Y2_ADDER_n_68,
      O => \_carry__0_i_17__2_n_0\
    );
\_carry__0_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5300AC0000000000"
    )
        port map (
      I0 => \^reg_yin_reg[19]_0\(1),
      I1 => \^reg_yin_reg[19]_0\(0),
      I2 => FXP_Y2_ADDER_n_4,
      I3 => \^iteration_reg[3]_0\(2),
      I4 => \reg_yin_reg[3]_0\,
      I5 => \^iteration_reg[3]_0\(3),
      O => \_carry__0_i_18__1_n_0\
    );
\_carry__0_i_19__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_6,
      I1 => \reg_yin_reg_n_0_[12]\,
      I2 => FXP_Y2_ADDER_n_7,
      I3 => FXP_Y2_ADDER_n_49,
      I4 => \reg_yin_reg_n_0_[13]\,
      I5 => FXP_Y2_ADDER_n_50,
      O => \_carry__0_i_19__2_n_0\
    );
\_carry__0_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[7]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[7]\,
      O => \_carry__0_i_1__10_n_0\
    );
\_carry__0_i_20__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_56,
      I1 => \reg_yin_reg_n_0_[14]\,
      I2 => FXP_Y2_ADDER_n_57,
      I3 => FXP_Y2_ADDER_n_13,
      I4 => \reg_yin_reg_n_0_[15]\,
      I5 => FXP_Y2_ADDER_n_14,
      O => \_carry__0_i_20__2_n_0\
    );
\_carry__0_i_21__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_45,
      I1 => \reg_yin_reg_n_0_[10]\,
      I2 => FXP_Y2_ADDER_n_46,
      I3 => FXP_Y2_ADDER_n_24,
      I4 => \reg_yin_reg_n_0_[11]\,
      I5 => FXP_Y2_ADDER_n_23,
      O => \_carry__0_i_21__2_n_0\
    );
\_carry__0_i_22__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_12,
      I1 => \reg_yin_reg_n_0_[8]\,
      I2 => FXP_Y2_ADDER_n_11,
      I3 => FXP_Y2_ADDER_n_32,
      I4 => \reg_yin_reg_n_0_[9]\,
      I5 => FXP_Y2_ADDER_n_33,
      O => \_carry__0_i_22__2_n_0\
    );
\_carry__0_i_23__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_67,
      I1 => \reg_yin_reg_n_0_[16]\,
      I2 => FXP_Y2_ADDER_n_68,
      I3 => FXP_Y2_ADDER_n_69,
      I4 => \reg_yin_reg_n_0_[17]\,
      I5 => FXP_Y2_ADDER_n_70,
      O => \_carry__0_i_23__2_n_0\
    );
\_carry__0_i_24__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF888F8"
    )
        port map (
      I0 => \_carry__1_i_16__1_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => FXP_Y2_ADDER_n_29,
      I3 => \^reg_yin_reg[19]_0\(0),
      I4 => FXP_Y2_ADDER_n_30,
      O => \_carry__0_i_24__1_n_0\
    );
\_carry__0_i_25__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_13,
      I1 => \reg_yin_reg_n_0_[14]\,
      I2 => FXP_Y2_ADDER_n_14,
      I3 => FXP_Y2_ADDER_n_16,
      I4 => \reg_yin_reg_n_0_[15]\,
      I5 => FXP_Y2_ADDER_n_17,
      O => \_carry__0_i_25__2_n_0\
    );
\_carry__0_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[6]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[6]\,
      O => \_carry__0_i_2__10_n_0\
    );
\_carry__0_i_36__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_45,
      I1 => \reg_yin_reg_n_0_[8]\,
      I2 => FXP_Y2_ADDER_n_46,
      I3 => FXP_Y2_ADDER_n_24,
      I4 => \reg_yin_reg_n_0_[9]\,
      I5 => FXP_Y2_ADDER_n_23,
      O => \_carry__0_i_36__2_n_0\
    );
\_carry__0_i_37__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_6,
      I1 => \reg_yin_reg_n_0_[10]\,
      I2 => FXP_Y2_ADDER_n_7,
      I3 => FXP_Y2_ADDER_n_49,
      I4 => \reg_yin_reg_n_0_[11]\,
      I5 => FXP_Y2_ADDER_n_50,
      O => \_carry__0_i_37__1_n_0\
    );
\_carry__0_i_38__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_16,
      I1 => \reg_yin_reg_n_0_[14]\,
      I2 => FXP_Y2_ADDER_n_17,
      I3 => FXP_Y2_ADDER_n_67,
      I4 => \reg_yin_reg_n_0_[15]\,
      I5 => FXP_Y2_ADDER_n_68,
      O => \_carry__0_i_38__1_n_0\
    );
\_carry__0_i_39__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_56,
      I1 => \reg_yin_reg_n_0_[12]\,
      I2 => FXP_Y2_ADDER_n_57,
      I3 => FXP_Y2_ADDER_n_13,
      I4 => \reg_yin_reg_n_0_[13]\,
      I5 => FXP_Y2_ADDER_n_14,
      O => \_carry__0_i_39__0_n_0\
    );
\_carry__0_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[5]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[5]\,
      O => \_carry__0_i_3__10_n_0\
    );
\_carry__0_i_40__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFFEFEAEFEA"
    )
        port map (
      I0 => \_carry__0_i_48__0_n_0\,
      I1 => FXP_Y2_ADDER_n_20,
      I2 => \^reg_yin_reg[19]_0\(0),
      I3 => FXP_Y2_ADDER_n_21,
      I4 => FXP_Y2_ADDER_n_9,
      I5 => \_carry__1_i_16__1_1\,
      O => \_carry__0_i_40__0_n_0\
    );
\_carry__0_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_12,
      I1 => \reg_yin_reg_n_0_[6]\,
      I2 => FXP_Y2_ADDER_n_11,
      I3 => FXP_Y2_ADDER_n_32,
      I4 => \reg_yin_reg_n_0_[7]\,
      I5 => FXP_Y2_ADDER_n_33,
      O => \_carry__0_i_41__0_n_0\
    );
\_carry__0_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_69,
      I1 => \reg_yin_reg_n_0_[15]\,
      I2 => FXP_Y2_ADDER_n_70,
      I3 => FXP_Y2_ADDER_n_29,
      I4 => \reg_yin_reg_n_0_[16]\,
      I5 => FXP_Y2_ADDER_n_30,
      O => \_carry__0_i_42__0_n_0\
    );
\_carry__0_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_21,
      I1 => \reg_yin_reg_n_0_[17]\,
      I2 => FXP_Y2_ADDER_n_20,
      I3 => FXP_Y2_ADDER_n_72,
      I4 => \^reg_yin_reg[19]_0\(0),
      I5 => FXP_Y2_ADDER_n_73,
      O => \_carry__0_i_43__0_n_0\
    );
\_carry__0_i_44__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_56,
      I1 => \reg_yin_reg_n_0_[11]\,
      I2 => FXP_Y2_ADDER_n_57,
      I3 => FXP_Y2_ADDER_n_13,
      I4 => \reg_yin_reg_n_0_[12]\,
      I5 => FXP_Y2_ADDER_n_14,
      O => \_carry__0_i_44__0_n_0\
    );
\_carry__0_i_45__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_16,
      I1 => \reg_yin_reg_n_0_[13]\,
      I2 => FXP_Y2_ADDER_n_17,
      I3 => FXP_Y2_ADDER_n_67,
      I4 => \reg_yin_reg_n_0_[14]\,
      I5 => FXP_Y2_ADDER_n_68,
      O => \_carry__0_i_45__0_n_0\
    );
\_carry__0_i_46__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_6,
      I1 => \reg_yin_reg_n_0_[9]\,
      I2 => FXP_Y2_ADDER_n_7,
      I3 => FXP_Y2_ADDER_n_49,
      I4 => \reg_yin_reg_n_0_[10]\,
      I5 => FXP_Y2_ADDER_n_50,
      O => \_carry__0_i_46__0_n_0\
    );
\_carry__0_i_47__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_45,
      I1 => \reg_yin_reg_n_0_[7]\,
      I2 => FXP_Y2_ADDER_n_46,
      I3 => FXP_Y2_ADDER_n_24,
      I4 => \reg_yin_reg_n_0_[8]\,
      I5 => FXP_Y2_ADDER_n_23,
      O => \_carry__0_i_47__0_n_0\
    );
\_carry__0_i_48__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_69,
      I1 => \reg_yin_reg_n_0_[16]\,
      I2 => FXP_Y2_ADDER_n_70,
      I3 => FXP_Y2_ADDER_n_29,
      I4 => \reg_yin_reg_n_0_[17]\,
      I5 => FXP_Y2_ADDER_n_30,
      O => \_carry__0_i_48__0_n_0\
    );
\_carry__0_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[4]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[4]\,
      O => \_carry__0_i_4__10_n_0\
    );
\_carry__0_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0115ABBFFEEA5440"
    )
        port map (
      I0 => \^iteration_reg[3]_1\,
      I1 => \^reg_xin_reg[18]_1\(1),
      I2 => \^reg_xin_reg[18]_0\(0),
      I3 => s_add(7),
      I4 => \reg_xin_reg_n_0_[7]\,
      I5 => \_carry__0_i_9__4_n_0\,
      O => \_carry__0_i_5__4_n_0\
    );
\_carry__0_i_7__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0115ABBFFEEA5440"
    )
        port map (
      I0 => \^iteration_reg[3]_1\,
      I1 => \^reg_xin_reg[18]_1\(1),
      I2 => \^reg_xin_reg[18]_0\(0),
      I3 => s_add(5),
      I4 => \reg_xin_reg_n_0_[5]\,
      I5 => \_carry__0_i_14__1_n_0\,
      O => \_carry__0_i_7__4_n_0\
    );
\_carry__0_i_9__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry__0_i_17__2_n_0\,
      I1 => \_carry__0_i_18__1_n_0\,
      I2 => \_carry__0_i_19__2_n_0\,
      I3 => \_carry__0_i_20__2_n_0\,
      I4 => \_carry__0_i_21__2_n_0\,
      I5 => \_carry__0_i_22__2_n_0\,
      O => \_carry__0_i_9__4_n_0\
    );
\_carry__1_i_10__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A005A005A003C00"
    )
        port map (
      I0 => \^reg_yin_reg[19]_0\(1),
      I1 => \^reg_yin_reg[19]_0\(0),
      I2 => \reg_yin_reg[3]_0\,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => \^iteration_reg[3]_0\(2),
      I5 => FXP_Y2_ADDER_n_4,
      O => \_carry__1_i_10__4_n_0\
    );
\_carry__1_i_11__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_12,
      I1 => \reg_yin_reg_n_0_[12]\,
      I2 => FXP_Y2_ADDER_n_11,
      I3 => FXP_Y2_ADDER_n_32,
      I4 => \reg_yin_reg_n_0_[13]\,
      I5 => FXP_Y2_ADDER_n_33,
      O => \_carry__1_i_11__5_n_0\
    );
\_carry__1_i_12__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_45,
      I1 => \reg_yin_reg_n_0_[14]\,
      I2 => FXP_Y2_ADDER_n_46,
      I3 => FXP_Y2_ADDER_n_24,
      I4 => \reg_yin_reg_n_0_[15]\,
      I5 => FXP_Y2_ADDER_n_23,
      O => \_carry__1_i_12__5_n_0\
    );
\_carry__1_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002112"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[13]\,
      I1 => \^iteration_reg[3]_0\(3),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => sign_ope,
      I4 => \^iteration_reg[3]_0\(1),
      I5 => \^iteration_reg[3]_0\(0),
      O => \_carry__1_i_15__2_n_0\
    );
\_carry__1_i_16__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFEFFFFFFFC"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_11,
      I1 => \_carry__1_i_24__1_n_0\,
      I2 => \_carry__1_i_25__1_n_0\,
      I3 => \_carry__1_i_26__1_n_0\,
      I4 => FXP_Y2_ADDER_n_12,
      I5 => \reg_yin_reg_n_0_[11]\,
      O => \_carry__1_i_16__1_n_0\
    );
\_carry__1_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_45,
      I1 => \reg_yin_reg_n_0_[12]\,
      I2 => FXP_Y2_ADDER_n_46,
      I3 => FXP_Y2_ADDER_n_24,
      I4 => \reg_yin_reg_n_0_[13]\,
      I5 => FXP_Y2_ADDER_n_23,
      O => \_carry__1_i_17__2_n_0\
    );
\_carry__1_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_6,
      I1 => \reg_yin_reg_n_0_[14]\,
      I2 => FXP_Y2_ADDER_n_7,
      I3 => FXP_Y2_ADDER_n_49,
      I4 => \reg_yin_reg_n_0_[15]\,
      I5 => FXP_Y2_ADDER_n_50,
      O => \_carry__1_i_18__1_n_0\
    );
\_carry__1_i_19__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE2FFE2FFFFFFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_16,
      I1 => \^reg_yin_reg[19]_0\(0),
      I2 => FXP_Y2_ADDER_n_17,
      I3 => \_carry__1_i_16__1_0\,
      I4 => \_carry__1_i_16__1_1\,
      I5 => FXP_Y2_ADDER_n_18,
      O => \_carry__1_i_19__1_n_0\
    );
\_carry__1_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[11]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[11]\,
      O => \_carry__1_i_1__10_n_0\
    );
\_carry__1_i_20__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_56,
      I1 => \reg_yin_reg_n_0_[16]\,
      I2 => FXP_Y2_ADDER_n_57,
      I3 => FXP_Y2_ADDER_n_13,
      I4 => \reg_yin_reg_n_0_[17]\,
      I5 => FXP_Y2_ADDER_n_14,
      O => \_carry__1_i_20__2_n_0\
    );
\_carry__1_i_21__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_12,
      I1 => \reg_yin_reg_n_0_[10]\,
      I2 => FXP_Y2_ADDER_n_11,
      I3 => FXP_Y2_ADDER_n_32,
      I4 => \reg_yin_reg_n_0_[11]\,
      I5 => FXP_Y2_ADDER_n_33,
      O => \_carry__1_i_21__1_n_0\
    );
\_carry__1_i_22__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry__1_i_32__0_n_0\,
      I1 => \_carry__1_i_16__1_0\,
      I2 => \_carry__1_i_33__0_n_0\,
      I3 => \_carry__1_i_34__0_n_0\,
      I4 => \_carry__1_i_35__0_n_0\,
      I5 => \_carry__1_i_36__0_n_0\,
      O => \_carry__1_i_22__1_n_0\
    );
\_carry__1_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_49,
      I1 => \reg_yin_reg_n_0_[16]\,
      I2 => FXP_Y2_ADDER_n_50,
      I3 => FXP_Y2_ADDER_n_56,
      I4 => \reg_yin_reg_n_0_[17]\,
      I5 => FXP_Y2_ADDER_n_57,
      O => \_carry__1_i_24__1_n_0\
    );
\_carry__1_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2FFE2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_13,
      I1 => \^reg_yin_reg[19]_0\(0),
      I2 => FXP_Y2_ADDER_n_14,
      I3 => \_carry__1_i_16__1_0\,
      I4 => \_carry__1_i_16__1_1\,
      I5 => \^iteration_reg[3]_0\(1),
      O => \_carry__1_i_25__1_n_0\
    );
\_carry__1_i_26__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_24,
      I1 => \reg_yin_reg_n_0_[14]\,
      I2 => FXP_Y2_ADDER_n_23,
      I3 => FXP_Y2_ADDER_n_6,
      I4 => \reg_yin_reg_n_0_[15]\,
      I5 => FXP_Y2_ADDER_n_7,
      O => \_carry__1_i_26__1_n_0\
    );
\_carry__1_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[10]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[10]\,
      O => \_carry__1_i_2__10_n_0\
    );
\_carry__1_i_32__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_16,
      I1 => \reg_yin_reg_n_0_[17]\,
      I2 => FXP_Y2_ADDER_n_17,
      I3 => FXP_Y2_ADDER_n_67,
      I4 => \^reg_yin_reg[19]_0\(0),
      I5 => FXP_Y2_ADDER_n_68,
      O => \_carry__1_i_32__0_n_0\
    );
\_carry__1_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_6,
      I1 => \reg_yin_reg_n_0_[13]\,
      I2 => FXP_Y2_ADDER_n_7,
      I3 => FXP_Y2_ADDER_n_49,
      I4 => \reg_yin_reg_n_0_[14]\,
      I5 => FXP_Y2_ADDER_n_50,
      O => \_carry__1_i_33__0_n_0\
    );
\_carry__1_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_56,
      I1 => \reg_yin_reg_n_0_[15]\,
      I2 => FXP_Y2_ADDER_n_57,
      I3 => FXP_Y2_ADDER_n_13,
      I4 => \reg_yin_reg_n_0_[16]\,
      I5 => FXP_Y2_ADDER_n_14,
      O => \_carry__1_i_34__0_n_0\
    );
\_carry__1_i_35__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_45,
      I1 => \reg_yin_reg_n_0_[11]\,
      I2 => FXP_Y2_ADDER_n_46,
      I3 => FXP_Y2_ADDER_n_24,
      I4 => \reg_yin_reg_n_0_[12]\,
      I5 => FXP_Y2_ADDER_n_23,
      O => \_carry__1_i_35__0_n_0\
    );
\_carry__1_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_12,
      I1 => \reg_yin_reg_n_0_[9]\,
      I2 => FXP_Y2_ADDER_n_11,
      I3 => FXP_Y2_ADDER_n_32,
      I4 => \reg_yin_reg_n_0_[10]\,
      I5 => FXP_Y2_ADDER_n_33,
      O => \_carry__1_i_36__0_n_0\
    );
\_carry__1_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[9]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[9]\,
      O => \_carry__1_i_3__10_n_0\
    );
\_carry__1_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[8]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[8]\,
      O => \_carry__1_i_4__10_n_0\
    );
\_carry__1_i_8__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0115ABBFFEEA5440"
    )
        port map (
      I0 => \^iteration_reg[3]_1\,
      I1 => \^reg_xin_reg[18]_1\(1),
      I2 => \^reg_xin_reg[18]_0\(0),
      I3 => s_add(8),
      I4 => \reg_xin_reg_n_0_[8]\,
      I5 => \_carry__1_i_22__1_n_0\,
      O => \_carry__1_i_8__4_n_0\
    );
\_carry__1_i_9__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_6,
      I1 => \reg_yin_reg_n_0_[16]\,
      I2 => FXP_Y2_ADDER_n_7,
      I3 => FXP_Y2_ADDER_n_49,
      I4 => \reg_yin_reg_n_0_[17]\,
      I5 => FXP_Y2_ADDER_n_50,
      O => \_carry__1_i_9__5_n_0\
    );
\_carry__2_i_10__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFF0011E4B144"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_4,
      I1 => \^reg_yin_reg[19]_0\(0),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \reg_yin_reg[3]_0\,
      I4 => \^reg_yin_reg[19]_0\(1),
      I5 => \^iteration_reg[3]_0\(3),
      O => \_carry__2_i_10__1_n_0\
    );
\_carry__2_i_11__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFEAFFFFEFEAEFEA"
    )
        port map (
      I0 => \_carry__2_i_18__2_n_0\,
      I1 => FXP_Y2_ADDER_n_23,
      I2 => \^reg_yin_reg[19]_0\(0),
      I3 => FXP_Y2_ADDER_n_24,
      I4 => \^reg_xin_reg[19]_1\,
      I5 => FXP_Y2_ADDER_n_25,
      O => \_carry__2_i_11__1_n_0\
    );
\_carry__2_i_12__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_12,
      I1 => \reg_yin_reg_n_0_[14]\,
      I2 => FXP_Y2_ADDER_n_11,
      I3 => FXP_Y2_ADDER_n_32,
      I4 => \reg_yin_reg_n_0_[15]\,
      I5 => FXP_Y2_ADDER_n_33,
      O => \_carry__2_i_12__2_n_0\
    );
\_carry__2_i_13__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_45,
      I1 => \reg_yin_reg_n_0_[16]\,
      I2 => FXP_Y2_ADDER_n_46,
      I3 => FXP_Y2_ADDER_n_24,
      I4 => \reg_yin_reg_n_0_[17]\,
      I5 => FXP_Y2_ADDER_n_23,
      O => \_carry__2_i_13__2_n_0\
    );
\_carry__2_i_14__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2FFE2E2E2FFFF"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_6,
      I1 => \^reg_yin_reg[19]_0\(0),
      I2 => FXP_Y2_ADDER_n_7,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => \^reg_xin_reg[19]_1\,
      I5 => FXP_Y2_ADDER_n_9,
      O => \_carry__2_i_14__1_n_0\
    );
\_carry__2_i_15__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_6,
      I1 => \reg_yin_reg_n_0_[17]\,
      I2 => FXP_Y2_ADDER_n_7,
      I3 => FXP_Y2_ADDER_n_49,
      I4 => \^reg_yin_reg[19]_0\(0),
      I5 => FXP_Y2_ADDER_n_50,
      O => \_carry__2_i_15__2_n_0\
    );
\_carry__2_i_16__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_12,
      I1 => \reg_yin_reg_n_0_[13]\,
      I2 => FXP_Y2_ADDER_n_11,
      I3 => FXP_Y2_ADDER_n_32,
      I4 => \reg_yin_reg_n_0_[14]\,
      I5 => FXP_Y2_ADDER_n_33,
      O => \_carry__2_i_16__2_n_0\
    );
\_carry__2_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_45,
      I1 => \reg_yin_reg_n_0_[15]\,
      I2 => FXP_Y2_ADDER_n_46,
      I3 => FXP_Y2_ADDER_n_24,
      I4 => \reg_yin_reg_n_0_[16]\,
      I5 => FXP_Y2_ADDER_n_23,
      O => \_carry__2_i_17__2_n_0\
    );
\_carry__2_i_18__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_32,
      I1 => \reg_yin_reg_n_0_[16]\,
      I2 => FXP_Y2_ADDER_n_33,
      I3 => FXP_Y2_ADDER_n_45,
      I4 => \reg_yin_reg_n_0_[17]\,
      I5 => FXP_Y2_ADDER_n_46,
      O => \_carry__2_i_18__2_n_0\
    );
\_carry__2_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[15]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[15]\,
      O => \_carry__2_i_1__10_n_0\
    );
\_carry__2_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[15]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_xin_reg_n_0_[15]\,
      O => \_carry__2_i_1__11_n_0\
    );
\_carry__2_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[14]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[14]\,
      O => \_carry__2_i_2__10_n_0\
    );
\_carry__2_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[14]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_xin_reg_n_0_[14]\,
      O => \_carry__2_i_2__11_n_0\
    );
\_carry__2_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[13]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[13]\,
      O => \_carry__2_i_3__10_n_0\
    );
\_carry__2_i_3__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[13]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_xin_reg_n_0_[13]\,
      O => \_carry__2_i_3__11_n_0\
    );
\_carry__2_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[12]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[12]\,
      O => \_carry__2_i_4__10_n_0\
    );
\_carry__2_i_4__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[12]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_xin_reg_n_0_[12]\,
      O => \_carry__2_i_4__11_n_0\
    );
\_carry__2_i_9__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008400000048"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[17]\,
      I1 => \^iteration_reg[3]_0\(0),
      I2 => sign_ope,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => \^iteration_reg[3]_0\(2),
      I5 => \^iteration_reg[3]_0\(1),
      O => \_carry__2_i_9__2_n_0\
    );
\_carry__3_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^reg_xin_reg[19]_0\(0),
      I1 => \^iteration_reg[3]_0\(3),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^iteration_reg[3]_0\(1),
      O => \_carry__3_i_1__10_n_0\
    );
\_carry__3_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^reg_yin_reg[19]_0\(1),
      O => \_carry__3_i_1__8_n_0\
    );
\_carry__3_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^reg_xin_reg[19]_0\(0),
      O => \_carry__3_i_1__9_n_0\
    );
\_carry__3_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^i125\(0),
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \^reg_yin_reg[19]_0\(0),
      O => \_carry__3_i_2__10_n_0\
    );
\_carry__3_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^reg_yin_reg[19]_0\(0),
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \^i125\(0),
      O => \_carry__3_i_2__11_n_0\
    );
\_carry__3_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^iteration_reg[3]_0\(3),
      I3 => \^reg_xin_reg[19]_0\(0),
      O => \_carry__3_i_2__8_n_0\
    );
\_carry__3_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[17]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_xin_reg_n_0_[17]\,
      O => \_carry__3_i_3__10_n_0\
    );
\_carry__3_i_3__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[17]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[17]\,
      O => \_carry__3_i_3__9_n_0\
    );
\_carry__3_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[16]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_xin_reg_n_0_[16]\,
      O => \_carry__3_i_4__10_n_0\
    );
\_carry__3_i_4__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[16]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[16]\,
      O => \_carry__3_i_4__9_n_0\
    );
\_carry__3_i_5__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFD"
    )
        port map (
      I0 => \^reg_xin_reg[18]_0\(0),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^iteration_reg[3]_0\(3),
      I4 => \^reg_xin_reg[19]_0\(0),
      O => \_carry__3_i_5__4_n_0\
    );
\_carry__3_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0F0F48840F0FB478"
    )
        port map (
      I0 => \^reg_yin_reg[19]_0\(0),
      I1 => \^iteration_reg[3]_0\(0),
      I2 => \^reg_xin_reg[19]_0\(0),
      I3 => \^reg_yin_reg[19]_0\(1),
      I4 => FXP_Y2_ADDER_n_2,
      I5 => \^iteration_reg[3]_0\(1),
      O => \_carry__3_i_9__0_n_0\
    );
\_carry_i_11__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008400000048"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[5]\,
      I1 => \^iteration_reg[3]_0\(0),
      I2 => sign_ope,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => \^iteration_reg[3]_0\(2),
      I5 => \^iteration_reg[3]_0\(1),
      O => \_carry_i_11__5_n_0\
    );
\_carry_i_12__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry_i_20__2_n_0\,
      I1 => \_carry_i_21__2_n_0\,
      I2 => \_carry_i_22__2_n_0\,
      I3 => \_carry_i_23__1_n_0\,
      I4 => \_carry_i_24__1_n_0\,
      I5 => \_carry_i_25__1_n_0\,
      O => \_carry_i_12__5_n_0\
    );
\_carry_i_13__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008400000048"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[4]\,
      I1 => \^iteration_reg[3]_0\(0),
      I2 => sign_ope,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => \^iteration_reg[3]_0\(2),
      I5 => \^iteration_reg[3]_0\(1),
      O => \_carry_i_13__5_n_0\
    );
\_carry_i_14__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry_i_26__2_n_0\,
      I1 => \_carry_i_27__2_n_0\,
      I2 => \_carry_i_28__2_n_0\,
      I3 => \_carry_i_29__1_n_0\,
      I4 => \_carry_i_30__1_n_0\,
      I5 => \_carry_i_31__1_n_0\,
      O => \_carry_i_14__5_n_0\
    );
\_carry_i_15__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008400000048"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[3]\,
      I1 => \^iteration_reg[3]_0\(0),
      I2 => sign_ope,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => \^iteration_reg[3]_0\(2),
      I5 => \^iteration_reg[3]_0\(1),
      O => \_carry_i_15__5_n_0\
    );
\_carry_i_16__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry_i_32__2_n_0\,
      I1 => \_carry_i_33__2_n_0\,
      I2 => \_carry_i_34__2_n_0\,
      I3 => \_carry_i_35__1_n_0\,
      I4 => \_carry_i_36__1_n_0\,
      I5 => \_carry_i_37__1_n_0\,
      O => \_carry_i_16__5_n_0\
    );
\_carry_i_17__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000008400000048"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[2]\,
      I1 => \^iteration_reg[3]_0\(0),
      I2 => sign_ope,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => \^iteration_reg[3]_0\(2),
      I5 => \^iteration_reg[3]_0\(1),
      O => \_carry_i_17__3_n_0\
    );
\_carry_i_18__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \_carry_i_38__2_n_0\,
      I1 => \_carry_i_39__2_n_0\,
      I2 => \_carry_i_40__2_n_0\,
      I3 => \_carry_i_41__0_n_0\,
      I4 => \_carry_i_42__0_n_0\,
      I5 => \_carry_i_43__0_n_0\,
      O => \_carry_i_18__1_n_0\
    );
\_carry_i_20__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_69,
      I1 => \reg_yin_reg_n_0_[14]\,
      I2 => FXP_Y2_ADDER_n_70,
      I3 => FXP_Y2_ADDER_n_29,
      I4 => \reg_yin_reg_n_0_[15]\,
      I5 => FXP_Y2_ADDER_n_30,
      O => \_carry_i_20__2_n_0\
    );
\_carry_i_21__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_21,
      I1 => \reg_yin_reg_n_0_[16]\,
      I2 => FXP_Y2_ADDER_n_20,
      I3 => FXP_Y2_ADDER_n_72,
      I4 => \reg_yin_reg_n_0_[17]\,
      I5 => FXP_Y2_ADDER_n_73,
      O => \_carry_i_21__2_n_0\
    );
\_carry_i_22__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_56,
      I1 => \reg_yin_reg_n_0_[10]\,
      I2 => FXP_Y2_ADDER_n_57,
      I3 => FXP_Y2_ADDER_n_13,
      I4 => \reg_yin_reg_n_0_[11]\,
      I5 => FXP_Y2_ADDER_n_14,
      O => \_carry_i_22__2_n_0\
    );
\_carry_i_23__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_16,
      I1 => \reg_yin_reg_n_0_[12]\,
      I2 => FXP_Y2_ADDER_n_17,
      I3 => FXP_Y2_ADDER_n_67,
      I4 => \reg_yin_reg_n_0_[13]\,
      I5 => FXP_Y2_ADDER_n_68,
      O => \_carry_i_23__1_n_0\
    );
\_carry_i_24__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_6,
      I1 => \reg_yin_reg_n_0_[8]\,
      I2 => FXP_Y2_ADDER_n_7,
      I3 => FXP_Y2_ADDER_n_49,
      I4 => \reg_yin_reg_n_0_[9]\,
      I5 => FXP_Y2_ADDER_n_50,
      O => \_carry_i_24__1_n_0\
    );
\_carry_i_25__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_45,
      I1 => \reg_yin_reg_n_0_[6]\,
      I2 => FXP_Y2_ADDER_n_46,
      I3 => FXP_Y2_ADDER_n_24,
      I4 => \reg_yin_reg_n_0_[7]\,
      I5 => FXP_Y2_ADDER_n_23,
      O => \_carry_i_25__1_n_0\
    );
\_carry_i_26__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_69,
      I1 => \reg_yin_reg_n_0_[13]\,
      I2 => FXP_Y2_ADDER_n_70,
      I3 => FXP_Y2_ADDER_n_29,
      I4 => \reg_yin_reg_n_0_[14]\,
      I5 => FXP_Y2_ADDER_n_30,
      O => \_carry_i_26__2_n_0\
    );
\_carry_i_27__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_21,
      I1 => \reg_yin_reg_n_0_[15]\,
      I2 => FXP_Y2_ADDER_n_20,
      I3 => FXP_Y2_ADDER_n_72,
      I4 => \reg_yin_reg_n_0_[16]\,
      I5 => FXP_Y2_ADDER_n_73,
      O => \_carry_i_27__2_n_0\
    );
\_carry_i_28__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_56,
      I1 => \reg_yin_reg_n_0_[9]\,
      I2 => FXP_Y2_ADDER_n_57,
      I3 => FXP_Y2_ADDER_n_13,
      I4 => \reg_yin_reg_n_0_[10]\,
      I5 => FXP_Y2_ADDER_n_14,
      O => \_carry_i_28__2_n_0\
    );
\_carry_i_29__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_16,
      I1 => \reg_yin_reg_n_0_[11]\,
      I2 => FXP_Y2_ADDER_n_17,
      I3 => FXP_Y2_ADDER_n_67,
      I4 => \reg_yin_reg_n_0_[12]\,
      I5 => FXP_Y2_ADDER_n_68,
      O => \_carry_i_29__1_n_0\
    );
\_carry_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[3]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[3]\,
      O => \_carry_i_2__10_n_0\
    );
\_carry_i_30__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_6,
      I1 => \reg_yin_reg_n_0_[7]\,
      I2 => FXP_Y2_ADDER_n_7,
      I3 => FXP_Y2_ADDER_n_49,
      I4 => \reg_yin_reg_n_0_[8]\,
      I5 => FXP_Y2_ADDER_n_50,
      O => \_carry_i_30__1_n_0\
    );
\_carry_i_31__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_45,
      I1 => \reg_yin_reg_n_0_[5]\,
      I2 => FXP_Y2_ADDER_n_46,
      I3 => FXP_Y2_ADDER_n_24,
      I4 => \reg_yin_reg_n_0_[6]\,
      I5 => FXP_Y2_ADDER_n_23,
      O => \_carry_i_31__1_n_0\
    );
\_carry_i_32__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_69,
      I1 => \reg_yin_reg_n_0_[12]\,
      I2 => FXP_Y2_ADDER_n_70,
      I3 => FXP_Y2_ADDER_n_29,
      I4 => \reg_yin_reg_n_0_[13]\,
      I5 => FXP_Y2_ADDER_n_30,
      O => \_carry_i_32__2_n_0\
    );
\_carry_i_33__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_21,
      I1 => \reg_yin_reg_n_0_[14]\,
      I2 => FXP_Y2_ADDER_n_20,
      I3 => FXP_Y2_ADDER_n_72,
      I4 => \reg_yin_reg_n_0_[15]\,
      I5 => FXP_Y2_ADDER_n_73,
      O => \_carry_i_33__2_n_0\
    );
\_carry_i_34__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_56,
      I1 => \reg_yin_reg_n_0_[8]\,
      I2 => FXP_Y2_ADDER_n_57,
      I3 => FXP_Y2_ADDER_n_13,
      I4 => \reg_yin_reg_n_0_[9]\,
      I5 => FXP_Y2_ADDER_n_14,
      O => \_carry_i_34__2_n_0\
    );
\_carry_i_35__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_16,
      I1 => \reg_yin_reg_n_0_[10]\,
      I2 => FXP_Y2_ADDER_n_17,
      I3 => FXP_Y2_ADDER_n_67,
      I4 => \reg_yin_reg_n_0_[11]\,
      I5 => FXP_Y2_ADDER_n_68,
      O => \_carry_i_35__1_n_0\
    );
\_carry_i_36__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_6,
      I1 => \reg_yin_reg_n_0_[6]\,
      I2 => FXP_Y2_ADDER_n_7,
      I3 => FXP_Y2_ADDER_n_49,
      I4 => \reg_yin_reg_n_0_[7]\,
      I5 => FXP_Y2_ADDER_n_50,
      O => \_carry_i_36__1_n_0\
    );
\_carry_i_37__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_45,
      I1 => \reg_yin_reg_n_0_[4]\,
      I2 => FXP_Y2_ADDER_n_46,
      I3 => FXP_Y2_ADDER_n_24,
      I4 => \reg_yin_reg_n_0_[5]\,
      I5 => FXP_Y2_ADDER_n_23,
      O => \_carry_i_37__1_n_0\
    );
\_carry_i_38__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_69,
      I1 => \reg_yin_reg_n_0_[11]\,
      I2 => FXP_Y2_ADDER_n_70,
      I3 => FXP_Y2_ADDER_n_29,
      I4 => \reg_yin_reg_n_0_[12]\,
      I5 => FXP_Y2_ADDER_n_30,
      O => \_carry_i_38__2_n_0\
    );
\_carry_i_39__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_21,
      I1 => \reg_yin_reg_n_0_[13]\,
      I2 => FXP_Y2_ADDER_n_20,
      I3 => FXP_Y2_ADDER_n_72,
      I4 => \reg_yin_reg_n_0_[14]\,
      I5 => FXP_Y2_ADDER_n_73,
      O => \_carry_i_39__2_n_0\
    );
\_carry_i_3__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[2]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[2]\,
      O => \_carry_i_3__10_n_0\
    );
\_carry_i_40__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_56,
      I1 => \reg_yin_reg_n_0_[7]\,
      I2 => FXP_Y2_ADDER_n_57,
      I3 => FXP_Y2_ADDER_n_13,
      I4 => \reg_yin_reg_n_0_[8]\,
      I5 => FXP_Y2_ADDER_n_14,
      O => \_carry_i_40__2_n_0\
    );
\_carry_i_41__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_16,
      I1 => \reg_yin_reg_n_0_[9]\,
      I2 => FXP_Y2_ADDER_n_17,
      I3 => FXP_Y2_ADDER_n_67,
      I4 => \reg_yin_reg_n_0_[10]\,
      I5 => FXP_Y2_ADDER_n_68,
      O => \_carry_i_41__0_n_0\
    );
\_carry_i_42__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_6,
      I1 => \reg_yin_reg_n_0_[5]\,
      I2 => FXP_Y2_ADDER_n_7,
      I3 => FXP_Y2_ADDER_n_49,
      I4 => \reg_yin_reg_n_0_[6]\,
      I5 => FXP_Y2_ADDER_n_50,
      O => \_carry_i_42__0_n_0\
    );
\_carry_i_43__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE2E2E2FFE2"
    )
        port map (
      I0 => FXP_Y2_ADDER_n_45,
      I1 => \reg_yin_reg_n_0_[3]\,
      I2 => FXP_Y2_ADDER_n_46,
      I3 => FXP_Y2_ADDER_n_24,
      I4 => \reg_yin_reg_n_0_[4]\,
      I5 => FXP_Y2_ADDER_n_23,
      O => \_carry_i_43__0_n_0\
    );
\_carry_i_4__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[1]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[1]\,
      O => \_carry_i_4__10_n_0\
    );
\_carry_i_5__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[0]\,
      I1 => \^reg_xin_reg[19]_0\(0),
      I2 => \^reg_yin_reg[19]_0\(1),
      I3 => \reg_yin_reg_n_0_[0]\,
      O => \_carry_i_5__5_n_0\
    );
\i___175_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^x_out_reg[18]_0\,
      I1 => \^di\(0),
      O => \^di\(1)
    );
\i___176_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \^x_out_reg[19]_0\,
      I1 => \^x_out_reg[18]_0\,
      I2 => \^di\(0),
      O => \^di\(2)
    );
\i___177_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___177_i_2_n_0\,
      CO(3) => \^x_out_reg[17]_0\(0),
      CO(2) => \NLW_i___177_i_1_CO_UNCONNECTED\(2),
      CO(1) => \i___177_i_1_n_2\,
      CO(0) => \i___177_i_1_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \i___177_i_3_n_0\,
      DI(1) => \^di\(1),
      DI(0) => \i___177_i_4_n_0\,
      O(3) => \NLW_i___177_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \s_mult__0\(6 downto 4),
      S(3) => '1',
      S(2 downto 0) => \stage5_reg0[12]_i_5\(2 downto 0)
    );
\i___177_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i___177_i_2_n_0\,
      CO(2) => \i___177_i_2_n_1\,
      CO(1) => \i___177_i_2_n_2\,
      CO(0) => \i___177_i_2_n_3\,
      CYINIT => \i___177_i_5_n_0\,
      DI(3) => \i___177_i_6_n_0\,
      DI(2 downto 0) => \^di\(2 downto 0),
      O(3 downto 0) => \s_mult__0\(3 downto 0),
      S(3 downto 2) => \stage5_reg0[8]_i_5\(1 downto 0),
      S(1) => \i___177_i_7_n_0\,
      S(0) => \i___177_i_8_n_0\
    );
\i___177_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^x_out_reg[18]_0\,
      I1 => \^x_out_reg[19]_0\,
      O => \i___177_i_3_n_0\
    );
\i___177_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^di\(0),
      I1 => \^x_out_reg[19]_0\,
      O => \i___177_i_4_n_0\
    );
\i___177_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(0),
      O => \i___177_i_5_n_0\
    );
\i___177_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^x_out_reg[18]_0\,
      I1 => \^x_out_reg[19]_0\,
      O => \i___177_i_6_n_0\
    );
\i___177_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^x_out_reg[18]_0\,
      I2 => \^x_out_reg[19]_0\,
      I3 => \^di\(0),
      O => \i___177_i_7_n_0\
    );
\i___177_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^x_out_reg[18]_0\,
      O => \i___177_i_8_n_0\
    );
\i___33_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => FXP_X1_ADDER_n_3,
      CO(3 downto 1) => \NLW_i___33_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^reg_xin_reg[18]_0\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i___33_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\i___33_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAA9"
    )
        port map (
      I0 => \^reg_xin_reg[19]_0\(0),
      I1 => \^iteration_reg[3]_0\(3),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^iteration_reg[3]_0\(1),
      O => \^reg_xin_reg[19]_1\
    );
\i___34_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => FXP_Y1_ADDER_n_0,
      CO(3 downto 1) => \NLW_i___34_i_1_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \^co\(0),
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_i___34_i_1_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\iteration[1]_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^iteration_reg[3]_0\(0),
      I2 => \^iteration_reg[3]_0\(1),
      O => nextiter(1)
    );
\iteration[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7080"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(0),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^q\(0),
      I3 => \^iteration_reg[3]_0\(2),
      O => nextiter(2)
    );
\iteration[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F008000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(2),
      I1 => \^iteration_reg[3]_0\(0),
      I2 => \^iteration_reg[3]_0\(1),
      I3 => \^q\(0),
      I4 => \^iteration_reg[3]_0\(3),
      O => nextiter(3)
    );
\iteration_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \iteration_reg[0]_1\(0),
      Q => \^iteration_reg[3]_0\(0),
      R => \iteration_reg[0]_0\
    );
\iteration_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => nextiter(1),
      Q => \^iteration_reg[3]_0\(1),
      R => \iteration_reg[0]_0\
    );
\iteration_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => nextiter(2),
      Q => \^iteration_reg[3]_0\(2),
      R => \iteration_reg[0]_0\
    );
\iteration_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => nextiter(3),
      Q => \^iteration_reg[3]_0\(3),
      R => \iteration_reg[0]_0\
    );
\reg_xin[19]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00A8"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \^q\(0),
      I2 => \FSM_onehot_state_reg_n_0_[4]\,
      I3 => FXP_X1_ADDER_n_7,
      O => \reg_xin[19]_i_1__3_n_0\
    );
\reg_xin_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_22,
      Q => \reg_xin_reg_n_0_[0]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[10]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_32,
      Q => \reg_xin_reg_n_0_[10]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[11]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_33,
      Q => \reg_xin_reg_n_0_[11]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[12]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_34,
      Q => \reg_xin_reg_n_0_[12]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[13]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_35,
      Q => \reg_xin_reg_n_0_[13]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[14]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_36,
      Q => \reg_xin_reg_n_0_[14]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[15]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_37,
      Q => \reg_xin_reg_n_0_[15]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_21,
      Q => \reg_xin_reg_n_0_[16]\,
      R => '0'
    );
\reg_xin_reg[17]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_38,
      Q => \reg_xin_reg_n_0_[17]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[18]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_39,
      Q => \^i125\(0),
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_xin[19]_i_1__3_n_0\,
      Q => \^reg_xin_reg[19]_0\(0),
      R => '0'
    );
\reg_xin_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_23,
      Q => \reg_xin_reg_n_0_[1]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_24,
      Q => \reg_xin_reg_n_0_[2]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_25,
      Q => \reg_xin_reg_n_0_[3]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_26,
      Q => \reg_xin_reg_n_0_[4]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_27,
      Q => \reg_xin_reg_n_0_[5]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_28,
      Q => \reg_xin_reg_n_0_[6]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_29,
      Q => \reg_xin_reg_n_0_[7]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[8]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_30,
      Q => \reg_xin_reg_n_0_[8]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_xin_reg[9]\: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_X2_ADDER_n_31,
      Q => \reg_xin_reg_n_0_[9]\,
      S => FXP_X2_ADDER_n_40
    );
\reg_yin[18]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => s00_axi_aresetn,
      I1 => \FSM_onehot_state_reg_n_0_[4]\,
      I2 => \^q\(0),
      O => \reg_yin[18]_i_3__0_n_0\
    );
\reg_yin[19]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"505050C0"
    )
        port map (
      I0 => FXP_Y1_ADDER_n_21,
      I1 => D(19),
      I2 => s00_axi_aresetn,
      I3 => \FSM_onehot_state_reg_n_0_[4]\,
      I4 => \^q\(0),
      O => \reg_yin[19]_i_1__4_n_0\
    );
\reg_yin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_95,
      Q => \reg_yin_reg_n_0_[0]\,
      R => '0'
    );
\reg_yin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_85,
      Q => \reg_yin_reg_n_0_[10]\,
      R => '0'
    );
\reg_yin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_84,
      Q => \reg_yin_reg_n_0_[11]\,
      R => '0'
    );
\reg_yin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_83,
      Q => \reg_yin_reg_n_0_[12]\,
      R => '0'
    );
\reg_yin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_82,
      Q => \reg_yin_reg_n_0_[13]\,
      R => '0'
    );
\reg_yin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_81,
      Q => \reg_yin_reg_n_0_[14]\,
      R => '0'
    );
\reg_yin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_80,
      Q => \reg_yin_reg_n_0_[15]\,
      R => '0'
    );
\reg_yin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_79,
      Q => \reg_yin_reg_n_0_[16]\,
      R => '0'
    );
\reg_yin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_78,
      Q => \reg_yin_reg_n_0_[17]\,
      R => '0'
    );
\reg_yin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_77,
      Q => \^reg_yin_reg[19]_0\(0),
      R => '0'
    );
\reg_yin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \reg_yin[19]_i_1__4_n_0\,
      Q => \^reg_yin_reg[19]_0\(1),
      R => '0'
    );
\reg_yin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_94,
      Q => \reg_yin_reg_n_0_[1]\,
      R => '0'
    );
\reg_yin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_93,
      Q => \reg_yin_reg_n_0_[2]\,
      R => '0'
    );
\reg_yin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_92,
      Q => \reg_yin_reg_n_0_[3]\,
      R => '0'
    );
\reg_yin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_91,
      Q => \reg_yin_reg_n_0_[4]\,
      R => '0'
    );
\reg_yin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_90,
      Q => \reg_yin_reg_n_0_[5]\,
      R => '0'
    );
\reg_yin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_89,
      Q => \reg_yin_reg_n_0_[6]\,
      R => '0'
    );
\reg_yin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_88,
      Q => \reg_yin_reg_n_0_[7]\,
      R => '0'
    );
\reg_yin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_87,
      Q => \reg_yin_reg_n_0_[8]\,
      R => '0'
    );
\reg_yin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => FXP_Y2_ADDER_n_86,
      Q => \reg_yin_reg_n_0_[9]\,
      R => '0'
    );
\stage5_reg0[19]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^di\(1),
      I1 => \^x_out_reg[18]_0\,
      I2 => \^x_out_reg[19]_0\,
      I3 => \^di\(0),
      O => \stage5_reg0[19]_i_10_n_0\
    );
\stage5_reg0[19]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^x_out_reg[18]_0\,
      O => \stage5_reg0[19]_i_11_n_0\
    );
\stage5_reg0[19]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^di\(0),
      O => \stage5_reg0[19]_i_12_n_0\
    );
\stage5_reg0[19]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^x_out_reg[19]_0\,
      I1 => \^x_out_reg[18]_0\,
      I2 => \^di\(0),
      I3 => \^di\(2),
      O => \stage5_reg0[19]_i_9_n_0\
    );
\stage5_reg0_reg[19]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage5_reg0_reg[19]_i_8_n_0\,
      CO(3 downto 2) => \NLW_stage5_reg0_reg[19]_i_7_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \stage5_reg0_reg[19]_i_7_n_2\,
      CO(0) => \stage5_reg0_reg[19]_i_7_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^di\(2),
      DI(0) => \^di\(2),
      O(3) => \NLW_stage5_reg0_reg[19]_i_7_O_UNCONNECTED\(3),
      O(2 downto 0) => \s_mult__0\(12 downto 10),
      S(3) => '0',
      S(2 downto 1) => \stage5_reg0[19]_i_5\(1 downto 0),
      S(0) => \stage5_reg0[19]_i_9_n_0\
    );
\stage5_reg0_reg[19]_i_8\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stage5_reg0_reg[19]_i_8_n_0\,
      CO(2) => \stage5_reg0_reg[19]_i_8_n_1\,
      CO(1) => \stage5_reg0_reg[19]_i_8_n_2\,
      CO(0) => \stage5_reg0_reg[19]_i_8_n_3\,
      CYINIT => \^x_out_reg[17]_0\(0),
      DI(3 downto 2) => \^di\(1 downto 0),
      DI(1 downto 0) => B"00",
      O(3 downto 1) => \s_mult__0\(9 downto 7),
      O(0) => \NLW_stage5_reg0_reg[19]_i_8_O_UNCONNECTED\(0),
      S(3) => \stage5_reg0[19]_i_10_n_0\,
      S(2) => \stage5_reg0[19]_i_11_n_0\,
      S(1) => \stage5_reg0[19]_i_12_n_0\,
      S(0) => '1'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_fxp_cordic_lv is
  port (
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \iteration_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_xin_reg[19]_0\ : out STD_LOGIC;
    \reg_yin_reg[19]_0\ : out STD_LOGIC;
    \reg_zin_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    stage4_c7_zout : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \reg_zin_reg[0]_0\ : in STD_LOGIC;
    \FSM_onehot_state_reg[4]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aclk : in STD_LOGIC;
    \iteration_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_xin_reg[0]_0\ : in STD_LOGIC;
    stage3_reg2 : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \reg_yin_reg[19]_1\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \FSM_onehot_state_reg[1]_0\ : in STD_LOGIC;
    \Z_OUT_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Z_OUT_reg[18]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_fxp_cordic_lv : entity is "fxp_cordic_lv";
end design_1_axi_ikinematics_0_0_fxp_cordic_lv;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_fxp_cordic_lv is
  signal \FSM_onehot_state[1]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[2]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state[3]_i_1__2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_state_reg_n_0_[2]\ : STD_LOGIC;
  signal FXP_Y_ADDER_n_20 : STD_LOGIC;
  signal FXP_Z_ADDER_n_0 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \Z_OUT[19]_i_1__0_n_0\ : STD_LOGIC;
  signal \_carry__0_i_10__3_n_0\ : STD_LOGIC;
  signal \_carry__0_i_11__3_n_0\ : STD_LOGIC;
  signal \_carry__0_i_12__3_n_0\ : STD_LOGIC;
  signal \_carry__0_i_1__7_n_0\ : STD_LOGIC;
  signal \_carry__0_i_2__7_n_0\ : STD_LOGIC;
  signal \_carry__0_i_3__7_n_0\ : STD_LOGIC;
  signal \_carry__0_i_4__7_n_0\ : STD_LOGIC;
  signal \_carry__0_i_5__3_n_0\ : STD_LOGIC;
  signal \_carry__0_i_6__3_n_0\ : STD_LOGIC;
  signal \_carry__0_i_7__3_n_0\ : STD_LOGIC;
  signal \_carry__0_i_8__3_n_0\ : STD_LOGIC;
  signal \_carry__0_i_9__3_n_0\ : STD_LOGIC;
  signal \_carry__1_i_10__3_n_0\ : STD_LOGIC;
  signal \_carry__1_i_11__3_n_0\ : STD_LOGIC;
  signal \_carry__1_i_12__3_n_0\ : STD_LOGIC;
  signal \_carry__1_i_1__7_n_0\ : STD_LOGIC;
  signal \_carry__1_i_2__7_n_0\ : STD_LOGIC;
  signal \_carry__1_i_3__7_n_0\ : STD_LOGIC;
  signal \_carry__1_i_4__7_n_0\ : STD_LOGIC;
  signal \_carry__1_i_5__3_n_0\ : STD_LOGIC;
  signal \_carry__1_i_6__3_n_0\ : STD_LOGIC;
  signal \_carry__1_i_7__3_n_0\ : STD_LOGIC;
  signal \_carry__1_i_8__3_n_0\ : STD_LOGIC;
  signal \_carry__1_i_9__3_n_0\ : STD_LOGIC;
  signal \_carry__2_i_1__7_n_0\ : STD_LOGIC;
  signal \_carry__2_i_2__7_n_0\ : STD_LOGIC;
  signal \_carry__2_i_3__7_n_0\ : STD_LOGIC;
  signal \_carry__2_i_4__7_n_0\ : STD_LOGIC;
  signal \_carry__2_i_5__3_n_0\ : STD_LOGIC;
  signal \_carry__2_i_6__3_n_0\ : STD_LOGIC;
  signal \_carry__2_i_7__3_n_0\ : STD_LOGIC;
  signal \_carry__2_i_8__3_n_0\ : STD_LOGIC;
  signal \_carry__3_i_1__6_n_0\ : STD_LOGIC;
  signal \_carry__3_i_2__7_n_0\ : STD_LOGIC;
  signal \_carry__3_i_3__6_n_0\ : STD_LOGIC;
  signal \_carry__3_i_4__6_n_0\ : STD_LOGIC;
  signal \_carry__3_i_5__3_n_0\ : STD_LOGIC;
  signal \_carry__3_i_6__2_n_0\ : STD_LOGIC;
  signal \_carry_i_10__3_n_0\ : STD_LOGIC;
  signal \_carry_i_11__3_n_0\ : STD_LOGIC;
  signal \_carry_i_12__3_n_0\ : STD_LOGIC;
  signal \_carry_i_13__3_n_0\ : STD_LOGIC;
  signal \_carry_i_14__3_n_0\ : STD_LOGIC;
  signal \_carry_i_15__3_n_0\ : STD_LOGIC;
  signal \_carry_i_16__3_n_0\ : STD_LOGIC;
  signal \_carry_i_17__2_n_0\ : STD_LOGIC;
  signal \_carry_i_2__7_n_0\ : STD_LOGIC;
  signal \_carry_i_3__7_n_0\ : STD_LOGIC;
  signal \_carry_i_4__7_n_0\ : STD_LOGIC;
  signal \_carry_i_5__4_n_0\ : STD_LOGIC;
  signal \_carry_i_6__3_n_0\ : STD_LOGIC;
  signal \_carry_i_7__3_n_0\ : STD_LOGIC;
  signal \_carry_i_8__3_n_0\ : STD_LOGIC;
  signal \_carry_i_9__3_n_0\ : STD_LOGIC;
  signal \^iteration_reg[3]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal mux_yin : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal mux_zin : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal nextiter : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \^reg_xin_reg[19]_0\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[16]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[17]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[18]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_xin_reg_n_0_[9]\ : STD_LOGIC;
  signal \^reg_yin_reg[19]_0\ : STD_LOGIC;
  signal \reg_yin_reg[19]_i_2__2_n_3\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[16]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[17]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[18]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_yin_reg_n_0_[9]\ : STD_LOGIC;
  signal reg_zin : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal \^reg_zin_reg[19]_0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \reg_zin_reg[19]_i_2__0_n_3\ : STD_LOGIC;
  signal s_add : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal sign_ope : STD_LOGIC;
  signal zadderout : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \NLW_reg_yin_reg[19]_i_2__2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_reg_yin_reg[19]_i_2__2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_reg_zin_reg[19]_i_2__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_reg_zin_reg[19]_i_2__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_state[1]_i_1__2\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \FSM_onehot_state[2]_i_1__2\ : label is "soft_lutpair173";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[0]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[1]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[2]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[3]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_state_reg[4]\ : label is "rset:00001,idle:00010,imem:00100,iter:01000,drdy:10000";
  attribute SOFT_HLUTNM of \_carry__0_i_5__3\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \_carry__0_i_6__3\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \_carry__0_i_7__3\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \_carry__0_i_8__3\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \_carry__1_i_5__3\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \_carry__1_i_6__3\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \_carry__1_i_7__3\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \_carry__1_i_8__3\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \_carry_i_10__3\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \_carry_i_6__3\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \_carry_i_7__3\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \_carry_i_8__3\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \_carry_i_9__3\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \iteration[1]_i_1__2\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \iteration[2]_i_1__2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \iteration[3]_i_1__2\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \reg_yin[19]_i_1__2\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \reg_zin[19]_i_1__0\ : label is "soft_lutpair174";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \iteration_reg[3]_0\(3 downto 0) <= \^iteration_reg[3]_0\(3 downto 0);
  \reg_xin_reg[19]_0\ <= \^reg_xin_reg[19]_0\;
  \reg_yin_reg[19]_0\ <= \^reg_yin_reg[19]_0\;
  \reg_zin_reg[19]_0\(3 downto 0) <= \^reg_zin_reg[19]_0\(3 downto 0);
\FSM_onehot_state[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EEFE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \FSM_onehot_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_state_reg_n_0_[1]\,
      I3 => \FSM_onehot_state_reg[1]_0\,
      O => \FSM_onehot_state[1]_i_1__2_n_0\
    );
\FSM_onehot_state[2]_i_1__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[1]\,
      I1 => \FSM_onehot_state_reg[1]_0\,
      O => \FSM_onehot_state[2]_i_1__2_n_0\
    );
\FSM_onehot_state[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFFAAAAAAAA"
    )
        port map (
      I0 => \FSM_onehot_state_reg_n_0_[2]\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \^iteration_reg[3]_0\(2),
      I4 => \^iteration_reg[3]_0\(3),
      I5 => \^q\(0),
      O => \FSM_onehot_state[3]_i_1__2_n_0\
    );
\FSM_onehot_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_state_reg_n_0_[0]\,
      S => \reg_zin_reg[0]_0\
    );
\FSM_onehot_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[1]_i_1__2_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[1]\,
      R => \reg_zin_reg[0]_0\
    );
\FSM_onehot_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[2]_i_1__2_n_0\,
      Q => \FSM_onehot_state_reg_n_0_[2]\,
      R => \reg_zin_reg[0]_0\
    );
\FSM_onehot_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state[3]_i_1__2_n_0\,
      Q => \^q\(0),
      R => \reg_zin_reg[0]_0\
    );
\FSM_onehot_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_state_reg[4]_0\(0),
      Q => \^q\(1),
      R => \reg_zin_reg[0]_0\
    );
FXP_Y_ADDER: entity work.design_1_axi_ikinematics_0_0_fxp_adder_38
     port map (
      CO(0) => FXP_Y_ADDER_n_20,
      DI(0) => \_carry__3_i_1__6_n_0\,
      I117(18) => \reg_yin_reg_n_0_[18]\,
      I117(17) => \reg_yin_reg_n_0_[17]\,
      I117(16) => \reg_yin_reg_n_0_[16]\,
      I117(15) => \reg_yin_reg_n_0_[15]\,
      I117(14) => \reg_yin_reg_n_0_[14]\,
      I117(13) => \reg_yin_reg_n_0_[13]\,
      I117(12) => \reg_yin_reg_n_0_[12]\,
      I117(11) => \reg_yin_reg_n_0_[11]\,
      I117(10) => \reg_yin_reg_n_0_[10]\,
      I117(9) => \reg_yin_reg_n_0_[9]\,
      I117(8) => \reg_yin_reg_n_0_[8]\,
      I117(7) => \reg_yin_reg_n_0_[7]\,
      I117(6) => \reg_yin_reg_n_0_[6]\,
      I117(5) => \reg_yin_reg_n_0_[5]\,
      I117(4) => \reg_yin_reg_n_0_[4]\,
      I117(3) => \reg_yin_reg_n_0_[3]\,
      I117(2) => \reg_yin_reg_n_0_[2]\,
      I117(1) => \reg_yin_reg_n_0_[1]\,
      I117(0) => \reg_yin_reg_n_0_[0]\,
      S(3) => \_carry_i_2__7_n_0\,
      S(2) => \_carry_i_3__7_n_0\,
      S(1) => \_carry_i_4__7_n_0\,
      S(0) => \_carry_i_5__4_n_0\,
      \reg_yin_reg[11]\(3) => \_carry__1_i_1__7_n_0\,
      \reg_yin_reg[11]\(2) => \_carry__1_i_2__7_n_0\,
      \reg_yin_reg[11]\(1) => \_carry__1_i_3__7_n_0\,
      \reg_yin_reg[11]\(0) => \_carry__1_i_4__7_n_0\,
      \reg_yin_reg[15]\(3) => \_carry__2_i_1__7_n_0\,
      \reg_yin_reg[15]\(2) => \_carry__2_i_2__7_n_0\,
      \reg_yin_reg[15]\(1) => \_carry__2_i_3__7_n_0\,
      \reg_yin_reg[15]\(0) => \_carry__2_i_4__7_n_0\,
      \reg_yin_reg[18]\(2) => \_carry__3_i_2__7_n_0\,
      \reg_yin_reg[18]\(1) => \_carry__3_i_3__6_n_0\,
      \reg_yin_reg[18]\(0) => \_carry__3_i_4__6_n_0\,
      \reg_yin_reg[7]\(3) => \_carry__0_i_1__7_n_0\,
      \reg_yin_reg[7]\(2) => \_carry__0_i_2__7_n_0\,
      \reg_yin_reg[7]\(1) => \_carry__0_i_3__7_n_0\,
      \reg_yin_reg[7]\(0) => \_carry__0_i_4__7_n_0\,
      s_add(19 downto 0) => s_add(19 downto 0),
      sign_ope => sign_ope
    );
FXP_Z_ADDER: entity work.design_1_axi_ikinematics_0_0_fxp_adder_39
     port map (
      CO(0) => FXP_Z_ADDER_n_0,
      I119(18 downto 17) => \^reg_zin_reg[19]_0\(2 downto 1),
      I119(16 downto 1) => reg_zin(16 downto 1),
      I119(0) => \^reg_zin_reg[19]_0\(0),
      Q(1 downto 0) => \^q\(1 downto 0),
      \Z_OUT_reg[18]\(2 downto 0) => \Z_OUT_reg[18]_0\(2 downto 0),
      \Z_OUT_reg[3]\(0) => \Z_OUT_reg[3]_0\(0),
      \_carry_0\(3 downto 0) => \^iteration_reg[3]_0\(3 downto 0),
      \_carry__3_0\ => \^reg_yin_reg[19]_0\,
      \_carry__3_1\ => \^reg_xin_reg[19]_0\,
      mux_zin(18 downto 0) => mux_zin(18 downto 0),
      \reg_zin_reg[0]\(0) => \reg_zin_reg[19]_i_2__0_n_3\,
      sign_ope => sign_ope,
      zadderout(18 downto 0) => zadderout(18 downto 0)
    );
\Z_OUT[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(0),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^iteration_reg[3]_0\(3),
      O => \Z_OUT[19]_i_1__0_n_0\
    );
\Z_OUT[19]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \reg_zin_reg[19]_i_2__0_n_3\,
      O => zadderout(19)
    );
\Z_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__0_n_0\,
      D => zadderout(0),
      Q => stage4_c7_zout(0),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__0_n_0\,
      D => zadderout(10),
      Q => stage4_c7_zout(10),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__0_n_0\,
      D => zadderout(11),
      Q => stage4_c7_zout(11),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__0_n_0\,
      D => zadderout(12),
      Q => stage4_c7_zout(12),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__0_n_0\,
      D => zadderout(13),
      Q => stage4_c7_zout(13),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__0_n_0\,
      D => zadderout(14),
      Q => stage4_c7_zout(14),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__0_n_0\,
      D => zadderout(15),
      Q => stage4_c7_zout(15),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__0_n_0\,
      D => zadderout(16),
      Q => stage4_c7_zout(16),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__0_n_0\,
      D => zadderout(17),
      Q => stage4_c7_zout(17),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__0_n_0\,
      D => zadderout(18),
      Q => stage4_c7_zout(18),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__0_n_0\,
      D => zadderout(19),
      Q => stage4_c7_zout(19),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__0_n_0\,
      D => zadderout(1),
      Q => stage4_c7_zout(1),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__0_n_0\,
      D => zadderout(2),
      Q => stage4_c7_zout(2),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__0_n_0\,
      D => zadderout(3),
      Q => stage4_c7_zout(3),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__0_n_0\,
      D => zadderout(4),
      Q => stage4_c7_zout(4),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__0_n_0\,
      D => zadderout(5),
      Q => stage4_c7_zout(5),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__0_n_0\,
      D => zadderout(6),
      Q => stage4_c7_zout(6),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__0_n_0\,
      D => zadderout(7),
      Q => stage4_c7_zout(7),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__0_n_0\,
      D => zadderout(8),
      Q => stage4_c7_zout(8),
      R => \reg_zin_reg[0]_0\
    );
\Z_OUT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \Z_OUT[19]_i_1__0_n_0\,
      D => zadderout(9),
      Q => stage4_c7_zout(9),
      R => \reg_zin_reg[0]_0\
    );
\_carry__0_i_10__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^reg_xin_reg[19]_0\,
      I1 => \reg_xin_reg_n_0_[12]\,
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \reg_xin_reg_n_0_[16]\,
      I4 => \^iteration_reg[3]_0\(3),
      I5 => \reg_xin_reg_n_0_[8]\,
      O => \_carry__0_i_10__3_n_0\
    );
\_carry__0_i_11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^reg_xin_reg[19]_0\,
      I1 => \reg_xin_reg_n_0_[13]\,
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \reg_xin_reg_n_0_[17]\,
      I4 => \^iteration_reg[3]_0\(3),
      I5 => \reg_xin_reg_n_0_[9]\,
      O => \_carry__0_i_11__3_n_0\
    );
\_carry__0_i_12__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^reg_xin_reg[19]_0\,
      I1 => \reg_xin_reg_n_0_[11]\,
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \reg_xin_reg_n_0_[15]\,
      I4 => \^iteration_reg[3]_0\(3),
      I5 => \reg_xin_reg_n_0_[7]\,
      O => \_carry__0_i_12__3_n_0\
    );
\_carry__0_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95656A656A9A95"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[7]\,
      I1 => \_carry__0_i_5__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__0_i_6__3_n_0\,
      I4 => \^reg_xin_reg[19]_0\,
      I5 => \^reg_yin_reg[19]_0\,
      O => \_carry__0_i_1__7_n_0\
    );
\_carry__0_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95656A656A9A95"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[6]\,
      I1 => \_carry__0_i_6__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__0_i_7__3_n_0\,
      I4 => \^reg_xin_reg[19]_0\,
      I5 => \^reg_yin_reg[19]_0\,
      O => \_carry__0_i_2__7_n_0\
    );
\_carry__0_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95656A656A9A95"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[5]\,
      I1 => \_carry__0_i_7__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__0_i_8__3_n_0\,
      I4 => \^reg_xin_reg[19]_0\,
      I5 => \^reg_yin_reg[19]_0\,
      O => \_carry__0_i_3__7_n_0\
    );
\_carry__0_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95656A656A9A95"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[4]\,
      I1 => \_carry__0_i_8__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry_i_6__3_n_0\,
      I4 => \^reg_xin_reg[19]_0\,
      I5 => \^reg_yin_reg[19]_0\,
      O => \_carry__0_i_4__7_n_0\
    );
\_carry__0_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry__0_i_9__3_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry__0_i_10__3_n_0\,
      O => \_carry__0_i_5__3_n_0\
    );
\_carry__0_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry__0_i_11__3_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry__0_i_12__3_n_0\,
      O => \_carry__0_i_6__3_n_0\
    );
\_carry__0_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry__0_i_10__3_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry_i_11__3_n_0\,
      O => \_carry__0_i_7__3_n_0\
    );
\_carry__0_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry__0_i_12__3_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry_i_13__3_n_0\,
      O => \_carry__0_i_8__3_n_0\
    );
\_carry__0_i_9__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^reg_xin_reg[19]_0\,
      I1 => \reg_xin_reg_n_0_[14]\,
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \reg_xin_reg_n_0_[18]\,
      I4 => \^iteration_reg[3]_0\(3),
      I5 => \reg_xin_reg_n_0_[10]\,
      O => \_carry__0_i_9__3_n_0\
    );
\_carry__1_i_10__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[16]\,
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^reg_xin_reg[19]_0\,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => \reg_xin_reg_n_0_[12]\,
      O => \_carry__1_i_10__3_n_0\
    );
\_carry__1_i_11__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[17]\,
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^reg_xin_reg[19]_0\,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => \reg_xin_reg_n_0_[13]\,
      O => \_carry__1_i_11__3_n_0\
    );
\_carry__1_i_12__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[15]\,
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^reg_xin_reg[19]_0\,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => \reg_xin_reg_n_0_[11]\,
      O => \_carry__1_i_12__3_n_0\
    );
\_carry__1_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95656A656A9A95"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[11]\,
      I1 => \_carry__1_i_5__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__1_i_6__3_n_0\,
      I4 => \^reg_xin_reg[19]_0\,
      I5 => \^reg_yin_reg[19]_0\,
      O => \_carry__1_i_1__7_n_0\
    );
\_carry__1_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95656A656A9A95"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[10]\,
      I1 => \_carry__1_i_6__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__1_i_7__3_n_0\,
      I4 => \^reg_xin_reg[19]_0\,
      I5 => \^reg_yin_reg[19]_0\,
      O => \_carry__1_i_2__7_n_0\
    );
\_carry__1_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95656A656A9A95"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[9]\,
      I1 => \_carry__1_i_7__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__1_i_8__3_n_0\,
      I4 => \^reg_xin_reg[19]_0\,
      I5 => \^reg_yin_reg[19]_0\,
      O => \_carry__1_i_3__7_n_0\
    );
\_carry__1_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95656A656A9A95"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[8]\,
      I1 => \_carry__1_i_8__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__0_i_5__3_n_0\,
      I4 => \^reg_xin_reg[19]_0\,
      I5 => \^reg_yin_reg[19]_0\,
      O => \_carry__1_i_4__7_n_0\
    );
\_carry__1_i_5__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry__1_i_9__3_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry__1_i_10__3_n_0\,
      O => \_carry__1_i_5__3_n_0\
    );
\_carry__1_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry__1_i_11__3_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry__1_i_12__3_n_0\,
      O => \_carry__1_i_6__3_n_0\
    );
\_carry__1_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry__1_i_10__3_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry__0_i_9__3_n_0\,
      O => \_carry__1_i_7__3_n_0\
    );
\_carry__1_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry__1_i_12__3_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry__0_i_11__3_n_0\,
      O => \_carry__1_i_8__3_n_0\
    );
\_carry__1_i_9__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0BBF088"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[18]\,
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^reg_xin_reg[19]_0\,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => \reg_xin_reg_n_0_[14]\,
      O => \_carry__1_i_9__3_n_0\
    );
\_carry__2_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95656A656A9A95"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[15]\,
      I1 => \_carry__2_i_5__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__2_i_6__3_n_0\,
      I4 => \^reg_xin_reg[19]_0\,
      I5 => \^reg_yin_reg[19]_0\,
      O => \_carry__2_i_1__7_n_0\
    );
\_carry__2_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95656A656A9A95"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[14]\,
      I1 => \_carry__2_i_6__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__2_i_7__3_n_0\,
      I4 => \^reg_xin_reg[19]_0\,
      I5 => \^reg_yin_reg[19]_0\,
      O => \_carry__2_i_2__7_n_0\
    );
\_carry__2_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95656A656A9A95"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[13]\,
      I1 => \_carry__2_i_7__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__2_i_8__3_n_0\,
      I4 => \^reg_xin_reg[19]_0\,
      I5 => \^reg_yin_reg[19]_0\,
      O => \_carry__2_i_3__7_n_0\
    );
\_carry__2_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95656A656A9A95"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[12]\,
      I1 => \_carry__2_i_8__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__1_i_5__3_n_0\,
      I4 => \^reg_xin_reg[19]_0\,
      I5 => \^reg_yin_reg[19]_0\,
      O => \_carry__2_i_4__7_n_0\
    );
\_carry__2_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[18]\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^reg_xin_reg[19]_0\,
      I4 => \^iteration_reg[3]_0\(3),
      I5 => \reg_xin_reg_n_0_[16]\,
      O => \_carry__2_i_5__3_n_0\
    );
\_carry__2_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FB0BFF00F808"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[17]\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^reg_xin_reg[19]_0\,
      I4 => \^iteration_reg[3]_0\(3),
      I5 => \reg_xin_reg_n_0_[15]\,
      O => \_carry__2_i_6__3_n_0\
    );
\_carry__2_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(2),
      I1 => \^reg_xin_reg[19]_0\,
      I2 => \^iteration_reg[3]_0\(3),
      I3 => \reg_xin_reg_n_0_[16]\,
      I4 => \^iteration_reg[3]_0\(1),
      I5 => \_carry__1_i_9__3_n_0\,
      O => \_carry__2_i_7__3_n_0\
    );
\_carry__2_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CDC8FFFFCDC80000"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(2),
      I1 => \^reg_xin_reg[19]_0\,
      I2 => \^iteration_reg[3]_0\(3),
      I3 => \reg_xin_reg_n_0_[15]\,
      I4 => \^iteration_reg[3]_0\(1),
      I5 => \_carry__1_i_11__3_n_0\,
      O => \_carry__2_i_8__3_n_0\
    );
\_carry__3_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^reg_yin_reg[19]_0\,
      O => \_carry__3_i_1__6_n_0\
    );
\_carry__3_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A9A65659"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[18]\,
      I1 => \^reg_xin_reg[19]_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__3_i_5__3_n_0\,
      I4 => \^reg_yin_reg[19]_0\,
      O => \_carry__3_i_2__7_n_0\
    );
\_carry__3_i_3__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95656A656A9A95"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[17]\,
      I1 => \_carry__3_i_5__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__3_i_6__2_n_0\,
      I4 => \^reg_xin_reg[19]_0\,
      I5 => \^reg_yin_reg[19]_0\,
      O => \_carry__3_i_3__6_n_0\
    );
\_carry__3_i_4__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95656A656A9A95"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[16]\,
      I1 => \_carry__3_i_6__2_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry__2_i_5__3_n_0\,
      I4 => \^reg_xin_reg[19]_0\,
      I5 => \^reg_yin_reg[19]_0\,
      O => \_carry__3_i_4__6_n_0\
    );
\_carry__3_i_5__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^reg_xin_reg[19]_0\,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => \reg_xin_reg_n_0_[18]\,
      O => \_carry__3_i_5__3_n_0\
    );
\_carry__3_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0E0"
    )
        port map (
      I0 => \^iteration_reg[3]_0\(1),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^reg_xin_reg[19]_0\,
      I3 => \^iteration_reg[3]_0\(3),
      I4 => \reg_xin_reg_n_0_[17]\,
      O => \_carry__3_i_6__2_n_0\
    );
\_carry_i_10__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry_i_15__3_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry_i_17__2_n_0\,
      O => \_carry_i_10__3_n_0\
    );
\_carry_i_11__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[18]\,
      I1 => \reg_xin_reg_n_0_[10]\,
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \reg_xin_reg_n_0_[14]\,
      I4 => \^iteration_reg[3]_0\(3),
      I5 => \reg_xin_reg_n_0_[6]\,
      O => \_carry_i_11__3_n_0\
    );
\_carry_i_12__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[16]\,
      I1 => \reg_xin_reg_n_0_[8]\,
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \reg_xin_reg_n_0_[12]\,
      I4 => \^iteration_reg[3]_0\(3),
      I5 => \reg_xin_reg_n_0_[4]\,
      O => \_carry_i_12__3_n_0\
    );
\_carry_i_13__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[17]\,
      I1 => \reg_xin_reg_n_0_[9]\,
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \reg_xin_reg_n_0_[13]\,
      I4 => \^iteration_reg[3]_0\(3),
      I5 => \reg_xin_reg_n_0_[5]\,
      O => \_carry_i_13__3_n_0\
    );
\_carry_i_14__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[15]\,
      I1 => \reg_xin_reg_n_0_[7]\,
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \reg_xin_reg_n_0_[11]\,
      I4 => \^iteration_reg[3]_0\(3),
      I5 => \reg_xin_reg_n_0_[3]\,
      O => \_carry_i_14__3_n_0\
    );
\_carry_i_15__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[14]\,
      I1 => \reg_xin_reg_n_0_[6]\,
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \reg_xin_reg_n_0_[10]\,
      I4 => \^iteration_reg[3]_0\(3),
      I5 => \reg_xin_reg_n_0_[2]\,
      O => \_carry_i_15__3_n_0\
    );
\_carry_i_16__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[13]\,
      I1 => \reg_xin_reg_n_0_[5]\,
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \reg_xin_reg_n_0_[9]\,
      I4 => \^iteration_reg[3]_0\(3),
      I5 => \reg_xin_reg_n_0_[1]\,
      O => \_carry_i_16__3_n_0\
    );
\_carry_i_17__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \reg_xin_reg_n_0_[12]\,
      I1 => \reg_xin_reg_n_0_[4]\,
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \reg_xin_reg_n_0_[8]\,
      I4 => \^iteration_reg[3]_0\(3),
      I5 => \reg_xin_reg_n_0_[0]\,
      O => \_carry_i_17__2_n_0\
    );
\_carry_i_2__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95656A656A9A95"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[3]\,
      I1 => \_carry_i_6__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry_i_7__3_n_0\,
      I4 => \^reg_xin_reg[19]_0\,
      I5 => \^reg_yin_reg[19]_0\,
      O => \_carry_i_2__7_n_0\
    );
\_carry_i_3__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95656A656A9A95"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[2]\,
      I1 => \_carry_i_7__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry_i_8__3_n_0\,
      I4 => \^reg_xin_reg[19]_0\,
      I5 => \^reg_yin_reg[19]_0\,
      O => \_carry_i_3__7_n_0\
    );
\_carry_i_4__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95656A656A9A95"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[1]\,
      I1 => \_carry_i_8__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry_i_9__3_n_0\,
      I4 => \^reg_xin_reg[19]_0\,
      I5 => \^reg_yin_reg[19]_0\,
      O => \_carry_i_4__7_n_0\
    );
\_carry_i_5__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95656A656A9A95"
    )
        port map (
      I0 => \reg_yin_reg_n_0_[0]\,
      I1 => \_carry_i_9__3_n_0\,
      I2 => \^iteration_reg[3]_0\(0),
      I3 => \_carry_i_10__3_n_0\,
      I4 => \^reg_xin_reg[19]_0\,
      I5 => \^reg_yin_reg[19]_0\,
      O => \_carry_i_5__4_n_0\
    );
\_carry_i_6__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry_i_11__3_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry_i_12__3_n_0\,
      O => \_carry_i_6__3_n_0\
    );
\_carry_i_7__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry_i_13__3_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry_i_14__3_n_0\,
      O => \_carry_i_7__3_n_0\
    );
\_carry_i_8__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry_i_12__3_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry_i_15__3_n_0\,
      O => \_carry_i_8__3_n_0\
    );
\_carry_i_9__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \_carry_i_14__3_n_0\,
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \_carry_i_16__3_n_0\,
      O => \_carry_i_9__3_n_0\
    );
\iteration[1]_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^iteration_reg[3]_0\(1),
      I2 => \^iteration_reg[3]_0\(0),
      O => nextiter(1)
    );
\iteration[2]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^iteration_reg[3]_0\(2),
      I2 => \^iteration_reg[3]_0\(1),
      I3 => \^iteration_reg[3]_0\(0),
      O => nextiter(2)
    );
\iteration[3]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^iteration_reg[3]_0\(3),
      I2 => \^iteration_reg[3]_0\(2),
      I3 => \^iteration_reg[3]_0\(0),
      I4 => \^iteration_reg[3]_0\(1),
      O => nextiter(3)
    );
\iteration_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \iteration_reg[0]_0\(0),
      Q => \^iteration_reg[3]_0\(0),
      R => \reg_zin_reg[0]_0\
    );
\iteration_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => nextiter(1),
      Q => \^iteration_reg[3]_0\(1),
      R => \reg_zin_reg[0]_0\
    );
\iteration_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => nextiter(2),
      Q => \^iteration_reg[3]_0\(2),
      R => \reg_zin_reg[0]_0\
    );
\iteration_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => nextiter(3),
      Q => \^iteration_reg[3]_0\(3),
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_xin_reg[0]_0\,
      D => stage3_reg2(0),
      Q => \reg_xin_reg_n_0_[0]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_xin_reg[0]_0\,
      D => stage3_reg2(10),
      Q => \reg_xin_reg_n_0_[10]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_xin_reg[0]_0\,
      D => stage3_reg2(11),
      Q => \reg_xin_reg_n_0_[11]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_xin_reg[0]_0\,
      D => stage3_reg2(12),
      Q => \reg_xin_reg_n_0_[12]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_xin_reg[0]_0\,
      D => stage3_reg2(13),
      Q => \reg_xin_reg_n_0_[13]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_xin_reg[0]_0\,
      D => stage3_reg2(14),
      Q => \reg_xin_reg_n_0_[14]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_xin_reg[0]_0\,
      D => stage3_reg2(15),
      Q => \reg_xin_reg_n_0_[15]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_xin_reg[0]_0\,
      D => stage3_reg2(16),
      Q => \reg_xin_reg_n_0_[16]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_xin_reg[0]_0\,
      D => stage3_reg2(17),
      Q => \reg_xin_reg_n_0_[17]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_xin_reg[0]_0\,
      D => stage3_reg2(18),
      Q => \reg_xin_reg_n_0_[18]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_xin_reg[0]_0\,
      D => stage3_reg2(19),
      Q => \^reg_xin_reg[19]_0\,
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_xin_reg[0]_0\,
      D => stage3_reg2(1),
      Q => \reg_xin_reg_n_0_[1]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_xin_reg[0]_0\,
      D => stage3_reg2(2),
      Q => \reg_xin_reg_n_0_[2]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_xin_reg[0]_0\,
      D => stage3_reg2(3),
      Q => \reg_xin_reg_n_0_[3]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_xin_reg[0]_0\,
      D => stage3_reg2(4),
      Q => \reg_xin_reg_n_0_[4]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_xin_reg[0]_0\,
      D => stage3_reg2(5),
      Q => \reg_xin_reg_n_0_[5]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_xin_reg[0]_0\,
      D => stage3_reg2(6),
      Q => \reg_xin_reg_n_0_[6]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_xin_reg[0]_0\,
      D => stage3_reg2(7),
      Q => \reg_xin_reg_n_0_[7]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_xin_reg[0]_0\,
      D => stage3_reg2(8),
      Q => \reg_xin_reg_n_0_[8]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_xin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_xin_reg[0]_0\,
      D => stage3_reg2(9),
      Q => \reg_xin_reg_n_0_[9]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_yin[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(0),
      I1 => \reg_yin_reg[19]_i_2__2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \reg_yin_reg[19]_1\(0),
      O => mux_yin(0)
    );
\reg_yin[10]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(10),
      I1 => \reg_yin_reg[19]_i_2__2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \reg_yin_reg[19]_1\(10),
      O => mux_yin(10)
    );
\reg_yin[11]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(11),
      I1 => \reg_yin_reg[19]_i_2__2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \reg_yin_reg[19]_1\(11),
      O => mux_yin(11)
    );
\reg_yin[12]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(12),
      I1 => \reg_yin_reg[19]_i_2__2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \reg_yin_reg[19]_1\(12),
      O => mux_yin(12)
    );
\reg_yin[13]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(13),
      I1 => \reg_yin_reg[19]_i_2__2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \reg_yin_reg[19]_1\(13),
      O => mux_yin(13)
    );
\reg_yin[14]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(14),
      I1 => \reg_yin_reg[19]_i_2__2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \reg_yin_reg[19]_1\(14),
      O => mux_yin(14)
    );
\reg_yin[15]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(15),
      I1 => \reg_yin_reg[19]_i_2__2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \reg_yin_reg[19]_1\(15),
      O => mux_yin(15)
    );
\reg_yin[16]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(16),
      I1 => \reg_yin_reg[19]_i_2__2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \reg_yin_reg[19]_1\(16),
      O => mux_yin(16)
    );
\reg_yin[17]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(17),
      I1 => \reg_yin_reg[19]_i_2__2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \reg_yin_reg[19]_1\(17),
      O => mux_yin(17)
    );
\reg_yin[18]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(18),
      I1 => \reg_yin_reg[19]_i_2__2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \reg_yin_reg[19]_1\(18),
      O => mux_yin(18)
    );
\reg_yin[19]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5754"
    )
        port map (
      I0 => \reg_yin_reg[19]_i_2__2_n_3\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \reg_yin_reg[19]_1\(19),
      O => mux_yin(19)
    );
\reg_yin[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(1),
      I1 => \reg_yin_reg[19]_i_2__2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \reg_yin_reg[19]_1\(1),
      O => mux_yin(1)
    );
\reg_yin[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(2),
      I1 => \reg_yin_reg[19]_i_2__2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \reg_yin_reg[19]_1\(2),
      O => mux_yin(2)
    );
\reg_yin[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(3),
      I1 => \reg_yin_reg[19]_i_2__2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \reg_yin_reg[19]_1\(3),
      O => mux_yin(3)
    );
\reg_yin[4]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(4),
      I1 => \reg_yin_reg[19]_i_2__2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \reg_yin_reg[19]_1\(4),
      O => mux_yin(4)
    );
\reg_yin[5]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(5),
      I1 => \reg_yin_reg[19]_i_2__2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \reg_yin_reg[19]_1\(5),
      O => mux_yin(5)
    );
\reg_yin[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(6),
      I1 => \reg_yin_reg[19]_i_2__2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \reg_yin_reg[19]_1\(6),
      O => mux_yin(6)
    );
\reg_yin[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(7),
      I1 => \reg_yin_reg[19]_i_2__2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \reg_yin_reg[19]_1\(7),
      O => mux_yin(7)
    );
\reg_yin[8]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(8),
      I1 => \reg_yin_reg[19]_i_2__2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \reg_yin_reg[19]_1\(8),
      O => mux_yin(8)
    );
\reg_yin[9]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E8E8E8FFE8E8E800"
    )
        port map (
      I0 => s_add(9),
      I1 => \reg_yin_reg[19]_i_2__2_n_3\,
      I2 => s_add(19),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \reg_yin_reg[19]_1\(9),
      O => mux_yin(9)
    );
\reg_yin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(0),
      Q => \reg_yin_reg_n_0_[0]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(10),
      Q => \reg_yin_reg_n_0_[10]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(11),
      Q => \reg_yin_reg_n_0_[11]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(12),
      Q => \reg_yin_reg_n_0_[12]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(13),
      Q => \reg_yin_reg_n_0_[13]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(14),
      Q => \reg_yin_reg_n_0_[14]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(15),
      Q => \reg_yin_reg_n_0_[15]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(16),
      Q => \reg_yin_reg_n_0_[16]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(17),
      Q => \reg_yin_reg_n_0_[17]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(18),
      Q => \reg_yin_reg_n_0_[18]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(19),
      Q => \^reg_yin_reg[19]_0\,
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[19]_i_2__2\: unisim.vcomponents.CARRY4
     port map (
      CI => FXP_Y_ADDER_n_20,
      CO(3 downto 1) => \NLW_reg_yin_reg[19]_i_2__2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \reg_yin_reg[19]_i_2__2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_reg_yin_reg[19]_i_2__2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\reg_yin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(1),
      Q => \reg_yin_reg_n_0_[1]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(2),
      Q => \reg_yin_reg_n_0_[2]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(3),
      Q => \reg_yin_reg_n_0_[3]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(4),
      Q => \reg_yin_reg_n_0_[4]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(5),
      Q => \reg_yin_reg_n_0_[5]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(6),
      Q => \reg_yin_reg_n_0_[6]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(7),
      Q => \reg_yin_reg_n_0_[7]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(8),
      Q => \reg_yin_reg_n_0_[8]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_yin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_yin(9),
      Q => \reg_yin_reg_n_0_[9]\,
      R => \reg_zin_reg[0]_0\
    );
\reg_zin[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(0),
      I2 => \reg_zin_reg[19]_i_2__0_n_3\,
      O => mux_zin(19)
    );
\reg_zin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(0),
      Q => \^reg_zin_reg[19]_0\(0),
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(10),
      Q => reg_zin(10),
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(11),
      Q => reg_zin(11),
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(12),
      Q => reg_zin(12),
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(13),
      Q => reg_zin(13),
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(14),
      Q => reg_zin(14),
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(15),
      Q => reg_zin(15),
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(16),
      Q => reg_zin(16),
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(17),
      Q => \^reg_zin_reg[19]_0\(1),
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(18),
      Q => \^reg_zin_reg[19]_0\(2),
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(19),
      Q => \^reg_zin_reg[19]_0\(3),
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[19]_i_2__0\: unisim.vcomponents.CARRY4
     port map (
      CI => FXP_Z_ADDER_n_0,
      CO(3 downto 1) => \NLW_reg_zin_reg[19]_i_2__0_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \reg_zin_reg[19]_i_2__0_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_reg_zin_reg[19]_i_2__0_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\reg_zin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(1),
      Q => reg_zin(1),
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(2),
      Q => reg_zin(2),
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(3),
      Q => reg_zin(3),
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(4),
      Q => reg_zin(4),
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(5),
      Q => reg_zin(5),
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(6),
      Q => reg_zin(6),
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(7),
      Q => reg_zin(7),
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(8),
      Q => reg_zin(8),
      R => \reg_zin_reg[0]_0\
    );
\reg_zin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_zin(9),
      Q => reg_zin(9),
      R => \reg_zin_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_xpm_fifo_base is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 59 downto 0 );
    full : out STD_LOGIC;
    full_n : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_clk : in STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 59 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 1;
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is "0";
  attribute ECC_MODE : integer;
  attribute ECC_MODE of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is "16'b0000000000000000";
  attribute EN_AE : string;
  attribute EN_AE of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_UF : string;
  attribute EN_UF of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is "1'b0";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is "1'b0";
  attribute FIFO_MEMORY_TYPE : integer;
  attribute FIFO_MEMORY_TYPE of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 16;
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 960;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is "1'b0";
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is "xpm_fifo_base";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 3;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 5;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 5;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 11;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 1;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 4;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 60;
  attribute READ_MODE : integer;
  attribute READ_MODE of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 0;
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is "0000";
  attribute VERSION : integer;
  attribute VERSION of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 1;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 60;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 1;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 6;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 3;
  attribute invalid : integer;
  attribute invalid of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of design_1_axi_ikinematics_0_0_xpm_fifo_base : entity is 1;
end design_1_axi_ikinematics_0_0_xpm_fifo_base;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_xpm_fifo_base is
  signal \<const0>\ : STD_LOGIC;
  signal count_value_i : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal curr_fwft_state : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^empty\ : STD_LOGIC;
  signal \^full\ : STD_LOGIC;
  signal \gen_fwft.empty_fwft_i_reg0\ : STD_LOGIC;
  signal \gen_fwft.ram_regout_en\ : STD_LOGIC;
  signal leaving_empty0 : STD_LOGIC;
  signal \next_fwft_state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ram_empty_i : STD_LOGIC;
  signal ram_empty_i0 : STD_LOGIC;
  signal ram_full_i0 : STD_LOGIC;
  signal ram_wr_en_i : STD_LOGIC;
  signal rd_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rdp_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_0 : STD_LOGIC;
  signal rdpp1_inst_n_1 : STD_LOGIC;
  signal rdpp1_inst_n_2 : STD_LOGIC;
  signal rdpp1_inst_n_3 : STD_LOGIC;
  signal rst_d1 : STD_LOGIC;
  signal wr_pntr_ext : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal xpm_fifo_rst_inst_n_1 : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\ : STD_LOGIC_VECTOR ( 59 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\ : label is "soft_lutpair7";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\ : label is "invalid:00,stage1_valid:01,both_stages_valid:10,stage2_valid:11";
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 60;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 60;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of \gen_sdpram.xpm_memory_base_inst\ : label is "none";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of \gen_sdpram.xpm_memory_base_inst\ : label is "";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of \gen_sdpram.xpm_memory_base_inst\ : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of \gen_sdpram.xpm_memory_base_inst\ : label is 960;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 16;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of \gen_sdpram.xpm_memory_base_inst\ : label is "distributed";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of \gen_sdpram.xpm_memory_base_inst\ : label is 60;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of \gen_sdpram.xpm_memory_base_inst\ : label is 60;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of \gen_sdpram.xpm_memory_base_inst\ : label is 60;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of \gen_sdpram.xpm_memory_base_inst\ : label is 60;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of \gen_sdpram.xpm_memory_base_inst\ : label is 60;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of \gen_sdpram.xpm_memory_base_inst\ : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 4;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 60;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 60;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 60;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 60;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is "SYNC";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute VERSION of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WAKEUP_TIME of \gen_sdpram.xpm_memory_base_inst\ : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of \gen_sdpram.xpm_memory_base_inst\ : label is 60;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of \gen_sdpram.xpm_memory_base_inst\ : label is 60;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of \gen_sdpram.xpm_memory_base_inst\ : label is 2;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of \gen_sdpram.xpm_memory_base_inst\ : label is 1;
  attribute XPM_MODULE of \gen_sdpram.xpm_memory_base_inst\ : label is "TRUE";
  attribute SOFT_HLUTNM of \gen_sdpram.xpm_memory_base_inst_i_3\ : label is "soft_lutpair7";
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  empty <= \^empty\;
  full <= \^full\;
  full_n <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \<const0>\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
\FSM_sequential_gen_fwft.curr_fwft_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6A85"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => rd_en,
      I2 => curr_fwft_state(1),
      I3 => ram_empty_i,
      O => \next_fwft_state__0\(0)
    );
\FSM_sequential_gen_fwft.curr_fwft_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7C"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(1),
      I2 => curr_fwft_state(0),
      O => \next_fwft_state__0\(1)
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(0),
      Q => curr_fwft_state(0),
      R => xpm_fifo_rst_inst_n_1
    );
\FSM_sequential_gen_fwft.curr_fwft_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \next_fwft_state__0\(1),
      Q => curr_fwft_state(1),
      R => xpm_fifo_rst_inst_n_1
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_fwft.empty_fwft_i_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F380"
    )
        port map (
      I0 => rd_en,
      I1 => curr_fwft_state(0),
      I2 => curr_fwft_state(1),
      I3 => \^empty\,
      O => \gen_fwft.empty_fwft_i_reg0\
    );
\gen_fwft.empty_fwft_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => \gen_fwft.empty_fwft_i_reg0\,
      Q => \^empty\,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_full_i0,
      Q => \^full\,
      R => xpm_fifo_rst_inst_n_1
    );
\gen_pntr_flags_cc.ram_empty_i_reg\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => wr_clk,
      CE => '1',
      D => ram_empty_i0,
      Q => ram_empty_i,
      S => xpm_fifo_rst_inst_n_1
    );
\gen_sdpram.xpm_memory_base_inst\: entity work.design_1_axi_ikinematics_0_0_xpm_memory_base
     port map (
      addra(3 downto 0) => wr_pntr_ext(3 downto 0),
      addrb(3 downto 0) => rd_pntr_ext(3 downto 0),
      clka => wr_clk,
      clkb => '0',
      dbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterra_UNCONNECTED\,
      dbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_dbiterrb_UNCONNECTED\,
      dina(59 downto 0) => din(59 downto 0),
      dinb(59 downto 0) => B"000000000000000000000000000000000000000000000000000000000000",
      douta(59 downto 0) => \NLW_gen_sdpram.xpm_memory_base_inst_douta_UNCONNECTED\(59 downto 0),
      doutb(59 downto 0) => dout(59 downto 0),
      ena => ram_wr_en_i,
      enb => rdp_inst_n_2,
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '0',
      regceb => \gen_fwft.ram_regout_en\,
      rsta => '0',
      rstb => xpm_fifo_rst_inst_n_1,
      sbiterra => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterra_UNCONNECTED\,
      sbiterrb => \NLW_gen_sdpram.xpm_memory_base_inst_sbiterrb_UNCONNECTED\,
      sleep => sleep,
      wea(0) => '0',
      web(0) => '0'
    );
\gen_sdpram.xpm_memory_base_inst_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"62"
    )
        port map (
      I0 => curr_fwft_state(0),
      I1 => curr_fwft_state(1),
      I2 => rd_en,
      O => \gen_fwft.ram_regout_en\
    );
rdp_inst: entity work.\design_1_axi_ikinematics_0_0_xpm_counter_updn__parameterized0\
     port map (
      E(0) => ram_wr_en_i,
      Q(3 downto 0) => rd_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[3]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      full => \^full\,
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg\(3 downto 0) => wr_pntr_ext(3 downto 0),
      \gen_pntr_flags_cc.ngen_full_rst_val.ram_full_i_reg_0\(3 downto 0) => count_value_i(3 downto 0),
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_full_i0 => ram_full_i0,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rdpp1_inst: entity work.\design_1_axi_ikinematics_0_0_xpm_counter_updn__parameterized1\
     port map (
      E(0) => rdp_inst_n_2,
      Q(3) => rdpp1_inst_n_0,
      Q(2) => rdpp1_inst_n_1,
      Q(1) => rdpp1_inst_n_2,
      Q(0) => rdpp1_inst_n_3,
      \count_value_i_reg[1]_0\(1 downto 0) => curr_fwft_state(1 downto 0),
      \count_value_i_reg[1]_1\(0) => xpm_fifo_rst_inst_n_1,
      rd_en => rd_en,
      wr_clk => wr_clk
    );
rst_d1_inst: entity work.design_1_axi_ikinematics_0_0_xpm_fifo_reg_bit
     port map (
      Q(0) => xpm_fifo_rst_inst_n_1,
      rst_d1 => rst_d1,
      wr_clk => wr_clk
    );
wrp_inst: entity work.\design_1_axi_ikinematics_0_0_xpm_counter_updn__parameterized0_54\
     port map (
      E(0) => ram_wr_en_i,
      Q(3 downto 0) => wr_pntr_ext(3 downto 0),
      \count_value_i_reg[0]_0\(0) => xpm_fifo_rst_inst_n_1,
      enb => rdp_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(3) => rdpp1_inst_n_0,
      \gen_pntr_flags_cc.ram_empty_i_reg\(2) => rdpp1_inst_n_1,
      \gen_pntr_flags_cc.ram_empty_i_reg\(1) => rdpp1_inst_n_2,
      \gen_pntr_flags_cc.ram_empty_i_reg\(0) => rdpp1_inst_n_3,
      leaving_empty0 => leaving_empty0,
      ram_empty_i => ram_empty_i,
      ram_empty_i0 => ram_empty_i0,
      wr_clk => wr_clk
    );
wrpp1_inst: entity work.\design_1_axi_ikinematics_0_0_xpm_counter_updn__parameterized1_55\
     port map (
      E(0) => ram_wr_en_i,
      Q(3 downto 0) => count_value_i(3 downto 0),
      \count_value_i_reg[1]_0\(0) => xpm_fifo_rst_inst_n_1,
      wr_clk => wr_clk
    );
xpm_fifo_rst_inst: entity work.design_1_axi_ikinematics_0_0_xpm_fifo_rst
     port map (
      E(0) => ram_wr_en_i,
      Q(0) => xpm_fifo_rst_inst_n_1,
      full => \^full\,
      rst => rst,
      rst_d1 => rst_d1,
      wr_clk => wr_clk,
      wr_en => wr_en,
      wr_rst_busy => wr_rst_busy
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_xpm_memory_dprom is
  port (
    douta : out STD_LOGIC_VECTOR ( 16 downto 0 );
    doutb : out STD_LOGIC_VECTOR ( 16 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\ : in STD_LOGIC;
    addra : in STD_LOGIC_VECTOR ( 4 downto 0 );
    cor_ptr : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_xpm_memory_dprom : entity is "xpm_memory_dprom";
end design_1_axi_ikinematics_0_0_xpm_memory_dprom;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_xpm_memory_dprom is
  signal NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_memory_base_inst_douta_UNCONNECTED : STD_LOGIC_VECTOR ( 19 downto 17 );
  signal NLW_xpm_memory_base_inst_doutb_UNCONNECTED : STD_LOGIC_VECTOR ( 19 downto 17 );
  attribute ADDR_WIDTH_A : integer;
  attribute ADDR_WIDTH_A of xpm_memory_base_inst : label is 5;
  attribute ADDR_WIDTH_B : integer;
  attribute ADDR_WIDTH_B of xpm_memory_base_inst : label is 5;
  attribute AUTO_SLEEP_TIME : integer;
  attribute AUTO_SLEEP_TIME of xpm_memory_base_inst : label is 0;
  attribute BYTE_WRITE_WIDTH_A : integer;
  attribute BYTE_WRITE_WIDTH_A of xpm_memory_base_inst : label is 20;
  attribute BYTE_WRITE_WIDTH_B : integer;
  attribute BYTE_WRITE_WIDTH_B of xpm_memory_base_inst : label is 20;
  attribute CLOCKING_MODE : integer;
  attribute CLOCKING_MODE of xpm_memory_base_inst : label is 0;
  attribute ECC_MODE : integer;
  attribute ECC_MODE of xpm_memory_base_inst : label is 0;
  attribute MAX_NUM_CHAR : integer;
  attribute MAX_NUM_CHAR of xpm_memory_base_inst : label is 0;
  attribute MEMORY_INIT_FILE : string;
  attribute MEMORY_INIT_FILE of xpm_memory_base_inst : label is "atan_lut_mem.mem";
  attribute MEMORY_INIT_PARAM : string;
  attribute MEMORY_INIT_PARAM of xpm_memory_base_inst : label is "0";
  attribute MEMORY_OPTIMIZATION : string;
  attribute MEMORY_OPTIMIZATION of xpm_memory_base_inst : label is "true";
  attribute MEMORY_PRIMITIVE : integer;
  attribute MEMORY_PRIMITIVE of xpm_memory_base_inst : label is 0;
  attribute MEMORY_SIZE : integer;
  attribute MEMORY_SIZE of xpm_memory_base_inst : label is 340;
  attribute MEMORY_TYPE : integer;
  attribute MEMORY_TYPE of xpm_memory_base_inst : label is 4;
  attribute MESSAGE_CONTROL : integer;
  attribute MESSAGE_CONTROL of xpm_memory_base_inst : label is 0;
  attribute NUM_CHAR_LOC : integer;
  attribute NUM_CHAR_LOC of xpm_memory_base_inst : label is 0;
  attribute P_ECC_MODE : string;
  attribute P_ECC_MODE of xpm_memory_base_inst : label is "no_ecc";
  attribute P_ENABLE_BYTE_WRITE_A : integer;
  attribute P_ENABLE_BYTE_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_ENABLE_BYTE_WRITE_B : integer;
  attribute P_ENABLE_BYTE_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_MAX_DEPTH_DATA : integer;
  attribute P_MAX_DEPTH_DATA of xpm_memory_base_inst : label is 17;
  attribute P_MEMORY_OPT : string;
  attribute P_MEMORY_OPT of xpm_memory_base_inst : label is "yes";
  attribute P_MEMORY_PRIMITIVE : string;
  attribute P_MEMORY_PRIMITIVE of xpm_memory_base_inst : label is "auto";
  attribute P_MIN_WIDTH_DATA : integer;
  attribute P_MIN_WIDTH_DATA of xpm_memory_base_inst : label is 20;
  attribute P_MIN_WIDTH_DATA_A : integer;
  attribute P_MIN_WIDTH_DATA_A of xpm_memory_base_inst : label is 20;
  attribute P_MIN_WIDTH_DATA_B : integer;
  attribute P_MIN_WIDTH_DATA_B of xpm_memory_base_inst : label is 20;
  attribute P_MIN_WIDTH_DATA_ECC : integer;
  attribute P_MIN_WIDTH_DATA_ECC of xpm_memory_base_inst : label is 20;
  attribute P_MIN_WIDTH_DATA_LDW : integer;
  attribute P_MIN_WIDTH_DATA_LDW of xpm_memory_base_inst : label is 4;
  attribute P_MIN_WIDTH_DATA_SHFT : integer;
  attribute P_MIN_WIDTH_DATA_SHFT of xpm_memory_base_inst : label is 20;
  attribute P_NUM_COLS_WRITE_A : integer;
  attribute P_NUM_COLS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_COLS_WRITE_B : integer;
  attribute P_NUM_COLS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_A : integer;
  attribute P_NUM_ROWS_READ_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_READ_B : integer;
  attribute P_NUM_ROWS_READ_B of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_A : integer;
  attribute P_NUM_ROWS_WRITE_A of xpm_memory_base_inst : label is 1;
  attribute P_NUM_ROWS_WRITE_B : integer;
  attribute P_NUM_ROWS_WRITE_B of xpm_memory_base_inst : label is 1;
  attribute P_SDP_WRITE_MODE : string;
  attribute P_SDP_WRITE_MODE of xpm_memory_base_inst : label is "yes";
  attribute P_WIDTH_ADDR_LSB_READ_A : integer;
  attribute P_WIDTH_ADDR_LSB_READ_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_READ_B : integer;
  attribute P_WIDTH_ADDR_LSB_READ_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_A : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_A of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_LSB_WRITE_B : integer;
  attribute P_WIDTH_ADDR_LSB_WRITE_B of xpm_memory_base_inst : label is 0;
  attribute P_WIDTH_ADDR_READ_A : integer;
  attribute P_WIDTH_ADDR_READ_A of xpm_memory_base_inst : label is 5;
  attribute P_WIDTH_ADDR_READ_B : integer;
  attribute P_WIDTH_ADDR_READ_B of xpm_memory_base_inst : label is 5;
  attribute P_WIDTH_ADDR_WRITE_A : integer;
  attribute P_WIDTH_ADDR_WRITE_A of xpm_memory_base_inst : label is 5;
  attribute P_WIDTH_ADDR_WRITE_B : integer;
  attribute P_WIDTH_ADDR_WRITE_B of xpm_memory_base_inst : label is 5;
  attribute P_WIDTH_COL_WRITE_A : integer;
  attribute P_WIDTH_COL_WRITE_A of xpm_memory_base_inst : label is 20;
  attribute P_WIDTH_COL_WRITE_B : integer;
  attribute P_WIDTH_COL_WRITE_B of xpm_memory_base_inst : label is 20;
  attribute READ_DATA_WIDTH_A : integer;
  attribute READ_DATA_WIDTH_A of xpm_memory_base_inst : label is 20;
  attribute READ_DATA_WIDTH_B : integer;
  attribute READ_DATA_WIDTH_B of xpm_memory_base_inst : label is 20;
  attribute READ_LATENCY_A : integer;
  attribute READ_LATENCY_A of xpm_memory_base_inst : label is 2;
  attribute READ_LATENCY_B : integer;
  attribute READ_LATENCY_B of xpm_memory_base_inst : label is 2;
  attribute READ_RESET_VALUE_A : string;
  attribute READ_RESET_VALUE_A of xpm_memory_base_inst : label is "0";
  attribute READ_RESET_VALUE_B : string;
  attribute READ_RESET_VALUE_B of xpm_memory_base_inst : label is "0";
  attribute RST_MODE_A : string;
  attribute RST_MODE_A of xpm_memory_base_inst : label is "SYNC";
  attribute RST_MODE_B : string;
  attribute RST_MODE_B of xpm_memory_base_inst : label is "SYNC";
  attribute USE_EMBEDDED_CONSTRAINT : integer;
  attribute USE_EMBEDDED_CONSTRAINT of xpm_memory_base_inst : label is 0;
  attribute USE_MEM_INIT : integer;
  attribute USE_MEM_INIT of xpm_memory_base_inst : label is 1;
  attribute VERSION : integer;
  attribute VERSION of xpm_memory_base_inst : label is 0;
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_memory_base_inst : label is 0;
  attribute WRITE_DATA_WIDTH_A : integer;
  attribute WRITE_DATA_WIDTH_A of xpm_memory_base_inst : label is 20;
  attribute WRITE_DATA_WIDTH_B : integer;
  attribute WRITE_DATA_WIDTH_B of xpm_memory_base_inst : label is 20;
  attribute WRITE_MODE_A : integer;
  attribute WRITE_MODE_A of xpm_memory_base_inst : label is 1;
  attribute WRITE_MODE_B : integer;
  attribute WRITE_MODE_B of xpm_memory_base_inst : label is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_memory_base_inst : label is "TRUE";
begin
xpm_memory_base_inst: entity work.\design_1_axi_ikinematics_0_0_xpm_memory_base__parameterized0\
     port map (
      addra(4 downto 0) => addra(4 downto 0),
      addrb(4) => '0',
      addrb(3 downto 0) => cor_ptr(3 downto 0),
      clka => s00_axi_aclk,
      clkb => '0',
      dbiterra => NLW_xpm_memory_base_inst_dbiterra_UNCONNECTED,
      dbiterrb => NLW_xpm_memory_base_inst_dbiterrb_UNCONNECTED,
      dina(19 downto 0) => B"00000000000000000000",
      dinb(19 downto 0) => B"00000000000000000000",
      douta(19 downto 17) => NLW_xpm_memory_base_inst_douta_UNCONNECTED(19 downto 17),
      douta(16 downto 0) => douta(16 downto 0),
      doutb(19 downto 17) => NLW_xpm_memory_base_inst_doutb_UNCONNECTED(19 downto 17),
      doutb(16 downto 0) => doutb(16 downto 0),
      ena => '1',
      enb => '1',
      injectdbiterra => '0',
      injectdbiterrb => '0',
      injectsbiterra => '0',
      injectsbiterrb => '0',
      regcea => '1',
      regceb => '1',
      rsta => \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\,
      rstb => '0',
      sbiterra => NLW_xpm_memory_base_inst_sbiterra_UNCONNECTED,
      sbiterrb => NLW_xpm_memory_base_inst_sbiterrb_UNCONNECTED,
      sleep => '0',
      wea(0) => '0',
      web(0) => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_FXP_iKinematics is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ikn_q1 : out STD_LOGIC_VECTOR ( 19 downto 0 );
    D : out STD_LOGIC_VECTOR ( 2 downto 0 );
    OUT_DATA_READY : out STD_LOGIC;
    \iteration_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[19]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_xin_reg[19]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ikn_start_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    pip_clock : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q1_OUT_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q1_OUT_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q1_OUT_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q1_OUT_reg[18]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q2_OUT_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    ikn_q2 : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \Q2_OUT_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q2_OUT_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q2_OUT_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q2_OUT_reg[18]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \Q3_OUT_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    Q3_OUT : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \Q3_OUT_reg[7]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q3_OUT_reg[11]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q3_OUT_reg[15]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q3_OUT_reg[18]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \iteration_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_xin_reg[19]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[19]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in : out STD_LOGIC;
    \FSM_sequential_fsm_state_reg[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_add_mux_in2_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_add_mux_in1_reg[19]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_mult_mux_in2_reg[2]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \reg_mult_mux_in1_reg[19]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_onehot_state_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \iteration_reg[3]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_xin_reg[19]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_xin_reg[18]_0\ : out STD_LOGIC;
    \reg_yin_reg[19]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_xin_reg[19]_3\ : out STD_LOGIC;
    \reg_yin_reg[19]_3\ : out STD_LOGIC;
    \reg_yin_reg[18]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_yin_reg[18]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \iteration_reg[3]_1\ : out STD_LOGIC;
    \reg_xin_reg[18]_1\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_xin_reg[18]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[3]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \iteration_reg[3]_2\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_xin_reg[19]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    stage3_c4_xout : out STD_LOGIC_VECTOR ( 2 downto 0 );
    P : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \X_OUT_reg[18]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[4]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \iteration_reg[3]_3\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    p_0_in_0 : out STD_LOGIC;
    p_1_in : out STD_LOGIC;
    \reg_zin_reg[19]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    s_mult : out STD_LOGIC_VECTOR ( 1 downto 0 );
    stage3_reg1 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \stage3_reg1_reg[19]_0\ : out STD_LOGIC;
    \stage3_reg1_reg[18]_0\ : out STD_LOGIC;
    \stage3_reg1_reg[17]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in_1 : out STD_LOGIC;
    \iteration_reg[1]\ : out STD_LOGIC;
    \iteration_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_state_reg[3]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \iteration_reg[3]_4\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_xin_reg[19]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_xin_reg[18]_3\ : out STD_LOGIC;
    \reg_yin_reg[19]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \X_OUT_reg[19]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \reg_xin_reg[19]_6\ : out STD_LOGIC;
    \reg_yin_reg[19]_5\ : out STD_LOGIC;
    \reg_yin_reg[18]_2\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_yin_reg[18]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \iteration_reg[3]_5\ : out STD_LOGIC;
    \reg_xin_reg[18]_4\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_xin_reg[18]_5\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_mult_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \X_OUT_reg[19]_0\ : out STD_LOGIC;
    \X_OUT_reg[18]_0\ : out STD_LOGIC;
    \X_OUT_reg[17]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[4]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \iteration_reg[3]_6\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_xin_reg[19]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[19]_6\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in_2 : out STD_LOGIC;
    I128 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_xin_reg[18]_6\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    \reg_xin_reg[18]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[3]_3\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \iteration_reg[3]_7\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_xin_reg[19]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[19]_7\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in_3 : out STD_LOGIC;
    stage6_c9_zout : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \FSM_onehot_state_reg[3]_4\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \iteration_reg[3]_8\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_xin_reg[19]_9\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[19]_8\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_0_in_4 : out STD_LOGIC;
    stage6_c6_zout : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \FSM_onehot_fsm_state_reg[2]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \pip_ctr_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    \ikn_output_rb_reg[319]\ : in STD_LOGIC;
    \ikn_output_rb_reg[319]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    O : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ikn_output_rb_reg[339]\ : in STD_LOGIC;
    \ikn_output_rb_reg[339]_0\ : in STD_LOGIC;
    \ikn_output_rb_reg[339]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ikn_output_rb_reg[339]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ikn_output_rb_reg[339]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ikn_output_rb_reg[359]\ : in STD_LOGIC;
    \ikn_output_rb_reg[359]_0\ : in STD_LOGIC;
    \ikn_output_rb_reg[359]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ikn_output_rb_reg[359]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ikn_output_rb_reg[359]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s00_axi_aresetn : in STD_LOGIC;
    \pip_activity_reg[5]_0\ : in STD_LOGIC;
    empty : in STD_LOGIC;
    reg_ikn_q1_offset : in STD_LOGIC_VECTOR ( 18 downto 0 );
    reg_ikn_q2_offset : in STD_LOGIC_VECTOR ( 18 downto 0 );
    reg_ikn_q3_offset : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \FSM_onehot_state_reg[4]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iteration_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_rd_b.doutb_reg_reg[0]\ : in STD_LOGIC;
    \reg_yin_reg[18]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Z_OUT_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_r_reg[19]\ : in STD_LOGIC;
    \STAGE2_REG0_reg[19]\ : in STD_LOGIC;
    \STAGE2_REG1_reg[18]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    \s_mult__57_carry_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \iteration_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[3]_0\ : in STD_LOGIC;
    \_carry__1_i_16\ : in STD_LOGIC;
    \_carry__1_i_16_0\ : in STD_LOGIC;
    \_carry__0_i_10__0\ : in STD_LOGIC;
    \_carry__2\ : in STD_LOGIC;
    \reg_xin_reg[16]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[18]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[4]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iteration_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[18]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_mult_1 : in STD_LOGIC;
    \stage3_reg2[6]_i_4\ : in STD_LOGIC;
    \stage3_reg2[6]_i_4_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \stage3_reg2[10]_i_4\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \stage3_reg2[14]_i_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \stage3_reg2[18]_i_4\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \stage3_reg2_reg[19]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[4]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iteration_reg[0]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_xin_reg[0]_0\ : in STD_LOGIC;
    \Z_OUT_reg[3]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Z_OUT_reg[18]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s_mult_2 : in STD_LOGIC;
    s_mult_3 : in STD_LOGIC;
    \reg_yin[8]_i_6\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_yin[12]_i_6\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \reg_yin[19]_i_7\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_yin[13]_i_2\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \reg_yin_reg[18]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_xin_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Z_OUT_reg[18]_inv\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iteration_reg[0]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[3]_1\ : in STD_LOGIC;
    \_carry__1_i_16__1\ : in STD_LOGIC;
    \_carry__1_i_16__1_0\ : in STD_LOGIC;
    \_carry__0_i_10__5\ : in STD_LOGIC;
    \_carry__2_0\ : in STD_LOGIC;
    \reg_xin_reg[16]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[18]_8\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \stage5_reg0[8]_i_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \stage5_reg0[12]_i_5\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \stage5_reg0[19]_i_5\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \stage5_reg0_reg[16]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[4]_4\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iteration_reg[0]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_xin_reg[15]_0\ : in STD_LOGIC;
    \reg_xin_reg[12]_0\ : in STD_LOGIC;
    \reg_xin_reg[11]_0\ : in STD_LOGIC;
    \reg_xin_reg[9]_0\ : in STD_LOGIC;
    \reg_xin_reg[8]_0\ : in STD_LOGIC;
    \reg_xin_reg[6]_0\ : in STD_LOGIC;
    \reg_xin_reg[5]_0\ : in STD_LOGIC;
    \reg_xin_reg[4]_0\ : in STD_LOGIC;
    \reg_xin_reg[2]_0\ : in STD_LOGIC;
    \Y_OUT_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_xin_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_zin_reg[19]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_onehot_state_reg[4]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iteration_reg[0]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[18]_9\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Z_OUT_reg[18]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_state_reg[4]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \iteration_reg[0]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \reg_yin_reg[18]_10\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Z_OUT_reg[18]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \Q2_OUT_reg[3]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q2_OUT_reg[7]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q2_OUT_reg[11]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q2_OUT_reg[15]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \Q2_OUT_reg[18]_1\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    \reg_yin_reg[0]_0\ : in STD_LOGIC;
    dout : in STD_LOGIC_VECTOR ( 59 downto 0 );
    \pip_ctr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_FXP_iKinematics : entity is "FXP_iKinematics";
end design_1_axi_ikinematics_0_0_FXP_iKinematics;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_FXP_iKinematics is
  signal \FSM_onehot_fsm_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_fsm_state[3]_i_2_n_0\ : STD_LOGIC;
  signal \^fsm_onehot_fsm_state_reg[2]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \FSM_onehot_fsm_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_fsm_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \^fsm_onehot_state_reg[3]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^out_data_ready\ : STD_LOGIC;
  signal OUT_DATA_READY0 : STD_LOGIC;
  signal \^q3_out\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal S1_C1_CV_n_3 : STD_LOGIC;
  signal S3_C4_CV_n_24 : STD_LOGIC;
  signal \S5_ADD1/s_add\ : STD_LOGIC_VECTOR ( 19 downto 5 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^x_out_reg[19]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal cor_ptr : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^ikn_q1\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^ikn_q2\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^ikn_start_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^iteration_reg[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal lut_out_a : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal lut_out_b : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal lut_ptr_a : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_in_5 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal pip_activity0 : STD_LOGIC;
  signal \pip_activity_reg_n_0_[0]\ : STD_LOGIC;
  signal \pip_activity_reg_n_0_[1]\ : STD_LOGIC;
  signal \pip_activity_reg_n_0_[2]\ : STD_LOGIC;
  signal \pip_activity_reg_n_0_[3]\ : STD_LOGIC;
  signal \pip_activity_reg_n_0_[4]\ : STD_LOGIC;
  signal \pip_activity_reg_n_0_[5]\ : STD_LOGIC;
  signal \^pip_clock\ : STD_LOGIC;
  signal \^pip_ctr_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal reg_lutout : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal reg_lutout_2 : STD_LOGIC_VECTOR ( 11 downto 4 );
  signal reg_xin : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal reg_yin : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \reg_yin[19]_i_13_n_0\ : STD_LOGIC;
  signal \reg_yin[19]_i_14_n_0\ : STD_LOGIC;
  signal \reg_yin[19]_i_15_n_0\ : STD_LOGIC;
  signal \reg_yin[19]_i_16_n_0\ : STD_LOGIC;
  signal \reg_yin_reg[19]_i_11_n_2\ : STD_LOGIC;
  signal \reg_yin_reg[19]_i_11_n_3\ : STD_LOGIC;
  signal \reg_yin_reg[19]_i_12_n_0\ : STD_LOGIC;
  signal \reg_yin_reg[19]_i_12_n_1\ : STD_LOGIC;
  signal \reg_yin_reg[19]_i_12_n_2\ : STD_LOGIC;
  signal \reg_yin_reg[19]_i_12_n_3\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[0]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[10]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[11]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[12]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[13]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[14]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[15]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[16]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[17]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[18]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[19]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[1]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[2]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[3]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[4]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[5]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[6]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[7]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[8]\ : STD_LOGIC;
  signal \reg_zin_reg_n_0_[9]\ : STD_LOGIC;
  signal \s_mult__0\ : STD_LOGIC_VECTOR ( 19 downto 5 );
  signal \s_mult__0_0\ : STD_LOGIC_VECTOR ( 17 downto 4 );
  signal \s_mult__0_1\ : STD_LOGIC_VECTOR ( 19 downto 5 );
  signal \s_mult__1__0\ : STD_LOGIC_VECTOR ( 36 to 36 );
  signal stage1_c1_xout : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal stage1_c1_zout : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal stage1_reg0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal stage1_reg1 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal stage1_reg2 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal stage2_fsm_out0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal stage2_fsm_out1 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal stage2_reg0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal stage2_reg1 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal stage2_reg2 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal stage2_reg3_reg_r_n_0 : STD_LOGIC;
  signal stage3_c2_xout : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^stage3_c4_xout\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal stage3_mult_out : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal stage3_reg0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^stage3_reg1\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^stage3_reg1_reg[17]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^stage3_reg1_reg[18]_0\ : STD_LOGIC;
  signal \^stage3_reg1_reg[19]_0\ : STD_LOGIC;
  signal stage3_reg2 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal stage3_reg3 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal stage3_reg4_reg_r_n_0 : STD_LOGIC;
  signal stage4_c7_zout : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal stage4_mult_out : STD_LOGIC_VECTOR ( 18 downto 0 );
  signal stage4_reg0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal stage4_reg1 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal stage4_reg2 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \stage4_reg3_reg[0]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \stage4_reg3_reg[10]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \stage4_reg3_reg[11]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \stage4_reg3_reg[12]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \stage4_reg3_reg[13]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \stage4_reg3_reg[14]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \stage4_reg3_reg[15]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \stage4_reg3_reg[16]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \stage4_reg3_reg[17]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \stage4_reg3_reg[18]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \stage4_reg3_reg[19]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \stage4_reg3_reg[1]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \stage4_reg3_reg[2]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \stage4_reg3_reg[3]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \stage4_reg3_reg[4]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \stage4_reg3_reg[5]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \stage4_reg3_reg[6]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \stage4_reg3_reg[7]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \stage4_reg3_reg[8]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\ : STD_LOGIC;
  signal \stage4_reg3_reg[9]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\ : STD_LOGIC;
  signal stage4_reg3_reg_r_n_0 : STD_LOGIC;
  signal stage4_sub_out : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal stage5_add_out : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal stage5_c5_yout : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal stage5_c8_xout : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal stage5_mult_out : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal stage5_reg0 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal stage5_reg1 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal stage5_reg2 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \stage5_reg2[12]_i_3_n_0\ : STD_LOGIC;
  signal \stage5_reg2[12]_i_4_n_0\ : STD_LOGIC;
  signal \stage5_reg2[16]_i_3_n_0\ : STD_LOGIC;
  signal \stage5_reg2[16]_i_4_n_0\ : STD_LOGIC;
  signal \stage5_reg2[16]_i_5_n_0\ : STD_LOGIC;
  signal \stage5_reg2[19]_i_3_n_0\ : STD_LOGIC;
  signal \stage5_reg2[8]_i_3_n_0\ : STD_LOGIC;
  signal \stage5_reg2_reg[12]_i_2_n_0\ : STD_LOGIC;
  signal \stage5_reg2_reg[12]_i_2_n_1\ : STD_LOGIC;
  signal \stage5_reg2_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \stage5_reg2_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \stage5_reg2_reg[16]_i_2_n_0\ : STD_LOGIC;
  signal \stage5_reg2_reg[16]_i_2_n_1\ : STD_LOGIC;
  signal \stage5_reg2_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \stage5_reg2_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \stage5_reg2_reg[19]_i_2_n_0\ : STD_LOGIC;
  signal \stage5_reg2_reg[19]_i_2_n_2\ : STD_LOGIC;
  signal \stage5_reg2_reg[19]_i_2_n_3\ : STD_LOGIC;
  signal \stage5_reg2_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \stage5_reg2_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \stage5_reg2_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \stage5_reg2_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal stage5_reg3 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal stage5_reg4 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \stage5_reg4[19]_i_1_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg[0]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg[10]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg[11]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg[12]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg[13]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg[14]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg[15]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg[16]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg[17]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg[18]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg[19]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg[1]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg[2]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg[3]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg[4]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg[5]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg[6]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg[7]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg[8]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg[9]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg_gate__0_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg_gate__10_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg_gate__11_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg_gate__12_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg_gate__13_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg_gate__14_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg_gate__15_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg_gate__16_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg_gate__17_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg_gate__18_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg_gate__1_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg_gate__2_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg_gate__3_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg_gate__4_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg_gate__5_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg_gate__6_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg_gate__7_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg_gate__8_n_0\ : STD_LOGIC;
  signal \stage5_reg5_reg_gate__9_n_0\ : STD_LOGIC;
  signal stage5_reg5_reg_gate_n_0 : STD_LOGIC;
  signal stage5_reg5_reg_r_n_0 : STD_LOGIC;
  signal stage6_add_out : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \^stage6_c6_zout\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal xadderout : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal xpm_memory_base_inst_i_10_n_0 : STD_LOGIC;
  signal \NLW_reg_yin_reg[19]_i_11_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_reg_yin_reg[19]_i_11_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_reg_yin_reg[19]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_stage5_reg2_reg[19]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \NLW_stage5_reg2_reg[19]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_fsm_state[2]_i_1\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of \FSM_onehot_fsm_state[3]_i_1\ : label is "soft_lutpair324";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_state_reg[0]\ : label is "fsm_rset:0001,fsm_idle:0010,fsm_srun:0100,fsm_dout:1000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_state_reg[1]\ : label is "fsm_rset:0001,fsm_idle:0010,fsm_srun:0100,fsm_dout:1000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_state_reg[2]\ : label is "fsm_rset:0001,fsm_idle:0010,fsm_srun:0100,fsm_dout:1000";
  attribute FSM_ENCODED_STATES of \FSM_onehot_fsm_state_reg[3]\ : label is "fsm_rset:0001,fsm_idle:0010,fsm_srun:0100,fsm_dout:1000";
  attribute SOFT_HLUTNM of \pip_ctr[1]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \pip_ctr[2]_i_1\ : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of \pip_ctr[3]_i_1\ : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of \pip_ctr[4]_i_1\ : label is "soft_lutpair323";
  attribute HLUTNM : string;
  attribute HLUTNM of \reg_yin[19]_i_13\ : label is "lutpair1";
  attribute HLUTNM of \reg_yin[19]_i_15\ : label is "lutpair0";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \stage4_reg3_reg[0]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg ";
  attribute srl_name : string;
  attribute srl_name of \stage4_reg3_reg[0]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg[0]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r ";
  attribute srl_bus_name of \stage4_reg3_reg[10]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg ";
  attribute srl_name of \stage4_reg3_reg[10]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg[10]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r ";
  attribute srl_bus_name of \stage4_reg3_reg[11]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg ";
  attribute srl_name of \stage4_reg3_reg[11]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg[11]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r ";
  attribute srl_bus_name of \stage4_reg3_reg[12]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg ";
  attribute srl_name of \stage4_reg3_reg[12]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg[12]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r ";
  attribute srl_bus_name of \stage4_reg3_reg[13]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg ";
  attribute srl_name of \stage4_reg3_reg[13]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg[13]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r ";
  attribute srl_bus_name of \stage4_reg3_reg[14]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg ";
  attribute srl_name of \stage4_reg3_reg[14]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg[14]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r ";
  attribute srl_bus_name of \stage4_reg3_reg[15]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg ";
  attribute srl_name of \stage4_reg3_reg[15]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg[15]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r ";
  attribute srl_bus_name of \stage4_reg3_reg[16]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg ";
  attribute srl_name of \stage4_reg3_reg[16]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg[16]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r ";
  attribute srl_bus_name of \stage4_reg3_reg[17]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg ";
  attribute srl_name of \stage4_reg3_reg[17]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg[17]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r ";
  attribute srl_bus_name of \stage4_reg3_reg[18]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg ";
  attribute srl_name of \stage4_reg3_reg[18]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg[18]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r ";
  attribute srl_bus_name of \stage4_reg3_reg[19]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg ";
  attribute srl_name of \stage4_reg3_reg[19]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg[19]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r ";
  attribute srl_bus_name of \stage4_reg3_reg[1]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg ";
  attribute srl_name of \stage4_reg3_reg[1]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg[1]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r ";
  attribute srl_bus_name of \stage4_reg3_reg[2]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg ";
  attribute srl_name of \stage4_reg3_reg[2]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg[2]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r ";
  attribute srl_bus_name of \stage4_reg3_reg[3]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg ";
  attribute srl_name of \stage4_reg3_reg[3]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg[3]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r ";
  attribute srl_bus_name of \stage4_reg3_reg[4]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg ";
  attribute srl_name of \stage4_reg3_reg[4]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg[4]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r ";
  attribute srl_bus_name of \stage4_reg3_reg[5]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg ";
  attribute srl_name of \stage4_reg3_reg[5]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg[5]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r ";
  attribute srl_bus_name of \stage4_reg3_reg[6]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg ";
  attribute srl_name of \stage4_reg3_reg[6]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg[6]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r ";
  attribute srl_bus_name of \stage4_reg3_reg[7]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg ";
  attribute srl_name of \stage4_reg3_reg[7]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg[7]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r ";
  attribute srl_bus_name of \stage4_reg3_reg[8]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg ";
  attribute srl_name of \stage4_reg3_reg[8]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg[8]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r ";
  attribute srl_bus_name of \stage4_reg3_reg[9]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg ";
  attribute srl_name of \stage4_reg3_reg[9]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\ : label is "\inst/axi_ikinematics_v1_2_S00_AXI_inst/InverseKinematics/stage4_reg3_reg[9]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r ";
  attribute SOFT_HLUTNM of \stage5_reg2[0]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \stage5_reg2[10]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \stage5_reg2[11]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \stage5_reg2[12]_i_1\ : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \stage5_reg2[13]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \stage5_reg2[14]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \stage5_reg2[15]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \stage5_reg2[16]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \stage5_reg2[17]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \stage5_reg2[18]_i_1\ : label is "soft_lutpair334";
  attribute SOFT_HLUTNM of \stage5_reg2[19]_i_1\ : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \stage5_reg2[1]_i_1\ : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \stage5_reg2[2]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \stage5_reg2[3]_i_1\ : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of \stage5_reg2[4]_i_1\ : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of \stage5_reg2[5]_i_1\ : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of \stage5_reg2[6]_i_1\ : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of \stage5_reg2[7]_i_1\ : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \stage5_reg2[8]_i_1\ : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of \stage5_reg2[9]_i_1\ : label is "soft_lutpair333";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \stage5_reg2_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stage5_reg2_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stage5_reg2_reg[19]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \stage5_reg2_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of stage5_reg5_reg_gate : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \stage5_reg5_reg_gate__0\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \stage5_reg5_reg_gate__1\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \stage5_reg5_reg_gate__10\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \stage5_reg5_reg_gate__11\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \stage5_reg5_reg_gate__12\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \stage5_reg5_reg_gate__13\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \stage5_reg5_reg_gate__14\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \stage5_reg5_reg_gate__15\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \stage5_reg5_reg_gate__16\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \stage5_reg5_reg_gate__17\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \stage5_reg5_reg_gate__18\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \stage5_reg5_reg_gate__2\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \stage5_reg5_reg_gate__3\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \stage5_reg5_reg_gate__4\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \stage5_reg5_reg_gate__5\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \stage5_reg5_reg_gate__6\ : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of \stage5_reg5_reg_gate__7\ : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of \stage5_reg5_reg_gate__8\ : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of \stage5_reg5_reg_gate__9\ : label is "soft_lutpair345";
begin
  \FSM_onehot_fsm_state_reg[2]_0\(0) <= \^fsm_onehot_fsm_state_reg[2]_0\(0);
  \FSM_onehot_state_reg[3]\(0) <= \^fsm_onehot_state_reg[3]\(0);
  OUT_DATA_READY <= \^out_data_ready\;
  Q3_OUT(19 downto 0) <= \^q3_out\(19 downto 0);
  SR(0) <= \^sr\(0);
  \X_OUT_reg[19]\(2 downto 0) <= \^x_out_reg[19]\(2 downto 0);
  ikn_q1(19 downto 0) <= \^ikn_q1\(19 downto 0);
  ikn_q2(19 downto 0) <= \^ikn_q2\(19 downto 0);
  ikn_start_reg(0) <= \^ikn_start_reg\(0);
  \iteration_reg[3]\(3 downto 0) <= \^iteration_reg[3]\(3 downto 0);
  pip_clock <= \^pip_clock\;
  \pip_ctr_reg[4]_0\(4 downto 0) <= \^pip_ctr_reg[4]_0\(4 downto 0);
  stage3_c4_xout(2 downto 0) <= \^stage3_c4_xout\(2 downto 0);
  stage3_reg1(2 downto 0) <= \^stage3_reg1\(2 downto 0);
  \stage3_reg1_reg[17]_0\(0) <= \^stage3_reg1_reg[17]_0\(0);
  \stage3_reg1_reg[18]_0\ <= \^stage3_reg1_reg[18]_0\;
  \stage3_reg1_reg[19]_0\ <= \^stage3_reg1_reg[19]_0\;
  stage6_c6_zout(19 downto 0) <= \^stage6_c6_zout\(19 downto 0);
\FSM_onehot_fsm_state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFAE"
    )
        port map (
      I0 => \FSM_onehot_fsm_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_fsm_state_reg_n_0_[1]\,
      I2 => \pip_activity_reg[5]_0\,
      I3 => \FSM_onehot_fsm_state_reg_n_0_[3]\,
      O => \FSM_onehot_fsm_state[1]_i_1_n_0\
    );
\FSM_onehot_fsm_state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \pip_activity_reg[5]_0\,
      I1 => \FSM_onehot_fsm_state_reg_n_0_[1]\,
      I2 => \FSM_onehot_fsm_state[3]_i_2_n_0\,
      I3 => \^fsm_onehot_fsm_state_reg[2]_0\(0),
      O => \FSM_onehot_fsm_state[2]_i_1_n_0\
    );
\FSM_onehot_fsm_state[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_fsm_state_reg[2]_0\(0),
      I1 => \FSM_onehot_fsm_state[3]_i_2_n_0\,
      O => \FSM_onehot_fsm_state[3]_i_1_n_0\
    );
\FSM_onehot_fsm_state[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \pip_activity_reg_n_0_[1]\,
      I1 => \pip_activity_reg_n_0_[0]\,
      I2 => \pip_activity_reg_n_0_[4]\,
      I3 => \pip_activity_reg_n_0_[5]\,
      I4 => \pip_activity_reg_n_0_[2]\,
      I5 => \pip_activity_reg_n_0_[3]\,
      O => \FSM_onehot_fsm_state[3]_i_2_n_0\
    );
\FSM_onehot_fsm_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_fsm_state_reg_n_0_[0]\,
      S => \^sr\(0)
    );
\FSM_onehot_fsm_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_fsm_state[1]_i_1_n_0\,
      Q => \FSM_onehot_fsm_state_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\FSM_onehot_fsm_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_fsm_state[2]_i_1_n_0\,
      Q => \^fsm_onehot_fsm_state_reg[2]_0\(0),
      R => \^sr\(0)
    );
\FSM_onehot_fsm_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \FSM_onehot_fsm_state[3]_i_1_n_0\,
      Q => \FSM_onehot_fsm_state_reg_n_0_[3]\,
      R => \^sr\(0)
    );
OUT_DATA_READY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000020000000000"
    )
        port map (
      I0 => \pip_activity_reg_n_0_[0]\,
      I1 => \^pip_ctr_reg[4]_0\(1),
      I2 => \^pip_ctr_reg[4]_0\(3),
      I3 => \^pip_ctr_reg[4]_0\(4),
      I4 => \^pip_ctr_reg[4]_0\(2),
      I5 => \^pip_ctr_reg[4]_0\(0),
      O => OUT_DATA_READY0
    );
OUT_DATA_READY_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => OUT_DATA_READY0,
      Q => \^out_data_ready\,
      R => \^sr\(0)
    );
\Q1_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage5_reg5_reg_gate__18_n_0\,
      Q => \^ikn_q1\(0),
      R => \^sr\(0)
    );
\Q1_OUT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage5_reg5_reg_gate__8_n_0\,
      Q => \^ikn_q1\(10),
      R => \^sr\(0)
    );
\Q1_OUT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage5_reg5_reg_gate__7_n_0\,
      Q => \^ikn_q1\(11),
      R => \^sr\(0)
    );
\Q1_OUT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage5_reg5_reg_gate__6_n_0\,
      Q => \^ikn_q1\(12),
      R => \^sr\(0)
    );
\Q1_OUT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage5_reg5_reg_gate__5_n_0\,
      Q => \^ikn_q1\(13),
      R => \^sr\(0)
    );
\Q1_OUT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage5_reg5_reg_gate__4_n_0\,
      Q => \^ikn_q1\(14),
      R => \^sr\(0)
    );
\Q1_OUT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage5_reg5_reg_gate__3_n_0\,
      Q => \^ikn_q1\(15),
      R => \^sr\(0)
    );
\Q1_OUT_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage5_reg5_reg_gate__2_n_0\,
      Q => \^ikn_q1\(16),
      R => \^sr\(0)
    );
\Q1_OUT_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage5_reg5_reg_gate__1_n_0\,
      Q => \^ikn_q1\(17),
      R => \^sr\(0)
    );
\Q1_OUT_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage5_reg5_reg_gate__0_n_0\,
      Q => \^ikn_q1\(18),
      R => \^sr\(0)
    );
\Q1_OUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage5_reg5_reg_gate_n_0,
      Q => \^ikn_q1\(19),
      R => \^sr\(0)
    );
\Q1_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage5_reg5_reg_gate__17_n_0\,
      Q => \^ikn_q1\(1),
      R => \^sr\(0)
    );
\Q1_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage5_reg5_reg_gate__16_n_0\,
      Q => \^ikn_q1\(2),
      R => \^sr\(0)
    );
\Q1_OUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage5_reg5_reg_gate__15_n_0\,
      Q => \^ikn_q1\(3),
      R => \^sr\(0)
    );
\Q1_OUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage5_reg5_reg_gate__14_n_0\,
      Q => \^ikn_q1\(4),
      R => \^sr\(0)
    );
\Q1_OUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage5_reg5_reg_gate__13_n_0\,
      Q => \^ikn_q1\(5),
      R => \^sr\(0)
    );
\Q1_OUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage5_reg5_reg_gate__12_n_0\,
      Q => \^ikn_q1\(6),
      R => \^sr\(0)
    );
\Q1_OUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage5_reg5_reg_gate__11_n_0\,
      Q => \^ikn_q1\(7),
      R => \^sr\(0)
    );
\Q1_OUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage5_reg5_reg_gate__10_n_0\,
      Q => \^ikn_q1\(8),
      R => \^sr\(0)
    );
\Q1_OUT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage5_reg5_reg_gate__9_n_0\,
      Q => \^ikn_q1\(9),
      R => \^sr\(0)
    );
\Q2_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage6_add_out(0),
      Q => \^ikn_q2\(0),
      R => \^sr\(0)
    );
\Q2_OUT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage6_add_out(10),
      Q => \^ikn_q2\(10),
      R => \^sr\(0)
    );
\Q2_OUT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage6_add_out(11),
      Q => \^ikn_q2\(11),
      R => \^sr\(0)
    );
\Q2_OUT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage6_add_out(12),
      Q => \^ikn_q2\(12),
      R => \^sr\(0)
    );
\Q2_OUT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage6_add_out(13),
      Q => \^ikn_q2\(13),
      R => \^sr\(0)
    );
\Q2_OUT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage6_add_out(14),
      Q => \^ikn_q2\(14),
      R => \^sr\(0)
    );
\Q2_OUT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage6_add_out(15),
      Q => \^ikn_q2\(15),
      R => \^sr\(0)
    );
\Q2_OUT_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage6_add_out(16),
      Q => \^ikn_q2\(16),
      R => \^sr\(0)
    );
\Q2_OUT_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage6_add_out(17),
      Q => \^ikn_q2\(17),
      R => \^sr\(0)
    );
\Q2_OUT_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage6_add_out(18),
      Q => \^ikn_q2\(18),
      R => \^sr\(0)
    );
\Q2_OUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage6_add_out(19),
      Q => \^ikn_q2\(19),
      R => \^sr\(0)
    );
\Q2_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage6_add_out(1),
      Q => \^ikn_q2\(1),
      R => \^sr\(0)
    );
\Q2_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage6_add_out(2),
      Q => \^ikn_q2\(2),
      R => \^sr\(0)
    );
\Q2_OUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage6_add_out(3),
      Q => \^ikn_q2\(3),
      R => \^sr\(0)
    );
\Q2_OUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage6_add_out(4),
      Q => \^ikn_q2\(4),
      R => \^sr\(0)
    );
\Q2_OUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage6_add_out(5),
      Q => \^ikn_q2\(5),
      R => \^sr\(0)
    );
\Q2_OUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage6_add_out(6),
      Q => \^ikn_q2\(6),
      R => \^sr\(0)
    );
\Q2_OUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage6_add_out(7),
      Q => \^ikn_q2\(7),
      R => \^sr\(0)
    );
\Q2_OUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage6_add_out(8),
      Q => \^ikn_q2\(8),
      R => \^sr\(0)
    );
\Q2_OUT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage6_add_out(9),
      Q => \^ikn_q2\(9),
      R => \^sr\(0)
    );
\Q3_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage5_reg4(0),
      Q => \^q3_out\(0),
      R => \^sr\(0)
    );
\Q3_OUT_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage5_reg4(10),
      Q => \^q3_out\(10),
      R => \^sr\(0)
    );
\Q3_OUT_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage5_reg4(11),
      Q => \^q3_out\(11),
      R => \^sr\(0)
    );
\Q3_OUT_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage5_reg4(12),
      Q => \^q3_out\(12),
      R => \^sr\(0)
    );
\Q3_OUT_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage5_reg4(13),
      Q => \^q3_out\(13),
      R => \^sr\(0)
    );
\Q3_OUT_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage5_reg4(14),
      Q => \^q3_out\(14),
      R => \^sr\(0)
    );
\Q3_OUT_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage5_reg4(15),
      Q => \^q3_out\(15),
      R => \^sr\(0)
    );
\Q3_OUT_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage5_reg4(16),
      Q => \^q3_out\(16),
      R => \^sr\(0)
    );
\Q3_OUT_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage5_reg4(17),
      Q => \^q3_out\(17),
      R => \^sr\(0)
    );
\Q3_OUT_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage5_reg4(18),
      Q => \^q3_out\(18),
      R => \^sr\(0)
    );
\Q3_OUT_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage5_reg4(19),
      Q => \^q3_out\(19),
      R => \^sr\(0)
    );
\Q3_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage5_reg4(1),
      Q => \^q3_out\(1),
      R => \^sr\(0)
    );
\Q3_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage5_reg4(2),
      Q => \^q3_out\(2),
      R => \^sr\(0)
    );
\Q3_OUT_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage5_reg4(3),
      Q => \^q3_out\(3),
      R => \^sr\(0)
    );
\Q3_OUT_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage5_reg4(4),
      Q => \^q3_out\(4),
      R => \^sr\(0)
    );
\Q3_OUT_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage5_reg4(5),
      Q => \^q3_out\(5),
      R => \^sr\(0)
    );
\Q3_OUT_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage5_reg4(6),
      Q => \^q3_out\(6),
      R => \^sr\(0)
    );
\Q3_OUT_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage5_reg4(7),
      Q => \^q3_out\(7),
      R => \^sr\(0)
    );
\Q3_OUT_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage5_reg4(8),
      Q => \^q3_out\(8),
      R => \^sr\(0)
    );
\Q3_OUT_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage5_reg4(9),
      Q => \^q3_out\(9),
      R => \^sr\(0)
    );
S1_C1_CV: entity work.design_1_axi_ikinematics_0_0_fxp_cordic_c
     port map (
      \FSM_onehot_state_reg[0]_0\ => \^sr\(0),
      \FSM_onehot_state_reg[1]_0\ => \^pip_clock\,
      \FSM_onehot_state_reg[4]_0\(0) => \FSM_onehot_state_reg[4]_1\(0),
      Q(1) => \^fsm_onehot_state_reg[3]\(0),
      Q(0) => S1_C1_CV_n_3,
      S(0) => \reg_xin_reg[19]_1\(0),
      \Z_OUT_reg[18]_0\(0) => \Z_OUT_reg[18]\(0),
      cor_ptr(3 downto 0) => cor_ptr(3 downto 0),
      \gen_rd_b.doutb_reg_reg[0]\ => \gen_rd_b.doutb_reg_reg[0]\,
      \iteration_reg[0]_0\(0) => \iteration_reg[0]_0\(0),
      \iteration_reg[3]_0\(3 downto 0) => \^iteration_reg[3]\(3 downto 0),
      p_0_in => p_0_in,
      reg_lutout(8 downto 4) => reg_lutout(16 downto 12),
      reg_lutout(3 downto 0) => reg_lutout(3 downto 0),
      reg_lutout_0(7 downto 0) => reg_lutout_2(11 downto 4),
      reg_xin(19 downto 0) => reg_xin(19 downto 0),
      reg_yin(19 downto 0) => reg_yin(19 downto 0),
      \reg_yin_reg[18]_0\(0) => \reg_yin_reg[18]_4\(0),
      \reg_yin_reg[19]_0\ => \reg_yin_reg[19]_1\(0),
      s00_axi_aclk => s00_axi_aclk,
      stage1_c1_xout(19 downto 0) => stage1_c1_xout(19 downto 0),
      stage1_c1_zout(19 downto 0) => stage1_c1_zout(19 downto 0)
    );
S2_FSM: entity work.design_1_axi_ikinematics_0_0_FSM_iKinematics_FSMv2
     port map (
      DI(0) => DI(0),
      \FSM_sequential_fsm_state_reg[1]_0\ => \^pip_clock\,
      Q(3 downto 0) => \FSM_sequential_fsm_state_reg[3]\(3 downto 0),
      \STAGE2_REG0_reg[19]_0\ => \STAGE2_REG0_reg[19]\,
      \STAGE2_REG1_reg[18]_0\(0) => \STAGE2_REG1_reg[18]\(0),
      \reg_add_mux_in1_reg[19]_0\(0) => \reg_add_mux_in1_reg[19]\(0),
      \reg_add_mux_in2_reg[19]_0\(0) => \reg_add_mux_in2_reg[19]\(0),
      \reg_mult_mux_in1_reg[19]_0\(2 downto 0) => \reg_mult_mux_in1_reg[19]\(2 downto 0),
      \reg_mult_mux_in2_reg[2]_0\(2 downto 0) => \reg_mult_mux_in2_reg[2]\(2 downto 0),
      \reg_r_reg[19]_0\ => \reg_r_reg[19]\,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_aresetn_0 => \^sr\(0),
      s_mult(19 downto 0) => stage1_reg2(19 downto 0),
      \s_mult__57_carry_i_4\(2 downto 0) => \s_mult__57_carry_i_4\(2 downto 0),
      stage1_reg0(19 downto 0) => stage1_reg0(19 downto 0),
      stage2_fsm_out0(19 downto 0) => stage2_fsm_out0(19 downto 0),
      stage2_fsm_out1(19 downto 0) => stage2_fsm_out1(19 downto 0)
    );
S3_C2_HV: entity work.design_1_axi_ikinematics_0_0_fxp_cordic_hv
     port map (
      CO(0) => \reg_yin_reg[18]_1\(0),
      D(19 downto 0) => stage2_reg0(19 downto 0),
      \FSM_onehot_state_reg[1]_0\ => \^pip_clock\,
      I110(0) => \reg_xin_reg[18]_0\,
      O(1 downto 0) => \reg_yin_reg[18]_0\(1 downto 0),
      Q(0) => \FSM_onehot_state_reg[3]_0\(0),
      \_carry__0_i_10__0\ => \_carry__0_i_10__0\,
      \_carry__1_i_16_0\ => \_carry__1_i_16\,
      \_carry__1_i_16_1\ => \_carry__1_i_16_0\,
      \_carry__2\ => \_carry__2\,
      \iteration_reg[0]_0\ => \^sr\(0),
      \iteration_reg[0]_1\(0) => \iteration_reg[0]_1\(0),
      \iteration_reg[3]_0\(3 downto 0) => \iteration_reg[3]_0\(3 downto 0),
      \iteration_reg[3]_1\ => \iteration_reg[3]_1\,
      \reg_xin_reg[16]_0\(0) => \reg_xin_reg[16]_0\(0),
      \reg_xin_reg[18]_0\(0) => \reg_xin_reg[18]_2\(0),
      \reg_xin_reg[18]_1\(1 downto 0) => \reg_xin_reg[18]_1\(1 downto 0),
      \reg_xin_reg[19]_0\(0) => \reg_xin_reg[19]_2\(0),
      \reg_xin_reg[19]_1\ => \reg_xin_reg[19]_3\,
      \reg_yin_reg[18]_0\(0) => \reg_yin_reg[18]_5\(0),
      \reg_yin_reg[19]_0\(1 downto 0) => \reg_yin_reg[19]_2\(1 downto 0),
      \reg_yin_reg[19]_1\ => \reg_yin_reg[19]_3\,
      \reg_yin_reg[3]_0\ => \reg_yin_reg[3]_0\,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      stage3_c2_xout(19 downto 0) => stage3_c2_xout(19 downto 0)
    );
S3_C4_CV: entity work.design_1_axi_ikinematics_0_0_fxp_cordic_c_19
     port map (
      B(16 downto 0) => xadderout(16 downto 0),
      DI(1 downto 0) => \^stage3_c4_xout\(1 downto 0),
      \FSM_onehot_state_reg[1]_0\ => \^pip_clock\,
      \FSM_onehot_state_reg[4]_0\(0) => \FSM_onehot_state_reg[4]_2\(0),
      I114(0) => \reg_xin_reg[19]_4\(0),
      Q(0) => \FSM_onehot_state_reg[3]_1\(0),
      \X_OUT_reg[18]_0\(0) => \X_OUT_reg[18]\(0),
      \X_OUT_reg[19]_0\ => \^stage3_c4_xout\(2),
      \iteration_reg[0]_0\(0) => \iteration_reg[0]_2\(0),
      \iteration_reg[1]_0\ => S3_C4_CV_n_24,
      \iteration_reg[3]_0\(3 downto 0) => \iteration_reg[3]_2\(3 downto 0),
      \reg_yin_reg[0]_0\ => \^sr\(0),
      \reg_yin_reg[18]_0\(0) => \reg_yin_reg[18]_6\(0),
      \reg_yin_reg[19]_0\(19 downto 0) => stage2_reg2(19 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      \s_mult__0\(13 downto 0) => \s_mult__0_0\(17 downto 4),
      stage2_reg1(19 downto 0) => stage2_reg1(19 downto 0),
      \stage3_reg2[10]_i_4\(3 downto 0) => \stage3_reg2[10]_i_4\(3 downto 0),
      \stage3_reg2[14]_i_4\(2 downto 0) => \stage3_reg2[14]_i_4\(2 downto 0),
      \stage3_reg2[18]_i_4\(1 downto 0) => \stage3_reg2[18]_i_4\(1 downto 0),
      \stage3_reg2[6]_i_4\ => \stage3_reg2[6]_i_4\,
      \stage3_reg2[6]_i_4_0\(2 downto 0) => \stage3_reg2[6]_i_4_0\(2 downto 0)
    );
S3_M1: entity work.design_1_axi_ikinematics_0_0_fxp_multiplier
     port map (
      B(16 downto 0) => xadderout(16 downto 0),
      P(1 downto 0) => P(1 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      s_mult_0 => S3_C4_CV_n_24,
      s_mult_1 => s_mult_1,
      \s_mult__0\(13 downto 0) => \s_mult__0_0\(17 downto 4),
      stage3_c4_xout(1 downto 0) => \^stage3_c4_xout\(1 downto 0),
      stage3_mult_out(19 downto 0) => stage3_mult_out(19 downto 0),
      \stage3_reg2_reg[19]\(1 downto 0) => \stage3_reg2_reg[19]_0\(1 downto 0)
    );
S4_C3_CV: entity work.design_1_axi_ikinematics_0_0_cordic_c_exp
     port map (
      DI(1) => \^stage3_reg1_reg[19]_0\,
      DI(0) => \^stage3_reg1_reg[18]_0\,
      \FSM_onehot_state_reg[1]_0\ => \^pip_clock\,
      I122(0) => \reg_yin_reg[19]_0\(0),
      O(0) => \s_mult__1__0\(36),
      Q(0) => \iteration_reg[0]\(0),
      \Z_OUT_reg[18]_inv_0\(0) => \Z_OUT_reg[18]_inv\(0),
      doutb(16 downto 0) => lut_out_b(16 downto 0),
      \i___167_i_1_0\ => \^stage3_reg1\(1),
      \i___167_i_1_1\ => \^stage3_reg1\(2),
      \iteration_reg[1]_0\ => \iteration_reg[1]\,
      \iteration_reg[1]_1\ => \iteration_reg[1]_0\,
      p_0_in_1 => p_0_in_1,
      \reg_xin_reg[0]_0\(0) => \reg_xin_reg[0]_1\(0),
      \reg_xin_reg[19]_0\ => \reg_xin_reg[19]_0\(0),
      \reg_xin_reg[19]_1\(19 downto 0) => stage3_reg0(19 downto 0),
      \reg_yin[12]_i_6\(2 downto 0) => \reg_yin[12]_i_6\(2 downto 0),
      \reg_yin[8]_i_6\(0) => \^stage3_reg1\(0),
      \reg_yin[8]_i_6_0\(1 downto 0) => \reg_yin[8]_i_6\(1 downto 0),
      \reg_yin_reg[18]_0\(0) => \reg_yin_reg[18]_7\(0),
      \reg_zin_reg[0]_0\ => \^sr\(0),
      s00_axi_aclk => s00_axi_aclk,
      \s_mult__0\(6 downto 0) => \s_mult__0\(11 downto 5),
      \stage3_reg1_reg[17]\(0) => \^stage3_reg1_reg[17]_0\(0),
      stage4_mult_out(18 downto 0) => stage4_mult_out(18 downto 0),
      stage4_sub_out(19 downto 0) => stage4_sub_out(19 downto 0)
    );
S4_C7_LV: entity work.design_1_axi_ikinematics_0_0_fxp_cordic_lv
     port map (
      \FSM_onehot_state_reg[1]_0\ => \^pip_clock\,
      \FSM_onehot_state_reg[4]_0\(0) => \FSM_onehot_state_reg[4]_3\(0),
      Q(1 downto 0) => \FSM_onehot_state_reg[4]\(1 downto 0),
      \Z_OUT_reg[18]_0\(2 downto 0) => \Z_OUT_reg[18]_0\(2 downto 0),
      \Z_OUT_reg[3]_0\(0) => \Z_OUT_reg[3]\(0),
      \iteration_reg[0]_0\(0) => \iteration_reg[0]_3\(0),
      \iteration_reg[3]_0\(3 downto 0) => \iteration_reg[3]_3\(3 downto 0),
      \reg_xin_reg[0]_0\ => \reg_xin_reg[0]_0\,
      \reg_xin_reg[19]_0\ => p_0_in_0,
      \reg_yin_reg[19]_0\ => p_1_in,
      \reg_yin_reg[19]_1\(19 downto 0) => stage3_reg3(19 downto 0),
      \reg_zin_reg[0]_0\ => \^sr\(0),
      \reg_zin_reg[19]_0\(3 downto 0) => \reg_zin_reg[19]_0\(3 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      stage3_reg2(19 downto 0) => stage3_reg2(19 downto 0),
      stage4_c7_zout(19 downto 0) => stage4_c7_zout(19 downto 0)
    );
S4_M2: entity work.design_1_axi_ikinematics_0_0_fxp_multiplier_20
     port map (
      O(0) => \s_mult__1__0\(36),
      \reg_yin[13]_i_2_0\(1 downto 0) => \reg_yin[13]_i_2\(1 downto 0),
      \reg_yin_reg[5]\(0) => \^stage3_reg1\(0),
      s00_axi_aclk => s00_axi_aclk,
      s_mult_0(1 downto 0) => s_mult(1 downto 0),
      s_mult_1 => s_mult_2,
      s_mult_2 => s_mult_3,
      \s_mult__0\(12 downto 7) => \s_mult__0\(19 downto 14),
      \s_mult__0\(6 downto 0) => \s_mult__0\(11 downto 5),
      stage3_c2_xout(16 downto 0) => stage3_c2_xout(16 downto 0),
      stage4_mult_out(18 downto 0) => stage4_mult_out(18 downto 0)
    );
S5_C5_CR: entity work.design_1_axi_ikinematics_0_0_fxp_cordic_c_21
     port map (
      CO(0) => \reg_xin_reg[18]_7\(0),
      D(19 downto 0) => stage4_reg2(19 downto 0),
      \FSM_onehot_state_reg[1]_0\ => \^pip_clock\,
      \FSM_onehot_state_reg[4]_0\(0) => \FSM_onehot_state_reg[4]_4\(0),
      I128(2) => p_0_in_2,
      I128(1 downto 0) => I128(1 downto 0),
      O(0) => \reg_xin_reg[18]_6\(9),
      Q(1 downto 0) => \FSM_onehot_state_reg[4]_0\(1 downto 0),
      \Y_OUT_reg[0]_0\(0) => \Y_OUT_reg[0]\(0),
      \iteration_reg[0]_0\(0) => \iteration_reg[0]_5\(0),
      \iteration_reg[3]_0\(3 downto 0) => \iteration_reg[3]_6\(3 downto 0),
      reg_lutout(8 downto 4) => reg_lutout(16 downto 12),
      reg_lutout(3 downto 0) => reg_lutout(3 downto 0),
      reg_lutout_0(7 downto 0) => reg_lutout_2(11 downto 4),
      \reg_xin_reg[0]_0\(0) => \reg_xin_reg[0]_2\(0),
      \reg_xin_reg[11]_0\ => \reg_xin_reg[11]_0\,
      \reg_xin_reg[12]_0\ => \reg_xin_reg[12]_0\,
      \reg_xin_reg[15]_0\(8 downto 0) => \reg_xin_reg[18]_6\(8 downto 0),
      \reg_xin_reg[15]_1\ => \reg_xin_reg[15]_0\,
      \reg_xin_reg[19]_0\ => \reg_xin_reg[19]_7\(0),
      \reg_xin_reg[2]_0\ => \reg_xin_reg[2]_0\,
      \reg_xin_reg[4]_0\ => \reg_xin_reg[4]_0\,
      \reg_xin_reg[5]_0\ => \reg_xin_reg[5]_0\,
      \reg_xin_reg[6]_0\ => \reg_xin_reg[6]_0\,
      \reg_xin_reg[8]_0\ => \reg_xin_reg[8]_0\,
      \reg_xin_reg[9]_0\ => \reg_xin_reg[9]_0\,
      \reg_yin_reg[19]_0\ => \reg_yin_reg[19]_6\(0),
      \reg_zin_reg[0]_0\ => \^sr\(0),
      \reg_zin_reg[19]_0\(1 downto 0) => \reg_zin_reg[19]_1\(1 downto 0),
      s00_axi_aclk => s00_axi_aclk,
      stage5_c5_yout(19 downto 0) => stage5_c5_yout(19 downto 0)
    );
S5_C8_HV: entity work.design_1_axi_ikinematics_0_0_fxp_cordic_hv_22
     port map (
      B(16 downto 0) => stage5_c8_xout(16 downto 0),
      CO(0) => \reg_yin_reg[18]_3\(0),
      D(19 downto 0) => stage4_reg0(19 downto 0),
      DI(2) => \X_OUT_reg[19]_0\,
      DI(1) => \X_OUT_reg[18]_0\,
      DI(0) => \^x_out_reg[19]\(0),
      \FSM_onehot_state_reg[1]_0\ => \^pip_clock\,
      I125(0) => \reg_xin_reg[18]_3\,
      O(1 downto 0) => \reg_yin_reg[18]_2\(1 downto 0),
      Q(0) => \FSM_onehot_state_reg[3]_2\(0),
      \X_OUT_reg[17]_0\(0) => \X_OUT_reg[17]\(0),
      \X_OUT_reg[18]_0\ => \^x_out_reg[19]\(1),
      \X_OUT_reg[19]_0\ => \^x_out_reg[19]\(2),
      \_carry__0_i_10__5\ => \_carry__0_i_10__5\,
      \_carry__1_i_16__1_0\ => \_carry__1_i_16__1\,
      \_carry__1_i_16__1_1\ => \_carry__1_i_16__1_0\,
      \_carry__2\ => \_carry__2_0\,
      \iteration_reg[0]_0\ => \^sr\(0),
      \iteration_reg[0]_1\(0) => \iteration_reg[0]_4\(0),
      \iteration_reg[3]_0\(3 downto 0) => \iteration_reg[3]_4\(3 downto 0),
      \iteration_reg[3]_1\ => \iteration_reg[3]_5\,
      \reg_xin_reg[16]_0\(0) => \reg_xin_reg[16]_1\(0),
      \reg_xin_reg[18]_0\(0) => \reg_xin_reg[18]_5\(0),
      \reg_xin_reg[18]_1\(1 downto 0) => \reg_xin_reg[18]_4\(1 downto 0),
      \reg_xin_reg[19]_0\(0) => \reg_xin_reg[19]_5\(0),
      \reg_xin_reg[19]_1\ => \reg_xin_reg[19]_6\,
      \reg_yin_reg[18]_0\(0) => \reg_yin_reg[18]_8\(0),
      \reg_yin_reg[19]_0\(1 downto 0) => \reg_yin_reg[19]_4\(1 downto 0),
      \reg_yin_reg[19]_1\ => \reg_yin_reg[19]_5\,
      \reg_yin_reg[3]_0\ => \reg_yin_reg[3]_1\,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      \s_mult__0\(12 downto 7) => \s_mult__0_1\(19 downto 14),
      \s_mult__0\(6 downto 0) => \s_mult__0_1\(11 downto 5),
      \stage5_reg0[12]_i_5\(2 downto 0) => \stage5_reg0[12]_i_5\(2 downto 0),
      \stage5_reg0[19]_i_5\(1 downto 0) => \stage5_reg0[19]_i_5\(1 downto 0),
      \stage5_reg0[8]_i_5\(1 downto 0) => \stage5_reg0[8]_i_5\(1 downto 0)
    );
S5_M3: entity work.design_1_axi_ikinematics_0_0_fxp_multiplier_23
     port map (
      B(16 downto 0) => stage5_c8_xout(16 downto 0),
      s_mult_0(1 downto 0) => s_mult_0(1 downto 0),
      \s_mult__0\(12 downto 7) => \s_mult__0_1\(19 downto 14),
      \s_mult__0\(6 downto 0) => \s_mult__0_1\(11 downto 5),
      stage5_mult_out(19 downto 0) => stage5_mult_out(19 downto 0),
      \stage5_reg0_reg[16]\(1 downto 0) => \stage5_reg0_reg[16]_0\(1 downto 0),
      \stage5_reg0_reg[5]\(0) => \^x_out_reg[19]\(0)
    );
S6_C6_CV: entity work.design_1_axi_ikinematics_0_0_fxp_cordic_c_24
     port map (
      \FSM_onehot_state_reg[1]_0\ => \pip_activity_reg[5]_0\,
      \FSM_onehot_state_reg[3]_0\(0) => \FSM_onehot_state_reg[3]_4\(0),
      \FSM_onehot_state_reg[4]_0\(0) => \FSM_onehot_state_reg[4]_6\(0),
      I139(0) => \reg_xin_reg[19]_9\(0),
      I140(0) => \reg_yin_reg[19]_8\(0),
      Q(4) => \pip_activity_reg_n_0_[5]\,
      Q(3) => \pip_activity_reg_n_0_[4]\,
      Q(2) => \pip_activity_reg_n_0_[3]\,
      Q(1) => \pip_activity_reg_n_0_[2]\,
      Q(0) => \pip_activity_reg_n_0_[1]\,
      \Z_OUT_reg[18]_0\(0) => \Z_OUT_reg[18]_2\(0),
      douta(8 downto 4) => lut_out_a(16 downto 12),
      douta(3 downto 0) => lut_out_a(3 downto 0),
      \i___52_i_1_0\(4 downto 0) => \^pip_ctr_reg[4]_0\(4 downto 0),
      \iteration_reg[0]_0\(0) => \iteration_reg[0]_7\(0),
      \iteration_reg[3]_0\(3 downto 0) => \iteration_reg[3]_8\(3 downto 0),
      p_0_in_4 => p_0_in_4,
      \pip_activity_reg[1]\ => \^pip_clock\,
      reg_lutout(8 downto 4) => reg_lutout(16 downto 12),
      reg_lutout(3 downto 0) => reg_lutout(3 downto 0),
      reg_lutout_0(7 downto 0) => reg_lutout_2(11 downto 4),
      \reg_yin_reg[18]_0\(0) => \reg_yin_reg[18]_10\(0),
      \reg_zin_reg[0]_0\ => \^sr\(0),
      s00_axi_aclk => s00_axi_aclk,
      stage5_reg2(19 downto 0) => stage5_reg2(19 downto 0),
      stage5_reg3(19 downto 0) => stage5_reg3(19 downto 0),
      stage6_c6_zout(19 downto 0) => \^stage6_c6_zout\(19 downto 0)
    );
S6_C9_CV: entity work.design_1_axi_ikinematics_0_0_fxp_cordic_c_25
     port map (
      \FSM_onehot_state_reg[1]_0\ => \^pip_clock\,
      \FSM_onehot_state_reg[4]_0\(0) => \FSM_onehot_state_reg[4]_5\(0),
      I134(0) => \reg_xin_reg[19]_8\(0),
      I135(0) => \reg_yin_reg[19]_7\(0),
      Q(0) => \FSM_onehot_state_reg[3]_3\(0),
      \Q2_OUT_reg[11]\(3 downto 0) => \Q2_OUT_reg[11]_1\(3 downto 0),
      \Q2_OUT_reg[15]\(3 downto 0) => \Q2_OUT_reg[15]_1\(3 downto 0),
      \Q2_OUT_reg[18]\(3 downto 0) => \Q2_OUT_reg[18]_1\(3 downto 0),
      \Q2_OUT_reg[3]\(3 downto 0) => \Q2_OUT_reg[3]_1\(3 downto 0),
      \Q2_OUT_reg[7]\(3 downto 0) => \Q2_OUT_reg[7]_1\(3 downto 0),
      \Z_OUT_reg[18]_0\(0) => \Z_OUT_reg[18]_1\(0),
      douta(7 downto 0) => lut_out_a(11 downto 4),
      \iteration_reg[0]_0\(0) => \iteration_reg[0]_6\(0),
      \iteration_reg[3]_0\(3 downto 0) => \iteration_reg[3]_7\(3 downto 0),
      p_0_in_3 => p_0_in_3,
      reg_lutout(7 downto 0) => reg_lutout_2(11 downto 4),
      reg_lutout_0(8 downto 4) => reg_lutout(16 downto 12),
      reg_lutout_0(3 downto 0) => reg_lutout(3 downto 0),
      \reg_yin_reg[18]_0\(0) => \reg_yin_reg[18]_9\(0),
      \reg_yin_reg[19]_0\(19 downto 0) => stage5_reg1(19 downto 0),
      \reg_zin_reg[0]_0\ => \^sr\(0),
      s00_axi_aclk => s00_axi_aclk,
      stage5_reg0(19 downto 0) => stage5_reg0(19 downto 0),
      stage6_add_out(19 downto 0) => stage6_add_out(19 downto 0),
      stage6_c6_zout(1) => \^stage6_c6_zout\(19),
      stage6_c6_zout(0) => \^stage6_c6_zout\(0),
      stage6_c9_zout(19 downto 0) => stage6_c9_zout(19 downto 0)
    );
\ikn_output_rb[303]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q1\(3),
      I1 => reg_ikn_q1_offset(3),
      O => S(3)
    );
\ikn_output_rb[303]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q1\(2),
      I1 => reg_ikn_q1_offset(2),
      O => S(2)
    );
\ikn_output_rb[303]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q1\(1),
      I1 => reg_ikn_q1_offset(1),
      O => S(1)
    );
\ikn_output_rb[303]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q1\(0),
      I1 => reg_ikn_q1_offset(0),
      O => S(0)
    );
\ikn_output_rb[307]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q1\(7),
      I1 => reg_ikn_q1_offset(7),
      O => \Q1_OUT_reg[7]_0\(3)
    );
\ikn_output_rb[307]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q1\(6),
      I1 => reg_ikn_q1_offset(6),
      O => \Q1_OUT_reg[7]_0\(2)
    );
\ikn_output_rb[307]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q1\(5),
      I1 => reg_ikn_q1_offset(5),
      O => \Q1_OUT_reg[7]_0\(1)
    );
\ikn_output_rb[307]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q1\(4),
      I1 => reg_ikn_q1_offset(4),
      O => \Q1_OUT_reg[7]_0\(0)
    );
\ikn_output_rb[311]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q1\(11),
      I1 => reg_ikn_q1_offset(11),
      O => \Q1_OUT_reg[11]_0\(3)
    );
\ikn_output_rb[311]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q1\(10),
      I1 => reg_ikn_q1_offset(10),
      O => \Q1_OUT_reg[11]_0\(2)
    );
\ikn_output_rb[311]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q1\(9),
      I1 => reg_ikn_q1_offset(9),
      O => \Q1_OUT_reg[11]_0\(1)
    );
\ikn_output_rb[311]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q1\(8),
      I1 => reg_ikn_q1_offset(8),
      O => \Q1_OUT_reg[11]_0\(0)
    );
\ikn_output_rb[315]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q1\(15),
      I1 => reg_ikn_q1_offset(15),
      O => \Q1_OUT_reg[15]_0\(3)
    );
\ikn_output_rb[315]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q1\(14),
      I1 => reg_ikn_q1_offset(14),
      O => \Q1_OUT_reg[15]_0\(2)
    );
\ikn_output_rb[315]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q1\(13),
      I1 => reg_ikn_q1_offset(13),
      O => \Q1_OUT_reg[15]_0\(1)
    );
\ikn_output_rb[315]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q1\(12),
      I1 => reg_ikn_q1_offset(12),
      O => \Q1_OUT_reg[15]_0\(0)
    );
\ikn_output_rb[318]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q1\(18),
      I1 => reg_ikn_q1_offset(18),
      O => \Q1_OUT_reg[18]_0\(2)
    );
\ikn_output_rb[318]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q1\(17),
      I1 => reg_ikn_q1_offset(17),
      O => \Q1_OUT_reg[18]_0\(1)
    );
\ikn_output_rb[318]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q1\(16),
      I1 => reg_ikn_q1_offset(16),
      O => \Q1_OUT_reg[18]_0\(0)
    );
\ikn_output_rb[319]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFA808A808"
    )
        port map (
      I0 => \ikn_output_rb_reg[319]\,
      I1 => \ikn_output_rb_reg[319]_0\,
      I2 => Q(0),
      I3 => O(0),
      I4 => CO(0),
      I5 => \^out_data_ready\,
      O => D(0)
    );
\ikn_output_rb[323]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q2\(3),
      I1 => reg_ikn_q2_offset(3),
      O => \Q2_OUT_reg[3]_0\(3)
    );
\ikn_output_rb[323]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q2\(2),
      I1 => reg_ikn_q2_offset(2),
      O => \Q2_OUT_reg[3]_0\(2)
    );
\ikn_output_rb[323]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q2\(1),
      I1 => reg_ikn_q2_offset(1),
      O => \Q2_OUT_reg[3]_0\(1)
    );
\ikn_output_rb[323]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q2\(0),
      I1 => reg_ikn_q2_offset(0),
      O => \Q2_OUT_reg[3]_0\(0)
    );
\ikn_output_rb[327]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q2\(7),
      I1 => reg_ikn_q2_offset(7),
      O => \Q2_OUT_reg[7]_0\(3)
    );
\ikn_output_rb[327]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q2\(6),
      I1 => reg_ikn_q2_offset(6),
      O => \Q2_OUT_reg[7]_0\(2)
    );
\ikn_output_rb[327]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q2\(5),
      I1 => reg_ikn_q2_offset(5),
      O => \Q2_OUT_reg[7]_0\(1)
    );
\ikn_output_rb[327]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q2\(4),
      I1 => reg_ikn_q2_offset(4),
      O => \Q2_OUT_reg[7]_0\(0)
    );
\ikn_output_rb[331]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q2\(11),
      I1 => reg_ikn_q2_offset(11),
      O => \Q2_OUT_reg[11]_0\(3)
    );
\ikn_output_rb[331]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q2\(10),
      I1 => reg_ikn_q2_offset(10),
      O => \Q2_OUT_reg[11]_0\(2)
    );
\ikn_output_rb[331]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q2\(9),
      I1 => reg_ikn_q2_offset(9),
      O => \Q2_OUT_reg[11]_0\(1)
    );
\ikn_output_rb[331]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q2\(8),
      I1 => reg_ikn_q2_offset(8),
      O => \Q2_OUT_reg[11]_0\(0)
    );
\ikn_output_rb[335]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q2\(15),
      I1 => reg_ikn_q2_offset(15),
      O => \Q2_OUT_reg[15]_0\(3)
    );
\ikn_output_rb[335]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q2\(14),
      I1 => reg_ikn_q2_offset(14),
      O => \Q2_OUT_reg[15]_0\(2)
    );
\ikn_output_rb[335]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q2\(13),
      I1 => reg_ikn_q2_offset(13),
      O => \Q2_OUT_reg[15]_0\(1)
    );
\ikn_output_rb[335]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q2\(12),
      I1 => reg_ikn_q2_offset(12),
      O => \Q2_OUT_reg[15]_0\(0)
    );
\ikn_output_rb[338]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q2\(18),
      I1 => reg_ikn_q2_offset(18),
      O => \Q2_OUT_reg[18]_0\(2)
    );
\ikn_output_rb[338]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q2\(17),
      I1 => reg_ikn_q2_offset(17),
      O => \Q2_OUT_reg[18]_0\(1)
    );
\ikn_output_rb[338]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^ikn_q2\(16),
      I1 => reg_ikn_q2_offset(16),
      O => \Q2_OUT_reg[18]_0\(0)
    );
\ikn_output_rb[339]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFA808A808"
    )
        port map (
      I0 => \ikn_output_rb_reg[339]\,
      I1 => \ikn_output_rb_reg[339]_0\,
      I2 => \ikn_output_rb_reg[339]_1\(0),
      I3 => \ikn_output_rb_reg[339]_2\(0),
      I4 => \ikn_output_rb_reg[339]_3\(0),
      I5 => \^out_data_ready\,
      O => D(1)
    );
\ikn_output_rb[343]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_out\(3),
      I1 => reg_ikn_q3_offset(3),
      O => \Q3_OUT_reg[3]_0\(3)
    );
\ikn_output_rb[343]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_out\(2),
      I1 => reg_ikn_q3_offset(2),
      O => \Q3_OUT_reg[3]_0\(2)
    );
\ikn_output_rb[343]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_out\(1),
      I1 => reg_ikn_q3_offset(1),
      O => \Q3_OUT_reg[3]_0\(1)
    );
\ikn_output_rb[343]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_out\(0),
      I1 => reg_ikn_q3_offset(0),
      O => \Q3_OUT_reg[3]_0\(0)
    );
\ikn_output_rb[347]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_out\(7),
      I1 => reg_ikn_q3_offset(7),
      O => \Q3_OUT_reg[7]_0\(3)
    );
\ikn_output_rb[347]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_out\(6),
      I1 => reg_ikn_q3_offset(6),
      O => \Q3_OUT_reg[7]_0\(2)
    );
\ikn_output_rb[347]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_out\(5),
      I1 => reg_ikn_q3_offset(5),
      O => \Q3_OUT_reg[7]_0\(1)
    );
\ikn_output_rb[347]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_out\(4),
      I1 => reg_ikn_q3_offset(4),
      O => \Q3_OUT_reg[7]_0\(0)
    );
\ikn_output_rb[351]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_out\(11),
      I1 => reg_ikn_q3_offset(11),
      O => \Q3_OUT_reg[11]_0\(3)
    );
\ikn_output_rb[351]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_out\(10),
      I1 => reg_ikn_q3_offset(10),
      O => \Q3_OUT_reg[11]_0\(2)
    );
\ikn_output_rb[351]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_out\(9),
      I1 => reg_ikn_q3_offset(9),
      O => \Q3_OUT_reg[11]_0\(1)
    );
\ikn_output_rb[351]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_out\(8),
      I1 => reg_ikn_q3_offset(8),
      O => \Q3_OUT_reg[11]_0\(0)
    );
\ikn_output_rb[355]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_out\(15),
      I1 => reg_ikn_q3_offset(15),
      O => \Q3_OUT_reg[15]_0\(3)
    );
\ikn_output_rb[355]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_out\(14),
      I1 => reg_ikn_q3_offset(14),
      O => \Q3_OUT_reg[15]_0\(2)
    );
\ikn_output_rb[355]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_out\(13),
      I1 => reg_ikn_q3_offset(13),
      O => \Q3_OUT_reg[15]_0\(1)
    );
\ikn_output_rb[355]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_out\(12),
      I1 => reg_ikn_q3_offset(12),
      O => \Q3_OUT_reg[15]_0\(0)
    );
\ikn_output_rb[358]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_out\(18),
      I1 => reg_ikn_q3_offset(18),
      O => \Q3_OUT_reg[18]_0\(2)
    );
\ikn_output_rb[358]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_out\(17),
      I1 => reg_ikn_q3_offset(17),
      O => \Q3_OUT_reg[18]_0\(1)
    );
\ikn_output_rb[358]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^q3_out\(16),
      I1 => reg_ikn_q3_offset(16),
      O => \Q3_OUT_reg[18]_0\(0)
    );
\ikn_output_rb[359]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000FFFFA808A808"
    )
        port map (
      I0 => \ikn_output_rb_reg[359]\,
      I1 => \ikn_output_rb_reg[359]_0\,
      I2 => \ikn_output_rb_reg[359]_1\(0),
      I3 => \ikn_output_rb_reg[359]_2\(0),
      I4 => \ikn_output_rb_reg[359]_3\(0),
      I5 => \^out_data_ready\,
      O => D(2)
    );
\pip_activity[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \pip_activity_reg[5]_0\,
      I1 => \^pip_clock\,
      I2 => \^out_data_ready\,
      O => pip_activity0
    );
\pip_activity_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pip_activity0,
      D => \pip_activity_reg_n_0_[1]\,
      Q => \pip_activity_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\pip_activity_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pip_activity0,
      D => \pip_activity_reg_n_0_[2]\,
      Q => \pip_activity_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\pip_activity_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pip_activity0,
      D => \pip_activity_reg_n_0_[3]\,
      Q => \pip_activity_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\pip_activity_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pip_activity0,
      D => \pip_activity_reg_n_0_[4]\,
      Q => \pip_activity_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\pip_activity_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pip_activity0,
      D => \pip_activity_reg_n_0_[5]\,
      Q => \pip_activity_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\pip_activity_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => pip_activity0,
      D => \^ikn_start_reg\(0),
      Q => \pip_activity_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\pip_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^pip_ctr_reg[4]_0\(0),
      O => p_0_in_5(0)
    );
\pip_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^pip_ctr_reg[4]_0\(0),
      I1 => \^pip_ctr_reg[4]_0\(1),
      O => p_0_in_5(1)
    );
\pip_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \^pip_ctr_reg[4]_0\(0),
      I1 => \^pip_ctr_reg[4]_0\(1),
      I2 => \^pip_ctr_reg[4]_0\(2),
      O => p_0_in_5(2)
    );
\pip_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => \^pip_ctr_reg[4]_0\(1),
      I1 => \^pip_ctr_reg[4]_0\(0),
      I2 => \^pip_ctr_reg[4]_0\(2),
      I3 => \^pip_ctr_reg[4]_0\(3),
      O => p_0_in_5(3)
    );
\pip_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => \^pip_ctr_reg[4]_0\(2),
      I1 => \^pip_ctr_reg[4]_0\(0),
      I2 => \^pip_ctr_reg[4]_0\(1),
      I3 => \^pip_ctr_reg[4]_0\(3),
      I4 => \^pip_ctr_reg[4]_0\(4),
      O => p_0_in_5(4)
    );
\pip_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in_5(0),
      Q => \^pip_ctr_reg[4]_0\(0),
      R => \pip_ctr_reg[0]_0\(0)
    );
\pip_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in_5(1),
      Q => \^pip_ctr_reg[4]_0\(1),
      R => \pip_ctr_reg[0]_0\(0)
    );
\pip_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in_5(2),
      Q => \^pip_ctr_reg[4]_0\(2),
      R => \pip_ctr_reg[0]_0\(0)
    );
\pip_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in_5(3),
      Q => \^pip_ctr_reg[4]_0\(3),
      R => \pip_ctr_reg[0]_0\(0)
    );
\pip_ctr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => p_0_in_5(4),
      Q => \^pip_ctr_reg[4]_0\(4),
      R => \pip_ctr_reg[0]_0\(0)
    );
\reg_xin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(0),
      Q => reg_xin(0),
      R => \^sr\(0)
    );
\reg_xin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(10),
      Q => reg_xin(10),
      R => \^sr\(0)
    );
\reg_xin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(11),
      Q => reg_xin(11),
      R => \^sr\(0)
    );
\reg_xin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(12),
      Q => reg_xin(12),
      R => \^sr\(0)
    );
\reg_xin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(13),
      Q => reg_xin(13),
      R => \^sr\(0)
    );
\reg_xin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(14),
      Q => reg_xin(14),
      R => \^sr\(0)
    );
\reg_xin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(15),
      Q => reg_xin(15),
      R => \^sr\(0)
    );
\reg_xin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(16),
      Q => reg_xin(16),
      R => \^sr\(0)
    );
\reg_xin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(17),
      Q => reg_xin(17),
      R => \^sr\(0)
    );
\reg_xin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(18),
      Q => reg_xin(18),
      R => \^sr\(0)
    );
\reg_xin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(19),
      Q => reg_xin(19),
      R => \^sr\(0)
    );
\reg_xin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(1),
      Q => reg_xin(1),
      R => \^sr\(0)
    );
\reg_xin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(2),
      Q => reg_xin(2),
      R => \^sr\(0)
    );
\reg_xin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(3),
      Q => reg_xin(3),
      R => \^sr\(0)
    );
\reg_xin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(4),
      Q => reg_xin(4),
      R => \^sr\(0)
    );
\reg_xin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(5),
      Q => reg_xin(5),
      R => \^sr\(0)
    );
\reg_xin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(6),
      Q => reg_xin(6),
      R => \^sr\(0)
    );
\reg_xin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(7),
      Q => reg_xin(7),
      R => \^sr\(0)
    );
\reg_xin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(8),
      Q => reg_xin(8),
      R => \^sr\(0)
    );
\reg_xin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(9),
      Q => reg_xin(9),
      R => \^sr\(0)
    );
\reg_yin[19]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^stage3_reg1\(2),
      I1 => \^stage3_reg1\(1),
      I2 => \^stage3_reg1\(0),
      I3 => \^stage3_reg1_reg[19]_0\,
      O => \reg_yin[19]_i_13_n_0\
    );
\reg_yin[19]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^stage3_reg1_reg[18]_0\,
      I1 => \^stage3_reg1\(1),
      I2 => \^stage3_reg1\(2),
      I3 => \^stage3_reg1\(0),
      O => \reg_yin[19]_i_14_n_0\
    );
\reg_yin[19]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^stage3_reg1\(1),
      O => \reg_yin[19]_i_15_n_0\
    );
\reg_yin[19]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^stage3_reg1\(0),
      O => \reg_yin[19]_i_16_n_0\
    );
\reg_yin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(20),
      Q => reg_yin(0),
      R => \^sr\(0)
    );
\reg_yin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(30),
      Q => reg_yin(10),
      R => \^sr\(0)
    );
\reg_yin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(31),
      Q => reg_yin(11),
      R => \^sr\(0)
    );
\reg_yin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(32),
      Q => reg_yin(12),
      R => \^sr\(0)
    );
\reg_yin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(33),
      Q => reg_yin(13),
      R => \^sr\(0)
    );
\reg_yin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(34),
      Q => reg_yin(14),
      R => \^sr\(0)
    );
\reg_yin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(35),
      Q => reg_yin(15),
      R => \^sr\(0)
    );
\reg_yin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(36),
      Q => reg_yin(16),
      R => \^sr\(0)
    );
\reg_yin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(37),
      Q => reg_yin(17),
      R => \^sr\(0)
    );
\reg_yin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(38),
      Q => reg_yin(18),
      R => \^sr\(0)
    );
\reg_yin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(39),
      Q => reg_yin(19),
      R => \^sr\(0)
    );
\reg_yin_reg[19]_i_11\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_yin_reg[19]_i_12_n_0\,
      CO(3 downto 2) => \NLW_reg_yin_reg[19]_i_11_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \reg_yin_reg[19]_i_11_n_2\,
      CO(0) => \reg_yin_reg[19]_i_11_n_3\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \^stage3_reg1_reg[19]_0\,
      DI(0) => \^stage3_reg1_reg[19]_0\,
      O(3) => \NLW_reg_yin_reg[19]_i_11_O_UNCONNECTED\(3),
      O(2 downto 0) => \s_mult__0\(19 downto 17),
      S(3) => '0',
      S(2 downto 1) => \reg_yin[19]_i_7\(1 downto 0),
      S(0) => \reg_yin[19]_i_13_n_0\
    );
\reg_yin_reg[19]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_yin_reg[19]_i_12_n_0\,
      CO(2) => \reg_yin_reg[19]_i_12_n_1\,
      CO(1) => \reg_yin_reg[19]_i_12_n_2\,
      CO(0) => \reg_yin_reg[19]_i_12_n_3\,
      CYINIT => \^stage3_reg1_reg[17]_0\(0),
      DI(3) => \^stage3_reg1_reg[18]_0\,
      DI(2) => \^stage3_reg1\(0),
      DI(1 downto 0) => B"00",
      O(3 downto 1) => \s_mult__0\(16 downto 14),
      O(0) => \NLW_reg_yin_reg[19]_i_12_O_UNCONNECTED\(0),
      S(3) => \reg_yin[19]_i_14_n_0\,
      S(2) => \reg_yin[19]_i_15_n_0\,
      S(1) => \reg_yin[19]_i_16_n_0\,
      S(0) => '1'
    );
\reg_yin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(21),
      Q => reg_yin(1),
      R => \^sr\(0)
    );
\reg_yin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(22),
      Q => reg_yin(2),
      R => \^sr\(0)
    );
\reg_yin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(23),
      Q => reg_yin(3),
      R => \^sr\(0)
    );
\reg_yin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(24),
      Q => reg_yin(4),
      R => \^sr\(0)
    );
\reg_yin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(25),
      Q => reg_yin(5),
      R => \^sr\(0)
    );
\reg_yin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(26),
      Q => reg_yin(6),
      R => \^sr\(0)
    );
\reg_yin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(27),
      Q => reg_yin(7),
      R => \^sr\(0)
    );
\reg_yin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(28),
      Q => reg_yin(8),
      R => \^sr\(0)
    );
\reg_yin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(29),
      Q => reg_yin(9),
      R => \^sr\(0)
    );
\reg_zin_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(40),
      Q => \reg_zin_reg_n_0_[0]\,
      R => \^sr\(0)
    );
\reg_zin_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(50),
      Q => \reg_zin_reg_n_0_[10]\,
      R => \^sr\(0)
    );
\reg_zin_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(51),
      Q => \reg_zin_reg_n_0_[11]\,
      R => \^sr\(0)
    );
\reg_zin_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(52),
      Q => \reg_zin_reg_n_0_[12]\,
      R => \^sr\(0)
    );
\reg_zin_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(53),
      Q => \reg_zin_reg_n_0_[13]\,
      R => \^sr\(0)
    );
\reg_zin_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(54),
      Q => \reg_zin_reg_n_0_[14]\,
      R => \^sr\(0)
    );
\reg_zin_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(55),
      Q => \reg_zin_reg_n_0_[15]\,
      R => \^sr\(0)
    );
\reg_zin_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(56),
      Q => \reg_zin_reg_n_0_[16]\,
      R => \^sr\(0)
    );
\reg_zin_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(57),
      Q => \reg_zin_reg_n_0_[17]\,
      R => \^sr\(0)
    );
\reg_zin_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(58),
      Q => \reg_zin_reg_n_0_[18]\,
      R => \^sr\(0)
    );
\reg_zin_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(59),
      Q => \reg_zin_reg_n_0_[19]\,
      R => \^sr\(0)
    );
\reg_zin_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(41),
      Q => \reg_zin_reg_n_0_[1]\,
      R => \^sr\(0)
    );
\reg_zin_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(42),
      Q => \reg_zin_reg_n_0_[2]\,
      R => \^sr\(0)
    );
\reg_zin_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(43),
      Q => \reg_zin_reg_n_0_[3]\,
      R => \^sr\(0)
    );
\reg_zin_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(44),
      Q => \reg_zin_reg_n_0_[4]\,
      R => \^sr\(0)
    );
\reg_zin_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(45),
      Q => \reg_zin_reg_n_0_[5]\,
      R => \^sr\(0)
    );
\reg_zin_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(46),
      Q => \reg_zin_reg_n_0_[6]\,
      R => \^sr\(0)
    );
\reg_zin_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(47),
      Q => \reg_zin_reg_n_0_[7]\,
      R => \^sr\(0)
    );
\reg_zin_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(48),
      Q => \reg_zin_reg_n_0_[8]\,
      R => \^sr\(0)
    );
\reg_zin_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \reg_yin_reg[0]_0\,
      D => dout(49),
      Q => \reg_zin_reg_n_0_[9]\,
      R => \^sr\(0)
    );
\stage1_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_xout(0),
      Q => stage1_reg0(0),
      R => \^sr\(0)
    );
\stage1_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_xout(10),
      Q => stage1_reg0(10),
      R => \^sr\(0)
    );
\stage1_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_xout(11),
      Q => stage1_reg0(11),
      R => \^sr\(0)
    );
\stage1_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_xout(12),
      Q => stage1_reg0(12),
      R => \^sr\(0)
    );
\stage1_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_xout(13),
      Q => stage1_reg0(13),
      R => \^sr\(0)
    );
\stage1_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_xout(14),
      Q => stage1_reg0(14),
      R => \^sr\(0)
    );
\stage1_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_xout(15),
      Q => stage1_reg0(15),
      R => \^sr\(0)
    );
\stage1_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_xout(16),
      Q => stage1_reg0(16),
      R => \^sr\(0)
    );
\stage1_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_xout(17),
      Q => stage1_reg0(17),
      R => \^sr\(0)
    );
\stage1_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_xout(18),
      Q => stage1_reg0(18),
      R => \^sr\(0)
    );
\stage1_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_xout(19),
      Q => stage1_reg0(19),
      R => \^sr\(0)
    );
\stage1_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_xout(1),
      Q => stage1_reg0(1),
      R => \^sr\(0)
    );
\stage1_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_xout(2),
      Q => stage1_reg0(2),
      R => \^sr\(0)
    );
\stage1_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_xout(3),
      Q => stage1_reg0(3),
      R => \^sr\(0)
    );
\stage1_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_xout(4),
      Q => stage1_reg0(4),
      R => \^sr\(0)
    );
\stage1_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_xout(5),
      Q => stage1_reg0(5),
      R => \^sr\(0)
    );
\stage1_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_xout(6),
      Q => stage1_reg0(6),
      R => \^sr\(0)
    );
\stage1_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_xout(7),
      Q => stage1_reg0(7),
      R => \^sr\(0)
    );
\stage1_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_xout(8),
      Q => stage1_reg0(8),
      R => \^sr\(0)
    );
\stage1_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_xout(9),
      Q => stage1_reg0(9),
      R => \^sr\(0)
    );
\stage1_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_zout(0),
      Q => stage1_reg1(0),
      R => \^sr\(0)
    );
\stage1_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_zout(10),
      Q => stage1_reg1(10),
      R => \^sr\(0)
    );
\stage1_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_zout(11),
      Q => stage1_reg1(11),
      R => \^sr\(0)
    );
\stage1_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_zout(12),
      Q => stage1_reg1(12),
      R => \^sr\(0)
    );
\stage1_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_zout(13),
      Q => stage1_reg1(13),
      R => \^sr\(0)
    );
\stage1_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_zout(14),
      Q => stage1_reg1(14),
      R => \^sr\(0)
    );
\stage1_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_zout(15),
      Q => stage1_reg1(15),
      R => \^sr\(0)
    );
\stage1_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_zout(16),
      Q => stage1_reg1(16),
      R => \^sr\(0)
    );
\stage1_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_zout(17),
      Q => stage1_reg1(17),
      R => \^sr\(0)
    );
\stage1_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_zout(18),
      Q => stage1_reg1(18),
      R => \^sr\(0)
    );
\stage1_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_zout(19),
      Q => stage1_reg1(19),
      R => \^sr\(0)
    );
\stage1_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_zout(1),
      Q => stage1_reg1(1),
      R => \^sr\(0)
    );
\stage1_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_zout(2),
      Q => stage1_reg1(2),
      R => \^sr\(0)
    );
\stage1_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_zout(3),
      Q => stage1_reg1(3),
      R => \^sr\(0)
    );
\stage1_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_zout(4),
      Q => stage1_reg1(4),
      R => \^sr\(0)
    );
\stage1_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_zout(5),
      Q => stage1_reg1(5),
      R => \^sr\(0)
    );
\stage1_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_zout(6),
      Q => stage1_reg1(6),
      R => \^sr\(0)
    );
\stage1_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_zout(7),
      Q => stage1_reg1(7),
      R => \^sr\(0)
    );
\stage1_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_zout(8),
      Q => stage1_reg1(8),
      R => \^sr\(0)
    );
\stage1_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage1_c1_zout(9),
      Q => stage1_reg1(9),
      R => \^sr\(0)
    );
\stage1_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \reg_zin_reg_n_0_[0]\,
      Q => stage1_reg2(0),
      R => \^sr\(0)
    );
\stage1_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \reg_zin_reg_n_0_[10]\,
      Q => stage1_reg2(10),
      R => \^sr\(0)
    );
\stage1_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \reg_zin_reg_n_0_[11]\,
      Q => stage1_reg2(11),
      R => \^sr\(0)
    );
\stage1_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \reg_zin_reg_n_0_[12]\,
      Q => stage1_reg2(12),
      R => \^sr\(0)
    );
\stage1_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \reg_zin_reg_n_0_[13]\,
      Q => stage1_reg2(13),
      R => \^sr\(0)
    );
\stage1_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \reg_zin_reg_n_0_[14]\,
      Q => stage1_reg2(14),
      R => \^sr\(0)
    );
\stage1_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \reg_zin_reg_n_0_[15]\,
      Q => stage1_reg2(15),
      R => \^sr\(0)
    );
\stage1_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \reg_zin_reg_n_0_[16]\,
      Q => stage1_reg2(16),
      R => \^sr\(0)
    );
\stage1_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \reg_zin_reg_n_0_[17]\,
      Q => stage1_reg2(17),
      R => \^sr\(0)
    );
\stage1_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \reg_zin_reg_n_0_[18]\,
      Q => stage1_reg2(18),
      R => \^sr\(0)
    );
\stage1_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \reg_zin_reg_n_0_[19]\,
      Q => stage1_reg2(19),
      R => \^sr\(0)
    );
\stage1_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \reg_zin_reg_n_0_[1]\,
      Q => stage1_reg2(1),
      R => \^sr\(0)
    );
\stage1_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \reg_zin_reg_n_0_[2]\,
      Q => stage1_reg2(2),
      R => \^sr\(0)
    );
\stage1_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \reg_zin_reg_n_0_[3]\,
      Q => stage1_reg2(3),
      R => \^sr\(0)
    );
\stage1_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \reg_zin_reg_n_0_[4]\,
      Q => stage1_reg2(4),
      R => \^sr\(0)
    );
\stage1_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \reg_zin_reg_n_0_[5]\,
      Q => stage1_reg2(5),
      R => \^sr\(0)
    );
\stage1_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \reg_zin_reg_n_0_[6]\,
      Q => stage1_reg2(6),
      R => \^sr\(0)
    );
\stage1_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \reg_zin_reg_n_0_[7]\,
      Q => stage1_reg2(7),
      R => \^sr\(0)
    );
\stage1_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \reg_zin_reg_n_0_[8]\,
      Q => stage1_reg2(8),
      R => \^sr\(0)
    );
\stage1_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \reg_zin_reg_n_0_[9]\,
      Q => stage1_reg2(9),
      R => \^sr\(0)
    );
\stage2_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out0(0),
      Q => stage2_reg0(0),
      R => \^sr\(0)
    );
\stage2_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out0(10),
      Q => stage2_reg0(10),
      R => \^sr\(0)
    );
\stage2_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out0(11),
      Q => stage2_reg0(11),
      R => \^sr\(0)
    );
\stage2_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out0(12),
      Q => stage2_reg0(12),
      R => \^sr\(0)
    );
\stage2_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out0(13),
      Q => stage2_reg0(13),
      R => \^sr\(0)
    );
\stage2_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out0(14),
      Q => stage2_reg0(14),
      R => \^sr\(0)
    );
\stage2_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out0(15),
      Q => stage2_reg0(15),
      R => \^sr\(0)
    );
\stage2_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out0(16),
      Q => stage2_reg0(16),
      R => \^sr\(0)
    );
\stage2_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out0(17),
      Q => stage2_reg0(17),
      R => \^sr\(0)
    );
\stage2_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out0(18),
      Q => stage2_reg0(18),
      R => \^sr\(0)
    );
\stage2_reg0_reg[19]_RnM\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out0(19),
      Q => stage2_reg0(19),
      R => \^sr\(0)
    );
\stage2_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out0(1),
      Q => stage2_reg0(1),
      R => \^sr\(0)
    );
\stage2_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out0(2),
      Q => stage2_reg0(2),
      R => \^sr\(0)
    );
\stage2_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out0(3),
      Q => stage2_reg0(3),
      R => \^sr\(0)
    );
\stage2_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out0(4),
      Q => stage2_reg0(4),
      R => \^sr\(0)
    );
\stage2_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out0(5),
      Q => stage2_reg0(5),
      R => \^sr\(0)
    );
\stage2_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out0(6),
      Q => stage2_reg0(6),
      R => \^sr\(0)
    );
\stage2_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out0(7),
      Q => stage2_reg0(7),
      R => \^sr\(0)
    );
\stage2_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out0(8),
      Q => stage2_reg0(8),
      R => \^sr\(0)
    );
\stage2_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out0(9),
      Q => stage2_reg0(9),
      R => \^sr\(0)
    );
\stage2_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out1(0),
      Q => stage2_reg1(0),
      R => \^sr\(0)
    );
\stage2_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out1(10),
      Q => stage2_reg1(10),
      R => \^sr\(0)
    );
\stage2_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out1(11),
      Q => stage2_reg1(11),
      R => \^sr\(0)
    );
\stage2_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out1(12),
      Q => stage2_reg1(12),
      R => \^sr\(0)
    );
\stage2_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out1(13),
      Q => stage2_reg1(13),
      R => \^sr\(0)
    );
\stage2_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out1(14),
      Q => stage2_reg1(14),
      R => \^sr\(0)
    );
\stage2_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out1(15),
      Q => stage2_reg1(15),
      R => \^sr\(0)
    );
\stage2_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out1(16),
      Q => stage2_reg1(16),
      R => \^sr\(0)
    );
\stage2_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out1(17),
      Q => stage2_reg1(17),
      R => \^sr\(0)
    );
\stage2_reg1_reg[18]_RnM\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out1(18),
      Q => stage2_reg1(18),
      R => \^sr\(0)
    );
\stage2_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out1(19),
      Q => stage2_reg1(19),
      R => \^sr\(0)
    );
\stage2_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out1(1),
      Q => stage2_reg1(1),
      R => \^sr\(0)
    );
\stage2_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out1(2),
      Q => stage2_reg1(2),
      R => \^sr\(0)
    );
\stage2_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out1(3),
      Q => stage2_reg1(3),
      R => \^sr\(0)
    );
\stage2_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out1(4),
      Q => stage2_reg1(4),
      R => \^sr\(0)
    );
\stage2_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out1(5),
      Q => stage2_reg1(5),
      R => \^sr\(0)
    );
\stage2_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out1(6),
      Q => stage2_reg1(6),
      R => \^sr\(0)
    );
\stage2_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out1(7),
      Q => stage2_reg1(7),
      R => \^sr\(0)
    );
\stage2_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out1(8),
      Q => stage2_reg1(8),
      R => \^sr\(0)
    );
\stage2_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage2_fsm_out1(9),
      Q => stage2_reg1(9),
      R => \^sr\(0)
    );
\stage2_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage1_reg2(0),
      Q => stage2_reg2(0),
      R => \^sr\(0)
    );
\stage2_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage1_reg2(10),
      Q => stage2_reg2(10),
      R => \^sr\(0)
    );
\stage2_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage1_reg2(11),
      Q => stage2_reg2(11),
      R => \^sr\(0)
    );
\stage2_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage1_reg2(12),
      Q => stage2_reg2(12),
      R => \^sr\(0)
    );
\stage2_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage1_reg2(13),
      Q => stage2_reg2(13),
      R => \^sr\(0)
    );
\stage2_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage1_reg2(14),
      Q => stage2_reg2(14),
      R => \^sr\(0)
    );
\stage2_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage1_reg2(15),
      Q => stage2_reg2(15),
      R => \^sr\(0)
    );
\stage2_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage1_reg2(16),
      Q => stage2_reg2(16),
      R => \^sr\(0)
    );
\stage2_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage1_reg2(17),
      Q => stage2_reg2(17),
      R => \^sr\(0)
    );
\stage2_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage1_reg2(18),
      Q => stage2_reg2(18),
      R => \^sr\(0)
    );
\stage2_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage1_reg2(19),
      Q => stage2_reg2(19),
      R => \^sr\(0)
    );
\stage2_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage1_reg2(1),
      Q => stage2_reg2(1),
      R => \^sr\(0)
    );
\stage2_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage1_reg2(2),
      Q => stage2_reg2(2),
      R => \^sr\(0)
    );
\stage2_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage1_reg2(3),
      Q => stage2_reg2(3),
      R => \^sr\(0)
    );
\stage2_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage1_reg2(4),
      Q => stage2_reg2(4),
      R => \^sr\(0)
    );
\stage2_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage1_reg2(5),
      Q => stage2_reg2(5),
      R => \^sr\(0)
    );
\stage2_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage1_reg2(6),
      Q => stage2_reg2(6),
      R => \^sr\(0)
    );
\stage2_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage1_reg2(7),
      Q => stage2_reg2(7),
      R => \^sr\(0)
    );
\stage2_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage1_reg2(8),
      Q => stage2_reg2(8),
      R => \^sr\(0)
    );
\stage2_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage1_reg2(9),
      Q => stage2_reg2(9),
      R => \^sr\(0)
    );
stage2_reg3_reg_r: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => '1',
      Q => stage2_reg3_reg_r_n_0,
      R => \^sr\(0)
    );
\stage3_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg0(0),
      Q => stage3_reg0(0),
      R => \^sr\(0)
    );
\stage3_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg0(10),
      Q => stage3_reg0(10),
      R => \^sr\(0)
    );
\stage3_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg0(11),
      Q => stage3_reg0(11),
      R => \^sr\(0)
    );
\stage3_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg0(12),
      Q => stage3_reg0(12),
      R => \^sr\(0)
    );
\stage3_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg0(13),
      Q => stage3_reg0(13),
      R => \^sr\(0)
    );
\stage3_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg0(14),
      Q => stage3_reg0(14),
      R => \^sr\(0)
    );
\stage3_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg0(15),
      Q => stage3_reg0(15),
      R => \^sr\(0)
    );
\stage3_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg0(16),
      Q => stage3_reg0(16),
      R => \^sr\(0)
    );
\stage3_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg0(17),
      Q => stage3_reg0(17),
      R => \^sr\(0)
    );
\stage3_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg0(18),
      Q => stage3_reg0(18),
      R => \^sr\(0)
    );
\stage3_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg0(19),
      Q => stage3_reg0(19),
      R => \^sr\(0)
    );
\stage3_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg0(1),
      Q => stage3_reg0(1),
      R => \^sr\(0)
    );
\stage3_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg0(2),
      Q => stage3_reg0(2),
      R => \^sr\(0)
    );
\stage3_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg0(3),
      Q => stage3_reg0(3),
      R => \^sr\(0)
    );
\stage3_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg0(4),
      Q => stage3_reg0(4),
      R => \^sr\(0)
    );
\stage3_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg0(5),
      Q => stage3_reg0(5),
      R => \^sr\(0)
    );
\stage3_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg0(6),
      Q => stage3_reg0(6),
      R => \^sr\(0)
    );
\stage3_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg0(7),
      Q => stage3_reg0(7),
      R => \^sr\(0)
    );
\stage3_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg0(8),
      Q => stage3_reg0(8),
      R => \^sr\(0)
    );
\stage3_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg0(9),
      Q => stage3_reg0(9),
      R => \^sr\(0)
    );
\stage3_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage3_c2_xout(17),
      Q => \^stage3_reg1\(0),
      R => \^sr\(0)
    );
\stage3_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage3_c2_xout(18),
      Q => \^stage3_reg1\(1),
      R => \^sr\(0)
    );
\stage3_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage3_c2_xout(19),
      Q => \^stage3_reg1\(2),
      R => \^sr\(0)
    );
\stage3_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage3_mult_out(0),
      Q => stage3_reg2(0),
      R => \^sr\(0)
    );
\stage3_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage3_mult_out(10),
      Q => stage3_reg2(10),
      R => \^sr\(0)
    );
\stage3_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage3_mult_out(11),
      Q => stage3_reg2(11),
      R => \^sr\(0)
    );
\stage3_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage3_mult_out(12),
      Q => stage3_reg2(12),
      R => \^sr\(0)
    );
\stage3_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage3_mult_out(13),
      Q => stage3_reg2(13),
      R => \^sr\(0)
    );
\stage3_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage3_mult_out(14),
      Q => stage3_reg2(14),
      R => \^sr\(0)
    );
\stage3_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage3_mult_out(15),
      Q => stage3_reg2(15),
      R => \^sr\(0)
    );
\stage3_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage3_mult_out(16),
      Q => stage3_reg2(16),
      R => \^sr\(0)
    );
\stage3_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage3_mult_out(17),
      Q => stage3_reg2(17),
      R => \^sr\(0)
    );
\stage3_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage3_mult_out(18),
      Q => stage3_reg2(18),
      R => \^sr\(0)
    );
\stage3_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage3_mult_out(19),
      Q => stage3_reg2(19),
      R => \^sr\(0)
    );
\stage3_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage3_mult_out(1),
      Q => stage3_reg2(1),
      R => \^sr\(0)
    );
\stage3_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage3_mult_out(2),
      Q => stage3_reg2(2),
      R => \^sr\(0)
    );
\stage3_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage3_mult_out(3),
      Q => stage3_reg2(3),
      R => \^sr\(0)
    );
\stage3_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage3_mult_out(4),
      Q => stage3_reg2(4),
      R => \^sr\(0)
    );
\stage3_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage3_mult_out(5),
      Q => stage3_reg2(5),
      R => \^sr\(0)
    );
\stage3_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage3_mult_out(6),
      Q => stage3_reg2(6),
      R => \^sr\(0)
    );
\stage3_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage3_mult_out(7),
      Q => stage3_reg2(7),
      R => \^sr\(0)
    );
\stage3_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage3_mult_out(8),
      Q => stage3_reg2(8),
      R => \^sr\(0)
    );
\stage3_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage3_mult_out(9),
      Q => stage3_reg2(9),
      R => \^sr\(0)
    );
\stage3_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg2(0),
      Q => stage3_reg3(0),
      R => \^sr\(0)
    );
\stage3_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg2(10),
      Q => stage3_reg3(10),
      R => \^sr\(0)
    );
\stage3_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg2(11),
      Q => stage3_reg3(11),
      R => \^sr\(0)
    );
\stage3_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg2(12),
      Q => stage3_reg3(12),
      R => \^sr\(0)
    );
\stage3_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg2(13),
      Q => stage3_reg3(13),
      R => \^sr\(0)
    );
\stage3_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg2(14),
      Q => stage3_reg3(14),
      R => \^sr\(0)
    );
\stage3_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg2(15),
      Q => stage3_reg3(15),
      R => \^sr\(0)
    );
\stage3_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg2(16),
      Q => stage3_reg3(16),
      R => \^sr\(0)
    );
\stage3_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg2(17),
      Q => stage3_reg3(17),
      R => \^sr\(0)
    );
\stage3_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg2(18),
      Q => stage3_reg3(18),
      R => \^sr\(0)
    );
\stage3_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg2(19),
      Q => stage3_reg3(19),
      R => \^sr\(0)
    );
\stage3_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg2(1),
      Q => stage3_reg3(1),
      R => \^sr\(0)
    );
\stage3_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg2(2),
      Q => stage3_reg3(2),
      R => \^sr\(0)
    );
\stage3_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg2(3),
      Q => stage3_reg3(3),
      R => \^sr\(0)
    );
\stage3_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg2(4),
      Q => stage3_reg3(4),
      R => \^sr\(0)
    );
\stage3_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg2(5),
      Q => stage3_reg3(5),
      R => \^sr\(0)
    );
\stage3_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg2(6),
      Q => stage3_reg3(6),
      R => \^sr\(0)
    );
\stage3_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg2(7),
      Q => stage3_reg3(7),
      R => \^sr\(0)
    );
\stage3_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg2(8),
      Q => stage3_reg3(8),
      R => \^sr\(0)
    );
\stage3_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg2(9),
      Q => stage3_reg3(9),
      R => \^sr\(0)
    );
stage3_reg4_reg_r: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage2_reg3_reg_r_n_0,
      Q => stage3_reg4_reg_r_n_0,
      R => \^sr\(0)
    );
\stage4_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_c7_zout(0),
      Q => stage4_reg0(0),
      R => \^sr\(0)
    );
\stage4_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_c7_zout(10),
      Q => stage4_reg0(10),
      R => \^sr\(0)
    );
\stage4_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_c7_zout(11),
      Q => stage4_reg0(11),
      R => \^sr\(0)
    );
\stage4_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_c7_zout(12),
      Q => stage4_reg0(12),
      R => \^sr\(0)
    );
\stage4_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_c7_zout(13),
      Q => stage4_reg0(13),
      R => \^sr\(0)
    );
\stage4_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_c7_zout(14),
      Q => stage4_reg0(14),
      R => \^sr\(0)
    );
\stage4_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_c7_zout(15),
      Q => stage4_reg0(15),
      R => \^sr\(0)
    );
\stage4_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_c7_zout(16),
      Q => stage4_reg0(16),
      R => \^sr\(0)
    );
\stage4_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_c7_zout(17),
      Q => stage4_reg0(17),
      R => \^sr\(0)
    );
\stage4_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_c7_zout(18),
      Q => stage4_reg0(18),
      R => \^sr\(0)
    );
\stage4_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_c7_zout(19),
      Q => stage4_reg0(19),
      R => \^sr\(0)
    );
\stage4_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_c7_zout(1),
      Q => stage4_reg0(1),
      R => \^sr\(0)
    );
\stage4_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_c7_zout(2),
      Q => stage4_reg0(2),
      R => \^sr\(0)
    );
\stage4_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_c7_zout(3),
      Q => stage4_reg0(3),
      R => \^sr\(0)
    );
\stage4_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_c7_zout(4),
      Q => stage4_reg0(4),
      R => \^sr\(0)
    );
\stage4_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_c7_zout(5),
      Q => stage4_reg0(5),
      R => \^sr\(0)
    );
\stage4_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_c7_zout(6),
      Q => stage4_reg0(6),
      R => \^sr\(0)
    );
\stage4_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_c7_zout(7),
      Q => stage4_reg0(7),
      R => \^sr\(0)
    );
\stage4_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_c7_zout(8),
      Q => stage4_reg0(8),
      R => \^sr\(0)
    );
\stage4_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_c7_zout(9),
      Q => stage4_reg0(9),
      R => \^sr\(0)
    );
\stage4_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage3_reg0(0),
      Q => stage4_reg1(0),
      R => \^sr\(0)
    );
\stage4_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage3_reg0(10),
      Q => stage4_reg1(10),
      R => \^sr\(0)
    );
\stage4_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage3_reg0(11),
      Q => stage4_reg1(11),
      R => \^sr\(0)
    );
\stage4_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage3_reg0(12),
      Q => stage4_reg1(12),
      R => \^sr\(0)
    );
\stage4_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage3_reg0(13),
      Q => stage4_reg1(13),
      R => \^sr\(0)
    );
\stage4_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage3_reg0(14),
      Q => stage4_reg1(14),
      R => \^sr\(0)
    );
\stage4_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage3_reg0(15),
      Q => stage4_reg1(15),
      R => \^sr\(0)
    );
\stage4_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage3_reg0(16),
      Q => stage4_reg1(16),
      R => \^sr\(0)
    );
\stage4_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage3_reg0(17),
      Q => stage4_reg1(17),
      R => \^sr\(0)
    );
\stage4_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage3_reg0(18),
      Q => stage4_reg1(18),
      R => \^sr\(0)
    );
\stage4_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage3_reg0(19),
      Q => stage4_reg1(19),
      R => \^sr\(0)
    );
\stage4_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage3_reg0(1),
      Q => stage4_reg1(1),
      R => \^sr\(0)
    );
\stage4_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage3_reg0(2),
      Q => stage4_reg1(2),
      R => \^sr\(0)
    );
\stage4_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage3_reg0(3),
      Q => stage4_reg1(3),
      R => \^sr\(0)
    );
\stage4_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage3_reg0(4),
      Q => stage4_reg1(4),
      R => \^sr\(0)
    );
\stage4_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage3_reg0(5),
      Q => stage4_reg1(5),
      R => \^sr\(0)
    );
\stage4_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage3_reg0(6),
      Q => stage4_reg1(6),
      R => \^sr\(0)
    );
\stage4_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage3_reg0(7),
      Q => stage4_reg1(7),
      R => \^sr\(0)
    );
\stage4_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage3_reg0(8),
      Q => stage4_reg1(8),
      R => \^sr\(0)
    );
\stage4_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage3_reg0(9),
      Q => stage4_reg1(9),
      R => \^sr\(0)
    );
\stage4_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_sub_out(0),
      Q => stage4_reg2(0),
      R => \^sr\(0)
    );
\stage4_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_sub_out(10),
      Q => stage4_reg2(10),
      R => \^sr\(0)
    );
\stage4_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_sub_out(11),
      Q => stage4_reg2(11),
      R => \^sr\(0)
    );
\stage4_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_sub_out(12),
      Q => stage4_reg2(12),
      R => \^sr\(0)
    );
\stage4_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_sub_out(13),
      Q => stage4_reg2(13),
      R => \^sr\(0)
    );
\stage4_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_sub_out(14),
      Q => stage4_reg2(14),
      R => \^sr\(0)
    );
\stage4_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_sub_out(15),
      Q => stage4_reg2(15),
      R => \^sr\(0)
    );
\stage4_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_sub_out(16),
      Q => stage4_reg2(16),
      R => \^sr\(0)
    );
\stage4_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_sub_out(17),
      Q => stage4_reg2(17),
      R => \^sr\(0)
    );
\stage4_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_sub_out(18),
      Q => stage4_reg2(18),
      R => \^sr\(0)
    );
\stage4_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_sub_out(19),
      Q => stage4_reg2(19),
      R => \^sr\(0)
    );
\stage4_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_sub_out(1),
      Q => stage4_reg2(1),
      R => \^sr\(0)
    );
\stage4_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_sub_out(2),
      Q => stage4_reg2(2),
      R => \^sr\(0)
    );
\stage4_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_sub_out(3),
      Q => stage4_reg2(3),
      R => \^sr\(0)
    );
\stage4_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_sub_out(4),
      Q => stage4_reg2(4),
      R => \^sr\(0)
    );
\stage4_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_sub_out(5),
      Q => stage4_reg2(5),
      R => \^sr\(0)
    );
\stage4_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_sub_out(6),
      Q => stage4_reg2(6),
      R => \^sr\(0)
    );
\stage4_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_sub_out(7),
      Q => stage4_reg2(7),
      R => \^sr\(0)
    );
\stage4_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_sub_out(8),
      Q => stage4_reg2(8),
      R => \^sr\(0)
    );
\stage4_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage4_sub_out(9),
      Q => stage4_reg2(9),
      R => \^sr\(0)
    );
\stage4_reg3_reg[0]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \stage5_reg4[19]_i_1_n_0\,
      CLK => s00_axi_aclk,
      D => stage1_reg1(0),
      Q => \stage4_reg3_reg[0]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\
    );
\stage4_reg3_reg[10]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \stage5_reg4[19]_i_1_n_0\,
      CLK => s00_axi_aclk,
      D => stage1_reg1(10),
      Q => \stage4_reg3_reg[10]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\
    );
\stage4_reg3_reg[11]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \stage5_reg4[19]_i_1_n_0\,
      CLK => s00_axi_aclk,
      D => stage1_reg1(11),
      Q => \stage4_reg3_reg[11]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\
    );
\stage4_reg3_reg[12]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \stage5_reg4[19]_i_1_n_0\,
      CLK => s00_axi_aclk,
      D => stage1_reg1(12),
      Q => \stage4_reg3_reg[12]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\
    );
\stage4_reg3_reg[13]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \stage5_reg4[19]_i_1_n_0\,
      CLK => s00_axi_aclk,
      D => stage1_reg1(13),
      Q => \stage4_reg3_reg[13]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\
    );
\stage4_reg3_reg[14]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \stage5_reg4[19]_i_1_n_0\,
      CLK => s00_axi_aclk,
      D => stage1_reg1(14),
      Q => \stage4_reg3_reg[14]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\
    );
\stage4_reg3_reg[15]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \stage5_reg4[19]_i_1_n_0\,
      CLK => s00_axi_aclk,
      D => stage1_reg1(15),
      Q => \stage4_reg3_reg[15]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\
    );
\stage4_reg3_reg[16]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \stage5_reg4[19]_i_1_n_0\,
      CLK => s00_axi_aclk,
      D => stage1_reg1(16),
      Q => \stage4_reg3_reg[16]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\
    );
\stage4_reg3_reg[17]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \stage5_reg4[19]_i_1_n_0\,
      CLK => s00_axi_aclk,
      D => stage1_reg1(17),
      Q => \stage4_reg3_reg[17]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\
    );
\stage4_reg3_reg[18]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \stage5_reg4[19]_i_1_n_0\,
      CLK => s00_axi_aclk,
      D => stage1_reg1(18),
      Q => \stage4_reg3_reg[18]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\
    );
\stage4_reg3_reg[19]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \stage5_reg4[19]_i_1_n_0\,
      CLK => s00_axi_aclk,
      D => stage1_reg1(19),
      Q => \stage4_reg3_reg[19]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\
    );
\stage4_reg3_reg[1]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \stage5_reg4[19]_i_1_n_0\,
      CLK => s00_axi_aclk,
      D => stage1_reg1(1),
      Q => \stage4_reg3_reg[1]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\
    );
\stage4_reg3_reg[2]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \stage5_reg4[19]_i_1_n_0\,
      CLK => s00_axi_aclk,
      D => stage1_reg1(2),
      Q => \stage4_reg3_reg[2]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\
    );
\stage4_reg3_reg[3]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \stage5_reg4[19]_i_1_n_0\,
      CLK => s00_axi_aclk,
      D => stage1_reg1(3),
      Q => \stage4_reg3_reg[3]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\
    );
\stage4_reg3_reg[4]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \stage5_reg4[19]_i_1_n_0\,
      CLK => s00_axi_aclk,
      D => stage1_reg1(4),
      Q => \stage4_reg3_reg[4]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\
    );
\stage4_reg3_reg[5]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \stage5_reg4[19]_i_1_n_0\,
      CLK => s00_axi_aclk,
      D => stage1_reg1(5),
      Q => \stage4_reg3_reg[5]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\
    );
\stage4_reg3_reg[6]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \stage5_reg4[19]_i_1_n_0\,
      CLK => s00_axi_aclk,
      D => stage1_reg1(6),
      Q => \stage4_reg3_reg[6]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\
    );
\stage4_reg3_reg[7]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \stage5_reg4[19]_i_1_n_0\,
      CLK => s00_axi_aclk,
      D => stage1_reg1(7),
      Q => \stage4_reg3_reg[7]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\
    );
\stage4_reg3_reg[8]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \stage5_reg4[19]_i_1_n_0\,
      CLK => s00_axi_aclk,
      D => stage1_reg1(8),
      Q => \stage4_reg3_reg[8]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\
    );
\stage4_reg3_reg[9]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => \stage5_reg4[19]_i_1_n_0\,
      CLK => s00_axi_aclk,
      D => stage1_reg1(9),
      Q => \stage4_reg3_reg[9]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\
    );
stage4_reg3_reg_r: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage3_reg4_reg_r_n_0,
      Q => stage4_reg3_reg_r_n_0,
      R => \^sr\(0)
    );
\stage5_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_mult_out(0),
      Q => stage5_reg0(0),
      R => \^sr\(0)
    );
\stage5_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_mult_out(10),
      Q => stage5_reg0(10),
      R => \^sr\(0)
    );
\stage5_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_mult_out(11),
      Q => stage5_reg0(11),
      R => \^sr\(0)
    );
\stage5_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_mult_out(12),
      Q => stage5_reg0(12),
      R => \^sr\(0)
    );
\stage5_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_mult_out(13),
      Q => stage5_reg0(13),
      R => \^sr\(0)
    );
\stage5_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_mult_out(14),
      Q => stage5_reg0(14),
      R => \^sr\(0)
    );
\stage5_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_mult_out(15),
      Q => stage5_reg0(15),
      R => \^sr\(0)
    );
\stage5_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_mult_out(16),
      Q => stage5_reg0(16),
      R => \^sr\(0)
    );
\stage5_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_mult_out(17),
      Q => stage5_reg0(17),
      R => \^sr\(0)
    );
\stage5_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_mult_out(18),
      Q => stage5_reg0(18),
      R => \^sr\(0)
    );
\stage5_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_mult_out(19),
      Q => stage5_reg0(19),
      R => \^sr\(0)
    );
\stage5_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_mult_out(1),
      Q => stage5_reg0(1),
      R => \^sr\(0)
    );
\stage5_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_mult_out(2),
      Q => stage5_reg0(2),
      R => \^sr\(0)
    );
\stage5_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_mult_out(3),
      Q => stage5_reg0(3),
      R => \^sr\(0)
    );
\stage5_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_mult_out(4),
      Q => stage5_reg0(4),
      R => \^sr\(0)
    );
\stage5_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_mult_out(5),
      Q => stage5_reg0(5),
      R => \^sr\(0)
    );
\stage5_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_mult_out(6),
      Q => stage5_reg0(6),
      R => \^sr\(0)
    );
\stage5_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_mult_out(7),
      Q => stage5_reg0(7),
      R => \^sr\(0)
    );
\stage5_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_mult_out(8),
      Q => stage5_reg0(8),
      R => \^sr\(0)
    );
\stage5_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_mult_out(9),
      Q => stage5_reg0(9),
      R => \^sr\(0)
    );
\stage5_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg0(0),
      Q => stage5_reg1(0),
      R => \^sr\(0)
    );
\stage5_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg0(10),
      Q => stage5_reg1(10),
      R => \^sr\(0)
    );
\stage5_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg0(11),
      Q => stage5_reg1(11),
      R => \^sr\(0)
    );
\stage5_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg0(12),
      Q => stage5_reg1(12),
      R => \^sr\(0)
    );
\stage5_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg0(13),
      Q => stage5_reg1(13),
      R => \^sr\(0)
    );
\stage5_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg0(14),
      Q => stage5_reg1(14),
      R => \^sr\(0)
    );
\stage5_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg0(15),
      Q => stage5_reg1(15),
      R => \^sr\(0)
    );
\stage5_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg0(16),
      Q => stage5_reg1(16),
      R => \^sr\(0)
    );
\stage5_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg0(17),
      Q => stage5_reg1(17),
      R => \^sr\(0)
    );
\stage5_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg0(18),
      Q => stage5_reg1(18),
      R => \^sr\(0)
    );
\stage5_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg0(19),
      Q => stage5_reg1(19),
      R => \^sr\(0)
    );
\stage5_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg0(1),
      Q => stage5_reg1(1),
      R => \^sr\(0)
    );
\stage5_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg0(2),
      Q => stage5_reg1(2),
      R => \^sr\(0)
    );
\stage5_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg0(3),
      Q => stage5_reg1(3),
      R => \^sr\(0)
    );
\stage5_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg0(4),
      Q => stage5_reg1(4),
      R => \^sr\(0)
    );
\stage5_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg0(5),
      Q => stage5_reg1(5),
      R => \^sr\(0)
    );
\stage5_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg0(6),
      Q => stage5_reg1(6),
      R => \^sr\(0)
    );
\stage5_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg0(7),
      Q => stage5_reg1(7),
      R => \^sr\(0)
    );
\stage5_reg1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg0(8),
      Q => stage5_reg1(8),
      R => \^sr\(0)
    );
\stage5_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg0(9),
      Q => stage5_reg1(9),
      R => \^sr\(0)
    );
\stage5_reg2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => stage4_reg1(0),
      I1 => \stage5_reg2_reg[19]_i_2_n_0\,
      I2 => \S5_ADD1/s_add\(19),
      O => stage5_add_out(0)
    );
\stage5_reg2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S5_ADD1/s_add\(10),
      I1 => \stage5_reg2_reg[19]_i_2_n_0\,
      I2 => \S5_ADD1/s_add\(19),
      O => stage5_add_out(10)
    );
\stage5_reg2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S5_ADD1/s_add\(11),
      I1 => \stage5_reg2_reg[19]_i_2_n_0\,
      I2 => \S5_ADD1/s_add\(19),
      O => stage5_add_out(11)
    );
\stage5_reg2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S5_ADD1/s_add\(12),
      I1 => \stage5_reg2_reg[19]_i_2_n_0\,
      I2 => \S5_ADD1/s_add\(19),
      O => stage5_add_out(12)
    );
\stage5_reg2[12]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stage4_reg1(11),
      O => \stage5_reg2[12]_i_3_n_0\
    );
\stage5_reg2[12]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stage4_reg1(9),
      O => \stage5_reg2[12]_i_4_n_0\
    );
\stage5_reg2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S5_ADD1/s_add\(13),
      I1 => \stage5_reg2_reg[19]_i_2_n_0\,
      I2 => \S5_ADD1/s_add\(19),
      O => stage5_add_out(13)
    );
\stage5_reg2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S5_ADD1/s_add\(14),
      I1 => \stage5_reg2_reg[19]_i_2_n_0\,
      I2 => \S5_ADD1/s_add\(19),
      O => stage5_add_out(14)
    );
\stage5_reg2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S5_ADD1/s_add\(15),
      I1 => \stage5_reg2_reg[19]_i_2_n_0\,
      I2 => \S5_ADD1/s_add\(19),
      O => stage5_add_out(15)
    );
\stage5_reg2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S5_ADD1/s_add\(16),
      I1 => \stage5_reg2_reg[19]_i_2_n_0\,
      I2 => \S5_ADD1/s_add\(19),
      O => stage5_add_out(16)
    );
\stage5_reg2[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stage4_reg1(15),
      O => \stage5_reg2[16]_i_3_n_0\
    );
\stage5_reg2[16]_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stage4_reg1(14),
      O => \stage5_reg2[16]_i_4_n_0\
    );
\stage5_reg2[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stage4_reg1(13),
      O => \stage5_reg2[16]_i_5_n_0\
    );
\stage5_reg2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S5_ADD1/s_add\(17),
      I1 => \stage5_reg2_reg[19]_i_2_n_0\,
      I2 => \S5_ADD1/s_add\(19),
      O => stage5_add_out(17)
    );
\stage5_reg2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S5_ADD1/s_add\(18),
      I1 => \stage5_reg2_reg[19]_i_2_n_0\,
      I2 => \S5_ADD1/s_add\(19),
      O => stage5_add_out(18)
    );
\stage5_reg2[19]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \stage5_reg2_reg[19]_i_2_n_0\,
      O => stage5_add_out(19)
    );
\stage5_reg2[19]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stage4_reg1(19),
      O => \stage5_reg2[19]_i_3_n_0\
    );
\stage5_reg2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => stage4_reg1(1),
      I1 => \stage5_reg2_reg[19]_i_2_n_0\,
      I2 => \S5_ADD1/s_add\(19),
      O => stage5_add_out(1)
    );
\stage5_reg2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => stage4_reg1(2),
      I1 => \stage5_reg2_reg[19]_i_2_n_0\,
      I2 => \S5_ADD1/s_add\(19),
      O => stage5_add_out(2)
    );
\stage5_reg2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => stage4_reg1(3),
      I1 => \stage5_reg2_reg[19]_i_2_n_0\,
      I2 => \S5_ADD1/s_add\(19),
      O => stage5_add_out(3)
    );
\stage5_reg2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B2"
    )
        port map (
      I0 => \stage5_reg2_reg[19]_i_2_n_0\,
      I1 => stage4_reg1(4),
      I2 => \S5_ADD1/s_add\(19),
      O => stage5_add_out(4)
    );
\stage5_reg2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S5_ADD1/s_add\(5),
      I1 => \stage5_reg2_reg[19]_i_2_n_0\,
      I2 => \S5_ADD1/s_add\(19),
      O => stage5_add_out(5)
    );
\stage5_reg2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S5_ADD1/s_add\(6),
      I1 => \stage5_reg2_reg[19]_i_2_n_0\,
      I2 => \S5_ADD1/s_add\(19),
      O => stage5_add_out(6)
    );
\stage5_reg2[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S5_ADD1/s_add\(7),
      I1 => \stage5_reg2_reg[19]_i_2_n_0\,
      I2 => \S5_ADD1/s_add\(19),
      O => stage5_add_out(7)
    );
\stage5_reg2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S5_ADD1/s_add\(8),
      I1 => \stage5_reg2_reg[19]_i_2_n_0\,
      I2 => \S5_ADD1/s_add\(19),
      O => stage5_add_out(8)
    );
\stage5_reg2[8]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stage4_reg1(7),
      O => \stage5_reg2[8]_i_3_n_0\
    );
\stage5_reg2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \S5_ADD1/s_add\(9),
      I1 => \stage5_reg2_reg[19]_i_2_n_0\,
      I2 => \S5_ADD1/s_add\(19),
      O => stage5_add_out(9)
    );
\stage5_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_add_out(0),
      Q => stage5_reg2(0),
      R => \^sr\(0)
    );
\stage5_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_add_out(10),
      Q => stage5_reg2(10),
      R => \^sr\(0)
    );
\stage5_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_add_out(11),
      Q => stage5_reg2(11),
      R => \^sr\(0)
    );
\stage5_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_add_out(12),
      Q => stage5_reg2(12),
      R => \^sr\(0)
    );
\stage5_reg2_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage5_reg2_reg[8]_i_2_n_0\,
      CO(3) => \stage5_reg2_reg[12]_i_2_n_0\,
      CO(2) => \stage5_reg2_reg[12]_i_2_n_1\,
      CO(1) => \stage5_reg2_reg[12]_i_2_n_2\,
      CO(0) => \stage5_reg2_reg[12]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0101",
      O(3 downto 0) => \S5_ADD1/s_add\(12 downto 9),
      S(3) => stage4_reg1(12),
      S(2) => \stage5_reg2[12]_i_3_n_0\,
      S(1) => stage4_reg1(10),
      S(0) => \stage5_reg2[12]_i_4_n_0\
    );
\stage5_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_add_out(13),
      Q => stage5_reg2(13),
      R => \^sr\(0)
    );
\stage5_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_add_out(14),
      Q => stage5_reg2(14),
      R => \^sr\(0)
    );
\stage5_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_add_out(15),
      Q => stage5_reg2(15),
      R => \^sr\(0)
    );
\stage5_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_add_out(16),
      Q => stage5_reg2(16),
      R => \^sr\(0)
    );
\stage5_reg2_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage5_reg2_reg[12]_i_2_n_0\,
      CO(3) => \stage5_reg2_reg[16]_i_2_n_0\,
      CO(2) => \stage5_reg2_reg[16]_i_2_n_1\,
      CO(1) => \stage5_reg2_reg[16]_i_2_n_2\,
      CO(0) => \stage5_reg2_reg[16]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0111",
      O(3 downto 0) => \S5_ADD1/s_add\(16 downto 13),
      S(3) => stage4_reg1(16),
      S(2) => \stage5_reg2[16]_i_3_n_0\,
      S(1) => \stage5_reg2[16]_i_4_n_0\,
      S(0) => \stage5_reg2[16]_i_5_n_0\
    );
\stage5_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_add_out(17),
      Q => stage5_reg2(17),
      R => \^sr\(0)
    );
\stage5_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_add_out(18),
      Q => stage5_reg2(18),
      R => \^sr\(0)
    );
\stage5_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_add_out(19),
      Q => stage5_reg2(19),
      R => \^sr\(0)
    );
\stage5_reg2_reg[19]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \stage5_reg2_reg[16]_i_2_n_0\,
      CO(3) => \stage5_reg2_reg[19]_i_2_n_0\,
      CO(2) => \NLW_stage5_reg2_reg[19]_i_2_CO_UNCONNECTED\(2),
      CO(1) => \stage5_reg2_reg[19]_i_2_n_2\,
      CO(0) => \stage5_reg2_reg[19]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \stage5_reg2[19]_i_3_n_0\,
      DI(1 downto 0) => B"00",
      O(3) => \NLW_stage5_reg2_reg[19]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => \S5_ADD1/s_add\(19 downto 17),
      S(3) => '1',
      S(2 downto 0) => stage4_reg1(19 downto 17)
    );
\stage5_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_add_out(1),
      Q => stage5_reg2(1),
      R => \^sr\(0)
    );
\stage5_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_add_out(2),
      Q => stage5_reg2(2),
      R => \^sr\(0)
    );
\stage5_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_add_out(3),
      Q => stage5_reg2(3),
      R => \^sr\(0)
    );
\stage5_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_add_out(4),
      Q => stage5_reg2(4),
      R => \^sr\(0)
    );
\stage5_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_add_out(5),
      Q => stage5_reg2(5),
      R => \^sr\(0)
    );
\stage5_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_add_out(6),
      Q => stage5_reg2(6),
      R => \^sr\(0)
    );
\stage5_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_add_out(7),
      Q => stage5_reg2(7),
      R => \^sr\(0)
    );
\stage5_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_add_out(8),
      Q => stage5_reg2(8),
      R => \^sr\(0)
    );
\stage5_reg2_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \stage5_reg2_reg[8]_i_2_n_0\,
      CO(2) => \stage5_reg2_reg[8]_i_2_n_1\,
      CO(1) => \stage5_reg2_reg[8]_i_2_n_2\,
      CO(0) => \stage5_reg2_reg[8]_i_2_n_3\,
      CYINIT => stage4_reg1(4),
      DI(3 downto 0) => B"0100",
      O(3 downto 0) => \S5_ADD1/s_add\(8 downto 5),
      S(3) => stage4_reg1(8),
      S(2) => \stage5_reg2[8]_i_3_n_0\,
      S(1 downto 0) => stage4_reg1(6 downto 5)
    );
\stage5_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_add_out(9),
      Q => stage5_reg2(9),
      R => \^sr\(0)
    );
\stage5_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_c5_yout(0),
      Q => stage5_reg3(0),
      R => \^sr\(0)
    );
\stage5_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_c5_yout(10),
      Q => stage5_reg3(10),
      R => \^sr\(0)
    );
\stage5_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_c5_yout(11),
      Q => stage5_reg3(11),
      R => \^sr\(0)
    );
\stage5_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_c5_yout(12),
      Q => stage5_reg3(12),
      R => \^sr\(0)
    );
\stage5_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_c5_yout(13),
      Q => stage5_reg3(13),
      R => \^sr\(0)
    );
\stage5_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_c5_yout(14),
      Q => stage5_reg3(14),
      R => \^sr\(0)
    );
\stage5_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_c5_yout(15),
      Q => stage5_reg3(15),
      R => \^sr\(0)
    );
\stage5_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_c5_yout(16),
      Q => stage5_reg3(16),
      R => \^sr\(0)
    );
\stage5_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_c5_yout(17),
      Q => stage5_reg3(17),
      R => \^sr\(0)
    );
\stage5_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_c5_yout(18),
      Q => stage5_reg3(18),
      R => \^sr\(0)
    );
\stage5_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_c5_yout(19),
      Q => stage5_reg3(19),
      R => \^sr\(0)
    );
\stage5_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_c5_yout(1),
      Q => stage5_reg3(1),
      R => \^sr\(0)
    );
\stage5_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_c5_yout(2),
      Q => stage5_reg3(2),
      R => \^sr\(0)
    );
\stage5_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_c5_yout(3),
      Q => stage5_reg3(3),
      R => \^sr\(0)
    );
\stage5_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_c5_yout(4),
      Q => stage5_reg3(4),
      R => \^sr\(0)
    );
\stage5_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_c5_yout(5),
      Q => stage5_reg3(5),
      R => \^sr\(0)
    );
\stage5_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_c5_yout(6),
      Q => stage5_reg3(6),
      R => \^sr\(0)
    );
\stage5_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_c5_yout(7),
      Q => stage5_reg3(7),
      R => \^sr\(0)
    );
\stage5_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_c5_yout(8),
      Q => stage5_reg3(8),
      R => \^sr\(0)
    );
\stage5_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => s_mult_2,
      D => stage5_c5_yout(9),
      Q => stage5_reg3(9),
      R => \^sr\(0)
    );
\stage5_reg4[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \^pip_ctr_reg[4]_0\(0),
      I1 => \^pip_ctr_reg[4]_0\(2),
      I2 => \^pip_ctr_reg[4]_0\(4),
      I3 => \^pip_ctr_reg[4]_0\(3),
      I4 => \^pip_ctr_reg[4]_0\(1),
      O => \stage5_reg4[19]_i_1_n_0\
    );
\stage5_reg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg2(0),
      Q => stage5_reg4(0),
      R => \^sr\(0)
    );
\stage5_reg4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg2(10),
      Q => stage5_reg4(10),
      R => \^sr\(0)
    );
\stage5_reg4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg2(11),
      Q => stage5_reg4(11),
      R => \^sr\(0)
    );
\stage5_reg4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg2(12),
      Q => stage5_reg4(12),
      R => \^sr\(0)
    );
\stage5_reg4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg2(13),
      Q => stage5_reg4(13),
      R => \^sr\(0)
    );
\stage5_reg4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg2(14),
      Q => stage5_reg4(14),
      R => \^sr\(0)
    );
\stage5_reg4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg2(15),
      Q => stage5_reg4(15),
      R => \^sr\(0)
    );
\stage5_reg4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg2(16),
      Q => stage5_reg4(16),
      R => \^sr\(0)
    );
\stage5_reg4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg2(17),
      Q => stage5_reg4(17),
      R => \^sr\(0)
    );
\stage5_reg4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg2(18),
      Q => stage5_reg4(18),
      R => \^sr\(0)
    );
\stage5_reg4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg2(19),
      Q => stage5_reg4(19),
      R => \^sr\(0)
    );
\stage5_reg4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg2(1),
      Q => stage5_reg4(1),
      R => \^sr\(0)
    );
\stage5_reg4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg2(2),
      Q => stage5_reg4(2),
      R => \^sr\(0)
    );
\stage5_reg4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg2(3),
      Q => stage5_reg4(3),
      R => \^sr\(0)
    );
\stage5_reg4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg2(4),
      Q => stage5_reg4(4),
      R => \^sr\(0)
    );
\stage5_reg4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg2(5),
      Q => stage5_reg4(5),
      R => \^sr\(0)
    );
\stage5_reg4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg2(6),
      Q => stage5_reg4(6),
      R => \^sr\(0)
    );
\stage5_reg4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg2(7),
      Q => stage5_reg4(7),
      R => \^sr\(0)
    );
\stage5_reg4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg2(8),
      Q => stage5_reg4(8),
      R => \^sr\(0)
    );
\stage5_reg4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg2(9),
      Q => stage5_reg4(9),
      R => \^sr\(0)
    );
\stage5_reg5_reg[0]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage4_reg3_reg[0]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\,
      Q => \stage5_reg5_reg[0]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      R => '0'
    );
\stage5_reg5_reg[10]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage4_reg3_reg[10]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\,
      Q => \stage5_reg5_reg[10]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      R => '0'
    );
\stage5_reg5_reg[11]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage4_reg3_reg[11]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\,
      Q => \stage5_reg5_reg[11]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      R => '0'
    );
\stage5_reg5_reg[12]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage4_reg3_reg[12]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\,
      Q => \stage5_reg5_reg[12]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      R => '0'
    );
\stage5_reg5_reg[13]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage4_reg3_reg[13]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\,
      Q => \stage5_reg5_reg[13]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      R => '0'
    );
\stage5_reg5_reg[14]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage4_reg3_reg[14]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\,
      Q => \stage5_reg5_reg[14]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      R => '0'
    );
\stage5_reg5_reg[15]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage4_reg3_reg[15]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\,
      Q => \stage5_reg5_reg[15]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      R => '0'
    );
\stage5_reg5_reg[16]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage4_reg3_reg[16]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\,
      Q => \stage5_reg5_reg[16]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      R => '0'
    );
\stage5_reg5_reg[17]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage4_reg3_reg[17]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\,
      Q => \stage5_reg5_reg[17]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      R => '0'
    );
\stage5_reg5_reg[18]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage4_reg3_reg[18]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\,
      Q => \stage5_reg5_reg[18]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      R => '0'
    );
\stage5_reg5_reg[19]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage4_reg3_reg[19]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\,
      Q => \stage5_reg5_reg[19]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      R => '0'
    );
\stage5_reg5_reg[1]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage4_reg3_reg[1]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\,
      Q => \stage5_reg5_reg[1]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      R => '0'
    );
\stage5_reg5_reg[2]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage4_reg3_reg[2]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\,
      Q => \stage5_reg5_reg[2]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      R => '0'
    );
\stage5_reg5_reg[3]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage4_reg3_reg[3]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\,
      Q => \stage5_reg5_reg[3]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      R => '0'
    );
\stage5_reg5_reg[4]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage4_reg3_reg[4]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\,
      Q => \stage5_reg5_reg[4]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      R => '0'
    );
\stage5_reg5_reg[5]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage4_reg3_reg[5]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\,
      Q => \stage5_reg5_reg[5]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      R => '0'
    );
\stage5_reg5_reg[6]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage4_reg3_reg[6]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\,
      Q => \stage5_reg5_reg[6]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      R => '0'
    );
\stage5_reg5_reg[7]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage4_reg3_reg[7]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\,
      Q => \stage5_reg5_reg[7]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      R => '0'
    );
\stage5_reg5_reg[8]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage4_reg3_reg[8]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\,
      Q => \stage5_reg5_reg[8]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      R => '0'
    );
\stage5_reg5_reg[9]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => \stage4_reg3_reg[9]_srl3___inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage4_reg3_reg_r_n_0\,
      Q => \stage5_reg5_reg[9]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      R => '0'
    );
stage5_reg5_reg_gate: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stage5_reg5_reg[19]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      I1 => stage5_reg5_reg_r_n_0,
      O => stage5_reg5_reg_gate_n_0
    );
\stage5_reg5_reg_gate__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stage5_reg5_reg[18]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      I1 => stage5_reg5_reg_r_n_0,
      O => \stage5_reg5_reg_gate__0_n_0\
    );
\stage5_reg5_reg_gate__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stage5_reg5_reg[17]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      I1 => stage5_reg5_reg_r_n_0,
      O => \stage5_reg5_reg_gate__1_n_0\
    );
\stage5_reg5_reg_gate__10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stage5_reg5_reg[8]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      I1 => stage5_reg5_reg_r_n_0,
      O => \stage5_reg5_reg_gate__10_n_0\
    );
\stage5_reg5_reg_gate__11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stage5_reg5_reg[7]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      I1 => stage5_reg5_reg_r_n_0,
      O => \stage5_reg5_reg_gate__11_n_0\
    );
\stage5_reg5_reg_gate__12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stage5_reg5_reg[6]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      I1 => stage5_reg5_reg_r_n_0,
      O => \stage5_reg5_reg_gate__12_n_0\
    );
\stage5_reg5_reg_gate__13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stage5_reg5_reg[5]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      I1 => stage5_reg5_reg_r_n_0,
      O => \stage5_reg5_reg_gate__13_n_0\
    );
\stage5_reg5_reg_gate__14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stage5_reg5_reg[4]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      I1 => stage5_reg5_reg_r_n_0,
      O => \stage5_reg5_reg_gate__14_n_0\
    );
\stage5_reg5_reg_gate__15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stage5_reg5_reg[3]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      I1 => stage5_reg5_reg_r_n_0,
      O => \stage5_reg5_reg_gate__15_n_0\
    );
\stage5_reg5_reg_gate__16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stage5_reg5_reg[2]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      I1 => stage5_reg5_reg_r_n_0,
      O => \stage5_reg5_reg_gate__16_n_0\
    );
\stage5_reg5_reg_gate__17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stage5_reg5_reg[1]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      I1 => stage5_reg5_reg_r_n_0,
      O => \stage5_reg5_reg_gate__17_n_0\
    );
\stage5_reg5_reg_gate__18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stage5_reg5_reg[0]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      I1 => stage5_reg5_reg_r_n_0,
      O => \stage5_reg5_reg_gate__18_n_0\
    );
\stage5_reg5_reg_gate__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stage5_reg5_reg[16]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      I1 => stage5_reg5_reg_r_n_0,
      O => \stage5_reg5_reg_gate__2_n_0\
    );
\stage5_reg5_reg_gate__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stage5_reg5_reg[15]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      I1 => stage5_reg5_reg_r_n_0,
      O => \stage5_reg5_reg_gate__3_n_0\
    );
\stage5_reg5_reg_gate__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stage5_reg5_reg[14]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      I1 => stage5_reg5_reg_r_n_0,
      O => \stage5_reg5_reg_gate__4_n_0\
    );
\stage5_reg5_reg_gate__5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stage5_reg5_reg[13]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      I1 => stage5_reg5_reg_r_n_0,
      O => \stage5_reg5_reg_gate__5_n_0\
    );
\stage5_reg5_reg_gate__6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stage5_reg5_reg[12]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      I1 => stage5_reg5_reg_r_n_0,
      O => \stage5_reg5_reg_gate__6_n_0\
    );
\stage5_reg5_reg_gate__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stage5_reg5_reg[11]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      I1 => stage5_reg5_reg_r_n_0,
      O => \stage5_reg5_reg_gate__7_n_0\
    );
\stage5_reg5_reg_gate__8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stage5_reg5_reg[10]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      I1 => stage5_reg5_reg_r_n_0,
      O => \stage5_reg5_reg_gate__8_n_0\
    );
\stage5_reg5_reg_gate__9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \stage5_reg5_reg[9]_inst_axi_ikinematics_v1_2_S00_AXI_inst_InverseKinematics_stage5_reg5_reg_r_n_0\,
      I1 => stage5_reg5_reg_r_n_0,
      O => \stage5_reg5_reg_gate__9_n_0\
    );
stage5_reg5_reg_r: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \stage5_reg4[19]_i_1_n_0\,
      D => stage4_reg3_reg_r_n_0,
      Q => stage5_reg5_reg_r_n_0,
      R => \^sr\(0)
    );
xpm_fifo_sync_inst_i_61: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \pip_activity_reg[5]_0\,
      I1 => empty,
      I2 => \^pip_clock\,
      O => \^ikn_start_reg\(0)
    );
xpm_memory_base_inst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0008888000000000"
    )
        port map (
      I0 => xpm_memory_base_inst_i_10_n_0,
      I1 => \^fsm_onehot_state_reg[3]\(0),
      I2 => \^iteration_reg[3]\(1),
      I3 => \^iteration_reg[3]\(0),
      I4 => \^iteration_reg[3]\(2),
      I5 => \^iteration_reg[3]\(3),
      O => lut_ptr_a(4)
    );
xpm_memory_base_inst_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF820000000000"
    )
        port map (
      I0 => \^fsm_onehot_state_reg[3]\(0),
      I1 => \^iteration_reg[3]\(0),
      I2 => \^iteration_reg[3]\(1),
      I3 => \gen_rd_b.doutb_reg_reg[0]\,
      I4 => S1_C1_CV_n_3,
      I5 => cor_ptr(0),
      O => xpm_memory_base_inst_i_10_n_0
    );
xpm_memory_base_inst_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3636366C00000000"
    )
        port map (
      I0 => xpm_memory_base_inst_i_10_n_0,
      I1 => \^iteration_reg[3]\(3),
      I2 => \^iteration_reg[3]\(2),
      I3 => \^iteration_reg[3]\(1),
      I4 => \^iteration_reg[3]\(0),
      I5 => \^fsm_onehot_state_reg[3]\(0),
      O => lut_ptr_a(3)
    );
xpm_memory_base_inst_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9996AAAA"
    )
        port map (
      I0 => xpm_memory_base_inst_i_10_n_0,
      I1 => \^iteration_reg[3]\(2),
      I2 => \^iteration_reg[3]\(0),
      I3 => \^iteration_reg[3]\(1),
      I4 => \^fsm_onehot_state_reg[3]\(0),
      O => lut_ptr_a(2)
    );
xpm_memory_base_inst_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555555556AA6AAAA"
    )
        port map (
      I0 => cor_ptr(0),
      I1 => \^fsm_onehot_state_reg[3]\(0),
      I2 => \^iteration_reg[3]\(0),
      I3 => \^iteration_reg[3]\(1),
      I4 => \gen_rd_b.doutb_reg_reg[0]\,
      I5 => S1_C1_CV_n_3,
      O => lut_ptr_a(1)
    );
xpm_memory_base_inst_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => cor_ptr(0),
      O => lut_ptr_a(0)
    );
xpm_memory_dprom_inst: entity work.design_1_axi_ikinematics_0_0_xpm_memory_dprom
     port map (
      addra(4 downto 0) => lut_ptr_a(4 downto 0),
      cor_ptr(3 downto 0) => cor_ptr(3 downto 0),
      douta(16 downto 0) => lut_out_a(16 downto 0),
      doutb(16 downto 0) => lut_out_b(16 downto 0),
      \gen_rd_b.gen_doutb_pipe.doutb_pipe_reg[0][0]\ => \^sr\(0),
      s00_axi_aclk => s00_axi_aclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_xpm_fifo_sync is
  port (
    sleep : in STD_LOGIC;
    rst : in STD_LOGIC;
    wr_clk : in STD_LOGIC;
    wr_en : in STD_LOGIC;
    din : in STD_LOGIC_VECTOR ( 59 downto 0 );
    full : out STD_LOGIC;
    prog_full : out STD_LOGIC;
    wr_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    overflow : out STD_LOGIC;
    wr_rst_busy : out STD_LOGIC;
    almost_full : out STD_LOGIC;
    wr_ack : out STD_LOGIC;
    rd_en : in STD_LOGIC;
    dout : out STD_LOGIC_VECTOR ( 59 downto 0 );
    empty : out STD_LOGIC;
    prog_empty : out STD_LOGIC;
    rd_data_count : out STD_LOGIC_VECTOR ( 0 to 0 );
    underflow : out STD_LOGIC;
    rd_rst_busy : out STD_LOGIC;
    almost_empty : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    injectsbiterr : in STD_LOGIC;
    injectdbiterr : in STD_LOGIC;
    sbiterr : out STD_LOGIC;
    dbiterr : out STD_LOGIC
  );
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of design_1_axi_ikinematics_0_0_xpm_fifo_sync : entity is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of design_1_axi_ikinematics_0_0_xpm_fifo_sync : entity is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of design_1_axi_ikinematics_0_0_xpm_fifo_sync : entity is "16'b0000000000000000";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of design_1_axi_ikinematics_0_0_xpm_fifo_sync : entity is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of design_1_axi_ikinematics_0_0_xpm_fifo_sync : entity is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of design_1_axi_ikinematics_0_0_xpm_fifo_sync : entity is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of design_1_axi_ikinematics_0_0_xpm_fifo_sync : entity is 0;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_xpm_fifo_sync : entity is "xpm_fifo_sync";
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of design_1_axi_ikinematics_0_0_xpm_fifo_sync : entity is 5;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of design_1_axi_ikinematics_0_0_xpm_fifo_sync : entity is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of design_1_axi_ikinematics_0_0_xpm_fifo_sync : entity is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of design_1_axi_ikinematics_0_0_xpm_fifo_sync : entity is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of design_1_axi_ikinematics_0_0_xpm_fifo_sync : entity is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of design_1_axi_ikinematics_0_0_xpm_fifo_sync : entity is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of design_1_axi_ikinematics_0_0_xpm_fifo_sync : entity is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of design_1_axi_ikinematics_0_0_xpm_fifo_sync : entity is 1;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of design_1_axi_ikinematics_0_0_xpm_fifo_sync : entity is 60;
  attribute READ_MODE : string;
  attribute READ_MODE of design_1_axi_ikinematics_0_0_xpm_fifo_sync : entity is "fwft";
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of design_1_axi_ikinematics_0_0_xpm_fifo_sync : entity is "0000";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of design_1_axi_ikinematics_0_0_xpm_fifo_sync : entity is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of design_1_axi_ikinematics_0_0_xpm_fifo_sync : entity is 60;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of design_1_axi_ikinematics_0_0_xpm_fifo_sync : entity is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of design_1_axi_ikinematics_0_0_xpm_fifo_sync : entity is "TRUE";
end design_1_axi_ikinematics_0_0_xpm_fifo_sync;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_xpm_fifo_sync is
  signal \<const0>\ : STD_LOGIC;
  signal \^rd_rst_busy\ : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_full_n_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute CDC_DEST_SYNC_FF : integer;
  attribute CDC_DEST_SYNC_FF of xpm_fifo_base_inst : label is 2;
  attribute COMMON_CLOCK : integer;
  attribute COMMON_CLOCK of xpm_fifo_base_inst : label is 1;
  attribute DOUT_RESET_VALUE of xpm_fifo_base_inst : label is "0";
  attribute ECC_MODE_integer : integer;
  attribute ECC_MODE_integer of xpm_fifo_base_inst : label is 0;
  attribute ENABLE_ECC : integer;
  attribute ENABLE_ECC of xpm_fifo_base_inst : label is 0;
  attribute EN_ADV_FEATURE : string;
  attribute EN_ADV_FEATURE of xpm_fifo_base_inst : label is "16'b0000000000000000";
  attribute EN_AE : string;
  attribute EN_AE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_AF : string;
  attribute EN_AF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_DVLD : string;
  attribute EN_DVLD of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_OF : string;
  attribute EN_OF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PE : string;
  attribute EN_PE of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_PF : string;
  attribute EN_PF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_RDC : string;
  attribute EN_RDC of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_UF : string;
  attribute EN_UF of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WACK : string;
  attribute EN_WACK of xpm_fifo_base_inst : label is "1'b0";
  attribute EN_WDC : string;
  attribute EN_WDC of xpm_fifo_base_inst : label is "1'b0";
  attribute FG_EQ_ASYM_DOUT : string;
  attribute FG_EQ_ASYM_DOUT of xpm_fifo_base_inst : label is "1'b0";
  attribute FIFO_MEMORY_TYPE_integer : integer;
  attribute FIFO_MEMORY_TYPE_integer of xpm_fifo_base_inst : label is 1;
  attribute FIFO_MEM_TYPE : integer;
  attribute FIFO_MEM_TYPE of xpm_fifo_base_inst : label is 1;
  attribute FIFO_READ_DEPTH : integer;
  attribute FIFO_READ_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FIFO_READ_LATENCY of xpm_fifo_base_inst : label is 0;
  attribute FIFO_SIZE : integer;
  attribute FIFO_SIZE of xpm_fifo_base_inst : label is 960;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_base_inst : label is 16;
  attribute FULL_RESET_VALUE of xpm_fifo_base_inst : label is 0;
  attribute FULL_RST_VAL : string;
  attribute FULL_RST_VAL of xpm_fifo_base_inst : label is "1'b0";
  attribute PE_THRESH_ADJ : integer;
  attribute PE_THRESH_ADJ of xpm_fifo_base_inst : label is 3;
  attribute PE_THRESH_MAX : integer;
  attribute PE_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PE_THRESH_MIN : integer;
  attribute PE_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PF_THRESH_ADJ : integer;
  attribute PF_THRESH_ADJ of xpm_fifo_base_inst : label is 9;
  attribute PF_THRESH_MAX : integer;
  attribute PF_THRESH_MAX of xpm_fifo_base_inst : label is 11;
  attribute PF_THRESH_MIN : integer;
  attribute PF_THRESH_MIN of xpm_fifo_base_inst : label is 5;
  attribute PROG_EMPTY_THRESH of xpm_fifo_base_inst : label is 5;
  attribute PROG_FULL_THRESH of xpm_fifo_base_inst : label is 11;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 1;
  attribute RD_DC_WIDTH_EXT : integer;
  attribute RD_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute RD_LATENCY : integer;
  attribute RD_LATENCY of xpm_fifo_base_inst : label is 2;
  attribute RD_MODE : integer;
  attribute RD_MODE of xpm_fifo_base_inst : label is 1;
  attribute RD_PNTR_WIDTH : integer;
  attribute RD_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute READ_DATA_WIDTH of xpm_fifo_base_inst : label is 60;
  attribute READ_MODE_integer : integer;
  attribute READ_MODE_integer of xpm_fifo_base_inst : label is 1;
  attribute RELATED_CLOCKS : integer;
  attribute RELATED_CLOCKS of xpm_fifo_base_inst : label is 0;
  attribute REMOVE_WR_RD_PROT_LOGIC : integer;
  attribute REMOVE_WR_RD_PROT_LOGIC of xpm_fifo_base_inst : label is 0;
  attribute SIM_ASSERT_CHK : integer;
  attribute SIM_ASSERT_CHK of xpm_fifo_base_inst : label is 0;
  attribute USE_ADV_FEATURES of xpm_fifo_base_inst : label is "0000";
  attribute VERSION : integer;
  attribute VERSION of xpm_fifo_base_inst : label is 0;
  attribute WAKEUP_TIME of xpm_fifo_base_inst : label is 0;
  attribute WIDTH_RATIO : integer;
  attribute WIDTH_RATIO of xpm_fifo_base_inst : label is 1;
  attribute WRITE_DATA_WIDTH of xpm_fifo_base_inst : label is 60;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_base_inst : label is 1;
  attribute WR_DC_WIDTH_EXT : integer;
  attribute WR_DC_WIDTH_EXT of xpm_fifo_base_inst : label is 5;
  attribute WR_DEPTH_LOG : integer;
  attribute WR_DEPTH_LOG of xpm_fifo_base_inst : label is 4;
  attribute WR_PNTR_WIDTH : integer;
  attribute WR_PNTR_WIDTH of xpm_fifo_base_inst : label is 4;
  attribute WR_RD_RATIO : integer;
  attribute WR_RD_RATIO of xpm_fifo_base_inst : label is 0;
  attribute WR_WIDTH_LOG : integer;
  attribute WR_WIDTH_LOG of xpm_fifo_base_inst : label is 6;
  attribute XPM_MODULE of xpm_fifo_base_inst : label is "TRUE";
  attribute both_stages_valid : integer;
  attribute both_stages_valid of xpm_fifo_base_inst : label is 3;
  attribute invalid : integer;
  attribute invalid of xpm_fifo_base_inst : label is 0;
  attribute stage1_valid : integer;
  attribute stage1_valid of xpm_fifo_base_inst : label is 2;
  attribute stage2_valid : integer;
  attribute stage2_valid of xpm_fifo_base_inst : label is 1;
begin
  almost_empty <= \<const0>\;
  almost_full <= \<const0>\;
  data_valid <= \<const0>\;
  dbiterr <= \<const0>\;
  overflow <= \<const0>\;
  prog_empty <= \<const0>\;
  prog_full <= \<const0>\;
  rd_data_count(0) <= \<const0>\;
  rd_rst_busy <= \^rd_rst_busy\;
  sbiterr <= \<const0>\;
  underflow <= \<const0>\;
  wr_ack <= \<const0>\;
  wr_data_count(0) <= \<const0>\;
  wr_rst_busy <= \^rd_rst_busy\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
xpm_fifo_base_inst: entity work.design_1_axi_ikinematics_0_0_xpm_fifo_base
     port map (
      almost_empty => NLW_xpm_fifo_base_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_base_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_base_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_base_inst_dbiterr_UNCONNECTED,
      din(59 downto 0) => din(59 downto 0),
      dout(59 downto 0) => dout(59 downto 0),
      empty => empty,
      full => full,
      full_n => NLW_xpm_fifo_base_inst_full_n_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_base_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_base_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_base_inst_prog_full_UNCONNECTED,
      rd_clk => '0',
      rd_data_count(0) => NLW_xpm_fifo_base_inst_rd_data_count_UNCONNECTED(0),
      rd_en => rd_en,
      rd_rst_busy => NLW_xpm_fifo_base_inst_rd_rst_busy_UNCONNECTED,
      rst => rst,
      sbiterr => NLW_xpm_fifo_base_inst_sbiterr_UNCONNECTED,
      sleep => sleep,
      underflow => NLW_xpm_fifo_base_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_base_inst_wr_ack_UNCONNECTED,
      wr_clk => wr_clk,
      wr_data_count(0) => NLW_xpm_fifo_base_inst_wr_data_count_UNCONNECTED(0),
      wr_en => wr_en,
      wr_rst_busy => \^rd_rst_busy\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_axi_ikinematics_v1_2_S00_AXI is
  port (
    p_0_in0 : out STD_LOGIC;
    axi_awready_reg_0 : out STD_LOGIC;
    axi_wready_reg_0 : out STD_LOGIC;
    axi_arready_reg_0 : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_rvalid : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ikn_output_rb_reg[316]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ikn_output_rb_reg[296]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ikn_output_rb_reg[276]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ikn_output_rb_reg[256]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ikn_output_rb_reg[236]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ikn_output_rb_reg[216]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ikn_output_rb_reg[196]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ikn_output_rb_reg[176]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ikn_output_rb_reg[156]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ikn_output_rb_reg[136]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ikn_output_rb_reg[116]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ikn_output_rb_reg[96]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ikn_output_rb_reg[76]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ikn_output_rb_reg[56]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ikn_output_rb_reg[36]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ikn_output_rb_reg[16]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \ikn_output_rb_reg[356]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_axi_ikinematics_v1_2_S00_AXI : entity is "axi_ikinematics_v1_2_S00_AXI";
end design_1_axi_ikinematics_0_0_axi_ikinematics_v1_2_S00_AXI;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_axi_ikinematics_v1_2_S00_AXI is
  signal \FXP_Q1_plus_Offset/s_add\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \FXP_Q2_plus_Offset/s_add\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \FXP_Q3_plus_Offset/s_add\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal InverseKinematics_n_112 : STD_LOGIC;
  signal InverseKinematics_n_113 : STD_LOGIC;
  signal InverseKinematics_n_114 : STD_LOGIC;
  signal InverseKinematics_n_115 : STD_LOGIC;
  signal InverseKinematics_n_116 : STD_LOGIC;
  signal InverseKinematics_n_117 : STD_LOGIC;
  signal InverseKinematics_n_118 : STD_LOGIC;
  signal InverseKinematics_n_119 : STD_LOGIC;
  signal InverseKinematics_n_120 : STD_LOGIC;
  signal InverseKinematics_n_121 : STD_LOGIC;
  signal InverseKinematics_n_122 : STD_LOGIC;
  signal InverseKinematics_n_123 : STD_LOGIC;
  signal InverseKinematics_n_124 : STD_LOGIC;
  signal InverseKinematics_n_125 : STD_LOGIC;
  signal InverseKinematics_n_126 : STD_LOGIC;
  signal InverseKinematics_n_127 : STD_LOGIC;
  signal InverseKinematics_n_147 : STD_LOGIC;
  signal InverseKinematics_n_153 : STD_LOGIC;
  signal InverseKinematics_n_155 : STD_LOGIC;
  signal InverseKinematics_n_156 : STD_LOGIC;
  signal InverseKinematics_n_157 : STD_LOGIC;
  signal InverseKinematics_n_160 : STD_LOGIC;
  signal InverseKinematics_n_161 : STD_LOGIC;
  signal InverseKinematics_n_164 : STD_LOGIC;
  signal InverseKinematics_n_165 : STD_LOGIC;
  signal InverseKinematics_n_174 : STD_LOGIC;
  signal InverseKinematics_n_175 : STD_LOGIC;
  signal InverseKinematics_n_176 : STD_LOGIC;
  signal InverseKinematics_n_177 : STD_LOGIC;
  signal InverseKinematics_n_178 : STD_LOGIC;
  signal InverseKinematics_n_189 : STD_LOGIC;
  signal InverseKinematics_n_190 : STD_LOGIC;
  signal InverseKinematics_n_194 : STD_LOGIC;
  signal InverseKinematics_n_195 : STD_LOGIC;
  signal InverseKinematics_n_196 : STD_LOGIC;
  signal InverseKinematics_n_198 : STD_LOGIC;
  signal InverseKinematics_n_199 : STD_LOGIC;
  signal InverseKinematics_n_200 : STD_LOGIC;
  signal InverseKinematics_n_206 : STD_LOGIC;
  signal InverseKinematics_n_208 : STD_LOGIC;
  signal InverseKinematics_n_212 : STD_LOGIC;
  signal InverseKinematics_n_213 : STD_LOGIC;
  signal InverseKinematics_n_216 : STD_LOGIC;
  signal InverseKinematics_n_217 : STD_LOGIC;
  signal InverseKinematics_n_220 : STD_LOGIC;
  signal InverseKinematics_n_221 : STD_LOGIC;
  signal InverseKinematics_n_222 : STD_LOGIC;
  signal InverseKinematics_n_223 : STD_LOGIC;
  signal InverseKinematics_n_224 : STD_LOGIC;
  signal InverseKinematics_n_225 : STD_LOGIC;
  signal InverseKinematics_n_226 : STD_LOGIC;
  signal InverseKinematics_n_227 : STD_LOGIC;
  signal InverseKinematics_n_235 : STD_LOGIC;
  signal InverseKinematics_n_236 : STD_LOGIC;
  signal InverseKinematics_n_247 : STD_LOGIC;
  signal InverseKinematics_n_248 : STD_LOGIC;
  signal InverseKinematics_n_276 : STD_LOGIC;
  signal InverseKinematics_n_30 : STD_LOGIC;
  signal InverseKinematics_n_304 : STD_LOGIC;
  signal InverseKinematics_n_31 : STD_LOGIC;
  signal InverseKinematics_n_32 : STD_LOGIC;
  signal InverseKinematics_n_34 : STD_LOGIC;
  signal InverseKinematics_n_35 : STD_LOGIC;
  signal InverseKinematics_n_36 : STD_LOGIC;
  signal InverseKinematics_n_37 : STD_LOGIC;
  signal InverseKinematics_n_38 : STD_LOGIC;
  signal InverseKinematics_n_39 : STD_LOGIC;
  signal InverseKinematics_n_40 : STD_LOGIC;
  signal InverseKinematics_n_41 : STD_LOGIC;
  signal InverseKinematics_n_42 : STD_LOGIC;
  signal InverseKinematics_n_43 : STD_LOGIC;
  signal InverseKinematics_n_44 : STD_LOGIC;
  signal InverseKinematics_n_45 : STD_LOGIC;
  signal InverseKinematics_n_46 : STD_LOGIC;
  signal InverseKinematics_n_47 : STD_LOGIC;
  signal InverseKinematics_n_48 : STD_LOGIC;
  signal InverseKinematics_n_49 : STD_LOGIC;
  signal InverseKinematics_n_50 : STD_LOGIC;
  signal InverseKinematics_n_51 : STD_LOGIC;
  signal InverseKinematics_n_73 : STD_LOGIC;
  signal InverseKinematics_n_74 : STD_LOGIC;
  signal InverseKinematics_n_75 : STD_LOGIC;
  signal InverseKinematics_n_76 : STD_LOGIC;
  signal InverseKinematics_n_77 : STD_LOGIC;
  signal InverseKinematics_n_78 : STD_LOGIC;
  signal InverseKinematics_n_79 : STD_LOGIC;
  signal InverseKinematics_n_80 : STD_LOGIC;
  signal InverseKinematics_n_81 : STD_LOGIC;
  signal InverseKinematics_n_82 : STD_LOGIC;
  signal InverseKinematics_n_83 : STD_LOGIC;
  signal InverseKinematics_n_84 : STD_LOGIC;
  signal InverseKinematics_n_85 : STD_LOGIC;
  signal InverseKinematics_n_86 : STD_LOGIC;
  signal InverseKinematics_n_87 : STD_LOGIC;
  signal InverseKinematics_n_88 : STD_LOGIC;
  signal InverseKinematics_n_89 : STD_LOGIC;
  signal InverseKinematics_n_90 : STD_LOGIC;
  signal LEG_COUNTER_n_0 : STD_LOGIC;
  signal LEG_COUNTER_n_1 : STD_LOGIC;
  signal LEG_COUNTER_n_100 : STD_LOGIC;
  signal LEG_COUNTER_n_101 : STD_LOGIC;
  signal LEG_COUNTER_n_102 : STD_LOGIC;
  signal LEG_COUNTER_n_103 : STD_LOGIC;
  signal LEG_COUNTER_n_104 : STD_LOGIC;
  signal LEG_COUNTER_n_105 : STD_LOGIC;
  signal LEG_COUNTER_n_106 : STD_LOGIC;
  signal LEG_COUNTER_n_107 : STD_LOGIC;
  signal LEG_COUNTER_n_109 : STD_LOGIC;
  signal LEG_COUNTER_n_110 : STD_LOGIC;
  signal LEG_COUNTER_n_111 : STD_LOGIC;
  signal LEG_COUNTER_n_112 : STD_LOGIC;
  signal LEG_COUNTER_n_113 : STD_LOGIC;
  signal LEG_COUNTER_n_114 : STD_LOGIC;
  signal LEG_COUNTER_n_115 : STD_LOGIC;
  signal LEG_COUNTER_n_116 : STD_LOGIC;
  signal LEG_COUNTER_n_117 : STD_LOGIC;
  signal LEG_COUNTER_n_118 : STD_LOGIC;
  signal LEG_COUNTER_n_119 : STD_LOGIC;
  signal LEG_COUNTER_n_120 : STD_LOGIC;
  signal LEG_COUNTER_n_121 : STD_LOGIC;
  signal LEG_COUNTER_n_122 : STD_LOGIC;
  signal LEG_COUNTER_n_123 : STD_LOGIC;
  signal LEG_COUNTER_n_124 : STD_LOGIC;
  signal LEG_COUNTER_n_126 : STD_LOGIC;
  signal LEG_COUNTER_n_127 : STD_LOGIC;
  signal LEG_COUNTER_n_128 : STD_LOGIC;
  signal LEG_COUNTER_n_129 : STD_LOGIC;
  signal LEG_COUNTER_n_130 : STD_LOGIC;
  signal LEG_COUNTER_n_131 : STD_LOGIC;
  signal LEG_COUNTER_n_132 : STD_LOGIC;
  signal LEG_COUNTER_n_133 : STD_LOGIC;
  signal LEG_COUNTER_n_134 : STD_LOGIC;
  signal LEG_COUNTER_n_135 : STD_LOGIC;
  signal LEG_COUNTER_n_136 : STD_LOGIC;
  signal LEG_COUNTER_n_137 : STD_LOGIC;
  signal LEG_COUNTER_n_138 : STD_LOGIC;
  signal LEG_COUNTER_n_139 : STD_LOGIC;
  signal LEG_COUNTER_n_140 : STD_LOGIC;
  signal LEG_COUNTER_n_2 : STD_LOGIC;
  signal LEG_COUNTER_n_22 : STD_LOGIC;
  signal LEG_COUNTER_n_23 : STD_LOGIC;
  signal LEG_COUNTER_n_24 : STD_LOGIC;
  signal LEG_COUNTER_n_25 : STD_LOGIC;
  signal LEG_COUNTER_n_26 : STD_LOGIC;
  signal LEG_COUNTER_n_27 : STD_LOGIC;
  signal LEG_COUNTER_n_28 : STD_LOGIC;
  signal LEG_COUNTER_n_29 : STD_LOGIC;
  signal LEG_COUNTER_n_3 : STD_LOGIC;
  signal LEG_COUNTER_n_30 : STD_LOGIC;
  signal LEG_COUNTER_n_31 : STD_LOGIC;
  signal LEG_COUNTER_n_32 : STD_LOGIC;
  signal LEG_COUNTER_n_33 : STD_LOGIC;
  signal LEG_COUNTER_n_52 : STD_LOGIC;
  signal LEG_COUNTER_n_53 : STD_LOGIC;
  signal LEG_COUNTER_n_54 : STD_LOGIC;
  signal LEG_COUNTER_n_55 : STD_LOGIC;
  signal LEG_COUNTER_n_56 : STD_LOGIC;
  signal LEG_COUNTER_n_57 : STD_LOGIC;
  signal LEG_COUNTER_n_58 : STD_LOGIC;
  signal LEG_COUNTER_n_59 : STD_LOGIC;
  signal LEG_COUNTER_n_60 : STD_LOGIC;
  signal LEG_COUNTER_n_61 : STD_LOGIC;
  signal LEG_COUNTER_n_62 : STD_LOGIC;
  signal LEG_COUNTER_n_63 : STD_LOGIC;
  signal LEG_COUNTER_n_82 : STD_LOGIC;
  signal LEG_COUNTER_n_83 : STD_LOGIC;
  signal LEG_COUNTER_n_84 : STD_LOGIC;
  signal LEG_COUNTER_n_85 : STD_LOGIC;
  signal LEG_COUNTER_n_86 : STD_LOGIC;
  signal LEG_COUNTER_n_87 : STD_LOGIC;
  signal LEG_COUNTER_n_88 : STD_LOGIC;
  signal LEG_COUNTER_n_89 : STD_LOGIC;
  signal LEG_COUNTER_n_90 : STD_LOGIC;
  signal LEG_COUNTER_n_92 : STD_LOGIC;
  signal LEG_COUNTER_n_93 : STD_LOGIC;
  signal LEG_COUNTER_n_94 : STD_LOGIC;
  signal LEG_COUNTER_n_95 : STD_LOGIC;
  signal LEG_COUNTER_n_96 : STD_LOGIC;
  signal LEG_COUNTER_n_97 : STD_LOGIC;
  signal LEG_COUNTER_n_98 : STD_LOGIC;
  signal LEG_COUNTER_n_99 : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \S1_C1_CV/iteration\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \S1_C1_CV/p_0_in\ : STD_LOGIC;
  signal \S1_C1_CV/reg_xin\ : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \S1_C1_CV/reg_yin\ : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \S2_FSM/fsm_state\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \S2_FSM/reg_add_mux_in1\ : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \S2_FSM/reg_add_mux_in2\ : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \S2_FSM/reg_mult_mux_in1\ : STD_LOGIC_VECTOR ( 19 downto 17 );
  signal \S2_FSM/reg_mult_mux_in2\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \S3_C2_HV/FXP_X1_ADDER/s_add\ : STD_LOGIC_VECTOR ( 19 downto 18 );
  signal \S3_C2_HV/FXP_Y1_ADDER/s_add\ : STD_LOGIC_VECTOR ( 19 downto 18 );
  signal \S3_C2_HV/iteration\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \S3_C2_HV/p_0_in\ : STD_LOGIC;
  signal \S3_C2_HV/p_1_in\ : STD_LOGIC;
  signal \S3_C4_CV/iteration\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \S3_C4_CV/reg_xin\ : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \S4_C3_CV/iteration\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \S4_C3_CV/p_0_in\ : STD_LOGIC;
  signal \S4_C3_CV/reg_xin\ : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \S4_C3_CV/reg_yin\ : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \S4_C7_LV/iteration\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \S4_C7_LV/p_0_in\ : STD_LOGIC;
  signal \S4_C7_LV/p_1_in\ : STD_LOGIC;
  signal \S4_C7_LV/reg_zin\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \S5_C5_CR/FXP_X_ADDER/s_add\ : STD_LOGIC_VECTOR ( 19 downto 2 );
  signal \S5_C5_CR/iteration\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \S5_C5_CR/p_0_in\ : STD_LOGIC;
  signal \S5_C5_CR/reg_xin\ : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \S5_C5_CR/reg_yin\ : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \S5_C8_HV/FXP_X1_ADDER/s_add\ : STD_LOGIC_VECTOR ( 19 downto 18 );
  signal \S5_C8_HV/FXP_Y1_ADDER/s_add\ : STD_LOGIC_VECTOR ( 19 downto 18 );
  signal \S5_C8_HV/iteration\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \S5_C8_HV/p_0_in\ : STD_LOGIC;
  signal \S5_C8_HV/p_1_in\ : STD_LOGIC;
  signal \S6_C6_CV/iteration\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \S6_C6_CV/p_0_in\ : STD_LOGIC;
  signal \S6_C6_CV/reg_xin\ : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \S6_C6_CV/reg_yin\ : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \S6_C9_CV/iteration\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \S6_C9_CV/p_0_in\ : STD_LOGIC;
  signal \S6_C9_CV/reg_xin\ : STD_LOGIC_VECTOR ( 19 to 19 );
  signal \S6_C9_CV/reg_yin\ : STD_LOGIC_VECTOR ( 19 to 19 );
  signal aw_en_reg_n_0 : STD_LOGIC;
  signal \axi_araddr_reg[2]_rep__0_n_0\ : STD_LOGIC;
  signal \axi_araddr_reg[2]_rep_n_0\ : STD_LOGIC;
  signal \axi_araddr_reg[3]_rep__0_n_0\ : STD_LOGIC;
  signal \axi_araddr_reg[3]_rep_n_0\ : STD_LOGIC;
  signal axi_arready0 : STD_LOGIC;
  signal \^axi_arready_reg_0\ : STD_LOGIC;
  signal axi_awaddr : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal axi_awready0 : STD_LOGIC;
  signal \^axi_awready_reg_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[0]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[10]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[11]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[12]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[13]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[14]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[15]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[16]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[17]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[18]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_21_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_22_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_23_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_24_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata[19]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[1]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[2]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata[3]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[4]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[5]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[6]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[7]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[8]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_10_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_11_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_13_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_14_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_15_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_16_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_17_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_18_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_19_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_20_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_2_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_3_n_0\ : STD_LOGIC;
  signal \axi_rdata[9]_i_9_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[0]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[10]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[11]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[12]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[13]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[13]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[13]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[13]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[13]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[14]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[14]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[14]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[14]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[14]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[15]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[15]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[15]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[15]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[15]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[16]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[16]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[16]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[16]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[16]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[17]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[17]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[17]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[17]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[17]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[18]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[18]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[18]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[18]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[18]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[19]_i_12_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[19]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[19]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[19]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[19]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[1]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[2]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[3]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[4]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[5]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[6]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[7]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[8]_i_8_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_4_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_5_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_6_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_7_n_0\ : STD_LOGIC;
  signal \axi_rdata_reg[9]_i_8_n_0\ : STD_LOGIC;
  signal axi_wready0 : STD_LOGIC;
  signal \^axi_wready_reg_0\ : STD_LOGIC;
  signal data2 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \data2__0\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \data2__1\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal data3 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \data3__0\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \data3__1\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal data4 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \data4__0\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \data4__1\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal data5 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \data5__0\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \data5__1\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal data6 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \data6__0\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \data6__1\ : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal fifo_dout : STD_LOGIC_VECTOR ( 59 downto 0 );
  signal fifo_empty : STD_LOGIC;
  signal fifo_wr_en : STD_LOGIC;
  signal fifo_wr_en_reg_n_0 : STD_LOGIC;
  signal \flp2fxp_converter_offset_q1/fxp_shifted\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \flp2fxp_converter_offset_q1/fxp_signed\ : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \flp2fxp_converter_offset_q1/fxp_signed0\ : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \flp2fxp_converter_offset_q2/fxp_shifted\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \flp2fxp_converter_offset_q2/fxp_signed\ : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \flp2fxp_converter_offset_q2/fxp_signed0\ : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \flp2fxp_converter_offset_q3/fxp_shifted\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \flp2fxp_converter_offset_q3/fxp_signed\ : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \flp2fxp_converter_offset_q3/fxp_signed0\ : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \flp2fxp_converter_x/fxp_shifted\ : STD_LOGIC_VECTOR ( 18 to 18 );
  signal \flp2fxp_converter_x/fxp_signed0\ : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \flp2fxp_converter_y/fxp_shifted\ : STD_LOGIC_VECTOR ( 18 to 18 );
  signal \flp2fxp_converter_y/fxp_signed0\ : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \flp2fxp_converter_z/fxp_shifted\ : STD_LOGIC_VECTOR ( 18 to 18 );
  signal \flp2fxp_converter_z/fxp_signed0\ : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \flp_mantisa[10]_i_10__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[10]_i_10__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[10]_i_10_n_0\ : STD_LOGIC;
  signal \flp_mantisa[10]_i_6__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[10]_i_6__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[10]_i_6_n_0\ : STD_LOGIC;
  signal \flp_mantisa[10]_i_7__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[10]_i_7__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[10]_i_7_n_0\ : STD_LOGIC;
  signal \flp_mantisa[10]_i_8__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[10]_i_8__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[10]_i_8_n_0\ : STD_LOGIC;
  signal \flp_mantisa[10]_i_9__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa[10]_i_9__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa[10]_i_9_n_0\ : STD_LOGIC;
  signal \flp_mantisa_reg[10]_i_4__0_n_0\ : STD_LOGIC;
  signal \flp_mantisa_reg[10]_i_4__0_n_1\ : STD_LOGIC;
  signal \flp_mantisa_reg[10]_i_4__0_n_2\ : STD_LOGIC;
  signal \flp_mantisa_reg[10]_i_4__0_n_3\ : STD_LOGIC;
  signal \flp_mantisa_reg[10]_i_4__1_n_0\ : STD_LOGIC;
  signal \flp_mantisa_reg[10]_i_4__1_n_1\ : STD_LOGIC;
  signal \flp_mantisa_reg[10]_i_4__1_n_2\ : STD_LOGIC;
  signal \flp_mantisa_reg[10]_i_4__1_n_3\ : STD_LOGIC;
  signal \flp_mantisa_reg[10]_i_4_n_0\ : STD_LOGIC;
  signal \flp_mantisa_reg[10]_i_4_n_1\ : STD_LOGIC;
  signal \flp_mantisa_reg[10]_i_4_n_2\ : STD_LOGIC;
  signal \flp_mantisa_reg[10]_i_4_n_3\ : STD_LOGIC;
  signal flp_output_q1 : STD_LOGIC_VECTOR ( 29 downto 24 );
  signal flp_output_q2 : STD_LOGIC_VECTOR ( 29 to 29 );
  signal fxp2flp_converter_q1_n_0 : STD_LOGIC;
  signal fxp2flp_converter_q1_n_1 : STD_LOGIC;
  signal fxp2flp_converter_q1_n_10 : STD_LOGIC;
  signal fxp2flp_converter_q1_n_11 : STD_LOGIC;
  signal fxp2flp_converter_q1_n_12 : STD_LOGIC;
  signal fxp2flp_converter_q1_n_13 : STD_LOGIC;
  signal fxp2flp_converter_q1_n_14 : STD_LOGIC;
  signal fxp2flp_converter_q1_n_15 : STD_LOGIC;
  signal fxp2flp_converter_q1_n_16 : STD_LOGIC;
  signal fxp2flp_converter_q1_n_17 : STD_LOGIC;
  signal fxp2flp_converter_q1_n_18 : STD_LOGIC;
  signal fxp2flp_converter_q1_n_19 : STD_LOGIC;
  signal fxp2flp_converter_q1_n_2 : STD_LOGIC;
  signal fxp2flp_converter_q1_n_20 : STD_LOGIC;
  signal fxp2flp_converter_q1_n_21 : STD_LOGIC;
  signal fxp2flp_converter_q1_n_22 : STD_LOGIC;
  signal fxp2flp_converter_q1_n_23 : STD_LOGIC;
  signal fxp2flp_converter_q1_n_24 : STD_LOGIC;
  signal fxp2flp_converter_q1_n_25 : STD_LOGIC;
  signal fxp2flp_converter_q1_n_26 : STD_LOGIC;
  signal fxp2flp_converter_q1_n_27 : STD_LOGIC;
  signal fxp2flp_converter_q1_n_3 : STD_LOGIC;
  signal fxp2flp_converter_q1_n_4 : STD_LOGIC;
  signal fxp2flp_converter_q1_n_5 : STD_LOGIC;
  signal fxp2flp_converter_q1_n_6 : STD_LOGIC;
  signal fxp2flp_converter_q1_n_7 : STD_LOGIC;
  signal fxp2flp_converter_q1_n_8 : STD_LOGIC;
  signal fxp2flp_converter_q1_n_9 : STD_LOGIC;
  signal fxp2flp_converter_q2_n_0 : STD_LOGIC;
  signal fxp2flp_converter_q2_n_1 : STD_LOGIC;
  signal fxp2flp_converter_q2_n_10 : STD_LOGIC;
  signal fxp2flp_converter_q2_n_11 : STD_LOGIC;
  signal fxp2flp_converter_q2_n_12 : STD_LOGIC;
  signal fxp2flp_converter_q2_n_13 : STD_LOGIC;
  signal fxp2flp_converter_q2_n_14 : STD_LOGIC;
  signal fxp2flp_converter_q2_n_15 : STD_LOGIC;
  signal fxp2flp_converter_q2_n_16 : STD_LOGIC;
  signal fxp2flp_converter_q2_n_17 : STD_LOGIC;
  signal fxp2flp_converter_q2_n_18 : STD_LOGIC;
  signal fxp2flp_converter_q2_n_19 : STD_LOGIC;
  signal fxp2flp_converter_q2_n_2 : STD_LOGIC;
  signal fxp2flp_converter_q2_n_20 : STD_LOGIC;
  signal fxp2flp_converter_q2_n_21 : STD_LOGIC;
  signal fxp2flp_converter_q2_n_22 : STD_LOGIC;
  signal fxp2flp_converter_q2_n_23 : STD_LOGIC;
  signal fxp2flp_converter_q2_n_24 : STD_LOGIC;
  signal fxp2flp_converter_q2_n_25 : STD_LOGIC;
  signal fxp2flp_converter_q2_n_26 : STD_LOGIC;
  signal fxp2flp_converter_q2_n_27 : STD_LOGIC;
  signal fxp2flp_converter_q2_n_3 : STD_LOGIC;
  signal fxp2flp_converter_q2_n_4 : STD_LOGIC;
  signal fxp2flp_converter_q2_n_5 : STD_LOGIC;
  signal fxp2flp_converter_q2_n_6 : STD_LOGIC;
  signal fxp2flp_converter_q2_n_7 : STD_LOGIC;
  signal fxp2flp_converter_q2_n_8 : STD_LOGIC;
  signal fxp2flp_converter_q2_n_9 : STD_LOGIC;
  signal fxp2flp_converter_q3_n_0 : STD_LOGIC;
  signal fxp2flp_converter_q3_n_1 : STD_LOGIC;
  signal fxp2flp_converter_q3_n_10 : STD_LOGIC;
  signal fxp2flp_converter_q3_n_11 : STD_LOGIC;
  signal fxp2flp_converter_q3_n_12 : STD_LOGIC;
  signal fxp2flp_converter_q3_n_13 : STD_LOGIC;
  signal fxp2flp_converter_q3_n_14 : STD_LOGIC;
  signal fxp2flp_converter_q3_n_15 : STD_LOGIC;
  signal fxp2flp_converter_q3_n_16 : STD_LOGIC;
  signal fxp2flp_converter_q3_n_17 : STD_LOGIC;
  signal fxp2flp_converter_q3_n_18 : STD_LOGIC;
  signal fxp2flp_converter_q3_n_19 : STD_LOGIC;
  signal fxp2flp_converter_q3_n_2 : STD_LOGIC;
  signal fxp2flp_converter_q3_n_20 : STD_LOGIC;
  signal fxp2flp_converter_q3_n_21 : STD_LOGIC;
  signal fxp2flp_converter_q3_n_22 : STD_LOGIC;
  signal fxp2flp_converter_q3_n_23 : STD_LOGIC;
  signal fxp2flp_converter_q3_n_24 : STD_LOGIC;
  signal fxp2flp_converter_q3_n_25 : STD_LOGIC;
  signal fxp2flp_converter_q3_n_26 : STD_LOGIC;
  signal fxp2flp_converter_q3_n_27 : STD_LOGIC;
  signal fxp2flp_converter_q3_n_28 : STD_LOGIC;
  signal fxp2flp_converter_q3_n_3 : STD_LOGIC;
  signal fxp2flp_converter_q3_n_4 : STD_LOGIC;
  signal fxp2flp_converter_q3_n_5 : STD_LOGIC;
  signal fxp2flp_converter_q3_n_6 : STD_LOGIC;
  signal fxp2flp_converter_q3_n_7 : STD_LOGIC;
  signal fxp2flp_converter_q3_n_8 : STD_LOGIC;
  signal fxp2flp_converter_q3_n_9 : STD_LOGIC;
  signal fxp_abs_val0 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal fxp_abs_val0_0 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal fxp_abs_val0_1 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal fxp_input_x : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal fxp_input_y : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal fxp_input_z : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \i___100_i_3_n_0\ : STD_LOGIC;
  signal \i___100_i_5_n_0\ : STD_LOGIC;
  signal \i___100_n_0\ : STD_LOGIC;
  signal \i___101_i_3_n_0\ : STD_LOGIC;
  signal \i___101_n_0\ : STD_LOGIC;
  signal \i___103__0_i_1_n_2\ : STD_LOGIC;
  signal \i___103__0_i_1_n_3\ : STD_LOGIC;
  signal \i___103__0_i_5_n_0\ : STD_LOGIC;
  signal \i___103_n_0\ : STD_LOGIC;
  signal \i___104_i_2_n_0\ : STD_LOGIC;
  signal \i___104_n_0\ : STD_LOGIC;
  signal \i___106_i_2_n_0\ : STD_LOGIC;
  signal \i___106_n_0\ : STD_LOGIC;
  signal \i___107_i_2_n_0\ : STD_LOGIC;
  signal \i___107_n_0\ : STD_LOGIC;
  signal \i___108_i_2_n_0\ : STD_LOGIC;
  signal \i___108_n_0\ : STD_LOGIC;
  signal \i___110_i_2_n_0\ : STD_LOGIC;
  signal \i___110_n_0\ : STD_LOGIC;
  signal \i___111_i_3_n_0\ : STD_LOGIC;
  signal \i___111_i_5_n_0\ : STD_LOGIC;
  signal \i___111_n_0\ : STD_LOGIC;
  signal \i___112_i_3_n_0\ : STD_LOGIC;
  signal \i___112_i_6_n_0\ : STD_LOGIC;
  signal \i___112_i_7_n_0\ : STD_LOGIC;
  signal \i___112_n_0\ : STD_LOGIC;
  signal \i___113_i_3_n_0\ : STD_LOGIC;
  signal \i___113_i_5_n_0\ : STD_LOGIC;
  signal \i___113_n_0\ : STD_LOGIC;
  signal \i___114_i_3_n_0\ : STD_LOGIC;
  signal \i___114_n_0\ : STD_LOGIC;
  signal \i___116__0_i_1_n_2\ : STD_LOGIC;
  signal \i___116__0_i_1_n_3\ : STD_LOGIC;
  signal \i___116__0_i_5_n_0\ : STD_LOGIC;
  signal \i___116_n_0\ : STD_LOGIC;
  signal \i___117_i_2_n_0\ : STD_LOGIC;
  signal \i___117_n_0\ : STD_LOGIC;
  signal \i___119_i_2_n_0\ : STD_LOGIC;
  signal \i___119_n_0\ : STD_LOGIC;
  signal \i___11_n_0\ : STD_LOGIC;
  signal \i___120_i_2_n_0\ : STD_LOGIC;
  signal \i___120_n_0\ : STD_LOGIC;
  signal \i___122_i_3_n_0\ : STD_LOGIC;
  signal \i___122_i_4_n_0\ : STD_LOGIC;
  signal \i___122_n_0\ : STD_LOGIC;
  signal \i___123_n_0\ : STD_LOGIC;
  signal \i___124_n_0\ : STD_LOGIC;
  signal \i___125_n_0\ : STD_LOGIC;
  signal \i___126_n_0\ : STD_LOGIC;
  signal \i___127_n_0\ : STD_LOGIC;
  signal \i___128_i_1_n_0\ : STD_LOGIC;
  signal \i___128_i_2_n_0\ : STD_LOGIC;
  signal \i___128_i_3_n_0\ : STD_LOGIC;
  signal \i___128_i_4_n_0\ : STD_LOGIC;
  signal \i___128_i_5_n_0\ : STD_LOGIC;
  signal \i___128_i_6_n_0\ : STD_LOGIC;
  signal \i___128_i_7_n_0\ : STD_LOGIC;
  signal \i___128_i_8_n_0\ : STD_LOGIC;
  signal \i___128_i_9_n_0\ : STD_LOGIC;
  signal \i___128_n_0\ : STD_LOGIC;
  signal \i___129_n_0\ : STD_LOGIC;
  signal \i___12_n_0\ : STD_LOGIC;
  signal \i___130_n_0\ : STD_LOGIC;
  signal \i___131_n_0\ : STD_LOGIC;
  signal \i___132_n_0\ : STD_LOGIC;
  signal \i___133_n_0\ : STD_LOGIC;
  signal \i___134_n_0\ : STD_LOGIC;
  signal \i___135_n_0\ : STD_LOGIC;
  signal \i___136_n_0\ : STD_LOGIC;
  signal \i___137_n_0\ : STD_LOGIC;
  signal \i___138_n_0\ : STD_LOGIC;
  signal \i___139_n_0\ : STD_LOGIC;
  signal \i___13_n_0\ : STD_LOGIC;
  signal \i___140_n_0\ : STD_LOGIC;
  signal \i___141_n_0\ : STD_LOGIC;
  signal \i___142_n_0\ : STD_LOGIC;
  signal \i___143_n_0\ : STD_LOGIC;
  signal \i___144_n_0\ : STD_LOGIC;
  signal \i___145_n_0\ : STD_LOGIC;
  signal \i___146_n_0\ : STD_LOGIC;
  signal \i___147_n_0\ : STD_LOGIC;
  signal \i___148_n_0\ : STD_LOGIC;
  signal \i___149_n_0\ : STD_LOGIC;
  signal \i___14_n_0\ : STD_LOGIC;
  signal \i___150_n_0\ : STD_LOGIC;
  signal \i___151_n_0\ : STD_LOGIC;
  signal \i___151_rep_n_0\ : STD_LOGIC;
  signal \i___152_n_0\ : STD_LOGIC;
  signal \i___153_0_n_0\ : STD_LOGIC;
  signal \i___153_1_n_0\ : STD_LOGIC;
  signal \i___153_rep__0_n_0\ : STD_LOGIC;
  signal \i___153_rep_n_0\ : STD_LOGIC;
  signal \i___154_n_0\ : STD_LOGIC;
  signal \i___154_rep_n_0\ : STD_LOGIC;
  signal \i___155_n_0\ : STD_LOGIC;
  signal \i___156_n_0\ : STD_LOGIC;
  signal \i___157_n_0\ : STD_LOGIC;
  signal \i___158_n_0\ : STD_LOGIC;
  signal \i___159_n_0\ : STD_LOGIC;
  signal \i___15_n_0\ : STD_LOGIC;
  signal \i___160_n_0\ : STD_LOGIC;
  signal \i___161_n_0\ : STD_LOGIC;
  signal \i___162_n_0\ : STD_LOGIC;
  signal \i___164_n_0\ : STD_LOGIC;
  signal \i___164_rep_n_0\ : STD_LOGIC;
  signal \i___165_n_0\ : STD_LOGIC;
  signal \i___166_n_0\ : STD_LOGIC;
  signal \i___166_rep_n_0\ : STD_LOGIC;
  signal \i___167_n_0\ : STD_LOGIC;
  signal \i___168_n_0\ : STD_LOGIC;
  signal \i___169_n_0\ : STD_LOGIC;
  signal \i___16_n_0\ : STD_LOGIC;
  signal \i___170_n_0\ : STD_LOGIC;
  signal \i___171_n_0\ : STD_LOGIC;
  signal \i___172_n_0\ : STD_LOGIC;
  signal \i___174_n_0\ : STD_LOGIC;
  signal \i___174_rep_n_0\ : STD_LOGIC;
  signal \i___175_n_0\ : STD_LOGIC;
  signal \i___176_n_0\ : STD_LOGIC;
  signal \i___176_rep_n_0\ : STD_LOGIC;
  signal \i___177_n_0\ : STD_LOGIC;
  signal \i___178_n_0\ : STD_LOGIC;
  signal \i___179_n_0\ : STD_LOGIC;
  signal \i___17_n_0\ : STD_LOGIC;
  signal \i___180_n_0\ : STD_LOGIC;
  signal \i___181_n_0\ : STD_LOGIC;
  signal \i___182_n_0\ : STD_LOGIC;
  signal \i___183_n_0\ : STD_LOGIC;
  signal \i___184_n_0\ : STD_LOGIC;
  signal \i___185_n_0\ : STD_LOGIC;
  signal \i___186_n_0\ : STD_LOGIC;
  signal \i___187_n_0\ : STD_LOGIC;
  signal \i___188_n_0\ : STD_LOGIC;
  signal \i___189_n_0\ : STD_LOGIC;
  signal \i___18_n_0\ : STD_LOGIC;
  signal \i___190_n_0\ : STD_LOGIC;
  signal \i___191_n_0\ : STD_LOGIC;
  signal \i___192_n_0\ : STD_LOGIC;
  signal \i___193_n_0\ : STD_LOGIC;
  signal \i___194_n_0\ : STD_LOGIC;
  signal \i___195_n_0\ : STD_LOGIC;
  signal \i___196_n_0\ : STD_LOGIC;
  signal \i___197_n_0\ : STD_LOGIC;
  signal \i___198_n_0\ : STD_LOGIC;
  signal \i___199_n_0\ : STD_LOGIC;
  signal \i___19_n_0\ : STD_LOGIC;
  signal \i___200_n_0\ : STD_LOGIC;
  signal \i___201_n_0\ : STD_LOGIC;
  signal \i___202_n_0\ : STD_LOGIC;
  signal \i___203_n_0\ : STD_LOGIC;
  signal \i___204_n_0\ : STD_LOGIC;
  signal \i___205_n_0\ : STD_LOGIC;
  signal \i___206_n_0\ : STD_LOGIC;
  signal \i___207_n_0\ : STD_LOGIC;
  signal \i___208_n_0\ : STD_LOGIC;
  signal \i___209_n_0\ : STD_LOGIC;
  signal \i___20_n_0\ : STD_LOGIC;
  signal \i___210_n_0\ : STD_LOGIC;
  signal \i___211_n_0\ : STD_LOGIC;
  signal \i___212_n_0\ : STD_LOGIC;
  signal \i___213_n_0\ : STD_LOGIC;
  signal \i___217_n_0\ : STD_LOGIC;
  signal \i___218_n_0\ : STD_LOGIC;
  signal \i___219_n_0\ : STD_LOGIC;
  signal \i___21_n_0\ : STD_LOGIC;
  signal \i___220_n_0\ : STD_LOGIC;
  signal \i___225_n_0\ : STD_LOGIC;
  signal \i___226_n_0\ : STD_LOGIC;
  signal \i___227_n_0\ : STD_LOGIC;
  signal \i___228_n_0\ : STD_LOGIC;
  signal \i___231_n_0\ : STD_LOGIC;
  signal \i___232_n_0\ : STD_LOGIC;
  signal \i___233_n_0\ : STD_LOGIC;
  signal \i___234_n_0\ : STD_LOGIC;
  signal \i___235_n_0\ : STD_LOGIC;
  signal \i___24_n_0\ : STD_LOGIC;
  signal \i___25_n_0\ : STD_LOGIC;
  signal \i___27_n_0\ : STD_LOGIC;
  signal \i___28_n_0\ : STD_LOGIC;
  signal \i___29_n_0\ : STD_LOGIC;
  signal \i___30_n_0\ : STD_LOGIC;
  signal \i___31_n_0\ : STD_LOGIC;
  signal \i___32_n_0\ : STD_LOGIC;
  signal \i___33_n_0\ : STD_LOGIC;
  signal \i___34_n_0\ : STD_LOGIC;
  signal \i___35_n_0\ : STD_LOGIC;
  signal \i___38_n_0\ : STD_LOGIC;
  signal \i___39_n_0\ : STD_LOGIC;
  signal \i___40_n_0\ : STD_LOGIC;
  signal \i___41_n_0\ : STD_LOGIC;
  signal \i___42_n_0\ : STD_LOGIC;
  signal \i___43_n_0\ : STD_LOGIC;
  signal \i___44_n_0\ : STD_LOGIC;
  signal \i___45_n_0\ : STD_LOGIC;
  signal \i___46_n_0\ : STD_LOGIC;
  signal \i___47_n_0\ : STD_LOGIC;
  signal \i___48_n_0\ : STD_LOGIC;
  signal \i___49_n_0\ : STD_LOGIC;
  signal \i___52_n_0\ : STD_LOGIC;
  signal \i___53_n_0\ : STD_LOGIC;
  signal \i___54_n_0\ : STD_LOGIC;
  signal \i___55_n_0\ : STD_LOGIC;
  signal \i___56_i_19_n_0\ : STD_LOGIC;
  signal \i___56_i_19_n_1\ : STD_LOGIC;
  signal \i___56_i_19_n_2\ : STD_LOGIC;
  signal \i___56_i_19_n_3\ : STD_LOGIC;
  signal \i___56_i_20_n_0\ : STD_LOGIC;
  signal \i___56_i_20_n_1\ : STD_LOGIC;
  signal \i___56_i_20_n_2\ : STD_LOGIC;
  signal \i___56_i_20_n_3\ : STD_LOGIC;
  signal \i___56_i_21_n_0\ : STD_LOGIC;
  signal \i___56_i_21_n_1\ : STD_LOGIC;
  signal \i___56_i_21_n_2\ : STD_LOGIC;
  signal \i___56_i_21_n_3\ : STD_LOGIC;
  signal \i___56_i_22_n_2\ : STD_LOGIC;
  signal \i___56_i_22_n_3\ : STD_LOGIC;
  signal \i___56_i_28_n_0\ : STD_LOGIC;
  signal \i___56_i_29_n_0\ : STD_LOGIC;
  signal \i___56_i_30_n_0\ : STD_LOGIC;
  signal \i___56_i_31_n_0\ : STD_LOGIC;
  signal \i___56_i_32_n_0\ : STD_LOGIC;
  signal \i___56_i_33_n_0\ : STD_LOGIC;
  signal \i___56_i_34_n_0\ : STD_LOGIC;
  signal \i___56_i_35_n_0\ : STD_LOGIC;
  signal \i___56_i_36_n_0\ : STD_LOGIC;
  signal \i___56_i_37_n_0\ : STD_LOGIC;
  signal \i___56_i_38_n_0\ : STD_LOGIC;
  signal \i___56_i_39_n_0\ : STD_LOGIC;
  signal \i___56_i_40_n_0\ : STD_LOGIC;
  signal \i___56_i_41_n_0\ : STD_LOGIC;
  signal \i___56_i_42_n_0\ : STD_LOGIC;
  signal \i___56_n_0\ : STD_LOGIC;
  signal \i___57_i_10_n_0\ : STD_LOGIC;
  signal \i___57_i_11_n_0\ : STD_LOGIC;
  signal \i___57_i_12_n_0\ : STD_LOGIC;
  signal \i___57_i_13_n_0\ : STD_LOGIC;
  signal \i___57_i_1_n_0\ : STD_LOGIC;
  signal \i___57_i_2_n_0\ : STD_LOGIC;
  signal \i___57_i_3_n_0\ : STD_LOGIC;
  signal \i___57_i_4_n_0\ : STD_LOGIC;
  signal \i___57_i_5_n_0\ : STD_LOGIC;
  signal \i___57_i_6_n_0\ : STD_LOGIC;
  signal \i___57_i_7_n_0\ : STD_LOGIC;
  signal \i___57_i_8_n_0\ : STD_LOGIC;
  signal \i___57_i_9_n_0\ : STD_LOGIC;
  signal \i___57_n_0\ : STD_LOGIC;
  signal \i___58_i_10_n_0\ : STD_LOGIC;
  signal \i___58_i_11_n_0\ : STD_LOGIC;
  signal \i___58_i_12_n_0\ : STD_LOGIC;
  signal \i___58_i_13_n_0\ : STD_LOGIC;
  signal \i___58_i_16_n_0\ : STD_LOGIC;
  signal \i___58_i_17_n_0\ : STD_LOGIC;
  signal \i___58_i_18_n_0\ : STD_LOGIC;
  signal \i___58_i_19_n_0\ : STD_LOGIC;
  signal \i___58_i_1_n_0\ : STD_LOGIC;
  signal \i___58_i_2_n_0\ : STD_LOGIC;
  signal \i___58_i_3_n_0\ : STD_LOGIC;
  signal \i___58_i_4_n_0\ : STD_LOGIC;
  signal \i___58_i_5_n_0\ : STD_LOGIC;
  signal \i___58_i_6_n_0\ : STD_LOGIC;
  signal \i___58_i_7_n_0\ : STD_LOGIC;
  signal \i___58_i_8_n_0\ : STD_LOGIC;
  signal \i___58_i_9_n_0\ : STD_LOGIC;
  signal \i___58_n_0\ : STD_LOGIC;
  signal \i___59_i_10_n_0\ : STD_LOGIC;
  signal \i___59_i_1_n_0\ : STD_LOGIC;
  signal \i___59_i_2_n_0\ : STD_LOGIC;
  signal \i___59_i_3_n_0\ : STD_LOGIC;
  signal \i___59_i_4_n_0\ : STD_LOGIC;
  signal \i___59_i_5_n_0\ : STD_LOGIC;
  signal \i___59_i_6_n_0\ : STD_LOGIC;
  signal \i___59_i_7_n_0\ : STD_LOGIC;
  signal \i___59_i_8_n_0\ : STD_LOGIC;
  signal \i___59_i_9_n_0\ : STD_LOGIC;
  signal \i___59_n_0\ : STD_LOGIC;
  signal \i___60_i_10_n_0\ : STD_LOGIC;
  signal \i___60_i_11_n_0\ : STD_LOGIC;
  signal \i___60_i_1_n_0\ : STD_LOGIC;
  signal \i___60_i_2_n_0\ : STD_LOGIC;
  signal \i___60_i_3_n_0\ : STD_LOGIC;
  signal \i___60_i_4_n_0\ : STD_LOGIC;
  signal \i___60_i_5_n_0\ : STD_LOGIC;
  signal \i___60_i_6_n_0\ : STD_LOGIC;
  signal \i___60_i_7_n_0\ : STD_LOGIC;
  signal \i___60_i_8_n_0\ : STD_LOGIC;
  signal \i___60_i_9_n_0\ : STD_LOGIC;
  signal \i___60_n_0\ : STD_LOGIC;
  signal \i___61_n_0\ : STD_LOGIC;
  signal \i___63_n_0\ : STD_LOGIC;
  signal \i___64_i_10_n_0\ : STD_LOGIC;
  signal \i___64_i_11_n_0\ : STD_LOGIC;
  signal \i___64_i_12_n_0\ : STD_LOGIC;
  signal \i___64_i_13_n_0\ : STD_LOGIC;
  signal \i___64_i_14_n_0\ : STD_LOGIC;
  signal \i___64_i_15_n_0\ : STD_LOGIC;
  signal \i___64_i_16_n_0\ : STD_LOGIC;
  signal \i___64_i_17_n_0\ : STD_LOGIC;
  signal \i___64_i_18_n_0\ : STD_LOGIC;
  signal \i___64_i_19_n_0\ : STD_LOGIC;
  signal \i___64_i_1_n_0\ : STD_LOGIC;
  signal \i___64_i_20_n_0\ : STD_LOGIC;
  signal \i___64_i_21_n_0\ : STD_LOGIC;
  signal \i___64_i_22_n_0\ : STD_LOGIC;
  signal \i___64_i_23_n_0\ : STD_LOGIC;
  signal \i___64_i_2_n_0\ : STD_LOGIC;
  signal \i___64_i_3_n_0\ : STD_LOGIC;
  signal \i___64_i_4_n_0\ : STD_LOGIC;
  signal \i___64_i_5_n_0\ : STD_LOGIC;
  signal \i___64_i_6_n_0\ : STD_LOGIC;
  signal \i___64_i_7_n_0\ : STD_LOGIC;
  signal \i___64_i_8_n_0\ : STD_LOGIC;
  signal \i___64_i_9_n_0\ : STD_LOGIC;
  signal \i___64_n_0\ : STD_LOGIC;
  signal \i___65_i_10_n_0\ : STD_LOGIC;
  signal \i___65_i_11_n_0\ : STD_LOGIC;
  signal \i___65_i_1_n_0\ : STD_LOGIC;
  signal \i___65_i_2_n_0\ : STD_LOGIC;
  signal \i___65_i_3_n_0\ : STD_LOGIC;
  signal \i___65_i_4_n_0\ : STD_LOGIC;
  signal \i___65_i_5_n_0\ : STD_LOGIC;
  signal \i___65_i_6_n_0\ : STD_LOGIC;
  signal \i___65_i_7_n_0\ : STD_LOGIC;
  signal \i___65_i_8_n_0\ : STD_LOGIC;
  signal \i___65_i_9_n_0\ : STD_LOGIC;
  signal \i___65_n_0\ : STD_LOGIC;
  signal \i___66_i_10_n_0\ : STD_LOGIC;
  signal \i___66_i_11_n_0\ : STD_LOGIC;
  signal \i___66_i_1_n_0\ : STD_LOGIC;
  signal \i___66_i_2_n_0\ : STD_LOGIC;
  signal \i___66_i_3_n_0\ : STD_LOGIC;
  signal \i___66_i_4_n_0\ : STD_LOGIC;
  signal \i___66_i_5_n_0\ : STD_LOGIC;
  signal \i___66_i_6_n_0\ : STD_LOGIC;
  signal \i___66_i_7_n_0\ : STD_LOGIC;
  signal \i___66_i_8_n_0\ : STD_LOGIC;
  signal \i___66_i_9_n_0\ : STD_LOGIC;
  signal \i___66_n_0\ : STD_LOGIC;
  signal \i___67_i_11_n_0\ : STD_LOGIC;
  signal \i___67_i_12_n_0\ : STD_LOGIC;
  signal \i___67_i_1_n_0\ : STD_LOGIC;
  signal \i___67_i_2_n_0\ : STD_LOGIC;
  signal \i___67_i_3_n_0\ : STD_LOGIC;
  signal \i___67_i_4_n_0\ : STD_LOGIC;
  signal \i___67_i_5_n_0\ : STD_LOGIC;
  signal \i___67_i_6_n_0\ : STD_LOGIC;
  signal \i___67_i_7_n_0\ : STD_LOGIC;
  signal \i___67_i_8_n_0\ : STD_LOGIC;
  signal \i___67_i_9_n_0\ : STD_LOGIC;
  signal \i___67_n_0\ : STD_LOGIC;
  signal \i___68_i_10_n_0\ : STD_LOGIC;
  signal \i___68_i_11_n_0\ : STD_LOGIC;
  signal \i___68_i_1_n_0\ : STD_LOGIC;
  signal \i___68_i_2_n_0\ : STD_LOGIC;
  signal \i___68_i_3_n_0\ : STD_LOGIC;
  signal \i___68_i_4_n_0\ : STD_LOGIC;
  signal \i___68_i_5_n_0\ : STD_LOGIC;
  signal \i___68_i_6_n_0\ : STD_LOGIC;
  signal \i___68_i_7_n_0\ : STD_LOGIC;
  signal \i___68_i_8_n_0\ : STD_LOGIC;
  signal \i___68_i_9_n_0\ : STD_LOGIC;
  signal \i___68_n_0\ : STD_LOGIC;
  signal \i___69_i_10_n_0\ : STD_LOGIC;
  signal \i___69_i_11_n_0\ : STD_LOGIC;
  signal \i___69_i_1_n_0\ : STD_LOGIC;
  signal \i___69_i_2_n_0\ : STD_LOGIC;
  signal \i___69_i_3_n_0\ : STD_LOGIC;
  signal \i___69_i_4_n_0\ : STD_LOGIC;
  signal \i___69_i_5_n_0\ : STD_LOGIC;
  signal \i___69_i_6_n_0\ : STD_LOGIC;
  signal \i___69_i_7_n_0\ : STD_LOGIC;
  signal \i___69_i_8_n_0\ : STD_LOGIC;
  signal \i___69_i_9_n_0\ : STD_LOGIC;
  signal \i___69_n_0\ : STD_LOGIC;
  signal \i___70_i_10_n_0\ : STD_LOGIC;
  signal \i___70_i_11_n_0\ : STD_LOGIC;
  signal \i___70_i_1_n_0\ : STD_LOGIC;
  signal \i___70_i_2_n_0\ : STD_LOGIC;
  signal \i___70_i_3_n_0\ : STD_LOGIC;
  signal \i___70_i_4_n_0\ : STD_LOGIC;
  signal \i___70_i_5_n_0\ : STD_LOGIC;
  signal \i___70_i_6_n_0\ : STD_LOGIC;
  signal \i___70_i_7_n_0\ : STD_LOGIC;
  signal \i___70_i_8_n_0\ : STD_LOGIC;
  signal \i___70_i_9_n_0\ : STD_LOGIC;
  signal \i___70_n_0\ : STD_LOGIC;
  signal \i___71_i_19_n_0\ : STD_LOGIC;
  signal \i___71_i_19_n_1\ : STD_LOGIC;
  signal \i___71_i_19_n_2\ : STD_LOGIC;
  signal \i___71_i_19_n_3\ : STD_LOGIC;
  signal \i___71_i_20_n_0\ : STD_LOGIC;
  signal \i___71_i_20_n_1\ : STD_LOGIC;
  signal \i___71_i_20_n_2\ : STD_LOGIC;
  signal \i___71_i_20_n_3\ : STD_LOGIC;
  signal \i___71_i_21_n_0\ : STD_LOGIC;
  signal \i___71_i_21_n_1\ : STD_LOGIC;
  signal \i___71_i_21_n_2\ : STD_LOGIC;
  signal \i___71_i_21_n_3\ : STD_LOGIC;
  signal \i___71_i_22_n_2\ : STD_LOGIC;
  signal \i___71_i_22_n_3\ : STD_LOGIC;
  signal \i___71_i_28_n_0\ : STD_LOGIC;
  signal \i___71_i_29_n_0\ : STD_LOGIC;
  signal \i___71_i_30_n_0\ : STD_LOGIC;
  signal \i___71_i_31_n_0\ : STD_LOGIC;
  signal \i___71_i_32_n_0\ : STD_LOGIC;
  signal \i___71_i_33_n_0\ : STD_LOGIC;
  signal \i___71_i_34_n_0\ : STD_LOGIC;
  signal \i___71_i_35_n_0\ : STD_LOGIC;
  signal \i___71_i_36_n_0\ : STD_LOGIC;
  signal \i___71_i_37_n_0\ : STD_LOGIC;
  signal \i___71_i_38_n_0\ : STD_LOGIC;
  signal \i___71_i_39_n_0\ : STD_LOGIC;
  signal \i___71_i_40_n_0\ : STD_LOGIC;
  signal \i___71_i_41_n_0\ : STD_LOGIC;
  signal \i___71_i_42_n_0\ : STD_LOGIC;
  signal \i___71_n_0\ : STD_LOGIC;
  signal \i___72_n_0\ : STD_LOGIC;
  signal \i___74_n_0\ : STD_LOGIC;
  signal \i___75_i_19_n_0\ : STD_LOGIC;
  signal \i___75_i_19_n_1\ : STD_LOGIC;
  signal \i___75_i_19_n_2\ : STD_LOGIC;
  signal \i___75_i_19_n_3\ : STD_LOGIC;
  signal \i___75_i_20_n_0\ : STD_LOGIC;
  signal \i___75_i_20_n_1\ : STD_LOGIC;
  signal \i___75_i_20_n_2\ : STD_LOGIC;
  signal \i___75_i_20_n_3\ : STD_LOGIC;
  signal \i___75_i_21_n_0\ : STD_LOGIC;
  signal \i___75_i_21_n_1\ : STD_LOGIC;
  signal \i___75_i_21_n_2\ : STD_LOGIC;
  signal \i___75_i_21_n_3\ : STD_LOGIC;
  signal \i___75_i_22_n_2\ : STD_LOGIC;
  signal \i___75_i_22_n_3\ : STD_LOGIC;
  signal \i___75_i_29_n_0\ : STD_LOGIC;
  signal \i___75_i_30_n_0\ : STD_LOGIC;
  signal \i___75_i_31_n_0\ : STD_LOGIC;
  signal \i___75_i_32_n_0\ : STD_LOGIC;
  signal \i___75_i_33_n_0\ : STD_LOGIC;
  signal \i___75_i_34_n_0\ : STD_LOGIC;
  signal \i___75_i_35_n_0\ : STD_LOGIC;
  signal \i___75_i_36_n_0\ : STD_LOGIC;
  signal \i___75_i_37_n_0\ : STD_LOGIC;
  signal \i___75_i_38_n_0\ : STD_LOGIC;
  signal \i___75_i_39_n_0\ : STD_LOGIC;
  signal \i___75_i_40_n_0\ : STD_LOGIC;
  signal \i___75_i_41_n_0\ : STD_LOGIC;
  signal \i___75_i_42_n_0\ : STD_LOGIC;
  signal \i___75_i_43_n_0\ : STD_LOGIC;
  signal \i___75_n_0\ : STD_LOGIC;
  signal \i___76_n_0\ : STD_LOGIC;
  signal \i___78_n_0\ : STD_LOGIC;
  signal \i___79_i_2_n_0\ : STD_LOGIC;
  signal \i___79_i_3_n_0\ : STD_LOGIC;
  signal \i___79_n_0\ : STD_LOGIC;
  signal \i___80_i_20_n_0\ : STD_LOGIC;
  signal \i___80_i_21_n_0\ : STD_LOGIC;
  signal \i___80_i_22_n_0\ : STD_LOGIC;
  signal \i___80_i_23_n_0\ : STD_LOGIC;
  signal \i___80_i_25_n_0\ : STD_LOGIC;
  signal \i___80_i_27_n_0\ : STD_LOGIC;
  signal \i___80_i_29_n_0\ : STD_LOGIC;
  signal \i___80_i_30_n_0\ : STD_LOGIC;
  signal \i___80_i_31_n_0\ : STD_LOGIC;
  signal \i___80_i_32_n_0\ : STD_LOGIC;
  signal \i___80_i_33_n_0\ : STD_LOGIC;
  signal \i___80_i_34_n_0\ : STD_LOGIC;
  signal \i___80_i_36_n_0\ : STD_LOGIC;
  signal \i___80_i_37_n_0\ : STD_LOGIC;
  signal \i___80_i_38_n_0\ : STD_LOGIC;
  signal \i___80_i_39_n_0\ : STD_LOGIC;
  signal \i___80_i_40_n_0\ : STD_LOGIC;
  signal \i___80_n_0\ : STD_LOGIC;
  signal \i___81_i_2_n_0\ : STD_LOGIC;
  signal \i___81_n_0\ : STD_LOGIC;
  signal \i___82_i_20_n_0\ : STD_LOGIC;
  signal \i___82_i_21_n_0\ : STD_LOGIC;
  signal \i___82_i_22_n_0\ : STD_LOGIC;
  signal \i___82_i_23_n_0\ : STD_LOGIC;
  signal \i___82_i_25_n_0\ : STD_LOGIC;
  signal \i___82_i_27_n_0\ : STD_LOGIC;
  signal \i___82_i_29_n_0\ : STD_LOGIC;
  signal \i___82_i_30_n_0\ : STD_LOGIC;
  signal \i___82_i_31_n_0\ : STD_LOGIC;
  signal \i___82_i_32_n_0\ : STD_LOGIC;
  signal \i___82_i_33_n_0\ : STD_LOGIC;
  signal \i___82_i_34_n_0\ : STD_LOGIC;
  signal \i___82_i_36_n_0\ : STD_LOGIC;
  signal \i___82_i_37_n_0\ : STD_LOGIC;
  signal \i___82_i_38_n_0\ : STD_LOGIC;
  signal \i___82_i_39_n_0\ : STD_LOGIC;
  signal \i___82_i_40_n_0\ : STD_LOGIC;
  signal \i___82_n_0\ : STD_LOGIC;
  signal \i___83_i_2_n_0\ : STD_LOGIC;
  signal \i___83_n_0\ : STD_LOGIC;
  signal \i___84_i_20_n_0\ : STD_LOGIC;
  signal \i___84_i_21_n_0\ : STD_LOGIC;
  signal \i___84_i_22_n_0\ : STD_LOGIC;
  signal \i___84_i_23_n_0\ : STD_LOGIC;
  signal \i___84_i_25_n_0\ : STD_LOGIC;
  signal \i___84_i_27_n_0\ : STD_LOGIC;
  signal \i___84_i_29_n_0\ : STD_LOGIC;
  signal \i___84_i_30_n_0\ : STD_LOGIC;
  signal \i___84_i_31_n_0\ : STD_LOGIC;
  signal \i___84_i_32_n_0\ : STD_LOGIC;
  signal \i___84_i_33_n_0\ : STD_LOGIC;
  signal \i___84_i_34_n_0\ : STD_LOGIC;
  signal \i___84_i_36_n_0\ : STD_LOGIC;
  signal \i___84_i_37_n_0\ : STD_LOGIC;
  signal \i___84_i_38_n_0\ : STD_LOGIC;
  signal \i___84_i_39_n_0\ : STD_LOGIC;
  signal \i___84_i_40_n_0\ : STD_LOGIC;
  signal \i___84_n_0\ : STD_LOGIC;
  signal \i___85_i_3_n_0\ : STD_LOGIC;
  signal \i___85_i_5_n_0\ : STD_LOGIC;
  signal \i___85_n_0\ : STD_LOGIC;
  signal \i___86_i_3_n_0\ : STD_LOGIC;
  signal \i___86_i_6_n_0\ : STD_LOGIC;
  signal \i___86_i_7_n_0\ : STD_LOGIC;
  signal \i___86_n_0\ : STD_LOGIC;
  signal \i___87_i_3_n_0\ : STD_LOGIC;
  signal \i___87_i_5_n_0\ : STD_LOGIC;
  signal \i___87_n_0\ : STD_LOGIC;
  signal \i___88_i_3_n_0\ : STD_LOGIC;
  signal \i___88_n_0\ : STD_LOGIC;
  signal \i___90__0_i_1_n_2\ : STD_LOGIC;
  signal \i___90__0_i_1_n_3\ : STD_LOGIC;
  signal \i___90__0_i_5_n_0\ : STD_LOGIC;
  signal \i___90_n_0\ : STD_LOGIC;
  signal \i___91_i_2_n_0\ : STD_LOGIC;
  signal \i___91_n_0\ : STD_LOGIC;
  signal \i___93_i_2_n_0\ : STD_LOGIC;
  signal \i___93_n_0\ : STD_LOGIC;
  signal \i___94_i_2_n_0\ : STD_LOGIC;
  signal \i___94_n_0\ : STD_LOGIC;
  signal \i___95_i_2_n_0\ : STD_LOGIC;
  signal \i___95_n_0\ : STD_LOGIC;
  signal \i___97_i_2_n_0\ : STD_LOGIC;
  signal \i___97_n_0\ : STD_LOGIC;
  signal \i___98_i_3_n_0\ : STD_LOGIC;
  signal \i___98_i_5_n_0\ : STD_LOGIC;
  signal \i___98_n_0\ : STD_LOGIC;
  signal \i___99_i_3_n_0\ : STD_LOGIC;
  signal \i___99_i_6_n_0\ : STD_LOGIC;
  signal \i___99_i_7_n_0\ : STD_LOGIC;
  signal \i___99_n_0\ : STD_LOGIC;
  signal ikn_data_ready : STD_LOGIC;
  signal \ikn_output_rb[119]_i_1_n_0\ : STD_LOGIC;
  signal \ikn_output_rb[179]_i_1_n_0\ : STD_LOGIC;
  signal \ikn_output_rb[239]_i_1_n_0\ : STD_LOGIC;
  signal \ikn_output_rb[299]_i_1_n_0\ : STD_LOGIC;
  signal \ikn_output_rb[318]_i_3_n_0\ : STD_LOGIC;
  signal \ikn_output_rb[338]_i_3_n_0\ : STD_LOGIC;
  signal \ikn_output_rb[358]_i_3_n_0\ : STD_LOGIC;
  signal \ikn_output_rb[359]_i_1_n_0\ : STD_LOGIC;
  signal \ikn_output_rb[59]_i_1_n_0\ : STD_LOGIC;
  signal \ikn_output_rb_reg[303]_i_2_n_0\ : STD_LOGIC;
  signal \ikn_output_rb_reg[303]_i_2_n_1\ : STD_LOGIC;
  signal \ikn_output_rb_reg[303]_i_2_n_2\ : STD_LOGIC;
  signal \ikn_output_rb_reg[303]_i_2_n_3\ : STD_LOGIC;
  signal \ikn_output_rb_reg[307]_i_2_n_0\ : STD_LOGIC;
  signal \ikn_output_rb_reg[307]_i_2_n_1\ : STD_LOGIC;
  signal \ikn_output_rb_reg[307]_i_2_n_2\ : STD_LOGIC;
  signal \ikn_output_rb_reg[307]_i_2_n_3\ : STD_LOGIC;
  signal \ikn_output_rb_reg[311]_i_2_n_0\ : STD_LOGIC;
  signal \ikn_output_rb_reg[311]_i_2_n_1\ : STD_LOGIC;
  signal \ikn_output_rb_reg[311]_i_2_n_2\ : STD_LOGIC;
  signal \ikn_output_rb_reg[311]_i_2_n_3\ : STD_LOGIC;
  signal \ikn_output_rb_reg[315]_i_2_n_0\ : STD_LOGIC;
  signal \ikn_output_rb_reg[315]_i_2_n_1\ : STD_LOGIC;
  signal \ikn_output_rb_reg[315]_i_2_n_2\ : STD_LOGIC;
  signal \ikn_output_rb_reg[315]_i_2_n_3\ : STD_LOGIC;
  signal \ikn_output_rb_reg[318]_i_2_n_0\ : STD_LOGIC;
  signal \ikn_output_rb_reg[318]_i_2_n_1\ : STD_LOGIC;
  signal \ikn_output_rb_reg[318]_i_2_n_2\ : STD_LOGIC;
  signal \ikn_output_rb_reg[318]_i_2_n_3\ : STD_LOGIC;
  signal \ikn_output_rb_reg[319]_i_2_n_3\ : STD_LOGIC;
  signal \ikn_output_rb_reg[323]_i_2_n_0\ : STD_LOGIC;
  signal \ikn_output_rb_reg[323]_i_2_n_1\ : STD_LOGIC;
  signal \ikn_output_rb_reg[323]_i_2_n_2\ : STD_LOGIC;
  signal \ikn_output_rb_reg[323]_i_2_n_3\ : STD_LOGIC;
  signal \ikn_output_rb_reg[327]_i_2_n_0\ : STD_LOGIC;
  signal \ikn_output_rb_reg[327]_i_2_n_1\ : STD_LOGIC;
  signal \ikn_output_rb_reg[327]_i_2_n_2\ : STD_LOGIC;
  signal \ikn_output_rb_reg[327]_i_2_n_3\ : STD_LOGIC;
  signal \ikn_output_rb_reg[331]_i_2_n_0\ : STD_LOGIC;
  signal \ikn_output_rb_reg[331]_i_2_n_1\ : STD_LOGIC;
  signal \ikn_output_rb_reg[331]_i_2_n_2\ : STD_LOGIC;
  signal \ikn_output_rb_reg[331]_i_2_n_3\ : STD_LOGIC;
  signal \ikn_output_rb_reg[335]_i_2_n_0\ : STD_LOGIC;
  signal \ikn_output_rb_reg[335]_i_2_n_1\ : STD_LOGIC;
  signal \ikn_output_rb_reg[335]_i_2_n_2\ : STD_LOGIC;
  signal \ikn_output_rb_reg[335]_i_2_n_3\ : STD_LOGIC;
  signal \ikn_output_rb_reg[338]_i_2_n_0\ : STD_LOGIC;
  signal \ikn_output_rb_reg[338]_i_2_n_1\ : STD_LOGIC;
  signal \ikn_output_rb_reg[338]_i_2_n_2\ : STD_LOGIC;
  signal \ikn_output_rb_reg[338]_i_2_n_3\ : STD_LOGIC;
  signal \ikn_output_rb_reg[339]_i_2_n_3\ : STD_LOGIC;
  signal \ikn_output_rb_reg[343]_i_2_n_0\ : STD_LOGIC;
  signal \ikn_output_rb_reg[343]_i_2_n_1\ : STD_LOGIC;
  signal \ikn_output_rb_reg[343]_i_2_n_2\ : STD_LOGIC;
  signal \ikn_output_rb_reg[343]_i_2_n_3\ : STD_LOGIC;
  signal \ikn_output_rb_reg[347]_i_2_n_0\ : STD_LOGIC;
  signal \ikn_output_rb_reg[347]_i_2_n_1\ : STD_LOGIC;
  signal \ikn_output_rb_reg[347]_i_2_n_2\ : STD_LOGIC;
  signal \ikn_output_rb_reg[347]_i_2_n_3\ : STD_LOGIC;
  signal \ikn_output_rb_reg[351]_i_2_n_0\ : STD_LOGIC;
  signal \ikn_output_rb_reg[351]_i_2_n_1\ : STD_LOGIC;
  signal \ikn_output_rb_reg[351]_i_2_n_2\ : STD_LOGIC;
  signal \ikn_output_rb_reg[351]_i_2_n_3\ : STD_LOGIC;
  signal \ikn_output_rb_reg[355]_i_2_n_0\ : STD_LOGIC;
  signal \ikn_output_rb_reg[355]_i_2_n_1\ : STD_LOGIC;
  signal \ikn_output_rb_reg[355]_i_2_n_2\ : STD_LOGIC;
  signal \ikn_output_rb_reg[355]_i_2_n_3\ : STD_LOGIC;
  signal \ikn_output_rb_reg[358]_i_2_n_0\ : STD_LOGIC;
  signal \ikn_output_rb_reg[358]_i_2_n_1\ : STD_LOGIC;
  signal \ikn_output_rb_reg[358]_i_2_n_2\ : STD_LOGIC;
  signal \ikn_output_rb_reg[358]_i_2_n_3\ : STD_LOGIC;
  signal \ikn_output_rb_reg[359]_i_6_n_3\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[0]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[18]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[19]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[1]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[20]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[21]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[22]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[23]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[24]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[25]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[26]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[27]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[28]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[29]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[2]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[38]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[39]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[3]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[40]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[41]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[42]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[43]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[44]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[45]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[46]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[47]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[48]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[49]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[4]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[58]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[59]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[5]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[6]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[7]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[8]\ : STD_LOGIC;
  signal \ikn_output_rb_reg_n_0_[9]\ : STD_LOGIC;
  signal ikn_q1 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal ikn_q1_mux_offset : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal ikn_q2 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal ikn_q2_mux_offset : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal ikn_q3 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal ikn_q3_mux_offset : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal ikn_start : STD_LOGIC;
  signal ikn_start_reg_n_0 : STD_LOGIC;
  signal leg_ctr : STD_LOGIC_VECTOR ( 2 downto 1 );
  signal lgc_ctr_mode : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal lgc_leg_sel : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal lgc_set : STD_LOGIC;
  signal lgc_set_reg_n_0 : STD_LOGIC;
  signal mux_flp_output_q1 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal mux_flp_output_q2 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal mux_flp_output_q3 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal o_joint_pwm : STD_LOGIC_VECTOR ( 143 downto 1 );
  signal o_joint_pwm_complement : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal \^p_0_in0\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 29 downto 5 );
  signal p_2_in : STD_LOGIC_VECTOR ( 357 downto 0 );
  signal pip_activity01_out : STD_LOGIC;
  signal pip_clock : STD_LOGIC;
  signal pip_ctr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \pwm_in[6]_i_2__0_n_0\ : STD_LOGIC;
  signal \pwm_in[6]_i_2__10_n_0\ : STD_LOGIC;
  signal \pwm_in[6]_i_2__11_n_0\ : STD_LOGIC;
  signal \pwm_in[6]_i_2__12_n_0\ : STD_LOGIC;
  signal \pwm_in[6]_i_2__13_n_0\ : STD_LOGIC;
  signal \pwm_in[6]_i_2__14_n_0\ : STD_LOGIC;
  signal \pwm_in[6]_i_2__15_n_0\ : STD_LOGIC;
  signal \pwm_in[6]_i_2__16_n_0\ : STD_LOGIC;
  signal \pwm_in[6]_i_2__1_n_0\ : STD_LOGIC;
  signal \pwm_in[6]_i_2__2_n_0\ : STD_LOGIC;
  signal \pwm_in[6]_i_2__3_n_0\ : STD_LOGIC;
  signal \pwm_in[6]_i_2__4_n_0\ : STD_LOGIC;
  signal \pwm_in[6]_i_2__5_n_0\ : STD_LOGIC;
  signal \pwm_in[6]_i_2__6_n_0\ : STD_LOGIC;
  signal \pwm_in[6]_i_2__7_n_0\ : STD_LOGIC;
  signal \pwm_in[6]_i_2__8_n_0\ : STD_LOGIC;
  signal \pwm_in[6]_i_2__9_n_0\ : STD_LOGIC;
  signal \pwm_in[6]_i_2_n_0\ : STD_LOGIC;
  signal \pwm_in[7]_i_2__0_n_0\ : STD_LOGIC;
  signal \pwm_in[7]_i_2__10_n_0\ : STD_LOGIC;
  signal \pwm_in[7]_i_2__11_n_0\ : STD_LOGIC;
  signal \pwm_in[7]_i_2__12_n_0\ : STD_LOGIC;
  signal \pwm_in[7]_i_2__13_n_0\ : STD_LOGIC;
  signal \pwm_in[7]_i_2__14_n_0\ : STD_LOGIC;
  signal \pwm_in[7]_i_2__15_n_0\ : STD_LOGIC;
  signal \pwm_in[7]_i_2__16_n_0\ : STD_LOGIC;
  signal \pwm_in[7]_i_2__1_n_0\ : STD_LOGIC;
  signal \pwm_in[7]_i_2__2_n_0\ : STD_LOGIC;
  signal \pwm_in[7]_i_2__3_n_0\ : STD_LOGIC;
  signal \pwm_in[7]_i_2__4_n_0\ : STD_LOGIC;
  signal \pwm_in[7]_i_2__5_n_0\ : STD_LOGIC;
  signal \pwm_in[7]_i_2__6_n_0\ : STD_LOGIC;
  signal \pwm_in[7]_i_2__7_n_0\ : STD_LOGIC;
  signal \pwm_in[7]_i_2__8_n_0\ : STD_LOGIC;
  signal \pwm_in[7]_i_2__9_n_0\ : STD_LOGIC;
  signal \pwm_in[7]_i_2_n_0\ : STD_LOGIC;
  signal reg_data_out : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal reg_flp_output_q1 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \reg_flp_output_q1[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[0]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[10]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[10]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[11]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[12]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[12]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[13]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[13]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[14]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[14]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[15]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[16]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[16]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[17]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[17]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[18]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[18]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[19]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[19]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[1]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[2]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[3]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[4]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[5]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[6]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[7]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[7]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[8]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[8]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q1[9]_i_3_n_0\ : STD_LOGIC;
  signal reg_flp_output_q2 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \reg_flp_output_q2[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[0]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[10]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[10]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[11]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[12]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[12]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[13]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[13]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[14]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[14]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[15]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[16]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[16]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[17]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[17]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[18]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[18]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[19]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[19]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[1]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[2]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[3]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[4]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[5]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[6]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[7]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[7]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[8]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[8]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q2[9]_i_3_n_0\ : STD_LOGIC;
  signal reg_flp_output_q3 : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \reg_flp_output_q3[0]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[0]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[10]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[10]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[11]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[11]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[12]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[12]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[13]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[13]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[14]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[14]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[15]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[15]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[16]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[16]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[17]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[17]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[18]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[18]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[19]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[19]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[1]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[1]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[2]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[2]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[3]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[3]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[4]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[5]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[5]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[6]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[6]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[7]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[7]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[8]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[8]_i_3_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[9]_i_2_n_0\ : STD_LOGIC;
  signal \reg_flp_output_q3[9]_i_3_n_0\ : STD_LOGIC;
  signal reg_ikn_q1_offset : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \reg_ikn_q1_offset_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q1_offset_reg[12]_i_3_n_1\ : STD_LOGIC;
  signal \reg_ikn_q1_offset_reg[12]_i_3_n_2\ : STD_LOGIC;
  signal \reg_ikn_q1_offset_reg[12]_i_3_n_3\ : STD_LOGIC;
  signal \reg_ikn_q1_offset_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q1_offset_reg[16]_i_3_n_1\ : STD_LOGIC;
  signal \reg_ikn_q1_offset_reg[16]_i_3_n_2\ : STD_LOGIC;
  signal \reg_ikn_q1_offset_reg[16]_i_3_n_3\ : STD_LOGIC;
  signal \reg_ikn_q1_offset_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q1_offset_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \reg_ikn_q1_offset_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \reg_ikn_q1_offset_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \reg_ikn_q1_offset_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q1_offset_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \reg_ikn_q1_offset_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \reg_ikn_q1_offset_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal reg_ikn_q2_offset : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \reg_ikn_q2_offset_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q2_offset_reg[12]_i_3_n_1\ : STD_LOGIC;
  signal \reg_ikn_q2_offset_reg[12]_i_3_n_2\ : STD_LOGIC;
  signal \reg_ikn_q2_offset_reg[12]_i_3_n_3\ : STD_LOGIC;
  signal \reg_ikn_q2_offset_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q2_offset_reg[16]_i_3_n_1\ : STD_LOGIC;
  signal \reg_ikn_q2_offset_reg[16]_i_3_n_2\ : STD_LOGIC;
  signal \reg_ikn_q2_offset_reg[16]_i_3_n_3\ : STD_LOGIC;
  signal \reg_ikn_q2_offset_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q2_offset_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \reg_ikn_q2_offset_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \reg_ikn_q2_offset_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \reg_ikn_q2_offset_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q2_offset_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \reg_ikn_q2_offset_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \reg_ikn_q2_offset_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal reg_ikn_q3_offset : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \reg_ikn_q3_offset_reg[12]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q3_offset_reg[12]_i_3_n_1\ : STD_LOGIC;
  signal \reg_ikn_q3_offset_reg[12]_i_3_n_2\ : STD_LOGIC;
  signal \reg_ikn_q3_offset_reg[12]_i_3_n_3\ : STD_LOGIC;
  signal \reg_ikn_q3_offset_reg[16]_i_3_n_0\ : STD_LOGIC;
  signal \reg_ikn_q3_offset_reg[16]_i_3_n_1\ : STD_LOGIC;
  signal \reg_ikn_q3_offset_reg[16]_i_3_n_2\ : STD_LOGIC;
  signal \reg_ikn_q3_offset_reg[16]_i_3_n_3\ : STD_LOGIC;
  signal \reg_ikn_q3_offset_reg[4]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q3_offset_reg[4]_i_2_n_1\ : STD_LOGIC;
  signal \reg_ikn_q3_offset_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \reg_ikn_q3_offset_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \reg_ikn_q3_offset_reg[8]_i_2_n_0\ : STD_LOGIC;
  signal \reg_ikn_q3_offset_reg[8]_i_2_n_1\ : STD_LOGIC;
  signal \reg_ikn_q3_offset_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \reg_ikn_q3_offset_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal reg_output_direct : STD_LOGIC;
  signal reg_output_direct_i_2_n_0 : STD_LOGIC;
  signal reg_output_direct_reg_n_0 : STD_LOGIC;
  signal \^s00_axi_bvalid\ : STD_LOGIC;
  signal \^s00_axi_rvalid\ : STD_LOGIC;
  signal sel0 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \slv_reg0[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg0_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg10[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg10[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg10[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg10[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg10_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg11[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg11[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg11[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg11[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg11_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg12[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg12[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg12[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg12[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg12_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg13[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg13[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg13[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg13[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg13_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg14[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg14[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg14[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg14[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg14_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg15[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg15[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg15[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg15[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg15_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg16[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg16[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg16[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg16[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg16_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg17[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg17[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg17[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg17[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg17_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg18[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg18[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg18[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg18[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg18_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg19[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg19[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg19[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg19[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg19_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg1[29]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg1_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg20[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg20[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg20[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg20[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg20_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg21[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg21[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg21[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg21[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg21_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg22[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg22[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg22[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg22[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg22_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg2[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg2_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg3[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg3_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg4[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg4_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg5[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg5_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg6[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg6[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg6_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg7[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7[31]_i_2_n_0\ : STD_LOGIC;
  signal \slv_reg7[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg7_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg8[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg8_reg_n_0_[9]\ : STD_LOGIC;
  signal \slv_reg9[15]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[23]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[31]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9[7]_i_1_n_0\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[0]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[10]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[11]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[12]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[13]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[14]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[15]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[16]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[17]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[18]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[19]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[1]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[20]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[21]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[22]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[23]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[24]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[25]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[26]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[27]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[28]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[29]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[2]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[30]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[31]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[3]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[4]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[5]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[6]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[7]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[8]\ : STD_LOGIC;
  signal \slv_reg9_reg_n_0_[9]\ : STD_LOGIC;
  signal slv_reg_rden : STD_LOGIC;
  signal stage3_c4_xout : STD_LOGIC_VECTOR ( 19 downto 17 );
  signal stage3_reg1 : STD_LOGIC_VECTOR ( 19 downto 17 );
  signal stage5_c8_xout : STD_LOGIC_VECTOR ( 19 downto 17 );
  signal stage6_c6_zout : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal stage6_c9_zout : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal xpm_fifo_sync_inst_i_100_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_101_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_102_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_103_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_103_n_1 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_103_n_2 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_103_n_3 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_104_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_105_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_106_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_107_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_108_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_108_n_1 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_108_n_2 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_108_n_3 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_109_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_110_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_111_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_112_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_113_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_114_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_115_n_2 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_115_n_3 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_117_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_118_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_119_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_119_n_1 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_119_n_2 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_119_n_3 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_120_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_121_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_122_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_123_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_124_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_124_n_1 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_124_n_2 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_124_n_3 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_125_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_126_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_127_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_128_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_129_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_129_n_1 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_129_n_2 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_129_n_3 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_130_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_131_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_132_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_133_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_134_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_134_n_1 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_134_n_2 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_134_n_3 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_135_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_136_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_137_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_138_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_139_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_140_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_141_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_142_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_143_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_144_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_145_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_146_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_147_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_148_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_149_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_150_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_151_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_152_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_153_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_154_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_155_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_156_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_157_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_158_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_159_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_160_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_161_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_162_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_163_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_164_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_165_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_166_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_167_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_168_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_169_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_170_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_171_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_172_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_173_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_174_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_175_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_176_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_177_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_178_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_179_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_180_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_181_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_182_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_183_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_184_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_185_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_186_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_187_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_188_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_189_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_190_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_191_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_192_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_193_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_194_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_195_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_196_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_197_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_198_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_199_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_200_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_201_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_202_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_203_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_204_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_205_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_206_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_207_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_208_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_209_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_210_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_211_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_212_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_213_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_214_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_215_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_216_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_217_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_218_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_219_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_220_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_221_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_222_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_223_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_224_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_225_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_226_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_227_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_228_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_229_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_230_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_231_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_232_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_233_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_234_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_235_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_236_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_237_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_238_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_239_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_240_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_241_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_242_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_243_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_244_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_245_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_246_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_247_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_248_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_249_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_250_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_251_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_252_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_253_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_254_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_255_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_256_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_257_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_258_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_259_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_260_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_261_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_262_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_263_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_264_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_265_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_266_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_267_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_268_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_269_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_270_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_271_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_272_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_273_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_274_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_275_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_276_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_277_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_278_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_279_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_280_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_62_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_63_n_2 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_63_n_3 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_65_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_66_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_67_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_67_n_1 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_67_n_2 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_67_n_3 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_68_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_69_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_70_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_71_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_72_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_72_n_1 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_72_n_2 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_72_n_3 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_73_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_74_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_75_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_76_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_77_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_77_n_1 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_77_n_2 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_77_n_3 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_78_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_79_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_80_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_81_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_82_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_82_n_1 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_82_n_2 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_82_n_3 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_83_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_84_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_85_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_86_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_87_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_88_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_89_n_2 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_89_n_3 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_91_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_92_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_93_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_93_n_1 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_93_n_2 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_93_n_3 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_94_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_95_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_96_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_97_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_98_n_0 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_98_n_1 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_98_n_2 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_98_n_3 : STD_LOGIC;
  signal xpm_fifo_sync_inst_i_99_n_0 : STD_LOGIC;
  signal \NLW_i___103__0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i___103__0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i___116__0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i___116__0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i___56_i_22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i___56_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i___71_i_22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i___71_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i___75_i_22_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i___75_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_i___90__0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i___90__0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_ikn_output_rb_reg[303]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_ikn_output_rb_reg[319]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ikn_output_rb_reg[319]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ikn_output_rb_reg[323]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_ikn_output_rb_reg[339]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ikn_output_rb_reg[339]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_ikn_output_rb_reg[343]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_ikn_output_rb_reg[359]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal \NLW_ikn_output_rb_reg[359]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_xpm_fifo_sync_inst_almost_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_almost_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_data_valid_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_dbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_overflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_prog_empty_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_prog_full_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_sbiterr_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_underflow_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_wr_ack_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED : STD_LOGIC;
  signal NLW_xpm_fifo_sync_inst_rd_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_xpm_fifo_sync_inst_wr_data_count_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_xpm_fifo_sync_inst_i_115_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_xpm_fifo_sync_inst_i_115_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_xpm_fifo_sync_inst_i_63_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_xpm_fifo_sync_inst_i_63_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_xpm_fifo_sync_inst_i_89_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_xpm_fifo_sync_inst_i_89_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute ORIG_CELL_NAME : string;
  attribute ORIG_CELL_NAME of \axi_araddr_reg[2]\ : label is "axi_araddr_reg[2]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[2]_rep\ : label is "axi_araddr_reg[2]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[2]_rep__0\ : label is "axi_araddr_reg[2]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[3]\ : label is "axi_araddr_reg[3]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[3]_rep\ : label is "axi_araddr_reg[3]";
  attribute ORIG_CELL_NAME of \axi_araddr_reg[3]_rep__0\ : label is "axi_araddr_reg[3]";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_rdata[10]_i_20\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \axi_rdata[11]_i_20\ : label is "soft_lutpair527";
  attribute SOFT_HLUTNM of \axi_rdata[12]_i_20\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \axi_rdata[14]_i_20\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \axi_rdata[15]_i_20\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \axi_rdata[16]_i_20\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \axi_rdata[17]_i_20\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \axi_rdata[18]_i_20\ : label is "soft_lutpair529";
  attribute SOFT_HLUTNM of \axi_rdata[19]_i_24\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \axi_rdata[19]_i_9\ : label is "soft_lutpair520";
  attribute SOFT_HLUTNM of \axi_rdata[4]_i_20\ : label is "soft_lutpair521";
  attribute SOFT_HLUTNM of \axi_rdata[5]_i_20\ : label is "soft_lutpair522";
  attribute SOFT_HLUTNM of \axi_rdata[6]_i_20\ : label is "soft_lutpair524";
  attribute SOFT_HLUTNM of \axi_rdata[7]_i_20\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \axi_rdata[8]_i_20\ : label is "soft_lutpair525";
  attribute SOFT_HLUTNM of \axi_rdata[9]_i_20\ : label is "soft_lutpair526";
  attribute SOFT_HLUTNM of \i___106\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \i___107\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \i___108\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \i___11\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \i___110\ : label is "soft_lutpair539";
  attribute SOFT_HLUTNM of \i___119\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \i___12\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \i___120\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \i___122\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \i___123\ : label is "soft_lutpair537";
  attribute SOFT_HLUTNM of \i___13\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \i___130\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \i___131\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \i___132\ : label is "soft_lutpair503";
  attribute SOFT_HLUTNM of \i___133\ : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of \i___135\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \i___136\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \i___137\ : label is "soft_lutpair501";
  attribute SOFT_HLUTNM of \i___138\ : label is "soft_lutpair518";
  attribute SOFT_HLUTNM of \i___14\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \i___140\ : label is "soft_lutpair432";
  attribute SOFT_HLUTNM of \i___141\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \i___142\ : label is "soft_lutpair500";
  attribute SOFT_HLUTNM of \i___143\ : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of \i___149\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \i___15\ : label is "soft_lutpair460";
  attribute HLUTNM : string;
  attribute HLUTNM of \i___153_0\ : label is "lutpair4";
  attribute HLUTNM of \i___153_1\ : label is "lutpair4";
  attribute SOFT_HLUTNM of \i___160\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \i___183\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \i___185\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \i___187\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \i___211\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \i___212\ : label is "soft_lutpair499";
  attribute SOFT_HLUTNM of \i___217\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \i___218\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \i___219\ : label is "soft_lutpair540";
  attribute SOFT_HLUTNM of \i___220\ : label is "soft_lutpair531";
  attribute SOFT_HLUTNM of \i___225\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \i___226\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \i___227\ : label is "soft_lutpair541";
  attribute SOFT_HLUTNM of \i___228\ : label is "soft_lutpair528";
  attribute SOFT_HLUTNM of \i___24\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \i___30\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \i___47\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \i___48\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \i___49\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \i___56\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \i___57_i_12\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \i___57_i_13\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \i___57_i_4\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \i___57_i_6\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \i___58_i_4\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \i___58_i_7\ : label is "soft_lutpair535";
  attribute SOFT_HLUTNM of \i___59_i_4\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \i___59_i_6\ : label is "soft_lutpair536";
  attribute SOFT_HLUTNM of \i___60_i_4\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \i___60_i_6\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \i___60_i_7\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \i___63\ : label is "soft_lutpair429";
  attribute SOFT_HLUTNM of \i___64_i_13\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \i___64_i_15\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \i___64_i_4\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \i___64_i_7\ : label is "soft_lutpair534";
  attribute SOFT_HLUTNM of \i___65_i_11\ : label is "soft_lutpair530";
  attribute SOFT_HLUTNM of \i___66_i_11\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \i___67_i_11\ : label is "soft_lutpair532";
  attribute SOFT_HLUTNM of \i___67_i_12\ : label is "soft_lutpair533";
  attribute SOFT_HLUTNM of \i___68_i_11\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \i___69_i_11\ : label is "soft_lutpair519";
  attribute SOFT_HLUTNM of \i___70_i_11\ : label is "soft_lutpair523";
  attribute SOFT_HLUTNM of \i___71\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \i___74\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \i___75\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \i___78\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \i___93\ : label is "soft_lutpair538";
  attribute SOFT_HLUTNM of \i___94\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \i___95\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \i___97\ : label is "soft_lutpair538";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \ikn_output_rb_reg[303]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ikn_output_rb_reg[307]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ikn_output_rb_reg[311]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ikn_output_rb_reg[315]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ikn_output_rb_reg[318]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ikn_output_rb_reg[323]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ikn_output_rb_reg[327]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ikn_output_rb_reg[331]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ikn_output_rb_reg[335]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ikn_output_rb_reg[338]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ikn_output_rb_reg[343]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ikn_output_rb_reg[347]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ikn_output_rb_reg[351]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ikn_output_rb_reg[355]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \ikn_output_rb_reg[358]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \pwm_in[1]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \pwm_in[1]_i_1__0\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \pwm_in[1]_i_1__1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \pwm_in[1]_i_1__10\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \pwm_in[1]_i_1__11\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \pwm_in[1]_i_1__12\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \pwm_in[1]_i_1__13\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \pwm_in[1]_i_1__14\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \pwm_in[1]_i_1__15\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \pwm_in[1]_i_1__16\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \pwm_in[1]_i_1__2\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \pwm_in[1]_i_1__3\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \pwm_in[1]_i_1__4\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \pwm_in[1]_i_1__5\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \pwm_in[1]_i_1__6\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \pwm_in[1]_i_1__7\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \pwm_in[1]_i_1__8\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \pwm_in[1]_i_1__9\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \pwm_in[2]_i_1\ : label is "soft_lutpair433";
  attribute SOFT_HLUTNM of \pwm_in[2]_i_1__0\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \pwm_in[2]_i_1__1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \pwm_in[2]_i_1__10\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \pwm_in[2]_i_1__11\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \pwm_in[2]_i_1__12\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \pwm_in[2]_i_1__13\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \pwm_in[2]_i_1__14\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \pwm_in[2]_i_1__15\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \pwm_in[2]_i_1__16\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \pwm_in[2]_i_1__2\ : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of \pwm_in[2]_i_1__3\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \pwm_in[2]_i_1__4\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \pwm_in[2]_i_1__5\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \pwm_in[2]_i_1__6\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \pwm_in[2]_i_1__7\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \pwm_in[2]_i_1__8\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \pwm_in[2]_i_1__9\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \pwm_in[4]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \pwm_in[4]_i_1__0\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \pwm_in[4]_i_1__1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \pwm_in[4]_i_1__10\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \pwm_in[4]_i_1__11\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \pwm_in[4]_i_1__12\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \pwm_in[4]_i_1__13\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \pwm_in[4]_i_1__14\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \pwm_in[4]_i_1__15\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \pwm_in[4]_i_1__16\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \pwm_in[4]_i_1__2\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \pwm_in[4]_i_1__3\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \pwm_in[4]_i_1__4\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \pwm_in[4]_i_1__5\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \pwm_in[4]_i_1__6\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \pwm_in[4]_i_1__7\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \pwm_in[4]_i_1__8\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \pwm_in[4]_i_1__9\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \pwm_in[5]_i_1\ : label is "soft_lutpair434";
  attribute SOFT_HLUTNM of \pwm_in[5]_i_1__0\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \pwm_in[5]_i_1__1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \pwm_in[5]_i_1__10\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \pwm_in[5]_i_1__11\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \pwm_in[5]_i_1__12\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \pwm_in[5]_i_1__13\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \pwm_in[5]_i_1__14\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \pwm_in[5]_i_1__15\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \pwm_in[5]_i_1__16\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \pwm_in[5]_i_1__2\ : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of \pwm_in[5]_i_1__3\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \pwm_in[5]_i_1__4\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \pwm_in[5]_i_1__5\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \pwm_in[5]_i_1__6\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \pwm_in[5]_i_1__7\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \pwm_in[5]_i_1__8\ : label is "soft_lutpair471";
  attribute SOFT_HLUTNM of \pwm_in[5]_i_1__9\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \pwm_in[6]_i_2\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \pwm_in[6]_i_2__0\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \pwm_in[6]_i_2__1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \pwm_in[6]_i_2__10\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \pwm_in[6]_i_2__11\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \pwm_in[6]_i_2__12\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \pwm_in[6]_i_2__13\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \pwm_in[6]_i_2__14\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \pwm_in[6]_i_2__15\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \pwm_in[6]_i_2__16\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \pwm_in[6]_i_2__2\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \pwm_in[6]_i_2__3\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \pwm_in[6]_i_2__4\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \pwm_in[6]_i_2__5\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \pwm_in[6]_i_2__6\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \pwm_in[6]_i_2__7\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \pwm_in[6]_i_2__8\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \pwm_in[6]_i_2__9\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \pwm_in[7]_i_2\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \pwm_in[7]_i_2__0\ : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \pwm_in[7]_i_2__1\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \pwm_in[7]_i_2__10\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \pwm_in[7]_i_2__11\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \pwm_in[7]_i_2__12\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \pwm_in[7]_i_2__13\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \pwm_in[7]_i_2__14\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \pwm_in[7]_i_2__15\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \pwm_in[7]_i_2__16\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \pwm_in[7]_i_2__2\ : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \pwm_in[7]_i_2__3\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \pwm_in[7]_i_2__4\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \pwm_in[7]_i_2__5\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \pwm_in[7]_i_2__6\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \pwm_in[7]_i_2__7\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \pwm_in[7]_i_2__8\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \pwm_in[7]_i_2__9\ : label is "soft_lutpair482";
  attribute DOUT_RESET_VALUE : string;
  attribute DOUT_RESET_VALUE of xpm_fifo_sync_inst : label is "0";
  attribute ECC_MODE : string;
  attribute ECC_MODE of xpm_fifo_sync_inst : label is "no_ecc";
  attribute EN_ADV_FEATURE_SYNC : string;
  attribute EN_ADV_FEATURE_SYNC of xpm_fifo_sync_inst : label is "16'b0000000000000000";
  attribute FIFO_MEMORY_TYPE : string;
  attribute FIFO_MEMORY_TYPE of xpm_fifo_sync_inst : label is "distributed";
  attribute FIFO_READ_LATENCY : integer;
  attribute FIFO_READ_LATENCY of xpm_fifo_sync_inst : label is 0;
  attribute FIFO_WRITE_DEPTH : integer;
  attribute FIFO_WRITE_DEPTH of xpm_fifo_sync_inst : label is 16;
  attribute FULL_RESET_VALUE : integer;
  attribute FULL_RESET_VALUE of xpm_fifo_sync_inst : label is 0;
  attribute PROG_EMPTY_THRESH : integer;
  attribute PROG_EMPTY_THRESH of xpm_fifo_sync_inst : label is 5;
  attribute PROG_FULL_THRESH : integer;
  attribute PROG_FULL_THRESH of xpm_fifo_sync_inst : label is 11;
  attribute P_COMMON_CLOCK : integer;
  attribute P_COMMON_CLOCK of xpm_fifo_sync_inst : label is 1;
  attribute P_ECC_MODE : integer;
  attribute P_ECC_MODE of xpm_fifo_sync_inst : label is 0;
  attribute P_FIFO_MEMORY_TYPE : integer;
  attribute P_FIFO_MEMORY_TYPE of xpm_fifo_sync_inst : label is 1;
  attribute P_READ_MODE : integer;
  attribute P_READ_MODE of xpm_fifo_sync_inst : label is 1;
  attribute P_WAKEUP_TIME : integer;
  attribute P_WAKEUP_TIME of xpm_fifo_sync_inst : label is 2;
  attribute RD_DATA_COUNT_WIDTH : integer;
  attribute RD_DATA_COUNT_WIDTH of xpm_fifo_sync_inst : label is 1;
  attribute READ_DATA_WIDTH : integer;
  attribute READ_DATA_WIDTH of xpm_fifo_sync_inst : label is 60;
  attribute READ_MODE : string;
  attribute READ_MODE of xpm_fifo_sync_inst : label is "fwft";
  attribute USE_ADV_FEATURES : string;
  attribute USE_ADV_FEATURES of xpm_fifo_sync_inst : label is "0000";
  attribute WAKEUP_TIME : integer;
  attribute WAKEUP_TIME of xpm_fifo_sync_inst : label is 0;
  attribute WRITE_DATA_WIDTH : integer;
  attribute WRITE_DATA_WIDTH of xpm_fifo_sync_inst : label is 60;
  attribute WR_DATA_COUNT_WIDTH : integer;
  attribute WR_DATA_COUNT_WIDTH of xpm_fifo_sync_inst : label is 1;
  attribute XPM_MODULE : string;
  attribute XPM_MODULE of xpm_fifo_sync_inst : label is "TRUE";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_100 : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_101 : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_102 : label is "soft_lutpair509";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_104 : label is "soft_lutpair517";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_106 : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_107 : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_109 : label is "soft_lutpair516";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_110 : label is "soft_lutpair515";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_123 : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_125 : label is "soft_lutpair506";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_126 : label is "soft_lutpair508";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_127 : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_128 : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_130 : label is "soft_lutpair505";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_131 : label is "soft_lutpair507";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_132 : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_133 : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_135 : label is "soft_lutpair504";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_136 : label is "soft_lutpair502";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_73 : label is "soft_lutpair513";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_74 : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_75 : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_76 : label is "soft_lutpair514";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_78 : label is "soft_lutpair512";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_79 : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_80 : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_81 : label is "soft_lutpair510";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_83 : label is "soft_lutpair511";
  attribute SOFT_HLUTNM of xpm_fifo_sync_inst_i_99 : label is "soft_lutpair518";
begin
  Q(17 downto 0) <= \^q\(17 downto 0);
  axi_arready_reg_0 <= \^axi_arready_reg_0\;
  axi_awready_reg_0 <= \^axi_awready_reg_0\;
  axi_wready_reg_0 <= \^axi_wready_reg_0\;
  p_0_in0 <= \^p_0_in0\;
  s00_axi_bvalid <= \^s00_axi_bvalid\;
  s00_axi_rvalid <= \^s00_axi_rvalid\;
InverseKinematics: entity work.design_1_axi_ikinematics_0_0_FXP_iKinematics
     port map (
      CO(0) => \ikn_output_rb_reg[319]_i_2_n_3\,
      D(2) => p_2_in(59),
      D(1) => p_2_in(39),
      D(0) => p_2_in(19),
      DI(0) => \i___18_n_0\,
      \FSM_onehot_fsm_state_reg[2]_0\(0) => InverseKinematics_n_304,
      \FSM_onehot_state_reg[3]\(0) => InverseKinematics_n_127,
      \FSM_onehot_state_reg[3]_0\(0) => InverseKinematics_n_147,
      \FSM_onehot_state_reg[3]_1\(0) => InverseKinematics_n_165,
      \FSM_onehot_state_reg[3]_2\(0) => InverseKinematics_n_200,
      \FSM_onehot_state_reg[3]_3\(0) => InverseKinematics_n_248,
      \FSM_onehot_state_reg[3]_4\(0) => InverseKinematics_n_276,
      \FSM_onehot_state_reg[4]\(1) => InverseKinematics_n_177,
      \FSM_onehot_state_reg[4]\(0) => InverseKinematics_n_178,
      \FSM_onehot_state_reg[4]_0\(1) => InverseKinematics_n_226,
      \FSM_onehot_state_reg[4]_0\(0) => InverseKinematics_n_227,
      \FSM_onehot_state_reg[4]_1\(0) => \i___14_n_0\,
      \FSM_onehot_state_reg[4]_2\(0) => \i___24_n_0\,
      \FSM_onehot_state_reg[4]_3\(0) => \i___30_n_0\,
      \FSM_onehot_state_reg[4]_4\(0) => \i___47_n_0\,
      \FSM_onehot_state_reg[4]_5\(0) => \i___48_n_0\,
      \FSM_onehot_state_reg[4]_6\(0) => \i___49_n_0\,
      \FSM_sequential_fsm_state_reg[3]\(3 downto 0) => \S2_FSM/fsm_state\(3 downto 0),
      I128(1) => InverseKinematics_n_235,
      I128(0) => InverseKinematics_n_236,
      O(0) => \flp2fxp_converter_x/fxp_signed0\(19),
      OUT_DATA_READY => ikn_data_ready,
      P(1) => InverseKinematics_n_174,
      P(0) => InverseKinematics_n_175,
      Q(0) => \slv_reg2_reg_n_0_[31]\,
      \Q1_OUT_reg[11]_0\(3) => InverseKinematics_n_38,
      \Q1_OUT_reg[11]_0\(2) => InverseKinematics_n_39,
      \Q1_OUT_reg[11]_0\(1) => InverseKinematics_n_40,
      \Q1_OUT_reg[11]_0\(0) => InverseKinematics_n_41,
      \Q1_OUT_reg[15]_0\(3) => InverseKinematics_n_42,
      \Q1_OUT_reg[15]_0\(2) => InverseKinematics_n_43,
      \Q1_OUT_reg[15]_0\(1) => InverseKinematics_n_44,
      \Q1_OUT_reg[15]_0\(0) => InverseKinematics_n_45,
      \Q1_OUT_reg[18]_0\(2) => InverseKinematics_n_46,
      \Q1_OUT_reg[18]_0\(1) => InverseKinematics_n_47,
      \Q1_OUT_reg[18]_0\(0) => InverseKinematics_n_48,
      \Q1_OUT_reg[7]_0\(3) => InverseKinematics_n_34,
      \Q1_OUT_reg[7]_0\(2) => InverseKinematics_n_35,
      \Q1_OUT_reg[7]_0\(1) => InverseKinematics_n_36,
      \Q1_OUT_reg[7]_0\(0) => InverseKinematics_n_37,
      \Q2_OUT_reg[11]_0\(3) => InverseKinematics_n_77,
      \Q2_OUT_reg[11]_0\(2) => InverseKinematics_n_78,
      \Q2_OUT_reg[11]_0\(1) => InverseKinematics_n_79,
      \Q2_OUT_reg[11]_0\(0) => InverseKinematics_n_80,
      \Q2_OUT_reg[11]_1\(3) => \i___200_n_0\,
      \Q2_OUT_reg[11]_1\(2) => \i___199_n_0\,
      \Q2_OUT_reg[11]_1\(1) => \i___198_n_0\,
      \Q2_OUT_reg[11]_1\(0) => \i___197_n_0\,
      \Q2_OUT_reg[15]_0\(3) => InverseKinematics_n_81,
      \Q2_OUT_reg[15]_0\(2) => InverseKinematics_n_82,
      \Q2_OUT_reg[15]_0\(1) => InverseKinematics_n_83,
      \Q2_OUT_reg[15]_0\(0) => InverseKinematics_n_84,
      \Q2_OUT_reg[15]_1\(3) => \i___204_n_0\,
      \Q2_OUT_reg[15]_1\(2) => \i___203_n_0\,
      \Q2_OUT_reg[15]_1\(1) => \i___202_n_0\,
      \Q2_OUT_reg[15]_1\(0) => \i___201_n_0\,
      \Q2_OUT_reg[18]_0\(2) => InverseKinematics_n_85,
      \Q2_OUT_reg[18]_0\(1) => InverseKinematics_n_86,
      \Q2_OUT_reg[18]_0\(0) => InverseKinematics_n_87,
      \Q2_OUT_reg[18]_1\(3) => \i___188_n_0\,
      \Q2_OUT_reg[18]_1\(2) => \i___207_n_0\,
      \Q2_OUT_reg[18]_1\(1) => \i___206_n_0\,
      \Q2_OUT_reg[18]_1\(0) => \i___205_n_0\,
      \Q2_OUT_reg[3]_0\(3) => InverseKinematics_n_49,
      \Q2_OUT_reg[3]_0\(2) => InverseKinematics_n_50,
      \Q2_OUT_reg[3]_0\(1) => InverseKinematics_n_51,
      \Q2_OUT_reg[3]_0\(0) => \FXP_Q2_plus_Offset/s_add\(0),
      \Q2_OUT_reg[3]_1\(3) => \i___192_n_0\,
      \Q2_OUT_reg[3]_1\(2) => \i___191_n_0\,
      \Q2_OUT_reg[3]_1\(1) => \i___190_n_0\,
      \Q2_OUT_reg[3]_1\(0) => \i___189_n_0\,
      \Q2_OUT_reg[7]_0\(3) => InverseKinematics_n_73,
      \Q2_OUT_reg[7]_0\(2) => InverseKinematics_n_74,
      \Q2_OUT_reg[7]_0\(1) => InverseKinematics_n_75,
      \Q2_OUT_reg[7]_0\(0) => InverseKinematics_n_76,
      \Q2_OUT_reg[7]_1\(3) => \i___196_n_0\,
      \Q2_OUT_reg[7]_1\(2) => \i___195_n_0\,
      \Q2_OUT_reg[7]_1\(1) => \i___194_n_0\,
      \Q2_OUT_reg[7]_1\(0) => \i___193_n_0\,
      Q3_OUT(19 downto 0) => ikn_q3(19 downto 0),
      \Q3_OUT_reg[11]_0\(3) => InverseKinematics_n_116,
      \Q3_OUT_reg[11]_0\(2) => InverseKinematics_n_117,
      \Q3_OUT_reg[11]_0\(1) => InverseKinematics_n_118,
      \Q3_OUT_reg[11]_0\(0) => InverseKinematics_n_119,
      \Q3_OUT_reg[15]_0\(3) => InverseKinematics_n_120,
      \Q3_OUT_reg[15]_0\(2) => InverseKinematics_n_121,
      \Q3_OUT_reg[15]_0\(1) => InverseKinematics_n_122,
      \Q3_OUT_reg[15]_0\(0) => InverseKinematics_n_123,
      \Q3_OUT_reg[18]_0\(2) => InverseKinematics_n_124,
      \Q3_OUT_reg[18]_0\(1) => InverseKinematics_n_125,
      \Q3_OUT_reg[18]_0\(0) => InverseKinematics_n_126,
      \Q3_OUT_reg[3]_0\(3) => InverseKinematics_n_88,
      \Q3_OUT_reg[3]_0\(2) => InverseKinematics_n_89,
      \Q3_OUT_reg[3]_0\(1) => InverseKinematics_n_90,
      \Q3_OUT_reg[3]_0\(0) => \FXP_Q3_plus_Offset/s_add\(0),
      \Q3_OUT_reg[7]_0\(3) => InverseKinematics_n_112,
      \Q3_OUT_reg[7]_0\(2) => InverseKinematics_n_113,
      \Q3_OUT_reg[7]_0\(1) => InverseKinematics_n_114,
      \Q3_OUT_reg[7]_0\(0) => InverseKinematics_n_115,
      S(3) => InverseKinematics_n_30,
      S(2) => InverseKinematics_n_31,
      S(1) => InverseKinematics_n_32,
      S(0) => \FXP_Q1_plus_Offset/s_add\(0),
      SR(0) => \^p_0_in0\,
      \STAGE2_REG0_reg[19]\ => \i___212_n_0\,
      \STAGE2_REG1_reg[18]\(0) => \i___146_n_0\,
      \X_OUT_reg[17]\(0) => InverseKinematics_n_225,
      \X_OUT_reg[18]\(0) => InverseKinematics_n_176,
      \X_OUT_reg[18]_0\ => InverseKinematics_n_224,
      \X_OUT_reg[19]\(2 downto 0) => stage5_c8_xout(19 downto 17),
      \X_OUT_reg[19]_0\ => InverseKinematics_n_223,
      \Y_OUT_reg[0]\(0) => \i___181_n_0\,
      \Z_OUT_reg[18]\(0) => \i___144_n_0\,
      \Z_OUT_reg[18]_0\(2) => \i___159_n_0\,
      \Z_OUT_reg[18]_0\(1) => \i___27_n_0\,
      \Z_OUT_reg[18]_0\(0) => \i___29_n_0\,
      \Z_OUT_reg[18]_1\(0) => \i___184_n_0\,
      \Z_OUT_reg[18]_2\(0) => \i___186_n_0\,
      \Z_OUT_reg[18]_inv\(0) => \i___169_n_0\,
      \Z_OUT_reg[3]\(0) => \i___28_n_0\,
      \_carry__0_i_10__0\ => \i___220_n_0\,
      \_carry__0_i_10__5\ => \i___228_n_0\,
      \_carry__1_i_16\ => \i___218_n_0\,
      \_carry__1_i_16_0\ => \i___217_n_0\,
      \_carry__1_i_16__1\ => \i___226_n_0\,
      \_carry__1_i_16__1_0\ => \i___225_n_0\,
      \_carry__2\ => \i___219_n_0\,
      \_carry__2_0\ => \i___227_n_0\,
      dout(59 downto 0) => fifo_dout(59 downto 0),
      empty => fifo_empty,
      \gen_rd_b.doutb_reg_reg[0]\ => \i___15_n_0\,
      \ikn_output_rb_reg[319]\ => xpm_fifo_sync_inst_i_114_n_0,
      \ikn_output_rb_reg[319]_0\ => \i___11_n_0\,
      \ikn_output_rb_reg[339]\ => xpm_fifo_sync_inst_i_88_n_0,
      \ikn_output_rb_reg[339]_0\ => \i___12_n_0\,
      \ikn_output_rb_reg[339]_1\(0) => \slv_reg3_reg_n_0_[31]\,
      \ikn_output_rb_reg[339]_2\(0) => \flp2fxp_converter_y/fxp_signed0\(19),
      \ikn_output_rb_reg[339]_3\(0) => \ikn_output_rb_reg[339]_i_2_n_3\,
      \ikn_output_rb_reg[359]\ => xpm_fifo_sync_inst_i_62_n_0,
      \ikn_output_rb_reg[359]_0\ => \i___13_n_0\,
      \ikn_output_rb_reg[359]_1\(0) => \slv_reg4_reg_n_0_[31]\,
      \ikn_output_rb_reg[359]_2\(0) => \flp2fxp_converter_z/fxp_signed0\(19),
      \ikn_output_rb_reg[359]_3\(0) => \ikn_output_rb_reg[359]_i_6_n_3\,
      ikn_q1(19 downto 0) => ikn_q1(19 downto 0),
      ikn_q2(19 downto 0) => ikn_q2(19 downto 0),
      ikn_start_reg(0) => pip_activity01_out,
      \iteration_reg[0]\(0) => \S4_C3_CV/iteration\(0),
      \iteration_reg[0]_0\(0) => \i___145_n_0\,
      \iteration_reg[0]_1\(0) => \i___148_n_0\,
      \iteration_reg[0]_2\(0) => \i___149_n_0\,
      \iteration_reg[0]_3\(0) => \i___160_n_0\,
      \iteration_reg[0]_4\(0) => \i___170_n_0\,
      \iteration_reg[0]_5\(0) => \i___183_n_0\,
      \iteration_reg[0]_6\(0) => \i___185_n_0\,
      \iteration_reg[0]_7\(0) => \i___187_n_0\,
      \iteration_reg[1]\ => InverseKinematics_n_198,
      \iteration_reg[1]_0\ => InverseKinematics_n_199,
      \iteration_reg[3]\(3 downto 0) => \S1_C1_CV/iteration\(3 downto 0),
      \iteration_reg[3]_0\(3 downto 0) => \S3_C2_HV/iteration\(3 downto 0),
      \iteration_reg[3]_1\ => InverseKinematics_n_161,
      \iteration_reg[3]_2\(3 downto 0) => \S3_C4_CV/iteration\(3 downto 0),
      \iteration_reg[3]_3\(3 downto 0) => \S4_C7_LV/iteration\(3 downto 0),
      \iteration_reg[3]_4\(3 downto 0) => \S5_C8_HV/iteration\(3 downto 0),
      \iteration_reg[3]_5\ => InverseKinematics_n_217,
      \iteration_reg[3]_6\(3 downto 0) => \S5_C5_CR/iteration\(3 downto 0),
      \iteration_reg[3]_7\(3 downto 0) => \S6_C9_CV/iteration\(3 downto 0),
      \iteration_reg[3]_8\(3 downto 0) => \S6_C6_CV/iteration\(3 downto 0),
      p_0_in => \S1_C1_CV/p_0_in\,
      p_0_in_0 => \S4_C7_LV/p_0_in\,
      p_0_in_1 => \S4_C3_CV/p_0_in\,
      p_0_in_2 => \S5_C5_CR/p_0_in\,
      p_0_in_3 => \S6_C9_CV/p_0_in\,
      p_0_in_4 => \S6_C6_CV/p_0_in\,
      p_1_in => \S4_C7_LV/p_1_in\,
      \pip_activity_reg[5]_0\ => ikn_start_reg_n_0,
      pip_clock => pip_clock,
      \pip_ctr_reg[0]_0\(0) => \i___55_n_0\,
      \pip_ctr_reg[4]_0\(4 downto 0) => pip_ctr_reg(4 downto 0),
      \reg_add_mux_in1_reg[19]\(0) => \S2_FSM/reg_add_mux_in1\(19),
      \reg_add_mux_in2_reg[19]\(0) => \S2_FSM/reg_add_mux_in2\(19),
      reg_ikn_q1_offset(18 downto 0) => reg_ikn_q1_offset(18 downto 0),
      reg_ikn_q2_offset(18 downto 0) => reg_ikn_q2_offset(18 downto 0),
      reg_ikn_q3_offset(18 downto 0) => reg_ikn_q3_offset(18 downto 0),
      \reg_mult_mux_in1_reg[19]\(2 downto 0) => \S2_FSM/reg_mult_mux_in1\(19 downto 17),
      \reg_mult_mux_in2_reg[2]\(2 downto 0) => \S2_FSM/reg_mult_mux_in2\(2 downto 0),
      \reg_r_reg[19]\ => \i___211_n_0\,
      \reg_xin_reg[0]_0\ => \i___213_n_0\,
      \reg_xin_reg[0]_1\(0) => \i___32_n_0\,
      \reg_xin_reg[0]_2\(0) => \i___182_n_0\,
      \reg_xin_reg[11]_0\ => \i___40_n_0\,
      \reg_xin_reg[12]_0\ => \i___39_n_0\,
      \reg_xin_reg[15]_0\ => \i___38_n_0\,
      \reg_xin_reg[16]_0\(0) => \i___19_n_0\,
      \reg_xin_reg[16]_1\(0) => \i___33_n_0\,
      \reg_xin_reg[18]_0\ => InverseKinematics_n_153,
      \reg_xin_reg[18]_1\(1 downto 0) => \S3_C2_HV/FXP_X1_ADDER/s_add\(19 downto 18),
      \reg_xin_reg[18]_2\(0) => InverseKinematics_n_164,
      \reg_xin_reg[18]_3\ => InverseKinematics_n_206,
      \reg_xin_reg[18]_4\(1 downto 0) => \S5_C8_HV/FXP_X1_ADDER/s_add\(19 downto 18),
      \reg_xin_reg[18]_5\(0) => InverseKinematics_n_220,
      \reg_xin_reg[18]_6\(9) => \S5_C5_CR/FXP_X_ADDER/s_add\(19),
      \reg_xin_reg[18]_6\(8) => \S5_C5_CR/FXP_X_ADDER/s_add\(15),
      \reg_xin_reg[18]_6\(7 downto 6) => \S5_C5_CR/FXP_X_ADDER/s_add\(12 downto 11),
      \reg_xin_reg[18]_6\(5 downto 4) => \S5_C5_CR/FXP_X_ADDER/s_add\(9 downto 8),
      \reg_xin_reg[18]_6\(3 downto 1) => \S5_C5_CR/FXP_X_ADDER/s_add\(6 downto 4),
      \reg_xin_reg[18]_6\(0) => \S5_C5_CR/FXP_X_ADDER/s_add\(2),
      \reg_xin_reg[18]_7\(0) => InverseKinematics_n_247,
      \reg_xin_reg[19]_0\(0) => \S4_C3_CV/reg_xin\(19),
      \reg_xin_reg[19]_1\(0) => \S1_C1_CV/reg_xin\(19),
      \reg_xin_reg[19]_2\(0) => \S3_C2_HV/p_0_in\,
      \reg_xin_reg[19]_3\ => InverseKinematics_n_156,
      \reg_xin_reg[19]_4\(0) => \S3_C4_CV/reg_xin\(19),
      \reg_xin_reg[19]_5\(0) => \S5_C8_HV/p_0_in\,
      \reg_xin_reg[19]_6\ => InverseKinematics_n_212,
      \reg_xin_reg[19]_7\(0) => \S5_C5_CR/reg_xin\(19),
      \reg_xin_reg[19]_8\(0) => \S6_C9_CV/reg_xin\(19),
      \reg_xin_reg[19]_9\(0) => \S6_C6_CV/reg_xin\(19),
      \reg_xin_reg[2]_0\ => \i___46_n_0\,
      \reg_xin_reg[4]_0\ => \i___45_n_0\,
      \reg_xin_reg[5]_0\ => \i___44_n_0\,
      \reg_xin_reg[6]_0\ => \i___43_n_0\,
      \reg_xin_reg[8]_0\ => \i___42_n_0\,
      \reg_xin_reg[9]_0\ => \i___41_n_0\,
      \reg_yin[12]_i_6\(2) => \i___164_rep_n_0\,
      \reg_yin[12]_i_6\(1) => \i___165_n_0\,
      \reg_yin[12]_i_6\(0) => \i___161_n_0\,
      \reg_yin[13]_i_2\(1) => \i___167_n_0\,
      \reg_yin[13]_i_2\(0) => \i___168_n_0\,
      \reg_yin[19]_i_7\(1) => \i___164_n_0\,
      \reg_yin[19]_i_7\(0) => \i___166_n_0\,
      \reg_yin[8]_i_6\(1) => \i___162_n_0\,
      \reg_yin[8]_i_6\(0) => \i___166_rep_n_0\,
      \reg_yin_reg[0]_0\ => \i___52_n_0\,
      \reg_yin_reg[18]_0\(1 downto 0) => \S3_C2_HV/FXP_Y1_ADDER/s_add\(19 downto 18),
      \reg_yin_reg[18]_1\(0) => InverseKinematics_n_160,
      \reg_yin_reg[18]_10\(0) => \i___235_n_0\,
      \reg_yin_reg[18]_2\(1 downto 0) => \S5_C8_HV/FXP_Y1_ADDER/s_add\(19 downto 18),
      \reg_yin_reg[18]_3\(0) => InverseKinematics_n_216,
      \reg_yin_reg[18]_4\(0) => \i___232_n_0\,
      \reg_yin_reg[18]_5\(0) => \i___20_n_0\,
      \reg_yin_reg[18]_6\(0) => \i___233_n_0\,
      \reg_yin_reg[18]_7\(0) => \i___31_n_0\,
      \reg_yin_reg[18]_8\(0) => \i___34_n_0\,
      \reg_yin_reg[18]_9\(0) => \i___234_n_0\,
      \reg_yin_reg[19]_0\(0) => \S4_C3_CV/reg_yin\(19),
      \reg_yin_reg[19]_1\(0) => \S1_C1_CV/reg_yin\(19),
      \reg_yin_reg[19]_2\(1) => \S3_C2_HV/p_1_in\,
      \reg_yin_reg[19]_2\(0) => InverseKinematics_n_155,
      \reg_yin_reg[19]_3\ => InverseKinematics_n_157,
      \reg_yin_reg[19]_4\(1) => \S5_C8_HV/p_1_in\,
      \reg_yin_reg[19]_4\(0) => InverseKinematics_n_208,
      \reg_yin_reg[19]_5\ => InverseKinematics_n_213,
      \reg_yin_reg[19]_6\(0) => \S5_C5_CR/reg_yin\(19),
      \reg_yin_reg[19]_7\(0) => \S6_C9_CV/reg_yin\(19),
      \reg_yin_reg[19]_8\(0) => \S6_C6_CV/reg_yin\(19),
      \reg_yin_reg[3]_0\ => \i___21_n_0\,
      \reg_yin_reg[3]_1\ => \i___35_n_0\,
      \reg_zin_reg[19]_0\(3 downto 1) => \S4_C7_LV/reg_zin\(19 downto 17),
      \reg_zin_reg[19]_0\(0) => \S4_C7_LV/reg_zin\(0),
      \reg_zin_reg[19]_1\(1) => \i___179_n_0\,
      \reg_zin_reg[19]_1\(0) => \i___180_n_0\,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_aresetn => s00_axi_aresetn,
      s_mult(1) => InverseKinematics_n_189,
      s_mult(0) => InverseKinematics_n_190,
      s_mult_0(1) => InverseKinematics_n_221,
      s_mult_0(0) => InverseKinematics_n_222,
      s_mult_1 => \i___231_n_0\,
      s_mult_2 => \i___54_n_0\,
      s_mult_3 => \i___53_n_0\,
      \s_mult__57_carry_i_4\(2) => \i___16_n_0\,
      \s_mult__57_carry_i_4\(1) => \i___17_n_0\,
      \s_mult__57_carry_i_4\(0) => \i___147_n_0\,
      stage3_c4_xout(2 downto 0) => stage3_c4_xout(19 downto 17),
      stage3_reg1(2 downto 0) => stage3_reg1(19 downto 17),
      \stage3_reg1_reg[17]_0\(0) => InverseKinematics_n_196,
      \stage3_reg1_reg[18]_0\ => InverseKinematics_n_195,
      \stage3_reg1_reg[19]_0\ => InverseKinematics_n_194,
      \stage3_reg2[10]_i_4\(3) => \i___151_n_0\,
      \stage3_reg2[10]_i_4\(2) => \i___154_rep_n_0\,
      \stage3_reg2[10]_i_4\(1) => \i___153_rep__0_n_0\,
      \stage3_reg2[10]_i_4\(0) => \i___151_rep_n_0\,
      \stage3_reg2[14]_i_4\(2) => \i___152_n_0\,
      \stage3_reg2[14]_i_4\(1) => \i___154_n_0\,
      \stage3_reg2[14]_i_4\(0) => \i___153_1_n_0\,
      \stage3_reg2[18]_i_4\(1) => \i___150_n_0\,
      \stage3_reg2[18]_i_4\(0) => \i___155_n_0\,
      \stage3_reg2[6]_i_4\ => \i___153_0_n_0\,
      \stage3_reg2[6]_i_4_0\(2) => \i___25_n_0\,
      \stage3_reg2[6]_i_4_0\(1) => \i___153_rep_n_0\,
      \stage3_reg2[6]_i_4_0\(0) => \i___156_n_0\,
      \stage3_reg2_reg[19]_0\(1) => \i___157_n_0\,
      \stage3_reg2_reg[19]_0\(0) => \i___158_n_0\,
      \stage5_reg0[12]_i_5\(2) => \i___174_rep_n_0\,
      \stage5_reg0[12]_i_5\(1) => \i___175_n_0\,
      \stage5_reg0[12]_i_5\(0) => \i___171_n_0\,
      \stage5_reg0[19]_i_5\(1) => \i___174_n_0\,
      \stage5_reg0[19]_i_5\(0) => \i___176_n_0\,
      \stage5_reg0[8]_i_5\(1) => \i___172_n_0\,
      \stage5_reg0[8]_i_5\(0) => \i___176_rep_n_0\,
      \stage5_reg0_reg[16]_0\(1) => \i___177_n_0\,
      \stage5_reg0_reg[16]_0\(0) => \i___178_n_0\,
      stage6_c6_zout(19 downto 0) => stage6_c6_zout(19 downto 0),
      stage6_c9_zout(19 downto 0) => stage6_c9_zout(19 downto 0)
    );
LEG_COUNTER: entity work.design_1_axi_ikinematics_0_0_leg_counter
     port map (
      OUT_DATA_READY => ikn_data_ready,
      Q(3) => \slv_reg17_reg_n_0_[30]\,
      Q(2) => \slv_reg17_reg_n_0_[28]\,
      Q(1) => \slv_reg17_reg_n_0_[2]\,
      Q(0) => \slv_reg17_reg_n_0_[0]\,
      S(3) => LEG_COUNTER_n_0,
      S(2) => LEG_COUNTER_n_1,
      S(1) => LEG_COUNTER_n_2,
      S(0) => LEG_COUNTER_n_3,
      SR(0) => \^p_0_in0\,
      fxp_signed(17 downto 16) => \flp2fxp_converter_offset_q1/fxp_signed\(19 downto 18),
      fxp_signed(15 downto 0) => \flp2fxp_converter_offset_q1/fxp_signed\(16 downto 1),
      fxp_signed0(17 downto 16) => \flp2fxp_converter_offset_q1/fxp_signed0\(19 downto 18),
      fxp_signed0(15 downto 0) => \flp2fxp_converter_offset_q1/fxp_signed0\(16 downto 1),
      fxp_signed0_2(17 downto 16) => \flp2fxp_converter_offset_q2/fxp_signed0\(19 downto 18),
      fxp_signed0_2(15 downto 0) => \flp2fxp_converter_offset_q2/fxp_signed0\(16 downto 1),
      fxp_signed0_3(17 downto 16) => \flp2fxp_converter_offset_q3/fxp_signed0\(19 downto 18),
      fxp_signed0_3(15 downto 0) => \flp2fxp_converter_offset_q3/fxp_signed0\(16 downto 1),
      fxp_signed_0(17 downto 16) => \flp2fxp_converter_offset_q2/fxp_signed\(19 downto 18),
      fxp_signed_0(15 downto 0) => \flp2fxp_converter_offset_q2/fxp_signed\(16 downto 1),
      fxp_signed_1(17 downto 16) => \flp2fxp_converter_offset_q3/fxp_signed\(19 downto 18),
      fxp_signed_1(15 downto 0) => \flp2fxp_converter_offset_q3/fxp_signed\(16 downto 1),
      \i___80_i_2_0\ => \i___80_i_25_n_0\,
      \i___80_i_2_1\ => \i___80_i_27_n_0\,
      \i___80_i_3_0\(3) => \slv_reg20_reg_n_0_[30]\,
      \i___80_i_3_0\(2) => \slv_reg20_reg_n_0_[28]\,
      \i___80_i_3_0\(1) => \slv_reg20_reg_n_0_[2]\,
      \i___80_i_3_0\(0) => \slv_reg20_reg_n_0_[0]\,
      \i___80_i_3_1\ => \i___80_i_33_n_0\,
      \i___80_i_3_2\ => \i___80_i_34_n_0\,
      \i___82_i_2_0\ => \i___82_i_25_n_0\,
      \i___82_i_2_1\ => \i___82_i_27_n_0\,
      \i___82_i_3_0\(3) => \slv_reg18_reg_n_0_[30]\,
      \i___82_i_3_0\(2) => \slv_reg18_reg_n_0_[28]\,
      \i___82_i_3_0\(1) => \slv_reg18_reg_n_0_[2]\,
      \i___82_i_3_0\(0) => \slv_reg18_reg_n_0_[0]\,
      \i___82_i_3_1\(3) => \slv_reg21_reg_n_0_[30]\,
      \i___82_i_3_1\(2) => \slv_reg21_reg_n_0_[28]\,
      \i___82_i_3_1\(1) => \slv_reg21_reg_n_0_[2]\,
      \i___82_i_3_1\(0) => \slv_reg21_reg_n_0_[0]\,
      \i___82_i_3_2\ => \i___82_i_33_n_0\,
      \i___82_i_3_3\ => \i___82_i_34_n_0\,
      \i___84_i_2_0\ => \i___79_i_3_n_0\,
      \i___84_i_2_1\ => \i___124_n_0\,
      \i___84_i_2_2\ => \i___84_i_25_n_0\,
      \i___84_i_2_3\ => \i___84_i_27_n_0\,
      \i___84_i_3_0\(3) => \slv_reg19_reg_n_0_[30]\,
      \i___84_i_3_0\(2) => \slv_reg19_reg_n_0_[28]\,
      \i___84_i_3_0\(1) => \slv_reg19_reg_n_0_[2]\,
      \i___84_i_3_0\(0) => \slv_reg19_reg_n_0_[0]\,
      \i___84_i_3_1\(3) => \slv_reg22_reg_n_0_[30]\,
      \i___84_i_3_1\(2) => \slv_reg22_reg_n_0_[28]\,
      \i___84_i_3_1\(1) => \slv_reg22_reg_n_0_[2]\,
      \i___84_i_3_1\(0) => \slv_reg22_reg_n_0_[0]\,
      \i___84_i_3_2\ => \i___84_i_33_n_0\,
      \i___84_i_3_3\ => \i___84_i_34_n_0\,
      \ikn_output_rb_reg[357]\(4 downto 3) => lgc_ctr_mode(1 downto 0),
      \ikn_output_rb_reg[357]\(2) => \slv_reg1_reg_n_0_[2]\,
      \ikn_output_rb_reg[357]\(1) => \slv_reg1_reg_n_0_[1]\,
      \ikn_output_rb_reg[357]\(0) => \slv_reg1_reg_n_0_[0]\,
      ikn_q1_mux_offset(27) => ikn_q1_mux_offset(31),
      ikn_q1_mux_offset(26) => ikn_q1_mux_offset(29),
      ikn_q1_mux_offset(25 downto 1) => ikn_q1_mux_offset(27 downto 3),
      ikn_q1_mux_offset(0) => ikn_q1_mux_offset(1),
      ikn_q2_mux_offset(27) => ikn_q2_mux_offset(31),
      ikn_q2_mux_offset(26) => ikn_q2_mux_offset(29),
      ikn_q2_mux_offset(25 downto 1) => ikn_q2_mux_offset(27 downto 3),
      ikn_q2_mux_offset(0) => ikn_q2_mux_offset(1),
      ikn_q3_mux_offset(27) => ikn_q3_mux_offset(31),
      ikn_q3_mux_offset(26) => ikn_q3_mux_offset(29),
      ikn_q3_mux_offset(25 downto 1) => ikn_q3_mux_offset(27 downto 3),
      ikn_q3_mux_offset(0) => ikn_q3_mux_offset(1),
      \leg_ctr_reg[2]_0\(1 downto 0) => leg_ctr(2 downto 1),
      \leg_ctr_reg[2]_1\ => lgc_set_reg_n_0,
      lgc_leg_sel(2 downto 0) => lgc_leg_sel(2 downto 0),
      \reg_ikn_q1_offset[8]_i_3_0\(3) => LEG_COUNTER_n_96,
      \reg_ikn_q1_offset[8]_i_3_0\(2) => LEG_COUNTER_n_97,
      \reg_ikn_q1_offset[8]_i_3_0\(1) => LEG_COUNTER_n_98,
      \reg_ikn_q1_offset[8]_i_3_0\(0) => LEG_COUNTER_n_99,
      \reg_ikn_q1_offset_reg[13]\ => \i___101_n_0\,
      \reg_ikn_q1_offset_reg[18]\ => \i___108_n_0\,
      \reg_ikn_q1_offset_reg[18]_0\ => \i___107_n_0\,
      \reg_ikn_q1_offset_reg[19]\ => \i___79_n_0\,
      \reg_ikn_q1_offset_reg[1]\ => \i___110_n_0\,
      \reg_ikn_q1_offset_reg[1]_0\ => \i___106_n_0\,
      \reg_ikn_q1_offset_reg[8]\ => \i___98_n_0\,
      \reg_ikn_q1_offset_reg[9]\ => \i___100_n_0\,
      \reg_ikn_q1_offset_reg[9]_0\ => \i___99_n_0\,
      \reg_ikn_q2_offset[8]_i_3_0\(3) => LEG_COUNTER_n_113,
      \reg_ikn_q2_offset[8]_i_3_0\(2) => LEG_COUNTER_n_114,
      \reg_ikn_q2_offset[8]_i_3_0\(1) => LEG_COUNTER_n_115,
      \reg_ikn_q2_offset[8]_i_3_0\(0) => LEG_COUNTER_n_116,
      \reg_ikn_q2_offset_reg[13]\ => \i___88_n_0\,
      \reg_ikn_q2_offset_reg[18]\ => \i___95_n_0\,
      \reg_ikn_q2_offset_reg[18]_0\ => \i___94_n_0\,
      \reg_ikn_q2_offset_reg[19]\ => \i___81_n_0\,
      \reg_ikn_q2_offset_reg[1]\ => \i___97_n_0\,
      \reg_ikn_q2_offset_reg[1]_0\ => \i___93_n_0\,
      \reg_ikn_q2_offset_reg[8]\ => \i___85_n_0\,
      \reg_ikn_q2_offset_reg[9]\ => \i___87_n_0\,
      \reg_ikn_q2_offset_reg[9]_0\ => \i___86_n_0\,
      \reg_ikn_q3_offset[8]_i_3_0\(3) => LEG_COUNTER_n_130,
      \reg_ikn_q3_offset[8]_i_3_0\(2) => LEG_COUNTER_n_131,
      \reg_ikn_q3_offset[8]_i_3_0\(1) => LEG_COUNTER_n_132,
      \reg_ikn_q3_offset[8]_i_3_0\(0) => LEG_COUNTER_n_133,
      \reg_ikn_q3_offset_reg[13]\ => \i___114_n_0\,
      \reg_ikn_q3_offset_reg[18]\ => \i___120_n_0\,
      \reg_ikn_q3_offset_reg[18]_0\ => \i___119_n_0\,
      \reg_ikn_q3_offset_reg[19]\ => \i___83_n_0\,
      \reg_ikn_q3_offset_reg[1]\ => \i___122_n_0\,
      \reg_ikn_q3_offset_reg[1]_0\ => \i___123_n_0\,
      \reg_ikn_q3_offset_reg[8]\ => \i___111_n_0\,
      \reg_ikn_q3_offset_reg[9]\ => \i___113_n_0\,
      \reg_ikn_q3_offset_reg[9]_0\ => \i___112_n_0\,
      s00_axi_aclk => s00_axi_aclk,
      \slv_reg17_reg[2]\ => LEG_COUNTER_n_106,
      \slv_reg18_reg[2]\ => LEG_COUNTER_n_123,
      \slv_reg19_reg[2]\ => LEG_COUNTER_n_140,
      \slv_reg20_reg[10]\ => LEG_COUNTER_n_105,
      \slv_reg20_reg[18]\ => LEG_COUNTER_n_104,
      \slv_reg20_reg[20]\ => LEG_COUNTER_n_22,
      \slv_reg20_reg[21]\ => LEG_COUNTER_n_23,
      \slv_reg20_reg[21]_0\ => LEG_COUNTER_n_29,
      \slv_reg20_reg[22]\ => LEG_COUNTER_n_24,
      \slv_reg20_reg[22]_0\ => LEG_COUNTER_n_102,
      \slv_reg20_reg[23]\(3) => LEG_COUNTER_n_25,
      \slv_reg20_reg[23]\(2) => LEG_COUNTER_n_26,
      \slv_reg20_reg[23]\(1) => LEG_COUNTER_n_27,
      \slv_reg20_reg[23]\(0) => LEG_COUNTER_n_28,
      \slv_reg20_reg[23]_0\ => LEG_COUNTER_n_90,
      \slv_reg20_reg[23]_1\(0) => \flp2fxp_converter_offset_q1/fxp_shifted\(0),
      \slv_reg20_reg[23]_2\(3) => LEG_COUNTER_n_92,
      \slv_reg20_reg[23]_2\(2) => LEG_COUNTER_n_93,
      \slv_reg20_reg[23]_2\(1) => LEG_COUNTER_n_94,
      \slv_reg20_reg[23]_2\(0) => LEG_COUNTER_n_95,
      \slv_reg20_reg[23]_3\(1) => LEG_COUNTER_n_100,
      \slv_reg20_reg[23]_3\(0) => LEG_COUNTER_n_101,
      \slv_reg20_reg[26]\ => LEG_COUNTER_n_103,
      \slv_reg21_reg[10]\ => LEG_COUNTER_n_122,
      \slv_reg21_reg[18]\ => LEG_COUNTER_n_121,
      \slv_reg21_reg[20]\ => LEG_COUNTER_n_52,
      \slv_reg21_reg[21]\ => LEG_COUNTER_n_53,
      \slv_reg21_reg[21]_0\ => LEG_COUNTER_n_59,
      \slv_reg21_reg[22]\ => LEG_COUNTER_n_54,
      \slv_reg21_reg[22]_0\ => LEG_COUNTER_n_119,
      \slv_reg21_reg[23]\(3) => LEG_COUNTER_n_30,
      \slv_reg21_reg[23]\(2) => LEG_COUNTER_n_31,
      \slv_reg21_reg[23]\(1) => LEG_COUNTER_n_32,
      \slv_reg21_reg[23]\(0) => LEG_COUNTER_n_33,
      \slv_reg21_reg[23]_0\(3) => LEG_COUNTER_n_55,
      \slv_reg21_reg[23]_0\(2) => LEG_COUNTER_n_56,
      \slv_reg21_reg[23]_0\(1) => LEG_COUNTER_n_57,
      \slv_reg21_reg[23]_0\(0) => LEG_COUNTER_n_58,
      \slv_reg21_reg[23]_1\ => LEG_COUNTER_n_107,
      \slv_reg21_reg[23]_2\(0) => \flp2fxp_converter_offset_q2/fxp_shifted\(0),
      \slv_reg21_reg[23]_3\(3) => LEG_COUNTER_n_109,
      \slv_reg21_reg[23]_3\(2) => LEG_COUNTER_n_110,
      \slv_reg21_reg[23]_3\(1) => LEG_COUNTER_n_111,
      \slv_reg21_reg[23]_3\(0) => LEG_COUNTER_n_112,
      \slv_reg21_reg[23]_4\(1) => LEG_COUNTER_n_117,
      \slv_reg21_reg[23]_4\(0) => LEG_COUNTER_n_118,
      \slv_reg21_reg[26]\ => LEG_COUNTER_n_120,
      \slv_reg22_reg[10]\ => LEG_COUNTER_n_139,
      \slv_reg22_reg[18]\ => LEG_COUNTER_n_138,
      \slv_reg22_reg[20]\ => LEG_COUNTER_n_82,
      \slv_reg22_reg[21]\ => LEG_COUNTER_n_83,
      \slv_reg22_reg[21]_0\ => LEG_COUNTER_n_89,
      \slv_reg22_reg[22]\ => LEG_COUNTER_n_84,
      \slv_reg22_reg[22]_0\ => LEG_COUNTER_n_136,
      \slv_reg22_reg[23]\(3) => LEG_COUNTER_n_60,
      \slv_reg22_reg[23]\(2) => LEG_COUNTER_n_61,
      \slv_reg22_reg[23]\(1) => LEG_COUNTER_n_62,
      \slv_reg22_reg[23]\(0) => LEG_COUNTER_n_63,
      \slv_reg22_reg[23]_0\(3) => LEG_COUNTER_n_85,
      \slv_reg22_reg[23]_0\(2) => LEG_COUNTER_n_86,
      \slv_reg22_reg[23]_0\(1) => LEG_COUNTER_n_87,
      \slv_reg22_reg[23]_0\(0) => LEG_COUNTER_n_88,
      \slv_reg22_reg[23]_1\ => LEG_COUNTER_n_124,
      \slv_reg22_reg[23]_2\(0) => \flp2fxp_converter_offset_q3/fxp_shifted\(0),
      \slv_reg22_reg[23]_3\(3) => LEG_COUNTER_n_126,
      \slv_reg22_reg[23]_3\(2) => LEG_COUNTER_n_127,
      \slv_reg22_reg[23]_3\(1) => LEG_COUNTER_n_128,
      \slv_reg22_reg[23]_3\(0) => LEG_COUNTER_n_129,
      \slv_reg22_reg[23]_4\(1) => LEG_COUNTER_n_134,
      \slv_reg22_reg[23]_4\(0) => LEG_COUNTER_n_135,
      \slv_reg22_reg[26]\ => LEG_COUNTER_n_137
    );
aw_en_reg: unisim.vcomponents.FDSE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \i___126_n_0\,
      Q => aw_en_reg_n_0,
      S => \^p_0_in0\
    );
\axi_araddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(0),
      Q => sel0(0),
      R => \^p_0_in0\
    );
\axi_araddr_reg[2]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(0),
      Q => \axi_araddr_reg[2]_rep_n_0\,
      R => \^p_0_in0\
    );
\axi_araddr_reg[2]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(0),
      Q => \axi_araddr_reg[2]_rep__0_n_0\,
      R => \^p_0_in0\
    );
\axi_araddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(1),
      Q => sel0(1),
      R => \^p_0_in0\
    );
\axi_araddr_reg[3]_rep\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(1),
      Q => \axi_araddr_reg[3]_rep_n_0\,
      R => \^p_0_in0\
    );
\axi_araddr_reg[3]_rep__0\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(1),
      Q => \axi_araddr_reg[3]_rep__0_n_0\,
      R => \^p_0_in0\
    );
\axi_araddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(2),
      Q => sel0(2),
      R => \^p_0_in0\
    );
\axi_araddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(3),
      Q => sel0(3),
      R => \^p_0_in0\
    );
\axi_araddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(4),
      Q => sel0(4),
      R => \^p_0_in0\
    );
\axi_araddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_arready0,
      D => s00_axi_araddr(5),
      Q => sel0(5),
      R => \^p_0_in0\
    );
axi_arready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^axi_arready_reg_0\,
      O => axi_arready0
    );
axi_arready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_arready0,
      Q => \^axi_arready_reg_0\,
      R => \^p_0_in0\
    );
\axi_awaddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(0),
      Q => axi_awaddr(2),
      R => \^p_0_in0\
    );
\axi_awaddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(1),
      Q => axi_awaddr(3),
      R => \^p_0_in0\
    );
\axi_awaddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(2),
      Q => axi_awaddr(4),
      R => \^p_0_in0\
    );
\axi_awaddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(3),
      Q => axi_awaddr(5),
      R => \^p_0_in0\
    );
\axi_awaddr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(4),
      Q => axi_awaddr(6),
      R => \^p_0_in0\
    );
\axi_awaddr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => axi_awready0,
      D => s00_axi_awaddr(5),
      Q => axi_awaddr(7),
      R => \^p_0_in0\
    );
axi_awready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => aw_en_reg_n_0,
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => \^axi_awready_reg_0\,
      O => axi_awready0
    );
axi_awready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_awready0,
      Q => \^axi_awready_reg_0\,
      R => \^p_0_in0\
    );
axi_bvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \i___125_n_0\,
      Q => \^s00_axi_bvalid\,
      R => \^p_0_in0\
    );
\axi_rdata[0]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__1\(0),
      I1 => \data3__0\(0),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => data3(0),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \data2__1\(0),
      O => \axi_rdata[0]_i_10_n_0\
    );
\axi_rdata[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[0]\,
      I1 => \slv_reg18_reg_n_0_[0]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg17_reg_n_0_[0]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg16_reg_n_0_[0]\,
      O => \axi_rdata[0]_i_11_n_0\
    );
\axi_rdata[0]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ikn_output_rb_reg_n_0_[0]\,
      I1 => \slv_reg22_reg_n_0_[0]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg21_reg_n_0_[0]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg20_reg_n_0_[0]\,
      O => \axi_rdata[0]_i_12_n_0\
    );
\axi_rdata[0]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[0]\,
      I1 => \slv_reg10_reg_n_0_[0]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg9_reg_n_0_[0]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg8_reg_n_0_[0]\,
      O => \axi_rdata[0]_i_13_n_0\
    );
\axi_rdata[0]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[0]\,
      I1 => \slv_reg14_reg_n_0_[0]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg13_reg_n_0_[0]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg12_reg_n_0_[0]\,
      O => \axi_rdata[0]_i_14_n_0\
    );
\axi_rdata[0]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[0]\,
      I1 => \slv_reg6_reg_n_0_[0]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \slv_reg5_reg_n_0_[0]\,
      O => \axi_rdata[0]_i_15_n_0\
    );
\axi_rdata[0]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data5(0),
      I1 => \data4__1\(0),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \data4__0\(0),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => data4(0),
      O => \axi_rdata[0]_i_16_n_0\
    );
\axi_rdata[0]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data6__0\(0),
      I1 => data6(0),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \data5__1\(0),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \data5__0\(0),
      O => \axi_rdata[0]_i_17_n_0\
    );
\axi_rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[0]_i_4_n_0\,
      I1 => \axi_rdata_reg[0]_i_5_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[0]_i_6_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata[0]_i_7_n_0\,
      O => \axi_rdata[0]_i_2_n_0\
    );
\axi_rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \axi_rdata[19]_i_8_n_0\,
      I1 => \data6__1\(0),
      I2 => \axi_rdata[19]_i_9_n_0\,
      I3 => \axi_rdata[19]_i_10_n_0\,
      I4 => \axi_rdata[19]_i_11_n_0\,
      I5 => \axi_rdata_reg[0]_i_8_n_0\,
      O => \axi_rdata[0]_i_3_n_0\
    );
\axi_rdata[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \axi_rdata[0]_i_15_n_0\,
      I1 => sel0(2),
      I2 => \slv_reg0_reg_n_0_[0]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \slv_reg1_reg_n_0_[0]\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[0]_i_7_n_0\
    );
\axi_rdata[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data2__0\(0),
      I1 => data2(0),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \ikn_output_rb_reg_n_0_[40]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \ikn_output_rb_reg_n_0_[20]\,
      O => \axi_rdata[0]_i_9_n_0\
    );
\axi_rdata[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \^q\(6),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \^q\(5),
      O => \axi_rdata[10]_i_10_n_0\
    );
\axi_rdata[10]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[10]\,
      I1 => \slv_reg18_reg_n_0_[10]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg17_reg_n_0_[10]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg16_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_11_n_0\
    );
\axi_rdata[10]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \slv_reg22_reg_n_0_[10]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg21_reg_n_0_[10]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg20_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_12_n_0\
    );
\axi_rdata[10]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[10]\,
      I1 => \slv_reg10_reg_n_0_[10]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg9_reg_n_0_[10]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg8_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_13_n_0\
    );
\axi_rdata[10]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[10]\,
      I1 => \slv_reg14_reg_n_0_[10]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg13_reg_n_0_[10]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg12_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_14_n_0\
    );
\axi_rdata[10]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[10]_i_19_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \slv_reg0_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_15_n_0\
    );
\axi_rdata[10]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \axi_rdata[10]_i_20_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => \slv_reg5_reg_n_0_[10]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => fxp2flp_converter_q3_n_22,
      I5 => \i___58_i_13_n_0\,
      O => \axi_rdata[10]_i_16_n_0\
    );
\axi_rdata[10]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^q\(11),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \^q\(10),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \^q\(9),
      O => \axi_rdata[10]_i_17_n_0\
    );
\axi_rdata[10]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(16),
      I1 => \^q\(15),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \^q\(14),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \^q\(13),
      O => \axi_rdata[10]_i_18_n_0\
    );
\axi_rdata[10]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_21,
      I1 => \i___64_i_12_n_0\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => fxp2flp_converter_q1_n_21,
      I4 => \i___64_i_14_n_0\,
      O => \axi_rdata[10]_i_19_n_0\
    );
\axi_rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[10]_i_4_n_0\,
      I1 => \axi_rdata_reg[10]_i_5_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[10]_i_6_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[10]_i_7_n_0\,
      O => \axi_rdata[10]_i_2_n_0\
    );
\axi_rdata[10]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[10]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg6_reg_n_0_[10]\,
      O => \axi_rdata[10]_i_20_n_0\
    );
\axi_rdata[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \axi_rdata[19]_i_8_n_0\,
      I1 => \^q\(17),
      I2 => \axi_rdata[19]_i_9_n_0\,
      I3 => \axi_rdata[19]_i_10_n_0\,
      I4 => \axi_rdata[19]_i_11_n_0\,
      I5 => \axi_rdata_reg[10]_i_8_n_0\,
      O => \axi_rdata[10]_i_3_n_0\
    );
\axi_rdata[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \^q\(2),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \^q\(1),
      O => \axi_rdata[10]_i_9_n_0\
    );
\axi_rdata[11]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(65),
      I1 => o_joint_pwm(57),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => o_joint_pwm(49),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => o_joint_pwm(41),
      O => \axi_rdata[11]_i_10_n_0\
    );
\axi_rdata[11]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[11]\,
      I1 => \slv_reg18_reg_n_0_[11]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg17_reg_n_0_[11]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg16_reg_n_0_[11]\,
      O => \axi_rdata[11]_i_11_n_0\
    );
\axi_rdata[11]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(1),
      I1 => \slv_reg22_reg_n_0_[11]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg21_reg_n_0_[11]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg20_reg_n_0_[11]\,
      O => \axi_rdata[11]_i_12_n_0\
    );
\axi_rdata[11]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[11]\,
      I1 => \slv_reg10_reg_n_0_[11]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg9_reg_n_0_[11]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg8_reg_n_0_[11]\,
      O => \axi_rdata[11]_i_13_n_0\
    );
\axi_rdata[11]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[11]\,
      I1 => \slv_reg14_reg_n_0_[11]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg13_reg_n_0_[11]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg12_reg_n_0_[11]\,
      O => \axi_rdata[11]_i_14_n_0\
    );
\axi_rdata[11]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[11]_i_19_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => \slv_reg1_reg_n_0_[11]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \slv_reg0_reg_n_0_[11]\,
      O => \axi_rdata[11]_i_15_n_0\
    );
\axi_rdata[11]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \axi_rdata[11]_i_20_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => \slv_reg5_reg_n_0_[11]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => fxp2flp_converter_q3_n_21,
      I5 => \i___58_i_13_n_0\,
      O => \axi_rdata[11]_i_16_n_0\
    );
\axi_rdata[11]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(97),
      I1 => o_joint_pwm(89),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => o_joint_pwm(81),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => o_joint_pwm(73),
      O => \axi_rdata[11]_i_17_n_0\
    );
\axi_rdata[11]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(129),
      I1 => o_joint_pwm(121),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => o_joint_pwm(113),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => o_joint_pwm(105),
      O => \axi_rdata[11]_i_18_n_0\
    );
\axi_rdata[11]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_20,
      I1 => \i___64_i_12_n_0\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => fxp2flp_converter_q1_n_20,
      I4 => \i___64_i_14_n_0\,
      O => \axi_rdata[11]_i_19_n_0\
    );
\axi_rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[11]_i_4_n_0\,
      I1 => \axi_rdata_reg[11]_i_5_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[11]_i_6_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[11]_i_7_n_0\,
      O => \axi_rdata[11]_i_2_n_0\
    );
\axi_rdata[11]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[11]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg6_reg_n_0_[11]\,
      O => \axi_rdata[11]_i_20_n_0\
    );
\axi_rdata[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \axi_rdata[19]_i_8_n_0\,
      I1 => o_joint_pwm(137),
      I2 => \axi_rdata[19]_i_9_n_0\,
      I3 => \axi_rdata[19]_i_10_n_0\,
      I4 => \axi_rdata[19]_i_11_n_0\,
      I5 => \axi_rdata_reg[11]_i_8_n_0\,
      O => \axi_rdata[11]_i_3_n_0\
    );
\axi_rdata[11]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(33),
      I1 => o_joint_pwm(25),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => o_joint_pwm(17),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => o_joint_pwm(9),
      O => \axi_rdata[11]_i_9_n_0\
    );
\axi_rdata[12]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(66),
      I1 => o_joint_pwm(58),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => o_joint_pwm(50),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => o_joint_pwm(42),
      O => \axi_rdata[12]_i_10_n_0\
    );
\axi_rdata[12]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[12]\,
      I1 => \slv_reg18_reg_n_0_[12]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg17_reg_n_0_[12]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg16_reg_n_0_[12]\,
      O => \axi_rdata[12]_i_11_n_0\
    );
\axi_rdata[12]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(2),
      I1 => \slv_reg22_reg_n_0_[12]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg21_reg_n_0_[12]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg20_reg_n_0_[12]\,
      O => \axi_rdata[12]_i_12_n_0\
    );
\axi_rdata[12]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[12]\,
      I1 => \slv_reg10_reg_n_0_[12]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg9_reg_n_0_[12]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg8_reg_n_0_[12]\,
      O => \axi_rdata[12]_i_13_n_0\
    );
\axi_rdata[12]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[12]\,
      I1 => \slv_reg14_reg_n_0_[12]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg13_reg_n_0_[12]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg12_reg_n_0_[12]\,
      O => \axi_rdata[12]_i_14_n_0\
    );
\axi_rdata[12]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[12]_i_19_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => o_joint_pwm_complement(0),
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \slv_reg0_reg_n_0_[12]\,
      O => \axi_rdata[12]_i_15_n_0\
    );
\axi_rdata[12]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \axi_rdata[12]_i_20_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => \slv_reg5_reg_n_0_[12]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => fxp2flp_converter_q3_n_20,
      I5 => \i___58_i_13_n_0\,
      O => \axi_rdata[12]_i_16_n_0\
    );
\axi_rdata[12]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(98),
      I1 => o_joint_pwm(90),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => o_joint_pwm(82),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => o_joint_pwm(74),
      O => \axi_rdata[12]_i_17_n_0\
    );
\axi_rdata[12]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(130),
      I1 => o_joint_pwm(122),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => o_joint_pwm(114),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => o_joint_pwm(106),
      O => \axi_rdata[12]_i_18_n_0\
    );
\axi_rdata[12]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_19,
      I1 => \i___64_i_12_n_0\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => fxp2flp_converter_q1_n_19,
      I4 => \i___64_i_14_n_0\,
      O => \axi_rdata[12]_i_19_n_0\
    );
\axi_rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[12]_i_4_n_0\,
      I1 => \axi_rdata_reg[12]_i_5_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[12]_i_6_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[12]_i_7_n_0\,
      O => \axi_rdata[12]_i_2_n_0\
    );
\axi_rdata[12]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[12]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg6_reg_n_0_[12]\,
      O => \axi_rdata[12]_i_20_n_0\
    );
\axi_rdata[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \axi_rdata[19]_i_8_n_0\,
      I1 => o_joint_pwm(138),
      I2 => \axi_rdata[19]_i_9_n_0\,
      I3 => \axi_rdata[19]_i_10_n_0\,
      I4 => \axi_rdata[19]_i_11_n_0\,
      I5 => \axi_rdata_reg[12]_i_8_n_0\,
      O => \axi_rdata[12]_i_3_n_0\
    );
\axi_rdata[12]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(34),
      I1 => o_joint_pwm(26),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => o_joint_pwm(18),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => o_joint_pwm(10),
      O => \axi_rdata[12]_i_9_n_0\
    );
\axi_rdata[13]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(67),
      I1 => o_joint_pwm(59),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => o_joint_pwm(51),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => o_joint_pwm(43),
      O => \axi_rdata[13]_i_10_n_0\
    );
\axi_rdata[13]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[13]\,
      I1 => \slv_reg18_reg_n_0_[13]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg17_reg_n_0_[13]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg16_reg_n_0_[13]\,
      O => \axi_rdata[13]_i_11_n_0\
    );
\axi_rdata[13]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(3),
      I1 => \slv_reg22_reg_n_0_[13]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg21_reg_n_0_[13]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg20_reg_n_0_[13]\,
      O => \axi_rdata[13]_i_12_n_0\
    );
\axi_rdata[13]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[13]\,
      I1 => \slv_reg10_reg_n_0_[13]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg9_reg_n_0_[13]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg8_reg_n_0_[13]\,
      O => \axi_rdata[13]_i_13_n_0\
    );
\axi_rdata[13]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[13]\,
      I1 => \slv_reg14_reg_n_0_[13]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg13_reg_n_0_[13]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg12_reg_n_0_[13]\,
      O => \axi_rdata[13]_i_14_n_0\
    );
\axi_rdata[13]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[13]_i_19_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => o_joint_pwm_complement(1),
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \slv_reg0_reg_n_0_[13]\,
      O => \axi_rdata[13]_i_15_n_0\
    );
\axi_rdata[13]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \axi_rdata[13]_i_20_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => \slv_reg5_reg_n_0_[13]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => fxp2flp_converter_q3_n_19,
      I5 => \i___58_i_13_n_0\,
      O => \axi_rdata[13]_i_16_n_0\
    );
\axi_rdata[13]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(99),
      I1 => o_joint_pwm(91),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => o_joint_pwm(83),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => o_joint_pwm(75),
      O => \axi_rdata[13]_i_17_n_0\
    );
\axi_rdata[13]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(131),
      I1 => o_joint_pwm(123),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => o_joint_pwm(115),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => o_joint_pwm(107),
      O => \axi_rdata[13]_i_18_n_0\
    );
\axi_rdata[13]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_18,
      I1 => \i___64_i_12_n_0\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => fxp2flp_converter_q1_n_18,
      I4 => \i___64_i_14_n_0\,
      O => \axi_rdata[13]_i_19_n_0\
    );
\axi_rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[13]_i_4_n_0\,
      I1 => \axi_rdata_reg[13]_i_5_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[13]_i_6_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[13]_i_7_n_0\,
      O => \axi_rdata[13]_i_2_n_0\
    );
\axi_rdata[13]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[13]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg6_reg_n_0_[13]\,
      O => \axi_rdata[13]_i_20_n_0\
    );
\axi_rdata[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \axi_rdata[19]_i_8_n_0\,
      I1 => o_joint_pwm(139),
      I2 => \axi_rdata[19]_i_9_n_0\,
      I3 => \axi_rdata[19]_i_10_n_0\,
      I4 => \axi_rdata[19]_i_11_n_0\,
      I5 => \axi_rdata_reg[13]_i_8_n_0\,
      O => \axi_rdata[13]_i_3_n_0\
    );
\axi_rdata[13]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(35),
      I1 => o_joint_pwm(27),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => o_joint_pwm(19),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => o_joint_pwm(11),
      O => \axi_rdata[13]_i_9_n_0\
    );
\axi_rdata[14]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(68),
      I1 => o_joint_pwm(60),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => o_joint_pwm(52),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => o_joint_pwm(44),
      O => \axi_rdata[14]_i_10_n_0\
    );
\axi_rdata[14]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[14]\,
      I1 => \slv_reg18_reg_n_0_[14]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg17_reg_n_0_[14]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg16_reg_n_0_[14]\,
      O => \axi_rdata[14]_i_11_n_0\
    );
\axi_rdata[14]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(4),
      I1 => \slv_reg22_reg_n_0_[14]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg21_reg_n_0_[14]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg20_reg_n_0_[14]\,
      O => \axi_rdata[14]_i_12_n_0\
    );
\axi_rdata[14]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[14]\,
      I1 => \slv_reg10_reg_n_0_[14]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg9_reg_n_0_[14]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg8_reg_n_0_[14]\,
      O => \axi_rdata[14]_i_13_n_0\
    );
\axi_rdata[14]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[14]\,
      I1 => \slv_reg14_reg_n_0_[14]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg13_reg_n_0_[14]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg12_reg_n_0_[14]\,
      O => \axi_rdata[14]_i_14_n_0\
    );
\axi_rdata[14]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[14]_i_19_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => o_joint_pwm_complement(2),
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \slv_reg0_reg_n_0_[14]\,
      O => \axi_rdata[14]_i_15_n_0\
    );
\axi_rdata[14]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \axi_rdata[14]_i_20_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => \slv_reg5_reg_n_0_[14]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => fxp2flp_converter_q3_n_18,
      I5 => \i___58_i_13_n_0\,
      O => \axi_rdata[14]_i_16_n_0\
    );
\axi_rdata[14]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(100),
      I1 => o_joint_pwm(92),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => o_joint_pwm(84),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => o_joint_pwm(76),
      O => \axi_rdata[14]_i_17_n_0\
    );
\axi_rdata[14]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(132),
      I1 => o_joint_pwm(124),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => o_joint_pwm(116),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => o_joint_pwm(108),
      O => \axi_rdata[14]_i_18_n_0\
    );
\axi_rdata[14]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_17,
      I1 => \i___64_i_12_n_0\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => fxp2flp_converter_q1_n_17,
      I4 => \i___64_i_14_n_0\,
      O => \axi_rdata[14]_i_19_n_0\
    );
\axi_rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[14]_i_4_n_0\,
      I1 => \axi_rdata_reg[14]_i_5_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[14]_i_6_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[14]_i_7_n_0\,
      O => \axi_rdata[14]_i_2_n_0\
    );
\axi_rdata[14]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[14]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg6_reg_n_0_[14]\,
      O => \axi_rdata[14]_i_20_n_0\
    );
\axi_rdata[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \axi_rdata[19]_i_8_n_0\,
      I1 => o_joint_pwm(140),
      I2 => \axi_rdata[19]_i_9_n_0\,
      I3 => \axi_rdata[19]_i_10_n_0\,
      I4 => \axi_rdata[19]_i_11_n_0\,
      I5 => \axi_rdata_reg[14]_i_8_n_0\,
      O => \axi_rdata[14]_i_3_n_0\
    );
\axi_rdata[14]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(36),
      I1 => o_joint_pwm(28),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => o_joint_pwm(20),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => o_joint_pwm(12),
      O => \axi_rdata[14]_i_9_n_0\
    );
\axi_rdata[15]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(69),
      I1 => o_joint_pwm(61),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => o_joint_pwm(53),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => o_joint_pwm(45),
      O => \axi_rdata[15]_i_10_n_0\
    );
\axi_rdata[15]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[15]\,
      I1 => \slv_reg18_reg_n_0_[15]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg17_reg_n_0_[15]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg16_reg_n_0_[15]\,
      O => \axi_rdata[15]_i_11_n_0\
    );
\axi_rdata[15]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(5),
      I1 => \slv_reg22_reg_n_0_[15]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg21_reg_n_0_[15]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg20_reg_n_0_[15]\,
      O => \axi_rdata[15]_i_12_n_0\
    );
\axi_rdata[15]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[15]\,
      I1 => \slv_reg10_reg_n_0_[15]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg9_reg_n_0_[15]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg8_reg_n_0_[15]\,
      O => \axi_rdata[15]_i_13_n_0\
    );
\axi_rdata[15]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[15]\,
      I1 => \slv_reg14_reg_n_0_[15]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg13_reg_n_0_[15]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg12_reg_n_0_[15]\,
      O => \axi_rdata[15]_i_14_n_0\
    );
\axi_rdata[15]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[15]_i_19_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => o_joint_pwm_complement(3),
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \slv_reg0_reg_n_0_[15]\,
      O => \axi_rdata[15]_i_15_n_0\
    );
\axi_rdata[15]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \axi_rdata[15]_i_20_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => \slv_reg5_reg_n_0_[15]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => fxp2flp_converter_q3_n_17,
      I5 => \i___58_i_13_n_0\,
      O => \axi_rdata[15]_i_16_n_0\
    );
\axi_rdata[15]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(101),
      I1 => o_joint_pwm(93),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => o_joint_pwm(85),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => o_joint_pwm(77),
      O => \axi_rdata[15]_i_17_n_0\
    );
\axi_rdata[15]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(133),
      I1 => o_joint_pwm(125),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => o_joint_pwm(117),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => o_joint_pwm(109),
      O => \axi_rdata[15]_i_18_n_0\
    );
\axi_rdata[15]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_16,
      I1 => \i___64_i_12_n_0\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => fxp2flp_converter_q1_n_16,
      I4 => \i___64_i_14_n_0\,
      O => \axi_rdata[15]_i_19_n_0\
    );
\axi_rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[15]_i_4_n_0\,
      I1 => \axi_rdata_reg[15]_i_5_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[15]_i_6_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[15]_i_7_n_0\,
      O => \axi_rdata[15]_i_2_n_0\
    );
\axi_rdata[15]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[15]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg6_reg_n_0_[15]\,
      O => \axi_rdata[15]_i_20_n_0\
    );
\axi_rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \axi_rdata[19]_i_8_n_0\,
      I1 => o_joint_pwm(141),
      I2 => \axi_rdata[19]_i_9_n_0\,
      I3 => \axi_rdata[19]_i_10_n_0\,
      I4 => \axi_rdata[19]_i_11_n_0\,
      I5 => \axi_rdata_reg[15]_i_8_n_0\,
      O => \axi_rdata[15]_i_3_n_0\
    );
\axi_rdata[15]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(37),
      I1 => o_joint_pwm(29),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => o_joint_pwm(21),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => o_joint_pwm(13),
      O => \axi_rdata[15]_i_9_n_0\
    );
\axi_rdata[16]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(70),
      I1 => o_joint_pwm(62),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => o_joint_pwm(54),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => o_joint_pwm(46),
      O => \axi_rdata[16]_i_10_n_0\
    );
\axi_rdata[16]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[16]\,
      I1 => \slv_reg18_reg_n_0_[16]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg17_reg_n_0_[16]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg16_reg_n_0_[16]\,
      O => \axi_rdata[16]_i_11_n_0\
    );
\axi_rdata[16]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(6),
      I1 => \slv_reg22_reg_n_0_[16]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg21_reg_n_0_[16]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg20_reg_n_0_[16]\,
      O => \axi_rdata[16]_i_12_n_0\
    );
\axi_rdata[16]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[16]\,
      I1 => \slv_reg10_reg_n_0_[16]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg9_reg_n_0_[16]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg8_reg_n_0_[16]\,
      O => \axi_rdata[16]_i_13_n_0\
    );
\axi_rdata[16]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[16]\,
      I1 => \slv_reg14_reg_n_0_[16]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg13_reg_n_0_[16]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg12_reg_n_0_[16]\,
      O => \axi_rdata[16]_i_14_n_0\
    );
\axi_rdata[16]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[16]_i_19_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => o_joint_pwm_complement(4),
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \slv_reg0_reg_n_0_[16]\,
      O => \axi_rdata[16]_i_15_n_0\
    );
\axi_rdata[16]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \axi_rdata[16]_i_20_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => \slv_reg5_reg_n_0_[16]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => fxp2flp_converter_q3_n_16,
      I5 => \i___58_i_13_n_0\,
      O => \axi_rdata[16]_i_16_n_0\
    );
\axi_rdata[16]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(102),
      I1 => o_joint_pwm(94),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => o_joint_pwm(86),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => o_joint_pwm(78),
      O => \axi_rdata[16]_i_17_n_0\
    );
\axi_rdata[16]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(134),
      I1 => o_joint_pwm(126),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => o_joint_pwm(118),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => o_joint_pwm(110),
      O => \axi_rdata[16]_i_18_n_0\
    );
\axi_rdata[16]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_15,
      I1 => \i___64_i_12_n_0\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => fxp2flp_converter_q1_n_15,
      I4 => \i___64_i_14_n_0\,
      O => \axi_rdata[16]_i_19_n_0\
    );
\axi_rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[16]_i_4_n_0\,
      I1 => \axi_rdata_reg[16]_i_5_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[16]_i_6_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[16]_i_7_n_0\,
      O => \axi_rdata[16]_i_2_n_0\
    );
\axi_rdata[16]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[16]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg6_reg_n_0_[16]\,
      O => \axi_rdata[16]_i_20_n_0\
    );
\axi_rdata[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \axi_rdata[19]_i_8_n_0\,
      I1 => o_joint_pwm(142),
      I2 => \axi_rdata[19]_i_9_n_0\,
      I3 => \axi_rdata[19]_i_10_n_0\,
      I4 => \axi_rdata[19]_i_11_n_0\,
      I5 => \axi_rdata_reg[16]_i_8_n_0\,
      O => \axi_rdata[16]_i_3_n_0\
    );
\axi_rdata[16]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(38),
      I1 => o_joint_pwm(30),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => o_joint_pwm(22),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => o_joint_pwm(14),
      O => \axi_rdata[16]_i_9_n_0\
    );
\axi_rdata[17]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(71),
      I1 => o_joint_pwm(63),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => o_joint_pwm(55),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => o_joint_pwm(47),
      O => \axi_rdata[17]_i_10_n_0\
    );
\axi_rdata[17]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[17]\,
      I1 => \slv_reg18_reg_n_0_[17]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg17_reg_n_0_[17]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg16_reg_n_0_[17]\,
      O => \axi_rdata[17]_i_11_n_0\
    );
\axi_rdata[17]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(7),
      I1 => \slv_reg22_reg_n_0_[17]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg21_reg_n_0_[17]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg20_reg_n_0_[17]\,
      O => \axi_rdata[17]_i_12_n_0\
    );
\axi_rdata[17]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[17]\,
      I1 => \slv_reg10_reg_n_0_[17]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg9_reg_n_0_[17]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg8_reg_n_0_[17]\,
      O => \axi_rdata[17]_i_13_n_0\
    );
\axi_rdata[17]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[17]\,
      I1 => \slv_reg14_reg_n_0_[17]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg13_reg_n_0_[17]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg12_reg_n_0_[17]\,
      O => \axi_rdata[17]_i_14_n_0\
    );
\axi_rdata[17]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[17]_i_19_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => o_joint_pwm_complement(5),
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \slv_reg0_reg_n_0_[17]\,
      O => \axi_rdata[17]_i_15_n_0\
    );
\axi_rdata[17]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \axi_rdata[17]_i_20_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => \slv_reg5_reg_n_0_[17]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => fxp2flp_converter_q3_n_15,
      I5 => \i___58_i_13_n_0\,
      O => \axi_rdata[17]_i_16_n_0\
    );
\axi_rdata[17]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(103),
      I1 => o_joint_pwm(95),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => o_joint_pwm(87),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => o_joint_pwm(79),
      O => \axi_rdata[17]_i_17_n_0\
    );
\axi_rdata[17]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(135),
      I1 => o_joint_pwm(127),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => o_joint_pwm(119),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => o_joint_pwm(111),
      O => \axi_rdata[17]_i_18_n_0\
    );
\axi_rdata[17]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_14,
      I1 => \i___64_i_12_n_0\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => fxp2flp_converter_q1_n_14,
      I4 => \i___64_i_14_n_0\,
      O => \axi_rdata[17]_i_19_n_0\
    );
\axi_rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[17]_i_4_n_0\,
      I1 => \axi_rdata_reg[17]_i_5_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[17]_i_6_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[17]_i_7_n_0\,
      O => \axi_rdata[17]_i_2_n_0\
    );
\axi_rdata[17]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[17]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg6_reg_n_0_[17]\,
      O => \axi_rdata[17]_i_20_n_0\
    );
\axi_rdata[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \axi_rdata[19]_i_8_n_0\,
      I1 => o_joint_pwm(143),
      I2 => \axi_rdata[19]_i_9_n_0\,
      I3 => \axi_rdata[19]_i_10_n_0\,
      I4 => \axi_rdata[19]_i_11_n_0\,
      I5 => \axi_rdata_reg[17]_i_8_n_0\,
      O => \axi_rdata[17]_i_3_n_0\
    );
\axi_rdata[17]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(39),
      I1 => o_joint_pwm(31),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => o_joint_pwm(23),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => o_joint_pwm(15),
      O => \axi_rdata[17]_i_9_n_0\
    );
\axi_rdata[18]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__1\(18),
      I1 => \data3__0\(18),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => data3(18),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \data2__1\(18),
      O => \axi_rdata[18]_i_10_n_0\
    );
\axi_rdata[18]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[18]\,
      I1 => \slv_reg18_reg_n_0_[18]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg17_reg_n_0_[18]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg16_reg_n_0_[18]\,
      O => \axi_rdata[18]_i_11_n_0\
    );
\axi_rdata[18]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ikn_output_rb_reg_n_0_[18]\,
      I1 => \slv_reg22_reg_n_0_[18]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg21_reg_n_0_[18]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg20_reg_n_0_[18]\,
      O => \axi_rdata[18]_i_12_n_0\
    );
\axi_rdata[18]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[18]\,
      I1 => \slv_reg10_reg_n_0_[18]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg9_reg_n_0_[18]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg8_reg_n_0_[18]\,
      O => \axi_rdata[18]_i_13_n_0\
    );
\axi_rdata[18]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[18]\,
      I1 => \slv_reg14_reg_n_0_[18]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg13_reg_n_0_[18]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg12_reg_n_0_[18]\,
      O => \axi_rdata[18]_i_14_n_0\
    );
\axi_rdata[18]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[18]_i_19_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => o_joint_pwm_complement(6),
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \slv_reg0_reg_n_0_[18]\,
      O => \axi_rdata[18]_i_15_n_0\
    );
\axi_rdata[18]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \axi_rdata[18]_i_20_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => \slv_reg5_reg_n_0_[18]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => fxp2flp_converter_q3_n_14,
      I5 => \i___58_i_13_n_0\,
      O => \axi_rdata[18]_i_16_n_0\
    );
\axi_rdata[18]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data5(18),
      I1 => \data4__1\(18),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \data4__0\(18),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => data4(18),
      O => \axi_rdata[18]_i_17_n_0\
    );
\axi_rdata[18]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data6__0\(18),
      I1 => data6(18),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \data5__1\(18),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \data5__0\(18),
      O => \axi_rdata[18]_i_18_n_0\
    );
\axi_rdata[18]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_13,
      I1 => \i___64_i_12_n_0\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => fxp2flp_converter_q1_n_13,
      I4 => \i___64_i_14_n_0\,
      O => \axi_rdata[18]_i_19_n_0\
    );
\axi_rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[18]_i_4_n_0\,
      I1 => \axi_rdata_reg[18]_i_5_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[18]_i_6_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[18]_i_7_n_0\,
      O => \axi_rdata[18]_i_2_n_0\
    );
\axi_rdata[18]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[18]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg6_reg_n_0_[18]\,
      O => \axi_rdata[18]_i_20_n_0\
    );
\axi_rdata[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \axi_rdata[19]_i_8_n_0\,
      I1 => \data6__1\(18),
      I2 => \axi_rdata[19]_i_9_n_0\,
      I3 => \axi_rdata[19]_i_10_n_0\,
      I4 => \axi_rdata[19]_i_11_n_0\,
      I5 => \axi_rdata_reg[18]_i_8_n_0\,
      O => \axi_rdata[18]_i_3_n_0\
    );
\axi_rdata[18]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data2__0\(18),
      I1 => data2(18),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \ikn_output_rb_reg_n_0_[58]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \ikn_output_rb_reg_n_0_[38]\,
      O => \axi_rdata[18]_i_9_n_0\
    );
\axi_rdata[19]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sel0(4),
      I1 => sel0(3),
      I2 => sel0(2),
      O => \axi_rdata[19]_i_10_n_0\
    );
\axi_rdata[19]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sel0(3),
      I1 => sel0(4),
      O => \axi_rdata[19]_i_11_n_0\
    );
\axi_rdata[19]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data2__0\(19),
      I1 => data2(19),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \ikn_output_rb_reg_n_0_[59]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \ikn_output_rb_reg_n_0_[39]\,
      O => \axi_rdata[19]_i_13_n_0\
    );
\axi_rdata[19]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__1\(19),
      I1 => \data3__0\(19),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => data3(19),
      I4 => sel0(0),
      I5 => \data2__1\(19),
      O => \axi_rdata[19]_i_14_n_0\
    );
\axi_rdata[19]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[19]\,
      I1 => \slv_reg18_reg_n_0_[19]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg17_reg_n_0_[19]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg16_reg_n_0_[19]\,
      O => \axi_rdata[19]_i_15_n_0\
    );
\axi_rdata[19]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ikn_output_rb_reg_n_0_[19]\,
      I1 => \slv_reg22_reg_n_0_[19]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg21_reg_n_0_[19]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg20_reg_n_0_[19]\,
      O => \axi_rdata[19]_i_16_n_0\
    );
\axi_rdata[19]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[19]\,
      I1 => \slv_reg10_reg_n_0_[19]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg9_reg_n_0_[19]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg8_reg_n_0_[19]\,
      O => \axi_rdata[19]_i_17_n_0\
    );
\axi_rdata[19]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[19]\,
      I1 => \slv_reg14_reg_n_0_[19]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg13_reg_n_0_[19]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg12_reg_n_0_[19]\,
      O => \axi_rdata[19]_i_18_n_0\
    );
\axi_rdata[19]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[19]_i_23_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => o_joint_pwm_complement(7),
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \slv_reg0_reg_n_0_[19]\,
      O => \axi_rdata[19]_i_19_n_0\
    );
\axi_rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[19]_i_4_n_0\,
      I1 => \axi_rdata_reg[19]_i_5_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[19]_i_6_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[19]_i_7_n_0\,
      O => \axi_rdata[19]_i_2_n_0\
    );
\axi_rdata[19]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \axi_rdata[19]_i_24_n_0\,
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => \slv_reg5_reg_n_0_[19]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => fxp2flp_converter_q3_n_13,
      I5 => \i___58_i_13_n_0\,
      O => \axi_rdata[19]_i_20_n_0\
    );
\axi_rdata[19]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data5(19),
      I1 => \data4__1\(19),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \data4__0\(19),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => data4(19),
      O => \axi_rdata[19]_i_21_n_0\
    );
\axi_rdata[19]_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data6__0\(19),
      I1 => data6(19),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \data5__1\(19),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \data5__0\(19),
      O => \axi_rdata[19]_i_22_n_0\
    );
\axi_rdata[19]_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_12,
      I1 => \i___64_i_12_n_0\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => fxp2flp_converter_q1_n_12,
      I4 => \i___64_i_14_n_0\,
      O => \axi_rdata[19]_i_23_n_0\
    );
\axi_rdata[19]_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[19]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg6_reg_n_0_[19]\,
      O => \axi_rdata[19]_i_24_n_0\
    );
\axi_rdata[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \axi_rdata[19]_i_8_n_0\,
      I1 => \data6__1\(19),
      I2 => \axi_rdata[19]_i_9_n_0\,
      I3 => \axi_rdata[19]_i_10_n_0\,
      I4 => \axi_rdata[19]_i_11_n_0\,
      I5 => \axi_rdata_reg[19]_i_12_n_0\,
      O => \axi_rdata[19]_i_3_n_0\
    );
\axi_rdata[19]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \axi_araddr_reg[3]_rep__0_n_0\,
      I1 => sel0(2),
      O => \axi_rdata[19]_i_8_n_0\
    );
\axi_rdata[19]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => sel0(2),
      I1 => \axi_araddr_reg[3]_rep__0_n_0\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      O => \axi_rdata[19]_i_9_n_0\
    );
\axi_rdata[1]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__1\(1),
      I1 => \data3__0\(1),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => data3(1),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \data2__1\(1),
      O => \axi_rdata[1]_i_10_n_0\
    );
\axi_rdata[1]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[1]\,
      I1 => \slv_reg18_reg_n_0_[1]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg17_reg_n_0_[1]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg16_reg_n_0_[1]\,
      O => \axi_rdata[1]_i_11_n_0\
    );
\axi_rdata[1]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ikn_output_rb_reg_n_0_[1]\,
      I1 => \slv_reg22_reg_n_0_[1]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg21_reg_n_0_[1]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg20_reg_n_0_[1]\,
      O => \axi_rdata[1]_i_12_n_0\
    );
\axi_rdata[1]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[1]\,
      I1 => \slv_reg10_reg_n_0_[1]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg9_reg_n_0_[1]\,
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \slv_reg8_reg_n_0_[1]\,
      O => \axi_rdata[1]_i_13_n_0\
    );
\axi_rdata[1]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[1]\,
      I1 => \slv_reg14_reg_n_0_[1]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg13_reg_n_0_[1]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg12_reg_n_0_[1]\,
      O => \axi_rdata[1]_i_14_n_0\
    );
\axi_rdata[1]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[1]\,
      I1 => \slv_reg6_reg_n_0_[1]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \slv_reg5_reg_n_0_[1]\,
      O => \axi_rdata[1]_i_15_n_0\
    );
\axi_rdata[1]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data5(1),
      I1 => \data4__1\(1),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \data4__0\(1),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => data4(1),
      O => \axi_rdata[1]_i_16_n_0\
    );
\axi_rdata[1]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data6__0\(1),
      I1 => data6(1),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \data5__1\(1),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \data5__0\(1),
      O => \axi_rdata[1]_i_17_n_0\
    );
\axi_rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[1]_i_4_n_0\,
      I1 => \axi_rdata_reg[1]_i_5_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[1]_i_6_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata[1]_i_7_n_0\,
      O => \axi_rdata[1]_i_2_n_0\
    );
\axi_rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \axi_rdata[19]_i_8_n_0\,
      I1 => \data6__1\(1),
      I2 => \axi_rdata[19]_i_9_n_0\,
      I3 => \axi_rdata[19]_i_10_n_0\,
      I4 => \axi_rdata[19]_i_11_n_0\,
      I5 => \axi_rdata_reg[1]_i_8_n_0\,
      O => \axi_rdata[1]_i_3_n_0\
    );
\axi_rdata[1]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \axi_rdata[1]_i_15_n_0\,
      I1 => sel0(2),
      I2 => \slv_reg0_reg_n_0_[1]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \slv_reg1_reg_n_0_[1]\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[1]_i_7_n_0\
    );
\axi_rdata[1]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data2__0\(1),
      I1 => data2(1),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \ikn_output_rb_reg_n_0_[41]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \ikn_output_rb_reg_n_0_[21]\,
      O => \axi_rdata[1]_i_9_n_0\
    );
\axi_rdata[2]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__1\(2),
      I1 => \data3__0\(2),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => data3(2),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \data2__1\(2),
      O => \axi_rdata[2]_i_10_n_0\
    );
\axi_rdata[2]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[2]\,
      I1 => \slv_reg18_reg_n_0_[2]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg17_reg_n_0_[2]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg16_reg_n_0_[2]\,
      O => \axi_rdata[2]_i_11_n_0\
    );
\axi_rdata[2]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ikn_output_rb_reg_n_0_[2]\,
      I1 => \slv_reg22_reg_n_0_[2]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg21_reg_n_0_[2]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg20_reg_n_0_[2]\,
      O => \axi_rdata[2]_i_12_n_0\
    );
\axi_rdata[2]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[2]\,
      I1 => \slv_reg10_reg_n_0_[2]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg9_reg_n_0_[2]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg8_reg_n_0_[2]\,
      O => \axi_rdata[2]_i_13_n_0\
    );
\axi_rdata[2]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[2]\,
      I1 => \slv_reg14_reg_n_0_[2]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg13_reg_n_0_[2]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg12_reg_n_0_[2]\,
      O => \axi_rdata[2]_i_14_n_0\
    );
\axi_rdata[2]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[2]\,
      I1 => \slv_reg6_reg_n_0_[2]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \axi_araddr_reg[2]_rep__0_n_0\,
      I4 => \slv_reg5_reg_n_0_[2]\,
      O => \axi_rdata[2]_i_15_n_0\
    );
\axi_rdata[2]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data5(2),
      I1 => \data4__1\(2),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \data4__0\(2),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => data4(2),
      O => \axi_rdata[2]_i_16_n_0\
    );
\axi_rdata[2]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data6__0\(2),
      I1 => data6(2),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \data5__1\(2),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \data5__0\(2),
      O => \axi_rdata[2]_i_17_n_0\
    );
\axi_rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[2]_i_4_n_0\,
      I1 => \axi_rdata_reg[2]_i_5_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[2]_i_6_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata[2]_i_7_n_0\,
      O => \axi_rdata[2]_i_2_n_0\
    );
\axi_rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \axi_rdata[19]_i_8_n_0\,
      I1 => \data6__1\(2),
      I2 => \axi_rdata[19]_i_9_n_0\,
      I3 => \axi_rdata[19]_i_10_n_0\,
      I4 => \axi_rdata[19]_i_11_n_0\,
      I5 => \axi_rdata_reg[2]_i_8_n_0\,
      O => \axi_rdata[2]_i_3_n_0\
    );
\axi_rdata[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \axi_rdata[2]_i_15_n_0\,
      I1 => sel0(2),
      I2 => \slv_reg0_reg_n_0_[2]\,
      I3 => \axi_araddr_reg[2]_rep__0_n_0\,
      I4 => \slv_reg1_reg_n_0_[2]\,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[2]_i_7_n_0\
    );
\axi_rdata[2]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data2__0\(2),
      I1 => data2(2),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \ikn_output_rb_reg_n_0_[42]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \ikn_output_rb_reg_n_0_[22]\,
      O => \axi_rdata[2]_i_9_n_0\
    );
\axi_rdata[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => s00_axi_arvalid,
      I1 => \^s00_axi_rvalid\,
      I2 => \^axi_arready_reg_0\,
      O => slv_reg_rden
    );
\axi_rdata[3]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__1\(3),
      I1 => \data3__0\(3),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => data3(3),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \data2__1\(3),
      O => \axi_rdata[3]_i_10_n_0\
    );
\axi_rdata[3]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[3]\,
      I1 => \slv_reg18_reg_n_0_[3]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg17_reg_n_0_[3]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg16_reg_n_0_[3]\,
      O => \axi_rdata[3]_i_11_n_0\
    );
\axi_rdata[3]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ikn_output_rb_reg_n_0_[3]\,
      I1 => \slv_reg22_reg_n_0_[3]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg21_reg_n_0_[3]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg20_reg_n_0_[3]\,
      O => \axi_rdata[3]_i_12_n_0\
    );
\axi_rdata[3]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[3]\,
      I1 => \slv_reg10_reg_n_0_[3]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg9_reg_n_0_[3]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg8_reg_n_0_[3]\,
      O => \axi_rdata[3]_i_13_n_0\
    );
\axi_rdata[3]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[3]\,
      I1 => \slv_reg14_reg_n_0_[3]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \slv_reg13_reg_n_0_[3]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg12_reg_n_0_[3]\,
      O => \axi_rdata[3]_i_14_n_0\
    );
\axi_rdata[3]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFC0A0C0"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[3]\,
      I1 => \slv_reg6_reg_n_0_[3]\,
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \axi_araddr_reg[2]_rep__0_n_0\,
      I4 => \slv_reg5_reg_n_0_[3]\,
      O => \axi_rdata[3]_i_15_n_0\
    );
\axi_rdata[3]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data5(3),
      I1 => \data4__1\(3),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \data4__0\(3),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => data4(3),
      O => \axi_rdata[3]_i_16_n_0\
    );
\axi_rdata[3]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data6__0\(3),
      I1 => data6(3),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \data5__1\(3),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \data5__0\(3),
      O => \axi_rdata[3]_i_17_n_0\
    );
\axi_rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[3]_i_4_n_0\,
      I1 => \axi_rdata_reg[3]_i_5_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[3]_i_6_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata[3]_i_7_n_0\,
      O => \axi_rdata[3]_i_2_n_0\
    );
\axi_rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \axi_rdata[19]_i_8_n_0\,
      I1 => \data6__1\(3),
      I2 => \axi_rdata[19]_i_9_n_0\,
      I3 => \axi_rdata[19]_i_10_n_0\,
      I4 => \axi_rdata[19]_i_11_n_0\,
      I5 => \axi_rdata_reg[3]_i_8_n_0\,
      O => \axi_rdata[3]_i_3_n_0\
    );
\axi_rdata[3]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88888888BBB888B8"
    )
        port map (
      I0 => \axi_rdata[3]_i_15_n_0\,
      I1 => sel0(2),
      I2 => \slv_reg0_reg_n_0_[3]\,
      I3 => \axi_araddr_reg[2]_rep__0_n_0\,
      I4 => lgc_set_reg_n_0,
      I5 => \axi_araddr_reg[3]_rep__0_n_0\,
      O => \axi_rdata[3]_i_7_n_0\
    );
\axi_rdata[3]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data2__0\(3),
      I1 => data2(3),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \ikn_output_rb_reg_n_0_[43]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \ikn_output_rb_reg_n_0_[23]\,
      O => \axi_rdata[3]_i_9_n_0\
    );
\axi_rdata[4]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__1\(4),
      I1 => \data3__0\(4),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => data3(4),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \data2__1\(4),
      O => \axi_rdata[4]_i_10_n_0\
    );
\axi_rdata[4]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[4]\,
      I1 => \slv_reg18_reg_n_0_[4]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg17_reg_n_0_[4]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg16_reg_n_0_[4]\,
      O => \axi_rdata[4]_i_11_n_0\
    );
\axi_rdata[4]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ikn_output_rb_reg_n_0_[4]\,
      I1 => \slv_reg22_reg_n_0_[4]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg21_reg_n_0_[4]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg20_reg_n_0_[4]\,
      O => \axi_rdata[4]_i_12_n_0\
    );
\axi_rdata[4]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[4]\,
      I1 => \slv_reg10_reg_n_0_[4]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg9_reg_n_0_[4]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg8_reg_n_0_[4]\,
      O => \axi_rdata[4]_i_13_n_0\
    );
\axi_rdata[4]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[4]\,
      I1 => \slv_reg14_reg_n_0_[4]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg13_reg_n_0_[4]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg12_reg_n_0_[4]\,
      O => \axi_rdata[4]_i_14_n_0\
    );
\axi_rdata[4]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[4]_i_19_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => lgc_ctr_mode(0),
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \slv_reg0_reg_n_0_[4]\,
      O => \axi_rdata[4]_i_15_n_0\
    );
\axi_rdata[4]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \axi_rdata[4]_i_20_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => \slv_reg5_reg_n_0_[4]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => fxp2flp_converter_q3_n_28,
      I5 => \i___58_i_13_n_0\,
      O => \axi_rdata[4]_i_16_n_0\
    );
\axi_rdata[4]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data5(4),
      I1 => \data4__1\(4),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \data4__0\(4),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => data4(4),
      O => \axi_rdata[4]_i_17_n_0\
    );
\axi_rdata[4]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data6__0\(4),
      I1 => data6(4),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \data5__1\(4),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \data5__0\(4),
      O => \axi_rdata[4]_i_18_n_0\
    );
\axi_rdata[4]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_27,
      I1 => \i___64_i_12_n_0\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => fxp2flp_converter_q1_n_27,
      I4 => \i___64_i_14_n_0\,
      O => \axi_rdata[4]_i_19_n_0\
    );
\axi_rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[4]_i_4_n_0\,
      I1 => \axi_rdata_reg[4]_i_5_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[4]_i_6_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[4]_i_7_n_0\,
      O => \axi_rdata[4]_i_2_n_0\
    );
\axi_rdata[4]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[4]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg6_reg_n_0_[4]\,
      O => \axi_rdata[4]_i_20_n_0\
    );
\axi_rdata[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \axi_rdata[19]_i_8_n_0\,
      I1 => \data6__1\(4),
      I2 => \axi_rdata[19]_i_9_n_0\,
      I3 => \axi_rdata[19]_i_10_n_0\,
      I4 => \axi_rdata[19]_i_11_n_0\,
      I5 => \axi_rdata_reg[4]_i_8_n_0\,
      O => \axi_rdata[4]_i_3_n_0\
    );
\axi_rdata[4]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data2__0\(4),
      I1 => data2(4),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \ikn_output_rb_reg_n_0_[44]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \ikn_output_rb_reg_n_0_[24]\,
      O => \axi_rdata[4]_i_9_n_0\
    );
\axi_rdata[5]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__1\(5),
      I1 => \data3__0\(5),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => data3(5),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \data2__1\(5),
      O => \axi_rdata[5]_i_10_n_0\
    );
\axi_rdata[5]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[5]\,
      I1 => \slv_reg18_reg_n_0_[5]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg17_reg_n_0_[5]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg16_reg_n_0_[5]\,
      O => \axi_rdata[5]_i_11_n_0\
    );
\axi_rdata[5]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ikn_output_rb_reg_n_0_[5]\,
      I1 => \slv_reg22_reg_n_0_[5]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg21_reg_n_0_[5]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg20_reg_n_0_[5]\,
      O => \axi_rdata[5]_i_12_n_0\
    );
\axi_rdata[5]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[5]\,
      I1 => \slv_reg10_reg_n_0_[5]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg9_reg_n_0_[5]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg8_reg_n_0_[5]\,
      O => \axi_rdata[5]_i_13_n_0\
    );
\axi_rdata[5]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[5]\,
      I1 => \slv_reg14_reg_n_0_[5]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg13_reg_n_0_[5]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg12_reg_n_0_[5]\,
      O => \axi_rdata[5]_i_14_n_0\
    );
\axi_rdata[5]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[5]_i_19_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => lgc_ctr_mode(1),
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \slv_reg0_reg_n_0_[5]\,
      O => \axi_rdata[5]_i_15_n_0\
    );
\axi_rdata[5]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \axi_rdata[5]_i_20_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => \slv_reg5_reg_n_0_[5]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => fxp2flp_converter_q3_n_27,
      I5 => \i___58_i_13_n_0\,
      O => \axi_rdata[5]_i_16_n_0\
    );
\axi_rdata[5]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data5(5),
      I1 => \data4__1\(5),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \data4__0\(5),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => data4(5),
      O => \axi_rdata[5]_i_17_n_0\
    );
\axi_rdata[5]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data6__0\(5),
      I1 => data6(5),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \data5__1\(5),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \data5__0\(5),
      O => \axi_rdata[5]_i_18_n_0\
    );
\axi_rdata[5]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_26,
      I1 => \i___64_i_12_n_0\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => fxp2flp_converter_q1_n_26,
      I4 => \i___64_i_14_n_0\,
      O => \axi_rdata[5]_i_19_n_0\
    );
\axi_rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[5]_i_4_n_0\,
      I1 => \axi_rdata_reg[5]_i_5_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[5]_i_6_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[5]_i_7_n_0\,
      O => \axi_rdata[5]_i_2_n_0\
    );
\axi_rdata[5]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[5]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg6_reg_n_0_[5]\,
      O => \axi_rdata[5]_i_20_n_0\
    );
\axi_rdata[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \axi_rdata[19]_i_8_n_0\,
      I1 => \data6__1\(5),
      I2 => \axi_rdata[19]_i_9_n_0\,
      I3 => \axi_rdata[19]_i_10_n_0\,
      I4 => \axi_rdata[19]_i_11_n_0\,
      I5 => \axi_rdata_reg[5]_i_8_n_0\,
      O => \axi_rdata[5]_i_3_n_0\
    );
\axi_rdata[5]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data2__0\(5),
      I1 => data2(5),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \ikn_output_rb_reg_n_0_[45]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \ikn_output_rb_reg_n_0_[25]\,
      O => \axi_rdata[5]_i_9_n_0\
    );
\axi_rdata[6]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__1\(6),
      I1 => \data3__0\(6),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => data3(6),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \data2__1\(6),
      O => \axi_rdata[6]_i_10_n_0\
    );
\axi_rdata[6]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[6]\,
      I1 => \slv_reg18_reg_n_0_[6]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg17_reg_n_0_[6]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg16_reg_n_0_[6]\,
      O => \axi_rdata[6]_i_11_n_0\
    );
\axi_rdata[6]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ikn_output_rb_reg_n_0_[6]\,
      I1 => \slv_reg22_reg_n_0_[6]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg21_reg_n_0_[6]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg20_reg_n_0_[6]\,
      O => \axi_rdata[6]_i_12_n_0\
    );
\axi_rdata[6]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[6]\,
      I1 => \slv_reg10_reg_n_0_[6]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg9_reg_n_0_[6]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg8_reg_n_0_[6]\,
      O => \axi_rdata[6]_i_13_n_0\
    );
\axi_rdata[6]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[6]\,
      I1 => \slv_reg14_reg_n_0_[6]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg13_reg_n_0_[6]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg12_reg_n_0_[6]\,
      O => \axi_rdata[6]_i_14_n_0\
    );
\axi_rdata[6]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[6]_i_19_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => lgc_leg_sel(0),
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \slv_reg0_reg_n_0_[6]\,
      O => \axi_rdata[6]_i_15_n_0\
    );
\axi_rdata[6]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \axi_rdata[6]_i_20_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => \slv_reg5_reg_n_0_[6]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => fxp2flp_converter_q3_n_26,
      I5 => \i___58_i_13_n_0\,
      O => \axi_rdata[6]_i_16_n_0\
    );
\axi_rdata[6]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data5(6),
      I1 => \data4__1\(6),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \data4__0\(6),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => data4(6),
      O => \axi_rdata[6]_i_17_n_0\
    );
\axi_rdata[6]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data6__0\(6),
      I1 => data6(6),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \data5__1\(6),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \data5__0\(6),
      O => \axi_rdata[6]_i_18_n_0\
    );
\axi_rdata[6]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_25,
      I1 => \i___64_i_12_n_0\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => fxp2flp_converter_q1_n_25,
      I4 => \i___64_i_14_n_0\,
      O => \axi_rdata[6]_i_19_n_0\
    );
\axi_rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[6]_i_4_n_0\,
      I1 => \axi_rdata_reg[6]_i_5_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[6]_i_6_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[6]_i_7_n_0\,
      O => \axi_rdata[6]_i_2_n_0\
    );
\axi_rdata[6]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[6]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg6_reg_n_0_[6]\,
      O => \axi_rdata[6]_i_20_n_0\
    );
\axi_rdata[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \axi_rdata[19]_i_8_n_0\,
      I1 => \data6__1\(6),
      I2 => \axi_rdata[19]_i_9_n_0\,
      I3 => \axi_rdata[19]_i_10_n_0\,
      I4 => \axi_rdata[19]_i_11_n_0\,
      I5 => \axi_rdata_reg[6]_i_8_n_0\,
      O => \axi_rdata[6]_i_3_n_0\
    );
\axi_rdata[6]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data2__0\(6),
      I1 => data2(6),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \ikn_output_rb_reg_n_0_[46]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \ikn_output_rb_reg_n_0_[26]\,
      O => \axi_rdata[6]_i_9_n_0\
    );
\axi_rdata[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__1\(7),
      I1 => \data3__0\(7),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => data3(7),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \data2__1\(7),
      O => \axi_rdata[7]_i_10_n_0\
    );
\axi_rdata[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[7]\,
      I1 => \slv_reg18_reg_n_0_[7]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg17_reg_n_0_[7]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg16_reg_n_0_[7]\,
      O => \axi_rdata[7]_i_11_n_0\
    );
\axi_rdata[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ikn_output_rb_reg_n_0_[7]\,
      I1 => \slv_reg22_reg_n_0_[7]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg21_reg_n_0_[7]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg20_reg_n_0_[7]\,
      O => \axi_rdata[7]_i_12_n_0\
    );
\axi_rdata[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[7]\,
      I1 => \slv_reg10_reg_n_0_[7]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg9_reg_n_0_[7]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg8_reg_n_0_[7]\,
      O => \axi_rdata[7]_i_13_n_0\
    );
\axi_rdata[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[7]\,
      I1 => \slv_reg14_reg_n_0_[7]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg13_reg_n_0_[7]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg12_reg_n_0_[7]\,
      O => \axi_rdata[7]_i_14_n_0\
    );
\axi_rdata[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[7]_i_19_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => lgc_leg_sel(1),
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \slv_reg0_reg_n_0_[7]\,
      O => \axi_rdata[7]_i_15_n_0\
    );
\axi_rdata[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \axi_rdata[7]_i_20_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => \slv_reg5_reg_n_0_[7]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => fxp2flp_converter_q3_n_25,
      I5 => \i___58_i_13_n_0\,
      O => \axi_rdata[7]_i_16_n_0\
    );
\axi_rdata[7]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data5(7),
      I1 => \data4__1\(7),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \data4__0\(7),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => data4(7),
      O => \axi_rdata[7]_i_17_n_0\
    );
\axi_rdata[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data6__0\(7),
      I1 => data6(7),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \data5__1\(7),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \data5__0\(7),
      O => \axi_rdata[7]_i_18_n_0\
    );
\axi_rdata[7]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_24,
      I1 => \i___64_i_12_n_0\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => fxp2flp_converter_q1_n_24,
      I4 => \i___64_i_14_n_0\,
      O => \axi_rdata[7]_i_19_n_0\
    );
\axi_rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[7]_i_4_n_0\,
      I1 => \axi_rdata_reg[7]_i_5_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[7]_i_6_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[7]_i_7_n_0\,
      O => \axi_rdata[7]_i_2_n_0\
    );
\axi_rdata[7]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[7]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg6_reg_n_0_[7]\,
      O => \axi_rdata[7]_i_20_n_0\
    );
\axi_rdata[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \axi_rdata[19]_i_8_n_0\,
      I1 => \data6__1\(7),
      I2 => \axi_rdata[19]_i_9_n_0\,
      I3 => \axi_rdata[19]_i_10_n_0\,
      I4 => \axi_rdata[19]_i_11_n_0\,
      I5 => \axi_rdata_reg[7]_i_8_n_0\,
      O => \axi_rdata[7]_i_3_n_0\
    );
\axi_rdata[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data2__0\(7),
      I1 => data2(7),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \ikn_output_rb_reg_n_0_[47]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \ikn_output_rb_reg_n_0_[27]\,
      O => \axi_rdata[7]_i_9_n_0\
    );
\axi_rdata[8]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__1\(8),
      I1 => \data3__0\(8),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => data3(8),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \data2__1\(8),
      O => \axi_rdata[8]_i_10_n_0\
    );
\axi_rdata[8]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[8]\,
      I1 => \slv_reg18_reg_n_0_[8]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg17_reg_n_0_[8]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg16_reg_n_0_[8]\,
      O => \axi_rdata[8]_i_11_n_0\
    );
\axi_rdata[8]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ikn_output_rb_reg_n_0_[8]\,
      I1 => \slv_reg22_reg_n_0_[8]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg21_reg_n_0_[8]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg20_reg_n_0_[8]\,
      O => \axi_rdata[8]_i_12_n_0\
    );
\axi_rdata[8]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[8]\,
      I1 => \slv_reg10_reg_n_0_[8]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg9_reg_n_0_[8]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg8_reg_n_0_[8]\,
      O => \axi_rdata[8]_i_13_n_0\
    );
\axi_rdata[8]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[8]\,
      I1 => \slv_reg14_reg_n_0_[8]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg13_reg_n_0_[8]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg12_reg_n_0_[8]\,
      O => \axi_rdata[8]_i_14_n_0\
    );
\axi_rdata[8]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[8]_i_19_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => lgc_leg_sel(2),
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \slv_reg0_reg_n_0_[8]\,
      O => \axi_rdata[8]_i_15_n_0\
    );
\axi_rdata[8]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \axi_rdata[8]_i_20_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => \slv_reg5_reg_n_0_[8]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => fxp2flp_converter_q3_n_24,
      I5 => \i___58_i_13_n_0\,
      O => \axi_rdata[8]_i_16_n_0\
    );
\axi_rdata[8]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data5(8),
      I1 => \data4__1\(8),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \data4__0\(8),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => data4(8),
      O => \axi_rdata[8]_i_17_n_0\
    );
\axi_rdata[8]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data6__0\(8),
      I1 => data6(8),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \data5__1\(8),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \data5__0\(8),
      O => \axi_rdata[8]_i_18_n_0\
    );
\axi_rdata[8]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_23,
      I1 => \i___64_i_12_n_0\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => fxp2flp_converter_q1_n_23,
      I4 => \i___64_i_14_n_0\,
      O => \axi_rdata[8]_i_19_n_0\
    );
\axi_rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[8]_i_4_n_0\,
      I1 => \axi_rdata_reg[8]_i_5_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[8]_i_6_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[8]_i_7_n_0\,
      O => \axi_rdata[8]_i_2_n_0\
    );
\axi_rdata[8]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[8]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg6_reg_n_0_[8]\,
      O => \axi_rdata[8]_i_20_n_0\
    );
\axi_rdata[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \axi_rdata[19]_i_8_n_0\,
      I1 => \data6__1\(8),
      I2 => \axi_rdata[19]_i_9_n_0\,
      I3 => \axi_rdata[19]_i_10_n_0\,
      I4 => \axi_rdata[19]_i_11_n_0\,
      I5 => \axi_rdata_reg[8]_i_8_n_0\,
      O => \axi_rdata[8]_i_3_n_0\
    );
\axi_rdata[8]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data2__0\(8),
      I1 => data2(8),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \ikn_output_rb_reg_n_0_[48]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \ikn_output_rb_reg_n_0_[28]\,
      O => \axi_rdata[8]_i_9_n_0\
    );
\axi_rdata[9]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__1\(9),
      I1 => \data3__0\(9),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => data3(9),
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \data2__1\(9),
      O => \axi_rdata[9]_i_10_n_0\
    );
\axi_rdata[9]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[9]\,
      I1 => \slv_reg18_reg_n_0_[9]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg17_reg_n_0_[9]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg16_reg_n_0_[9]\,
      O => \axi_rdata[9]_i_11_n_0\
    );
\axi_rdata[9]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \ikn_output_rb_reg_n_0_[9]\,
      I1 => \slv_reg22_reg_n_0_[9]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg21_reg_n_0_[9]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg20_reg_n_0_[9]\,
      O => \axi_rdata[9]_i_12_n_0\
    );
\axi_rdata[9]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[9]\,
      I1 => \slv_reg10_reg_n_0_[9]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg9_reg_n_0_[9]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg8_reg_n_0_[9]\,
      O => \axi_rdata[9]_i_13_n_0\
    );
\axi_rdata[9]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[9]\,
      I1 => \slv_reg14_reg_n_0_[9]\,
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \slv_reg13_reg_n_0_[9]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \slv_reg12_reg_n_0_[9]\,
      O => \axi_rdata[9]_i_14_n_0\
    );
\axi_rdata[9]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \axi_rdata[9]_i_19_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => \slv_reg1_reg_n_0_[9]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => \slv_reg0_reg_n_0_[9]\,
      O => \axi_rdata[9]_i_15_n_0\
    );
\axi_rdata[9]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \axi_rdata[9]_i_20_n_0\,
      I1 => \axi_araddr_reg[3]_rep_n_0\,
      I2 => \slv_reg5_reg_n_0_[9]\,
      I3 => \axi_araddr_reg[2]_rep_n_0\,
      I4 => fxp2flp_converter_q3_n_23,
      I5 => \i___58_i_13_n_0\,
      O => \axi_rdata[9]_i_16_n_0\
    );
\axi_rdata[9]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data5(9),
      I1 => \data4__1\(9),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \data4__0\(9),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => data4(9),
      O => \axi_rdata[9]_i_17_n_0\
    );
\axi_rdata[9]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data6__0\(9),
      I1 => data6(9),
      I2 => \axi_araddr_reg[3]_rep__0_n_0\,
      I3 => \data5__1\(9),
      I4 => \axi_araddr_reg[2]_rep_n_0\,
      I5 => \data5__0\(9),
      O => \axi_rdata[9]_i_18_n_0\
    );
\axi_rdata[9]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_22,
      I1 => \i___64_i_12_n_0\,
      I2 => \axi_araddr_reg[2]_rep_n_0\,
      I3 => fxp2flp_converter_q1_n_22,
      I4 => \i___64_i_14_n_0\,
      O => \axi_rdata[9]_i_19_n_0\
    );
\axi_rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \axi_rdata_reg[9]_i_4_n_0\,
      I1 => \axi_rdata_reg[9]_i_5_n_0\,
      I2 => sel0(4),
      I3 => \axi_rdata_reg[9]_i_6_n_0\,
      I4 => sel0(3),
      I5 => \axi_rdata_reg[9]_i_7_n_0\,
      O => \axi_rdata[9]_i_2_n_0\
    );
\axi_rdata[9]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[9]\,
      I1 => \axi_araddr_reg[2]_rep_n_0\,
      I2 => \slv_reg6_reg_n_0_[9]\,
      O => \axi_rdata[9]_i_20_n_0\
    );
\axi_rdata[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004FFFF00040000"
    )
        port map (
      I0 => \axi_rdata[19]_i_8_n_0\,
      I1 => \data6__1\(9),
      I2 => \axi_rdata[19]_i_9_n_0\,
      I3 => \axi_rdata[19]_i_10_n_0\,
      I4 => \axi_rdata[19]_i_11_n_0\,
      I5 => \axi_rdata_reg[9]_i_8_n_0\,
      O => \axi_rdata[9]_i_3_n_0\
    );
\axi_rdata[9]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data2__0\(9),
      I1 => data2(9),
      I2 => \axi_araddr_reg[3]_rep_n_0\,
      I3 => \ikn_output_rb_reg_n_0_[49]\,
      I4 => \axi_araddr_reg[2]_rep__0_n_0\,
      I5 => \ikn_output_rb_reg_n_0_[29]\,
      O => \axi_rdata[9]_i_9_n_0\
    );
\axi_rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(0),
      Q => s00_axi_rdata(0),
      R => \^p_0_in0\
    );
\axi_rdata_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_2_n_0\,
      I1 => \axi_rdata[0]_i_3_n_0\,
      O => reg_data_out(0),
      S => sel0(5)
    );
\axi_rdata_reg[0]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_9_n_0\,
      I1 => \axi_rdata[0]_i_10_n_0\,
      O => \axi_rdata_reg[0]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[0]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_11_n_0\,
      I1 => \axi_rdata[0]_i_12_n_0\,
      O => \axi_rdata_reg[0]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[0]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_13_n_0\,
      I1 => \axi_rdata[0]_i_14_n_0\,
      O => \axi_rdata_reg[0]_i_6_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[0]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[0]_i_16_n_0\,
      I1 => \axi_rdata[0]_i_17_n_0\,
      O => \axi_rdata_reg[0]_i_8_n_0\,
      S => \axi_rdata[19]_i_10_n_0\
    );
\axi_rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(10),
      Q => s00_axi_rdata(10),
      R => \^p_0_in0\
    );
\axi_rdata_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_2_n_0\,
      I1 => \axi_rdata[10]_i_3_n_0\,
      O => reg_data_out(10),
      S => sel0(5)
    );
\axi_rdata_reg[10]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_9_n_0\,
      I1 => \axi_rdata[10]_i_10_n_0\,
      O => \axi_rdata_reg[10]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[10]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_11_n_0\,
      I1 => \axi_rdata[10]_i_12_n_0\,
      O => \axi_rdata_reg[10]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[10]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_13_n_0\,
      I1 => \axi_rdata[10]_i_14_n_0\,
      O => \axi_rdata_reg[10]_i_6_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[10]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_15_n_0\,
      I1 => \axi_rdata[10]_i_16_n_0\,
      O => \axi_rdata_reg[10]_i_7_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[10]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[10]_i_17_n_0\,
      I1 => \axi_rdata[10]_i_18_n_0\,
      O => \axi_rdata_reg[10]_i_8_n_0\,
      S => \axi_rdata[19]_i_10_n_0\
    );
\axi_rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(11),
      Q => s00_axi_rdata(11),
      R => \^p_0_in0\
    );
\axi_rdata_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_2_n_0\,
      I1 => \axi_rdata[11]_i_3_n_0\,
      O => reg_data_out(11),
      S => sel0(5)
    );
\axi_rdata_reg[11]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_9_n_0\,
      I1 => \axi_rdata[11]_i_10_n_0\,
      O => \axi_rdata_reg[11]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[11]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_11_n_0\,
      I1 => \axi_rdata[11]_i_12_n_0\,
      O => \axi_rdata_reg[11]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[11]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_13_n_0\,
      I1 => \axi_rdata[11]_i_14_n_0\,
      O => \axi_rdata_reg[11]_i_6_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[11]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_15_n_0\,
      I1 => \axi_rdata[11]_i_16_n_0\,
      O => \axi_rdata_reg[11]_i_7_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[11]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[11]_i_17_n_0\,
      I1 => \axi_rdata[11]_i_18_n_0\,
      O => \axi_rdata_reg[11]_i_8_n_0\,
      S => \axi_rdata[19]_i_10_n_0\
    );
\axi_rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(12),
      Q => s00_axi_rdata(12),
      R => \^p_0_in0\
    );
\axi_rdata_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_2_n_0\,
      I1 => \axi_rdata[12]_i_3_n_0\,
      O => reg_data_out(12),
      S => sel0(5)
    );
\axi_rdata_reg[12]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_9_n_0\,
      I1 => \axi_rdata[12]_i_10_n_0\,
      O => \axi_rdata_reg[12]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[12]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_11_n_0\,
      I1 => \axi_rdata[12]_i_12_n_0\,
      O => \axi_rdata_reg[12]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[12]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_13_n_0\,
      I1 => \axi_rdata[12]_i_14_n_0\,
      O => \axi_rdata_reg[12]_i_6_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[12]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_15_n_0\,
      I1 => \axi_rdata[12]_i_16_n_0\,
      O => \axi_rdata_reg[12]_i_7_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[12]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[12]_i_17_n_0\,
      I1 => \axi_rdata[12]_i_18_n_0\,
      O => \axi_rdata_reg[12]_i_8_n_0\,
      S => \axi_rdata[19]_i_10_n_0\
    );
\axi_rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(13),
      Q => s00_axi_rdata(13),
      R => \^p_0_in0\
    );
\axi_rdata_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_2_n_0\,
      I1 => \axi_rdata[13]_i_3_n_0\,
      O => reg_data_out(13),
      S => sel0(5)
    );
\axi_rdata_reg[13]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_9_n_0\,
      I1 => \axi_rdata[13]_i_10_n_0\,
      O => \axi_rdata_reg[13]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[13]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_11_n_0\,
      I1 => \axi_rdata[13]_i_12_n_0\,
      O => \axi_rdata_reg[13]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[13]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_13_n_0\,
      I1 => \axi_rdata[13]_i_14_n_0\,
      O => \axi_rdata_reg[13]_i_6_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[13]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_15_n_0\,
      I1 => \axi_rdata[13]_i_16_n_0\,
      O => \axi_rdata_reg[13]_i_7_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[13]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[13]_i_17_n_0\,
      I1 => \axi_rdata[13]_i_18_n_0\,
      O => \axi_rdata_reg[13]_i_8_n_0\,
      S => \axi_rdata[19]_i_10_n_0\
    );
\axi_rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(14),
      Q => s00_axi_rdata(14),
      R => \^p_0_in0\
    );
\axi_rdata_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_2_n_0\,
      I1 => \axi_rdata[14]_i_3_n_0\,
      O => reg_data_out(14),
      S => sel0(5)
    );
\axi_rdata_reg[14]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_9_n_0\,
      I1 => \axi_rdata[14]_i_10_n_0\,
      O => \axi_rdata_reg[14]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[14]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_11_n_0\,
      I1 => \axi_rdata[14]_i_12_n_0\,
      O => \axi_rdata_reg[14]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[14]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_13_n_0\,
      I1 => \axi_rdata[14]_i_14_n_0\,
      O => \axi_rdata_reg[14]_i_6_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[14]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_15_n_0\,
      I1 => \axi_rdata[14]_i_16_n_0\,
      O => \axi_rdata_reg[14]_i_7_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[14]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[14]_i_17_n_0\,
      I1 => \axi_rdata[14]_i_18_n_0\,
      O => \axi_rdata_reg[14]_i_8_n_0\,
      S => \axi_rdata[19]_i_10_n_0\
    );
\axi_rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(15),
      Q => s00_axi_rdata(15),
      R => \^p_0_in0\
    );
\axi_rdata_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_2_n_0\,
      I1 => \axi_rdata[15]_i_3_n_0\,
      O => reg_data_out(15),
      S => sel0(5)
    );
\axi_rdata_reg[15]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_9_n_0\,
      I1 => \axi_rdata[15]_i_10_n_0\,
      O => \axi_rdata_reg[15]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[15]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_11_n_0\,
      I1 => \axi_rdata[15]_i_12_n_0\,
      O => \axi_rdata_reg[15]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[15]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_13_n_0\,
      I1 => \axi_rdata[15]_i_14_n_0\,
      O => \axi_rdata_reg[15]_i_6_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[15]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_15_n_0\,
      I1 => \axi_rdata[15]_i_16_n_0\,
      O => \axi_rdata_reg[15]_i_7_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[15]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[15]_i_17_n_0\,
      I1 => \axi_rdata[15]_i_18_n_0\,
      O => \axi_rdata_reg[15]_i_8_n_0\,
      S => \axi_rdata[19]_i_10_n_0\
    );
\axi_rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(16),
      Q => s00_axi_rdata(16),
      R => \^p_0_in0\
    );
\axi_rdata_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_2_n_0\,
      I1 => \axi_rdata[16]_i_3_n_0\,
      O => reg_data_out(16),
      S => sel0(5)
    );
\axi_rdata_reg[16]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_9_n_0\,
      I1 => \axi_rdata[16]_i_10_n_0\,
      O => \axi_rdata_reg[16]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[16]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_11_n_0\,
      I1 => \axi_rdata[16]_i_12_n_0\,
      O => \axi_rdata_reg[16]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[16]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_13_n_0\,
      I1 => \axi_rdata[16]_i_14_n_0\,
      O => \axi_rdata_reg[16]_i_6_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[16]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_15_n_0\,
      I1 => \axi_rdata[16]_i_16_n_0\,
      O => \axi_rdata_reg[16]_i_7_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[16]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[16]_i_17_n_0\,
      I1 => \axi_rdata[16]_i_18_n_0\,
      O => \axi_rdata_reg[16]_i_8_n_0\,
      S => \axi_rdata[19]_i_10_n_0\
    );
\axi_rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(17),
      Q => s00_axi_rdata(17),
      R => \^p_0_in0\
    );
\axi_rdata_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_2_n_0\,
      I1 => \axi_rdata[17]_i_3_n_0\,
      O => reg_data_out(17),
      S => sel0(5)
    );
\axi_rdata_reg[17]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_9_n_0\,
      I1 => \axi_rdata[17]_i_10_n_0\,
      O => \axi_rdata_reg[17]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[17]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_11_n_0\,
      I1 => \axi_rdata[17]_i_12_n_0\,
      O => \axi_rdata_reg[17]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[17]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_13_n_0\,
      I1 => \axi_rdata[17]_i_14_n_0\,
      O => \axi_rdata_reg[17]_i_6_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[17]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_15_n_0\,
      I1 => \axi_rdata[17]_i_16_n_0\,
      O => \axi_rdata_reg[17]_i_7_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[17]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[17]_i_17_n_0\,
      I1 => \axi_rdata[17]_i_18_n_0\,
      O => \axi_rdata_reg[17]_i_8_n_0\,
      S => \axi_rdata[19]_i_10_n_0\
    );
\axi_rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(18),
      Q => s00_axi_rdata(18),
      R => \^p_0_in0\
    );
\axi_rdata_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_2_n_0\,
      I1 => \axi_rdata[18]_i_3_n_0\,
      O => reg_data_out(18),
      S => sel0(5)
    );
\axi_rdata_reg[18]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_9_n_0\,
      I1 => \axi_rdata[18]_i_10_n_0\,
      O => \axi_rdata_reg[18]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[18]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_11_n_0\,
      I1 => \axi_rdata[18]_i_12_n_0\,
      O => \axi_rdata_reg[18]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[18]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_13_n_0\,
      I1 => \axi_rdata[18]_i_14_n_0\,
      O => \axi_rdata_reg[18]_i_6_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[18]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_15_n_0\,
      I1 => \axi_rdata[18]_i_16_n_0\,
      O => \axi_rdata_reg[18]_i_7_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[18]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[18]_i_17_n_0\,
      I1 => \axi_rdata[18]_i_18_n_0\,
      O => \axi_rdata_reg[18]_i_8_n_0\,
      S => \axi_rdata[19]_i_10_n_0\
    );
\axi_rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(19),
      Q => s00_axi_rdata(19),
      R => \^p_0_in0\
    );
\axi_rdata_reg[19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_2_n_0\,
      I1 => \axi_rdata[19]_i_3_n_0\,
      O => reg_data_out(19),
      S => sel0(5)
    );
\axi_rdata_reg[19]_i_12\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_21_n_0\,
      I1 => \axi_rdata[19]_i_22_n_0\,
      O => \axi_rdata_reg[19]_i_12_n_0\,
      S => \axi_rdata[19]_i_10_n_0\
    );
\axi_rdata_reg[19]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_13_n_0\,
      I1 => \axi_rdata[19]_i_14_n_0\,
      O => \axi_rdata_reg[19]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[19]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_15_n_0\,
      I1 => \axi_rdata[19]_i_16_n_0\,
      O => \axi_rdata_reg[19]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[19]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_17_n_0\,
      I1 => \axi_rdata[19]_i_18_n_0\,
      O => \axi_rdata_reg[19]_i_6_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[19]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[19]_i_19_n_0\,
      I1 => \axi_rdata[19]_i_20_n_0\,
      O => \axi_rdata_reg[19]_i_7_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(1),
      Q => s00_axi_rdata(1),
      R => \^p_0_in0\
    );
\axi_rdata_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_2_n_0\,
      I1 => \axi_rdata[1]_i_3_n_0\,
      O => reg_data_out(1),
      S => sel0(5)
    );
\axi_rdata_reg[1]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_9_n_0\,
      I1 => \axi_rdata[1]_i_10_n_0\,
      O => \axi_rdata_reg[1]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[1]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_11_n_0\,
      I1 => \axi_rdata[1]_i_12_n_0\,
      O => \axi_rdata_reg[1]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[1]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_13_n_0\,
      I1 => \axi_rdata[1]_i_14_n_0\,
      O => \axi_rdata_reg[1]_i_6_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[1]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[1]_i_16_n_0\,
      I1 => \axi_rdata[1]_i_17_n_0\,
      O => \axi_rdata_reg[1]_i_8_n_0\,
      S => \axi_rdata[19]_i_10_n_0\
    );
\axi_rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \i___68_n_0\,
      Q => s00_axi_rdata(20),
      R => \^p_0_in0\
    );
\axi_rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \i___69_n_0\,
      Q => s00_axi_rdata(21),
      R => \^p_0_in0\
    );
\axi_rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \i___70_n_0\,
      Q => s00_axi_rdata(22),
      R => \^p_0_in0\
    );
\axi_rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \i___65_n_0\,
      Q => s00_axi_rdata(23),
      R => \^p_0_in0\
    );
\axi_rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \i___67_n_0\,
      Q => s00_axi_rdata(24),
      R => \^p_0_in0\
    );
\axi_rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \i___66_n_0\,
      Q => s00_axi_rdata(25),
      R => \^p_0_in0\
    );
\axi_rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \i___64_n_0\,
      Q => s00_axi_rdata(26),
      R => \^p_0_in0\
    );
\axi_rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \i___60_n_0\,
      Q => s00_axi_rdata(27),
      R => \^p_0_in0\
    );
\axi_rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \i___58_n_0\,
      Q => s00_axi_rdata(28),
      R => \^p_0_in0\
    );
\axi_rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \i___59_n_0\,
      Q => s00_axi_rdata(29),
      R => \^p_0_in0\
    );
\axi_rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(2),
      Q => s00_axi_rdata(2),
      R => \^p_0_in0\
    );
\axi_rdata_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_2_n_0\,
      I1 => \axi_rdata[2]_i_3_n_0\,
      O => reg_data_out(2),
      S => sel0(5)
    );
\axi_rdata_reg[2]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_9_n_0\,
      I1 => \axi_rdata[2]_i_10_n_0\,
      O => \axi_rdata_reg[2]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[2]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_11_n_0\,
      I1 => \axi_rdata[2]_i_12_n_0\,
      O => \axi_rdata_reg[2]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[2]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_13_n_0\,
      I1 => \axi_rdata[2]_i_14_n_0\,
      O => \axi_rdata_reg[2]_i_6_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[2]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[2]_i_16_n_0\,
      I1 => \axi_rdata[2]_i_17_n_0\,
      O => \axi_rdata_reg[2]_i_8_n_0\,
      S => \axi_rdata[19]_i_10_n_0\
    );
\axi_rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \i___57_n_0\,
      Q => s00_axi_rdata(30),
      R => \^p_0_in0\
    );
\axi_rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => \i___128_n_0\,
      Q => s00_axi_rdata(31),
      R => \^p_0_in0\
    );
\axi_rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(3),
      Q => s00_axi_rdata(3),
      R => \^p_0_in0\
    );
\axi_rdata_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_2_n_0\,
      I1 => \axi_rdata[3]_i_3_n_0\,
      O => reg_data_out(3),
      S => sel0(5)
    );
\axi_rdata_reg[3]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_9_n_0\,
      I1 => \axi_rdata[3]_i_10_n_0\,
      O => \axi_rdata_reg[3]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[3]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_11_n_0\,
      I1 => \axi_rdata[3]_i_12_n_0\,
      O => \axi_rdata_reg[3]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[3]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_13_n_0\,
      I1 => \axi_rdata[3]_i_14_n_0\,
      O => \axi_rdata_reg[3]_i_6_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[3]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[3]_i_16_n_0\,
      I1 => \axi_rdata[3]_i_17_n_0\,
      O => \axi_rdata_reg[3]_i_8_n_0\,
      S => \axi_rdata[19]_i_10_n_0\
    );
\axi_rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(4),
      Q => s00_axi_rdata(4),
      R => \^p_0_in0\
    );
\axi_rdata_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_2_n_0\,
      I1 => \axi_rdata[4]_i_3_n_0\,
      O => reg_data_out(4),
      S => sel0(5)
    );
\axi_rdata_reg[4]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_9_n_0\,
      I1 => \axi_rdata[4]_i_10_n_0\,
      O => \axi_rdata_reg[4]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[4]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_11_n_0\,
      I1 => \axi_rdata[4]_i_12_n_0\,
      O => \axi_rdata_reg[4]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[4]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_13_n_0\,
      I1 => \axi_rdata[4]_i_14_n_0\,
      O => \axi_rdata_reg[4]_i_6_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[4]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_15_n_0\,
      I1 => \axi_rdata[4]_i_16_n_0\,
      O => \axi_rdata_reg[4]_i_7_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[4]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[4]_i_17_n_0\,
      I1 => \axi_rdata[4]_i_18_n_0\,
      O => \axi_rdata_reg[4]_i_8_n_0\,
      S => \axi_rdata[19]_i_10_n_0\
    );
\axi_rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(5),
      Q => s00_axi_rdata(5),
      R => \^p_0_in0\
    );
\axi_rdata_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_2_n_0\,
      I1 => \axi_rdata[5]_i_3_n_0\,
      O => reg_data_out(5),
      S => sel0(5)
    );
\axi_rdata_reg[5]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_9_n_0\,
      I1 => \axi_rdata[5]_i_10_n_0\,
      O => \axi_rdata_reg[5]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[5]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_11_n_0\,
      I1 => \axi_rdata[5]_i_12_n_0\,
      O => \axi_rdata_reg[5]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[5]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_13_n_0\,
      I1 => \axi_rdata[5]_i_14_n_0\,
      O => \axi_rdata_reg[5]_i_6_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[5]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_15_n_0\,
      I1 => \axi_rdata[5]_i_16_n_0\,
      O => \axi_rdata_reg[5]_i_7_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[5]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[5]_i_17_n_0\,
      I1 => \axi_rdata[5]_i_18_n_0\,
      O => \axi_rdata_reg[5]_i_8_n_0\,
      S => \axi_rdata[19]_i_10_n_0\
    );
\axi_rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(6),
      Q => s00_axi_rdata(6),
      R => \^p_0_in0\
    );
\axi_rdata_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_2_n_0\,
      I1 => \axi_rdata[6]_i_3_n_0\,
      O => reg_data_out(6),
      S => sel0(5)
    );
\axi_rdata_reg[6]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_9_n_0\,
      I1 => \axi_rdata[6]_i_10_n_0\,
      O => \axi_rdata_reg[6]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[6]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_11_n_0\,
      I1 => \axi_rdata[6]_i_12_n_0\,
      O => \axi_rdata_reg[6]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[6]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_13_n_0\,
      I1 => \axi_rdata[6]_i_14_n_0\,
      O => \axi_rdata_reg[6]_i_6_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[6]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_15_n_0\,
      I1 => \axi_rdata[6]_i_16_n_0\,
      O => \axi_rdata_reg[6]_i_7_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[6]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[6]_i_17_n_0\,
      I1 => \axi_rdata[6]_i_18_n_0\,
      O => \axi_rdata_reg[6]_i_8_n_0\,
      S => \axi_rdata[19]_i_10_n_0\
    );
\axi_rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(7),
      Q => s00_axi_rdata(7),
      R => \^p_0_in0\
    );
\axi_rdata_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_2_n_0\,
      I1 => \axi_rdata[7]_i_3_n_0\,
      O => reg_data_out(7),
      S => sel0(5)
    );
\axi_rdata_reg[7]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_9_n_0\,
      I1 => \axi_rdata[7]_i_10_n_0\,
      O => \axi_rdata_reg[7]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[7]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_11_n_0\,
      I1 => \axi_rdata[7]_i_12_n_0\,
      O => \axi_rdata_reg[7]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[7]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_13_n_0\,
      I1 => \axi_rdata[7]_i_14_n_0\,
      O => \axi_rdata_reg[7]_i_6_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[7]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_15_n_0\,
      I1 => \axi_rdata[7]_i_16_n_0\,
      O => \axi_rdata_reg[7]_i_7_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[7]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[7]_i_17_n_0\,
      I1 => \axi_rdata[7]_i_18_n_0\,
      O => \axi_rdata_reg[7]_i_8_n_0\,
      S => \axi_rdata[19]_i_10_n_0\
    );
\axi_rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(8),
      Q => s00_axi_rdata(8),
      R => \^p_0_in0\
    );
\axi_rdata_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_2_n_0\,
      I1 => \axi_rdata[8]_i_3_n_0\,
      O => reg_data_out(8),
      S => sel0(5)
    );
\axi_rdata_reg[8]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_9_n_0\,
      I1 => \axi_rdata[8]_i_10_n_0\,
      O => \axi_rdata_reg[8]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[8]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_11_n_0\,
      I1 => \axi_rdata[8]_i_12_n_0\,
      O => \axi_rdata_reg[8]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[8]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_13_n_0\,
      I1 => \axi_rdata[8]_i_14_n_0\,
      O => \axi_rdata_reg[8]_i_6_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[8]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_15_n_0\,
      I1 => \axi_rdata[8]_i_16_n_0\,
      O => \axi_rdata_reg[8]_i_7_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[8]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[8]_i_17_n_0\,
      I1 => \axi_rdata[8]_i_18_n_0\,
      O => \axi_rdata_reg[8]_i_8_n_0\,
      S => \axi_rdata[19]_i_10_n_0\
    );
\axi_rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => slv_reg_rden,
      D => reg_data_out(9),
      Q => s00_axi_rdata(9),
      R => \^p_0_in0\
    );
\axi_rdata_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_2_n_0\,
      I1 => \axi_rdata[9]_i_3_n_0\,
      O => reg_data_out(9),
      S => sel0(5)
    );
\axi_rdata_reg[9]_i_4\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_9_n_0\,
      I1 => \axi_rdata[9]_i_10_n_0\,
      O => \axi_rdata_reg[9]_i_4_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[9]_i_5\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_11_n_0\,
      I1 => \axi_rdata[9]_i_12_n_0\,
      O => \axi_rdata_reg[9]_i_5_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[9]_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_13_n_0\,
      I1 => \axi_rdata[9]_i_14_n_0\,
      O => \axi_rdata_reg[9]_i_6_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[9]_i_7\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_15_n_0\,
      I1 => \axi_rdata[9]_i_16_n_0\,
      O => \axi_rdata_reg[9]_i_7_n_0\,
      S => sel0(2)
    );
\axi_rdata_reg[9]_i_8\: unisim.vcomponents.MUXF7
     port map (
      I0 => \axi_rdata[9]_i_17_n_0\,
      I1 => \axi_rdata[9]_i_18_n_0\,
      O => \axi_rdata_reg[9]_i_8_n_0\,
      S => \axi_rdata[19]_i_10_n_0\
    );
axi_rvalid_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \i___127_n_0\,
      Q => \^s00_axi_rvalid\,
      R => \^p_0_in0\
    );
axi_wready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => aw_en_reg_n_0,
      I1 => s00_axi_wvalid,
      I2 => s00_axi_awvalid,
      I3 => \^axi_wready_reg_0\,
      O => axi_wready0
    );
axi_wready_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => axi_wready0,
      Q => \^axi_wready_reg_0\,
      R => \^p_0_in0\
    );
fifo_wr_en_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => s00_axi_wdata(0),
      I1 => axi_awaddr(6),
      I2 => reg_output_direct_i_2_n_0,
      I3 => axi_awaddr(7),
      I4 => axi_awaddr(5),
      I5 => axi_awaddr(4),
      O => fifo_wr_en
    );
fifo_wr_en_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => fifo_wr_en,
      Q => fifo_wr_en_reg_n_0,
      R => \^p_0_in0\
    );
\flp_mantisa[10]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q1(1),
      O => \flp_mantisa[10]_i_10_n_0\
    );
\flp_mantisa[10]_i_10__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q2(1),
      O => \flp_mantisa[10]_i_10__0_n_0\
    );
\flp_mantisa[10]_i_10__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q3(1),
      O => \flp_mantisa[10]_i_10__1_n_0\
    );
\flp_mantisa[10]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q1(0),
      O => \flp_mantisa[10]_i_6_n_0\
    );
\flp_mantisa[10]_i_6__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q2(0),
      O => \flp_mantisa[10]_i_6__0_n_0\
    );
\flp_mantisa[10]_i_6__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q3(0),
      O => \flp_mantisa[10]_i_6__1_n_0\
    );
\flp_mantisa[10]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q1(4),
      O => \flp_mantisa[10]_i_7_n_0\
    );
\flp_mantisa[10]_i_7__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q2(4),
      O => \flp_mantisa[10]_i_7__0_n_0\
    );
\flp_mantisa[10]_i_7__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q3(4),
      O => \flp_mantisa[10]_i_7__1_n_0\
    );
\flp_mantisa[10]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q1(3),
      O => \flp_mantisa[10]_i_8_n_0\
    );
\flp_mantisa[10]_i_8__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q2(3),
      O => \flp_mantisa[10]_i_8__0_n_0\
    );
\flp_mantisa[10]_i_8__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q3(3),
      O => \flp_mantisa[10]_i_8__1_n_0\
    );
\flp_mantisa[10]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q1(2),
      O => \flp_mantisa[10]_i_9_n_0\
    );
\flp_mantisa[10]_i_9__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q2(2),
      O => \flp_mantisa[10]_i_9__0_n_0\
    );
\flp_mantisa[10]_i_9__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q3(2),
      O => \flp_mantisa[10]_i_9__1_n_0\
    );
\flp_mantisa_reg[10]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \flp_mantisa_reg[10]_i_4_n_0\,
      CO(2) => \flp_mantisa_reg[10]_i_4_n_1\,
      CO(1) => \flp_mantisa_reg[10]_i_4_n_2\,
      CO(0) => \flp_mantisa_reg[10]_i_4_n_3\,
      CYINIT => \flp_mantisa[10]_i_6_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fxp_abs_val0(4 downto 1),
      S(3) => \flp_mantisa[10]_i_7_n_0\,
      S(2) => \flp_mantisa[10]_i_8_n_0\,
      S(1) => \flp_mantisa[10]_i_9_n_0\,
      S(0) => \flp_mantisa[10]_i_10_n_0\
    );
\flp_mantisa_reg[10]_i_4__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \flp_mantisa_reg[10]_i_4__0_n_0\,
      CO(2) => \flp_mantisa_reg[10]_i_4__0_n_1\,
      CO(1) => \flp_mantisa_reg[10]_i_4__0_n_2\,
      CO(0) => \flp_mantisa_reg[10]_i_4__0_n_3\,
      CYINIT => \flp_mantisa[10]_i_6__0_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fxp_abs_val0_0(4 downto 1),
      S(3) => \flp_mantisa[10]_i_7__0_n_0\,
      S(2) => \flp_mantisa[10]_i_8__0_n_0\,
      S(1) => \flp_mantisa[10]_i_9__0_n_0\,
      S(0) => \flp_mantisa[10]_i_10__0_n_0\
    );
\flp_mantisa_reg[10]_i_4__1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \flp_mantisa_reg[10]_i_4__1_n_0\,
      CO(2) => \flp_mantisa_reg[10]_i_4__1_n_1\,
      CO(1) => \flp_mantisa_reg[10]_i_4__1_n_2\,
      CO(0) => \flp_mantisa_reg[10]_i_4__1_n_3\,
      CYINIT => \flp_mantisa[10]_i_6__1_n_0\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fxp_abs_val0_1(4 downto 1),
      S(3) => \flp_mantisa[10]_i_7__1_n_0\,
      S(2) => \flp_mantisa[10]_i_8__1_n_0\,
      S(1) => \flp_mantisa[10]_i_9__1_n_0\,
      S(0) => \flp_mantisa[10]_i_10__1_n_0\
    );
fxp2flp_converter_q1: entity work.design_1_axi_ikinematics_0_0_fixed_to_float_converter
     port map (
      D(0) => \i___61_n_0\,
      Q(19 downto 0) => reg_flp_output_q1(19 downto 0),
      SR(0) => \^p_0_in0\,
      \flp_mantisa_reg[14]_0\ => \i___63_n_0\,
      \flp_mantisa_reg[21]_0\ => \i___56_n_0\,
      \flp_mantisa_reg[22]_0\(18) => fxp2flp_converter_q1_n_9,
      \flp_mantisa_reg[22]_0\(17) => fxp2flp_converter_q1_n_10,
      \flp_mantisa_reg[22]_0\(16) => fxp2flp_converter_q1_n_11,
      \flp_mantisa_reg[22]_0\(15) => fxp2flp_converter_q1_n_12,
      \flp_mantisa_reg[22]_0\(14) => fxp2flp_converter_q1_n_13,
      \flp_mantisa_reg[22]_0\(13) => fxp2flp_converter_q1_n_14,
      \flp_mantisa_reg[22]_0\(12) => fxp2flp_converter_q1_n_15,
      \flp_mantisa_reg[22]_0\(11) => fxp2flp_converter_q1_n_16,
      \flp_mantisa_reg[22]_0\(10) => fxp2flp_converter_q1_n_17,
      \flp_mantisa_reg[22]_0\(9) => fxp2flp_converter_q1_n_18,
      \flp_mantisa_reg[22]_0\(8) => fxp2flp_converter_q1_n_19,
      \flp_mantisa_reg[22]_0\(7) => fxp2flp_converter_q1_n_20,
      \flp_mantisa_reg[22]_0\(6) => fxp2flp_converter_q1_n_21,
      \flp_mantisa_reg[22]_0\(5) => fxp2flp_converter_q1_n_22,
      \flp_mantisa_reg[22]_0\(4) => fxp2flp_converter_q1_n_23,
      \flp_mantisa_reg[22]_0\(3) => fxp2flp_converter_q1_n_24,
      \flp_mantisa_reg[22]_0\(2) => fxp2flp_converter_q1_n_25,
      \flp_mantisa_reg[22]_0\(1) => fxp2flp_converter_q1_n_26,
      \flp_mantisa_reg[22]_0\(0) => fxp2flp_converter_q1_n_27,
      fxp_abs_val0(18 downto 0) => fxp_abs_val0(19 downto 1),
      \i___56_i_4_0\ => fxp2flp_converter_q1_n_0,
      \i___61_i_5_0\ => fxp2flp_converter_q1_n_3,
      \reg_flp_output_q1_reg[19]\ => fxp2flp_converter_q1_n_1,
      \reg_flp_output_q1_reg[19]_0\ => fxp2flp_converter_q1_n_2,
      \reg_flp_output_q1_reg[19]_1\ => fxp2flp_converter_q1_n_4,
      \reg_flp_output_q1_reg[19]_2\ => fxp2flp_converter_q1_n_5,
      \reg_flp_output_q1_reg[19]_3\ => fxp2flp_converter_q1_n_7,
      \reg_flp_output_q1_reg[1]\ => fxp2flp_converter_q1_n_8,
      \reg_flp_output_q1_reg[7]\ => fxp2flp_converter_q1_n_6,
      s00_axi_aclk => s00_axi_aclk
    );
fxp2flp_converter_q2: entity work.design_1_axi_ikinematics_0_0_fixed_to_float_converter_17
     port map (
      D(0) => \i___72_n_0\,
      Q(19 downto 0) => reg_flp_output_q2(19 downto 0),
      SR(0) => \^p_0_in0\,
      \flp_mantisa_reg[14]_0\ => \i___74_n_0\,
      \flp_mantisa_reg[21]_0\ => \i___71_n_0\,
      \flp_mantisa_reg[22]_0\(18) => fxp2flp_converter_q2_n_9,
      \flp_mantisa_reg[22]_0\(17) => fxp2flp_converter_q2_n_10,
      \flp_mantisa_reg[22]_0\(16) => fxp2flp_converter_q2_n_11,
      \flp_mantisa_reg[22]_0\(15) => fxp2flp_converter_q2_n_12,
      \flp_mantisa_reg[22]_0\(14) => fxp2flp_converter_q2_n_13,
      \flp_mantisa_reg[22]_0\(13) => fxp2flp_converter_q2_n_14,
      \flp_mantisa_reg[22]_0\(12) => fxp2flp_converter_q2_n_15,
      \flp_mantisa_reg[22]_0\(11) => fxp2flp_converter_q2_n_16,
      \flp_mantisa_reg[22]_0\(10) => fxp2flp_converter_q2_n_17,
      \flp_mantisa_reg[22]_0\(9) => fxp2flp_converter_q2_n_18,
      \flp_mantisa_reg[22]_0\(8) => fxp2flp_converter_q2_n_19,
      \flp_mantisa_reg[22]_0\(7) => fxp2flp_converter_q2_n_20,
      \flp_mantisa_reg[22]_0\(6) => fxp2flp_converter_q2_n_21,
      \flp_mantisa_reg[22]_0\(5) => fxp2flp_converter_q2_n_22,
      \flp_mantisa_reg[22]_0\(4) => fxp2flp_converter_q2_n_23,
      \flp_mantisa_reg[22]_0\(3) => fxp2flp_converter_q2_n_24,
      \flp_mantisa_reg[22]_0\(2) => fxp2flp_converter_q2_n_25,
      \flp_mantisa_reg[22]_0\(1) => fxp2flp_converter_q2_n_26,
      \flp_mantisa_reg[22]_0\(0) => fxp2flp_converter_q2_n_27,
      fxp_abs_val0(18 downto 0) => fxp_abs_val0_0(19 downto 1),
      \i___71_i_4_0\ => fxp2flp_converter_q2_n_0,
      \i___72_i_5_0\ => fxp2flp_converter_q2_n_3,
      \reg_flp_output_q2_reg[19]\ => fxp2flp_converter_q2_n_1,
      \reg_flp_output_q2_reg[19]_0\ => fxp2flp_converter_q2_n_2,
      \reg_flp_output_q2_reg[19]_1\ => fxp2flp_converter_q2_n_4,
      \reg_flp_output_q2_reg[19]_2\ => fxp2flp_converter_q2_n_5,
      \reg_flp_output_q2_reg[19]_3\ => fxp2flp_converter_q2_n_7,
      \reg_flp_output_q2_reg[1]\ => fxp2flp_converter_q2_n_8,
      \reg_flp_output_q2_reg[7]\ => fxp2flp_converter_q2_n_6,
      s00_axi_aclk => s00_axi_aclk
    );
fxp2flp_converter_q3: entity work.design_1_axi_ikinematics_0_0_fixed_to_float_converter_18
     port map (
      D(0) => \i___76_n_0\,
      Q(19 downto 0) => reg_flp_output_q3(19 downto 0),
      SR(0) => \^p_0_in0\,
      \flp_mantisa_reg[14]_0\ => \i___78_n_0\,
      \flp_mantisa_reg[21]_0\ => \i___75_n_0\,
      \flp_mantisa_reg[22]_0\(18) => fxp2flp_converter_q3_n_10,
      \flp_mantisa_reg[22]_0\(17) => fxp2flp_converter_q3_n_11,
      \flp_mantisa_reg[22]_0\(16) => fxp2flp_converter_q3_n_12,
      \flp_mantisa_reg[22]_0\(15) => fxp2flp_converter_q3_n_13,
      \flp_mantisa_reg[22]_0\(14) => fxp2flp_converter_q3_n_14,
      \flp_mantisa_reg[22]_0\(13) => fxp2flp_converter_q3_n_15,
      \flp_mantisa_reg[22]_0\(12) => fxp2flp_converter_q3_n_16,
      \flp_mantisa_reg[22]_0\(11) => fxp2flp_converter_q3_n_17,
      \flp_mantisa_reg[22]_0\(10) => fxp2flp_converter_q3_n_18,
      \flp_mantisa_reg[22]_0\(9) => fxp2flp_converter_q3_n_19,
      \flp_mantisa_reg[22]_0\(8) => fxp2flp_converter_q3_n_20,
      \flp_mantisa_reg[22]_0\(7) => fxp2flp_converter_q3_n_21,
      \flp_mantisa_reg[22]_0\(6) => fxp2flp_converter_q3_n_22,
      \flp_mantisa_reg[22]_0\(5) => fxp2flp_converter_q3_n_23,
      \flp_mantisa_reg[22]_0\(4) => fxp2flp_converter_q3_n_24,
      \flp_mantisa_reg[22]_0\(3) => fxp2flp_converter_q3_n_25,
      \flp_mantisa_reg[22]_0\(2) => fxp2flp_converter_q3_n_26,
      \flp_mantisa_reg[22]_0\(1) => fxp2flp_converter_q3_n_27,
      \flp_mantisa_reg[22]_0\(0) => fxp2flp_converter_q3_n_28,
      fxp_abs_val0(18 downto 0) => fxp_abs_val0_1(19 downto 1),
      \i___75_i_10_0\ => fxp2flp_converter_q3_n_5,
      \i___76_i_5_0\ => fxp2flp_converter_q3_n_3,
      \reg_flp_output_q3_reg[19]\ => fxp2flp_converter_q3_n_0,
      \reg_flp_output_q3_reg[19]_0\ => fxp2flp_converter_q3_n_1,
      \reg_flp_output_q3_reg[19]_1\ => fxp2flp_converter_q3_n_2,
      \reg_flp_output_q3_reg[19]_2\ => fxp2flp_converter_q3_n_4,
      \reg_flp_output_q3_reg[19]_3\ => fxp2flp_converter_q3_n_6,
      \reg_flp_output_q3_reg[19]_4\ => fxp2flp_converter_q3_n_8,
      \reg_flp_output_q3_reg[1]\ => fxp2flp_converter_q3_n_9,
      \reg_flp_output_q3_reg[7]\ => fxp2flp_converter_q3_n_7,
      s00_axi_aclk => s00_axi_aclk
    );
\i___100\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => ikn_q1_mux_offset(18),
      I1 => \i___107_n_0\,
      I2 => \i___108_n_0\,
      I3 => \i___110_n_0\,
      I4 => LEG_COUNTER_n_24,
      O => \i___100_n_0\
    );
\i___100_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___100_i_3_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg20_reg_n_0_[18]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg17_reg_n_0_[18]\,
      O => ikn_q1_mux_offset(18)
    );
\i___100_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[18]\,
      I1 => \slv_reg11_reg_n_0_[18]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[18]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[18]\,
      O => \i___100_i_3_n_0\
    );
\i___100_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___100_i_5_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg20_reg_n_0_[14]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg17_reg_n_0_[14]\,
      O => ikn_q1_mux_offset(14)
    );
\i___100_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[14]\,
      I1 => \slv_reg11_reg_n_0_[14]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[14]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[14]\,
      O => \i___100_i_5_n_0\
    );
\i___101\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000040004"
    )
        port map (
      I0 => \i___107_n_0\,
      I1 => ikn_q1_mux_offset(20),
      I2 => \i___108_n_0\,
      I3 => \i___110_n_0\,
      I4 => LEG_COUNTER_n_102,
      I5 => \i___106_n_0\,
      O => \i___101_n_0\
    );
\i___101_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___101_i_3_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg20_reg_n_0_[20]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg17_reg_n_0_[20]\,
      O => ikn_q1_mux_offset(20)
    );
\i___101_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[20]\,
      I1 => \slv_reg11_reg_n_0_[20]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[20]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[20]\,
      O => \i___101_i_3_n_0\
    );
\i___103\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"770F"
    )
        port map (
      I0 => \i___104_n_0\,
      I1 => \i___106_n_0\,
      I2 => LEG_COUNTER_n_29,
      I3 => ikn_q1_mux_offset(23),
      O => \i___103_n_0\
    );
\i___103__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088F0FFF088F000"
    )
        port map (
      I0 => \i___104_n_0\,
      I1 => \i___106_n_0\,
      I2 => \flp2fxp_converter_offset_q1/fxp_signed0\(17),
      I3 => ikn_q1_mux_offset(31),
      I4 => ikn_q1_mux_offset(23),
      I5 => LEG_COUNTER_n_29,
      O => \flp2fxp_converter_offset_q1/fxp_signed\(17)
    );
\i___103__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_ikn_q1_offset_reg[16]_i_3_n_0\,
      CO(3 downto 2) => \NLW_i___103__0_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i___103__0_i_1_n_2\,
      CO(0) => \i___103__0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i___103__0_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \flp2fxp_converter_offset_q1/fxp_signed0\(19 downto 17),
      S(3) => '0',
      S(2) => LEG_COUNTER_n_100,
      S(1) => LEG_COUNTER_n_101,
      S(0) => \i___103_n_0\
    );
\i___103__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___103__0_i_5_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg20_reg_n_0_[31]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg17_reg_n_0_[31]\,
      O => ikn_q1_mux_offset(31)
    );
\i___103__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[31]\,
      I1 => \slv_reg11_reg_n_0_[31]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[31]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[31]\,
      O => \i___103__0_i_5_n_0\
    );
\i___104\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \i___107_n_0\,
      I1 => ikn_q1_mux_offset(22),
      I2 => \i___108_n_0\,
      I3 => \i___110_n_0\,
      O => \i___104_n_0\
    );
\i___104_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___104_i_2_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg20_reg_n_0_[22]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg17_reg_n_0_[22]\,
      O => ikn_q1_mux_offset(22)
    );
\i___104_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[22]\,
      I1 => \slv_reg11_reg_n_0_[22]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[22]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[22]\,
      O => \i___104_i_2_n_0\
    );
\i___106\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ikn_q1_mux_offset(23),
      I1 => ikn_q1_mux_offset(24),
      O => \i___106_n_0\
    );
\i___106_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___106_i_2_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg20_reg_n_0_[24]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg17_reg_n_0_[24]\,
      O => ikn_q1_mux_offset(24)
    );
\i___106_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[24]\,
      I1 => \slv_reg11_reg_n_0_[24]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[24]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[24]\,
      O => \i___106_i_2_n_0\
    );
\i___107\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0007FFF8"
    )
        port map (
      I0 => ikn_q1_mux_offset(24),
      I1 => ikn_q1_mux_offset(23),
      I2 => ikn_q1_mux_offset(25),
      I3 => ikn_q1_mux_offset(26),
      I4 => ikn_q1_mux_offset(27),
      O => \i___107_n_0\
    );
\i___107_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___107_i_2_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg20_reg_n_0_[27]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg17_reg_n_0_[27]\,
      O => ikn_q1_mux_offset(27)
    );
\i___107_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[27]\,
      I1 => \slv_reg11_reg_n_0_[27]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[27]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[27]\,
      O => \i___107_i_2_n_0\
    );
\i___108\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => ikn_q1_mux_offset(24),
      I1 => ikn_q1_mux_offset(23),
      I2 => ikn_q1_mux_offset(25),
      I3 => ikn_q1_mux_offset(26),
      O => \i___108_n_0\
    );
\i___108_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___108_i_2_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg20_reg_n_0_[26]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg17_reg_n_0_[26]\,
      O => ikn_q1_mux_offset(26)
    );
\i___108_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[26]\,
      I1 => \slv_reg11_reg_n_0_[26]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[26]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[26]\,
      O => \i___108_i_2_n_0\
    );
\i___11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[24]\,
      I1 => \slv_reg2_reg_n_0_[26]\,
      I2 => \slv_reg2_reg_n_0_[27]\,
      I3 => \slv_reg2_reg_n_0_[25]\,
      I4 => \slv_reg2_reg_n_0_[23]\,
      O => \i___11_n_0\
    );
\i___110\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ikn_q1_mux_offset(24),
      I1 => ikn_q1_mux_offset(23),
      I2 => ikn_q1_mux_offset(25),
      O => \i___110_n_0\
    );
\i___110_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___110_i_2_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg20_reg_n_0_[25]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg17_reg_n_0_[25]\,
      O => ikn_q1_mux_offset(25)
    );
\i___110_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[25]\,
      I1 => \slv_reg11_reg_n_0_[25]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[25]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[25]\,
      O => \i___110_i_2_n_0\
    );
\i___111\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => ikn_q3_mux_offset(16),
      I1 => \i___119_n_0\,
      I2 => \i___120_n_0\,
      I3 => \i___122_n_0\,
      I4 => LEG_COUNTER_n_82,
      O => \i___111_n_0\
    );
\i___111_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___111_i_3_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg22_reg_n_0_[16]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg19_reg_n_0_[16]\,
      O => ikn_q3_mux_offset(16)
    );
\i___111_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[16]\,
      I1 => \slv_reg13_reg_n_0_[16]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[16]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[16]\,
      O => \i___111_i_3_n_0\
    );
\i___111_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___111_i_5_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg22_reg_n_0_[12]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg19_reg_n_0_[12]\,
      O => ikn_q3_mux_offset(12)
    );
\i___111_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[12]\,
      I1 => \slv_reg13_reg_n_0_[12]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[12]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[12]\,
      O => \i___111_i_5_n_0\
    );
\i___112\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => ikn_q3_mux_offset(17),
      I1 => \i___119_n_0\,
      I2 => \i___120_n_0\,
      I3 => \i___122_n_0\,
      I4 => LEG_COUNTER_n_83,
      O => \i___112_n_0\
    );
\i___112_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___112_i_3_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg22_reg_n_0_[17]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg19_reg_n_0_[17]\,
      O => ikn_q3_mux_offset(17)
    );
\i___112_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[17]\,
      I1 => \slv_reg13_reg_n_0_[17]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[17]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[17]\,
      O => \i___112_i_3_n_0\
    );
\i___112_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___112_i_6_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg22_reg_n_0_[21]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg19_reg_n_0_[21]\,
      O => ikn_q3_mux_offset(21)
    );
\i___112_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___112_i_7_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg22_reg_n_0_[13]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg19_reg_n_0_[13]\,
      O => ikn_q3_mux_offset(13)
    );
\i___112_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[21]\,
      I1 => \slv_reg13_reg_n_0_[21]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[21]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[21]\,
      O => \i___112_i_6_n_0\
    );
\i___112_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[13]\,
      I1 => \slv_reg13_reg_n_0_[13]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[13]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[13]\,
      O => \i___112_i_7_n_0\
    );
\i___113\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => ikn_q3_mux_offset(18),
      I1 => \i___119_n_0\,
      I2 => \i___120_n_0\,
      I3 => \i___122_n_0\,
      I4 => LEG_COUNTER_n_84,
      O => \i___113_n_0\
    );
\i___113_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___113_i_3_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg22_reg_n_0_[18]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg19_reg_n_0_[18]\,
      O => ikn_q3_mux_offset(18)
    );
\i___113_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[18]\,
      I1 => \slv_reg13_reg_n_0_[18]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[18]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[18]\,
      O => \i___113_i_3_n_0\
    );
\i___113_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___113_i_5_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg22_reg_n_0_[14]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg19_reg_n_0_[14]\,
      O => ikn_q3_mux_offset(14)
    );
\i___113_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[14]\,
      I1 => \slv_reg13_reg_n_0_[14]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[14]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[14]\,
      O => \i___113_i_5_n_0\
    );
\i___114\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000040004"
    )
        port map (
      I0 => \i___119_n_0\,
      I1 => ikn_q3_mux_offset(20),
      I2 => \i___120_n_0\,
      I3 => \i___122_n_0\,
      I4 => LEG_COUNTER_n_136,
      I5 => \i___123_n_0\,
      O => \i___114_n_0\
    );
\i___114_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___114_i_3_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg22_reg_n_0_[20]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg19_reg_n_0_[20]\,
      O => ikn_q3_mux_offset(20)
    );
\i___114_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[20]\,
      I1 => \slv_reg13_reg_n_0_[20]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[20]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[20]\,
      O => \i___114_i_3_n_0\
    );
\i___116\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"770F"
    )
        port map (
      I0 => \i___117_n_0\,
      I1 => \i___123_n_0\,
      I2 => LEG_COUNTER_n_89,
      I3 => ikn_q3_mux_offset(23),
      O => \i___116_n_0\
    );
\i___116__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088F0FFF088F000"
    )
        port map (
      I0 => \i___117_n_0\,
      I1 => \i___123_n_0\,
      I2 => \flp2fxp_converter_offset_q3/fxp_signed0\(17),
      I3 => ikn_q3_mux_offset(31),
      I4 => ikn_q3_mux_offset(23),
      I5 => LEG_COUNTER_n_89,
      O => \flp2fxp_converter_offset_q3/fxp_signed\(17)
    );
\i___116__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_ikn_q3_offset_reg[16]_i_3_n_0\,
      CO(3 downto 2) => \NLW_i___116__0_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i___116__0_i_1_n_2\,
      CO(0) => \i___116__0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i___116__0_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \flp2fxp_converter_offset_q3/fxp_signed0\(19 downto 17),
      S(3) => '0',
      S(2) => LEG_COUNTER_n_134,
      S(1) => LEG_COUNTER_n_135,
      S(0) => \i___116_n_0\
    );
\i___116__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___116__0_i_5_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg22_reg_n_0_[31]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg19_reg_n_0_[31]\,
      O => ikn_q3_mux_offset(31)
    );
\i___116__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[31]\,
      I1 => \slv_reg13_reg_n_0_[31]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[31]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[31]\,
      O => \i___116__0_i_5_n_0\
    );
\i___117\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \i___119_n_0\,
      I1 => ikn_q3_mux_offset(22),
      I2 => \i___120_n_0\,
      I3 => \i___122_n_0\,
      O => \i___117_n_0\
    );
\i___117_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___117_i_2_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg22_reg_n_0_[22]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg19_reg_n_0_[22]\,
      O => ikn_q3_mux_offset(22)
    );
\i___117_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[22]\,
      I1 => \slv_reg13_reg_n_0_[22]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[22]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[22]\,
      O => \i___117_i_2_n_0\
    );
\i___119\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0007FFF8"
    )
        port map (
      I0 => ikn_q3_mux_offset(24),
      I1 => ikn_q3_mux_offset(23),
      I2 => ikn_q3_mux_offset(25),
      I3 => ikn_q3_mux_offset(26),
      I4 => ikn_q3_mux_offset(27),
      O => \i___119_n_0\
    );
\i___119_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___119_i_2_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg22_reg_n_0_[27]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg19_reg_n_0_[27]\,
      O => ikn_q3_mux_offset(27)
    );
\i___119_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[27]\,
      I1 => \slv_reg13_reg_n_0_[27]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[27]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[27]\,
      O => \i___119_i_2_n_0\
    );
\i___12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[24]\,
      I1 => \slv_reg3_reg_n_0_[26]\,
      I2 => \slv_reg3_reg_n_0_[27]\,
      I3 => \slv_reg3_reg_n_0_[25]\,
      I4 => \slv_reg3_reg_n_0_[23]\,
      O => \i___12_n_0\
    );
\i___120\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => ikn_q3_mux_offset(24),
      I1 => ikn_q3_mux_offset(23),
      I2 => ikn_q3_mux_offset(25),
      I3 => ikn_q3_mux_offset(26),
      O => \i___120_n_0\
    );
\i___120_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___120_i_2_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg22_reg_n_0_[26]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg19_reg_n_0_[26]\,
      O => ikn_q3_mux_offset(26)
    );
\i___120_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[26]\,
      I1 => \slv_reg13_reg_n_0_[26]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[26]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[26]\,
      O => \i___120_i_2_n_0\
    );
\i___122\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ikn_q3_mux_offset(24),
      I1 => ikn_q3_mux_offset(23),
      I2 => ikn_q3_mux_offset(25),
      O => \i___122_n_0\
    );
\i___122_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___122_i_3_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg22_reg_n_0_[24]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg19_reg_n_0_[24]\,
      O => ikn_q3_mux_offset(24)
    );
\i___122_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___122_i_4_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg22_reg_n_0_[25]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg19_reg_n_0_[25]\,
      O => ikn_q3_mux_offset(25)
    );
\i___122_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[24]\,
      I1 => \slv_reg13_reg_n_0_[24]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[24]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[24]\,
      O => \i___122_i_3_n_0\
    );
\i___122_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[25]\,
      I1 => \slv_reg13_reg_n_0_[25]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[25]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[25]\,
      O => \i___122_i_4_n_0\
    );
\i___123\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ikn_q3_mux_offset(23),
      I1 => ikn_q3_mux_offset(24),
      O => \i___123_n_0\
    );
\i___124\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF00FFFBFB0BFB"
    )
        port map (
      I0 => leg_ctr(1),
      I1 => leg_ctr(2),
      I2 => lgc_ctr_mode(0),
      I3 => \slv_reg1_reg_n_0_[2]\,
      I4 => \slv_reg1_reg_n_0_[1]\,
      I5 => lgc_ctr_mode(1),
      O => \i___124_n_0\
    );
\i___125\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7444444444444444"
    )
        port map (
      I0 => s00_axi_bready,
      I1 => \^s00_axi_bvalid\,
      I2 => \^axi_wready_reg_0\,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_awvalid,
      I5 => \^axi_awready_reg_0\,
      O => \i___125_n_0\
    );
\i___126\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F8F8F8F808F8F8F8"
    )
        port map (
      I0 => s00_axi_bready,
      I1 => \^s00_axi_bvalid\,
      I2 => aw_en_reg_n_0,
      I3 => s00_axi_wvalid,
      I4 => s00_axi_awvalid,
      I5 => \^axi_awready_reg_0\,
      O => \i___126_n_0\
    );
\i___127\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08F8"
    )
        port map (
      I0 => \^axi_arready_reg_0\,
      I1 => s00_axi_arvalid,
      I2 => \^s00_axi_rvalid\,
      I3 => s00_axi_rready,
      O => \i___127_n_0\
    );
\i___128\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \i___128_i_1_n_0\,
      I1 => sel0(3),
      I2 => \i___128_i_2_n_0\,
      I3 => sel0(4),
      I4 => \i___128_i_3_n_0\,
      I5 => sel0(5),
      O => \i___128_n_0\
    );
\i___128_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___128_i_4_n_0\,
      I1 => \i___128_i_5_n_0\,
      O => \i___128_i_1_n_0\,
      S => sel0(2)
    );
\i___128_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___128_i_6_n_0\,
      I1 => \i___128_i_7_n_0\,
      O => \i___128_i_2_n_0\,
      S => sel0(2)
    );
\i___128_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___128_i_8_n_0\,
      I1 => \i___128_i_9_n_0\,
      O => \i___128_i_3_n_0\,
      S => sel0(2)
    );
\i___128_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AFCFAFC0"
    )
        port map (
      I0 => reg_flp_output_q2(19),
      I1 => reg_flp_output_q1(19),
      I2 => sel0(1),
      I3 => sel0(0),
      I4 => \slv_reg0_reg_n_0_[31]\,
      O => \i___128_i_4_n_0\
    );
\i___128_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[31]\,
      I1 => \slv_reg6_reg_n_0_[31]\,
      I2 => sel0(1),
      I3 => \slv_reg5_reg_n_0_[31]\,
      I4 => sel0(0),
      I5 => reg_flp_output_q3(19),
      O => \i___128_i_5_n_0\
    );
\i___128_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[31]\,
      I1 => \slv_reg10_reg_n_0_[31]\,
      I2 => sel0(1),
      I3 => \slv_reg9_reg_n_0_[31]\,
      I4 => sel0(0),
      I5 => \slv_reg8_reg_n_0_[31]\,
      O => \i___128_i_6_n_0\
    );
\i___128_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[31]\,
      I1 => \slv_reg14_reg_n_0_[31]\,
      I2 => sel0(1),
      I3 => \slv_reg13_reg_n_0_[31]\,
      I4 => sel0(0),
      I5 => \slv_reg12_reg_n_0_[31]\,
      O => \i___128_i_7_n_0\
    );
\i___128_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[31]\,
      I1 => \slv_reg18_reg_n_0_[31]\,
      I2 => sel0(1),
      I3 => \slv_reg17_reg_n_0_[31]\,
      I4 => sel0(0),
      I5 => \slv_reg16_reg_n_0_[31]\,
      O => \i___128_i_8_n_0\
    );
\i___128_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg22_reg_n_0_[31]\,
      I1 => sel0(1),
      I2 => \slv_reg21_reg_n_0_[31]\,
      I3 => sel0(0),
      I4 => \slv_reg20_reg_n_0_[31]\,
      O => \i___128_i_9_n_0\
    );
\i___129\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000100000"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[25]\,
      I1 => \slv_reg2_reg_n_0_[27]\,
      I2 => \slv_reg2_reg_n_0_[22]\,
      I3 => \slv_reg2_reg_n_0_[26]\,
      I4 => \slv_reg2_reg_n_0_[24]\,
      I5 => \slv_reg2_reg_n_0_[23]\,
      O => \i___129_n_0\
    );
\i___13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[24]\,
      I1 => \slv_reg4_reg_n_0_[26]\,
      I2 => \slv_reg4_reg_n_0_[27]\,
      I3 => \slv_reg4_reg_n_0_[25]\,
      I4 => \slv_reg4_reg_n_0_[23]\,
      O => \i___13_n_0\
    );
\i___130\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0015FFEA"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[26]\,
      I1 => \slv_reg2_reg_n_0_[24]\,
      I2 => \slv_reg2_reg_n_0_[23]\,
      I3 => \slv_reg2_reg_n_0_[25]\,
      I4 => \slv_reg2_reg_n_0_[27]\,
      O => \i___130_n_0\
    );
\i___131\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15EA"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[25]\,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => \slv_reg2_reg_n_0_[24]\,
      I3 => \slv_reg2_reg_n_0_[26]\,
      O => \i___131_n_0\
    );
\i___132\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[24]\,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => \slv_reg2_reg_n_0_[25]\,
      O => \i___132_n_0\
    );
\i___133\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[23]\,
      I1 => \slv_reg2_reg_n_0_[24]\,
      O => \i___133_n_0\
    );
\i___134\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000100000"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[25]\,
      I1 => \slv_reg3_reg_n_0_[27]\,
      I2 => \slv_reg3_reg_n_0_[22]\,
      I3 => \slv_reg3_reg_n_0_[26]\,
      I4 => \slv_reg3_reg_n_0_[24]\,
      I5 => \slv_reg3_reg_n_0_[23]\,
      O => \i___134_n_0\
    );
\i___135\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0015FFEA"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[26]\,
      I1 => \slv_reg3_reg_n_0_[24]\,
      I2 => \slv_reg3_reg_n_0_[23]\,
      I3 => \slv_reg3_reg_n_0_[25]\,
      I4 => \slv_reg3_reg_n_0_[27]\,
      O => \i___135_n_0\
    );
\i___136\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15EA"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[25]\,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => \slv_reg3_reg_n_0_[24]\,
      I3 => \slv_reg3_reg_n_0_[26]\,
      O => \i___136_n_0\
    );
\i___137\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[24]\,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => \slv_reg3_reg_n_0_[25]\,
      O => \i___137_n_0\
    );
\i___138\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[23]\,
      I1 => \slv_reg3_reg_n_0_[24]\,
      O => \i___138_n_0\
    );
\i___139\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000100000"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[25]\,
      I1 => \slv_reg4_reg_n_0_[27]\,
      I2 => \slv_reg4_reg_n_0_[22]\,
      I3 => \slv_reg4_reg_n_0_[26]\,
      I4 => \slv_reg4_reg_n_0_[24]\,
      I5 => \slv_reg4_reg_n_0_[23]\,
      O => \i___139_n_0\
    );
\i___14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => InverseKinematics_n_127,
      I1 => \S1_C1_CV/iteration\(2),
      I2 => \S1_C1_CV/iteration\(3),
      I3 => \S1_C1_CV/iteration\(1),
      I4 => \S1_C1_CV/iteration\(0),
      O => \i___14_n_0\
    );
\i___140\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0015FFEA"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[26]\,
      I1 => \slv_reg4_reg_n_0_[24]\,
      I2 => \slv_reg4_reg_n_0_[23]\,
      I3 => \slv_reg4_reg_n_0_[25]\,
      I4 => \slv_reg4_reg_n_0_[27]\,
      O => \i___140_n_0\
    );
\i___141\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"15EA"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[25]\,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => \slv_reg4_reg_n_0_[24]\,
      I3 => \slv_reg4_reg_n_0_[26]\,
      O => \i___141_n_0\
    );
\i___142\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[24]\,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => \slv_reg4_reg_n_0_[25]\,
      O => \i___142_n_0\
    );
\i___143\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[23]\,
      I1 => \slv_reg4_reg_n_0_[24]\,
      O => \i___143_n_0\
    );
\i___144\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S1_C1_CV/reg_yin\(19),
      I1 => \S1_C1_CV/p_0_in\,
      O => \i___144_n_0\
    );
\i___145\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => InverseKinematics_n_127,
      I1 => \S1_C1_CV/iteration\(0),
      O => \i___145_n_0\
    );
\i___146\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S2_FSM/reg_add_mux_in1\(19),
      I1 => \S2_FSM/reg_add_mux_in2\(19),
      O => \i___146_n_0\
    );
\i___147\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \S2_FSM/reg_mult_mux_in2\(0),
      I1 => \S2_FSM/reg_mult_mux_in1\(17),
      O => \i___147_n_0\
    );
\i___148\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => InverseKinematics_n_147,
      I1 => \S3_C2_HV/iteration\(0),
      O => \i___148_n_0\
    );
\i___149\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => InverseKinematics_n_165,
      I1 => \S3_C4_CV/iteration\(0),
      O => \i___149_n_0\
    );
\i___15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"777F"
    )
        port map (
      I0 => \S1_C1_CV/iteration\(3),
      I1 => \S1_C1_CV/iteration\(2),
      I2 => \S1_C1_CV/iteration\(1),
      I3 => \S1_C1_CV/iteration\(0),
      O => \i___15_n_0\
    );
\i___150\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => stage3_c4_xout(18),
      I1 => stage3_c4_xout(19),
      O => \i___150_n_0\
    );
\i___151\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => stage3_c4_xout(18),
      I1 => stage3_c4_xout(19),
      I2 => stage3_c4_xout(17),
      O => \i___151_n_0\
    );
\i___151_rep\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => stage3_c4_xout(18),
      I1 => stage3_c4_xout(19),
      I2 => stage3_c4_xout(17),
      O => \i___151_rep_n_0\
    );
\i___152\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stage3_c4_xout(18),
      I1 => stage3_c4_xout(19),
      O => \i___152_n_0\
    );
\i___153_0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => stage3_c4_xout(18),
      I1 => stage3_c4_xout(17),
      O => \i___153_0_n_0\
    );
\i___153_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"95"
    )
        port map (
      I0 => stage3_c4_xout(18),
      I1 => stage3_c4_xout(17),
      I2 => stage3_c4_xout(19),
      O => \i___153_1_n_0\
    );
\i___153_rep\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"93"
    )
        port map (
      I0 => stage3_c4_xout(19),
      I1 => stage3_c4_xout(18),
      I2 => stage3_c4_xout(17),
      O => \i___153_rep_n_0\
    );
\i___153_rep__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"93"
    )
        port map (
      I0 => stage3_c4_xout(19),
      I1 => stage3_c4_xout(18),
      I2 => stage3_c4_xout(17),
      O => \i___153_rep__0_n_0\
    );
\i___154\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \i___153_0_n_0\,
      I1 => stage3_c4_xout(19),
      I2 => stage3_c4_xout(18),
      O => \i___154_n_0\
    );
\i___154_rep\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \i___153_0_n_0\,
      I1 => stage3_c4_xout(19),
      I2 => stage3_c4_xout(18),
      O => \i___154_rep_n_0\
    );
\i___155\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => stage3_c4_xout(17),
      I1 => stage3_c4_xout(18),
      O => \i___155_n_0\
    );
\i___156\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => stage3_c4_xout(17),
      I1 => stage3_c4_xout(19),
      O => \i___156_n_0\
    );
\i___157\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => InverseKinematics_n_174,
      I1 => InverseKinematics_n_176,
      O => \i___157_n_0\
    );
\i___158\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => InverseKinematics_n_175,
      I1 => InverseKinematics_n_176,
      O => \i___158_n_0\
    );
\i___159\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \S4_C7_LV/reg_zin\(18),
      I1 => \S4_C7_LV/reg_zin\(19),
      O => \i___159_n_0\
    );
\i___16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8777788878887888"
    )
        port map (
      I0 => \S2_FSM/reg_mult_mux_in2\(0),
      I1 => \S2_FSM/reg_mult_mux_in1\(19),
      I2 => \S2_FSM/reg_mult_mux_in2\(1),
      I3 => \S2_FSM/reg_mult_mux_in1\(18),
      I4 => \S2_FSM/reg_mult_mux_in1\(17),
      I5 => \S2_FSM/reg_mult_mux_in2\(2),
      O => \i___16_n_0\
    );
\i___160\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => InverseKinematics_n_178,
      I1 => \S4_C7_LV/iteration\(0),
      O => \i___160_n_0\
    );
\i___161\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"93"
    )
        port map (
      I0 => stage3_reg1(19),
      I1 => stage3_reg1(18),
      I2 => stage3_reg1(17),
      O => \i___161_n_0\
    );
\i___162\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => stage3_reg1(18),
      I1 => stage3_reg1(19),
      I2 => stage3_reg1(17),
      O => \i___162_n_0\
    );
\i___164\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stage3_reg1(18),
      I1 => stage3_reg1(19),
      O => \i___164_n_0\
    );
\i___164_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stage3_reg1(18),
      I1 => stage3_reg1(19),
      O => \i___164_rep_n_0\
    );
\i___165\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => InverseKinematics_n_195,
      I1 => stage3_reg1(19),
      I2 => stage3_reg1(18),
      O => \i___165_n_0\
    );
\i___166\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => InverseKinematics_n_194,
      I1 => stage3_reg1(19),
      I2 => stage3_reg1(18),
      O => \i___166_n_0\
    );
\i___166_rep\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => InverseKinematics_n_194,
      I1 => stage3_reg1(19),
      I2 => stage3_reg1(18),
      O => \i___166_rep_n_0\
    );
\i___167\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => InverseKinematics_n_189,
      I1 => InverseKinematics_n_196,
      O => \i___167_n_0\
    );
\i___168\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => InverseKinematics_n_190,
      I1 => InverseKinematics_n_196,
      O => \i___168_n_0\
    );
\i___169\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S4_C3_CV/reg_yin\(19),
      I1 => \S4_C3_CV/p_0_in\,
      O => \i___169_n_0\
    );
\i___17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \S2_FSM/reg_mult_mux_in1\(17),
      I1 => \S2_FSM/reg_mult_mux_in2\(1),
      I2 => \S2_FSM/reg_mult_mux_in1\(18),
      I3 => \S2_FSM/reg_mult_mux_in2\(0),
      O => \i___17_n_0\
    );
\i___170\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => InverseKinematics_n_200,
      I1 => \S5_C8_HV/iteration\(0),
      O => \i___170_n_0\
    );
\i___171\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"93"
    )
        port map (
      I0 => stage5_c8_xout(19),
      I1 => stage5_c8_xout(18),
      I2 => stage5_c8_xout(17),
      O => \i___171_n_0\
    );
\i___172\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E1"
    )
        port map (
      I0 => stage5_c8_xout(18),
      I1 => stage5_c8_xout(19),
      I2 => stage5_c8_xout(17),
      O => \i___172_n_0\
    );
\i___174\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stage5_c8_xout(18),
      I1 => stage5_c8_xout(19),
      O => \i___174_n_0\
    );
\i___174_rep\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => stage5_c8_xout(18),
      I1 => stage5_c8_xout(19),
      O => \i___174_rep_n_0\
    );
\i___175\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => InverseKinematics_n_224,
      I1 => stage5_c8_xout(19),
      I2 => stage5_c8_xout(18),
      O => \i___175_n_0\
    );
\i___176\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => InverseKinematics_n_223,
      I1 => stage5_c8_xout(19),
      I2 => stage5_c8_xout(18),
      O => \i___176_n_0\
    );
\i___176_rep\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => InverseKinematics_n_223,
      I1 => stage5_c8_xout(19),
      I2 => stage5_c8_xout(18),
      O => \i___176_rep_n_0\
    );
\i___177\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => InverseKinematics_n_221,
      I1 => InverseKinematics_n_225,
      O => \i___177_n_0\
    );
\i___178\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => InverseKinematics_n_222,
      I1 => InverseKinematics_n_225,
      O => \i___178_n_0\
    );
\i___179\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => InverseKinematics_n_235,
      I1 => \S5_C5_CR/p_0_in\,
      O => \i___179_n_0\
    );
\i___18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F777"
    )
        port map (
      I0 => \S2_FSM/reg_mult_mux_in1\(19),
      I1 => \S2_FSM/reg_mult_mux_in2\(0),
      I2 => \S2_FSM/reg_mult_mux_in1\(18),
      I3 => \S2_FSM/reg_mult_mux_in2\(1),
      O => \i___18_n_0\
    );
\i___180\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => InverseKinematics_n_236,
      I1 => \S5_C5_CR/p_0_in\,
      O => \i___180_n_0\
    );
\i___181\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \S5_C5_CR/reg_xin\(19),
      I1 => \S5_C5_CR/p_0_in\,
      I2 => \S5_C5_CR/reg_yin\(19),
      O => \i___181_n_0\
    );
\i___182\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \S5_C5_CR/reg_yin\(19),
      I1 => \S5_C5_CR/p_0_in\,
      I2 => \S5_C5_CR/reg_xin\(19),
      O => \i___182_n_0\
    );
\i___183\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => InverseKinematics_n_227,
      I1 => \S5_C5_CR/iteration\(0),
      O => \i___183_n_0\
    );
\i___184\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S6_C9_CV/reg_yin\(19),
      I1 => \S6_C9_CV/p_0_in\,
      O => \i___184_n_0\
    );
\i___185\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => InverseKinematics_n_248,
      I1 => \S6_C9_CV/iteration\(0),
      O => \i___185_n_0\
    );
\i___186\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \S6_C6_CV/reg_yin\(19),
      I1 => \S6_C6_CV/p_0_in\,
      O => \i___186_n_0\
    );
\i___187\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => InverseKinematics_n_276,
      I1 => \S6_C6_CV/iteration\(0),
      O => \i___187_n_0\
    );
\i___188\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => stage6_c6_zout(19),
      I1 => stage6_c9_zout(19),
      O => \i___188_n_0\
    );
\i___189\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => stage6_c9_zout(0),
      I1 => stage6_c6_zout(0),
      O => \i___189_n_0\
    );
\i___19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEA54400115ABBF"
    )
        port map (
      I0 => InverseKinematics_n_161,
      I1 => \S3_C2_HV/FXP_X1_ADDER/s_add\(19),
      I2 => InverseKinematics_n_164,
      I3 => \S3_C2_HV/FXP_X1_ADDER/s_add\(18),
      I4 => InverseKinematics_n_153,
      I5 => InverseKinematics_n_156,
      O => \i___19_n_0\
    );
\i___190\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => stage6_c9_zout(1),
      I1 => stage6_c6_zout(1),
      O => \i___190_n_0\
    );
\i___191\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => stage6_c9_zout(2),
      I1 => stage6_c6_zout(2),
      O => \i___191_n_0\
    );
\i___192\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => stage6_c9_zout(3),
      I1 => stage6_c6_zout(3),
      O => \i___192_n_0\
    );
\i___193\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => stage6_c9_zout(4),
      I1 => stage6_c6_zout(4),
      O => \i___193_n_0\
    );
\i___194\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => stage6_c9_zout(5),
      I1 => stage6_c6_zout(5),
      O => \i___194_n_0\
    );
\i___195\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => stage6_c9_zout(6),
      I1 => stage6_c6_zout(6),
      O => \i___195_n_0\
    );
\i___196\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => stage6_c9_zout(7),
      I1 => stage6_c6_zout(7),
      O => \i___196_n_0\
    );
\i___197\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => stage6_c9_zout(8),
      I1 => stage6_c6_zout(8),
      O => \i___197_n_0\
    );
\i___198\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => stage6_c9_zout(9),
      I1 => stage6_c6_zout(9),
      O => \i___198_n_0\
    );
\i___199\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => stage6_c9_zout(10),
      I1 => stage6_c6_zout(10),
      O => \i___199_n_0\
    );
\i___20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEA54400115ABBF"
    )
        port map (
      I0 => InverseKinematics_n_161,
      I1 => \S3_C2_HV/FXP_Y1_ADDER/s_add\(19),
      I2 => InverseKinematics_n_160,
      I3 => \S3_C2_HV/FXP_Y1_ADDER/s_add\(18),
      I4 => InverseKinematics_n_155,
      I5 => InverseKinematics_n_157,
      O => \i___20_n_0\
    );
\i___200\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => stage6_c9_zout(11),
      I1 => stage6_c6_zout(11),
      O => \i___200_n_0\
    );
\i___201\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => stage6_c9_zout(12),
      I1 => stage6_c6_zout(12),
      O => \i___201_n_0\
    );
\i___202\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => stage6_c9_zout(13),
      I1 => stage6_c6_zout(13),
      O => \i___202_n_0\
    );
\i___203\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => stage6_c9_zout(14),
      I1 => stage6_c6_zout(14),
      O => \i___203_n_0\
    );
\i___204\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => stage6_c9_zout(15),
      I1 => stage6_c6_zout(15),
      O => \i___204_n_0\
    );
\i___205\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => stage6_c9_zout(16),
      I1 => stage6_c6_zout(16),
      O => \i___205_n_0\
    );
\i___206\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => stage6_c9_zout(17),
      I1 => stage6_c6_zout(17),
      O => \i___206_n_0\
    );
\i___207\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => stage6_c9_zout(18),
      I1 => stage6_c6_zout(18),
      O => \i___207_n_0\
    );
\i___208\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_ikn_q1_offset(19),
      I1 => ikn_q1(19),
      O => \i___208_n_0\
    );
\i___209\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_ikn_q2_offset(19),
      I1 => ikn_q2(19),
      O => \i___209_n_0\
    );
\i___21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0101FE"
    )
        port map (
      I0 => \S3_C2_HV/iteration\(1),
      I1 => \S3_C2_HV/iteration\(2),
      I2 => \S3_C2_HV/iteration\(3),
      I3 => \S3_C2_HV/p_1_in\,
      I4 => \S3_C2_HV/p_0_in\,
      O => \i___21_n_0\
    );
\i___210\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => reg_ikn_q3_offset(19),
      I1 => ikn_q3(19),
      O => \i___210_n_0\
    );
\i___211\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => \S2_FSM/fsm_state\(2),
      I1 => \S2_FSM/fsm_state\(3),
      I2 => \S2_FSM/fsm_state\(1),
      I3 => \S2_FSM/fsm_state\(0),
      O => \i___211_n_0\
    );
\i___212\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0008"
    )
        port map (
      I0 => \S2_FSM/fsm_state\(2),
      I1 => \S2_FSM/fsm_state\(3),
      I2 => \S2_FSM/fsm_state\(1),
      I3 => \S2_FSM/fsm_state\(0),
      O => \i___212_n_0\
    );
\i___213\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => InverseKinematics_n_177,
      I1 => InverseKinematics_n_178,
      O => \i___213_n_0\
    );
\i___217\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \S3_C2_HV/iteration\(3),
      I1 => \S3_C2_HV/p_0_in\,
      O => \i___217_n_0\
    );
\i___218\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \S3_C2_HV/iteration\(2),
      I1 => \S3_C2_HV/iteration\(3),
      I2 => \S3_C2_HV/p_0_in\,
      O => \i___218_n_0\
    );
\i___219\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \S3_C2_HV/iteration\(3),
      I1 => \S3_C2_HV/p_1_in\,
      O => \i___219_n_0\
    );
\i___220\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \S3_C2_HV/iteration\(2),
      I1 => \S3_C2_HV/iteration\(3),
      I2 => \S3_C2_HV/p_1_in\,
      O => \i___220_n_0\
    );
\i___225\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \S5_C8_HV/iteration\(3),
      I1 => \S5_C8_HV/p_0_in\,
      O => \i___225_n_0\
    );
\i___226\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \S5_C8_HV/iteration\(2),
      I1 => \S5_C8_HV/iteration\(3),
      I2 => \S5_C8_HV/p_0_in\,
      O => \i___226_n_0\
    );
\i___227\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \S5_C8_HV/iteration\(3),
      I1 => \S5_C8_HV/p_1_in\,
      O => \i___227_n_0\
    );
\i___228\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \S5_C8_HV/iteration\(2),
      I1 => \S5_C8_HV/iteration\(3),
      I2 => \S5_C8_HV/p_1_in\,
      O => \i___228_n_0\
    );
\i___231\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => \i___231_n_0\
    );
\i___232\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \S1_C1_CV/reg_xin\(19),
      O => \i___232_n_0\
    );
\i___233\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \S3_C4_CV/reg_xin\(19),
      O => \i___233_n_0\
    );
\i___234\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \S6_C9_CV/reg_xin\(19),
      O => \i___234_n_0\
    );
\i___235\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \S6_C6_CV/reg_xin\(19),
      O => \i___235_n_0\
    );
\i___24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => InverseKinematics_n_165,
      I1 => \S3_C4_CV/iteration\(3),
      I2 => \S3_C4_CV/iteration\(2),
      I3 => \S3_C4_CV/iteration\(0),
      I4 => \S3_C4_CV/iteration\(1),
      O => \i___24_n_0\
    );
\i___25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => stage3_c4_xout(17),
      I1 => stage3_c4_xout(19),
      I2 => stage3_c4_xout(18),
      O => \i___25_n_0\
    );
\i___27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \S4_C7_LV/p_1_in\,
      I1 => \S4_C7_LV/p_0_in\,
      I2 => \S4_C7_LV/reg_zin\(18),
      O => \i___27_n_0\
    );
\i___28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \S4_C7_LV/reg_zin\(0),
      I1 => \S4_C7_LV/p_1_in\,
      I2 => \S4_C7_LV/p_0_in\,
      O => \i___28_n_0\
    );
\i___29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \S4_C7_LV/p_1_in\,
      I1 => \S4_C7_LV/p_0_in\,
      I2 => \S4_C7_LV/reg_zin\(17),
      O => \i___29_n_0\
    );
\i___30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => InverseKinematics_n_178,
      I1 => \S4_C7_LV/iteration\(3),
      I2 => \S4_C7_LV/iteration\(2),
      I3 => \S4_C7_LV/iteration\(0),
      I4 => \S4_C7_LV/iteration\(1),
      O => \i___30_n_0\
    );
\i___31\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2E1D"
    )
        port map (
      I0 => InverseKinematics_n_198,
      I1 => \S4_C3_CV/iteration\(0),
      I2 => \S4_C3_CV/reg_xin\(19),
      I3 => \S4_C3_CV/reg_yin\(19),
      O => \i___31_n_0\
    );
\i___32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => InverseKinematics_n_199,
      I1 => \S4_C3_CV/reg_xin\(19),
      O => \i___32_n_0\
    );
\i___33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEA54400115ABBF"
    )
        port map (
      I0 => InverseKinematics_n_217,
      I1 => \S5_C8_HV/FXP_X1_ADDER/s_add\(19),
      I2 => InverseKinematics_n_220,
      I3 => \S5_C8_HV/FXP_X1_ADDER/s_add\(18),
      I4 => InverseKinematics_n_206,
      I5 => InverseKinematics_n_212,
      O => \i___33_n_0\
    );
\i___34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEEA54400115ABBF"
    )
        port map (
      I0 => InverseKinematics_n_217,
      I1 => \S5_C8_HV/FXP_Y1_ADDER/s_add\(19),
      I2 => InverseKinematics_n_216,
      I3 => \S5_C8_HV/FXP_Y1_ADDER/s_add\(18),
      I4 => InverseKinematics_n_208,
      I5 => InverseKinematics_n_213,
      O => \i___34_n_0\
    );
\i___35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0101FE"
    )
        port map (
      I0 => \S5_C8_HV/iteration\(1),
      I1 => \S5_C8_HV/iteration\(2),
      I2 => \S5_C8_HV/iteration\(3),
      I3 => \S5_C8_HV/p_1_in\,
      I4 => \S5_C8_HV/p_0_in\,
      O => \i___35_n_0\
    );
\i___38\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8E8FF"
    )
        port map (
      I0 => \S5_C5_CR/FXP_X_ADDER/s_add\(19),
      I1 => InverseKinematics_n_247,
      I2 => \S5_C5_CR/FXP_X_ADDER/s_add\(15),
      I3 => InverseKinematics_n_226,
      I4 => InverseKinematics_n_227,
      O => \i___38_n_0\
    );
\i___39\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8E8FF"
    )
        port map (
      I0 => \S5_C5_CR/FXP_X_ADDER/s_add\(19),
      I1 => InverseKinematics_n_247,
      I2 => \S5_C5_CR/FXP_X_ADDER/s_add\(12),
      I3 => InverseKinematics_n_226,
      I4 => InverseKinematics_n_227,
      O => \i___39_n_0\
    );
\i___40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8E8FF"
    )
        port map (
      I0 => \S5_C5_CR/FXP_X_ADDER/s_add\(19),
      I1 => InverseKinematics_n_247,
      I2 => \S5_C5_CR/FXP_X_ADDER/s_add\(11),
      I3 => InverseKinematics_n_226,
      I4 => InverseKinematics_n_227,
      O => \i___40_n_0\
    );
\i___41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8E8FF"
    )
        port map (
      I0 => \S5_C5_CR/FXP_X_ADDER/s_add\(19),
      I1 => InverseKinematics_n_247,
      I2 => \S5_C5_CR/FXP_X_ADDER/s_add\(9),
      I3 => InverseKinematics_n_226,
      I4 => InverseKinematics_n_227,
      O => \i___41_n_0\
    );
\i___42\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8E8FF"
    )
        port map (
      I0 => \S5_C5_CR/FXP_X_ADDER/s_add\(19),
      I1 => InverseKinematics_n_247,
      I2 => \S5_C5_CR/FXP_X_ADDER/s_add\(8),
      I3 => InverseKinematics_n_226,
      I4 => InverseKinematics_n_227,
      O => \i___42_n_0\
    );
\i___43\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8E8FF"
    )
        port map (
      I0 => \S5_C5_CR/FXP_X_ADDER/s_add\(19),
      I1 => InverseKinematics_n_247,
      I2 => \S5_C5_CR/FXP_X_ADDER/s_add\(6),
      I3 => InverseKinematics_n_226,
      I4 => InverseKinematics_n_227,
      O => \i___43_n_0\
    );
\i___44\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8E8FF"
    )
        port map (
      I0 => \S5_C5_CR/FXP_X_ADDER/s_add\(19),
      I1 => InverseKinematics_n_247,
      I2 => \S5_C5_CR/FXP_X_ADDER/s_add\(5),
      I3 => InverseKinematics_n_226,
      I4 => InverseKinematics_n_227,
      O => \i___44_n_0\
    );
\i___45\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8E8FF"
    )
        port map (
      I0 => \S5_C5_CR/FXP_X_ADDER/s_add\(19),
      I1 => InverseKinematics_n_247,
      I2 => \S5_C5_CR/FXP_X_ADDER/s_add\(4),
      I3 => InverseKinematics_n_226,
      I4 => InverseKinematics_n_227,
      O => \i___45_n_0\
    );
\i___46\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8E8FF"
    )
        port map (
      I0 => \S5_C5_CR/FXP_X_ADDER/s_add\(19),
      I1 => InverseKinematics_n_247,
      I2 => \S5_C5_CR/FXP_X_ADDER/s_add\(2),
      I3 => InverseKinematics_n_226,
      I4 => InverseKinematics_n_227,
      O => \i___46_n_0\
    );
\i___47\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => InverseKinematics_n_227,
      I1 => \S5_C5_CR/iteration\(3),
      I2 => \S5_C5_CR/iteration\(2),
      I3 => \S5_C5_CR/iteration\(0),
      I4 => \S5_C5_CR/iteration\(1),
      O => \i___47_n_0\
    );
\i___48\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => InverseKinematics_n_248,
      I1 => \S6_C9_CV/iteration\(3),
      I2 => \S6_C9_CV/iteration\(2),
      I3 => \S6_C9_CV/iteration\(0),
      I4 => \S6_C9_CV/iteration\(1),
      O => \i___48_n_0\
    );
\i___49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => InverseKinematics_n_276,
      I1 => \S6_C6_CV/iteration\(3),
      I2 => \S6_C6_CV/iteration\(2),
      I3 => \S6_C6_CV/iteration\(0),
      I4 => \S6_C6_CV/iteration\(1),
      O => \i___49_n_0\
    );
\i___52\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F2FF"
    )
        port map (
      I0 => pip_clock,
      I1 => fifo_empty,
      I2 => ikn_start_reg_n_0,
      I3 => s00_axi_aresetn,
      O => \i___52_n_0\
    );
\i___53\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s00_axi_aresetn,
      O => \i___53_n_0\
    );
\i___54\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000020FFFFFFFF"
    )
        port map (
      I0 => pip_ctr_reg(0),
      I1 => pip_ctr_reg(2),
      I2 => pip_ctr_reg(4),
      I3 => pip_ctr_reg(3),
      I4 => pip_ctr_reg(1),
      I5 => s00_axi_aresetn,
      O => \i___54_n_0\
    );
\i___55\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDD5FFFFFFFF"
    )
        port map (
      I0 => InverseKinematics_n_304,
      I1 => pip_ctr_reg(4),
      I2 => pip_ctr_reg(1),
      I3 => pip_ctr_reg(2),
      I4 => pip_ctr_reg(3),
      I5 => s00_axi_aresetn,
      O => \i___55_n_0\
    );
\i___56\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => fxp2flp_converter_q1_n_2,
      I1 => fxp2flp_converter_q1_n_5,
      I2 => fxp2flp_converter_q1_n_4,
      I3 => fxp2flp_converter_q1_n_6,
      I4 => fxp2flp_converter_q1_n_1,
      O => \i___56_n_0\
    );
\i___56_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \flp_mantisa_reg[10]_i_4_n_0\,
      CO(3) => \i___56_i_19_n_0\,
      CO(2) => \i___56_i_19_n_1\,
      CO(1) => \i___56_i_19_n_2\,
      CO(0) => \i___56_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fxp_abs_val0(8 downto 5),
      S(3) => \i___56_i_28_n_0\,
      S(2) => \i___56_i_29_n_0\,
      S(1) => \i___56_i_30_n_0\,
      S(0) => \i___56_i_31_n_0\
    );
\i___56_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___56_i_19_n_0\,
      CO(3) => \i___56_i_20_n_0\,
      CO(2) => \i___56_i_20_n_1\,
      CO(1) => \i___56_i_20_n_2\,
      CO(0) => \i___56_i_20_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fxp_abs_val0(12 downto 9),
      S(3) => \i___56_i_32_n_0\,
      S(2) => \i___56_i_33_n_0\,
      S(1) => \i___56_i_34_n_0\,
      S(0) => \i___56_i_35_n_0\
    );
\i___56_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___56_i_20_n_0\,
      CO(3) => \i___56_i_21_n_0\,
      CO(2) => \i___56_i_21_n_1\,
      CO(1) => \i___56_i_21_n_2\,
      CO(0) => \i___56_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fxp_abs_val0(16 downto 13),
      S(3) => \i___56_i_36_n_0\,
      S(2) => \i___56_i_37_n_0\,
      S(1) => \i___56_i_38_n_0\,
      S(0) => \i___56_i_39_n_0\
    );
\i___56_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___56_i_21_n_0\,
      CO(3 downto 2) => \NLW_i___56_i_22_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i___56_i_22_n_2\,
      CO(0) => \i___56_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i___56_i_22_O_UNCONNECTED\(3),
      O(2 downto 0) => fxp_abs_val0(19 downto 17),
      S(3) => '0',
      S(2) => \i___56_i_40_n_0\,
      S(1) => \i___56_i_41_n_0\,
      S(0) => \i___56_i_42_n_0\
    );
\i___56_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q1(8),
      O => \i___56_i_28_n_0\
    );
\i___56_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q1(7),
      O => \i___56_i_29_n_0\
    );
\i___56_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q1(6),
      O => \i___56_i_30_n_0\
    );
\i___56_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q1(5),
      O => \i___56_i_31_n_0\
    );
\i___56_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q1(12),
      O => \i___56_i_32_n_0\
    );
\i___56_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q1(11),
      O => \i___56_i_33_n_0\
    );
\i___56_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q1(10),
      O => \i___56_i_34_n_0\
    );
\i___56_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q1(9),
      O => \i___56_i_35_n_0\
    );
\i___56_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q1(16),
      O => \i___56_i_36_n_0\
    );
\i___56_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q1(15),
      O => \i___56_i_37_n_0\
    );
\i___56_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q1(14),
      O => \i___56_i_38_n_0\
    );
\i___56_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q1(13),
      O => \i___56_i_39_n_0\
    );
\i___56_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q1(19),
      O => \i___56_i_40_n_0\
    );
\i___56_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q1(18),
      O => \i___56_i_41_n_0\
    );
\i___56_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q1(17),
      O => \i___56_i_42_n_0\
    );
\i___57\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \i___57_i_1_n_0\,
      I1 => sel0(3),
      I2 => \i___57_i_2_n_0\,
      I3 => sel0(4),
      I4 => \i___57_i_3_n_0\,
      I5 => sel0(5),
      O => \i___57_n_0\
    );
\i___57_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i___57_i_4_n_0\,
      I1 => \i___57_i_5_n_0\,
      I2 => sel0(2),
      I3 => \i___57_i_6_n_0\,
      I4 => sel0(1),
      I5 => \i___57_i_7_n_0\,
      O => \i___57_i_1_n_0\
    );
\i___57_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[30]\,
      I1 => \slv_reg18_reg_n_0_[30]\,
      I2 => sel0(1),
      I3 => \slv_reg17_reg_n_0_[30]\,
      I4 => sel0(0),
      I5 => \slv_reg16_reg_n_0_[30]\,
      O => \i___57_i_10_n_0\
    );
\i___57_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg22_reg_n_0_[30]\,
      I1 => sel0(1),
      I2 => \slv_reg21_reg_n_0_[30]\,
      I3 => sel0(0),
      I4 => \slv_reg20_reg_n_0_[30]\,
      O => \i___57_i_11_n_0\
    );
\i___57_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"37FF"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_8,
      I1 => fxp2flp_converter_q2_n_4,
      I2 => fxp2flp_converter_q2_n_7,
      I3 => fxp2flp_converter_q2_n_5,
      O => \i___57_i_12_n_0\
    );
\i___57_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"37FF"
    )
        port map (
      I0 => fxp2flp_converter_q1_n_8,
      I1 => fxp2flp_converter_q1_n_4,
      I2 => fxp2flp_converter_q1_n_7,
      I3 => fxp2flp_converter_q1_n_5,
      O => \i___57_i_13_n_0\
    );
\i___57_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___57_i_8_n_0\,
      I1 => \i___57_i_9_n_0\,
      O => \i___57_i_2_n_0\,
      S => sel0(2)
    );
\i___57_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___57_i_10_n_0\,
      I1 => \i___57_i_11_n_0\,
      O => \i___57_i_3_n_0\,
      S => sel0(2)
    );
\i___57_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[30]\,
      I1 => sel0(0),
      I2 => \slv_reg6_reg_n_0_[30]\,
      O => \i___57_i_4_n_0\
    );
\i___57_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8B88888888888888"
    )
        port map (
      I0 => \slv_reg5_reg_n_0_[30]\,
      I1 => sel0(0),
      I2 => fxp2flp_converter_q3_n_2,
      I3 => fxp2flp_converter_q3_n_6,
      I4 => fxp2flp_converter_q3_n_4,
      I5 => fxp2flp_converter_q3_n_5,
      O => \i___57_i_5_n_0\
    );
\i___57_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_2,
      I1 => \i___57_i_12_n_0\,
      I2 => sel0(0),
      I3 => fxp2flp_converter_q1_n_2,
      I4 => \i___57_i_13_n_0\,
      O => \i___57_i_6_n_0\
    );
\i___57_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sel0(0),
      I1 => \slv_reg0_reg_n_0_[30]\,
      O => \i___57_i_7_n_0\
    );
\i___57_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[30]\,
      I1 => \slv_reg10_reg_n_0_[30]\,
      I2 => sel0(1),
      I3 => \slv_reg9_reg_n_0_[30]\,
      I4 => sel0(0),
      I5 => \slv_reg8_reg_n_0_[30]\,
      O => \i___57_i_8_n_0\
    );
\i___57_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[30]\,
      I1 => \slv_reg14_reg_n_0_[30]\,
      I2 => sel0(1),
      I3 => \slv_reg13_reg_n_0_[30]\,
      I4 => sel0(0),
      I5 => \slv_reg12_reg_n_0_[30]\,
      O => \i___57_i_9_n_0\
    );
\i___58\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \i___58_i_1_n_0\,
      I1 => sel0(3),
      I2 => \i___58_i_2_n_0\,
      I3 => sel0(4),
      I4 => \i___58_i_3_n_0\,
      I5 => sel0(5),
      O => \i___58_n_0\
    );
\i___58_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i___58_i_4_n_0\,
      I1 => \i___58_i_5_n_0\,
      I2 => sel0(2),
      I3 => \i___58_i_6_n_0\,
      I4 => sel0(1),
      I5 => \i___58_i_7_n_0\,
      O => \i___58_i_1_n_0\
    );
\i___58_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[28]\,
      I1 => \slv_reg18_reg_n_0_[28]\,
      I2 => sel0(1),
      I3 => \slv_reg17_reg_n_0_[28]\,
      I4 => sel0(0),
      I5 => \slv_reg16_reg_n_0_[28]\,
      O => \i___58_i_10_n_0\
    );
\i___58_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg22_reg_n_0_[28]\,
      I1 => sel0(1),
      I2 => \slv_reg21_reg_n_0_[28]\,
      I3 => sel0(0),
      I4 => \slv_reg20_reg_n_0_[28]\,
      O => \i___58_i_11_n_0\
    );
\i___58_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"37FF"
    )
        port map (
      I0 => fxp2flp_converter_q3_n_9,
      I1 => fxp2flp_converter_q3_n_4,
      I2 => fxp2flp_converter_q3_n_8,
      I3 => fxp2flp_converter_q3_n_6,
      O => \i___58_i_12_n_0\
    );
\i___58_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \i___58_i_16_n_0\,
      I1 => reg_flp_output_q3(18),
      I2 => reg_flp_output_q3(16),
      I3 => reg_flp_output_q3(15),
      I4 => reg_flp_output_q3(4),
      I5 => \i___58_i_17_n_0\,
      O => \i___58_i_13_n_0\
    );
\i___58_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF1FFF"
    )
        port map (
      I0 => fxp2flp_converter_q1_n_1,
      I1 => fxp2flp_converter_q1_n_6,
      I2 => fxp2flp_converter_q1_n_4,
      I3 => fxp2flp_converter_q1_n_5,
      I4 => fxp2flp_converter_q1_n_2,
      I5 => \i___64_i_14_n_0\,
      O => flp_output_q1(29)
    );
\i___58_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFF1FFF"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_1,
      I1 => fxp2flp_converter_q2_n_6,
      I2 => fxp2flp_converter_q2_n_4,
      I3 => fxp2flp_converter_q2_n_5,
      I4 => fxp2flp_converter_q2_n_2,
      I5 => \i___64_i_12_n_0\,
      O => flp_output_q2(29)
    );
\i___58_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => reg_flp_output_q3(19),
      I1 => reg_flp_output_q3(1),
      I2 => reg_flp_output_q3(14),
      I3 => reg_flp_output_q3(9),
      O => \i___58_i_16_n_0\
    );
\i___58_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => reg_flp_output_q3(2),
      I1 => reg_flp_output_q3(8),
      I2 => reg_flp_output_q3(6),
      I3 => reg_flp_output_q3(7),
      I4 => \i___58_i_18_n_0\,
      I5 => \i___58_i_19_n_0\,
      O => \i___58_i_17_n_0\
    );
\i___58_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => reg_flp_output_q3(11),
      I1 => reg_flp_output_q3(0),
      I2 => reg_flp_output_q3(12),
      I3 => reg_flp_output_q3(10),
      O => \i___58_i_18_n_0\
    );
\i___58_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => reg_flp_output_q3(13),
      I1 => reg_flp_output_q3(3),
      I2 => reg_flp_output_q3(17),
      I3 => reg_flp_output_q3(5),
      O => \i___58_i_19_n_0\
    );
\i___58_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___58_i_8_n_0\,
      I1 => \i___58_i_9_n_0\,
      O => \i___58_i_2_n_0\,
      S => sel0(2)
    );
\i___58_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___58_i_10_n_0\,
      I1 => \i___58_i_11_n_0\,
      O => \i___58_i_3_n_0\,
      S => sel0(2)
    );
\i___58_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[28]\,
      I1 => sel0(0),
      I2 => \slv_reg6_reg_n_0_[28]\,
      O => \i___58_i_4_n_0\
    );
\i___58_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888BBB8"
    )
        port map (
      I0 => \slv_reg5_reg_n_0_[28]\,
      I1 => sel0(0),
      I2 => \i___58_i_12_n_0\,
      I3 => fxp2flp_converter_q3_n_2,
      I4 => \i___58_i_13_n_0\,
      O => \i___58_i_5_n_0\
    );
\i___58_i_6\: unisim.vcomponents.MUXF7
     port map (
      I0 => flp_output_q1(29),
      I1 => flp_output_q2(29),
      O => \i___58_i_6_n_0\,
      S => sel0(0)
    );
\i___58_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_joint_pwm_complement(16),
      I1 => sel0(0),
      I2 => \slv_reg0_reg_n_0_[28]\,
      O => \i___58_i_7_n_0\
    );
\i___58_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[28]\,
      I1 => \slv_reg10_reg_n_0_[28]\,
      I2 => sel0(1),
      I3 => \slv_reg9_reg_n_0_[28]\,
      I4 => sel0(0),
      I5 => \slv_reg8_reg_n_0_[28]\,
      O => \i___58_i_8_n_0\
    );
\i___58_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[28]\,
      I1 => \slv_reg14_reg_n_0_[28]\,
      I2 => sel0(1),
      I3 => \slv_reg13_reg_n_0_[28]\,
      I4 => sel0(0),
      I5 => \slv_reg12_reg_n_0_[28]\,
      O => \i___58_i_9_n_0\
    );
\i___59\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \i___59_i_1_n_0\,
      I1 => sel0(3),
      I2 => \i___59_i_2_n_0\,
      I3 => sel0(4),
      I4 => \i___59_i_3_n_0\,
      I5 => sel0(5),
      O => \i___59_n_0\
    );
\i___59_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i___59_i_4_n_0\,
      I1 => \i___59_i_5_n_0\,
      I2 => sel0(2),
      I3 => \i___58_i_6_n_0\,
      I4 => sel0(1),
      I5 => \i___59_i_6_n_0\,
      O => \i___59_i_1_n_0\
    );
\i___59_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg22_reg_n_0_[29]\,
      I1 => sel0(1),
      I2 => \slv_reg21_reg_n_0_[29]\,
      I3 => sel0(0),
      I4 => \slv_reg20_reg_n_0_[29]\,
      O => \i___59_i_10_n_0\
    );
\i___59_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___59_i_7_n_0\,
      I1 => \i___59_i_8_n_0\,
      O => \i___59_i_2_n_0\,
      S => sel0(2)
    );
\i___59_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___59_i_9_n_0\,
      I1 => \i___59_i_10_n_0\,
      O => \i___59_i_3_n_0\,
      S => sel0(2)
    );
\i___59_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[29]\,
      I1 => sel0(0),
      I2 => \slv_reg6_reg_n_0_[29]\,
      O => \i___59_i_4_n_0\
    );
\i___59_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8888BBB8"
    )
        port map (
      I0 => \slv_reg5_reg_n_0_[29]\,
      I1 => sel0(0),
      I2 => \i___58_i_12_n_0\,
      I3 => fxp2flp_converter_q3_n_2,
      I4 => \i___58_i_13_n_0\,
      O => \i___59_i_5_n_0\
    );
\i___59_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_joint_pwm_complement(17),
      I1 => sel0(0),
      I2 => \slv_reg0_reg_n_0_[29]\,
      O => \i___59_i_6_n_0\
    );
\i___59_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[29]\,
      I1 => \slv_reg10_reg_n_0_[29]\,
      I2 => sel0(1),
      I3 => \slv_reg9_reg_n_0_[29]\,
      I4 => sel0(0),
      I5 => \slv_reg8_reg_n_0_[29]\,
      O => \i___59_i_7_n_0\
    );
\i___59_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[29]\,
      I1 => \slv_reg14_reg_n_0_[29]\,
      I2 => sel0(1),
      I3 => \slv_reg13_reg_n_0_[29]\,
      I4 => sel0(0),
      I5 => \slv_reg12_reg_n_0_[29]\,
      O => \i___59_i_8_n_0\
    );
\i___59_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[29]\,
      I1 => \slv_reg18_reg_n_0_[29]\,
      I2 => sel0(1),
      I3 => \slv_reg17_reg_n_0_[29]\,
      I4 => sel0(0),
      I5 => \slv_reg16_reg_n_0_[29]\,
      O => \i___59_i_9_n_0\
    );
\i___60\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \i___60_i_1_n_0\,
      I1 => sel0(3),
      I2 => \i___60_i_2_n_0\,
      I3 => sel0(4),
      I4 => \i___60_i_3_n_0\,
      I5 => sel0(5),
      O => \i___60_n_0\
    );
\i___60_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i___60_i_4_n_0\,
      I1 => \i___60_i_5_n_0\,
      I2 => sel0(2),
      I3 => \i___60_i_6_n_0\,
      I4 => sel0(1),
      I5 => \i___60_i_7_n_0\,
      O => \i___60_i_1_n_0\
    );
\i___60_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[27]\,
      I1 => \slv_reg18_reg_n_0_[27]\,
      I2 => sel0(1),
      I3 => \slv_reg17_reg_n_0_[27]\,
      I4 => sel0(0),
      I5 => \slv_reg16_reg_n_0_[27]\,
      O => \i___60_i_10_n_0\
    );
\i___60_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg22_reg_n_0_[27]\,
      I1 => sel0(1),
      I2 => \slv_reg21_reg_n_0_[27]\,
      I3 => sel0(0),
      I4 => \slv_reg20_reg_n_0_[27]\,
      O => \i___60_i_11_n_0\
    );
\i___60_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___60_i_8_n_0\,
      I1 => \i___60_i_9_n_0\,
      O => \i___60_i_2_n_0\,
      S => sel0(2)
    );
\i___60_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___60_i_10_n_0\,
      I1 => \i___60_i_11_n_0\,
      O => \i___60_i_3_n_0\,
      S => sel0(2)
    );
\i___60_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[27]\,
      I1 => sel0(0),
      I2 => \slv_reg6_reg_n_0_[27]\,
      O => \i___60_i_4_n_0\
    );
\i___60_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B88B8B8B8B8B8B8B"
    )
        port map (
      I0 => \slv_reg5_reg_n_0_[27]\,
      I1 => sel0(0),
      I2 => fxp2flp_converter_q3_n_2,
      I3 => fxp2flp_converter_q3_n_6,
      I4 => fxp2flp_converter_q3_n_4,
      I5 => fxp2flp_converter_q3_n_5,
      O => \i___60_i_5_n_0\
    );
\i___60_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"606F6F60"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_2,
      I1 => \i___57_i_12_n_0\,
      I2 => sel0(0),
      I3 => fxp2flp_converter_q1_n_2,
      I4 => \i___57_i_13_n_0\,
      O => \i___60_i_6_n_0\
    );
\i___60_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_joint_pwm_complement(15),
      I1 => sel0(0),
      I2 => \slv_reg0_reg_n_0_[27]\,
      O => \i___60_i_7_n_0\
    );
\i___60_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[27]\,
      I1 => \slv_reg10_reg_n_0_[27]\,
      I2 => sel0(1),
      I3 => \slv_reg9_reg_n_0_[27]\,
      I4 => sel0(0),
      I5 => \slv_reg8_reg_n_0_[27]\,
      O => \i___60_i_8_n_0\
    );
\i___60_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[27]\,
      I1 => \slv_reg14_reg_n_0_[27]\,
      I2 => sel0(1),
      I3 => \slv_reg13_reg_n_0_[27]\,
      I4 => sel0(0),
      I5 => \slv_reg12_reg_n_0_[27]\,
      O => \i___60_i_9_n_0\
    );
\i___61\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => fxp2flp_converter_q1_n_3,
      I1 => \i___63_n_0\,
      I2 => reg_flp_output_q1(0),
      I3 => fxp2flp_converter_q1_n_0,
      O => \i___61_n_0\
    );
\i___63\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBBF"
    )
        port map (
      I0 => fxp2flp_converter_q1_n_2,
      I1 => fxp2flp_converter_q1_n_5,
      I2 => fxp2flp_converter_q1_n_4,
      I3 => fxp2flp_converter_q1_n_6,
      I4 => fxp2flp_converter_q1_n_1,
      O => \i___63_n_0\
    );
\i___64\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \i___64_i_1_n_0\,
      I1 => sel0(3),
      I2 => \i___64_i_2_n_0\,
      I3 => sel0(4),
      I4 => \i___64_i_3_n_0\,
      I5 => sel0(5),
      O => \i___64_n_0\
    );
\i___64_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \i___64_i_4_n_0\,
      I1 => \i___64_i_5_n_0\,
      I2 => sel0(2),
      I3 => \i___64_i_6_n_0\,
      I4 => sel0(1),
      I5 => \i___64_i_7_n_0\,
      O => \i___64_i_1_n_0\
    );
\i___64_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[26]\,
      I1 => \slv_reg18_reg_n_0_[26]\,
      I2 => sel0(1),
      I3 => \slv_reg17_reg_n_0_[26]\,
      I4 => sel0(0),
      I5 => \slv_reg16_reg_n_0_[26]\,
      O => \i___64_i_10_n_0\
    );
\i___64_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg22_reg_n_0_[26]\,
      I1 => sel0(1),
      I2 => \slv_reg21_reg_n_0_[26]\,
      I3 => sel0(0),
      I4 => \slv_reg20_reg_n_0_[26]\,
      O => \i___64_i_11_n_0\
    );
\i___64_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \i___64_i_16_n_0\,
      I1 => reg_flp_output_q2(18),
      I2 => reg_flp_output_q2(16),
      I3 => reg_flp_output_q2(15),
      I4 => reg_flp_output_q2(4),
      I5 => \i___64_i_17_n_0\,
      O => \i___64_i_12_n_0\
    );
\i___64_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"37"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_7,
      I1 => fxp2flp_converter_q2_n_4,
      I2 => fxp2flp_converter_q2_n_8,
      O => \i___64_i_13_n_0\
    );
\i___64_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \i___64_i_18_n_0\,
      I1 => reg_flp_output_q1(18),
      I2 => reg_flp_output_q1(16),
      I3 => reg_flp_output_q1(15),
      I4 => reg_flp_output_q1(4),
      I5 => \i___64_i_19_n_0\,
      O => \i___64_i_14_n_0\
    );
\i___64_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C837"
    )
        port map (
      I0 => fxp2flp_converter_q1_n_8,
      I1 => fxp2flp_converter_q1_n_4,
      I2 => fxp2flp_converter_q1_n_7,
      I3 => fxp2flp_converter_q1_n_5,
      O => \i___64_i_15_n_0\
    );
\i___64_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => reg_flp_output_q2(19),
      I1 => reg_flp_output_q2(1),
      I2 => reg_flp_output_q2(14),
      I3 => reg_flp_output_q2(9),
      O => \i___64_i_16_n_0\
    );
\i___64_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => reg_flp_output_q2(2),
      I1 => reg_flp_output_q2(8),
      I2 => reg_flp_output_q2(6),
      I3 => reg_flp_output_q2(7),
      I4 => \i___64_i_20_n_0\,
      I5 => \i___64_i_21_n_0\,
      O => \i___64_i_17_n_0\
    );
\i___64_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => reg_flp_output_q1(19),
      I1 => reg_flp_output_q1(1),
      I2 => reg_flp_output_q1(14),
      I3 => reg_flp_output_q1(9),
      O => \i___64_i_18_n_0\
    );
\i___64_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => reg_flp_output_q1(2),
      I1 => reg_flp_output_q1(8),
      I2 => reg_flp_output_q1(6),
      I3 => reg_flp_output_q1(7),
      I4 => \i___64_i_22_n_0\,
      I5 => \i___64_i_23_n_0\,
      O => \i___64_i_19_n_0\
    );
\i___64_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___64_i_8_n_0\,
      I1 => \i___64_i_9_n_0\,
      O => \i___64_i_2_n_0\,
      S => sel0(2)
    );
\i___64_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => reg_flp_output_q2(11),
      I1 => reg_flp_output_q2(0),
      I2 => reg_flp_output_q2(12),
      I3 => reg_flp_output_q2(10),
      O => \i___64_i_20_n_0\
    );
\i___64_i_21\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => reg_flp_output_q2(13),
      I1 => reg_flp_output_q2(3),
      I2 => reg_flp_output_q2(17),
      I3 => reg_flp_output_q2(5),
      O => \i___64_i_21_n_0\
    );
\i___64_i_22\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => reg_flp_output_q1(11),
      I1 => reg_flp_output_q1(0),
      I2 => reg_flp_output_q1(12),
      I3 => reg_flp_output_q1(10),
      O => \i___64_i_22_n_0\
    );
\i___64_i_23\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => reg_flp_output_q1(13),
      I1 => reg_flp_output_q1(3),
      I2 => reg_flp_output_q1(17),
      I3 => reg_flp_output_q1(5),
      O => \i___64_i_23_n_0\
    );
\i___64_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___64_i_10_n_0\,
      I1 => \i___64_i_11_n_0\,
      O => \i___64_i_3_n_0\,
      S => sel0(2)
    );
\i___64_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[26]\,
      I1 => sel0(0),
      I2 => \slv_reg6_reg_n_0_[26]\,
      O => \i___64_i_4_n_0\
    );
\i___64_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888B8B888B888B88"
    )
        port map (
      I0 => \slv_reg5_reg_n_0_[26]\,
      I1 => sel0(0),
      I2 => \i___58_i_13_n_0\,
      I3 => fxp2flp_converter_q3_n_6,
      I4 => fxp2flp_converter_q3_n_4,
      I5 => fxp2flp_converter_q3_n_5,
      O => \i___64_i_5_n_0\
    );
\i___64_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41004100410041FF"
    )
        port map (
      I0 => \i___64_i_12_n_0\,
      I1 => fxp2flp_converter_q2_n_5,
      I2 => \i___64_i_13_n_0\,
      I3 => sel0(0),
      I4 => \i___64_i_14_n_0\,
      I5 => \i___64_i_15_n_0\,
      O => \i___64_i_6_n_0\
    );
\i___64_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_joint_pwm_complement(14),
      I1 => sel0(0),
      I2 => \slv_reg0_reg_n_0_[26]\,
      O => \i___64_i_7_n_0\
    );
\i___64_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[26]\,
      I1 => \slv_reg10_reg_n_0_[26]\,
      I2 => sel0(1),
      I3 => \slv_reg9_reg_n_0_[26]\,
      I4 => sel0(0),
      I5 => \slv_reg8_reg_n_0_[26]\,
      O => \i___64_i_8_n_0\
    );
\i___64_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[26]\,
      I1 => \slv_reg14_reg_n_0_[26]\,
      I2 => sel0(1),
      I3 => \slv_reg13_reg_n_0_[26]\,
      I4 => sel0(0),
      I5 => \slv_reg12_reg_n_0_[26]\,
      O => \i___64_i_9_n_0\
    );
\i___65\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \i___65_i_1_n_0\,
      I1 => sel0(3),
      I2 => \i___65_i_2_n_0\,
      I3 => sel0(4),
      I4 => \i___65_i_3_n_0\,
      I5 => sel0(5),
      O => \i___65_n_0\
    );
\i___65_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___65_i_4_n_0\,
      I1 => \i___65_i_5_n_0\,
      O => \i___65_i_1_n_0\,
      S => sel0(2)
    );
\i___65_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1010101F"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_1,
      I1 => \i___64_i_12_n_0\,
      I2 => sel0(0),
      I3 => fxp2flp_converter_q1_n_1,
      I4 => \i___64_i_14_n_0\,
      O => \i___65_i_10_n_0\
    );
\i___65_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[23]\,
      I1 => sel0(0),
      I2 => \slv_reg6_reg_n_0_[23]\,
      O => \i___65_i_11_n_0\
    );
\i___65_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___65_i_6_n_0\,
      I1 => \i___65_i_7_n_0\,
      O => \i___65_i_2_n_0\,
      S => sel0(2)
    );
\i___65_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___65_i_8_n_0\,
      I1 => \i___65_i_9_n_0\,
      O => \i___65_i_3_n_0\,
      S => sel0(2)
    );
\i___65_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \i___65_i_10_n_0\,
      I1 => sel0(1),
      I2 => o_joint_pwm_complement(11),
      I3 => sel0(0),
      I4 => \slv_reg0_reg_n_0_[23]\,
      O => \i___65_i_4_n_0\
    );
\i___65_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888B8BB"
    )
        port map (
      I0 => \i___65_i_11_n_0\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[23]\,
      I3 => sel0(0),
      I4 => fxp2flp_converter_q3_n_1,
      I5 => \i___58_i_13_n_0\,
      O => \i___65_i_5_n_0\
    );
\i___65_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[23]\,
      I1 => \slv_reg10_reg_n_0_[23]\,
      I2 => sel0(1),
      I3 => \slv_reg9_reg_n_0_[23]\,
      I4 => sel0(0),
      I5 => \slv_reg8_reg_n_0_[23]\,
      O => \i___65_i_6_n_0\
    );
\i___65_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[23]\,
      I1 => \slv_reg14_reg_n_0_[23]\,
      I2 => sel0(1),
      I3 => \slv_reg13_reg_n_0_[23]\,
      I4 => sel0(0),
      I5 => \slv_reg12_reg_n_0_[23]\,
      O => \i___65_i_7_n_0\
    );
\i___65_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[23]\,
      I1 => \slv_reg18_reg_n_0_[23]\,
      I2 => sel0(1),
      I3 => \slv_reg17_reg_n_0_[23]\,
      I4 => sel0(0),
      I5 => \slv_reg16_reg_n_0_[23]\,
      O => \i___65_i_8_n_0\
    );
\i___65_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg22_reg_n_0_[23]\,
      I1 => sel0(1),
      I2 => \slv_reg21_reg_n_0_[23]\,
      I3 => sel0(0),
      I4 => \slv_reg20_reg_n_0_[23]\,
      O => \i___65_i_9_n_0\
    );
\i___66\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \i___66_i_1_n_0\,
      I1 => sel0(3),
      I2 => \i___66_i_2_n_0\,
      I3 => sel0(4),
      I4 => \i___66_i_3_n_0\,
      I5 => sel0(5),
      O => \i___66_n_0\
    );
\i___66_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___66_i_4_n_0\,
      I1 => \i___66_i_5_n_0\,
      O => \i___66_i_1_n_0\,
      S => sel0(2)
    );
\i___66_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_3,
      I1 => \i___64_i_12_n_0\,
      I2 => sel0(0),
      I3 => fxp2flp_converter_q1_n_3,
      I4 => \i___64_i_14_n_0\,
      O => \i___66_i_10_n_0\
    );
\i___66_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[25]\,
      I1 => sel0(0),
      I2 => \slv_reg6_reg_n_0_[25]\,
      O => \i___66_i_11_n_0\
    );
\i___66_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___66_i_6_n_0\,
      I1 => \i___66_i_7_n_0\,
      O => \i___66_i_2_n_0\,
      S => sel0(2)
    );
\i___66_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___66_i_8_n_0\,
      I1 => \i___66_i_9_n_0\,
      O => \i___66_i_3_n_0\,
      S => sel0(2)
    );
\i___66_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \i___66_i_10_n_0\,
      I1 => sel0(1),
      I2 => o_joint_pwm_complement(13),
      I3 => sel0(0),
      I4 => \slv_reg0_reg_n_0_[25]\,
      O => \i___66_i_4_n_0\
    );
\i___66_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \i___66_i_11_n_0\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[25]\,
      I3 => sel0(0),
      I4 => fxp2flp_converter_q3_n_3,
      I5 => \i___58_i_13_n_0\,
      O => \i___66_i_5_n_0\
    );
\i___66_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[25]\,
      I1 => \slv_reg10_reg_n_0_[25]\,
      I2 => sel0(1),
      I3 => \slv_reg9_reg_n_0_[25]\,
      I4 => sel0(0),
      I5 => \slv_reg8_reg_n_0_[25]\,
      O => \i___66_i_6_n_0\
    );
\i___66_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[25]\,
      I1 => \slv_reg14_reg_n_0_[25]\,
      I2 => sel0(1),
      I3 => \slv_reg13_reg_n_0_[25]\,
      I4 => sel0(0),
      I5 => \slv_reg12_reg_n_0_[25]\,
      O => \i___66_i_7_n_0\
    );
\i___66_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[25]\,
      I1 => \slv_reg18_reg_n_0_[25]\,
      I2 => sel0(1),
      I3 => \slv_reg17_reg_n_0_[25]\,
      I4 => sel0(0),
      I5 => \slv_reg16_reg_n_0_[25]\,
      O => \i___66_i_8_n_0\
    );
\i___66_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg22_reg_n_0_[25]\,
      I1 => sel0(1),
      I2 => \slv_reg21_reg_n_0_[25]\,
      I3 => sel0(0),
      I4 => \slv_reg20_reg_n_0_[25]\,
      O => \i___66_i_9_n_0\
    );
\i___67\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \i___67_i_1_n_0\,
      I1 => sel0(3),
      I2 => \i___67_i_2_n_0\,
      I3 => sel0(4),
      I4 => \i___67_i_3_n_0\,
      I5 => sel0(5),
      O => \i___67_n_0\
    );
\i___67_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___67_i_4_n_0\,
      I1 => \i___67_i_5_n_0\,
      O => \i___67_i_1_n_0\,
      S => sel0(2)
    );
\i___67_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"09"
    )
        port map (
      I0 => fxp2flp_converter_q1_n_6,
      I1 => fxp2flp_converter_q1_n_1,
      I2 => \i___64_i_14_n_0\,
      O => flp_output_q1(24)
    );
\i___67_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => o_joint_pwm_complement(12),
      I1 => sel0(0),
      I2 => \slv_reg0_reg_n_0_[24]\,
      O => \i___67_i_11_n_0\
    );
\i___67_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[24]\,
      I1 => sel0(0),
      I2 => \slv_reg6_reg_n_0_[24]\,
      O => \i___67_i_12_n_0\
    );
\i___67_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___67_i_6_n_0\,
      I1 => \i___67_i_7_n_0\,
      O => \i___67_i_2_n_0\,
      S => sel0(2)
    );
\i___67_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___67_i_8_n_0\,
      I1 => \i___67_i_9_n_0\,
      O => \i___67_i_3_n_0\,
      S => sel0(2)
    );
\i___67_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1F10FFFF1F100000"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_0,
      I1 => \i___64_i_12_n_0\,
      I2 => sel0(0),
      I3 => flp_output_q1(24),
      I4 => sel0(1),
      I5 => \i___67_i_11_n_0\,
      O => \i___67_i_4_n_0\
    );
\i___67_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B888B8BB"
    )
        port map (
      I0 => \i___67_i_12_n_0\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[24]\,
      I3 => sel0(0),
      I4 => fxp2flp_converter_q3_n_0,
      I5 => \i___58_i_13_n_0\,
      O => \i___67_i_5_n_0\
    );
\i___67_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[24]\,
      I1 => \slv_reg10_reg_n_0_[24]\,
      I2 => sel0(1),
      I3 => \slv_reg9_reg_n_0_[24]\,
      I4 => sel0(0),
      I5 => \slv_reg8_reg_n_0_[24]\,
      O => \i___67_i_6_n_0\
    );
\i___67_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[24]\,
      I1 => \slv_reg14_reg_n_0_[24]\,
      I2 => sel0(1),
      I3 => \slv_reg13_reg_n_0_[24]\,
      I4 => sel0(0),
      I5 => \slv_reg12_reg_n_0_[24]\,
      O => \i___67_i_7_n_0\
    );
\i___67_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[24]\,
      I1 => \slv_reg18_reg_n_0_[24]\,
      I2 => sel0(1),
      I3 => \slv_reg17_reg_n_0_[24]\,
      I4 => sel0(0),
      I5 => \slv_reg16_reg_n_0_[24]\,
      O => \i___67_i_8_n_0\
    );
\i___67_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg22_reg_n_0_[24]\,
      I1 => sel0(1),
      I2 => \slv_reg21_reg_n_0_[24]\,
      I3 => sel0(0),
      I4 => \slv_reg20_reg_n_0_[24]\,
      O => \i___67_i_9_n_0\
    );
\i___68\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \i___68_i_1_n_0\,
      I1 => sel0(3),
      I2 => \i___68_i_2_n_0\,
      I3 => sel0(4),
      I4 => \i___68_i_3_n_0\,
      I5 => sel0(5),
      O => \i___68_n_0\
    );
\i___68_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___68_i_4_n_0\,
      I1 => \i___68_i_5_n_0\,
      O => \i___68_i_1_n_0\,
      S => sel0(2)
    );
\i___68_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_11,
      I1 => \i___64_i_12_n_0\,
      I2 => sel0(0),
      I3 => fxp2flp_converter_q1_n_11,
      I4 => \i___64_i_14_n_0\,
      O => \i___68_i_10_n_0\
    );
\i___68_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[20]\,
      I1 => sel0(0),
      I2 => \slv_reg6_reg_n_0_[20]\,
      O => \i___68_i_11_n_0\
    );
\i___68_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___68_i_6_n_0\,
      I1 => \i___68_i_7_n_0\,
      O => \i___68_i_2_n_0\,
      S => sel0(2)
    );
\i___68_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___68_i_8_n_0\,
      I1 => \i___68_i_9_n_0\,
      O => \i___68_i_3_n_0\,
      S => sel0(2)
    );
\i___68_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \i___68_i_10_n_0\,
      I1 => sel0(1),
      I2 => o_joint_pwm_complement(8),
      I3 => sel0(0),
      I4 => \slv_reg0_reg_n_0_[20]\,
      O => \i___68_i_4_n_0\
    );
\i___68_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \i___68_i_11_n_0\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[20]\,
      I3 => sel0(0),
      I4 => fxp2flp_converter_q3_n_12,
      I5 => \i___58_i_13_n_0\,
      O => \i___68_i_5_n_0\
    );
\i___68_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[20]\,
      I1 => \slv_reg10_reg_n_0_[20]\,
      I2 => sel0(1),
      I3 => \slv_reg9_reg_n_0_[20]\,
      I4 => sel0(0),
      I5 => \slv_reg8_reg_n_0_[20]\,
      O => \i___68_i_6_n_0\
    );
\i___68_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[20]\,
      I1 => \slv_reg14_reg_n_0_[20]\,
      I2 => sel0(1),
      I3 => \slv_reg13_reg_n_0_[20]\,
      I4 => sel0(0),
      I5 => \slv_reg12_reg_n_0_[20]\,
      O => \i___68_i_7_n_0\
    );
\i___68_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[20]\,
      I1 => \slv_reg18_reg_n_0_[20]\,
      I2 => sel0(1),
      I3 => \slv_reg17_reg_n_0_[20]\,
      I4 => sel0(0),
      I5 => \slv_reg16_reg_n_0_[20]\,
      O => \i___68_i_8_n_0\
    );
\i___68_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg22_reg_n_0_[20]\,
      I1 => sel0(1),
      I2 => \slv_reg21_reg_n_0_[20]\,
      I3 => sel0(0),
      I4 => \slv_reg20_reg_n_0_[20]\,
      O => \i___68_i_9_n_0\
    );
\i___69\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \i___69_i_1_n_0\,
      I1 => sel0(3),
      I2 => \i___69_i_2_n_0\,
      I3 => sel0(4),
      I4 => \i___69_i_3_n_0\,
      I5 => sel0(5),
      O => \i___69_n_0\
    );
\i___69_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___69_i_4_n_0\,
      I1 => \i___69_i_5_n_0\,
      O => \i___69_i_1_n_0\,
      S => sel0(2)
    );
\i___69_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_10,
      I1 => \i___64_i_12_n_0\,
      I2 => sel0(0),
      I3 => fxp2flp_converter_q1_n_10,
      I4 => \i___64_i_14_n_0\,
      O => \i___69_i_10_n_0\
    );
\i___69_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[21]\,
      I1 => sel0(0),
      I2 => \slv_reg6_reg_n_0_[21]\,
      O => \i___69_i_11_n_0\
    );
\i___69_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___69_i_6_n_0\,
      I1 => \i___69_i_7_n_0\,
      O => \i___69_i_2_n_0\,
      S => sel0(2)
    );
\i___69_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___69_i_8_n_0\,
      I1 => \i___69_i_9_n_0\,
      O => \i___69_i_3_n_0\,
      S => sel0(2)
    );
\i___69_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \i___69_i_10_n_0\,
      I1 => sel0(1),
      I2 => o_joint_pwm_complement(9),
      I3 => sel0(0),
      I4 => \slv_reg0_reg_n_0_[21]\,
      O => \i___69_i_4_n_0\
    );
\i___69_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \i___69_i_11_n_0\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[21]\,
      I3 => sel0(0),
      I4 => fxp2flp_converter_q3_n_11,
      I5 => \i___58_i_13_n_0\,
      O => \i___69_i_5_n_0\
    );
\i___69_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[21]\,
      I1 => \slv_reg10_reg_n_0_[21]\,
      I2 => sel0(1),
      I3 => \slv_reg9_reg_n_0_[21]\,
      I4 => sel0(0),
      I5 => \slv_reg8_reg_n_0_[21]\,
      O => \i___69_i_6_n_0\
    );
\i___69_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[21]\,
      I1 => \slv_reg14_reg_n_0_[21]\,
      I2 => sel0(1),
      I3 => \slv_reg13_reg_n_0_[21]\,
      I4 => sel0(0),
      I5 => \slv_reg12_reg_n_0_[21]\,
      O => \i___69_i_7_n_0\
    );
\i___69_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[21]\,
      I1 => \slv_reg18_reg_n_0_[21]\,
      I2 => sel0(1),
      I3 => \slv_reg17_reg_n_0_[21]\,
      I4 => sel0(0),
      I5 => \slv_reg16_reg_n_0_[21]\,
      O => \i___69_i_8_n_0\
    );
\i___69_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg22_reg_n_0_[21]\,
      I1 => sel0(1),
      I2 => \slv_reg21_reg_n_0_[21]\,
      I3 => sel0(0),
      I4 => \slv_reg20_reg_n_0_[21]\,
      O => \i___69_i_9_n_0\
    );
\i___70\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => \i___70_i_1_n_0\,
      I1 => sel0(3),
      I2 => \i___70_i_2_n_0\,
      I3 => sel0(4),
      I4 => \i___70_i_3_n_0\,
      I5 => sel0(5),
      O => \i___70_n_0\
    );
\i___70_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___70_i_4_n_0\,
      I1 => \i___70_i_5_n_0\,
      O => \i___70_i_1_n_0\,
      S => sel0(2)
    );
\i___70_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20202F20"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_9,
      I1 => \i___64_i_12_n_0\,
      I2 => sel0(0),
      I3 => fxp2flp_converter_q1_n_9,
      I4 => \i___64_i_14_n_0\,
      O => \i___70_i_10_n_0\
    );
\i___70_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \slv_reg7_reg_n_0_[22]\,
      I1 => sel0(0),
      I2 => \slv_reg6_reg_n_0_[22]\,
      O => \i___70_i_11_n_0\
    );
\i___70_i_2\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___70_i_6_n_0\,
      I1 => \i___70_i_7_n_0\,
      O => \i___70_i_2_n_0\,
      S => sel0(2)
    );
\i___70_i_3\: unisim.vcomponents.MUXF7
     port map (
      I0 => \i___70_i_8_n_0\,
      I1 => \i___70_i_9_n_0\,
      O => \i___70_i_3_n_0\,
      S => sel0(2)
    );
\i___70_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \i___70_i_10_n_0\,
      I1 => sel0(1),
      I2 => o_joint_pwm_complement(10),
      I3 => sel0(0),
      I4 => \slv_reg0_reg_n_0_[22]\,
      O => \i___70_i_4_n_0\
    );
\i___70_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B888B888B8BBB888"
    )
        port map (
      I0 => \i___70_i_11_n_0\,
      I1 => sel0(1),
      I2 => \slv_reg5_reg_n_0_[22]\,
      I3 => sel0(0),
      I4 => fxp2flp_converter_q3_n_10,
      I5 => \i___58_i_13_n_0\,
      O => \i___70_i_5_n_0\
    );
\i___70_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg11_reg_n_0_[22]\,
      I1 => \slv_reg10_reg_n_0_[22]\,
      I2 => sel0(1),
      I3 => \slv_reg9_reg_n_0_[22]\,
      I4 => sel0(0),
      I5 => \slv_reg8_reg_n_0_[22]\,
      O => \i___70_i_6_n_0\
    );
\i___70_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[22]\,
      I1 => \slv_reg14_reg_n_0_[22]\,
      I2 => sel0(1),
      I3 => \slv_reg13_reg_n_0_[22]\,
      I4 => sel0(0),
      I5 => \slv_reg12_reg_n_0_[22]\,
      O => \i___70_i_7_n_0\
    );
\i___70_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg19_reg_n_0_[22]\,
      I1 => \slv_reg18_reg_n_0_[22]\,
      I2 => sel0(1),
      I3 => \slv_reg17_reg_n_0_[22]\,
      I4 => sel0(0),
      I5 => \slv_reg16_reg_n_0_[22]\,
      O => \i___70_i_8_n_0\
    );
\i___70_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg22_reg_n_0_[22]\,
      I1 => sel0(1),
      I2 => \slv_reg21_reg_n_0_[22]\,
      I3 => sel0(0),
      I4 => \slv_reg20_reg_n_0_[22]\,
      O => \i___70_i_9_n_0\
    );
\i___71\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_2,
      I1 => fxp2flp_converter_q2_n_5,
      I2 => fxp2flp_converter_q2_n_4,
      I3 => fxp2flp_converter_q2_n_6,
      I4 => fxp2flp_converter_q2_n_1,
      O => \i___71_n_0\
    );
\i___71_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \flp_mantisa_reg[10]_i_4__0_n_0\,
      CO(3) => \i___71_i_19_n_0\,
      CO(2) => \i___71_i_19_n_1\,
      CO(1) => \i___71_i_19_n_2\,
      CO(0) => \i___71_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fxp_abs_val0_0(8 downto 5),
      S(3) => \i___71_i_28_n_0\,
      S(2) => \i___71_i_29_n_0\,
      S(1) => \i___71_i_30_n_0\,
      S(0) => \i___71_i_31_n_0\
    );
\i___71_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___71_i_19_n_0\,
      CO(3) => \i___71_i_20_n_0\,
      CO(2) => \i___71_i_20_n_1\,
      CO(1) => \i___71_i_20_n_2\,
      CO(0) => \i___71_i_20_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fxp_abs_val0_0(12 downto 9),
      S(3) => \i___71_i_32_n_0\,
      S(2) => \i___71_i_33_n_0\,
      S(1) => \i___71_i_34_n_0\,
      S(0) => \i___71_i_35_n_0\
    );
\i___71_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___71_i_20_n_0\,
      CO(3) => \i___71_i_21_n_0\,
      CO(2) => \i___71_i_21_n_1\,
      CO(1) => \i___71_i_21_n_2\,
      CO(0) => \i___71_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fxp_abs_val0_0(16 downto 13),
      S(3) => \i___71_i_36_n_0\,
      S(2) => \i___71_i_37_n_0\,
      S(1) => \i___71_i_38_n_0\,
      S(0) => \i___71_i_39_n_0\
    );
\i___71_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___71_i_21_n_0\,
      CO(3 downto 2) => \NLW_i___71_i_22_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i___71_i_22_n_2\,
      CO(0) => \i___71_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i___71_i_22_O_UNCONNECTED\(3),
      O(2 downto 0) => fxp_abs_val0_0(19 downto 17),
      S(3) => '0',
      S(2) => \i___71_i_40_n_0\,
      S(1) => \i___71_i_41_n_0\,
      S(0) => \i___71_i_42_n_0\
    );
\i___71_i_28\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q2(8),
      O => \i___71_i_28_n_0\
    );
\i___71_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q2(7),
      O => \i___71_i_29_n_0\
    );
\i___71_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q2(6),
      O => \i___71_i_30_n_0\
    );
\i___71_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q2(5),
      O => \i___71_i_31_n_0\
    );
\i___71_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q2(12),
      O => \i___71_i_32_n_0\
    );
\i___71_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q2(11),
      O => \i___71_i_33_n_0\
    );
\i___71_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q2(10),
      O => \i___71_i_34_n_0\
    );
\i___71_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q2(9),
      O => \i___71_i_35_n_0\
    );
\i___71_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q2(16),
      O => \i___71_i_36_n_0\
    );
\i___71_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q2(15),
      O => \i___71_i_37_n_0\
    );
\i___71_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q2(14),
      O => \i___71_i_38_n_0\
    );
\i___71_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q2(13),
      O => \i___71_i_39_n_0\
    );
\i___71_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q2(19),
      O => \i___71_i_40_n_0\
    );
\i___71_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q2(18),
      O => \i___71_i_41_n_0\
    );
\i___71_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q2(17),
      O => \i___71_i_42_n_0\
    );
\i___72\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_3,
      I1 => \i___74_n_0\,
      I2 => reg_flp_output_q2(0),
      I3 => fxp2flp_converter_q2_n_0,
      O => \i___72_n_0\
    );
\i___74\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBBF"
    )
        port map (
      I0 => fxp2flp_converter_q2_n_2,
      I1 => fxp2flp_converter_q2_n_5,
      I2 => fxp2flp_converter_q2_n_4,
      I3 => fxp2flp_converter_q2_n_6,
      I4 => fxp2flp_converter_q2_n_1,
      O => \i___74_n_0\
    );
\i___75\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55555554"
    )
        port map (
      I0 => fxp2flp_converter_q3_n_2,
      I1 => fxp2flp_converter_q3_n_6,
      I2 => fxp2flp_converter_q3_n_4,
      I3 => fxp2flp_converter_q3_n_7,
      I4 => fxp2flp_converter_q3_n_1,
      O => \i___75_n_0\
    );
\i___75_i_19\: unisim.vcomponents.CARRY4
     port map (
      CI => \flp_mantisa_reg[10]_i_4__1_n_0\,
      CO(3) => \i___75_i_19_n_0\,
      CO(2) => \i___75_i_19_n_1\,
      CO(1) => \i___75_i_19_n_2\,
      CO(0) => \i___75_i_19_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fxp_abs_val0_1(8 downto 5),
      S(3) => \i___75_i_29_n_0\,
      S(2) => \i___75_i_30_n_0\,
      S(1) => \i___75_i_31_n_0\,
      S(0) => \i___75_i_32_n_0\
    );
\i___75_i_20\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___75_i_19_n_0\,
      CO(3) => \i___75_i_20_n_0\,
      CO(2) => \i___75_i_20_n_1\,
      CO(1) => \i___75_i_20_n_2\,
      CO(0) => \i___75_i_20_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fxp_abs_val0_1(12 downto 9),
      S(3) => \i___75_i_33_n_0\,
      S(2) => \i___75_i_34_n_0\,
      S(1) => \i___75_i_35_n_0\,
      S(0) => \i___75_i_36_n_0\
    );
\i___75_i_21\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___75_i_20_n_0\,
      CO(3) => \i___75_i_21_n_0\,
      CO(2) => \i___75_i_21_n_1\,
      CO(1) => \i___75_i_21_n_2\,
      CO(0) => \i___75_i_21_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => fxp_abs_val0_1(16 downto 13),
      S(3) => \i___75_i_37_n_0\,
      S(2) => \i___75_i_38_n_0\,
      S(1) => \i___75_i_39_n_0\,
      S(0) => \i___75_i_40_n_0\
    );
\i___75_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => \i___75_i_21_n_0\,
      CO(3 downto 2) => \NLW_i___75_i_22_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i___75_i_22_n_2\,
      CO(0) => \i___75_i_22_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i___75_i_22_O_UNCONNECTED\(3),
      O(2 downto 0) => fxp_abs_val0_1(19 downto 17),
      S(3) => '0',
      S(2) => \i___75_i_41_n_0\,
      S(1) => \i___75_i_42_n_0\,
      S(0) => \i___75_i_43_n_0\
    );
\i___75_i_29\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q3(8),
      O => \i___75_i_29_n_0\
    );
\i___75_i_30\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q3(7),
      O => \i___75_i_30_n_0\
    );
\i___75_i_31\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q3(6),
      O => \i___75_i_31_n_0\
    );
\i___75_i_32\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q3(5),
      O => \i___75_i_32_n_0\
    );
\i___75_i_33\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q3(12),
      O => \i___75_i_33_n_0\
    );
\i___75_i_34\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q3(11),
      O => \i___75_i_34_n_0\
    );
\i___75_i_35\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q3(10),
      O => \i___75_i_35_n_0\
    );
\i___75_i_36\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q3(9),
      O => \i___75_i_36_n_0\
    );
\i___75_i_37\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q3(16),
      O => \i___75_i_37_n_0\
    );
\i___75_i_38\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q3(15),
      O => \i___75_i_38_n_0\
    );
\i___75_i_39\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q3(14),
      O => \i___75_i_39_n_0\
    );
\i___75_i_40\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q3(13),
      O => \i___75_i_40_n_0\
    );
\i___75_i_41\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q3(19),
      O => \i___75_i_41_n_0\
    );
\i___75_i_42\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q3(18),
      O => \i___75_i_42_n_0\
    );
\i___75_i_43\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_flp_output_q3(17),
      O => \i___75_i_43_n_0\
    );
\i___76\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => fxp2flp_converter_q3_n_3,
      I1 => \i___78_n_0\,
      I2 => reg_flp_output_q3(0),
      I3 => fxp2flp_converter_q3_n_0,
      O => \i___76_n_0\
    );
\i___78\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBBBBF"
    )
        port map (
      I0 => fxp2flp_converter_q3_n_2,
      I1 => fxp2flp_converter_q3_n_6,
      I2 => fxp2flp_converter_q3_n_4,
      I3 => fxp2flp_converter_q3_n_7,
      I4 => fxp2flp_converter_q3_n_1,
      O => \i___78_n_0\
    );
\i___79\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \i___106_n_0\,
      I1 => \i___108_n_0\,
      I2 => \i___107_n_0\,
      I3 => \i___110_n_0\,
      I4 => ikn_q1_mux_offset(23),
      O => \i___79_n_0\
    );
\i___79_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___79_i_2_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg20_reg_n_0_[23]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg17_reg_n_0_[23]\,
      O => ikn_q1_mux_offset(23)
    );
\i___79_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[23]\,
      I1 => \slv_reg11_reg_n_0_[23]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[23]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[23]\,
      O => \i___79_i_2_n_0\
    );
\i___79_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"5D"
    )
        port map (
      I0 => lgc_leg_sel(2),
      I1 => lgc_leg_sel(0),
      I2 => lgc_leg_sel(1),
      O => \i___79_i_3_n_0\
    );
\i___80\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => LEG_COUNTER_n_105,
      I1 => LEG_COUNTER_n_106,
      I2 => LEG_COUNTER_n_103,
      I3 => LEG_COUNTER_n_104,
      O => \i___80_n_0\
    );
\i___80_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___80_i_29_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg20_reg_n_0_[6]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg17_reg_n_0_[6]\,
      O => ikn_q1_mux_offset(6)
    );
\i___80_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___80_i_30_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg20_reg_n_0_[7]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg17_reg_n_0_[7]\,
      O => ikn_q1_mux_offset(7)
    );
\i___80_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___80_i_31_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg20_reg_n_0_[4]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg17_reg_n_0_[4]\,
      O => ikn_q1_mux_offset(4)
    );
\i___80_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___80_i_32_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg20_reg_n_0_[5]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg17_reg_n_0_[5]\,
      O => ikn_q1_mux_offset(5)
    );
\i___80_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___80_i_36_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg20_reg_n_0_[19]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg17_reg_n_0_[19]\,
      O => ikn_q1_mux_offset(19)
    );
\i___80_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[10]\,
      I1 => \slv_reg11_reg_n_0_[10]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[10]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[10]\,
      O => \i___80_i_20_n_0\
    );
\i___80_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[11]\,
      I1 => \slv_reg11_reg_n_0_[11]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[11]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[11]\,
      O => \i___80_i_21_n_0\
    );
\i___80_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[8]\,
      I1 => \slv_reg11_reg_n_0_[8]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[8]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[8]\,
      O => \i___80_i_22_n_0\
    );
\i___80_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[9]\,
      I1 => \slv_reg11_reg_n_0_[9]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[9]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[9]\,
      O => \i___80_i_23_n_0\
    );
\i___80_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___80_i_37_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg20_reg_n_0_[15]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg17_reg_n_0_[15]\,
      O => ikn_q1_mux_offset(15)
    );
\i___80_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[2]\,
      I1 => \slv_reg11_reg_n_0_[2]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[2]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[2]\,
      O => \i___80_i_25_n_0\
    );
\i___80_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___80_i_38_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg20_reg_n_0_[3]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg17_reg_n_0_[3]\,
      O => ikn_q1_mux_offset(3)
    );
\i___80_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[0]\,
      I1 => \slv_reg11_reg_n_0_[0]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[0]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[0]\,
      O => \i___80_i_27_n_0\
    );
\i___80_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___80_i_39_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg20_reg_n_0_[1]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg17_reg_n_0_[1]\,
      O => ikn_q1_mux_offset(1)
    );
\i___80_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[6]\,
      I1 => \slv_reg11_reg_n_0_[6]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[6]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[6]\,
      O => \i___80_i_29_n_0\
    );
\i___80_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[7]\,
      I1 => \slv_reg11_reg_n_0_[7]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[7]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[7]\,
      O => \i___80_i_30_n_0\
    );
\i___80_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[4]\,
      I1 => \slv_reg11_reg_n_0_[4]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[4]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[4]\,
      O => \i___80_i_31_n_0\
    );
\i___80_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[5]\,
      I1 => \slv_reg11_reg_n_0_[5]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[5]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[5]\,
      O => \i___80_i_32_n_0\
    );
\i___80_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[30]\,
      I1 => \slv_reg11_reg_n_0_[30]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[30]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[30]\,
      O => \i___80_i_33_n_0\
    );
\i___80_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[28]\,
      I1 => \slv_reg11_reg_n_0_[28]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[28]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[28]\,
      O => \i___80_i_34_n_0\
    );
\i___80_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___80_i_40_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg20_reg_n_0_[29]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg17_reg_n_0_[29]\,
      O => ikn_q1_mux_offset(29)
    );
\i___80_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[19]\,
      I1 => \slv_reg11_reg_n_0_[19]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[19]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[19]\,
      O => \i___80_i_36_n_0\
    );
\i___80_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[15]\,
      I1 => \slv_reg11_reg_n_0_[15]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[15]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[15]\,
      O => \i___80_i_37_n_0\
    );
\i___80_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[3]\,
      I1 => \slv_reg11_reg_n_0_[3]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[3]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[3]\,
      O => \i___80_i_38_n_0\
    );
\i___80_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[1]\,
      I1 => \slv_reg11_reg_n_0_[1]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[1]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[1]\,
      O => \i___80_i_39_n_0\
    );
\i___80_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[29]\,
      I1 => \slv_reg11_reg_n_0_[29]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[29]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[29]\,
      O => \i___80_i_40_n_0\
    );
\i___80_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___80_i_20_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg20_reg_n_0_[10]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg17_reg_n_0_[10]\,
      O => ikn_q1_mux_offset(10)
    );
\i___80_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___80_i_21_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg20_reg_n_0_[11]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg17_reg_n_0_[11]\,
      O => ikn_q1_mux_offset(11)
    );
\i___80_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___80_i_22_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg20_reg_n_0_[8]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg17_reg_n_0_[8]\,
      O => ikn_q1_mux_offset(8)
    );
\i___80_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___80_i_23_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg20_reg_n_0_[9]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg17_reg_n_0_[9]\,
      O => ikn_q1_mux_offset(9)
    );
\i___81\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \i___93_n_0\,
      I1 => \i___95_n_0\,
      I2 => \i___94_n_0\,
      I3 => \i___97_n_0\,
      I4 => ikn_q2_mux_offset(23),
      O => \i___81_n_0\
    );
\i___81_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___81_i_2_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg21_reg_n_0_[23]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg18_reg_n_0_[23]\,
      O => ikn_q2_mux_offset(23)
    );
\i___81_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[23]\,
      I1 => \slv_reg12_reg_n_0_[23]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[23]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[23]\,
      O => \i___81_i_2_n_0\
    );
\i___82\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => LEG_COUNTER_n_122,
      I1 => LEG_COUNTER_n_123,
      I2 => LEG_COUNTER_n_120,
      I3 => LEG_COUNTER_n_121,
      O => \i___82_n_0\
    );
\i___82_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___82_i_29_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg21_reg_n_0_[6]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg18_reg_n_0_[6]\,
      O => ikn_q2_mux_offset(6)
    );
\i___82_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___82_i_30_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg21_reg_n_0_[7]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg18_reg_n_0_[7]\,
      O => ikn_q2_mux_offset(7)
    );
\i___82_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___82_i_31_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg21_reg_n_0_[4]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg18_reg_n_0_[4]\,
      O => ikn_q2_mux_offset(4)
    );
\i___82_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___82_i_32_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg21_reg_n_0_[5]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg18_reg_n_0_[5]\,
      O => ikn_q2_mux_offset(5)
    );
\i___82_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___82_i_36_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg21_reg_n_0_[19]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg18_reg_n_0_[19]\,
      O => ikn_q2_mux_offset(19)
    );
\i___82_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[10]\,
      I1 => \slv_reg12_reg_n_0_[10]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[10]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[10]\,
      O => \i___82_i_20_n_0\
    );
\i___82_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[11]\,
      I1 => \slv_reg12_reg_n_0_[11]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[11]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[11]\,
      O => \i___82_i_21_n_0\
    );
\i___82_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[8]\,
      I1 => \slv_reg12_reg_n_0_[8]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[8]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[8]\,
      O => \i___82_i_22_n_0\
    );
\i___82_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[9]\,
      I1 => \slv_reg12_reg_n_0_[9]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[9]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[9]\,
      O => \i___82_i_23_n_0\
    );
\i___82_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___82_i_37_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg21_reg_n_0_[15]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg18_reg_n_0_[15]\,
      O => ikn_q2_mux_offset(15)
    );
\i___82_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[2]\,
      I1 => \slv_reg12_reg_n_0_[2]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[2]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[2]\,
      O => \i___82_i_25_n_0\
    );
\i___82_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___82_i_38_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg21_reg_n_0_[3]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg18_reg_n_0_[3]\,
      O => ikn_q2_mux_offset(3)
    );
\i___82_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[0]\,
      I1 => \slv_reg12_reg_n_0_[0]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[0]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[0]\,
      O => \i___82_i_27_n_0\
    );
\i___82_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___82_i_39_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg21_reg_n_0_[1]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg18_reg_n_0_[1]\,
      O => ikn_q2_mux_offset(1)
    );
\i___82_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[6]\,
      I1 => \slv_reg12_reg_n_0_[6]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[6]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[6]\,
      O => \i___82_i_29_n_0\
    );
\i___82_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[7]\,
      I1 => \slv_reg12_reg_n_0_[7]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[7]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[7]\,
      O => \i___82_i_30_n_0\
    );
\i___82_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[4]\,
      I1 => \slv_reg12_reg_n_0_[4]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[4]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[4]\,
      O => \i___82_i_31_n_0\
    );
\i___82_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[5]\,
      I1 => \slv_reg12_reg_n_0_[5]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[5]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[5]\,
      O => \i___82_i_32_n_0\
    );
\i___82_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[30]\,
      I1 => \slv_reg12_reg_n_0_[30]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[30]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[30]\,
      O => \i___82_i_33_n_0\
    );
\i___82_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[28]\,
      I1 => \slv_reg12_reg_n_0_[28]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[28]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[28]\,
      O => \i___82_i_34_n_0\
    );
\i___82_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___82_i_40_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg21_reg_n_0_[29]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg18_reg_n_0_[29]\,
      O => ikn_q2_mux_offset(29)
    );
\i___82_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[19]\,
      I1 => \slv_reg12_reg_n_0_[19]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[19]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[19]\,
      O => \i___82_i_36_n_0\
    );
\i___82_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[15]\,
      I1 => \slv_reg12_reg_n_0_[15]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[15]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[15]\,
      O => \i___82_i_37_n_0\
    );
\i___82_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[3]\,
      I1 => \slv_reg12_reg_n_0_[3]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[3]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[3]\,
      O => \i___82_i_38_n_0\
    );
\i___82_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[1]\,
      I1 => \slv_reg12_reg_n_0_[1]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[1]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[1]\,
      O => \i___82_i_39_n_0\
    );
\i___82_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[29]\,
      I1 => \slv_reg12_reg_n_0_[29]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[29]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[29]\,
      O => \i___82_i_40_n_0\
    );
\i___82_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___82_i_20_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg21_reg_n_0_[10]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg18_reg_n_0_[10]\,
      O => ikn_q2_mux_offset(10)
    );
\i___82_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___82_i_21_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg21_reg_n_0_[11]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg18_reg_n_0_[11]\,
      O => ikn_q2_mux_offset(11)
    );
\i___82_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___82_i_22_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg21_reg_n_0_[8]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg18_reg_n_0_[8]\,
      O => ikn_q2_mux_offset(8)
    );
\i___82_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___82_i_23_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg21_reg_n_0_[9]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg18_reg_n_0_[9]\,
      O => ikn_q2_mux_offset(9)
    );
\i___83\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \i___123_n_0\,
      I1 => \i___120_n_0\,
      I2 => \i___119_n_0\,
      I3 => \i___122_n_0\,
      I4 => ikn_q3_mux_offset(23),
      O => \i___83_n_0\
    );
\i___83_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___83_i_2_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg22_reg_n_0_[23]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg19_reg_n_0_[23]\,
      O => ikn_q3_mux_offset(23)
    );
\i___83_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[23]\,
      I1 => \slv_reg13_reg_n_0_[23]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[23]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[23]\,
      O => \i___83_i_2_n_0\
    );
\i___84\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => LEG_COUNTER_n_139,
      I1 => LEG_COUNTER_n_140,
      I2 => LEG_COUNTER_n_137,
      I3 => LEG_COUNTER_n_138,
      O => \i___84_n_0\
    );
\i___84_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___84_i_29_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg22_reg_n_0_[6]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg19_reg_n_0_[6]\,
      O => ikn_q3_mux_offset(6)
    );
\i___84_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___84_i_30_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg22_reg_n_0_[7]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg19_reg_n_0_[7]\,
      O => ikn_q3_mux_offset(7)
    );
\i___84_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___84_i_31_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg22_reg_n_0_[4]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg19_reg_n_0_[4]\,
      O => ikn_q3_mux_offset(4)
    );
\i___84_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___84_i_32_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg22_reg_n_0_[5]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg19_reg_n_0_[5]\,
      O => ikn_q3_mux_offset(5)
    );
\i___84_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___84_i_36_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg22_reg_n_0_[19]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg19_reg_n_0_[19]\,
      O => ikn_q3_mux_offset(19)
    );
\i___84_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[10]\,
      I1 => \slv_reg13_reg_n_0_[10]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[10]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[10]\,
      O => \i___84_i_20_n_0\
    );
\i___84_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[11]\,
      I1 => \slv_reg13_reg_n_0_[11]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[11]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[11]\,
      O => \i___84_i_21_n_0\
    );
\i___84_i_22\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[8]\,
      I1 => \slv_reg13_reg_n_0_[8]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[8]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[8]\,
      O => \i___84_i_22_n_0\
    );
\i___84_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[9]\,
      I1 => \slv_reg13_reg_n_0_[9]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[9]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[9]\,
      O => \i___84_i_23_n_0\
    );
\i___84_i_24\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___84_i_37_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg22_reg_n_0_[15]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg19_reg_n_0_[15]\,
      O => ikn_q3_mux_offset(15)
    );
\i___84_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[2]\,
      I1 => \slv_reg13_reg_n_0_[2]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[2]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[2]\,
      O => \i___84_i_25_n_0\
    );
\i___84_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___84_i_38_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg22_reg_n_0_[3]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg19_reg_n_0_[3]\,
      O => ikn_q3_mux_offset(3)
    );
\i___84_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[0]\,
      I1 => \slv_reg13_reg_n_0_[0]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[0]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[0]\,
      O => \i___84_i_27_n_0\
    );
\i___84_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___84_i_39_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg22_reg_n_0_[1]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg19_reg_n_0_[1]\,
      O => ikn_q3_mux_offset(1)
    );
\i___84_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[6]\,
      I1 => \slv_reg13_reg_n_0_[6]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[6]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[6]\,
      O => \i___84_i_29_n_0\
    );
\i___84_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[7]\,
      I1 => \slv_reg13_reg_n_0_[7]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[7]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[7]\,
      O => \i___84_i_30_n_0\
    );
\i___84_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[4]\,
      I1 => \slv_reg13_reg_n_0_[4]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[4]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[4]\,
      O => \i___84_i_31_n_0\
    );
\i___84_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[5]\,
      I1 => \slv_reg13_reg_n_0_[5]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[5]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[5]\,
      O => \i___84_i_32_n_0\
    );
\i___84_i_33\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[30]\,
      I1 => \slv_reg13_reg_n_0_[30]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[30]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[30]\,
      O => \i___84_i_33_n_0\
    );
\i___84_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[28]\,
      I1 => \slv_reg13_reg_n_0_[28]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[28]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[28]\,
      O => \i___84_i_34_n_0\
    );
\i___84_i_35\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___84_i_40_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg22_reg_n_0_[29]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg19_reg_n_0_[29]\,
      O => ikn_q3_mux_offset(29)
    );
\i___84_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[19]\,
      I1 => \slv_reg13_reg_n_0_[19]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[19]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[19]\,
      O => \i___84_i_36_n_0\
    );
\i___84_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[15]\,
      I1 => \slv_reg13_reg_n_0_[15]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[15]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[15]\,
      O => \i___84_i_37_n_0\
    );
\i___84_i_38\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[3]\,
      I1 => \slv_reg13_reg_n_0_[3]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[3]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[3]\,
      O => \i___84_i_38_n_0\
    );
\i___84_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[1]\,
      I1 => \slv_reg13_reg_n_0_[1]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[1]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[1]\,
      O => \i___84_i_39_n_0\
    );
\i___84_i_40\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg16_reg_n_0_[29]\,
      I1 => \slv_reg13_reg_n_0_[29]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg10_reg_n_0_[29]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg7_reg_n_0_[29]\,
      O => \i___84_i_40_n_0\
    );
\i___84_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___84_i_20_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg22_reg_n_0_[10]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg19_reg_n_0_[10]\,
      O => ikn_q3_mux_offset(10)
    );
\i___84_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___84_i_21_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg22_reg_n_0_[11]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg19_reg_n_0_[11]\,
      O => ikn_q3_mux_offset(11)
    );
\i___84_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___84_i_22_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg22_reg_n_0_[8]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg19_reg_n_0_[8]\,
      O => ikn_q3_mux_offset(8)
    );
\i___84_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___84_i_23_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg22_reg_n_0_[9]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg19_reg_n_0_[9]\,
      O => ikn_q3_mux_offset(9)
    );
\i___85\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => ikn_q2_mux_offset(16),
      I1 => \i___94_n_0\,
      I2 => \i___95_n_0\,
      I3 => \i___97_n_0\,
      I4 => LEG_COUNTER_n_52,
      O => \i___85_n_0\
    );
\i___85_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___85_i_3_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg21_reg_n_0_[16]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg18_reg_n_0_[16]\,
      O => ikn_q2_mux_offset(16)
    );
\i___85_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[16]\,
      I1 => \slv_reg12_reg_n_0_[16]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[16]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[16]\,
      O => \i___85_i_3_n_0\
    );
\i___85_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___85_i_5_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg21_reg_n_0_[12]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg18_reg_n_0_[12]\,
      O => ikn_q2_mux_offset(12)
    );
\i___85_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[12]\,
      I1 => \slv_reg12_reg_n_0_[12]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[12]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[12]\,
      O => \i___85_i_5_n_0\
    );
\i___86\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => ikn_q2_mux_offset(17),
      I1 => \i___94_n_0\,
      I2 => \i___95_n_0\,
      I3 => \i___97_n_0\,
      I4 => LEG_COUNTER_n_53,
      O => \i___86_n_0\
    );
\i___86_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___86_i_3_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg21_reg_n_0_[17]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg18_reg_n_0_[17]\,
      O => ikn_q2_mux_offset(17)
    );
\i___86_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[17]\,
      I1 => \slv_reg12_reg_n_0_[17]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[17]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[17]\,
      O => \i___86_i_3_n_0\
    );
\i___86_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___86_i_6_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg21_reg_n_0_[21]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg18_reg_n_0_[21]\,
      O => ikn_q2_mux_offset(21)
    );
\i___86_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___86_i_7_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg21_reg_n_0_[13]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg18_reg_n_0_[13]\,
      O => ikn_q2_mux_offset(13)
    );
\i___86_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[21]\,
      I1 => \slv_reg12_reg_n_0_[21]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[21]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[21]\,
      O => \i___86_i_6_n_0\
    );
\i___86_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[13]\,
      I1 => \slv_reg12_reg_n_0_[13]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[13]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[13]\,
      O => \i___86_i_7_n_0\
    );
\i___87\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => ikn_q2_mux_offset(18),
      I1 => \i___94_n_0\,
      I2 => \i___95_n_0\,
      I3 => \i___97_n_0\,
      I4 => LEG_COUNTER_n_54,
      O => \i___87_n_0\
    );
\i___87_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___87_i_3_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg21_reg_n_0_[18]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg18_reg_n_0_[18]\,
      O => ikn_q2_mux_offset(18)
    );
\i___87_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[18]\,
      I1 => \slv_reg12_reg_n_0_[18]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[18]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[18]\,
      O => \i___87_i_3_n_0\
    );
\i___87_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___87_i_5_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg21_reg_n_0_[14]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg18_reg_n_0_[14]\,
      O => ikn_q2_mux_offset(14)
    );
\i___87_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[14]\,
      I1 => \slv_reg12_reg_n_0_[14]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[14]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[14]\,
      O => \i___87_i_5_n_0\
    );
\i___88\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000000040004"
    )
        port map (
      I0 => \i___94_n_0\,
      I1 => ikn_q2_mux_offset(20),
      I2 => \i___95_n_0\,
      I3 => \i___97_n_0\,
      I4 => LEG_COUNTER_n_119,
      I5 => \i___93_n_0\,
      O => \i___88_n_0\
    );
\i___88_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___88_i_3_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg21_reg_n_0_[20]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg18_reg_n_0_[20]\,
      O => ikn_q2_mux_offset(20)
    );
\i___88_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[20]\,
      I1 => \slv_reg12_reg_n_0_[20]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[20]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[20]\,
      O => \i___88_i_3_n_0\
    );
\i___90\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"770F"
    )
        port map (
      I0 => \i___91_n_0\,
      I1 => \i___93_n_0\,
      I2 => LEG_COUNTER_n_59,
      I3 => ikn_q2_mux_offset(23),
      O => \i___90_n_0\
    );
\i___90__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F088F0FFF088F000"
    )
        port map (
      I0 => \i___91_n_0\,
      I1 => \i___93_n_0\,
      I2 => \flp2fxp_converter_offset_q2/fxp_signed0\(17),
      I3 => ikn_q2_mux_offset(31),
      I4 => ikn_q2_mux_offset(23),
      I5 => LEG_COUNTER_n_59,
      O => \flp2fxp_converter_offset_q2/fxp_signed\(17)
    );
\i___90__0_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_ikn_q2_offset_reg[16]_i_3_n_0\,
      CO(3 downto 2) => \NLW_i___90__0_i_1_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i___90__0_i_1_n_2\,
      CO(0) => \i___90__0_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i___90__0_i_1_O_UNCONNECTED\(3),
      O(2 downto 0) => \flp2fxp_converter_offset_q2/fxp_signed0\(19 downto 17),
      S(3) => '0',
      S(2) => LEG_COUNTER_n_117,
      S(1) => LEG_COUNTER_n_118,
      S(0) => \i___90_n_0\
    );
\i___90__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___90__0_i_5_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg21_reg_n_0_[31]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg18_reg_n_0_[31]\,
      O => ikn_q2_mux_offset(31)
    );
\i___90__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[31]\,
      I1 => \slv_reg12_reg_n_0_[31]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[31]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[31]\,
      O => \i___90__0_i_5_n_0\
    );
\i___91\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => \i___94_n_0\,
      I1 => ikn_q2_mux_offset(22),
      I2 => \i___95_n_0\,
      I3 => \i___97_n_0\,
      O => \i___91_n_0\
    );
\i___91_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___91_i_2_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg21_reg_n_0_[22]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg18_reg_n_0_[22]\,
      O => ikn_q2_mux_offset(22)
    );
\i___91_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[22]\,
      I1 => \slv_reg12_reg_n_0_[22]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[22]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[22]\,
      O => \i___91_i_2_n_0\
    );
\i___93\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ikn_q2_mux_offset(23),
      I1 => ikn_q2_mux_offset(24),
      O => \i___93_n_0\
    );
\i___93_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___93_i_2_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg21_reg_n_0_[24]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg18_reg_n_0_[24]\,
      O => ikn_q2_mux_offset(24)
    );
\i___93_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[24]\,
      I1 => \slv_reg12_reg_n_0_[24]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[24]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[24]\,
      O => \i___93_i_2_n_0\
    );
\i___94\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0007FFF8"
    )
        port map (
      I0 => ikn_q2_mux_offset(24),
      I1 => ikn_q2_mux_offset(23),
      I2 => ikn_q2_mux_offset(25),
      I3 => ikn_q2_mux_offset(26),
      I4 => ikn_q2_mux_offset(27),
      O => \i___94_n_0\
    );
\i___94_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___94_i_2_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg21_reg_n_0_[27]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg18_reg_n_0_[27]\,
      O => ikn_q2_mux_offset(27)
    );
\i___94_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[27]\,
      I1 => \slv_reg12_reg_n_0_[27]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[27]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[27]\,
      O => \i___94_i_2_n_0\
    );
\i___95\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"07F8"
    )
        port map (
      I0 => ikn_q2_mux_offset(24),
      I1 => ikn_q2_mux_offset(23),
      I2 => ikn_q2_mux_offset(25),
      I3 => ikn_q2_mux_offset(26),
      O => \i___95_n_0\
    );
\i___95_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___95_i_2_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg21_reg_n_0_[26]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg18_reg_n_0_[26]\,
      O => ikn_q2_mux_offset(26)
    );
\i___95_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[26]\,
      I1 => \slv_reg12_reg_n_0_[26]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[26]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[26]\,
      O => \i___95_i_2_n_0\
    );
\i___97\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => ikn_q2_mux_offset(24),
      I1 => ikn_q2_mux_offset(23),
      I2 => ikn_q2_mux_offset(25),
      O => \i___97_n_0\
    );
\i___97_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___97_i_2_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg21_reg_n_0_[25]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg18_reg_n_0_[25]\,
      O => ikn_q2_mux_offset(25)
    );
\i___97_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg15_reg_n_0_[25]\,
      I1 => \slv_reg12_reg_n_0_[25]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg9_reg_n_0_[25]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg6_reg_n_0_[25]\,
      O => \i___97_i_2_n_0\
    );
\i___98\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => ikn_q1_mux_offset(16),
      I1 => \i___107_n_0\,
      I2 => \i___108_n_0\,
      I3 => \i___110_n_0\,
      I4 => LEG_COUNTER_n_22,
      O => \i___98_n_0\
    );
\i___98_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___98_i_3_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg20_reg_n_0_[16]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg17_reg_n_0_[16]\,
      O => ikn_q1_mux_offset(16)
    );
\i___98_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[16]\,
      I1 => \slv_reg11_reg_n_0_[16]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[16]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[16]\,
      O => \i___98_i_3_n_0\
    );
\i___98_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___98_i_5_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg20_reg_n_0_[12]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg17_reg_n_0_[12]\,
      O => ikn_q1_mux_offset(12)
    );
\i___98_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[12]\,
      I1 => \slv_reg11_reg_n_0_[12]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[12]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[12]\,
      O => \i___98_i_5_n_0\
    );
\i___99\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => ikn_q1_mux_offset(17),
      I1 => \i___107_n_0\,
      I2 => \i___108_n_0\,
      I3 => \i___110_n_0\,
      I4 => LEG_COUNTER_n_23,
      O => \i___99_n_0\
    );
\i___99_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___99_i_3_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg20_reg_n_0_[17]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg17_reg_n_0_[17]\,
      O => ikn_q1_mux_offset(17)
    );
\i___99_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[17]\,
      I1 => \slv_reg11_reg_n_0_[17]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[17]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[17]\,
      O => \i___99_i_3_n_0\
    );
\i___99_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___99_i_6_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg20_reg_n_0_[21]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg17_reg_n_0_[21]\,
      O => ikn_q1_mux_offset(21)
    );
\i___99_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B833B800"
    )
        port map (
      I0 => \i___99_i_7_n_0\,
      I1 => \i___124_n_0\,
      I2 => \slv_reg20_reg_n_0_[13]\,
      I3 => \i___79_i_3_n_0\,
      I4 => \slv_reg17_reg_n_0_[13]\,
      O => ikn_q1_mux_offset(13)
    );
\i___99_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[21]\,
      I1 => \slv_reg11_reg_n_0_[21]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[21]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[21]\,
      O => \i___99_i_6_n_0\
    );
\i___99_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \slv_reg14_reg_n_0_[13]\,
      I1 => \slv_reg11_reg_n_0_[13]\,
      I2 => lgc_leg_sel(1),
      I3 => \slv_reg8_reg_n_0_[13]\,
      I4 => lgc_leg_sel(0),
      I5 => \slv_reg5_reg_n_0_[13]\,
      O => \i___99_i_7_n_0\
    );
\ikn_output_rb[119]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005400"
    )
        port map (
      I0 => lgc_leg_sel(2),
      I1 => ikn_data_ready,
      I2 => reg_output_direct_reg_n_0,
      I3 => lgc_leg_sel(0),
      I4 => lgc_leg_sel(1),
      O => \ikn_output_rb[119]_i_1_n_0\
    );
\ikn_output_rb[179]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005400"
    )
        port map (
      I0 => lgc_leg_sel(2),
      I1 => ikn_data_ready,
      I2 => reg_output_direct_reg_n_0,
      I3 => lgc_leg_sel(1),
      I4 => lgc_leg_sel(0),
      O => \ikn_output_rb[179]_i_1_n_0\
    );
\ikn_output_rb[239]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => lgc_leg_sel(2),
      I1 => ikn_data_ready,
      I2 => reg_output_direct_reg_n_0,
      I3 => lgc_leg_sel(1),
      I4 => lgc_leg_sel(0),
      O => \ikn_output_rb[239]_i_1_n_0\
    );
\ikn_output_rb[299]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00005400"
    )
        port map (
      I0 => lgc_leg_sel(1),
      I1 => ikn_data_ready,
      I2 => reg_output_direct_reg_n_0,
      I3 => lgc_leg_sel(2),
      I4 => lgc_leg_sel(0),
      O => \ikn_output_rb[299]_i_1_n_0\
    );
\ikn_output_rb[300]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F660F660FFFF0000"
    )
        port map (
      I0 => reg_ikn_q1_offset(0),
      I1 => ikn_q1(0),
      I2 => \ikn_output_rb_reg[319]_i_2_n_3\,
      I3 => \FXP_Q1_plus_Offset/s_add\(19),
      I4 => fxp_input_x(0),
      I5 => ikn_data_ready,
      O => p_2_in(0)
    );
\ikn_output_rb[301]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q1_plus_Offset/s_add\(1),
      I1 => \ikn_output_rb_reg[319]_i_2_n_3\,
      I2 => \FXP_Q1_plus_Offset/s_add\(19),
      I3 => fxp_input_x(1),
      I4 => ikn_data_ready,
      O => p_2_in(1)
    );
\ikn_output_rb[302]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q1_plus_Offset/s_add\(2),
      I1 => \ikn_output_rb_reg[319]_i_2_n_3\,
      I2 => \FXP_Q1_plus_Offset/s_add\(19),
      I3 => fxp_input_x(2),
      I4 => ikn_data_ready,
      O => p_2_in(2)
    );
\ikn_output_rb[303]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q1_plus_Offset/s_add\(3),
      I1 => \ikn_output_rb_reg[319]_i_2_n_3\,
      I2 => \FXP_Q1_plus_Offset/s_add\(19),
      I3 => fxp_input_x(3),
      I4 => ikn_data_ready,
      O => p_2_in(3)
    );
\ikn_output_rb[304]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q1_plus_Offset/s_add\(4),
      I1 => \ikn_output_rb_reg[319]_i_2_n_3\,
      I2 => \FXP_Q1_plus_Offset/s_add\(19),
      I3 => fxp_input_x(4),
      I4 => ikn_data_ready,
      O => p_2_in(4)
    );
\ikn_output_rb[305]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q1_plus_Offset/s_add\(5),
      I1 => \ikn_output_rb_reg[319]_i_2_n_3\,
      I2 => \FXP_Q1_plus_Offset/s_add\(19),
      I3 => fxp_input_x(5),
      I4 => ikn_data_ready,
      O => p_2_in(5)
    );
\ikn_output_rb[306]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q1_plus_Offset/s_add\(6),
      I1 => \ikn_output_rb_reg[319]_i_2_n_3\,
      I2 => \FXP_Q1_plus_Offset/s_add\(19),
      I3 => fxp_input_x(6),
      I4 => ikn_data_ready,
      O => p_2_in(6)
    );
\ikn_output_rb[307]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q1_plus_Offset/s_add\(7),
      I1 => \ikn_output_rb_reg[319]_i_2_n_3\,
      I2 => \FXP_Q1_plus_Offset/s_add\(19),
      I3 => fxp_input_x(7),
      I4 => ikn_data_ready,
      O => p_2_in(7)
    );
\ikn_output_rb[308]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q1_plus_Offset/s_add\(8),
      I1 => \ikn_output_rb_reg[319]_i_2_n_3\,
      I2 => \FXP_Q1_plus_Offset/s_add\(19),
      I3 => fxp_input_x(8),
      I4 => ikn_data_ready,
      O => p_2_in(8)
    );
\ikn_output_rb[309]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q1_plus_Offset/s_add\(9),
      I1 => \ikn_output_rb_reg[319]_i_2_n_3\,
      I2 => \FXP_Q1_plus_Offset/s_add\(19),
      I3 => fxp_input_x(9),
      I4 => ikn_data_ready,
      O => p_2_in(9)
    );
\ikn_output_rb[310]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q1_plus_Offset/s_add\(10),
      I1 => \ikn_output_rb_reg[319]_i_2_n_3\,
      I2 => \FXP_Q1_plus_Offset/s_add\(19),
      I3 => fxp_input_x(10),
      I4 => ikn_data_ready,
      O => p_2_in(310)
    );
\ikn_output_rb[311]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q1_plus_Offset/s_add\(11),
      I1 => \ikn_output_rb_reg[319]_i_2_n_3\,
      I2 => \FXP_Q1_plus_Offset/s_add\(19),
      I3 => fxp_input_x(11),
      I4 => ikn_data_ready,
      O => p_2_in(311)
    );
\ikn_output_rb[312]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q1_plus_Offset/s_add\(12),
      I1 => \ikn_output_rb_reg[319]_i_2_n_3\,
      I2 => \FXP_Q1_plus_Offset/s_add\(19),
      I3 => fxp_input_x(12),
      I4 => ikn_data_ready,
      O => p_2_in(312)
    );
\ikn_output_rb[313]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q1_plus_Offset/s_add\(13),
      I1 => \ikn_output_rb_reg[319]_i_2_n_3\,
      I2 => \FXP_Q1_plus_Offset/s_add\(19),
      I3 => fxp_input_x(13),
      I4 => ikn_data_ready,
      O => p_2_in(313)
    );
\ikn_output_rb[314]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q1_plus_Offset/s_add\(14),
      I1 => \ikn_output_rb_reg[319]_i_2_n_3\,
      I2 => \FXP_Q1_plus_Offset/s_add\(19),
      I3 => fxp_input_x(14),
      I4 => ikn_data_ready,
      O => p_2_in(314)
    );
\ikn_output_rb[315]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q1_plus_Offset/s_add\(15),
      I1 => \ikn_output_rb_reg[319]_i_2_n_3\,
      I2 => \FXP_Q1_plus_Offset/s_add\(19),
      I3 => fxp_input_x(15),
      I4 => ikn_data_ready,
      O => p_2_in(315)
    );
\ikn_output_rb[316]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q1_plus_Offset/s_add\(16),
      I1 => \ikn_output_rb_reg[319]_i_2_n_3\,
      I2 => \FXP_Q1_plus_Offset/s_add\(19),
      I3 => fxp_input_x(16),
      I4 => ikn_data_ready,
      O => p_2_in(316)
    );
\ikn_output_rb[317]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q1_plus_Offset/s_add\(17),
      I1 => \ikn_output_rb_reg[319]_i_2_n_3\,
      I2 => \FXP_Q1_plus_Offset/s_add\(19),
      I3 => fxp_input_x(17),
      I4 => ikn_data_ready,
      O => p_2_in(317)
    );
\ikn_output_rb[318]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q1_plus_Offset/s_add\(18),
      I1 => \ikn_output_rb_reg[319]_i_2_n_3\,
      I2 => \FXP_Q1_plus_Offset/s_add\(19),
      I3 => fxp_input_x(18),
      I4 => ikn_data_ready,
      O => p_2_in(18)
    );
\ikn_output_rb[318]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_ikn_q1_offset(19),
      O => \ikn_output_rb[318]_i_3_n_0\
    );
\ikn_output_rb[320]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F660F660FFFF0000"
    )
        port map (
      I0 => reg_ikn_q2_offset(0),
      I1 => ikn_q2(0),
      I2 => \ikn_output_rb_reg[339]_i_2_n_3\,
      I3 => \FXP_Q2_plus_Offset/s_add\(19),
      I4 => fxp_input_y(0),
      I5 => ikn_data_ready,
      O => p_2_in(20)
    );
\ikn_output_rb[321]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q2_plus_Offset/s_add\(1),
      I1 => \ikn_output_rb_reg[339]_i_2_n_3\,
      I2 => \FXP_Q2_plus_Offset/s_add\(19),
      I3 => fxp_input_y(1),
      I4 => ikn_data_ready,
      O => p_2_in(21)
    );
\ikn_output_rb[322]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q2_plus_Offset/s_add\(2),
      I1 => \ikn_output_rb_reg[339]_i_2_n_3\,
      I2 => \FXP_Q2_plus_Offset/s_add\(19),
      I3 => fxp_input_y(2),
      I4 => ikn_data_ready,
      O => p_2_in(22)
    );
\ikn_output_rb[323]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q2_plus_Offset/s_add\(3),
      I1 => \ikn_output_rb_reg[339]_i_2_n_3\,
      I2 => \FXP_Q2_plus_Offset/s_add\(19),
      I3 => fxp_input_y(3),
      I4 => ikn_data_ready,
      O => p_2_in(23)
    );
\ikn_output_rb[324]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q2_plus_Offset/s_add\(4),
      I1 => \ikn_output_rb_reg[339]_i_2_n_3\,
      I2 => \FXP_Q2_plus_Offset/s_add\(19),
      I3 => fxp_input_y(4),
      I4 => ikn_data_ready,
      O => p_2_in(24)
    );
\ikn_output_rb[325]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q2_plus_Offset/s_add\(5),
      I1 => \ikn_output_rb_reg[339]_i_2_n_3\,
      I2 => \FXP_Q2_plus_Offset/s_add\(19),
      I3 => fxp_input_y(5),
      I4 => ikn_data_ready,
      O => p_2_in(25)
    );
\ikn_output_rb[326]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q2_plus_Offset/s_add\(6),
      I1 => \ikn_output_rb_reg[339]_i_2_n_3\,
      I2 => \FXP_Q2_plus_Offset/s_add\(19),
      I3 => fxp_input_y(6),
      I4 => ikn_data_ready,
      O => p_2_in(26)
    );
\ikn_output_rb[327]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q2_plus_Offset/s_add\(7),
      I1 => \ikn_output_rb_reg[339]_i_2_n_3\,
      I2 => \FXP_Q2_plus_Offset/s_add\(19),
      I3 => fxp_input_y(7),
      I4 => ikn_data_ready,
      O => p_2_in(27)
    );
\ikn_output_rb[328]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q2_plus_Offset/s_add\(8),
      I1 => \ikn_output_rb_reg[339]_i_2_n_3\,
      I2 => \FXP_Q2_plus_Offset/s_add\(19),
      I3 => fxp_input_y(8),
      I4 => ikn_data_ready,
      O => p_2_in(28)
    );
\ikn_output_rb[329]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q2_plus_Offset/s_add\(9),
      I1 => \ikn_output_rb_reg[339]_i_2_n_3\,
      I2 => \FXP_Q2_plus_Offset/s_add\(19),
      I3 => fxp_input_y(9),
      I4 => ikn_data_ready,
      O => p_2_in(29)
    );
\ikn_output_rb[330]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q2_plus_Offset/s_add\(10),
      I1 => \ikn_output_rb_reg[339]_i_2_n_3\,
      I2 => \FXP_Q2_plus_Offset/s_add\(19),
      I3 => fxp_input_y(10),
      I4 => ikn_data_ready,
      O => p_2_in(330)
    );
\ikn_output_rb[331]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q2_plus_Offset/s_add\(11),
      I1 => \ikn_output_rb_reg[339]_i_2_n_3\,
      I2 => \FXP_Q2_plus_Offset/s_add\(19),
      I3 => fxp_input_y(11),
      I4 => ikn_data_ready,
      O => p_2_in(331)
    );
\ikn_output_rb[332]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q2_plus_Offset/s_add\(12),
      I1 => \ikn_output_rb_reg[339]_i_2_n_3\,
      I2 => \FXP_Q2_plus_Offset/s_add\(19),
      I3 => fxp_input_y(12),
      I4 => ikn_data_ready,
      O => p_2_in(332)
    );
\ikn_output_rb[333]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q2_plus_Offset/s_add\(13),
      I1 => \ikn_output_rb_reg[339]_i_2_n_3\,
      I2 => \FXP_Q2_plus_Offset/s_add\(19),
      I3 => fxp_input_y(13),
      I4 => ikn_data_ready,
      O => p_2_in(333)
    );
\ikn_output_rb[334]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q2_plus_Offset/s_add\(14),
      I1 => \ikn_output_rb_reg[339]_i_2_n_3\,
      I2 => \FXP_Q2_plus_Offset/s_add\(19),
      I3 => fxp_input_y(14),
      I4 => ikn_data_ready,
      O => p_2_in(334)
    );
\ikn_output_rb[335]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q2_plus_Offset/s_add\(15),
      I1 => \ikn_output_rb_reg[339]_i_2_n_3\,
      I2 => \FXP_Q2_plus_Offset/s_add\(19),
      I3 => fxp_input_y(15),
      I4 => ikn_data_ready,
      O => p_2_in(335)
    );
\ikn_output_rb[336]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q2_plus_Offset/s_add\(16),
      I1 => \ikn_output_rb_reg[339]_i_2_n_3\,
      I2 => \FXP_Q2_plus_Offset/s_add\(19),
      I3 => fxp_input_y(16),
      I4 => ikn_data_ready,
      O => p_2_in(336)
    );
\ikn_output_rb[337]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q2_plus_Offset/s_add\(17),
      I1 => \ikn_output_rb_reg[339]_i_2_n_3\,
      I2 => \FXP_Q2_plus_Offset/s_add\(19),
      I3 => fxp_input_y(17),
      I4 => ikn_data_ready,
      O => p_2_in(337)
    );
\ikn_output_rb[338]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q2_plus_Offset/s_add\(18),
      I1 => \ikn_output_rb_reg[339]_i_2_n_3\,
      I2 => \FXP_Q2_plus_Offset/s_add\(19),
      I3 => fxp_input_y(18),
      I4 => ikn_data_ready,
      O => p_2_in(38)
    );
\ikn_output_rb[338]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_ikn_q2_offset(19),
      O => \ikn_output_rb[338]_i_3_n_0\
    );
\ikn_output_rb[340]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F660F660FFFF0000"
    )
        port map (
      I0 => reg_ikn_q3_offset(0),
      I1 => ikn_q3(0),
      I2 => \ikn_output_rb_reg[359]_i_6_n_3\,
      I3 => \FXP_Q3_plus_Offset/s_add\(19),
      I4 => fxp_input_z(0),
      I5 => ikn_data_ready,
      O => p_2_in(40)
    );
\ikn_output_rb[341]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q3_plus_Offset/s_add\(1),
      I1 => \ikn_output_rb_reg[359]_i_6_n_3\,
      I2 => \FXP_Q3_plus_Offset/s_add\(19),
      I3 => fxp_input_z(1),
      I4 => ikn_data_ready,
      O => p_2_in(41)
    );
\ikn_output_rb[342]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q3_plus_Offset/s_add\(2),
      I1 => \ikn_output_rb_reg[359]_i_6_n_3\,
      I2 => \FXP_Q3_plus_Offset/s_add\(19),
      I3 => fxp_input_z(2),
      I4 => ikn_data_ready,
      O => p_2_in(42)
    );
\ikn_output_rb[343]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q3_plus_Offset/s_add\(3),
      I1 => \ikn_output_rb_reg[359]_i_6_n_3\,
      I2 => \FXP_Q3_plus_Offset/s_add\(19),
      I3 => fxp_input_z(3),
      I4 => ikn_data_ready,
      O => p_2_in(43)
    );
\ikn_output_rb[344]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q3_plus_Offset/s_add\(4),
      I1 => \ikn_output_rb_reg[359]_i_6_n_3\,
      I2 => \FXP_Q3_plus_Offset/s_add\(19),
      I3 => fxp_input_z(4),
      I4 => ikn_data_ready,
      O => p_2_in(44)
    );
\ikn_output_rb[345]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q3_plus_Offset/s_add\(5),
      I1 => \ikn_output_rb_reg[359]_i_6_n_3\,
      I2 => \FXP_Q3_plus_Offset/s_add\(19),
      I3 => fxp_input_z(5),
      I4 => ikn_data_ready,
      O => p_2_in(45)
    );
\ikn_output_rb[346]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q3_plus_Offset/s_add\(6),
      I1 => \ikn_output_rb_reg[359]_i_6_n_3\,
      I2 => \FXP_Q3_plus_Offset/s_add\(19),
      I3 => fxp_input_z(6),
      I4 => ikn_data_ready,
      O => p_2_in(46)
    );
\ikn_output_rb[347]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q3_plus_Offset/s_add\(7),
      I1 => \ikn_output_rb_reg[359]_i_6_n_3\,
      I2 => \FXP_Q3_plus_Offset/s_add\(19),
      I3 => fxp_input_z(7),
      I4 => ikn_data_ready,
      O => p_2_in(47)
    );
\ikn_output_rb[348]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q3_plus_Offset/s_add\(8),
      I1 => \ikn_output_rb_reg[359]_i_6_n_3\,
      I2 => \FXP_Q3_plus_Offset/s_add\(19),
      I3 => fxp_input_z(8),
      I4 => ikn_data_ready,
      O => p_2_in(48)
    );
\ikn_output_rb[349]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q3_plus_Offset/s_add\(9),
      I1 => \ikn_output_rb_reg[359]_i_6_n_3\,
      I2 => \FXP_Q3_plus_Offset/s_add\(19),
      I3 => fxp_input_z(9),
      I4 => ikn_data_ready,
      O => p_2_in(49)
    );
\ikn_output_rb[350]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q3_plus_Offset/s_add\(10),
      I1 => \ikn_output_rb_reg[359]_i_6_n_3\,
      I2 => \FXP_Q3_plus_Offset/s_add\(19),
      I3 => fxp_input_z(10),
      I4 => ikn_data_ready,
      O => p_2_in(350)
    );
\ikn_output_rb[351]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q3_plus_Offset/s_add\(11),
      I1 => \ikn_output_rb_reg[359]_i_6_n_3\,
      I2 => \FXP_Q3_plus_Offset/s_add\(19),
      I3 => fxp_input_z(11),
      I4 => ikn_data_ready,
      O => p_2_in(351)
    );
\ikn_output_rb[352]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q3_plus_Offset/s_add\(12),
      I1 => \ikn_output_rb_reg[359]_i_6_n_3\,
      I2 => \FXP_Q3_plus_Offset/s_add\(19),
      I3 => fxp_input_z(12),
      I4 => ikn_data_ready,
      O => p_2_in(352)
    );
\ikn_output_rb[353]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q3_plus_Offset/s_add\(13),
      I1 => \ikn_output_rb_reg[359]_i_6_n_3\,
      I2 => \FXP_Q3_plus_Offset/s_add\(19),
      I3 => fxp_input_z(13),
      I4 => ikn_data_ready,
      O => p_2_in(353)
    );
\ikn_output_rb[354]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q3_plus_Offset/s_add\(14),
      I1 => \ikn_output_rb_reg[359]_i_6_n_3\,
      I2 => \FXP_Q3_plus_Offset/s_add\(19),
      I3 => fxp_input_z(14),
      I4 => ikn_data_ready,
      O => p_2_in(354)
    );
\ikn_output_rb[355]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q3_plus_Offset/s_add\(15),
      I1 => \ikn_output_rb_reg[359]_i_6_n_3\,
      I2 => \FXP_Q3_plus_Offset/s_add\(19),
      I3 => fxp_input_z(15),
      I4 => ikn_data_ready,
      O => p_2_in(355)
    );
\ikn_output_rb[356]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q3_plus_Offset/s_add\(16),
      I1 => \ikn_output_rb_reg[359]_i_6_n_3\,
      I2 => \FXP_Q3_plus_Offset/s_add\(19),
      I3 => fxp_input_z(16),
      I4 => ikn_data_ready,
      O => p_2_in(356)
    );
\ikn_output_rb[357]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q3_plus_Offset/s_add\(17),
      I1 => \ikn_output_rb_reg[359]_i_6_n_3\,
      I2 => \FXP_Q3_plus_Offset/s_add\(19),
      I3 => fxp_input_z(17),
      I4 => ikn_data_ready,
      O => p_2_in(357)
    );
\ikn_output_rb[358]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E8E8FF00"
    )
        port map (
      I0 => \FXP_Q3_plus_Offset/s_add\(18),
      I1 => \ikn_output_rb_reg[359]_i_6_n_3\,
      I2 => \FXP_Q3_plus_Offset/s_add\(19),
      I3 => fxp_input_z(18),
      I4 => ikn_data_ready,
      O => p_2_in(58)
    );
\ikn_output_rb[358]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg_ikn_q3_offset(19),
      O => \ikn_output_rb[358]_i_3_n_0\
    );
\ikn_output_rb[359]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"54000000"
    )
        port map (
      I0 => lgc_leg_sel(1),
      I1 => ikn_data_ready,
      I2 => reg_output_direct_reg_n_0,
      I3 => lgc_leg_sel(2),
      I4 => lgc_leg_sel(0),
      O => \ikn_output_rb[359]_i_1_n_0\
    );
\ikn_output_rb[59]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000054"
    )
        port map (
      I0 => lgc_leg_sel(2),
      I1 => ikn_data_ready,
      I2 => reg_output_direct_reg_n_0,
      I3 => lgc_leg_sel(1),
      I4 => lgc_leg_sel(0),
      O => \ikn_output_rb[59]_i_1_n_0\
    );
\ikn_output_rb_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(0),
      Q => \ikn_output_rb_reg_n_0_[0]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[100]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(40),
      Q => \data2__1\(0),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[101]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(41),
      Q => \data2__1\(1),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[102]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(42),
      Q => \data2__1\(2),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[103]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(43),
      Q => \data2__1\(3),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[104]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(44),
      Q => \data2__1\(4),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[105]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(45),
      Q => \data2__1\(5),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[106]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(46),
      Q => \data2__1\(6),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[107]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(47),
      Q => \data2__1\(7),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[108]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(48),
      Q => \data2__1\(8),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[109]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(49),
      Q => \data2__1\(9),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(310),
      Q => \^q\(0),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[110]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(350),
      Q => \^q\(5),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[111]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(351),
      Q => o_joint_pwm(41),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[112]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(352),
      Q => o_joint_pwm(42),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[113]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(353),
      Q => o_joint_pwm(43),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[114]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(354),
      Q => o_joint_pwm(44),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[115]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(355),
      Q => o_joint_pwm(45),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[116]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(356),
      Q => o_joint_pwm(46),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[117]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(357),
      Q => o_joint_pwm(47),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[118]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(58),
      Q => \data2__1\(18),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[119]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(59),
      Q => \data2__1\(19),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(311),
      Q => o_joint_pwm(1),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[120]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(0),
      Q => data3(0),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[121]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(1),
      Q => data3(1),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[122]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(2),
      Q => data3(2),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[123]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(3),
      Q => data3(3),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[124]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(4),
      Q => data3(4),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[125]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(5),
      Q => data3(5),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[126]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(6),
      Q => data3(6),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[127]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(7),
      Q => data3(7),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[128]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(8),
      Q => data3(8),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[129]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(9),
      Q => data3(9),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(312),
      Q => o_joint_pwm(2),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[130]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(310),
      Q => \^q\(6),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[131]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(311),
      Q => o_joint_pwm(49),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[132]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(312),
      Q => o_joint_pwm(50),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[133]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(313),
      Q => o_joint_pwm(51),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[134]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(314),
      Q => o_joint_pwm(52),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[135]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(315),
      Q => o_joint_pwm(53),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[136]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(316),
      Q => o_joint_pwm(54),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[137]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(317),
      Q => o_joint_pwm(55),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[138]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(18),
      Q => data3(18),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[139]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(19),
      Q => data3(19),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(313),
      Q => o_joint_pwm(3),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[140]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(20),
      Q => \data3__0\(0),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[141]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(21),
      Q => \data3__0\(1),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[142]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(22),
      Q => \data3__0\(2),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[143]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(23),
      Q => \data3__0\(3),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[144]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(24),
      Q => \data3__0\(4),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[145]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(25),
      Q => \data3__0\(5),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[146]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(26),
      Q => \data3__0\(6),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[147]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(27),
      Q => \data3__0\(7),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[148]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(28),
      Q => \data3__0\(8),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[149]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(29),
      Q => \data3__0\(9),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(314),
      Q => o_joint_pwm(4),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[150]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(330),
      Q => \^q\(7),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[151]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(331),
      Q => o_joint_pwm(57),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[152]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(332),
      Q => o_joint_pwm(58),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[153]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(333),
      Q => o_joint_pwm(59),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[154]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(334),
      Q => o_joint_pwm(60),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[155]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(335),
      Q => o_joint_pwm(61),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[156]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(336),
      Q => o_joint_pwm(62),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[157]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(337),
      Q => o_joint_pwm(63),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[158]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(38),
      Q => \data3__0\(18),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[159]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(39),
      Q => \data3__0\(19),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(315),
      Q => o_joint_pwm(5),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[160]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(40),
      Q => \data3__1\(0),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[161]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(41),
      Q => \data3__1\(1),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[162]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(42),
      Q => \data3__1\(2),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[163]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(43),
      Q => \data3__1\(3),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[164]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(44),
      Q => \data3__1\(4),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[165]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(45),
      Q => \data3__1\(5),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[166]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(46),
      Q => \data3__1\(6),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[167]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(47),
      Q => \data3__1\(7),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[168]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(48),
      Q => \data3__1\(8),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[169]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(49),
      Q => \data3__1\(9),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(316),
      Q => o_joint_pwm(6),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[170]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(350),
      Q => \^q\(8),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[171]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(351),
      Q => o_joint_pwm(65),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[172]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(352),
      Q => o_joint_pwm(66),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[173]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(353),
      Q => o_joint_pwm(67),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[174]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(354),
      Q => o_joint_pwm(68),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[175]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(355),
      Q => o_joint_pwm(69),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[176]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(356),
      Q => o_joint_pwm(70),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[177]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(357),
      Q => o_joint_pwm(71),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[178]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(58),
      Q => \data3__1\(18),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[179]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[179]_i_1_n_0\,
      D => p_2_in(59),
      Q => \data3__1\(19),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(317),
      Q => o_joint_pwm(7),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[180]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(0),
      Q => data4(0),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[181]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(1),
      Q => data4(1),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[182]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(2),
      Q => data4(2),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[183]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(3),
      Q => data4(3),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[184]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(4),
      Q => data4(4),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[185]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(5),
      Q => data4(5),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[186]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(6),
      Q => data4(6),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[187]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(7),
      Q => data4(7),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[188]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(8),
      Q => data4(8),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[189]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(9),
      Q => data4(9),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(18),
      Q => \ikn_output_rb_reg_n_0_[18]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[190]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(310),
      Q => \^q\(9),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[191]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(311),
      Q => o_joint_pwm(73),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[192]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(312),
      Q => o_joint_pwm(74),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[193]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(313),
      Q => o_joint_pwm(75),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[194]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(314),
      Q => o_joint_pwm(76),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[195]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(315),
      Q => o_joint_pwm(77),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[196]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(316),
      Q => o_joint_pwm(78),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[197]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(317),
      Q => o_joint_pwm(79),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[198]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(18),
      Q => data4(18),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[199]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(19),
      Q => data4(19),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(19),
      Q => \ikn_output_rb_reg_n_0_[19]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(1),
      Q => \ikn_output_rb_reg_n_0_[1]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[200]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(20),
      Q => \data4__0\(0),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[201]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(21),
      Q => \data4__0\(1),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[202]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(22),
      Q => \data4__0\(2),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[203]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(23),
      Q => \data4__0\(3),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[204]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(24),
      Q => \data4__0\(4),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[205]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(25),
      Q => \data4__0\(5),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[206]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(26),
      Q => \data4__0\(6),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[207]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(27),
      Q => \data4__0\(7),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[208]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(28),
      Q => \data4__0\(8),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[209]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(29),
      Q => \data4__0\(9),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(20),
      Q => \ikn_output_rb_reg_n_0_[20]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[210]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(330),
      Q => \^q\(10),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[211]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(331),
      Q => o_joint_pwm(81),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[212]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(332),
      Q => o_joint_pwm(82),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[213]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(333),
      Q => o_joint_pwm(83),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[214]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(334),
      Q => o_joint_pwm(84),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[215]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(335),
      Q => o_joint_pwm(85),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[216]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(336),
      Q => o_joint_pwm(86),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[217]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(337),
      Q => o_joint_pwm(87),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[218]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(38),
      Q => \data4__0\(18),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[219]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(39),
      Q => \data4__0\(19),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(21),
      Q => \ikn_output_rb_reg_n_0_[21]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[220]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(40),
      Q => \data4__1\(0),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[221]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(41),
      Q => \data4__1\(1),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[222]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(42),
      Q => \data4__1\(2),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[223]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(43),
      Q => \data4__1\(3),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[224]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(44),
      Q => \data4__1\(4),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[225]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(45),
      Q => \data4__1\(5),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[226]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(46),
      Q => \data4__1\(6),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[227]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(47),
      Q => \data4__1\(7),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[228]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(48),
      Q => \data4__1\(8),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[229]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(49),
      Q => \data4__1\(9),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(22),
      Q => \ikn_output_rb_reg_n_0_[22]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[230]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(350),
      Q => \^q\(11),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[231]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(351),
      Q => o_joint_pwm(89),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[232]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(352),
      Q => o_joint_pwm(90),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[233]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(353),
      Q => o_joint_pwm(91),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[234]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(354),
      Q => o_joint_pwm(92),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[235]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(355),
      Q => o_joint_pwm(93),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[236]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(356),
      Q => o_joint_pwm(94),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[237]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(357),
      Q => o_joint_pwm(95),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[238]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(58),
      Q => \data4__1\(18),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[239]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[239]_i_1_n_0\,
      D => p_2_in(59),
      Q => \data4__1\(19),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(23),
      Q => \ikn_output_rb_reg_n_0_[23]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[240]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(0),
      Q => data5(0),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[241]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(1),
      Q => data5(1),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[242]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(2),
      Q => data5(2),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[243]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(3),
      Q => data5(3),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[244]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(4),
      Q => data5(4),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[245]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(5),
      Q => data5(5),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[246]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(6),
      Q => data5(6),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[247]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(7),
      Q => data5(7),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[248]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(8),
      Q => data5(8),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[249]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(9),
      Q => data5(9),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(24),
      Q => \ikn_output_rb_reg_n_0_[24]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[250]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(310),
      Q => \^q\(12),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[251]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(311),
      Q => o_joint_pwm(97),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[252]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(312),
      Q => o_joint_pwm(98),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[253]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(313),
      Q => o_joint_pwm(99),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[254]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(314),
      Q => o_joint_pwm(100),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[255]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(315),
      Q => o_joint_pwm(101),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[256]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(316),
      Q => o_joint_pwm(102),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[257]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(317),
      Q => o_joint_pwm(103),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[258]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(18),
      Q => data5(18),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[259]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(19),
      Q => data5(19),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(25),
      Q => \ikn_output_rb_reg_n_0_[25]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[260]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(20),
      Q => \data5__0\(0),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[261]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(21),
      Q => \data5__0\(1),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[262]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(22),
      Q => \data5__0\(2),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[263]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(23),
      Q => \data5__0\(3),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[264]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(24),
      Q => \data5__0\(4),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[265]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(25),
      Q => \data5__0\(5),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[266]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(26),
      Q => \data5__0\(6),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[267]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(27),
      Q => \data5__0\(7),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[268]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(28),
      Q => \data5__0\(8),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[269]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(29),
      Q => \data5__0\(9),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(26),
      Q => \ikn_output_rb_reg_n_0_[26]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[270]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(330),
      Q => \^q\(13),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[271]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(331),
      Q => o_joint_pwm(105),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[272]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(332),
      Q => o_joint_pwm(106),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[273]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(333),
      Q => o_joint_pwm(107),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[274]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(334),
      Q => o_joint_pwm(108),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[275]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(335),
      Q => o_joint_pwm(109),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[276]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(336),
      Q => o_joint_pwm(110),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[277]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(337),
      Q => o_joint_pwm(111),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[278]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(38),
      Q => \data5__0\(18),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[279]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(39),
      Q => \data5__0\(19),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(27),
      Q => \ikn_output_rb_reg_n_0_[27]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[280]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(40),
      Q => \data5__1\(0),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[281]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(41),
      Q => \data5__1\(1),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[282]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(42),
      Q => \data5__1\(2),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[283]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(43),
      Q => \data5__1\(3),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[284]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(44),
      Q => \data5__1\(4),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[285]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(45),
      Q => \data5__1\(5),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[286]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(46),
      Q => \data5__1\(6),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[287]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(47),
      Q => \data5__1\(7),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[288]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(48),
      Q => \data5__1\(8),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[289]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(49),
      Q => \data5__1\(9),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(28),
      Q => \ikn_output_rb_reg_n_0_[28]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[290]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(350),
      Q => \^q\(14),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[291]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(351),
      Q => o_joint_pwm(113),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[292]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(352),
      Q => o_joint_pwm(114),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[293]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(353),
      Q => o_joint_pwm(115),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[294]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(354),
      Q => o_joint_pwm(116),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[295]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(355),
      Q => o_joint_pwm(117),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[296]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(356),
      Q => o_joint_pwm(118),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[297]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(357),
      Q => o_joint_pwm(119),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[298]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(58),
      Q => \data5__1\(18),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[299]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[299]_i_1_n_0\,
      D => p_2_in(59),
      Q => \data5__1\(19),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(29),
      Q => \ikn_output_rb_reg_n_0_[29]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(2),
      Q => \ikn_output_rb_reg_n_0_[2]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[300]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(0),
      Q => data6(0),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[301]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(1),
      Q => data6(1),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[302]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(2),
      Q => data6(2),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[303]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(3),
      Q => data6(3),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[303]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ikn_output_rb_reg[303]_i_2_n_0\,
      CO(2) => \ikn_output_rb_reg[303]_i_2_n_1\,
      CO(1) => \ikn_output_rb_reg[303]_i_2_n_2\,
      CO(0) => \ikn_output_rb_reg[303]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ikn_q1(3 downto 0),
      O(3 downto 1) => \FXP_Q1_plus_Offset/s_add\(3 downto 1),
      O(0) => \NLW_ikn_output_rb_reg[303]_i_2_O_UNCONNECTED\(0),
      S(3) => InverseKinematics_n_30,
      S(2) => InverseKinematics_n_31,
      S(1) => InverseKinematics_n_32,
      S(0) => \FXP_Q1_plus_Offset/s_add\(0)
    );
\ikn_output_rb_reg[304]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(4),
      Q => data6(4),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[305]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(5),
      Q => data6(5),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[306]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(6),
      Q => data6(6),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[307]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(7),
      Q => data6(7),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[307]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ikn_output_rb_reg[303]_i_2_n_0\,
      CO(3) => \ikn_output_rb_reg[307]_i_2_n_0\,
      CO(2) => \ikn_output_rb_reg[307]_i_2_n_1\,
      CO(1) => \ikn_output_rb_reg[307]_i_2_n_2\,
      CO(0) => \ikn_output_rb_reg[307]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ikn_q1(7 downto 4),
      O(3 downto 0) => \FXP_Q1_plus_Offset/s_add\(7 downto 4),
      S(3) => InverseKinematics_n_34,
      S(2) => InverseKinematics_n_35,
      S(1) => InverseKinematics_n_36,
      S(0) => InverseKinematics_n_37
    );
\ikn_output_rb_reg[308]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(8),
      Q => data6(8),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[309]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(9),
      Q => data6(9),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(330),
      Q => \^q\(1),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[310]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(310),
      Q => \^q\(15),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[311]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(311),
      Q => o_joint_pwm(121),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[311]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ikn_output_rb_reg[307]_i_2_n_0\,
      CO(3) => \ikn_output_rb_reg[311]_i_2_n_0\,
      CO(2) => \ikn_output_rb_reg[311]_i_2_n_1\,
      CO(1) => \ikn_output_rb_reg[311]_i_2_n_2\,
      CO(0) => \ikn_output_rb_reg[311]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ikn_q1(11 downto 8),
      O(3 downto 0) => \FXP_Q1_plus_Offset/s_add\(11 downto 8),
      S(3) => InverseKinematics_n_38,
      S(2) => InverseKinematics_n_39,
      S(1) => InverseKinematics_n_40,
      S(0) => InverseKinematics_n_41
    );
\ikn_output_rb_reg[312]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(312),
      Q => o_joint_pwm(122),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[313]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(313),
      Q => o_joint_pwm(123),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[314]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(314),
      Q => o_joint_pwm(124),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[315]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(315),
      Q => o_joint_pwm(125),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[315]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ikn_output_rb_reg[311]_i_2_n_0\,
      CO(3) => \ikn_output_rb_reg[315]_i_2_n_0\,
      CO(2) => \ikn_output_rb_reg[315]_i_2_n_1\,
      CO(1) => \ikn_output_rb_reg[315]_i_2_n_2\,
      CO(0) => \ikn_output_rb_reg[315]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ikn_q1(15 downto 12),
      O(3 downto 0) => \FXP_Q1_plus_Offset/s_add\(15 downto 12),
      S(3) => InverseKinematics_n_42,
      S(2) => InverseKinematics_n_43,
      S(1) => InverseKinematics_n_44,
      S(0) => InverseKinematics_n_45
    );
\ikn_output_rb_reg[316]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(316),
      Q => o_joint_pwm(126),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[317]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(317),
      Q => o_joint_pwm(127),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[318]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(18),
      Q => data6(18),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[318]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ikn_output_rb_reg[315]_i_2_n_0\,
      CO(3) => \ikn_output_rb_reg[318]_i_2_n_0\,
      CO(2) => \ikn_output_rb_reg[318]_i_2_n_1\,
      CO(1) => \ikn_output_rb_reg[318]_i_2_n_2\,
      CO(0) => \ikn_output_rb_reg[318]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \ikn_output_rb[318]_i_3_n_0\,
      DI(2 downto 0) => ikn_q1(18 downto 16),
      O(3 downto 0) => \FXP_Q1_plus_Offset/s_add\(19 downto 16),
      S(3) => \i___208_n_0\,
      S(2) => InverseKinematics_n_46,
      S(1) => InverseKinematics_n_47,
      S(0) => InverseKinematics_n_48
    );
\ikn_output_rb_reg[319]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(19),
      Q => data6(19),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[319]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ikn_output_rb_reg[318]_i_2_n_0\,
      CO(3 downto 1) => \NLW_ikn_output_rb_reg[319]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ikn_output_rb_reg[319]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ikn_output_rb_reg[319]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\ikn_output_rb_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(331),
      Q => o_joint_pwm(9),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[320]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(20),
      Q => \data6__0\(0),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[321]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(21),
      Q => \data6__0\(1),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[322]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(22),
      Q => \data6__0\(2),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[323]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(23),
      Q => \data6__0\(3),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[323]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ikn_output_rb_reg[323]_i_2_n_0\,
      CO(2) => \ikn_output_rb_reg[323]_i_2_n_1\,
      CO(1) => \ikn_output_rb_reg[323]_i_2_n_2\,
      CO(0) => \ikn_output_rb_reg[323]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ikn_q2(3 downto 0),
      O(3 downto 1) => \FXP_Q2_plus_Offset/s_add\(3 downto 1),
      O(0) => \NLW_ikn_output_rb_reg[323]_i_2_O_UNCONNECTED\(0),
      S(3) => InverseKinematics_n_49,
      S(2) => InverseKinematics_n_50,
      S(1) => InverseKinematics_n_51,
      S(0) => \FXP_Q2_plus_Offset/s_add\(0)
    );
\ikn_output_rb_reg[324]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(24),
      Q => \data6__0\(4),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[325]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(25),
      Q => \data6__0\(5),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[326]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(26),
      Q => \data6__0\(6),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[327]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(27),
      Q => \data6__0\(7),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[327]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ikn_output_rb_reg[323]_i_2_n_0\,
      CO(3) => \ikn_output_rb_reg[327]_i_2_n_0\,
      CO(2) => \ikn_output_rb_reg[327]_i_2_n_1\,
      CO(1) => \ikn_output_rb_reg[327]_i_2_n_2\,
      CO(0) => \ikn_output_rb_reg[327]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ikn_q2(7 downto 4),
      O(3 downto 0) => \FXP_Q2_plus_Offset/s_add\(7 downto 4),
      S(3) => InverseKinematics_n_73,
      S(2) => InverseKinematics_n_74,
      S(1) => InverseKinematics_n_75,
      S(0) => InverseKinematics_n_76
    );
\ikn_output_rb_reg[328]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(28),
      Q => \data6__0\(8),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[329]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(29),
      Q => \data6__0\(9),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(332),
      Q => o_joint_pwm(10),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[330]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(330),
      Q => \^q\(16),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[331]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(331),
      Q => o_joint_pwm(129),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[331]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ikn_output_rb_reg[327]_i_2_n_0\,
      CO(3) => \ikn_output_rb_reg[331]_i_2_n_0\,
      CO(2) => \ikn_output_rb_reg[331]_i_2_n_1\,
      CO(1) => \ikn_output_rb_reg[331]_i_2_n_2\,
      CO(0) => \ikn_output_rb_reg[331]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ikn_q2(11 downto 8),
      O(3 downto 0) => \FXP_Q2_plus_Offset/s_add\(11 downto 8),
      S(3) => InverseKinematics_n_77,
      S(2) => InverseKinematics_n_78,
      S(1) => InverseKinematics_n_79,
      S(0) => InverseKinematics_n_80
    );
\ikn_output_rb_reg[332]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(332),
      Q => o_joint_pwm(130),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[333]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(333),
      Q => o_joint_pwm(131),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[334]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(334),
      Q => o_joint_pwm(132),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[335]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(335),
      Q => o_joint_pwm(133),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[335]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ikn_output_rb_reg[331]_i_2_n_0\,
      CO(3) => \ikn_output_rb_reg[335]_i_2_n_0\,
      CO(2) => \ikn_output_rb_reg[335]_i_2_n_1\,
      CO(1) => \ikn_output_rb_reg[335]_i_2_n_2\,
      CO(0) => \ikn_output_rb_reg[335]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ikn_q2(15 downto 12),
      O(3 downto 0) => \FXP_Q2_plus_Offset/s_add\(15 downto 12),
      S(3) => InverseKinematics_n_81,
      S(2) => InverseKinematics_n_82,
      S(1) => InverseKinematics_n_83,
      S(0) => InverseKinematics_n_84
    );
\ikn_output_rb_reg[336]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(336),
      Q => o_joint_pwm(134),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[337]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(337),
      Q => o_joint_pwm(135),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[338]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(38),
      Q => \data6__0\(18),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[338]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ikn_output_rb_reg[335]_i_2_n_0\,
      CO(3) => \ikn_output_rb_reg[338]_i_2_n_0\,
      CO(2) => \ikn_output_rb_reg[338]_i_2_n_1\,
      CO(1) => \ikn_output_rb_reg[338]_i_2_n_2\,
      CO(0) => \ikn_output_rb_reg[338]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \ikn_output_rb[338]_i_3_n_0\,
      DI(2 downto 0) => ikn_q2(18 downto 16),
      O(3 downto 0) => \FXP_Q2_plus_Offset/s_add\(19 downto 16),
      S(3) => \i___209_n_0\,
      S(2) => InverseKinematics_n_85,
      S(1) => InverseKinematics_n_86,
      S(0) => InverseKinematics_n_87
    );
\ikn_output_rb_reg[339]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(39),
      Q => \data6__0\(19),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[339]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ikn_output_rb_reg[338]_i_2_n_0\,
      CO(3 downto 1) => \NLW_ikn_output_rb_reg[339]_i_2_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ikn_output_rb_reg[339]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ikn_output_rb_reg[339]_i_2_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\ikn_output_rb_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(333),
      Q => o_joint_pwm(11),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[340]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(40),
      Q => \data6__1\(0),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[341]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(41),
      Q => \data6__1\(1),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[342]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(42),
      Q => \data6__1\(2),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[343]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(43),
      Q => \data6__1\(3),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[343]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \ikn_output_rb_reg[343]_i_2_n_0\,
      CO(2) => \ikn_output_rb_reg[343]_i_2_n_1\,
      CO(1) => \ikn_output_rb_reg[343]_i_2_n_2\,
      CO(0) => \ikn_output_rb_reg[343]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ikn_q3(3 downto 0),
      O(3 downto 1) => \FXP_Q3_plus_Offset/s_add\(3 downto 1),
      O(0) => \NLW_ikn_output_rb_reg[343]_i_2_O_UNCONNECTED\(0),
      S(3) => InverseKinematics_n_88,
      S(2) => InverseKinematics_n_89,
      S(1) => InverseKinematics_n_90,
      S(0) => \FXP_Q3_plus_Offset/s_add\(0)
    );
\ikn_output_rb_reg[344]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(44),
      Q => \data6__1\(4),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[345]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(45),
      Q => \data6__1\(5),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[346]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(46),
      Q => \data6__1\(6),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[347]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(47),
      Q => \data6__1\(7),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[347]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ikn_output_rb_reg[343]_i_2_n_0\,
      CO(3) => \ikn_output_rb_reg[347]_i_2_n_0\,
      CO(2) => \ikn_output_rb_reg[347]_i_2_n_1\,
      CO(1) => \ikn_output_rb_reg[347]_i_2_n_2\,
      CO(0) => \ikn_output_rb_reg[347]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ikn_q3(7 downto 4),
      O(3 downto 0) => \FXP_Q3_plus_Offset/s_add\(7 downto 4),
      S(3) => InverseKinematics_n_112,
      S(2) => InverseKinematics_n_113,
      S(1) => InverseKinematics_n_114,
      S(0) => InverseKinematics_n_115
    );
\ikn_output_rb_reg[348]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(48),
      Q => \data6__1\(8),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[349]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(49),
      Q => \data6__1\(9),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(334),
      Q => o_joint_pwm(12),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[350]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(350),
      Q => \^q\(17),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[351]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(351),
      Q => o_joint_pwm(137),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[351]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ikn_output_rb_reg[347]_i_2_n_0\,
      CO(3) => \ikn_output_rb_reg[351]_i_2_n_0\,
      CO(2) => \ikn_output_rb_reg[351]_i_2_n_1\,
      CO(1) => \ikn_output_rb_reg[351]_i_2_n_2\,
      CO(0) => \ikn_output_rb_reg[351]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ikn_q3(11 downto 8),
      O(3 downto 0) => \FXP_Q3_plus_Offset/s_add\(11 downto 8),
      S(3) => InverseKinematics_n_116,
      S(2) => InverseKinematics_n_117,
      S(1) => InverseKinematics_n_118,
      S(0) => InverseKinematics_n_119
    );
\ikn_output_rb_reg[352]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(352),
      Q => o_joint_pwm(138),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[353]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(353),
      Q => o_joint_pwm(139),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[354]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(354),
      Q => o_joint_pwm(140),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[355]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(355),
      Q => o_joint_pwm(141),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[355]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ikn_output_rb_reg[351]_i_2_n_0\,
      CO(3) => \ikn_output_rb_reg[355]_i_2_n_0\,
      CO(2) => \ikn_output_rb_reg[355]_i_2_n_1\,
      CO(1) => \ikn_output_rb_reg[355]_i_2_n_2\,
      CO(0) => \ikn_output_rb_reg[355]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => ikn_q3(15 downto 12),
      O(3 downto 0) => \FXP_Q3_plus_Offset/s_add\(15 downto 12),
      S(3) => InverseKinematics_n_120,
      S(2) => InverseKinematics_n_121,
      S(1) => InverseKinematics_n_122,
      S(0) => InverseKinematics_n_123
    );
\ikn_output_rb_reg[356]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(356),
      Q => o_joint_pwm(142),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[357]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(357),
      Q => o_joint_pwm(143),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[358]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(58),
      Q => \data6__1\(18),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[358]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \ikn_output_rb_reg[355]_i_2_n_0\,
      CO(3) => \ikn_output_rb_reg[358]_i_2_n_0\,
      CO(2) => \ikn_output_rb_reg[358]_i_2_n_1\,
      CO(1) => \ikn_output_rb_reg[358]_i_2_n_2\,
      CO(0) => \ikn_output_rb_reg[358]_i_2_n_3\,
      CYINIT => '0',
      DI(3) => \ikn_output_rb[358]_i_3_n_0\,
      DI(2 downto 0) => ikn_q3(18 downto 16),
      O(3 downto 0) => \FXP_Q3_plus_Offset/s_add\(19 downto 16),
      S(3) => \i___210_n_0\,
      S(2) => InverseKinematics_n_124,
      S(1) => InverseKinematics_n_125,
      S(0) => InverseKinematics_n_126
    );
\ikn_output_rb_reg[359]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[359]_i_1_n_0\,
      D => p_2_in(59),
      Q => \data6__1\(19),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[359]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \ikn_output_rb_reg[358]_i_2_n_0\,
      CO(3 downto 1) => \NLW_ikn_output_rb_reg[359]_i_6_CO_UNCONNECTED\(3 downto 1),
      CO(0) => \ikn_output_rb_reg[359]_i_6_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_ikn_output_rb_reg[359]_i_6_O_UNCONNECTED\(3 downto 0),
      S(3 downto 0) => B"0001"
    );
\ikn_output_rb_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(335),
      Q => o_joint_pwm(13),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(336),
      Q => o_joint_pwm(14),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(337),
      Q => o_joint_pwm(15),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(38),
      Q => \ikn_output_rb_reg_n_0_[38]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(39),
      Q => \ikn_output_rb_reg_n_0_[39]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(3),
      Q => \ikn_output_rb_reg_n_0_[3]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(40),
      Q => \ikn_output_rb_reg_n_0_[40]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(41),
      Q => \ikn_output_rb_reg_n_0_[41]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(42),
      Q => \ikn_output_rb_reg_n_0_[42]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(43),
      Q => \ikn_output_rb_reg_n_0_[43]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(44),
      Q => \ikn_output_rb_reg_n_0_[44]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(45),
      Q => \ikn_output_rb_reg_n_0_[45]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(46),
      Q => \ikn_output_rb_reg_n_0_[46]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(47),
      Q => \ikn_output_rb_reg_n_0_[47]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(48),
      Q => \ikn_output_rb_reg_n_0_[48]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(49),
      Q => \ikn_output_rb_reg_n_0_[49]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(4),
      Q => \ikn_output_rb_reg_n_0_[4]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(350),
      Q => \^q\(2),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(351),
      Q => o_joint_pwm(17),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(352),
      Q => o_joint_pwm(18),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(353),
      Q => o_joint_pwm(19),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(354),
      Q => o_joint_pwm(20),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(355),
      Q => o_joint_pwm(21),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(356),
      Q => o_joint_pwm(22),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(357),
      Q => o_joint_pwm(23),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(58),
      Q => \ikn_output_rb_reg_n_0_[58]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(59),
      Q => \ikn_output_rb_reg_n_0_[59]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(5),
      Q => \ikn_output_rb_reg_n_0_[5]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(0),
      Q => data2(0),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(1),
      Q => data2(1),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(2),
      Q => data2(2),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(3),
      Q => data2(3),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[64]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(4),
      Q => data2(4),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[65]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(5),
      Q => data2(5),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[66]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(6),
      Q => data2(6),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[67]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(7),
      Q => data2(7),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[68]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(8),
      Q => data2(8),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[69]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(9),
      Q => data2(9),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(6),
      Q => \ikn_output_rb_reg_n_0_[6]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[70]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(310),
      Q => \^q\(3),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[71]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(311),
      Q => o_joint_pwm(25),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[72]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(312),
      Q => o_joint_pwm(26),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[73]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(313),
      Q => o_joint_pwm(27),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[74]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(314),
      Q => o_joint_pwm(28),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[75]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(315),
      Q => o_joint_pwm(29),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[76]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(316),
      Q => o_joint_pwm(30),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[77]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(317),
      Q => o_joint_pwm(31),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[78]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(18),
      Q => data2(18),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[79]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(19),
      Q => data2(19),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(7),
      Q => \ikn_output_rb_reg_n_0_[7]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[80]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(20),
      Q => \data2__0\(0),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[81]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(21),
      Q => \data2__0\(1),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[82]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(22),
      Q => \data2__0\(2),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[83]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(23),
      Q => \data2__0\(3),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[84]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(24),
      Q => \data2__0\(4),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[85]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(25),
      Q => \data2__0\(5),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[86]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(26),
      Q => \data2__0\(6),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[87]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(27),
      Q => \data2__0\(7),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[88]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(28),
      Q => \data2__0\(8),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[89]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(29),
      Q => \data2__0\(9),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(8),
      Q => \ikn_output_rb_reg_n_0_[8]\,
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[90]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(330),
      Q => \^q\(4),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[91]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(331),
      Q => o_joint_pwm(33),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[92]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(332),
      Q => o_joint_pwm(34),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[93]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(333),
      Q => o_joint_pwm(35),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[94]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(334),
      Q => o_joint_pwm(36),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[95]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(335),
      Q => o_joint_pwm(37),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[96]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(336),
      Q => o_joint_pwm(38),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[97]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(337),
      Q => o_joint_pwm(39),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[98]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(38),
      Q => \data2__0\(18),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[99]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[119]_i_1_n_0\,
      D => p_2_in(39),
      Q => \data2__0\(19),
      R => \^p_0_in0\
    );
\ikn_output_rb_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \ikn_output_rb[59]_i_1_n_0\,
      D => p_2_in(9),
      Q => \ikn_output_rb_reg_n_0_[9]\,
      R => \^p_0_in0\
    );
ikn_start_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => s00_axi_wdata(1),
      I1 => axi_awaddr(6),
      I2 => reg_output_direct_i_2_n_0,
      I3 => axi_awaddr(7),
      I4 => axi_awaddr(5),
      I5 => axi_awaddr(4),
      O => ikn_start
    );
ikn_start_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => ikn_start,
      Q => ikn_start_reg_n_0,
      R => \^p_0_in0\
    );
lgc_set_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => s00_axi_wdata(3),
      I1 => axi_awaddr(6),
      I2 => \slv_reg1[29]_i_2_n_0\,
      I3 => axi_awaddr(7),
      I4 => axi_awaddr(5),
      I5 => axi_awaddr(4),
      O => lgc_set
    );
lgc_set_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => lgc_set,
      Q => lgc_set_reg_n_0,
      R => \^p_0_in0\
    );
\pwm_in[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"60C0"
    )
        port map (
      I0 => \^q\(16),
      I1 => o_joint_pwm(129),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(16),
      O => D(0)
    );
\pwm_in[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"60C0"
    )
        port map (
      I0 => \^q\(15),
      I1 => o_joint_pwm(121),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(15),
      O => \ikn_output_rb_reg[316]_0\(0)
    );
\pwm_in[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"60C0"
    )
        port map (
      I0 => \^q\(14),
      I1 => o_joint_pwm(113),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(14),
      O => \ikn_output_rb_reg[296]_0\(0)
    );
\pwm_in[1]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"60C0"
    )
        port map (
      I0 => \^q\(5),
      I1 => o_joint_pwm(41),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(5),
      O => \ikn_output_rb_reg[116]_0\(0)
    );
\pwm_in[1]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"60C0"
    )
        port map (
      I0 => \^q\(4),
      I1 => o_joint_pwm(33),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(4),
      O => \ikn_output_rb_reg[96]_0\(0)
    );
\pwm_in[1]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"60C0"
    )
        port map (
      I0 => \^q\(3),
      I1 => o_joint_pwm(25),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(3),
      O => \ikn_output_rb_reg[76]_0\(0)
    );
\pwm_in[1]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"60C0"
    )
        port map (
      I0 => \^q\(2),
      I1 => o_joint_pwm(17),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(2),
      O => \ikn_output_rb_reg[56]_0\(0)
    );
\pwm_in[1]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"60C0"
    )
        port map (
      I0 => \^q\(1),
      I1 => o_joint_pwm(9),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(1),
      O => \ikn_output_rb_reg[36]_0\(0)
    );
\pwm_in[1]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"60C0"
    )
        port map (
      I0 => \^q\(0),
      I1 => o_joint_pwm(1),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(0),
      O => \ikn_output_rb_reg[16]_0\(0)
    );
\pwm_in[1]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"60C0"
    )
        port map (
      I0 => \^q\(17),
      I1 => o_joint_pwm(137),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(17),
      O => \ikn_output_rb_reg[356]_0\(0)
    );
\pwm_in[1]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"60C0"
    )
        port map (
      I0 => \^q\(13),
      I1 => o_joint_pwm(105),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(13),
      O => \ikn_output_rb_reg[276]_0\(0)
    );
\pwm_in[1]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"60C0"
    )
        port map (
      I0 => \^q\(12),
      I1 => o_joint_pwm(97),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(12),
      O => \ikn_output_rb_reg[256]_0\(0)
    );
\pwm_in[1]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"60C0"
    )
        port map (
      I0 => \^q\(11),
      I1 => o_joint_pwm(89),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(11),
      O => \ikn_output_rb_reg[236]_0\(0)
    );
\pwm_in[1]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"60C0"
    )
        port map (
      I0 => \^q\(10),
      I1 => o_joint_pwm(81),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(10),
      O => \ikn_output_rb_reg[216]_0\(0)
    );
\pwm_in[1]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"60C0"
    )
        port map (
      I0 => \^q\(9),
      I1 => o_joint_pwm(73),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(9),
      O => \ikn_output_rb_reg[196]_0\(0)
    );
\pwm_in[1]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"60C0"
    )
        port map (
      I0 => \^q\(8),
      I1 => o_joint_pwm(65),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(8),
      O => \ikn_output_rb_reg[176]_0\(0)
    );
\pwm_in[1]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"60C0"
    )
        port map (
      I0 => \^q\(7),
      I1 => o_joint_pwm(57),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(7),
      O => \ikn_output_rb_reg[156]_0\(0)
    );
\pwm_in[1]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"60C0"
    )
        port map (
      I0 => \^q\(6),
      I1 => o_joint_pwm(49),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(6),
      O => \ikn_output_rb_reg[136]_0\(0)
    );
\pwm_in[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E00F000"
    )
        port map (
      I0 => o_joint_pwm(129),
      I1 => \^q\(16),
      I2 => o_joint_pwm(130),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(16),
      O => D(1)
    );
\pwm_in[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E00F000"
    )
        port map (
      I0 => o_joint_pwm(121),
      I1 => \^q\(15),
      I2 => o_joint_pwm(122),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(15),
      O => \ikn_output_rb_reg[316]_0\(1)
    );
\pwm_in[2]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E00F000"
    )
        port map (
      I0 => o_joint_pwm(113),
      I1 => \^q\(14),
      I2 => o_joint_pwm(114),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(14),
      O => \ikn_output_rb_reg[296]_0\(1)
    );
\pwm_in[2]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E00F000"
    )
        port map (
      I0 => o_joint_pwm(41),
      I1 => \^q\(5),
      I2 => o_joint_pwm(42),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(5),
      O => \ikn_output_rb_reg[116]_0\(1)
    );
\pwm_in[2]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E00F000"
    )
        port map (
      I0 => o_joint_pwm(33),
      I1 => \^q\(4),
      I2 => o_joint_pwm(34),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(4),
      O => \ikn_output_rb_reg[96]_0\(1)
    );
\pwm_in[2]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E00F000"
    )
        port map (
      I0 => o_joint_pwm(25),
      I1 => \^q\(3),
      I2 => o_joint_pwm(26),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(3),
      O => \ikn_output_rb_reg[76]_0\(1)
    );
\pwm_in[2]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E00F000"
    )
        port map (
      I0 => o_joint_pwm(17),
      I1 => \^q\(2),
      I2 => o_joint_pwm(18),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(2),
      O => \ikn_output_rb_reg[56]_0\(1)
    );
\pwm_in[2]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E00F000"
    )
        port map (
      I0 => o_joint_pwm(9),
      I1 => \^q\(1),
      I2 => o_joint_pwm(10),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(1),
      O => \ikn_output_rb_reg[36]_0\(1)
    );
\pwm_in[2]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E00F000"
    )
        port map (
      I0 => o_joint_pwm(1),
      I1 => \^q\(0),
      I2 => o_joint_pwm(2),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(0),
      O => \ikn_output_rb_reg[16]_0\(1)
    );
\pwm_in[2]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E00F000"
    )
        port map (
      I0 => o_joint_pwm(137),
      I1 => \^q\(17),
      I2 => o_joint_pwm(138),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(17),
      O => \ikn_output_rb_reg[356]_0\(1)
    );
\pwm_in[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E00F000"
    )
        port map (
      I0 => o_joint_pwm(105),
      I1 => \^q\(13),
      I2 => o_joint_pwm(106),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(13),
      O => \ikn_output_rb_reg[276]_0\(1)
    );
\pwm_in[2]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E00F000"
    )
        port map (
      I0 => o_joint_pwm(97),
      I1 => \^q\(12),
      I2 => o_joint_pwm(98),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(12),
      O => \ikn_output_rb_reg[256]_0\(1)
    );
\pwm_in[2]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E00F000"
    )
        port map (
      I0 => o_joint_pwm(89),
      I1 => \^q\(11),
      I2 => o_joint_pwm(90),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(11),
      O => \ikn_output_rb_reg[236]_0\(1)
    );
\pwm_in[2]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E00F000"
    )
        port map (
      I0 => o_joint_pwm(81),
      I1 => \^q\(10),
      I2 => o_joint_pwm(82),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(10),
      O => \ikn_output_rb_reg[216]_0\(1)
    );
\pwm_in[2]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E00F000"
    )
        port map (
      I0 => o_joint_pwm(73),
      I1 => \^q\(9),
      I2 => o_joint_pwm(74),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(9),
      O => \ikn_output_rb_reg[196]_0\(1)
    );
\pwm_in[2]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E00F000"
    )
        port map (
      I0 => o_joint_pwm(65),
      I1 => \^q\(8),
      I2 => o_joint_pwm(66),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(8),
      O => \ikn_output_rb_reg[176]_0\(1)
    );
\pwm_in[2]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E00F000"
    )
        port map (
      I0 => o_joint_pwm(57),
      I1 => \^q\(7),
      I2 => o_joint_pwm(58),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(7),
      O => \ikn_output_rb_reg[156]_0\(1)
    );
\pwm_in[2]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1E00F000"
    )
        port map (
      I0 => o_joint_pwm(49),
      I1 => \^q\(6),
      I2 => o_joint_pwm(50),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(6),
      O => \ikn_output_rb_reg[136]_0\(1)
    );
\pwm_in[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000200000000"
    )
        port map (
      I0 => o_joint_pwm_complement(16),
      I1 => o_joint_pwm(130),
      I2 => \^q\(16),
      I3 => o_joint_pwm(129),
      I4 => o_joint_pwm(131),
      I5 => s00_axi_aresetn,
      O => D(2)
    );
\pwm_in[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000200000000"
    )
        port map (
      I0 => o_joint_pwm_complement(15),
      I1 => o_joint_pwm(122),
      I2 => \^q\(15),
      I3 => o_joint_pwm(121),
      I4 => o_joint_pwm(123),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[316]_0\(2)
    );
\pwm_in[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000200000000"
    )
        port map (
      I0 => o_joint_pwm_complement(14),
      I1 => o_joint_pwm(114),
      I2 => \^q\(14),
      I3 => o_joint_pwm(113),
      I4 => o_joint_pwm(115),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[296]_0\(2)
    );
\pwm_in[3]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000200000000"
    )
        port map (
      I0 => o_joint_pwm_complement(5),
      I1 => o_joint_pwm(42),
      I2 => \^q\(5),
      I3 => o_joint_pwm(41),
      I4 => o_joint_pwm(43),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[116]_0\(2)
    );
\pwm_in[3]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000200000000"
    )
        port map (
      I0 => o_joint_pwm_complement(4),
      I1 => o_joint_pwm(34),
      I2 => \^q\(4),
      I3 => o_joint_pwm(33),
      I4 => o_joint_pwm(35),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[96]_0\(2)
    );
\pwm_in[3]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000200000000"
    )
        port map (
      I0 => o_joint_pwm_complement(3),
      I1 => o_joint_pwm(26),
      I2 => \^q\(3),
      I3 => o_joint_pwm(25),
      I4 => o_joint_pwm(27),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[76]_0\(2)
    );
\pwm_in[3]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000200000000"
    )
        port map (
      I0 => o_joint_pwm_complement(2),
      I1 => o_joint_pwm(18),
      I2 => \^q\(2),
      I3 => o_joint_pwm(17),
      I4 => o_joint_pwm(19),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[56]_0\(2)
    );
\pwm_in[3]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000200000000"
    )
        port map (
      I0 => o_joint_pwm_complement(1),
      I1 => o_joint_pwm(10),
      I2 => \^q\(1),
      I3 => o_joint_pwm(9),
      I4 => o_joint_pwm(11),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[36]_0\(2)
    );
\pwm_in[3]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000200000000"
    )
        port map (
      I0 => o_joint_pwm_complement(0),
      I1 => o_joint_pwm(2),
      I2 => \^q\(0),
      I3 => o_joint_pwm(1),
      I4 => o_joint_pwm(3),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[16]_0\(2)
    );
\pwm_in[3]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000200000000"
    )
        port map (
      I0 => o_joint_pwm_complement(17),
      I1 => o_joint_pwm(138),
      I2 => \^q\(17),
      I3 => o_joint_pwm(137),
      I4 => o_joint_pwm(139),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[356]_0\(2)
    );
\pwm_in[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000200000000"
    )
        port map (
      I0 => o_joint_pwm_complement(13),
      I1 => o_joint_pwm(106),
      I2 => \^q\(13),
      I3 => o_joint_pwm(105),
      I4 => o_joint_pwm(107),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[276]_0\(2)
    );
\pwm_in[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000200000000"
    )
        port map (
      I0 => o_joint_pwm_complement(12),
      I1 => o_joint_pwm(98),
      I2 => \^q\(12),
      I3 => o_joint_pwm(97),
      I4 => o_joint_pwm(99),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[256]_0\(2)
    );
\pwm_in[3]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000200000000"
    )
        port map (
      I0 => o_joint_pwm_complement(11),
      I1 => o_joint_pwm(90),
      I2 => \^q\(11),
      I3 => o_joint_pwm(89),
      I4 => o_joint_pwm(91),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[236]_0\(2)
    );
\pwm_in[3]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000200000000"
    )
        port map (
      I0 => o_joint_pwm_complement(10),
      I1 => o_joint_pwm(82),
      I2 => \^q\(10),
      I3 => o_joint_pwm(81),
      I4 => o_joint_pwm(83),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[216]_0\(2)
    );
\pwm_in[3]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000200000000"
    )
        port map (
      I0 => o_joint_pwm_complement(9),
      I1 => o_joint_pwm(74),
      I2 => \^q\(9),
      I3 => o_joint_pwm(73),
      I4 => o_joint_pwm(75),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[196]_0\(2)
    );
\pwm_in[3]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000200000000"
    )
        port map (
      I0 => o_joint_pwm_complement(8),
      I1 => o_joint_pwm(66),
      I2 => \^q\(8),
      I3 => o_joint_pwm(65),
      I4 => o_joint_pwm(67),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[176]_0\(2)
    );
\pwm_in[3]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000200000000"
    )
        port map (
      I0 => o_joint_pwm_complement(7),
      I1 => o_joint_pwm(58),
      I2 => \^q\(7),
      I3 => o_joint_pwm(57),
      I4 => o_joint_pwm(59),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[156]_0\(2)
    );
\pwm_in[3]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFD000200000000"
    )
        port map (
      I0 => o_joint_pwm_complement(6),
      I1 => o_joint_pwm(50),
      I2 => \^q\(6),
      I3 => o_joint_pwm(49),
      I4 => o_joint_pwm(51),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[136]_0\(2)
    );
\pwm_in[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90C0"
    )
        port map (
      I0 => \pwm_in[6]_i_2_n_0\,
      I1 => o_joint_pwm(132),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(16),
      O => D(3)
    );
\pwm_in[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90C0"
    )
        port map (
      I0 => \pwm_in[6]_i_2__0_n_0\,
      I1 => o_joint_pwm(124),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(15),
      O => \ikn_output_rb_reg[316]_0\(3)
    );
\pwm_in[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90C0"
    )
        port map (
      I0 => \pwm_in[6]_i_2__1_n_0\,
      I1 => o_joint_pwm(116),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(14),
      O => \ikn_output_rb_reg[296]_0\(3)
    );
\pwm_in[4]_i_1__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90C0"
    )
        port map (
      I0 => \pwm_in[6]_i_2__10_n_0\,
      I1 => o_joint_pwm(44),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(5),
      O => \ikn_output_rb_reg[116]_0\(3)
    );
\pwm_in[4]_i_1__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90C0"
    )
        port map (
      I0 => \pwm_in[6]_i_2__11_n_0\,
      I1 => o_joint_pwm(36),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(4),
      O => \ikn_output_rb_reg[96]_0\(3)
    );
\pwm_in[4]_i_1__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90C0"
    )
        port map (
      I0 => \pwm_in[6]_i_2__12_n_0\,
      I1 => o_joint_pwm(28),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(3),
      O => \ikn_output_rb_reg[76]_0\(3)
    );
\pwm_in[4]_i_1__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90C0"
    )
        port map (
      I0 => \pwm_in[6]_i_2__13_n_0\,
      I1 => o_joint_pwm(20),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(2),
      O => \ikn_output_rb_reg[56]_0\(3)
    );
\pwm_in[4]_i_1__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90C0"
    )
        port map (
      I0 => \pwm_in[6]_i_2__14_n_0\,
      I1 => o_joint_pwm(12),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(1),
      O => \ikn_output_rb_reg[36]_0\(3)
    );
\pwm_in[4]_i_1__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90C0"
    )
        port map (
      I0 => \pwm_in[6]_i_2__15_n_0\,
      I1 => o_joint_pwm(4),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(0),
      O => \ikn_output_rb_reg[16]_0\(3)
    );
\pwm_in[4]_i_1__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90C0"
    )
        port map (
      I0 => \pwm_in[6]_i_2__16_n_0\,
      I1 => o_joint_pwm(140),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(17),
      O => \ikn_output_rb_reg[356]_0\(3)
    );
\pwm_in[4]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90C0"
    )
        port map (
      I0 => \pwm_in[6]_i_2__2_n_0\,
      I1 => o_joint_pwm(108),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(13),
      O => \ikn_output_rb_reg[276]_0\(3)
    );
\pwm_in[4]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90C0"
    )
        port map (
      I0 => \pwm_in[6]_i_2__3_n_0\,
      I1 => o_joint_pwm(100),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(12),
      O => \ikn_output_rb_reg[256]_0\(3)
    );
\pwm_in[4]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90C0"
    )
        port map (
      I0 => \pwm_in[6]_i_2__4_n_0\,
      I1 => o_joint_pwm(92),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(11),
      O => \ikn_output_rb_reg[236]_0\(3)
    );
\pwm_in[4]_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90C0"
    )
        port map (
      I0 => \pwm_in[6]_i_2__5_n_0\,
      I1 => o_joint_pwm(84),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(10),
      O => \ikn_output_rb_reg[216]_0\(3)
    );
\pwm_in[4]_i_1__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90C0"
    )
        port map (
      I0 => \pwm_in[6]_i_2__6_n_0\,
      I1 => o_joint_pwm(76),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(9),
      O => \ikn_output_rb_reg[196]_0\(3)
    );
\pwm_in[4]_i_1__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90C0"
    )
        port map (
      I0 => \pwm_in[6]_i_2__7_n_0\,
      I1 => o_joint_pwm(68),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(8),
      O => \ikn_output_rb_reg[176]_0\(3)
    );
\pwm_in[4]_i_1__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90C0"
    )
        port map (
      I0 => \pwm_in[6]_i_2__8_n_0\,
      I1 => o_joint_pwm(60),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(7),
      O => \ikn_output_rb_reg[156]_0\(3)
    );
\pwm_in[4]_i_1__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"90C0"
    )
        port map (
      I0 => \pwm_in[6]_i_2__9_n_0\,
      I1 => o_joint_pwm(52),
      I2 => s00_axi_aresetn,
      I3 => o_joint_pwm_complement(6),
      O => \ikn_output_rb_reg[136]_0\(3)
    );
\pwm_in[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2D00F000"
    )
        port map (
      I0 => \pwm_in[6]_i_2_n_0\,
      I1 => o_joint_pwm(132),
      I2 => o_joint_pwm(133),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(16),
      O => D(4)
    );
\pwm_in[5]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2D00F000"
    )
        port map (
      I0 => \pwm_in[6]_i_2__0_n_0\,
      I1 => o_joint_pwm(124),
      I2 => o_joint_pwm(125),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(15),
      O => \ikn_output_rb_reg[316]_0\(4)
    );
\pwm_in[5]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2D00F000"
    )
        port map (
      I0 => \pwm_in[6]_i_2__1_n_0\,
      I1 => o_joint_pwm(116),
      I2 => o_joint_pwm(117),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(14),
      O => \ikn_output_rb_reg[296]_0\(4)
    );
\pwm_in[5]_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2D00F000"
    )
        port map (
      I0 => \pwm_in[6]_i_2__10_n_0\,
      I1 => o_joint_pwm(44),
      I2 => o_joint_pwm(45),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(5),
      O => \ikn_output_rb_reg[116]_0\(4)
    );
\pwm_in[5]_i_1__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2D00F000"
    )
        port map (
      I0 => \pwm_in[6]_i_2__11_n_0\,
      I1 => o_joint_pwm(36),
      I2 => o_joint_pwm(37),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(4),
      O => \ikn_output_rb_reg[96]_0\(4)
    );
\pwm_in[5]_i_1__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2D00F000"
    )
        port map (
      I0 => \pwm_in[6]_i_2__12_n_0\,
      I1 => o_joint_pwm(28),
      I2 => o_joint_pwm(29),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(3),
      O => \ikn_output_rb_reg[76]_0\(4)
    );
\pwm_in[5]_i_1__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2D00F000"
    )
        port map (
      I0 => \pwm_in[6]_i_2__13_n_0\,
      I1 => o_joint_pwm(20),
      I2 => o_joint_pwm(21),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(2),
      O => \ikn_output_rb_reg[56]_0\(4)
    );
\pwm_in[5]_i_1__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2D00F000"
    )
        port map (
      I0 => \pwm_in[6]_i_2__14_n_0\,
      I1 => o_joint_pwm(12),
      I2 => o_joint_pwm(13),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(1),
      O => \ikn_output_rb_reg[36]_0\(4)
    );
\pwm_in[5]_i_1__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2D00F000"
    )
        port map (
      I0 => \pwm_in[6]_i_2__15_n_0\,
      I1 => o_joint_pwm(4),
      I2 => o_joint_pwm(5),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(0),
      O => \ikn_output_rb_reg[16]_0\(4)
    );
\pwm_in[5]_i_1__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2D00F000"
    )
        port map (
      I0 => \pwm_in[6]_i_2__16_n_0\,
      I1 => o_joint_pwm(140),
      I2 => o_joint_pwm(141),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(17),
      O => \ikn_output_rb_reg[356]_0\(4)
    );
\pwm_in[5]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2D00F000"
    )
        port map (
      I0 => \pwm_in[6]_i_2__2_n_0\,
      I1 => o_joint_pwm(108),
      I2 => o_joint_pwm(109),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(13),
      O => \ikn_output_rb_reg[276]_0\(4)
    );
\pwm_in[5]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2D00F000"
    )
        port map (
      I0 => \pwm_in[6]_i_2__3_n_0\,
      I1 => o_joint_pwm(100),
      I2 => o_joint_pwm(101),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(12),
      O => \ikn_output_rb_reg[256]_0\(4)
    );
\pwm_in[5]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2D00F000"
    )
        port map (
      I0 => \pwm_in[6]_i_2__4_n_0\,
      I1 => o_joint_pwm(92),
      I2 => o_joint_pwm(93),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(11),
      O => \ikn_output_rb_reg[236]_0\(4)
    );
\pwm_in[5]_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2D00F000"
    )
        port map (
      I0 => \pwm_in[6]_i_2__5_n_0\,
      I1 => o_joint_pwm(84),
      I2 => o_joint_pwm(85),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(10),
      O => \ikn_output_rb_reg[216]_0\(4)
    );
\pwm_in[5]_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2D00F000"
    )
        port map (
      I0 => \pwm_in[6]_i_2__6_n_0\,
      I1 => o_joint_pwm(76),
      I2 => o_joint_pwm(77),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(9),
      O => \ikn_output_rb_reg[196]_0\(4)
    );
\pwm_in[5]_i_1__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2D00F000"
    )
        port map (
      I0 => \pwm_in[6]_i_2__7_n_0\,
      I1 => o_joint_pwm(68),
      I2 => o_joint_pwm(69),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(8),
      O => \ikn_output_rb_reg[176]_0\(4)
    );
\pwm_in[5]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2D00F000"
    )
        port map (
      I0 => \pwm_in[6]_i_2__8_n_0\,
      I1 => o_joint_pwm(60),
      I2 => o_joint_pwm(61),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(7),
      O => \ikn_output_rb_reg[156]_0\(4)
    );
\pwm_in[5]_i_1__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2D00F000"
    )
        port map (
      I0 => \pwm_in[6]_i_2__9_n_0\,
      I1 => o_joint_pwm(52),
      I2 => o_joint_pwm(53),
      I3 => s00_axi_aresetn,
      I4 => o_joint_pwm_complement(6),
      O => \ikn_output_rb_reg[136]_0\(4)
    );
\pwm_in[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF020000000000"
    )
        port map (
      I0 => o_joint_pwm_complement(16),
      I1 => o_joint_pwm(133),
      I2 => o_joint_pwm(132),
      I3 => \pwm_in[6]_i_2_n_0\,
      I4 => o_joint_pwm(134),
      I5 => s00_axi_aresetn,
      O => D(5)
    );
\pwm_in[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF020000000000"
    )
        port map (
      I0 => o_joint_pwm_complement(15),
      I1 => o_joint_pwm(125),
      I2 => o_joint_pwm(124),
      I3 => \pwm_in[6]_i_2__0_n_0\,
      I4 => o_joint_pwm(126),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[316]_0\(5)
    );
\pwm_in[6]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF020000000000"
    )
        port map (
      I0 => o_joint_pwm_complement(14),
      I1 => o_joint_pwm(117),
      I2 => o_joint_pwm(116),
      I3 => \pwm_in[6]_i_2__1_n_0\,
      I4 => o_joint_pwm(118),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[296]_0\(5)
    );
\pwm_in[6]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF020000000000"
    )
        port map (
      I0 => o_joint_pwm_complement(5),
      I1 => o_joint_pwm(45),
      I2 => o_joint_pwm(44),
      I3 => \pwm_in[6]_i_2__10_n_0\,
      I4 => o_joint_pwm(46),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[116]_0\(5)
    );
\pwm_in[6]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF020000000000"
    )
        port map (
      I0 => o_joint_pwm_complement(4),
      I1 => o_joint_pwm(37),
      I2 => o_joint_pwm(36),
      I3 => \pwm_in[6]_i_2__11_n_0\,
      I4 => o_joint_pwm(38),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[96]_0\(5)
    );
\pwm_in[6]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF020000000000"
    )
        port map (
      I0 => o_joint_pwm_complement(3),
      I1 => o_joint_pwm(29),
      I2 => o_joint_pwm(28),
      I3 => \pwm_in[6]_i_2__12_n_0\,
      I4 => o_joint_pwm(30),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[76]_0\(5)
    );
\pwm_in[6]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF020000000000"
    )
        port map (
      I0 => o_joint_pwm_complement(2),
      I1 => o_joint_pwm(21),
      I2 => o_joint_pwm(20),
      I3 => \pwm_in[6]_i_2__13_n_0\,
      I4 => o_joint_pwm(22),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[56]_0\(5)
    );
\pwm_in[6]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF020000000000"
    )
        port map (
      I0 => o_joint_pwm_complement(1),
      I1 => o_joint_pwm(13),
      I2 => o_joint_pwm(12),
      I3 => \pwm_in[6]_i_2__14_n_0\,
      I4 => o_joint_pwm(14),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[36]_0\(5)
    );
\pwm_in[6]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF020000000000"
    )
        port map (
      I0 => o_joint_pwm_complement(0),
      I1 => o_joint_pwm(5),
      I2 => o_joint_pwm(4),
      I3 => \pwm_in[6]_i_2__15_n_0\,
      I4 => o_joint_pwm(6),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[16]_0\(5)
    );
\pwm_in[6]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF020000000000"
    )
        port map (
      I0 => o_joint_pwm_complement(17),
      I1 => o_joint_pwm(141),
      I2 => o_joint_pwm(140),
      I3 => \pwm_in[6]_i_2__16_n_0\,
      I4 => o_joint_pwm(142),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[356]_0\(5)
    );
\pwm_in[6]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF020000000000"
    )
        port map (
      I0 => o_joint_pwm_complement(13),
      I1 => o_joint_pwm(109),
      I2 => o_joint_pwm(108),
      I3 => \pwm_in[6]_i_2__2_n_0\,
      I4 => o_joint_pwm(110),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[276]_0\(5)
    );
\pwm_in[6]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF020000000000"
    )
        port map (
      I0 => o_joint_pwm_complement(12),
      I1 => o_joint_pwm(101),
      I2 => o_joint_pwm(100),
      I3 => \pwm_in[6]_i_2__3_n_0\,
      I4 => o_joint_pwm(102),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[256]_0\(5)
    );
\pwm_in[6]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF020000000000"
    )
        port map (
      I0 => o_joint_pwm_complement(11),
      I1 => o_joint_pwm(93),
      I2 => o_joint_pwm(92),
      I3 => \pwm_in[6]_i_2__4_n_0\,
      I4 => o_joint_pwm(94),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[236]_0\(5)
    );
\pwm_in[6]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF020000000000"
    )
        port map (
      I0 => o_joint_pwm_complement(10),
      I1 => o_joint_pwm(85),
      I2 => o_joint_pwm(84),
      I3 => \pwm_in[6]_i_2__5_n_0\,
      I4 => o_joint_pwm(86),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[216]_0\(5)
    );
\pwm_in[6]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF020000000000"
    )
        port map (
      I0 => o_joint_pwm_complement(9),
      I1 => o_joint_pwm(77),
      I2 => o_joint_pwm(76),
      I3 => \pwm_in[6]_i_2__6_n_0\,
      I4 => o_joint_pwm(78),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[196]_0\(5)
    );
\pwm_in[6]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF020000000000"
    )
        port map (
      I0 => o_joint_pwm_complement(8),
      I1 => o_joint_pwm(69),
      I2 => o_joint_pwm(68),
      I3 => \pwm_in[6]_i_2__7_n_0\,
      I4 => o_joint_pwm(70),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[176]_0\(5)
    );
\pwm_in[6]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF020000000000"
    )
        port map (
      I0 => o_joint_pwm_complement(7),
      I1 => o_joint_pwm(61),
      I2 => o_joint_pwm(60),
      I3 => \pwm_in[6]_i_2__8_n_0\,
      I4 => o_joint_pwm(62),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[156]_0\(5)
    );
\pwm_in[6]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFF020000000000"
    )
        port map (
      I0 => o_joint_pwm_complement(6),
      I1 => o_joint_pwm(53),
      I2 => o_joint_pwm(52),
      I3 => \pwm_in[6]_i_2__9_n_0\,
      I4 => o_joint_pwm(54),
      I5 => s00_axi_aresetn,
      O => \ikn_output_rb_reg[136]_0\(5)
    );
\pwm_in[6]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => o_joint_pwm(130),
      I1 => \^q\(16),
      I2 => o_joint_pwm(129),
      I3 => o_joint_pwm(131),
      O => \pwm_in[6]_i_2_n_0\
    );
\pwm_in[6]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => o_joint_pwm(122),
      I1 => \^q\(15),
      I2 => o_joint_pwm(121),
      I3 => o_joint_pwm(123),
      O => \pwm_in[6]_i_2__0_n_0\
    );
\pwm_in[6]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => o_joint_pwm(114),
      I1 => \^q\(14),
      I2 => o_joint_pwm(113),
      I3 => o_joint_pwm(115),
      O => \pwm_in[6]_i_2__1_n_0\
    );
\pwm_in[6]_i_2__10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => o_joint_pwm(42),
      I1 => \^q\(5),
      I2 => o_joint_pwm(41),
      I3 => o_joint_pwm(43),
      O => \pwm_in[6]_i_2__10_n_0\
    );
\pwm_in[6]_i_2__11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => o_joint_pwm(34),
      I1 => \^q\(4),
      I2 => o_joint_pwm(33),
      I3 => o_joint_pwm(35),
      O => \pwm_in[6]_i_2__11_n_0\
    );
\pwm_in[6]_i_2__12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => o_joint_pwm(26),
      I1 => \^q\(3),
      I2 => o_joint_pwm(25),
      I3 => o_joint_pwm(27),
      O => \pwm_in[6]_i_2__12_n_0\
    );
\pwm_in[6]_i_2__13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => o_joint_pwm(18),
      I1 => \^q\(2),
      I2 => o_joint_pwm(17),
      I3 => o_joint_pwm(19),
      O => \pwm_in[6]_i_2__13_n_0\
    );
\pwm_in[6]_i_2__14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => o_joint_pwm(10),
      I1 => \^q\(1),
      I2 => o_joint_pwm(9),
      I3 => o_joint_pwm(11),
      O => \pwm_in[6]_i_2__14_n_0\
    );
\pwm_in[6]_i_2__15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => o_joint_pwm(2),
      I1 => \^q\(0),
      I2 => o_joint_pwm(1),
      I3 => o_joint_pwm(3),
      O => \pwm_in[6]_i_2__15_n_0\
    );
\pwm_in[6]_i_2__16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => o_joint_pwm(138),
      I1 => \^q\(17),
      I2 => o_joint_pwm(137),
      I3 => o_joint_pwm(139),
      O => \pwm_in[6]_i_2__16_n_0\
    );
\pwm_in[6]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => o_joint_pwm(106),
      I1 => \^q\(13),
      I2 => o_joint_pwm(105),
      I3 => o_joint_pwm(107),
      O => \pwm_in[6]_i_2__2_n_0\
    );
\pwm_in[6]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => o_joint_pwm(98),
      I1 => \^q\(12),
      I2 => o_joint_pwm(97),
      I3 => o_joint_pwm(99),
      O => \pwm_in[6]_i_2__3_n_0\
    );
\pwm_in[6]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => o_joint_pwm(90),
      I1 => \^q\(11),
      I2 => o_joint_pwm(89),
      I3 => o_joint_pwm(91),
      O => \pwm_in[6]_i_2__4_n_0\
    );
\pwm_in[6]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => o_joint_pwm(82),
      I1 => \^q\(10),
      I2 => o_joint_pwm(81),
      I3 => o_joint_pwm(83),
      O => \pwm_in[6]_i_2__5_n_0\
    );
\pwm_in[6]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => o_joint_pwm(74),
      I1 => \^q\(9),
      I2 => o_joint_pwm(73),
      I3 => o_joint_pwm(75),
      O => \pwm_in[6]_i_2__6_n_0\
    );
\pwm_in[6]_i_2__7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => o_joint_pwm(66),
      I1 => \^q\(8),
      I2 => o_joint_pwm(65),
      I3 => o_joint_pwm(67),
      O => \pwm_in[6]_i_2__7_n_0\
    );
\pwm_in[6]_i_2__8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => o_joint_pwm(58),
      I1 => \^q\(7),
      I2 => o_joint_pwm(57),
      I3 => o_joint_pwm(59),
      O => \pwm_in[6]_i_2__8_n_0\
    );
\pwm_in[6]_i_2__9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FF"
    )
        port map (
      I0 => o_joint_pwm(50),
      I1 => \^q\(6),
      I2 => o_joint_pwm(49),
      I3 => o_joint_pwm(51),
      O => \pwm_in[6]_i_2__9_n_0\
    );
\pwm_in[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8570000FF000000"
    )
        port map (
      I0 => o_joint_pwm(134),
      I1 => \pwm_in[7]_i_2_n_0\,
      I2 => o_joint_pwm(133),
      I3 => o_joint_pwm(135),
      I4 => s00_axi_aresetn,
      I5 => o_joint_pwm_complement(16),
      O => D(6)
    );
\pwm_in[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8570000FF000000"
    )
        port map (
      I0 => o_joint_pwm(126),
      I1 => \pwm_in[7]_i_2__0_n_0\,
      I2 => o_joint_pwm(125),
      I3 => o_joint_pwm(127),
      I4 => s00_axi_aresetn,
      I5 => o_joint_pwm_complement(15),
      O => \ikn_output_rb_reg[316]_0\(6)
    );
\pwm_in[7]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8570000FF000000"
    )
        port map (
      I0 => o_joint_pwm(118),
      I1 => \pwm_in[7]_i_2__1_n_0\,
      I2 => o_joint_pwm(117),
      I3 => o_joint_pwm(119),
      I4 => s00_axi_aresetn,
      I5 => o_joint_pwm_complement(14),
      O => \ikn_output_rb_reg[296]_0\(6)
    );
\pwm_in[7]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8570000FF000000"
    )
        port map (
      I0 => o_joint_pwm(46),
      I1 => \pwm_in[7]_i_2__10_n_0\,
      I2 => o_joint_pwm(45),
      I3 => o_joint_pwm(47),
      I4 => s00_axi_aresetn,
      I5 => o_joint_pwm_complement(5),
      O => \ikn_output_rb_reg[116]_0\(6)
    );
\pwm_in[7]_i_1__11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8570000FF000000"
    )
        port map (
      I0 => o_joint_pwm(38),
      I1 => \pwm_in[7]_i_2__11_n_0\,
      I2 => o_joint_pwm(37),
      I3 => o_joint_pwm(39),
      I4 => s00_axi_aresetn,
      I5 => o_joint_pwm_complement(4),
      O => \ikn_output_rb_reg[96]_0\(6)
    );
\pwm_in[7]_i_1__12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8570000FF000000"
    )
        port map (
      I0 => o_joint_pwm(30),
      I1 => \pwm_in[7]_i_2__12_n_0\,
      I2 => o_joint_pwm(29),
      I3 => o_joint_pwm(31),
      I4 => s00_axi_aresetn,
      I5 => o_joint_pwm_complement(3),
      O => \ikn_output_rb_reg[76]_0\(6)
    );
\pwm_in[7]_i_1__13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8570000FF000000"
    )
        port map (
      I0 => o_joint_pwm(22),
      I1 => \pwm_in[7]_i_2__13_n_0\,
      I2 => o_joint_pwm(21),
      I3 => o_joint_pwm(23),
      I4 => s00_axi_aresetn,
      I5 => o_joint_pwm_complement(2),
      O => \ikn_output_rb_reg[56]_0\(6)
    );
\pwm_in[7]_i_1__14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8570000FF000000"
    )
        port map (
      I0 => o_joint_pwm(14),
      I1 => \pwm_in[7]_i_2__14_n_0\,
      I2 => o_joint_pwm(13),
      I3 => o_joint_pwm(15),
      I4 => s00_axi_aresetn,
      I5 => o_joint_pwm_complement(1),
      O => \ikn_output_rb_reg[36]_0\(6)
    );
\pwm_in[7]_i_1__15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8570000FF000000"
    )
        port map (
      I0 => o_joint_pwm(6),
      I1 => \pwm_in[7]_i_2__15_n_0\,
      I2 => o_joint_pwm(5),
      I3 => o_joint_pwm(7),
      I4 => s00_axi_aresetn,
      I5 => o_joint_pwm_complement(0),
      O => \ikn_output_rb_reg[16]_0\(6)
    );
\pwm_in[7]_i_1__16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8570000FF000000"
    )
        port map (
      I0 => o_joint_pwm(142),
      I1 => \pwm_in[7]_i_2__16_n_0\,
      I2 => o_joint_pwm(141),
      I3 => o_joint_pwm(143),
      I4 => s00_axi_aresetn,
      I5 => o_joint_pwm_complement(17),
      O => \ikn_output_rb_reg[356]_0\(6)
    );
\pwm_in[7]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8570000FF000000"
    )
        port map (
      I0 => o_joint_pwm(110),
      I1 => \pwm_in[7]_i_2__2_n_0\,
      I2 => o_joint_pwm(109),
      I3 => o_joint_pwm(111),
      I4 => s00_axi_aresetn,
      I5 => o_joint_pwm_complement(13),
      O => \ikn_output_rb_reg[276]_0\(6)
    );
\pwm_in[7]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8570000FF000000"
    )
        port map (
      I0 => o_joint_pwm(102),
      I1 => \pwm_in[7]_i_2__3_n_0\,
      I2 => o_joint_pwm(101),
      I3 => o_joint_pwm(103),
      I4 => s00_axi_aresetn,
      I5 => o_joint_pwm_complement(12),
      O => \ikn_output_rb_reg[256]_0\(6)
    );
\pwm_in[7]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8570000FF000000"
    )
        port map (
      I0 => o_joint_pwm(94),
      I1 => \pwm_in[7]_i_2__4_n_0\,
      I2 => o_joint_pwm(93),
      I3 => o_joint_pwm(95),
      I4 => s00_axi_aresetn,
      I5 => o_joint_pwm_complement(11),
      O => \ikn_output_rb_reg[236]_0\(6)
    );
\pwm_in[7]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8570000FF000000"
    )
        port map (
      I0 => o_joint_pwm(86),
      I1 => \pwm_in[7]_i_2__5_n_0\,
      I2 => o_joint_pwm(85),
      I3 => o_joint_pwm(87),
      I4 => s00_axi_aresetn,
      I5 => o_joint_pwm_complement(10),
      O => \ikn_output_rb_reg[216]_0\(6)
    );
\pwm_in[7]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8570000FF000000"
    )
        port map (
      I0 => o_joint_pwm(78),
      I1 => \pwm_in[7]_i_2__6_n_0\,
      I2 => o_joint_pwm(77),
      I3 => o_joint_pwm(79),
      I4 => s00_axi_aresetn,
      I5 => o_joint_pwm_complement(9),
      O => \ikn_output_rb_reg[196]_0\(6)
    );
\pwm_in[7]_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8570000FF000000"
    )
        port map (
      I0 => o_joint_pwm(70),
      I1 => \pwm_in[7]_i_2__7_n_0\,
      I2 => o_joint_pwm(69),
      I3 => o_joint_pwm(71),
      I4 => s00_axi_aresetn,
      I5 => o_joint_pwm_complement(8),
      O => \ikn_output_rb_reg[176]_0\(6)
    );
\pwm_in[7]_i_1__8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8570000FF000000"
    )
        port map (
      I0 => o_joint_pwm(62),
      I1 => \pwm_in[7]_i_2__8_n_0\,
      I2 => o_joint_pwm(61),
      I3 => o_joint_pwm(63),
      I4 => s00_axi_aresetn,
      I5 => o_joint_pwm_complement(7),
      O => \ikn_output_rb_reg[156]_0\(6)
    );
\pwm_in[7]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A8570000FF000000"
    )
        port map (
      I0 => o_joint_pwm(54),
      I1 => \pwm_in[7]_i_2__9_n_0\,
      I2 => o_joint_pwm(53),
      I3 => o_joint_pwm(55),
      I4 => s00_axi_aresetn,
      I5 => o_joint_pwm_complement(6),
      O => \ikn_output_rb_reg[136]_0\(6)
    );
\pwm_in[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEA"
    )
        port map (
      I0 => o_joint_pwm(132),
      I1 => o_joint_pwm(131),
      I2 => o_joint_pwm(129),
      I3 => \^q\(16),
      I4 => o_joint_pwm(130),
      O => \pwm_in[7]_i_2_n_0\
    );
\pwm_in[7]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEA"
    )
        port map (
      I0 => o_joint_pwm(124),
      I1 => o_joint_pwm(123),
      I2 => o_joint_pwm(121),
      I3 => \^q\(15),
      I4 => o_joint_pwm(122),
      O => \pwm_in[7]_i_2__0_n_0\
    );
\pwm_in[7]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEA"
    )
        port map (
      I0 => o_joint_pwm(116),
      I1 => o_joint_pwm(115),
      I2 => o_joint_pwm(113),
      I3 => \^q\(14),
      I4 => o_joint_pwm(114),
      O => \pwm_in[7]_i_2__1_n_0\
    );
\pwm_in[7]_i_2__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEA"
    )
        port map (
      I0 => o_joint_pwm(44),
      I1 => o_joint_pwm(43),
      I2 => o_joint_pwm(41),
      I3 => \^q\(5),
      I4 => o_joint_pwm(42),
      O => \pwm_in[7]_i_2__10_n_0\
    );
\pwm_in[7]_i_2__11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEA"
    )
        port map (
      I0 => o_joint_pwm(36),
      I1 => o_joint_pwm(35),
      I2 => o_joint_pwm(33),
      I3 => \^q\(4),
      I4 => o_joint_pwm(34),
      O => \pwm_in[7]_i_2__11_n_0\
    );
\pwm_in[7]_i_2__12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEA"
    )
        port map (
      I0 => o_joint_pwm(28),
      I1 => o_joint_pwm(27),
      I2 => o_joint_pwm(25),
      I3 => \^q\(3),
      I4 => o_joint_pwm(26),
      O => \pwm_in[7]_i_2__12_n_0\
    );
\pwm_in[7]_i_2__13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEA"
    )
        port map (
      I0 => o_joint_pwm(20),
      I1 => o_joint_pwm(19),
      I2 => o_joint_pwm(17),
      I3 => \^q\(2),
      I4 => o_joint_pwm(18),
      O => \pwm_in[7]_i_2__13_n_0\
    );
\pwm_in[7]_i_2__14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEA"
    )
        port map (
      I0 => o_joint_pwm(12),
      I1 => o_joint_pwm(11),
      I2 => o_joint_pwm(9),
      I3 => \^q\(1),
      I4 => o_joint_pwm(10),
      O => \pwm_in[7]_i_2__14_n_0\
    );
\pwm_in[7]_i_2__15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEA"
    )
        port map (
      I0 => o_joint_pwm(4),
      I1 => o_joint_pwm(3),
      I2 => o_joint_pwm(1),
      I3 => \^q\(0),
      I4 => o_joint_pwm(2),
      O => \pwm_in[7]_i_2__15_n_0\
    );
\pwm_in[7]_i_2__16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEA"
    )
        port map (
      I0 => o_joint_pwm(140),
      I1 => o_joint_pwm(139),
      I2 => o_joint_pwm(137),
      I3 => \^q\(17),
      I4 => o_joint_pwm(138),
      O => \pwm_in[7]_i_2__16_n_0\
    );
\pwm_in[7]_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEA"
    )
        port map (
      I0 => o_joint_pwm(108),
      I1 => o_joint_pwm(107),
      I2 => o_joint_pwm(105),
      I3 => \^q\(13),
      I4 => o_joint_pwm(106),
      O => \pwm_in[7]_i_2__2_n_0\
    );
\pwm_in[7]_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEA"
    )
        port map (
      I0 => o_joint_pwm(100),
      I1 => o_joint_pwm(99),
      I2 => o_joint_pwm(97),
      I3 => \^q\(12),
      I4 => o_joint_pwm(98),
      O => \pwm_in[7]_i_2__3_n_0\
    );
\pwm_in[7]_i_2__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEA"
    )
        port map (
      I0 => o_joint_pwm(92),
      I1 => o_joint_pwm(91),
      I2 => o_joint_pwm(89),
      I3 => \^q\(11),
      I4 => o_joint_pwm(90),
      O => \pwm_in[7]_i_2__4_n_0\
    );
\pwm_in[7]_i_2__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEA"
    )
        port map (
      I0 => o_joint_pwm(84),
      I1 => o_joint_pwm(83),
      I2 => o_joint_pwm(81),
      I3 => \^q\(10),
      I4 => o_joint_pwm(82),
      O => \pwm_in[7]_i_2__5_n_0\
    );
\pwm_in[7]_i_2__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEA"
    )
        port map (
      I0 => o_joint_pwm(76),
      I1 => o_joint_pwm(75),
      I2 => o_joint_pwm(73),
      I3 => \^q\(9),
      I4 => o_joint_pwm(74),
      O => \pwm_in[7]_i_2__6_n_0\
    );
\pwm_in[7]_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEA"
    )
        port map (
      I0 => o_joint_pwm(68),
      I1 => o_joint_pwm(67),
      I2 => o_joint_pwm(65),
      I3 => \^q\(8),
      I4 => o_joint_pwm(66),
      O => \pwm_in[7]_i_2__7_n_0\
    );
\pwm_in[7]_i_2__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEA"
    )
        port map (
      I0 => o_joint_pwm(60),
      I1 => o_joint_pwm(59),
      I2 => o_joint_pwm(57),
      I3 => \^q\(7),
      I4 => o_joint_pwm(58),
      O => \pwm_in[7]_i_2__8_n_0\
    );
\pwm_in[7]_i_2__9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEEEEEA"
    )
        port map (
      I0 => o_joint_pwm(52),
      I1 => o_joint_pwm(51),
      I2 => o_joint_pwm(49),
      I3 => \^q\(6),
      I4 => o_joint_pwm(50),
      O => \pwm_in[7]_i_2__9_n_0\
    );
\reg_flp_output_q1[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(0),
      I1 => data2(0),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[0]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q1(0),
      O => \reg_flp_output_q1[0]_i_2_n_0\
    );
\reg_flp_output_q1[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q1(0),
      I1 => data6(0),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => data5(0),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => data4(0),
      O => \reg_flp_output_q1[0]_i_3_n_0\
    );
\reg_flp_output_q1[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^q\(3),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \^q\(0),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q1(10),
      O => \reg_flp_output_q1[10]_i_2_n_0\
    );
\reg_flp_output_q1[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q1(10),
      I1 => \^q\(15),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \^q\(12),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => \^q\(9),
      O => \reg_flp_output_q1[10]_i_3_n_0\
    );
\reg_flp_output_q1[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(49),
      I1 => o_joint_pwm(25),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(1),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q1(11),
      O => \reg_flp_output_q1[11]_i_2_n_0\
    );
\reg_flp_output_q1[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q1(11),
      I1 => o_joint_pwm(121),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(97),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => o_joint_pwm(73),
      O => \reg_flp_output_q1[11]_i_3_n_0\
    );
\reg_flp_output_q1[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(50),
      I1 => o_joint_pwm(26),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(2),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q1(12),
      O => \reg_flp_output_q1[12]_i_2_n_0\
    );
\reg_flp_output_q1[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q1(12),
      I1 => o_joint_pwm(122),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(98),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => o_joint_pwm(74),
      O => \reg_flp_output_q1[12]_i_3_n_0\
    );
\reg_flp_output_q1[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(51),
      I1 => o_joint_pwm(27),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(3),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q1(13),
      O => \reg_flp_output_q1[13]_i_2_n_0\
    );
\reg_flp_output_q1[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q1(13),
      I1 => o_joint_pwm(123),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(99),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => o_joint_pwm(75),
      O => \reg_flp_output_q1[13]_i_3_n_0\
    );
\reg_flp_output_q1[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(52),
      I1 => o_joint_pwm(28),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(4),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q1(14),
      O => \reg_flp_output_q1[14]_i_2_n_0\
    );
\reg_flp_output_q1[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q1(14),
      I1 => o_joint_pwm(124),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(100),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => o_joint_pwm(76),
      O => \reg_flp_output_q1[14]_i_3_n_0\
    );
\reg_flp_output_q1[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(53),
      I1 => o_joint_pwm(29),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(5),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q1(15),
      O => \reg_flp_output_q1[15]_i_2_n_0\
    );
\reg_flp_output_q1[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q1(15),
      I1 => o_joint_pwm(125),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(101),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => o_joint_pwm(77),
      O => \reg_flp_output_q1[15]_i_3_n_0\
    );
\reg_flp_output_q1[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(54),
      I1 => o_joint_pwm(30),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(6),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q1(16),
      O => \reg_flp_output_q1[16]_i_2_n_0\
    );
\reg_flp_output_q1[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q1(16),
      I1 => o_joint_pwm(126),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(102),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => o_joint_pwm(78),
      O => \reg_flp_output_q1[16]_i_3_n_0\
    );
\reg_flp_output_q1[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(55),
      I1 => o_joint_pwm(31),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(7),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q1(17),
      O => \reg_flp_output_q1[17]_i_2_n_0\
    );
\reg_flp_output_q1[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q1(17),
      I1 => o_joint_pwm(127),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(103),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => o_joint_pwm(79),
      O => \reg_flp_output_q1[17]_i_3_n_0\
    );
\reg_flp_output_q1[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(18),
      I1 => data2(18),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[18]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q1(18),
      O => \reg_flp_output_q1[18]_i_2_n_0\
    );
\reg_flp_output_q1[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q1(18),
      I1 => data6(18),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => data5(18),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => data4(18),
      O => \reg_flp_output_q1[18]_i_3_n_0\
    );
\reg_flp_output_q1[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(19),
      I1 => data2(19),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[19]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q1(19),
      O => \reg_flp_output_q1[19]_i_2_n_0\
    );
\reg_flp_output_q1[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q1(19),
      I1 => data6(19),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => data5(19),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => data4(19),
      O => \reg_flp_output_q1[19]_i_3_n_0\
    );
\reg_flp_output_q1[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(1),
      I1 => data2(1),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[1]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q1(1),
      O => \reg_flp_output_q1[1]_i_2_n_0\
    );
\reg_flp_output_q1[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q1(1),
      I1 => data6(1),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => data5(1),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => data4(1),
      O => \reg_flp_output_q1[1]_i_3_n_0\
    );
\reg_flp_output_q1[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(2),
      I1 => data2(2),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[2]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q1(2),
      O => \reg_flp_output_q1[2]_i_2_n_0\
    );
\reg_flp_output_q1[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q1(2),
      I1 => data6(2),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => data5(2),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => data4(2),
      O => \reg_flp_output_q1[2]_i_3_n_0\
    );
\reg_flp_output_q1[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(3),
      I1 => data2(3),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[3]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q1(3),
      O => \reg_flp_output_q1[3]_i_2_n_0\
    );
\reg_flp_output_q1[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q1(3),
      I1 => data6(3),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => data5(3),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => data4(3),
      O => \reg_flp_output_q1[3]_i_3_n_0\
    );
\reg_flp_output_q1[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(4),
      I1 => data2(4),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[4]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q1(4),
      O => \reg_flp_output_q1[4]_i_2_n_0\
    );
\reg_flp_output_q1[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q1(4),
      I1 => data6(4),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => data5(4),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => data4(4),
      O => \reg_flp_output_q1[4]_i_3_n_0\
    );
\reg_flp_output_q1[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(5),
      I1 => data2(5),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[5]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q1(5),
      O => \reg_flp_output_q1[5]_i_2_n_0\
    );
\reg_flp_output_q1[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q1(5),
      I1 => data6(5),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => data5(5),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => data4(5),
      O => \reg_flp_output_q1[5]_i_3_n_0\
    );
\reg_flp_output_q1[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(6),
      I1 => data2(6),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[6]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q1(6),
      O => \reg_flp_output_q1[6]_i_2_n_0\
    );
\reg_flp_output_q1[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q1(6),
      I1 => data6(6),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => data5(6),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => data4(6),
      O => \reg_flp_output_q1[6]_i_3_n_0\
    );
\reg_flp_output_q1[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(7),
      I1 => data2(7),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[7]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q1(7),
      O => \reg_flp_output_q1[7]_i_2_n_0\
    );
\reg_flp_output_q1[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q1(7),
      I1 => data6(7),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => data5(7),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => data4(7),
      O => \reg_flp_output_q1[7]_i_3_n_0\
    );
\reg_flp_output_q1[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(8),
      I1 => data2(8),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[8]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q1(8),
      O => \reg_flp_output_q1[8]_i_2_n_0\
    );
\reg_flp_output_q1[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q1(8),
      I1 => data6(8),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => data5(8),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => data4(8),
      O => \reg_flp_output_q1[8]_i_3_n_0\
    );
\reg_flp_output_q1[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => data3(9),
      I1 => data2(9),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[9]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q1(9),
      O => \reg_flp_output_q1[9]_i_2_n_0\
    );
\reg_flp_output_q1[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q1(9),
      I1 => data6(9),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => data5(9),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => data4(9),
      O => \reg_flp_output_q1[9]_i_3_n_0\
    );
\reg_flp_output_q1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q1(0),
      Q => reg_flp_output_q1(0),
      R => '0'
    );
\reg_flp_output_q1_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q1[0]_i_2_n_0\,
      I1 => \reg_flp_output_q1[0]_i_3_n_0\,
      O => mux_flp_output_q1(0),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q1(10),
      Q => reg_flp_output_q1(10),
      R => '0'
    );
\reg_flp_output_q1_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q1[10]_i_2_n_0\,
      I1 => \reg_flp_output_q1[10]_i_3_n_0\,
      O => mux_flp_output_q1(10),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q1(11),
      Q => reg_flp_output_q1(11),
      R => '0'
    );
\reg_flp_output_q1_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q1[11]_i_2_n_0\,
      I1 => \reg_flp_output_q1[11]_i_3_n_0\,
      O => mux_flp_output_q1(11),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q1(12),
      Q => reg_flp_output_q1(12),
      R => '0'
    );
\reg_flp_output_q1_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q1[12]_i_2_n_0\,
      I1 => \reg_flp_output_q1[12]_i_3_n_0\,
      O => mux_flp_output_q1(12),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q1(13),
      Q => reg_flp_output_q1(13),
      R => '0'
    );
\reg_flp_output_q1_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q1[13]_i_2_n_0\,
      I1 => \reg_flp_output_q1[13]_i_3_n_0\,
      O => mux_flp_output_q1(13),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q1(14),
      Q => reg_flp_output_q1(14),
      R => '0'
    );
\reg_flp_output_q1_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q1[14]_i_2_n_0\,
      I1 => \reg_flp_output_q1[14]_i_3_n_0\,
      O => mux_flp_output_q1(14),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q1(15),
      Q => reg_flp_output_q1(15),
      R => '0'
    );
\reg_flp_output_q1_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q1[15]_i_2_n_0\,
      I1 => \reg_flp_output_q1[15]_i_3_n_0\,
      O => mux_flp_output_q1(15),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q1(16),
      Q => reg_flp_output_q1(16),
      R => '0'
    );
\reg_flp_output_q1_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q1[16]_i_2_n_0\,
      I1 => \reg_flp_output_q1[16]_i_3_n_0\,
      O => mux_flp_output_q1(16),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q1(17),
      Q => reg_flp_output_q1(17),
      R => '0'
    );
\reg_flp_output_q1_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q1[17]_i_2_n_0\,
      I1 => \reg_flp_output_q1[17]_i_3_n_0\,
      O => mux_flp_output_q1(17),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q1(18),
      Q => reg_flp_output_q1(18),
      R => '0'
    );
\reg_flp_output_q1_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q1[18]_i_2_n_0\,
      I1 => \reg_flp_output_q1[18]_i_3_n_0\,
      O => mux_flp_output_q1(18),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q1(19),
      Q => reg_flp_output_q1(19),
      R => '0'
    );
\reg_flp_output_q1_reg[19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q1[19]_i_2_n_0\,
      I1 => \reg_flp_output_q1[19]_i_3_n_0\,
      O => mux_flp_output_q1(19),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q1(1),
      Q => reg_flp_output_q1(1),
      R => '0'
    );
\reg_flp_output_q1_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q1[1]_i_2_n_0\,
      I1 => \reg_flp_output_q1[1]_i_3_n_0\,
      O => mux_flp_output_q1(1),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q1(2),
      Q => reg_flp_output_q1(2),
      R => '0'
    );
\reg_flp_output_q1_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q1[2]_i_2_n_0\,
      I1 => \reg_flp_output_q1[2]_i_3_n_0\,
      O => mux_flp_output_q1(2),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q1(3),
      Q => reg_flp_output_q1(3),
      R => '0'
    );
\reg_flp_output_q1_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q1[3]_i_2_n_0\,
      I1 => \reg_flp_output_q1[3]_i_3_n_0\,
      O => mux_flp_output_q1(3),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q1(4),
      Q => reg_flp_output_q1(4),
      R => '0'
    );
\reg_flp_output_q1_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q1[4]_i_2_n_0\,
      I1 => \reg_flp_output_q1[4]_i_3_n_0\,
      O => mux_flp_output_q1(4),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q1(5),
      Q => reg_flp_output_q1(5),
      R => '0'
    );
\reg_flp_output_q1_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q1[5]_i_2_n_0\,
      I1 => \reg_flp_output_q1[5]_i_3_n_0\,
      O => mux_flp_output_q1(5),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q1(6),
      Q => reg_flp_output_q1(6),
      R => '0'
    );
\reg_flp_output_q1_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q1[6]_i_2_n_0\,
      I1 => \reg_flp_output_q1[6]_i_3_n_0\,
      O => mux_flp_output_q1(6),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q1(7),
      Q => reg_flp_output_q1(7),
      R => '0'
    );
\reg_flp_output_q1_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q1[7]_i_2_n_0\,
      I1 => \reg_flp_output_q1[7]_i_3_n_0\,
      O => mux_flp_output_q1(7),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q1(8),
      Q => reg_flp_output_q1(8),
      R => '0'
    );
\reg_flp_output_q1_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q1[8]_i_2_n_0\,
      I1 => \reg_flp_output_q1[8]_i_3_n_0\,
      O => mux_flp_output_q1(8),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q1(9),
      Q => reg_flp_output_q1(9),
      R => '0'
    );
\reg_flp_output_q1_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q1[9]_i_2_n_0\,
      I1 => \reg_flp_output_q1[9]_i_3_n_0\,
      O => mux_flp_output_q1(9),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q2[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__0\(0),
      I1 => \data2__0\(0),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[20]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q2(0),
      O => \reg_flp_output_q2[0]_i_2_n_0\
    );
\reg_flp_output_q2[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q2(0),
      I1 => \data6__0\(0),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \data5__0\(0),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => \data4__0\(0),
      O => \reg_flp_output_q2[0]_i_3_n_0\
    );
\reg_flp_output_q2[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^q\(4),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \^q\(1),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q2(10),
      O => \reg_flp_output_q2[10]_i_2_n_0\
    );
\reg_flp_output_q2[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q2(10),
      I1 => \^q\(16),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \^q\(13),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => \^q\(10),
      O => \reg_flp_output_q2[10]_i_3_n_0\
    );
\reg_flp_output_q2[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(57),
      I1 => o_joint_pwm(33),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(9),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q2(11),
      O => \reg_flp_output_q2[11]_i_2_n_0\
    );
\reg_flp_output_q2[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q2(11),
      I1 => o_joint_pwm(129),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(105),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => o_joint_pwm(81),
      O => \reg_flp_output_q2[11]_i_3_n_0\
    );
\reg_flp_output_q2[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(58),
      I1 => o_joint_pwm(34),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(10),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q2(12),
      O => \reg_flp_output_q2[12]_i_2_n_0\
    );
\reg_flp_output_q2[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q2(12),
      I1 => o_joint_pwm(130),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(106),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => o_joint_pwm(82),
      O => \reg_flp_output_q2[12]_i_3_n_0\
    );
\reg_flp_output_q2[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(59),
      I1 => o_joint_pwm(35),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(11),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q2(13),
      O => \reg_flp_output_q2[13]_i_2_n_0\
    );
\reg_flp_output_q2[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q2(13),
      I1 => o_joint_pwm(131),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(107),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => o_joint_pwm(83),
      O => \reg_flp_output_q2[13]_i_3_n_0\
    );
\reg_flp_output_q2[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(60),
      I1 => o_joint_pwm(36),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(12),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q2(14),
      O => \reg_flp_output_q2[14]_i_2_n_0\
    );
\reg_flp_output_q2[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q2(14),
      I1 => o_joint_pwm(132),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(108),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => o_joint_pwm(84),
      O => \reg_flp_output_q2[14]_i_3_n_0\
    );
\reg_flp_output_q2[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(61),
      I1 => o_joint_pwm(37),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(13),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q2(15),
      O => \reg_flp_output_q2[15]_i_2_n_0\
    );
\reg_flp_output_q2[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q2(15),
      I1 => o_joint_pwm(133),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(109),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => o_joint_pwm(85),
      O => \reg_flp_output_q2[15]_i_3_n_0\
    );
\reg_flp_output_q2[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(62),
      I1 => o_joint_pwm(38),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(14),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q2(16),
      O => \reg_flp_output_q2[16]_i_2_n_0\
    );
\reg_flp_output_q2[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q2(16),
      I1 => o_joint_pwm(134),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(110),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => o_joint_pwm(86),
      O => \reg_flp_output_q2[16]_i_3_n_0\
    );
\reg_flp_output_q2[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(63),
      I1 => o_joint_pwm(39),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(15),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q2(17),
      O => \reg_flp_output_q2[17]_i_2_n_0\
    );
\reg_flp_output_q2[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q2(17),
      I1 => o_joint_pwm(135),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(111),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => o_joint_pwm(87),
      O => \reg_flp_output_q2[17]_i_3_n_0\
    );
\reg_flp_output_q2[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__0\(18),
      I1 => \data2__0\(18),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[38]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q2(18),
      O => \reg_flp_output_q2[18]_i_2_n_0\
    );
\reg_flp_output_q2[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q2(18),
      I1 => \data6__0\(18),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \data5__0\(18),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => \data4__0\(18),
      O => \reg_flp_output_q2[18]_i_3_n_0\
    );
\reg_flp_output_q2[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__0\(19),
      I1 => \data2__0\(19),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[39]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q2(19),
      O => \reg_flp_output_q2[19]_i_2_n_0\
    );
\reg_flp_output_q2[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q2(19),
      I1 => \data6__0\(19),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \data5__0\(19),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => \data4__0\(19),
      O => \reg_flp_output_q2[19]_i_3_n_0\
    );
\reg_flp_output_q2[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__0\(1),
      I1 => \data2__0\(1),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[21]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q2(1),
      O => \reg_flp_output_q2[1]_i_2_n_0\
    );
\reg_flp_output_q2[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q2(1),
      I1 => \data6__0\(1),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \data5__0\(1),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => \data4__0\(1),
      O => \reg_flp_output_q2[1]_i_3_n_0\
    );
\reg_flp_output_q2[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__0\(2),
      I1 => \data2__0\(2),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[22]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q2(2),
      O => \reg_flp_output_q2[2]_i_2_n_0\
    );
\reg_flp_output_q2[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q2(2),
      I1 => \data6__0\(2),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \data5__0\(2),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => \data4__0\(2),
      O => \reg_flp_output_q2[2]_i_3_n_0\
    );
\reg_flp_output_q2[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__0\(3),
      I1 => \data2__0\(3),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[23]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q2(3),
      O => \reg_flp_output_q2[3]_i_2_n_0\
    );
\reg_flp_output_q2[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q2(3),
      I1 => \data6__0\(3),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \data5__0\(3),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => \data4__0\(3),
      O => \reg_flp_output_q2[3]_i_3_n_0\
    );
\reg_flp_output_q2[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__0\(4),
      I1 => \data2__0\(4),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[24]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q2(4),
      O => \reg_flp_output_q2[4]_i_2_n_0\
    );
\reg_flp_output_q2[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q2(4),
      I1 => \data6__0\(4),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \data5__0\(4),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => \data4__0\(4),
      O => \reg_flp_output_q2[4]_i_3_n_0\
    );
\reg_flp_output_q2[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__0\(5),
      I1 => \data2__0\(5),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[25]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q2(5),
      O => \reg_flp_output_q2[5]_i_2_n_0\
    );
\reg_flp_output_q2[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q2(5),
      I1 => \data6__0\(5),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \data5__0\(5),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => \data4__0\(5),
      O => \reg_flp_output_q2[5]_i_3_n_0\
    );
\reg_flp_output_q2[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__0\(6),
      I1 => \data2__0\(6),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[26]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q2(6),
      O => \reg_flp_output_q2[6]_i_2_n_0\
    );
\reg_flp_output_q2[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q2(6),
      I1 => \data6__0\(6),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \data5__0\(6),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => \data4__0\(6),
      O => \reg_flp_output_q2[6]_i_3_n_0\
    );
\reg_flp_output_q2[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__0\(7),
      I1 => \data2__0\(7),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[27]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q2(7),
      O => \reg_flp_output_q2[7]_i_2_n_0\
    );
\reg_flp_output_q2[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q2(7),
      I1 => \data6__0\(7),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \data5__0\(7),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => \data4__0\(7),
      O => \reg_flp_output_q2[7]_i_3_n_0\
    );
\reg_flp_output_q2[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__0\(8),
      I1 => \data2__0\(8),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[28]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q2(8),
      O => \reg_flp_output_q2[8]_i_2_n_0\
    );
\reg_flp_output_q2[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q2(8),
      I1 => \data6__0\(8),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \data5__0\(8),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => \data4__0\(8),
      O => \reg_flp_output_q2[8]_i_3_n_0\
    );
\reg_flp_output_q2[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__0\(9),
      I1 => \data2__0\(9),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[29]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q2(9),
      O => \reg_flp_output_q2[9]_i_2_n_0\
    );
\reg_flp_output_q2[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q2(9),
      I1 => \data6__0\(9),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \data5__0\(9),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => \data4__0\(9),
      O => \reg_flp_output_q2[9]_i_3_n_0\
    );
\reg_flp_output_q2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q2(0),
      Q => reg_flp_output_q2(0),
      R => '0'
    );
\reg_flp_output_q2_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q2[0]_i_2_n_0\,
      I1 => \reg_flp_output_q2[0]_i_3_n_0\,
      O => mux_flp_output_q2(0),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q2(10),
      Q => reg_flp_output_q2(10),
      R => '0'
    );
\reg_flp_output_q2_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q2[10]_i_2_n_0\,
      I1 => \reg_flp_output_q2[10]_i_3_n_0\,
      O => mux_flp_output_q2(10),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q2(11),
      Q => reg_flp_output_q2(11),
      R => '0'
    );
\reg_flp_output_q2_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q2[11]_i_2_n_0\,
      I1 => \reg_flp_output_q2[11]_i_3_n_0\,
      O => mux_flp_output_q2(11),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q2(12),
      Q => reg_flp_output_q2(12),
      R => '0'
    );
\reg_flp_output_q2_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q2[12]_i_2_n_0\,
      I1 => \reg_flp_output_q2[12]_i_3_n_0\,
      O => mux_flp_output_q2(12),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q2(13),
      Q => reg_flp_output_q2(13),
      R => '0'
    );
\reg_flp_output_q2_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q2[13]_i_2_n_0\,
      I1 => \reg_flp_output_q2[13]_i_3_n_0\,
      O => mux_flp_output_q2(13),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q2(14),
      Q => reg_flp_output_q2(14),
      R => '0'
    );
\reg_flp_output_q2_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q2[14]_i_2_n_0\,
      I1 => \reg_flp_output_q2[14]_i_3_n_0\,
      O => mux_flp_output_q2(14),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q2(15),
      Q => reg_flp_output_q2(15),
      R => '0'
    );
\reg_flp_output_q2_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q2[15]_i_2_n_0\,
      I1 => \reg_flp_output_q2[15]_i_3_n_0\,
      O => mux_flp_output_q2(15),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q2(16),
      Q => reg_flp_output_q2(16),
      R => '0'
    );
\reg_flp_output_q2_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q2[16]_i_2_n_0\,
      I1 => \reg_flp_output_q2[16]_i_3_n_0\,
      O => mux_flp_output_q2(16),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q2(17),
      Q => reg_flp_output_q2(17),
      R => '0'
    );
\reg_flp_output_q2_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q2[17]_i_2_n_0\,
      I1 => \reg_flp_output_q2[17]_i_3_n_0\,
      O => mux_flp_output_q2(17),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q2(18),
      Q => reg_flp_output_q2(18),
      R => '0'
    );
\reg_flp_output_q2_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q2[18]_i_2_n_0\,
      I1 => \reg_flp_output_q2[18]_i_3_n_0\,
      O => mux_flp_output_q2(18),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q2(19),
      Q => reg_flp_output_q2(19),
      R => '0'
    );
\reg_flp_output_q2_reg[19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q2[19]_i_2_n_0\,
      I1 => \reg_flp_output_q2[19]_i_3_n_0\,
      O => mux_flp_output_q2(19),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q2(1),
      Q => reg_flp_output_q2(1),
      R => '0'
    );
\reg_flp_output_q2_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q2[1]_i_2_n_0\,
      I1 => \reg_flp_output_q2[1]_i_3_n_0\,
      O => mux_flp_output_q2(1),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q2(2),
      Q => reg_flp_output_q2(2),
      R => '0'
    );
\reg_flp_output_q2_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q2[2]_i_2_n_0\,
      I1 => \reg_flp_output_q2[2]_i_3_n_0\,
      O => mux_flp_output_q2(2),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q2(3),
      Q => reg_flp_output_q2(3),
      R => '0'
    );
\reg_flp_output_q2_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q2[3]_i_2_n_0\,
      I1 => \reg_flp_output_q2[3]_i_3_n_0\,
      O => mux_flp_output_q2(3),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q2(4),
      Q => reg_flp_output_q2(4),
      R => '0'
    );
\reg_flp_output_q2_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q2[4]_i_2_n_0\,
      I1 => \reg_flp_output_q2[4]_i_3_n_0\,
      O => mux_flp_output_q2(4),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q2(5),
      Q => reg_flp_output_q2(5),
      R => '0'
    );
\reg_flp_output_q2_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q2[5]_i_2_n_0\,
      I1 => \reg_flp_output_q2[5]_i_3_n_0\,
      O => mux_flp_output_q2(5),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q2(6),
      Q => reg_flp_output_q2(6),
      R => '0'
    );
\reg_flp_output_q2_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q2[6]_i_2_n_0\,
      I1 => \reg_flp_output_q2[6]_i_3_n_0\,
      O => mux_flp_output_q2(6),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q2(7),
      Q => reg_flp_output_q2(7),
      R => '0'
    );
\reg_flp_output_q2_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q2[7]_i_2_n_0\,
      I1 => \reg_flp_output_q2[7]_i_3_n_0\,
      O => mux_flp_output_q2(7),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q2(8),
      Q => reg_flp_output_q2(8),
      R => '0'
    );
\reg_flp_output_q2_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q2[8]_i_2_n_0\,
      I1 => \reg_flp_output_q2[8]_i_3_n_0\,
      O => mux_flp_output_q2(8),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q2(9),
      Q => reg_flp_output_q2(9),
      R => '0'
    );
\reg_flp_output_q2_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q2[9]_i_2_n_0\,
      I1 => \reg_flp_output_q2[9]_i_3_n_0\,
      O => mux_flp_output_q2(9),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q3[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__1\(0),
      I1 => \data2__1\(0),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[40]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q3(0),
      O => \reg_flp_output_q3[0]_i_2_n_0\
    );
\reg_flp_output_q3[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q3(0),
      I1 => \data6__1\(0),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \data5__1\(0),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => \data4__1\(0),
      O => \reg_flp_output_q3[0]_i_3_n_0\
    );
\reg_flp_output_q3[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(5),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \^q\(2),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q3(10),
      O => \reg_flp_output_q3[10]_i_2_n_0\
    );
\reg_flp_output_q3[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q3(10),
      I1 => \^q\(17),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \^q\(14),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => \^q\(11),
      O => \reg_flp_output_q3[10]_i_3_n_0\
    );
\reg_flp_output_q3[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(65),
      I1 => o_joint_pwm(41),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(17),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q3(11),
      O => \reg_flp_output_q3[11]_i_2_n_0\
    );
\reg_flp_output_q3[11]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q3(11),
      I1 => o_joint_pwm(137),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(113),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => o_joint_pwm(89),
      O => \reg_flp_output_q3[11]_i_3_n_0\
    );
\reg_flp_output_q3[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(66),
      I1 => o_joint_pwm(42),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(18),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q3(12),
      O => \reg_flp_output_q3[12]_i_2_n_0\
    );
\reg_flp_output_q3[12]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q3(12),
      I1 => o_joint_pwm(138),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(114),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => o_joint_pwm(90),
      O => \reg_flp_output_q3[12]_i_3_n_0\
    );
\reg_flp_output_q3[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(67),
      I1 => o_joint_pwm(43),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(19),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q3(13),
      O => \reg_flp_output_q3[13]_i_2_n_0\
    );
\reg_flp_output_q3[13]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q3(13),
      I1 => o_joint_pwm(139),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(115),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => o_joint_pwm(91),
      O => \reg_flp_output_q3[13]_i_3_n_0\
    );
\reg_flp_output_q3[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(68),
      I1 => o_joint_pwm(44),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(20),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q3(14),
      O => \reg_flp_output_q3[14]_i_2_n_0\
    );
\reg_flp_output_q3[14]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q3(14),
      I1 => o_joint_pwm(140),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(116),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => o_joint_pwm(92),
      O => \reg_flp_output_q3[14]_i_3_n_0\
    );
\reg_flp_output_q3[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(69),
      I1 => o_joint_pwm(45),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(21),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q3(15),
      O => \reg_flp_output_q3[15]_i_2_n_0\
    );
\reg_flp_output_q3[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q3(15),
      I1 => o_joint_pwm(141),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(117),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => o_joint_pwm(93),
      O => \reg_flp_output_q3[15]_i_3_n_0\
    );
\reg_flp_output_q3[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(70),
      I1 => o_joint_pwm(46),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(22),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q3(16),
      O => \reg_flp_output_q3[16]_i_2_n_0\
    );
\reg_flp_output_q3[16]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q3(16),
      I1 => o_joint_pwm(142),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(118),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => o_joint_pwm(94),
      O => \reg_flp_output_q3[16]_i_3_n_0\
    );
\reg_flp_output_q3[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => o_joint_pwm(71),
      I1 => o_joint_pwm(47),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(23),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q3(17),
      O => \reg_flp_output_q3[17]_i_2_n_0\
    );
\reg_flp_output_q3[17]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q3(17),
      I1 => o_joint_pwm(143),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => o_joint_pwm(119),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => o_joint_pwm(95),
      O => \reg_flp_output_q3[17]_i_3_n_0\
    );
\reg_flp_output_q3[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__1\(18),
      I1 => \data2__1\(18),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[58]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q3(18),
      O => \reg_flp_output_q3[18]_i_2_n_0\
    );
\reg_flp_output_q3[18]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q3(18),
      I1 => \data6__1\(18),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \data5__1\(18),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => \data4__1\(18),
      O => \reg_flp_output_q3[18]_i_3_n_0\
    );
\reg_flp_output_q3[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__1\(19),
      I1 => \data2__1\(19),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[59]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q3(19),
      O => \reg_flp_output_q3[19]_i_2_n_0\
    );
\reg_flp_output_q3[19]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q3(19),
      I1 => \data6__1\(19),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \data5__1\(19),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => \data4__1\(19),
      O => \reg_flp_output_q3[19]_i_3_n_0\
    );
\reg_flp_output_q3[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__1\(1),
      I1 => \data2__1\(1),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[41]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q3(1),
      O => \reg_flp_output_q3[1]_i_2_n_0\
    );
\reg_flp_output_q3[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q3(1),
      I1 => \data6__1\(1),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \data5__1\(1),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => \data4__1\(1),
      O => \reg_flp_output_q3[1]_i_3_n_0\
    );
\reg_flp_output_q3[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__1\(2),
      I1 => \data2__1\(2),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[42]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q3(2),
      O => \reg_flp_output_q3[2]_i_2_n_0\
    );
\reg_flp_output_q3[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q3(2),
      I1 => \data6__1\(2),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \data5__1\(2),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => \data4__1\(2),
      O => \reg_flp_output_q3[2]_i_3_n_0\
    );
\reg_flp_output_q3[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__1\(3),
      I1 => \data2__1\(3),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[43]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q3(3),
      O => \reg_flp_output_q3[3]_i_2_n_0\
    );
\reg_flp_output_q3[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q3(3),
      I1 => \data6__1\(3),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \data5__1\(3),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => \data4__1\(3),
      O => \reg_flp_output_q3[3]_i_3_n_0\
    );
\reg_flp_output_q3[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__1\(4),
      I1 => \data2__1\(4),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[44]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q3(4),
      O => \reg_flp_output_q3[4]_i_2_n_0\
    );
\reg_flp_output_q3[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q3(4),
      I1 => \data6__1\(4),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \data5__1\(4),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => \data4__1\(4),
      O => \reg_flp_output_q3[4]_i_3_n_0\
    );
\reg_flp_output_q3[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__1\(5),
      I1 => \data2__1\(5),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[45]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q3(5),
      O => \reg_flp_output_q3[5]_i_2_n_0\
    );
\reg_flp_output_q3[5]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q3(5),
      I1 => \data6__1\(5),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \data5__1\(5),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => \data4__1\(5),
      O => \reg_flp_output_q3[5]_i_3_n_0\
    );
\reg_flp_output_q3[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__1\(6),
      I1 => \data2__1\(6),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[46]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q3(6),
      O => \reg_flp_output_q3[6]_i_2_n_0\
    );
\reg_flp_output_q3[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q3(6),
      I1 => \data6__1\(6),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \data5__1\(6),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => \data4__1\(6),
      O => \reg_flp_output_q3[6]_i_3_n_0\
    );
\reg_flp_output_q3[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__1\(7),
      I1 => \data2__1\(7),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[47]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q3(7),
      O => \reg_flp_output_q3[7]_i_2_n_0\
    );
\reg_flp_output_q3[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q3(7),
      I1 => \data6__1\(7),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \data5__1\(7),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => \data4__1\(7),
      O => \reg_flp_output_q3[7]_i_3_n_0\
    );
\reg_flp_output_q3[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__1\(8),
      I1 => \data2__1\(8),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[48]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q3(8),
      O => \reg_flp_output_q3[8]_i_2_n_0\
    );
\reg_flp_output_q3[8]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q3(8),
      I1 => \data6__1\(8),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \data5__1\(8),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => \data4__1\(8),
      O => \reg_flp_output_q3[8]_i_3_n_0\
    );
\reg_flp_output_q3[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \data3__1\(9),
      I1 => \data2__1\(9),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \ikn_output_rb_reg_n_0_[49]\,
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => ikn_q3(9),
      O => \reg_flp_output_q3[9]_i_2_n_0\
    );
\reg_flp_output_q3[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => ikn_q3(9),
      I1 => \data6__1\(9),
      I2 => \slv_reg1_reg_n_0_[10]\,
      I3 => \data5__1\(9),
      I4 => \slv_reg1_reg_n_0_[9]\,
      I5 => \data4__1\(9),
      O => \reg_flp_output_q3[9]_i_3_n_0\
    );
\reg_flp_output_q3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q3(0),
      Q => reg_flp_output_q3(0),
      R => '0'
    );
\reg_flp_output_q3_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q3[0]_i_2_n_0\,
      I1 => \reg_flp_output_q3[0]_i_3_n_0\,
      O => mux_flp_output_q3(0),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q3(10),
      Q => reg_flp_output_q3(10),
      R => '0'
    );
\reg_flp_output_q3_reg[10]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q3[10]_i_2_n_0\,
      I1 => \reg_flp_output_q3[10]_i_3_n_0\,
      O => mux_flp_output_q3(10),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q3(11),
      Q => reg_flp_output_q3(11),
      R => '0'
    );
\reg_flp_output_q3_reg[11]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q3[11]_i_2_n_0\,
      I1 => \reg_flp_output_q3[11]_i_3_n_0\,
      O => mux_flp_output_q3(11),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q3(12),
      Q => reg_flp_output_q3(12),
      R => '0'
    );
\reg_flp_output_q3_reg[12]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q3[12]_i_2_n_0\,
      I1 => \reg_flp_output_q3[12]_i_3_n_0\,
      O => mux_flp_output_q3(12),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q3(13),
      Q => reg_flp_output_q3(13),
      R => '0'
    );
\reg_flp_output_q3_reg[13]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q3[13]_i_2_n_0\,
      I1 => \reg_flp_output_q3[13]_i_3_n_0\,
      O => mux_flp_output_q3(13),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q3(14),
      Q => reg_flp_output_q3(14),
      R => '0'
    );
\reg_flp_output_q3_reg[14]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q3[14]_i_2_n_0\,
      I1 => \reg_flp_output_q3[14]_i_3_n_0\,
      O => mux_flp_output_q3(14),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q3(15),
      Q => reg_flp_output_q3(15),
      R => '0'
    );
\reg_flp_output_q3_reg[15]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q3[15]_i_2_n_0\,
      I1 => \reg_flp_output_q3[15]_i_3_n_0\,
      O => mux_flp_output_q3(15),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q3(16),
      Q => reg_flp_output_q3(16),
      R => '0'
    );
\reg_flp_output_q3_reg[16]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q3[16]_i_2_n_0\,
      I1 => \reg_flp_output_q3[16]_i_3_n_0\,
      O => mux_flp_output_q3(16),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q3(17),
      Q => reg_flp_output_q3(17),
      R => '0'
    );
\reg_flp_output_q3_reg[17]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q3[17]_i_2_n_0\,
      I1 => \reg_flp_output_q3[17]_i_3_n_0\,
      O => mux_flp_output_q3(17),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q3(18),
      Q => reg_flp_output_q3(18),
      R => '0'
    );
\reg_flp_output_q3_reg[18]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q3[18]_i_2_n_0\,
      I1 => \reg_flp_output_q3[18]_i_3_n_0\,
      O => mux_flp_output_q3(18),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q3(19),
      Q => reg_flp_output_q3(19),
      R => '0'
    );
\reg_flp_output_q3_reg[19]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q3[19]_i_2_n_0\,
      I1 => \reg_flp_output_q3[19]_i_3_n_0\,
      O => mux_flp_output_q3(19),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q3(1),
      Q => reg_flp_output_q3(1),
      R => '0'
    );
\reg_flp_output_q3_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q3[1]_i_2_n_0\,
      I1 => \reg_flp_output_q3[1]_i_3_n_0\,
      O => mux_flp_output_q3(1),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q3(2),
      Q => reg_flp_output_q3(2),
      R => '0'
    );
\reg_flp_output_q3_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q3[2]_i_2_n_0\,
      I1 => \reg_flp_output_q3[2]_i_3_n_0\,
      O => mux_flp_output_q3(2),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q3(3),
      Q => reg_flp_output_q3(3),
      R => '0'
    );
\reg_flp_output_q3_reg[3]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q3[3]_i_2_n_0\,
      I1 => \reg_flp_output_q3[3]_i_3_n_0\,
      O => mux_flp_output_q3(3),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q3(4),
      Q => reg_flp_output_q3(4),
      R => '0'
    );
\reg_flp_output_q3_reg[4]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q3[4]_i_2_n_0\,
      I1 => \reg_flp_output_q3[4]_i_3_n_0\,
      O => mux_flp_output_q3(4),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q3(5),
      Q => reg_flp_output_q3(5),
      R => '0'
    );
\reg_flp_output_q3_reg[5]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q3[5]_i_2_n_0\,
      I1 => \reg_flp_output_q3[5]_i_3_n_0\,
      O => mux_flp_output_q3(5),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q3(6),
      Q => reg_flp_output_q3(6),
      R => '0'
    );
\reg_flp_output_q3_reg[6]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q3[6]_i_2_n_0\,
      I1 => \reg_flp_output_q3[6]_i_3_n_0\,
      O => mux_flp_output_q3(6),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q3(7),
      Q => reg_flp_output_q3(7),
      R => '0'
    );
\reg_flp_output_q3_reg[7]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q3[7]_i_2_n_0\,
      I1 => \reg_flp_output_q3[7]_i_3_n_0\,
      O => mux_flp_output_q3(7),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q3(8),
      Q => reg_flp_output_q3(8),
      R => '0'
    );
\reg_flp_output_q3_reg[8]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q3[8]_i_2_n_0\,
      I1 => \reg_flp_output_q3[8]_i_3_n_0\,
      O => mux_flp_output_q3(8),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_flp_output_q3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => mux_flp_output_q3(9),
      Q => reg_flp_output_q3(9),
      R => '0'
    );
\reg_flp_output_q3_reg[9]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \reg_flp_output_q3[9]_i_2_n_0\,
      I1 => \reg_flp_output_q3[9]_i_3_n_0\,
      O => mux_flp_output_q3(9),
      S => \slv_reg1_reg_n_0_[11]\
    );
\reg_ikn_q1_offset_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q1/fxp_shifted\(0),
      Q => reg_ikn_q1_offset(0),
      R => \i___80_n_0\
    );
\reg_ikn_q1_offset_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q1/fxp_signed\(10),
      Q => reg_ikn_q1_offset(10),
      R => \i___80_n_0\
    );
\reg_ikn_q1_offset_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q1/fxp_signed\(11),
      Q => reg_ikn_q1_offset(11),
      R => \i___80_n_0\
    );
\reg_ikn_q1_offset_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q1/fxp_signed\(12),
      Q => reg_ikn_q1_offset(12),
      R => \i___80_n_0\
    );
\reg_ikn_q1_offset_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_ikn_q1_offset_reg[8]_i_2_n_0\,
      CO(3) => \reg_ikn_q1_offset_reg[12]_i_3_n_0\,
      CO(2) => \reg_ikn_q1_offset_reg[12]_i_3_n_1\,
      CO(1) => \reg_ikn_q1_offset_reg[12]_i_3_n_2\,
      CO(0) => \reg_ikn_q1_offset_reg[12]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \flp2fxp_converter_offset_q1/fxp_signed0\(12 downto 9),
      S(3) => LEG_COUNTER_n_0,
      S(2) => LEG_COUNTER_n_1,
      S(1) => LEG_COUNTER_n_2,
      S(0) => LEG_COUNTER_n_3
    );
\reg_ikn_q1_offset_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q1/fxp_signed\(13),
      Q => reg_ikn_q1_offset(13),
      R => \i___80_n_0\
    );
\reg_ikn_q1_offset_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q1/fxp_signed\(14),
      Q => reg_ikn_q1_offset(14),
      R => \i___80_n_0\
    );
\reg_ikn_q1_offset_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q1/fxp_signed\(15),
      Q => reg_ikn_q1_offset(15),
      R => \i___80_n_0\
    );
\reg_ikn_q1_offset_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q1/fxp_signed\(16),
      Q => reg_ikn_q1_offset(16),
      R => \i___80_n_0\
    );
\reg_ikn_q1_offset_reg[16]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_ikn_q1_offset_reg[12]_i_3_n_0\,
      CO(3) => \reg_ikn_q1_offset_reg[16]_i_3_n_0\,
      CO(2) => \reg_ikn_q1_offset_reg[16]_i_3_n_1\,
      CO(1) => \reg_ikn_q1_offset_reg[16]_i_3_n_2\,
      CO(0) => \reg_ikn_q1_offset_reg[16]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \flp2fxp_converter_offset_q1/fxp_signed0\(16 downto 13),
      S(3) => LEG_COUNTER_n_25,
      S(2) => LEG_COUNTER_n_26,
      S(1) => LEG_COUNTER_n_27,
      S(0) => LEG_COUNTER_n_28
    );
\reg_ikn_q1_offset_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q1/fxp_signed\(17),
      Q => reg_ikn_q1_offset(17),
      R => \i___80_n_0\
    );
\reg_ikn_q1_offset_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q1/fxp_signed\(18),
      Q => reg_ikn_q1_offset(18),
      R => \i___80_n_0\
    );
\reg_ikn_q1_offset_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q1/fxp_signed\(19),
      Q => reg_ikn_q1_offset(19),
      R => \i___80_n_0\
    );
\reg_ikn_q1_offset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q1/fxp_signed\(1),
      Q => reg_ikn_q1_offset(1),
      R => \i___80_n_0\
    );
\reg_ikn_q1_offset_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q1/fxp_signed\(2),
      Q => reg_ikn_q1_offset(2),
      R => \i___80_n_0\
    );
\reg_ikn_q1_offset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q1/fxp_signed\(3),
      Q => reg_ikn_q1_offset(3),
      R => \i___80_n_0\
    );
\reg_ikn_q1_offset_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q1/fxp_signed\(4),
      Q => reg_ikn_q1_offset(4),
      R => \i___80_n_0\
    );
\reg_ikn_q1_offset_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_ikn_q1_offset_reg[4]_i_2_n_0\,
      CO(2) => \reg_ikn_q1_offset_reg[4]_i_2_n_1\,
      CO(1) => \reg_ikn_q1_offset_reg[4]_i_2_n_2\,
      CO(0) => \reg_ikn_q1_offset_reg[4]_i_2_n_3\,
      CYINIT => LEG_COUNTER_n_90,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \flp2fxp_converter_offset_q1/fxp_signed0\(4 downto 1),
      S(3) => LEG_COUNTER_n_92,
      S(2) => LEG_COUNTER_n_93,
      S(1) => LEG_COUNTER_n_94,
      S(0) => LEG_COUNTER_n_95
    );
\reg_ikn_q1_offset_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q1/fxp_signed\(5),
      Q => reg_ikn_q1_offset(5),
      R => \i___80_n_0\
    );
\reg_ikn_q1_offset_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q1/fxp_signed\(6),
      Q => reg_ikn_q1_offset(6),
      R => \i___80_n_0\
    );
\reg_ikn_q1_offset_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q1/fxp_signed\(7),
      Q => reg_ikn_q1_offset(7),
      R => \i___80_n_0\
    );
\reg_ikn_q1_offset_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q1/fxp_signed\(8),
      Q => reg_ikn_q1_offset(8),
      R => \i___80_n_0\
    );
\reg_ikn_q1_offset_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_ikn_q1_offset_reg[4]_i_2_n_0\,
      CO(3) => \reg_ikn_q1_offset_reg[8]_i_2_n_0\,
      CO(2) => \reg_ikn_q1_offset_reg[8]_i_2_n_1\,
      CO(1) => \reg_ikn_q1_offset_reg[8]_i_2_n_2\,
      CO(0) => \reg_ikn_q1_offset_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \flp2fxp_converter_offset_q1/fxp_signed0\(8 downto 5),
      S(3) => LEG_COUNTER_n_96,
      S(2) => LEG_COUNTER_n_97,
      S(1) => LEG_COUNTER_n_98,
      S(0) => LEG_COUNTER_n_99
    );
\reg_ikn_q1_offset_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q1/fxp_signed\(9),
      Q => reg_ikn_q1_offset(9),
      R => \i___80_n_0\
    );
\reg_ikn_q2_offset_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q2/fxp_shifted\(0),
      Q => reg_ikn_q2_offset(0),
      R => \i___82_n_0\
    );
\reg_ikn_q2_offset_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q2/fxp_signed\(10),
      Q => reg_ikn_q2_offset(10),
      R => \i___82_n_0\
    );
\reg_ikn_q2_offset_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q2/fxp_signed\(11),
      Q => reg_ikn_q2_offset(11),
      R => \i___82_n_0\
    );
\reg_ikn_q2_offset_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q2/fxp_signed\(12),
      Q => reg_ikn_q2_offset(12),
      R => \i___82_n_0\
    );
\reg_ikn_q2_offset_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_ikn_q2_offset_reg[8]_i_2_n_0\,
      CO(3) => \reg_ikn_q2_offset_reg[12]_i_3_n_0\,
      CO(2) => \reg_ikn_q2_offset_reg[12]_i_3_n_1\,
      CO(1) => \reg_ikn_q2_offset_reg[12]_i_3_n_2\,
      CO(0) => \reg_ikn_q2_offset_reg[12]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \flp2fxp_converter_offset_q2/fxp_signed0\(12 downto 9),
      S(3) => LEG_COUNTER_n_30,
      S(2) => LEG_COUNTER_n_31,
      S(1) => LEG_COUNTER_n_32,
      S(0) => LEG_COUNTER_n_33
    );
\reg_ikn_q2_offset_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q2/fxp_signed\(13),
      Q => reg_ikn_q2_offset(13),
      R => \i___82_n_0\
    );
\reg_ikn_q2_offset_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q2/fxp_signed\(14),
      Q => reg_ikn_q2_offset(14),
      R => \i___82_n_0\
    );
\reg_ikn_q2_offset_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q2/fxp_signed\(15),
      Q => reg_ikn_q2_offset(15),
      R => \i___82_n_0\
    );
\reg_ikn_q2_offset_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q2/fxp_signed\(16),
      Q => reg_ikn_q2_offset(16),
      R => \i___82_n_0\
    );
\reg_ikn_q2_offset_reg[16]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_ikn_q2_offset_reg[12]_i_3_n_0\,
      CO(3) => \reg_ikn_q2_offset_reg[16]_i_3_n_0\,
      CO(2) => \reg_ikn_q2_offset_reg[16]_i_3_n_1\,
      CO(1) => \reg_ikn_q2_offset_reg[16]_i_3_n_2\,
      CO(0) => \reg_ikn_q2_offset_reg[16]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \flp2fxp_converter_offset_q2/fxp_signed0\(16 downto 13),
      S(3) => LEG_COUNTER_n_55,
      S(2) => LEG_COUNTER_n_56,
      S(1) => LEG_COUNTER_n_57,
      S(0) => LEG_COUNTER_n_58
    );
\reg_ikn_q2_offset_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q2/fxp_signed\(17),
      Q => reg_ikn_q2_offset(17),
      R => \i___82_n_0\
    );
\reg_ikn_q2_offset_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q2/fxp_signed\(18),
      Q => reg_ikn_q2_offset(18),
      R => \i___82_n_0\
    );
\reg_ikn_q2_offset_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q2/fxp_signed\(19),
      Q => reg_ikn_q2_offset(19),
      R => \i___82_n_0\
    );
\reg_ikn_q2_offset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q2/fxp_signed\(1),
      Q => reg_ikn_q2_offset(1),
      R => \i___82_n_0\
    );
\reg_ikn_q2_offset_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q2/fxp_signed\(2),
      Q => reg_ikn_q2_offset(2),
      R => \i___82_n_0\
    );
\reg_ikn_q2_offset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q2/fxp_signed\(3),
      Q => reg_ikn_q2_offset(3),
      R => \i___82_n_0\
    );
\reg_ikn_q2_offset_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q2/fxp_signed\(4),
      Q => reg_ikn_q2_offset(4),
      R => \i___82_n_0\
    );
\reg_ikn_q2_offset_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_ikn_q2_offset_reg[4]_i_2_n_0\,
      CO(2) => \reg_ikn_q2_offset_reg[4]_i_2_n_1\,
      CO(1) => \reg_ikn_q2_offset_reg[4]_i_2_n_2\,
      CO(0) => \reg_ikn_q2_offset_reg[4]_i_2_n_3\,
      CYINIT => LEG_COUNTER_n_107,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \flp2fxp_converter_offset_q2/fxp_signed0\(4 downto 1),
      S(3) => LEG_COUNTER_n_109,
      S(2) => LEG_COUNTER_n_110,
      S(1) => LEG_COUNTER_n_111,
      S(0) => LEG_COUNTER_n_112
    );
\reg_ikn_q2_offset_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q2/fxp_signed\(5),
      Q => reg_ikn_q2_offset(5),
      R => \i___82_n_0\
    );
\reg_ikn_q2_offset_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q2/fxp_signed\(6),
      Q => reg_ikn_q2_offset(6),
      R => \i___82_n_0\
    );
\reg_ikn_q2_offset_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q2/fxp_signed\(7),
      Q => reg_ikn_q2_offset(7),
      R => \i___82_n_0\
    );
\reg_ikn_q2_offset_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q2/fxp_signed\(8),
      Q => reg_ikn_q2_offset(8),
      R => \i___82_n_0\
    );
\reg_ikn_q2_offset_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_ikn_q2_offset_reg[4]_i_2_n_0\,
      CO(3) => \reg_ikn_q2_offset_reg[8]_i_2_n_0\,
      CO(2) => \reg_ikn_q2_offset_reg[8]_i_2_n_1\,
      CO(1) => \reg_ikn_q2_offset_reg[8]_i_2_n_2\,
      CO(0) => \reg_ikn_q2_offset_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \flp2fxp_converter_offset_q2/fxp_signed0\(8 downto 5),
      S(3) => LEG_COUNTER_n_113,
      S(2) => LEG_COUNTER_n_114,
      S(1) => LEG_COUNTER_n_115,
      S(0) => LEG_COUNTER_n_116
    );
\reg_ikn_q2_offset_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q2/fxp_signed\(9),
      Q => reg_ikn_q2_offset(9),
      R => \i___82_n_0\
    );
\reg_ikn_q3_offset_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q3/fxp_shifted\(0),
      Q => reg_ikn_q3_offset(0),
      R => \i___84_n_0\
    );
\reg_ikn_q3_offset_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q3/fxp_signed\(10),
      Q => reg_ikn_q3_offset(10),
      R => \i___84_n_0\
    );
\reg_ikn_q3_offset_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q3/fxp_signed\(11),
      Q => reg_ikn_q3_offset(11),
      R => \i___84_n_0\
    );
\reg_ikn_q3_offset_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q3/fxp_signed\(12),
      Q => reg_ikn_q3_offset(12),
      R => \i___84_n_0\
    );
\reg_ikn_q3_offset_reg[12]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_ikn_q3_offset_reg[8]_i_2_n_0\,
      CO(3) => \reg_ikn_q3_offset_reg[12]_i_3_n_0\,
      CO(2) => \reg_ikn_q3_offset_reg[12]_i_3_n_1\,
      CO(1) => \reg_ikn_q3_offset_reg[12]_i_3_n_2\,
      CO(0) => \reg_ikn_q3_offset_reg[12]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \flp2fxp_converter_offset_q3/fxp_signed0\(12 downto 9),
      S(3) => LEG_COUNTER_n_60,
      S(2) => LEG_COUNTER_n_61,
      S(1) => LEG_COUNTER_n_62,
      S(0) => LEG_COUNTER_n_63
    );
\reg_ikn_q3_offset_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q3/fxp_signed\(13),
      Q => reg_ikn_q3_offset(13),
      R => \i___84_n_0\
    );
\reg_ikn_q3_offset_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q3/fxp_signed\(14),
      Q => reg_ikn_q3_offset(14),
      R => \i___84_n_0\
    );
\reg_ikn_q3_offset_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q3/fxp_signed\(15),
      Q => reg_ikn_q3_offset(15),
      R => \i___84_n_0\
    );
\reg_ikn_q3_offset_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q3/fxp_signed\(16),
      Q => reg_ikn_q3_offset(16),
      R => \i___84_n_0\
    );
\reg_ikn_q3_offset_reg[16]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_ikn_q3_offset_reg[12]_i_3_n_0\,
      CO(3) => \reg_ikn_q3_offset_reg[16]_i_3_n_0\,
      CO(2) => \reg_ikn_q3_offset_reg[16]_i_3_n_1\,
      CO(1) => \reg_ikn_q3_offset_reg[16]_i_3_n_2\,
      CO(0) => \reg_ikn_q3_offset_reg[16]_i_3_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \flp2fxp_converter_offset_q3/fxp_signed0\(16 downto 13),
      S(3) => LEG_COUNTER_n_85,
      S(2) => LEG_COUNTER_n_86,
      S(1) => LEG_COUNTER_n_87,
      S(0) => LEG_COUNTER_n_88
    );
\reg_ikn_q3_offset_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q3/fxp_signed\(17),
      Q => reg_ikn_q3_offset(17),
      R => \i___84_n_0\
    );
\reg_ikn_q3_offset_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q3/fxp_signed\(18),
      Q => reg_ikn_q3_offset(18),
      R => \i___84_n_0\
    );
\reg_ikn_q3_offset_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q3/fxp_signed\(19),
      Q => reg_ikn_q3_offset(19),
      R => \i___84_n_0\
    );
\reg_ikn_q3_offset_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q3/fxp_signed\(1),
      Q => reg_ikn_q3_offset(1),
      R => \i___84_n_0\
    );
\reg_ikn_q3_offset_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q3/fxp_signed\(2),
      Q => reg_ikn_q3_offset(2),
      R => \i___84_n_0\
    );
\reg_ikn_q3_offset_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q3/fxp_signed\(3),
      Q => reg_ikn_q3_offset(3),
      R => \i___84_n_0\
    );
\reg_ikn_q3_offset_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q3/fxp_signed\(4),
      Q => reg_ikn_q3_offset(4),
      R => \i___84_n_0\
    );
\reg_ikn_q3_offset_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \reg_ikn_q3_offset_reg[4]_i_2_n_0\,
      CO(2) => \reg_ikn_q3_offset_reg[4]_i_2_n_1\,
      CO(1) => \reg_ikn_q3_offset_reg[4]_i_2_n_2\,
      CO(0) => \reg_ikn_q3_offset_reg[4]_i_2_n_3\,
      CYINIT => LEG_COUNTER_n_124,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \flp2fxp_converter_offset_q3/fxp_signed0\(4 downto 1),
      S(3) => LEG_COUNTER_n_126,
      S(2) => LEG_COUNTER_n_127,
      S(1) => LEG_COUNTER_n_128,
      S(0) => LEG_COUNTER_n_129
    );
\reg_ikn_q3_offset_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q3/fxp_signed\(5),
      Q => reg_ikn_q3_offset(5),
      R => \i___84_n_0\
    );
\reg_ikn_q3_offset_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q3/fxp_signed\(6),
      Q => reg_ikn_q3_offset(6),
      R => \i___84_n_0\
    );
\reg_ikn_q3_offset_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q3/fxp_signed\(7),
      Q => reg_ikn_q3_offset(7),
      R => \i___84_n_0\
    );
\reg_ikn_q3_offset_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q3/fxp_signed\(8),
      Q => reg_ikn_q3_offset(8),
      R => \i___84_n_0\
    );
\reg_ikn_q3_offset_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \reg_ikn_q3_offset_reg[4]_i_2_n_0\,
      CO(3) => \reg_ikn_q3_offset_reg[8]_i_2_n_0\,
      CO(2) => \reg_ikn_q3_offset_reg[8]_i_2_n_1\,
      CO(1) => \reg_ikn_q3_offset_reg[8]_i_2_n_2\,
      CO(0) => \reg_ikn_q3_offset_reg[8]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \flp2fxp_converter_offset_q3/fxp_signed0\(8 downto 5),
      S(3) => LEG_COUNTER_n_130,
      S(2) => LEG_COUNTER_n_131,
      S(1) => LEG_COUNTER_n_132,
      S(0) => LEG_COUNTER_n_133
    );
\reg_ikn_q3_offset_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => \flp2fxp_converter_offset_q3/fxp_signed\(9),
      Q => reg_ikn_q3_offset(9),
      R => \i___84_n_0\
    );
reg_output_direct_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => s00_axi_wdata(2),
      I1 => axi_awaddr(6),
      I2 => reg_output_direct_i_2_n_0,
      I3 => axi_awaddr(7),
      I4 => axi_awaddr(5),
      I5 => axi_awaddr(4),
      O => reg_output_direct
    );
reg_output_direct_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => axi_awaddr(2),
      I1 => \^axi_wready_reg_0\,
      I2 => s00_axi_wvalid,
      I3 => s00_axi_awvalid,
      I4 => \^axi_awready_reg_0\,
      I5 => axi_awaddr(3),
      O => reg_output_direct_i_2_n_0
    );
reg_output_direct_reg: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => '1',
      D => reg_output_direct,
      Q => reg_output_direct_reg_n_0,
      R => \^p_0_in0\
    );
\slv_reg0[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => reg_output_direct_i_2_n_0,
      I3 => s00_axi_wstrb(1),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg0[15]_i_1_n_0\
    );
\slv_reg0[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => reg_output_direct_i_2_n_0,
      I3 => s00_axi_wstrb(2),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg0[23]_i_1_n_0\
    );
\slv_reg0[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => reg_output_direct_i_2_n_0,
      I3 => s00_axi_wstrb(3),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg0[31]_i_1_n_0\
    );
\slv_reg0[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => reg_output_direct_i_2_n_0,
      I3 => s00_axi_wstrb(0),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg0[7]_i_1_n_0\
    );
\slv_reg0_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg0_reg_n_0_[0]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg0_reg_n_0_[10]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg0_reg_n_0_[11]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg0_reg_n_0_[12]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg0_reg_n_0_[13]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg0_reg_n_0_[14]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg0_reg_n_0_[15]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg0_reg_n_0_[16]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg0_reg_n_0_[17]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg0_reg_n_0_[18]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg0_reg_n_0_[19]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg0_reg_n_0_[1]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg0_reg_n_0_[20]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg0_reg_n_0_[21]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg0_reg_n_0_[22]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg0_reg_n_0_[23]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg0_reg_n_0_[24]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg0_reg_n_0_[25]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg0_reg_n_0_[26]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg0_reg_n_0_[27]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg0_reg_n_0_[28]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg0_reg_n_0_[29]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg0_reg_n_0_[2]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg0_reg_n_0_[30]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg0_reg_n_0_[31]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg0_reg_n_0_[3]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg0_reg_n_0_[4]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg0_reg_n_0_[5]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg0_reg_n_0_[6]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg0_reg_n_0_[7]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg0_reg_n_0_[8]\,
      R => \^p_0_in0\
    );
\slv_reg0_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg0[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg0_reg_n_0_[9]\,
      R => \^p_0_in0\
    );
\slv_reg10[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg6[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(1),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg10[15]_i_1_n_0\
    );
\slv_reg10[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg6[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(2),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg10[23]_i_1_n_0\
    );
\slv_reg10[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg6[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(3),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg10[31]_i_1_n_0\
    );
\slv_reg10[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg6[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(0),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg10[7]_i_1_n_0\
    );
\slv_reg10_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg10_reg_n_0_[0]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg10_reg_n_0_[10]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg10_reg_n_0_[11]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg10_reg_n_0_[12]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg10_reg_n_0_[13]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg10_reg_n_0_[14]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg10_reg_n_0_[15]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg10_reg_n_0_[16]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg10_reg_n_0_[17]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg10_reg_n_0_[18]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg10_reg_n_0_[19]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg10_reg_n_0_[1]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg10_reg_n_0_[20]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg10_reg_n_0_[21]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg10_reg_n_0_[22]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg10_reg_n_0_[23]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg10_reg_n_0_[24]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg10_reg_n_0_[25]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg10_reg_n_0_[26]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg10_reg_n_0_[27]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg10_reg_n_0_[28]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg10_reg_n_0_[29]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg10_reg_n_0_[2]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg10_reg_n_0_[30]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg10_reg_n_0_[31]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg10_reg_n_0_[3]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg10_reg_n_0_[4]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg10_reg_n_0_[5]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg10_reg_n_0_[6]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg10_reg_n_0_[7]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg10_reg_n_0_[8]\,
      R => \^p_0_in0\
    );
\slv_reg10_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg10[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg10_reg_n_0_[9]\,
      R => \^p_0_in0\
    );
\slv_reg11[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg7[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(1),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg11[15]_i_1_n_0\
    );
\slv_reg11[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg7[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(2),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg11[23]_i_1_n_0\
    );
\slv_reg11[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg7[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(3),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg11[31]_i_1_n_0\
    );
\slv_reg11[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg7[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(0),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg11[7]_i_1_n_0\
    );
\slv_reg11_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg11_reg_n_0_[0]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg11_reg_n_0_[10]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg11_reg_n_0_[11]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg11_reg_n_0_[12]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg11_reg_n_0_[13]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg11_reg_n_0_[14]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg11_reg_n_0_[15]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg11_reg_n_0_[16]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg11_reg_n_0_[17]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg11_reg_n_0_[18]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg11_reg_n_0_[19]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg11_reg_n_0_[1]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg11_reg_n_0_[20]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg11_reg_n_0_[21]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg11_reg_n_0_[22]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg11_reg_n_0_[23]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg11_reg_n_0_[24]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg11_reg_n_0_[25]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg11_reg_n_0_[26]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg11_reg_n_0_[27]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg11_reg_n_0_[28]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg11_reg_n_0_[29]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg11_reg_n_0_[2]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg11_reg_n_0_[30]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg11_reg_n_0_[31]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg11_reg_n_0_[3]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg11_reg_n_0_[4]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg11_reg_n_0_[5]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg11_reg_n_0_[6]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg11_reg_n_0_[7]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg11_reg_n_0_[8]\,
      R => \^p_0_in0\
    );
\slv_reg11_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg11[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg11_reg_n_0_[9]\,
      R => \^p_0_in0\
    );
\slv_reg12[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => reg_output_direct_i_2_n_0,
      I3 => s00_axi_wstrb(1),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg12[15]_i_1_n_0\
    );
\slv_reg12[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => reg_output_direct_i_2_n_0,
      I3 => s00_axi_wstrb(2),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg12[23]_i_1_n_0\
    );
\slv_reg12[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => reg_output_direct_i_2_n_0,
      I3 => s00_axi_wstrb(3),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg12[31]_i_1_n_0\
    );
\slv_reg12[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => reg_output_direct_i_2_n_0,
      I3 => s00_axi_wstrb(0),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg12[7]_i_1_n_0\
    );
\slv_reg12_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg12_reg_n_0_[0]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg12_reg_n_0_[10]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg12_reg_n_0_[11]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg12_reg_n_0_[12]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg12_reg_n_0_[13]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg12_reg_n_0_[14]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg12_reg_n_0_[15]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg12_reg_n_0_[16]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg12_reg_n_0_[17]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg12_reg_n_0_[18]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg12_reg_n_0_[19]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg12_reg_n_0_[1]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg12_reg_n_0_[20]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg12_reg_n_0_[21]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg12_reg_n_0_[22]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg12_reg_n_0_[23]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg12_reg_n_0_[24]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg12_reg_n_0_[25]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg12_reg_n_0_[26]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg12_reg_n_0_[27]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg12_reg_n_0_[28]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg12_reg_n_0_[29]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg12_reg_n_0_[2]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg12_reg_n_0_[30]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg12_reg_n_0_[31]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg12_reg_n_0_[3]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg12_reg_n_0_[4]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg12_reg_n_0_[5]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg12_reg_n_0_[6]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg12_reg_n_0_[7]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg12_reg_n_0_[8]\,
      R => \^p_0_in0\
    );
\slv_reg12_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg12[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg12_reg_n_0_[9]\,
      R => \^p_0_in0\
    );
\slv_reg13[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg1[29]_i_2_n_0\,
      I3 => s00_axi_wstrb(1),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg13[15]_i_1_n_0\
    );
\slv_reg13[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg1[29]_i_2_n_0\,
      I3 => s00_axi_wstrb(2),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg13[23]_i_1_n_0\
    );
\slv_reg13[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg1[29]_i_2_n_0\,
      I3 => s00_axi_wstrb(3),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg13[31]_i_1_n_0\
    );
\slv_reg13[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg1[29]_i_2_n_0\,
      I3 => s00_axi_wstrb(0),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg13[7]_i_1_n_0\
    );
\slv_reg13_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg13_reg_n_0_[0]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg13_reg_n_0_[10]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg13_reg_n_0_[11]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg13_reg_n_0_[12]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg13_reg_n_0_[13]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg13_reg_n_0_[14]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg13_reg_n_0_[15]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg13_reg_n_0_[16]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg13_reg_n_0_[17]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg13_reg_n_0_[18]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg13_reg_n_0_[19]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg13_reg_n_0_[1]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg13_reg_n_0_[20]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg13_reg_n_0_[21]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg13_reg_n_0_[22]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg13_reg_n_0_[23]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg13_reg_n_0_[24]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg13_reg_n_0_[25]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg13_reg_n_0_[26]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg13_reg_n_0_[27]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg13_reg_n_0_[28]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg13_reg_n_0_[29]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg13_reg_n_0_[2]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg13_reg_n_0_[30]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg13_reg_n_0_[31]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg13_reg_n_0_[3]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg13_reg_n_0_[4]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg13_reg_n_0_[5]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg13_reg_n_0_[6]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg13_reg_n_0_[7]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg13_reg_n_0_[8]\,
      R => \^p_0_in0\
    );
\slv_reg13_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg13[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg13_reg_n_0_[9]\,
      R => \^p_0_in0\
    );
\slv_reg14[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg6[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(1),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg14[15]_i_1_n_0\
    );
\slv_reg14[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg6[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(2),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg14[23]_i_1_n_0\
    );
\slv_reg14[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg6[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(3),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg14[31]_i_1_n_0\
    );
\slv_reg14[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg6[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(0),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg14[7]_i_1_n_0\
    );
\slv_reg14_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg14_reg_n_0_[0]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg14_reg_n_0_[10]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg14_reg_n_0_[11]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg14_reg_n_0_[12]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg14_reg_n_0_[13]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg14_reg_n_0_[14]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg14_reg_n_0_[15]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg14_reg_n_0_[16]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg14_reg_n_0_[17]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg14_reg_n_0_[18]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg14_reg_n_0_[19]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg14_reg_n_0_[1]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg14_reg_n_0_[20]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg14_reg_n_0_[21]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg14_reg_n_0_[22]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg14_reg_n_0_[23]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg14_reg_n_0_[24]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg14_reg_n_0_[25]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg14_reg_n_0_[26]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg14_reg_n_0_[27]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg14_reg_n_0_[28]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg14_reg_n_0_[29]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg14_reg_n_0_[2]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg14_reg_n_0_[30]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg14_reg_n_0_[31]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg14_reg_n_0_[3]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg14_reg_n_0_[4]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg14_reg_n_0_[5]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg14_reg_n_0_[6]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg14_reg_n_0_[7]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg14_reg_n_0_[8]\,
      R => \^p_0_in0\
    );
\slv_reg14_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg14[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg14_reg_n_0_[9]\,
      R => \^p_0_in0\
    );
\slv_reg15[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg7[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(1),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg15[15]_i_1_n_0\
    );
\slv_reg15[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg7[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(2),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg15[23]_i_1_n_0\
    );
\slv_reg15[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg7[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(3),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg15[31]_i_1_n_0\
    );
\slv_reg15[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000200000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg7[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(0),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg15[7]_i_1_n_0\
    );
\slv_reg15_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg15_reg_n_0_[0]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg15_reg_n_0_[10]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg15_reg_n_0_[11]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg15_reg_n_0_[12]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg15_reg_n_0_[13]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg15_reg_n_0_[14]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg15_reg_n_0_[15]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg15_reg_n_0_[16]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg15_reg_n_0_[17]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg15_reg_n_0_[18]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg15_reg_n_0_[19]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg15_reg_n_0_[1]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg15_reg_n_0_[20]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg15_reg_n_0_[21]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg15_reg_n_0_[22]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg15_reg_n_0_[23]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg15_reg_n_0_[24]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg15_reg_n_0_[25]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg15_reg_n_0_[26]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg15_reg_n_0_[27]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg15_reg_n_0_[28]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg15_reg_n_0_[29]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg15_reg_n_0_[2]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg15_reg_n_0_[30]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg15_reg_n_0_[31]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg15_reg_n_0_[3]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg15_reg_n_0_[4]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg15_reg_n_0_[5]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg15_reg_n_0_[6]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg15_reg_n_0_[7]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg15_reg_n_0_[8]\,
      R => \^p_0_in0\
    );
\slv_reg15_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg15[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg15_reg_n_0_[9]\,
      R => \^p_0_in0\
    );
\slv_reg16[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => reg_output_direct_i_2_n_0,
      I3 => s00_axi_wstrb(1),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg16[15]_i_1_n_0\
    );
\slv_reg16[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => reg_output_direct_i_2_n_0,
      I3 => s00_axi_wstrb(2),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg16[23]_i_1_n_0\
    );
\slv_reg16[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => reg_output_direct_i_2_n_0,
      I3 => s00_axi_wstrb(3),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg16[31]_i_1_n_0\
    );
\slv_reg16[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => reg_output_direct_i_2_n_0,
      I3 => s00_axi_wstrb(0),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg16[7]_i_1_n_0\
    );
\slv_reg16_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg16_reg_n_0_[0]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg16_reg_n_0_[10]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg16_reg_n_0_[11]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg16_reg_n_0_[12]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg16_reg_n_0_[13]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg16_reg_n_0_[14]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg16_reg_n_0_[15]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg16_reg_n_0_[16]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg16_reg_n_0_[17]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg16_reg_n_0_[18]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg16_reg_n_0_[19]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg16_reg_n_0_[1]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg16_reg_n_0_[20]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg16_reg_n_0_[21]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg16_reg_n_0_[22]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg16_reg_n_0_[23]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg16_reg_n_0_[24]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg16_reg_n_0_[25]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg16_reg_n_0_[26]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg16_reg_n_0_[27]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg16_reg_n_0_[28]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg16_reg_n_0_[29]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg16_reg_n_0_[2]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg16_reg_n_0_[30]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg16_reg_n_0_[31]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg16_reg_n_0_[3]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg16_reg_n_0_[4]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg16_reg_n_0_[5]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg16_reg_n_0_[6]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg16_reg_n_0_[7]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg16_reg_n_0_[8]\,
      R => \^p_0_in0\
    );
\slv_reg16_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg16[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg16_reg_n_0_[9]\,
      R => \^p_0_in0\
    );
\slv_reg17[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg1[29]_i_2_n_0\,
      I3 => s00_axi_wstrb(1),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg17[15]_i_1_n_0\
    );
\slv_reg17[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg1[29]_i_2_n_0\,
      I3 => s00_axi_wstrb(2),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg17[23]_i_1_n_0\
    );
\slv_reg17[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg1[29]_i_2_n_0\,
      I3 => s00_axi_wstrb(3),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg17[31]_i_1_n_0\
    );
\slv_reg17[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg1[29]_i_2_n_0\,
      I3 => s00_axi_wstrb(0),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg17[7]_i_1_n_0\
    );
\slv_reg17_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg17_reg_n_0_[0]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg17_reg_n_0_[10]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg17_reg_n_0_[11]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg17_reg_n_0_[12]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg17_reg_n_0_[13]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg17_reg_n_0_[14]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg17_reg_n_0_[15]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg17_reg_n_0_[16]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg17_reg_n_0_[17]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg17_reg_n_0_[18]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg17_reg_n_0_[19]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg17_reg_n_0_[1]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg17_reg_n_0_[20]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg17_reg_n_0_[21]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg17_reg_n_0_[22]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg17_reg_n_0_[23]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg17_reg_n_0_[24]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg17_reg_n_0_[25]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg17_reg_n_0_[26]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg17_reg_n_0_[27]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg17_reg_n_0_[28]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg17_reg_n_0_[29]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg17_reg_n_0_[2]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg17_reg_n_0_[30]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg17_reg_n_0_[31]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg17_reg_n_0_[3]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg17_reg_n_0_[4]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg17_reg_n_0_[5]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg17_reg_n_0_[6]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg17_reg_n_0_[7]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg17_reg_n_0_[8]\,
      R => \^p_0_in0\
    );
\slv_reg17_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg17[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg17_reg_n_0_[9]\,
      R => \^p_0_in0\
    );
\slv_reg18[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg6[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(1),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg18[15]_i_1_n_0\
    );
\slv_reg18[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg6[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(2),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg18[23]_i_1_n_0\
    );
\slv_reg18[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg6[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(3),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg18[31]_i_1_n_0\
    );
\slv_reg18[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg6[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(0),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg18[7]_i_1_n_0\
    );
\slv_reg18_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg18_reg_n_0_[0]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg18_reg_n_0_[10]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg18_reg_n_0_[11]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg18_reg_n_0_[12]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg18_reg_n_0_[13]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg18_reg_n_0_[14]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg18_reg_n_0_[15]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg18_reg_n_0_[16]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg18_reg_n_0_[17]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg18_reg_n_0_[18]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg18_reg_n_0_[19]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg18_reg_n_0_[1]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg18_reg_n_0_[20]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg18_reg_n_0_[21]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg18_reg_n_0_[22]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg18_reg_n_0_[23]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg18_reg_n_0_[24]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg18_reg_n_0_[25]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg18_reg_n_0_[26]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg18_reg_n_0_[27]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg18_reg_n_0_[28]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg18_reg_n_0_[29]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg18_reg_n_0_[2]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg18_reg_n_0_[30]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg18_reg_n_0_[31]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg18_reg_n_0_[3]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg18_reg_n_0_[4]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg18_reg_n_0_[5]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg18_reg_n_0_[6]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg18_reg_n_0_[7]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg18_reg_n_0_[8]\,
      R => \^p_0_in0\
    );
\slv_reg18_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg18[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg18_reg_n_0_[9]\,
      R => \^p_0_in0\
    );
\slv_reg19[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg7[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(1),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg19[15]_i_1_n_0\
    );
\slv_reg19[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg7[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(2),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg19[23]_i_1_n_0\
    );
\slv_reg19[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg7[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(3),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg19[31]_i_1_n_0\
    );
\slv_reg19[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000010000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg7[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(0),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg19[7]_i_1_n_0\
    );
\slv_reg19_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg19_reg_n_0_[0]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg19_reg_n_0_[10]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg19_reg_n_0_[11]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg19_reg_n_0_[12]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg19_reg_n_0_[13]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg19_reg_n_0_[14]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg19_reg_n_0_[15]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg19_reg_n_0_[16]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg19_reg_n_0_[17]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg19_reg_n_0_[18]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg19_reg_n_0_[19]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg19_reg_n_0_[1]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg19_reg_n_0_[20]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg19_reg_n_0_[21]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg19_reg_n_0_[22]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg19_reg_n_0_[23]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg19_reg_n_0_[24]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg19_reg_n_0_[25]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg19_reg_n_0_[26]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg19_reg_n_0_[27]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg19_reg_n_0_[28]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg19_reg_n_0_[29]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg19_reg_n_0_[2]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg19_reg_n_0_[30]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg19_reg_n_0_[31]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg19_reg_n_0_[3]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg19_reg_n_0_[4]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg19_reg_n_0_[5]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg19_reg_n_0_[6]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg19_reg_n_0_[7]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg19_reg_n_0_[8]\,
      R => \^p_0_in0\
    );
\slv_reg19_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg19[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg19_reg_n_0_[9]\,
      R => \^p_0_in0\
    );
\slv_reg1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg1[29]_i_2_n_0\,
      I3 => s00_axi_wstrb(1),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => p_1_in(15)
    );
\slv_reg1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg1[29]_i_2_n_0\,
      I3 => s00_axi_wstrb(2),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => p_1_in(23)
    );
\slv_reg1[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg1[29]_i_2_n_0\,
      I3 => s00_axi_wstrb(3),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => p_1_in(29)
    );
\slv_reg1[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => axi_awaddr(2),
      I1 => \^axi_wready_reg_0\,
      I2 => s00_axi_wvalid,
      I3 => s00_axi_awvalid,
      I4 => \^axi_awready_reg_0\,
      I5 => axi_awaddr(3),
      O => \slv_reg1[29]_i_2_n_0\
    );
\slv_reg1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg1[29]_i_2_n_0\,
      I3 => s00_axi_wstrb(0),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => p_1_in(5)
    );
\slv_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(5),
      D => s00_axi_wdata(0),
      Q => \slv_reg1_reg_n_0_[0]\,
      R => \^p_0_in0\
    );
\slv_reg1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(10),
      Q => \slv_reg1_reg_n_0_[10]\,
      R => \^p_0_in0\
    );
\slv_reg1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(11),
      Q => \slv_reg1_reg_n_0_[11]\,
      R => \^p_0_in0\
    );
\slv_reg1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(12),
      Q => o_joint_pwm_complement(0),
      R => \^p_0_in0\
    );
\slv_reg1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(13),
      Q => o_joint_pwm_complement(1),
      R => \^p_0_in0\
    );
\slv_reg1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(14),
      Q => o_joint_pwm_complement(2),
      R => \^p_0_in0\
    );
\slv_reg1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(15),
      Q => o_joint_pwm_complement(3),
      R => \^p_0_in0\
    );
\slv_reg1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(16),
      Q => o_joint_pwm_complement(4),
      R => \^p_0_in0\
    );
\slv_reg1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(17),
      Q => o_joint_pwm_complement(5),
      R => \^p_0_in0\
    );
\slv_reg1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(18),
      Q => o_joint_pwm_complement(6),
      R => \^p_0_in0\
    );
\slv_reg1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(19),
      Q => o_joint_pwm_complement(7),
      R => \^p_0_in0\
    );
\slv_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(5),
      D => s00_axi_wdata(1),
      Q => \slv_reg1_reg_n_0_[1]\,
      R => \^p_0_in0\
    );
\slv_reg1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(20),
      Q => o_joint_pwm_complement(8),
      R => \^p_0_in0\
    );
\slv_reg1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(21),
      Q => o_joint_pwm_complement(9),
      R => \^p_0_in0\
    );
\slv_reg1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(22),
      Q => o_joint_pwm_complement(10),
      R => \^p_0_in0\
    );
\slv_reg1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(23),
      D => s00_axi_wdata(23),
      Q => o_joint_pwm_complement(11),
      R => \^p_0_in0\
    );
\slv_reg1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(29),
      D => s00_axi_wdata(24),
      Q => o_joint_pwm_complement(12),
      R => \^p_0_in0\
    );
\slv_reg1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(29),
      D => s00_axi_wdata(25),
      Q => o_joint_pwm_complement(13),
      R => \^p_0_in0\
    );
\slv_reg1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(29),
      D => s00_axi_wdata(26),
      Q => o_joint_pwm_complement(14),
      R => \^p_0_in0\
    );
\slv_reg1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(29),
      D => s00_axi_wdata(27),
      Q => o_joint_pwm_complement(15),
      R => \^p_0_in0\
    );
\slv_reg1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(29),
      D => s00_axi_wdata(28),
      Q => o_joint_pwm_complement(16),
      R => \^p_0_in0\
    );
\slv_reg1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(29),
      D => s00_axi_wdata(29),
      Q => o_joint_pwm_complement(17),
      R => \^p_0_in0\
    );
\slv_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(5),
      D => s00_axi_wdata(2),
      Q => \slv_reg1_reg_n_0_[2]\,
      R => \^p_0_in0\
    );
\slv_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(5),
      D => s00_axi_wdata(4),
      Q => lgc_ctr_mode(0),
      R => \^p_0_in0\
    );
\slv_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(5),
      D => s00_axi_wdata(5),
      Q => lgc_ctr_mode(1),
      R => \^p_0_in0\
    );
\slv_reg1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => p_1_in(15),
      D => s00_axi_wdata(9),
      Q => \slv_reg1_reg_n_0_[9]\,
      R => \^p_0_in0\
    );
\slv_reg20[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => reg_output_direct_i_2_n_0,
      I3 => s00_axi_wstrb(1),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg20[15]_i_1_n_0\
    );
\slv_reg20[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => reg_output_direct_i_2_n_0,
      I3 => s00_axi_wstrb(2),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg20[23]_i_1_n_0\
    );
\slv_reg20[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => reg_output_direct_i_2_n_0,
      I3 => s00_axi_wstrb(3),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg20[31]_i_1_n_0\
    );
\slv_reg20[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => reg_output_direct_i_2_n_0,
      I3 => s00_axi_wstrb(0),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg20[7]_i_1_n_0\
    );
\slv_reg20_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg20_reg_n_0_[0]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg20_reg_n_0_[10]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg20_reg_n_0_[11]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg20_reg_n_0_[12]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg20_reg_n_0_[13]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg20_reg_n_0_[14]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg20_reg_n_0_[15]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg20_reg_n_0_[16]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg20_reg_n_0_[17]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg20_reg_n_0_[18]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg20_reg_n_0_[19]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg20_reg_n_0_[1]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg20_reg_n_0_[20]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg20_reg_n_0_[21]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg20_reg_n_0_[22]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg20_reg_n_0_[23]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg20_reg_n_0_[24]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg20_reg_n_0_[25]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg20_reg_n_0_[26]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg20_reg_n_0_[27]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg20_reg_n_0_[28]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg20_reg_n_0_[29]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg20_reg_n_0_[2]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg20_reg_n_0_[30]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg20_reg_n_0_[31]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg20_reg_n_0_[3]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg20_reg_n_0_[4]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg20_reg_n_0_[5]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg20_reg_n_0_[6]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg20_reg_n_0_[7]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg20_reg_n_0_[8]\,
      R => \^p_0_in0\
    );
\slv_reg20_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg20[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg20_reg_n_0_[9]\,
      R => \^p_0_in0\
    );
\slv_reg21[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg1[29]_i_2_n_0\,
      I3 => s00_axi_wstrb(1),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg21[15]_i_1_n_0\
    );
\slv_reg21[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg1[29]_i_2_n_0\,
      I3 => s00_axi_wstrb(2),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg21[23]_i_1_n_0\
    );
\slv_reg21[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg1[29]_i_2_n_0\,
      I3 => s00_axi_wstrb(3),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg21[31]_i_1_n_0\
    );
\slv_reg21[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg1[29]_i_2_n_0\,
      I3 => s00_axi_wstrb(0),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg21[7]_i_1_n_0\
    );
\slv_reg21_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg21_reg_n_0_[0]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg21_reg_n_0_[10]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg21_reg_n_0_[11]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg21_reg_n_0_[12]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg21_reg_n_0_[13]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg21_reg_n_0_[14]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg21_reg_n_0_[15]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg21_reg_n_0_[16]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg21_reg_n_0_[17]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg21_reg_n_0_[18]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg21_reg_n_0_[19]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg21_reg_n_0_[1]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg21_reg_n_0_[20]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg21_reg_n_0_[21]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg21_reg_n_0_[22]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg21_reg_n_0_[23]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg21_reg_n_0_[24]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg21_reg_n_0_[25]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg21_reg_n_0_[26]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg21_reg_n_0_[27]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg21_reg_n_0_[28]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg21_reg_n_0_[29]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg21_reg_n_0_[2]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg21_reg_n_0_[30]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg21_reg_n_0_[31]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg21_reg_n_0_[3]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg21_reg_n_0_[4]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg21_reg_n_0_[5]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg21_reg_n_0_[6]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg21_reg_n_0_[7]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg21_reg_n_0_[8]\,
      R => \^p_0_in0\
    );
\slv_reg21_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg21[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg21_reg_n_0_[9]\,
      R => \^p_0_in0\
    );
\slv_reg22[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg6[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(1),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg22[15]_i_1_n_0\
    );
\slv_reg22[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg6[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(2),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg22[23]_i_1_n_0\
    );
\slv_reg22[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg6[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(3),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg22[31]_i_1_n_0\
    );
\slv_reg22[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1000000000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg6[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(0),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg22[7]_i_1_n_0\
    );
\slv_reg22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg22_reg_n_0_[0]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg22_reg_n_0_[10]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg22_reg_n_0_[11]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg22_reg_n_0_[12]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg22_reg_n_0_[13]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg22_reg_n_0_[14]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg22_reg_n_0_[15]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg22_reg_n_0_[16]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg22_reg_n_0_[17]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg22_reg_n_0_[18]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg22_reg_n_0_[19]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg22_reg_n_0_[1]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg22_reg_n_0_[20]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg22_reg_n_0_[21]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg22_reg_n_0_[22]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg22_reg_n_0_[23]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg22_reg_n_0_[24]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg22_reg_n_0_[25]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg22_reg_n_0_[26]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg22_reg_n_0_[27]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg22_reg_n_0_[28]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg22_reg_n_0_[29]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg22_reg_n_0_[2]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg22_reg_n_0_[30]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg22_reg_n_0_[31]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg22_reg_n_0_[3]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg22_reg_n_0_[4]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg22_reg_n_0_[5]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg22_reg_n_0_[6]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg22_reg_n_0_[7]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg22_reg_n_0_[8]\,
      R => \^p_0_in0\
    );
\slv_reg22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg22[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg22_reg_n_0_[9]\,
      R => \^p_0_in0\
    );
\slv_reg2[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg6[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(1),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg2[15]_i_1_n_0\
    );
\slv_reg2[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg6[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(2),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg2[23]_i_1_n_0\
    );
\slv_reg2[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg6[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(3),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg2[31]_i_1_n_0\
    );
\slv_reg2[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg6[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(0),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg2[7]_i_1_n_0\
    );
\slv_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg2_reg_n_0_[0]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg2_reg_n_0_[10]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg2_reg_n_0_[11]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg2_reg_n_0_[12]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg2_reg_n_0_[13]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg2_reg_n_0_[14]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg2_reg_n_0_[15]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg2_reg_n_0_[16]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg2_reg_n_0_[17]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg2_reg_n_0_[18]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg2_reg_n_0_[19]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg2_reg_n_0_[1]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg2_reg_n_0_[20]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg2_reg_n_0_[21]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg2_reg_n_0_[22]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg2_reg_n_0_[23]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg2_reg_n_0_[24]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg2_reg_n_0_[25]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg2_reg_n_0_[26]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg2_reg_n_0_[27]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg2_reg_n_0_[28]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg2_reg_n_0_[29]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg2_reg_n_0_[2]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg2_reg_n_0_[30]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg2_reg_n_0_[31]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg2_reg_n_0_[3]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg2_reg_n_0_[4]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg2_reg_n_0_[5]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg2_reg_n_0_[6]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg2_reg_n_0_[7]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg2_reg_n_0_[8]\,
      R => \^p_0_in0\
    );
\slv_reg2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg2[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg2_reg_n_0_[9]\,
      R => \^p_0_in0\
    );
\slv_reg3[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg7[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(1),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg3[15]_i_1_n_0\
    );
\slv_reg3[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg7[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(2),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg3[23]_i_1_n_0\
    );
\slv_reg3[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg7[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(3),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg3[31]_i_1_n_0\
    );
\slv_reg3[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg7[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(0),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg3[7]_i_1_n_0\
    );
\slv_reg3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg3_reg_n_0_[0]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg3_reg_n_0_[10]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg3_reg_n_0_[11]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg3_reg_n_0_[12]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg3_reg_n_0_[13]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg3_reg_n_0_[14]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg3_reg_n_0_[15]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg3_reg_n_0_[16]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg3_reg_n_0_[17]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg3_reg_n_0_[18]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg3_reg_n_0_[19]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg3_reg_n_0_[1]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg3_reg_n_0_[20]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg3_reg_n_0_[21]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg3_reg_n_0_[22]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg3_reg_n_0_[23]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg3_reg_n_0_[24]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg3_reg_n_0_[25]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg3_reg_n_0_[26]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg3_reg_n_0_[27]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg3_reg_n_0_[28]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg3_reg_n_0_[29]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg3_reg_n_0_[2]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg3_reg_n_0_[30]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg3_reg_n_0_[31]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg3_reg_n_0_[3]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg3_reg_n_0_[4]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg3_reg_n_0_[5]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg3_reg_n_0_[6]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg3_reg_n_0_[7]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg3_reg_n_0_[8]\,
      R => \^p_0_in0\
    );
\slv_reg3_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg3[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg3_reg_n_0_[9]\,
      R => \^p_0_in0\
    );
\slv_reg4[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => reg_output_direct_i_2_n_0,
      I3 => s00_axi_wstrb(1),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg4[15]_i_1_n_0\
    );
\slv_reg4[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => reg_output_direct_i_2_n_0,
      I3 => s00_axi_wstrb(2),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg4[23]_i_1_n_0\
    );
\slv_reg4[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => reg_output_direct_i_2_n_0,
      I3 => s00_axi_wstrb(3),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg4[31]_i_1_n_0\
    );
\slv_reg4[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => reg_output_direct_i_2_n_0,
      I3 => s00_axi_wstrb(0),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg4[7]_i_1_n_0\
    );
\slv_reg4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg4_reg_n_0_[0]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg4_reg_n_0_[10]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg4_reg_n_0_[11]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg4_reg_n_0_[12]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg4_reg_n_0_[13]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg4_reg_n_0_[14]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg4_reg_n_0_[15]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg4_reg_n_0_[16]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg4_reg_n_0_[17]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg4_reg_n_0_[18]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg4_reg_n_0_[19]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg4_reg_n_0_[1]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg4_reg_n_0_[20]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg4_reg_n_0_[21]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg4_reg_n_0_[22]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg4_reg_n_0_[23]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg4_reg_n_0_[24]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg4_reg_n_0_[25]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg4_reg_n_0_[26]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg4_reg_n_0_[27]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg4_reg_n_0_[28]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg4_reg_n_0_[29]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg4_reg_n_0_[2]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg4_reg_n_0_[30]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg4_reg_n_0_[31]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg4_reg_n_0_[3]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg4_reg_n_0_[4]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg4_reg_n_0_[5]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg4_reg_n_0_[6]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg4_reg_n_0_[7]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg4_reg_n_0_[8]\,
      R => \^p_0_in0\
    );
\slv_reg4_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg4[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg4_reg_n_0_[9]\,
      R => \^p_0_in0\
    );
\slv_reg5[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg1[29]_i_2_n_0\,
      I3 => s00_axi_wstrb(1),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg5[15]_i_1_n_0\
    );
\slv_reg5[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg1[29]_i_2_n_0\,
      I3 => s00_axi_wstrb(2),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg5[23]_i_1_n_0\
    );
\slv_reg5[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg1[29]_i_2_n_0\,
      I3 => s00_axi_wstrb(3),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg5[31]_i_1_n_0\
    );
\slv_reg5[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg1[29]_i_2_n_0\,
      I3 => s00_axi_wstrb(0),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg5[7]_i_1_n_0\
    );
\slv_reg5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg5_reg_n_0_[0]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg5_reg_n_0_[10]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg5_reg_n_0_[11]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg5_reg_n_0_[12]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg5_reg_n_0_[13]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg5_reg_n_0_[14]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg5_reg_n_0_[15]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg5_reg_n_0_[16]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg5_reg_n_0_[17]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg5_reg_n_0_[18]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg5_reg_n_0_[19]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg5_reg_n_0_[1]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg5_reg_n_0_[20]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg5_reg_n_0_[21]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg5_reg_n_0_[22]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg5_reg_n_0_[23]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg5_reg_n_0_[24]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg5_reg_n_0_[25]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg5_reg_n_0_[26]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg5_reg_n_0_[27]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg5_reg_n_0_[28]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg5_reg_n_0_[29]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg5_reg_n_0_[2]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg5_reg_n_0_[30]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg5_reg_n_0_[31]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg5_reg_n_0_[3]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg5_reg_n_0_[4]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg5_reg_n_0_[5]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg5_reg_n_0_[6]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg5_reg_n_0_[7]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg5_reg_n_0_[8]\,
      R => \^p_0_in0\
    );
\slv_reg5_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg5[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg5_reg_n_0_[9]\,
      R => \^p_0_in0\
    );
\slv_reg6[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg6[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(1),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg6[15]_i_1_n_0\
    );
\slv_reg6[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg6[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(2),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg6[23]_i_1_n_0\
    );
\slv_reg6[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg6[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(3),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg6[31]_i_1_n_0\
    );
\slv_reg6[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000000000000000"
    )
        port map (
      I0 => axi_awaddr(2),
      I1 => \^axi_wready_reg_0\,
      I2 => s00_axi_wvalid,
      I3 => s00_axi_awvalid,
      I4 => \^axi_awready_reg_0\,
      I5 => axi_awaddr(3),
      O => \slv_reg6[31]_i_2_n_0\
    );
\slv_reg6[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg6[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(0),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg6[7]_i_1_n_0\
    );
\slv_reg6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg6_reg_n_0_[0]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg6_reg_n_0_[10]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg6_reg_n_0_[11]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg6_reg_n_0_[12]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg6_reg_n_0_[13]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg6_reg_n_0_[14]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg6_reg_n_0_[15]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg6_reg_n_0_[16]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg6_reg_n_0_[17]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg6_reg_n_0_[18]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg6_reg_n_0_[19]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg6_reg_n_0_[1]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg6_reg_n_0_[20]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg6_reg_n_0_[21]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg6_reg_n_0_[22]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg6_reg_n_0_[23]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg6_reg_n_0_[24]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg6_reg_n_0_[25]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg6_reg_n_0_[26]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg6_reg_n_0_[27]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg6_reg_n_0_[28]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg6_reg_n_0_[29]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg6_reg_n_0_[2]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg6_reg_n_0_[30]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg6_reg_n_0_[31]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg6_reg_n_0_[3]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg6_reg_n_0_[4]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg6_reg_n_0_[5]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg6_reg_n_0_[6]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg6_reg_n_0_[7]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg6_reg_n_0_[8]\,
      R => \^p_0_in0\
    );
\slv_reg6_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg6[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg6_reg_n_0_[9]\,
      R => \^p_0_in0\
    );
\slv_reg7[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg7[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(1),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg7[15]_i_1_n_0\
    );
\slv_reg7[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg7[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(2),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg7[23]_i_1_n_0\
    );
\slv_reg7[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg7[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(3),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg7[31]_i_1_n_0\
    );
\slv_reg7[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => axi_awaddr(2),
      I1 => \^axi_wready_reg_0\,
      I2 => s00_axi_wvalid,
      I3 => s00_axi_awvalid,
      I4 => \^axi_awready_reg_0\,
      I5 => axi_awaddr(3),
      O => \slv_reg7[31]_i_2_n_0\
    );
\slv_reg7[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000100000000000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg7[31]_i_2_n_0\,
      I3 => s00_axi_wstrb(0),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg7[7]_i_1_n_0\
    );
\slv_reg7_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg7_reg_n_0_[0]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg7_reg_n_0_[10]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg7_reg_n_0_[11]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg7_reg_n_0_[12]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg7_reg_n_0_[13]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg7_reg_n_0_[14]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg7_reg_n_0_[15]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg7_reg_n_0_[16]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg7_reg_n_0_[17]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg7_reg_n_0_[18]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg7_reg_n_0_[19]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg7_reg_n_0_[1]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg7_reg_n_0_[20]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg7_reg_n_0_[21]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg7_reg_n_0_[22]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg7_reg_n_0_[23]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg7_reg_n_0_[24]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg7_reg_n_0_[25]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg7_reg_n_0_[26]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg7_reg_n_0_[27]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg7_reg_n_0_[28]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg7_reg_n_0_[29]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg7_reg_n_0_[2]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg7_reg_n_0_[30]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg7_reg_n_0_[31]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg7_reg_n_0_[3]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg7_reg_n_0_[4]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg7_reg_n_0_[5]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg7_reg_n_0_[6]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg7_reg_n_0_[7]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg7_reg_n_0_[8]\,
      R => \^p_0_in0\
    );
\slv_reg7_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg7[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg7_reg_n_0_[9]\,
      R => \^p_0_in0\
    );
\slv_reg8[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => reg_output_direct_i_2_n_0,
      I3 => s00_axi_wstrb(1),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg8[15]_i_1_n_0\
    );
\slv_reg8[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => reg_output_direct_i_2_n_0,
      I3 => s00_axi_wstrb(2),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg8[23]_i_1_n_0\
    );
\slv_reg8[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => reg_output_direct_i_2_n_0,
      I3 => s00_axi_wstrb(3),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg8[31]_i_1_n_0\
    );
\slv_reg8[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => reg_output_direct_i_2_n_0,
      I3 => s00_axi_wstrb(0),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg8[7]_i_1_n_0\
    );
\slv_reg8_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg8_reg_n_0_[0]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg8_reg_n_0_[10]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg8_reg_n_0_[11]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg8_reg_n_0_[12]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg8_reg_n_0_[13]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg8_reg_n_0_[14]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg8_reg_n_0_[15]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg8_reg_n_0_[16]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg8_reg_n_0_[17]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg8_reg_n_0_[18]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg8_reg_n_0_[19]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg8_reg_n_0_[1]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg8_reg_n_0_[20]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg8_reg_n_0_[21]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg8_reg_n_0_[22]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg8_reg_n_0_[23]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg8_reg_n_0_[24]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg8_reg_n_0_[25]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg8_reg_n_0_[26]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg8_reg_n_0_[27]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg8_reg_n_0_[28]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg8_reg_n_0_[29]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg8_reg_n_0_[2]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg8_reg_n_0_[30]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg8_reg_n_0_[31]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg8_reg_n_0_[3]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg8_reg_n_0_[4]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg8_reg_n_0_[5]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg8_reg_n_0_[6]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg8_reg_n_0_[7]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg8_reg_n_0_[8]\,
      R => \^p_0_in0\
    );
\slv_reg8_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg8[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg8_reg_n_0_[9]\,
      R => \^p_0_in0\
    );
\slv_reg9[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg1[29]_i_2_n_0\,
      I3 => s00_axi_wstrb(1),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg9[15]_i_1_n_0\
    );
\slv_reg9[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg1[29]_i_2_n_0\,
      I3 => s00_axi_wstrb(2),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg9[23]_i_1_n_0\
    );
\slv_reg9[31]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg1[29]_i_2_n_0\,
      I3 => s00_axi_wstrb(3),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg9[31]_i_1_n_0\
    );
\slv_reg9[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002000"
    )
        port map (
      I0 => axi_awaddr(5),
      I1 => axi_awaddr(7),
      I2 => \slv_reg1[29]_i_2_n_0\,
      I3 => s00_axi_wstrb(0),
      I4 => axi_awaddr(6),
      I5 => axi_awaddr(4),
      O => \slv_reg9[7]_i_1_n_0\
    );
\slv_reg9_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(0),
      Q => \slv_reg9_reg_n_0_[0]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(10),
      Q => \slv_reg9_reg_n_0_[10]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(11),
      Q => \slv_reg9_reg_n_0_[11]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(12),
      Q => \slv_reg9_reg_n_0_[12]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(13),
      Q => \slv_reg9_reg_n_0_[13]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(14),
      Q => \slv_reg9_reg_n_0_[14]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(15),
      Q => \slv_reg9_reg_n_0_[15]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(16),
      Q => \slv_reg9_reg_n_0_[16]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(17),
      Q => \slv_reg9_reg_n_0_[17]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(18),
      Q => \slv_reg9_reg_n_0_[18]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(19),
      Q => \slv_reg9_reg_n_0_[19]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(1),
      Q => \slv_reg9_reg_n_0_[1]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(20),
      Q => \slv_reg9_reg_n_0_[20]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(21),
      Q => \slv_reg9_reg_n_0_[21]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(22),
      Q => \slv_reg9_reg_n_0_[22]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[23]_i_1_n_0\,
      D => s00_axi_wdata(23),
      Q => \slv_reg9_reg_n_0_[23]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(24),
      Q => \slv_reg9_reg_n_0_[24]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(25),
      Q => \slv_reg9_reg_n_0_[25]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(26),
      Q => \slv_reg9_reg_n_0_[26]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(27),
      Q => \slv_reg9_reg_n_0_[27]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(28),
      Q => \slv_reg9_reg_n_0_[28]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(29),
      Q => \slv_reg9_reg_n_0_[29]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(2),
      Q => \slv_reg9_reg_n_0_[2]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(30),
      Q => \slv_reg9_reg_n_0_[30]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[31]_i_1_n_0\,
      D => s00_axi_wdata(31),
      Q => \slv_reg9_reg_n_0_[31]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(3),
      Q => \slv_reg9_reg_n_0_[3]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(4),
      Q => \slv_reg9_reg_n_0_[4]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(5),
      Q => \slv_reg9_reg_n_0_[5]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(6),
      Q => \slv_reg9_reg_n_0_[6]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[7]_i_1_n_0\,
      D => s00_axi_wdata(7),
      Q => \slv_reg9_reg_n_0_[7]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(8),
      Q => \slv_reg9_reg_n_0_[8]\,
      R => \^p_0_in0\
    );
\slv_reg9_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => s00_axi_aclk,
      CE => \slv_reg9[15]_i_1_n_0\,
      D => s00_axi_wdata(9),
      Q => \slv_reg9_reg_n_0_[9]\,
      R => \^p_0_in0\
    );
xpm_fifo_sync_inst: entity work.design_1_axi_ikinematics_0_0_xpm_fifo_sync
     port map (
      almost_empty => NLW_xpm_fifo_sync_inst_almost_empty_UNCONNECTED,
      almost_full => NLW_xpm_fifo_sync_inst_almost_full_UNCONNECTED,
      data_valid => NLW_xpm_fifo_sync_inst_data_valid_UNCONNECTED,
      dbiterr => NLW_xpm_fifo_sync_inst_dbiterr_UNCONNECTED,
      din(59 downto 40) => fxp_input_z(19 downto 0),
      din(39 downto 20) => fxp_input_y(19 downto 0),
      din(19 downto 0) => fxp_input_x(19 downto 0),
      dout(59 downto 0) => fifo_dout(59 downto 0),
      empty => fifo_empty,
      full => NLW_xpm_fifo_sync_inst_full_UNCONNECTED,
      injectdbiterr => '0',
      injectsbiterr => '0',
      overflow => NLW_xpm_fifo_sync_inst_overflow_UNCONNECTED,
      prog_empty => NLW_xpm_fifo_sync_inst_prog_empty_UNCONNECTED,
      prog_full => NLW_xpm_fifo_sync_inst_prog_full_UNCONNECTED,
      rd_data_count(0) => NLW_xpm_fifo_sync_inst_rd_data_count_UNCONNECTED(0),
      rd_en => pip_activity01_out,
      rd_rst_busy => NLW_xpm_fifo_sync_inst_rd_rst_busy_UNCONNECTED,
      rst => \^p_0_in0\,
      sbiterr => NLW_xpm_fifo_sync_inst_sbiterr_UNCONNECTED,
      sleep => '0',
      underflow => NLW_xpm_fifo_sync_inst_underflow_UNCONNECTED,
      wr_ack => NLW_xpm_fifo_sync_inst_wr_ack_UNCONNECTED,
      wr_clk => s00_axi_aclk,
      wr_data_count(0) => NLW_xpm_fifo_sync_inst_wr_data_count_UNCONNECTED(0),
      wr_en => fifo_wr_en_reg_n_0,
      wr_rst_busy => NLW_xpm_fifo_sync_inst_wr_rst_busy_UNCONNECTED
    );
xpm_fifo_sync_inst_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_62_n_0,
      I1 => \i___13_n_0\,
      I2 => \slv_reg4_reg_n_0_[31]\,
      I3 => \flp2fxp_converter_z/fxp_signed0\(19),
      O => fxp_input_z(19)
    );
xpm_fifo_sync_inst_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_73_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_74_n_0,
      I3 => xpm_fifo_sync_inst_i_62_n_0,
      I4 => \slv_reg4_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_z/fxp_signed0\(10),
      O => fxp_input_z(10)
    );
xpm_fifo_sync_inst_i_100: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_199_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => \slv_reg3_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_193_n_0,
      O => xpm_fifo_sync_inst_i_100_n_0
    );
xpm_fifo_sync_inst_i_101: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_200_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => \slv_reg3_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_198_n_0,
      O => xpm_fifo_sync_inst_i_101_n_0
    );
xpm_fifo_sync_inst_i_102: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_201_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => \slv_reg3_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_199_n_0,
      O => xpm_fifo_sync_inst_i_102_n_0
    );
xpm_fifo_sync_inst_i_103: unisim.vcomponents.CARRY4
     port map (
      CI => xpm_fifo_sync_inst_i_108_n_0,
      CO(3) => xpm_fifo_sync_inst_i_103_n_0,
      CO(2) => xpm_fifo_sync_inst_i_103_n_1,
      CO(1) => xpm_fifo_sync_inst_i_103_n_2,
      CO(0) => xpm_fifo_sync_inst_i_103_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \flp2fxp_converter_y/fxp_signed0\(8 downto 5),
      S(3) => xpm_fifo_sync_inst_i_202_n_0,
      S(2) => xpm_fifo_sync_inst_i_203_n_0,
      S(1) => xpm_fifo_sync_inst_i_204_n_0,
      S(0) => xpm_fifo_sync_inst_i_205_n_0
    );
xpm_fifo_sync_inst_i_104: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_206_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => \slv_reg3_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_200_n_0,
      O => xpm_fifo_sync_inst_i_104_n_0
    );
xpm_fifo_sync_inst_i_105: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_207_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => \slv_reg3_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_201_n_0,
      O => xpm_fifo_sync_inst_i_105_n_0
    );
xpm_fifo_sync_inst_i_106: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_208_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => \slv_reg3_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_206_n_0,
      O => xpm_fifo_sync_inst_i_106_n_0
    );
xpm_fifo_sync_inst_i_107: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_209_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => \slv_reg3_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_207_n_0,
      O => xpm_fifo_sync_inst_i_107_n_0
    );
xpm_fifo_sync_inst_i_108: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => xpm_fifo_sync_inst_i_108_n_0,
      CO(2) => xpm_fifo_sync_inst_i_108_n_1,
      CO(1) => xpm_fifo_sync_inst_i_108_n_2,
      CO(0) => xpm_fifo_sync_inst_i_108_n_3,
      CYINIT => xpm_fifo_sync_inst_i_210_n_0,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \flp2fxp_converter_y/fxp_signed0\(4 downto 1),
      S(3) => xpm_fifo_sync_inst_i_211_n_0,
      S(2) => xpm_fifo_sync_inst_i_212_n_0,
      S(1) => xpm_fifo_sync_inst_i_213_n_0,
      S(0) => xpm_fifo_sync_inst_i_214_n_0
    );
xpm_fifo_sync_inst_i_109: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_215_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => \slv_reg3_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_208_n_0,
      O => xpm_fifo_sync_inst_i_109_n_0
    );
xpm_fifo_sync_inst_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_74_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_75_n_0,
      I3 => xpm_fifo_sync_inst_i_62_n_0,
      I4 => \slv_reg4_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_z/fxp_signed0\(9),
      O => fxp_input_z(9)
    );
xpm_fifo_sync_inst_i_110: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_113_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => \slv_reg3_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_209_n_0,
      O => xpm_fifo_sync_inst_i_110_n_0
    );
xpm_fifo_sync_inst_i_111: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_216_n_0,
      I1 => \slv_reg3_reg_n_0_[25]\,
      I2 => xpm_fifo_sync_inst_i_217_n_0,
      I3 => \slv_reg3_reg_n_0_[23]\,
      I4 => \slv_reg3_reg_n_0_[24]\,
      I5 => xpm_fifo_sync_inst_i_215_n_0,
      O => xpm_fifo_sync_inst_i_111_n_0
    );
xpm_fifo_sync_inst_i_112: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[16]\,
      I1 => \i___136_n_0\,
      I2 => \slv_reg3_reg_n_0_[8]\,
      I3 => \i___135_n_0\,
      I4 => \i___137_n_0\,
      I5 => xpm_fifo_sync_inst_i_218_n_0,
      O => xpm_fifo_sync_inst_i_112_n_0
    );
xpm_fifo_sync_inst_i_113: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[18]\,
      I1 => \i___136_n_0\,
      I2 => \slv_reg3_reg_n_0_[10]\,
      I3 => \i___135_n_0\,
      I4 => \i___137_n_0\,
      I5 => xpm_fifo_sync_inst_i_219_n_0,
      O => xpm_fifo_sync_inst_i_113_n_0
    );
xpm_fifo_sync_inst_i_114: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_220_n_0,
      I1 => xpm_fifo_sync_inst_i_221_n_0,
      I2 => xpm_fifo_sync_inst_i_222_n_0,
      I3 => xpm_fifo_sync_inst_i_223_n_0,
      O => xpm_fifo_sync_inst_i_114_n_0
    );
xpm_fifo_sync_inst_i_115: unisim.vcomponents.CARRY4
     port map (
      CI => xpm_fifo_sync_inst_i_119_n_0,
      CO(3 downto 2) => NLW_xpm_fifo_sync_inst_i_115_CO_UNCONNECTED(3 downto 2),
      CO(1) => xpm_fifo_sync_inst_i_115_n_2,
      CO(0) => xpm_fifo_sync_inst_i_115_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_xpm_fifo_sync_inst_i_115_O_UNCONNECTED(3),
      O(2 downto 0) => \flp2fxp_converter_x/fxp_signed0\(19 downto 17),
      S(3) => '0',
      S(2) => xpm_fifo_sync_inst_i_224_n_0,
      S(1) => xpm_fifo_sync_inst_i_225_n_0,
      S(0) => xpm_fifo_sync_inst_i_226_n_0
    );
xpm_fifo_sync_inst_i_116: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000202"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[23]\,
      I1 => \slv_reg2_reg_n_0_[25]\,
      I2 => \slv_reg2_reg_n_0_[27]\,
      I3 => \slv_reg2_reg_n_0_[22]\,
      I4 => \slv_reg2_reg_n_0_[26]\,
      I5 => \slv_reg2_reg_n_0_[24]\,
      O => \flp2fxp_converter_x/fxp_shifted\(18)
    );
xpm_fifo_sync_inst_i_117: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C00000000000002B"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[21]\,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => \slv_reg2_reg_n_0_[24]\,
      I3 => \slv_reg2_reg_n_0_[26]\,
      I4 => \slv_reg2_reg_n_0_[27]\,
      I5 => \slv_reg2_reg_n_0_[25]\,
      O => xpm_fifo_sync_inst_i_117_n_0
    );
xpm_fifo_sync_inst_i_118: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[20]\,
      I1 => \i___133_n_0\,
      I2 => \i___131_n_0\,
      I3 => \slv_reg2_reg_n_0_[22]\,
      I4 => \i___130_n_0\,
      I5 => \i___132_n_0\,
      O => xpm_fifo_sync_inst_i_118_n_0
    );
xpm_fifo_sync_inst_i_119: unisim.vcomponents.CARRY4
     port map (
      CI => xpm_fifo_sync_inst_i_124_n_0,
      CO(3) => xpm_fifo_sync_inst_i_119_n_0,
      CO(2) => xpm_fifo_sync_inst_i_119_n_1,
      CO(1) => xpm_fifo_sync_inst_i_119_n_2,
      CO(0) => xpm_fifo_sync_inst_i_119_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \flp2fxp_converter_x/fxp_signed0\(16 downto 13),
      S(3) => xpm_fifo_sync_inst_i_227_n_0,
      S(2) => xpm_fifo_sync_inst_i_228_n_0,
      S(1) => xpm_fifo_sync_inst_i_229_n_0,
      S(0) => xpm_fifo_sync_inst_i_230_n_0
    );
xpm_fifo_sync_inst_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_75_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_76_n_0,
      I3 => xpm_fifo_sync_inst_i_62_n_0,
      I4 => \slv_reg4_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_z/fxp_signed0\(8),
      O => fxp_input_z(8)
    );
xpm_fifo_sync_inst_i_120: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0C00000B08"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[19]\,
      I1 => \i___133_n_0\,
      I2 => \i___131_n_0\,
      I3 => \slv_reg2_reg_n_0_[21]\,
      I4 => \i___130_n_0\,
      I5 => \i___132_n_0\,
      O => xpm_fifo_sync_inst_i_120_n_0
    );
xpm_fifo_sync_inst_i_121: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888B88"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_231_n_0,
      I1 => \i___133_n_0\,
      I2 => \i___131_n_0\,
      I3 => \slv_reg2_reg_n_0_[20]\,
      I4 => \i___130_n_0\,
      I5 => \i___132_n_0\,
      O => xpm_fifo_sync_inst_i_121_n_0
    );
xpm_fifo_sync_inst_i_122: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888BB88B8"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_232_n_0,
      I1 => \i___133_n_0\,
      I2 => \i___132_n_0\,
      I3 => \i___130_n_0\,
      I4 => \slv_reg2_reg_n_0_[19]\,
      I5 => \i___131_n_0\,
      O => xpm_fifo_sync_inst_i_122_n_0
    );
xpm_fifo_sync_inst_i_123: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_233_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => \slv_reg2_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_231_n_0,
      O => xpm_fifo_sync_inst_i_123_n_0
    );
xpm_fifo_sync_inst_i_124: unisim.vcomponents.CARRY4
     port map (
      CI => xpm_fifo_sync_inst_i_129_n_0,
      CO(3) => xpm_fifo_sync_inst_i_124_n_0,
      CO(2) => xpm_fifo_sync_inst_i_124_n_1,
      CO(1) => xpm_fifo_sync_inst_i_124_n_2,
      CO(0) => xpm_fifo_sync_inst_i_124_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \flp2fxp_converter_x/fxp_signed0\(12 downto 9),
      S(3) => xpm_fifo_sync_inst_i_234_n_0,
      S(2) => xpm_fifo_sync_inst_i_235_n_0,
      S(1) => xpm_fifo_sync_inst_i_236_n_0,
      S(0) => xpm_fifo_sync_inst_i_237_n_0
    );
xpm_fifo_sync_inst_i_125: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_238_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => \slv_reg2_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_232_n_0,
      O => xpm_fifo_sync_inst_i_125_n_0
    );
xpm_fifo_sync_inst_i_126: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_239_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => \slv_reg2_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_233_n_0,
      O => xpm_fifo_sync_inst_i_126_n_0
    );
xpm_fifo_sync_inst_i_127: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_240_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => \slv_reg2_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_238_n_0,
      O => xpm_fifo_sync_inst_i_127_n_0
    );
xpm_fifo_sync_inst_i_128: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_241_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => \slv_reg2_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_239_n_0,
      O => xpm_fifo_sync_inst_i_128_n_0
    );
xpm_fifo_sync_inst_i_129: unisim.vcomponents.CARRY4
     port map (
      CI => xpm_fifo_sync_inst_i_134_n_0,
      CO(3) => xpm_fifo_sync_inst_i_129_n_0,
      CO(2) => xpm_fifo_sync_inst_i_129_n_1,
      CO(1) => xpm_fifo_sync_inst_i_129_n_2,
      CO(0) => xpm_fifo_sync_inst_i_129_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \flp2fxp_converter_x/fxp_signed0\(8 downto 5),
      S(3) => xpm_fifo_sync_inst_i_242_n_0,
      S(2) => xpm_fifo_sync_inst_i_243_n_0,
      S(1) => xpm_fifo_sync_inst_i_244_n_0,
      S(0) => xpm_fifo_sync_inst_i_245_n_0
    );
xpm_fifo_sync_inst_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_76_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_78_n_0,
      I3 => xpm_fifo_sync_inst_i_62_n_0,
      I4 => \slv_reg4_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_z/fxp_signed0\(7),
      O => fxp_input_z(7)
    );
xpm_fifo_sync_inst_i_130: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_246_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => \slv_reg2_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_240_n_0,
      O => xpm_fifo_sync_inst_i_130_n_0
    );
xpm_fifo_sync_inst_i_131: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_247_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => \slv_reg2_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_241_n_0,
      O => xpm_fifo_sync_inst_i_131_n_0
    );
xpm_fifo_sync_inst_i_132: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_248_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => \slv_reg2_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_246_n_0,
      O => xpm_fifo_sync_inst_i_132_n_0
    );
xpm_fifo_sync_inst_i_133: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_249_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => \slv_reg2_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_247_n_0,
      O => xpm_fifo_sync_inst_i_133_n_0
    );
xpm_fifo_sync_inst_i_134: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => xpm_fifo_sync_inst_i_134_n_0,
      CO(2) => xpm_fifo_sync_inst_i_134_n_1,
      CO(1) => xpm_fifo_sync_inst_i_134_n_2,
      CO(0) => xpm_fifo_sync_inst_i_134_n_3,
      CYINIT => xpm_fifo_sync_inst_i_250_n_0,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \flp2fxp_converter_x/fxp_signed0\(4 downto 1),
      S(3) => xpm_fifo_sync_inst_i_251_n_0,
      S(2) => xpm_fifo_sync_inst_i_252_n_0,
      S(1) => xpm_fifo_sync_inst_i_253_n_0,
      S(0) => xpm_fifo_sync_inst_i_254_n_0
    );
xpm_fifo_sync_inst_i_135: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_255_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => \slv_reg2_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_248_n_0,
      O => xpm_fifo_sync_inst_i_135_n_0
    );
xpm_fifo_sync_inst_i_136: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_139_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => \slv_reg2_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_249_n_0,
      O => xpm_fifo_sync_inst_i_136_n_0
    );
xpm_fifo_sync_inst_i_137: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_256_n_0,
      I1 => \slv_reg2_reg_n_0_[25]\,
      I2 => xpm_fifo_sync_inst_i_257_n_0,
      I3 => \slv_reg2_reg_n_0_[23]\,
      I4 => \slv_reg2_reg_n_0_[24]\,
      I5 => xpm_fifo_sync_inst_i_255_n_0,
      O => xpm_fifo_sync_inst_i_137_n_0
    );
xpm_fifo_sync_inst_i_138: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[16]\,
      I1 => \i___131_n_0\,
      I2 => \slv_reg2_reg_n_0_[8]\,
      I3 => \i___130_n_0\,
      I4 => \i___132_n_0\,
      I5 => xpm_fifo_sync_inst_i_258_n_0,
      O => xpm_fifo_sync_inst_i_138_n_0
    );
xpm_fifo_sync_inst_i_139: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[18]\,
      I1 => \i___131_n_0\,
      I2 => \slv_reg2_reg_n_0_[10]\,
      I3 => \i___130_n_0\,
      I4 => \i___132_n_0\,
      I5 => xpm_fifo_sync_inst_i_259_n_0,
      O => xpm_fifo_sync_inst_i_139_n_0
    );
xpm_fifo_sync_inst_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_78_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_79_n_0,
      I3 => xpm_fifo_sync_inst_i_62_n_0,
      I4 => \slv_reg4_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_z/fxp_signed0\(6),
      O => fxp_input_z(6)
    );
xpm_fifo_sync_inst_i_140: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[10]\,
      I1 => \slv_reg4_reg_n_0_[11]\,
      I2 => \slv_reg4_reg_n_0_[8]\,
      I3 => \slv_reg4_reg_n_0_[9]\,
      I4 => xpm_fifo_sync_inst_i_260_n_0,
      O => xpm_fifo_sync_inst_i_140_n_0
    );
xpm_fifo_sync_inst_i_141: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[2]\,
      I1 => \slv_reg4_reg_n_0_[3]\,
      I2 => \slv_reg4_reg_n_0_[0]\,
      I3 => \slv_reg4_reg_n_0_[1]\,
      I4 => xpm_fifo_sync_inst_i_261_n_0,
      O => xpm_fifo_sync_inst_i_141_n_0
    );
xpm_fifo_sync_inst_i_142: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[26]\,
      I1 => \slv_reg4_reg_n_0_[27]\,
      I2 => \slv_reg4_reg_n_0_[24]\,
      I3 => \slv_reg4_reg_n_0_[25]\,
      I4 => xpm_fifo_sync_inst_i_262_n_0,
      O => xpm_fifo_sync_inst_i_142_n_0
    );
xpm_fifo_sync_inst_i_143: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[18]\,
      I1 => \slv_reg4_reg_n_0_[19]\,
      I2 => \slv_reg4_reg_n_0_[16]\,
      I3 => \slv_reg4_reg_n_0_[17]\,
      I4 => xpm_fifo_sync_inst_i_263_n_0,
      O => xpm_fifo_sync_inst_i_143_n_0
    );
xpm_fifo_sync_inst_i_144: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[23]\,
      I1 => \slv_reg4_reg_n_0_[25]\,
      I2 => \slv_reg4_reg_n_0_[27]\,
      I3 => \slv_reg4_reg_n_0_[26]\,
      I4 => \slv_reg4_reg_n_0_[24]\,
      O => xpm_fifo_sync_inst_i_144_n_0
    );
xpm_fifo_sync_inst_i_145: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEEFFFFFFDF"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[24]\,
      I1 => \slv_reg4_reg_n_0_[26]\,
      I2 => \slv_reg4_reg_n_0_[22]\,
      I3 => \slv_reg4_reg_n_0_[27]\,
      I4 => \slv_reg4_reg_n_0_[25]\,
      I5 => \slv_reg4_reg_n_0_[23]\,
      O => xpm_fifo_sync_inst_i_145_n_0
    );
xpm_fifo_sync_inst_i_146: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_65_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => \i___139_n_0\,
      O => xpm_fifo_sync_inst_i_146_n_0
    );
xpm_fifo_sync_inst_i_147: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_65_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_66_n_0,
      O => xpm_fifo_sync_inst_i_147_n_0
    );
xpm_fifo_sync_inst_i_148: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_66_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_68_n_0,
      O => xpm_fifo_sync_inst_i_148_n_0
    );
xpm_fifo_sync_inst_i_149: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_68_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_69_n_0,
      O => xpm_fifo_sync_inst_i_149_n_0
    );
xpm_fifo_sync_inst_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_79_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_80_n_0,
      I3 => xpm_fifo_sync_inst_i_62_n_0,
      I4 => \slv_reg4_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_z/fxp_signed0\(5),
      O => fxp_input_z(5)
    );
xpm_fifo_sync_inst_i_150: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_69_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_70_n_0,
      O => xpm_fifo_sync_inst_i_150_n_0
    );
xpm_fifo_sync_inst_i_151: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[22]\,
      I1 => \i___142_n_0\,
      I2 => \i___140_n_0\,
      I3 => \slv_reg4_reg_n_0_[18]\,
      I4 => \i___141_n_0\,
      O => xpm_fifo_sync_inst_i_151_n_0
    );
xpm_fifo_sync_inst_i_152: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[21]\,
      I1 => \i___142_n_0\,
      I2 => \i___140_n_0\,
      I3 => \slv_reg4_reg_n_0_[17]\,
      I4 => \i___141_n_0\,
      O => xpm_fifo_sync_inst_i_152_n_0
    );
xpm_fifo_sync_inst_i_153: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[20]\,
      I1 => \i___142_n_0\,
      I2 => \i___140_n_0\,
      I3 => \slv_reg4_reg_n_0_[16]\,
      I4 => \i___141_n_0\,
      O => xpm_fifo_sync_inst_i_153_n_0
    );
xpm_fifo_sync_inst_i_154: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_70_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_71_n_0,
      O => xpm_fifo_sync_inst_i_154_n_0
    );
xpm_fifo_sync_inst_i_155: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_71_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_73_n_0,
      O => xpm_fifo_sync_inst_i_155_n_0
    );
xpm_fifo_sync_inst_i_156: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_73_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_74_n_0,
      O => xpm_fifo_sync_inst_i_156_n_0
    );
xpm_fifo_sync_inst_i_157: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_74_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_75_n_0,
      O => xpm_fifo_sync_inst_i_157_n_0
    );
xpm_fifo_sync_inst_i_158: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003B38"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[19]\,
      I1 => \i___142_n_0\,
      I2 => \i___141_n_0\,
      I3 => \slv_reg4_reg_n_0_[15]\,
      I4 => \i___140_n_0\,
      O => xpm_fifo_sync_inst_i_158_n_0
    );
xpm_fifo_sync_inst_i_159: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[18]\,
      I1 => \i___142_n_0\,
      I2 => \slv_reg4_reg_n_0_[22]\,
      I3 => \i___141_n_0\,
      I4 => \slv_reg4_reg_n_0_[14]\,
      I5 => \i___140_n_0\,
      O => xpm_fifo_sync_inst_i_159_n_0
    );
xpm_fifo_sync_inst_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_80_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_81_n_0,
      I3 => xpm_fifo_sync_inst_i_62_n_0,
      I4 => \slv_reg4_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_z/fxp_signed0\(4),
      O => fxp_input_z(4)
    );
xpm_fifo_sync_inst_i_160: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[17]\,
      I1 => \i___142_n_0\,
      I2 => \slv_reg4_reg_n_0_[21]\,
      I3 => \i___141_n_0\,
      I4 => \slv_reg4_reg_n_0_[13]\,
      I5 => \i___140_n_0\,
      O => xpm_fifo_sync_inst_i_160_n_0
    );
xpm_fifo_sync_inst_i_161: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[16]\,
      I1 => \i___142_n_0\,
      I2 => \slv_reg4_reg_n_0_[20]\,
      I3 => \i___141_n_0\,
      I4 => \slv_reg4_reg_n_0_[12]\,
      I5 => \i___140_n_0\,
      O => xpm_fifo_sync_inst_i_161_n_0
    );
xpm_fifo_sync_inst_i_162: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_75_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_76_n_0,
      O => xpm_fifo_sync_inst_i_162_n_0
    );
xpm_fifo_sync_inst_i_163: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_76_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_78_n_0,
      O => xpm_fifo_sync_inst_i_163_n_0
    );
xpm_fifo_sync_inst_i_164: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_78_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_79_n_0,
      O => xpm_fifo_sync_inst_i_164_n_0
    );
xpm_fifo_sync_inst_i_165: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_79_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_80_n_0,
      O => xpm_fifo_sync_inst_i_165_n_0
    );
xpm_fifo_sync_inst_i_166: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCBBFC88"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[15]\,
      I1 => \i___142_n_0\,
      I2 => \slv_reg4_reg_n_0_[19]\,
      I3 => \i___141_n_0\,
      I4 => \slv_reg4_reg_n_0_[11]\,
      I5 => \i___140_n_0\,
      O => xpm_fifo_sync_inst_i_166_n_0
    );
xpm_fifo_sync_inst_i_167: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[22]\,
      I1 => \i___141_n_0\,
      I2 => \slv_reg4_reg_n_0_[14]\,
      I3 => \i___140_n_0\,
      I4 => \i___142_n_0\,
      I5 => xpm_fifo_sync_inst_i_264_n_0,
      O => xpm_fifo_sync_inst_i_167_n_0
    );
xpm_fifo_sync_inst_i_168: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[21]\,
      I1 => \i___141_n_0\,
      I2 => \slv_reg4_reg_n_0_[13]\,
      I3 => \i___140_n_0\,
      I4 => \i___142_n_0\,
      I5 => xpm_fifo_sync_inst_i_176_n_0,
      O => xpm_fifo_sync_inst_i_168_n_0
    );
xpm_fifo_sync_inst_i_169: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[20]\,
      I1 => \i___141_n_0\,
      I2 => \slv_reg4_reg_n_0_[12]\,
      I3 => \i___140_n_0\,
      I4 => \i___142_n_0\,
      I5 => xpm_fifo_sync_inst_i_265_n_0,
      O => xpm_fifo_sync_inst_i_169_n_0
    );
xpm_fifo_sync_inst_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_81_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_83_n_0,
      I3 => xpm_fifo_sync_inst_i_62_n_0,
      I4 => \slv_reg4_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_z/fxp_signed0\(3),
      O => fxp_input_z(3)
    );
xpm_fifo_sync_inst_i_170: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47444777"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_85_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_86_n_0,
      I3 => \slv_reg4_reg_n_0_[24]\,
      I4 => xpm_fifo_sync_inst_i_87_n_0,
      O => xpm_fifo_sync_inst_i_170_n_0
    );
xpm_fifo_sync_inst_i_171: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_80_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_81_n_0,
      O => xpm_fifo_sync_inst_i_171_n_0
    );
xpm_fifo_sync_inst_i_172: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_81_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_83_n_0,
      O => xpm_fifo_sync_inst_i_172_n_0
    );
xpm_fifo_sync_inst_i_173: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_83_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_84_n_0,
      O => xpm_fifo_sync_inst_i_173_n_0
    );
xpm_fifo_sync_inst_i_174: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_84_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_85_n_0,
      O => xpm_fifo_sync_inst_i_174_n_0
    );
xpm_fifo_sync_inst_i_175: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BB88BBB8BBB888"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_266_n_0,
      I1 => \i___142_n_0\,
      I2 => \slv_reg4_reg_n_0_[15]\,
      I3 => \i___141_n_0\,
      I4 => \slv_reg4_reg_n_0_[7]\,
      I5 => \i___140_n_0\,
      O => xpm_fifo_sync_inst_i_175_n_0
    );
xpm_fifo_sync_inst_i_176: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[17]\,
      I1 => \i___141_n_0\,
      I2 => \slv_reg4_reg_n_0_[9]\,
      I3 => \i___140_n_0\,
      O => xpm_fifo_sync_inst_i_176_n_0
    );
xpm_fifo_sync_inst_i_177: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[13]\,
      I1 => \i___141_n_0\,
      I2 => \slv_reg4_reg_n_0_[21]\,
      I3 => \i___140_n_0\,
      I4 => \slv_reg4_reg_n_0_[5]\,
      O => xpm_fifo_sync_inst_i_177_n_0
    );
xpm_fifo_sync_inst_i_178: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[12]\,
      I1 => \i___141_n_0\,
      I2 => \slv_reg4_reg_n_0_[20]\,
      I3 => \i___140_n_0\,
      I4 => \slv_reg4_reg_n_0_[4]\,
      O => xpm_fifo_sync_inst_i_178_n_0
    );
xpm_fifo_sync_inst_i_179: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[14]\,
      I1 => \i___141_n_0\,
      I2 => \slv_reg4_reg_n_0_[22]\,
      I3 => \i___140_n_0\,
      I4 => \slv_reg4_reg_n_0_[6]\,
      O => xpm_fifo_sync_inst_i_179_n_0
    );
xpm_fifo_sync_inst_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_83_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_84_n_0,
      I3 => xpm_fifo_sync_inst_i_62_n_0,
      I4 => \slv_reg4_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_z/fxp_signed0\(2),
      O => fxp_input_z(2)
    );
xpm_fifo_sync_inst_i_180: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[10]\,
      I1 => \slv_reg3_reg_n_0_[11]\,
      I2 => \slv_reg3_reg_n_0_[8]\,
      I3 => \slv_reg3_reg_n_0_[9]\,
      I4 => xpm_fifo_sync_inst_i_267_n_0,
      O => xpm_fifo_sync_inst_i_180_n_0
    );
xpm_fifo_sync_inst_i_181: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[2]\,
      I1 => \slv_reg3_reg_n_0_[3]\,
      I2 => \slv_reg3_reg_n_0_[0]\,
      I3 => \slv_reg3_reg_n_0_[1]\,
      I4 => xpm_fifo_sync_inst_i_268_n_0,
      O => xpm_fifo_sync_inst_i_181_n_0
    );
xpm_fifo_sync_inst_i_182: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[26]\,
      I1 => \slv_reg3_reg_n_0_[27]\,
      I2 => \slv_reg3_reg_n_0_[24]\,
      I3 => \slv_reg3_reg_n_0_[25]\,
      I4 => xpm_fifo_sync_inst_i_269_n_0,
      O => xpm_fifo_sync_inst_i_182_n_0
    );
xpm_fifo_sync_inst_i_183: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[18]\,
      I1 => \slv_reg3_reg_n_0_[19]\,
      I2 => \slv_reg3_reg_n_0_[16]\,
      I3 => \slv_reg3_reg_n_0_[17]\,
      I4 => xpm_fifo_sync_inst_i_270_n_0,
      O => xpm_fifo_sync_inst_i_183_n_0
    );
xpm_fifo_sync_inst_i_184: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[23]\,
      I1 => \slv_reg3_reg_n_0_[25]\,
      I2 => \slv_reg3_reg_n_0_[27]\,
      I3 => \slv_reg3_reg_n_0_[26]\,
      I4 => \slv_reg3_reg_n_0_[24]\,
      O => xpm_fifo_sync_inst_i_184_n_0
    );
xpm_fifo_sync_inst_i_185: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEEFFFFFFDF"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[24]\,
      I1 => \slv_reg3_reg_n_0_[26]\,
      I2 => \slv_reg3_reg_n_0_[22]\,
      I3 => \slv_reg3_reg_n_0_[27]\,
      I4 => \slv_reg3_reg_n_0_[25]\,
      I5 => \slv_reg3_reg_n_0_[23]\,
      O => xpm_fifo_sync_inst_i_185_n_0
    );
xpm_fifo_sync_inst_i_186: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_91_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => \i___134_n_0\,
      O => xpm_fifo_sync_inst_i_186_n_0
    );
xpm_fifo_sync_inst_i_187: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_91_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_92_n_0,
      O => xpm_fifo_sync_inst_i_187_n_0
    );
xpm_fifo_sync_inst_i_188: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_92_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_94_n_0,
      O => xpm_fifo_sync_inst_i_188_n_0
    );
xpm_fifo_sync_inst_i_189: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_94_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_95_n_0,
      O => xpm_fifo_sync_inst_i_189_n_0
    );
xpm_fifo_sync_inst_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_84_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_85_n_0,
      I3 => xpm_fifo_sync_inst_i_62_n_0,
      I4 => \slv_reg4_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_z/fxp_signed0\(1),
      O => fxp_input_z(1)
    );
xpm_fifo_sync_inst_i_190: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_95_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_96_n_0,
      O => xpm_fifo_sync_inst_i_190_n_0
    );
xpm_fifo_sync_inst_i_191: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[22]\,
      I1 => \i___137_n_0\,
      I2 => \i___135_n_0\,
      I3 => \slv_reg3_reg_n_0_[18]\,
      I4 => \i___136_n_0\,
      O => xpm_fifo_sync_inst_i_191_n_0
    );
xpm_fifo_sync_inst_i_192: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[21]\,
      I1 => \i___137_n_0\,
      I2 => \i___135_n_0\,
      I3 => \slv_reg3_reg_n_0_[17]\,
      I4 => \i___136_n_0\,
      O => xpm_fifo_sync_inst_i_192_n_0
    );
xpm_fifo_sync_inst_i_193: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[20]\,
      I1 => \i___137_n_0\,
      I2 => \i___135_n_0\,
      I3 => \slv_reg3_reg_n_0_[16]\,
      I4 => \i___136_n_0\,
      O => xpm_fifo_sync_inst_i_193_n_0
    );
xpm_fifo_sync_inst_i_194: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_96_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_97_n_0,
      O => xpm_fifo_sync_inst_i_194_n_0
    );
xpm_fifo_sync_inst_i_195: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_97_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_99_n_0,
      O => xpm_fifo_sync_inst_i_195_n_0
    );
xpm_fifo_sync_inst_i_196: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_99_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_100_n_0,
      O => xpm_fifo_sync_inst_i_196_n_0
    );
xpm_fifo_sync_inst_i_197: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_100_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_101_n_0,
      O => xpm_fifo_sync_inst_i_197_n_0
    );
xpm_fifo_sync_inst_i_198: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003B38"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[19]\,
      I1 => \i___137_n_0\,
      I2 => \i___136_n_0\,
      I3 => \slv_reg3_reg_n_0_[15]\,
      I4 => \i___135_n_0\,
      O => xpm_fifo_sync_inst_i_198_n_0
    );
xpm_fifo_sync_inst_i_199: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[18]\,
      I1 => \i___137_n_0\,
      I2 => \slv_reg3_reg_n_0_[22]\,
      I3 => \i___136_n_0\,
      I4 => \slv_reg3_reg_n_0_[14]\,
      I5 => \i___135_n_0\,
      O => xpm_fifo_sync_inst_i_199_n_0
    );
xpm_fifo_sync_inst_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_62_n_0,
      I1 => \flp2fxp_converter_z/fxp_shifted\(18),
      I2 => \slv_reg4_reg_n_0_[31]\,
      I3 => \flp2fxp_converter_z/fxp_signed0\(18),
      O => fxp_input_z(18)
    );
xpm_fifo_sync_inst_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88800000000"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_85_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_86_n_0,
      I3 => \slv_reg4_reg_n_0_[24]\,
      I4 => xpm_fifo_sync_inst_i_87_n_0,
      I5 => xpm_fifo_sync_inst_i_62_n_0,
      O => fxp_input_z(0)
    );
xpm_fifo_sync_inst_i_200: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[17]\,
      I1 => \i___137_n_0\,
      I2 => \slv_reg3_reg_n_0_[21]\,
      I3 => \i___136_n_0\,
      I4 => \slv_reg3_reg_n_0_[13]\,
      I5 => \i___135_n_0\,
      O => xpm_fifo_sync_inst_i_200_n_0
    );
xpm_fifo_sync_inst_i_201: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[16]\,
      I1 => \i___137_n_0\,
      I2 => \slv_reg3_reg_n_0_[20]\,
      I3 => \i___136_n_0\,
      I4 => \slv_reg3_reg_n_0_[12]\,
      I5 => \i___135_n_0\,
      O => xpm_fifo_sync_inst_i_201_n_0
    );
xpm_fifo_sync_inst_i_202: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_101_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_102_n_0,
      O => xpm_fifo_sync_inst_i_202_n_0
    );
xpm_fifo_sync_inst_i_203: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_102_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_104_n_0,
      O => xpm_fifo_sync_inst_i_203_n_0
    );
xpm_fifo_sync_inst_i_204: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_104_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_105_n_0,
      O => xpm_fifo_sync_inst_i_204_n_0
    );
xpm_fifo_sync_inst_i_205: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_105_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_106_n_0,
      O => xpm_fifo_sync_inst_i_205_n_0
    );
xpm_fifo_sync_inst_i_206: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCBBFC88"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[15]\,
      I1 => \i___137_n_0\,
      I2 => \slv_reg3_reg_n_0_[19]\,
      I3 => \i___136_n_0\,
      I4 => \slv_reg3_reg_n_0_[11]\,
      I5 => \i___135_n_0\,
      O => xpm_fifo_sync_inst_i_206_n_0
    );
xpm_fifo_sync_inst_i_207: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[22]\,
      I1 => \i___136_n_0\,
      I2 => \slv_reg3_reg_n_0_[14]\,
      I3 => \i___135_n_0\,
      I4 => \i___137_n_0\,
      I5 => xpm_fifo_sync_inst_i_271_n_0,
      O => xpm_fifo_sync_inst_i_207_n_0
    );
xpm_fifo_sync_inst_i_208: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[21]\,
      I1 => \i___136_n_0\,
      I2 => \slv_reg3_reg_n_0_[13]\,
      I3 => \i___135_n_0\,
      I4 => \i___137_n_0\,
      I5 => xpm_fifo_sync_inst_i_216_n_0,
      O => xpm_fifo_sync_inst_i_208_n_0
    );
xpm_fifo_sync_inst_i_209: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[20]\,
      I1 => \i___136_n_0\,
      I2 => \slv_reg3_reg_n_0_[12]\,
      I3 => \i___135_n_0\,
      I4 => \i___137_n_0\,
      I5 => xpm_fifo_sync_inst_i_272_n_0,
      O => xpm_fifo_sync_inst_i_209_n_0
    );
xpm_fifo_sync_inst_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_88_n_0,
      I1 => \i___12_n_0\,
      I2 => \slv_reg3_reg_n_0_[31]\,
      I3 => \flp2fxp_converter_y/fxp_signed0\(19),
      O => fxp_input_y(19)
    );
xpm_fifo_sync_inst_i_210: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47444777"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_111_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_112_n_0,
      I3 => \slv_reg3_reg_n_0_[24]\,
      I4 => xpm_fifo_sync_inst_i_113_n_0,
      O => xpm_fifo_sync_inst_i_210_n_0
    );
xpm_fifo_sync_inst_i_211: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_106_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_107_n_0,
      O => xpm_fifo_sync_inst_i_211_n_0
    );
xpm_fifo_sync_inst_i_212: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_107_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_109_n_0,
      O => xpm_fifo_sync_inst_i_212_n_0
    );
xpm_fifo_sync_inst_i_213: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_109_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_110_n_0,
      O => xpm_fifo_sync_inst_i_213_n_0
    );
xpm_fifo_sync_inst_i_214: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_110_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_111_n_0,
      O => xpm_fifo_sync_inst_i_214_n_0
    );
xpm_fifo_sync_inst_i_215: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BB88BBB8BBB888"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_273_n_0,
      I1 => \i___137_n_0\,
      I2 => \slv_reg3_reg_n_0_[15]\,
      I3 => \i___136_n_0\,
      I4 => \slv_reg3_reg_n_0_[7]\,
      I5 => \i___135_n_0\,
      O => xpm_fifo_sync_inst_i_215_n_0
    );
xpm_fifo_sync_inst_i_216: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[17]\,
      I1 => \i___136_n_0\,
      I2 => \slv_reg3_reg_n_0_[9]\,
      I3 => \i___135_n_0\,
      O => xpm_fifo_sync_inst_i_216_n_0
    );
xpm_fifo_sync_inst_i_217: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[13]\,
      I1 => \i___136_n_0\,
      I2 => \slv_reg3_reg_n_0_[21]\,
      I3 => \i___135_n_0\,
      I4 => \slv_reg3_reg_n_0_[5]\,
      O => xpm_fifo_sync_inst_i_217_n_0
    );
xpm_fifo_sync_inst_i_218: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[12]\,
      I1 => \i___136_n_0\,
      I2 => \slv_reg3_reg_n_0_[20]\,
      I3 => \i___135_n_0\,
      I4 => \slv_reg3_reg_n_0_[4]\,
      O => xpm_fifo_sync_inst_i_218_n_0
    );
xpm_fifo_sync_inst_i_219: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[14]\,
      I1 => \i___136_n_0\,
      I2 => \slv_reg3_reg_n_0_[22]\,
      I3 => \i___135_n_0\,
      I4 => \slv_reg3_reg_n_0_[6]\,
      O => xpm_fifo_sync_inst_i_219_n_0
    );
xpm_fifo_sync_inst_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_88_n_0,
      I1 => \flp2fxp_converter_y/fxp_shifted\(18),
      I2 => \slv_reg3_reg_n_0_[31]\,
      I3 => \flp2fxp_converter_y/fxp_signed0\(18),
      O => fxp_input_y(18)
    );
xpm_fifo_sync_inst_i_220: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[10]\,
      I1 => \slv_reg2_reg_n_0_[11]\,
      I2 => \slv_reg2_reg_n_0_[8]\,
      I3 => \slv_reg2_reg_n_0_[9]\,
      I4 => xpm_fifo_sync_inst_i_274_n_0,
      O => xpm_fifo_sync_inst_i_220_n_0
    );
xpm_fifo_sync_inst_i_221: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[2]\,
      I1 => \slv_reg2_reg_n_0_[3]\,
      I2 => \slv_reg2_reg_n_0_[0]\,
      I3 => \slv_reg2_reg_n_0_[1]\,
      I4 => xpm_fifo_sync_inst_i_275_n_0,
      O => xpm_fifo_sync_inst_i_221_n_0
    );
xpm_fifo_sync_inst_i_222: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[26]\,
      I1 => \slv_reg2_reg_n_0_[27]\,
      I2 => \slv_reg2_reg_n_0_[24]\,
      I3 => \slv_reg2_reg_n_0_[25]\,
      I4 => xpm_fifo_sync_inst_i_276_n_0,
      O => xpm_fifo_sync_inst_i_222_n_0
    );
xpm_fifo_sync_inst_i_223: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[18]\,
      I1 => \slv_reg2_reg_n_0_[19]\,
      I2 => \slv_reg2_reg_n_0_[16]\,
      I3 => \slv_reg2_reg_n_0_[17]\,
      I4 => xpm_fifo_sync_inst_i_277_n_0,
      O => xpm_fifo_sync_inst_i_223_n_0
    );
xpm_fifo_sync_inst_i_224: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[23]\,
      I1 => \slv_reg2_reg_n_0_[25]\,
      I2 => \slv_reg2_reg_n_0_[27]\,
      I3 => \slv_reg2_reg_n_0_[26]\,
      I4 => \slv_reg2_reg_n_0_[24]\,
      O => xpm_fifo_sync_inst_i_224_n_0
    );
xpm_fifo_sync_inst_i_225: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFEEFFFFFFDF"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[24]\,
      I1 => \slv_reg2_reg_n_0_[26]\,
      I2 => \slv_reg2_reg_n_0_[22]\,
      I3 => \slv_reg2_reg_n_0_[27]\,
      I4 => \slv_reg2_reg_n_0_[25]\,
      I5 => \slv_reg2_reg_n_0_[23]\,
      O => xpm_fifo_sync_inst_i_225_n_0
    );
xpm_fifo_sync_inst_i_226: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_117_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => \i___129_n_0\,
      O => xpm_fifo_sync_inst_i_226_n_0
    );
xpm_fifo_sync_inst_i_227: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_117_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_118_n_0,
      O => xpm_fifo_sync_inst_i_227_n_0
    );
xpm_fifo_sync_inst_i_228: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_118_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_120_n_0,
      O => xpm_fifo_sync_inst_i_228_n_0
    );
xpm_fifo_sync_inst_i_229: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_120_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_121_n_0,
      O => xpm_fifo_sync_inst_i_229_n_0
    );
xpm_fifo_sync_inst_i_23: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \i___134_n_0\,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_91_n_0,
      I3 => xpm_fifo_sync_inst_i_88_n_0,
      I4 => \slv_reg3_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_y/fxp_signed0\(17),
      O => fxp_input_y(17)
    );
xpm_fifo_sync_inst_i_230: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_121_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_122_n_0,
      O => xpm_fifo_sync_inst_i_230_n_0
    );
xpm_fifo_sync_inst_i_231: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[22]\,
      I1 => \i___132_n_0\,
      I2 => \i___130_n_0\,
      I3 => \slv_reg2_reg_n_0_[18]\,
      I4 => \i___131_n_0\,
      O => xpm_fifo_sync_inst_i_231_n_0
    );
xpm_fifo_sync_inst_i_232: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[21]\,
      I1 => \i___132_n_0\,
      I2 => \i___130_n_0\,
      I3 => \slv_reg2_reg_n_0_[17]\,
      I4 => \i___131_n_0\,
      O => xpm_fifo_sync_inst_i_232_n_0
    );
xpm_fifo_sync_inst_i_233: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000B08"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[20]\,
      I1 => \i___132_n_0\,
      I2 => \i___130_n_0\,
      I3 => \slv_reg2_reg_n_0_[16]\,
      I4 => \i___131_n_0\,
      O => xpm_fifo_sync_inst_i_233_n_0
    );
xpm_fifo_sync_inst_i_234: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_122_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_123_n_0,
      O => xpm_fifo_sync_inst_i_234_n_0
    );
xpm_fifo_sync_inst_i_235: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_123_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_125_n_0,
      O => xpm_fifo_sync_inst_i_235_n_0
    );
xpm_fifo_sync_inst_i_236: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_125_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_126_n_0,
      O => xpm_fifo_sync_inst_i_236_n_0
    );
xpm_fifo_sync_inst_i_237: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_126_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_127_n_0,
      O => xpm_fifo_sync_inst_i_237_n_0
    );
xpm_fifo_sync_inst_i_238: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003B38"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[19]\,
      I1 => \i___132_n_0\,
      I2 => \i___131_n_0\,
      I3 => \slv_reg2_reg_n_0_[15]\,
      I4 => \i___130_n_0\,
      O => xpm_fifo_sync_inst_i_238_n_0
    );
xpm_fifo_sync_inst_i_239: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[18]\,
      I1 => \i___132_n_0\,
      I2 => \slv_reg2_reg_n_0_[22]\,
      I3 => \i___131_n_0\,
      I4 => \slv_reg2_reg_n_0_[14]\,
      I5 => \i___130_n_0\,
      O => xpm_fifo_sync_inst_i_239_n_0
    );
xpm_fifo_sync_inst_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_91_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_92_n_0,
      I3 => xpm_fifo_sync_inst_i_88_n_0,
      I4 => \slv_reg3_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_y/fxp_signed0\(16),
      O => fxp_input_y(16)
    );
xpm_fifo_sync_inst_i_240: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[17]\,
      I1 => \i___132_n_0\,
      I2 => \slv_reg2_reg_n_0_[21]\,
      I3 => \i___131_n_0\,
      I4 => \slv_reg2_reg_n_0_[13]\,
      I5 => \i___130_n_0\,
      O => xpm_fifo_sync_inst_i_240_n_0
    );
xpm_fifo_sync_inst_i_241: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000030BB3088"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[16]\,
      I1 => \i___132_n_0\,
      I2 => \slv_reg2_reg_n_0_[20]\,
      I3 => \i___131_n_0\,
      I4 => \slv_reg2_reg_n_0_[12]\,
      I5 => \i___130_n_0\,
      O => xpm_fifo_sync_inst_i_241_n_0
    );
xpm_fifo_sync_inst_i_242: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_127_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_128_n_0,
      O => xpm_fifo_sync_inst_i_242_n_0
    );
xpm_fifo_sync_inst_i_243: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_128_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_130_n_0,
      O => xpm_fifo_sync_inst_i_243_n_0
    );
xpm_fifo_sync_inst_i_244: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_130_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_131_n_0,
      O => xpm_fifo_sync_inst_i_244_n_0
    );
xpm_fifo_sync_inst_i_245: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_131_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_132_n_0,
      O => xpm_fifo_sync_inst_i_245_n_0
    );
xpm_fifo_sync_inst_i_246: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FCBBFC88"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[15]\,
      I1 => \i___132_n_0\,
      I2 => \slv_reg2_reg_n_0_[19]\,
      I3 => \i___131_n_0\,
      I4 => \slv_reg2_reg_n_0_[11]\,
      I5 => \i___130_n_0\,
      O => xpm_fifo_sync_inst_i_246_n_0
    );
xpm_fifo_sync_inst_i_247: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[22]\,
      I1 => \i___131_n_0\,
      I2 => \slv_reg2_reg_n_0_[14]\,
      I3 => \i___130_n_0\,
      I4 => \i___132_n_0\,
      I5 => xpm_fifo_sync_inst_i_278_n_0,
      O => xpm_fifo_sync_inst_i_247_n_0
    );
xpm_fifo_sync_inst_i_248: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[21]\,
      I1 => \i___131_n_0\,
      I2 => \slv_reg2_reg_n_0_[13]\,
      I3 => \i___130_n_0\,
      I4 => \i___132_n_0\,
      I5 => xpm_fifo_sync_inst_i_256_n_0,
      O => xpm_fifo_sync_inst_i_248_n_0
    );
xpm_fifo_sync_inst_i_249: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[20]\,
      I1 => \i___131_n_0\,
      I2 => \slv_reg2_reg_n_0_[12]\,
      I3 => \i___130_n_0\,
      I4 => \i___132_n_0\,
      I5 => xpm_fifo_sync_inst_i_279_n_0,
      O => xpm_fifo_sync_inst_i_249_n_0
    );
xpm_fifo_sync_inst_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_92_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_94_n_0,
      I3 => xpm_fifo_sync_inst_i_88_n_0,
      I4 => \slv_reg3_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_y/fxp_signed0\(15),
      O => fxp_input_y(15)
    );
xpm_fifo_sync_inst_i_250: unisim.vcomponents.LUT5
    generic map(
      INIT => X"47444777"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_137_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_138_n_0,
      I3 => \slv_reg2_reg_n_0_[24]\,
      I4 => xpm_fifo_sync_inst_i_139_n_0,
      O => xpm_fifo_sync_inst_i_250_n_0
    );
xpm_fifo_sync_inst_i_251: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_132_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_133_n_0,
      O => xpm_fifo_sync_inst_i_251_n_0
    );
xpm_fifo_sync_inst_i_252: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_133_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_135_n_0,
      O => xpm_fifo_sync_inst_i_252_n_0
    );
xpm_fifo_sync_inst_i_253: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_135_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_136_n_0,
      O => xpm_fifo_sync_inst_i_253_n_0
    );
xpm_fifo_sync_inst_i_254: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_136_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_137_n_0,
      O => xpm_fifo_sync_inst_i_254_n_0
    );
xpm_fifo_sync_inst_i_255: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88BB88BBB8BBB888"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_280_n_0,
      I1 => \i___132_n_0\,
      I2 => \slv_reg2_reg_n_0_[15]\,
      I3 => \i___131_n_0\,
      I4 => \slv_reg2_reg_n_0_[7]\,
      I5 => \i___130_n_0\,
      O => xpm_fifo_sync_inst_i_255_n_0
    );
xpm_fifo_sync_inst_i_256: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[17]\,
      I1 => \i___131_n_0\,
      I2 => \slv_reg2_reg_n_0_[9]\,
      I3 => \i___130_n_0\,
      O => xpm_fifo_sync_inst_i_256_n_0
    );
xpm_fifo_sync_inst_i_257: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[13]\,
      I1 => \i___131_n_0\,
      I2 => \slv_reg2_reg_n_0_[21]\,
      I3 => \i___130_n_0\,
      I4 => \slv_reg2_reg_n_0_[5]\,
      O => xpm_fifo_sync_inst_i_257_n_0
    );
xpm_fifo_sync_inst_i_258: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[12]\,
      I1 => \i___131_n_0\,
      I2 => \slv_reg2_reg_n_0_[20]\,
      I3 => \i___130_n_0\,
      I4 => \slv_reg2_reg_n_0_[4]\,
      O => xpm_fifo_sync_inst_i_258_n_0
    );
xpm_fifo_sync_inst_i_259: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[14]\,
      I1 => \i___131_n_0\,
      I2 => \slv_reg2_reg_n_0_[22]\,
      I3 => \i___130_n_0\,
      I4 => \slv_reg2_reg_n_0_[6]\,
      O => xpm_fifo_sync_inst_i_259_n_0
    );
xpm_fifo_sync_inst_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_94_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_95_n_0,
      I3 => xpm_fifo_sync_inst_i_88_n_0,
      I4 => \slv_reg3_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_y/fxp_signed0\(14),
      O => fxp_input_y(14)
    );
xpm_fifo_sync_inst_i_260: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[13]\,
      I1 => \slv_reg4_reg_n_0_[12]\,
      I2 => \slv_reg4_reg_n_0_[15]\,
      I3 => \slv_reg4_reg_n_0_[14]\,
      O => xpm_fifo_sync_inst_i_260_n_0
    );
xpm_fifo_sync_inst_i_261: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[5]\,
      I1 => \slv_reg4_reg_n_0_[4]\,
      I2 => \slv_reg4_reg_n_0_[7]\,
      I3 => \slv_reg4_reg_n_0_[6]\,
      O => xpm_fifo_sync_inst_i_261_n_0
    );
xpm_fifo_sync_inst_i_262: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[29]\,
      I1 => \slv_reg4_reg_n_0_[28]\,
      I2 => \slv_reg4_reg_n_0_[31]\,
      I3 => \slv_reg4_reg_n_0_[30]\,
      O => xpm_fifo_sync_inst_i_262_n_0
    );
xpm_fifo_sync_inst_i_263: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[21]\,
      I1 => \slv_reg4_reg_n_0_[20]\,
      I2 => \slv_reg4_reg_n_0_[23]\,
      I3 => \slv_reg4_reg_n_0_[22]\,
      O => xpm_fifo_sync_inst_i_263_n_0
    );
xpm_fifo_sync_inst_i_264: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[18]\,
      I1 => \i___141_n_0\,
      I2 => \slv_reg4_reg_n_0_[10]\,
      I3 => \i___140_n_0\,
      O => xpm_fifo_sync_inst_i_264_n_0
    );
xpm_fifo_sync_inst_i_265: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[16]\,
      I1 => \i___141_n_0\,
      I2 => \slv_reg4_reg_n_0_[8]\,
      I3 => \i___140_n_0\,
      O => xpm_fifo_sync_inst_i_265_n_0
    );
xpm_fifo_sync_inst_i_266: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[19]\,
      I1 => \i___141_n_0\,
      I2 => \slv_reg4_reg_n_0_[11]\,
      I3 => \i___140_n_0\,
      O => xpm_fifo_sync_inst_i_266_n_0
    );
xpm_fifo_sync_inst_i_267: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[13]\,
      I1 => \slv_reg3_reg_n_0_[12]\,
      I2 => \slv_reg3_reg_n_0_[15]\,
      I3 => \slv_reg3_reg_n_0_[14]\,
      O => xpm_fifo_sync_inst_i_267_n_0
    );
xpm_fifo_sync_inst_i_268: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[5]\,
      I1 => \slv_reg3_reg_n_0_[4]\,
      I2 => \slv_reg3_reg_n_0_[7]\,
      I3 => \slv_reg3_reg_n_0_[6]\,
      O => xpm_fifo_sync_inst_i_268_n_0
    );
xpm_fifo_sync_inst_i_269: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[29]\,
      I1 => \slv_reg3_reg_n_0_[28]\,
      I2 => \slv_reg3_reg_n_0_[31]\,
      I3 => \slv_reg3_reg_n_0_[30]\,
      O => xpm_fifo_sync_inst_i_269_n_0
    );
xpm_fifo_sync_inst_i_27: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_95_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_96_n_0,
      I3 => xpm_fifo_sync_inst_i_88_n_0,
      I4 => \slv_reg3_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_y/fxp_signed0\(13),
      O => fxp_input_y(13)
    );
xpm_fifo_sync_inst_i_270: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[21]\,
      I1 => \slv_reg3_reg_n_0_[20]\,
      I2 => \slv_reg3_reg_n_0_[23]\,
      I3 => \slv_reg3_reg_n_0_[22]\,
      O => xpm_fifo_sync_inst_i_270_n_0
    );
xpm_fifo_sync_inst_i_271: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[18]\,
      I1 => \i___136_n_0\,
      I2 => \slv_reg3_reg_n_0_[10]\,
      I3 => \i___135_n_0\,
      O => xpm_fifo_sync_inst_i_271_n_0
    );
xpm_fifo_sync_inst_i_272: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[16]\,
      I1 => \i___136_n_0\,
      I2 => \slv_reg3_reg_n_0_[8]\,
      I3 => \i___135_n_0\,
      O => xpm_fifo_sync_inst_i_272_n_0
    );
xpm_fifo_sync_inst_i_273: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[19]\,
      I1 => \i___136_n_0\,
      I2 => \slv_reg3_reg_n_0_[11]\,
      I3 => \i___135_n_0\,
      O => xpm_fifo_sync_inst_i_273_n_0
    );
xpm_fifo_sync_inst_i_274: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[13]\,
      I1 => \slv_reg2_reg_n_0_[12]\,
      I2 => \slv_reg2_reg_n_0_[15]\,
      I3 => \slv_reg2_reg_n_0_[14]\,
      O => xpm_fifo_sync_inst_i_274_n_0
    );
xpm_fifo_sync_inst_i_275: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[5]\,
      I1 => \slv_reg2_reg_n_0_[4]\,
      I2 => \slv_reg2_reg_n_0_[7]\,
      I3 => \slv_reg2_reg_n_0_[6]\,
      O => xpm_fifo_sync_inst_i_275_n_0
    );
xpm_fifo_sync_inst_i_276: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[29]\,
      I1 => \slv_reg2_reg_n_0_[28]\,
      I2 => \slv_reg2_reg_n_0_[31]\,
      I3 => \slv_reg2_reg_n_0_[30]\,
      O => xpm_fifo_sync_inst_i_276_n_0
    );
xpm_fifo_sync_inst_i_277: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[21]\,
      I1 => \slv_reg2_reg_n_0_[20]\,
      I2 => \slv_reg2_reg_n_0_[23]\,
      I3 => \slv_reg2_reg_n_0_[22]\,
      O => xpm_fifo_sync_inst_i_277_n_0
    );
xpm_fifo_sync_inst_i_278: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[18]\,
      I1 => \i___131_n_0\,
      I2 => \slv_reg2_reg_n_0_[10]\,
      I3 => \i___130_n_0\,
      O => xpm_fifo_sync_inst_i_278_n_0
    );
xpm_fifo_sync_inst_i_279: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[16]\,
      I1 => \i___131_n_0\,
      I2 => \slv_reg2_reg_n_0_[8]\,
      I3 => \i___130_n_0\,
      O => xpm_fifo_sync_inst_i_279_n_0
    );
xpm_fifo_sync_inst_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_96_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_97_n_0,
      I3 => xpm_fifo_sync_inst_i_88_n_0,
      I4 => \slv_reg3_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_y/fxp_signed0\(12),
      O => fxp_input_y(12)
    );
xpm_fifo_sync_inst_i_280: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \slv_reg2_reg_n_0_[19]\,
      I1 => \i___131_n_0\,
      I2 => \slv_reg2_reg_n_0_[11]\,
      I3 => \i___130_n_0\,
      O => xpm_fifo_sync_inst_i_280_n_0
    );
xpm_fifo_sync_inst_i_29: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_97_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_99_n_0,
      I3 => xpm_fifo_sync_inst_i_88_n_0,
      I4 => \slv_reg3_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_y/fxp_signed0\(11),
      O => fxp_input_y(11)
    );
xpm_fifo_sync_inst_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \i___139_n_0\,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_65_n_0,
      I3 => xpm_fifo_sync_inst_i_62_n_0,
      I4 => \slv_reg4_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_z/fxp_signed0\(17),
      O => fxp_input_z(17)
    );
xpm_fifo_sync_inst_i_30: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_99_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_100_n_0,
      I3 => xpm_fifo_sync_inst_i_88_n_0,
      I4 => \slv_reg3_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_y/fxp_signed0\(10),
      O => fxp_input_y(10)
    );
xpm_fifo_sync_inst_i_31: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_100_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_101_n_0,
      I3 => xpm_fifo_sync_inst_i_88_n_0,
      I4 => \slv_reg3_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_y/fxp_signed0\(9),
      O => fxp_input_y(9)
    );
xpm_fifo_sync_inst_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_101_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_102_n_0,
      I3 => xpm_fifo_sync_inst_i_88_n_0,
      I4 => \slv_reg3_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_y/fxp_signed0\(8),
      O => fxp_input_y(8)
    );
xpm_fifo_sync_inst_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_102_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_104_n_0,
      I3 => xpm_fifo_sync_inst_i_88_n_0,
      I4 => \slv_reg3_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_y/fxp_signed0\(7),
      O => fxp_input_y(7)
    );
xpm_fifo_sync_inst_i_34: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_104_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_105_n_0,
      I3 => xpm_fifo_sync_inst_i_88_n_0,
      I4 => \slv_reg3_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_y/fxp_signed0\(6),
      O => fxp_input_y(6)
    );
xpm_fifo_sync_inst_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_105_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_106_n_0,
      I3 => xpm_fifo_sync_inst_i_88_n_0,
      I4 => \slv_reg3_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_y/fxp_signed0\(5),
      O => fxp_input_y(5)
    );
xpm_fifo_sync_inst_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_106_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_107_n_0,
      I3 => xpm_fifo_sync_inst_i_88_n_0,
      I4 => \slv_reg3_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_y/fxp_signed0\(4),
      O => fxp_input_y(4)
    );
xpm_fifo_sync_inst_i_37: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_107_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_109_n_0,
      I3 => xpm_fifo_sync_inst_i_88_n_0,
      I4 => \slv_reg3_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_y/fxp_signed0\(3),
      O => fxp_input_y(3)
    );
xpm_fifo_sync_inst_i_38: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_109_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_110_n_0,
      I3 => xpm_fifo_sync_inst_i_88_n_0,
      I4 => \slv_reg3_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_y/fxp_signed0\(2),
      O => fxp_input_y(2)
    );
xpm_fifo_sync_inst_i_39: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_110_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_111_n_0,
      I3 => xpm_fifo_sync_inst_i_88_n_0,
      I4 => \slv_reg3_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_y/fxp_signed0\(1),
      O => fxp_input_y(1)
    );
xpm_fifo_sync_inst_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_65_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_66_n_0,
      I3 => xpm_fifo_sync_inst_i_62_n_0,
      I4 => \slv_reg4_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_z/fxp_signed0\(16),
      O => fxp_input_z(16)
    );
xpm_fifo_sync_inst_i_40: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88800000000"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_111_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_112_n_0,
      I3 => \slv_reg3_reg_n_0_[24]\,
      I4 => xpm_fifo_sync_inst_i_113_n_0,
      I5 => xpm_fifo_sync_inst_i_88_n_0,
      O => fxp_input_y(0)
    );
xpm_fifo_sync_inst_i_41: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_114_n_0,
      I1 => \i___11_n_0\,
      I2 => \slv_reg2_reg_n_0_[31]\,
      I3 => \flp2fxp_converter_x/fxp_signed0\(19),
      O => fxp_input_x(19)
    );
xpm_fifo_sync_inst_i_42: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_114_n_0,
      I1 => \flp2fxp_converter_x/fxp_shifted\(18),
      I2 => \slv_reg2_reg_n_0_[31]\,
      I3 => \flp2fxp_converter_x/fxp_signed0\(18),
      O => fxp_input_x(18)
    );
xpm_fifo_sync_inst_i_43: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => \i___129_n_0\,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_117_n_0,
      I3 => xpm_fifo_sync_inst_i_114_n_0,
      I4 => \slv_reg2_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_x/fxp_signed0\(17),
      O => fxp_input_x(17)
    );
xpm_fifo_sync_inst_i_44: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_117_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_118_n_0,
      I3 => xpm_fifo_sync_inst_i_114_n_0,
      I4 => \slv_reg2_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_x/fxp_signed0\(16),
      O => fxp_input_x(16)
    );
xpm_fifo_sync_inst_i_45: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_118_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_120_n_0,
      I3 => xpm_fifo_sync_inst_i_114_n_0,
      I4 => \slv_reg2_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_x/fxp_signed0\(15),
      O => fxp_input_x(15)
    );
xpm_fifo_sync_inst_i_46: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_120_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_121_n_0,
      I3 => xpm_fifo_sync_inst_i_114_n_0,
      I4 => \slv_reg2_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_x/fxp_signed0\(14),
      O => fxp_input_x(14)
    );
xpm_fifo_sync_inst_i_47: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_121_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_122_n_0,
      I3 => xpm_fifo_sync_inst_i_114_n_0,
      I4 => \slv_reg2_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_x/fxp_signed0\(13),
      O => fxp_input_x(13)
    );
xpm_fifo_sync_inst_i_48: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_122_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_123_n_0,
      I3 => xpm_fifo_sync_inst_i_114_n_0,
      I4 => \slv_reg2_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_x/fxp_signed0\(12),
      O => fxp_input_x(12)
    );
xpm_fifo_sync_inst_i_49: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_123_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_125_n_0,
      I3 => xpm_fifo_sync_inst_i_114_n_0,
      I4 => \slv_reg2_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_x/fxp_signed0\(11),
      O => fxp_input_x(11)
    );
xpm_fifo_sync_inst_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_66_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_68_n_0,
      I3 => xpm_fifo_sync_inst_i_62_n_0,
      I4 => \slv_reg4_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_z/fxp_signed0\(15),
      O => fxp_input_z(15)
    );
xpm_fifo_sync_inst_i_50: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_125_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_126_n_0,
      I3 => xpm_fifo_sync_inst_i_114_n_0,
      I4 => \slv_reg2_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_x/fxp_signed0\(10),
      O => fxp_input_x(10)
    );
xpm_fifo_sync_inst_i_51: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_126_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_127_n_0,
      I3 => xpm_fifo_sync_inst_i_114_n_0,
      I4 => \slv_reg2_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_x/fxp_signed0\(9),
      O => fxp_input_x(9)
    );
xpm_fifo_sync_inst_i_52: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_127_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_128_n_0,
      I3 => xpm_fifo_sync_inst_i_114_n_0,
      I4 => \slv_reg2_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_x/fxp_signed0\(8),
      O => fxp_input_x(8)
    );
xpm_fifo_sync_inst_i_53: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_128_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_130_n_0,
      I3 => xpm_fifo_sync_inst_i_114_n_0,
      I4 => \slv_reg2_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_x/fxp_signed0\(7),
      O => fxp_input_x(7)
    );
xpm_fifo_sync_inst_i_54: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_130_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_131_n_0,
      I3 => xpm_fifo_sync_inst_i_114_n_0,
      I4 => \slv_reg2_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_x/fxp_signed0\(6),
      O => fxp_input_x(6)
    );
xpm_fifo_sync_inst_i_55: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_131_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_132_n_0,
      I3 => xpm_fifo_sync_inst_i_114_n_0,
      I4 => \slv_reg2_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_x/fxp_signed0\(5),
      O => fxp_input_x(5)
    );
xpm_fifo_sync_inst_i_56: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_132_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_133_n_0,
      I3 => xpm_fifo_sync_inst_i_114_n_0,
      I4 => \slv_reg2_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_x/fxp_signed0\(4),
      O => fxp_input_x(4)
    );
xpm_fifo_sync_inst_i_57: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_133_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_135_n_0,
      I3 => xpm_fifo_sync_inst_i_114_n_0,
      I4 => \slv_reg2_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_x/fxp_signed0\(3),
      O => fxp_input_x(3)
    );
xpm_fifo_sync_inst_i_58: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_135_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_136_n_0,
      I3 => xpm_fifo_sync_inst_i_114_n_0,
      I4 => \slv_reg2_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_x/fxp_signed0\(2),
      O => fxp_input_x(2)
    );
xpm_fifo_sync_inst_i_59: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_136_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_137_n_0,
      I3 => xpm_fifo_sync_inst_i_114_n_0,
      I4 => \slv_reg2_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_x/fxp_signed0\(1),
      O => fxp_input_x(1)
    );
xpm_fifo_sync_inst_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_68_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_69_n_0,
      I3 => xpm_fifo_sync_inst_i_62_n_0,
      I4 => \slv_reg4_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_z/fxp_signed0\(14),
      O => fxp_input_z(14)
    );
xpm_fifo_sync_inst_i_60: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBB88800000000"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_137_n_0,
      I1 => \slv_reg2_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_138_n_0,
      I3 => \slv_reg2_reg_n_0_[24]\,
      I4 => xpm_fifo_sync_inst_i_139_n_0,
      I5 => xpm_fifo_sync_inst_i_114_n_0,
      O => fxp_input_x(0)
    );
xpm_fifo_sync_inst_i_62: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_140_n_0,
      I1 => xpm_fifo_sync_inst_i_141_n_0,
      I2 => xpm_fifo_sync_inst_i_142_n_0,
      I3 => xpm_fifo_sync_inst_i_143_n_0,
      O => xpm_fifo_sync_inst_i_62_n_0
    );
xpm_fifo_sync_inst_i_63: unisim.vcomponents.CARRY4
     port map (
      CI => xpm_fifo_sync_inst_i_67_n_0,
      CO(3 downto 2) => NLW_xpm_fifo_sync_inst_i_63_CO_UNCONNECTED(3 downto 2),
      CO(1) => xpm_fifo_sync_inst_i_63_n_2,
      CO(0) => xpm_fifo_sync_inst_i_63_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_xpm_fifo_sync_inst_i_63_O_UNCONNECTED(3),
      O(2 downto 0) => \flp2fxp_converter_z/fxp_signed0\(19 downto 17),
      S(3) => '0',
      S(2) => xpm_fifo_sync_inst_i_144_n_0,
      S(1) => xpm_fifo_sync_inst_i_145_n_0,
      S(0) => xpm_fifo_sync_inst_i_146_n_0
    );
xpm_fifo_sync_inst_i_64: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000202"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[23]\,
      I1 => \slv_reg4_reg_n_0_[25]\,
      I2 => \slv_reg4_reg_n_0_[27]\,
      I3 => \slv_reg4_reg_n_0_[22]\,
      I4 => \slv_reg4_reg_n_0_[26]\,
      I5 => \slv_reg4_reg_n_0_[24]\,
      O => \flp2fxp_converter_z/fxp_shifted\(18)
    );
xpm_fifo_sync_inst_i_65: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C00000000000002B"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[21]\,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => \slv_reg4_reg_n_0_[24]\,
      I3 => \slv_reg4_reg_n_0_[26]\,
      I4 => \slv_reg4_reg_n_0_[27]\,
      I5 => \slv_reg4_reg_n_0_[25]\,
      O => xpm_fifo_sync_inst_i_65_n_0
    );
xpm_fifo_sync_inst_i_66: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[20]\,
      I1 => \i___143_n_0\,
      I2 => \i___141_n_0\,
      I3 => \slv_reg4_reg_n_0_[22]\,
      I4 => \i___140_n_0\,
      I5 => \i___142_n_0\,
      O => xpm_fifo_sync_inst_i_66_n_0
    );
xpm_fifo_sync_inst_i_67: unisim.vcomponents.CARRY4
     port map (
      CI => xpm_fifo_sync_inst_i_72_n_0,
      CO(3) => xpm_fifo_sync_inst_i_67_n_0,
      CO(2) => xpm_fifo_sync_inst_i_67_n_1,
      CO(1) => xpm_fifo_sync_inst_i_67_n_2,
      CO(0) => xpm_fifo_sync_inst_i_67_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \flp2fxp_converter_z/fxp_signed0\(16 downto 13),
      S(3) => xpm_fifo_sync_inst_i_147_n_0,
      S(2) => xpm_fifo_sync_inst_i_148_n_0,
      S(1) => xpm_fifo_sync_inst_i_149_n_0,
      S(0) => xpm_fifo_sync_inst_i_150_n_0
    );
xpm_fifo_sync_inst_i_68: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0C00000B08"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[19]\,
      I1 => \i___143_n_0\,
      I2 => \i___141_n_0\,
      I3 => \slv_reg4_reg_n_0_[21]\,
      I4 => \i___140_n_0\,
      I5 => \i___142_n_0\,
      O => xpm_fifo_sync_inst_i_68_n_0
    );
xpm_fifo_sync_inst_i_69: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888B88"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_151_n_0,
      I1 => \i___143_n_0\,
      I2 => \i___141_n_0\,
      I3 => \slv_reg4_reg_n_0_[20]\,
      I4 => \i___140_n_0\,
      I5 => \i___142_n_0\,
      O => xpm_fifo_sync_inst_i_69_n_0
    );
xpm_fifo_sync_inst_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_69_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_70_n_0,
      I3 => xpm_fifo_sync_inst_i_62_n_0,
      I4 => \slv_reg4_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_z/fxp_signed0\(13),
      O => fxp_input_z(13)
    );
xpm_fifo_sync_inst_i_70: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888BB88B8"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_152_n_0,
      I1 => \i___143_n_0\,
      I2 => \i___142_n_0\,
      I3 => \i___140_n_0\,
      I4 => \slv_reg4_reg_n_0_[19]\,
      I5 => \i___141_n_0\,
      O => xpm_fifo_sync_inst_i_70_n_0
    );
xpm_fifo_sync_inst_i_71: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_153_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => \slv_reg4_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_151_n_0,
      O => xpm_fifo_sync_inst_i_71_n_0
    );
xpm_fifo_sync_inst_i_72: unisim.vcomponents.CARRY4
     port map (
      CI => xpm_fifo_sync_inst_i_77_n_0,
      CO(3) => xpm_fifo_sync_inst_i_72_n_0,
      CO(2) => xpm_fifo_sync_inst_i_72_n_1,
      CO(1) => xpm_fifo_sync_inst_i_72_n_2,
      CO(0) => xpm_fifo_sync_inst_i_72_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \flp2fxp_converter_z/fxp_signed0\(12 downto 9),
      S(3) => xpm_fifo_sync_inst_i_154_n_0,
      S(2) => xpm_fifo_sync_inst_i_155_n_0,
      S(1) => xpm_fifo_sync_inst_i_156_n_0,
      S(0) => xpm_fifo_sync_inst_i_157_n_0
    );
xpm_fifo_sync_inst_i_73: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_158_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => \slv_reg4_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_152_n_0,
      O => xpm_fifo_sync_inst_i_73_n_0
    );
xpm_fifo_sync_inst_i_74: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_159_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => \slv_reg4_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_153_n_0,
      O => xpm_fifo_sync_inst_i_74_n_0
    );
xpm_fifo_sync_inst_i_75: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_160_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => \slv_reg4_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_158_n_0,
      O => xpm_fifo_sync_inst_i_75_n_0
    );
xpm_fifo_sync_inst_i_76: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_161_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => \slv_reg4_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_159_n_0,
      O => xpm_fifo_sync_inst_i_76_n_0
    );
xpm_fifo_sync_inst_i_77: unisim.vcomponents.CARRY4
     port map (
      CI => xpm_fifo_sync_inst_i_82_n_0,
      CO(3) => xpm_fifo_sync_inst_i_77_n_0,
      CO(2) => xpm_fifo_sync_inst_i_77_n_1,
      CO(1) => xpm_fifo_sync_inst_i_77_n_2,
      CO(0) => xpm_fifo_sync_inst_i_77_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \flp2fxp_converter_z/fxp_signed0\(8 downto 5),
      S(3) => xpm_fifo_sync_inst_i_162_n_0,
      S(2) => xpm_fifo_sync_inst_i_163_n_0,
      S(1) => xpm_fifo_sync_inst_i_164_n_0,
      S(0) => xpm_fifo_sync_inst_i_165_n_0
    );
xpm_fifo_sync_inst_i_78: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_166_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => \slv_reg4_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_160_n_0,
      O => xpm_fifo_sync_inst_i_78_n_0
    );
xpm_fifo_sync_inst_i_79: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_167_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => \slv_reg4_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_161_n_0,
      O => xpm_fifo_sync_inst_i_79_n_0
    );
xpm_fifo_sync_inst_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_70_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_71_n_0,
      I3 => xpm_fifo_sync_inst_i_62_n_0,
      I4 => \slv_reg4_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_z/fxp_signed0\(12),
      O => fxp_input_z(12)
    );
xpm_fifo_sync_inst_i_80: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_168_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => \slv_reg4_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_166_n_0,
      O => xpm_fifo_sync_inst_i_80_n_0
    );
xpm_fifo_sync_inst_i_81: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_169_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => \slv_reg4_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_167_n_0,
      O => xpm_fifo_sync_inst_i_81_n_0
    );
xpm_fifo_sync_inst_i_82: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => xpm_fifo_sync_inst_i_82_n_0,
      CO(2) => xpm_fifo_sync_inst_i_82_n_1,
      CO(1) => xpm_fifo_sync_inst_i_82_n_2,
      CO(0) => xpm_fifo_sync_inst_i_82_n_3,
      CYINIT => xpm_fifo_sync_inst_i_170_n_0,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \flp2fxp_converter_z/fxp_signed0\(4 downto 1),
      S(3) => xpm_fifo_sync_inst_i_171_n_0,
      S(2) => xpm_fifo_sync_inst_i_172_n_0,
      S(1) => xpm_fifo_sync_inst_i_173_n_0,
      S(0) => xpm_fifo_sync_inst_i_174_n_0
    );
xpm_fifo_sync_inst_i_83: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_175_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => \slv_reg4_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_168_n_0,
      O => xpm_fifo_sync_inst_i_83_n_0
    );
xpm_fifo_sync_inst_i_84: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_87_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => \slv_reg4_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_169_n_0,
      O => xpm_fifo_sync_inst_i_84_n_0
    );
xpm_fifo_sync_inst_i_85: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFB8B8FF00B8B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_176_n_0,
      I1 => \slv_reg4_reg_n_0_[25]\,
      I2 => xpm_fifo_sync_inst_i_177_n_0,
      I3 => \slv_reg4_reg_n_0_[23]\,
      I4 => \slv_reg4_reg_n_0_[24]\,
      I5 => xpm_fifo_sync_inst_i_175_n_0,
      O => xpm_fifo_sync_inst_i_85_n_0
    );
xpm_fifo_sync_inst_i_86: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[16]\,
      I1 => \i___141_n_0\,
      I2 => \slv_reg4_reg_n_0_[8]\,
      I3 => \i___140_n_0\,
      I4 => \i___142_n_0\,
      I5 => xpm_fifo_sync_inst_i_178_n_0,
      O => xpm_fifo_sync_inst_i_86_n_0
    );
xpm_fifo_sync_inst_i_87: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B8FFFF00B80000"
    )
        port map (
      I0 => \slv_reg4_reg_n_0_[18]\,
      I1 => \i___141_n_0\,
      I2 => \slv_reg4_reg_n_0_[10]\,
      I3 => \i___140_n_0\,
      I4 => \i___142_n_0\,
      I5 => xpm_fifo_sync_inst_i_179_n_0,
      O => xpm_fifo_sync_inst_i_87_n_0
    );
xpm_fifo_sync_inst_i_88: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_180_n_0,
      I1 => xpm_fifo_sync_inst_i_181_n_0,
      I2 => xpm_fifo_sync_inst_i_182_n_0,
      I3 => xpm_fifo_sync_inst_i_183_n_0,
      O => xpm_fifo_sync_inst_i_88_n_0
    );
xpm_fifo_sync_inst_i_89: unisim.vcomponents.CARRY4
     port map (
      CI => xpm_fifo_sync_inst_i_93_n_0,
      CO(3 downto 2) => NLW_xpm_fifo_sync_inst_i_89_CO_UNCONNECTED(3 downto 2),
      CO(1) => xpm_fifo_sync_inst_i_89_n_2,
      CO(0) => xpm_fifo_sync_inst_i_89_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => NLW_xpm_fifo_sync_inst_i_89_O_UNCONNECTED(3),
      O(2 downto 0) => \flp2fxp_converter_y/fxp_signed0\(19 downto 17),
      S(3) => '0',
      S(2) => xpm_fifo_sync_inst_i_184_n_0,
      S(1) => xpm_fifo_sync_inst_i_185_n_0,
      S(0) => xpm_fifo_sync_inst_i_186_n_0
    );
xpm_fifo_sync_inst_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00B8000000B800"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_71_n_0,
      I1 => \slv_reg4_reg_n_0_[23]\,
      I2 => xpm_fifo_sync_inst_i_73_n_0,
      I3 => xpm_fifo_sync_inst_i_62_n_0,
      I4 => \slv_reg4_reg_n_0_[31]\,
      I5 => \flp2fxp_converter_z/fxp_signed0\(11),
      O => fxp_input_z(11)
    );
xpm_fifo_sync_inst_i_90: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000010000000202"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[23]\,
      I1 => \slv_reg3_reg_n_0_[25]\,
      I2 => \slv_reg3_reg_n_0_[27]\,
      I3 => \slv_reg3_reg_n_0_[22]\,
      I4 => \slv_reg3_reg_n_0_[26]\,
      I5 => \slv_reg3_reg_n_0_[24]\,
      O => \flp2fxp_converter_y/fxp_shifted\(18)
    );
xpm_fifo_sync_inst_i_91: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C00000000000002B"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[21]\,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => \slv_reg3_reg_n_0_[24]\,
      I3 => \slv_reg3_reg_n_0_[26]\,
      I4 => \slv_reg3_reg_n_0_[27]\,
      I5 => \slv_reg3_reg_n_0_[25]\,
      O => xpm_fifo_sync_inst_i_91_n_0
    );
xpm_fifo_sync_inst_i_92: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000B08"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[20]\,
      I1 => \i___138_n_0\,
      I2 => \i___136_n_0\,
      I3 => \slv_reg3_reg_n_0_[22]\,
      I4 => \i___135_n_0\,
      I5 => \i___137_n_0\,
      O => xpm_fifo_sync_inst_i_92_n_0
    );
xpm_fifo_sync_inst_i_93: unisim.vcomponents.CARRY4
     port map (
      CI => xpm_fifo_sync_inst_i_98_n_0,
      CO(3) => xpm_fifo_sync_inst_i_93_n_0,
      CO(2) => xpm_fifo_sync_inst_i_93_n_1,
      CO(1) => xpm_fifo_sync_inst_i_93_n_2,
      CO(0) => xpm_fifo_sync_inst_i_93_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \flp2fxp_converter_y/fxp_signed0\(16 downto 13),
      S(3) => xpm_fifo_sync_inst_i_187_n_0,
      S(2) => xpm_fifo_sync_inst_i_188_n_0,
      S(1) => xpm_fifo_sync_inst_i_189_n_0,
      S(0) => xpm_fifo_sync_inst_i_190_n_0
    );
xpm_fifo_sync_inst_i_94: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000C0C00000B08"
    )
        port map (
      I0 => \slv_reg3_reg_n_0_[19]\,
      I1 => \i___138_n_0\,
      I2 => \i___136_n_0\,
      I3 => \slv_reg3_reg_n_0_[21]\,
      I4 => \i___135_n_0\,
      I5 => \i___137_n_0\,
      O => xpm_fifo_sync_inst_i_94_n_0
    );
xpm_fifo_sync_inst_i_95: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888B88"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_191_n_0,
      I1 => \i___138_n_0\,
      I2 => \i___136_n_0\,
      I3 => \slv_reg3_reg_n_0_[20]\,
      I4 => \i___135_n_0\,
      I5 => \i___137_n_0\,
      O => xpm_fifo_sync_inst_i_95_n_0
    );
xpm_fifo_sync_inst_i_96: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888BB88B8"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_192_n_0,
      I1 => \i___138_n_0\,
      I2 => \i___137_n_0\,
      I3 => \i___135_n_0\,
      I4 => \slv_reg3_reg_n_0_[19]\,
      I5 => \i___136_n_0\,
      O => xpm_fifo_sync_inst_i_96_n_0
    );
xpm_fifo_sync_inst_i_97: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_193_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => \slv_reg3_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_191_n_0,
      O => xpm_fifo_sync_inst_i_97_n_0
    );
xpm_fifo_sync_inst_i_98: unisim.vcomponents.CARRY4
     port map (
      CI => xpm_fifo_sync_inst_i_103_n_0,
      CO(3) => xpm_fifo_sync_inst_i_98_n_0,
      CO(2) => xpm_fifo_sync_inst_i_98_n_1,
      CO(1) => xpm_fifo_sync_inst_i_98_n_2,
      CO(0) => xpm_fifo_sync_inst_i_98_n_3,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \flp2fxp_converter_y/fxp_signed0\(12 downto 9),
      S(3) => xpm_fifo_sync_inst_i_194_n_0,
      S(2) => xpm_fifo_sync_inst_i_195_n_0,
      S(1) => xpm_fifo_sync_inst_i_196_n_0,
      S(0) => xpm_fifo_sync_inst_i_197_n_0
    );
xpm_fifo_sync_inst_i_99: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EB28"
    )
        port map (
      I0 => xpm_fifo_sync_inst_i_198_n_0,
      I1 => \slv_reg3_reg_n_0_[23]\,
      I2 => \slv_reg3_reg_n_0_[24]\,
      I3 => xpm_fifo_sync_inst_i_192_n_0,
      O => xpm_fifo_sync_inst_i_99_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0_axi_ikinematics_v1_2 is
  port (
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_bvalid : out STD_LOGIC;
    s00_pwm_out : out STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC;
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_rready : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_axi_ikinematics_0_0_axi_ikinematics_v1_2 : entity is "axi_ikinematics_v1_2";
end design_1_axi_ikinematics_0_0_axi_ikinematics_v1_2;

architecture STRUCTURE of design_1_axi_ikinematics_0_0_axi_ikinematics_v1_2 is
  signal \fxp2flp_converter_q3/p_0_in0\ : STD_LOGIC;
  signal o_joint_pwm : STD_LOGIC_VECTOR ( 136 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_0_in_0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_0_in_1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_0_in_10 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_0_in_11 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_0_in_12 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_0_in_13 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_0_in_14 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_0_in_15 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_0_in_16 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_0_in_2 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_0_in_3 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_0_in_4 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_0_in_5 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_0_in_6 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_0_in_7 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_0_in_8 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal p_0_in_9 : STD_LOGIC_VECTOR ( 7 downto 1 );
begin
axi_ikinematics_v1_2_S00_AXI_inst: entity work.design_1_axi_ikinematics_0_0_axi_ikinematics_v1_2_S00_AXI
     port map (
      D(6 downto 0) => p_0_in_16(7 downto 1),
      Q(17) => o_joint_pwm(136),
      Q(16) => o_joint_pwm(128),
      Q(15) => o_joint_pwm(120),
      Q(14) => o_joint_pwm(112),
      Q(13) => o_joint_pwm(104),
      Q(12) => o_joint_pwm(96),
      Q(11) => o_joint_pwm(88),
      Q(10) => o_joint_pwm(80),
      Q(9) => o_joint_pwm(72),
      Q(8) => o_joint_pwm(64),
      Q(7) => o_joint_pwm(56),
      Q(6) => o_joint_pwm(48),
      Q(5) => o_joint_pwm(40),
      Q(4) => o_joint_pwm(32),
      Q(3) => o_joint_pwm(24),
      Q(2) => o_joint_pwm(16),
      Q(1) => o_joint_pwm(8),
      Q(0) => o_joint_pwm(0),
      axi_arready_reg_0 => s00_axi_arready,
      axi_awready_reg_0 => s00_axi_awready,
      axi_wready_reg_0 => s00_axi_wready,
      \ikn_output_rb_reg[116]_0\(6 downto 0) => p_0_in_5(7 downto 1),
      \ikn_output_rb_reg[136]_0\(6 downto 0) => p_0_in_6(7 downto 1),
      \ikn_output_rb_reg[156]_0\(6 downto 0) => p_0_in_7(7 downto 1),
      \ikn_output_rb_reg[16]_0\(6 downto 0) => p_0_in_0(7 downto 1),
      \ikn_output_rb_reg[176]_0\(6 downto 0) => p_0_in_8(7 downto 1),
      \ikn_output_rb_reg[196]_0\(6 downto 0) => p_0_in_9(7 downto 1),
      \ikn_output_rb_reg[216]_0\(6 downto 0) => p_0_in_10(7 downto 1),
      \ikn_output_rb_reg[236]_0\(6 downto 0) => p_0_in_11(7 downto 1),
      \ikn_output_rb_reg[256]_0\(6 downto 0) => p_0_in_12(7 downto 1),
      \ikn_output_rb_reg[276]_0\(6 downto 0) => p_0_in_13(7 downto 1),
      \ikn_output_rb_reg[296]_0\(6 downto 0) => p_0_in_14(7 downto 1),
      \ikn_output_rb_reg[316]_0\(6 downto 0) => p_0_in_15(7 downto 1),
      \ikn_output_rb_reg[356]_0\(6 downto 0) => p_0_in(7 downto 1),
      \ikn_output_rb_reg[36]_0\(6 downto 0) => p_0_in_1(7 downto 1),
      \ikn_output_rb_reg[56]_0\(6 downto 0) => p_0_in_2(7 downto 1),
      \ikn_output_rb_reg[76]_0\(6 downto 0) => p_0_in_3(7 downto 1),
      \ikn_output_rb_reg[96]_0\(6 downto 0) => p_0_in_4(7 downto 1),
      p_0_in0 => \fxp2flp_converter_q3/p_0_in0\,
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(5 downto 0) => s00_axi_araddr(5 downto 0),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(5 downto 0) => s00_axi_awaddr(5 downto 0),
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid
    );
\pwm_array[0].PWM_Q1\: entity work.design_1_axi_ikinematics_0_0_servo_pwm_generator
     port map (
      D(6 downto 0) => p_0_in_0(7 downto 1),
      Q(0) => o_joint_pwm(0),
      SR(0) => \fxp2flp_converter_q3/p_0_in0\,
      s00_axi_aclk => s00_axi_aclk,
      s00_pwm_out(0) => s00_pwm_out(0)
    );
\pwm_array[10].PWM_Q1\: entity work.design_1_axi_ikinematics_0_0_servo_pwm_generator_0
     port map (
      D(6 downto 0) => p_0_in_10(7 downto 1),
      Q(0) => o_joint_pwm(80),
      SR(0) => \fxp2flp_converter_q3/p_0_in0\,
      s00_axi_aclk => s00_axi_aclk,
      s00_pwm_out(0) => s00_pwm_out(10)
    );
\pwm_array[11].PWM_Q1\: entity work.design_1_axi_ikinematics_0_0_servo_pwm_generator_1
     port map (
      D(6 downto 0) => p_0_in_11(7 downto 1),
      Q(0) => o_joint_pwm(88),
      p_0_in0 => \fxp2flp_converter_q3/p_0_in0\,
      s00_axi_aclk => s00_axi_aclk,
      s00_pwm_out(0) => s00_pwm_out(11)
    );
\pwm_array[12].PWM_Q1\: entity work.design_1_axi_ikinematics_0_0_servo_pwm_generator_2
     port map (
      D(6 downto 0) => p_0_in_12(7 downto 1),
      Q(0) => o_joint_pwm(96),
      p_0_in0 => \fxp2flp_converter_q3/p_0_in0\,
      s00_axi_aclk => s00_axi_aclk,
      s00_pwm_out(0) => s00_pwm_out(12)
    );
\pwm_array[13].PWM_Q1\: entity work.design_1_axi_ikinematics_0_0_servo_pwm_generator_3
     port map (
      D(6 downto 0) => p_0_in_13(7 downto 1),
      Q(0) => o_joint_pwm(104),
      p_0_in0 => \fxp2flp_converter_q3/p_0_in0\,
      s00_axi_aclk => s00_axi_aclk,
      s00_pwm_out(0) => s00_pwm_out(13)
    );
\pwm_array[14].PWM_Q1\: entity work.design_1_axi_ikinematics_0_0_servo_pwm_generator_4
     port map (
      D(6 downto 0) => p_0_in_14(7 downto 1),
      Q(0) => o_joint_pwm(112),
      p_0_in0 => \fxp2flp_converter_q3/p_0_in0\,
      s00_axi_aclk => s00_axi_aclk,
      s00_pwm_out(0) => s00_pwm_out(14)
    );
\pwm_array[15].PWM_Q1\: entity work.design_1_axi_ikinematics_0_0_servo_pwm_generator_5
     port map (
      D(6 downto 0) => p_0_in_15(7 downto 1),
      Q(0) => o_joint_pwm(120),
      p_0_in0 => \fxp2flp_converter_q3/p_0_in0\,
      s00_axi_aclk => s00_axi_aclk,
      s00_pwm_out(0) => s00_pwm_out(15)
    );
\pwm_array[16].PWM_Q1\: entity work.design_1_axi_ikinematics_0_0_servo_pwm_generator_6
     port map (
      D(6 downto 0) => p_0_in_16(7 downto 1),
      Q(0) => o_joint_pwm(128),
      p_0_in0 => \fxp2flp_converter_q3/p_0_in0\,
      s00_axi_aclk => s00_axi_aclk,
      s00_pwm_out(0) => s00_pwm_out(16)
    );
\pwm_array[17].PWM_Q1\: entity work.design_1_axi_ikinematics_0_0_servo_pwm_generator_7
     port map (
      D(6 downto 0) => p_0_in(7 downto 1),
      Q(0) => o_joint_pwm(136),
      p_0_in0 => \fxp2flp_converter_q3/p_0_in0\,
      s00_axi_aclk => s00_axi_aclk,
      s00_pwm_out(0) => s00_pwm_out(17)
    );
\pwm_array[1].PWM_Q1\: entity work.design_1_axi_ikinematics_0_0_servo_pwm_generator_8
     port map (
      D(6 downto 0) => p_0_in_1(7 downto 1),
      Q(0) => o_joint_pwm(8),
      p_0_in0 => \fxp2flp_converter_q3/p_0_in0\,
      s00_axi_aclk => s00_axi_aclk,
      s00_pwm_out(0) => s00_pwm_out(1)
    );
\pwm_array[2].PWM_Q1\: entity work.design_1_axi_ikinematics_0_0_servo_pwm_generator_9
     port map (
      D(6 downto 0) => p_0_in_2(7 downto 1),
      Q(0) => o_joint_pwm(16),
      p_0_in0 => \fxp2flp_converter_q3/p_0_in0\,
      s00_axi_aclk => s00_axi_aclk,
      s00_pwm_out(0) => s00_pwm_out(2)
    );
\pwm_array[3].PWM_Q1\: entity work.design_1_axi_ikinematics_0_0_servo_pwm_generator_10
     port map (
      D(6 downto 0) => p_0_in_3(7 downto 1),
      Q(0) => o_joint_pwm(24),
      p_0_in0 => \fxp2flp_converter_q3/p_0_in0\,
      s00_axi_aclk => s00_axi_aclk,
      s00_pwm_out(0) => s00_pwm_out(3)
    );
\pwm_array[4].PWM_Q1\: entity work.design_1_axi_ikinematics_0_0_servo_pwm_generator_11
     port map (
      D(6 downto 0) => p_0_in_4(7 downto 1),
      Q(0) => o_joint_pwm(32),
      p_0_in0 => \fxp2flp_converter_q3/p_0_in0\,
      s00_axi_aclk => s00_axi_aclk,
      s00_pwm_out(0) => s00_pwm_out(4)
    );
\pwm_array[5].PWM_Q1\: entity work.design_1_axi_ikinematics_0_0_servo_pwm_generator_12
     port map (
      D(6 downto 0) => p_0_in_5(7 downto 1),
      Q(0) => o_joint_pwm(40),
      p_0_in0 => \fxp2flp_converter_q3/p_0_in0\,
      s00_axi_aclk => s00_axi_aclk,
      s00_pwm_out(0) => s00_pwm_out(5)
    );
\pwm_array[6].PWM_Q1\: entity work.design_1_axi_ikinematics_0_0_servo_pwm_generator_13
     port map (
      D(6 downto 0) => p_0_in_6(7 downto 1),
      Q(0) => o_joint_pwm(48),
      p_0_in0 => \fxp2flp_converter_q3/p_0_in0\,
      s00_axi_aclk => s00_axi_aclk,
      s00_pwm_out(0) => s00_pwm_out(6)
    );
\pwm_array[7].PWM_Q1\: entity work.design_1_axi_ikinematics_0_0_servo_pwm_generator_14
     port map (
      D(6 downto 0) => p_0_in_7(7 downto 1),
      Q(0) => o_joint_pwm(56),
      p_0_in0 => \fxp2flp_converter_q3/p_0_in0\,
      s00_axi_aclk => s00_axi_aclk,
      s00_pwm_out(0) => s00_pwm_out(7)
    );
\pwm_array[8].PWM_Q1\: entity work.design_1_axi_ikinematics_0_0_servo_pwm_generator_15
     port map (
      D(6 downto 0) => p_0_in_8(7 downto 1),
      Q(0) => o_joint_pwm(64),
      p_0_in0 => \fxp2flp_converter_q3/p_0_in0\,
      s00_axi_aclk => s00_axi_aclk,
      s00_pwm_out(0) => s00_pwm_out(8)
    );
\pwm_array[9].PWM_Q1\: entity work.design_1_axi_ikinematics_0_0_servo_pwm_generator_16
     port map (
      D(6 downto 0) => p_0_in_9(7 downto 1),
      Q(0) => o_joint_pwm(72),
      p_0_in0 => \fxp2flp_converter_q3/p_0_in0\,
      s00_axi_aclk => s00_axi_aclk,
      s00_pwm_out(0) => s00_pwm_out(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_axi_ikinematics_0_0 is
  port (
    s00_pwm_out : out STD_LOGIC_VECTOR ( 17 downto 0 );
    s00_axi_awaddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_awprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_awvalid : in STD_LOGIC;
    s00_axi_awready : out STD_LOGIC;
    s00_axi_wdata : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_wstrb : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s00_axi_wvalid : in STD_LOGIC;
    s00_axi_wready : out STD_LOGIC;
    s00_axi_bresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_bvalid : out STD_LOGIC;
    s00_axi_bready : in STD_LOGIC;
    s00_axi_araddr : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s00_axi_arprot : in STD_LOGIC_VECTOR ( 2 downto 0 );
    s00_axi_arvalid : in STD_LOGIC;
    s00_axi_arready : out STD_LOGIC;
    s00_axi_rdata : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s00_axi_rresp : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s00_axi_rvalid : out STD_LOGIC;
    s00_axi_rready : in STD_LOGIC;
    s00_axi_aclk : in STD_LOGIC;
    s00_axi_aresetn : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_axi_ikinematics_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_axi_ikinematics_0_0 : entity is "design_1_axi_ikinematics_0_0,axi_ikinematics_v1_2,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_axi_ikinematics_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_axi_ikinematics_0_0 : entity is "axi_ikinematics_v1_2,Vivado 2018.3";
end design_1_axi_ikinematics_0_0;

architecture STRUCTURE of design_1_axi_ikinematics_0_0 is
  signal \<const0>\ : STD_LOGIC;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of s00_axi_aclk : signal is "xilinx.com:signal:clock:1.0 S00_AXI_CLK CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of s00_axi_aclk : signal is "XIL_INTERFACENAME S00_AXI_CLK, ASSOCIATED_BUSIF S00_AXI, ASSOCIATED_RESET s00_axi_aresetn, FREQ_HZ 1e+08, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_aresetn : signal is "xilinx.com:signal:reset:1.0 S00_AXI_RST RST";
  attribute X_INTERFACE_PARAMETER of s00_axi_aresetn : signal is "XIL_INTERFACENAME S00_AXI_RST, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_arready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARREADY";
  attribute X_INTERFACE_INFO of s00_axi_arvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARVALID";
  attribute X_INTERFACE_INFO of s00_axi_awready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWREADY";
  attribute X_INTERFACE_INFO of s00_axi_awvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWVALID";
  attribute X_INTERFACE_INFO of s00_axi_bready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BREADY";
  attribute X_INTERFACE_INFO of s00_axi_bvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BVALID";
  attribute X_INTERFACE_INFO of s00_axi_rready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RREADY";
  attribute X_INTERFACE_PARAMETER of s00_axi_rready : signal is "XIL_INTERFACENAME S00_AXI, WIZ_DATA_WIDTH 32, WIZ_NUM_REG 41, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, PROTOCOL AXI4LITE, FREQ_HZ 1e+08, ID_WIDTH 0, ADDR_WIDTH 8, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 1, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s00_axi_rvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RVALID";
  attribute X_INTERFACE_INFO of s00_axi_wready : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WREADY";
  attribute X_INTERFACE_INFO of s00_axi_wvalid : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WVALID";
  attribute X_INTERFACE_INFO of s00_axi_araddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARADDR";
  attribute X_INTERFACE_INFO of s00_axi_arprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI ARPROT";
  attribute X_INTERFACE_INFO of s00_axi_awaddr : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWADDR";
  attribute X_INTERFACE_INFO of s00_axi_awprot : signal is "xilinx.com:interface:aximm:1.0 S00_AXI AWPROT";
  attribute X_INTERFACE_INFO of s00_axi_bresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI BRESP";
  attribute X_INTERFACE_INFO of s00_axi_rdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RDATA";
  attribute X_INTERFACE_INFO of s00_axi_rresp : signal is "xilinx.com:interface:aximm:1.0 S00_AXI RRESP";
  attribute X_INTERFACE_INFO of s00_axi_wdata : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WDATA";
  attribute X_INTERFACE_INFO of s00_axi_wstrb : signal is "xilinx.com:interface:aximm:1.0 S00_AXI WSTRB";
begin
  s00_axi_bresp(1) <= \<const0>\;
  s00_axi_bresp(0) <= \<const0>\;
  s00_axi_rresp(1) <= \<const0>\;
  s00_axi_rresp(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.design_1_axi_ikinematics_0_0_axi_ikinematics_v1_2
     port map (
      s00_axi_aclk => s00_axi_aclk,
      s00_axi_araddr(5 downto 0) => s00_axi_araddr(7 downto 2),
      s00_axi_aresetn => s00_axi_aresetn,
      s00_axi_arready => s00_axi_arready,
      s00_axi_arvalid => s00_axi_arvalid,
      s00_axi_awaddr(5 downto 0) => s00_axi_awaddr(7 downto 2),
      s00_axi_awready => s00_axi_awready,
      s00_axi_awvalid => s00_axi_awvalid,
      s00_axi_bready => s00_axi_bready,
      s00_axi_bvalid => s00_axi_bvalid,
      s00_axi_rdata(31 downto 0) => s00_axi_rdata(31 downto 0),
      s00_axi_rready => s00_axi_rready,
      s00_axi_rvalid => s00_axi_rvalid,
      s00_axi_wdata(31 downto 0) => s00_axi_wdata(31 downto 0),
      s00_axi_wready => s00_axi_wready,
      s00_axi_wstrb(3 downto 0) => s00_axi_wstrb(3 downto 0),
      s00_axi_wvalid => s00_axi_wvalid,
      s00_pwm_out(17 downto 0) => s00_pwm_out(17 downto 0)
    );
end STRUCTURE;
