
                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version N-2017.09-SP2 for linux64 - Nov 27, 2017 

                    Copyright (c) 1988 - 2017 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
            or distribution of this software is strictly prohibited.
Initializing...
Initializing gui preferences from file  /home/rain/.synopsys_dv_prefs.tcl
source synopsys_dc.setup
Information: Variable 'hdlin_translate_off_skip_text' is obsolete and is being ignored. (INFO-100)
Information: Variable 'hdlin_enable_presto_for_vhdl' is obsolete and is being ignored. (INFO-100)
Information: Variable 'hdlin_enable_presto_for_vhdl' is obsolete and is being ignored. (INFO-100)
1
#Read All Files
read_file -format verilog  geofence.v
Loading db file '/usr/cad/Design_Kit/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db'
Loading db file '/usr/cad/Design_Kit/CBDK_IC_Contest_v2.5/SynopsysDC/db/fast.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/gtech.db'
Loading db file '/usr/cad/synopsys/synthesis/cur/libraries/syn/standard.sldb'
  Loading link library 'slow'
  Loading link library 'fast'
  Loading link library 'gtech'
Loading verilog file '/home/rain/IC_contest/2021_grad_cell_B/geofence.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/rain/IC_contest/2021_grad_cell_B/geofence.v
Warning:  /home/rain/IC_contest/2021_grad_cell_B/geofence.v:106: A unnamed generate block with an LRM-defined name 'genblk1' is detected, which is incompatible with Verilog standard 2001 or 1995. (VER-944)
Warning:  /home/rain/IC_contest/2021_grad_cell_B/geofence.v:298: Parameter keyword used in local parameter declaration. (VER-329)
Warning:  /home/rain/IC_contest/2021_grad_cell_B/geofence.v:67: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/rain/IC_contest/2021_grad_cell_B/geofence.v:73: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/rain/IC_contest/2021_grad_cell_B/geofence.v:74: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/rain/IC_contest/2021_grad_cell_B/geofence.v:76: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/rain/IC_contest/2021_grad_cell_B/geofence.v:92: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/rain/IC_contest/2021_grad_cell_B/geofence.v:100: unsigned to signed assignment occurs. (VER-318)
Warning:  /home/rain/IC_contest/2021_grad_cell_B/geofence.v:101: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/rain/IC_contest/2021_grad_cell_B/geofence.v:102: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/rain/IC_contest/2021_grad_cell_B/geofence.v:103: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/rain/IC_contest/2021_grad_cell_B/geofence.v:126: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/rain/IC_contest/2021_grad_cell_B/geofence.v:156: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/rain/IC_contest/2021_grad_cell_B/geofence.v:157: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/rain/IC_contest/2021_grad_cell_B/geofence.v:161: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/rain/IC_contest/2021_grad_cell_B/geofence.v:193: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/rain/IC_contest/2021_grad_cell_B/geofence.v:194: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/rain/IC_contest/2021_grad_cell_B/geofence.v:195: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/rain/IC_contest/2021_grad_cell_B/geofence.v:196: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 153 in file
	'/home/rain/IC_contest/2021_grad_cell_B/geofence.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           154            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 167 in file
	'/home/rain/IC_contest/2021_grad_cell_B/geofence.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           168            |    auto/auto     |
===============================================

Inferred memory devices in process
	in routine geofence line 118 in file
		'/home/rain/IC_contest/2021_grad_cell_B/geofence.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      valid_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    is_inside_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine geofence line 143 in file
		'/home/rain/IC_contest/2021_grad_cell_B/geofence.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   curr_state_reg    | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   curr_state_reg    | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine geofence line 177 in file
		'/home/rain/IC_contest/2021_grad_cell_B/geofence.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| dis_a_square_ff_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine geofence line 187 in file
		'/home/rain/IC_contest/2021_grad_cell_B/geofence.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      s1_ff_reg      | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|      s0_ff_reg      | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|      s_ff_reg       | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
|      s2_ff_reg      | Flip-flop |  12   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine geofence line 211 in file
		'/home/rain/IC_contest/2021_grad_cell_B/geofence.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  polygon_area_reg   | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine geofence line 226 in file
		'/home/rain/IC_contest/2021_grad_cell_B/geofence.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    hero_area_reg    | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine geofence line 241 in file
		'/home/rain/IC_contest/2021_grad_cell_B/geofence.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     loc_ff_reg      | Flip-flop |  186  |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine geofence line 259 in file
		'/home/rain/IC_contest/2021_grad_cell_B/geofence.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   loc_ff_cnt_reg    | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine geofence line 277 in file
		'/home/rain/IC_contest/2021_grad_cell_B/geofence.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    loc_ff_pt_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    loc_ff_pt_reg    | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully.
Current design is now '/home/rain/IC_contest/2021_grad_cell_B/geofence.db:geofence'
Loaded 2 designs.
Current design is 'geofence'.
geofence DW_sqrt_inst
#read_file -format sverilog  geofence.v
current_design geofence
Current design is 'geofence'.
{geofence}
link

  Linking design 'geofence'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (2 designs)               /home/rain/IC_contest/2021_grad_cell_B/geofence.db, etc
  slow (library)              /usr/cad/Design_Kit/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db
  fast (library)              /usr/cad/Design_Kit/CBDK_IC_Contest_v2.5/SynopsysDC/db/fast.db
  dw_foundation.sldb (library) /usr/cad/synopsys/synthesis/cur/libraries/syn/dw_foundation.sldb

Error: Width mismatch on port 'square_root' of reference to 'DW_sqrt_inst' in 'geofence'. (LINK-3)
Warning: Unable to resolve reference 'DW_sqrt_inst' in 'geofence'. (LINK-5)
0
#Setting Clock Constraints
source -echo -verbose geofence.sdc
# operating conditions and boundary conditions #
set cycle 50.0
50.0
create_clock -name clk  -period $cycle   [get_ports  clk] 
1
set_dont_touch_network      [all_clocks]
1
set_fix_hold                [all_clocks]
1
set_clock_uncertainty  0.1  [all_clocks]
1
set_clock_latency      0.5  [all_clocks]
1
set_ideal_network           [get_ports clk]
1
#Don't touch the basic env setting as below
set_input_delay  0   -clock clk [remove_from_collection [all_inputs] [get_ports clk]] -clock_fall
1
set_output_delay 0    -clock clk [all_outputs]  -clock_fall
1
set_load         1   [all_outputs]
1
set_drive        0.1   [all_inputs]
1
set_operating_conditions -max_library slow -max slow
Using operating conditions 'slow' found in library 'slow'.
1
set_wire_load_model -name tsmc13_wl10 -library slow                        
1
set_max_fanout 20 [all_inputs]
1
1
check_design
 
****************************************
check_design summary:
Version:     N-2017.09-SP2
Date:        Tue Jan  2 18:42:12 2024
****************************************

                   Name                                            Total
--------------------------------------------------------------------------------
Cells                                                               6
    Cells do not drive (LINT-1)                                     6

Tristate                                                           24
    A tristate bus has a non tri-state driver (LINT-34)            24
--------------------------------------------------------------------------------

Warning: In design 'geofence', cell 'B_134' does not drive any nets. (LINT-1)
Warning: In design 'geofence', cell 'B_135' does not drive any nets. (LINT-1)
Warning: In design 'geofence', cell 'C5488' does not drive any nets. (LINT-1)
Warning: In design 'geofence', cell 'C5544' does not drive any nets. (LINT-1)
Warning: In design 'geofence', cell 'C5547' does not drive any nets. (LINT-1)
Warning: In design 'geofence', cell 'C5550' does not drive any nets. (LINT-1)
Warning: In design 'geofence', three-state bus 'radicand_in[0]' has non three-state driver 'C5267/Z_0'. (LINT-34)
Warning: In design 'geofence', three-state bus 'radicand_in[1]' has non three-state driver 'C5267/Z_1'. (LINT-34)
Warning: In design 'geofence', three-state bus 'radicand_in[2]' has non three-state driver 'C5267/Z_2'. (LINT-34)
Warning: In design 'geofence', three-state bus 'radicand_in[3]' has non three-state driver 'C5267/Z_3'. (LINT-34)
Warning: In design 'geofence', three-state bus 'radicand_in[4]' has non three-state driver 'C5267/Z_4'. (LINT-34)
Warning: In design 'geofence', three-state bus 'radicand_in[5]' has non three-state driver 'C5267/Z_5'. (LINT-34)
Warning: In design 'geofence', three-state bus 'radicand_in[6]' has non three-state driver 'C5267/Z_6'. (LINT-34)
Warning: In design 'geofence', three-state bus 'radicand_in[7]' has non three-state driver 'C5267/Z_7'. (LINT-34)
Warning: In design 'geofence', three-state bus 'radicand_in[8]' has non three-state driver 'C5267/Z_8'. (LINT-34)
Warning: In design 'geofence', three-state bus 'radicand_in[9]' has non three-state driver 'C5267/Z_9'. (LINT-34)
Warning: In design 'geofence', three-state bus 'radicand_in[10]' has non three-state driver 'C5267/Z_10'. (LINT-34)
Warning: In design 'geofence', three-state bus 'radicand_in[11]' has non three-state driver 'C5267/Z_11'. (LINT-34)
Warning: In design 'geofence', three-state bus 'radicand_in[12]' has non three-state driver 'C5267/Z_12'. (LINT-34)
Warning: In design 'geofence', three-state bus 'radicand_in[13]' has non three-state driver 'C5267/Z_13'. (LINT-34)
Warning: In design 'geofence', three-state bus 'radicand_in[14]' has non three-state driver 'C5267/Z_14'. (LINT-34)
Warning: In design 'geofence', three-state bus 'radicand_in[15]' has non three-state driver 'C5267/Z_15'. (LINT-34)
Warning: In design 'geofence', three-state bus 'radicand_in[16]' has non three-state driver 'C5267/Z_16'. (LINT-34)
Warning: In design 'geofence', three-state bus 'radicand_in[17]' has non three-state driver 'C5267/Z_17'. (LINT-34)
Warning: In design 'geofence', three-state bus 'radicand_in[18]' has non three-state driver 'C5267/Z_18'. (LINT-34)
Warning: In design 'geofence', three-state bus 'radicand_in[19]' has non three-state driver 'C5267/Z_19'. (LINT-34)
Warning: In design 'geofence', three-state bus 'radicand_in[20]' has non three-state driver 'C5267/Z_20'. (LINT-34)
Warning: In design 'geofence', three-state bus 'radicand_in[21]' has non three-state driver 'C5267/Z_21'. (LINT-34)
Warning: In design 'geofence', three-state bus 'radicand_in[22]' has non three-state driver 'C5267/Z_22'. (LINT-34)
Warning: In design 'geofence', three-state bus 'radicand_in[23]' has non three-state driver 'C5267/Z_23'. (LINT-34)
1
set high_fanout_net_threshold 0
0
uniquify
1
set_fix_multiple_port_nets -all -buffer_constants [get_designs *]
1
#Synthesis all design
#compile -map_effort high -area_effort high
#compile -map_effort high -area_effort high -inc
compile
Information: Checking out the license 'DesignWare'. (SEC-104)
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | N-2017.09-DWBB_201709.2 |     *     |
| Licensed DW Building Blocks        | N-2017.09-DWBB_201709.2 |     *     |
============================================================================


Information: There are 30 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: Operating condition slow set on design geofence has different process,
voltage and temperatures parameters than the parameters at which target library 
fast is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping
  ------------------------
  Processing 'geofence'
Warning: Cell 'U61/U1' (*GEN*138) cannot be exactly translated 1 for 1 into target library.  Ignoring set_compile_directives. (TRANS-9)
Error: Width mismatch on port 'square_root' of reference to 'DW_sqrt_inst' in 'geofence'. (LINK-3)
Warning: Unable to resolve reference 'DW_sqrt_inst' in 'geofence'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)

  Beginning Implementation Selection
  ----------------------------------
  Processing 'geofence_DW01_sub_0'
  Processing 'geofence_DW01_sub_1'
  Processing 'geofence_DW01_sub_2'
  Processing 'geofence_DW01_inc_0'
  Processing 'geofence_DW01_inc_1'
  Processing 'geofence_DW01_inc_2'
  Mapping 'geofence_DW_cmp_0'
  Processing 'geofence_DW01_sub_3'
  Processing 'geofence_DW01_sub_4'
  Processing 'geofence_DW01_sub_5'
  Processing 'geofence_DW01_add_0'
  Processing 'geofence_DW01_sub_6'
  Processing 'geofence_DW01_add_1'
  Processing 'geofence_DW01_sub_7'
  Processing 'geofence_DW01_sub_8'
  Mapping 'geofence_DW_cmp_1'
  Mapping 'geofence_DW_mult_uns_0'
  Mapping 'geofence_DW_mult_uns_1'
  Processing 'geofence_DW01_add_2'
  Processing 'geofence_DW01_add_3'
  Processing 'geofence_DW01_sub_9'
  Mapping 'geofence_DW_mult_uns_2'
  Mapping 'geofence_DW_mult_uns_3'
  Processing 'geofence_DW01_sub_10'
  Processing 'geofence_DW01_sub_11'
  Processing 'geofence_DW01_sub_12'
  Processing 'geofence_DW01_sub_13'
  Processing 'geofence_DW01_add_4'
  Mapping 'geofence_DW_mult_tc_0'
  Mapping 'geofence_DW_mult_tc_1'

  Beginning Mapping Optimizations  (Medium effort)
  -------------------------------
Information: Added key list 'DesignWare' to design 'geofence'. (DDB-72)
Loading db file '/usr/cad/Design_Kit/CBDK_IC_Contest_v2.5/SynopsysDC/db/fast.db'
  Mapping Optimization (Phase 1)

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:05   92140.0      0.00       0.0       8.3                                0.00  
    0:00:05   92140.0      0.00       0.0       8.3                                0.00  
    0:00:05   92140.0      0.00       0.0       8.3                                0.00  
    0:00:05   92140.0      0.00       0.0       8.3                                0.00  
    0:00:05   92140.0      0.00       0.0       8.3                                0.00  
    0:00:06   52658.4      0.00       0.0       4.4                                0.00  
    0:00:06   52497.2      0.00       0.0       4.4                                0.00  
    0:00:06   52497.2      0.00       0.0       4.4                                0.00  
    0:00:06   52497.2      0.00       0.0       4.4                                0.00  
    0:00:06   52497.2      0.00       0.0       4.4                                0.00  
    0:00:06   52497.2      0.00       0.0       4.4                                0.00  
    0:00:06   52493.8      0.00       0.0       0.0                                0.00  
    0:00:06   52493.8      0.00       0.0       0.0                                0.00  
    0:00:06   52493.8      0.00       0.0       0.0                                0.00  
    0:00:06   52493.8      0.00       0.0       0.0                                0.00  



  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:06   52493.8      0.00       0.0       0.0                                0.00  
    0:00:06   52493.8      0.00       0.0       0.0                                0.00  
    0:00:07   52242.6      0.00       0.0      31.3                                0.00  


  Beginning Design Rule Fixing  (max_transition)  (max_capacitance)
  ----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:07   52242.6      0.00       0.0      31.3                                0.00  
    0:00:07   52444.6      0.00       0.0       0.0                                0.00  


  Beginning Area-Recovery Phase  (cleanup)
  -----------------------------

                                  TOTAL                                                  
   ELAPSED            WORST NEG   SETUP    DESIGN                              MIN DELAY 
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT             COST    
  --------- --------- --------- --------- --------- ------------------------- -----------
    0:00:07   52444.6      0.00       0.0       0.0                                0.00  
    0:00:07   52444.6      0.00       0.0       0.0                                0.00  
    0:00:07   52098.3      0.00       0.0       0.0                                0.00  
    0:00:07   51918.4      0.00       0.0       0.0                                0.00  
    0:00:07   51792.8      0.00       0.0       0.0                                0.00  
    0:00:07   51713.0      0.00       0.0       0.0                                0.00  
    0:00:07   51665.5      0.00       0.0       0.0                                0.00  
    0:00:07   51665.5      0.00       0.0       0.0                                0.00  
    0:00:07   51665.5      0.00       0.0       0.0                                0.00  
    0:00:07   51658.7      0.00       0.0       0.0                                0.00  
    0:00:07   51658.7      0.00       0.0       0.0                                0.00  
    0:00:07   51658.7      0.00       0.0       0.0                                0.00  
    0:00:07   51658.7      0.00       0.0       0.0                                0.00  
    0:00:07   51658.7      0.00       0.0       0.0                                0.00  
    0:00:07   51658.7      0.00       0.0       0.0                                0.00  
    0:00:07   51658.7      0.00       0.0       0.0                                0.00  
Loading db file '/usr/cad/Design_Kit/CBDK_IC_Contest_v2.5/SynopsysDC/db/slow.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
1
write -format ddc     -hierarchy -output "geofence_syn.ddc"
Error: Width mismatch on port 'square_root' of reference to 'DW_sqrt_inst' in 'geofence'. (LINK-3)
Warning: Unable to resolve reference 'DW_sqrt_inst' in 'geofence'. (LINK-5)
Writing ddc file 'geofence_syn.ddc'.
1
write_sdf -version 1.0  geofence_syn.sdf
Information: Annotated 'cell' delays are assumed to include load delay. (UID-282)
Information: Writing timing information to file '/home/rain/IC_contest/2021_grad_cell_B/geofence_syn.sdf'. (WT-3)
Information: Updating design information... (UID-85)
Warning: Design contains black-box components.  These cells will have no timing information. (WT-7)
1
write -format verilog -hierarchy -output geofence_syn.v
Writing verilog file '/home/rain/IC_contest/2021_grad_cell_B/geofence_syn.v'.
Warning: Verilog writer has added 51 nets to module geofence using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
report_area > area.log
report_timing > timing.log
report_qor   >  geofence_syn.qor
dc_shell> exit

Thank you...
