cd /mnt/d/Documents/University/Year_3/Project/Software/Components/Control_Unit
vlog control_unit.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:37 on Nov 04,2019
# vlog -reportprogress 300 control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 20:50:37 on Nov 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog control_unit_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:50:41 on Nov 04,2019
# vlog -reportprogress 300 control_unit_tb.sv 
# -- Compiling module control_unit_tb
# ** Error: control_unit_tb.sv(29): (vlog-2730) Undefined variable: 'clk'.
# End time: 20:50:41 on Nov 04,2019, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# /home/sreethyan/intelFPGA_lite/18.1/modelsim_ase/linuxaloem/vlog failed.
vlog control_unit_tb.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 20:51:05 on Nov 04,2019
# vlog -reportprogress 300 control_unit_tb.sv 
# -- Compiling module control_unit_tb
# 
# Top level modules:
# 	control_unit_tb
# End time: 20:51:05 on Nov 04,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.control_unit_tb
# vsim work.control_unit_tb 
# Start time: 20:51:13 on Nov 04,2019
# Loading sv_std.std
# Loading work.control_unit_tb
# Loading work.control_unit
# ** Warning: (vsim-3015) control_unit_tb.sv(16): [PCDPC] - Port size (2) does not match connection size (1) for port 'ALU_soure_2'. The port definition is at: control_unit.sv(9).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/control_unit_test File: control_unit.sv
# ** Warning: (vsim-3015) control_unit_tb.sv(16): [PCDPC] - Port size (2) does not match connection size (1) for port 'ALU_control'. The port definition is at: control_unit.sv(10).
#    Time: 0 ps  Iteration: 0  Instance: /control_unit_tb/control_unit_test File: control_unit.sv

# End time: 21:03:40 on Nov 04,2019, Elapsed time: 0:12:27
# Errors: 0, Warnings: 2
