Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Thu Dec  2 08:57:32 2021
| Host         : DESKTOP-U5LPIJT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file debouncer_timing_summary_routed.rpt -pb debouncer_timing_summary_routed.pb -rpx debouncer_timing_summary_routed.rpx -warn_on_violation
| Design       : debouncer
| Device       : 7z007s-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    5           
TIMING-18  Warning           Missing input or output delay  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (5)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (7)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (5)
------------------------
 There are 5 register/latch pins with no clock driven by root clock pin: newclk/slowClk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (7)
------------------------------------------------
 There are 7 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.349        0.000                      0                   17        0.263        0.000                      0                   17        3.500        0.000                       0                    18  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 4.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.349        0.000                      0                   17        0.263        0.000                      0                   17        3.500        0.000                       0                    18  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.349ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.263ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.349ns  (required time - arrival time)
  Source:                 newclk/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/count_reg[13]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 1.856ns (49.831%)  route 1.869ns (50.169%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.752     5.386    newclk/clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  newclk/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     5.904 r  newclk/count_reg[14]/Q
                         net (fo=2, routed)           0.808     6.712    newclk/count_reg[14]
    SLICE_X43Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.836 f  newclk/slowClk_i_4/O
                         net (fo=18, routed)          1.060     7.897    newclk/slowClk_i_4_n_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I3_O)        0.124     8.021 r  newclk/count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.021    newclk/count[0]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.554 r  newclk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.554    newclk/count_reg[0]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.671 r  newclk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.671    newclk/count_reg[4]_i_1_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.788 r  newclk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.788    newclk/count_reg[8]_i_1_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.111 r  newclk/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.111    newclk/count_reg[12]_i_1_n_6
    SLICE_X42Y35         FDCE                                         r  newclk/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.574    14.932    newclk/clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  newclk/count_reg[13]/C
                         clock pessimism              0.454    15.386    
                         clock uncertainty           -0.035    15.351    
    SLICE_X42Y35         FDCE (Setup_fdce_C_D)        0.109    15.460    newclk/count_reg[13]
  -------------------------------------------------------------------
                         required time                         15.460    
                         arrival time                          -9.111    
  -------------------------------------------------------------------
                         slack                                  6.349    

Slack (MET) :             6.357ns  (required time - arrival time)
  Source:                 newclk/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.717ns  (logic 1.848ns (49.723%)  route 1.869ns (50.277%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.752     5.386    newclk/clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  newclk/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     5.904 r  newclk/count_reg[14]/Q
                         net (fo=2, routed)           0.808     6.712    newclk/count_reg[14]
    SLICE_X43Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.836 f  newclk/slowClk_i_4/O
                         net (fo=18, routed)          1.060     7.897    newclk/slowClk_i_4_n_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I3_O)        0.124     8.021 r  newclk/count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.021    newclk/count[0]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.554 r  newclk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.554    newclk/count_reg[0]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.671 r  newclk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.671    newclk/count_reg[4]_i_1_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.788 r  newclk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.788    newclk/count_reg[8]_i_1_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.103 r  newclk/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.103    newclk/count_reg[12]_i_1_n_4
    SLICE_X42Y35         FDCE                                         r  newclk/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.574    14.932    newclk/clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  newclk/count_reg[15]/C
                         clock pessimism              0.454    15.386    
                         clock uncertainty           -0.035    15.351    
    SLICE_X42Y35         FDCE (Setup_fdce_C_D)        0.109    15.460    newclk/count_reg[15]
  -------------------------------------------------------------------
                         required time                         15.460    
                         arrival time                          -9.103    
  -------------------------------------------------------------------
                         slack                                  6.357    

Slack (MET) :             6.433ns  (required time - arrival time)
  Source:                 newclk/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.641ns  (logic 1.772ns (48.673%)  route 1.869ns (51.327%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.752     5.386    newclk/clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  newclk/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     5.904 r  newclk/count_reg[14]/Q
                         net (fo=2, routed)           0.808     6.712    newclk/count_reg[14]
    SLICE_X43Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.836 f  newclk/slowClk_i_4/O
                         net (fo=18, routed)          1.060     7.897    newclk/slowClk_i_4_n_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I3_O)        0.124     8.021 r  newclk/count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.021    newclk/count[0]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.554 r  newclk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.554    newclk/count_reg[0]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.671 r  newclk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.671    newclk/count_reg[4]_i_1_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.788 r  newclk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.788    newclk/count_reg[8]_i_1_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.027 r  newclk/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.027    newclk/count_reg[12]_i_1_n_5
    SLICE_X42Y35         FDCE                                         r  newclk/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.574    14.932    newclk/clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  newclk/count_reg[14]/C
                         clock pessimism              0.454    15.386    
                         clock uncertainty           -0.035    15.351    
    SLICE_X42Y35         FDCE (Setup_fdce_C_D)        0.109    15.460    newclk/count_reg[14]
  -------------------------------------------------------------------
                         required time                         15.460    
                         arrival time                          -9.027    
  -------------------------------------------------------------------
                         slack                                  6.433    

Slack (MET) :             6.440ns  (required time - arrival time)
  Source:                 newclk/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.608ns  (logic 1.739ns (48.204%)  route 1.869ns (51.796%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.752     5.386    newclk/clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  newclk/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     5.904 r  newclk/count_reg[14]/Q
                         net (fo=2, routed)           0.808     6.712    newclk/count_reg[14]
    SLICE_X43Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.836 f  newclk/slowClk_i_4/O
                         net (fo=18, routed)          1.060     7.897    newclk/slowClk_i_4_n_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I3_O)        0.124     8.021 r  newclk/count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.021    newclk/count[0]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.554 r  newclk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.554    newclk/count_reg[0]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.671 r  newclk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.671    newclk/count_reg[4]_i_1_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.994 r  newclk/count_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.994    newclk/count_reg[8]_i_1_n_6
    SLICE_X42Y34         FDCE                                         r  newclk/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.573    14.931    newclk/clk_IBUF_BUFG
    SLICE_X42Y34         FDCE                                         r  newclk/count_reg[9]/C
                         clock pessimism              0.429    15.360    
                         clock uncertainty           -0.035    15.325    
    SLICE_X42Y34         FDCE (Setup_fdce_C_D)        0.109    15.434    newclk/count_reg[9]
  -------------------------------------------------------------------
                         required time                         15.434    
                         arrival time                          -8.994    
  -------------------------------------------------------------------
                         slack                                  6.440    

Slack (MET) :             6.448ns  (required time - arrival time)
  Source:                 newclk/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.600ns  (logic 1.731ns (48.089%)  route 1.869ns (51.911%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.752     5.386    newclk/clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  newclk/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     5.904 r  newclk/count_reg[14]/Q
                         net (fo=2, routed)           0.808     6.712    newclk/count_reg[14]
    SLICE_X43Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.836 f  newclk/slowClk_i_4/O
                         net (fo=18, routed)          1.060     7.897    newclk/slowClk_i_4_n_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I3_O)        0.124     8.021 r  newclk/count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.021    newclk/count[0]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.554 r  newclk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.554    newclk/count_reg[0]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.671 r  newclk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.671    newclk/count_reg[4]_i_1_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.986 r  newclk/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.986    newclk/count_reg[8]_i_1_n_4
    SLICE_X42Y34         FDCE                                         r  newclk/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.573    14.931    newclk/clk_IBUF_BUFG
    SLICE_X42Y34         FDCE                                         r  newclk/count_reg[11]/C
                         clock pessimism              0.429    15.360    
                         clock uncertainty           -0.035    15.325    
    SLICE_X42Y34         FDCE (Setup_fdce_C_D)        0.109    15.434    newclk/count_reg[11]
  -------------------------------------------------------------------
                         required time                         15.434    
                         arrival time                          -8.986    
  -------------------------------------------------------------------
                         slack                                  6.448    

Slack (MET) :             6.453ns  (required time - arrival time)
  Source:                 newclk/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.621ns  (logic 1.752ns (48.390%)  route 1.869ns (51.610%))
  Logic Levels:           6  (CARRY4=4 LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.932ns = ( 14.932 - 10.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.752     5.386    newclk/clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  newclk/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     5.904 r  newclk/count_reg[14]/Q
                         net (fo=2, routed)           0.808     6.712    newclk/count_reg[14]
    SLICE_X43Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.836 f  newclk/slowClk_i_4/O
                         net (fo=18, routed)          1.060     7.897    newclk/slowClk_i_4_n_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I3_O)        0.124     8.021 r  newclk/count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.021    newclk/count[0]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.554 r  newclk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.554    newclk/count_reg[0]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.671 r  newclk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.671    newclk/count_reg[4]_i_1_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.788 r  newclk/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.788    newclk/count_reg[8]_i_1_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.007 r  newclk/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.007    newclk/count_reg[12]_i_1_n_7
    SLICE_X42Y35         FDCE                                         r  newclk/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.574    14.932    newclk/clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  newclk/count_reg[12]/C
                         clock pessimism              0.454    15.386    
                         clock uncertainty           -0.035    15.351    
    SLICE_X42Y35         FDCE (Setup_fdce_C_D)        0.109    15.460    newclk/count_reg[12]
  -------------------------------------------------------------------
                         required time                         15.460    
                         arrival time                          -9.007    
  -------------------------------------------------------------------
                         slack                                  6.453    

Slack (MET) :             6.524ns  (required time - arrival time)
  Source:                 newclk/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/count_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.524ns  (logic 1.655ns (46.969%)  route 1.869ns (53.031%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.752     5.386    newclk/clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  newclk/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     5.904 r  newclk/count_reg[14]/Q
                         net (fo=2, routed)           0.808     6.712    newclk/count_reg[14]
    SLICE_X43Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.836 f  newclk/slowClk_i_4/O
                         net (fo=18, routed)          1.060     7.897    newclk/slowClk_i_4_n_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I3_O)        0.124     8.021 r  newclk/count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.021    newclk/count[0]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.554 r  newclk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.554    newclk/count_reg[0]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.671 r  newclk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.671    newclk/count_reg[4]_i_1_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.910 r  newclk/count_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.910    newclk/count_reg[8]_i_1_n_5
    SLICE_X42Y34         FDCE                                         r  newclk/count_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.573    14.931    newclk/clk_IBUF_BUFG
    SLICE_X42Y34         FDCE                                         r  newclk/count_reg[10]/C
                         clock pessimism              0.429    15.360    
                         clock uncertainty           -0.035    15.325    
    SLICE_X42Y34         FDCE (Setup_fdce_C_D)        0.109    15.434    newclk/count_reg[10]
  -------------------------------------------------------------------
                         required time                         15.434    
                         arrival time                          -8.910    
  -------------------------------------------------------------------
                         slack                                  6.524    

Slack (MET) :             6.544ns  (required time - arrival time)
  Source:                 newclk/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.504ns  (logic 1.635ns (46.666%)  route 1.869ns (53.334%))
  Logic Levels:           5  (CARRY4=3 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.752     5.386    newclk/clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  newclk/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     5.904 r  newclk/count_reg[14]/Q
                         net (fo=2, routed)           0.808     6.712    newclk/count_reg[14]
    SLICE_X43Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.836 f  newclk/slowClk_i_4/O
                         net (fo=18, routed)          1.060     7.897    newclk/slowClk_i_4_n_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I3_O)        0.124     8.021 r  newclk/count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.021    newclk/count[0]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.554 r  newclk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.554    newclk/count_reg[0]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.671 r  newclk/count_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.671    newclk/count_reg[4]_i_1_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     8.890 r  newclk/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.890    newclk/count_reg[8]_i_1_n_7
    SLICE_X42Y34         FDCE                                         r  newclk/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.573    14.931    newclk/clk_IBUF_BUFG
    SLICE_X42Y34         FDCE                                         r  newclk/count_reg[8]/C
                         clock pessimism              0.429    15.360    
                         clock uncertainty           -0.035    15.325    
    SLICE_X42Y34         FDCE (Setup_fdce_C_D)        0.109    15.434    newclk/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.434    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  6.544    

Slack (MET) :             6.556ns  (required time - arrival time)
  Source:                 newclk/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.491ns  (logic 1.622ns (46.468%)  route 1.869ns (53.532%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.752     5.386    newclk/clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  newclk/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     5.904 r  newclk/count_reg[14]/Q
                         net (fo=2, routed)           0.808     6.712    newclk/count_reg[14]
    SLICE_X43Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.836 f  newclk/slowClk_i_4/O
                         net (fo=18, routed)          1.060     7.897    newclk/slowClk_i_4_n_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I3_O)        0.124     8.021 r  newclk/count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.021    newclk/count[0]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.554 r  newclk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.554    newclk/count_reg[0]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     8.877 r  newclk/count_reg[4]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.877    newclk/count_reg[4]_i_1_n_6
    SLICE_X42Y33         FDCE                                         r  newclk/count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.572    14.930    newclk/clk_IBUF_BUFG
    SLICE_X42Y33         FDCE                                         r  newclk/count_reg[5]/C
                         clock pessimism              0.429    15.359    
                         clock uncertainty           -0.035    15.324    
    SLICE_X42Y33         FDCE (Setup_fdce_C_D)        0.109    15.433    newclk/count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.433    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  6.556    

Slack (MET) :             6.564ns  (required time - arrival time)
  Source:                 newclk/count_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.483ns  (logic 1.614ns (46.345%)  route 1.869ns (53.655%))
  Logic Levels:           4  (CARRY4=2 LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.386ns
    Clock Pessimism Removal (CPR):    0.429ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.533    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.634 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.752     5.386    newclk/clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  newclk/count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.518     5.904 r  newclk/count_reg[14]/Q
                         net (fo=2, routed)           0.808     6.712    newclk/count_reg[14]
    SLICE_X43Y34         LUT4 (Prop_lut4_I0_O)        0.124     6.836 f  newclk/slowClk_i_4/O
                         net (fo=18, routed)          1.060     7.897    newclk/slowClk_i_4_n_0
    SLICE_X42Y32         LUT5 (Prop_lut5_I3_O)        0.124     8.021 r  newclk/count[0]_i_5/O
                         net (fo=1, routed)           0.000     8.021    newclk/count[0]_i_5_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     8.554 r  newclk/count_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.554    newclk/count_reg[0]_i_1_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     8.869 r  newclk/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.869    newclk/count_reg[4]_i_1_n_4
    SLICE_X42Y33         FDCE                                         r  newclk/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    H16                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.387    11.387 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    13.267    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.358 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          1.572    14.930    newclk/clk_IBUF_BUFG
    SLICE_X42Y33         FDCE                                         r  newclk/count_reg[7]/C
                         clock pessimism              0.429    15.359    
                         clock uncertainty           -0.035    15.324    
    SLICE_X42Y33         FDCE (Setup_fdce_C_D)        0.109    15.433    newclk/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.433    
                         arrival time                          -8.869    
  -------------------------------------------------------------------
                         slack                                  6.564    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 newclk/slowClk_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/slowClk_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.589     1.467    newclk/clk_IBUF_BUFG
    SLICE_X43Y33         FDCE                                         r  newclk/slowClk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDCE (Prop_fdce_C_Q)         0.141     1.608 r  newclk/slowClk_reg/Q
                         net (fo=6, routed)           0.168     1.776    newclk/CLK
    SLICE_X43Y33         LUT5 (Prop_lut5_I4_O)        0.045     1.821 r  newclk/slowClk_i_1/O
                         net (fo=1, routed)           0.000     1.821    newclk/slowClk_i_1_n_0
    SLICE_X43Y33         FDCE                                         r  newclk/slowClk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.981    newclk/clk_IBUF_BUFG
    SLICE_X43Y33         FDCE                                         r  newclk/slowClk_reg/C
                         clock pessimism             -0.514     1.467    
    SLICE_X43Y33         FDCE (Hold_fdce_C_D)         0.091     1.558    newclk/slowClk_reg
  -------------------------------------------------------------------
                         required time                         -1.558    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 newclk/count_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/count_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.590     1.468    newclk/clk_IBUF_BUFG
    SLICE_X42Y34         FDCE                                         r  newclk/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  newclk/count_reg[11]/Q
                         net (fo=2, routed)           0.148     1.780    newclk/count_reg[11]
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.045     1.825 r  newclk/count[8]_i_2/O
                         net (fo=1, routed)           0.000     1.825    newclk/count[8]_i_2_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.889 r  newclk/count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    newclk/count_reg[8]_i_1_n_4
    SLICE_X42Y34         FDCE                                         r  newclk/count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.857     1.982    newclk/clk_IBUF_BUFG
    SLICE_X42Y34         FDCE                                         r  newclk/count_reg[11]/C
                         clock pessimism             -0.514     1.468    
    SLICE_X42Y34         FDCE (Hold_fdce_C_D)         0.134     1.602    newclk/count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 newclk/count_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.273ns (64.814%)  route 0.148ns (35.186%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.588     1.466    newclk/clk_IBUF_BUFG
    SLICE_X42Y32         FDCE                                         r  newclk/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  newclk/count_reg[3]/Q
                         net (fo=2, routed)           0.148     1.778    newclk/count_reg[3]
    SLICE_X42Y32         LUT5 (Prop_lut5_I0_O)        0.045     1.823 r  newclk/count[0]_i_3/O
                         net (fo=1, routed)           0.000     1.823    newclk/count[0]_i_3_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.887 r  newclk/count_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.887    newclk/count_reg[0]_i_1_n_4
    SLICE_X42Y32         FDCE                                         r  newclk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.855     1.980    newclk/clk_IBUF_BUFG
    SLICE_X42Y32         FDCE                                         r  newclk/count_reg[3]/C
                         clock pessimism             -0.514     1.466    
    SLICE_X42Y32         FDCE (Hold_fdce_C_D)         0.134     1.600    newclk/count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 newclk/count_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.589     1.467    newclk/clk_IBUF_BUFG
    SLICE_X42Y33         FDCE                                         r  newclk/count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  newclk/count_reg[7]/Q
                         net (fo=2, routed)           0.149     1.780    newclk/count_reg[7]
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.045     1.825 r  newclk/count[4]_i_2/O
                         net (fo=1, routed)           0.000     1.825    newclk/count[4]_i_2_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.889 r  newclk/count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.889    newclk/count_reg[4]_i_1_n_4
    SLICE_X42Y33         FDCE                                         r  newclk/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.981    newclk/clk_IBUF_BUFG
    SLICE_X42Y33         FDCE                                         r  newclk/count_reg[7]/C
                         clock pessimism             -0.514     1.467    
    SLICE_X42Y33         FDCE (Hold_fdce_C_D)         0.134     1.601    newclk/count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 newclk/count_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.273ns (64.655%)  route 0.149ns (35.345%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.590     1.468    newclk/clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  newclk/count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  newclk/count_reg[15]/Q
                         net (fo=2, routed)           0.149     1.781    newclk/count_reg[15]
    SLICE_X42Y35         LUT5 (Prop_lut5_I0_O)        0.045     1.826 r  newclk/count[12]_i_2/O
                         net (fo=1, routed)           0.000     1.826    newclk/count[12]_i_2_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064     1.890 r  newclk/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.890    newclk/count_reg[12]_i_1_n_4
    SLICE_X42Y35         FDCE                                         r  newclk/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.858     1.983    newclk/clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  newclk/count_reg[15]/C
                         clock pessimism             -0.515     1.468    
    SLICE_X42Y35         FDCE (Hold_fdce_C_D)         0.134     1.602    newclk/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.319ns  (arrival time - required time)
  Source:                 newclk/count_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.453ns  (logic 0.279ns (61.561%)  route 0.174ns (38.439%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.590     1.468    newclk/clk_IBUF_BUFG
    SLICE_X42Y34         FDCE                                         r  newclk/count_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y34         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  newclk/count_reg[8]/Q
                         net (fo=2, routed)           0.174     1.806    newclk/count_reg[8]
    SLICE_X42Y34         LUT5 (Prop_lut5_I0_O)        0.045     1.851 r  newclk/count[8]_i_5/O
                         net (fo=1, routed)           0.000     1.851    newclk/count[8]_i_5_n_0
    SLICE_X42Y34         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.921 r  newclk/count_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.921    newclk/count_reg[8]_i_1_n_7
    SLICE_X42Y34         FDCE                                         r  newclk/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.857     1.982    newclk/clk_IBUF_BUFG
    SLICE_X42Y34         FDCE                                         r  newclk/count_reg[8]/C
                         clock pessimism             -0.514     1.468    
    SLICE_X42Y34         FDCE (Hold_fdce_C_D)         0.134     1.602    newclk/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.319    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 newclk/count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/count_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.590     1.468    newclk/clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  newclk/count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y35         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  newclk/count_reg[12]/Q
                         net (fo=2, routed)           0.175     1.807    newclk/count_reg[12]
    SLICE_X42Y35         LUT5 (Prop_lut5_I0_O)        0.045     1.852 r  newclk/count[12]_i_5/O
                         net (fo=1, routed)           0.000     1.852    newclk/count[12]_i_5_n_0
    SLICE_X42Y35         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.922 r  newclk/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    newclk/count_reg[12]_i_1_n_7
    SLICE_X42Y35         FDCE                                         r  newclk/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.858     1.983    newclk/clk_IBUF_BUFG
    SLICE_X42Y35         FDCE                                         r  newclk/count_reg[12]/C
                         clock pessimism             -0.515     1.468    
    SLICE_X42Y35         FDCE (Hold_fdce_C_D)         0.134     1.602    newclk/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 newclk/count_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/count_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.421%)  route 0.175ns (38.579%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.589     1.467    newclk/clk_IBUF_BUFG
    SLICE_X42Y33         FDCE                                         r  newclk/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y33         FDCE (Prop_fdce_C_Q)         0.164     1.631 r  newclk/count_reg[4]/Q
                         net (fo=2, routed)           0.175     1.806    newclk/count_reg[4]
    SLICE_X42Y33         LUT5 (Prop_lut5_I0_O)        0.045     1.851 r  newclk/count[4]_i_5/O
                         net (fo=1, routed)           0.000     1.851    newclk/count[4]_i_5_n_0
    SLICE_X42Y33         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.921 r  newclk/count_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.921    newclk/count_reg[4]_i_1_n_7
    SLICE_X42Y33         FDCE                                         r  newclk/count_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.856     1.981    newclk/clk_IBUF_BUFG
    SLICE_X42Y33         FDCE                                         r  newclk/count_reg[4]/C
                         clock pessimism             -0.514     1.467    
    SLICE_X42Y33         FDCE (Hold_fdce_C_D)         0.134     1.601    newclk/count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.601    
                         arrival time                           1.921    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.320ns  (arrival time - required time)
  Source:                 newclk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.279ns (61.413%)  route 0.175ns (38.587%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.588     1.466    newclk/clk_IBUF_BUFG
    SLICE_X42Y32         FDCE                                         r  newclk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.164     1.630 f  newclk/count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.805    newclk/count_reg[0]
    SLICE_X42Y32         LUT5 (Prop_lut5_I0_O)        0.045     1.850 r  newclk/count[0]_i_6/O
                         net (fo=1, routed)           0.000     1.850    newclk/count[0]_i_6_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.920 r  newclk/count_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.920    newclk/count_reg[0]_i_1_n_7
    SLICE_X42Y32         FDCE                                         r  newclk/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.855     1.980    newclk/clk_IBUF_BUFG
    SLICE_X42Y32         FDCE                                         r  newclk/count_reg[0]/C
                         clock pessimism             -0.514     1.466    
    SLICE_X42Y32         FDCE (Hold_fdce_C_D)         0.134     1.600    newclk/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.920    
  -------------------------------------------------------------------
                         slack                                  0.320    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 newclk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Destination:            newclk/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.477ns  (logic 0.302ns (63.272%)  route 0.175ns (36.728%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.225     0.225 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.852    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.878 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.588     1.466    newclk/clk_IBUF_BUFG
    SLICE_X42Y32         FDCE                                         r  newclk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y32         FDCE (Prop_fdce_C_Q)         0.164     1.630 r  newclk/count_reg[0]/Q
                         net (fo=3, routed)           0.175     1.805    newclk/count_reg[0]
    SLICE_X42Y32         LUT5 (Prop_lut5_I0_O)        0.043     1.848 r  newclk/count[0]_i_2/O
                         net (fo=1, routed)           0.000     1.848    newclk/count[0]_i_2_n_0
    SLICE_X42Y32         CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.095     1.943 r  newclk/count_reg[0]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.943    newclk/count_reg[0]_i_1_n_6
    SLICE_X42Y32         FDCE                                         r  newclk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.413     0.413 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.096    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.125 r  clk_IBUF_BUFG_inst/O
                         net (fo=17, routed)          0.855     1.980    newclk/clk_IBUF_BUFG
    SLICE_X42Y32         FDCE                                         r  newclk/count_reg[1]/C
                         clock pessimism             -0.514     1.466    
    SLICE_X42Y32         FDCE (Hold_fdce_C_D)         0.134     1.600    newclk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.943    
  -------------------------------------------------------------------
                         slack                                  0.343    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y32    newclk/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y34    newclk/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y34    newclk/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y35    newclk/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y35    newclk/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y35    newclk/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y35    newclk/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y32    newclk/count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X42Y32    newclk/count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X42Y32    newclk/count_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X42Y32    newclk/count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X42Y34    newclk/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X42Y34    newclk/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X42Y34    newclk/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X42Y34    newclk/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X42Y35    newclk/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X42Y35    newclk/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X42Y35    newclk/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         6.000       5.500      SLICE_X42Y35    newclk/count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y32    newclk/count_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y32    newclk/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y34    newclk/count_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y34    newclk/count_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y34    newclk/count_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y34    newclk/count_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y35    newclk/count_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y35    newclk/count_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y35    newclk/count_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X42Y35    newclk/count_reg[13]/C



