<stg><name>compute_Pipeline_VITIS_LOOP_141_3_VITIS_LOOP_142_4</name>


<trans_list>

<trans id="105" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_5 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="7" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="12" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten6 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten6"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:3 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:4 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_5_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:5 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:6 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:7 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:8 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_3_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:9 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:10 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="12" op_1_bw="12">
<![CDATA[
newFuncRoot:11 %store_ln0 = store i12 0, i12 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:12 %store_ln0 = store i7 0, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="7" op_1_bw="7">
<![CDATA[
newFuncRoot:13 %store_ln0 = store i7 0, i7 %j_5

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:14 %br_ln0 = br void %for.inc35

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="12" op_1_bw="0">
<![CDATA[
for.inc35:0 %indvar_flatten6_load = load i12 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="indvar_flatten6_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc35:1 %icmp_ln141 = icmp_eq  i12 %indvar_flatten6_load, i12 2048

]]></Node>
<StgValue><ssdm name="icmp_ln141"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc35:2 %add_ln141 = add i12 %indvar_flatten6_load, i12 1

]]></Node>
<StgValue><ssdm name="add_ln141"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc35:3 %br_ln141 = br i1 %icmp_ln141, void %for.inc38, void %for.end40.exitStub

]]></Node>
<StgValue><ssdm name="br_ln141"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc38:0 %j_5_load = load i7 %j_5

]]></Node>
<StgValue><ssdm name="j_5_load"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="7" op_0_bw="7" op_1_bw="0">
<![CDATA[
for.inc38:1 %i_load = load i7 %i

]]></Node>
<StgValue><ssdm name="i_load"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="7" op_2_bw="32">
<![CDATA[
for.inc38:4 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_5_load, i32 6

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc38:5 %select_ln145 = select i1 %tmp, i7 0, i7 %j_5_load

]]></Node>
<StgValue><ssdm name="select_ln145"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc38:6 %add_ln141_1 = add i7 %i_load, i7 1

]]></Node>
<StgValue><ssdm name="add_ln141_1"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
for.inc38:7 %select_ln145_1 = select i1 %tmp, i7 %add_ln141_1, i7 %i_load

]]></Node>
<StgValue><ssdm name="select_ln145_1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="5" op_0_bw="5" op_1_bw="7" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.inc38:10 %lshr_ln7 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln145, i32 1, i32 5

]]></Node>
<StgValue><ssdm name="lshr_ln7"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="6" op_0_bw="7">
<![CDATA[
for.inc38:11 %trunc_ln145 = trunc i7 %select_ln145_1

]]></Node>
<StgValue><ssdm name="trunc_ln145"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
for.inc38:12 %add_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln145, i5 %lshr_ln7

]]></Node>
<StgValue><ssdm name="add_ln1"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="11">
<![CDATA[
for.inc38:13 %zext_ln145 = zext i11 %add_ln1

]]></Node>
<StgValue><ssdm name="zext_ln145"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc38:14 %reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="reg_file_4_0_addr"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="11">
<![CDATA[
for.inc38:15 %reg_file_4_0_load = load i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_0_load"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc38:16 %reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="reg_file_2_0_addr"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="11">
<![CDATA[
for.inc38:17 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc38:26 %reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="reg_file_4_1_addr"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="11">
<![CDATA[
for.inc38:27 %reg_file_4_1_load = load i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_1_load"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc38:28 %reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="reg_file_2_1_addr"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="11">
<![CDATA[
for.inc38:29 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
for.inc38:38 %add_ln142 = add i7 %select_ln145, i7 2

]]></Node>
<StgValue><ssdm name="add_ln142"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="12" op_1_bw="12" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc38:39 %store_ln142 = store i12 %add_ln141, i12 %indvar_flatten6

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc38:40 %store_ln142 = store i7 %select_ln145_1, i7 %i

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="7" op_1_bw="7" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc38:41 %store_ln142 = store i7 %add_ln142, i7 %j_5

]]></Node>
<StgValue><ssdm name="store_ln142"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="51" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="16" op_0_bw="11">
<![CDATA[
for.inc38:15 %reg_file_4_0_load = load i11 %reg_file_4_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_0_load"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="16" op_0_bw="11">
<![CDATA[
for.inc38:17 %reg_file_2_0_load = load i11 %reg_file_2_0_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_0_load"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc38:18 %val1 = hmul i16 %reg_file_4_0_load, i16 %reg_file_2_0_load

]]></Node>
<StgValue><ssdm name="val1"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="16" op_0_bw="11">
<![CDATA[
for.inc38:27 %reg_file_4_1_load = load i11 %reg_file_4_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_4_1_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="16" op_0_bw="11">
<![CDATA[
for.inc38:29 %reg_file_2_1_load = load i11 %reg_file_2_1_addr

]]></Node>
<StgValue><ssdm name="reg_file_2_1_load"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="2" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc38:30 %val1_1 = hmul i16 %reg_file_4_1_load, i16 %reg_file_2_1_load

]]></Node>
<StgValue><ssdm name="val1_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="57" st_id="3" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc38:18 %val1 = hmul i16 %reg_file_4_0_load, i16 %reg_file_2_0_load

]]></Node>
<StgValue><ssdm name="val1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc38:19 %reg_file_3_0_addr = getelementptr i16 %reg_file_3_0, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="reg_file_3_0_addr"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="11">
<![CDATA[
for.inc38:20 %val2 = load i11 %reg_file_3_0_addr

]]></Node>
<StgValue><ssdm name="val2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc38:21 %reg_file_5_0_addr = getelementptr i16 %reg_file_5_0, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="reg_file_5_0_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="2">
<core>HMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc38:30 %val1_1 = hmul i16 %reg_file_4_1_load, i16 %reg_file_2_1_load

]]></Node>
<StgValue><ssdm name="val1_1"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc38:31 %reg_file_3_1_addr = getelementptr i16 %reg_file_3_1, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="reg_file_3_1_addr"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="11">
<![CDATA[
for.inc38:32 %val2_1 = load i11 %reg_file_3_1_addr

]]></Node>
<StgValue><ssdm name="val2_1"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="11" op_0_bw="16" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc38:33 %reg_file_5_1_addr = getelementptr i16 %reg_file_5_1, i64 0, i64 %zext_ln145

]]></Node>
<StgValue><ssdm name="reg_file_5_1_addr"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="65" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="16" op_0_bw="11">
<![CDATA[
for.inc38:20 %val2 = load i11 %reg_file_3_0_addr

]]></Node>
<StgValue><ssdm name="val2"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc38:23 %add = hadd i16 %val1, i16 %val2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="16" op_0_bw="11">
<![CDATA[
for.inc38:32 %val2_1 = load i11 %reg_file_3_1_addr

]]></Node>
<StgValue><ssdm name="val2_1"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc38:35 %add_1 = hadd i16 %val1_1, i16 %val2_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="69" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="11">
<![CDATA[
for.inc38:22 %val3 = load i11 %reg_file_5_0_addr

]]></Node>
<StgValue><ssdm name="val3"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc38:23 %add = hadd i16 %val1, i16 %val2

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="71" st_id="5" stage="2" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="11">
<![CDATA[
for.inc38:34 %val3_1 = load i11 %reg_file_5_1_addr

]]></Node>
<StgValue><ssdm name="val3_1"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc38:35 %add_1 = hadd i16 %val1_1, i16 %val2_1

]]></Node>
<StgValue><ssdm name="add_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="73" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="16" op_0_bw="11">
<![CDATA[
for.inc38:22 %val3 = load i11 %reg_file_5_0_addr

]]></Node>
<StgValue><ssdm name="val3"/></StgValue>
</operation>

<operation id="74" st_id="6" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc38:24 %add1 = hadd i16 %add, i16 %val3

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="75" st_id="6" stage="1" lat="2">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="16" op_0_bw="11">
<![CDATA[
for.inc38:34 %val3_1 = load i11 %reg_file_5_1_addr

]]></Node>
<StgValue><ssdm name="val3_1"/></StgValue>
</operation>

<operation id="76" st_id="6" stage="2" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc38:36 %add30_1 = hadd i16 %add_1, i16 %val3_1

]]></Node>
<StgValue><ssdm name="add30_1"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln141" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0">
<![CDATA[
for.end40.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc38:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_141_3_VITIS_LOOP_142_4_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc38:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc38:8 %specpipeline_ln143 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1

]]></Node>
<StgValue><ssdm name="specpipeline_ln143"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc38:9 %specloopname_ln9 = specloopname void @_ssdm_op_SpecLoopName, void @empty_12

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc38:24 %add1 = hadd i16 %add, i16 %val3

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc38:25 %store_ln148 = store i16 %add1, i11 %reg_file_5_0_addr

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="2">
<core>HAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc38:36 %add30_1 = hadd i16 %add_1, i16 %val3_1

]]></Node>
<StgValue><ssdm name="add30_1"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>RAM_T2P_BRAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="16" op_1_bw="11" op_2_bw="0">
<![CDATA[
for.inc38:37 %store_ln148 = store i16 %add30_1, i11 %reg_file_5_1_addr

]]></Node>
<StgValue><ssdm name="store_ln148"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
for.inc38:42 %br_ln142 = br void %for.inc35

]]></Node>
<StgValue><ssdm name="br_ln142"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="106" name="reg_file_5_1" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_5_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="107" name="reg_file_5_0" dir="2" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_5_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</port>
<port id="108" name="reg_file_4_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="109" name="reg_file_4_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="110" name="reg_file_3_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="111" name="reg_file_3_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_3_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="112" name="reg_file_2_1" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="113" name="reg_file_2_0" dir="0" iftype="1">
<core>RAM_T2P_BRAM</core><StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="115" from="StgValue_114" to="j_5" fromId="114" toId="10">
</dataflow>
<dataflow id="116" from="StgValue_114" to="i" fromId="114" toId="11">
</dataflow>
<dataflow id="117" from="StgValue_114" to="indvar_flatten6" fromId="114" toId="12">
</dataflow>
<dataflow id="119" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="118" toId="13">
</dataflow>
<dataflow id="120" from="reg_file_5_1" to="specmemcore_ln0" fromId="106" toId="13">
</dataflow>
<dataflow id="122" from="StgValue_121" to="specmemcore_ln0" fromId="121" toId="13">
</dataflow>
<dataflow id="124" from="StgValue_123" to="specmemcore_ln0" fromId="123" toId="13">
</dataflow>
<dataflow id="126" from="StgValue_125" to="specmemcore_ln0" fromId="125" toId="13">
</dataflow>
<dataflow id="127" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="118" toId="14">
</dataflow>
<dataflow id="128" from="reg_file_5_0" to="specmemcore_ln0" fromId="107" toId="14">
</dataflow>
<dataflow id="129" from="StgValue_121" to="specmemcore_ln0" fromId="121" toId="14">
</dataflow>
<dataflow id="130" from="StgValue_123" to="specmemcore_ln0" fromId="123" toId="14">
</dataflow>
<dataflow id="131" from="StgValue_125" to="specmemcore_ln0" fromId="125" toId="14">
</dataflow>
<dataflow id="132" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="118" toId="15">
</dataflow>
<dataflow id="133" from="reg_file_4_1" to="specmemcore_ln0" fromId="108" toId="15">
</dataflow>
<dataflow id="134" from="StgValue_121" to="specmemcore_ln0" fromId="121" toId="15">
</dataflow>
<dataflow id="135" from="StgValue_123" to="specmemcore_ln0" fromId="123" toId="15">
</dataflow>
<dataflow id="136" from="StgValue_125" to="specmemcore_ln0" fromId="125" toId="15">
</dataflow>
<dataflow id="137" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="118" toId="16">
</dataflow>
<dataflow id="138" from="reg_file_4_0" to="specmemcore_ln0" fromId="109" toId="16">
</dataflow>
<dataflow id="139" from="StgValue_121" to="specmemcore_ln0" fromId="121" toId="16">
</dataflow>
<dataflow id="140" from="StgValue_123" to="specmemcore_ln0" fromId="123" toId="16">
</dataflow>
<dataflow id="141" from="StgValue_125" to="specmemcore_ln0" fromId="125" toId="16">
</dataflow>
<dataflow id="142" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="118" toId="17">
</dataflow>
<dataflow id="143" from="reg_file_3_1" to="specmemcore_ln0" fromId="110" toId="17">
</dataflow>
<dataflow id="144" from="StgValue_121" to="specmemcore_ln0" fromId="121" toId="17">
</dataflow>
<dataflow id="145" from="StgValue_123" to="specmemcore_ln0" fromId="123" toId="17">
</dataflow>
<dataflow id="146" from="StgValue_125" to="specmemcore_ln0" fromId="125" toId="17">
</dataflow>
<dataflow id="147" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="118" toId="18">
</dataflow>
<dataflow id="148" from="reg_file_3_0" to="specmemcore_ln0" fromId="111" toId="18">
</dataflow>
<dataflow id="149" from="StgValue_121" to="specmemcore_ln0" fromId="121" toId="18">
</dataflow>
<dataflow id="150" from="StgValue_123" to="specmemcore_ln0" fromId="123" toId="18">
</dataflow>
<dataflow id="151" from="StgValue_125" to="specmemcore_ln0" fromId="125" toId="18">
</dataflow>
<dataflow id="152" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="118" toId="19">
</dataflow>
<dataflow id="153" from="reg_file_2_1" to="specmemcore_ln0" fromId="112" toId="19">
</dataflow>
<dataflow id="154" from="StgValue_121" to="specmemcore_ln0" fromId="121" toId="19">
</dataflow>
<dataflow id="155" from="StgValue_123" to="specmemcore_ln0" fromId="123" toId="19">
</dataflow>
<dataflow id="156" from="StgValue_125" to="specmemcore_ln0" fromId="125" toId="19">
</dataflow>
<dataflow id="157" from="_ssdm_op_SpecMemCore" to="specmemcore_ln0" fromId="118" toId="20">
</dataflow>
<dataflow id="158" from="reg_file_2_0" to="specmemcore_ln0" fromId="113" toId="20">
</dataflow>
<dataflow id="159" from="StgValue_121" to="specmemcore_ln0" fromId="121" toId="20">
</dataflow>
<dataflow id="160" from="StgValue_123" to="specmemcore_ln0" fromId="123" toId="20">
</dataflow>
<dataflow id="161" from="StgValue_125" to="specmemcore_ln0" fromId="125" toId="20">
</dataflow>
<dataflow id="163" from="StgValue_162" to="store_ln0" fromId="162" toId="21">
</dataflow>
<dataflow id="164" from="indvar_flatten6" to="store_ln0" fromId="12" toId="21">
</dataflow>
<dataflow id="166" from="StgValue_165" to="store_ln0" fromId="165" toId="22">
</dataflow>
<dataflow id="167" from="i" to="store_ln0" fromId="11" toId="22">
</dataflow>
<dataflow id="168" from="StgValue_165" to="store_ln0" fromId="165" toId="23">
</dataflow>
<dataflow id="169" from="j_5" to="store_ln0" fromId="10" toId="23">
</dataflow>
<dataflow id="170" from="indvar_flatten6" to="indvar_flatten6_load" fromId="12" toId="25">
</dataflow>
<dataflow id="171" from="indvar_flatten6_load" to="icmp_ln141" fromId="25" toId="26">
</dataflow>
<dataflow id="173" from="StgValue_172" to="icmp_ln141" fromId="172" toId="26">
</dataflow>
<dataflow id="174" from="indvar_flatten6_load" to="add_ln141" fromId="25" toId="27">
</dataflow>
<dataflow id="176" from="StgValue_175" to="add_ln141" fromId="175" toId="27">
</dataflow>
<dataflow id="177" from="icmp_ln141" to="br_ln141" fromId="26" toId="28">
</dataflow>
<dataflow id="178" from="j_5" to="j_5_load" fromId="10" toId="29">
</dataflow>
<dataflow id="179" from="i" to="i_load" fromId="11" toId="30">
</dataflow>
<dataflow id="181" from="_ssdm_op_BitSelect.i1.i7.i32" to="tmp" fromId="180" toId="31">
</dataflow>
<dataflow id="182" from="j_5_load" to="tmp" fromId="29" toId="31">
</dataflow>
<dataflow id="184" from="StgValue_183" to="tmp" fromId="183" toId="31">
</dataflow>
<dataflow id="185" from="tmp" to="select_ln145" fromId="31" toId="32">
</dataflow>
<dataflow id="186" from="StgValue_165" to="select_ln145" fromId="165" toId="32">
</dataflow>
<dataflow id="187" from="j_5_load" to="select_ln145" fromId="29" toId="32">
</dataflow>
<dataflow id="188" from="i_load" to="add_ln141_1" fromId="30" toId="33">
</dataflow>
<dataflow id="190" from="StgValue_189" to="add_ln141_1" fromId="189" toId="33">
</dataflow>
<dataflow id="191" from="tmp" to="select_ln145_1" fromId="31" toId="34">
</dataflow>
<dataflow id="192" from="add_ln141_1" to="select_ln145_1" fromId="33" toId="34">
</dataflow>
<dataflow id="193" from="i_load" to="select_ln145_1" fromId="30" toId="34">
</dataflow>
<dataflow id="195" from="_ssdm_op_PartSelect.i5.i7.i32.i32" to="lshr_ln7" fromId="194" toId="35">
</dataflow>
<dataflow id="196" from="select_ln145" to="lshr_ln7" fromId="32" toId="35">
</dataflow>
<dataflow id="197" from="StgValue_114" to="lshr_ln7" fromId="114" toId="35">
</dataflow>
<dataflow id="199" from="StgValue_198" to="lshr_ln7" fromId="198" toId="35">
</dataflow>
<dataflow id="200" from="select_ln145_1" to="trunc_ln145" fromId="34" toId="36">
</dataflow>
<dataflow id="202" from="_ssdm_op_BitConcatenate.i11.i6.i5" to="add_ln1" fromId="201" toId="37">
</dataflow>
<dataflow id="203" from="trunc_ln145" to="add_ln1" fromId="36" toId="37">
</dataflow>
<dataflow id="204" from="lshr_ln7" to="add_ln1" fromId="35" toId="37">
</dataflow>
<dataflow id="205" from="add_ln1" to="zext_ln145" fromId="37" toId="38">
</dataflow>
<dataflow id="206" from="reg_file_4_0" to="reg_file_4_0_addr" fromId="109" toId="39">
</dataflow>
<dataflow id="208" from="StgValue_207" to="reg_file_4_0_addr" fromId="207" toId="39">
</dataflow>
<dataflow id="209" from="zext_ln145" to="reg_file_4_0_addr" fromId="38" toId="39">
</dataflow>
<dataflow id="210" from="reg_file_4_0_addr" to="reg_file_4_0_load" fromId="39" toId="40">
</dataflow>
<dataflow id="211" from="reg_file_2_0" to="reg_file_2_0_addr" fromId="113" toId="41">
</dataflow>
<dataflow id="212" from="StgValue_207" to="reg_file_2_0_addr" fromId="207" toId="41">
</dataflow>
<dataflow id="213" from="zext_ln145" to="reg_file_2_0_addr" fromId="38" toId="41">
</dataflow>
<dataflow id="214" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="41" toId="42">
</dataflow>
<dataflow id="215" from="reg_file_4_1" to="reg_file_4_1_addr" fromId="108" toId="43">
</dataflow>
<dataflow id="216" from="StgValue_207" to="reg_file_4_1_addr" fromId="207" toId="43">
</dataflow>
<dataflow id="217" from="zext_ln145" to="reg_file_4_1_addr" fromId="38" toId="43">
</dataflow>
<dataflow id="218" from="reg_file_4_1_addr" to="reg_file_4_1_load" fromId="43" toId="44">
</dataflow>
<dataflow id="219" from="reg_file_2_1" to="reg_file_2_1_addr" fromId="112" toId="45">
</dataflow>
<dataflow id="220" from="StgValue_207" to="reg_file_2_1_addr" fromId="207" toId="45">
</dataflow>
<dataflow id="221" from="zext_ln145" to="reg_file_2_1_addr" fromId="38" toId="45">
</dataflow>
<dataflow id="222" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="45" toId="46">
</dataflow>
<dataflow id="223" from="select_ln145" to="add_ln142" fromId="32" toId="47">
</dataflow>
<dataflow id="225" from="StgValue_224" to="add_ln142" fromId="224" toId="47">
</dataflow>
<dataflow id="226" from="add_ln141" to="store_ln142" fromId="27" toId="48">
</dataflow>
<dataflow id="227" from="indvar_flatten6" to="store_ln142" fromId="12" toId="48">
</dataflow>
<dataflow id="228" from="select_ln145_1" to="store_ln142" fromId="34" toId="49">
</dataflow>
<dataflow id="229" from="i" to="store_ln142" fromId="11" toId="49">
</dataflow>
<dataflow id="230" from="add_ln142" to="store_ln142" fromId="47" toId="50">
</dataflow>
<dataflow id="231" from="j_5" to="store_ln142" fromId="10" toId="50">
</dataflow>
<dataflow id="232" from="reg_file_4_0_addr" to="reg_file_4_0_load" fromId="39" toId="51">
</dataflow>
<dataflow id="233" from="reg_file_2_0_addr" to="reg_file_2_0_load" fromId="41" toId="52">
</dataflow>
<dataflow id="234" from="reg_file_4_0_load" to="val1" fromId="51" toId="53">
</dataflow>
<dataflow id="235" from="reg_file_2_0_load" to="val1" fromId="52" toId="53">
</dataflow>
<dataflow id="236" from="reg_file_4_1_addr" to="reg_file_4_1_load" fromId="43" toId="54">
</dataflow>
<dataflow id="237" from="reg_file_2_1_addr" to="reg_file_2_1_load" fromId="45" toId="55">
</dataflow>
<dataflow id="238" from="reg_file_4_1_load" to="val1_1" fromId="54" toId="56">
</dataflow>
<dataflow id="239" from="reg_file_2_1_load" to="val1_1" fromId="55" toId="56">
</dataflow>
<dataflow id="240" from="reg_file_4_0_load" to="val1" fromId="51" toId="57">
</dataflow>
<dataflow id="241" from="reg_file_2_0_load" to="val1" fromId="52" toId="57">
</dataflow>
<dataflow id="242" from="reg_file_3_0" to="reg_file_3_0_addr" fromId="111" toId="58">
</dataflow>
<dataflow id="243" from="StgValue_207" to="reg_file_3_0_addr" fromId="207" toId="58">
</dataflow>
<dataflow id="244" from="zext_ln145" to="reg_file_3_0_addr" fromId="38" toId="58">
</dataflow>
<dataflow id="245" from="reg_file_3_0_addr" to="val2" fromId="58" toId="59">
</dataflow>
<dataflow id="246" from="reg_file_5_0" to="reg_file_5_0_addr" fromId="107" toId="60">
</dataflow>
<dataflow id="247" from="StgValue_207" to="reg_file_5_0_addr" fromId="207" toId="60">
</dataflow>
<dataflow id="248" from="zext_ln145" to="reg_file_5_0_addr" fromId="38" toId="60">
</dataflow>
<dataflow id="249" from="reg_file_4_1_load" to="val1_1" fromId="54" toId="61">
</dataflow>
<dataflow id="250" from="reg_file_2_1_load" to="val1_1" fromId="55" toId="61">
</dataflow>
<dataflow id="251" from="reg_file_3_1" to="reg_file_3_1_addr" fromId="110" toId="62">
</dataflow>
<dataflow id="252" from="StgValue_207" to="reg_file_3_1_addr" fromId="207" toId="62">
</dataflow>
<dataflow id="253" from="zext_ln145" to="reg_file_3_1_addr" fromId="38" toId="62">
</dataflow>
<dataflow id="254" from="reg_file_3_1_addr" to="val2_1" fromId="62" toId="63">
</dataflow>
<dataflow id="255" from="reg_file_5_1" to="reg_file_5_1_addr" fromId="106" toId="64">
</dataflow>
<dataflow id="256" from="StgValue_207" to="reg_file_5_1_addr" fromId="207" toId="64">
</dataflow>
<dataflow id="257" from="zext_ln145" to="reg_file_5_1_addr" fromId="38" toId="64">
</dataflow>
<dataflow id="258" from="reg_file_3_0_addr" to="val2" fromId="58" toId="65">
</dataflow>
<dataflow id="259" from="val1" to="add" fromId="57" toId="66">
</dataflow>
<dataflow id="260" from="val2" to="add" fromId="65" toId="66">
</dataflow>
<dataflow id="261" from="reg_file_3_1_addr" to="val2_1" fromId="62" toId="67">
</dataflow>
<dataflow id="262" from="val1_1" to="add_1" fromId="61" toId="68">
</dataflow>
<dataflow id="263" from="val2_1" to="add_1" fromId="67" toId="68">
</dataflow>
<dataflow id="264" from="reg_file_5_0_addr" to="val3" fromId="60" toId="69">
</dataflow>
<dataflow id="265" from="val1" to="add" fromId="57" toId="70">
</dataflow>
<dataflow id="266" from="val2" to="add" fromId="65" toId="70">
</dataflow>
<dataflow id="267" from="reg_file_5_1_addr" to="val3_1" fromId="64" toId="71">
</dataflow>
<dataflow id="268" from="val1_1" to="add_1" fromId="61" toId="72">
</dataflow>
<dataflow id="269" from="val2_1" to="add_1" fromId="67" toId="72">
</dataflow>
<dataflow id="270" from="reg_file_5_0_addr" to="val3" fromId="60" toId="73">
</dataflow>
<dataflow id="271" from="add" to="add1" fromId="70" toId="74">
</dataflow>
<dataflow id="272" from="val3" to="add1" fromId="73" toId="74">
</dataflow>
<dataflow id="273" from="reg_file_5_1_addr" to="val3_1" fromId="64" toId="75">
</dataflow>
<dataflow id="274" from="add_1" to="add30_1" fromId="72" toId="76">
</dataflow>
<dataflow id="275" from="val3_1" to="add30_1" fromId="75" toId="76">
</dataflow>
<dataflow id="277" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="276" toId="77">
</dataflow>
<dataflow id="279" from="VITIS_LOOP_141_3_VITIS_LOOP_142_4_str" to="specloopname_ln0" fromId="278" toId="77">
</dataflow>
<dataflow id="281" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="280" toId="78">
</dataflow>
<dataflow id="283" from="StgValue_282" to="empty" fromId="282" toId="78">
</dataflow>
<dataflow id="284" from="StgValue_282" to="empty" fromId="282" toId="78">
</dataflow>
<dataflow id="285" from="StgValue_282" to="empty" fromId="282" toId="78">
</dataflow>
<dataflow id="287" from="_ssdm_op_SpecPipeline" to="specpipeline_ln143" fromId="286" toId="79">
</dataflow>
<dataflow id="288" from="StgValue_114" to="specpipeline_ln143" fromId="114" toId="79">
</dataflow>
<dataflow id="290" from="StgValue_289" to="specpipeline_ln143" fromId="289" toId="79">
</dataflow>
<dataflow id="291" from="StgValue_289" to="specpipeline_ln143" fromId="289" toId="79">
</dataflow>
<dataflow id="292" from="StgValue_289" to="specpipeline_ln143" fromId="289" toId="79">
</dataflow>
<dataflow id="294" from="empty_1" to="specpipeline_ln143" fromId="293" toId="79">
</dataflow>
<dataflow id="295" from="_ssdm_op_SpecLoopName" to="specloopname_ln9" fromId="276" toId="80">
</dataflow>
<dataflow id="297" from="empty_12" to="specloopname_ln9" fromId="296" toId="80">
</dataflow>
<dataflow id="298" from="add" to="add1" fromId="70" toId="81">
</dataflow>
<dataflow id="299" from="val3" to="add1" fromId="73" toId="81">
</dataflow>
<dataflow id="300" from="add1" to="store_ln148" fromId="81" toId="82">
</dataflow>
<dataflow id="301" from="reg_file_5_0_addr" to="store_ln148" fromId="60" toId="82">
</dataflow>
<dataflow id="302" from="add_1" to="add30_1" fromId="72" toId="83">
</dataflow>
<dataflow id="303" from="val3_1" to="add30_1" fromId="75" toId="83">
</dataflow>
<dataflow id="304" from="add30_1" to="store_ln148" fromId="83" toId="84">
</dataflow>
<dataflow id="305" from="reg_file_5_1_addr" to="store_ln148" fromId="64" toId="84">
</dataflow>
<dataflow id="306" from="icmp_ln141" to="StgValue_2" fromId="26" toId="2">
</dataflow>
<dataflow id="307" from="icmp_ln141" to="StgValue_7" fromId="26" toId="7">
</dataflow>
</dataflows>


</stg>
