#ifndef BUFFCAN_IMXRT1062_REGISTERS_HPP
#define BUFFCAN_IMXRT1062_REGISTERS_HPP

/// @file This file contains the register definitions and information for the i.MX RT1062 ARM Cortex-M7 microcontroller.

/**********\ BASE ADDRESSES /**********/
#pragma region BASE ADDRESSES

// FlexCAN BUS 1
#define FLEXCAN1_BASE       (0x401D'0000ul)
#define FLEXCAN1_MB_BASE    (0x401D'0080ul)
#define FLEXCAN1_MB_END     (0x401D'047Ful)
#define FLEXCAN1_END        (0x401D'3FFFul)

// FlexCAN BUS 2
#define FLEXCAN2_BASE       (0x401D'4000ul)
#define FLEXCAN2_MB_BASE    (0x401D'4080ul)
#define FLEXCAN2_MB_END     (0x401D'447Ful)
#define FLEXCAN2_END        (0x401D'7FFFul)

// FlexCAN BUS 3
// todo: BUS 3

#pragma endregion

/**********\ BASE REGISTERS /**********/
#pragma region BASE REGISTERS

//// FlexCAN BUS 1

// Module Configuration Register (R/W)
#define FLEXCAN1_MCR        (FLEXCAN1_BASE + 0x0000ul)
// Control 1 Register (R/W)
#define FLEXCAN1_CTRL1      (FLEXCAN1_BASE + 0x0004ul)
// Free Running Timer Register (R/W)
#define FLEXCAN1_TIMER      (FLEXCAN1_BASE + 0x0008ul)
// Receiving Mailboxes Global Mask Register (R/W)
#define FLEXCAN1_RXMGMASK   (FLEXCAN1_BASE + 0x0010ul)
// Receiving Buffer 14 Mask Register (R/W)
#define FLEXCAN1_RX14MASK   (FLEXCAN1_BASE + 0x0014ul)
// Receiving Buffer 15 Mask Register (R/W)
#define FLEXCAN1_RX15MASK   (FLEXCAN1_BASE + 0x0018ul)
// Error Counter Register (R/W)
#define FLEXCAN1_ECR        (FLEXCAN1_BASE + 0x001Cul)
// Error and Status 1 Register (R/W)
#define FLEXCAN1_ESR1       (FLEXCAN1_BASE + 0x0020ul)
// Interrupt Masks 2 Register (R/W)
#define FLEXCAN1_IMASK2     (FLEXCAN1_BASE + 0x0024ul)
// Interrupt Masks 1 Register (R/W)
#define FLEXCAN1_IMASK1     (FLEXCAN1_BASE + 0x0028ul)
// Interrupt Flags 2 Register (R/W)
#define FLEXCAN1_IFLAG2     (FLEXCAN1_BASE + 0x002Cul)
// Interrupt Flags 1 Register (R/W)
#define FLEXCAN1_IFLAG1     (FLEXCAN1_BASE + 0x0030ul)
// Control 2 Register (R/W)
#define FLEXCAN1_CTRL2      (FLEXCAN1_BASE + 0x0034ul)
// Error and Status 2 Register (Read Only)
#define FLEXCAN1_ESR2       (FLEXCAN1_BASE + 0x0038ul)
// CRC Register (Read Only)
#define FLEXCAN1_CRCR       (FLEXCAN1_BASE + 0x0044ul)
// Receiving FIFO Global Mask Register (R/W)
#define FLEXCAN1_RXFGMASK   (FLEXCAN1_BASE + 0x0048ul)
// Receiving FIFO Information Register (Read Only)
#define FLEXCAN1_RXFIR      (FLEXCAN1_BASE + 0x004Cul)
// Debug 1 Register (Read Only)
#define FLEXCAN1_DBG1       (FLEXCAN1_BASE + 0x0058ul)
// Debug 2 Register (Read Only)
#define FLEXCAN1_DBG2       (FLEXCAN1_BASE + 0x005Cul)

// Individual Message Buffers (R/W)
#define FLEXCAN1_MBx(x)     (FLEXCAN1_MB_BASE + (x * 0x10ul))

#define FLEXCAN1_MB0        (FLEXCAN1_MB_BASE + 0x0000ul)
#define FLEXCAN1_MB1        (FLEXCAN1_MB_BASE + 0x0010ul)
#define FLEXCAN1_MB2        (FLEXCAN1_MB_BASE + 0x0020ul)
#define FLEXCAN1_MB3        (FLEXCAN1_MB_BASE + 0x0030ul)
#define FLEXCAN1_MB4        (FLEXCAN1_MB_BASE + 0x0040ul)
#define FLEXCAN1_MB5        (FLEXCAN1_MB_BASE + 0x0050ul)
#define FLEXCAN1_MB6        (FLEXCAN1_MB_BASE + 0x0060ul)
#define FLEXCAN1_MB7        (FLEXCAN1_MB_BASE + 0x0070ul)
#define FLEXCAN1_MB8        (FLEXCAN1_MB_BASE + 0x0080ul)
#define FLEXCAN1_MB9        (FLEXCAN1_MB_BASE + 0x0090ul)
#define FLEXCAN1_MB10       (FLEXCAN1_MB_BASE + 0x00A0ul)
#define FLEXCAN1_MB11       (FLEXCAN1_MB_BASE + 0x00B0ul)
#define FLEXCAN1_MB12       (FLEXCAN1_MB_BASE + 0x00C0ul)
#define FLEXCAN1_MB13       (FLEXCAN1_MB_BASE + 0x00D0ul)
#define FLEXCAN1_MB14       (FLEXCAN1_MB_BASE + 0x00E0ul)
#define FLEXCAN1_MB15       (FLEXCAN1_MB_BASE + 0x00F0ul)
#define FLEXCAN1_MB16       (FLEXCAN1_MB_BASE + 0x0100ul)
#define FLEXCAN1_MB17       (FLEXCAN1_MB_BASE + 0x0110ul)
#define FLEXCAN1_MB18       (FLEXCAN1_MB_BASE + 0x0120ul)
#define FLEXCAN1_MB19       (FLEXCAN1_MB_BASE + 0x0130ul)
#define FLEXCAN1_MB20       (FLEXCAN1_MB_BASE + 0x0140ul)
#define FLEXCAN1_MB21       (FLEXCAN1_MB_BASE + 0x0150ul)
#define FLEXCAN1_MB22       (FLEXCAN1_MB_BASE + 0x0160ul)
#define FLEXCAN1_MB23       (FLEXCAN1_MB_BASE + 0x0170ul)
#define FLEXCAN1_MB24       (FLEXCAN1_MB_BASE + 0x0180ul)
#define FLEXCAN1_MB25       (FLEXCAN1_MB_BASE + 0x0190ul)
#define FLEXCAN1_MB26       (FLEXCAN1_MB_BASE + 0x01A0ul)
#define FLEXCAN1_MB27       (FLEXCAN1_MB_BASE + 0x01B0ul)
#define FLEXCAN1_MB28       (FLEXCAN1_MB_BASE + 0x01C0ul)
#define FLEXCAN1_MB29       (FLEXCAN1_MB_BASE + 0x01D0ul)
#define FLEXCAN1_MB30       (FLEXCAN1_MB_BASE + 0x01E0ul)
#define FLEXCAN1_MB31       (FLEXCAN1_MB_BASE + 0x01F0ul)
#define FLEXCAN1_MB32       (FLEXCAN1_MB_BASE + 0x0200ul)
#define FLEXCAN1_MB33       (FLEXCAN1_MB_BASE + 0x0210ul)
#define FLEXCAN1_MB34       (FLEXCAN1_MB_BASE + 0x0220ul)
#define FLEXCAN1_MB35       (FLEXCAN1_MB_BASE + 0x0230ul)
#define FLEXCAN1_MB36       (FLEXCAN1_MB_BASE + 0x0240ul)
#define FLEXCAN1_MB37       (FLEXCAN1_MB_BASE + 0x0250ul)
#define FLEXCAN1_MB38       (FLEXCAN1_MB_BASE + 0x0260ul)
#define FLEXCAN1_MB39       (FLEXCAN1_MB_BASE + 0x0270ul)
#define FLEXCAN1_MB40       (FLEXCAN1_MB_BASE + 0x0280ul)
#define FLEXCAN1_MB41       (FLEXCAN1_MB_BASE + 0x0290ul)
#define FLEXCAN1_MB42       (FLEXCAN1_MB_BASE + 0x02A0ul)
#define FLEXCAN1_MB43       (FLEXCAN1_MB_BASE + 0x02B0ul)
#define FLEXCAN1_MB44       (FLEXCAN1_MB_BASE + 0x02C0ul)
#define FLEXCAN1_MB45       (FLEXCAN1_MB_BASE + 0x02D0ul)
#define FLEXCAN1_MB46       (FLEXCAN1_MB_BASE + 0x02E0ul)
#define FLEXCAN1_MB47       (FLEXCAN1_MB_BASE + 0x02F0ul)
#define FLEXCAN1_MB48       (FLEXCAN1_MB_BASE + 0x0300ul)
#define FLEXCAN1_MB49       (FLEXCAN1_MB_BASE + 0x0310ul)
#define FLEXCAN1_MB50       (FLEXCAN1_MB_BASE + 0x0320ul)
#define FLEXCAN1_MB51       (FLEXCAN1_MB_BASE + 0x0330ul)
#define FLEXCAN1_MB52       (FLEXCAN1_MB_BASE + 0x0340ul)
#define FLEXCAN1_MB53       (FLEXCAN1_MB_BASE + 0x0350ul)
#define FLEXCAN1_MB54       (FLEXCAN1_MB_BASE + 0x0360ul)
#define FLEXCAN1_MB55       (FLEXCAN1_MB_BASE + 0x0370ul)
#define FLEXCAN1_MB56       (FLEXCAN1_MB_BASE + 0x0380ul)
#define FLEXCAN1_MB57       (FLEXCAN1_MB_BASE + 0x0390ul)
#define FLEXCAN1_MB58       (FLEXCAN1_MB_BASE + 0x03A0ul)
#define FLEXCAN1_MB59       (FLEXCAN1_MB_BASE + 0x03B0ul)
#define FLEXCAN1_MB60       (FLEXCAN1_MB_BASE + 0x03C0ul)
#define FLEXCAN1_MB61       (FLEXCAN1_MB_BASE + 0x03D0ul)
#define FLEXCAN1_MB62       (FLEXCAN1_MB_BASE + 0x03E0ul)
#define FLEXCAN1_MB63       (FLEXCAN1_MB_BASE + 0x03F0ul)

// Receiving Individual Mask Registers (R/W)
#define FLEXCAN1_RXIMRx(x)  (FLEXCAN1_BASE + 0x0880ul + (x * 0x4ul))

#define FLEXCAN1_RXIMR0     (FLEXCAN1_BASE + 0x0880ul)
#define FLEXCAN1_RXIMR1     (FLEXCAN1_BASE + 0x0884ul)
#define FLEXCAN1_RXIMR2     (FLEXCAN1_BASE + 0x0888ul)
#define FLEXCAN1_RXIMR3     (FLEXCAN1_BASE + 0x088Cul)
#define FLEXCAN1_RXIMR4     (FLEXCAN1_BASE + 0x0890ul)
#define FLEXCAN1_RXIMR5     (FLEXCAN1_BASE + 0x0894ul)
#define FLEXCAN1_RXIMR6     (FLEXCAN1_BASE + 0x0898ul)
#define FLEXCAN1_RXIMR7     (FLEXCAN1_BASE + 0x089Cul)
#define FLEXCAN1_RXIMR8     (FLEXCAN1_BASE + 0x08A0ul)
#define FLEXCAN1_RXIMR9     (FLEXCAN1_BASE + 0x08A4ul)
#define FLEXCAN1_RXIMR10    (FLEXCAN1_BASE + 0x08A8ul)
#define FLEXCAN1_RXIMR11    (FLEXCAN1_BASE + 0x08ACul)
#define FLEXCAN1_RXIMR12    (FLEXCAN1_BASE + 0x08B0ul)
#define FLEXCAN1_RXIMR13    (FLEXCAN1_BASE + 0x08B4ul)
#define FLEXCAN1_RXIMR14    (FLEXCAN1_BASE + 0x08B8ul)
#define FLEXCAN1_RXIMR15    (FLEXCAN1_BASE + 0x08BCul)
#define FLEXCAN1_RXIMR16    (FLEXCAN1_BASE + 0x08C0ul)
#define FLEXCAN1_RXIMR17    (FLEXCAN1_BASE + 0x08C4ul)
#define FLEXCAN1_RXIMR18    (FLEXCAN1_BASE + 0x08C8ul)
#define FLEXCAN1_RXIMR19    (FLEXCAN1_BASE + 0x08CCul)
#define FLEXCAN1_RXIMR20    (FLEXCAN1_BASE + 0x08D0ul)
#define FLEXCAN1_RXIMR21    (FLEXCAN1_BASE + 0x08D4ul)
#define FLEXCAN1_RXIMR22    (FLEXCAN1_BASE + 0x08D8ul)
#define FLEXCAN1_RXIMR23    (FLEXCAN1_BASE + 0x08DCul)
#define FLEXCAN1_RXIMR24    (FLEXCAN1_BASE + 0x08E0ul)
#define FLEXCAN1_RXIMR25    (FLEXCAN1_BASE + 0x08E4ul)
#define FLEXCAN1_RXIMR26    (FLEXCAN1_BASE + 0x08E8ul)
#define FLEXCAN1_RXIMR27    (FLEXCAN1_BASE + 0x08ECul)
#define FLEXCAN1_RXIMR28    (FLEXCAN1_BASE + 0x08F0ul)
#define FLEXCAN1_RXIMR29    (FLEXCAN1_BASE + 0x08F4ul)
#define FLEXCAN1_RXIMR30    (FLEXCAN1_BASE + 0x08F8ul)
#define FLEXCAN1_RXIMR31    (FLEXCAN1_BASE + 0x08FCul)
#define FLEXCAN1_RXIMR32    (FLEXCAN1_BASE + 0x0900ul)
#define FLEXCAN1_RXIMR33    (FLEXCAN1_BASE + 0x0904ul)
#define FLEXCAN1_RXIMR34    (FLEXCAN1_BASE + 0x0908ul)
#define FLEXCAN1_RXIMR35    (FLEXCAN1_BASE + 0x090Cul)
#define FLEXCAN1_RXIMR36    (FLEXCAN1_BASE + 0x0910ul)
#define FLEXCAN1_RXIMR37    (FLEXCAN1_BASE + 0x0914ul)
#define FLEXCAN1_RXIMR38    (FLEXCAN1_BASE + 0x0918ul)
#define FLEXCAN1_RXIMR39    (FLEXCAN1_BASE + 0x091Cul)
#define FLEXCAN1_RXIMR40    (FLEXCAN1_BASE + 0x0920ul)
#define FLEXCAN1_RXIMR41    (FLEXCAN1_BASE + 0x0924ul)
#define FLEXCAN1_RXIMR42    (FLEXCAN1_BASE + 0x0928ul)
#define FLEXCAN1_RXIMR43    (FLEXCAN1_BASE + 0x092Cul)
#define FLEXCAN1_RXIMR44    (FLEXCAN1_BASE + 0x0930ul)
#define FLEXCAN1_RXIMR45    (FLEXCAN1_BASE + 0x0934ul)
#define FLEXCAN1_RXIMR46    (FLEXCAN1_BASE + 0x0938ul)
#define FLEXCAN1_RXIMR47    (FLEXCAN1_BASE + 0x093Cul)
#define FLEXCAN1_RXIMR48    (FLEXCAN1_BASE + 0x0940ul)
#define FLEXCAN1_RXIMR49    (FLEXCAN1_BASE + 0x0944ul)
#define FLEXCAN1_RXIMR50    (FLEXCAN1_BASE + 0x0948ul)
#define FLEXCAN1_RXIMR51    (FLEXCAN1_BASE + 0x094Cul)
#define FLEXCAN1_RXIMR52    (FLEXCAN1_BASE + 0x0950ul)
#define FLEXCAN1_RXIMR53    (FLEXCAN1_BASE + 0x0954ul)
#define FLEXCAN1_RXIMR54    (FLEXCAN1_BASE + 0x0958ul)
#define FLEXCAN1_RXIMR55    (FLEXCAN1_BASE + 0x095Cul)
#define FLEXCAN1_RXIMR56    (FLEXCAN1_BASE + 0x0960ul)
#define FLEXCAN1_RXIMR57    (FLEXCAN1_BASE + 0x0964ul)
#define FLEXCAN1_RXIMR58    (FLEXCAN1_BASE + 0x0968ul)
#define FLEXCAN1_RXIMR59    (FLEXCAN1_BASE + 0x096Cul)
#define FLEXCAN1_RXIMR60    (FLEXCAN1_BASE + 0x0970ul)
#define FLEXCAN1_RXIMR61    (FLEXCAN1_BASE + 0x0974ul)
#define FLEXCAN1_RXIMR62    (FLEXCAN1_BASE + 0x0978ul)
#define FLEXCAN1_RXIMR63    (FLEXCAN1_BASE + 0x097Cul)

// Glitch Filter Width Register (R/W)
#define FLEXCAN1_GFWR       (FLEXCAN1_BASE + 0x09E0ul)

//// FlexCAN BUS 2


//// FlexCAN BUS 3
// todo: BUS 3

#pragma endregion

#endif  // BUFFCAN_IMXRT1062_REGISTERS_HPP