Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (lin64) Build 1756540 Mon Jan 23 19:11:19 MST 2017
| Date         : Sat Oct 21 23:32:08 2017
| Host         : ad-ubuntu running 64-bit Ubuntu 16.04.3 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file lab8_elevator_control_timing_summary_routed.rpt -rpx lab8_elevator_control_timing_summary_routed.rpx
| Design       : lab8_elevator_control
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 4 register/latch pins with no clock driven by root clock pin: reset (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: display/clock_reg/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l1_control/currentfloor_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l1_control/currentfloor_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l1_control/lift_register_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l1_control/lift_register_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l1_control/lift_register_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l1_control/lift_register_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l1_control/status_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l1_control/status_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l1_control/status_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l2_control/currentfloor_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l2_control/currentfloor_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l2_control/lift_register_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l2_control/lift_register_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l2_control/lift_register_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l2_control/lift_register_reg[3]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l2_control/status_reg[0]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l2_control/status_reg[1]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: l2_control/status_reg[2]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 29 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 19 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.831        0.000                      0                  628        0.100        0.000                      0                  628        4.500        0.000                       0                   273  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.831        0.000                      0                  628        0.100        0.000                      0                  628        4.500        0.000                       0                   273  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.831ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.100ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.831ns  (required time - arrival time)
  Source:                 l1_control/currentfloor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1_control/next_status_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.137ns  (logic 1.805ns (29.412%)  route 4.332ns (70.588%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.636     5.157    l1_control/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  l1_control/currentfloor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  l1_control/currentfloor_reg[0]/Q
                         net (fo=43, routed)          1.193     6.868    l1_control/l1_floor[0]
    SLICE_X6Y44          LUT4 (Prop_lut4_I1_O)        0.153     7.021 r  l1_control/next_target_floor[0]_i_2/O
                         net (fo=3, routed)           1.270     8.291    l1_control/next_target_floor[0]_i_2_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I1_O)        0.331     8.622 f  l1_control/clear_counter_i_3/O
                         net (fo=3, routed)           0.837     9.459    l1_control/clear_counter_i_3_n_0
    SLICE_X5Y48          LUT4 (Prop_lut4_I3_O)        0.150     9.609 r  l1_control/status[2]_i_7/O
                         net (fo=3, routed)           0.448    10.057    l1_control/status[2]_i_7_n_0
    SLICE_X4Y48          LUT5 (Prop_lut5_I0_O)        0.321    10.378 r  l1_control/next_status[2]_i_2/O
                         net (fo=3, routed)           0.584    10.962    l1_control/next_status[2]_i_2_n_0
    SLICE_X5Y46          LUT6 (Prop_lut6_I1_O)        0.332    11.294 r  l1_control/next_status[0]_i_1/O
                         net (fo=1, routed)           0.000    11.294    l1_control/next_status[0]_i_1_n_0
    SLICE_X5Y46          FDRE                                         r  l1_control/next_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.517    14.858    l1_control/clk_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  l1_control/next_status_reg[0]/C
                         clock pessimism              0.273    15.131    
                         clock uncertainty           -0.035    15.096    
    SLICE_X5Y46          FDRE (Setup_fdre_C_D)        0.029    15.125    l1_control/next_status_reg[0]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -11.294    
  -------------------------------------------------------------------
                         slack                                  3.831    

Slack (MET) :             3.940ns  (required time - arrival time)
  Source:                 l1_control/currentfloor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1_control/next_status_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.029ns  (logic 1.805ns (29.938%)  route 4.224ns (70.062%))
  Logic Levels:           5  (LUT3=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.636     5.157    l1_control/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  l1_control/currentfloor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.518     5.675 f  l1_control/currentfloor_reg[0]/Q
                         net (fo=43, routed)          1.193     6.868    l1_control/l1_floor[0]
    SLICE_X6Y44          LUT4 (Prop_lut4_I1_O)        0.153     7.021 f  l1_control/next_target_floor[0]_i_2/O
                         net (fo=3, routed)           1.270     8.291    l1_control/next_target_floor[0]_i_2_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I1_O)        0.331     8.622 r  l1_control/clear_counter_i_3/O
                         net (fo=3, routed)           0.837     9.459    l1_control/clear_counter_i_3_n_0
    SLICE_X5Y48          LUT4 (Prop_lut4_I3_O)        0.150     9.609 f  l1_control/status[2]_i_7/O
                         net (fo=3, routed)           0.448    10.057    l1_control/status[2]_i_7_n_0
    SLICE_X4Y48          LUT5 (Prop_lut5_I0_O)        0.321    10.378 f  l1_control/next_status[2]_i_2/O
                         net (fo=3, routed)           0.476    10.854    l1_control/next_status[2]_i_2_n_0
    SLICE_X5Y47          LUT3 (Prop_lut3_I1_O)        0.332    11.186 r  l1_control/next_status[2]_i_1/O
                         net (fo=1, routed)           0.000    11.186    l1_control/next_status[2]_i_1_n_0
    SLICE_X5Y47          FDRE                                         r  l1_control/next_status_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.518    14.859    l1_control/clk_IBUF_BUFG
    SLICE_X5Y47          FDRE                                         r  l1_control/next_status_reg[2]/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)        0.029    15.126    l1_control/next_status_reg[2]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -11.186    
  -------------------------------------------------------------------
                         slack                                  3.940    

Slack (MET) :             4.010ns  (required time - arrival time)
  Source:                 l1_control/currentfloor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1_control/status_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.958ns  (logic 1.602ns (26.886%)  route 4.356ns (73.114%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.636     5.157    l1_control/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  l1_control/currentfloor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.518     5.675 f  l1_control/currentfloor_reg[0]/Q
                         net (fo=43, routed)          1.193     6.868    l1_control/l1_floor[0]
    SLICE_X6Y44          LUT4 (Prop_lut4_I1_O)        0.153     7.021 f  l1_control/next_target_floor[0]_i_2/O
                         net (fo=3, routed)           1.270     8.291    l1_control/next_target_floor[0]_i_2_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I1_O)        0.331     8.622 r  l1_control/clear_counter_i_3/O
                         net (fo=3, routed)           0.837     9.459    l1_control/clear_counter_i_3_n_0
    SLICE_X5Y48          LUT4 (Prop_lut4_I3_O)        0.150     9.609 f  l1_control/status[2]_i_7/O
                         net (fo=3, routed)           0.448    10.057    l1_control/status[2]_i_7_n_0
    SLICE_X4Y48          LUT2 (Prop_lut2_I0_O)        0.326    10.383 f  l1_control/status[1]_i_3__0/O
                         net (fo=5, routed)           0.609    10.992    l1_control/status[1]_i_3__0_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I2_O)        0.124    11.116 r  l1_control/status[1]_i_1/O
                         net (fo=1, routed)           0.000    11.116    l1_control/status[1]_i_1_n_0
    SLICE_X4Y47          FDRE                                         r  l1_control/status_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.518    14.859    l1_control/clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  l1_control/status_reg[1]/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X4Y47          FDRE (Setup_fdre_C_D)        0.029    15.126    l1_control/status_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -11.116    
  -------------------------------------------------------------------
                         slack                                  4.010    

Slack (MET) :             4.070ns  (required time - arrival time)
  Source:                 l1_control/currentfloor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1_control/next_floor_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.974ns  (logic 1.602ns (26.816%)  route 4.372ns (73.184%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.636     5.157    l1_control/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  l1_control/currentfloor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  l1_control/currentfloor_reg[0]/Q
                         net (fo=43, routed)          1.193     6.868    l1_control/l1_floor[0]
    SLICE_X6Y44          LUT4 (Prop_lut4_I1_O)        0.153     7.021 r  l1_control/next_target_floor[0]_i_2/O
                         net (fo=3, routed)           1.270     8.291    l1_control/next_target_floor[0]_i_2_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I1_O)        0.331     8.622 f  l1_control/clear_counter_i_3/O
                         net (fo=3, routed)           0.837     9.459    l1_control/clear_counter_i_3_n_0
    SLICE_X5Y48          LUT4 (Prop_lut4_I3_O)        0.150     9.609 r  l1_control/status[2]_i_7/O
                         net (fo=3, routed)           0.448    10.057    l1_control/status[2]_i_7_n_0
    SLICE_X4Y48          LUT2 (Prop_lut2_I0_O)        0.326    10.383 r  l1_control/status[1]_i_3__0/O
                         net (fo=5, routed)           0.625    11.007    l1_control/status[1]_i_3__0_n_0
    SLICE_X6Y48          LUT5 (Prop_lut5_I3_O)        0.124    11.131 r  l1_control/next_floor[0]_i_1/O
                         net (fo=1, routed)           0.000    11.131    l1_control/next_floor[0]_i_1_n_0
    SLICE_X6Y48          FDRE                                         r  l1_control/next_floor_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.518    14.859    l1_control/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  l1_control/next_floor_reg[0]/C
                         clock pessimism              0.298    15.157    
                         clock uncertainty           -0.035    15.122    
    SLICE_X6Y48          FDRE (Setup_fdre_C_D)        0.079    15.201    l1_control/next_floor_reg[0]
  -------------------------------------------------------------------
                         required time                         15.201    
                         arrival time                         -11.131    
  -------------------------------------------------------------------
                         slack                                  4.070    

Slack (MET) :             4.073ns  (required time - arrival time)
  Source:                 l1_control/currentfloor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1_control/next_status_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.895ns  (logic 1.805ns (30.617%)  route 4.090ns (69.383%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.636     5.157    l1_control/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  l1_control/currentfloor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  l1_control/currentfloor_reg[0]/Q
                         net (fo=43, routed)          1.193     6.868    l1_control/l1_floor[0]
    SLICE_X6Y44          LUT4 (Prop_lut4_I1_O)        0.153     7.021 r  l1_control/next_target_floor[0]_i_2/O
                         net (fo=3, routed)           1.270     8.291    l1_control/next_target_floor[0]_i_2_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I1_O)        0.331     8.622 f  l1_control/clear_counter_i_3/O
                         net (fo=3, routed)           0.837     9.459    l1_control/clear_counter_i_3_n_0
    SLICE_X5Y48          LUT4 (Prop_lut4_I3_O)        0.150     9.609 r  l1_control/status[2]_i_7/O
                         net (fo=3, routed)           0.448    10.057    l1_control/status[2]_i_7_n_0
    SLICE_X4Y48          LUT5 (Prop_lut5_I0_O)        0.321    10.378 r  l1_control/next_status[2]_i_2/O
                         net (fo=3, routed)           0.343    10.721    l1_control/next_status[2]_i_2_n_0
    SLICE_X4Y49          LUT6 (Prop_lut6_I1_O)        0.332    11.053 r  l1_control/next_status[1]_i_1/O
                         net (fo=1, routed)           0.000    11.053    l1_control/next_status[1]_i_1_n_0
    SLICE_X4Y49          FDRE                                         r  l1_control/next_status_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.518    14.859    l1_control/clk_IBUF_BUFG
    SLICE_X4Y49          FDRE                                         r  l1_control/next_status_reg[1]/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X4Y49          FDRE (Setup_fdre_C_D)        0.029    15.126    l1_control/next_status_reg[1]
  -------------------------------------------------------------------
                         required time                         15.126    
                         arrival time                         -11.053    
  -------------------------------------------------------------------
                         slack                                  4.073    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 l1_control/currentfloor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1_control/next_floor_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 1.602ns (27.478%)  route 4.228ns (72.522%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.636     5.157    l1_control/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  l1_control/currentfloor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  l1_control/currentfloor_reg[0]/Q
                         net (fo=43, routed)          1.193     6.868    l1_control/l1_floor[0]
    SLICE_X6Y44          LUT4 (Prop_lut4_I1_O)        0.153     7.021 r  l1_control/next_target_floor[0]_i_2/O
                         net (fo=3, routed)           1.270     8.291    l1_control/next_target_floor[0]_i_2_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I1_O)        0.331     8.622 f  l1_control/clear_counter_i_3/O
                         net (fo=3, routed)           0.837     9.459    l1_control/clear_counter_i_3_n_0
    SLICE_X5Y48          LUT4 (Prop_lut4_I3_O)        0.150     9.609 r  l1_control/status[2]_i_7/O
                         net (fo=3, routed)           0.448    10.057    l1_control/status[2]_i_7_n_0
    SLICE_X4Y48          LUT2 (Prop_lut2_I0_O)        0.326    10.383 r  l1_control/status[1]_i_3__0/O
                         net (fo=5, routed)           0.481    10.863    l1_control/status[1]_i_3__0_n_0
    SLICE_X6Y47          LUT5 (Prop_lut5_I3_O)        0.124    10.987 r  l1_control/next_floor[1]_i_1/O
                         net (fo=1, routed)           0.000    10.987    l1_control/next_floor[1]_i_1_n_0
    SLICE_X6Y47          FDRE                                         r  l1_control/next_floor_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.518    14.859    l1_control/clk_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  l1_control/next_floor_reg[1]/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X6Y47          FDRE (Setup_fdre_C_D)        0.077    15.174    l1_control/next_floor_reg[1]
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -10.987    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.186ns  (required time - arrival time)
  Source:                 l1_control/currentfloor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1_control/start2sec_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.830ns  (logic 1.602ns (27.478%)  route 4.228ns (72.522%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.636     5.157    l1_control/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  l1_control/currentfloor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  l1_control/currentfloor_reg[0]/Q
                         net (fo=43, routed)          1.193     6.868    l1_control/l1_floor[0]
    SLICE_X6Y44          LUT4 (Prop_lut4_I1_O)        0.153     7.021 r  l1_control/next_target_floor[0]_i_2/O
                         net (fo=3, routed)           1.270     8.291    l1_control/next_target_floor[0]_i_2_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I1_O)        0.331     8.622 f  l1_control/clear_counter_i_3/O
                         net (fo=3, routed)           0.837     9.459    l1_control/clear_counter_i_3_n_0
    SLICE_X5Y48          LUT4 (Prop_lut4_I3_O)        0.150     9.609 r  l1_control/status[2]_i_7/O
                         net (fo=3, routed)           0.448    10.057    l1_control/status[2]_i_7_n_0
    SLICE_X4Y48          LUT2 (Prop_lut2_I0_O)        0.326    10.383 r  l1_control/status[1]_i_3__0/O
                         net (fo=5, routed)           0.481    10.863    l1_control/status[1]_i_3__0_n_0
    SLICE_X6Y49          LUT6 (Prop_lut6_I5_O)        0.124    10.987 r  l1_control/start2sec_i_1/O
                         net (fo=1, routed)           0.000    10.987    l1_control/start2sec_i_1_n_0
    SLICE_X6Y49          FDRE                                         r  l1_control/start2sec_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.518    14.859    l1_control/clk_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  l1_control/start2sec_reg/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X6Y49          FDRE (Setup_fdre_C_D)        0.077    15.174    l1_control/start2sec_reg
  -------------------------------------------------------------------
                         required time                         15.174    
                         arrival time                         -10.987    
  -------------------------------------------------------------------
                         slack                                  4.186    

Slack (MET) :             4.393ns  (required time - arrival time)
  Source:                 l1_control/currentfloor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1_control/status_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.577ns  (logic 1.602ns (28.724%)  route 3.975ns (71.276%))
  Logic Levels:           5  (LUT4=2 LUT6=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.636     5.157    l1_control/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  l1_control/currentfloor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.518     5.675 f  l1_control/currentfloor_reg[0]/Q
                         net (fo=43, routed)          1.193     6.868    l1_control/l1_floor[0]
    SLICE_X6Y44          LUT4 (Prop_lut4_I1_O)        0.153     7.021 f  l1_control/next_target_floor[0]_i_2/O
                         net (fo=3, routed)           1.270     8.291    l1_control/next_target_floor[0]_i_2_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I1_O)        0.331     8.622 r  l1_control/clear_counter_i_3/O
                         net (fo=3, routed)           0.837     9.459    l1_control/clear_counter_i_3_n_0
    SLICE_X5Y48          LUT4 (Prop_lut4_I3_O)        0.150     9.609 f  l1_control/status[2]_i_7/O
                         net (fo=3, routed)           0.367     9.976    l1_control/status[2]_i_7_n_0
    SLICE_X4Y48          LUT6 (Prop_lut6_I2_O)        0.326    10.302 f  l1_control/status[2]_i_5/O
                         net (fo=2, routed)           0.309    10.611    l1_control/status[2]_i_5_n_0
    SLICE_X4Y47          LUT6 (Prop_lut6_I4_O)        0.124    10.735 r  l1_control/status[2]_i_1/O
                         net (fo=1, routed)           0.000    10.735    l1_control/status[2]_i_1_n_0
    SLICE_X4Y47          FDRE                                         r  l1_control/status_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.518    14.859    l1_control/clk_IBUF_BUFG
    SLICE_X4Y47          FDRE                                         r  l1_control/status_reg[2]/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X4Y47          FDRE (Setup_fdre_C_D)        0.031    15.128    l1_control/status_reg[2]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -10.735    
  -------------------------------------------------------------------
                         slack                                  4.393    

Slack (MET) :             4.410ns  (required time - arrival time)
  Source:                 l2_control/currentfloor_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l2_control/next_status_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.560ns  (logic 1.266ns (22.769%)  route 4.294ns (77.231%))
  Logic Levels:           4  (LUT5=2 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.633     5.154    l2_control/clk_IBUF_BUFG
    SLICE_X6Y40          FDRE                                         r  l2_control/currentfloor_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y40          FDRE (Prop_fdre_C_Q)         0.518     5.672 r  l2_control/currentfloor_reg[1]/Q
                         net (fo=46, routed)          2.487     8.159    l2_control/l2_floor[1]
    SLICE_X6Y38          LUT5 (Prop_lut5_I1_O)        0.152     8.311 r  l2_control/next_target_floor[1]_i_8__0/O
                         net (fo=3, routed)           0.322     8.633    l2_control/next_target_floor[1]_i_8__0_n_0
    SLICE_X6Y38          LUT6 (Prop_lut6_I5_O)        0.348     8.981 f  l2_control/status[0]_i_5/O
                         net (fo=2, routed)           0.827     9.808    l2_control/status[0]_i_5_n_0
    SLICE_X5Y39          LUT5 (Prop_lut5_I4_O)        0.124     9.932 r  l2_control/next_status[0]_i_2/O
                         net (fo=1, routed)           0.659    10.591    l2_control/next_status[0]
    SLICE_X4Y39          LUT6 (Prop_lut6_I2_O)        0.124    10.715 r  l2_control/next_status[0]_i_1__0/O
                         net (fo=1, routed)           0.000    10.715    l2_control/next_status[0]_i_1__0_n_0
    SLICE_X4Y39          FDRE                                         r  l2_control/next_status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.515    14.856    l2_control/clk_IBUF_BUFG
    SLICE_X4Y39          FDRE                                         r  l2_control/next_status_reg[0]/C
                         clock pessimism              0.273    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X4Y39          FDRE (Setup_fdre_C_D)        0.031    15.125    l2_control/next_status_reg[0]
  -------------------------------------------------------------------
                         required time                         15.125    
                         arrival time                         -10.715    
  -------------------------------------------------------------------
                         slack                                  4.410    

Slack (MET) :             4.600ns  (required time - arrival time)
  Source:                 l1_control/currentfloor_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1_control/status_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.371ns  (logic 1.374ns (25.582%)  route 3.997ns (74.418%))
  Logic Levels:           5  (LUT4=1 LUT6=4)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.636     5.157    l1_control/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  l1_control/currentfloor_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y48          FDRE (Prop_fdre_C_Q)         0.518     5.675 r  l1_control/currentfloor_reg[0]/Q
                         net (fo=43, routed)          1.193     6.868    l1_control/l1_floor[0]
    SLICE_X6Y44          LUT4 (Prop_lut4_I1_O)        0.153     7.021 r  l1_control/next_target_floor[0]_i_2/O
                         net (fo=3, routed)           1.270     8.291    l1_control/next_target_floor[0]_i_2_n_0
    SLICE_X8Y47          LUT6 (Prop_lut6_I1_O)        0.331     8.622 f  l1_control/clear_counter_i_3/O
                         net (fo=3, routed)           0.553     9.175    l1_control/clear_counter_i_3_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I5_O)        0.124     9.299 r  l1_control/status[0]_i_12/O
                         net (fo=1, routed)           0.433     9.732    l1_control/status[0]_i_12_n_0
    SLICE_X5Y48          LUT6 (Prop_lut6_I3_O)        0.124     9.856 r  l1_control/status[0]_i_6/O
                         net (fo=1, routed)           0.548    10.404    l1_control/status[0]_i_6_n_0
    SLICE_X5Y47          LUT6 (Prop_lut6_I4_O)        0.124    10.528 r  l1_control/status[0]_i_1/O
                         net (fo=1, routed)           0.000    10.528    l1_control/status[0]_i_1_n_0
    SLICE_X5Y47          FDRE                                         r  l1_control/status_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         1.518    14.859    l1_control/clk_IBUF_BUFG
    SLICE_X5Y47          FDRE                                         r  l1_control/status_reg[0]/C
                         clock pessimism              0.273    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X5Y47          FDRE (Setup_fdre_C_D)        0.031    15.128    l1_control/status_reg[0]
  -------------------------------------------------------------------
                         required time                         15.128    
                         arrival time                         -10.528    
  -------------------------------------------------------------------
                         slack                                  4.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 l1_control/counter2sec_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1_control/counter2sec_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.473ns  (logic 0.355ns (75.068%)  route 0.118ns (24.932%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.567     1.450    l1_control/clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  l1_control/counter2sec_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  l1_control/counter2sec_reg[19]/Q
                         net (fo=2, routed)           0.117     1.708    l1_control/counter2sec_reg[19]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  l1_control/counter2sec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    l1_control/counter2sec_reg[16]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.923 r  l1_control/counter2sec_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.923    l1_control/counter2sec_reg[20]_i_1_n_7
    SLICE_X9Y50          FDRE                                         r  l1_control/counter2sec_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.834     1.962    l1_control/clk_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  l1_control/counter2sec_reg[20]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105     1.823    l1_control/counter2sec_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.923    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 l1_control/counter2sec_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1_control/counter2sec_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.484ns  (logic 0.366ns (75.635%)  route 0.118ns (24.365%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.567     1.450    l1_control/clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  l1_control/counter2sec_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  l1_control/counter2sec_reg[19]/Q
                         net (fo=2, routed)           0.117     1.708    l1_control/counter2sec_reg[19]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  l1_control/counter2sec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    l1_control/counter2sec_reg[16]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.934 r  l1_control/counter2sec_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.934    l1_control/counter2sec_reg[20]_i_1_n_5
    SLICE_X9Y50          FDRE                                         r  l1_control/counter2sec_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.834     1.962    l1_control/clk_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  l1_control/counter2sec_reg[22]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105     1.823    l1_control/counter2sec_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.934    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 l1_control/counter1sec_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1_control/counter1sec_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.596     1.479    l1_control/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  l1_control/counter1sec_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  l1_control/counter1sec_reg[10]/Q
                         net (fo=2, routed)           0.133     1.753    l1_control/counter1sec_reg[10]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.913 r  l1_control/counter1sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.913    l1_control/counter1sec_reg[8]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.967 r  l1_control/counter1sec_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.967    l1_control/counter1sec_reg[12]_i_1_n_7
    SLICE_X0Y50          FDRE                                         r  l1_control/counter1sec_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.864     1.992    l1_control/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  l1_control/counter1sec_reg[12]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    l1_control/counter1sec_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 l1_control/counter1sec_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1_control/counter1sec_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.596     1.479    l1_control/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  l1_control/counter1sec_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  l1_control/counter1sec_reg[10]/Q
                         net (fo=2, routed)           0.133     1.753    l1_control/counter1sec_reg[10]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.913 r  l1_control/counter1sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.913    l1_control/counter1sec_reg[8]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.978 r  l1_control/counter1sec_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.978    l1_control/counter1sec_reg[12]_i_1_n_5
    SLICE_X0Y50          FDRE                                         r  l1_control/counter1sec_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.864     1.992    l1_control/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  l1_control/counter1sec_reg[14]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    l1_control/counter1sec_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           1.978    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 l1_control/counter2sec_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1_control/counter2sec_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.567     1.450    l1_control/clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  l1_control/counter2sec_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  l1_control/counter2sec_reg[19]/Q
                         net (fo=2, routed)           0.117     1.708    l1_control/counter2sec_reg[19]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  l1_control/counter2sec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    l1_control/counter2sec_reg[16]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.959 r  l1_control/counter2sec_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.959    l1_control/counter2sec_reg[20]_i_1_n_6
    SLICE_X9Y50          FDRE                                         r  l1_control/counter2sec_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.834     1.962    l1_control/clk_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  l1_control/counter2sec_reg[21]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105     1.823    l1_control/counter2sec_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 l1_control/counter2sec_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1_control/counter2sec_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.509ns  (logic 0.391ns (76.832%)  route 0.118ns (23.168%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.567     1.450    l1_control/clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  l1_control/counter2sec_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  l1_control/counter2sec_reg[19]/Q
                         net (fo=2, routed)           0.117     1.708    l1_control/counter2sec_reg[19]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  l1_control/counter2sec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    l1_control/counter2sec_reg[16]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.959 r  l1_control/counter2sec_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.959    l1_control/counter2sec_reg[20]_i_1_n_4
    SLICE_X9Y50          FDRE                                         r  l1_control/counter2sec_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.834     1.962    l1_control/clk_IBUF_BUFG
    SLICE_X9Y50          FDRE                                         r  l1_control/counter2sec_reg[23]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y50          FDRE (Hold_fdre_C_D)         0.105     1.823    l1_control/counter2sec_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 l1_control/counter2sec_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1_control/counter2sec_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.394ns (76.968%)  route 0.118ns (23.032%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.567     1.450    l1_control/clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  l1_control/counter2sec_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  l1_control/counter2sec_reg[19]/Q
                         net (fo=2, routed)           0.117     1.708    l1_control/counter2sec_reg[19]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  l1_control/counter2sec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    l1_control/counter2sec_reg[16]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  l1_control/counter2sec_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.908    l1_control/counter2sec_reg[20]_i_1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.962 r  l1_control/counter2sec_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.962    l1_control/counter2sec_reg[24]_i_1_n_7
    SLICE_X9Y51          FDRE                                         r  l1_control/counter2sec_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.834     1.962    l1_control/clk_IBUF_BUFG
    SLICE_X9Y51          FDRE                                         r  l1_control/counter2sec_reg[24]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y51          FDRE (Hold_fdre_C_D)         0.105     1.823    l1_control/counter2sec_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.962    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 l1_control/counter2sec_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1_control/counter2sec_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.523ns  (logic 0.405ns (77.452%)  route 0.118ns (22.548%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.450ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.567     1.450    l1_control/clk_IBUF_BUFG
    SLICE_X9Y49          FDRE                                         r  l1_control/counter2sec_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y49          FDRE (Prop_fdre_C_Q)         0.141     1.591 r  l1_control/counter2sec_reg[19]/Q
                         net (fo=2, routed)           0.117     1.708    l1_control/counter2sec_reg[19]
    SLICE_X9Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.868 r  l1_control/counter2sec_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.869    l1_control/counter2sec_reg[16]_i_1_n_0
    SLICE_X9Y50          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.908 r  l1_control/counter2sec_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.908    l1_control/counter2sec_reg[20]_i_1_n_0
    SLICE_X9Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.973 r  l1_control/counter2sec_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.973    l1_control/counter2sec_reg[24]_i_1_n_5
    SLICE_X9Y51          FDRE                                         r  l1_control/counter2sec_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.834     1.962    l1_control/clk_IBUF_BUFG
    SLICE_X9Y51          FDRE                                         r  l1_control/counter2sec_reg[26]/C
                         clock pessimism             -0.244     1.718    
    SLICE_X9Y51          FDRE (Hold_fdre_C_D)         0.105     1.823    l1_control/counter2sec_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.823    
                         arrival time                           1.973    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 l1_control/counter1sec_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1_control/counter1sec_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.596     1.479    l1_control/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  l1_control/counter1sec_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  l1_control/counter1sec_reg[10]/Q
                         net (fo=2, routed)           0.133     1.753    l1_control/counter1sec_reg[10]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.913 r  l1_control/counter1sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.913    l1_control/counter1sec_reg[8]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.003 r  l1_control/counter1sec_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.003    l1_control/counter1sec_reg[12]_i_1_n_6
    SLICE_X0Y50          FDRE                                         r  l1_control/counter1sec_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.864     1.992    l1_control/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  l1_control/counter1sec_reg[13]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    l1_control/counter1sec_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 l1_control/counter1sec_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            l1_control/counter1sec_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.479ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.596     1.479    l1_control/clk_IBUF_BUFG
    SLICE_X0Y49          FDRE                                         r  l1_control/counter1sec_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y49          FDRE (Prop_fdre_C_Q)         0.141     1.620 r  l1_control/counter1sec_reg[10]/Q
                         net (fo=2, routed)           0.133     1.753    l1_control/counter1sec_reg[10]
    SLICE_X0Y49          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.913 r  l1_control/counter1sec_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.913    l1_control/counter1sec_reg[8]_i_1_n_0
    SLICE_X0Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.003 r  l1_control/counter1sec_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.003    l1_control/counter1sec_reg[12]_i_1_n_4
    SLICE_X0Y50          FDRE                                         r  l1_control/counter1sec_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=272, routed)         0.864     1.992    l1_control/clk_IBUF_BUFG
    SLICE_X0Y50          FDRE                                         r  l1_control/counter1sec_reg[15]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X0Y50          FDRE (Hold_fdre_C_D)         0.105     1.853    l1_control/counter1sec_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.853    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.150    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y45   display/counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y45   display/counter_reg[18]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y45   display/counter_reg[19]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y41   display/counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y41   display/counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y41   display/counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y42   display/counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y42   display/counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X11Y42   display/counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38    req_handle/upReqDown2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38    req_handle/upReqUp2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y38   display/clock_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y38    req_handle/downReqDown2_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38    req_handle/downReqDown2_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y38   l2_control/indicator_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y38    req_handle/downReqUp2_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X7Y46    l1_control/next_target_floor_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y46    l1_control/next_target_floor_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X4Y41    l2_control/clear_counter_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y45   display/counter_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y45   display/counter_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y45   display/counter_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y41   display/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y41   display/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y41   display/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y42   display/counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y42   display/counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y42   display/counter_reg[6]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y42   display/counter_reg[7]/C



