Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 01:41:42 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_66_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.862ns  (required time - arrival time)
  Source:                 Delay1No13_instance/Y_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.048ns  (logic 0.937ns (30.741%)  route 2.111ns (69.259%))
  Logic Levels:           9  (CARRY8=3 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.869ns = ( 5.869 - 4.000 ) 
    Source Clock Delay      (SCD):    2.325ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.388ns (routing 0.579ns, distribution 0.809ns)
  Clock Net Delay (Destination): 1.222ns (routing 0.528ns, distribution 0.694ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=4617, routed)        1.388     2.325    Delay1No13_instance/clk_IBUF_BUFG
    SLICE_X101Y446       FDCE                                         r  Delay1No13_instance/Y_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y446       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     2.404 r  Delay1No13_instance/Y_reg[0]/Q
                         net (fo=5, routed)           0.525     2.929    Delay1No12_instance/Y_reg[33]_0[0]
    SLICE_X104Y455       LUT4 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.053     2.982 r  Delay1No12_instance/geqOp_carry_i_16__0/O
                         net (fo=1, routed)           0.013     2.995    Sum10_1_impl_instance/FPAddSubOp_instance/S[0]
    SLICE_X104Y455       CARRY8 (Prop_CARRY8_SLICEM_S[0]_CO[7])
                                                      0.192     3.187 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry/CO[7]
                         net (fo=1, routed)           0.026     3.213    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry_n_0
    SLICE_X104Y456       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[7])
                                                      0.015     3.228 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.254    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X104Y457       CARRY8 (Prop_CARRY8_SLICEM_CI_CO[0])
                                                      0.052     3.306 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.213     3.519    Delay1No13_instance/CO[0]
    SLICE_X103Y458       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.110     3.629 r  Delay1No13_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.216     3.845    Delay1No12_instance/Y_reg[23]_0[0]
    SLICE_X104Y457       LUT6 (Prop_D6LUT_SLICEM_I2_O)
                                                      0.099     3.944 r  Delay1No12_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.099     4.043    Delay1No12_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X105Y457       LUT5 (Prop_H6LUT_SLICEL_I3_O)
                                                      0.099     4.142 r  Delay1No12_instance/shiftedFracY_d1[12]_i_3__0/O
                         net (fo=34, routed)          0.476     4.618    Delay1No13_instance/shiftVal__5[0]
    SLICE_X102Y456       LUT6 (Prop_B6LUT_SLICEM_I2_O)
                                                      0.149     4.767 r  Delay1No13_instance/shiftedFracY_d1[34]_i_2__0/O
                         net (fo=4, routed)           0.200     4.967    Delay1No13_instance/Sum10_1_impl_instance/level2[11]
    SLICE_X101Y458       LUT6 (Prop_D6LUT_SLICEL_I1_O)
                                                      0.089     5.056 r  Delay1No13_instance/shiftedFracY_d1[10]_i_2__0/O
                         net (fo=2, routed)           0.317     5.373    Sum10_1_impl_instance/FPAddSubOp_instance/level4__0[10]
    SLICE_X101Y458       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X3Y7 (CLOCK_ROOT)    net (fo=4617, routed)        1.222     5.869    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLICE_X101Y458       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]/C
                         clock pessimism              0.377     6.246    
                         clock uncertainty           -0.035     6.211    
    SLICE_X101Y458       FDRE (Setup_AFF_SLICEL_C_D)
                                                      0.025     6.236    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[10]
  -------------------------------------------------------------------
                         required time                          6.236    
                         arrival time                          -5.373    
  -------------------------------------------------------------------
                         slack                                  0.862    




