13:56:16 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
13:56:24 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
14:03:25 INFO  : BSP Project P/standalone_bsp_0 has been successfully migrated.
14:32:38 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not connected to the host

14:32:38 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not connected to the host

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:378)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:287)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:34:16 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Unknown Error Occured
    Cable is not connected to the host

14:34:16 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Unknown Error Occured
    Cable is not connected to the host

	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:378)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:287)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:34:30 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:01:55 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
15:01:57 WARN  : Unable to obtain port 2450 for use by XSDB Server, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
15:01:57 WARN  : Unable to obtain port 2457 for use by XSDB Server, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
15:01:57 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
15:01:58 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2464
15:02:42 INFO  : System reset is completed.
15:03:22 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


15:03:22 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


15:03:22 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:51:57 INFO  : System reset is completed.
16:52:42 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:52:42 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot write to target


    Cannot access JTAG-DP: invalid ACK value (0x00, expected=0x02)
    Error Address = 0xf80007c4


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1069)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:482)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:54:30 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:07:18 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
17:07:19 WARN  : Unable to obtain port 2450 for use by XSDB Server, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
17:07:19 WARN  : Unable to obtain port 2457 for use by XSDB Server, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
17:07:20 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
17:07:20 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2464
17:08:47 INFO  : System reset is completed.
17:09:25 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:09:25 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot write to target


    Cannot access JTAG-DP: invalid ACK value (0x00, expected=0x02)
    Error Address = 0xf8000140


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1069)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:482)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:18:11 INFO  : System reset is completed.
17:18:52 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:18:53 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot write to target


    Cannot access JTAG-DP: invalid ACK value (0x00, expected=0x02)
    Error Address = 0xf8006008


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1069)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:482)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:22:13 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:52:58 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
10:53:02 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
10:53:03 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
10:54:07 INFO  : System reset is completed.
10:54:42 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
10:54:42 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot write to target


    Cannot access JTAG-DP: invalid ACK value (0x00, expected=0x02)
    Error Address = 0xf8000180


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1069)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:482)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:05:31 INFO  : System reset is completed.
11:06:13 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:06:14 INFO  : ps7_init is completed.
11:06:14 INFO  : ps7_post_config is completed.
11:07:40 INFO  : System reset is completed.
11:08:20 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:08:21 INFO  : ps7_init is completed.
11:08:21 INFO  : ps7_post_config is completed.
11:09:27 INFO  : System reset is completed.
11:10:08 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:10:09 INFO  : ps7_init is completed.
11:10:09 INFO  : ps7_post_config is completed.
11:12:16 INFO  : System reset is completed.
11:12:56 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:12:57 INFO  : ps7_init is completed.
11:12:57 INFO  : ps7_post_config is completed.
11:16:06 INFO  : System reset is completed.
11:16:45 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:16:46 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot write to target


    Cannot access JTAG-DP: invalid ACK value (0x00, expected=0x02)
    Error Address = 0xf8f00208


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1069)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:482)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:18:00 INFO  : System reset is completed.
11:18:41 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:18:42 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot write to target


    Cannot access Debug Port: invalid status
    Error Address = 0xf8f00208


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1069)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:482)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:21:28 INFO  : System reset is completed.
11:22:06 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:22:07 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot write to target


    Cannot access JTAG-DP: invalid ACK value (0x00, expected=0x02)
    Error Address = 0xf8f00208


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1069)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:482)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:23:40 INFO  : System reset is completed.
11:24:17 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:24:18 INFO  : ps7_init is completed.
11:24:18 INFO  : ps7_post_config is completed.
11:25:13 INFO  : System reset is completed.
11:25:49 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:25:50 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot write to target


    Cannot access JTAG-DP: invalid ACK value (0x00, expected=0x02)
    Error Address = 0xf8f00204


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1069)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:482)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:28:28 INFO  : System reset is completed.
11:29:13 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:29:14 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot write to target


    Cannot access JTAG-DP: invalid ACK value (0x00, expected=0x02)
    Error Address = 0xf8006060


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1069)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:482)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:40:06 INFO  : System reset is completed.
11:40:43 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:40:44 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot write to target


    Cannot access JTAG-DP: invalid ACK value (0x00, expected=0x02)
    Error Address = 0xf800014c


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1069)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:482)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:42:05 INFO  : System reset is completed.
11:42:43 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:42:43 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot write to target


    Cannot access JTAG-DP: invalid ACK value (0x00, expected=0x02)
    Error Address = 0xf8000168


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1069)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:482)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:07:14 INFO  : System reset is completed.
15:07:53 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


15:07:53 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


15:07:53 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:08:50 INFO  : System reset is completed.
15:09:28 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


15:09:28 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


15:09:28 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:11:40 INFO  : System reset is completed.
15:12:16 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


15:12:16 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


15:12:16 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:12:44 INFO  : System reset is completed.
15:13:31 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


15:13:31 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


15:13:31 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:15:12 INFO  : System reset is completed.
15:15:46 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:15:47 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot write to target


    Cannot access JTAG-DP: invalid ACK value (0x00, expected=0x02)
    Error Address = 0xf800079c


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1069)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:482)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:32:46 INFO  : System reset is completed.
15:33:32 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:33:33 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot write to target


    Cannot access JTAG-DP: invalid ACK value (0x00, expected=0x02)
    Error Address = 0xf8000108


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1069)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:482)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:37:49 INFO  : System reset is completed.
15:38:37 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:38:38 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot write to target


    Cannot access JTAG-DP: invalid ACK value (0x00, expected=0x02)
    Error Address = 0xf8000168


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1069)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:482)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:40:48 INFO  : System reset is completed.
15:41:34 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:41:35 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot write to target


    Cannot access JTAG-DP: invalid ACK value (0x00, expected=0x02)
    Error Address = 0xf8000108


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1069)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:482)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:42:15 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:43:02 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:01:23 INFO  : System reset is completed.
16:01:32 ERROR : Unexpected error while fetching XMD's response: 
java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(Unknown Source)
	at java.net.SocketInputStream.read(Unknown Source)
	at sun.nio.cs.StreamDecoder.readBytes(Unknown Source)
	at sun.nio.cs.StreamDecoder.implRead(Unknown Source)
	at sun.nio.cs.StreamDecoder.read(Unknown Source)
	at java.io.InputStreamReader.read(Unknown Source)
	at java.io.BufferedReader.fill(Unknown Source)
	at java.io.BufferedReader.read(Unknown Source)
	at com.xilinx.sdk.targetmanager.internal.json.XMDJSONProcess$CommandResultsReader.run(XMDJSONProcess.java:332)
	at java.lang.Thread.run(Unknown Source)
16:01:32 ERROR : Zero sized response read from XMD. This indicates a communication error or a programming error.
16:02:23 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
16:02:23 ERROR : Timeout occured while waiting to get reply for command "xfpga -cable type xilinx_tcf url TCP:127.0.0.1:3121 -f Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit -report_progress"
16:02:23 ERROR : FPGA Configuration failed.
16:02:23 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: 
16:02:23 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: 
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:02:47 ERROR : Unexpected error while issuing command {"command": "source Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/ps7_init.tcl"} to XMD: java.net.SocketException: Connection reset by peer: socket write error
16:02:47 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while sourcing Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/ps7_init.tcl : 
	at com.xilinx.sdk.targetmanager.internal.TM.sourceTcl(TM.java:1001)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:03:24 ERROR : Unexpected error while issuing command {"command": "source Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/ps7_init.tcl"} to XMD: java.net.SocketException: Connection reset by peer: socket write error
16:03:24 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while sourcing Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/ps7_init.tcl : 
	at com.xilinx.sdk.targetmanager.internal.TM.sourceTcl(TM.java:1001)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:04:41 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
16:04:43 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
16:04:43 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
16:05:28 INFO  : System reset is completed.
16:06:12 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


16:06:12 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


16:06:12 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:13:26 INFO  : System reset is completed.
16:14:04 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


16:14:04 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


16:14:04 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:15:00 INFO  : System reset is completed.
16:15:37 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


16:15:37 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


16:15:37 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:15:59 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:17:02 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
16:17:03 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
16:17:04 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
16:17:34 INFO  : System reset is completed.
16:18:17 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


16:18:17 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


16:18:17 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:19:44 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Unknown Error Occured
    Cable is not connected to the host

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:22:11 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:01:37 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
13:01:39 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
13:01:40 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
13:02:42 INFO  : System reset is completed.
13:03:18 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:03:19 INFO  : ps7_init is completed.
13:03:19 INFO  : ps7_post_config is completed.
13:04:18 INFO  : System reset is completed.
13:05:41 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:05:43 INFO  : ps7_init is completed.
13:05:43 INFO  : ps7_post_config is completed.
13:06:39 INFO  : System reset is completed.
13:07:12 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:07:13 INFO  : ps7_init is completed.
13:07:13 INFO  : ps7_post_config is completed.
13:07:59 INFO  : System reset is completed.
13:08:31 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:08:32 INFO  : ps7_init is completed.
13:08:32 INFO  : ps7_post_config is completed.
13:17:32 INFO  : System reset is completed.
13:18:04 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:18:05 INFO  : ps7_init is completed.
13:18:05 INFO  : ps7_post_config is completed.
13:23:29 INFO  : System reset is completed.
13:24:01 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:24:02 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot write to target


    Cannot access JTAG-DP: invalid ACK value (0x00, expected=0x02)
    Error Address = 0xf8006000


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1069)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:482)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
13:25:06 INFO  : System reset is completed.
13:25:38 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:25:39 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot write to target


    Cannot access JTAG-DP: invalid ACK value (0x00, expected=0x02)
    Error Address = 0xf8006060


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1069)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:482)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
13:28:49 INFO  : System reset is completed.
13:29:22 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:29:23 INFO  : ps7_init is completed.
13:29:23 INFO  : ps7_post_config is completed.
13:30:55 INFO  : System reset is completed.
13:31:28 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:31:29 INFO  : ps7_init is completed.
13:31:29 INFO  : ps7_post_config is completed.
13:32:31 INFO  : System reset is completed.
13:33:05 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:33:06 INFO  : ps7_init is completed.
13:33:07 INFO  : ps7_post_config is completed.
13:39:39 INFO  : System reset is completed.
13:40:12 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


13:40:12 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


13:40:12 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
13:41:40 INFO  : System reset is completed.
13:42:12 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


13:42:12 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


13:42:12 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
13:43:41 INFO  : System reset is completed.
13:44:15 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:44:16 INFO  : ps7_init is completed.
13:44:16 INFO  : ps7_post_config is completed.
15:07:28 INFO  : System reset is completed.
15:07:59 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:08:00 INFO  : ps7_init is completed.
15:08:00 INFO  : ps7_post_config is completed.
15:10:08 INFO  : System reset is completed.
15:10:42 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:10:43 INFO  : ps7_init is completed.
15:10:43 INFO  : ps7_post_config is completed.
14:35:21 INFO  : System reset is completed.
14:35:54 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:35:55 INFO  : ps7_init is completed.
14:35:55 INFO  : ps7_post_config is completed.
14:38:26 INFO  : System reset is completed.
14:38:58 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:38:59 INFO  : ps7_init is completed.
14:39:00 INFO  : ps7_post_config is completed.
15:09:55 INFO  : System reset is completed.
15:10:26 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:10:27 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot write to target


    Cannot access JTAG-DP: invalid ACK value (0x00, expected=0x02)
    Error Address = 0xf8f00200


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1069)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:482)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:23:13 INFO  : System reset is completed.
15:23:45 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:23:46 INFO  : ps7_init is completed.
15:23:46 INFO  : ps7_post_config is completed.
15:26:33 INFO  : System reset is completed.
15:27:06 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


15:27:06 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


15:27:06 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:28:42 INFO  : System reset is completed.
15:29:14 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:29:15 INFO  : ps7_init is completed.
15:29:15 INFO  : ps7_post_config is completed.
16:20:34 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
16:20:37 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
16:20:37 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
16:22:12 INFO  : System reset is completed.
16:22:48 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:22:50 INFO  : ps7_init is completed.
16:22:50 INFO  : ps7_post_config is completed.
16:28:25 INFO  : System reset is completed.
16:29:00 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:29:01 INFO  : ps7_init is completed.
16:29:01 INFO  : ps7_post_config is completed.
16:30:25 INFO  : System reset is completed.
16:31:03 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


16:31:03 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


16:31:03 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:32:22 INFO  : System reset is completed.
16:33:00 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


16:33:00 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


16:33:00 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:33:59 INFO  : System reset is completed.
16:34:37 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:34:38 INFO  : ps7_init is completed.
16:34:38 INFO  : ps7_post_config is completed.
16:44:50 INFO  : System reset is completed.
16:45:31 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:45:32 INFO  : ps7_init is completed.
16:45:32 INFO  : ps7_post_config is completed.
16:47:03 INFO  : System reset is completed.
16:47:42 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


16:47:42 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


16:47:42 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:48:29 INFO  : System reset is completed.
16:49:09 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:49:10 INFO  : ps7_init is completed.
16:49:11 INFO  : ps7_post_config is completed.
16:59:23 INFO  : System reset is completed.
17:00:03 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:00:04 INFO  : ps7_init is completed.
17:00:04 INFO  : ps7_post_config is completed.
17:01:06 INFO  : System reset is completed.
17:01:43 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:01:43 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot write to target


    Cannot access JTAG-DP: invalid ACK value (0x00, expected=0x02)
    Error Address = 0xf8000168


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1069)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:482)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:14:31 INFO  : System reset is completed.
17:15:10 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:15:11 INFO  : ps7_init is completed.
17:15:11 INFO  : ps7_post_config is completed.
17:17:44 INFO  : System reset is completed.
17:18:24 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


17:18:24 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


17:18:24 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:24:06 INFO  : System reset is completed.
17:24:41 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:24:43 INFO  : ps7_init is completed.
17:24:43 INFO  : ps7_post_config is completed.
17:27:07 INFO  : System reset is completed.
17:27:43 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:27:45 INFO  : ps7_init is completed.
17:27:45 INFO  : ps7_post_config is completed.
17:29:17 INFO  : System reset is completed.
17:29:53 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:29:54 INFO  : ps7_init is completed.
17:29:54 INFO  : ps7_post_config is completed.
17:34:30 INFO  : System reset is completed.
17:35:05 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


17:35:05 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


17:35:05 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:36:12 INFO  : System reset is completed.
17:36:47 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:36:49 INFO  : ps7_init is completed.
17:36:49 INFO  : ps7_post_config is completed.
17:39:58 INFO  : System reset is completed.
17:40:34 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:40:35 INFO  : ps7_init is completed.
17:40:35 INFO  : ps7_post_config is completed.
17:43:21 INFO  : System reset is completed.
17:43:22 ERROR : FPGA Configuration failed.Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

17:43:22 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

17:43:22 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:44:15 INFO  : System reset is completed.
17:44:49 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:44:50 INFO  : ps7_init is completed.
17:44:50 INFO  : ps7_post_config is completed.
17:46:23 INFO  : System reset is completed.
17:46:24 ERROR : FPGA Configuration failed.Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

17:46:24 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

17:46:24 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:47:05 INFO  : System reset is completed.
17:47:43 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


17:47:43 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


17:47:43 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:48:49 INFO  : System reset is completed.
17:49:29 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:49:30 INFO  : ps7_init is completed.
17:49:31 INFO  : ps7_post_config is completed.
11:14:20 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
11:14:22 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
11:14:22 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
11:15:16 INFO  : System reset is completed.
11:15:52 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


11:15:52 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


11:15:52 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:16:16 INFO  : System reset is completed.
11:16:51 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


11:16:51 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


11:16:51 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:17:58 INFO  : System reset is completed.
11:18:34 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:18:35 INFO  : ps7_init is completed.
11:18:35 INFO  : ps7_post_config is completed.
13:54:58 INFO  : System reset is completed.
13:55:36 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:55:37 INFO  : ps7_init is completed.
13:55:37 INFO  : ps7_post_config is completed.
13:57:05 INFO  : System reset is completed.
13:57:38 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:57:39 INFO  : ps7_init is completed.
13:57:40 INFO  : ps7_post_config is completed.
14:18:41 INFO  : System reset is completed.
14:19:17 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:19:18 INFO  : ps7_init is completed.
14:19:18 INFO  : ps7_post_config is completed.
14:22:53 INFO  : System reset is completed.
14:23:23 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:23:24 INFO  : ps7_init is completed.
14:23:25 INFO  : ps7_post_config is completed.
14:29:51 INFO  : System reset is completed.
14:30:24 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


14:30:24 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


14:30:24 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:31:05 INFO  : System reset is completed.
14:31:36 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:31:37 INFO  : ps7_init is completed.
14:31:37 INFO  : ps7_post_config is completed.
14:56:56 INFO  : System reset is completed.
14:57:30 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:57:31 INFO  : ps7_init is completed.
14:57:32 INFO  : ps7_post_config is completed.
17:17:59 INFO  : System reset is completed.
17:18:29 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


17:18:29 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


17:18:29 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:19:25 INFO  : System reset is completed.
17:19:57 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:19:58 INFO  : ps7_init is completed.
17:19:59 INFO  : ps7_post_config is completed.
13:47:42 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
13:47:46 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
13:47:46 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
10:58:38 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
10:58:41 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
10:58:42 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
16:27:27 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
16:27:28 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
16:27:28 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
16:28:32 INFO  : System reset is completed.
16:29:04 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:29:05 INFO  : ps7_init is completed.
16:29:06 INFO  : ps7_post_config is completed.
16:31:27 INFO  : System reset is completed.
16:32:01 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:32:02 INFO  : ps7_init is completed.
16:32:02 INFO  : ps7_post_config is completed.
17:27:33 INFO  : System reset is completed.
17:28:07 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:28:08 INFO  : ps7_init is completed.
17:28:08 INFO  : ps7_post_config is completed.
17:29:08 INFO  : System reset is completed.
17:29:40 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:29:41 INFO  : ps7_init is completed.
17:29:41 INFO  : ps7_post_config is completed.
17:30:32 INFO  : System reset is completed.
17:31:03 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:31:04 INFO  : ps7_init is completed.
17:31:05 INFO  : ps7_post_config is completed.
17:35:45 INFO  : System reset is completed.
17:36:20 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


17:36:20 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


17:36:20 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:36:57 INFO  : System reset is completed.
17:37:31 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:37:32 INFO  : ps7_init is completed.
17:37:32 INFO  : ps7_post_config is completed.
17:45:11 INFO  : System reset is completed.
17:45:45 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


17:45:45 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


17:45:45 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:46:26 INFO  : System reset is completed.
17:46:57 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:46:58 INFO  : ps7_init is completed.
17:46:58 INFO  : ps7_post_config is completed.
10:41:40 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
10:41:44 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
10:41:44 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
11:37:53 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
11:37:54 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
11:37:55 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
11:40:58 INFO  : System reset is completed.
11:41:31 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


11:41:31 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


11:41:31 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:42:31 INFO  : System reset is completed.
11:43:05 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


11:43:05 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


11:43:05 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.debugApplication(XilinxAppLaunchConfigurationDelegate.java:669)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:295)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:46:50 INFO  : System reset is completed.
11:47:23 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:47:25 INFO  : ps7_init is completed.
11:47:25 INFO  : ps7_post_config is completed.
11:58:35 INFO  : System reset is completed.
11:59:08 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:59:09 INFO  : ps7_init is completed.
11:59:09 INFO  : ps7_post_config is completed.
12:01:12 INFO  : System reset is completed.
12:01:46 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


12:01:46 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


12:01:46 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:03:41 INFO  : System reset is completed.
12:04:11 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


12:04:12 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


12:04:12 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:04:59 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:05:30 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
12:05:31 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
12:05:31 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
12:05:36 ERROR :  [Hsi 55-1593] Current Hardware Design is not set.
12:07:00 INFO  : System reset is completed.
12:07:33 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


12:07:33 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


12:07:33 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:08:28 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


12:10:51 INFO  : System reset is completed.
12:11:23 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
12:11:25 INFO  : ps7_init is completed.
12:11:25 INFO  : ps7_post_config is completed.
13:45:06 INFO  : System reset is completed.
13:45:39 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


13:45:39 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


13:45:39 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
13:46:17 INFO  : System reset is completed.
13:46:53 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:46:54 INFO  : ps7_init is completed.
13:46:54 INFO  : ps7_post_config is completed.
13:49:07 INFO  : System reset is completed.
13:49:41 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:49:42 INFO  : ps7_init is completed.
13:49:42 INFO  : ps7_post_config is completed.
13:50:49 INFO  : System reset is completed.
13:51:21 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:51:22 INFO  : ps7_init is completed.
13:51:22 INFO  : ps7_post_config is completed.
13:53:14 INFO  : System reset is completed.
13:53:45 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:53:46 INFO  : ps7_init is completed.
13:53:46 INFO  : ps7_post_config is completed.
14:53:40 INFO  : System reset is completed.
14:54:14 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


14:54:14 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


14:54:14 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:55:05 INFO  : System reset is completed.
14:55:38 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:55:39 INFO  : ps7_init is completed.
14:55:39 INFO  : ps7_post_config is completed.
15:01:21 INFO  : System reset is completed.
15:01:54 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:01:55 INFO  : ps7_init is completed.
15:01:55 INFO  : ps7_post_config is completed.
16:31:51 INFO  : System reset is completed.
16:32:29 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


16:32:29 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


16:32:29 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:33:35 INFO  : System reset is completed.
16:34:09 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


16:34:10 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


16:34:10 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:34:51 INFO  : System reset is completed.
16:35:25 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


16:35:25 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


16:35:25 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:36:25 INFO  : System reset is completed.
16:37:00 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


16:37:00 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


16:37:00 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:39:08 INFO  : System reset is completed.
16:39:40 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:39:41 INFO  : ps7_init is completed.
16:39:41 INFO  : ps7_post_config is completed.
17:08:13 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:09:09 INFO  : System reset is completed.
17:09:42 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:09:43 INFO  : ps7_init is completed.
17:09:43 INFO  : ps7_post_config is completed.
17:53:33 INFO  : System reset is completed.
17:54:03 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


17:54:03 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


17:54:03 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:55:02 INFO  : System reset is completed.
17:55:35 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:55:37 INFO  : ps7_init is completed.
17:55:37 INFO  : ps7_post_config is completed.
17:57:22 INFO  : System reset is completed.
17:57:56 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


17:57:56 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


17:57:56 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:58:41 INFO  : System reset is completed.
17:59:13 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


17:59:13 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


17:59:13 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:59:59 INFO  : System reset is completed.
18:00:32 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
18:00:33 INFO  : ps7_init is completed.
18:00:33 INFO  : ps7_post_config is completed.
09:34:57 INFO  : System reset is completed.
09:35:27 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
09:35:28 INFO  : ps7_init is completed.
09:35:28 INFO  : ps7_post_config is completed.
09:42:22 INFO  : System reset is completed.
09:42:54 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


09:42:54 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


09:42:54 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
09:44:09 INFO  : System reset is completed.
09:44:42 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
09:44:43 INFO  : ps7_init is completed.
09:44:43 INFO  : ps7_post_config is completed.
09:49:51 INFO  : System reset is completed.
09:50:55 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
09:50:57 INFO  : ps7_init is completed.
09:50:57 INFO  : ps7_post_config is completed.
10:35:10 INFO  : System reset is completed.
10:35:44 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
10:35:45 INFO  : ps7_init is completed.
10:35:45 INFO  : ps7_post_config is completed.
10:37:00 INFO  : System reset is completed.
10:37:34 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


10:37:34 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


10:37:34 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
10:38:21 INFO  : System reset is completed.
10:38:21 ERROR : FPGA Configuration failed.Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

10:38:21 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

10:38:21 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Connection to Board Failed


    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
10:38:50 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Unknown Error Occured
    Cable is not powered-on

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
10:39:41 INFO  : System reset is completed.
10:40:13 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
10:40:14 INFO  : ps7_init is completed.
10:40:14 INFO  : ps7_post_config is completed.
10:52:18 INFO  : System reset is completed.
10:52:51 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
10:52:52 INFO  : ps7_init is completed.
10:52:52 INFO  : ps7_post_config is completed.
10:54:40 INFO  : System reset is completed.
10:55:13 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


10:55:13 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


10:55:13 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
10:55:48 INFO  : System reset is completed.
10:56:21 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


10:56:21 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


10:56:21 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
10:56:55 INFO  : System reset is completed.
10:57:26 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


10:57:26 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


10:57:26 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
10:58:05 INFO  : System reset is completed.
10:58:38 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


10:58:38 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


10:58:38 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
10:59:38 INFO  : System reset is completed.
11:00:14 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


11:00:14 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


11:00:14 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:01:21 INFO  : System reset is completed.
11:01:53 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:01:54 INFO  : ps7_init is completed.
11:01:55 INFO  : ps7_post_config is completed.
11:05:21 INFO  : System reset is completed.
11:05:53 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:05:54 INFO  : ps7_init is completed.
11:05:54 INFO  : ps7_post_config is completed.
11:07:25 INFO  : System reset is completed.
11:07:57 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


11:07:57 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


11:07:57 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:09:10 INFO  : System reset is completed.
11:09:44 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


11:09:44 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


11:09:44 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:10:43 INFO  : System reset is completed.
11:11:16 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:11:17 INFO  : ps7_init is completed.
11:11:17 INFO  : ps7_post_config is completed.
11:13:31 INFO  : System reset is completed.
11:14:06 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


11:14:06 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


11:14:06 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:14:57 INFO  : System reset is completed.
11:15:30 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:15:31 INFO  : ps7_init is completed.
11:15:31 INFO  : ps7_post_config is completed.
11:16:41 INFO  : System reset is completed.
11:17:13 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:17:14 INFO  : ps7_init is completed.
11:17:14 INFO  : ps7_post_config is completed.
11:18:48 INFO  : System reset is completed.
11:19:20 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


11:19:20 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


11:19:20 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:20:03 INFO  : System reset is completed.
11:20:37 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:20:38 INFO  : ps7_init is completed.
11:20:38 INFO  : ps7_post_config is completed.
11:25:25 INFO  : System reset is completed.
11:25:58 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


11:25:58 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


11:25:58 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:26:49 INFO  : System reset is completed.
11:27:20 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:27:21 INFO  : ps7_init is completed.
11:27:22 INFO  : ps7_post_config is completed.
11:29:33 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:31:04 INFO  : System reset is completed.
11:31:40 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:31:41 INFO  : ps7_init is completed.
11:31:41 INFO  : ps7_post_config is completed.
11:35:27 INFO  : System reset is completed.
11:36:02 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


11:36:02 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


11:36:02 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:37:06 INFO  : System reset is completed.
11:37:37 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:37:38 INFO  : ps7_init is completed.
11:37:39 INFO  : ps7_post_config is completed.
11:45:20 INFO  : System reset is completed.
11:45:55 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


11:45:55 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


11:45:55 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:46:39 INFO  : System reset is completed.
11:47:14 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:47:16 INFO  : ps7_init is completed.
11:47:16 INFO  : ps7_post_config is completed.
12:00:59 INFO  : System reset is completed.
12:01:32 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
12:01:33 INFO  : ps7_init is completed.
12:01:33 INFO  : ps7_post_config is completed.
12:06:24 INFO  : System reset is completed.
12:06:57 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
12:06:59 INFO  : ps7_init is completed.
12:06:59 INFO  : ps7_post_config is completed.
12:09:22 INFO  : System reset is completed.
12:09:55 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
12:09:56 INFO  : ps7_init is completed.
12:09:56 INFO  : ps7_post_config is completed.
12:11:34 INFO  : System reset is completed.
12:12:09 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


12:12:09 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


12:12:09 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:13:15 INFO  : System reset is completed.
12:13:49 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


12:13:49 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


12:13:49 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:15:56 INFO  : System reset is completed.
12:16:29 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


12:16:29 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


12:16:29 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:17:30 INFO  : System reset is completed.
12:18:03 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


12:18:03 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


12:18:03 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:18:46 INFO  : System reset is completed.
12:19:20 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


12:19:21 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


12:19:21 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:20:07 INFO  : System reset is completed.
12:20:38 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
12:20:39 INFO  : ps7_init is completed.
12:20:40 INFO  : ps7_post_config is completed.
13:39:31 INFO  : System reset is completed.
13:40:05 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:40:06 INFO  : ps7_init is completed.
13:40:06 INFO  : ps7_post_config is completed.
13:47:08 INFO  : System reset is completed.
13:47:41 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


13:47:41 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


13:47:41 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
13:48:41 INFO  : System reset is completed.
13:49:14 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:49:15 INFO  : ps7_init is completed.
13:49:15 INFO  : ps7_post_config is completed.
13:52:50 INFO  : System reset is completed.
13:53:24 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


13:53:24 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


13:53:24 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
13:54:08 INFO  : System reset is completed.
13:54:40 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:54:41 INFO  : ps7_init is completed.
13:54:41 INFO  : ps7_post_config is completed.
13:57:51 INFO  : System reset is completed.
13:58:23 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:58:24 INFO  : ps7_init is completed.
13:58:24 INFO  : ps7_post_config is completed.
14:02:25 INFO  : System reset is completed.
14:02:59 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


14:02:59 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


14:02:59 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:04:02 INFO  : System reset is completed.
14:04:35 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


14:04:35 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


14:04:35 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:06:50 INFO  : System reset is completed.
14:07:22 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:07:24 INFO  : ps7_init is completed.
14:07:24 INFO  : ps7_post_config is completed.
14:22:05 INFO  : System reset is completed.
14:22:39 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:22:40 INFO  : ps7_init is completed.
14:22:40 INFO  : ps7_post_config is completed.
14:26:06 INFO  : System reset is completed.
14:26:39 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:26:40 INFO  : ps7_init is completed.
14:26:40 INFO  : ps7_post_config is completed.
14:40:07 INFO  : System reset is completed.
14:40:40 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:40:41 INFO  : ps7_init is completed.
14:40:41 INFO  : ps7_post_config is completed.
14:42:07 INFO  : System reset is completed.
14:42:40 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:42:41 INFO  : ps7_init is completed.
14:42:41 INFO  : ps7_post_config is completed.
16:14:00 INFO  : System reset is completed.
16:14:34 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:14:35 INFO  : ps7_init is completed.
16:14:35 INFO  : ps7_post_config is completed.
16:29:30 INFO  : System reset is completed.
16:30:01 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:30:02 INFO  : ps7_init is completed.
16:30:02 INFO  : ps7_post_config is completed.
17:24:31 INFO  : System reset is completed.
17:25:03 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:25:04 INFO  : ps7_init is completed.
17:25:04 INFO  : ps7_post_config is completed.
16:33:31 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
16:33:36 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
16:33:36 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
17:50:33 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
17:50:36 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
17:50:37 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
17:52:46 INFO  : System reset is completed.
17:53:26 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:53:27 INFO  : ps7_init is completed.
17:53:27 INFO  : ps7_post_config is completed.
17:59:40 INFO  : System reset is completed.
18:00:23 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
18:00:24 INFO  : ps7_init is completed.
18:00:24 INFO  : ps7_post_config is completed.
18:04:23 INFO  : System reset is completed.
18:05:03 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
18:05:04 INFO  : ps7_init is completed.
18:05:04 INFO  : ps7_post_config is completed.
18:07:41 INFO  : System reset is completed.
18:08:25 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
18:08:26 INFO  : ps7_init is completed.
18:08:26 INFO  : ps7_post_config is completed.
18:15:54 INFO  : System reset is completed.
18:16:42 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
18:16:43 INFO  : ps7_init is completed.
18:16:43 INFO  : ps7_post_config is completed.
18:18:12 INFO  : System reset is completed.
18:19:04 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


18:19:04 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


18:19:04 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:19:55 INFO  : System reset is completed.
18:20:35 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
18:20:36 INFO  : ps7_init is completed.
18:20:36 INFO  : ps7_post_config is completed.
18:24:43 INFO  : System reset is completed.
18:25:23 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


18:25:23 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


18:25:23 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
09:38:29 INFO  : System reset is completed.
09:39:10 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
09:39:11 INFO  : ps7_init is completed.
09:39:11 INFO  : ps7_post_config is completed.
09:46:31 INFO  : System reset is completed.
09:47:10 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


09:47:10 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


09:47:10 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
09:48:05 INFO  : System reset is completed.
09:48:41 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
09:48:42 INFO  : ps7_init is completed.
09:48:42 INFO  : ps7_post_config is completed.
09:59:27 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to open Cable Node jsn-DLC10-0000128e7bfe01 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
10:01:18 INFO  : System reset is completed.
10:02:06 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
10:02:07 INFO  : ps7_init is completed.
10:02:07 INFO  : ps7_post_config is completed.
10:04:31 INFO  : System reset is completed.
10:05:14 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


10:05:14 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


10:05:14 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
10:06:31 INFO  : System reset is completed.
10:07:10 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
10:07:12 INFO  : ps7_init is completed.
10:07:12 INFO  : ps7_post_config is completed.
13:35:45 INFO  : System reset is completed.
13:36:24 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:36:25 INFO  : ps7_init is completed.
13:36:25 INFO  : ps7_post_config is completed.
13:37:43 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to open Cable Node jsn-DLC10-0000128e7bfe01 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
13:38:26 INFO  : System reset is completed.
13:39:06 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:39:07 INFO  : ps7_init is completed.
13:39:07 INFO  : ps7_post_config is completed.
13:40:53 INFO  : System reset is completed.
13:41:33 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:41:34 INFO  : ps7_init is completed.
13:41:34 INFO  : ps7_post_config is completed.
13:43:28 INFO  : Processor reset is completed for ps7_cortexa9_0
13:44:38 INFO  : System reset is completed.
13:45:23 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:45:24 INFO  : ps7_init is completed.
13:45:24 INFO  : ps7_post_config is completed.
15:27:21 INFO  : System reset is completed.
15:28:01 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:28:02 INFO  : ps7_init is completed.
15:28:02 INFO  : ps7_post_config is completed.
17:06:15 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to open Cable Node jsn-DLC10-0000128e7bfe01 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:06:48 INFO  : System reset is completed.
17:07:27 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:07:28 INFO  : ps7_init is completed.
17:07:28 INFO  : ps7_post_config is completed.
17:08:31 INFO  : System reset is completed.
17:09:13 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:09:15 INFO  : ps7_init is completed.
17:09:15 INFO  : ps7_post_config is completed.
17:11:50 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:52:30 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
14:52:33 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
14:52:33 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
14:53:33 ERROR :  License Feature SDK is not available.
14:56:34 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
14:56:35 WARN  : Unable to obtain port 2450 for use by XSDB Server, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
14:56:35 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
14:56:36 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2457
15:04:46 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
15:04:49 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
15:04:49 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
15:26:26 INFO  : System reset is completed.
15:26:38 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:26:39 INFO  : ps7_init is completed.
15:26:39 INFO  : ps7_post_config is completed.
16:51:39 INFO  : System reset is completed.
16:51:50 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:51:51 INFO  : ps7_init is completed.
16:51:51 INFO  : ps7_post_config is completed.
17:19:30 INFO  : System reset is completed.
17:19:42 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:19:43 INFO  : ps7_init is completed.
17:19:43 INFO  : ps7_post_config is completed.
15:08:52 INFO  : System reset is completed.
15:09:04 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:09:05 INFO  : ps7_init is completed.
15:09:05 INFO  : ps7_post_config is completed.
15:17:27 INFO  : System reset is completed.
15:17:39 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:17:40 INFO  : ps7_init is completed.
15:17:40 INFO  : ps7_post_config is completed.
15:18:39 INFO  : System reset is completed.
15:18:51 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:18:52 INFO  : ps7_init is completed.
15:18:52 INFO  : ps7_post_config is completed.
15:19:47 INFO  : System reset is completed.
15:19:59 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:20:00 INFO  : ps7_init is completed.
15:20:00 INFO  : ps7_post_config is completed.
11:19:11 INFO  : System reset is completed.
11:19:23 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:19:24 INFO  : ps7_init is completed.
11:19:24 INFO  : ps7_post_config is completed.
13:26:30 INFO  : System reset is completed.
13:26:41 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:26:42 INFO  : ps7_init is completed.
13:26:43 INFO  : ps7_post_config is completed.
16:27:20 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Unknown Error Occured
    Cable is not connected to the host

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:27:58 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:29:44 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:30:58 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:32:19 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:35:27 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:35:37 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:36:27 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
16:36:29 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
16:36:30 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
16:37:28 INFO  : System reset is completed.
16:37:40 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:37:41 INFO  : ps7_init is completed.
16:37:41 INFO  : ps7_post_config is completed.
16:45:08 INFO  : System reset is completed.
16:45:20 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:45:20 INFO  : ps7_init is completed.
16:45:20 INFO  : ps7_post_config is completed.
16:50:15 INFO  : System reset is completed.
16:50:27 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:50:28 INFO  : ps7_init is completed.
16:50:28 INFO  : ps7_post_config is completed.
17:12:46 INFO  : System reset is completed.
17:12:58 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:12:59 INFO  : ps7_init is completed.
17:13:00 INFO  : ps7_post_config is completed.
17:51:49 INFO  : System reset is completed.
17:52:01 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:52:02 INFO  : ps7_init is completed.
17:52:02 INFO  : ps7_post_config is completed.
17:54:17 INFO  : System reset is completed.
17:54:29 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:54:30 INFO  : ps7_init is completed.
17:54:30 INFO  : ps7_post_config is completed.
13:26:11 INFO  : System reset is completed.
13:26:23 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:26:24 INFO  : ps7_init is completed.
13:26:24 INFO  : ps7_post_config is completed.
13:35:09 INFO  : System reset is completed.
13:35:21 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:35:22 INFO  : ps7_init is completed.
13:35:23 INFO  : ps7_post_config is completed.
13:43:42 INFO  : System reset is completed.
13:43:54 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:43:55 INFO  : ps7_init is completed.
13:43:55 INFO  : ps7_post_config is completed.
13:57:43 INFO  : System reset is completed.
13:57:55 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:57:56 INFO  : ps7_init is completed.
13:57:56 INFO  : ps7_post_config is completed.
16:07:51 INFO  : System reset is completed.
16:08:03 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:08:04 INFO  : ps7_init is completed.
16:08:04 INFO  : ps7_post_config is completed.
16:09:21 INFO  : System reset is completed.
16:09:33 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:09:34 INFO  : ps7_init is completed.
16:09:34 INFO  : ps7_post_config is completed.
16:11:26 INFO  : System reset is completed.
16:11:38 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:11:39 INFO  : ps7_init is completed.
16:11:39 INFO  : ps7_post_config is completed.
16:40:42 INFO  : System reset is completed.
16:40:54 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:40:55 INFO  : ps7_init is completed.
16:40:55 INFO  : ps7_post_config is completed.
16:44:41 INFO  : System reset is completed.
16:44:53 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:44:54 INFO  : ps7_init is completed.
16:44:55 INFO  : ps7_post_config is completed.
16:48:49 INFO  : System reset is completed.
16:49:01 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:49:02 INFO  : ps7_init is completed.
16:49:03 INFO  : ps7_post_config is completed.
17:10:35 INFO  : System reset is completed.
17:10:47 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:10:48 INFO  : ps7_init is completed.
17:10:48 INFO  : ps7_post_config is completed.
17:14:43 INFO  : System reset is completed.
17:14:55 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:14:56 INFO  : ps7_init is completed.
17:14:56 INFO  : ps7_post_config is completed.
17:17:09 INFO  : System reset is completed.
17:17:21 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:17:22 INFO  : ps7_init is completed.
17:17:22 INFO  : ps7_post_config is completed.
17:19:20 INFO  : System reset is completed.
17:19:32 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


17:19:32 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


17:19:32 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:20:58 INFO  : System reset is completed.
17:21:10 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:21:11 INFO  : ps7_init is completed.
17:21:11 INFO  : ps7_post_config is completed.
17:26:09 INFO  : System reset is completed.
17:26:21 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:26:22 INFO  : ps7_init is completed.
17:26:22 INFO  : ps7_post_config is completed.
17:31:43 INFO  : System reset is completed.
17:31:55 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:31:56 INFO  : ps7_init is completed.
17:31:56 INFO  : ps7_post_config is completed.
17:46:49 INFO  : System reset is completed.
17:47:01 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:47:02 INFO  : ps7_init is completed.
17:47:02 INFO  : ps7_post_config is completed.
18:23:08 INFO  : System reset is completed.
18:23:20 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
18:23:21 INFO  : ps7_init is completed.
18:23:21 INFO  : ps7_post_config is completed.
14:12:16 INFO  : System reset is completed.
14:12:28 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:12:30 INFO  : ps7_init is completed.
14:12:30 INFO  : ps7_post_config is completed.
14:14:51 INFO  : System reset is completed.
14:15:03 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:15:04 INFO  : ps7_init is completed.
14:15:04 INFO  : ps7_post_config is completed.
14:27:24 INFO  : System reset is completed.
14:27:36 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:27:37 INFO  : ps7_init is completed.
14:27:37 INFO  : ps7_post_config is completed.
15:12:02 INFO  : System reset is completed.
15:12:14 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:12:15 INFO  : ps7_init is completed.
15:12:15 INFO  : ps7_post_config is completed.
11:17:38 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:28:13 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
11:28:17 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
11:28:17 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
13:56:57 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
13:56:58 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
13:56:59 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
14:12:27 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
14:12:29 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
14:12:30 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
14:13:17 INFO  : System reset is completed.
14:13:29 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:13:30 INFO  : ps7_init is completed.
14:13:30 INFO  : ps7_post_config is completed.
14:23:06 INFO  : System reset is completed.
14:23:18 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:23:19 INFO  : ps7_init is completed.
14:23:19 INFO  : ps7_post_config is completed.
14:29:56 INFO  : System reset is completed.
14:30:08 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:30:09 INFO  : ps7_init is completed.
14:30:09 INFO  : ps7_post_config is completed.
14:32:15 INFO  : System reset is completed.
14:32:27 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:32:28 INFO  : ps7_init is completed.
14:32:28 INFO  : ps7_post_config is completed.
14:41:03 INFO  : System reset is completed.
14:41:14 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:41:16 INFO  : ps7_init is completed.
14:41:16 INFO  : ps7_post_config is completed.
14:52:23 INFO  : System reset is completed.
14:52:35 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:52:36 INFO  : ps7_init is completed.
14:52:36 INFO  : ps7_post_config is completed.
14:57:47 INFO  : System reset is completed.
14:57:59 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:58:00 INFO  : ps7_init is completed.
14:58:01 INFO  : ps7_post_config is completed.
14:59:54 INFO  : System reset is completed.
15:00:06 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:00:07 INFO  : ps7_init is completed.
15:00:08 INFO  : ps7_post_config is completed.
15:10:26 INFO  : System reset is completed.
15:10:38 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:10:39 INFO  : ps7_init is completed.
15:10:40 INFO  : ps7_post_config is completed.
15:18:36 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to open Cable Node jsn-DLC10-0000128e7bfe01 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:19:15 INFO  : System reset is completed.
15:19:27 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:19:28 INFO  : ps7_init is completed.
15:19:28 INFO  : ps7_post_config is completed.
15:31:34 INFO  : System reset is completed.
15:31:46 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:31:47 INFO  : ps7_init is completed.
15:31:47 INFO  : ps7_post_config is completed.
15:34:55 INFO  : System reset is completed.
15:35:07 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:35:08 INFO  : ps7_init is completed.
15:35:08 INFO  : ps7_post_config is completed.
15:48:59 INFO  : System reset is completed.
15:49:11 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:49:12 INFO  : ps7_init is completed.
15:49:12 INFO  : ps7_post_config is completed.
15:52:18 INFO  : System reset is completed.
15:52:30 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:52:31 INFO  : ps7_init is completed.
15:52:31 INFO  : ps7_post_config is completed.
16:04:23 INFO  : System reset is completed.
16:04:35 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:04:36 INFO  : ps7_init is completed.
16:04:36 INFO  : ps7_post_config is completed.
16:10:30 INFO  : System reset is completed.
16:10:42 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:10:43 INFO  : ps7_init is completed.
16:10:43 INFO  : ps7_post_config is completed.
16:44:46 INFO  : System reset is completed.
16:44:58 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:44:59 INFO  : ps7_init is completed.
16:44:59 INFO  : ps7_post_config is completed.
16:46:12 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:47:56 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
16:47:57 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
16:47:58 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
16:48:50 INFO  : System reset is completed.
16:49:02 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:49:03 INFO  : ps7_init is completed.
16:49:03 INFO  : ps7_post_config is completed.
16:56:06 INFO  : System reset is completed.
16:56:18 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:56:19 INFO  : ps7_init is completed.
16:56:19 INFO  : ps7_post_config is completed.
16:59:28 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:01:41 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
17:01:42 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
17:01:43 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
17:04:30 INFO  : System reset is completed.
17:04:42 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:04:43 INFO  : ps7_init is completed.
17:04:43 INFO  : ps7_post_config is completed.
17:26:14 INFO  : System reset is completed.
17:26:26 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:26:27 INFO  : ps7_init is completed.
17:26:27 INFO  : ps7_post_config is completed.
17:29:10 INFO  : System reset is completed.
17:29:22 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


17:29:22 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


17:29:22 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:29:57 INFO  : System reset is completed.
17:30:09 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:30:10 INFO  : ps7_init is completed.
17:30:10 INFO  : ps7_post_config is completed.
17:40:02 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Unknown Error Occured
    Cable is not connected to the host

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:40:37 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:41:39 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:42:49 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:43:43 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:44:53 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:45:16 ERROR : FPGA Configuration failed.Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


17:47:17 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:50:11 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:50:19 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:50:50 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
17:50:51 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
17:50:52 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
17:52:15 INFO  : System reset is completed.
17:52:27 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:52:28 INFO  : ps7_init is completed.
17:52:28 INFO  : ps7_post_config is completed.
18:07:52 INFO  : System reset is completed.
18:08:05 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
18:08:06 INFO  : ps7_init is completed.
18:08:06 INFO  : ps7_post_config is completed.
11:41:30 INFO  : System reset is completed.
11:41:42 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:41:43 INFO  : ps7_init is completed.
11:41:43 INFO  : ps7_post_config is completed.
11:46:34 INFO  : System reset is completed.
11:46:46 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:46:47 INFO  : ps7_init is completed.
11:46:47 INFO  : ps7_post_config is completed.
12:00:32 INFO  : Saving BSP preferences.
12:10:32 INFO  : System reset is completed.
12:10:44 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
12:10:45 INFO  : ps7_init is completed.
12:10:45 INFO  : ps7_post_config is completed.
14:00:13 INFO  : System reset is completed.
14:00:25 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:00:26 INFO  : ps7_init is completed.
14:00:26 INFO  : ps7_post_config is completed.
14:05:39 INFO  : System reset is completed.
14:05:51 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:05:52 INFO  : ps7_init is completed.
14:05:52 INFO  : ps7_post_config is completed.
14:18:53 INFO  : System reset is completed.
14:19:05 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:19:06 INFO  : ps7_init is completed.
14:19:06 INFO  : ps7_post_config is completed.
14:22:20 INFO  : System reset is completed.
14:22:32 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:22:33 INFO  : ps7_init is completed.
14:22:33 INFO  : ps7_post_config is completed.
14:31:40 INFO  : System reset is completed.
14:31:52 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:31:53 INFO  : ps7_init is completed.
14:31:54 INFO  : ps7_post_config is completed.
14:38:22 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to open Cable Node jsn-DLC10-0000128e7bfe01 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:38:55 INFO  : System reset is completed.
14:39:07 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:39:08 INFO  : ps7_init is completed.
14:39:08 INFO  : ps7_post_config is completed.
14:44:52 INFO  : System reset is completed.
14:45:04 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:45:05 INFO  : ps7_init is completed.
14:45:05 INFO  : ps7_post_config is completed.
14:48:20 INFO  : System reset is completed.
14:48:32 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:48:33 INFO  : ps7_init is completed.
14:48:33 INFO  : ps7_post_config is completed.
13:58:13 INFO  : System reset is completed.
13:58:25 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:58:26 INFO  : ps7_init is completed.
13:58:26 INFO  : ps7_post_config is completed.
14:00:00 INFO  : System reset is completed.
14:00:12 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:00:13 INFO  : ps7_init is completed.
14:00:13 INFO  : ps7_post_config is completed.
14:05:33 INFO  : System reset is completed.
14:05:45 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:05:46 INFO  : ps7_init is completed.
14:05:46 INFO  : ps7_post_config is completed.
15:26:57 INFO  : System reset is completed.
15:27:09 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:27:10 INFO  : ps7_init is completed.
15:27:10 INFO  : ps7_post_config is completed.
15:47:15 INFO  : System reset is completed.
15:47:26 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


15:47:26 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


15:47:26 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:48:16 INFO  : System reset is completed.
15:48:27 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:48:28 INFO  : ps7_init is completed.
15:48:29 INFO  : ps7_post_config is completed.
15:54:05 INFO  : System reset is completed.
15:54:17 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:54:18 INFO  : ps7_init is completed.
15:54:18 INFO  : ps7_post_config is completed.
16:00:42 INFO  : System reset is completed.
16:00:54 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:00:55 INFO  : ps7_init is completed.
16:00:55 INFO  : ps7_post_config is completed.
16:13:04 INFO  : System reset is completed.
16:13:16 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:13:17 INFO  : ps7_init is completed.
16:13:17 INFO  : ps7_post_config is completed.
16:20:39 INFO  : System reset is completed.
16:20:51 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:20:52 INFO  : ps7_init is completed.
16:20:52 INFO  : ps7_post_config is completed.
16:31:15 INFO  : System reset is completed.
16:31:27 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:31:28 INFO  : ps7_init is completed.
16:31:28 INFO  : ps7_post_config is completed.
16:35:38 INFO  : System reset is completed.
16:35:50 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:35:51 INFO  : ps7_init is completed.
16:35:51 INFO  : ps7_post_config is completed.
17:41:54 INFO  : System reset is completed.
17:42:06 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:42:07 INFO  : ps7_init is completed.
17:42:07 INFO  : ps7_post_config is completed.
17:52:19 INFO  : System reset is completed.
17:52:31 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:52:32 INFO  : ps7_init is completed.
17:52:32 INFO  : ps7_post_config is completed.
18:03:38 INFO  : System reset is completed.
18:03:50 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
18:03:51 INFO  : ps7_init is completed.
18:03:51 INFO  : ps7_post_config is completed.
18:07:27 INFO  : System reset is completed.
18:07:39 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
18:07:40 INFO  : ps7_init is completed.
18:07:40 INFO  : ps7_post_config is completed.
18:11:09 INFO  : System reset is completed.
18:11:21 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
18:11:22 INFO  : ps7_init is completed.
18:11:22 INFO  : ps7_post_config is completed.
18:18:16 INFO  : System reset is completed.
18:18:28 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
18:18:29 INFO  : ps7_init is completed.
18:18:29 INFO  : ps7_post_config is completed.
18:20:42 INFO  : System reset is completed.
18:20:54 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
18:20:55 INFO  : ps7_init is completed.
18:20:55 INFO  : ps7_post_config is completed.
18:22:00 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
09:57:20 INFO  : System reset is completed.
09:57:32 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
09:57:33 INFO  : ps7_init is completed.
09:57:33 INFO  : ps7_post_config is completed.
10:10:35 INFO  : System reset is completed.
10:10:47 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
10:10:48 INFO  : ps7_init is completed.
10:10:48 INFO  : ps7_post_config is completed.
10:19:18 INFO  : System reset is completed.
10:19:30 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
10:19:31 INFO  : ps7_init is completed.
10:19:31 INFO  : ps7_post_config is completed.
10:47:17 INFO  : System reset is completed.
10:47:29 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
10:47:30 INFO  : ps7_init is completed.
10:47:30 INFO  : ps7_post_config is completed.
10:53:35 INFO  : System reset is completed.
10:53:47 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
10:53:48 INFO  : ps7_init is completed.
10:53:48 INFO  : ps7_post_config is completed.
10:55:47 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:57:27 INFO  : System reset is completed.
10:57:39 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
10:57:40 INFO  : ps7_init is completed.
10:57:40 INFO  : ps7_post_config is completed.
10:58:55 INFO  : System reset is completed.
10:59:07 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
10:59:08 INFO  : ps7_init is completed.
10:59:08 INFO  : ps7_post_config is completed.
11:05:24 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:06:34 INFO  : System reset is completed.
11:06:46 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:06:47 INFO  : ps7_init is completed.
11:06:47 INFO  : ps7_post_config is completed.
11:08:13 INFO  : System reset is completed.
11:08:25 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:08:26 INFO  : ps7_init is completed.
11:08:26 INFO  : ps7_post_config is completed.
11:47:19 INFO  : System reset is completed.
11:47:31 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:47:32 INFO  : ps7_init is completed.
11:47:32 INFO  : ps7_post_config is completed.
11:51:06 INFO  : System reset is completed.
11:51:18 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:51:19 INFO  : ps7_init is completed.
11:51:19 INFO  : ps7_post_config is completed.
13:40:07 INFO  : System reset is completed.
13:40:19 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:40:20 INFO  : ps7_init is completed.
13:40:20 INFO  : ps7_post_config is completed.
13:55:06 INFO  : System reset is completed.
13:55:18 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:55:19 INFO  : ps7_init is completed.
13:55:19 INFO  : ps7_post_config is completed.
13:58:32 INFO  : System reset is completed.
13:58:44 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:58:45 INFO  : ps7_init is completed.
13:58:46 INFO  : ps7_post_config is completed.
14:03:11 INFO  : System reset is completed.
14:03:23 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:03:24 INFO  : ps7_init is completed.
14:03:24 INFO  : ps7_post_config is completed.
14:20:40 INFO  : System reset is completed.
14:20:52 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:20:53 INFO  : ps7_init is completed.
14:20:53 INFO  : ps7_post_config is completed.
14:23:04 INFO  : System reset is completed.
14:23:16 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:23:17 INFO  : ps7_init is completed.
14:23:17 INFO  : ps7_post_config is completed.
14:27:19 INFO  : System reset is completed.
14:27:31 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:27:32 INFO  : ps7_init is completed.
14:27:32 INFO  : ps7_post_config is completed.
14:52:10 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:15:49 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
15:15:50 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
15:15:51 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
15:18:58 INFO  : System reset is completed.
15:19:10 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:19:11 INFO  : ps7_init is completed.
15:19:11 INFO  : ps7_post_config is completed.
16:12:07 INFO  : System reset is completed.
16:12:19 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:12:20 INFO  : ps7_init is completed.
16:12:20 INFO  : ps7_post_config is completed.
16:17:57 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:18:05 INFO  : System reset is completed.
16:18:07 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


16:18:07 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


16:18:07 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:18:15 ERROR : Unexpected error while fetching XMD's response: 
java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(Unknown Source)
	at java.net.SocketInputStream.read(Unknown Source)
	at sun.nio.cs.StreamDecoder.readBytes(Unknown Source)
	at sun.nio.cs.StreamDecoder.implRead(Unknown Source)
	at sun.nio.cs.StreamDecoder.read(Unknown Source)
	at java.io.InputStreamReader.read(Unknown Source)
	at java.io.BufferedReader.fill(Unknown Source)
	at java.io.BufferedReader.read(Unknown Source)
	at com.xilinx.sdk.targetmanager.internal.json.XMDJSONProcess$CommandResultsReader.run(XMDJSONProcess.java:332)
	at java.lang.Thread.run(Unknown Source)
16:18:15 ERROR : Zero sized response read from XMD. This indicates a communication error or a programming error.
16:18:50 ERROR : Unexpected error while issuing command {"command": "source Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/ps7_init.tcl"} to XMD: java.net.SocketException: Connection reset by peer: socket write error
16:18:50 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while sourcing Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/ps7_init.tcl : 
	at com.xilinx.sdk.targetmanager.internal.TM.sourceTcl(TM.java:1001)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:19:44 ERROR : Unexpected error while issuing command {"command": "source Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/ps7_init.tcl"} to XMD: java.net.SocketException: Connection reset by peer: socket write error
16:19:44 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while sourcing Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/ps7_init.tcl : 
	at com.xilinx.sdk.targetmanager.internal.TM.sourceTcl(TM.java:1001)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:20:34 ERROR : Unexpected error while issuing command {"command": "source Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/ps7_init.tcl"} to XMD: java.net.SocketException: Connection reset by peer: socket write error
16:20:34 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while sourcing Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/ps7_init.tcl : 
	at com.xilinx.sdk.targetmanager.internal.TM.sourceTcl(TM.java:1001)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:21:09 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
16:21:10 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
16:21:11 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
16:22:05 INFO  : System reset is completed.
16:22:17 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:22:18 INFO  : ps7_init is completed.
16:22:18 INFO  : ps7_post_config is completed.
17:13:32 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:13:47 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
17:13:48 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
17:13:49 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
17:19:36 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
17:19:37 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
17:19:38 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
17:21:33 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
17:21:34 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
17:21:34 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
17:37:38 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
17:37:39 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
17:37:39 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
17:45:43 INFO  : System reset is completed.
17:45:55 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:45:56 INFO  : ps7_init is completed.
17:45:56 INFO  : ps7_post_config is completed.
17:51:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:52:04 INFO  : System reset is completed.
17:52:16 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:52:16 INFO  : ps7_init is completed.
17:52:16 INFO  : ps7_post_config is completed.
10:54:15 INFO  : System reset is completed.
10:54:27 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
10:54:28 INFO  : ps7_init is completed.
10:54:28 INFO  : ps7_post_config is completed.
10:59:32 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:59:41 INFO  : System reset is completed.
10:59:53 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
10:59:54 INFO  : ps7_init is completed.
10:59:54 INFO  : ps7_post_config is completed.
11:02:33 INFO  : System reset is completed.
11:02:45 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:02:46 INFO  : ps7_init is completed.
11:02:46 INFO  : ps7_post_config is completed.
11:05:31 INFO  : System reset is completed.
11:05:43 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:05:44 INFO  : ps7_init is completed.
11:05:44 INFO  : ps7_post_config is completed.
11:32:07 INFO  : System reset is completed.
11:32:19 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:32:20 INFO  : ps7_init is completed.
11:32:20 INFO  : ps7_post_config is completed.
12:58:13 INFO  : System reset is completed.
12:58:25 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
12:58:26 INFO  : ps7_init is completed.
12:58:26 INFO  : ps7_post_config is completed.
13:03:43 INFO  : System reset is completed.
13:03:55 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:03:56 INFO  : ps7_init is completed.
13:03:56 INFO  : ps7_post_config is completed.
16:50:48 INFO  : System reset is completed.
16:51:00 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:51:01 INFO  : ps7_init is completed.
16:51:01 INFO  : ps7_post_config is completed.
16:51:54 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:51:59 INFO  : System reset is completed.
16:52:11 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:52:12 INFO  : ps7_init is completed.
16:52:12 INFO  : ps7_post_config is completed.
17:46:37 INFO  : System reset is completed.
17:46:49 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:46:50 INFO  : ps7_init is completed.
17:46:50 INFO  : ps7_post_config is completed.
17:52:35 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:52:39 INFO  : System reset is completed.
17:52:50 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:52:51 INFO  : ps7_init is completed.
17:52:52 INFO  : ps7_post_config is completed.
17:59:34 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:59:38 INFO  : System reset is completed.
17:59:50 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:59:51 INFO  : ps7_init is completed.
17:59:51 INFO  : ps7_post_config is completed.
18:01:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:01:52 INFO  : System reset is completed.
18:02:04 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
18:02:05 INFO  : ps7_init is completed.
18:02:05 INFO  : ps7_post_config is completed.
18:04:39 INFO  : System reset is completed.
18:04:51 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
18:04:52 INFO  : ps7_init is completed.
18:04:52 INFO  : ps7_post_config is completed.
18:07:57 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:08:04 INFO  : System reset is completed.
18:08:16 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
18:08:17 INFO  : ps7_init is completed.
18:08:17 INFO  : ps7_post_config is completed.
18:14:23 INFO  : System reset is completed.
18:14:34 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
18:14:36 INFO  : ps7_init is completed.
18:14:36 INFO  : ps7_post_config is completed.
18:17:37 INFO  : System reset is completed.
18:17:49 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
18:17:50 INFO  : ps7_init is completed.
18:17:50 INFO  : ps7_post_config is completed.
18:19:09 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:19:50 INFO  : System reset is completed.
18:20:02 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
18:20:03 INFO  : ps7_init is completed.
18:20:03 INFO  : ps7_post_config is completed.
17:19:08 INFO  : System reset is completed.
17:19:19 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:19:21 INFO  : ps7_init is completed.
17:19:21 INFO  : ps7_post_config is completed.
17:29:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:29:55 INFO  : System reset is completed.
17:30:07 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:30:08 INFO  : ps7_init is completed.
17:30:08 INFO  : ps7_post_config is completed.
18:02:55 ERROR : Failed to regenerate sources for BSP project standalone_bsp_0
org.eclipse.core.internal.resources.ResourceException: Problems encountered while deleting resources.
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:816)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:769)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:170)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2345)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:121)
Contains: Could not delete '/standalone_bsp_0/ps7_cortexa9_0'.
org.eclipse.core.internal.resources.ResourceException: Problems encountered while deleting resources.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.delete(FileSystemResourceManager.java:351)
	at org.eclipse.core.internal.resources.ResourceTree.internalDeleteFolder(ResourceTree.java:352)
	at org.eclipse.core.internal.resources.ResourceTree.standardDeleteFolder(ResourceTree.java:798)
	at org.eclipse.core.internal.resources.Resource.unprotectedDelete(Resource.java:1977)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:803)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:769)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:170)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2345)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:121)
Contains: Problems encountered while deleting files.
Contains: Could not delete: Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\standalone_bsp_0\ps7_cortexa9_0\include.
Contains: Could not delete: Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\standalone_bsp_0\ps7_cortexa9_0.
18:03:19 INFO  : Refreshed build settings on project Test_ram
18:03:19 INFO  : Refreshed build settings on project hello
18:03:19 INFO  : Refreshed build settings on project test_periph
18:03:19 INFO  : Refreshed build settings on project test_ram_basis
18:03:26 ERROR : Failed to regenerate sources for BSP project standalone_bsp_0
org.eclipse.core.internal.resources.ResourceException: Problems encountered while deleting resources.
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:816)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:769)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:170)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2345)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:121)
Contains: Could not delete '/standalone_bsp_0/ps7_cortexa9_0'.
org.eclipse.core.internal.resources.ResourceException: Problems encountered while deleting resources.
	at org.eclipse.core.internal.localstore.FileSystemResourceManager.delete(FileSystemResourceManager.java:351)
	at org.eclipse.core.internal.resources.ResourceTree.internalDeleteFolder(ResourceTree.java:352)
	at org.eclipse.core.internal.resources.ResourceTree.standardDeleteFolder(ResourceTree.java:798)
	at org.eclipse.core.internal.resources.Resource.unprotectedDelete(Resource.java:1977)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:803)
	at org.eclipse.core.internal.resources.Resource.delete(Resource.java:769)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:170)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2345)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:121)
Contains: Problems encountered while deleting files.
Contains: Could not delete: Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\standalone_bsp_0\ps7_cortexa9_0\include.
Contains: Could not delete: Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\standalone_bsp_0\ps7_cortexa9_0.
18:04:03 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:04:25 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
18:04:26 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
18:04:26 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
18:10:31 INFO  : Refreshed build settings on project Test_ram
18:10:31 INFO  : Refreshed build settings on project hello
18:10:31 INFO  : Refreshed build settings on project test_periph
18:10:31 INFO  : Refreshed build settings on project test_ram_basis
18:15:46 INFO  : System reset is completed.
18:15:58 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
18:15:59 INFO  : ps7_init is completed.
18:16:00 INFO  : ps7_post_config is completed.
18:21:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:22:00 INFO  : System reset is completed.
18:22:12 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
18:22:13 INFO  : ps7_init is completed.
18:22:13 INFO  : ps7_post_config is completed.
18:23:57 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:24:01 INFO  : System reset is completed.
18:24:13 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
18:24:14 INFO  : ps7_init is completed.
18:24:14 INFO  : ps7_post_config is completed.
18:26:05 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:26:10 INFO  : System reset is completed.
18:26:22 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
18:26:23 INFO  : ps7_init is completed.
18:26:23 INFO  : ps7_post_config is completed.
11:20:58 INFO  : System reset is completed.
11:21:10 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:21:11 INFO  : ps7_init is completed.
11:21:11 INFO  : ps7_post_config is completed.
13:23:08 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:23:12 INFO  : System reset is completed.
13:23:23 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:23:25 INFO  : ps7_init is completed.
13:23:25 INFO  : ps7_post_config is completed.
13:32:05 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:33:03 INFO  : System reset is completed.
13:33:15 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:33:16 INFO  : ps7_init is completed.
13:33:16 INFO  : ps7_post_config is completed.
13:39:28 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:39:35 INFO  : System reset is completed.
13:39:47 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:39:48 INFO  : ps7_init is completed.
13:39:48 INFO  : ps7_post_config is completed.
13:43:03 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:43:10 INFO  : System reset is completed.
13:43:22 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:43:23 INFO  : ps7_init is completed.
13:43:23 INFO  : ps7_post_config is completed.
13:46:58 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:48:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:49:00 INFO  : System reset is completed.
13:49:12 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:49:13 INFO  : ps7_init is completed.
13:49:13 INFO  : ps7_post_config is completed.
13:51:13 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:51:20 INFO  : System reset is completed.
13:51:32 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:51:33 INFO  : ps7_init is completed.
13:51:33 INFO  : ps7_post_config is completed.
14:04:53 INFO  : System reset is completed.
14:05:06 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:05:07 INFO  : ps7_init is completed.
14:05:07 INFO  : ps7_post_config is completed.
14:08:44 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:08:57 INFO  : System reset is completed.
14:09:09 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:09:10 INFO  : ps7_init is completed.
14:09:10 INFO  : ps7_post_config is completed.
14:48:05 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:48:14 INFO  : System reset is completed.
14:48:26 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:48:27 INFO  : ps7_init is completed.
14:48:27 INFO  : ps7_post_config is completed.
14:51:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:51:53 INFO  : System reset is completed.
14:52:05 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:52:06 INFO  : ps7_init is completed.
14:52:06 INFO  : ps7_post_config is completed.
14:55:05 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:55:08 INFO  : System reset is completed.
14:55:20 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:55:21 INFO  : ps7_init is completed.
14:55:21 INFO  : ps7_post_config is completed.
15:10:25 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:10:28 INFO  : System reset is completed.
15:10:40 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:10:41 INFO  : ps7_init is completed.
15:10:41 INFO  : ps7_post_config is completed.
16:10:12 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:33:31 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
16:33:32 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
16:33:33 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
16:34:54 INFO  : System reset is completed.
16:35:06 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:35:07 INFO  : ps7_init is completed.
16:35:07 INFO  : ps7_post_config is completed.
16:36:27 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:52:32 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
16:52:32 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
16:52:33 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
16:52:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1442501311953,  Project:1435918030349
16:52:40 INFO  : The hardware specification for project 'zynq_design_wrapper_hw_platform_0' is different from Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
16:52:40 INFO  : Copied contents of Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_0\system.hdf.
16:54:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:55:35 INFO  : 
16:55:40 INFO  : Updating hardware inferred compiler options for FSBL.
16:55:41 INFO  : Updating hardware inferred compiler options for Test_ram.
16:55:42 INFO  : Updating hardware inferred compiler options for hello.
16:55:43 INFO  : Updating hardware inferred compiler options for test_periph.
16:55:43 INFO  : Updating hardware inferred compiler options for test_ram_basis.
16:55:44 INFO  : Clearing existing target manager status.
16:57:13 INFO  : System reset is completed.
16:57:25 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:57:26 INFO  : ps7_init is completed.
16:57:26 INFO  : ps7_post_config is completed.
17:04:36 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:11:47 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
17:11:48 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
17:11:49 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
17:11:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1442502664541,  Project:1442501311953
17:11:54 INFO  : The hardware specification for project 'zynq_design_wrapper_hw_platform_0' is different from Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
17:11:55 INFO  : Copied contents of Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_0\system.hdf.
17:13:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:15:45 INFO  : 
17:15:52 INFO  : Updating hardware inferred compiler options for FSBL.
17:15:53 INFO  : Updating hardware inferred compiler options for Test_ram.
17:15:53 INFO  : Updating hardware inferred compiler options for hello.
17:15:54 INFO  : Updating hardware inferred compiler options for test_periph.
17:15:55 INFO  : Updating hardware inferred compiler options for test_ram_basis.
17:15:55 INFO  : Clearing existing target manager status.
17:18:58 INFO  : System reset is completed.
17:19:10 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:19:11 INFO  : ps7_init is completed.
17:19:11 INFO  : ps7_post_config is completed.
17:33:08 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:33:14 INFO  : System reset is completed.
17:33:26 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:33:27 INFO  : ps7_init is completed.
17:33:27 INFO  : ps7_post_config is completed.
17:39:19 INFO  : System reset is completed.
17:39:31 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:39:32 INFO  : ps7_init is completed.
17:39:32 INFO  : ps7_post_config is completed.
17:42:05 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:42:09 INFO  : System reset is completed.
17:42:21 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:42:22 INFO  : ps7_init is completed.
17:42:22 INFO  : ps7_post_config is completed.
17:50:10 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:50:40 INFO  : System reset is completed.
17:50:52 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
17:50:53 INFO  : ps7_init is completed.
17:50:53 INFO  : ps7_post_config is completed.
18:03:10 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:03:14 INFO  : System reset is completed.
18:03:26 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
18:03:27 INFO  : ps7_init is completed.
18:03:27 INFO  : ps7_post_config is completed.
18:20:16 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:20:19 INFO  : System reset is completed.
18:20:31 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
18:20:32 INFO  : ps7_init is completed.
18:20:33 INFO  : ps7_post_config is completed.
11:48:29 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Unknown Error Occured
    Cable is not connected to the host

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:51:46 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:53:08 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:55:04 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:56:04 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:56:41 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
11:56:42 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
11:56:42 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
12:05:20 INFO  : System reset is completed.
12:05:32 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
12:05:33 INFO  : ps7_init is completed.
12:05:33 INFO  : ps7_post_config is completed.
12:07:10 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
12:07:10 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
12:07:10 ERROR : Disconnect target failed.
13:18:02 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Unknown Error Occured
    Target '64' Does NOT exist in the Current System


	at com.xilinx.sdk.targetmanager.internal.TM.doSystemReset(TM.java:968)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:437)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
13:18:02 ERROR : Disconnect target failed.No Target with ID 64 in the System


13:18:26 ERROR : Disconnect target failed.No Target with ID 64 in the System


13:18:26 ERROR : Unable to disconnect from existing targets
java.lang.RuntimeException: No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:327)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:306)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:210)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:57)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl$2.run(BundleContextImpl.java:771)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl.stop(BundleContextImpl.java:764)
	at org.eclipse.osgi.framework.internal.core.BundleHost.stopWorker(BundleHost.java:510)
	at org.eclipse.osgi.framework.internal.core.AbstractBundle.suspend(AbstractBundle.java:566)
	at org.eclipse.osgi.framework.internal.core.Framework.suspendBundle(Framework.java:1206)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.decFWSL(StartLevelManager.java:592)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.doSetStartLevel(StartLevelManager.java:257)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.shutdown(StartLevelManager.java:215)
	at org.eclipse.osgi.framework.internal.core.InternalSystemBundle.suspend(InternalSystemBundle.java:284)
	at org.eclipse.osgi.framework.internal.core.Framework.shutdown(Framework.java:692)
	at org.eclipse.osgi.framework.internal.core.Framework.close(Framework.java:600)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.shutdown(EclipseStarter.java:400)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:200)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
13:18:26 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:18:39 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
13:18:40 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
13:18:41 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
13:20:20 INFO  : System reset is completed.
13:20:32 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:20:33 INFO  : ps7_init is completed.
13:20:33 INFO  : ps7_post_config is completed.
13:38:56 INFO  : System reset is completed.
13:39:08 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:39:09 INFO  : ps7_init is completed.
13:39:09 INFO  : ps7_post_config is completed.
13:45:09 INFO  : System reset is completed.
13:45:20 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:45:21 INFO  : ps7_init is completed.
13:45:21 INFO  : ps7_post_config is completed.
13:54:07 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:54:27 INFO  : System reset is completed.
13:54:39 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
13:54:40 INFO  : ps7_init is completed.
13:54:40 INFO  : ps7_post_config is completed.
14:04:28 INFO  : System reset is completed.
14:04:40 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:04:41 INFO  : ps7_init is completed.
14:04:41 INFO  : ps7_post_config is completed.
14:31:57 INFO  : System reset is completed.
14:32:09 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:32:10 INFO  : ps7_init is completed.
14:32:10 INFO  : ps7_post_config is completed.
14:39:16 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Unknown Error Occured
    Cable is not connected to the host

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:40:35 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:40:45 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:40:59 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
14:41:00 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
14:41:01 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
14:45:51 INFO  : System reset is completed.
14:46:04 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
14:46:05 INFO  : ps7_init is completed.
14:46:05 INFO  : ps7_post_config is completed.
15:25:16 INFO  : System reset is completed.
15:25:28 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:25:29 INFO  : ps7_init is completed.
15:25:29 INFO  : ps7_post_config is completed.
16:05:59 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1443448914403,  Project:1442502664541
16:05:59 INFO  : Project zynq_design_wrapper_hw_platform_0's source hardware specification located at Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:06:24 INFO  : Project zynq_design_wrapper_hw_platform_0's source hardware specification location will not be monitored anymore.
16:06:33 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:06:53 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
16:06:55 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
16:12:16 INFO  : System reset is completed.
16:12:28 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:12:30 INFO  : ps7_init is completed.
16:12:30 INFO  : ps7_post_config is completed.
16:30:04 INFO  : BSP Project P/standalone_bsp_1 has been successfully migrated.
16:34:09 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:34:40 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
16:34:41 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_1.
16:34:42 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
16:35:37 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
16:35:37 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1464] Hardware instance  not found in the design
16:36:46 INFO  : System reset is completed.
16:36:58 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:36:59 INFO  : ps7_init is completed.
16:36:59 INFO  : ps7_post_config is completed.
16:41:31 INFO  : System reset is completed.
16:41:43 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:41:44 INFO  : ps7_init is completed.
16:41:44 INFO  : ps7_post_config is completed.
16:42:57 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:51:57 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
16:51:59 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_1.
16:51:59 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
16:53:07 INFO  : System reset is completed.
16:53:19 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:53:20 INFO  : ps7_init is completed.
16:53:21 INFO  : ps7_post_config is completed.
16:54:22 INFO  : System reset is completed.
16:54:33 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:54:34 INFO  : ps7_init is completed.
16:54:35 INFO  : ps7_post_config is completed.
16:57:22 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:57:31 INFO  : System reset is completed.
16:57:43 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:57:44 INFO  : ps7_init is completed.
16:57:45 INFO  : ps7_post_config is completed.
16:58:59 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:59:02 INFO  : System reset is completed.
16:59:14 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:59:15 INFO  : ps7_init is completed.
16:59:15 INFO  : ps7_post_config is completed.
17:01:31 INFO  : System reset is completed.
17:01:43 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:01:44 INFO  : ps7_init is completed.
17:01:44 INFO  : ps7_post_config is completed.
17:04:39 INFO  : Refreshed build settings on project Test_ram
17:04:39 INFO  : Refreshed build settings on project hello
17:04:39 INFO  : Refreshed build settings on project test_periph
17:04:39 INFO  : Refreshed build settings on project test_ram_basis
17:05:12 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:05:17 INFO  : System reset is completed.
17:05:31 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:05:33 INFO  : ps7_init is completed.
17:05:33 INFO  : ps7_post_config is completed.
17:07:34 INFO  : No changes in MSS file content so not generating sources.
17:11:07 INFO  : System reset is completed.
17:11:19 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:11:20 INFO  : ps7_init is completed.
17:11:20 INFO  : ps7_post_config is completed.
14:28:14 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.bin
14:28:14 INFO  : Creating new bif file Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\test_periph.bif
14:28:17 INFO  : Bootgen command execution is done.
15:46:14 INFO  : System reset is completed.
15:46:26 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:46:27 INFO  : ps7_init is completed.
15:46:27 INFO  : ps7_post_config is completed.
18:01:56 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:14:45 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
18:14:46 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_1.
18:14:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1443629391147,  Project:1443448914403
18:14:46 INFO  : The hardware specification for project 'zynq_design_wrapper_hw_platform_1' is different from Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
18:14:46 INFO  : Copied contents of Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_1\system.hdf.
18:14:47 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
18:16:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:17:23 INFO  : 
18:17:30 INFO  : Updating hardware inferred compiler options for Test_ram.
18:17:30 INFO  : Updating hardware inferred compiler options for hello.
18:17:31 INFO  : Updating hardware inferred compiler options for test_periph.
18:17:32 INFO  : Updating hardware inferred compiler options for test_ram_basis.
18:17:32 INFO  : Clearing existing target manager status.
18:17:33 INFO  : Closing and re-opening the MSS file of ther project standalone_bsp_1
18:17:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:20:29 INFO  : System reset is completed.
18:20:41 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
18:20:42 INFO  : ps7_init is completed.
18:20:42 INFO  : ps7_post_config is completed.
18:23:42 INFO  : System reset is completed.
18:23:53 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
18:23:54 INFO  : ps7_init is completed.
18:23:54 INFO  : ps7_post_config is completed.
14:10:51 INFO  : System reset is completed.
14:11:03 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
14:11:04 INFO  : ps7_init is completed.
14:11:04 INFO  : ps7_post_config is completed.
14:22:02 INFO  : System reset is completed.
14:22:13 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
14:22:15 INFO  : ps7_init is completed.
14:22:15 INFO  : ps7_post_config is completed.
14:32:15 INFO  : System reset is completed.
14:32:27 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
14:32:28 INFO  : ps7_init is completed.
14:32:28 INFO  : ps7_post_config is completed.
14:34:49 INFO  : System reset is completed.
14:35:01 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
14:35:02 INFO  : ps7_init is completed.
14:35:02 INFO  : ps7_post_config is completed.
14:41:34 INFO  : System reset is completed.
14:41:46 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
14:41:47 INFO  : ps7_init is completed.
14:41:47 INFO  : ps7_post_config is completed.
14:44:48 INFO  : System reset is completed.
14:45:00 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
14:45:01 INFO  : ps7_init is completed.
14:45:01 INFO  : ps7_post_config is completed.
15:16:35 INFO  : System reset is completed.
15:16:47 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:16:48 INFO  : ps7_init is completed.
15:16:48 INFO  : ps7_post_config is completed.
15:31:29 INFO  : System reset is completed.
15:31:41 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:31:42 INFO  : ps7_init is completed.
15:31:42 INFO  : ps7_post_config is completed.
15:43:57 INFO  : System reset is completed.
15:44:09 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:44:10 INFO  : ps7_init is completed.
15:44:10 INFO  : ps7_post_config is completed.
16:15:05 INFO  : System reset is completed.
16:15:17 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:15:18 INFO  : ps7_init is completed.
16:15:18 INFO  : ps7_post_config is completed.
16:19:01 INFO  : System reset is completed.
16:19:13 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:19:14 INFO  : ps7_init is completed.
16:19:14 INFO  : ps7_post_config is completed.
16:29:33 INFO  : System reset is completed.
16:29:45 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:29:46 INFO  : ps7_init is completed.
16:29:46 INFO  : ps7_post_config is completed.
16:42:19 INFO  : System reset is completed.
16:42:30 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:42:31 INFO  : ps7_init is completed.
16:42:32 INFO  : ps7_post_config is completed.
16:45:21 INFO  : System reset is completed.
16:45:33 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:45:34 INFO  : ps7_init is completed.
16:45:34 INFO  : ps7_post_config is completed.
16:50:17 INFO  : System reset is completed.
16:50:29 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:50:30 INFO  : ps7_init is completed.
16:50:30 INFO  : ps7_post_config is completed.
16:56:46 INFO  : System reset is completed.
16:56:58 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:56:59 INFO  : ps7_init is completed.
16:56:59 INFO  : ps7_post_config is completed.
17:01:37 INFO  : System reset is completed.
17:01:49 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:01:50 INFO  : ps7_init is completed.
17:01:50 INFO  : ps7_post_config is completed.
17:06:28 INFO  : System reset is completed.
17:06:40 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:06:41 INFO  : ps7_init is completed.
17:06:41 INFO  : ps7_post_config is completed.
17:10:14 INFO  : System reset is completed.
17:10:26 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:10:27 INFO  : ps7_init is completed.
17:10:27 INFO  : ps7_post_config is completed.
17:15:12 INFO  : System reset is completed.
17:15:24 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:15:25 INFO  : ps7_init is completed.
17:15:25 INFO  : ps7_post_config is completed.
13:46:27 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Unknown Error Occured
    Cable is not connected to the host

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
13:48:18 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
13:48:55 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
13:49:06 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:49:47 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
13:49:48 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_1.
13:49:49 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
13:53:30 INFO  : System reset is completed.
13:53:42 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
13:53:43 INFO  : ps7_init is completed.
13:53:43 INFO  : ps7_post_config is completed.
15:47:01 INFO  : System reset is completed.
15:47:13 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:47:14 INFO  : ps7_init is completed.
15:47:15 INFO  : ps7_post_config is completed.
15:58:32 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:58:39 INFO  : System reset is completed.
15:58:51 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:58:52 INFO  : ps7_init is completed.
15:58:52 INFO  : ps7_post_config is completed.
16:04:14 INFO  : System reset is completed.
16:04:26 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:04:27 INFO  : ps7_init is completed.
16:04:27 INFO  : ps7_post_config is completed.
16:06:28 INFO  : System reset is completed.
16:06:40 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:06:41 INFO  : ps7_init is completed.
16:06:41 INFO  : ps7_post_config is completed.
16:16:23 INFO  : System reset is completed.
16:16:35 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:16:36 INFO  : ps7_init is completed.
16:16:36 INFO  : ps7_post_config is completed.
16:26:14 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:26:21 INFO  : System reset is completed.
16:26:32 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:26:33 INFO  : ps7_init is completed.
16:26:34 INFO  : ps7_post_config is completed.
16:44:12 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Unknown Error Occured
    Cable is not connected to the host

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:44:54 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:45:08 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:49:19 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
16:49:20 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_1.
16:49:20 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
16:50:24 INFO  : System reset is completed.
16:50:36 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit
    Reason: Programming failed


16:50:36 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit
    Reason: Programming failed


16:50:36 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:454)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:51:20 INFO  : System reset is completed.
16:51:32 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:51:33 INFO  : ps7_init is completed.
16:51:33 INFO  : ps7_post_config is completed.
16:56:05 INFO  : System reset is completed.
16:56:17 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:56:18 INFO  : ps7_init is completed.
16:56:18 INFO  : ps7_post_config is completed.
17:02:54 INFO  : System reset is completed.
17:03:06 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:03:07 INFO  : ps7_init is completed.
17:03:07 INFO  : ps7_post_config is completed.
11:23:14 INFO  : System reset is completed.
11:23:26 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
11:23:27 INFO  : ps7_init is completed.
11:23:27 INFO  : ps7_post_config is completed.
11:30:32 INFO  : System reset is completed.
11:30:44 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
11:30:45 INFO  : ps7_init is completed.
11:30:45 INFO  : ps7_post_config is completed.
11:33:15 INFO  : System reset is completed.
11:33:27 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
11:33:28 INFO  : ps7_init is completed.
11:33:28 INFO  : ps7_post_config is completed.
14:52:50 INFO  : System reset is completed.
14:53:02 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
14:53:03 INFO  : ps7_init is completed.
14:53:03 INFO  : ps7_post_config is completed.
15:08:33 INFO  : System reset is completed.
15:08:45 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:08:46 INFO  : ps7_init is completed.
15:08:46 INFO  : ps7_post_config is completed.
15:13:15 INFO  : System reset is completed.
15:13:27 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:13:28 INFO  : ps7_init is completed.
15:13:28 INFO  : ps7_post_config is completed.
15:15:57 INFO  : System reset is completed.
15:16:09 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:16:10 INFO  : ps7_init is completed.
15:16:11 INFO  : ps7_post_config is completed.
15:18:08 INFO  : System reset is completed.
15:18:20 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:18:21 INFO  : ps7_init is completed.
15:18:21 INFO  : ps7_post_config is completed.
15:20:29 INFO  : System reset is completed.
15:20:41 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:20:42 INFO  : ps7_init is completed.
15:20:42 INFO  : ps7_post_config is completed.
15:25:49 INFO  : System reset is completed.
15:26:01 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:26:02 INFO  : ps7_init is completed.
15:26:02 INFO  : ps7_post_config is completed.
15:29:00 INFO  : System reset is completed.
15:29:12 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:29:13 INFO  : ps7_init is completed.
15:29:13 INFO  : ps7_post_config is completed.
15:31:50 INFO  : System reset is completed.
15:32:02 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:32:03 INFO  : ps7_init is completed.
15:32:03 INFO  : ps7_post_config is completed.
15:39:34 INFO  : System reset is completed.
15:39:46 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:39:47 INFO  : ps7_init is completed.
15:39:47 INFO  : ps7_post_config is completed.
15:49:58 INFO  : System reset is completed.
15:50:10 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:50:11 INFO  : ps7_init is completed.
15:50:11 INFO  : ps7_post_config is completed.
15:51:52 INFO  : System reset is completed.
15:52:03 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:52:04 INFO  : ps7_init is completed.
15:52:05 INFO  : ps7_post_config is completed.
15:53:21 INFO  : System reset is completed.
15:53:32 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:53:34 INFO  : ps7_init is completed.
15:53:34 INFO  : ps7_post_config is completed.
15:56:53 INFO  : System reset is completed.
15:57:05 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:57:06 INFO  : ps7_init is completed.
15:57:06 INFO  : ps7_post_config is completed.
16:09:20 INFO  : System reset is completed.
16:09:32 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:09:33 INFO  : ps7_init is completed.
16:09:33 INFO  : ps7_post_config is completed.
16:14:46 INFO  : System reset is completed.
16:14:58 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:14:59 INFO  : ps7_init is completed.
16:14:59 INFO  : ps7_post_config is completed.
16:40:31 INFO  : System reset is completed.
16:40:43 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:40:44 INFO  : ps7_init is completed.
16:40:44 INFO  : ps7_post_config is completed.
17:14:15 INFO  : System reset is completed.
17:14:27 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:14:28 INFO  : ps7_init is completed.
17:14:28 INFO  : ps7_post_config is completed.
17:15:24 INFO  : System reset is completed.
17:15:36 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:15:37 INFO  : ps7_init is completed.
17:15:37 INFO  : ps7_post_config is completed.
17:25:16 INFO  : Project FSBL_bsp was a BSP project. Please update references.
17:25:16 ERROR : SDK has detected that project FSBL_bsp has been deleted (or renamed).
If this project was a BSP referenced by other C/C++ applications, then those applications will fail to build now. Please right click on those applications and click 'Change Referenced BSP' to update those projects' BSP references.
17:26:55 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:27:12 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
17:27:13 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_1.
17:27:14 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
10:35:31 INFO  : Invoking Bootgen: bootgen -image FSBL.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\FSBL\bootimage\BOOT.bin
10:35:31 INFO  : Creating new bif file Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\FSBL\bootimage\FSBL.bif
10:35:34 INFO  : Bootgen command execution is done.
10:38:13 INFO  : System reset is completed.
10:38:26 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
10:38:27 INFO  : ps7_init is completed.
10:38:27 INFO  : ps7_post_config is completed.
10:39:44 INFO  : System reset is completed.
10:39:56 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
10:39:57 INFO  : ps7_init is completed.
10:39:57 INFO  : ps7_post_config is completed.
10:51:25 INFO  : System reset is completed.
10:51:37 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
10:51:38 INFO  : ps7_init is completed.
10:51:38 INFO  : ps7_post_config is completed.
10:57:53 INFO  : Refreshed build settings on project FSBL
10:57:53 INFO  : Refreshed build settings on project Test_ram
10:57:53 INFO  : Refreshed build settings on project hello
10:57:53 INFO  : Refreshed build settings on project test_periph
10:57:53 INFO  : Refreshed build settings on project test_ram_basis
10:58:52 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.bin
10:58:52 INFO  : Creating new bif file Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\test_periph.bif
10:58:55 INFO  : Bootgen command execution is done.
11:11:23 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.mcs
11:11:30 INFO  : Bootgen command execution is done.
13:07:01 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.bin -w on
13:07:04 INFO  : Bootgen command execution is done.
13:07:37 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.mcs -w on
13:07:43 INFO  : Bootgen command execution is done.
13:41:47 INFO  : System reset is completed.
13:41:59 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
13:42:00 INFO  : ps7_init is completed.
13:42:00 INFO  : ps7_post_config is completed.
13:43:18 INFO  : System reset is completed.
13:43:30 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
13:43:31 INFO  : ps7_init is completed.
13:43:31 INFO  : ps7_post_config is completed.
13:45:45 INFO  : System reset is completed.
13:45:57 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
13:45:58 INFO  : ps7_init is completed.
13:45:58 INFO  : ps7_post_config is completed.
13:48:04 INFO  : System reset is completed.
13:48:16 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
13:48:17 INFO  : ps7_init is completed.
13:48:17 INFO  : ps7_post_config is completed.
13:50:56 INFO  : System reset is completed.
13:51:08 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
13:51:09 INFO  : ps7_init is completed.
13:51:09 INFO  : ps7_post_config is completed.
14:37:59 INFO  : System reset is completed.
14:38:11 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
14:38:12 INFO  : ps7_init is completed.
14:38:12 INFO  : ps7_post_config is completed.
15:29:24 INFO  : System reset is completed.
15:29:36 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:29:37 INFO  : ps7_init is completed.
15:29:37 INFO  : ps7_post_config is completed.
16:05:12 INFO  : System reset is completed.
16:05:24 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:05:25 INFO  : ps7_init is completed.
16:05:25 INFO  : ps7_post_config is completed.
16:06:45 INFO  : System reset is completed.
16:06:57 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:06:58 INFO  : ps7_init is completed.
16:06:58 INFO  : ps7_post_config is completed.
16:08:05 INFO  : System reset is completed.
16:08:17 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:08:18 INFO  : ps7_init is completed.
16:08:18 INFO  : ps7_post_config is completed.
17:06:33 INFO  : System reset is completed.
17:06:45 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:06:46 INFO  : ps7_init is completed.
17:06:46 INFO  : ps7_post_config is completed.
17:17:48 INFO  : System reset is completed.
17:18:00 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:18:01 INFO  : ps7_init is completed.
17:18:01 INFO  : ps7_post_config is completed.
17:19:32 INFO  : System reset is completed.
17:19:43 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:19:45 INFO  : ps7_init is completed.
17:19:45 INFO  : ps7_post_config is completed.
17:31:54 INFO  : System reset is completed.
17:32:06 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:32:07 INFO  : ps7_init is completed.
17:32:07 INFO  : ps7_post_config is completed.
17:35:53 INFO  : System reset is completed.
17:36:05 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:36:06 INFO  : ps7_init is completed.
17:36:06 INFO  : ps7_post_config is completed.
17:38:34 INFO  : System reset is completed.
17:38:46 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:38:47 INFO  : ps7_init is completed.
17:38:47 INFO  : ps7_post_config is completed.
17:40:59 INFO  : System reset is completed.
17:41:11 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:41:12 INFO  : ps7_init is completed.
17:41:12 INFO  : ps7_post_config is completed.
17:43:51 INFO  : System reset is completed.
17:44:03 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:44:04 INFO  : ps7_init is completed.
17:44:04 INFO  : ps7_post_config is completed.
17:49:54 INFO  : System reset is completed.
17:50:06 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:50:07 INFO  : ps7_init is completed.
17:50:07 INFO  : ps7_post_config is completed.
17:51:39 INFO  : System reset is completed.
17:51:51 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:51:52 INFO  : ps7_init is completed.
17:51:52 INFO  : ps7_post_config is completed.
17:56:12 INFO  : System reset is completed.
17:56:24 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:56:25 INFO  : ps7_init is completed.
17:56:25 INFO  : ps7_post_config is completed.
18:02:43 INFO  : System reset is completed.
18:02:55 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
18:02:56 INFO  : ps7_init is completed.
18:02:56 INFO  : ps7_post_config is completed.
18:05:57 INFO  : System reset is completed.
18:06:09 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
18:06:10 INFO  : ps7_init is completed.
18:06:10 INFO  : ps7_post_config is completed.
11:22:24 INFO  : System reset is completed.
11:22:36 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
11:22:37 INFO  : ps7_init is completed.
11:22:38 INFO  : ps7_post_config is completed.
11:29:38 INFO  : System reset is completed.
11:29:50 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
11:29:51 INFO  : ps7_init is completed.
11:29:51 INFO  : ps7_post_config is completed.
11:33:44 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:34:08 INFO  : System reset is completed.
11:34:20 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
11:34:21 INFO  : ps7_init is completed.
11:34:21 INFO  : ps7_post_config is completed.
11:48:43 INFO  : System reset is completed.
11:48:55 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
11:48:56 INFO  : ps7_init is completed.
11:48:56 INFO  : ps7_post_config is completed.
12:00:13 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:33:23 INFO  : System reset is completed.
13:33:34 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
13:33:35 INFO  : ps7_init is completed.
13:33:36 INFO  : ps7_post_config is completed.
13:41:52 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:41:58 INFO  : System reset is completed.
13:42:10 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
13:42:11 INFO  : ps7_init is completed.
13:42:11 INFO  : ps7_post_config is completed.
13:56:59 INFO  : System reset is completed.
13:57:11 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
13:57:12 INFO  : ps7_init is completed.
13:57:13 INFO  : ps7_post_config is completed.
14:04:53 INFO  : System reset is completed.
14:05:05 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
14:05:06 INFO  : ps7_init is completed.
14:05:06 INFO  : ps7_post_config is completed.
14:34:44 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:34:50 INFO  : System reset is completed.
14:35:02 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
14:35:03 INFO  : ps7_init is completed.
14:35:03 INFO  : ps7_post_config is completed.
14:58:19 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:58:26 INFO  : System reset is completed.
14:58:38 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
14:58:39 INFO  : ps7_init is completed.
14:58:39 INFO  : ps7_post_config is completed.
15:02:33 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:02:37 INFO  : System reset is completed.
15:02:49 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:02:50 INFO  : ps7_init is completed.
15:02:50 INFO  : ps7_post_config is completed.
15:05:38 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:05:41 INFO  : System reset is completed.
15:05:53 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:05:54 INFO  : ps7_init is completed.
15:05:54 INFO  : ps7_post_config is completed.
15:14:22 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:14:40 INFO  : System reset is completed.
15:14:52 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:14:53 INFO  : ps7_init is completed.
15:14:53 INFO  : ps7_post_config is completed.
15:36:51 INFO  : System reset is completed.
15:37:03 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:37:05 INFO  : ps7_init is completed.
15:37:05 INFO  : ps7_post_config is completed.
15:38:37 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:38:40 INFO  : System reset is completed.
15:38:52 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:38:53 INFO  : ps7_init is completed.
15:38:53 INFO  : ps7_post_config is completed.
15:49:02 INFO  : System reset is completed.
15:49:14 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:49:15 INFO  : ps7_init is completed.
15:49:15 INFO  : ps7_post_config is completed.
15:53:28 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:53:32 INFO  : Processor reset is completed for ps7_cortexa9_0
15:55:16 INFO  : System reset is completed.
15:55:28 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:55:29 INFO  : ps7_init is completed.
15:55:29 INFO  : ps7_post_config is completed.
16:34:23 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:34:32 INFO  : System reset is completed.
16:34:44 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:34:45 INFO  : ps7_init is completed.
16:34:45 INFO  : ps7_post_config is completed.
16:35:31 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:35:38 INFO  : Processor reset is completed for ps7_cortexa9_0
16:37:42 INFO  : Processor reset is completed for ps7_cortexa9_0
16:39:13 INFO  : Processor reset is completed for ps7_cortexa9_0
16:41:56 INFO  : Processor reset is completed for ps7_cortexa9_0
16:46:44 INFO  : Processor reset is completed for ps7_cortexa9_0
16:48:00 INFO  : Processor reset is completed for ps7_cortexa9_0
17:04:21 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:15:24 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
17:15:26 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
17:15:26 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_1.
17:38:30 INFO  : Inferring section assignments and sizes from elf file: Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\Test_ram\Debug\Test_ram.elf
17:39:29 INFO  : Inferring section assignments and sizes from elf file: Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\Debug\test_periph.elf
17:43:54 INFO  : Successfully generated Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\src\lscript.ld.
17:43:54 INFO  : Applying linker script to all configurations of project test_periph.
17:43:54 INFO  : Setting rebuild state to true for all configurations of project test_periph.
17:45:32 INFO  : System reset is completed.
17:45:43 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:45:45 INFO  : ps7_init is completed.
17:45:45 INFO  : ps7_post_config is completed.
17:48:59 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:49:05 INFO  : System reset is completed.
17:49:17 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:49:18 INFO  : ps7_init is completed.
17:49:18 INFO  : ps7_post_config is completed.
10:16:37 INFO  : System reset is completed.
10:16:49 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
10:16:50 INFO  : ps7_init is completed.
10:16:50 INFO  : ps7_post_config is completed.
10:47:04 INFO  : System reset is completed.
10:47:15 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
10:47:16 INFO  : ps7_init is completed.
10:47:17 INFO  : ps7_post_config is completed.
11:11:25 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:11:30 INFO  : System reset is completed.
11:11:42 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
11:11:43 INFO  : ps7_init is completed.
11:11:43 INFO  : ps7_post_config is completed.
11:22:17 INFO  : Inferring section assignments and sizes from elf file: Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\FSBL\Debug\FSBL.elf
11:25:58 INFO  : System reset is completed.
11:26:10 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
11:26:11 INFO  : ps7_init is completed.
11:26:11 INFO  : ps7_post_config is completed.
11:27:16 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:27:19 INFO  : System reset is completed.
11:27:31 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
11:27:32 INFO  : ps7_init is completed.
11:27:32 INFO  : ps7_post_config is completed.
11:42:33 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:03:52 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
12:03:53 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_1.
12:03:53 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
12:05:33 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.mcs -w on
12:05:40 INFO  : Bootgen command execution is done.
13:16:00 INFO  : Inferring section assignments and sizes from elf file: Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\Release\test_periph.elf
13:16:17 INFO  : Successfully generated Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\src\lscript.ld.
13:16:17 INFO  : Applying linker script to all configurations of project test_periph.
13:16:17 INFO  : Setting rebuild state to true for all configurations of project test_periph.
13:17:13 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.bin -w on
13:17:16 INFO  : Bootgen command execution is done.
13:18:18 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.mcs -w on
13:18:24 INFO  : Bootgen command execution is done.
13:47:47 INFO  : System reset is completed.
13:48:00 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
13:48:01 INFO  : ps7_init is completed.
13:48:01 INFO  : ps7_post_config is completed.
13:48:46 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.bin -w on
13:48:49 INFO  : Bootgen command execution is done.
13:49:10 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.mcs -w on
13:49:16 INFO  : Bootgen command execution is done.
14:53:40 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.mcs -w on
14:53:40 INFO  : Overwriting existing bif file Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\test_periph.bif
14:53:48 INFO  : Bootgen command execution is done.
15:20:19 INFO  : Inferring section assignments and sizes from elf file: Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\FSBL\Release\FSBL.elf
15:20:39 INFO  : Inferring section assignments and sizes from elf file: Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\Release\test_periph.elf
15:20:55 INFO  : Inferring section assignments and sizes from elf file: Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\FSBL\Release\FSBL.elf
15:21:06 INFO  : Inferring section assignments and sizes from elf file: Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\Release\test_periph.elf
15:21:39 INFO  : Successfully generated Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\src\lscript.ld.
15:21:39 INFO  : Applying linker script to all configurations of project test_periph.
15:21:39 INFO  : Setting rebuild state to true for all configurations of project test_periph.
15:23:23 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.mcs -w on
15:23:30 INFO  : Bootgen command execution is done.
15:40:21 INFO  : Inferring section assignments and sizes from elf file: Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\Release\test_periph.elf
15:40:41 INFO  : Successfully generated Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\src\lscript.ld.
15:40:41 INFO  : Applying linker script to all configurations of project test_periph.
15:40:41 INFO  : Setting rebuild state to true for all configurations of project test_periph.
15:45:15 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.bin
15:45:18 INFO  : Bootgen command execution is done.
15:48:29 INFO  : System reset is completed.
15:48:41 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:48:42 INFO  : ps7_init is completed.
15:48:42 INFO  : ps7_post_config is completed.
15:49:47 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:49:52 INFO  : System reset is completed.
15:50:04 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:50:05 INFO  : ps7_init is completed.
15:50:05 INFO  : ps7_post_config is completed.
16:03:08 INFO  : Inferring section assignments and sizes from elf file: Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\Release\test_periph.elf
16:12:03 INFO  : System reset is completed.
16:12:15 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:12:16 INFO  : ps7_init is completed.
16:12:16 INFO  : ps7_post_config is completed.
16:12:43 INFO  : Inferring section assignments and sizes from elf file: Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\Release\test_periph.elf
16:17:05 INFO  : Successfully generated Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\src\lscript.ld.
16:17:05 INFO  : Applying linker script to all configurations of project test_periph.
16:17:05 INFO  : Setting rebuild state to true for all configurations of project test_periph.
16:18:47 INFO  : Inferring section assignments and sizes from elf file: Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\FSBL\Release\FSBL.elf
16:19:14 INFO  : Inferring section assignments and sizes from elf file: Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\Release\test_periph.elf
16:20:26 INFO  : Successfully generated Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\src\lscript.ld.
16:20:26 INFO  : Applying linker script to all configurations of project test_periph.
16:20:26 INFO  : Setting rebuild state to true for all configurations of project test_periph.
16:21:32 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.mcs -w on
16:21:39 INFO  : Bootgen command execution is done.
16:47:03 INFO  : Inferring section assignments and sizes from elf file: Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\Release\test_periph.elf
16:47:33 INFO  : Successfully generated Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\src\lscript.ld.
16:47:33 INFO  : Applying linker script to all configurations of project test_periph.
16:47:33 INFO  : Setting rebuild state to true for all configurations of project test_periph.
16:48:49 INFO  : System reset is completed.
16:49:01 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:49:02 INFO  : ps7_init is completed.
16:49:03 INFO  : ps7_post_config is completed.
16:50:39 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:50:45 INFO  : System reset is completed.
16:50:58 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:50:59 INFO  : ps7_init is completed.
16:50:59 INFO  : ps7_post_config is completed.
16:53:02 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:53:19 INFO  : System reset is completed.
16:53:31 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:53:32 INFO  : ps7_init is completed.
16:53:32 INFO  : ps7_post_config is completed.
17:07:01 INFO  : Inferring section assignments and sizes from elf file: Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\Release\test_periph.elf
17:09:52 INFO  : Successfully generated Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\src\lscript.ld.
17:09:52 INFO  : Applying linker script to all configurations of project test_periph.
17:09:52 INFO  : Setting rebuild state to true for all configurations of project test_periph.
17:10:37 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.mcs -w on
17:10:43 INFO  : Bootgen command execution is done.
17:24:43 INFO  : Inferring section assignments and sizes from elf file: Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\Release\test_periph.elf
17:25:01 INFO  : Successfully generated Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\src\lscript.ld.
17:25:01 INFO  : Applying linker script to all configurations of project test_periph.
17:25:01 INFO  : Setting rebuild state to true for all configurations of project test_periph.
17:25:50 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.mcs -w on
17:25:56 INFO  : Bootgen command execution is done.
18:02:21 INFO  : System reset is completed.
18:02:33 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
18:02:34 INFO  : ps7_init is completed.
18:02:34 INFO  : ps7_post_config is completed.
18:16:20 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:16:25 INFO  : System reset is completed.
18:16:37 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
18:16:39 INFO  : ps7_init is completed.
18:16:39 INFO  : ps7_post_config is completed.
18:20:53 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:20:56 INFO  : System reset is completed.
18:21:08 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
18:21:09 INFO  : ps7_init is completed.
18:21:09 INFO  : ps7_post_config is completed.
09:41:40 INFO  : System reset is completed.
09:41:51 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
09:41:52 INFO  : ps7_init is completed.
09:41:52 INFO  : ps7_post_config is completed.
09:44:52 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:45:14 INFO  : System reset is completed.
09:45:26 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
09:45:27 INFO  : ps7_init is completed.
09:45:27 INFO  : ps7_post_config is completed.
09:51:51 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:52:21 INFO  : System reset is completed.
09:52:32 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
09:52:34 INFO  : ps7_init is completed.
09:52:34 INFO  : ps7_post_config is completed.
10:02:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:03:04 INFO  : System reset is completed.
10:03:16 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
10:03:17 INFO  : ps7_init is completed.
10:03:17 INFO  : ps7_post_config is completed.
10:31:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:31:54 INFO  : System reset is completed.
10:32:06 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
10:32:07 INFO  : ps7_init is completed.
10:32:07 INFO  : ps7_post_config is completed.
13:31:25 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:31:36 INFO  : System reset is completed.
13:31:48 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
13:31:49 INFO  : ps7_init is completed.
13:31:49 INFO  : ps7_post_config is completed.
13:36:11 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:36:16 INFO  : System reset is completed.
13:36:28 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
13:36:29 INFO  : ps7_init is completed.
13:36:29 INFO  : ps7_post_config is completed.
13:39:15 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:39:18 INFO  : System reset is completed.
13:39:30 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
13:39:31 INFO  : ps7_init is completed.
13:39:31 INFO  : ps7_post_config is completed.
13:46:01 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:46:04 INFO  : System reset is completed.
13:46:16 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
13:46:17 INFO  : ps7_init is completed.
13:46:17 INFO  : ps7_post_config is completed.
14:01:53 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:02:00 INFO  : System reset is completed.
14:02:12 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
14:02:13 INFO  : ps7_init is completed.
14:02:13 INFO  : ps7_post_config is completed.
14:38:21 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.mcs -w on
14:38:28 INFO  : Bootgen command execution is done.
14:41:23 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:42:00 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
14:42:02 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_1.
14:42:02 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
14:44:11 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.mcs -w on
14:44:18 INFO  : Bootgen command execution is done.
15:13:39 INFO  : Inferring section assignments and sizes from elf file: Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\Release\test_periph.elf
15:15:27 INFO  : Successfully generated Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\src\lscript.ld.
15:15:27 INFO  : Applying linker script to configuration Release of project test_periph.
15:15:27 INFO  : Setting rebuild state to true for configuration 'Release' of project test_periph.
15:16:19 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.mcs -w on
15:16:27 INFO  : Bootgen command execution is done.
15:33:07 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\toto.bin
15:33:12 INFO  : Bootgen command execution is done.
15:37:39 INFO  : Inferring section assignments and sizes from elf file: Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\Release\test_periph.elf
15:38:51 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.mcs -w on
15:38:51 INFO  : Overwriting existing bif file Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\test_periph.bif
15:38:57 INFO  : Bootgen command execution is done.
16:11:03 INFO  : Inferring section assignments and sizes from elf file: Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\Release\test_periph.elf
16:11:27 INFO  : Successfully generated Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\src\lscript.ld.
16:11:27 INFO  : Applying linker script to all configurations of project test_periph.
16:11:27 INFO  : Setting rebuild state to true for all configurations of project test_periph.
16:12:57 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.bin
16:13:01 INFO  : Bootgen command execution is done.
16:56:20 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
16:56:21 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_1.
16:56:22 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
17:09:44 INFO  : Inferring section assignments and sizes from elf file: Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\Release\test_periph.elf
17:12:25 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.bin -w on
17:12:25 INFO  : Overwriting existing bif file Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\test_periph.bif
17:12:27 INFO  : Bootgen command execution is done.
17:13:07 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.mcs -w on
17:13:14 INFO  : Bootgen command execution is done.
17:55:44 INFO  : System reset is completed.
17:55:56 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:55:57 INFO  : ps7_init is completed.
17:55:57 INFO  : ps7_post_config is completed.
18:09:59 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:35:34 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
10:35:34 WARN  : Unable to obtain port 2450 for use by XSDB Server, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
10:35:34 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_1.
10:35:35 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2457
10:37:16 INFO  : System reset is completed.
10:37:28 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
10:37:29 INFO  : ps7_init is completed.
10:37:29 INFO  : ps7_post_config is completed.
10:41:46 INFO  : ps7_init is completed.
10:41:46 INFO  : ps7_post_config is completed.
10:41:47 INFO  : Processor reset is completed for ps7_cortexa9_0
11:17:18 INFO  : ps7_init is completed.
11:17:18 INFO  : ps7_post_config is completed.
11:17:18 INFO  : Processor reset is completed for ps7_cortexa9_0
11:18:29 INFO  : Inferring section assignments and sizes from elf file: Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\FSBL\Debug\FSBL.elf
11:18:52 INFO  : Successfully generated Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\FSBL\src\lscript.ld.
11:18:52 INFO  : Applying linker script to all configurations of project FSBL.
11:18:52 INFO  : Setting rebuild state to true for all configurations of project FSBL.
11:20:32 INFO  : Inferring section assignments and sizes from elf file: Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\Release\test_periph.elf
11:20:43 INFO  : Successfully generated Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\src\lscript.ld.
11:20:43 INFO  : Applying linker script to all configurations of project test_periph.
11:20:43 INFO  : Setting rebuild state to true for all configurations of project test_periph.
11:23:38 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.mcs
11:23:38 INFO  : Overwriting existing bif file Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\test_periph.bif
11:23:46 INFO  : Bootgen command execution is done.
11:39:17 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:40:40 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
11:40:41 WARN  : Unable to obtain port 2450 for use by XSDB Server, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
11:40:41 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_1.
11:40:42 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2457
11:41:08 INFO  : Inferring section assignments and sizes from elf file: Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_ram_basis\Debug\test_ram_basis.elf
11:42:49 INFO  : ps7_init is completed.
11:42:49 INFO  : ps7_post_config is completed.
11:42:49 INFO  : Processor reset is completed for ps7_cortexa9_0
11:44:37 INFO  : System reset is completed.
11:44:49 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
11:44:50 INFO  : ps7_init is completed.
11:44:50 INFO  : ps7_post_config is completed.
15:06:59 INFO  : System reset is completed.
15:07:11 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:07:12 INFO  : ps7_init is completed.
15:07:12 INFO  : ps7_post_config is completed.
15:08:36 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:08:41 INFO  : System reset is completed.
15:08:52 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:08:53 INFO  : ps7_init is completed.
15:08:53 INFO  : ps7_post_config is completed.
15:10:14 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:10:19 INFO  : System reset is completed.
15:10:31 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:10:32 INFO  : ps7_init is completed.
15:10:32 INFO  : ps7_post_config is completed.
15:17:58 INFO  : ps7_init is completed.
15:17:58 INFO  : ps7_post_config is completed.
15:17:58 INFO  : Processor reset is completed for ps7_cortexa9_0
15:18:44 INFO  : Inferring section assignments and sizes from elf file: Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\FSBL\Debug\FSBL.elf
15:19:00 INFO  : Inferring section assignments and sizes from elf file: Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\Debug\test_periph.elf
15:19:56 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.bin -w on
15:19:56 INFO  : Overwriting existing bif file Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\test_periph.bif
15:20:00 INFO  : Bootgen command execution is done.
15:21:21 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.mcs -w on
15:21:29 INFO  : Bootgen command execution is done.
16:30:18 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:30:48 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
16:30:48 WARN  : Unable to obtain port 2450 for use by XSDB Server, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
16:30:49 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_1.
16:30:49 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2457
16:30:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1444659746438,  Project:1443629391147
16:30:57 INFO  : The hardware specification for project 'zynq_design_wrapper_hw_platform_1' is different from Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
16:30:57 INFO  : Copied contents of Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_1\system.hdf.
16:32:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:34:22 INFO  : 
16:34:28 INFO  : 
16:37:23 INFO  : Updating hardware inferred compiler options for FSBL.
16:37:24 INFO  : Updating hardware inferred compiler options for Test_ram.
16:37:24 INFO  : Updating hardware inferred compiler options for hello.
16:37:25 INFO  : Updating hardware inferred compiler options for test_periph.
16:37:26 INFO  : Updating hardware inferred compiler options for test_ram_basis.
16:37:26 INFO  : Clearing existing target manager status.
16:37:27 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:02:00 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.bin -w on
17:02:04 INFO  : Bootgen command execution is done.
17:03:13 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.mcs
17:03:23 INFO  : Bootgen command execution is done.
17:38:14 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.mcs -w on
17:38:23 INFO  : Bootgen command execution is done.
18:08:28 INFO  : System reset is completed.
18:08:40 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
18:08:41 INFO  : ps7_init is completed.
18:08:41 INFO  : ps7_post_config is completed.
18:12:34 INFO  : System reset is completed.
18:12:45 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
18:12:46 INFO  : ps7_init is completed.
18:12:46 INFO  : ps7_post_config is completed.
09:59:39 INFO  : System reset is completed.
09:59:51 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
09:59:52 INFO  : ps7_init is completed.
09:59:52 INFO  : ps7_post_config is completed.
10:03:25 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:03:27 INFO  : System reset is completed.
10:03:39 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
10:03:40 INFO  : ps7_init is completed.
10:03:40 INFO  : ps7_post_config is completed.
10:08:37 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:08:40 INFO  : System reset is completed.
10:08:52 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
10:08:53 INFO  : ps7_init is completed.
10:08:53 INFO  : ps7_post_config is completed.
11:16:56 INFO  : System reset is completed.
11:17:09 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
11:17:10 INFO  : ps7_init is completed.
11:17:10 INFO  : ps7_post_config is completed.
11:19:05 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:19:12 INFO  : System reset is completed.
11:19:24 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
11:19:25 INFO  : ps7_init is completed.
11:19:25 INFO  : ps7_post_config is completed.
13:28:50 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Unknown Error Occured
    Cable is not connected to the host

	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:58:13 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: 
    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.connectToProcessor(TM.java:481)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:432)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:59:07 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:59:30 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
14:59:31 WARN  : Unable to obtain port 2450 for use by XSDB Server, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
14:59:31 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_1.
14:59:32 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2457
15:01:13 INFO  : System reset is completed.
15:01:26 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:01:27 INFO  : ps7_init is completed.
15:01:27 INFO  : ps7_post_config is completed.
15:05:34 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:06:06 INFO  : System reset is completed.
15:06:18 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:06:19 INFO  : ps7_init is completed.
15:06:19 INFO  : ps7_post_config is completed.
15:11:17 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:11:20 INFO  : System reset is completed.
15:11:31 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:11:32 INFO  : ps7_init is completed.
15:11:32 INFO  : ps7_post_config is completed.
15:12:26 INFO  : System reset is completed.
15:12:38 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:12:39 INFO  : ps7_init is completed.
15:12:39 INFO  : ps7_post_config is completed.
15:14:22 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:14:30 INFO  : System reset is completed.
15:14:42 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:14:43 INFO  : ps7_init is completed.
15:14:43 INFO  : ps7_post_config is completed.
15:16:05 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:16:22 INFO  : System reset is completed.
15:16:34 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:16:35 INFO  : ps7_init is completed.
15:16:35 INFO  : ps7_post_config is completed.
15:17:37 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:17:40 INFO  : System reset is completed.
15:17:52 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:17:53 INFO  : ps7_init is completed.
15:17:53 INFO  : ps7_post_config is completed.
15:20:36 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:20:50 INFO  : System reset is completed.
15:21:02 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:21:03 INFO  : ps7_init is completed.
15:21:03 INFO  : ps7_post_config is completed.
15:22:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:22:51 INFO  : System reset is completed.
15:23:03 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:23:04 INFO  : ps7_init is completed.
15:23:04 INFO  : ps7_post_config is completed.
15:30:15 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.mcs -w on
15:30:22 INFO  : Bootgen command execution is done.
16:02:35 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.mcs -w on
16:02:42 INFO  : Bootgen command execution is done.
16:49:27 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
16:49:27 WARN  : Unable to obtain port 2450 for use by XSDB Server, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
16:49:27 WARN  : Unable to obtain port 2457 for use by XSDB Server, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
16:49:28 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_1.
16:49:28 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2464
13:13:38 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.mcs -w on
13:13:45 INFO  : Bootgen command execution is done.
13:30:11 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.mcs -w on
13:30:17 INFO  : Bootgen command execution is done.
13:53:20 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT_release_20151014.mcs
13:53:26 INFO  : Bootgen command execution is done.
13:56:13 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
13:56:14 WARN  : Unable to obtain port 2450 for use by XSDB Server, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
13:56:14 WARN  : Unable to obtain port 2457 for use by XSDB Server, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
13:56:14 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_1.
13:56:15 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2464
13:59:10 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
13:59:10 WARN  : Unable to obtain port 2450 for use by XSDB Server, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
13:59:10 WARN  : Unable to obtain port 2457 for use by XSDB Server, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
13:59:10 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_1.
13:59:11 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2464
14:42:58 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT_release_20151014.mcs -w on
14:43:04 INFO  : Bootgen command execution is done.
15:04:05 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
15:04:06 WARN  : Unable to obtain port 2450 for use by XSDB Server, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
15:04:06 WARN  : Unable to obtain port 2457 for use by XSDB Server, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
15:04:06 WARN  : Unable to obtain port 2464 for use by XSDB Server, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
15:04:06 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_1.
15:04:07 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2471
15:14:32 INFO  : Invoking Bootgen: bootgen -image test_periph_release.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT_release_20151014.mcs -w on
15:14:32 INFO  : Creating new bif file Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\test_periph_release.bif
15:14:38 INFO  : Bootgen command execution is done.
15:15:37 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT.bin -w on
15:15:40 INFO  : Bootgen command execution is done.
15:16:40 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT_debug_20151014.mcs
15:16:46 INFO  : Bootgen command execution is done.
15:17:31 INFO  : Invoking Bootgen: bootgen -image test_periph_release.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT_release_20151014.mcs -w on
15:17:38 INFO  : Bootgen command execution is done.
16:12:09 INFO  : System reset is completed.
16:12:21 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:12:22 INFO  : ps7_init is completed.
16:12:22 INFO  : ps7_post_config is completed.
16:14:17 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:14:24 INFO  : System reset is completed.
16:14:36 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:14:37 INFO  : ps7_init is completed.
16:14:37 INFO  : ps7_post_config is completed.
16:40:05 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:12:10 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
18:12:10 WARN  : Unable to obtain port 2450 for use by XSDB Server, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
18:12:10 WARN  : Unable to obtain port 2457 for use by XSDB Server, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
18:12:10 WARN  : Unable to obtain port 2464 for use by XSDB Server, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
18:12:11 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_1.
18:12:11 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2471
18:12:16 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1444838443550,  Project:1444659746438
18:12:16 INFO  : The hardware specification for project 'zynq_design_wrapper_hw_platform_1' is different from Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
18:12:16 INFO  : Copied contents of Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_1\system.hdf.
18:13:12 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:14:05 INFO  : 
18:14:09 INFO  : 
18:15:01 INFO  : Updating hardware inferred compiler options for FSBL.
18:15:02 INFO  : Updating hardware inferred compiler options for Test_ram.
18:15:03 INFO  : Updating hardware inferred compiler options for hello.
18:15:04 INFO  : Updating hardware inferred compiler options for test_periph.
18:15:04 INFO  : Updating hardware inferred compiler options for test_ram_basis.
18:15:04 INFO  : Clearing existing target manager status.
18:18:36 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\HDL_Auger\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT_debug_20151014.mcs -w on
18:18:42 INFO  : Bootgen command execution is done.
18:41:08 INFO  : System reset is completed.
18:41:20 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
18:41:21 INFO  : ps7_init is completed.
18:41:21 INFO  : ps7_post_config is completed.
18:42:31 INFO  : System reset is completed.
18:42:43 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
18:42:44 INFO  : ps7_init is completed.
18:42:44 INFO  : ps7_post_config is completed.
18:43:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:44:00 INFO  : System reset is completed.
18:44:11 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
18:44:13 INFO  : ps7_init is completed.
18:44:13 INFO  : ps7_post_config is completed.
18:45:37 INFO  : System reset is completed.
18:45:49 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
18:45:50 INFO  : ps7_init is completed.
18:45:50 INFO  : ps7_post_config is completed.
18:46:48 INFO  : System reset is completed.
18:47:00 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
18:47:01 INFO  : ps7_init is completed.
18:47:01 INFO  : ps7_post_config is completed.
11:27:41 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
11:27:45 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_1.
11:27:46 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
11:32:51 INFO  : System reset is completed.
11:33:03 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
11:33:05 INFO  : ps7_init is completed.
11:33:05 INFO  : ps7_post_config is completed.
11:34:54 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:38:53 INFO  : System reset is completed.
11:39:05 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
11:39:05 INFO  : ps7_init is completed.
11:39:05 INFO  : ps7_post_config is completed.
11:44:57 INFO  : System reset is completed.
11:45:09 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
11:45:10 INFO  : ps7_init is completed.
11:45:10 INFO  : ps7_post_config is completed.
11:46:30 INFO  : System reset is completed.
11:46:42 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
11:46:43 INFO  : ps7_init is completed.
11:46:43 INFO  : ps7_post_config is completed.
14:24:33 INFO  : System reset is completed.
14:24:45 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
14:24:46 INFO  : ps7_init is completed.
14:24:46 INFO  : ps7_post_config is completed.
14:25:54 INFO  : System reset is completed.
14:26:06 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
14:26:06 INFO  : ps7_init is completed.
14:26:07 INFO  : ps7_post_config is completed.
15:07:58 INFO  : System reset is completed.
15:08:10 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:08:11 INFO  : ps7_init is completed.
15:08:11 INFO  : ps7_post_config is completed.
16:04:19 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:50:37 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
16:50:38 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_1.
16:50:38 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
16:50:44 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1444920551689,  Project:1444838443550
16:50:44 INFO  : The hardware specification for project 'zynq_design_wrapper_hw_platform_1' is different from Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
16:50:44 INFO  : Copied contents of Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_1\system.hdf.
16:52:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:53:32 INFO  : 
16:53:37 INFO  : 
16:54:59 INFO  : Updating hardware inferred compiler options for FSBL.
16:54:59 INFO  : Updating hardware inferred compiler options for Test_ram.
16:55:00 INFO  : Updating hardware inferred compiler options for hello.
16:55:01 INFO  : Updating hardware inferred compiler options for test_periph.
16:55:02 INFO  : Updating hardware inferred compiler options for test_ram_basis.
16:55:02 INFO  : Clearing existing target manager status.
16:57:07 INFO  : System reset is completed.
16:57:19 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:57:20 INFO  : ps7_init is completed.
16:57:20 INFO  : ps7_post_config is completed.
17:36:37 INFO  : System reset is completed.
17:36:48 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:36:49 INFO  : ps7_init is completed.
17:36:50 INFO  : ps7_post_config is completed.
17:51:11 INFO  : System reset is completed.
17:51:23 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:52:23 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
17:52:23 ERROR : Timeout occured while waiting to get reply for command "ps7_init"
17:52:23 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1069)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:482)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:53:23 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
17:53:23 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
17:53:23 ERROR : Disconnect target failed.
17:56:00 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
17:56:00 ERROR : Timeout occured while waiting to get reply for command "source Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/ps7_init.tcl"
17:56:00 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while sourcing Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/ps7_init.tcl : 
	at com.xilinx.sdk.targetmanager.internal.TM.sourceTcl(TM.java:1001)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:57:00 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
17:57:00 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
17:57:00 ERROR : Disconnect target failed.
18:08:52 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
18:08:52 ERROR : Timeout occured while waiting to get reply for command "source Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/ps7_init.tcl"
18:08:52 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while sourcing Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/ps7_init.tcl : 
	at com.xilinx.sdk.targetmanager.internal.TM.sourceTcl(TM.java:1001)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:409)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:09:52 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
18:09:52 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
18:09:52 ERROR : Disconnect target failed.
18:10:27 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
18:11:04 INFO  : System reset is completed.
18:11:16 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
18:12:17 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
18:12:17 ERROR : Timeout occured while waiting to get reply for command "ps7_init"
18:12:17 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1069)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:482)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:13:17 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
18:13:17 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
18:13:17 ERROR : Disconnect target failed.
18:14:50 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
11:59:19 INFO  : System reset is completed.
11:59:31 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
12:00:31 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
12:00:31 ERROR : Timeout occured while waiting to get reply for command "ps7_init"
12:00:31 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1069)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:482)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:584)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:293)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:01:31 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
12:01:31 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
12:01:31 ERROR : Disconnect target failed.
13:30:36 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
13:35:02 INFO  : System reset is completed.
13:35:14 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
13:35:15 INFO  : ps7_init is completed.
13:35:15 INFO  : ps7_post_config is completed.
16:48:37 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:03:16 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
12:03:18 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_1.
12:03:18 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2014.4/scripts/xsdb/xsdb/xsdb-server.tcl 2450
12:03:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1445508004285,  Project:1444920551689
12:03:25 INFO  : The hardware specification for project 'zynq_design_wrapper_hw_platform_1' is different from Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
12:03:25 INFO  : Copied contents of Z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_1\system.hdf.
12:04:53 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:06:13 INFO  : 
12:06:17 INFO  : 
12:07:37 INFO  : Updating hardware inferred compiler options for FSBL.
12:07:37 INFO  : Updating hardware inferred compiler options for Test_ram.
12:07:38 INFO  : Updating hardware inferred compiler options for hello.
12:07:39 INFO  : Updating hardware inferred compiler options for test_periph.
12:07:40 INFO  : Updating hardware inferred compiler options for test_ram_basis.
12:07:40 INFO  : Clearing existing target manager status.
12:59:52 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:18:32 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
17:18:38 INFO  : XSDB server has started successfully.
17:18:40 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/Document_travail/beyond_2015_sde_pld/trunk/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
17:23:22 INFO  : System reset is completed.
17:23:34 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/Document_travail/beyond_2015_sde_pld/trunk/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:23:35 INFO  : ps7_init is completed.
17:23:35 INFO  : ps7_post_config is completed.
17:28:18 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\Document_travail\beyond_2015_sde_pld\trunk\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT_debug_20151021.mcs
17:28:26 INFO  : Bootgen command execution is done.
17:47:06 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
09:48:32 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
09:48:33 INFO  : XSDB server has started successfully.
09:48:39 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/Document_travail/beyond_2015_sde_pld/trunk/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
09:48:40 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
09:48:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1445586475161,  Project:1445526957686
09:48:40 INFO  : The hardware specification for project 'zynq_design_wrapper_hw_platform_0' is different from Z:/cao-projets/SPB16X/lagorio/Auger/Document_travail/beyond_2015_sde_pld/trunk/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
09:48:40 INFO  : Copied contents of Z:/cao-projets/SPB16X/lagorio/Auger/Document_travail/beyond_2015_sde_pld/trunk/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_0\system.hdf.
09:48:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:48:52 INFO  : Clearing existing target manager status.
09:48:53 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:48:53 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:57:30 INFO  : System reset is completed.
09:57:42 ERROR : FPGA Configuration failed.Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/Document_travail/beyond_2015_sde_pld/trunk/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit
    Reason: Programming failed


09:57:42 ERROR : Exception occured while running Program FPGA.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/Document_travail/beyond_2015_sde_pld/trunk/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit
    Reason: Programming failed


09:57:42 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download the bit file

    Failed to configure device 2 (xc7z020) with bitstream Z:/cao-projets/SPB16X/lagorio/Auger/Document_travail/beyond_2015_sde_pld/trunk/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit
    Reason: Programming failed


	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:458)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
10:03:14 INFO  : System reset is completed.
10:03:26 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/Document_travail/beyond_2015_sde_pld/trunk/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
10:03:27 INFO  : ps7_init is completed.
10:03:27 INFO  : ps7_post_config is completed.
10:04:13 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:25:51 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
10:25:53 INFO  : Processing command line option -hwspec Z:/cao-projets/SPB16X/lagorio/Auger/Document_travail/beyond_2015_sde_pld/trunk/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
10:25:53 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_0.
10:25:54 INFO  : XSDB server has started successfully.
10:28:13 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\Document_travail\beyond_2015_sde_pld\trunk\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT_debug_20151023.mcs
10:28:20 INFO  : Bootgen command execution is done.
10:40:07 INFO  : System reset is completed.
10:40:19 INFO  : FPGA configured successfully with bitstream "Z:/cao-projets/SPB16X/lagorio/Auger/Document_travail/beyond_2015_sde_pld/trunk/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
10:40:20 INFO  : ps7_init is completed.
10:40:20 INFO  : ps7_post_config is completed.
10:41:58 INFO  : Invoking Bootgen: bootgen -image test_periph.bif -o Z:\cao-projets\SPB16X\lagorio\Auger\Document_travail\beyond_2015_sde_pld\trunk\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT_debug_20151023.mcs -w on
10:42:06 INFO  : Bootgen command execution is done.
16:35:13 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
16:35:15 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
16:35:20 INFO  : XSDB server has started successfully.
16:37:11 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
16:37:11 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
16:37:11 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
16:37:33 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
16:37:33 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1464] Hardware instance  not found in the design
16:39:39 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
16:39:39 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
16:39:39 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
16:39:53 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
08:59:23 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
08:59:30 INFO  : XSDB server has started successfully.
08:59:35 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
08:59:46 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_2.
08:59:46 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1446018885069,  Project:1445960073311
08:59:46 INFO  : The hardware specification for project 'zynq_design_wrapper_hw_platform_2' is different from C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
08:59:46 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_2\system.hdf.
08:59:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
08:59:58 INFO  : Clearing existing target manager status.
09:00:00 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:00:00 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:01:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:01:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
09:01:50 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
09:26:23 INFO  : System reset is completed.
09:26:37 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
09:26:39 INFO  : ps7_init is completed.
09:26:39 INFO  : ps7_post_config is completed.
09:27:57 INFO  : System reset is completed.
09:28:13 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
09:28:14 INFO  : ps7_init is completed.
09:28:14 INFO  : ps7_post_config is completed.
09:28:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:28:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
09:28:58 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
09:29:12 INFO  : System reset is completed.
09:29:14 INFO  : ps7_init is completed.
09:29:14 INFO  : ps7_post_config is completed.
09:29:46 INFO  : System reset is completed.
09:29:49 INFO  : ps7_init is completed.
09:29:49 INFO  : ps7_post_config is completed.
09:29:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:29:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
09:30:04 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
09:30:14 INFO  : System reset is completed.
09:30:15 INFO  : ps7_init is completed.
09:30:15 INFO  : ps7_post_config is completed.
09:31:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:31:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
09:31:19 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
09:33:42 INFO  : Processor reset is completed for ps7_cortexa9_0
09:34:52 INFO  : System reset is completed.
09:35:05 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
09:35:06 INFO  : ps7_init is completed.
09:35:06 INFO  : ps7_post_config is completed.
09:35:41 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:35:45 INFO  : Processor reset is completed for ps7_cortexa9_0
09:38:40 INFO  : Processor reset is completed for ps7_cortexa9_0
09:39:18 INFO  : Processor reset is completed for ps7_cortexa9_0
09:41:09 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
09:41:09 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1464] Hardware instance  not found in the design
09:41:30 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
09:41:46 INFO  : Processor reset is completed for ps7_cortexa9_0
11:05:43 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
11:05:43 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
11:05:43 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
11:05:48 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
11:06:34 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
11:06:54 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
15:18:21 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1446040856560,  Project:1446018885069
15:18:21 INFO  : Project zynq_design_wrapper_hw_platform_2's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:24:31 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_2\system.hdf.
15:24:32 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
15:24:45 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:24:45 INFO  : Clearing existing target manager status.
15:24:45 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:24:45 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:25:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
15:25:39 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:32:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:32:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
15:33:00 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:30:56 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
09:13:43 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
09:13:46 INFO  : XSDB server has started successfully.
09:13:46 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
09:13:48 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_2.
09:13:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1446451933454,  Project:1446040856560
09:13:53 INFO  : The hardware specification for project 'zynq_design_wrapper_hw_platform_2' is different from C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
09:13:53 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_2\system.hdf.
09:14:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:14:04 INFO  : Clearing existing target manager status.
09:14:05 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:14:05 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:45:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:45:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
09:45:43 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
09:47:55 INFO  : ps7_init is completed.
09:47:55 INFO  : ps7_post_config is completed.
09:47:55 INFO  : Processor reset is completed for ps7_cortexa9_0
09:48:35 INFO  : Processor reset is completed for ps7_cortexa9_0
08:59:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1446482592260,  Project:1446451933454
08:59:25 INFO  : Project zynq_design_wrapper_hw_platform_2's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:02:13 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_2\system.hdf.
09:02:26 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:02:27 INFO  : Clearing existing target manager status.
09:02:27 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:02:27 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:03:34 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
09:03:58 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
09:04:04 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
09:04:05 INFO  : XSDB server has started successfully.
09:04:06 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_2.
09:04:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:04:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
09:04:36 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
09:04:59 INFO  : Processor reset is completed for ps7_cortexa9_0
11:30:10 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
11:30:10 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
11:30:10 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
11:30:10 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
11:30:10 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
11:30:10 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
11:31:47 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
11:31:47 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
11:31:47 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
11:31:47 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
11:31:47 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
11:31:47 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
12:08:26 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
12:08:26 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1464] Hardware instance  not found in the design
12:09:35 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
12:09:53 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
12:10:28 INFO  : Processor reset is completed for ps7_cortexa9_0
12:10:59 INFO  : Processor reset is completed for ps7_cortexa9_0
12:26:27 INFO  : Processor reset is completed for ps7_cortexa9_0
12:27:49 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:27:52 INFO  : Processor reset is completed for ps7_cortexa9_0
14:53:12 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:53:54 INFO  : Processor reset is completed for ps7_cortexa9_0
14:54:25 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:54:26 INFO  : Processor reset is completed for ps7_cortexa9_0
15:08:23 INFO  : Processor reset is completed for ps7_cortexa9_0
15:08:55 INFO  : Processor reset is completed for ps7_cortexa9_0
15:13:41 INFO  : Processor reset is completed for ps7_cortexa9_0
15:14:51 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:14:53 INFO  : Processor reset is completed for ps7_cortexa9_0
15:15:40 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:15:42 INFO  : Processor reset is completed for ps7_cortexa9_0
15:16:38 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
15:18:02 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
15:18:02 INFO  : Processor reset is completed for ps7_cortexa9_0
16:53:24 INFO  : Processor reset is completed for ps7_cortexa9_0
16:54:46 INFO  : Processor reset is completed for ps7_cortexa9_0
16:55:18 INFO  : Processor reset is completed for ps7_cortexa9_0
16:55:44 INFO  : Processor reset is completed for ps7_cortexa9_0
16:57:23 INFO  : Processor reset is completed for ps7_cortexa9_0
16:58:13 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:58:15 INFO  : Processor reset is completed for ps7_cortexa9_0
16:59:15 INFO  : Processor reset is completed for ps7_cortexa9_0
17:00:04 INFO  : Processor reset is completed for ps7_cortexa9_0
17:00:40 INFO  : Processor reset is completed for ps7_cortexa9_0
17:01:28 INFO  : Processor reset is completed for ps7_cortexa9_0
17:02:05 INFO  : Processor reset is completed for ps7_cortexa9_0
17:03:00 INFO  : Processor reset is completed for ps7_cortexa9_0
17:03:30 INFO  : Processor reset is completed for ps7_cortexa9_0
17:06:36 INFO  : Processor reset is completed for ps7_cortexa9_0
17:08:01 INFO  : Processor reset is completed for ps7_cortexa9_0
17:10:50 INFO  : Processor reset is completed for ps7_cortexa9_0
17:11:29 INFO  : Processor reset is completed for ps7_cortexa9_0
17:14:40 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:14:48 INFO  : Processor reset is completed for ps7_cortexa9_0
17:16:57 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:17:01 INFO  : Processor reset is completed for ps7_cortexa9_0
17:17:26 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:17:28 INFO  : Processor reset is completed for ps7_cortexa9_0
17:22:51 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:22:53 INFO  : Processor reset is completed for ps7_cortexa9_0
17:27:20 INFO  : Processor reset is completed for ps7_cortexa9_0
17:27:47 INFO  : Processor reset is completed for ps7_cortexa9_0
17:45:35 INFO  : Processor reset is completed for ps7_cortexa9_0
17:46:23 INFO  : Processor reset is completed for ps7_cortexa9_0
17:47:31 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
17:47:31 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
17:47:31 ERROR : Disconnect target failed.
11:14:42 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:14:42 ERROR : Disconnect target failed.No Target with ID 64 in the System


11:15:06 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:15:06 ERROR : Disconnect target failed.No Target with ID 64 in the System


11:15:52 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:15:52 ERROR : Disconnect target failed.No Target with ID 64 in the System


11:16:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
11:16:14 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
11:23:38 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:23:38 ERROR : Disconnect target failed.No Target with ID 64 in the System


11:23:47 ERROR : Disconnect target failed.No Target with ID 64 in the System


11:23:47 ERROR : Unable to disconnect from existing targets
java.lang.RuntimeException: No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:327)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:306)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:210)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:69)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl$2.run(BundleContextImpl.java:771)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl.stop(BundleContextImpl.java:764)
	at org.eclipse.osgi.framework.internal.core.BundleHost.stopWorker(BundleHost.java:510)
	at org.eclipse.osgi.framework.internal.core.AbstractBundle.suspend(AbstractBundle.java:566)
	at org.eclipse.osgi.framework.internal.core.Framework.suspendBundle(Framework.java:1206)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.decFWSL(StartLevelManager.java:592)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.doSetStartLevel(StartLevelManager.java:257)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.shutdown(StartLevelManager.java:215)
	at org.eclipse.osgi.framework.internal.core.InternalSystemBundle.suspend(InternalSystemBundle.java:284)
	at org.eclipse.osgi.framework.internal.core.Framework.shutdown(Framework.java:692)
	at org.eclipse.osgi.framework.internal.core.Framework.close(Framework.java:600)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.shutdown(EclipseStarter.java:400)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:200)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
11:23:47 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:24:06 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
11:24:11 INFO  : XSDB server has started successfully.
11:24:13 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
11:24:15 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_2.
11:36:49 INFO  : Processor reset is completed for ps7_cortexa9_0
11:38:25 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:38:28 INFO  : Processor reset is completed for ps7_cortexa9_0
11:42:10 INFO  : Processor reset is completed for ps7_cortexa9_0
11:46:48 INFO  : Processor reset is completed for ps7_cortexa9_0
11:59:20 INFO  : Processor reset is completed for ps7_cortexa9_0
12:18:00 INFO  : Processor reset is completed for ps7_cortexa9_0
12:18:58 INFO  : Processor reset is completed for ps7_cortexa9_0
12:19:29 INFO  : Processor reset is completed for ps7_cortexa9_0
12:20:36 INFO  : Processor reset is completed for ps7_cortexa9_0
12:22:23 INFO  : Processor reset is completed for ps7_cortexa9_0
12:37:42 INFO  : Processor reset is completed for ps7_cortexa9_0
13:04:25 INFO  : Processor reset is completed for ps7_cortexa9_0
13:08:32 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:08:35 INFO  : Processor reset is completed for ps7_cortexa9_0
13:09:55 INFO  : Processor reset is completed for ps7_cortexa9_0
13:10:36 INFO  : Processor reset is completed for ps7_cortexa9_0
13:11:32 INFO  : Processor reset is completed for ps7_cortexa9_0
13:12:06 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:12:08 INFO  : Processor reset is completed for ps7_cortexa9_0
13:13:20 INFO  : Processor reset is completed for ps7_cortexa9_0
15:10:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
15:10:40 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:10:51 INFO  : ps7_init is completed.
15:10:51 INFO  : ps7_post_config is completed.
15:10:51 INFO  : Processor reset is completed for ps7_cortexa9_0
15:11:29 INFO  : Processor reset is completed for ps7_cortexa9_0
18:05:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:05:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:05:37 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
18:05:54 INFO  : ps7_init is completed.
18:05:54 INFO  : ps7_post_config is completed.
18:05:54 INFO  : Processor reset is completed for ps7_cortexa9_0
18:05:54 ERROR : No such port: COM28
18:06:44 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:06:53 INFO  : Processor reset is completed for ps7_cortexa9_0
18:28:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:28:56 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
18:29:08 INFO  : ps7_init is completed.
18:29:08 INFO  : ps7_post_config is completed.
18:29:08 INFO  : Processor reset is completed for ps7_cortexa9_0
09:59:59 INFO  : Processor reset is completed for ps7_cortexa9_0
12:46:39 INFO  : Processor reset is completed for ps7_cortexa9_0
13:30:09 INFO  : Processor reset is completed for ps7_cortexa9_0
13:31:28 INFO  : Processor reset is completed for ps7_cortexa9_0
13:34:31 INFO  : Processor reset is completed for ps7_cortexa9_0
14:35:39 INFO  : Processor reset is completed for ps7_cortexa9_0
14:54:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
14:55:00 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:38:51 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:57:25 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
15:57:33 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
15:57:37 INFO  : XSDB server has started successfully.
15:57:38 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_2.
15:57:45 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1446735074740,  Project:1446482592260
15:57:45 INFO  : The hardware specification for project 'zynq_design_wrapper_hw_platform_2' is different from C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
15:57:45 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_2\system.hdf.
15:57:57 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:57:58 INFO  : Clearing existing target manager status.
15:57:59 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:57:59 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:58:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
15:58:35 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
15:59:13 INFO  : Processor reset is completed for ps7_cortexa9_0
15:59:41 INFO  : Processor reset is completed for ps7_cortexa9_0
16:04:21 INFO  : Processor reset is completed for ps7_cortexa9_0
16:05:10 INFO  : Processor reset is completed for ps7_cortexa9_0
16:07:57 INFO  : Processor reset is completed for ps7_cortexa9_0
16:09:07 INFO  : Processor reset is completed for ps7_cortexa9_0
16:12:43 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
16:12:43 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
16:12:43 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
16:19:46 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:41:56 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
16:42:03 INFO  : XSDB server has started successfully.
16:42:04 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
16:42:07 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_2.
16:42:20 ERROR :  [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 33 - No IP instance named axi_bram_ctrl_1 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 39 - No IP instance named axi_bram_ctrl_2 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 45 - No IP instance named axi_bram_ctrl_3 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 51 - No IP instance named axi_bram_ctrl_4 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 57 - No IP instance named axi_bram_ctrl_5 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 267 - No IP instance named ps7_ttc_0 present in hardware design
16:42:20 ERROR :  [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 33 - No IP instance named axi_bram_ctrl_1 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 39 - No IP instance named axi_bram_ctrl_2 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 45 - No IP instance named axi_bram_ctrl_3 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 51 - No IP instance named axi_bram_ctrl_4 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 57 - No IP instance named axi_bram_ctrl_5 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 267 - No IP instance named ps7_ttc_0 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 33 - No IP instance named axi_bram_ctrl_1 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 39 - No IP instance named axi_bram_ctrl_2 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 45 - No IP instance named axi_bram_ctrl_3 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 51 - No IP instance named axi_bram_ctrl_4 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 57 - No IP instance named axi_bram_ctrl_5 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 267 - No IP instance named ps7_ttc_0 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 33 - No IP instance named axi_bram_ctrl_1 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 39 - No IP instance named axi_bram_ctrl_2 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 45 - No IP instance named axi_bram_ctrl_3 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 51 - No IP instance named axi_bram_ctrl_4 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 57 - No IP instance named axi_bram_ctrl_5 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 267 - No IP instance named ps7_ttc_0 present in hardware design
 [Hsi 55-1430] Driver Name is empty
16:42:20 ERROR :  [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 33 - No IP instance named axi_bram_ctrl_1 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 39 - No IP instance named axi_bram_ctrl_2 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 45 - No IP instance named axi_bram_ctrl_3 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 51 - No IP instance named axi_bram_ctrl_4 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 57 - No IP instance named axi_bram_ctrl_5 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 267 - No IP instance named ps7_ttc_0 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 33 - No IP instance named axi_bram_ctrl_1 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 39 - No IP instance named axi_bram_ctrl_2 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 45 - No IP instance named axi_bram_ctrl_3 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 51 - No IP instance named axi_bram_ctrl_4 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 57 - No IP instance named axi_bram_ctrl_5 present in hardware design
 [Hsi 55-1403] C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\standalone_bsp_1\system.mss line 267 - No IP instance named ps7_ttc_0 present in hardware design
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
16:43:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:43:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:43:43 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:43:55 INFO  : Processor reset is completed for ps7_cortexa9_0
16:48:57 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:51:53 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
16:52:00 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
16:52:01 INFO  : XSDB server has started successfully.
16:52:04 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_2.
16:53:04 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
16:53:04 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
16:53:04 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
16:59:36 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
16:59:43 INFO  : XSDB server has started successfully.
16:59:44 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
16:59:47 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_2.
17:04:32 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
17:04:32 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
17:04:32 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
17:06:27 INFO  : Processor reset is completed for ps7_cortexa9_0
17:08:19 INFO  : Processor reset is completed for ps7_cortexa9_0
17:08:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:08:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:09:04 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:09:16 INFO  : ps7_init is completed.
17:09:16 INFO  : ps7_post_config is completed.
17:09:17 INFO  : Processor reset is completed for ps7_cortexa9_0
17:09:45 INFO  : Processor reset is completed for ps7_cortexa9_0
17:11:07 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
17:11:07 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
17:11:07 ERROR : Disconnect target failed.
17:11:53 INFO  : Processor reset is completed for ps7_cortexa9_0
17:13:39 INFO  : Processor reset is completed for ps7_cortexa9_0
17:14:34 INFO  : Processor reset is completed for ps7_cortexa9_0
17:18:48 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:21:11 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
17:21:18 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
17:21:18 INFO  : XSDB server has started successfully.
17:21:20 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_2.
17:22:20 INFO  : Processor reset is completed for ps7_cortexa9_0
17:47:21 INFO  : Processor reset is completed for ps7_cortexa9_0
17:47:44 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: The program file specified in the launch configuration does not exist
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:552)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:47:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:47:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:48:03 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:50:13 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:52:09 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
17:52:16 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
17:52:18 INFO  : XSDB server has started successfully.
17:52:18 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_2.
17:52:25 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1446736729384,  Project:1446735074740
17:52:25 INFO  : The hardware specification for project 'zynq_design_wrapper_hw_platform_2' is different from C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
17:52:25 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_2\system.hdf.
17:52:36 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:52:36 INFO  : Clearing existing target manager status.
17:52:38 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:52:38 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:53:49 INFO  : Processor reset is completed for ps7_cortexa9_0
17:54:29 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:57:21 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
17:57:28 INFO  : XSDB server has started successfully.
17:57:31 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
17:57:33 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_2.
17:59:15 INFO  : Processor reset is completed for ps7_cortexa9_0
18:00:45 INFO  : Processor reset is completed for ps7_cortexa9_0
18:01:21 INFO  : Processor reset is completed for ps7_cortexa9_0
18:02:14 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:02:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:02:18 INFO  : 'fpga -state' command is executed.
18:02:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:18 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01"} -index 0' command is executed.
18:02:19 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:02:23 INFO  : Mermory regions for PS have been updated.
18:02:23 INFO  : Sourcing of 'C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/ps7_init.tcl' is done.
18:02:23 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01"} -index 0' command is executed.
18:02:26 INFO  : 'ps7_init' command is executed.
18:02:26 INFO  : 'ps7_post_config' command is executed.
18:02:26 ERROR :  [Hsi 55-1464] Hardware instance  not found in the design
18:02:26 ERROR : target list is empty
18:02:26 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01"} -index 0
memmap -addr 1136656384 -size 65536 -flags 3
memmap -addr 1073741824 -size 8192 -flags 3
memmap -addr 1119879168 -size 65536 -flags 3
memmap -addr 4160782336 -size 4096 -flags 3
memmap -addr 4160786432 -size 4096 -flags 3
memmap -addr 4160790528 -size 4096 -flags 3
memmap -addr 4160794624 -size 4096 -flags 3
memmap -addr 4169138176 -size 1048576 -flags 3
memmap -addr 1048576 -size 535822336 -flags 3
memmap -addr 4160774144 -size 4096 -flags 3
memmap -addr 4160778240 -size 256 -flags 3
memmap -addr 4160765952 -size 4096 -flags 3
memmap -addr 4160761856 -size 4096 -flags 3
memmap -addr 3758141440 -size 4096 -flags 3
memmap -addr 4176478720 -size 256 -flags 3
memmap -addr 3758137344 -size 4096 -flags 3
memmap -addr 4170186752 -size 1048576 -flags 3
memmap -addr 3758112768 -size 4096 -flags 3
memmap -addr 3758116864 -size 4096 -flags 3
memmap -addr 4176482304 -size 4096 -flags 3
memmap -addr 3760193536 -size 4096 -flags 3
memmap -addr 4176486400 -size 4096 -flags 3
memmap -addr 4160798720 -size 4096 -flags 3
memmap -addr 4176486400 -size 4096 -flags 3
memmap -addr 4169732096 -size 4096 -flags 3
memmap -addr 3758149632 -size 4096 -flags 3
memmap -addr 4227858432 -size 33554432 -flags 3
memmap -addr 0 -size 196608 -flags 3
memmap -addr 4294901760 -size 65024 -flags 3
memmap -addr 4176478208 -size 253 -flags 3
memmap -addr 4176478464 -size 256 -flags 3
memmap -addr 4176479744 -size 32 -flags 3
memmap -addr 4176479776 -size 224 -flags 3
memmap -addr 4160749568 -size 4096 -flags 3
memmap -addr 3758120960 -size 4096 -flags 3
memmap -addr 3758125056 -size 4096 -flags 3
memmap -addr 3758096384 -size 4096 -flags 3
memmap -addr 3758100480 -size 4096 -flags 3
memmap -addr 3758104576 -size 4096 -flags 3
memmap -addr 4160778496 -size 33 -flags 3
source C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*#-2" && jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01"} -index 1
----------------End of Script----------------

18:03:16 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:03:17 INFO  : ----------------XSDB Script----------------
----------------End of Script----------------

18:03:44 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:03:44 INFO  : Processor reset is completed for ps7_cortexa9_0
18:04:13 INFO  : Processor reset is completed for ps7_cortexa9_0
18:11:39 INFO  : Processor reset is completed for ps7_cortexa9_0
18:12:14 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:12:17 INFO  : Processor reset is completed for ps7_cortexa9_0
18:16:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:16:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:17:02 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
18:17:26 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    AP transaction timeout: ACK = 0x01, expected=0x02)

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:19:24 INFO  : ps7_init is completed.
18:19:24 INFO  : ps7_post_config is completed.
18:19:24 INFO  : Processor reset is completed for ps7_cortexa9_0
18:20:51 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:25:40 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
18:25:46 INFO  : XSDB server has started successfully.
18:25:46 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
18:25:48 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_2.
18:25:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1446744275667,  Project:1446736729384
18:25:54 INFO  : The hardware specification for project 'zynq_design_wrapper_hw_platform_2' is different from C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
18:25:54 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_2\system.hdf.
18:26:07 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:26:07 INFO  : Clearing existing target manager status.
18:26:09 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:26:09 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:27:17 INFO  : Processor reset is completed for ps7_cortexa9_0
18:28:05 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:38:04 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
12:38:08 INFO  : XSDB server has started successfully.
12:38:10 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
12:38:12 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_2.
12:39:53 INFO  : Processor reset is completed for ps7_cortexa9_0
12:40:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:40:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:40:19 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
12:40:39 INFO  : Processor reset is completed for ps7_cortexa9_0
12:44:25 INFO  : Processor reset is completed for ps7_cortexa9_0
12:44:48 INFO  : Processor reset is completed for ps7_cortexa9_0
12:44:58 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
12:44:58 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
12:44:58 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
12:52:35 INFO  : Processor reset is completed for ps7_cortexa9_0
12:53:26 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
12:53:26 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1464] Hardware instance  not found in the design
12:54:37 INFO  : Processor reset is completed for ps7_cortexa9_0
12:55:28 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
12:55:28 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
12:55:28 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
12:58:03 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:58:06 INFO  : Processor reset is completed for ps7_cortexa9_0
12:58:49 INFO  : Processor reset is completed for ps7_cortexa9_0
12:59:18 INFO  : Processor reset is completed for ps7_cortexa9_0
13:00:42 INFO  : Processor reset is completed for ps7_cortexa9_0
13:32:47 INFO  : Processor reset is completed for ps7_cortexa9_0
13:33:28 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:33:29 INFO  : Processor reset is completed for ps7_cortexa9_0
13:33:59 INFO  : Processor reset is completed for ps7_cortexa9_0
13:34:18 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
13:55:17 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
13:55:18 INFO  : Processor reset is completed for ps7_cortexa9_0
13:55:44 INFO  : Processor reset is completed for ps7_cortexa9_0
13:56:32 INFO  : Processor reset is completed for ps7_cortexa9_0
13:57:22 INFO  : Processor reset is completed for ps7_cortexa9_0
13:58:05 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:58:07 INFO  : Processor reset is completed for ps7_cortexa9_0
13:58:54 INFO  : Processor reset is completed for ps7_cortexa9_0
13:59:57 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
13:59:57 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
13:59:57 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
14:00:04 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
14:00:04 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
14:00:04 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
14:00:11 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
14:00:11 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
14:00:11 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
14:00:18 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
14:00:18 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
14:00:18 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
14:00:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:00:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
14:00:36 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
14:00:52 INFO  : Processor reset is completed for ps7_cortexa9_0
14:19:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1446815672769,  Project:1446744275667
14:19:04 INFO  : Project zynq_design_wrapper_hw_platform_2's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:19:04 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_2\system.hdf.
14:19:17 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:19:17 INFO  : Clearing existing target manager status.
14:19:17 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:19:17 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:27:10 INFO  : Processor reset is completed for ps7_cortexa9_0
14:27:45 INFO  : Processor reset is completed for ps7_cortexa9_0
14:37:07 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1446816862717,  Project:1446815672769
14:37:07 INFO  : Project zynq_design_wrapper_hw_platform_2's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:37:07 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_2\system.hdf.
14:37:19 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:37:19 INFO  : Clearing existing target manager status.
14:37:19 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:37:19 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:38:12 INFO  : Processor reset is completed for ps7_cortexa9_0
14:38:52 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:38:54 INFO  : Processor reset is completed for ps7_cortexa9_0
15:02:34 INFO  : Processor reset is completed for ps7_cortexa9_0
15:05:19 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:05:21 INFO  : Processor reset is completed for ps7_cortexa9_0
15:06:28 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:06:30 INFO  : Processor reset is completed for ps7_cortexa9_0
15:12:23 INFO  : Processor reset is completed for ps7_cortexa9_0
15:15:28 INFO  : Processor reset is completed for ps7_cortexa9_0
15:18:11 INFO  : Processor reset is completed for ps7_cortexa9_0
15:20:41 INFO  : Processor reset is completed for ps7_cortexa9_0
15:21:42 INFO  : Processor reset is completed for ps7_cortexa9_0
15:22:43 INFO  : Processor reset is completed for ps7_cortexa9_0
15:25:53 INFO  : Processor reset is completed for ps7_cortexa9_0
15:26:38 INFO  : Processor reset is completed for ps7_cortexa9_0
15:29:17 INFO  : Processor reset is completed for ps7_cortexa9_0
15:37:41 INFO  : Processor reset is completed for ps7_cortexa9_0
15:38:49 INFO  : Processor reset is completed for ps7_cortexa9_0
15:40:03 INFO  : Processor reset is completed for ps7_cortexa9_0
16:05:33 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
16:05:33 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
16:05:33 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
16:11:22 INFO  : Processor reset is completed for ps7_cortexa9_0
16:32:28 INFO  : Processor reset is completed for ps7_cortexa9_0
16:33:27 INFO  : Processor reset is completed for ps7_cortexa9_0
16:34:53 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
16:34:53 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
16:34:53 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
16:42:46 INFO  : Processor reset is completed for ps7_cortexa9_0
16:43:36 INFO  : Processor reset is completed for ps7_cortexa9_0
16:44:58 INFO  : Processor reset is completed for ps7_cortexa9_0
16:45:25 INFO  : Processor reset is completed for ps7_cortexa9_0
16:47:51 INFO  : Processor reset is completed for ps7_cortexa9_0
16:48:37 INFO  : Processor reset is completed for ps7_cortexa9_0
16:50:00 INFO  : Processor reset is completed for ps7_cortexa9_0
16:52:22 INFO  : Processor reset is completed for ps7_cortexa9_0
16:54:39 INFO  : Processor reset is completed for ps7_cortexa9_0
17:23:35 INFO  : Processor reset is completed for ps7_cortexa9_0
17:25:03 INFO  : Processor reset is completed for ps7_cortexa9_0
17:25:40 INFO  : Processor reset is completed for ps7_cortexa9_0
17:33:57 INFO  : Processor reset is completed for ps7_cortexa9_0
17:35:10 INFO  : Processor reset is completed for ps7_cortexa9_0
17:36:09 INFO  : Processor reset is completed for ps7_cortexa9_0
17:46:35 INFO  : Processor reset is completed for ps7_cortexa9_0
17:46:56 INFO  : Processor reset is completed for ps7_cortexa9_0
17:48:11 INFO  : Processor reset is completed for ps7_cortexa9_0
17:53:14 INFO  : Processor reset is completed for ps7_cortexa9_0
17:54:17 INFO  : Processor reset is completed for ps7_cortexa9_0
17:55:13 INFO  : Processor reset is completed for ps7_cortexa9_0
17:55:33 INFO  : Processor reset is completed for ps7_cortexa9_0
17:57:09 INFO  : Processor reset is completed for ps7_cortexa9_0
18:06:16 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:06:16 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
18:06:16 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
18:06:20 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:06:50 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:06:50 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
18:06:50 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
18:07:19 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:07:19 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
18:07:19 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
18:12:30 INFO  : Processor reset is completed for ps7_cortexa9_0
18:13:12 INFO  : Processor reset is completed for ps7_cortexa9_0
18:29:30 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1446830641163,  Project:1446816862717
18:29:30 INFO  : Project zynq_design_wrapper_hw_platform_2's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:29:30 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_2\system.hdf.
18:29:43 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:29:43 INFO  : Clearing existing target manager status.
18:29:43 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:29:43 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:29:58 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:29:58 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
18:29:58 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
18:30:26 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:30:26 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
18:30:26 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
18:31:03 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:31:03 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
18:31:03 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
18:31:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:31:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:32:06 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
18:32:27 INFO  : Processor reset is completed for ps7_cortexa9_0
18:33:12 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
18:33:16 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
18:33:18 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_2.
18:33:19 INFO  : XSDB server has started successfully.
18:33:34 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
18:33:34 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
18:33:34 ERROR : Disconnect target failed.
18:33:34 ERROR : Disconnect target failed.No Target with ID 64 in the System


18:33:34 ERROR : Unable to disconnect from existing targets
java.lang.RuntimeException: No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:327)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:306)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:210)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:69)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl$2.run(BundleContextImpl.java:771)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl.stop(BundleContextImpl.java:764)
	at org.eclipse.osgi.framework.internal.core.BundleHost.stopWorker(BundleHost.java:510)
	at org.eclipse.osgi.framework.internal.core.AbstractBundle.suspend(AbstractBundle.java:566)
	at org.eclipse.osgi.framework.internal.core.Framework.suspendBundle(Framework.java:1206)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.decFWSL(StartLevelManager.java:592)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.doSetStartLevel(StartLevelManager.java:257)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.shutdown(StartLevelManager.java:215)
	at org.eclipse.osgi.framework.internal.core.InternalSystemBundle.suspend(InternalSystemBundle.java:284)
	at org.eclipse.osgi.framework.internal.core.Framework.shutdown(Framework.java:692)
	at org.eclipse.osgi.framework.internal.core.Framework.close(Framework.java:600)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.shutdown(EclipseStarter.java:400)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:200)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
18:33:34 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:33:44 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:33:44 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
18:33:44 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
18:34:18 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:34:18 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
18:34:18 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
18:34:24 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:34:24 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
18:34:24 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
18:34:36 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:34:36 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1464] Hardware instance  not found in the design
18:34:41 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:37:05 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:37:05 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
18:37:05 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
18:37:08 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:37:08 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
18:37:08 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
18:37:15 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:37:15 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
18:37:15 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
18:37:39 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:37:42 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:37:42 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
18:37:42 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
18:39:53 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:40:23 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:40:31 INFO  : Processor reset is completed for ps7_cortexa9_0
18:45:47 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:45:49 INFO  : Processor reset is completed for ps7_cortexa9_0
18:46:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:46:17 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
18:46:37 INFO  : Processor reset is completed for ps7_cortexa9_0
18:47:06 INFO  : Processor reset is completed for ps7_cortexa9_0
18:54:51 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:55:25 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
18:55:31 INFO  : XSDB server has started successfully.
18:55:31 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
18:55:34 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_2.
18:55:48 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:55:48 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
18:55:48 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
18:55:51 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:55:51 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
18:55:51 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
18:55:57 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:55:57 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
18:55:57 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
18:56:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:56:26 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
19:52:41 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
19:52:45 INFO  : XSDB server has started successfully.
19:52:46 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
19:52:47 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_2.
19:54:07 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:54:07 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
19:54:07 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
19:55:26 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
19:55:31 INFO  : XSDB server has started successfully.
19:55:32 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
19:55:35 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_2.
19:57:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:57:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
19:57:35 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
19:58:16 INFO  : Processor reset is completed for ps7_cortexa9_0
19:58:41 INFO  : Processor reset is completed for ps7_cortexa9_0
19:58:55 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:58:55 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
19:58:55 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
20:01:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:01:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
20:01:26 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
20:01:44 INFO  : Processor reset is completed for ps7_cortexa9_0
20:04:46 INFO  : Processor reset is completed for ps7_cortexa9_0
20:06:47 INFO  : Processor reset is completed for ps7_cortexa9_0
20:09:21 INFO  : Processor reset is completed for ps7_cortexa9_0
20:10:34 INFO  : Processor reset is completed for ps7_cortexa9_0
20:11:22 INFO  : Processor reset is completed for ps7_cortexa9_0
20:12:49 INFO  : Processor reset is completed for ps7_cortexa9_0
20:14:03 INFO  : Processor reset is completed for ps7_cortexa9_0
20:14:57 INFO  : Processor reset is completed for ps7_cortexa9_0
20:16:40 INFO  : Processor reset is completed for ps7_cortexa9_0
20:18:33 INFO  : Processor reset is completed for ps7_cortexa9_0
20:18:57 INFO  : Processor reset is completed for ps7_cortexa9_0
20:19:42 INFO  : Processor reset is completed for ps7_cortexa9_0
10:11:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:11:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
10:11:27 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
10:11:39 INFO  : ps7_init is completed.
10:11:39 INFO  : ps7_post_config is completed.
10:11:40 INFO  : Processor reset is completed for ps7_cortexa9_0
10:12:21 INFO  : Processor reset is completed for ps7_cortexa9_0
10:12:48 INFO  : Processor reset is completed for ps7_cortexa9_0
10:30:15 INFO  : Processor reset is completed for ps7_cortexa9_0
10:30:38 INFO  : Processor reset is completed for ps7_cortexa9_0
10:31:23 INFO  : Processor reset is completed for ps7_cortexa9_0
10:32:16 INFO  : Processor reset is completed for ps7_cortexa9_0
10:32:56 INFO  : Processor reset is completed for ps7_cortexa9_0
10:34:05 INFO  : Processor reset is completed for ps7_cortexa9_0
10:34:28 INFO  : Processor reset is completed for ps7_cortexa9_0
10:35:24 INFO  : Processor reset is completed for ps7_cortexa9_0
10:36:03 INFO  : Processor reset is completed for ps7_cortexa9_0
10:37:42 INFO  : Processor reset is completed for ps7_cortexa9_0
10:38:31 INFO  : Processor reset is completed for ps7_cortexa9_0
10:39:02 INFO  : Processor reset is completed for ps7_cortexa9_0
10:39:26 INFO  : Processor reset is completed for ps7_cortexa9_0
10:44:39 INFO  : Processor reset is completed for ps7_cortexa9_0
10:46:19 INFO  : Processor reset is completed for ps7_cortexa9_0
10:46:53 INFO  : Processor reset is completed for ps7_cortexa9_0
10:47:50 INFO  : Processor reset is completed for ps7_cortexa9_0
10:49:21 INFO  : Processor reset is completed for ps7_cortexa9_0
10:50:23 INFO  : Processor reset is completed for ps7_cortexa9_0
10:50:44 INFO  : Processor reset is completed for ps7_cortexa9_0
10:55:48 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:27:24 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
11:27:32 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
11:27:33 INFO  : XSDB server has started successfully.
11:27:34 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_2.
11:27:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1447064220613,  Project:1446830641163
11:27:42 INFO  : The hardware specification for project 'zynq_design_wrapper_hw_platform_2' is different from C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
11:27:42 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_2\system.hdf.
11:27:56 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:27:57 INFO  : Clearing existing target manager status.
11:27:58 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:27:58 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:50:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:50:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
11:51:09 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
11:51:23 INFO  : Processor reset is completed for ps7_cortexa9_0
11:54:21 INFO  : Processor reset is completed for ps7_cortexa9_0
11:55:48 INFO  : Processor reset is completed for ps7_cortexa9_0
11:56:50 INFO  : Processor reset is completed for ps7_cortexa9_0
11:57:23 INFO  : Processor reset is completed for ps7_cortexa9_0
11:58:38 INFO  : Processor reset is completed for ps7_cortexa9_0
12:08:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:08:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:08:26 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
12:08:36 INFO  : ps7_init is completed.
12:08:36 INFO  : ps7_post_config is completed.
12:08:36 INFO  : Processor reset is completed for ps7_cortexa9_0
12:14:03 INFO  : Processor reset is completed for ps7_cortexa9_0
12:17:11 INFO  : Processor reset is completed for ps7_cortexa9_0
12:18:19 INFO  : Processor reset is completed for ps7_cortexa9_0
12:18:42 INFO  : Processor reset is completed for ps7_cortexa9_0
12:19:53 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1447067974589,  Project:1447064220613
12:19:53 INFO  : Project zynq_design_wrapper_hw_platform_2's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:19:53 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_2\system.hdf.
12:20:04 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:20:05 INFO  : Clearing existing target manager status.
12:20:05 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:20:05 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:20:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:20:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:20:31 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
12:20:46 INFO  : Processor reset is completed for ps7_cortexa9_0
12:21:14 INFO  : Processor reset is completed for ps7_cortexa9_0
12:22:02 INFO  : Processor reset is completed for ps7_cortexa9_0
12:22:43 INFO  : Processor reset is completed for ps7_cortexa9_0
13:16:56 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1447071384411,  Project:1447067974589
13:16:56 INFO  : Project zynq_design_wrapper_hw_platform_2's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:16:56 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_2\system.hdf.
13:17:08 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:17:08 INFO  : Clearing existing target manager status.
13:17:08 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:17:08 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:18:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:18:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
13:18:11 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
13:18:28 INFO  : Processor reset is completed for ps7_cortexa9_0
13:18:46 INFO  : Processor reset is completed for ps7_cortexa9_0
13:19:10 INFO  : Processor reset is completed for ps7_cortexa9_0
13:43:05 INFO  : Processor reset is completed for ps7_cortexa9_0
13:43:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:43:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
13:44:07 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
13:44:50 INFO  : ps7_init is completed.
13:44:50 INFO  : ps7_post_config is completed.
13:44:51 INFO  : Processor reset is completed for ps7_cortexa9_0
13:45:56 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
13:45:56 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
13:45:56 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
13:46:26 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
13:46:26 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
13:46:26 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
13:49:03 INFO  : Processor reset is completed for ps7_cortexa9_0
14:14:02 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1447073882722,  Project:1447071384411
14:14:02 INFO  : Project zynq_design_wrapper_hw_platform_2's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:14:02 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_2\system.hdf.
14:14:15 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:14:15 INFO  : Clearing existing target manager status.
14:14:15 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:14:15 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:16:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:16:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
14:17:04 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
14:17:22 INFO  : Processor reset is completed for ps7_cortexa9_0
14:17:42 INFO  : Processor reset is completed for ps7_cortexa9_0
14:49:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1447076851735,  Project:1447073882722
14:49:48 INFO  : Project zynq_design_wrapper_hw_platform_2's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:49:48 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_2\system.hdf.
14:50:01 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:50:01 INFO  : Clearing existing target manager status.
14:50:01 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:50:01 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:50:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:50:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
14:50:25 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
14:51:28 INFO  : Processor reset is completed for ps7_cortexa9_0
14:51:55 INFO  : Processor reset is completed for ps7_cortexa9_0
15:13:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:13:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
15:13:12 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
15:13:22 INFO  : Processor reset is completed for ps7_cortexa9_0
15:19:29 INFO  : Processor reset is completed for ps7_cortexa9_0
15:48:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1447080252798,  Project:1447076851735
15:48:18 INFO  : Project zynq_design_wrapper_hw_platform_2's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:48:18 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_2\system.hdf.
15:48:29 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:48:29 INFO  : Clearing existing target manager status.
15:48:29 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:48:29 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:48:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
15:48:52 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
15:49:06 INFO  : Processor reset is completed for ps7_cortexa9_0
15:49:23 INFO  : Processor reset is completed for ps7_cortexa9_0
15:50:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:50:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
15:50:39 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
15:50:52 INFO  : Processor reset is completed for ps7_cortexa9_0
16:15:11 INFO  : Processor reset is completed for ps7_cortexa9_0
16:24:17 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1447082453655,  Project:1447080252798
16:24:17 INFO  : Project zynq_design_wrapper_hw_platform_2's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:24:17 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_2\system.hdf.
16:24:28 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:24:29 INFO  : Clearing existing target manager status.
16:24:29 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:24:29 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:24:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:24:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:24:55 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
16:25:13 INFO  : Processor reset is completed for ps7_cortexa9_0
16:25:35 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:25:56 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
16:26:01 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
16:26:01 INFO  : XSDB server has started successfully.
16:26:03 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_2.
16:26:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:26:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:26:38 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
16:26:52 INFO  : Processor reset is completed for ps7_cortexa9_0
16:27:12 INFO  : Processor reset is completed for ps7_cortexa9_0
16:43:39 INFO  : Processor reset is completed for ps7_cortexa9_0
16:44:11 INFO  : Processor reset is completed for ps7_cortexa9_0
16:46:11 INFO  : Processor reset is completed for ps7_cortexa9_0
16:52:07 INFO  : Processor reset is completed for ps7_cortexa9_0
17:24:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1447085874556,  Project:1447082453655
17:24:42 INFO  : Project zynq_design_wrapper_hw_platform_2's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:24:42 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_2\system.hdf.
17:24:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:24:56 INFO  : Clearing existing target manager status.
17:24:56 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:24:56 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:35:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:35:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:35:36 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
17:35:56 INFO  : Processor reset is completed for ps7_cortexa9_0
17:36:21 INFO  : Processor reset is completed for ps7_cortexa9_0
17:36:50 INFO  : Processor reset is completed for ps7_cortexa9_0
18:24:00 INFO  : Processor reset is completed for ps7_cortexa9_0
18:24:34 INFO  : Processor reset is completed for ps7_cortexa9_0
18:24:50 INFO  : Processor reset is completed for ps7_cortexa9_0
18:25:09 INFO  : Processor reset is completed for ps7_cortexa9_0
18:25:21 INFO  : Processor reset is completed for ps7_cortexa9_0
18:25:30 INFO  : Processor reset is completed for ps7_cortexa9_0
18:25:47 INFO  : Processor reset is completed for ps7_cortexa9_0
18:26:02 INFO  : Processor reset is completed for ps7_cortexa9_0
18:26:26 INFO  : Processor reset is completed for ps7_cortexa9_0
18:27:10 INFO  : Processor reset is completed for ps7_cortexa9_0
18:43:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1447090944756,  Project:1447085874556
18:43:22 INFO  : Project zynq_design_wrapper_hw_platform_2's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:43:22 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_2\system.hdf.
18:43:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:43:35 INFO  : Clearing existing target manager status.
18:43:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:43:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:44:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:44:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:44:42 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
18:45:52 INFO  : Processor reset is completed for ps7_cortexa9_0
18:46:21 INFO  : Processor reset is completed for ps7_cortexa9_0
19:16:12 INFO  : Processor reset is completed for ps7_cortexa9_0
19:17:20 INFO  : Processor reset is completed for ps7_cortexa9_0
19:18:11 INFO  : Processor reset is completed for ps7_cortexa9_0
19:50:26 INFO  : Processor reset is completed for ps7_cortexa9_0
19:50:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:50:58 INFO  : Processor reset is completed for ps7_cortexa9_0
19:53:53 INFO  : Processor reset is completed for ps7_cortexa9_0
19:58:45 INFO  : Processor reset is completed for ps7_cortexa9_0
20:00:12 INFO  : Processor reset is completed for ps7_cortexa9_0
20:01:13 INFO  : Processor reset is completed for ps7_cortexa9_0
20:01:39 INFO  : Processor reset is completed for ps7_cortexa9_0
20:02:42 INFO  : Processor reset is completed for ps7_cortexa9_0
20:04:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1447095845812,  Project:1447090944756
20:04:27 INFO  : Project zynq_design_wrapper_hw_platform_2's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:04:27 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_2\system.hdf.
20:04:39 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:04:39 INFO  : Clearing existing target manager status.
20:04:39 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:04:39 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:04:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:04:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
20:04:54 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
20:05:11 INFO  : Processor reset is completed for ps7_cortexa9_0
20:06:02 INFO  : Processor reset is completed for ps7_cortexa9_0
20:06:53 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
20:06:53 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
20:06:54 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
20:07:35 INFO  : Processor reset is completed for ps7_cortexa9_0
20:10:38 INFO  : Processor reset is completed for ps7_cortexa9_0
20:11:15 INFO  : Processor reset is completed for ps7_cortexa9_0
20:12:11 INFO  : Processor reset is completed for ps7_cortexa9_0
20:13:39 INFO  : Processor reset is completed for ps7_cortexa9_0
20:13:55 INFO  : Processor reset is completed for ps7_cortexa9_0
20:14:08 INFO  : Processor reset is completed for ps7_cortexa9_0
20:14:23 INFO  : Processor reset is completed for ps7_cortexa9_0
20:15:12 INFO  : Processor reset is completed for ps7_cortexa9_0
09:08:06 INFO  : Processor reset is completed for ps7_cortexa9_0
09:21:13 INFO  : Processor reset is completed for ps7_cortexa9_0
09:21:59 INFO  : Processor reset is completed for ps7_cortexa9_0
09:22:41 INFO  : Processor reset is completed for ps7_cortexa9_0
10:46:47 INFO  : Processor reset is completed for ps7_cortexa9_0
10:47:34 INFO  : Processor reset is completed for ps7_cortexa9_0
10:48:15 INFO  : Processor reset is completed for ps7_cortexa9_0
10:52:18 INFO  : Processor reset is completed for ps7_cortexa9_0
10:53:02 INFO  : Processor reset is completed for ps7_cortexa9_0
04:02:55 ERROR : Unexpected error while fetching XMD's response: 
java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(Unknown Source)
	at java.net.SocketInputStream.read(Unknown Source)
	at sun.nio.cs.StreamDecoder.readBytes(Unknown Source)
	at sun.nio.cs.StreamDecoder.implRead(Unknown Source)
	at sun.nio.cs.StreamDecoder.read(Unknown Source)
	at java.io.InputStreamReader.read(Unknown Source)
	at java.io.BufferedReader.fill(Unknown Source)
	at java.io.BufferedReader.read(Unknown Source)
	at com.xilinx.sdk.targetmanager.internal.json.XMDJSONProcess$CommandResultsReader.run(XMDJSONProcess.java:332)
	at java.lang.Thread.run(Unknown Source)
04:02:55 ERROR : Zero sized response read from XMD. This indicates a communication error or a programming error.
10:29:17 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
10:29:21 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
10:29:23 INFO  : XSDB server has started successfully.
10:29:23 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_2.
10:29:29 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1447320438412,  Project:1447095845812
10:29:29 INFO  : The hardware specification for project 'zynq_design_wrapper_hw_platform_2' is different from C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
10:29:29 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_2\system.hdf.
10:29:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:29:41 INFO  : Clearing existing target manager status.
10:29:42 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:29:42 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:13:36 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
11:13:36 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
11:13:36 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
11:13:36 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
11:16:31 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
11:16:31 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
11:16:31 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
11:16:31 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
11:17:40 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
11:17:40 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
11:22:10 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
11:22:10 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1464] Hardware instance  not found in the design
11:25:48 INFO  : Invoking Bootgen: bootgen -image WP1_ADC.bif -o C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\WP1_ADC\bootimage\BOOT.bin
11:25:48 INFO  : Creating new bif file C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\WP1_ADC\bootimage\WP1_ADC.bif
11:25:49 INFO  : Bootgen command execution is done.
11:36:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
11:36:14 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
11:39:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
11:39:22 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
11:39:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:39:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
11:39:44 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
11:40:38 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


11:40:38 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:40:50 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


11:40:50 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:40:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:40:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
11:41:10 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
11:41:46 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


11:41:46 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:42:07 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


11:42:07 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:42:30 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


11:42:30 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:42:50 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


11:42:50 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:43:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:43:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
11:43:36 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
11:43:45 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


11:43:45 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:44:10 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


11:44:10 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:55:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:55:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
11:55:25 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
11:55:27 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
11:55:27 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
11:55:27 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
12:00:00 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


12:00:00 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:00:31 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


12:00:31 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:00:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:00:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:00:54 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
12:01:05 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


12:01:05 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:02:28 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


12:02:28 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:47:16 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:49:12 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
12:49:17 INFO  : XSDB server has started successfully.
12:49:18 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
12:49:20 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_2.
12:49:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:50:08 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
12:52:43 INFO  : ps7_init is completed.
12:52:43 INFO  : ps7_post_config is completed.
12:52:44 INFO  : Processor reset is completed for ps7_cortexa9_0
13:26:05 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
13:26:05 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
13:26:05 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
13:26:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:26:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
13:27:09 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
13:27:18 INFO  : ps7_init is completed.
13:27:18 INFO  : ps7_post_config is completed.
13:27:19 INFO  : Processor reset is completed for ps7_cortexa9_0
13:31:38 INFO  : Processor reset is completed for ps7_cortexa9_0
14:44:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:44:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
14:44:17 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
14:44:24 INFO  : ps7_init is completed.
14:44:24 INFO  : ps7_post_config is completed.
14:44:24 INFO  : Processor reset is completed for ps7_cortexa9_0
14:44:36 INFO  : Processor reset is completed for ps7_cortexa9_0
09:02:09 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
19:30:35 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
19:30:38 INFO  : XSDB server has started successfully.
19:30:53 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:31:09 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:31:59 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:32:15 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:32:15 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
19:32:15 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
19:32:17 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:32:17 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core  of version  not found in repositories
19:32:17 ERROR :  [Hsi 55-1430] Driver Name is empty
19:32:17 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:32:17 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:32:36 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:32:36 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:421)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:507)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:275)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:960)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:995)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:970)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1166)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:124)
	at com.xilinx.sdk.sw.ui.internal.editors.MSSViewer$2.widgetSelected(MSSViewer.java:170)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:248)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1057)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4170)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3759)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$9.run(PartRenderingEngine.java:1113)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:332)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:997)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:140)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:611)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:332)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:567)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:124)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:110)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:79)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:354)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:181)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
Caused by: java.lang.IllegalArgumentException: Path must include project and resource name: /standalone_bsp_1
	at org.eclipse.core.runtime.Assert.isLegal(Assert.java:63)
	at org.eclipse.core.internal.resources.Workspace.newResource(Workspace.java:2164)
	at org.eclipse.core.internal.resources.Container.getFolder(Container.java:215)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:169)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2345)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:121)
19:32:41 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:32:56 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:32:56 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:421)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:507)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:275)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:960)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:995)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:970)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1166)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:124)
	at com.xilinx.sdk.sw.ui.internal.editors.MSSViewer$2.widgetSelected(MSSViewer.java:170)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:248)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1057)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4170)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3759)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$9.run(PartRenderingEngine.java:1113)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:332)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:997)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:140)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:611)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:332)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:567)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:124)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:110)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:79)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:354)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:181)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
Caused by: java.lang.IllegalArgumentException: Path must include project and resource name: /standalone_bsp_1
	at org.eclipse.core.runtime.Assert.isLegal(Assert.java:63)
	at org.eclipse.core.internal.resources.Workspace.newResource(Workspace.java:2164)
	at org.eclipse.core.internal.resources.Container.getFolder(Container.java:215)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:169)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2345)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:121)
19:32:59 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:32:59 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:421)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:507)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:275)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:960)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:995)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:970)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1166)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:124)
	at com.xilinx.sdk.sw.ui.internal.editors.MSSViewer$2.widgetSelected(MSSViewer.java:170)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:248)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1057)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4170)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3759)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$9.run(PartRenderingEngine.java:1113)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:332)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:997)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:140)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:611)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:332)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:567)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:124)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:110)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:79)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:354)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:181)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
Caused by: java.lang.IllegalArgumentException: Path must include project and resource name: /standalone_bsp_1
	at org.eclipse.core.runtime.Assert.isLegal(Assert.java:63)
	at org.eclipse.core.internal.resources.Workspace.newResource(Workspace.java:2164)
	at org.eclipse.core.internal.resources.Container.getFolder(Container.java:215)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:169)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2345)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:121)
19:33:51 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:34:25 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:34:37 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:36:07 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:36:07 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:37:10 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:38:08 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:38:08 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:38:52 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:41:36 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:41:36 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core  of version  not found in repositories
19:41:36 ERROR :  [Hsi 55-1430] Driver Name is empty
19:41:36 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:41:36 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:41:42 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:41:42 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:421)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:507)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:275)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:960)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:995)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:970)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1166)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:124)
	at com.xilinx.sdk.sw.ui.internal.editors.MSSViewer$2.widgetSelected(MSSViewer.java:170)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:248)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1057)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4170)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3759)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$9.run(PartRenderingEngine.java:1113)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:332)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:997)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:140)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:611)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:332)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:567)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:124)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:110)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:79)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:354)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:181)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
Caused by: java.lang.IllegalArgumentException: Path must include project and resource name: /standalone_bsp_1
	at org.eclipse.core.runtime.Assert.isLegal(Assert.java:63)
	at org.eclipse.core.internal.resources.Workspace.newResource(Workspace.java:2164)
	at org.eclipse.core.internal.resources.Container.getFolder(Container.java:215)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:169)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2345)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:121)
19:41:51 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:43:19 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:43:19 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
19:43:19 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
19:43:19 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:43:19 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
INFO: [Common 17-14] Message 'Hsi 55-1594' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
 [Hsi 55-1430] Driver Name is empty
19:43:19 ERROR :  [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
19:45:36 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:421)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:507)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:275)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:960)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:995)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:970)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1166)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:124)
	at com.xilinx.sdk.sw.ui.internal.editors.MSSViewer$2.widgetSelected(MSSViewer.java:170)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:248)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1057)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4170)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3759)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$9.run(PartRenderingEngine.java:1113)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:332)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:997)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:140)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:611)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:332)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:567)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:124)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:110)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:79)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:354)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:181)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
Caused by: java.lang.IllegalArgumentException: Path must include project and resource name: /standalone_bsp_1
	at org.eclipse.core.runtime.Assert.isLegal(Assert.java:63)
	at org.eclipse.core.internal.resources.Workspace.newResource(Workspace.java:2164)
	at org.eclipse.core.internal.resources.Container.getFolder(Container.java:215)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:169)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2345)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:121)
19:46:33 ERROR :  [Hsi 55-1430] Driver Name is empty
19:46:33 ERROR :  [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
19:46:33 ERROR :  [Hsi 55-1430] Driver Name is empty
19:46:33 ERROR :  [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
19:46:35 ERROR :  [Hsi 55-1430] Driver Name is empty
19:46:35 ERROR :  [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
19:46:38 ERROR :  [Hsi 55-1430] Driver Name is empty
19:46:56 ERROR :  [Hsi 55-1430] Driver Name is empty
19:46:56 ERROR :  [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
19:47:47 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:421)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:507)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:275)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:960)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:995)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:970)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1166)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:124)
	at com.xilinx.sdk.sw.ui.internal.editors.MSSViewer$2.widgetSelected(MSSViewer.java:170)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:248)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1057)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4170)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3759)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$9.run(PartRenderingEngine.java:1113)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:332)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:997)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:140)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:611)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:332)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:567)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:124)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:110)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:79)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:354)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:181)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
Caused by: java.lang.IllegalArgumentException: Path must include project and resource name: /FSBL_bsp
	at org.eclipse.core.runtime.Assert.isLegal(Assert.java:63)
	at org.eclipse.core.internal.resources.Workspace.newResource(Workspace.java:2164)
	at org.eclipse.core.internal.resources.Container.getFolder(Container.java:215)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:169)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2345)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:121)
19:47:56 ERROR : Unexpected error while launching BSP settings dialog: 
org.eclipse.core.commands.ExecutionException: Internal error.
	at com.xilinx.sdk.sw.ui.BspSettingsFlow.executeFlow(BspSettingsFlow.java:105)
	at com.xilinx.sdk.sw.ui.internal.editors.MSSViewer$1.widgetSelected(MSSViewer.java:149)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:248)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1057)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4170)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3759)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$9.run(PartRenderingEngine.java:1113)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:332)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:997)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:140)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:611)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:332)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:567)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:124)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:110)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:79)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:354)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:181)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
Caused by: java.lang.IndexOutOfBoundsException: Index: 0, Size: 0
	at java.util.ArrayList.rangeCheck(Unknown Source)
	at java.util.ArrayList.get(Unknown Source)
	at com.xilinx.sdk.sw.ui.internal.SwConfig.createConfigItems(SwConfig.java:93)
	at com.xilinx.sdk.sw.ui.internal.SwConfig.<init>(SwConfig.java:53)
	at com.xilinx.sdk.sw.ui.internal.ConfigPresenter.addSwConfig(ConfigPresenter.java:54)
	at com.xilinx.sdk.sw.ui.internal.BspSettingsPresenter.createNavItems(BspSettingsPresenter.java:177)
	at com.xilinx.sdk.sw.ui.internal.BspSettingsPresenter.viewReady(BspSettingsPresenter.java:81)
	at com.xilinx.sdk.sw.ui.internal.BspSettingsView.createDialogArea(BspSettingsView.java:124)
	at org.eclipse.jface.dialogs.TitleAreaDialog.createContents(TitleAreaDialog.java:158)
	at org.eclipse.jface.window.Window.create(Window.java:432)
	at org.eclipse.jface.dialogs.Dialog.create(Dialog.java:1104)
	at org.eclipse.jface.window.Window.open(Window.java:791)
	at com.xilinx.sdk.sw.ui.internal.BspSettingsPresenter.open(BspSettingsPresenter.java:77)
	at com.xilinx.sdk.sw.ui.BspSettingsFlow.executeFlow(BspSettingsFlow.java:96)
	... 27 more
19:48:02 ERROR : Unexpected error while launching BSP settings dialog: 
org.eclipse.core.commands.ExecutionException: Internal error.
	at com.xilinx.sdk.sw.ui.BspSettingsFlow.executeFlow(BspSettingsFlow.java:105)
	at com.xilinx.sdk.sw.ui.internal.editors.MSSViewer$1.widgetSelected(MSSViewer.java:149)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:248)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1057)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4170)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3759)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$9.run(PartRenderingEngine.java:1113)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:332)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:997)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:140)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:611)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:332)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:567)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:124)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:110)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:79)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:354)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:181)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
Caused by: java.lang.IndexOutOfBoundsException: Index: 0, Size: 0
	at java.util.ArrayList.rangeCheck(Unknown Source)
	at java.util.ArrayList.get(Unknown Source)
	at com.xilinx.sdk.sw.ui.internal.SwConfig.createConfigItems(SwConfig.java:93)
	at com.xilinx.sdk.sw.ui.internal.SwConfig.<init>(SwConfig.java:53)
	at com.xilinx.sdk.sw.ui.internal.ConfigPresenter.addSwConfig(ConfigPresenter.java:54)
	at com.xilinx.sdk.sw.ui.internal.BspSettingsPresenter.createNavItems(BspSettingsPresenter.java:177)
	at com.xilinx.sdk.sw.ui.internal.BspSettingsPresenter.viewReady(BspSettingsPresenter.java:81)
	at com.xilinx.sdk.sw.ui.internal.BspSettingsView.createDialogArea(BspSettingsView.java:124)
	at org.eclipse.jface.dialogs.TitleAreaDialog.createContents(TitleAreaDialog.java:158)
	at org.eclipse.jface.window.Window.create(Window.java:432)
	at org.eclipse.jface.dialogs.Dialog.create(Dialog.java:1104)
	at org.eclipse.jface.window.Window.open(Window.java:791)
	at com.xilinx.sdk.sw.ui.internal.BspSettingsPresenter.open(BspSettingsPresenter.java:77)
	at com.xilinx.sdk.sw.ui.BspSettingsFlow.executeFlow(BspSettingsFlow.java:96)
	... 27 more
19:48:04 ERROR : Unexpected error occurred during generating bsp sources
java.lang.reflect.InvocationTargetException
	at org.eclipse.jface.operation.ModalContext.run(ModalContext.java:421)
	at org.eclipse.jface.dialogs.ProgressMonitorDialog.run(ProgressMonitorDialog.java:507)
	at org.eclipse.ui.internal.progress.ProgressMonitorJobsDialog.run(ProgressMonitorJobsDialog.java:275)
	at org.eclipse.ui.internal.progress.ProgressManager$3.run(ProgressManager.java:960)
	at org.eclipse.swt.custom.BusyIndicator.showWhile(BusyIndicator.java:70)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:995)
	at org.eclipse.ui.internal.progress.ProgressManager.busyCursorWhile(ProgressManager.java:970)
	at org.eclipse.ui.internal.progress.ProgressManager.run(ProgressManager.java:1166)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.execute(RegenBspSourcesHandler.java:124)
	at com.xilinx.sdk.sw.ui.internal.editors.MSSViewer$2.widgetSelected(MSSViewer.java:170)
	at org.eclipse.swt.widgets.TypedListener.handleEvent(TypedListener.java:248)
	at org.eclipse.swt.widgets.EventTable.sendEvent(EventTable.java:84)
	at org.eclipse.swt.widgets.Widget.sendEvent(Widget.java:1057)
	at org.eclipse.swt.widgets.Display.runDeferredEvents(Display.java:4170)
	at org.eclipse.swt.widgets.Display.readAndDispatch(Display.java:3759)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine$9.run(PartRenderingEngine.java:1113)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:332)
	at org.eclipse.e4.ui.internal.workbench.swt.PartRenderingEngine.run(PartRenderingEngine.java:997)
	at org.eclipse.e4.ui.internal.workbench.E4Workbench.createAndRunUI(E4Workbench.java:140)
	at org.eclipse.ui.internal.Workbench$5.run(Workbench.java:611)
	at org.eclipse.core.databinding.observable.Realm.runWithDefault(Realm.java:332)
	at org.eclipse.ui.internal.Workbench.createAndRunWorkbench(Workbench.java:567)
	at org.eclipse.ui.PlatformUI.createAndRunWorkbench(PlatformUI.java:150)
	at org.eclipse.ui.internal.ide.application.IDEApplication.start(IDEApplication.java:124)
	at org.eclipse.equinox.internal.app.EclipseAppHandle.run(EclipseAppHandle.java:196)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.runApplication(EclipseAppLauncher.java:110)
	at org.eclipse.core.runtime.internal.adaptor.EclipseAppLauncher.start(EclipseAppLauncher.java:79)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:354)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:181)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
Caused by: java.lang.IllegalArgumentException: Path must include project and resource name: /standalone_bsp_1
	at org.eclipse.core.runtime.Assert.isLegal(Assert.java:63)
	at org.eclipse.core.internal.resources.Workspace.newResource(Workspace.java:2164)
	at org.eclipse.core.internal.resources.Container.getFolder(Container.java:215)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.internalGenerateBsp(RegenBspSourcesHandler.java:169)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler.access$2(RegenBspSourcesHandler.java:163)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1$1.run(RegenBspSourcesHandler.java:131)
	at org.eclipse.core.internal.resources.Workspace.run(Workspace.java:2345)
	at com.xilinx.sdk.sw.ui.handlers.RegenBspSourcesHandler$1.run(RegenBspSourcesHandler.java:135)
	at org.eclipse.jface.operation.ModalContext$ModalContextThread.run(ModalContext.java:121)
19:48:36 ERROR :  [Hsi 55-1464] Hardware instance  not found in the design
20:14:35 INFO  : Invoking Bootgen: bootgen -image FSBL.bif -o C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT_roberto.mcs
20:14:35 INFO  : Creating new bif file C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\FSBL\bootimage\FSBL.bif
20:14:39 INFO  : Bootgen command execution is done.
20:17:07 ERROR :  [Hsi 55-1430] Driver Name is empty
20:17:07 ERROR :  [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
20:17:15 ERROR :  [Hsi 55-1430] Driver Name is empty
20:17:15 ERROR :  [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
20:17:19 ERROR :  [Hsi 55-1430] Driver Name is empty
20:17:19 ERROR :  [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
20:17:25 ERROR :  [Hsi 55-1430] Driver Name is empty
20:17:25 ERROR :  [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
20:17:32 ERROR :  [Hsi 55-1430] Driver Name is empty
20:17:32 ERROR :  [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
20:17:41 ERROR :  [Hsi 55-1430] Driver Name is empty
20:17:41 ERROR :  [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
20:18:11 INFO  : Invoking Bootgen: bootgen -image FSBL.bif -o C:\Xilinx\Vivado\2015.2\progetti\uub_proto\uub_proto\vivado_uub_proto.sdk\test_periph\bootimage\BOOT_roberto.mcs -w on
20:18:15 INFO  : Bootgen command execution is done.
20:20:44 ERROR :  [Hsi 55-1430] Driver Name is empty
20:20:44 ERROR :  [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
15:02:00 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
15:02:04 INFO  : XSDB server has started successfully.
15:02:04 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
15:02:06 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_2.
17:13:57 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\linux_uub_proto\uub.bin
17:13:57 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\linux_uub_proto\uub.bif
17:13:58 INFO  : Bootgen command execution is done.
18:22:26 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\linux_uub_assiro\BOOT.bin
18:22:26 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\linux_uub_assiro\uub.bif
18:22:27 INFO  : Bootgen command execution is done.
18:52:30 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\linux_uub_proto\UUB.bin
18:52:30 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\linux_uub_proto\uub.bif
18:52:31 INFO  : Bootgen command execution is done.
19:23:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:23:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
19:23:20 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
19:23:47 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
19:24:27 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
19:24:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
19:24:55 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
19:25:10 INFO  : ps7_init is completed.
19:25:10 INFO  : ps7_post_config is completed.
19:25:10 INFO  : Processor reset is completed for ps7_cortexa9_0
19:25:31 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
19:25:31 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1464] Hardware instance  not found in the design
19:58:59 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\linux_uub_assiro\uub.mcs
19:58:59 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\linux_uub_assiro\uub.bif
19:59:10 INFO  : Bootgen command execution is done.
08:55:47 INFO  : Invoking Bootgen: bootgen -image roberto.bif -o C:\Xilinx\Vivado\2015.2\progetti\linux_uub_proto\uub.mcs
08:55:47 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\linux_uub_proto\roberto.bif
08:55:49 INFO  : Bootgen command execution is done.
09:01:49 INFO  : Invoking Bootgen: bootgen -image roberto.bif -o C:\Xilinx\Vivado\2015.2\progetti\linux_uub_proto\BOOT.bin
09:01:49 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\linux_uub_proto\roberto.bif
09:01:50 INFO  : Bootgen command execution is done.
09:03:50 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\linux_uub_proto\uub.mcs
09:04:04 INFO  : Bootgen command execution is done.
09:07:05 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
09:07:05 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
09:07:05 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
09:07:05 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
10:06:32 INFO  : Invoking Bootgen: bootgen -image uub2.bif -o C:\Xilinx\Vivado\2015.2\progetti\linux_uub_proto\UUB2.bin
10:06:32 INFO  : Creating new bif file C:\Xilinx\Vivado\2015.2\progetti\linux_uub_proto\uub2.bif
10:06:33 INFO  : Bootgen command execution is done.
10:54:15 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\linux_uub_assiro\uub.bin
10:54:15 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\linux_uub_assiro\uub.bif
10:54:16 INFO  : Bootgen command execution is done.
10:54:44 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\linux_uub_assiro\BOOT.bin
10:54:44 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\linux_uub_assiro\uub.bif
10:54:46 INFO  : Bootgen command execution is done.
11:54:11 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\linux_uub_assiro\uub.bin -w on
11:54:11 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\linux_uub_assiro\uub.bif
11:54:11 INFO  : Bootgen command execution is done.
11:55:49 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\linux_uub_assiro\BOOT.bin
11:55:49 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\linux_uub_assiro\uub.bif
11:55:50 INFO  : Bootgen command execution is done.
13:18:42 INFO  : Invoking Bootgen: bootgen -image example.bif -o C:\Xilinx\Vivado\2015.2\progetti\linux_uub_assiro\example.mcs
13:18:42 INFO  : Creating new bif file C:\Xilinx\Vivado\2015.2\progetti\linux_uub_assiro\example.bif
13:18:46 INFO  : Bootgen command execution is done.
16:36:08 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
16:36:08 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
16:36:08 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
16:36:08 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
16:37:22 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
16:37:22 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
16:37:22 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
16:43:47 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
16:43:47 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core  of version  not found in repositories
16:43:47 ERROR :  [Hsi 55-1430] Driver Name is empty
16:43:47 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
16:43:47 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
22:14:26 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
22:14:26 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
22:14:26 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
22:14:26 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
22:38:23 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
22:38:23 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
22:38:23 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
22:38:23 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
08:55:18 ERROR : Unexpected exception while attempting to connect.
java.lang.NullPointerException
	at com.xilinx.sdk.launch.remote.RSEHelper.getConnectedShellService(RSEHelper.java:48)
	at com.xilinx.sdk.launch.remote.internal.RemoteLaunchDelegate.launch(RemoteLaunchDelegate.java:116)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
08:55:18 ERROR : Unable to obtain RSE Shell Service.
08:55:56 ERROR : Unexpected exception while attempting to connect.
java.lang.NullPointerException
	at com.xilinx.sdk.launch.remote.RSEHelper.getConnectedShellService(RSEHelper.java:48)
	at com.xilinx.sdk.launch.remote.internal.RemoteLaunchDelegate.launch(RemoteLaunchDelegate.java:116)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
08:55:56 ERROR : Unable to obtain RSE Shell Service.
08:56:06 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
08:56:57 ERROR : Unexpected exception while attempting to connect.
java.lang.NullPointerException
	at com.xilinx.sdk.launch.remote.RSEHelper.getConnectedShellService(RSEHelper.java:48)
	at com.xilinx.sdk.launch.remote.internal.RemoteLaunchDelegate.launch(RemoteLaunchDelegate.java:116)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
08:56:57 ERROR : Unable to obtain RSE Shell Service.
09:07:48 ERROR : Unexpected exception while attempting to connect.
java.lang.NullPointerException
	at com.xilinx.sdk.launch.remote.RSEHelper.getConnectedShellService(RSEHelper.java:48)
	at com.xilinx.sdk.launch.remote.internal.RemoteLaunchDelegate.launch(RemoteLaunchDelegate.java:116)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
09:07:48 ERROR : Unable to obtain RSE Shell Service.
09:08:12 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
13:27:40 INFO  : Invoking Bootgen: bootgen -image uub_no_dtb.bif -o C:\Xilinx\Vivado\2015.2\progetti\linux_uub_assiro\uub_no_dtb.mcs
13:27:40 INFO  : Creating new bif file C:\Xilinx\Vivado\2015.2\progetti\linux_uub_assiro\uub_no_dtb.bif
13:27:53 INFO  : Bootgen command execution is done.
14:51:11 INFO  : Invoking Bootgen: bootgen -image uub_no_dtb.bif -o C:\Xilinx\Vivado\2015.2\progetti\linux_uub_assiro\uub_no_dtb.mcs -w on
14:51:11 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\linux_uub_assiro\uub_no_dtb.bif
14:51:25 INFO  : Bootgen command execution is done.
15:32:44 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\linux\uub_assiro.mcs
15:32:58 INFO  : Bootgen command execution is done.
17:53:22 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
17:53:22 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
17:53:22 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
17:53:22 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:01:21 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:01:21 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
18:01:21 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
18:02:50 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:02:50 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:02:50 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:02:50 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
18:26:19 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\linux_uub_assiro\uub_assiro.mcs -w on
18:26:19 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\linux_uub_assiro\uub.bif
18:26:33 INFO  : Bootgen command execution is done.
18:36:14 ERROR : Unexpected exception while attempting to connect.
java.lang.NullPointerException
	at com.xilinx.sdk.launch.remote.RSEHelper.getConnectedShellService(RSEHelper.java:48)
	at com.xilinx.sdk.launch.remote.internal.RemoteLaunchDelegate.launch(RemoteLaunchDelegate.java:116)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:36:14 ERROR : Unable to obtain RSE Shell Service.
18:36:34 ERROR : Unexpected error while launching program.
java.lang.IllegalArgumentException: Path for project must have only one segment.
	at org.eclipse.core.runtime.Assert.isLegal(Assert.java:63)
	at org.eclipse.core.internal.resources.WorkspaceRoot.getProject(WorkspaceRoot.java:184)
	at org.eclipse.cdt.debug.core.CDebugUtils.verifyCProject(CDebugUtils.java:586)
	at org.eclipse.cdt.debug.core.CDebugUtils.verifyProgramPath(CDebugUtils.java:623)
	at org.eclipse.cdt.debug.core.CDebugUtils.verifyProgramPath(CDebugUtils.java:675)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:550)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:36:44 ERROR : Unexpected exception while attempting to connect.
java.lang.NullPointerException
	at com.xilinx.sdk.launch.remote.RSEHelper.getConnectedShellService(RSEHelper.java:48)
	at com.xilinx.sdk.launch.remote.internal.RemoteLaunchDelegate.launch(RemoteLaunchDelegate.java:116)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:36:44 ERROR : Unable to obtain RSE Shell Service.
18:37:24 ERROR : Unexpected error while launching program.
java.lang.IllegalArgumentException: Path for project must have only one segment.
	at org.eclipse.core.runtime.Assert.isLegal(Assert.java:63)
	at org.eclipse.core.internal.resources.WorkspaceRoot.getProject(WorkspaceRoot.java:184)
	at org.eclipse.cdt.debug.core.CDebugUtils.verifyCProject(CDebugUtils.java:586)
	at org.eclipse.cdt.debug.core.CDebugUtils.verifyProgramPath(CDebugUtils.java:623)
	at org.eclipse.cdt.debug.core.CDebugUtils.verifyProgramPath(CDebugUtils.java:675)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:550)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:37:47 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:38:42 ERROR : Unexpected exception while attempting to connect.
org.eclipse.rse.services.clientserver.messages.SystemOperationFailedException: Failed to connect sshd on "172.16.17.197:22"
	at org.eclipse.rse.internal.connectorservice.ssh.SshConnectorService.internalConnect(SshConnectorService.java:197)
	at org.eclipse.rse.core.subsystems.AbstractConnectorService$1.run(AbstractConnectorService.java:502)
	at org.eclipse.rse.core.subsystems.AbstractConnectorService$SafeRunner.run(AbstractConnectorService.java:445)
	at org.eclipse.rse.core.subsystems.AbstractConnectorService.connect(AbstractConnectorService.java:509)
	at org.eclipse.rse.core.subsystems.SubSystem.connect(SubSystem.java:2545)
	at com.xilinx.sdk.launch.remote.RSEHelper.getConnectedShellService(RSEHelper.java:48)
	at com.xilinx.sdk.launch.remote.internal.RemoteLaunchDelegate.launch(RemoteLaunchDelegate.java:116)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:38:42 ERROR : Unable to obtain RSE Shell Service.
18:39:03 ERROR : Unexpected exception while attempting to connect.
java.lang.NullPointerException
	at com.xilinx.sdk.launch.remote.RSEHelper.getConnectedShellService(RSEHelper.java:48)
	at com.xilinx.sdk.launch.remote.internal.RemoteLaunchDelegate.launch(RemoteLaunchDelegate.java:116)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:39:03 ERROR : Unable to obtain RSE Shell Service.
18:39:24 ERROR : Unexpected exception while attempting to connect.
org.eclipse.rse.services.clientserver.messages.SystemOperationFailedException: Failed to connect sshd on "172.16.17.197:22"
	at org.eclipse.rse.internal.connectorservice.ssh.SshConnectorService.internalConnect(SshConnectorService.java:197)
	at org.eclipse.rse.core.subsystems.AbstractConnectorService$1.run(AbstractConnectorService.java:502)
	at org.eclipse.rse.core.subsystems.AbstractConnectorService$SafeRunner.run(AbstractConnectorService.java:445)
	at org.eclipse.rse.core.subsystems.AbstractConnectorService.connect(AbstractConnectorService.java:509)
	at org.eclipse.rse.core.subsystems.SubSystem.connect(SubSystem.java:2545)
	at com.xilinx.sdk.launch.remote.RSEHelper.getConnectedShellService(RSEHelper.java:48)
	at com.xilinx.sdk.launch.remote.internal.RemoteLaunchDelegate.launch(RemoteLaunchDelegate.java:116)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:39:24 ERROR : Unable to obtain RSE Shell Service.
18:39:45 ERROR : Unexpected exception while attempting to connect.
org.eclipse.rse.services.clientserver.messages.SystemOperationFailedException: Failed to connect sshd on "172.16.17.197:22"
	at org.eclipse.rse.internal.connectorservice.ssh.SshConnectorService.internalConnect(SshConnectorService.java:197)
	at org.eclipse.rse.core.subsystems.AbstractConnectorService$1.run(AbstractConnectorService.java:502)
	at org.eclipse.rse.core.subsystems.AbstractConnectorService$SafeRunner.run(AbstractConnectorService.java:445)
	at org.eclipse.rse.core.subsystems.AbstractConnectorService.connect(AbstractConnectorService.java:509)
	at org.eclipse.rse.core.subsystems.SubSystem.connect(SubSystem.java:2545)
	at com.xilinx.sdk.launch.remote.RSEHelper.getConnectedShellService(RSEHelper.java:48)
	at com.xilinx.sdk.launch.remote.internal.RemoteLaunchDelegate.launch(RemoteLaunchDelegate.java:116)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:39:45 ERROR : Unable to obtain RSE Shell Service.
18:39:45 ERROR : Unable to connect to remote file subsystem.
18:39:45 ERROR : Unable to obtain RSE Shell Service.
18:40:06 ERROR : Unexpected exception while attempting to connect.
org.eclipse.rse.services.clientserver.messages.SystemOperationFailedException: Failed to connect sshd on "172.16.17.197:22"
	at org.eclipse.rse.internal.connectorservice.ssh.SshConnectorService.internalConnect(SshConnectorService.java:197)
	at org.eclipse.rse.core.subsystems.AbstractConnectorService$1.run(AbstractConnectorService.java:502)
	at org.eclipse.rse.core.subsystems.AbstractConnectorService$SafeRunner.run(AbstractConnectorService.java:445)
	at org.eclipse.rse.core.subsystems.AbstractConnectorService.connect(AbstractConnectorService.java:509)
	at org.eclipse.rse.core.subsystems.SubSystem.connect(SubSystem.java:2545)
	at com.xilinx.sdk.launch.remote.RSEHelper.getConnectedShellService(RSEHelper.java:48)
	at com.xilinx.sdk.launch.remote.internal.RemoteLaunchDelegate.launch(RemoteLaunchDelegate.java:116)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:40:06 ERROR : Unable to obtain RSE Shell Service.
18:42:40 ERROR : Unexpected exception while attempting to connect.
java.lang.NullPointerException
	at com.xilinx.sdk.launch.remote.RSEHelper.getConnectedShellService(RSEHelper.java:48)
	at com.xilinx.sdk.launch.remote.internal.RemoteLaunchDelegate.launch(RemoteLaunchDelegate.java:116)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:42:40 ERROR : Unable to obtain RSE Shell Service.
19:21:28 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\linux_uub_assiro\uub_assiro.mcs -w on
19:21:28 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\linux_uub_assiro\uub.bif
19:21:41 INFO  : Bootgen command execution is done.
08:21:27 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\linux_uub_assiro\uub_assiro.mcs -w on
08:21:27 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\linux_uub_assiro\uub.bif
08:21:40 INFO  : Bootgen command execution is done.
09:37:38 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\linux\uub.mcs
09:37:38 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\linux\uub.bif
09:37:51 INFO  : Bootgen command execution is done.
10:08:29 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\linux_uub_assiro\uub.mcs -w on
10:08:29 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\linux_uub_assiro\uub.bif
10:08:42 INFO  : Bootgen command execution is done.
10:37:57 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:44:37 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
10:44:41 INFO  : XSDB server has started successfully.
10:44:43 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
10:44:45 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_2.
10:44:51 WARN  :  [Hsi 55-1607] Software Repository Paths z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/ip_repo/Interface_uub_1.0 and C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/../../../../../../ip_repo/Interface_uub_1.0 do not exist or not accessible
10:52:36 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_francesi\uub.mcs
10:52:36 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_francesi\uub.bif
10:52:53 INFO  : Bootgen command execution is done.
11:38:08 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\uub.mcs
11:38:08 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\uub.bif
11:38:23 INFO  : Bootgen command execution is done.
11:42:41 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
11:42:44 INFO  : XSDB server has started successfully.
11:42:46 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
11:42:48 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_2.
11:42:53 WARN  :  [Hsi 55-1607] Software Repository Paths z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/ip_repo/Interface_uub_1.0 and C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/../../../../../../ip_repo/Interface_uub_1.0 do not exist or not accessible
15:50:43 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\uub.mcs -w on
15:50:43 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\uub.bif
15:50:59 INFO  : Bootgen command execution is done.
15:56:51 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
15:56:53 INFO  : XSDB server has started successfully.
15:56:56 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
15:56:57 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_2.
15:57:02 WARN  :  [Hsi 55-1607] Software Repository Paths z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/ip_repo/Interface_uub_1.0 and C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/../../../../../../ip_repo/Interface_uub_1.0 do not exist or not accessible
16:35:28 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\uub.mcs -w on
16:35:28 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\uub.bif
16:35:44 INFO  : Bootgen command execution is done.
16:40:29 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_francesi\uub.mcs
16:40:29 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_francesi\uub.bif
16:40:46 INFO  : Bootgen command execution is done.
17:14:13 INFO  : Invoking Bootgen: bootgen -image uub_no_dtb.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro_old\BOOT.bin
17:14:13 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro_old\uub_no_dtb.bif
17:14:14 INFO  : Bootgen command execution is done.
17:15:55 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
17:15:58 INFO  : XSDB server has started successfully.
17:15:59 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
17:16:00 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_2.
17:16:05 WARN  :  [Hsi 55-1607] Software Repository Paths z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/ip_repo/Interface_uub_1.0 and C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/../../../../../../ip_repo/Interface_uub_1.0 do not exist or not accessible
17:20:55 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
17:20:58 INFO  : XSDB server has started successfully.
17:20:59 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
17:21:01 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_2.
17:21:06 WARN  :  [Hsi 55-1607] Software Repository Paths z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/ip_repo/Interface_uub_1.0 and C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/../../../../../../ip_repo/Interface_uub_1.0 do not exist or not accessible
17:22:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 0000174c66c601" && level==0} -index 1' command is executed.
17:23:02 ERROR : fpga configuration failed
17:24:28 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
17:24:30 INFO  : XSDB server has started successfully.
17:24:32 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
17:24:34 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_2.
17:24:38 WARN  :  [Hsi 55-1607] Software Repository Paths z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/ip_repo/Interface_uub_1.0 and C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/../../../../../../ip_repo/Interface_uub_1.0 do not exist or not accessible
18:14:13 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_francesi\uub.mcs -w on
18:14:13 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_francesi\uub.bif
18:14:24 INFO  : Bootgen command execution is done.
18:52:05 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_francesi\uub.mcs
18:52:05 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_francesi\uub.bif
18:52:20 INFO  : Bootgen command execution is done.
18:58:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1448646982851,  Project:1447320438412
18:58:57 INFO  : Project zynq_design_wrapper_hw_platform_2's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:58:57 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_proto/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_2\system.hdf.
18:59:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:59:47 INFO  : 
18:59:49 INFO  : Updating hardware inferred compiler options for FSBL.
18:59:49 INFO  : Clearing existing target manager status.
18:59:50 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:00:17 WARN  : Linker script will not be updated automatically. Users need to update it manually.
22:20:08 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\uub.mcs -w on
22:20:08 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\uub.bif
22:20:24 INFO  : Bootgen command execution is done.
00:20:24 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
19:08:19 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
19:08:26 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
19:08:31 INFO  : XSDB server has started successfully.
19:08:40 WARN  :  [Hsi 55-1607] Software Repository Paths z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/ip_repo/Interface_uub_1.0 and C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/../../../../../../ip_repo/Interface_uub_1.0 do not exist or not accessible
20:11:46 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
20:11:49 INFO  : XSDB server has started successfully.
20:11:56 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
20:12:04 WARN  :  [Hsi 55-1607] Software Repository Paths z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/ip_repo/Interface_uub_1.0 and C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/../../../../../../ip_repo/Interface_uub_1.0 do not exist or not accessible
20:12:06 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
20:47:32 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
20:47:36 INFO  : XSDB server has started successfully.
20:47:42 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
20:47:53 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
09:30:46 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
09:30:49 INFO  : XSDB server has started successfully.
09:30:55 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
09:31:06 WARN  :  [Hsi 55-1607] Software Repository Paths z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/ip_repo/Interface_uub_1.0 and C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/../../../../../../ip_repo/Interface_uub_1.0 do not exist or not accessible
09:31:06 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
09:34:42 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
09:34:44 INFO  : XSDB server has started successfully.
09:34:51 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
09:34:59 WARN  :  [Hsi 55-1607] Software Repository Paths z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/ip_repo/Interface_uub_1.0 and C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/../../../../../../ip_repo/Interface_uub_1.0 do not exist or not accessible
09:34:59 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
10:20:20 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
10:20:23 INFO  : XSDB server has started successfully.
10:20:29 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
10:20:37 WARN  :  [Hsi 55-1607] Software Repository Paths z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/ip_repo/Interface_uub_1.0 and C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/../../../../../../ip_repo/Interface_uub_1.0 do not exist or not accessible
10:20:38 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
11:01:57 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\BOOT.bin
11:01:57 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\uub.bif
11:01:59 INFO  : Bootgen command execution is done.
13:06:34 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
13:06:36 INFO  : XSDB server has started successfully.
13:06:43 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
13:06:50 WARN  :  [Hsi 55-1607] Software Repository Paths z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/ip_repo/Interface_uub_1.0 and C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/../../../../../../ip_repo/Interface_uub_1.0 do not exist or not accessible
13:06:51 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
13:06:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1448971517220,  Project:1448646982851
13:06:51 INFO  : The hardware specification for project 'zynq_design_wrapper_hw_platform_3' is different from C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
13:06:51 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
13:07:30 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:07:53 INFO  : Clearing existing target manager status.
13:07:55 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:07:55 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:33:10 INFO  : Invoking Bootgen: bootgen -image ubuntu.bif -o C:\Xilinx\Vivado\2015.2\progetti\UBUNTU\ubuntu.mcs
18:33:10 INFO  : Creating new bif file C:\Xilinx\Vivado\2015.2\progetti\UBUNTU\ubuntu.bif
18:33:12 INFO  : Bootgen command execution is done.
18:38:23 INFO  : Invoking Bootgen: bootgen -image ubuntu.bif -o C:\Xilinx\Vivado\2015.2\progetti\UBUNTU\ubuntu.mcs -w on
18:38:23 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\UBUNTU\ubuntu.bif
18:38:30 INFO  : Bootgen command execution is done.
18:40:55 ERROR : Could not get the saved dialog settings. null
18:41:16 ERROR : Could not get the saved dialog settings. null
18:41:43 ERROR : Could not get the saved dialog settings. null
18:41:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:41:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:42:02 ERROR : 'fpga -file C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit' is cancelled.
18:42:05 ERROR : Could not get the saved dialog settings. null
18:42:11 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:42:49 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
18:42:52 INFO  : XSDB server has started successfully.
18:42:54 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
18:42:56 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
18:43:06 WARN  :  [Hsi 55-1607] Software Repository Paths z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/ip_repo/Interface_uub_1.0 and C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/../../../../../../ip_repo/Interface_uub_1.0 do not exist or not accessible
18:43:14 ERROR : Could not get the saved dialog settings. null
18:43:58 ERROR : Could not get the saved dialog settings. null
18:47:28 ERROR : Could not get the saved dialog settings. null
18:47:47 ERROR : Could not get the saved dialog settings. null
18:48:30 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
18:48:32 INFO  : XSDB server has started successfully.
18:49:34 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
18:49:37 INFO  : XSDB server has started successfully.
18:49:38 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
18:49:41 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
18:49:52 WARN  :  [Hsi 55-1607] Software Repository Paths z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/ip_repo/Interface_uub_1.0 and C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/../../../../../../ip_repo/Interface_uub_1.0 do not exist or not accessible
18:49:58 ERROR : Could not get the saved dialog settings. null
18:53:17 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
18:53:20 INFO  : XSDB server has started successfully.
18:53:32 ERROR : Could not get the saved dialog settings. null
18:53:33 WARN  :  [Hsi 55-1607] Software Repository Paths z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/ip_repo/Interface_uub_1.0 and C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/../../../../../../ip_repo/Interface_uub_1.0 do not exist or not accessible
19:01:44 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
19:01:47 INFO  : XSDB server has started successfully.
19:01:48 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
19:01:50 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
19:02:00 WARN  :  [Hsi 55-1607] Software Repository Paths z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/ip_repo/Interface_uub_1.0 and C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/../../../../../../ip_repo/Interface_uub_1.0 do not exist or not accessible
19:02:40 ERROR : Could not get the saved dialog settings. null
19:03:11 ERROR : Could not get the saved dialog settings. null
19:03:19 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:03:19 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
19:03:31 ERROR : fpga configuration failed
19:17:58 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
19:18:01 INFO  : XSDB server has started successfully.
19:18:02 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
19:18:03 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
19:18:15 WARN  :  [Hsi 55-1607] Software Repository Paths z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/ip_repo/Interface_uub_1.0 and C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/../../../../../../ip_repo/Interface_uub_1.0 do not exist or not accessible
19:19:01 ERROR : Could not get the saved dialog settings. null
19:21:15 INFO  : ps7_init is completed.
19:21:15 INFO  : ps7_post_config is completed.
19:21:15 INFO  : Processor reset is completed for ps7_cortexa9_0
19:21:16 ERROR : Port COM28 is already in use.
19:21:17 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download ELF file


    Cannot access JTAG-DP: invalid ACK value (0x00, expected=0x02)
    Error Address = 0x0011200c, Size = 0x00000004


	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:670)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:609)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
19:21:23 ERROR : Could not get the saved dialog settings. null
19:33:22 ERROR : Could not get the saved dialog settings. null
19:38:35 ERROR : Could not get the saved dialog settings. null
19:38:41 ERROR : Could not get the saved dialog settings. null
09:14:16 ERROR : Could not get the saved dialog settings. null
09:14:26 ERROR : Could not get the saved dialog settings. null
09:15:12 ERROR : Could not get the saved dialog settings. null
09:17:56 ERROR : Could not get the saved dialog settings. null
09:18:14 ERROR : Could not get the saved dialog settings. null
11:02:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
11:02:29 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
19:24:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:24:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
19:24:18 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
19:25:05 INFO  : ps7_init is completed.
19:25:06 INFO  : ps7_post_config is completed.
19:25:06 INFO  : Processor reset is completed for ps7_cortexa9_0
19:25:06 ERROR : Port COM28 is already in use.
19:25:44 INFO  : Processor reset is completed for ps7_cortexa9_0
19:31:32 INFO  : Processor reset is completed for ps7_cortexa9_0
19:32:00 INFO  : Processor reset is completed for ps7_cortexa9_0
19:32:36 INFO  : Processor reset is completed for ps7_cortexa9_0
19:37:44 INFO  : Processor reset is completed for ps7_cortexa9_0
19:41:04 INFO  : Processor reset is completed for ps7_cortexa9_0
19:42:29 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
19:42:29 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
19:42:29 ERROR : Disconnect target failed.
19:42:48 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
19:42:48 ERROR : Disconnect target failed.No Target with ID 64 in the System


19:56:09 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
19:56:09 ERROR : Disconnect target failed.No Target with ID 64 in the System


19:56:30 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
19:56:31 ERROR : Disconnect target failed.No Target with ID 64 in the System


19:57:26 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
19:57:26 ERROR : Disconnect target failed.No Target with ID 64 in the System


19:58:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:58:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
19:58:32 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
19:58:47 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
19:58:47 ERROR : Disconnect target failed.No Target with ID 64 in the System


19:59:19 ERROR : Disconnect target failed.No Target with ID 64 in the System


19:59:19 ERROR : Unable to disconnect from existing targets
java.lang.RuntimeException: No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:327)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:306)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:210)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:69)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl$2.run(BundleContextImpl.java:771)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl.stop(BundleContextImpl.java:764)
	at org.eclipse.osgi.framework.internal.core.BundleHost.stopWorker(BundleHost.java:510)
	at org.eclipse.osgi.framework.internal.core.AbstractBundle.suspend(AbstractBundle.java:566)
	at org.eclipse.osgi.framework.internal.core.Framework.suspendBundle(Framework.java:1206)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.decFWSL(StartLevelManager.java:592)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.doSetStartLevel(StartLevelManager.java:257)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.shutdown(StartLevelManager.java:215)
	at org.eclipse.osgi.framework.internal.core.InternalSystemBundle.suspend(InternalSystemBundle.java:284)
	at org.eclipse.osgi.framework.internal.core.Framework.shutdown(Framework.java:692)
	at org.eclipse.osgi.framework.internal.core.Framework.close(Framework.java:600)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.shutdown(EclipseStarter.java:400)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:200)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
19:59:19 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
09:09:18 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
09:09:22 INFO  : XSDB server has started successfully.
09:09:23 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
09:09:25 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
09:09:35 WARN  :  [Hsi 55-1607] Software Repository Paths z:/cao-projets/SPB16X/lagorio/Auger/HDL_Auger/ip_repo/Interface_uub_1.0 and C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/../../../../../../ip_repo/Interface_uub_1.0 do not exist or not accessible
09:50:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:50:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
09:50:17 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
09:50:19 INFO  : ps7_init is completed.
09:50:19 INFO  : ps7_post_config is completed.
09:50:19 INFO  : Processor reset is completed for ps7_cortexa9_0
09:50:35 INFO  : Processor reset is completed for ps7_cortexa9_0
09:52:27 INFO  : Processor reset is completed for ps7_cortexa9_0
09:53:57 INFO  : Processor reset is completed for ps7_cortexa9_0
10:01:14 INFO  : Processor reset is completed for ps7_cortexa9_0
10:01:41 INFO  : Processor reset is completed for ps7_cortexa9_0
10:03:59 INFO  : Processor reset is completed for ps7_cortexa9_0
10:07:58 INFO  : Processor reset is completed for ps7_cortexa9_0
10:13:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:13:57 INFO  : Processor reset is completed for ps7_cortexa9_0
10:35:02 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
10:35:06 INFO  : Processor reset is completed for ps7_cortexa9_0
10:35:50 INFO  : Processor reset is completed for ps7_cortexa9_0
10:36:16 INFO  : Processor reset is completed for ps7_cortexa9_0
10:38:51 INFO  : Processor reset is completed for ps7_cortexa9_0
12:29:18 INFO  : Processor reset is completed for ps7_cortexa9_0
12:35:00 INFO  : Processor reset is completed for ps7_cortexa9_0
12:35:17 INFO  : Processor reset is completed for ps7_cortexa9_0
12:38:56 INFO  : Processor reset is completed for ps7_cortexa9_0
12:43:26 INFO  : Processor reset is completed for ps7_cortexa9_0
12:53:11 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
12:53:11 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
12:53:11 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
13:00:03 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
13:00:03 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1464] Hardware instance  not found in the design
13:00:24 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
13:07:36 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
13:07:37 INFO  : Processor reset is completed for ps7_cortexa9_0
13:08:54 INFO  : Processor reset is completed for ps7_cortexa9_0
13:14:04 INFO  : Processor reset is completed for ps7_cortexa9_0
13:19:11 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
13:21:57 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
13:21:58 INFO  : Processor reset is completed for ps7_cortexa9_0
13:24:08 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
13:24:16 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
13:24:47 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
13:24:48 INFO  : Processor reset is completed for ps7_cortexa9_0
15:17:23 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
15:17:23 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
15:17:23 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
15:34:28 INFO  : Processor reset is completed for ps7_cortexa9_0
15:35:28 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
15:35:34 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
15:40:45 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
15:40:45 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
15:40:45 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
16:09:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:09:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:09:13 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
16:09:46 INFO  : ps7_init is completed.
16:09:46 INFO  : ps7_post_config is completed.
16:09:46 INFO  : Processor reset is completed for ps7_cortexa9_0
16:10:17 INFO  : Processor reset is completed for ps7_cortexa9_0
16:10:40 INFO  : Processor reset is completed for ps7_cortexa9_0
16:11:57 INFO  : Processor reset is completed for ps7_cortexa9_0
16:12:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:12:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:12:39 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
16:12:46 INFO  : Processor reset is completed for ps7_cortexa9_0
16:21:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:21:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:21:49 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
16:21:57 INFO  : ps7_init is completed.
16:21:57 INFO  : ps7_post_config is completed.
16:21:57 INFO  : Processor reset is completed for ps7_cortexa9_0
16:22:45 INFO  : Processor reset is completed for ps7_cortexa9_0
16:38:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:38:49 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
16:43:10 INFO  : ps7_init is completed.
16:43:10 INFO  : ps7_post_config is completed.
16:43:10 INFO  : Processor reset is completed for ps7_cortexa9_0
16:54:08 INFO  : ps7_init is completed.
16:54:08 INFO  : ps7_post_config is completed.
16:54:08 INFO  : Processor reset is completed for ps7_cortexa9_0
16:54:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:54:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:54:24 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
16:54:32 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:54:40 INFO  : Processor reset is completed for ps7_cortexa9_0
16:54:43 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download ELF file


    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:670)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:609)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:57:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:57:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:57:25 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
16:57:58 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:58:22 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
16:58:25 INFO  : XSDB server has started successfully.
16:58:26 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
16:58:28 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
16:59:03 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:995)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:506)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:59:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:59:56 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:00:03 INFO  : ps7_init is completed.
17:00:03 INFO  : ps7_post_config is completed.
17:00:03 INFO  : Processor reset is completed for ps7_cortexa9_0
17:00:57 INFO  : Processor reset is completed for ps7_cortexa9_0
17:01:08 INFO  : Processor reset is completed for ps7_cortexa9_0
17:02:14 INFO  : Processor reset is completed for ps7_cortexa9_0
17:43:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:43:35 ERROR : fpga configuration failed
17:43:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:43:54 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:44:10 INFO  : ps7_init is completed.
17:44:10 INFO  : ps7_post_config is completed.
17:44:10 INFO  : Processor reset is completed for ps7_cortexa9_0
17:44:56 INFO  : Processor reset is completed for ps7_cortexa9_0
18:02:20 INFO  : Processor reset is completed for ps7_cortexa9_0
18:05:18 INFO  : Processor reset is completed for ps7_cortexa9_0
18:05:44 INFO  : Processor reset is completed for ps7_cortexa9_0
18:07:14 INFO  : Processor reset is completed for ps7_cortexa9_0
18:08:25 INFO  : Processor reset is completed for ps7_cortexa9_0
18:09:04 INFO  : Processor reset is completed for ps7_cortexa9_0
18:09:23 INFO  : Processor reset is completed for ps7_cortexa9_0
18:09:38 INFO  : Processor reset is completed for ps7_cortexa9_0
18:09:52 INFO  : Processor reset is completed for ps7_cortexa9_0
18:10:13 INFO  : Processor reset is completed for ps7_cortexa9_0
18:10:24 INFO  : Processor reset is completed for ps7_cortexa9_0
18:10:52 INFO  : Processor reset is completed for ps7_cortexa9_0
18:14:59 INFO  : Processor reset is completed for ps7_cortexa9_0
18:15:26 INFO  : Processor reset is completed for ps7_cortexa9_0
18:24:15 INFO  : Processor reset is completed for ps7_cortexa9_0
18:24:29 INFO  : Processor reset is completed for ps7_cortexa9_0
18:30:19 INFO  : Processor reset is completed for ps7_cortexa9_0
18:30:48 INFO  : Processor reset is completed for ps7_cortexa9_0
18:33:48 INFO  : Processor reset is completed for ps7_cortexa9_0
18:40:12 INFO  : Processor reset is completed for ps7_cortexa9_0
18:44:25 INFO  : Processor reset is completed for ps7_cortexa9_0
18:45:58 INFO  : Processor reset is completed for ps7_cortexa9_0
18:46:36 INFO  : Processor reset is completed for ps7_cortexa9_0
18:48:32 INFO  : Processor reset is completed for ps7_cortexa9_0
18:49:39 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:49:41 INFO  : Processor reset is completed for ps7_cortexa9_0
18:50:18 INFO  : Processor reset is completed for ps7_cortexa9_0
18:54:26 INFO  : Processor reset is completed for ps7_cortexa9_0
19:27:47 INFO  : Processor reset is completed for ps7_cortexa9_0
19:32:53 INFO  : Processor reset is completed for ps7_cortexa9_0
19:41:29 INFO  : Processor reset is completed for ps7_cortexa9_0
19:42:05 INFO  : Processor reset is completed for ps7_cortexa9_0
19:45:44 INFO  : Processor reset is completed for ps7_cortexa9_0
19:48:58 INFO  : Processor reset is completed for ps7_cortexa9_0
19:50:43 INFO  : Processor reset is completed for ps7_cortexa9_0
19:51:15 INFO  : Processor reset is completed for ps7_cortexa9_0
19:51:42 INFO  : Processor reset is completed for ps7_cortexa9_0
19:55:29 INFO  : Processor reset is completed for ps7_cortexa9_0
19:55:55 INFO  : Processor reset is completed for ps7_cortexa9_0
20:00:21 INFO  : Processor reset is completed for ps7_cortexa9_0
20:05:31 INFO  : Processor reset is completed for ps7_cortexa9_0
20:05:57 INFO  : Processor reset is completed for ps7_cortexa9_0
20:06:31 INFO  : Processor reset is completed for ps7_cortexa9_0
20:07:03 INFO  : Processor reset is completed for ps7_cortexa9_0
20:07:20 INFO  : Processor reset is completed for ps7_cortexa9_0
20:08:26 INFO  : Processor reset is completed for ps7_cortexa9_0
20:09:07 INFO  : Processor reset is completed for ps7_cortexa9_0
20:09:45 INFO  : Processor reset is completed for ps7_cortexa9_0
20:10:38 INFO  : Processor reset is completed for ps7_cortexa9_0
20:10:48 INFO  : Processor reset is completed for ps7_cortexa9_0
20:11:44 INFO  : Processor reset is completed for ps7_cortexa9_0
20:12:33 INFO  : Processor reset is completed for ps7_cortexa9_0
20:13:45 INFO  : Processor reset is completed for ps7_cortexa9_0
20:14:34 INFO  : Processor reset is completed for ps7_cortexa9_0
23:08:04 INFO  : Processor reset is completed for ps7_cortexa9_0
23:08:57 INFO  : Processor reset is completed for ps7_cortexa9_0
23:13:05 INFO  : Processor reset is completed for ps7_cortexa9_0
23:15:18 INFO  : Processor reset is completed for ps7_cortexa9_0
23:20:32 INFO  : Processor reset is completed for ps7_cortexa9_0
23:22:15 INFO  : Processor reset is completed for ps7_cortexa9_0
23:25:32 INFO  : Processor reset is completed for ps7_cortexa9_0
23:30:23 INFO  : Processor reset is completed for ps7_cortexa9_0
23:35:38 INFO  : Processor reset is completed for ps7_cortexa9_0
23:38:27 INFO  : Processor reset is completed for ps7_cortexa9_0
23:44:58 INFO  : Processor reset is completed for ps7_cortexa9_0
23:50:43 INFO  : Processor reset is completed for ps7_cortexa9_0
08:13:00 INFO  : Processor reset is completed for ps7_cortexa9_0
08:14:04 INFO  : Processor reset is completed for ps7_cortexa9_0
08:14:33 INFO  : Processor reset is completed for ps7_cortexa9_0
08:17:35 INFO  : Processor reset is completed for ps7_cortexa9_0
08:22:08 INFO  : Processor reset is completed for ps7_cortexa9_0
08:22:43 INFO  : Processor reset is completed for ps7_cortexa9_0
08:27:50 INFO  : Processor reset is completed for ps7_cortexa9_0
08:28:52 INFO  : Processor reset is completed for ps7_cortexa9_0
08:29:34 INFO  : Processor reset is completed for ps7_cortexa9_0
09:08:12 INFO  : Processor reset is completed for ps7_cortexa9_0
09:44:12 INFO  : Processor reset is completed for ps7_cortexa9_0
11:28:34 INFO  : Processor reset is completed for ps7_cortexa9_0
11:29:33 INFO  : Processor reset is completed for ps7_cortexa9_0
11:30:13 INFO  : Processor reset is completed for ps7_cortexa9_0
15:51:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:51:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
15:51:50 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
15:52:39 INFO  : ps7_init is completed.
15:52:39 INFO  : ps7_post_config is completed.
15:52:39 INFO  : Processor reset is completed for ps7_cortexa9_0
15:52:39 ERROR : No such port: COM28
15:53:12 INFO  : Processor reset is completed for ps7_cortexa9_0
15:55:56 INFO  : Processor reset is completed for ps7_cortexa9_0
15:56:59 INFO  : Processor reset is completed for ps7_cortexa9_0
15:58:07 INFO  : Processor reset is completed for ps7_cortexa9_0
16:14:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:14:24 ERROR : fpga configuration failed
16:14:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:14:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:14:51 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
16:18:49 INFO  : ps7_init is completed.
16:18:49 INFO  : ps7_post_config is completed.
16:18:49 INFO  : Processor reset is completed for ps7_cortexa9_0
16:45:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:45:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:45:14 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
16:45:49 INFO  : ps7_init is completed.
16:45:49 INFO  : ps7_post_config is completed.
16:45:50 INFO  : Processor reset is completed for ps7_cortexa9_0
19:06:42 INFO  : Processor reset is completed for ps7_cortexa9_0
19:07:18 INFO  : Processor reset is completed for ps7_cortexa9_0
19:08:29 INFO  : Processor reset is completed for ps7_cortexa9_0
19:09:20 INFO  : Processor reset is completed for ps7_cortexa9_0
19:09:42 INFO  : Processor reset is completed for ps7_cortexa9_0
19:23:13 INFO  : Processor reset is completed for ps7_cortexa9_0
19:31:32 INFO  : Processor reset is completed for ps7_cortexa9_0
19:32:01 INFO  : Processor reset is completed for ps7_cortexa9_0
19:40:04 INFO  : Processor reset is completed for ps7_cortexa9_0
19:45:28 INFO  : Processor reset is completed for ps7_cortexa9_0
19:50:08 INFO  : Processor reset is completed for ps7_cortexa9_0
19:51:24 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:51:26 INFO  : Processor reset is completed for ps7_cortexa9_0
19:51:42 INFO  : Processor reset is completed for ps7_cortexa9_0
10:25:07 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\uub.mcs
10:25:07 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\uub.bif
10:25:24 INFO  : Bootgen command execution is done.
10:26:48 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:27:26 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
10:27:29 INFO  : XSDB server has started successfully.
10:27:31 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
10:27:33 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
11:05:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:05:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
11:05:13 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
11:05:39 INFO  : ps7_init is completed.
11:05:39 INFO  : ps7_post_config is completed.
11:05:39 INFO  : Processor reset is completed for ps7_cortexa9_0
11:05:39 ERROR : Port COM28 is already in use.
12:50:01 INFO  : Processor reset is completed for ps7_cortexa9_0
13:33:19 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
13:33:19 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
13:33:19 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
13:33:56 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
13:33:56 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1464] Hardware instance  not found in the design
13:36:03 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
13:40:14 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
13:43:08 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
13:43:49 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:44:16 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
13:44:21 INFO  : XSDB server has started successfully.
13:44:24 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
13:44:27 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
13:49:51 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
13:49:54 INFO  : XSDB server has started successfully.
13:49:55 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
13:49:57 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
13:54:08 INFO  : Processor reset is completed for ps7_cortexa9_0
14:16:47 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
14:16:50 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
14:16:52 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
14:16:54 INFO  : XSDB server has started successfully.
14:26:48 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
14:26:53 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
14:26:54 INFO  : XSDB server has started successfully.
14:26:55 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
14:59:36 INFO  : Processor reset is completed for ps7_cortexa9_0
15:01:10 INFO  : Processor reset is completed for ps7_cortexa9_0
15:01:48 INFO  : Processor reset is completed for ps7_cortexa9_0
15:07:02 INFO  : Processor reset is completed for ps7_cortexa9_0
15:07:26 INFO  : Processor reset is completed for ps7_cortexa9_0
15:08:46 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:08:47 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
15:08:47 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
15:08:47 ERROR : Disconnect target failed.
15:08:47 ERROR : Disconnect target failed.No Target with ID 64 in the System


15:09:05 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:09:05 ERROR : Disconnect target failed.No Target with ID 64 in the System


15:09:28 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:09:28 ERROR : Disconnect target failed.No Target with ID 64 in the System


15:09:37 ERROR : Disconnect target failed.No Target with ID 64 in the System


15:09:37 ERROR : Unable to disconnect from existing targets
java.lang.RuntimeException: No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:327)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:306)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:210)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:69)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl$2.run(BundleContextImpl.java:771)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl.stop(BundleContextImpl.java:764)
	at org.eclipse.osgi.framework.internal.core.BundleHost.stopWorker(BundleHost.java:510)
	at org.eclipse.osgi.framework.internal.core.AbstractBundle.suspend(AbstractBundle.java:566)
	at org.eclipse.osgi.framework.internal.core.Framework.suspendBundle(Framework.java:1206)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.decFWSL(StartLevelManager.java:592)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.doSetStartLevel(StartLevelManager.java:257)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.shutdown(StartLevelManager.java:215)
	at org.eclipse.osgi.framework.internal.core.InternalSystemBundle.suspend(InternalSystemBundle.java:284)
	at org.eclipse.osgi.framework.internal.core.Framework.shutdown(Framework.java:692)
	at org.eclipse.osgi.framework.internal.core.Framework.close(Framework.java:600)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.shutdown(EclipseStarter.java:400)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:200)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
15:09:37 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:09:58 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
15:10:03 INFO  : XSDB server has started successfully.
15:10:04 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
15:10:06 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
15:10:50 INFO  : Processor reset is completed for ps7_cortexa9_0
16:05:01 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1449500609000,  Project:1448971517220
16:05:01 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:05:01 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
16:05:14 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:05:15 INFO  : Clearing existing target manager status.
16:05:15 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:05:15 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:07:07 INFO  : Processor reset is completed for ps7_cortexa9_0
16:10:28 INFO  : Processor reset is completed for ps7_cortexa9_0
16:11:01 INFO  : Processor reset is completed for ps7_cortexa9_0
16:17:08 INFO  : Processor reset is completed for ps7_cortexa9_0
16:53:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1449503465956,  Project:1449500609000
16:53:28 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:53:28 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
16:53:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:53:41 INFO  : Clearing existing target manager status.
16:53:41 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:53:41 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:55:14 INFO  : Processor reset is completed for ps7_cortexa9_0
16:56:58 INFO  : Processor reset is completed for ps7_cortexa9_0
17:25:20 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1449505497479,  Project:1449503465956
17:25:20 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:25:20 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
17:25:32 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:25:33 INFO  : Clearing existing target manager status.
17:25:33 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:25:33 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:26:01 INFO  : Processor reset is completed for ps7_cortexa9_0
17:27:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:27:15 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:27:34 INFO  : Processor reset is completed for ps7_cortexa9_0
17:31:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:31:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:32:02 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:32:13 INFO  : Processor reset is completed for ps7_cortexa9_0
17:37:06 INFO  : Processor reset is completed for ps7_cortexa9_0
17:48:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:48:41 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:57:11 INFO  : Processor reset is completed for ps7_cortexa9_0
18:02:00 INFO  : Processor reset is completed for ps7_cortexa9_0
18:03:07 INFO  : Processor reset is completed for ps7_cortexa9_0
18:05:27 INFO  : Processor reset is completed for ps7_cortexa9_0
18:05:55 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:05:58 INFO  : Processor reset is completed for ps7_cortexa9_0
18:06:07 INFO  : Processor reset is completed for ps7_cortexa9_0
18:07:02 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:07:09 INFO  : Processor reset is completed for ps7_cortexa9_0
18:07:11 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
18:07:11 ERROR : Timeout occured while waiting to get reply for command "xcontinue 64 0x100000 -status_on_stop"
18:07:11 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: 
	at com.xilinx.sdk.targetmanager.internal.TM.continueExecution(TM.java:733)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:150)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:609)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:07:12 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Unknown Error Occured
    Target '64' Does NOT exist in the Current System


	at com.xilinx.sdk.targetmanager.internal.TM.setSafeMode(TM.java:590)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:136)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:609)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:12:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:12:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:12:53 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
18:13:40 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:13:59 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
18:14:02 INFO  : XSDB server has started successfully.
18:14:04 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
18:14:06 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
18:14:43 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:995)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:506)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:15:25 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:995)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:506)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:15:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:15:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:15:47 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
18:15:55 INFO  : ps7_init is completed.
18:15:55 INFO  : ps7_post_config is completed.
18:15:55 INFO  : Processor reset is completed for ps7_cortexa9_0
18:16:05 INFO  : Processor reset is completed for ps7_cortexa9_0
18:16:49 INFO  : Processor reset is completed for ps7_cortexa9_0
18:18:18 INFO  : Processor reset is completed for ps7_cortexa9_0
18:19:09 INFO  : Processor reset is completed for ps7_cortexa9_0
12:01:34 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1449572168038,  Project:1449505497479
12:01:34 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:01:34 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
12:01:48 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:01:48 INFO  : Clearing existing target manager status.
12:01:48 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:01:48 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:04:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:04:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:05:05 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
12:05:24 INFO  : Processor reset is completed for ps7_cortexa9_0
13:42:37 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1449578155766,  Project:1449572168038
13:42:37 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
13:42:37 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
13:42:50 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
13:42:51 INFO  : Clearing existing target manager status.
13:42:51 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
13:42:51 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:44:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:44:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
13:44:41 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
13:45:19 INFO  : Processor reset is completed for ps7_cortexa9_0
14:27:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1449581131206,  Project:1449578155766
14:27:48 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:27:48 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
14:28:02 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:28:03 INFO  : Clearing existing target manager status.
14:28:03 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:28:03 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:31:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:57 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
14:32:08 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
14:32:43 INFO  : Processor reset is completed for ps7_cortexa9_0
14:38:21 INFO  : Processor reset is completed for ps7_cortexa9_0
14:43:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:43:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
14:44:10 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
14:45:08 INFO  : Processor reset is completed for ps7_cortexa9_0
15:20:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1449584396307,  Project:1449581131206
15:20:27 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:20:27 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
15:20:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:20:41 INFO  : Clearing existing target manager status.
15:20:41 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:20:41 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:20:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:20:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
15:21:11 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
15:25:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
15:25:34 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
15:26:07 INFO  : Processor reset is completed for ps7_cortexa9_0
15:26:07 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download ELF file


    Cannot access DDR: the controller is held in reset

	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:670)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:609)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:26:55 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:27:18 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
15:27:23 INFO  : XSDB server has started successfully.
15:27:24 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
15:27:28 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
15:28:41 INFO  : Processor reset is completed for ps7_cortexa9_0
15:28:42 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download ELF file


    Cannot access DDR: the controller is held in reset

	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:670)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:609)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:29:14 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:29:14 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
15:29:26 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
15:38:48 INFO  : System reset is completed.
15:39:04 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
15:39:07 ERROR : Port COM28 is already in use.
15:39:07 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download ELF file


    Cannot access DDR: the controller is held in reset

	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:670)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:609)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:42:26 INFO  : Processor reset is completed for ps7_cortexa9_0
15:42:28 ERROR : Port COM28 is already in use.
15:42:28 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download ELF file


    Cannot access DDR: the controller is held in reset

	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:670)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:609)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:43:44 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:44:03 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
15:44:07 INFO  : XSDB server has started successfully.
15:44:08 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
15:44:12 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
15:46:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
15:46:25 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:46:45 INFO  : Processor reset is completed for ps7_cortexa9_0
15:46:46 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download ELF file


    Cannot access DDR: the controller is held in reset

	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:670)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:609)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:33:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1449588620919,  Project:1449584396307
16:33:28 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:33:28 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
16:33:41 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:33:42 INFO  : Clearing existing target manager status.
16:33:42 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:33:42 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:34:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:34:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:34:37 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
16:36:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1449589001714,  Project:1449505497479
16:36:43 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:36:43 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
16:37:00 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:37:02 INFO  : Clearing existing target manager status.
16:37:02 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:37:02 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:37:42 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1449589058415,  Project:1449588620919
16:37:42 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:37:42 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
16:37:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:37:58 INFO  : Clearing existing target manager status.
16:37:58 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:37:58 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:21:02 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:25:56 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
17:26:03 INFO  : XSDB server has started successfully.
17:26:03 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
17:26:07 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
17:26:14 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1449591881475,  Project:1449589058415
17:26:14 INFO  : The hardware specification for project 'zynq_design_wrapper_hw_platform_3' is different from C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
17:26:14 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
17:26:27 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:26:29 INFO  : Clearing existing target manager status.
17:26:30 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:26:30 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:27:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:27:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:27:52 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:28:11 INFO  : Processor reset is completed for ps7_cortexa9_0
17:28:11 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download ELF file


    Cannot access DDR: the controller is held in reset

	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:670)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:609)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
08:37:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:37:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
08:38:08 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
08:39:07 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
08:39:22 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
08:39:27 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
08:39:28 INFO  : XSDB server has started successfully.
08:39:29 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
08:40:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:40:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
08:40:14 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
08:40:30 INFO  : ps7_init is completed.
08:40:31 INFO  : ps7_post_config is completed.
08:40:31 INFO  : Processor reset is completed for ps7_cortexa9_0
08:41:12 INFO  : Processor reset is completed for ps7_cortexa9_0
08:42:59 INFO  : Processor reset is completed for ps7_cortexa9_0
08:43:29 INFO  : Processor reset is completed for ps7_cortexa9_0
09:25:27 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1449649233874,  Project:1449591881475
09:25:27 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
09:25:27 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
09:25:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
09:25:40 INFO  : Clearing existing target manager status.
09:25:40 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
09:25:40 WARN  : Linker script will not be updated automatically. Users need to update it manually.
09:25:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:25:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
09:26:07 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
09:26:28 INFO  : Processor reset is completed for ps7_cortexa9_0
09:37:27 INFO  : Processor reset is completed for ps7_cortexa9_0
10:25:47 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1449652924629,  Project:1449649233874
10:25:47 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
10:25:47 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
10:25:58 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
10:25:58 INFO  : Clearing existing target manager status.
10:25:58 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
10:25:58 WARN  : Linker script will not be updated automatically. Users need to update it manually.
10:27:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:27:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
10:27:15 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
10:28:25 INFO  : Processor reset is completed for ps7_cortexa9_0
11:03:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1449655338978,  Project:1449652924629
11:03:26 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:03:26 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
11:03:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:03:41 INFO  : Clearing existing target manager status.
11:03:41 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:03:41 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:53:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:53:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
11:54:08 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
11:54:43 INFO  : Processor reset is completed for ps7_cortexa9_0
11:59:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:59:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:00:11 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
12:00:23 INFO  : Processor reset is completed for ps7_cortexa9_0
12:00:25 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download ELF file


    Cannot access DDR: the controller is held in reset

	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:670)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:609)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:00:59 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:01:19 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
12:01:25 INFO  : XSDB server has started successfully.
12:01:28 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
12:01:30 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
12:02:31 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:02:31 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:02:44 ERROR : fpga configuration failed
12:10:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:10:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:11:05 ERROR : fpga configuration failed
12:11:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:11:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:11:36 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
12:12:18 INFO  : ps7_init is completed.
12:12:19 INFO  : ps7_post_config is completed.
12:12:19 INFO  : Processor reset is completed for ps7_cortexa9_0
12:14:52 INFO  : Processor reset is completed for ps7_cortexa9_0
12:15:38 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:16:19 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
12:16:19 ERROR : Timeout occured while waiting to get reply for command "targets 64"
12:16:37 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:16:46 INFO  : Processor reset is completed for ps7_cortexa9_0
12:17:48 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
12:17:48 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
12:17:48 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
12:48:26 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1449661509389,  Project:1449655338978
12:48:26 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:48:26 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
12:48:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:48:37 INFO  : Clearing existing target manager status.
12:48:37 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:48:37 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:48:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:48:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:48:56 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
12:49:13 INFO  : ps7_init is completed.
12:49:13 INFO  : ps7_post_config is completed.
12:49:13 INFO  : Processor reset is completed for ps7_cortexa9_0
12:50:15 INFO  : Processor reset is completed for ps7_cortexa9_0
12:51:30 INFO  : Processor reset is completed for ps7_cortexa9_0
12:51:47 INFO  : Processor reset is completed for ps7_cortexa9_0
12:52:02 INFO  : Processor reset is completed for ps7_cortexa9_0
12:52:21 INFO  : Processor reset is completed for ps7_cortexa9_0
12:52:44 INFO  : Processor reset is completed for ps7_cortexa9_0
14:53:39 INFO  : Processor reset is completed for ps7_cortexa9_0
14:55:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:55:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
14:55:24 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
15:00:20 INFO  : ps7_init is completed.
15:00:20 INFO  : ps7_post_config is completed.
15:00:20 INFO  : Processor reset is completed for ps7_cortexa9_0
15:00:49 INFO  : Processor reset is completed for ps7_cortexa9_0
15:01:10 INFO  : Processor reset is completed for ps7_cortexa9_0
15:01:30 INFO  : Processor reset is completed for ps7_cortexa9_0
15:02:42 INFO  : Processor reset is completed for ps7_cortexa9_0
15:08:11 INFO  : Processor reset is completed for ps7_cortexa9_0
15:08:36 INFO  : Processor reset is completed for ps7_cortexa9_0
15:09:08 INFO  : Processor reset is completed for ps7_cortexa9_0
15:09:33 INFO  : Processor reset is completed for ps7_cortexa9_0
15:10:19 INFO  : Processor reset is completed for ps7_cortexa9_0
15:11:34 INFO  : Processor reset is completed for ps7_cortexa9_0
15:12:07 INFO  : Processor reset is completed for ps7_cortexa9_0
15:12:25 INFO  : Processor reset is completed for ps7_cortexa9_0
15:12:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:12:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
15:13:03 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
15:13:14 INFO  : ps7_init is completed.
15:13:14 INFO  : ps7_post_config is completed.
15:13:14 INFO  : Processor reset is completed for ps7_cortexa9_0
15:14:12 INFO  : Processor reset is completed for ps7_cortexa9_0
15:14:50 INFO  : Processor reset is completed for ps7_cortexa9_0
15:15:21 INFO  : Processor reset is completed for ps7_cortexa9_0
15:15:32 INFO  : Processor reset is completed for ps7_cortexa9_0
15:22:45 INFO  : Processor reset is completed for ps7_cortexa9_0
15:24:07 INFO  : Processor reset is completed for ps7_cortexa9_0
15:24:46 INFO  : Processor reset is completed for ps7_cortexa9_0
15:26:27 INFO  : Processor reset is completed for ps7_cortexa9_0
15:27:30 INFO  : Processor reset is completed for ps7_cortexa9_0
15:48:52 INFO  : Processor reset is completed for ps7_cortexa9_0
16:10:06 INFO  : Processor reset is completed for ps7_cortexa9_0
16:10:53 INFO  : Processor reset is completed for ps7_cortexa9_0
16:11:31 INFO  : Processor reset is completed for ps7_cortexa9_0
16:13:17 INFO  : Processor reset is completed for ps7_cortexa9_0
16:13:45 INFO  : Processor reset is completed for ps7_cortexa9_0
16:15:52 INFO  : Processor reset is completed for ps7_cortexa9_0
16:16:05 INFO  : Processor reset is completed for ps7_cortexa9_0
16:17:22 INFO  : Processor reset is completed for ps7_cortexa9_0
16:17:32 INFO  : Processor reset is completed for ps7_cortexa9_0
16:18:55 INFO  : Processor reset is completed for ps7_cortexa9_0
16:21:28 INFO  : Processor reset is completed for ps7_cortexa9_0
16:22:00 INFO  : Processor reset is completed for ps7_cortexa9_0
16:22:47 INFO  : Processor reset is completed for ps7_cortexa9_0
16:23:01 INFO  : Processor reset is completed for ps7_cortexa9_0
16:23:37 INFO  : Processor reset is completed for ps7_cortexa9_0
16:24:38 INFO  : Processor reset is completed for ps7_cortexa9_0
16:25:39 INFO  : Processor reset is completed for ps7_cortexa9_0
16:27:00 INFO  : Processor reset is completed for ps7_cortexa9_0
16:27:18 INFO  : Processor reset is completed for ps7_cortexa9_0
16:27:33 INFO  : Processor reset is completed for ps7_cortexa9_0
16:28:04 INFO  : Processor reset is completed for ps7_cortexa9_0
16:28:18 INFO  : Processor reset is completed for ps7_cortexa9_0
16:29:44 INFO  : Processor reset is completed for ps7_cortexa9_0
16:29:58 INFO  : Processor reset is completed for ps7_cortexa9_0
16:30:18 INFO  : Processor reset is completed for ps7_cortexa9_0
16:30:34 INFO  : Processor reset is completed for ps7_cortexa9_0
16:30:49 INFO  : Processor reset is completed for ps7_cortexa9_0
16:31:08 INFO  : Processor reset is completed for ps7_cortexa9_0
16:31:32 INFO  : Processor reset is completed for ps7_cortexa9_0
16:32:28 INFO  : Processor reset is completed for ps7_cortexa9_0
16:32:51 INFO  : Processor reset is completed for ps7_cortexa9_0
16:33:12 INFO  : Processor reset is completed for ps7_cortexa9_0
16:33:45 INFO  : Processor reset is completed for ps7_cortexa9_0
16:34:03 INFO  : Processor reset is completed for ps7_cortexa9_0
16:34:28 INFO  : Processor reset is completed for ps7_cortexa9_0
16:38:27 INFO  : Processor reset is completed for ps7_cortexa9_0
16:38:45 INFO  : Processor reset is completed for ps7_cortexa9_0
16:40:16 INFO  : Processor reset is completed for ps7_cortexa9_0
17:09:57 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1449673480823,  Project:1449661509389
17:09:57 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:09:57 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
17:10:11 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:10:11 INFO  : Clearing existing target manager status.
17:10:11 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:10:11 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:14:15 INFO  : Processor reset is completed for ps7_cortexa9_0
17:15:23 INFO  : Processor reset is completed for ps7_cortexa9_0
17:16:25 INFO  : Processor reset is completed for ps7_cortexa9_0
17:28:20 INFO  : Processor reset is completed for ps7_cortexa9_0
17:29:41 INFO  : Processor reset is completed for ps7_cortexa9_0
17:32:18 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:32:20 INFO  : Processor reset is completed for ps7_cortexa9_0
17:32:44 INFO  : Processor reset is completed for ps7_cortexa9_0
17:39:09 INFO  : Processor reset is completed for ps7_cortexa9_0
17:46:56 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:47:11 INFO  : Processor reset is completed for ps7_cortexa9_0
17:47:50 INFO  : Processor reset is completed for ps7_cortexa9_0
17:50:45 INFO  : Processor reset is completed for ps7_cortexa9_0
17:51:50 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:51:55 INFO  : Processor reset is completed for ps7_cortexa9_0
17:52:17 INFO  : Processor reset is completed for ps7_cortexa9_0
17:53:08 INFO  : Processor reset is completed for ps7_cortexa9_0
17:53:30 INFO  : Processor reset is completed for ps7_cortexa9_0
17:54:17 INFO  : Processor reset is completed for ps7_cortexa9_0
17:55:27 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:56:19 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
17:56:19 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
17:56:19 ERROR : Disconnect target failed.
17:56:19 ERROR : Disconnect target failed.No Target with ID 64 in the System


17:57:11 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:57:11 ERROR : Disconnect target failed.No Target with ID 64 in the System


17:57:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:57:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:57:36 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:57:42 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:57:43 ERROR : Disconnect target failed.No Target with ID 64 in the System


17:58:15 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
17:58:15 ERROR : Disconnect target failed.No Target with ID 64 in the System


17:58:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:58:42 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:58:50 ERROR : Checking FPGA configuration failed..Lost communication with jtag cable. Run "xdisconnect -cable"
                           and start over again


17:58:50 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Lost communication with jtag cable. Run "xdisconnect -cable"
                           and start over again


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:58:50 ERROR : Disconnect target failed.No Target with ID 64 in the System


17:58:59 ERROR : Disconnect target failed.No Target with ID 64 in the System


17:58:59 ERROR : Unable to disconnect from existing targets
java.lang.RuntimeException: No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:327)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:306)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:210)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:69)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl$2.run(BundleContextImpl.java:771)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl.stop(BundleContextImpl.java:764)
	at org.eclipse.osgi.framework.internal.core.BundleHost.stopWorker(BundleHost.java:510)
	at org.eclipse.osgi.framework.internal.core.AbstractBundle.suspend(AbstractBundle.java:566)
	at org.eclipse.osgi.framework.internal.core.Framework.suspendBundle(Framework.java:1206)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.decFWSL(StartLevelManager.java:592)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.doSetStartLevel(StartLevelManager.java:257)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.shutdown(StartLevelManager.java:215)
	at org.eclipse.osgi.framework.internal.core.InternalSystemBundle.suspend(InternalSystemBundle.java:284)
	at org.eclipse.osgi.framework.internal.core.Framework.shutdown(Framework.java:692)
	at org.eclipse.osgi.framework.internal.core.Framework.close(Framework.java:600)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.shutdown(EclipseStarter.java:400)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:200)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
17:58:59 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:00:17 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
18:00:22 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
18:00:23 INFO  : XSDB server has started successfully.
18:00:25 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
18:01:21 INFO  : ps7_init is completed.
18:01:21 INFO  : ps7_post_config is completed.
18:01:21 INFO  : Processor reset is completed for ps7_cortexa9_0
18:01:21 ERROR : Port COM28 is already in use.
18:02:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:02:24 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
18:02:33 INFO  : Processor reset is completed for ps7_cortexa9_0
18:04:33 INFO  : Processor reset is completed for ps7_cortexa9_0
18:05:16 INFO  : Processor reset is completed for ps7_cortexa9_0
18:05:55 INFO  : Processor reset is completed for ps7_cortexa9_0
18:06:37 INFO  : Processor reset is completed for ps7_cortexa9_0
18:11:45 INFO  : Processor reset is completed for ps7_cortexa9_0
18:12:26 INFO  : Processor reset is completed for ps7_cortexa9_0
18:13:59 INFO  : Processor reset is completed for ps7_cortexa9_0
18:14:28 INFO  : Processor reset is completed for ps7_cortexa9_0
18:15:59 INFO  : Processor reset is completed for ps7_cortexa9_0
18:17:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:17:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:17:39 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
18:17:53 INFO  : Processor reset is completed for ps7_cortexa9_0
18:20:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:20:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:20:38 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
18:20:44 INFO  : ps7_init is completed.
18:20:44 INFO  : ps7_post_config is completed.
18:20:44 INFO  : Processor reset is completed for ps7_cortexa9_0
18:22:19 INFO  : Processor reset is completed for ps7_cortexa9_0
18:23:34 INFO  : Processor reset is completed for ps7_cortexa9_0
18:23:56 INFO  : Processor reset is completed for ps7_cortexa9_0
18:25:19 INFO  : Processor reset is completed for ps7_cortexa9_0
18:30:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:30:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:30:53 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
18:31:07 INFO  : Processor reset is completed for ps7_cortexa9_0
18:50:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:50:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:51:09 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
18:55:56 INFO  : Processor reset is completed for ps7_cortexa9_0
19:02:19 INFO  : Processor reset is completed for ps7_cortexa9_0
19:06:26 INFO  : Processor reset is completed for ps7_cortexa9_0
19:06:46 INFO  : Processor reset is completed for ps7_cortexa9_0
19:07:32 INFO  : Processor reset is completed for ps7_cortexa9_0
19:08:23 INFO  : Processor reset is completed for ps7_cortexa9_0
19:08:55 INFO  : Processor reset is completed for ps7_cortexa9_0
19:09:25 INFO  : Processor reset is completed for ps7_cortexa9_0
19:10:00 INFO  : Processor reset is completed for ps7_cortexa9_0
19:10:38 INFO  : Processor reset is completed for ps7_cortexa9_0
19:11:15 INFO  : Processor reset is completed for ps7_cortexa9_0
19:12:20 INFO  : Processor reset is completed for ps7_cortexa9_0
19:12:59 INFO  : Processor reset is completed for ps7_cortexa9_0
19:13:36 INFO  : Processor reset is completed for ps7_cortexa9_0
19:21:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1449685276488,  Project:1449673480823
19:21:40 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:21:40 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
19:21:51 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:21:52 INFO  : Clearing existing target manager status.
19:21:52 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:21:52 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:22:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:22:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
19:22:26 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
19:22:43 INFO  : Processor reset is completed for ps7_cortexa9_0
19:32:35 INFO  : Processor reset is completed for ps7_cortexa9_0
19:35:13 INFO  : Processor reset is completed for ps7_cortexa9_0
19:37:35 INFO  : Processor reset is completed for ps7_cortexa9_0
20:09:23 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1449688020285,  Project:1449685276488
20:09:23 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:09:23 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
20:09:34 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:09:35 INFO  : Clearing existing target manager status.
20:09:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:09:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:10:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
20:10:14 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
20:10:42 INFO  : Processor reset is completed for ps7_cortexa9_0
20:13:18 INFO  : Processor reset is completed for ps7_cortexa9_0
20:13:57 INFO  : Processor reset is completed for ps7_cortexa9_0
20:14:12 INFO  : Processor reset is completed for ps7_cortexa9_0
04:05:39 ERROR : Unexpected error while fetching XMD's response: 
java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(Unknown Source)
	at java.net.SocketInputStream.read(Unknown Source)
	at sun.nio.cs.StreamDecoder.readBytes(Unknown Source)
	at sun.nio.cs.StreamDecoder.implRead(Unknown Source)
	at sun.nio.cs.StreamDecoder.read(Unknown Source)
	at java.io.InputStreamReader.read(Unknown Source)
	at java.io.BufferedReader.fill(Unknown Source)
	at java.io.BufferedReader.read(Unknown Source)
	at com.xilinx.sdk.targetmanager.internal.json.XMDJSONProcess$CommandResultsReader.run(XMDJSONProcess.java:332)
	at java.lang.Thread.run(Unknown Source)
04:05:40 ERROR : Zero sized response read from XMD. This indicates a communication error or a programming error.
09:26:49 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
09:26:51 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
09:26:52 INFO  : XSDB server has started successfully.
09:26:53 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
09:32:52 INFO  : Processor reset is completed for ps7_cortexa9_0
09:33:53 INFO  : Processor reset is completed for ps7_cortexa9_0
10:44:59 INFO  : Processor reset is completed for ps7_cortexa9_0
11:13:55 INFO  : Processor reset is completed for ps7_cortexa9_0
11:15:21 INFO  : Processor reset is completed for ps7_cortexa9_0
11:16:09 INFO  : Processor reset is completed for ps7_cortexa9_0
11:24:03 INFO  : Processor reset is completed for ps7_cortexa9_0
16:53:37 INFO  : Processor reset is completed for ps7_cortexa9_0
16:54:36 INFO  : Processor reset is completed for ps7_cortexa9_0
16:58:26 INFO  : Processor reset is completed for ps7_cortexa9_0
18:11:16 INFO  : Processor reset is completed for ps7_cortexa9_0
18:11:50 INFO  : Processor reset is completed for ps7_cortexa9_0
18:15:06 INFO  : Processor reset is completed for ps7_cortexa9_0
18:17:32 INFO  : Processor reset is completed for ps7_cortexa9_0
18:18:49 INFO  : Processor reset is completed for ps7_cortexa9_0
18:20:06 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
18:20:06 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
18:20:06 ERROR : Disconnect target failed.
18:31:51 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:31:51 ERROR : Disconnect target failed.No Target with ID 64 in the System


18:32:15 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:32:15 ERROR : Disconnect target failed.No Target with ID 64 in the System


18:32:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:32:57 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
18:33:01 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:33:01 ERROR : Disconnect target failed.No Target with ID 64 in the System


18:33:06 ERROR : Disconnect target failed.No Target with ID 64 in the System


18:33:06 ERROR : Unable to disconnect from existing targets
java.lang.RuntimeException: No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:327)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:306)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:210)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:69)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl$2.run(BundleContextImpl.java:771)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl.stop(BundleContextImpl.java:764)
	at org.eclipse.osgi.framework.internal.core.BundleHost.stopWorker(BundleHost.java:510)
	at org.eclipse.osgi.framework.internal.core.AbstractBundle.suspend(AbstractBundle.java:566)
	at org.eclipse.osgi.framework.internal.core.Framework.suspendBundle(Framework.java:1206)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.decFWSL(StartLevelManager.java:592)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.doSetStartLevel(StartLevelManager.java:257)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.shutdown(StartLevelManager.java:215)
	at org.eclipse.osgi.framework.internal.core.InternalSystemBundle.suspend(InternalSystemBundle.java:284)
	at org.eclipse.osgi.framework.internal.core.Framework.shutdown(Framework.java:692)
	at org.eclipse.osgi.framework.internal.core.Framework.close(Framework.java:600)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.shutdown(EclipseStarter.java:400)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:200)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
18:33:06 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:33:22 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
18:33:26 INFO  : XSDB server has started successfully.
18:33:26 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
18:33:27 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
18:33:56 INFO  : ps7_init is completed.
18:33:57 INFO  : ps7_post_config is completed.
18:33:57 INFO  : Processor reset is completed for ps7_cortexa9_0
18:34:44 INFO  : Processor reset is completed for ps7_cortexa9_0
18:35:37 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:35:54 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
18:35:54 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
18:35:54 ERROR : Disconnect target failed.
18:35:54 ERROR : Disconnect target failed.No Target with ID 64 in the System


18:36:16 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:36:16 ERROR : Disconnect target failed.No Target with ID 64 in the System


18:36:24 ERROR : Disconnect target failed.No Target with ID 64 in the System


18:36:24 ERROR : Unable to disconnect from existing targets
java.lang.RuntimeException: No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:327)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:306)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:210)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:69)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl$2.run(BundleContextImpl.java:771)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl.stop(BundleContextImpl.java:764)
	at org.eclipse.osgi.framework.internal.core.BundleHost.stopWorker(BundleHost.java:510)
	at org.eclipse.osgi.framework.internal.core.AbstractBundle.suspend(AbstractBundle.java:566)
	at org.eclipse.osgi.framework.internal.core.Framework.suspendBundle(Framework.java:1206)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.decFWSL(StartLevelManager.java:592)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.doSetStartLevel(StartLevelManager.java:257)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.shutdown(StartLevelManager.java:215)
	at org.eclipse.osgi.framework.internal.core.InternalSystemBundle.suspend(InternalSystemBundle.java:284)
	at org.eclipse.osgi.framework.internal.core.Framework.shutdown(Framework.java:692)
	at org.eclipse.osgi.framework.internal.core.Framework.close(Framework.java:600)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.shutdown(EclipseStarter.java:400)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:200)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
18:36:24 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:36:38 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
18:36:41 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
18:36:41 INFO  : XSDB server has started successfully.
18:36:42 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
18:37:15 INFO  : Processor reset is completed for ps7_cortexa9_0
18:39:17 INFO  : Processor reset is completed for ps7_cortexa9_0
18:40:45 INFO  : Processor reset is completed for ps7_cortexa9_0
08:39:49 INFO  : Processor reset is completed for ps7_cortexa9_0
08:49:40 INFO  : Processor reset is completed for ps7_cortexa9_0
08:51:43 INFO  : Processor reset is completed for ps7_cortexa9_0
12:23:10 INFO  : Processor reset is completed for ps7_cortexa9_0
12:24:37 INFO  : Processor reset is completed for ps7_cortexa9_0
12:24:56 INFO  : Processor reset is completed for ps7_cortexa9_0
10:33:49 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn-DLC10-000013ccf1bd01 on TCP:127.0.0.1:3121


10:33:49 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn-DLC10-000013ccf1bd01 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
10:34:12 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn-DLC10-000013ccf1bd01 on TCP:127.0.0.1:3121


10:34:12 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn-DLC10-000013ccf1bd01 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
10:34:50 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn-DLC10-000013ccf1bd01 on TCP:127.0.0.1:3121


10:34:50 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn-DLC10-000013ccf1bd01 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:36:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:36:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
11:36:27 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
11:36:55 INFO  : ps7_init is completed.
11:36:55 INFO  : ps7_post_config is completed.
11:36:55 INFO  : Processor reset is completed for ps7_cortexa9_0
11:37:21 INFO  : Processor reset is completed for ps7_cortexa9_0
11:55:08 INFO  : Processor reset is completed for ps7_cortexa9_0
11:56:12 INFO  : Processor reset is completed for ps7_cortexa9_0
14:14:28 INFO  : Processor reset is completed for ps7_cortexa9_0
14:16:54 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:17:01 INFO  : Processor reset is completed for ps7_cortexa9_0
14:17:38 INFO  : Processor reset is completed for ps7_cortexa9_0
14:18:07 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:18:09 INFO  : Processor reset is completed for ps7_cortexa9_0
14:18:38 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:19:17 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
14:19:17 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
14:19:17 ERROR : Disconnect target failed.
14:19:17 ERROR : Disconnect target failed.No Target with ID 64 in the System


14:19:39 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:19:39 ERROR : Disconnect target failed.No Target with ID 64 in the System


14:20:33 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:20:33 ERROR : Disconnect target failed.No Target with ID 64 in the System


14:20:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:20:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
14:20:56 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
14:21:15 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:21:15 ERROR : Disconnect target failed.No Target with ID 64 in the System


14:24:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:24:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
14:24:37 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
14:24:46 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:24:46 ERROR : Disconnect target failed.No Target with ID 64 in the System


14:25:15 ERROR : Disconnect target failed.No Target with ID 64 in the System


14:25:15 ERROR : Unable to disconnect from existing targets
java.lang.RuntimeException: No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:327)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:306)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:210)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:69)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl$2.run(BundleContextImpl.java:771)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl.stop(BundleContextImpl.java:764)
	at org.eclipse.osgi.framework.internal.core.BundleHost.stopWorker(BundleHost.java:510)
	at org.eclipse.osgi.framework.internal.core.AbstractBundle.suspend(AbstractBundle.java:566)
	at org.eclipse.osgi.framework.internal.core.Framework.suspendBundle(Framework.java:1206)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.decFWSL(StartLevelManager.java:592)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.doSetStartLevel(StartLevelManager.java:257)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.shutdown(StartLevelManager.java:215)
	at org.eclipse.osgi.framework.internal.core.InternalSystemBundle.suspend(InternalSystemBundle.java:284)
	at org.eclipse.osgi.framework.internal.core.Framework.shutdown(Framework.java:692)
	at org.eclipse.osgi.framework.internal.core.Framework.close(Framework.java:600)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.shutdown(EclipseStarter.java:400)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:200)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
14:25:15 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:25:32 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
14:25:36 INFO  : XSDB server has started successfully.
14:25:37 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
14:25:38 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
14:26:15 INFO  : ps7_init is completed.
14:26:15 INFO  : ps7_post_config is completed.
14:26:15 INFO  : Processor reset is completed for ps7_cortexa9_0
14:26:53 INFO  : Processor reset is completed for ps7_cortexa9_0
14:27:20 INFO  : Processor reset is completed for ps7_cortexa9_0
14:30:53 INFO  : Processor reset is completed for ps7_cortexa9_0
14:31:37 INFO  : Processor reset is completed for ps7_cortexa9_0
14:34:43 INFO  : Processor reset is completed for ps7_cortexa9_0
15:10:58 INFO  : Processor reset is completed for ps7_cortexa9_0
15:11:27 INFO  : Processor reset is completed for ps7_cortexa9_0
15:13:38 INFO  : Processor reset is completed for ps7_cortexa9_0
15:20:33 INFO  : Processor reset is completed for ps7_cortexa9_0
15:32:24 INFO  : Processor reset is completed for ps7_cortexa9_0
15:34:09 INFO  : Processor reset is completed for ps7_cortexa9_0
15:34:49 INFO  : Processor reset is completed for ps7_cortexa9_0
15:35:21 INFO  : Processor reset is completed for ps7_cortexa9_0
15:36:20 INFO  : Processor reset is completed for ps7_cortexa9_0
15:37:03 INFO  : Processor reset is completed for ps7_cortexa9_0
15:37:44 INFO  : Processor reset is completed for ps7_cortexa9_0
15:49:45 INFO  : Processor reset is completed for ps7_cortexa9_0
15:51:30 INFO  : Processor reset is completed for ps7_cortexa9_0
15:52:47 INFO  : Processor reset is completed for ps7_cortexa9_0
16:47:41 INFO  : Processor reset is completed for ps7_cortexa9_0
16:48:46 INFO  : Processor reset is completed for ps7_cortexa9_0
16:50:21 INFO  : Processor reset is completed for ps7_cortexa9_0
16:51:37 INFO  : Processor reset is completed for ps7_cortexa9_0
16:55:32 INFO  : Processor reset is completed for ps7_cortexa9_0
18:39:11 INFO  : Processor reset is completed for ps7_cortexa9_0
18:41:09 INFO  : Processor reset is completed for ps7_cortexa9_0
18:43:19 INFO  : Processor reset is completed for ps7_cortexa9_0
18:43:48 INFO  : Processor reset is completed for ps7_cortexa9_0
18:44:59 INFO  : Processor reset is completed for ps7_cortexa9_0
18:47:14 INFO  : Processor reset is completed for ps7_cortexa9_0
18:48:17 INFO  : Processor reset is completed for ps7_cortexa9_0
18:52:25 INFO  : Processor reset is completed for ps7_cortexa9_0
19:01:06 INFO  : Processor reset is completed for ps7_cortexa9_0
19:03:47 INFO  : Processor reset is completed for ps7_cortexa9_0
19:18:00 INFO  : Processor reset is completed for ps7_cortexa9_0
19:20:53 INFO  : Processor reset is completed for ps7_cortexa9_0
19:21:54 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
19:22:04 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
19:22:04 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
19:22:04 ERROR : Disconnect target failed.
19:22:04 ERROR : Disconnect target failed.No Target with ID 64 in the System


19:22:16 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
19:22:16 ERROR : Disconnect target failed.No Target with ID 64 in the System


19:22:31 ERROR : Disconnect target failed.No Target with ID 64 in the System


19:22:31 ERROR : Unable to disconnect from existing targets
java.lang.RuntimeException: No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:327)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:306)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:210)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:69)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl$2.run(BundleContextImpl.java:771)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl.stop(BundleContextImpl.java:764)
	at org.eclipse.osgi.framework.internal.core.BundleHost.stopWorker(BundleHost.java:510)
	at org.eclipse.osgi.framework.internal.core.AbstractBundle.suspend(AbstractBundle.java:566)
	at org.eclipse.osgi.framework.internal.core.Framework.suspendBundle(Framework.java:1206)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.decFWSL(StartLevelManager.java:592)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.doSetStartLevel(StartLevelManager.java:257)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.shutdown(StartLevelManager.java:215)
	at org.eclipse.osgi.framework.internal.core.InternalSystemBundle.suspend(InternalSystemBundle.java:284)
	at org.eclipse.osgi.framework.internal.core.Framework.shutdown(Framework.java:692)
	at org.eclipse.osgi.framework.internal.core.Framework.close(Framework.java:600)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.shutdown(EclipseStarter.java:400)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:200)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
19:22:32 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
19:22:52 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
19:22:57 INFO  : XSDB server has started successfully.
19:22:58 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
19:23:00 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
19:23:35 INFO  : Processor reset is completed for ps7_cortexa9_0
19:25:37 INFO  : Processor reset is completed for ps7_cortexa9_0
19:31:36 INFO  : Processor reset is completed for ps7_cortexa9_0
19:32:19 INFO  : Processor reset is completed for ps7_cortexa9_0
19:33:20 INFO  : Processor reset is completed for ps7_cortexa9_0
19:37:13 INFO  : Processor reset is completed for ps7_cortexa9_0
19:38:04 INFO  : Processor reset is completed for ps7_cortexa9_0
19:47:19 INFO  : Processor reset is completed for ps7_cortexa9_0
19:48:29 INFO  : Processor reset is completed for ps7_cortexa9_0
19:50:12 INFO  : Processor reset is completed for ps7_cortexa9_0
19:50:46 INFO  : Processor reset is completed for ps7_cortexa9_0
19:51:17 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
19:51:58 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
19:51:58 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
19:51:58 ERROR : Disconnect target failed.
19:51:58 ERROR : Disconnect target failed.No Target with ID 64 in the System


19:52:05 ERROR : Disconnect target failed.No Target with ID 64 in the System


19:52:05 ERROR : Unable to disconnect from existing targets
java.lang.RuntimeException: No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:327)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:306)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:210)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:69)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl$2.run(BundleContextImpl.java:771)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl.stop(BundleContextImpl.java:764)
	at org.eclipse.osgi.framework.internal.core.BundleHost.stopWorker(BundleHost.java:510)
	at org.eclipse.osgi.framework.internal.core.AbstractBundle.suspend(AbstractBundle.java:566)
	at org.eclipse.osgi.framework.internal.core.Framework.suspendBundle(Framework.java:1206)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.decFWSL(StartLevelManager.java:592)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.doSetStartLevel(StartLevelManager.java:257)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.shutdown(StartLevelManager.java:215)
	at org.eclipse.osgi.framework.internal.core.InternalSystemBundle.suspend(InternalSystemBundle.java:284)
	at org.eclipse.osgi.framework.internal.core.Framework.shutdown(Framework.java:692)
	at org.eclipse.osgi.framework.internal.core.Framework.close(Framework.java:600)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.shutdown(EclipseStarter.java:400)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:200)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
19:52:05 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
19:52:23 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
19:52:26 INFO  : XSDB server has started successfully.
19:52:28 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
19:52:30 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
19:53:17 INFO  : Processor reset is completed for ps7_cortexa9_0
19:54:29 INFO  : Processor reset is completed for ps7_cortexa9_0
19:55:23 INFO  : Processor reset is completed for ps7_cortexa9_0
19:56:24 INFO  : Processor reset is completed for ps7_cortexa9_0
19:57:22 INFO  : Processor reset is completed for ps7_cortexa9_0
19:57:53 INFO  : Processor reset is completed for ps7_cortexa9_0
21:14:21 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux\BOOT.bin
21:14:21 INFO  : Creating new bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux\output.bif
21:14:22 INFO  : Bootgen command execution is done.
22:27:25 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux\BOOT.bin -w on
22:27:25 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux\output.bif
22:27:26 INFO  : Bootgen command execution is done.
08:34:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:34:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
08:34:29 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
08:34:55 INFO  : ps7_init is completed.
08:34:56 INFO  : ps7_post_config is completed.
08:34:56 INFO  : Processor reset is completed for ps7_cortexa9_0
08:34:56 ERROR : Port COM28 is already in use.
09:27:18 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux\BOOT.bin -w on
09:27:18 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux\output.bif
09:27:19 INFO  : Bootgen command execution is done.
09:37:31 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux\BOOT.bin -w on
09:37:31 INFO  : Creating new bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux\uub.bif
09:37:32 INFO  : Bootgen command execution is done.
09:39:07 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux\BOOT.bin -w on
09:39:07 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux\uub.bif
09:39:08 INFO  : Bootgen command execution is done.
09:54:49 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux\BOOT.bin -w on
09:54:49 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux\uub.bif
09:54:50 INFO  : Bootgen command execution is done.
09:55:32 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux\BOOT.bin -w on
09:55:32 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux\uub.bif
09:55:33 INFO  : Bootgen command execution is done.
11:08:05 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\uub.bin
11:08:05 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\uub.bif
11:08:06 INFO  : Bootgen command execution is done.
11:09:12 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\BOOT.bin
11:09:12 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\uub.bif
11:09:13 INFO  : Bootgen command execution is done.
12:34:59 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\BOOT.bin -w on
12:34:59 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\uub.bif
12:35:01 INFO  : Bootgen command execution is done.
12:37:43 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\BOOT.bin -w on
12:37:43 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\uub.bif
12:37:44 INFO  : Bootgen command execution is done.
12:39:00 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\BOOT.bin -w on
12:39:00 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\uub.bif
12:39:01 INFO  : Bootgen command execution is done.
12:40:07 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\BOOT.bin -w on
12:40:07 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\uub.bif
12:40:09 INFO  : Bootgen command execution is done.
15:31:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:31:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
15:31:18 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
15:31:30 INFO  : ps7_init is completed.
15:31:30 INFO  : ps7_post_config is completed.
15:31:30 INFO  : Processor reset is completed for ps7_cortexa9_0
15:31:30 ERROR : Port COM28 is already in use.
15:33:15 INFO  : Processor reset is completed for ps7_cortexa9_0
15:33:15 ERROR : Port COM28 is already in use.
15:55:22 INFO  : Processor reset is completed for ps7_cortexa9_0
15:55:22 ERROR : Port COM28 is already in use.
15:56:04 INFO  : Processor reset is completed for ps7_cortexa9_0
15:56:04 ERROR : Port COM28 is already in use.
15:56:59 INFO  : Processor reset is completed for ps7_cortexa9_0
15:56:59 ERROR : Port COM28 is already in use.
15:58:47 INFO  : Processor reset is completed for ps7_cortexa9_0
15:58:47 ERROR : Port COM28 is already in use.
16:00:42 INFO  : Processor reset is completed for ps7_cortexa9_0
16:00:42 ERROR : Port COM28 is already in use.
18:27:04 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\LINUX_TEST\BOOT.bin
18:27:04 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\LINUX_TEST\uub.bif
18:27:05 INFO  : Bootgen command execution is done.
18:28:17 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\LINUX_TEST\BOOT.bin
18:28:17 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\LINUX_TEST\uub.bif
18:28:18 INFO  : Bootgen command execution is done.
09:54:45 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\LINUX_TEST\BOOT.bin -w on
09:54:45 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\LINUX_TEST\uub.bif
09:54:47 INFO  : Bootgen command execution is done.
13:12:31 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\BOOT.bin
13:12:31 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\uub.bif
13:12:32 INFO  : Bootgen command execution is done.
14:14:21 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\BOOT.bin -w on
14:14:21 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\uub.bif
14:14:22 INFO  : Bootgen command execution is done.
16:22:30 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux\BOOT.bin
16:22:30 INFO  : Creating new bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux\output.bif
16:22:31 INFO  : Bootgen command execution is done.
08:46:22 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\UUB_NFS.bin
08:46:22 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\uub.bif
08:46:24 INFO  : Bootgen command execution is done.
09:37:54 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\UUB_NFS.bin -w on
09:37:54 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\uub.bif
09:37:56 INFO  : Bootgen command execution is done.
10:41:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:41:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
10:41:18 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
10:43:31 INFO  : ps7_init is completed.
10:43:31 INFO  : ps7_post_config is completed.
10:43:31 INFO  : Processor reset is completed for ps7_cortexa9_0
10:43:32 ERROR : Port COM28 is already in use.
10:46:39 INFO  : Processor reset is completed for ps7_cortexa9_0
10:46:39 ERROR : Port COM28 is already in use.
12:21:33 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
12:21:33 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
12:21:33 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
14:19:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
14:19:40 ERROR : fpga configuration failed
14:19:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
14:19:59 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
14:20:07 INFO  : ps7_init is completed.
14:20:08 INFO  : ps7_post_config is completed.
14:20:08 INFO  : Processor reset is completed for ps7_cortexa9_0
14:20:08 ERROR : Port COM28 is already in use.
14:37:10 INFO  : Processor reset is completed for ps7_cortexa9_0
14:37:10 ERROR : Port COM28 is already in use.
14:45:32 INFO  : Processor reset is completed for ps7_cortexa9_0
14:45:32 ERROR : Port COM28 is already in use.
14:46:41 INFO  : Processor reset is completed for ps7_cortexa9_0
14:46:41 ERROR : Port COM28 is already in use.
15:01:09 INFO  : Processor reset is completed for ps7_cortexa9_0
15:01:09 ERROR : Port COM28 is already in use.
03:16:33 ERROR : Unexpected error while fetching XMD's response: 
java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(Unknown Source)
	at java.net.SocketInputStream.read(Unknown Source)
	at sun.nio.cs.StreamDecoder.readBytes(Unknown Source)
	at sun.nio.cs.StreamDecoder.implRead(Unknown Source)
	at sun.nio.cs.StreamDecoder.read(Unknown Source)
	at java.io.InputStreamReader.read(Unknown Source)
	at java.io.BufferedReader.fill(Unknown Source)
	at java.io.BufferedReader.read(Unknown Source)
	at com.xilinx.sdk.targetmanager.internal.json.XMDJSONProcess$CommandResultsReader.run(XMDJSONProcess.java:332)
	at java.lang.Thread.run(Unknown Source)
03:16:33 ERROR : Zero sized response read from XMD. This indicates a communication error or a programming error.
08:21:51 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
08:21:53 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
08:21:54 INFO  : XSDB server has started successfully.
08:21:55 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
10:35:23 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
10:35:27 INFO  : XSDB server has started successfully.
10:35:28 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
10:35:29 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
20:06:07 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
20:06:11 INFO  : XSDB server has started successfully.
20:06:12 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
20:06:14 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
20:07:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:07:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
20:07:23 ERROR : fpga configuration failed
20:08:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:08:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
20:08:52 ERROR : fpga configuration failed
20:09:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:09:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
20:09:28 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
20:09:56 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


20:09:56 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
20:10:04 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


20:10:04 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
20:10:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
20:10:46 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
20:10:53 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


20:10:53 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
20:11:00 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


20:11:00 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
20:11:21 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


20:11:21 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
20:11:41 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


20:11:41 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
20:11:51 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
20:12:11 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
20:12:17 INFO  : XSDB server has started successfully.
20:12:17 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
20:12:19 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
20:12:56 INFO  : ps7_init is completed.
20:12:56 INFO  : ps7_post_config is completed.
20:12:56 INFO  : Processor reset is completed for ps7_cortexa9_0
10:50:22 INFO  : Processor reset is completed for ps7_cortexa9_0
10:50:22 ERROR : Port COM28 is already in use.
10:51:01 INFO  : Processor reset is completed for ps7_cortexa9_0
10:51:02 ERROR : Port COM28 is already in use.
10:51:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:51:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
10:51:57 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
10:52:14 INFO  : ps7_init is completed.
10:52:14 INFO  : ps7_post_config is completed.
10:52:14 INFO  : Processor reset is completed for ps7_cortexa9_0
10:52:14 ERROR : Port COM28 is already in use.
10:52:40 INFO  : Processor reset is completed for ps7_cortexa9_0
10:52:40 ERROR : Port COM28 is already in use.
10:53:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:53:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
10:53:28 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
10:53:39 INFO  : ps7_init is completed.
10:53:39 INFO  : ps7_post_config is completed.
10:53:39 INFO  : Processor reset is completed for ps7_cortexa9_0
10:53:39 ERROR : Port COM28 is already in use.
11:17:33 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1450692958190,  Project:1449688020285
11:17:33 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
11:17:34 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
11:17:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
11:17:47 INFO  : Clearing existing target manager status.
11:17:47 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
11:17:47 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:25:02 INFO  : Processor reset is completed for ps7_cortexa9_0
14:25:02 ERROR : Port COM28 is already in use.
16:29:26 INFO  : Processor reset is completed for ps7_cortexa9_0
16:29:26 ERROR : Port COM28 is already in use.
16:30:03 INFO  : Processor reset is completed for ps7_cortexa9_0
16:30:04 ERROR : Port COM28 is already in use.
16:30:47 INFO  : Processor reset is completed for ps7_cortexa9_0
16:30:47 ERROR : Port COM28 is already in use.
16:36:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:36:31 ERROR : 'fpga -file C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit' is cancelled.
16:36:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:36:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:36:53 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
16:37:07 INFO  : ps7_init is completed.
16:37:07 INFO  : ps7_post_config is completed.
16:37:07 INFO  : Processor reset is completed for ps7_cortexa9_0
16:37:07 ERROR : Port COM28 is already in use.
16:40:44 INFO  : Processor reset is completed for ps7_cortexa9_0
16:40:44 ERROR : Port COM28 is already in use.
17:17:56 INFO  : Processor reset is completed for ps7_cortexa9_0
17:17:56 ERROR : Port COM28 is already in use.
17:19:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:19:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:19:14 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
17:19:25 INFO  : Processor reset is completed for ps7_cortexa9_0
17:19:25 ERROR : Port COM28 is already in use.
17:20:14 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:21:08 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
17:21:08 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
17:21:08 ERROR : Disconnect target failed.
17:21:08 ERROR : Disconnect target failed.No Target with ID 64 in the System


18:35:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:35:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:35:51 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
18:35:58 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:35:58 ERROR : Disconnect target failed.No Target with ID 64 in the System


18:36:11 ERROR : Disconnect target failed.No Target with ID 64 in the System


18:36:11 ERROR : Unable to disconnect from existing targets
java.lang.RuntimeException: No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:327)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:306)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:210)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:69)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl$2.run(BundleContextImpl.java:771)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl.stop(BundleContextImpl.java:764)
	at org.eclipse.osgi.framework.internal.core.BundleHost.stopWorker(BundleHost.java:510)
	at org.eclipse.osgi.framework.internal.core.AbstractBundle.suspend(AbstractBundle.java:566)
	at org.eclipse.osgi.framework.internal.core.Framework.suspendBundle(Framework.java:1206)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.decFWSL(StartLevelManager.java:592)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.doSetStartLevel(StartLevelManager.java:257)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.shutdown(StartLevelManager.java:215)
	at org.eclipse.osgi.framework.internal.core.InternalSystemBundle.suspend(InternalSystemBundle.java:284)
	at org.eclipse.osgi.framework.internal.core.Framework.shutdown(Framework.java:692)
	at org.eclipse.osgi.framework.internal.core.Framework.close(Framework.java:600)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.shutdown(EclipseStarter.java:400)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:200)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
18:36:11 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:36:31 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
18:36:36 INFO  : XSDB server has started successfully.
18:36:36 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
18:36:38 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
18:37:07 INFO  : Processor reset is completed for ps7_cortexa9_0
18:37:08 ERROR : Port COM28 is already in use.
18:49:16 INFO  : Processor reset is completed for ps7_cortexa9_0
18:49:16 ERROR : Port COM28 is already in use.
10:22:32 INFO  : Processor reset is completed for ps7_cortexa9_0
10:22:32 ERROR : Port COM28 is already in use.
12:40:33 INFO  : Processor reset is completed for ps7_cortexa9_0
12:40:33 ERROR : Port COM28 is already in use.
12:43:33 INFO  : Processor reset is completed for ps7_cortexa9_0
12:43:33 ERROR : Port COM28 is already in use.
12:44:52 INFO  : Processor reset is completed for ps7_cortexa9_0
12:44:52 ERROR : Port COM28 is already in use.
12:48:26 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:48:28 INFO  : Processor reset is completed for ps7_cortexa9_0
12:48:28 ERROR : Port COM28 is already in use.
12:49:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:49:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:49:19 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
12:49:27 INFO  : ps7_init is completed.
12:49:27 INFO  : ps7_post_config is completed.
12:49:28 INFO  : Processor reset is completed for ps7_cortexa9_0
12:49:28 ERROR : Port COM28 is already in use.
12:49:55 INFO  : Processor reset is completed for ps7_cortexa9_0
12:49:55 ERROR : Port COM28 is already in use.
12:50:52 INFO  : Processor reset is completed for ps7_cortexa9_0
12:50:53 ERROR : Port COM28 is already in use.
12:52:24 INFO  : ps7_init is completed.
12:52:24 INFO  : ps7_post_config is completed.
12:52:24 INFO  : Processor reset is completed for ps7_cortexa9_0
12:52:24 ERROR : Port COM28 is already in use.
12:53:03 INFO  : ps7_init is completed.
12:53:03 INFO  : ps7_post_config is completed.
12:53:03 INFO  : Processor reset is completed for ps7_cortexa9_0
12:53:04 ERROR : Port COM28 is already in use.
13:28:36 INFO  : ps7_init is completed.
13:28:36 INFO  : ps7_post_config is completed.
13:28:36 INFO  : Processor reset is completed for ps7_cortexa9_0
13:28:36 ERROR : Port COM28 is already in use.
16:48:30 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:37:37 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
17:37:43 INFO  : XSDB server has started successfully.
17:37:43 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
17:37:45 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
17:57:47 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:58:08 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:58:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:58:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:58:27 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:58:35 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:58:48 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:03:19 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:03:30 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:03:45 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
18:03:48 INFO  : XSDB server has started successfully.
18:03:49 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
18:03:51 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
18:05:08 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
19:20:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:20:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
19:20:32 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
19:21:01 INFO  : ps7_init is completed.
19:21:01 INFO  : ps7_post_config is completed.
19:21:01 INFO  : Processor reset is completed for ps7_cortexa9_0
12:01:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:01:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:02:07 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
12:02:29 INFO  : ps7_init is completed.
12:02:29 INFO  : ps7_post_config is completed.
12:02:30 INFO  : Processor reset is completed for ps7_cortexa9_0
12:02:30 ERROR : Port COM28 is already in use.
12:11:42 INFO  : Processor reset is completed for ps7_cortexa9_0
12:11:42 ERROR : Port COM28 is already in use.
12:16:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:16:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:16:37 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
12:17:17 INFO  : ps7_init is completed.
12:17:17 INFO  : ps7_post_config is completed.
12:17:17 INFO  : Processor reset is completed for ps7_cortexa9_0
12:17:17 ERROR : Port COM28 is already in use.
12:17:52 INFO  : Processor reset is completed for ps7_cortexa9_0
12:17:52 ERROR : Port COM28 is already in use.
12:20:29 INFO  : Processor reset is completed for ps7_cortexa9_0
12:20:29 ERROR : Port COM28 is already in use.
12:21:28 INFO  : Processor reset is completed for ps7_cortexa9_0
12:21:29 ERROR : Port COM28 is already in use.
12:23:03 INFO  : Processor reset is completed for ps7_cortexa9_0
12:23:03 ERROR : Port COM28 is already in use.
12:25:26 INFO  : Processor reset is completed for ps7_cortexa9_0
12:25:26 ERROR : Port COM28 is already in use.
12:34:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:34:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:34:15 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
12:35:34 INFO  : ps7_init is completed.
12:35:34 INFO  : ps7_post_config is completed.
12:35:34 INFO  : Processor reset is completed for ps7_cortexa9_0
12:35:34 ERROR : Port COM28 is already in use.
12:36:17 INFO  : Processor reset is completed for ps7_cortexa9_0
12:36:17 ERROR : Port COM28 is already in use.
12:38:41 INFO  : Processor reset is completed for ps7_cortexa9_0
12:38:41 ERROR : Port COM28 is already in use.
12:39:11 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:39:59 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
12:39:59 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
12:39:59 ERROR : Disconnect target failed.
12:39:59 ERROR : Disconnect target failed.No Target with ID 64 in the System


12:40:10 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:40:10 ERROR : Disconnect target failed.No Target with ID 64 in the System


12:40:24 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:40:24 ERROR : Disconnect target failed.No Target with ID 64 in the System


12:40:29 ERROR : Disconnect target failed.No Target with ID 64 in the System


12:40:29 ERROR : Unable to disconnect from existing targets
java.lang.RuntimeException: No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:327)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:306)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:210)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:69)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl$2.run(BundleContextImpl.java:771)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl.stop(BundleContextImpl.java:764)
	at org.eclipse.osgi.framework.internal.core.BundleHost.stopWorker(BundleHost.java:510)
	at org.eclipse.osgi.framework.internal.core.AbstractBundle.suspend(AbstractBundle.java:566)
	at org.eclipse.osgi.framework.internal.core.Framework.suspendBundle(Framework.java:1206)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.decFWSL(StartLevelManager.java:592)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.doSetStartLevel(StartLevelManager.java:257)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.shutdown(StartLevelManager.java:215)
	at org.eclipse.osgi.framework.internal.core.InternalSystemBundle.suspend(InternalSystemBundle.java:284)
	at org.eclipse.osgi.framework.internal.core.Framework.shutdown(Framework.java:692)
	at org.eclipse.osgi.framework.internal.core.Framework.close(Framework.java:600)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.shutdown(EclipseStarter.java:400)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:200)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
12:40:29 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:40:51 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
12:40:54 INFO  : XSDB server has started successfully.
12:40:55 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
12:40:57 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
12:41:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:41:36 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
12:41:54 INFO  : ps7_init is completed.
12:41:54 INFO  : ps7_post_config is completed.
12:41:54 INFO  : Processor reset is completed for ps7_cortexa9_0
12:41:54 ERROR : Port COM28 is already in use.
12:43:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:43:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:43:53 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
12:44:04 INFO  : ps7_init is completed.
12:44:04 INFO  : ps7_post_config is completed.
12:44:04 INFO  : Processor reset is completed for ps7_cortexa9_0
12:44:04 ERROR : Port COM28 is already in use.
13:03:37 INFO  : Processor reset is completed for ps7_cortexa9_0
13:03:37 ERROR : Port COM28 is already in use.
13:11:59 INFO  : ps7_init is completed.
13:11:59 INFO  : ps7_post_config is completed.
13:11:59 INFO  : Processor reset is completed for ps7_cortexa9_0
13:11:59 ERROR : Port COM28 is already in use.
13:12:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:12:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
13:12:13 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
13:12:19 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
13:12:22 INFO  : Processor reset is completed for ps7_cortexa9_0
13:12:23 ERROR : Port COM28 is already in use.
13:12:44 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
13:13:39 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
13:13:39 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
13:13:39 ERROR : Disconnect target failed.
13:13:39 ERROR : Disconnect target failed.No Target with ID 64 in the System


13:14:13 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
13:14:13 ERROR : Disconnect target failed.No Target with ID 64 in the System


13:14:25 ERROR : Disconnect target failed.No Target with ID 64 in the System


13:14:25 ERROR : Unable to disconnect from existing targets
java.lang.RuntimeException: No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:327)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:306)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:210)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:69)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl$2.run(BundleContextImpl.java:771)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl.stop(BundleContextImpl.java:764)
	at org.eclipse.osgi.framework.internal.core.BundleHost.stopWorker(BundleHost.java:510)
	at org.eclipse.osgi.framework.internal.core.AbstractBundle.suspend(AbstractBundle.java:566)
	at org.eclipse.osgi.framework.internal.core.Framework.suspendBundle(Framework.java:1206)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.decFWSL(StartLevelManager.java:592)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.doSetStartLevel(StartLevelManager.java:257)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.shutdown(StartLevelManager.java:215)
	at org.eclipse.osgi.framework.internal.core.InternalSystemBundle.suspend(InternalSystemBundle.java:284)
	at org.eclipse.osgi.framework.internal.core.Framework.shutdown(Framework.java:692)
	at org.eclipse.osgi.framework.internal.core.Framework.close(Framework.java:600)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.shutdown(EclipseStarter.java:400)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:200)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
13:14:25 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:15:23 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
13:15:28 INFO  : XSDB server has started successfully.
13:15:28 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
13:15:30 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
13:16:28 INFO  : Processor reset is completed for ps7_cortexa9_0
13:16:28 ERROR : Port COM28 is already in use.
17:54:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:54:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:54:55 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:55:42 INFO  : ps7_init is completed.
17:55:43 INFO  : ps7_post_config is completed.
17:55:43 INFO  : Processor reset is completed for ps7_cortexa9_0
17:59:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:59:50 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:59:58 INFO  : ps7_init is completed.
17:59:59 INFO  : ps7_post_config is completed.
17:59:59 INFO  : Processor reset is completed for ps7_cortexa9_0
18:01:26 INFO  : Processor reset is completed for ps7_cortexa9_0
18:02:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:02:17 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
18:02:26 INFO  : ps7_init is completed.
18:02:26 INFO  : ps7_post_config is completed.
18:02:26 INFO  : Processor reset is completed for ps7_cortexa9_0
12:30:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:30:33 ERROR : fpga configuration failed
12:30:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:30:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:30:50 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
12:32:38 INFO  : ps7_init is completed.
12:32:39 INFO  : ps7_post_config is completed.
12:32:39 INFO  : Processor reset is completed for ps7_cortexa9_0
12:32:39 ERROR : Port COM28 is already in use.
13:27:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:27:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
13:27:13 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
13:27:36 ERROR : Unexpected error while launching program.
java.lang.IllegalArgumentException: Path for project must have only one segment.
	at org.eclipse.core.runtime.Assert.isLegal(Assert.java:63)
	at org.eclipse.core.internal.resources.WorkspaceRoot.getProject(WorkspaceRoot.java:184)
	at org.eclipse.cdt.debug.core.CDebugUtils.verifyCProject(CDebugUtils.java:586)
	at org.eclipse.cdt.debug.core.CDebugUtils.verifyProgramPath(CDebugUtils.java:623)
	at org.eclipse.cdt.debug.core.CDebugUtils.verifyProgramPath(CDebugUtils.java:675)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:550)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
13:27:49 ERROR : Unexpected error while launching program.
java.lang.IllegalArgumentException: Path for project must have only one segment.
	at org.eclipse.core.runtime.Assert.isLegal(Assert.java:63)
	at org.eclipse.core.internal.resources.WorkspaceRoot.getProject(WorkspaceRoot.java:184)
	at org.eclipse.cdt.debug.core.CDebugUtils.verifyCProject(CDebugUtils.java:586)
	at org.eclipse.cdt.debug.core.CDebugUtils.verifyProgramPath(CDebugUtils.java:623)
	at org.eclipse.cdt.debug.core.CDebugUtils.verifyProgramPath(CDebugUtils.java:675)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:550)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
13:28:01 INFO  : ps7_init is completed.
13:28:01 INFO  : ps7_post_config is completed.
13:28:02 INFO  : Processor reset is completed for ps7_cortexa9_0
13:29:02 INFO  : Processor reset is completed for ps7_cortexa9_0
13:29:44 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
13:30:22 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
13:30:22 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
13:30:22 ERROR : Disconnect target failed.
13:30:22 ERROR : Disconnect target failed.No Target with ID 64 in the System


13:30:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:30:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
13:31:02 ERROR : fpga configuration failed
13:31:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:31:06 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
13:31:17 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
13:31:28 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
13:31:28 ERROR : Disconnect target failed.No Target with ID 64 in the System


13:31:36 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
13:31:36 ERROR : Disconnect target failed.No Target with ID 64 in the System


13:32:04 ERROR : Disconnect target failed.No Target with ID 64 in the System


13:32:04 ERROR : Unable to disconnect from existing targets
java.lang.RuntimeException: No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:327)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:306)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:210)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:69)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl$2.run(BundleContextImpl.java:771)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl.stop(BundleContextImpl.java:764)
	at org.eclipse.osgi.framework.internal.core.BundleHost.stopWorker(BundleHost.java:510)
	at org.eclipse.osgi.framework.internal.core.AbstractBundle.suspend(AbstractBundle.java:566)
	at org.eclipse.osgi.framework.internal.core.Framework.suspendBundle(Framework.java:1206)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.decFWSL(StartLevelManager.java:592)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.doSetStartLevel(StartLevelManager.java:257)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.shutdown(StartLevelManager.java:215)
	at org.eclipse.osgi.framework.internal.core.InternalSystemBundle.suspend(InternalSystemBundle.java:284)
	at org.eclipse.osgi.framework.internal.core.Framework.shutdown(Framework.java:692)
	at org.eclipse.osgi.framework.internal.core.Framework.close(Framework.java:600)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.shutdown(EclipseStarter.java:400)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:200)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
13:32:05 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
13:32:23 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
13:32:26 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
13:32:26 INFO  : XSDB server has started successfully.
13:32:27 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
13:32:59 INFO  : ps7_init is completed.
13:32:59 INFO  : ps7_post_config is completed.
13:32:59 INFO  : Processor reset is completed for ps7_cortexa9_0
13:34:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:34:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
13:34:21 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
13:34:30 INFO  : ps7_init is completed.
13:34:31 INFO  : ps7_post_config is completed.
13:34:31 INFO  : Processor reset is completed for ps7_cortexa9_0
16:55:44 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:56:23 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:56:29 INFO  : Processor reset is completed for ps7_cortexa9_0
17:12:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:12:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:13:10 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:13:29 INFO  : ps7_init is completed.
17:13:29 INFO  : ps7_post_config is completed.
17:13:29 INFO  : Processor reset is completed for ps7_cortexa9_0
17:38:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:38:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:38:59 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:39:22 INFO  : ps7_init is completed.
17:39:22 INFO  : ps7_post_config is completed.
17:39:23 INFO  : Processor reset is completed for ps7_cortexa9_0
17:42:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:42:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:42:23 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:42:32 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:42:44 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:995)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:506)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:42:59 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:995)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:506)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:43:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:43:35 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:43:48 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:995)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:506)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:44:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:44:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:45:05 ERROR : fpga configuration failed
17:45:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:45:29 ERROR : fpga configuration failed
17:45:46 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:46 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:45:58 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:46:09 INFO  : ps7_init is completed.
17:46:09 INFO  : ps7_post_config is completed.
17:46:09 INFO  : Processor reset is completed for ps7_cortexa9_0
17:46:27 INFO  : Processor reset is completed for ps7_cortexa9_0
10:27:48 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
10:35:16 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
10:35:19 INFO  : XSDB server has started successfully.
10:35:19 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
10:35:20 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
10:44:36 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
10:44:39 INFO  : XSDB server has started successfully.
10:44:40 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
10:44:41 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
10:47:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:47:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
10:47:19 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
10:49:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:49:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
10:49:46 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
10:52:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:52:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
10:52:35 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
10:54:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:54:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
10:54:16 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
10:55:18 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


10:55:18 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
10:55:52 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


10:55:52 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
10:56:24 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


10:56:24 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
10:57:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:57:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
10:57:39 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
10:57:57 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


10:57:57 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
10:58:46 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


10:58:46 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
10:59:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:59:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
10:59:19 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
10:59:38 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


10:59:38 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:00:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:00:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
11:00:36 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
11:00:42 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


11:00:42 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:02:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:02:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
11:02:29 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
11:02:36 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


11:02:36 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:03:38 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
11:03:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
11:03:40 INFO  : 'fpga -state' command is executed.
11:03:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:03:40 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01"} -index 0' command is executed.
11:03:40 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
11:03:44 INFO  : Mermory regions for PS have been updated.
11:03:44 INFO  : Sourcing of 'C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/ps7_init.tcl' is done.
11:03:45 INFO  : 'targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01"} -index 0' command is executed.
11:03:49 INFO  : 'ps7_init' command is executed.
11:03:49 INFO  : 'ps7_post_config' command is executed.
11:03:49 ERROR :  [Hsi 55-1464] Hardware instance  not found in the design
11:03:49 ERROR : target list is empty
11:03:49 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01"} -index 0
memmap -addr 1136656384 -size 65536 -flags 3
memmap -addr 1073741824 -size 8192 -flags 3
memmap -addr 1119879168 -size 65536 -flags 3
memmap -addr 4160782336 -size 4096 -flags 3
memmap -addr 4160786432 -size 4096 -flags 3
memmap -addr 4160790528 -size 4096 -flags 3
memmap -addr 4160794624 -size 4096 -flags 3
memmap -addr 4169138176 -size 1048576 -flags 3
memmap -addr 1048576 -size 535822336 -flags 3
memmap -addr 4160774144 -size 4096 -flags 3
memmap -addr 4160778240 -size 256 -flags 3
memmap -addr 4160765952 -size 4096 -flags 3
memmap -addr 4160761856 -size 4096 -flags 3
memmap -addr 3758141440 -size 4096 -flags 3
memmap -addr 4176478720 -size 256 -flags 3
memmap -addr 3758137344 -size 4096 -flags 3
memmap -addr 4170186752 -size 1048576 -flags 3
memmap -addr 3758112768 -size 4096 -flags 3
memmap -addr 3758116864 -size 4096 -flags 3
memmap -addr 4176482304 -size 4096 -flags 3
memmap -addr 3760193536 -size 4096 -flags 3
memmap -addr 4176486400 -size 4096 -flags 3
memmap -addr 4160798720 -size 4096 -flags 3
memmap -addr 4176486400 -size 4096 -flags 3
memmap -addr 4169732096 -size 4096 -flags 3
memmap -addr 3758149632 -size 4096 -flags 3
memmap -addr 4227858432 -size 33554432 -flags 3
memmap -addr 0 -size 196608 -flags 3
memmap -addr 4294901760 -size 65024 -flags 3
memmap -addr 4176478208 -size 253 -flags 3
memmap -addr 4176478464 -size 256 -flags 3
memmap -addr 4176479744 -size 32 -flags 3
memmap -addr 4176479776 -size 224 -flags 3
memmap -addr 4160749568 -size 4096 -flags 3
memmap -addr 3758120960 -size 4096 -flags 3
memmap -addr 3758125056 -size 4096 -flags 3
memmap -addr 3758096384 -size 4096 -flags 3
memmap -addr 3758100480 -size 4096 -flags 3
memmap -addr 3758104576 -size 4096 -flags 3
memmap -addr 4160778496 -size 33 -flags 3
source C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/ps7_init.tcl
targets -set -filter {name =~"APU" && jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01"} -index 0
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "*#-2" && jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01"} -index 1
----------------End of Script----------------

11:04:24 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
11:04:24 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
11:04:24 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
11:05:08 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


11:05:08 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:06:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:06:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
11:06:38 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:07:00 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


11:07:00 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:09:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:09:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
11:09:34 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:09:44 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


11:09:44 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:13:52 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:15:45 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
11:15:48 INFO  : XSDB server has started successfully.
11:15:50 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
11:15:52 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
11:16:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:16:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
11:16:25 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
11:16:49 INFO  : ps7_init is completed.
11:16:49 INFO  : ps7_post_config is completed.
11:16:49 INFO  : Processor reset is completed for ps7_cortexa9_0
11:16:50 ERROR : Port COM28 is already in use.
11:17:32 INFO  : Processor reset is completed for ps7_cortexa9_0
11:17:32 ERROR : Port COM28 is already in use.
11:18:17 INFO  : Processor reset is completed for ps7_cortexa9_0
11:20:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:20:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
11:20:16 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
11:20:29 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
11:20:34 INFO  : Processor reset is completed for ps7_cortexa9_0
04:02:16 ERROR : Unexpected error while fetching XMD's response: 
java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(Unknown Source)
	at java.net.SocketInputStream.read(Unknown Source)
	at sun.nio.cs.StreamDecoder.readBytes(Unknown Source)
	at sun.nio.cs.StreamDecoder.implRead(Unknown Source)
	at sun.nio.cs.StreamDecoder.read(Unknown Source)
	at java.io.InputStreamReader.read(Unknown Source)
	at java.io.BufferedReader.fill(Unknown Source)
	at java.io.BufferedReader.read(Unknown Source)
	at com.xilinx.sdk.targetmanager.internal.json.XMDJSONProcess$CommandResultsReader.run(XMDJSONProcess.java:332)
	at java.lang.Thread.run(Unknown Source)
04:02:16 ERROR : Zero sized response read from XMD. This indicates a communication error or a programming error.
15:08:45 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
15:08:50 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
15:08:52 INFO  : XSDB server has started successfully.
15:08:52 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
15:10:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
15:10:23 ERROR : fpga configuration failed
15:11:15 INFO  : ps7_init is completed.
15:11:15 INFO  : ps7_post_config is completed.
15:11:16 INFO  : Processor reset is completed for ps7_cortexa9_0
15:11:17 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Failed to download ELF file


    Cannot access JTAG-DP: invalid ACK value (0x00, expected=0x02)
    Error Address = 0x00109000, Size = 0x00000004


	at com.xilinx.sdk.targetmanager.internal.TM.downloadELF(TM.java:670)
	at com.xilinx.sdk.debug.core.internal.AppRunner.run(AppRunner.java:129)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:609)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:11:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:11:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
15:11:46 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:14:06 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:15:02 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
15:15:05 INFO  : XSDB server has started successfully.
15:15:06 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
15:15:07 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
15:16:14 INFO  : ps7_init is completed.
15:16:14 INFO  : ps7_post_config is completed.
15:16:14 INFO  : Processor reset is completed for ps7_cortexa9_0
15:18:10 INFO  : Processor reset is completed for ps7_cortexa9_0
15:25:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:25:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
15:25:45 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:25:53 INFO  : ps7_init is completed.
15:25:53 INFO  : ps7_post_config is completed.
15:25:53 INFO  : Processor reset is completed for ps7_cortexa9_0
15:36:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:36:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
15:36:44 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
15:36:53 INFO  : ps7_init is completed.
15:36:53 INFO  : ps7_post_config is completed.
15:36:53 INFO  : Processor reset is completed for ps7_cortexa9_0
15:38:01 INFO  : Processor reset is completed for ps7_cortexa9_0
16:02:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:02:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:02:46 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
10:45:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
10:45:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
10:45:12 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
10:48:36 INFO  : ps7_init is completed.
10:48:36 INFO  : ps7_post_config is completed.
10:48:37 INFO  : Processor reset is completed for ps7_cortexa9_0
10:48:37 ERROR : Port COM28 is already in use.
10:57:08 INFO  : Processor reset is completed for ps7_cortexa9_0
10:38:10 INFO  : Processor reset is completed for ps7_cortexa9_0
10:42:32 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
10:42:32 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
10:42:32 ERROR : Disconnect target failed.
11:07:03 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:07:04 ERROR : Disconnect target failed.No Target with ID 64 in the System


11:07:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:07:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
11:08:03 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
11:08:12 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:08:12 ERROR : Disconnect target failed.No Target with ID 64 in the System


11:08:25 ERROR : Disconnect target failed.No Target with ID 64 in the System


11:08:25 ERROR : Unable to disconnect from existing targets
java.lang.RuntimeException: No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:327)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:306)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:210)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:69)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl$2.run(BundleContextImpl.java:771)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl.stop(BundleContextImpl.java:764)
	at org.eclipse.osgi.framework.internal.core.BundleHost.stopWorker(BundleHost.java:510)
	at org.eclipse.osgi.framework.internal.core.AbstractBundle.suspend(AbstractBundle.java:566)
	at org.eclipse.osgi.framework.internal.core.Framework.suspendBundle(Framework.java:1206)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.decFWSL(StartLevelManager.java:592)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.doSetStartLevel(StartLevelManager.java:257)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.shutdown(StartLevelManager.java:215)
	at org.eclipse.osgi.framework.internal.core.InternalSystemBundle.suspend(InternalSystemBundle.java:284)
	at org.eclipse.osgi.framework.internal.core.Framework.shutdown(Framework.java:692)
	at org.eclipse.osgi.framework.internal.core.Framework.close(Framework.java:600)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.shutdown(EclipseStarter.java:400)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:200)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
11:08:25 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:08:41 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
11:08:45 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
11:08:45 INFO  : XSDB server has started successfully.
11:08:46 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
11:09:27 INFO  : Processor reset is completed for ps7_cortexa9_0
11:10:54 INFO  : Processor reset is completed for ps7_cortexa9_0
12:19:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:19:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:20:08 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
12:20:21 INFO  : ps7_init is completed.
12:20:21 INFO  : ps7_post_config is completed.
12:20:21 INFO  : Processor reset is completed for ps7_cortexa9_0
12:21:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:21:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:22:08 ERROR : fpga configuration failed
12:22:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:22:24 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
12:22:42 INFO  : ps7_init is completed.
12:22:42 INFO  : ps7_post_config is completed.
12:22:42 INFO  : Processor reset is completed for ps7_cortexa9_0
12:24:48 INFO  : Processor reset is completed for ps7_cortexa9_0
12:35:41 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1453376059583,  Project:1450692958190
12:35:41 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:35:41 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
12:35:54 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:35:54 INFO  : Clearing existing target manager status.
12:35:54 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:35:54 WARN  : Linker script will not be updated automatically. Users need to update it manually.
12:36:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:36:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:36:30 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
12:37:07 INFO  : Processor reset is completed for ps7_cortexa9_0
12:42:10 INFO  : Processor reset is completed for ps7_cortexa9_0
12:42:41 INFO  : Processor reset is completed for ps7_cortexa9_0
13:00:34 INFO  : Processor reset is completed for ps7_cortexa9_0
13:07:52 INFO  : Processor reset is completed for ps7_cortexa9_0
14:52:48 INFO  : Processor reset is completed for ps7_cortexa9_0
15:02:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:02:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
15:03:10 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
15:03:23 INFO  : Processor reset is completed for ps7_cortexa9_0
15:14:47 INFO  : Processor reset is completed for ps7_cortexa9_0
15:15:32 INFO  : Processor reset is completed for ps7_cortexa9_0
15:18:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:18:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
15:18:46 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
15:18:55 INFO  : ps7_init is completed.
15:18:55 INFO  : ps7_post_config is completed.
15:18:55 INFO  : Processor reset is completed for ps7_cortexa9_0
15:34:18 INFO  : Processor reset is completed for ps7_cortexa9_0
15:52:54 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1453387875670,  Project:1453376059583
15:52:54 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:52:54 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
15:53:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:53:06 INFO  : Clearing existing target manager status.
15:53:06 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:53:06 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:53:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:53:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
15:53:31 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
15:53:49 INFO  : Processor reset is completed for ps7_cortexa9_0
15:55:39 INFO  : Processor reset is completed for ps7_cortexa9_0
16:00:59 INFO  : Processor reset is completed for ps7_cortexa9_0
16:01:59 INFO  : Processor reset is completed for ps7_cortexa9_0
16:05:04 INFO  : Processor reset is completed for ps7_cortexa9_0
16:06:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:06:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:06:46 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_0/zynq_design_wrapper.bit"
16:06:52 INFO  : Processor reset is completed for ps7_cortexa9_0
16:07:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:07:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:07:49 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_1/zynq_design_wrapper.bit"
16:07:55 INFO  : Processor reset is completed for ps7_cortexa9_0
16:08:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:08:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:08:38 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_2/zynq_design_wrapper.bit"
16:09:24 INFO  : Processor reset is completed for ps7_cortexa9_0
16:11:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:11:38 ERROR : JTAG node is not accessible
16:11:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:11:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:11:55 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
16:12:05 INFO  : ps7_init is completed.
16:12:05 INFO  : ps7_post_config is completed.
16:12:05 INFO  : Processor reset is completed for ps7_cortexa9_0
16:52:51 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1453391083419,  Project:1453387875670
16:52:51 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
16:52:51 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
16:53:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
16:53:03 INFO  : Clearing existing target manager status.
16:53:03 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
16:53:03 WARN  : Linker script will not be updated automatically. Users need to update it manually.
16:53:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:53:22 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:53:34 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
16:53:56 INFO  : Processor reset is completed for ps7_cortexa9_0
16:57:19 INFO  : Processor reset is completed for ps7_cortexa9_0
17:00:53 INFO  : Processor reset is completed for ps7_cortexa9_0
17:03:43 INFO  : Processor reset is completed for ps7_cortexa9_0
17:10:14 INFO  : Processor reset is completed for ps7_cortexa9_0
17:11:38 INFO  : Processor reset is completed for ps7_cortexa9_0
17:17:25 INFO  : Processor reset is completed for ps7_cortexa9_0
17:23:22 INFO  : Processor reset is completed for ps7_cortexa9_0
17:31:54 INFO  : Processor reset is completed for ps7_cortexa9_0
17:41:20 INFO  : Processor reset is completed for ps7_cortexa9_0
17:42:43 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1453394521435,  Project:1453391083419
17:42:43 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
17:42:43 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
17:42:55 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
17:42:55 INFO  : Clearing existing target manager status.
17:42:55 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
17:42:55 WARN  : Linker script will not be updated automatically. Users need to update it manually.
17:43:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:43:21 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:44:37 INFO  : Processor reset is completed for ps7_cortexa9_0
17:46:09 INFO  : Processor reset is completed for ps7_cortexa9_0
17:47:55 INFO  : Processor reset is completed for ps7_cortexa9_0
17:50:08 INFO  : Processor reset is completed for ps7_cortexa9_0
17:51:17 INFO  : Processor reset is completed for ps7_cortexa9_0
18:04:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:04:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:05:04 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
18:05:23 INFO  : Processor reset is completed for ps7_cortexa9_0
18:31:02 INFO  : Processor reset is completed for ps7_cortexa9_0
18:37:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:37:25 ERROR : fpga configuration failed
18:37:39 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:37:39 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:37:51 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
18:38:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1453397857369,  Project:1453394521435
18:38:18 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
18:38:18 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
18:38:31 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
18:38:31 INFO  : Clearing existing target manager status.
18:38:31 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
18:38:31 WARN  : Linker script will not be updated automatically. Users need to update it manually.
18:38:38 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:38:38 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:38:49 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
18:39:08 INFO  : ps7_init is completed.
18:39:08 INFO  : ps7_post_config is completed.
18:39:08 INFO  : Processor reset is completed for ps7_cortexa9_0
18:40:46 INFO  : Processor reset is completed for ps7_cortexa9_0
18:54:20 INFO  : Processor reset is completed for ps7_cortexa9_0
18:55:21 INFO  : Processor reset is completed for ps7_cortexa9_0
18:56:06 INFO  : Processor reset is completed for ps7_cortexa9_0
19:04:45 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
19:04:48 INFO  : Processor reset is completed for ps7_cortexa9_0
19:14:34 INFO  : Processor reset is completed for ps7_cortexa9_0
19:15:22 INFO  : Processor reset is completed for ps7_cortexa9_0
19:22:07 INFO  : Processor reset is completed for ps7_cortexa9_0
19:24:25 INFO  : Processor reset is completed for ps7_cortexa9_0
19:24:54 INFO  : Processor reset is completed for ps7_cortexa9_0
19:26:19 INFO  : Processor reset is completed for ps7_cortexa9_0
19:28:24 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1453400873336,  Project:1453397857369
19:28:24 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:28:25 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
19:28:35 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:28:35 INFO  : Clearing existing target manager status.
19:28:35 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:28:35 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:28:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:28:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
19:28:57 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
19:29:15 INFO  : Processor reset is completed for ps7_cortexa9_0
19:36:00 INFO  : Processor reset is completed for ps7_cortexa9_0
20:05:34 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1453402968477,  Project:1453400873336
20:05:34 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:05:34 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
20:05:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:05:47 INFO  : Clearing existing target manager status.
20:05:47 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:05:47 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:06:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
20:06:24 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
20:06:46 INFO  : Processor reset is completed for ps7_cortexa9_0
20:07:37 INFO  : Processor reset is completed for ps7_cortexa9_0
20:09:53 INFO  : Processor reset is completed for ps7_cortexa9_0
20:10:40 INFO  : Processor reset is completed for ps7_cortexa9_0
10:53:02 INFO  : Processor reset is completed for ps7_cortexa9_0
11:10:23 INFO  : Processor reset is completed for ps7_cortexa9_0
11:11:19 INFO  : ps7_init is completed.
11:11:19 INFO  : ps7_post_config is completed.
11:11:19 INFO  : Processor reset is completed for ps7_cortexa9_0
11:11:30 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:11:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
11:11:41 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
11:11:43 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
11:12:23 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
11:12:23 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
11:12:23 ERROR : Disconnect target failed.
11:12:23 ERROR : Disconnect target failed.No Target with ID 64 in the System


11:13:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
11:13:56 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
11:28:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
11:28:45 ERROR : fpga configuration failed
11:28:52 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:28:52 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
11:29:04 ERROR : fpga configuration failed
11:29:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:29:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
11:29:30 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
11:40:28 ERROR : Checking FPGA configuration failed..Lost communication with jtag cable. Run "xdisconnect -cable"
                           and start over again


11:40:28 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Lost communication with jtag cable. Run "xdisconnect -cable"
                           and start over again


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:40:28 ERROR : Disconnect target failed.No Target with ID 64 in the System


11:40:38 ERROR : Disconnect target failed.No Target with ID 64 in the System


11:40:38 ERROR : Unable to disconnect from existing targets
java.lang.RuntimeException: No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:327)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:306)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:210)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:69)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl$2.run(BundleContextImpl.java:771)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl.stop(BundleContextImpl.java:764)
	at org.eclipse.osgi.framework.internal.core.BundleHost.stopWorker(BundleHost.java:510)
	at org.eclipse.osgi.framework.internal.core.AbstractBundle.suspend(AbstractBundle.java:566)
	at org.eclipse.osgi.framework.internal.core.Framework.suspendBundle(Framework.java:1206)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.decFWSL(StartLevelManager.java:592)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.doSetStartLevel(StartLevelManager.java:257)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.shutdown(StartLevelManager.java:215)
	at org.eclipse.osgi.framework.internal.core.InternalSystemBundle.suspend(InternalSystemBundle.java:284)
	at org.eclipse.osgi.framework.internal.core.Framework.shutdown(Framework.java:692)
	at org.eclipse.osgi.framework.internal.core.Framework.close(Framework.java:600)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.shutdown(EclipseStarter.java:400)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:200)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
11:40:38 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:42:12 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
11:42:16 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
11:42:18 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
11:42:18 INFO  : XSDB server has started successfully.
11:43:04 INFO  : ps7_init is completed.
11:43:04 INFO  : ps7_post_config is completed.
11:43:04 INFO  : Processor reset is completed for ps7_cortexa9_0
11:45:57 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
11:45:57 ERROR : Timeout occured while waiting to get reply for command "xstop 64"
12:30:24 INFO  : Processor reset is completed for ps7_cortexa9_0
12:50:20 INFO  : Processor reset is completed for ps7_cortexa9_0
12:58:11 INFO  : Processor reset is completed for ps7_cortexa9_0
12:58:59 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1453463648010,  Project:1453402968477
12:58:59 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
12:58:59 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
12:59:10 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
12:59:11 INFO  : Clearing existing target manager status.
12:59:11 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
12:59:11 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:01:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:01:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
13:01:20 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
13:01:36 INFO  : Processor reset is completed for ps7_cortexa9_0
13:03:40 INFO  : Processor reset is completed for ps7_cortexa9_0
13:04:39 INFO  : Processor reset is completed for ps7_cortexa9_0
13:05:26 INFO  : Processor reset is completed for ps7_cortexa9_0
13:58:12 INFO  : Processor reset is completed for ps7_cortexa9_0
13:58:34 INFO  : Processor reset is completed for ps7_cortexa9_0
14:00:40 INFO  : Processor reset is completed for ps7_cortexa9_0
14:01:19 INFO  : Processor reset is completed for ps7_cortexa9_0
14:09:58 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:09:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
14:10:09 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
14:10:18 INFO  : Processor reset is completed for ps7_cortexa9_0
14:10:43 INFO  : Processor reset is completed for ps7_cortexa9_0
14:11:54 INFO  : Processor reset is completed for ps7_cortexa9_0
14:12:27 INFO  : Processor reset is completed for ps7_cortexa9_0
14:19:42 INFO  : Processor reset is completed for ps7_cortexa9_0
14:23:36 INFO  : Processor reset is completed for ps7_cortexa9_0
14:23:58 INFO  : Processor reset is completed for ps7_cortexa9_0
14:24:33 INFO  : Processor reset is completed for ps7_cortexa9_0
14:25:00 INFO  : Processor reset is completed for ps7_cortexa9_0
14:26:59 INFO  : Processor reset is completed for ps7_cortexa9_0
14:30:04 INFO  : Processor reset is completed for ps7_cortexa9_0
14:34:22 INFO  : Processor reset is completed for ps7_cortexa9_0
14:35:36 INFO  : Processor reset is completed for ps7_cortexa9_0
14:39:08 INFO  : Processor reset is completed for ps7_cortexa9_0
14:43:14 INFO  : Processor reset is completed for ps7_cortexa9_0
14:44:30 INFO  : Processor reset is completed for ps7_cortexa9_0
15:12:17 INFO  : Processor reset is completed for ps7_cortexa9_0
15:17:07 INFO  : Processor reset is completed for ps7_cortexa9_0
15:29:18 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:29:24 INFO  : Processor reset is completed for ps7_cortexa9_0
15:30:33 INFO  : Processor reset is completed for ps7_cortexa9_0
15:31:25 INFO  : Processor reset is completed for ps7_cortexa9_0
15:34:06 INFO  : Processor reset is completed for ps7_cortexa9_0
15:35:18 INFO  : Processor reset is completed for ps7_cortexa9_0
15:35:49 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:35:49 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
15:36:01 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
15:36:11 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:36:20 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:995)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:506)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:36:30 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:995)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:506)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:39:05 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:995)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:506)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:39:14 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:995)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:506)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:39:18 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:45:45 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
15:45:48 INFO  : XSDB server has started successfully.
15:45:49 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
15:45:50 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
15:46:23 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:995)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:506)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
15:46:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:46:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
15:47:03 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
15:47:13 INFO  : ps7_init is completed.
15:47:13 INFO  : ps7_post_config is completed.
15:47:13 INFO  : Processor reset is completed for ps7_cortexa9_0
15:48:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:48:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
15:48:21 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
15:48:37 INFO  : ps7_init is completed.
15:48:37 INFO  : ps7_post_config is completed.
15:48:37 INFO  : Processor reset is completed for ps7_cortexa9_0
15:55:40 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:55:50 INFO  : Processor reset is completed for ps7_cortexa9_0
15:58:34 INFO  : Processor reset is completed for ps7_cortexa9_0
16:00:55 INFO  : Processor reset is completed for ps7_cortexa9_0
16:05:54 INFO  : Processor reset is completed for ps7_cortexa9_0
16:07:18 INFO  : Processor reset is completed for ps7_cortexa9_0
16:08:28 INFO  : Processor reset is completed for ps7_cortexa9_0
16:14:47 INFO  : Processor reset is completed for ps7_cortexa9_0
16:15:41 INFO  : Processor reset is completed for ps7_cortexa9_0
16:32:08 INFO  : Processor reset is completed for ps7_cortexa9_0
16:33:01 INFO  : Processor reset is completed for ps7_cortexa9_0
16:35:46 INFO  : Processor reset is completed for ps7_cortexa9_0
16:37:44 INFO  : Processor reset is completed for ps7_cortexa9_0
16:42:35 INFO  : Processor reset is completed for ps7_cortexa9_0
17:25:33 INFO  : Processor reset is completed for ps7_cortexa9_0
17:26:13 INFO  : Processor reset is completed for ps7_cortexa9_0
17:59:30 INFO  : Processor reset is completed for ps7_cortexa9_0
18:00:40 INFO  : Processor reset is completed for ps7_cortexa9_0
18:01:38 INFO  : Processor reset is completed for ps7_cortexa9_0
18:03:54 INFO  : Processor reset is completed for ps7_cortexa9_0
18:11:22 INFO  : Processor reset is completed for ps7_cortexa9_0
18:12:30 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:12:33 INFO  : Processor reset is completed for ps7_cortexa9_0
10:07:52 INFO  : Processor reset is completed for ps7_cortexa9_0
10:12:07 INFO  : Processor reset is completed for ps7_cortexa9_0
10:58:35 INFO  : Processor reset is completed for ps7_cortexa9_0
10:59:57 INFO  : Processor reset is completed for ps7_cortexa9_0
11:03:44 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:04:28 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
11:04:28 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
11:04:28 ERROR : Disconnect target failed.
11:04:28 ERROR : Disconnect target failed.No Target with ID 64 in the System


11:04:37 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:04:37 ERROR : Disconnect target failed.No Target with ID 64 in the System


11:04:48 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:04:48 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
11:05:00 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
11:05:10 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
11:05:10 ERROR : Disconnect target failed.No Target with ID 64 in the System


11:05:22 ERROR : Disconnect target failed.No Target with ID 64 in the System


11:05:22 ERROR : Unable to disconnect from existing targets
java.lang.RuntimeException: No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:327)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:306)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:210)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:69)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl$2.run(BundleContextImpl.java:771)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl.stop(BundleContextImpl.java:764)
	at org.eclipse.osgi.framework.internal.core.BundleHost.stopWorker(BundleHost.java:510)
	at org.eclipse.osgi.framework.internal.core.AbstractBundle.suspend(AbstractBundle.java:566)
	at org.eclipse.osgi.framework.internal.core.Framework.suspendBundle(Framework.java:1206)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.decFWSL(StartLevelManager.java:592)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.doSetStartLevel(StartLevelManager.java:257)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.shutdown(StartLevelManager.java:215)
	at org.eclipse.osgi.framework.internal.core.InternalSystemBundle.suspend(InternalSystemBundle.java:284)
	at org.eclipse.osgi.framework.internal.core.Framework.shutdown(Framework.java:692)
	at org.eclipse.osgi.framework.internal.core.Framework.close(Framework.java:600)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.shutdown(EclipseStarter.java:400)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:200)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
11:05:22 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
11:05:39 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
11:05:44 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
11:05:45 INFO  : XSDB server has started successfully.
11:05:46 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
11:06:19 INFO  : Processor reset is completed for ps7_cortexa9_0
12:06:20 INFO  : Processor reset is completed for ps7_cortexa9_0
12:08:33 INFO  : Processor reset is completed for ps7_cortexa9_0
12:15:30 INFO  : Processor reset is completed for ps7_cortexa9_0
12:18:34 INFO  : Processor reset is completed for ps7_cortexa9_0
12:27:28 INFO  : Processor reset is completed for ps7_cortexa9_0
12:28:54 INFO  : Processor reset is completed for ps7_cortexa9_0
12:29:58 INFO  : Processor reset is completed for ps7_cortexa9_0
12:32:29 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:32:31 INFO  : Processor reset is completed for ps7_cortexa9_0
12:50:34 INFO  : Processor reset is completed for ps7_cortexa9_0
12:55:32 INFO  : Processor reset is completed for ps7_cortexa9_0
12:56:26 INFO  : Processor reset is completed for ps7_cortexa9_0
13:04:15 INFO  : Processor reset is completed for ps7_cortexa9_0
13:06:14 INFO  : Processor reset is completed for ps7_cortexa9_0
13:14:14 INFO  : Processor reset is completed for ps7_cortexa9_0
13:20:56 INFO  : Processor reset is completed for ps7_cortexa9_0
13:23:14 INFO  : Processor reset is completed for ps7_cortexa9_0
13:30:01 INFO  : Processor reset is completed for ps7_cortexa9_0
13:32:06 INFO  : Processor reset is completed for ps7_cortexa9_0
13:33:59 INFO  : Processor reset is completed for ps7_cortexa9_0
13:34:54 INFO  : Processor reset is completed for ps7_cortexa9_0
13:35:39 INFO  : Processor reset is completed for ps7_cortexa9_0
13:36:47 INFO  : Processor reset is completed for ps7_cortexa9_0
13:39:27 INFO  : Processor reset is completed for ps7_cortexa9_0
13:46:18 INFO  : Processor reset is completed for ps7_cortexa9_0
13:48:57 INFO  : Processor reset is completed for ps7_cortexa9_0
13:58:15 INFO  : Processor reset is completed for ps7_cortexa9_0
14:00:02 INFO  : Processor reset is completed for ps7_cortexa9_0
14:43:28 INFO  : Processor reset is completed for ps7_cortexa9_0
14:49:45 INFO  : Processor reset is completed for ps7_cortexa9_0
14:51:26 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
14:52:03 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
14:52:03 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
14:52:03 ERROR : Disconnect target failed.
14:52:03 ERROR : Disconnect target failed.No Target with ID 64 in the System


19:27:33 ERROR : Disconnect target failed.No Target with ID 64 in the System


19:27:33 ERROR : Unable to disconnect from existing targets
java.lang.RuntimeException: No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:327)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:306)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:210)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:69)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl$2.run(BundleContextImpl.java:771)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl.stop(BundleContextImpl.java:764)
	at org.eclipse.osgi.framework.internal.core.BundleHost.stopWorker(BundleHost.java:510)
	at org.eclipse.osgi.framework.internal.core.AbstractBundle.suspend(AbstractBundle.java:566)
	at org.eclipse.osgi.framework.internal.core.Framework.suspendBundle(Framework.java:1206)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.decFWSL(StartLevelManager.java:592)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.doSetStartLevel(StartLevelManager.java:257)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.shutdown(StartLevelManager.java:215)
	at org.eclipse.osgi.framework.internal.core.InternalSystemBundle.suspend(InternalSystemBundle.java:284)
	at org.eclipse.osgi.framework.internal.core.Framework.shutdown(Framework.java:692)
	at org.eclipse.osgi.framework.internal.core.Framework.close(Framework.java:600)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.shutdown(EclipseStarter.java:400)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:200)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
19:27:33 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
14:05:23 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
14:05:27 INFO  : XSDB server has started successfully.
14:05:27 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
14:05:28 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
14:07:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
14:07:13 ERROR : fpga configuration failed
14:07:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:07:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
14:07:30 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
14:09:36 INFO  : ps7_init is completed.
14:09:36 INFO  : ps7_post_config is completed.
14:09:36 INFO  : Processor reset is completed for ps7_cortexa9_0
14:09:36 ERROR : No such port: COM28
14:10:31 INFO  : Processor reset is completed for ps7_cortexa9_0
14:23:01 INFO  : Processor reset is completed for ps7_cortexa9_0
14:24:19 INFO  : Processor reset is completed for ps7_cortexa9_0
14:25:41 INFO  : Processor reset is completed for ps7_cortexa9_0
14:28:00 INFO  : Processor reset is completed for ps7_cortexa9_0
14:30:46 INFO  : Processor reset is completed for ps7_cortexa9_0
14:33:48 INFO  : Processor reset is completed for ps7_cortexa9_0
14:37:54 INFO  : Processor reset is completed for ps7_cortexa9_0
14:48:13 INFO  : Processor reset is completed for ps7_cortexa9_0
14:50:10 INFO  : Processor reset is completed for ps7_cortexa9_0
14:50:41 INFO  : Processor reset is completed for ps7_cortexa9_0
14:57:10 INFO  : Processor reset is completed for ps7_cortexa9_0
15:09:45 INFO  : Processor reset is completed for ps7_cortexa9_0
15:21:13 INFO  : Processor reset is completed for ps7_cortexa9_0
15:21:40 INFO  : Processor reset is completed for ps7_cortexa9_0
15:25:48 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:25:50 INFO  : Processor reset is completed for ps7_cortexa9_0
15:26:16 INFO  : Processor reset is completed for ps7_cortexa9_0
15:28:45 INFO  : Processor reset is completed for ps7_cortexa9_0
15:34:13 INFO  : Processor reset is completed for ps7_cortexa9_0
16:13:34 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:13:38 INFO  : Processor reset is completed for ps7_cortexa9_0
16:14:27 INFO  : Processor reset is completed for ps7_cortexa9_0
16:26:24 INFO  : Processor reset is completed for ps7_cortexa9_0
16:33:26 INFO  : Processor reset is completed for ps7_cortexa9_0
16:34:51 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:34:54 INFO  : Processor reset is completed for ps7_cortexa9_0
16:38:23 INFO  : Processor reset is completed for ps7_cortexa9_0
16:39:40 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:39:42 INFO  : Processor reset is completed for ps7_cortexa9_0
16:40:37 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:40:39 INFO  : Processor reset is completed for ps7_cortexa9_0
16:42:08 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:42:11 INFO  : Processor reset is completed for ps7_cortexa9_0
16:43:37 INFO  : Processor reset is completed for ps7_cortexa9_0
16:46:04 INFO  : Processor reset is completed for ps7_cortexa9_0
16:46:25 INFO  : Processor reset is completed for ps7_cortexa9_0
16:47:07 INFO  : Processor reset is completed for ps7_cortexa9_0
16:48:30 INFO  : Processor reset is completed for ps7_cortexa9_0
16:48:58 INFO  : Processor reset is completed for ps7_cortexa9_0
16:50:42 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:50:46 INFO  : Processor reset is completed for ps7_cortexa9_0
16:53:10 INFO  : Processor reset is completed for ps7_cortexa9_0
16:54:40 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:54:42 INFO  : Processor reset is completed for ps7_cortexa9_0
16:54:58 INFO  : Processor reset is completed for ps7_cortexa9_0
16:56:28 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
16:56:33 INFO  : Processor reset is completed for ps7_cortexa9_0
16:57:01 INFO  : Processor reset is completed for ps7_cortexa9_0
16:57:13 INFO  : Processor reset is completed for ps7_cortexa9_0
16:58:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:58:54 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
16:59:23 INFO  : ps7_init is completed.
16:59:24 INFO  : ps7_post_config is completed.
16:59:24 INFO  : Processor reset is completed for ps7_cortexa9_0
17:00:31 INFO  : Processor reset is completed for ps7_cortexa9_0
17:54:44 INFO  : Processor reset is completed for ps7_cortexa9_0
18:31:49 INFO  : Processor reset is completed for ps7_cortexa9_0
18:32:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:32:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:32:49 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
18:33:05 INFO  : ps7_init is completed.
18:33:05 INFO  : ps7_post_config is completed.
18:33:05 INFO  : Processor reset is completed for ps7_cortexa9_0
20:06:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:06:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
20:06:19 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
20:06:27 INFO  : ps7_init is completed.
20:06:27 INFO  : ps7_post_config is completed.
20:06:27 INFO  : Processor reset is completed for ps7_cortexa9_0
12:13:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:13:39 ERROR : fpga configuration failed
12:13:43 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:13:43 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:13:55 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
12:15:10 INFO  : ps7_init is completed.
12:15:10 INFO  : ps7_post_config is completed.
12:15:10 INFO  : Processor reset is completed for ps7_cortexa9_0
12:15:10 ERROR : No such port: COM28
12:15:32 INFO  : Processor reset is completed for ps7_cortexa9_0
12:16:16 INFO  : Processor reset is completed for ps7_cortexa9_0
12:18:15 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
12:18:18 INFO  : Processor reset is completed for ps7_cortexa9_0
12:22:56 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:22:56 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:23:08 ERROR : fpga configuration failed
12:23:12 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:23:12 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:23:24 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
12:23:39 INFO  : ps7_init is completed.
12:23:39 INFO  : ps7_post_config is completed.
12:23:40 INFO  : Processor reset is completed for ps7_cortexa9_0
12:52:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:52:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:52:51 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
12:53:10 INFO  : ps7_init is completed.
12:53:11 INFO  : ps7_post_config is completed.
12:53:11 INFO  : Processor reset is completed for ps7_cortexa9_0
12:53:11 ERROR : No such port: COM28
12:54:19 INFO  : Processor reset is completed for ps7_cortexa9_0
12:54:19 ERROR : No such port: COM28
16:00:04 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:00:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:00:16 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
16:00:29 INFO  : ps7_init is completed.
16:00:29 INFO  : ps7_post_config is completed.
16:00:29 INFO  : Processor reset is completed for ps7_cortexa9_0
16:00:29 ERROR : No such port: COM28
16:28:07 INFO  : Processor reset is completed for ps7_cortexa9_0
16:32:06 INFO  : Processor reset is completed for ps7_cortexa9_0
16:32:40 INFO  : Processor reset is completed for ps7_cortexa9_0
16:43:08 INFO  : Processor reset is completed for ps7_cortexa9_0
16:51:59 INFO  : Processor reset is completed for ps7_cortexa9_0
17:06:15 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:06:17 INFO  : Processor reset is completed for ps7_cortexa9_0
17:08:45 INFO  : Processor reset is completed for ps7_cortexa9_0
17:22:55 INFO  : Processor reset is completed for ps7_cortexa9_0
17:29:04 INFO  : ps7_init is completed.
17:29:04 INFO  : ps7_post_config is completed.
17:29:04 INFO  : Processor reset is completed for ps7_cortexa9_0
17:30:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:30:36 ERROR : fpga configuration failed
17:30:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:30:40 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:30:52 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:30:59 INFO  : ps7_init is completed.
17:30:59 INFO  : ps7_post_config is completed.
17:30:59 INFO  : Processor reset is completed for ps7_cortexa9_0
18:16:01 INFO  : Processor reset is completed for ps7_cortexa9_0
18:37:13 INFO  : Processor reset is completed for ps7_cortexa9_0
18:46:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:46:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:46:15 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
18:46:35 INFO  : ps7_init is completed.
18:46:35 INFO  : ps7_post_config is completed.
18:46:35 INFO  : Processor reset is completed for ps7_cortexa9_0
19:04:39 INFO  : Processor reset is completed for ps7_cortexa9_0
19:26:08 INFO  : Processor reset is completed for ps7_cortexa9_0
10:36:55 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:17:42 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
18:17:45 INFO  : XSDB server has started successfully.
18:17:46 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
18:17:47 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
18:18:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:18:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:18:47 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
18:19:48 INFO  : ps7_init is completed.
18:19:48 INFO  : ps7_post_config is completed.
18:19:49 INFO  : Processor reset is completed for ps7_cortexa9_0
18:19:49 ERROR : No such port: COM28
18:22:56 INFO  : Processor reset is completed for ps7_cortexa9_0
08:51:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:51:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
08:51:13 ERROR : fpga configuration failed
08:51:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
08:51:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
08:51:29 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
08:54:33 INFO  : ps7_init is completed.
08:54:33 INFO  : ps7_post_config is completed.
08:54:33 INFO  : Processor reset is completed for ps7_cortexa9_0
11:13:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:13:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
11:13:28 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
11:35:54 INFO  : ps7_init is completed.
11:35:54 INFO  : ps7_post_config is completed.
11:35:54 INFO  : Processor reset is completed for ps7_cortexa9_0
13:46:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:46:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
13:46:15 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
13:47:28 INFO  : ps7_init is completed.
13:47:28 INFO  : ps7_post_config is completed.
13:47:28 INFO  : Processor reset is completed for ps7_cortexa9_0
14:13:51 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:14:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
14:14:36 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
14:14:48 INFO  : ps7_init is completed.
14:14:48 INFO  : ps7_post_config is completed.
14:14:48 INFO  : Processor reset is completed for ps7_cortexa9_0
14:22:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:22:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
14:22:30 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
14:22:38 INFO  : ps7_init is completed.
14:22:38 INFO  : ps7_post_config is completed.
14:22:38 INFO  : Processor reset is completed for ps7_cortexa9_0
14:33:09 INFO  : Processor reset is completed for ps7_cortexa9_0
14:36:06 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
14:36:08 INFO  : Processor reset is completed for ps7_cortexa9_0
14:57:56 INFO  : Processor reset is completed for ps7_cortexa9_0
15:22:36 INFO  : Processor reset is completed for ps7_cortexa9_0
16:51:32 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:51:32 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:51:44 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
16:56:17 INFO  : ps7_init is completed.
16:56:18 INFO  : ps7_post_config is completed.
16:56:18 INFO  : Processor reset is completed for ps7_cortexa9_0
16:59:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:59:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:59:30 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:04:02 INFO  : ps7_init is completed.
17:04:02 INFO  : ps7_post_config is completed.
17:04:02 INFO  : Processor reset is completed for ps7_cortexa9_0
09:51:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:51:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
09:51:47 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
09:51:55 INFO  : ps7_init is completed.
09:51:55 INFO  : ps7_post_config is completed.
09:51:55 INFO  : Processor reset is completed for ps7_cortexa9_0
09:55:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
09:55:29 ERROR : fpga configuration failed
09:55:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
09:55:33 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
09:55:44 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
09:55:51 INFO  : ps7_init is completed.
09:55:51 INFO  : ps7_post_config is completed.
09:55:51 INFO  : Processor reset is completed for ps7_cortexa9_0
16:39:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:39:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:39:56 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
16:40:17 INFO  : ps7_init is completed.
16:40:17 INFO  : ps7_post_config is completed.
16:40:17 INFO  : Processor reset is completed for ps7_cortexa9_0
17:32:20 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:32:20 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:32:32 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:33:14 INFO  : ps7_init is completed.
17:33:14 INFO  : ps7_post_config is completed.
17:33:14 INFO  : Processor reset is completed for ps7_cortexa9_0
18:10:33 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:10:48 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
18:10:48 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
18:10:48 ERROR : Disconnect target failed.
18:10:48 ERROR : Disconnect target failed.No Target with ID 64 in the System


18:11:03 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:11:03 ERROR : Disconnect target failed.No Target with ID 64 in the System


18:11:15 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:11:15 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:11:27 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
18:11:35 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:11:35 ERROR : Disconnect target failed.No Target with ID 64 in the System


18:11:43 ERROR : Disconnect target failed.No Target with ID 64 in the System


18:11:43 ERROR : Unable to disconnect from existing targets
java.lang.RuntimeException: No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:327)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:306)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:210)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:69)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl$2.run(BundleContextImpl.java:771)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl.stop(BundleContextImpl.java:764)
	at org.eclipse.osgi.framework.internal.core.BundleHost.stopWorker(BundleHost.java:510)
	at org.eclipse.osgi.framework.internal.core.AbstractBundle.suspend(AbstractBundle.java:566)
	at org.eclipse.osgi.framework.internal.core.Framework.suspendBundle(Framework.java:1206)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.decFWSL(StartLevelManager.java:592)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.doSetStartLevel(StartLevelManager.java:257)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.shutdown(StartLevelManager.java:215)
	at org.eclipse.osgi.framework.internal.core.InternalSystemBundle.suspend(InternalSystemBundle.java:284)
	at org.eclipse.osgi.framework.internal.core.Framework.shutdown(Framework.java:692)
	at org.eclipse.osgi.framework.internal.core.Framework.close(Framework.java:600)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.shutdown(EclipseStarter.java:400)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:200)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
18:11:43 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
18:11:58 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
18:12:01 INFO  : XSDB server has started successfully.
18:12:01 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
18:12:03 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
18:12:38 INFO  : Processor reset is completed for ps7_cortexa9_0
18:43:12 INFO  : Processor reset is completed for ps7_cortexa9_0
18:57:48 INFO  : Processor reset is completed for ps7_cortexa9_0
08:15:05 INFO  : Time out for XMD transaction is 60000
If you want to increase the timeout value, goto Windows-> Preferences -> Xilinx SDK -> XMD Startup
08:15:05 ERROR : Timeout occured while waiting to get reply for command "xdisconnect 64"
08:15:05 ERROR : Disconnect target failed.
08:16:42 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
08:16:42 ERROR : Disconnect target failed.No Target with ID 64 in the System


08:17:36 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
08:17:36 ERROR : Disconnect target failed.No Target with ID 64 in the System


08:17:42 ERROR : Disconnect target failed.No Target with ID 64 in the System


08:17:42 ERROR : Unable to disconnect from existing targets
java.lang.RuntimeException: No Target with ID 64 in the System


	at com.xilinx.sdk.targetmanager.internal.TM.disconnectTarget(TM.java:327)
	at com.xilinx.sdk.targetmanager.internal.TM.disconnectExistingTargets(TM.java:306)
	at com.xilinx.sdk.targetmanager.internal.TM.terminate(TM.java:210)
	at com.xilinx.sdk.targetmanager.TMPlugin.stop(TMPlugin.java:69)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl$2.run(BundleContextImpl.java:771)
	at java.security.AccessController.doPrivileged(Native Method)
	at org.eclipse.osgi.framework.internal.core.BundleContextImpl.stop(BundleContextImpl.java:764)
	at org.eclipse.osgi.framework.internal.core.BundleHost.stopWorker(BundleHost.java:510)
	at org.eclipse.osgi.framework.internal.core.AbstractBundle.suspend(AbstractBundle.java:566)
	at org.eclipse.osgi.framework.internal.core.Framework.suspendBundle(Framework.java:1206)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.decFWSL(StartLevelManager.java:592)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.doSetStartLevel(StartLevelManager.java:257)
	at org.eclipse.osgi.framework.internal.core.StartLevelManager.shutdown(StartLevelManager.java:215)
	at org.eclipse.osgi.framework.internal.core.InternalSystemBundle.suspend(InternalSystemBundle.java:284)
	at org.eclipse.osgi.framework.internal.core.Framework.shutdown(Framework.java:692)
	at org.eclipse.osgi.framework.internal.core.Framework.close(Framework.java:600)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.shutdown(EclipseStarter.java:400)
	at org.eclipse.core.runtime.adaptor.EclipseStarter.run(EclipseStarter.java:200)
	at sun.reflect.NativeMethodAccessorImpl.invoke0(Native Method)
	at sun.reflect.NativeMethodAccessorImpl.invoke(Unknown Source)
	at sun.reflect.DelegatingMethodAccessorImpl.invoke(Unknown Source)
	at java.lang.reflect.Method.invoke(Unknown Source)
	at org.eclipse.equinox.launcher.Main.invokeFramework(Main.java:636)
	at org.eclipse.equinox.launcher.Main.basicRun(Main.java:591)
	at org.eclipse.equinox.launcher.Main.run(Main.java:1450)
08:17:42 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
08:17:56 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
08:17:59 INFO  : XSDB server has started successfully.
08:17:59 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
08:18:00 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
08:18:29 INFO  : Processor reset is completed for ps7_cortexa9_0
14:14:27 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:14:27 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
14:14:39 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
14:18:10 INFO  : ps7_init is completed.
14:18:10 INFO  : ps7_post_config is completed.
14:18:10 INFO  : Processor reset is completed for ps7_cortexa9_0
14:28:20 INFO  : Processor reset is completed for ps7_cortexa9_0
15:10:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:10:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
15:10:33 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
15:11:05 INFO  : ps7_init is completed.
15:11:05 INFO  : ps7_post_config is completed.
15:11:05 INFO  : Processor reset is completed for ps7_cortexa9_0
15:12:37 INFO  : Processor reset is completed for ps7_cortexa9_0
17:37:59 INFO  : Processor reset is completed for ps7_cortexa9_0
17:46:04 INFO  : Processor reset is completed for ps7_cortexa9_0
17:53:16 INFO  : Processor reset is completed for ps7_cortexa9_0
17:53:49 INFO  : Processor reset is completed for ps7_cortexa9_0
17:56:30 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:56:43 INFO  : Processor reset is completed for ps7_cortexa9_0
18:00:44 INFO  : Processor reset is completed for ps7_cortexa9_0
18:01:29 INFO  : Processor reset is completed for ps7_cortexa9_0
18:02:31 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
18:02:33 INFO  : Processor reset is completed for ps7_cortexa9_0
18:27:57 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:27:58 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:28:09 ERROR : fpga configuration failed
18:28:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:28:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:28:28 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
18:29:14 INFO  : ps7_init is completed.
18:29:14 INFO  : ps7_post_config is completed.
18:29:14 INFO  : Processor reset is completed for ps7_cortexa9_0
18:29:14 ERROR : No such port: COM28
18:29:45 INFO  : Processor reset is completed for ps7_cortexa9_0
18:48:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:48:29 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:48:40 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
18:55:43 INFO  : ps7_init is completed.
18:55:43 INFO  : ps7_post_config is completed.
18:55:43 INFO  : Processor reset is completed for ps7_cortexa9_0
19:19:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:19:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
19:19:54 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
19:20:01 INFO  : Processor reset is completed for ps7_cortexa9_0
18:56:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:56:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:56:32 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
18:57:58 INFO  : ps7_init is completed.
18:57:58 INFO  : ps7_post_config is completed.
18:57:58 INFO  : Processor reset is completed for ps7_cortexa9_0
18:58:44 INFO  : Processor reset is completed for ps7_cortexa9_0
19:00:15 INFO  : Processor reset is completed for ps7_cortexa9_0
19:00:50 INFO  : Processor reset is completed for ps7_cortexa9_0
19:09:24 INFO  : Processor reset is completed for ps7_cortexa9_0
12:45:42 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:45:42 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:45:53 ERROR : fpga configuration failed
12:47:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:47:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:47:11 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
12:49:19 INFO  : ps7_init is completed.
12:49:19 INFO  : ps7_post_config is completed.
12:49:19 INFO  : Processor reset is completed for ps7_cortexa9_0
15:28:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:47 ERROR : target list is empty
15:28:55 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:28:55 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
15:29:07 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
15:29:36 INFO  : ps7_init is completed.
15:29:36 INFO  : ps7_post_config is completed.
15:29:36 INFO  : Processor reset is completed for ps7_cortexa9_0
17:21:26 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:21:26 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:21:38 ERROR : fpga configuration failed
17:22:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:22:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:22:22 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:23:25 INFO  : ps7_init is completed.
17:23:25 INFO  : ps7_post_config is completed.
17:23:25 INFO  : Processor reset is completed for ps7_cortexa9_0
19:34:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:34:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
19:34:57 ERROR : fpga configuration failed
19:35:05 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:35:05 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
19:35:17 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
19:35:37 INFO  : ps7_init is completed.
19:35:37 INFO  : ps7_post_config is completed.
19:35:37 INFO  : Processor reset is completed for ps7_cortexa9_0
13:30:36 INFO  : Processor reset is completed for ps7_cortexa9_0
14:11:16 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:11:16 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
14:11:28 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
14:11:39 INFO  : ps7_init is completed.
14:11:39 INFO  : ps7_post_config is completed.
14:11:39 INFO  : Processor reset is completed for ps7_cortexa9_0
14:12:13 INFO  : Processor reset is completed for ps7_cortexa9_0
03:17:14 ERROR : Unexpected error while fetching XMD's response: 
java.net.SocketException: Connection reset
	at java.net.SocketInputStream.read(Unknown Source)
	at java.net.SocketInputStream.read(Unknown Source)
	at sun.nio.cs.StreamDecoder.readBytes(Unknown Source)
	at sun.nio.cs.StreamDecoder.implRead(Unknown Source)
	at sun.nio.cs.StreamDecoder.read(Unknown Source)
	at java.io.InputStreamReader.read(Unknown Source)
	at java.io.BufferedReader.fill(Unknown Source)
	at java.io.BufferedReader.read(Unknown Source)
	at com.xilinx.sdk.targetmanager.internal.json.XMDJSONProcess$CommandResultsReader.run(XMDJSONProcess.java:332)
	at java.lang.Thread.run(Unknown Source)
03:17:14 ERROR : Zero sized response read from XMD. This indicates a communication error or a programming error.
11:18:32 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
11:18:35 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
11:18:36 INFO  : XSDB server has started successfully.
11:18:36 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
14:18:56 INFO  : Processor reset is completed for ps7_cortexa9_0
14:19:15 INFO  : Processor reset is completed for ps7_cortexa9_0
14:19:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:19:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
14:20:05 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
14:20:12 INFO  : ps7_init is completed.
14:20:12 INFO  : ps7_post_config is completed.
14:20:12 INFO  : Processor reset is completed for ps7_cortexa9_0
16:06:49 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
16:06:49 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
16:06:49 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
18:19:10 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:19:10 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:19:22 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
18:29:24 ERROR : Unexpected error while launching program.
java.lang.IllegalArgumentException: Path for project must have only one segment.
	at org.eclipse.core.runtime.Assert.isLegal(Assert.java:63)
	at org.eclipse.core.internal.resources.WorkspaceRoot.getProject(WorkspaceRoot.java:184)
	at org.eclipse.cdt.debug.core.CDebugUtils.verifyCProject(CDebugUtils.java:586)
	at org.eclipse.cdt.debug.core.CDebugUtils.verifyProgramPath(CDebugUtils.java:623)
	at org.eclipse.cdt.debug.core.CDebugUtils.verifyProgramPath(CDebugUtils.java:675)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:550)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:29:48 INFO  : ps7_init is completed.
18:29:48 INFO  : ps7_post_config is completed.
18:29:48 INFO  : Processor reset is completed for ps7_cortexa9_0
18:29:48 ERROR : Port COM28 is already in use.
12:18:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:18:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:18:14 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
12:18:53 INFO  : ps7_init is completed.
12:18:53 INFO  : ps7_post_config is completed.
12:18:54 INFO  : Processor reset is completed for ps7_cortexa9_0
12:18:54 ERROR : Port COM28 is already in use.
12:41:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:41:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
12:41:35 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
12:41:52 ERROR : Unexpected error while launching program.
java.lang.IllegalArgumentException: Path for project must have only one segment.
	at org.eclipse.core.runtime.Assert.isLegal(Assert.java:63)
	at org.eclipse.core.internal.resources.WorkspaceRoot.getProject(WorkspaceRoot.java:184)
	at org.eclipse.cdt.debug.core.CDebugUtils.verifyCProject(CDebugUtils.java:586)
	at org.eclipse.cdt.debug.core.CDebugUtils.verifyProgramPath(CDebugUtils.java:623)
	at org.eclipse.cdt.debug.core.CDebugUtils.verifyProgramPath(CDebugUtils.java:675)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:550)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:42:13 ERROR : Unexpected error while launching program.
java.lang.IllegalArgumentException: Path for project must have only one segment.
	at org.eclipse.core.runtime.Assert.isLegal(Assert.java:63)
	at org.eclipse.core.internal.resources.WorkspaceRoot.getProject(WorkspaceRoot.java:184)
	at org.eclipse.cdt.debug.core.CDebugUtils.verifyCProject(CDebugUtils.java:586)
	at org.eclipse.cdt.debug.core.CDebugUtils.verifyProgramPath(CDebugUtils.java:623)
	at org.eclipse.cdt.debug.core.CDebugUtils.verifyProgramPath(CDebugUtils.java:675)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:550)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
12:42:32 INFO  : ps7_init is completed.
12:42:32 INFO  : ps7_post_config is completed.
12:42:33 INFO  : Processor reset is completed for ps7_cortexa9_0
12:42:33 ERROR : Port COM28 is already in use.
13:08:41 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
13:08:41 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
13:08:41 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
03:09:07 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
03:09:09 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
03:09:09 INFO  : XSDB server has started successfully.
03:09:10 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
03:09:18 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1456994172000,  Project:1453463648010
03:09:18 INFO  : The hardware specification for project 'zynq_design_wrapper_hw_platform_3' is different from C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
03:10:41 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
03:11:03 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
03:11:04 INFO  : Clearing existing target manager status.
03:11:06 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
03:11:06 WARN  : Linker script will not be updated automatically. Users need to update it manually.
13:32:25 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
13:32:37 ERROR : fpga configuration failed
13:32:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:32:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
13:32:57 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
14:31:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:31:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
14:31:21 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
14:34:52 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\Xilinx\Vivado\2015.2\progetti\petalinux_uub\images\linux\test.mcs
14:34:52 INFO  : Creating new bif file C:\Xilinx\Vivado\2015.2\progetti\petalinux_uub\images\linux\output.bif
14:35:04 INFO  : Bootgen command execution is done.
14:54:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:54:04 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
14:54:16 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
14:54:56 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


14:54:56 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:55:22 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


14:55:22 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:55:40 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


14:55:40 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
14:56:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
14:56:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
14:56:25 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
15:10:50 ERROR : Could not get the saved dialog settings. null
15:11:02 ERROR : Could not get the saved dialog settings. null
15:11:12 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
15:13:13 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
15:13:19 INFO  : XSDB server has started successfully.
15:13:19 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
15:13:22 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
15:13:40 ERROR : Could not get the saved dialog settings. null
15:13:45 ERROR : Could not get the saved dialog settings. null
15:14:06 ERROR : Could not get the saved dialog settings. null
15:15:39 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
15:15:43 INFO  : XSDB server has started successfully.
15:16:00 ERROR : Could not get the saved dialog settings. null
15:55:04 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
15:55:08 INFO  : XSDB server has started successfully.
15:55:09 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
15:55:10 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
15:57:08 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
15:57:12 INFO  : XSDB server has started successfully.
15:57:12 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
15:57:14 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
15:58:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:58:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
15:58:14 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
15:59:55 INFO  : ps7_init is completed.
15:59:55 INFO  : ps7_post_config is completed.
15:59:55 INFO  : Processor reset is completed for ps7_cortexa9_0
16:05:02 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:43:19 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
16:43:21 INFO  : XSDB server has started successfully.
16:43:22 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
16:43:23 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
16:44:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:44:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:44:31 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
16:45:02 INFO  : Processor reset is completed for ps7_cortexa9_0
16:45:02 ERROR : No such port: COM28
17:43:36 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:43:36 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:43:50 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:44:17 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:995)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:506)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:44:50 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error in Resetting Target

    Could not stop the processor after reset


	at com.xilinx.sdk.targetmanager.internal.TM.doProcessorReset(TM.java:995)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:506)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:45:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:45:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:45:22 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:45:38 INFO  : ps7_init is completed.
17:45:38 INFO  : ps7_post_config is completed.
17:45:38 INFO  : Processor reset is completed for ps7_cortexa9_0
17:45:38 ERROR : No such port: COM28
20:23:22 ERROR : Could not get the saved dialog settings. null
20:24:26 ERROR : Could not get the saved dialog settings. null
20:24:42 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
21:36:43 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
21:36:45 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
21:36:46 INFO  : XSDB server has started successfully.
21:36:46 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
21:38:27 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
21:38:27 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1464] Hardware instance  not found in the design
23:48:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:48:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
23:48:20 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
23:54:11 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:54:11 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
23:54:23 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
23:02:22 ERROR : Specified device 'Platform Cable USB II 000013ccf1bd01/2-xc7z020' is not found on the board
23:02:45 ERROR : Specified device 'Platform Cable USB II 000013ccf1bd01/2-xc7z020' is not found on the board
23:02:53 INFO  : Device 'Platform Cable USB II 000013ccf1bd01/2-xc7z020' not found in the selected target configuration 'Local'
23:03:33 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:34 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
23:03:46 ERROR : fpga configuration failed
23:03:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:03:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
23:04:05 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
23:06:58 INFO  : ps7_init is completed.
23:06:58 INFO  : ps7_post_config is completed.
23:06:59 INFO  : Processor reset is completed for ps7_cortexa9_0
23:07:45 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:07:45 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
23:07:58 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
23:08:12 INFO  : ps7_init is completed.
23:08:12 INFO  : ps7_post_config is completed.
23:08:13 INFO  : Processor reset is completed for ps7_cortexa9_0
23:09:12 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
23:09:16 INFO  : Processor reset is completed for ps7_cortexa9_0
23:10:10 INFO  : Processor reset is completed for ps7_cortexa9_0
16:49:06 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
20:57:50 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
20:58:01 INFO  : XSDB server has started successfully.
20:58:09 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
20:58:14 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
20:58:38 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1457538308609,  Project:1456994172000
20:58:38 INFO  : The hardware specification for project 'zynq_design_wrapper_hw_platform_3' is different from C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
20:58:39 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
20:59:06 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:59:07 INFO  : Clearing existing target manager status.
20:59:15 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:59:15 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:45:23 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\Xilinx\Vivado\2015.2\progetti\petalinux_uub\uub_assiro\malargue2.bin
21:45:23 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\petalinux_uub\uub_assiro\output.bif
21:45:26 INFO  : Bootgen command execution is done.
21:45:42 ERROR : Could not get the saved dialog settings. null
21:46:32 ERROR : Could not get the saved dialog settings. null
21:50:07 ERROR : Could not get the saved dialog settings. null
22:13:19 ERROR : Could not get the saved dialog settings. null
22:18:07 ERROR : Could not get the saved dialog settings. null
22:19:47 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
22:22:05 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
22:22:12 INFO  : XSDB server has started successfully.
22:22:16 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
22:22:18 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
22:23:18 ERROR : Could not get the saved dialog settings. null
22:23:40 ERROR : Could not get the saved dialog settings. null
22:23:51 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
22:55:27 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
22:55:30 INFO  : XSDB server has started successfully.
22:55:30 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
22:55:31 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
15:52:24 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\Xilinx\Vivado\2015.2\progetti\petalinux_uub\uub_malargue\linux_malargue2.bin
15:52:24 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\petalinux_uub\uub_malargue\output.bif
15:52:28 INFO  : Bootgen command execution is done.
15:53:16 ERROR : Could not get the saved dialog settings. null
19:07:11 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\Xilinx\Vivado\2015.2\progetti\petalinux_uub\uub_malargue\linux_malargue3.bin
19:07:14 INFO  : Bootgen command execution is done.
19:07:27 ERROR : Could not get the saved dialog settings. null
19:33:37 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
19:33:47 ERROR : Could not get the saved dialog settings. null
19:34:14 ERROR : Could not get the saved dialog settings. null
19:34:36 INFO  : FPGA Cable Disconnected. All active launches will be terminated.
21:54:37 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\Xilinx\Vivado\2015.2\progetti\petalinux_uub\uub_malargue\linux_malargue4.bin
21:54:39 INFO  : Bootgen command execution is done.
21:54:44 ERROR : Could not get the saved dialog settings. null
21:54:58 ERROR : Could not get the saved dialog settings. null
15:36:25 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\Xilinx\Vivado\2015.2\progetti\petalinux_uub\uub_malargue\linux_malargue6.bin
15:36:28 INFO  : Bootgen command execution is done.
15:36:40 ERROR : Could not get the saved dialog settings. null
15:56:39 ERROR : Could not get the saved dialog settings. null
15:56:43 ERROR : Could not get the saved dialog settings. null
15:57:04 ERROR : Could not get the saved dialog settings. null
15:57:49 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:23:32 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
16:23:36 WARN  : Unable to obtain port 2350 for use by XMD, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
16:23:38 INFO  : XSDB server has started successfully.
16:23:41 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
16:23:43 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
17:54:21 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\Xilinx\Vivado\2015.2\progetti\petalinux_uub\uub_malargue\linux_malargue7.bin
17:54:24 INFO  : Bootgen command execution is done.
17:54:44 ERROR : Could not get the saved dialog settings. null
20:10:34 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
20:10:48 ERROR : fpga configuration failed
20:10:53 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:10:53 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
20:11:05 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
20:11:57 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


20:11:57 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
20:12:44 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


20:12:44 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
20:13:08 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:13:08 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
20:13:20 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
20:13:53 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


20:13:53 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
20:17:42 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


20:17:42 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
20:17:52 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
20:19:39 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
20:19:48 INFO  : XSDB server has started successfully.
20:19:56 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
20:19:59 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
20:21:19 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


20:21:19 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
20:22:53 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


20:22:53 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
20:25:51 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


20:25:51 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
20:26:22 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:26:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
20:26:35 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
20:26:48 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


20:26:48 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
20:27:31 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


20:27:31 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
20:27:50 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
20:37:53 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
20:37:56 INFO  : XSDB server has started successfully.
20:38:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:38:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
20:38:59 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
20:39:26 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


20:39:26 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
20:40:05 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
20:40:05 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1430] Driver Name is empty
20:40:05 ERROR :  [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1594] Core interface_uub of version 1.0 not found in repositories
 [Hsi 55-1546] Processor Instance  doesn't exist in Xml/HwDb
20:40:35 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


20:40:35 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
20:42:19 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


20:42:19 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
20:44:07 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:44:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
20:44:19 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
20:44:46 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


20:44:46 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn1 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
20:49:24 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
21:12:56 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
21:13:07 INFO  : XSDB server has started successfully.
21:15:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:15:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
21:15:15 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
21:16:11 INFO  : ps7_init is completed.
21:16:11 INFO  : ps7_post_config is completed.
21:16:11 INFO  : Processor reset is completed for ps7_cortexa9_0
21:18:01 INFO  : Processor reset is completed for ps7_cortexa9_0
23:14:40 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
23:14:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
23:14:54 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
23:15:20 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
16:10:25 ERROR : Could not get the saved dialog settings. null
16:11:07 INFO  : Invoking Bootgen: bootgen -image output.bif -o C:\Xilinx\Vivado\2015.2\progetti\petalinux_uub\uub_malargue\linux_malargue9.bin
16:11:10 INFO  : Bootgen command execution is done.
16:31:29 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:31:30 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:31:43 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:24:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:24:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:24:30 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:46:54 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:46:54 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:47:07 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:48:12 INFO  : ps7_init is completed.
17:48:12 INFO  : ps7_post_config is completed.
17:48:13 INFO  : Processor reset is completed for ps7_cortexa9_0
17:48:13 ERROR : Port COM28 is already in use.
17:49:01 INFO  : Processor reset is completed for ps7_cortexa9_0
19:07:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:07:25 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
19:07:37 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
19:07:55 INFO  : ps7_init is completed.
19:07:55 INFO  : ps7_post_config is completed.
19:07:55 INFO  : Processor reset is completed for ps7_cortexa9_0
19:08:27 INFO  : Processor reset is completed for ps7_cortexa9_0
19:09:23 INFO  : Processor reset is completed for ps7_cortexa9_0
19:13:40 INFO  : Processor reset is completed for ps7_cortexa9_0
20:43:35 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:43:35 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
20:43:48 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
20:44:11 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
20:44:29 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
20:45:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
20:45:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
20:45:15 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
20:45:31 INFO  : ps7_init is completed.
20:45:31 INFO  : ps7_post_config is completed.
20:45:31 INFO  : Processor reset is completed for ps7_cortexa9_0
20:45:31 ERROR : Port COM28 is already in use.
20:45:53 INFO  : Processor reset is completed for ps7_cortexa9_0
22:20:58 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn-DLC10-000013ccf1bd01 on TCP:127.0.0.1:3121


22:20:58 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn-DLC10-000013ccf1bd01 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
22:21:21 ERROR : Checking FPGA configuration failed..Connection to Board Failed


    Failed to open Cable Node jsn-DLC10-000013ccf1bd01 on TCP:127.0.0.1:3121


22:21:21 ERROR : Unexpected error while launching program.
com.xilinx.sdk.targetmanager.TMException: Connection to Board Failed


    Failed to open Cable Node jsn-DLC10-000013ccf1bd01 on TCP:127.0.0.1:3121


	at com.xilinx.sdk.targetmanager.internal.TM.isFPGAConfigured(TM.java:372)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.isFpgaConfigured(XilinxAppLaunchConfigurationDelegate.java:381)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:290)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
22:22:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:22:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
22:22:25 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
22:22:41 INFO  : ps7_init is completed.
22:22:41 INFO  : ps7_post_config is completed.
22:22:42 INFO  : Processor reset is completed for ps7_cortexa9_0
22:27:09 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:27:09 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
22:27:22 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
22:30:10 INFO  : ps7_init is completed.
22:30:10 INFO  : ps7_post_config is completed.
22:30:11 INFO  : Processor reset is completed for ps7_cortexa9_0
22:30:11 ERROR : Port COM28 is already in use.
22:34:53 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot Read from target


    MMU section translation fault

	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
22:35:24 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
22:35:24 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
22:35:36 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
22:35:51 INFO  : ps7_init is completed.
22:35:51 INFO  : ps7_post_config is completed.
22:35:52 INFO  : Processor reset is completed for ps7_cortexa9_0
22:35:52 ERROR : Port COM28 is already in use.
13:38:18 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:38:18 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
13:38:31 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
13:38:53 INFO  : ps7_init is completed.
13:38:53 INFO  : ps7_post_config is completed.
13:38:53 INFO  : Processor reset is completed for ps7_cortexa9_0
13:38:53 ERROR : Port COM28 is already in use.
13:40:23 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
13:40:23 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
13:40:35 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
13:40:50 INFO  : ps7_init is completed.
13:40:50 INFO  : ps7_post_config is completed.
13:40:51 INFO  : Processor reset is completed for ps7_cortexa9_0
21:50:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
21:50:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
21:50:16 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
21:50:57 INFO  : ps7_init is completed.
21:50:57 INFO  : ps7_post_config is completed.
21:50:58 INFO  : Processor reset is completed for ps7_cortexa9_0
00:07:28 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1457909138696,  Project:1457538308609
00:07:28 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
00:07:29 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
00:08:40 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
00:08:40 INFO  : Clearing existing target manager status.
00:08:40 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
00:08:40 WARN  : Linker script will not be updated automatically. Users need to update it manually.
00:31:06 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:31:07 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
00:31:21 ERROR : fpga configuration failed
00:32:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
00:32:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
00:32:30 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
00:33:27 INFO  : ps7_init is completed.
00:33:27 INFO  : ps7_post_config is completed.
00:33:27 INFO  : Processor reset is completed for ps7_cortexa9_0
01:48:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1458089288016,  Project:1457909138696
01:48:31 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:48:32 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
01:49:47 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:49:49 INFO  : Clearing existing target manager status.
01:49:49 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:49:49 WARN  : Linker script will not be updated automatically. Users need to update it manually.
20:23:48 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1458155857411,  Project:1458089288016
20:23:49 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
20:24:02 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
20:25:08 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
20:25:21 INFO  : Clearing existing target manager status.
20:25:21 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
20:25:21 WARN  : Linker script will not be updated automatically. Users need to update it manually.
21:25:23 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
12:51:52 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
12:52:16 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
12:52:16 INFO  : XSDB server has started successfully.
12:52:18 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
13:22:47 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\UUB_standalone.bin
13:22:47 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\uub.bif
13:22:48 INFO  : Bootgen command execution is done.
13:23:05 ERROR : Could not get the saved dialog settings. null
11:09:27 WARN  : Couldn't find target with name: test2
15:33:41 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
15:33:41 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
15:33:53 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
15:34:22 INFO  : ps7_init is completed.
15:34:22 INFO  : ps7_post_config is completed.
15:34:22 INFO  : Processor reset is completed for ps7_cortexa9_0
15:34:22 ERROR : Port COM28 is already in use.
15:34:40 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
15:34:43 INFO  : Processor reset is completed for ps7_cortexa9_0
15:36:17 INFO  : Processor reset is completed for ps7_cortexa9_0
16:38:51 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:38:51 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:39:02 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
16:39:24 INFO  : ps7_init is completed.
16:39:25 INFO  : ps7_post_config is completed.
16:39:25 INFO  : Processor reset is completed for ps7_cortexa9_0
16:58:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
16:58:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
16:58:56 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
16:59:12 INFO  : ps7_init is completed.
16:59:12 INFO  : ps7_post_config is completed.
16:59:13 INFO  : Processor reset is completed for ps7_cortexa9_0
17:11:44 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:11:44 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:11:56 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:13:27 INFO  : ps7_init is completed.
17:13:27 INFO  : ps7_post_config is completed.
17:13:27 INFO  : Processor reset is completed for ps7_cortexa9_0
17:13:27 ERROR : Port COM28 is already in use.
17:14:05 INFO  : Processor reset is completed for ps7_cortexa9_0
17:48:50 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:48:50 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:49:02 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:49:34 INFO  : ps7_init is completed.
17:49:34 INFO  : ps7_post_config is completed.
17:49:35 INFO  : Processor reset is completed for ps7_cortexa9_0
17:55:22 INFO  : ps7_cortexa9_0 Processor is in use. Please stop existing Run or Debug sessions before launching.
17:55:27 INFO  : Processor reset is completed for ps7_cortexa9_0
17:56:47 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:56:47 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:56:59 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:57:14 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot write to target


    AP transaction error (DP CTRL_STAT=0xf0000021)
    Error Address = 0xf8000008


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:57:33 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot write to target


    AP transaction error (DP CTRL_STAT=0xf0000021)
    Error Address = 0xf8000008


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:57:46 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
17:58:09 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
17:58:13 INFO  : XSDB server has started successfully.
17:58:14 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
17:58:16 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_3.
17:59:00 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot write to target


    AP transaction error (DP CTRL_STAT=0xf0000021)
    Error Address = 0xf8000008


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
17:59:13 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
17:59:13 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
17:59:25 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
17:59:41 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot write to target


    AP transaction error (DP CTRL_STAT=0xf0000021)
    Error Address = 0xf8000008


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:00:21 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:00:21 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:00:33 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
18:00:47 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Error while running ps7_init method.
Cannot write to target


    AP transaction error (DP CTRL_STAT=0xf0000021)
    Error Address = 0xf8000008


	at com.xilinx.sdk.targetmanager.internal.TM.run_ps7_init(TM.java:1073)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runTargetSetup(XilinxAppLaunchConfigurationDelegate.java:486)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.runApplication(XilinxAppLaunchConfigurationDelegate.java:588)
	at com.xilinx.sdk.debug.core.XilinxAppLaunchConfigurationDelegate.launch(XilinxAppLaunchConfigurationDelegate.java:296)
	at com.xilinx.sdk.debug.ui.XilinxAppLaunchDelegateWrapper.launch(XilinxAppLaunchDelegateWrapper.java:31)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
18:02:37 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
18:02:37 INFO  : 'targets -set -filter {jtag_cable_name =~ "Platform Cable USB II 000013ccf1bd01" && level==0} -index 1' command is executed.
18:02:49 INFO  : FPGA configured successfully with bitstream "C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper_hw_platform_3/zynq_design_wrapper.bit"
18:03:00 INFO  : ps7_init is completed.
18:03:01 INFO  : ps7_post_config is completed.
18:03:01 INFO  : Processor reset is completed for ps7_cortexa9_0
18:13:56 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\UUB_NFS.bin -w on
18:13:56 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_assiro\uub.bif
18:13:57 INFO  : Bootgen command execution is done.
10:06:45 ERROR : Could not get the saved dialog settings. null
10:07:10 ERROR : Could not get the saved dialog settings. null
11:02:48 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
01:20:44 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
01:21:14 ERROR : Timed out. 30 seconds have elapsed while waiting for XSDB server to launch.
01:22:22 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1458555916377,  Project:1458155857411
01:22:22 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
01:23:30 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
01:24:33 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
01:24:56 INFO  : Clearing existing target manager status.
01:24:56 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
01:24:56 WARN  : Linker script will not be updated automatically. Users need to update it manually.
11:23:53 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
11:24:25 ERROR : Timed out. 30 seconds have elapsed while waiting for XSDB server to launch.
13:53:14 INFO  : Attempting to launch Hardware server...
13:53:16 INFO  : Hardware server is launched successfully.
13:55:04 INFO  : Attempting to launch Hardware server...
13:55:04 INFO  : Hardware server is launched successfully.
13:55:20 INFO  : Attempting to launch Hardware server...
13:55:20 INFO  : Hardware server is launched successfully.
14:10:16 INFO  : Attempting to launch Hardware server...
14:10:16 INFO  : Hardware server is launched successfully.
14:10:55 INFO  : Attempting to launch Hardware server...
14:10:56 INFO  : Hardware server is launched successfully.
14:12:33 INFO  : Attempting to launch Hardware server...
14:12:34 INFO  : Hardware server is launched successfully.
14:24:32 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
14:24:35 INFO  : XSDB server has started successfully.
01:21:46 INFO  : Attempting to launch Hardware server...
01:21:48 INFO  : Hardware server is launched successfully.
01:22:45 INFO  : Attempting to launch Hardware server...
01:22:45 INFO  : Hardware server is launched successfully.
04:48:17 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
04:48:21 ERROR : Unexpected exception while copying binary to target.
org.eclipse.rse.services.clientserver.messages.SystemOperationCancelledException: Operation cancelled.
	at org.eclipse.rse.internal.services.local.files.LocalFileService.upload(LocalFileService.java:695)
	at com.xilinx.sdk.launch.remote.RSEHelper.copyToTarget(RSEHelper.java:123)
	at com.xilinx.sdk.launch.remote.internal.RemoteLaunchDelegate.launch(RemoteLaunchDelegate.java:138)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
04:48:21 ERROR : Unexpected error while launching program.
java.lang.RuntimeException: Unexpected exception while copying binary to target.
	at com.xilinx.sdk.launch.remote.internal.RemoteLaunchDelegate.launch(RemoteLaunchDelegate.java:146)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:858)
	at org.eclipse.debug.internal.core.LaunchConfiguration.launch(LaunchConfiguration.java:707)
	at org.eclipse.debug.internal.ui.DebugUIPlugin.buildAndLaunch(DebugUIPlugin.java:1018)
	at org.eclipse.debug.internal.ui.DebugUIPlugin$8.run(DebugUIPlugin.java:1222)
	at org.eclipse.core.internal.jobs.Worker.run(Worker.java:53)
Caused by: org.eclipse.rse.services.clientserver.messages.SystemOperationCancelledException: Operation cancelled.
	at org.eclipse.rse.internal.services.local.files.LocalFileService.upload(LocalFileService.java:695)
	at com.xilinx.sdk.launch.remote.RSEHelper.copyToTarget(RSEHelper.java:123)
	at com.xilinx.sdk.launch.remote.internal.RemoteLaunchDelegate.launch(RemoteLaunchDelegate.java:138)
	... 5 more
14:33:25 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
14:33:42 INFO  : XSDB server has started successfully.
19:07:52 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
19:07:54 INFO  : XSDB server has started successfully.
19:08:01 ERROR : Could not get the saved dialog settings. null
19:08:04 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1458155857411,  Project:1458555916377
19:08:04 INFO  : Project zynq_design_wrapper_hw_platform_3's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
19:08:04 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_3\system.hdf.
19:08:08 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
19:08:08 INFO  : Clearing existing target manager status.
19:08:08 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
19:08:08 WARN  : Linker script will not be updated automatically. Users need to update it manually.
19:10:36 ERROR : Could not get the saved dialog settings. null
19:10:55 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
09:08:46 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
09:08:48 INFO  : XSDB server has started successfully.
14:49:02 ERROR : Unexpected error while parsing XMD response ?: com.google.gson.JsonSyntaxException: com.google.gson.stream.MalformedJsonException: invalid number or unquoted string near 
16:35:36 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
16:35:38 WARN  : Unable to obtain port 2350 for use by XMD, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
16:35:38 WARN  : Unable to obtain port 2357 for use by XMD, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
16:35:38 INFO  : XSDB server has started successfully.
16:35:40 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro_nitz/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
17:36:07 WARN  : Couldn't find target with name: UUB2
17:55:58 INFO  : Launching XSDB server: xsdb.bat -s C:/Xilinx/SDK/2015.2/scripts/xsdb/xsdb/xsdb-server.tcl
17:56:00 INFO  : Processing command line option -hwspec C:/Xilinx/Vivado/2015.2/progetti/uub_assiro_nitz/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf.
17:56:00 INFO  : XSDB server has started successfully.
17:56:01 INFO  : Checking for hwspec changes in the project zynq_design_wrapper_hw_platform_4.
19:35:16 WARN  : Unable to obtain port 2350 for use by XMD, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
19:35:16 WARN  : Unable to obtain port 2357 for use by XMD, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
19:35:16 WARN  : Unable to obtain port 2364 for use by XMD, java.net.SocketException: Unrecognized Windows Sockets error: 0: JVM_Bind
13:48:20 INFO  : Invoking Bootgen: bootgen -image uub_new.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_new\BOOT.bin
13:48:22 INFO  : Bootgen command execution is done.
13:59:03 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_new\BOOT.bin
13:59:03 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_new\uub.bif
13:59:05 INFO  : Bootgen command execution is done.
14:15:11 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_new\BOOT.bin
14:15:11 INFO  : Overwriting existing bif file C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_new\uub.bif
14:15:12 INFO  : Bootgen command execution is done.
14:16:35 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_new\BOOT.bin -w on
14:16:35 INFO  : Bootgen command execution is done.
14:32:31 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1460982578500,  Project:1458665628209
14:32:31 INFO  : Project zynq_design_wrapper_hw_platform_4's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro_nitz/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
14:32:31 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro_nitz/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_4\system.hdf.
14:32:37 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
14:32:37 INFO  : Clearing existing target manager status.
14:32:37 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
14:32:37 WARN  : Linker script will not be updated automatically. Users need to update it manually.
14:36:08 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_new\BOOT.bin
14:36:09 INFO  : Bootgen command execution is done.
15:00:40 INFO  : SDK has detected change in the last modified timestamps for source hardware specification file Source:1460984148756,  Project:1460982578500
15:00:40 INFO  : Project zynq_design_wrapper_hw_platform_4's source hardware specification located at C:/Xilinx/Vivado/2015.2/progetti/uub_assiro_nitz/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf is now different from the local copy.
		 The local copy will be replaced with the source specification and your workspace will be updated.
15:00:40 INFO  : Copied contents of C:/Xilinx/Vivado/2015.2/progetti/uub_assiro_nitz/uub_proto/vivado_uub_proto.sdk/zynq_design_wrapper.hdf into \zynq_design_wrapper_hw_platform_4\system.hdf.
15:00:46 INFO  : Synchronizing projects in the workspace with the hardware platform specification changes.
15:00:46 INFO  : Clearing existing target manager status.
15:00:46 INFO  : Workspace synchronized with the new hardware specification file. Cleaning dependent projects...
15:00:46 WARN  : Linker script will not be updated automatically. Users need to update it manually.
15:01:56 INFO  : Invoking Bootgen: bootgen -image uub.bif -o C:\Xilinx\Vivado\2015.2\progetti\PETALINUX\linux_uub_new\BOOT.bin -w on
15:01:57 INFO  : Bootgen command execution is done.
