Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
| Date             : Mon Jun  7 01:15:28 2021
| Host             : Linux-pag running 64-bit Ubuntu 20.04.2 LTS
| Command          : report_power -file master_slave_power_routed.rpt -pb master_slave_power_summary_routed.pb -rpx master_slave_power_routed.rpx
| Design           : master_slave
| Device           : xc7z010clg400-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+---------------------------------+
| Total On-Chip Power (W)  | 9.120 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                    |
| Power Budget Margin (W)  | NA                              |
| Dynamic (W)              | 8.366                           |
| Device Static (W)        | 0.754                           |
| Effective TJA (C/W)      | 11.5                            |
| Max Ambient (C)          | 0.0                             |
| Junction Temperature (C) | 125.0                           |
| Confidence Level         | Low                             |
| Setting File             | ---                             |
| Simulation Activity File | ---                             |
| Design Nets Matched      | NA                              |
+--------------------------+---------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+-------------------------+-----------+----------+-----------+-----------------+
| On-Chip                 | Power (W) | Used     | Available | Utilization (%) |
+-------------------------+-----------+----------+-----------+-----------------+
| Slice Logic             |     0.848 |     1427 |       --- |             --- |
|   LUT as Logic          |     0.682 |      460 |     17600 |            2.61 |
|   CARRY4                |     0.087 |       88 |      4400 |            2.00 |
|   Register              |     0.072 |      663 |     35200 |            1.88 |
|   BUFG                  |     0.006 |        1 |        32 |            3.13 |
|   LUT as Shift Register |    <0.001 |        4 |      6000 |            0.07 |
|   Others                |     0.000 |      100 |       --- |             --- |
| Signals                 |     1.050 |      971 |       --- |             --- |
| Block RAM               |     0.184 |      3.5 |        60 |            5.83 |
| I/O                     |     6.285 |       47 |       100 |           47.00 |
| Static Power            |     0.754 |          |           |                 |
| Total                   |     9.120 |          |           |                 |
+-------------------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     2.238 |       2.106 |      0.132 |
| Vccaux    |       1.800 |     0.551 |       0.511 |      0.040 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     2.959 |       2.958 |      0.001 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.030 |       0.015 |      0.015 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.473 |       0.000 |      0.473 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+----------------------------------------------------------+-----------+
| Name                                                     | Power (W) |
+----------------------------------------------------------+-----------+
| master_slave                                             |     8.366 |
|   fifo_0                                                 |     0.547 |
|     U0                                                   |     0.547 |
|       inst_fifo_gen                                      |     0.547 |
|         gconvfifo.rf                                     |     0.547 |
|           grf.rf                                         |     0.547 |
|             gntv_or_sync_fifo.gl0.rd                     |     0.228 |
|               gr1.gdcf.dc                                |     0.024 |
|                 dc                                       |     0.024 |
|               gr1.gr1_int.rfwft                          |     0.093 |
|               grss.rsts                                  |     0.002 |
|                 c1                                       |    <0.001 |
|                 c2                                       |     0.001 |
|               rpntr                                      |     0.110 |
|             gntv_or_sync_fifo.gl0.wr                     |     0.046 |
|               gwss.wsts                                  |     0.016 |
|                 c0                                       |    <0.001 |
|                 c1                                       |     0.001 |
|               wpntr                                      |     0.030 |
|             gntv_or_sync_fifo.mem                        |     0.272 |
|               gbm.gbmg.gbmga.ngecc.bmg                   |     0.236 |
|                 inst_blk_mem_gen                         |     0.236 |
|                   gnbram.gnativebmg.native_blk_mem_gen   |     0.236 |
|                     valid.cstr                           |     0.236 |
|                       ramloop[0].ram.r                   |     0.127 |
|                         prim_noinit.ram                  |     0.127 |
|                       ramloop[1].ram.r                   |     0.108 |
|                         prim_noinit.ram                  |     0.108 |
|   module                                                 |     1.265 |
|     fifo_0                                               |     0.103 |
|       U0                                                 |     0.103 |
|         inst_fifo_gen                                    |     0.103 |
|           gconvfifo.rf                                   |     0.103 |
|             grf.rf                                       |     0.103 |
|               gntv_or_sync_fifo.gl0.rd                   |     0.049 |
|                 grss.rsts                                |     0.005 |
|                   c1                                     |    <0.001 |
|                   c2                                     |     0.001 |
|                 rpntr                                    |     0.045 |
|               gntv_or_sync_fifo.gl0.wr                   |     0.033 |
|                 gwss.wsts                                |     0.005 |
|                   c0                                     |    <0.001 |
|                   c1                                     |    <0.001 |
|                 wpntr                                    |     0.028 |
|               gntv_or_sync_fifo.mem                      |     0.020 |
|                 gbm.gbmg.gbmgc.ngecc.bmg                 |     0.020 |
|                   inst_blk_mem_gen                       |     0.020 |
|                     gnbram.gnativebmg.native_blk_mem_gen |     0.020 |
|                       valid.cstr                         |     0.020 |
|                         ramloop[0].ram.r                 |     0.020 |
|                           prim_noinit.ram                |     0.020 |
|     fifo_1                                               |     0.091 |
|       U0                                                 |     0.091 |
|         inst_fifo_gen                                    |     0.091 |
|           gconvfifo.rf                                   |     0.091 |
|             grf.rf                                       |     0.091 |
|               gntv_or_sync_fifo.gl0.rd                   |     0.050 |
|                 grss.rsts                                |     0.003 |
|                   c1                                     |    <0.001 |
|                   c2                                     |    <0.001 |
|                 rpntr                                    |     0.046 |
|               gntv_or_sync_fifo.gl0.wr                   |     0.025 |
|                 gwss.wsts                                |     0.002 |
|                   c0                                     |    <0.001 |
|                   c1                                     |    <0.001 |
|                 wpntr                                    |     0.024 |
|               gntv_or_sync_fifo.mem                      |     0.017 |
|                 gbm.gbmg.gbmgc.ngecc.bmg                 |     0.016 |
|                   inst_blk_mem_gen                       |     0.016 |
|                     gnbram.gnativebmg.native_blk_mem_gen |     0.016 |
|                       valid.cstr                         |     0.016 |
|                         ramloop[0].ram.r                 |     0.016 |
|                           prim_noinit.ram                |     0.016 |
|     fifo_2                                               |     0.112 |
|       U0                                                 |     0.112 |
|         inst_fifo_gen                                    |     0.112 |
|           gconvfifo.rf                                   |     0.112 |
|             grf.rf                                       |     0.112 |
|               gntv_or_sync_fifo.gl0.rd                   |     0.052 |
|                 grss.rsts                                |     0.004 |
|                   c1                                     |    <0.001 |
|                   c2                                     |    <0.001 |
|                 rpntr                                    |     0.048 |
|               gntv_or_sync_fifo.gl0.wr                   |     0.040 |
|                 gwss.wsts                                |     0.003 |
|                   c0                                     |    <0.001 |
|                   c1                                     |    <0.001 |
|                 wpntr                                    |     0.037 |
|               gntv_or_sync_fifo.mem                      |     0.020 |
|                 gbm.gbmg.gbmgc.ngecc.bmg                 |     0.020 |
|                   inst_blk_mem_gen                       |     0.020 |
|                     gnbram.gnativebmg.native_blk_mem_gen |     0.020 |
|                       valid.cstr                         |     0.020 |
|                         ramloop[0].ram.r                 |     0.020 |
|                           prim_noinit.ram                |     0.020 |
+----------------------------------------------------------+-----------+


