
Pressue_sensor_BMP280.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007a98  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000047c  08007c68  08007c68  00017c68  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080080e4  080080e4  000201e0  2**0
                  CONTENTS
  4 .ARM          00000008  080080e4  080080e4  000180e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080080ec  080080ec  000201e0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080080ec  080080ec  000180ec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080080f0  080080f0  000180f0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e0  20000000  080080f4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000498  200001e0  080082d4  000201e0  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  20000678  080082d4  00020678  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e0  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000bd49  00000000  00000000  00020210  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000019d3  00000000  00000000  0002bf59  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a38  00000000  00000000  0002d930  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009a8  00000000  00000000  0002e368  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000220f4  00000000  00000000  0002ed10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d9d6  00000000  00000000  00050e04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000cc123  00000000  00000000  0005e7da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  0012a8fd  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003b08  00000000  00000000  0012a950  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	200001e0 	.word	0x200001e0
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08007c50 	.word	0x08007c50

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	200001e4 	.word	0x200001e4
 800020c:	08007c50 	.word	0x08007c50

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_uldivmod>:
 8000be8:	b953      	cbnz	r3, 8000c00 <__aeabi_uldivmod+0x18>
 8000bea:	b94a      	cbnz	r2, 8000c00 <__aeabi_uldivmod+0x18>
 8000bec:	2900      	cmp	r1, #0
 8000bee:	bf08      	it	eq
 8000bf0:	2800      	cmpeq	r0, #0
 8000bf2:	bf1c      	itt	ne
 8000bf4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bf8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bfc:	f000 b974 	b.w	8000ee8 <__aeabi_idiv0>
 8000c00:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c04:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c08:	f000 f806 	bl	8000c18 <__udivmoddi4>
 8000c0c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c10:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c14:	b004      	add	sp, #16
 8000c16:	4770      	bx	lr

08000c18 <__udivmoddi4>:
 8000c18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c1c:	9d08      	ldr	r5, [sp, #32]
 8000c1e:	4604      	mov	r4, r0
 8000c20:	468e      	mov	lr, r1
 8000c22:	2b00      	cmp	r3, #0
 8000c24:	d14d      	bne.n	8000cc2 <__udivmoddi4+0xaa>
 8000c26:	428a      	cmp	r2, r1
 8000c28:	4694      	mov	ip, r2
 8000c2a:	d969      	bls.n	8000d00 <__udivmoddi4+0xe8>
 8000c2c:	fab2 f282 	clz	r2, r2
 8000c30:	b152      	cbz	r2, 8000c48 <__udivmoddi4+0x30>
 8000c32:	fa01 f302 	lsl.w	r3, r1, r2
 8000c36:	f1c2 0120 	rsb	r1, r2, #32
 8000c3a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c3e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c42:	ea41 0e03 	orr.w	lr, r1, r3
 8000c46:	4094      	lsls	r4, r2
 8000c48:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c4c:	0c21      	lsrs	r1, r4, #16
 8000c4e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c52:	fa1f f78c 	uxth.w	r7, ip
 8000c56:	fb08 e316 	mls	r3, r8, r6, lr
 8000c5a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c5e:	fb06 f107 	mul.w	r1, r6, r7
 8000c62:	4299      	cmp	r1, r3
 8000c64:	d90a      	bls.n	8000c7c <__udivmoddi4+0x64>
 8000c66:	eb1c 0303 	adds.w	r3, ip, r3
 8000c6a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c6e:	f080 811f 	bcs.w	8000eb0 <__udivmoddi4+0x298>
 8000c72:	4299      	cmp	r1, r3
 8000c74:	f240 811c 	bls.w	8000eb0 <__udivmoddi4+0x298>
 8000c78:	3e02      	subs	r6, #2
 8000c7a:	4463      	add	r3, ip
 8000c7c:	1a5b      	subs	r3, r3, r1
 8000c7e:	b2a4      	uxth	r4, r4
 8000c80:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c84:	fb08 3310 	mls	r3, r8, r0, r3
 8000c88:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c8c:	fb00 f707 	mul.w	r7, r0, r7
 8000c90:	42a7      	cmp	r7, r4
 8000c92:	d90a      	bls.n	8000caa <__udivmoddi4+0x92>
 8000c94:	eb1c 0404 	adds.w	r4, ip, r4
 8000c98:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c9c:	f080 810a 	bcs.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	f240 8107 	bls.w	8000eb4 <__udivmoddi4+0x29c>
 8000ca6:	4464      	add	r4, ip
 8000ca8:	3802      	subs	r0, #2
 8000caa:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cae:	1be4      	subs	r4, r4, r7
 8000cb0:	2600      	movs	r6, #0
 8000cb2:	b11d      	cbz	r5, 8000cbc <__udivmoddi4+0xa4>
 8000cb4:	40d4      	lsrs	r4, r2
 8000cb6:	2300      	movs	r3, #0
 8000cb8:	e9c5 4300 	strd	r4, r3, [r5]
 8000cbc:	4631      	mov	r1, r6
 8000cbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cc2:	428b      	cmp	r3, r1
 8000cc4:	d909      	bls.n	8000cda <__udivmoddi4+0xc2>
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	f000 80ef 	beq.w	8000eaa <__udivmoddi4+0x292>
 8000ccc:	2600      	movs	r6, #0
 8000cce:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd2:	4630      	mov	r0, r6
 8000cd4:	4631      	mov	r1, r6
 8000cd6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cda:	fab3 f683 	clz	r6, r3
 8000cde:	2e00      	cmp	r6, #0
 8000ce0:	d14a      	bne.n	8000d78 <__udivmoddi4+0x160>
 8000ce2:	428b      	cmp	r3, r1
 8000ce4:	d302      	bcc.n	8000cec <__udivmoddi4+0xd4>
 8000ce6:	4282      	cmp	r2, r0
 8000ce8:	f200 80f9 	bhi.w	8000ede <__udivmoddi4+0x2c6>
 8000cec:	1a84      	subs	r4, r0, r2
 8000cee:	eb61 0303 	sbc.w	r3, r1, r3
 8000cf2:	2001      	movs	r0, #1
 8000cf4:	469e      	mov	lr, r3
 8000cf6:	2d00      	cmp	r5, #0
 8000cf8:	d0e0      	beq.n	8000cbc <__udivmoddi4+0xa4>
 8000cfa:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cfe:	e7dd      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000d00:	b902      	cbnz	r2, 8000d04 <__udivmoddi4+0xec>
 8000d02:	deff      	udf	#255	; 0xff
 8000d04:	fab2 f282 	clz	r2, r2
 8000d08:	2a00      	cmp	r2, #0
 8000d0a:	f040 8092 	bne.w	8000e32 <__udivmoddi4+0x21a>
 8000d0e:	eba1 010c 	sub.w	r1, r1, ip
 8000d12:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d16:	fa1f fe8c 	uxth.w	lr, ip
 8000d1a:	2601      	movs	r6, #1
 8000d1c:	0c20      	lsrs	r0, r4, #16
 8000d1e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d22:	fb07 1113 	mls	r1, r7, r3, r1
 8000d26:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d2a:	fb0e f003 	mul.w	r0, lr, r3
 8000d2e:	4288      	cmp	r0, r1
 8000d30:	d908      	bls.n	8000d44 <__udivmoddi4+0x12c>
 8000d32:	eb1c 0101 	adds.w	r1, ip, r1
 8000d36:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000d3a:	d202      	bcs.n	8000d42 <__udivmoddi4+0x12a>
 8000d3c:	4288      	cmp	r0, r1
 8000d3e:	f200 80cb 	bhi.w	8000ed8 <__udivmoddi4+0x2c0>
 8000d42:	4643      	mov	r3, r8
 8000d44:	1a09      	subs	r1, r1, r0
 8000d46:	b2a4      	uxth	r4, r4
 8000d48:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d4c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d50:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d54:	fb0e fe00 	mul.w	lr, lr, r0
 8000d58:	45a6      	cmp	lr, r4
 8000d5a:	d908      	bls.n	8000d6e <__udivmoddi4+0x156>
 8000d5c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d60:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d64:	d202      	bcs.n	8000d6c <__udivmoddi4+0x154>
 8000d66:	45a6      	cmp	lr, r4
 8000d68:	f200 80bb 	bhi.w	8000ee2 <__udivmoddi4+0x2ca>
 8000d6c:	4608      	mov	r0, r1
 8000d6e:	eba4 040e 	sub.w	r4, r4, lr
 8000d72:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d76:	e79c      	b.n	8000cb2 <__udivmoddi4+0x9a>
 8000d78:	f1c6 0720 	rsb	r7, r6, #32
 8000d7c:	40b3      	lsls	r3, r6
 8000d7e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d82:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d86:	fa20 f407 	lsr.w	r4, r0, r7
 8000d8a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d8e:	431c      	orrs	r4, r3
 8000d90:	40f9      	lsrs	r1, r7
 8000d92:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d96:	fa00 f306 	lsl.w	r3, r0, r6
 8000d9a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d9e:	0c20      	lsrs	r0, r4, #16
 8000da0:	fa1f fe8c 	uxth.w	lr, ip
 8000da4:	fb09 1118 	mls	r1, r9, r8, r1
 8000da8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dac:	fb08 f00e 	mul.w	r0, r8, lr
 8000db0:	4288      	cmp	r0, r1
 8000db2:	fa02 f206 	lsl.w	r2, r2, r6
 8000db6:	d90b      	bls.n	8000dd0 <__udivmoddi4+0x1b8>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000dc0:	f080 8088 	bcs.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dc4:	4288      	cmp	r0, r1
 8000dc6:	f240 8085 	bls.w	8000ed4 <__udivmoddi4+0x2bc>
 8000dca:	f1a8 0802 	sub.w	r8, r8, #2
 8000dce:	4461      	add	r1, ip
 8000dd0:	1a09      	subs	r1, r1, r0
 8000dd2:	b2a4      	uxth	r4, r4
 8000dd4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000dd8:	fb09 1110 	mls	r1, r9, r0, r1
 8000ddc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000de0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000de4:	458e      	cmp	lr, r1
 8000de6:	d908      	bls.n	8000dfa <__udivmoddi4+0x1e2>
 8000de8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dec:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000df0:	d26c      	bcs.n	8000ecc <__udivmoddi4+0x2b4>
 8000df2:	458e      	cmp	lr, r1
 8000df4:	d96a      	bls.n	8000ecc <__udivmoddi4+0x2b4>
 8000df6:	3802      	subs	r0, #2
 8000df8:	4461      	add	r1, ip
 8000dfa:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dfe:	fba0 9402 	umull	r9, r4, r0, r2
 8000e02:	eba1 010e 	sub.w	r1, r1, lr
 8000e06:	42a1      	cmp	r1, r4
 8000e08:	46c8      	mov	r8, r9
 8000e0a:	46a6      	mov	lr, r4
 8000e0c:	d356      	bcc.n	8000ebc <__udivmoddi4+0x2a4>
 8000e0e:	d053      	beq.n	8000eb8 <__udivmoddi4+0x2a0>
 8000e10:	b15d      	cbz	r5, 8000e2a <__udivmoddi4+0x212>
 8000e12:	ebb3 0208 	subs.w	r2, r3, r8
 8000e16:	eb61 010e 	sbc.w	r1, r1, lr
 8000e1a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e1e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e22:	40f1      	lsrs	r1, r6
 8000e24:	431f      	orrs	r7, r3
 8000e26:	e9c5 7100 	strd	r7, r1, [r5]
 8000e2a:	2600      	movs	r6, #0
 8000e2c:	4631      	mov	r1, r6
 8000e2e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e32:	f1c2 0320 	rsb	r3, r2, #32
 8000e36:	40d8      	lsrs	r0, r3
 8000e38:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e3c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e40:	4091      	lsls	r1, r2
 8000e42:	4301      	orrs	r1, r0
 8000e44:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e48:	fa1f fe8c 	uxth.w	lr, ip
 8000e4c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e50:	fb07 3610 	mls	r6, r7, r0, r3
 8000e54:	0c0b      	lsrs	r3, r1, #16
 8000e56:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e5a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e5e:	429e      	cmp	r6, r3
 8000e60:	fa04 f402 	lsl.w	r4, r4, r2
 8000e64:	d908      	bls.n	8000e78 <__udivmoddi4+0x260>
 8000e66:	eb1c 0303 	adds.w	r3, ip, r3
 8000e6a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e6e:	d22f      	bcs.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e70:	429e      	cmp	r6, r3
 8000e72:	d92d      	bls.n	8000ed0 <__udivmoddi4+0x2b8>
 8000e74:	3802      	subs	r0, #2
 8000e76:	4463      	add	r3, ip
 8000e78:	1b9b      	subs	r3, r3, r6
 8000e7a:	b289      	uxth	r1, r1
 8000e7c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e80:	fb07 3316 	mls	r3, r7, r6, r3
 8000e84:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e88:	fb06 f30e 	mul.w	r3, r6, lr
 8000e8c:	428b      	cmp	r3, r1
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x28a>
 8000e90:	eb1c 0101 	adds.w	r1, ip, r1
 8000e94:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000e98:	d216      	bcs.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d914      	bls.n	8000ec8 <__udivmoddi4+0x2b0>
 8000e9e:	3e02      	subs	r6, #2
 8000ea0:	4461      	add	r1, ip
 8000ea2:	1ac9      	subs	r1, r1, r3
 8000ea4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000ea8:	e738      	b.n	8000d1c <__udivmoddi4+0x104>
 8000eaa:	462e      	mov	r6, r5
 8000eac:	4628      	mov	r0, r5
 8000eae:	e705      	b.n	8000cbc <__udivmoddi4+0xa4>
 8000eb0:	4606      	mov	r6, r0
 8000eb2:	e6e3      	b.n	8000c7c <__udivmoddi4+0x64>
 8000eb4:	4618      	mov	r0, r3
 8000eb6:	e6f8      	b.n	8000caa <__udivmoddi4+0x92>
 8000eb8:	454b      	cmp	r3, r9
 8000eba:	d2a9      	bcs.n	8000e10 <__udivmoddi4+0x1f8>
 8000ebc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ec0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ec4:	3801      	subs	r0, #1
 8000ec6:	e7a3      	b.n	8000e10 <__udivmoddi4+0x1f8>
 8000ec8:	4646      	mov	r6, r8
 8000eca:	e7ea      	b.n	8000ea2 <__udivmoddi4+0x28a>
 8000ecc:	4620      	mov	r0, r4
 8000ece:	e794      	b.n	8000dfa <__udivmoddi4+0x1e2>
 8000ed0:	4640      	mov	r0, r8
 8000ed2:	e7d1      	b.n	8000e78 <__udivmoddi4+0x260>
 8000ed4:	46d0      	mov	r8, sl
 8000ed6:	e77b      	b.n	8000dd0 <__udivmoddi4+0x1b8>
 8000ed8:	3b02      	subs	r3, #2
 8000eda:	4461      	add	r1, ip
 8000edc:	e732      	b.n	8000d44 <__udivmoddi4+0x12c>
 8000ede:	4630      	mov	r0, r6
 8000ee0:	e709      	b.n	8000cf6 <__udivmoddi4+0xde>
 8000ee2:	4464      	add	r4, ip
 8000ee4:	3802      	subs	r0, #2
 8000ee6:	e742      	b.n	8000d6e <__udivmoddi4+0x156>

08000ee8 <__aeabi_idiv0>:
 8000ee8:	4770      	bx	lr
 8000eea:	bf00      	nop

08000eec <_write>:
unsigned short dig_T1,dig_P1;
signed short dig_T2,dig_T3,dig_P2,dig_P3,dig_P4,dig_P5,dig_P6,dig_P7,dig_P8,dig_P9;
unsigned int i=0;
HAL_StatusTypeDef ret;
char r[100];
int _write(int file, char *ptr, int len){
 8000eec:	b580      	push	{r7, lr}
 8000eee:	b084      	sub	sp, #16
 8000ef0:	af00      	add	r7, sp, #0
 8000ef2:	60f8      	str	r0, [r7, #12]
 8000ef4:	60b9      	str	r1, [r7, #8]
 8000ef6:	607a      	str	r2, [r7, #4]
	HAL_UART_Transmit(&huart2, (uint8_t*) ptr, len, HAL_MAX_DELAY);
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	b29a      	uxth	r2, r3
 8000efc:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8000f00:	68b9      	ldr	r1, [r7, #8]
 8000f02:	4804      	ldr	r0, [pc, #16]	; (8000f14 <_write+0x28>)
 8000f04:	f003 fdcd 	bl	8004aa2 <HAL_UART_Transmit>
	return len;
 8000f08:	687b      	ldr	r3, [r7, #4]
}
 8000f0a:	4618      	mov	r0, r3
 8000f0c:	3710      	adds	r7, #16
 8000f0e:	46bd      	mov	sp, r7
 8000f10:	bd80      	pop	{r7, pc}
 8000f12:	bf00      	nop
 8000f14:	20000250 	.word	0x20000250

08000f18 <bmp280_compensate_P_double>:
var2 = ((((double)adc_T)/131072.0 -((double)dig_T1)/8192.0) *(((double)adc_T)/131072.0 -((double) dig_T1)/8192.0)) * ((double)dig_T3);
t_fine = (int32_t)(var1 + var2);
T = (var1 + var2) / 5120.0;
return T;
}
double bmp280_compensate_P_double(uint32_t adc_P) {
 8000f18:	b5b0      	push	{r4, r5, r7, lr}
 8000f1a:	b088      	sub	sp, #32
 8000f1c:	af00      	add	r7, sp, #0
 8000f1e:	6078      	str	r0, [r7, #4]
double var1, var2, p;
var1 = ((double)t_fine/2.0)-64000.0;
 8000f20:	4bc1      	ldr	r3, [pc, #772]	; (8001228 <bmp280_compensate_P_double+0x310>)
 8000f22:	681b      	ldr	r3, [r3, #0]
 8000f24:	4618      	mov	r0, r3
 8000f26:	f7ff fb1d 	bl	8000564 <__aeabi_i2d>
 8000f2a:	f04f 0200 	mov.w	r2, #0
 8000f2e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8000f32:	f7ff fcab 	bl	800088c <__aeabi_ddiv>
 8000f36:	4602      	mov	r2, r0
 8000f38:	460b      	mov	r3, r1
 8000f3a:	4610      	mov	r0, r2
 8000f3c:	4619      	mov	r1, r3
 8000f3e:	f04f 0200 	mov.w	r2, #0
 8000f42:	4bba      	ldr	r3, [pc, #744]	; (800122c <bmp280_compensate_P_double+0x314>)
 8000f44:	f7ff f9c0 	bl	80002c8 <__aeabi_dsub>
 8000f48:	4602      	mov	r2, r0
 8000f4a:	460b      	mov	r3, r1
 8000f4c:	e9c7 2306 	strd	r2, r3, [r7, #24]
var2 = var1 * var1 * ((double)dig_P6) / 32768.0;
 8000f50:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000f54:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8000f58:	f7ff fb6e 	bl	8000638 <__aeabi_dmul>
 8000f5c:	4602      	mov	r2, r0
 8000f5e:	460b      	mov	r3, r1
 8000f60:	4614      	mov	r4, r2
 8000f62:	461d      	mov	r5, r3
 8000f64:	4bb2      	ldr	r3, [pc, #712]	; (8001230 <bmp280_compensate_P_double+0x318>)
 8000f66:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f6a:	4618      	mov	r0, r3
 8000f6c:	f7ff fafa 	bl	8000564 <__aeabi_i2d>
 8000f70:	4602      	mov	r2, r0
 8000f72:	460b      	mov	r3, r1
 8000f74:	4620      	mov	r0, r4
 8000f76:	4629      	mov	r1, r5
 8000f78:	f7ff fb5e 	bl	8000638 <__aeabi_dmul>
 8000f7c:	4602      	mov	r2, r0
 8000f7e:	460b      	mov	r3, r1
 8000f80:	4610      	mov	r0, r2
 8000f82:	4619      	mov	r1, r3
 8000f84:	f04f 0200 	mov.w	r2, #0
 8000f88:	4baa      	ldr	r3, [pc, #680]	; (8001234 <bmp280_compensate_P_double+0x31c>)
 8000f8a:	f7ff fc7f 	bl	800088c <__aeabi_ddiv>
 8000f8e:	4602      	mov	r2, r0
 8000f90:	460b      	mov	r3, r1
 8000f92:	e9c7 2304 	strd	r2, r3, [r7, #16]
var2 = var2 + var1 * ((double)dig_P5) * 2.0;
 8000f96:	4ba8      	ldr	r3, [pc, #672]	; (8001238 <bmp280_compensate_P_double+0x320>)
 8000f98:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000f9c:	4618      	mov	r0, r3
 8000f9e:	f7ff fae1 	bl	8000564 <__aeabi_i2d>
 8000fa2:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8000fa6:	f7ff fb47 	bl	8000638 <__aeabi_dmul>
 8000faa:	4602      	mov	r2, r0
 8000fac:	460b      	mov	r3, r1
 8000fae:	4610      	mov	r0, r2
 8000fb0:	4619      	mov	r1, r3
 8000fb2:	4602      	mov	r2, r0
 8000fb4:	460b      	mov	r3, r1
 8000fb6:	f7ff f989 	bl	80002cc <__adddf3>
 8000fba:	4602      	mov	r2, r0
 8000fbc:	460b      	mov	r3, r1
 8000fbe:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000fc2:	f7ff f983 	bl	80002cc <__adddf3>
 8000fc6:	4602      	mov	r2, r0
 8000fc8:	460b      	mov	r3, r1
 8000fca:	e9c7 2304 	strd	r2, r3, [r7, #16]
var2 = (var2/4.0)+(((double)dig_P4) * 65536.0);
 8000fce:	f04f 0200 	mov.w	r2, #0
 8000fd2:	4b9a      	ldr	r3, [pc, #616]	; (800123c <bmp280_compensate_P_double+0x324>)
 8000fd4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8000fd8:	f7ff fc58 	bl	800088c <__aeabi_ddiv>
 8000fdc:	4602      	mov	r2, r0
 8000fde:	460b      	mov	r3, r1
 8000fe0:	4614      	mov	r4, r2
 8000fe2:	461d      	mov	r5, r3
 8000fe4:	4b96      	ldr	r3, [pc, #600]	; (8001240 <bmp280_compensate_P_double+0x328>)
 8000fe6:	f9b3 3000 	ldrsh.w	r3, [r3]
 8000fea:	4618      	mov	r0, r3
 8000fec:	f7ff faba 	bl	8000564 <__aeabi_i2d>
 8000ff0:	f04f 0200 	mov.w	r2, #0
 8000ff4:	4b93      	ldr	r3, [pc, #588]	; (8001244 <bmp280_compensate_P_double+0x32c>)
 8000ff6:	f7ff fb1f 	bl	8000638 <__aeabi_dmul>
 8000ffa:	4602      	mov	r2, r0
 8000ffc:	460b      	mov	r3, r1
 8000ffe:	4620      	mov	r0, r4
 8001000:	4629      	mov	r1, r5
 8001002:	f7ff f963 	bl	80002cc <__adddf3>
 8001006:	4602      	mov	r2, r0
 8001008:	460b      	mov	r3, r1
 800100a:	e9c7 2304 	strd	r2, r3, [r7, #16]
var1 = (((double)dig_P3) * var1 * var1 / 524288.0 + ((double)dig_P2) * var1) / 524288.0;
 800100e:	4b8e      	ldr	r3, [pc, #568]	; (8001248 <bmp280_compensate_P_double+0x330>)
 8001010:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001014:	4618      	mov	r0, r3
 8001016:	f7ff faa5 	bl	8000564 <__aeabi_i2d>
 800101a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800101e:	f7ff fb0b 	bl	8000638 <__aeabi_dmul>
 8001022:	4602      	mov	r2, r0
 8001024:	460b      	mov	r3, r1
 8001026:	4610      	mov	r0, r2
 8001028:	4619      	mov	r1, r3
 800102a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800102e:	f7ff fb03 	bl	8000638 <__aeabi_dmul>
 8001032:	4602      	mov	r2, r0
 8001034:	460b      	mov	r3, r1
 8001036:	4610      	mov	r0, r2
 8001038:	4619      	mov	r1, r3
 800103a:	f04f 0200 	mov.w	r2, #0
 800103e:	4b83      	ldr	r3, [pc, #524]	; (800124c <bmp280_compensate_P_double+0x334>)
 8001040:	f7ff fc24 	bl	800088c <__aeabi_ddiv>
 8001044:	4602      	mov	r2, r0
 8001046:	460b      	mov	r3, r1
 8001048:	4614      	mov	r4, r2
 800104a:	461d      	mov	r5, r3
 800104c:	4b80      	ldr	r3, [pc, #512]	; (8001250 <bmp280_compensate_P_double+0x338>)
 800104e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001052:	4618      	mov	r0, r3
 8001054:	f7ff fa86 	bl	8000564 <__aeabi_i2d>
 8001058:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800105c:	f7ff faec 	bl	8000638 <__aeabi_dmul>
 8001060:	4602      	mov	r2, r0
 8001062:	460b      	mov	r3, r1
 8001064:	4620      	mov	r0, r4
 8001066:	4629      	mov	r1, r5
 8001068:	f7ff f930 	bl	80002cc <__adddf3>
 800106c:	4602      	mov	r2, r0
 800106e:	460b      	mov	r3, r1
 8001070:	4610      	mov	r0, r2
 8001072:	4619      	mov	r1, r3
 8001074:	f04f 0200 	mov.w	r2, #0
 8001078:	4b74      	ldr	r3, [pc, #464]	; (800124c <bmp280_compensate_P_double+0x334>)
 800107a:	f7ff fc07 	bl	800088c <__aeabi_ddiv>
 800107e:	4602      	mov	r2, r0
 8001080:	460b      	mov	r3, r1
 8001082:	e9c7 2306 	strd	r2, r3, [r7, #24]
var1 = (1.0 + var1 / 32768.0)*((double)dig_P1);
 8001086:	f04f 0200 	mov.w	r2, #0
 800108a:	4b6a      	ldr	r3, [pc, #424]	; (8001234 <bmp280_compensate_P_double+0x31c>)
 800108c:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001090:	f7ff fbfc 	bl	800088c <__aeabi_ddiv>
 8001094:	4602      	mov	r2, r0
 8001096:	460b      	mov	r3, r1
 8001098:	4610      	mov	r0, r2
 800109a:	4619      	mov	r1, r3
 800109c:	f04f 0200 	mov.w	r2, #0
 80010a0:	4b6c      	ldr	r3, [pc, #432]	; (8001254 <bmp280_compensate_P_double+0x33c>)
 80010a2:	f7ff f913 	bl	80002cc <__adddf3>
 80010a6:	4602      	mov	r2, r0
 80010a8:	460b      	mov	r3, r1
 80010aa:	4614      	mov	r4, r2
 80010ac:	461d      	mov	r5, r3
 80010ae:	4b6a      	ldr	r3, [pc, #424]	; (8001258 <bmp280_compensate_P_double+0x340>)
 80010b0:	881b      	ldrh	r3, [r3, #0]
 80010b2:	4618      	mov	r0, r3
 80010b4:	f7ff fa46 	bl	8000544 <__aeabi_ui2d>
 80010b8:	4602      	mov	r2, r0
 80010ba:	460b      	mov	r3, r1
 80010bc:	4620      	mov	r0, r4
 80010be:	4629      	mov	r1, r5
 80010c0:	f7ff faba 	bl	8000638 <__aeabi_dmul>
 80010c4:	4602      	mov	r2, r0
 80010c6:	460b      	mov	r3, r1
 80010c8:	e9c7 2306 	strd	r2, r3, [r7, #24]
if (var1 == 0.0)
 80010cc:	f04f 0200 	mov.w	r2, #0
 80010d0:	f04f 0300 	mov.w	r3, #0
 80010d4:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80010d8:	f7ff fd16 	bl	8000b08 <__aeabi_dcmpeq>
 80010dc:	4603      	mov	r3, r0
 80010de:	2b00      	cmp	r3, #0
 80010e0:	d004      	beq.n	80010ec <bmp280_compensate_P_double+0x1d4>
{
return 0; // avoid exception caused by division by zero
 80010e2:	f04f 0200 	mov.w	r2, #0
 80010e6:	f04f 0300 	mov.w	r3, #0
 80010ea:	e090      	b.n	800120e <bmp280_compensate_P_double+0x2f6>
}
p = 1048576.0 -(double)adc_P;
 80010ec:	6878      	ldr	r0, [r7, #4]
 80010ee:	f7ff fa29 	bl	8000544 <__aeabi_ui2d>
 80010f2:	4602      	mov	r2, r0
 80010f4:	460b      	mov	r3, r1
 80010f6:	f04f 0000 	mov.w	r0, #0
 80010fa:	4958      	ldr	r1, [pc, #352]	; (800125c <bmp280_compensate_P_double+0x344>)
 80010fc:	f7ff f8e4 	bl	80002c8 <__aeabi_dsub>
 8001100:	4602      	mov	r2, r0
 8001102:	460b      	mov	r3, r1
 8001104:	e9c7 2302 	strd	r2, r3, [r7, #8]
p = (p -(var2 / 4096.0)) * 6250.0 / var1;
 8001108:	f04f 0200 	mov.w	r2, #0
 800110c:	4b54      	ldr	r3, [pc, #336]	; (8001260 <bmp280_compensate_P_double+0x348>)
 800110e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8001112:	f7ff fbbb 	bl	800088c <__aeabi_ddiv>
 8001116:	4602      	mov	r2, r0
 8001118:	460b      	mov	r3, r1
 800111a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800111e:	f7ff f8d3 	bl	80002c8 <__aeabi_dsub>
 8001122:	4602      	mov	r2, r0
 8001124:	460b      	mov	r3, r1
 8001126:	4610      	mov	r0, r2
 8001128:	4619      	mov	r1, r3
 800112a:	a33d      	add	r3, pc, #244	; (adr r3, 8001220 <bmp280_compensate_P_double+0x308>)
 800112c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001130:	f7ff fa82 	bl	8000638 <__aeabi_dmul>
 8001134:	4602      	mov	r2, r0
 8001136:	460b      	mov	r3, r1
 8001138:	4610      	mov	r0, r2
 800113a:	4619      	mov	r1, r3
 800113c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8001140:	f7ff fba4 	bl	800088c <__aeabi_ddiv>
 8001144:	4602      	mov	r2, r0
 8001146:	460b      	mov	r3, r1
 8001148:	e9c7 2302 	strd	r2, r3, [r7, #8]
var1 = ((double)dig_P9) * p * p / 2147483648.0;
 800114c:	4b45      	ldr	r3, [pc, #276]	; (8001264 <bmp280_compensate_P_double+0x34c>)
 800114e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001152:	4618      	mov	r0, r3
 8001154:	f7ff fa06 	bl	8000564 <__aeabi_i2d>
 8001158:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800115c:	f7ff fa6c 	bl	8000638 <__aeabi_dmul>
 8001160:	4602      	mov	r2, r0
 8001162:	460b      	mov	r3, r1
 8001164:	4610      	mov	r0, r2
 8001166:	4619      	mov	r1, r3
 8001168:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800116c:	f7ff fa64 	bl	8000638 <__aeabi_dmul>
 8001170:	4602      	mov	r2, r0
 8001172:	460b      	mov	r3, r1
 8001174:	4610      	mov	r0, r2
 8001176:	4619      	mov	r1, r3
 8001178:	f04f 0200 	mov.w	r2, #0
 800117c:	4b3a      	ldr	r3, [pc, #232]	; (8001268 <bmp280_compensate_P_double+0x350>)
 800117e:	f7ff fb85 	bl	800088c <__aeabi_ddiv>
 8001182:	4602      	mov	r2, r0
 8001184:	460b      	mov	r3, r1
 8001186:	e9c7 2306 	strd	r2, r3, [r7, #24]
var2 = p * ((double)dig_P8) / 32768.0;
 800118a:	4b38      	ldr	r3, [pc, #224]	; (800126c <bmp280_compensate_P_double+0x354>)
 800118c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8001190:	4618      	mov	r0, r3
 8001192:	f7ff f9e7 	bl	8000564 <__aeabi_i2d>
 8001196:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800119a:	f7ff fa4d 	bl	8000638 <__aeabi_dmul>
 800119e:	4602      	mov	r2, r0
 80011a0:	460b      	mov	r3, r1
 80011a2:	4610      	mov	r0, r2
 80011a4:	4619      	mov	r1, r3
 80011a6:	f04f 0200 	mov.w	r2, #0
 80011aa:	4b22      	ldr	r3, [pc, #136]	; (8001234 <bmp280_compensate_P_double+0x31c>)
 80011ac:	f7ff fb6e 	bl	800088c <__aeabi_ddiv>
 80011b0:	4602      	mov	r2, r0
 80011b2:	460b      	mov	r3, r1
 80011b4:	e9c7 2304 	strd	r2, r3, [r7, #16]
p = p + (var1 + var2 + ((double)dig_P7)) / 16.0;
 80011b8:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 80011bc:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80011c0:	f7ff f884 	bl	80002cc <__adddf3>
 80011c4:	4602      	mov	r2, r0
 80011c6:	460b      	mov	r3, r1
 80011c8:	4614      	mov	r4, r2
 80011ca:	461d      	mov	r5, r3
 80011cc:	4b28      	ldr	r3, [pc, #160]	; (8001270 <bmp280_compensate_P_double+0x358>)
 80011ce:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011d2:	4618      	mov	r0, r3
 80011d4:	f7ff f9c6 	bl	8000564 <__aeabi_i2d>
 80011d8:	4602      	mov	r2, r0
 80011da:	460b      	mov	r3, r1
 80011dc:	4620      	mov	r0, r4
 80011de:	4629      	mov	r1, r5
 80011e0:	f7ff f874 	bl	80002cc <__adddf3>
 80011e4:	4602      	mov	r2, r0
 80011e6:	460b      	mov	r3, r1
 80011e8:	4610      	mov	r0, r2
 80011ea:	4619      	mov	r1, r3
 80011ec:	f04f 0200 	mov.w	r2, #0
 80011f0:	4b20      	ldr	r3, [pc, #128]	; (8001274 <bmp280_compensate_P_double+0x35c>)
 80011f2:	f7ff fb4b 	bl	800088c <__aeabi_ddiv>
 80011f6:	4602      	mov	r2, r0
 80011f8:	460b      	mov	r3, r1
 80011fa:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80011fe:	f7ff f865 	bl	80002cc <__adddf3>
 8001202:	4602      	mov	r2, r0
 8001204:	460b      	mov	r3, r1
 8001206:	e9c7 2302 	strd	r2, r3, [r7, #8]
return p;
 800120a:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
}
 800120e:	ec43 2b17 	vmov	d7, r2, r3
 8001212:	eeb0 0a47 	vmov.f32	s0, s14
 8001216:	eef0 0a67 	vmov.f32	s1, s15
 800121a:	3720      	adds	r7, #32
 800121c:	46bd      	mov	sp, r7
 800121e:	bdb0      	pop	{r4, r5, r7, pc}
 8001220:	00000000 	.word	0x00000000
 8001224:	40b86a00 	.word	0x40b86a00
 8001228:	20000614 	.word	0x20000614
 800122c:	40ef4000 	.word	0x40ef4000
 8001230:	2000064c 	.word	0x2000064c
 8001234:	40e00000 	.word	0x40e00000
 8001238:	2000064a 	.word	0x2000064a
 800123c:	40100000 	.word	0x40100000
 8001240:	20000648 	.word	0x20000648
 8001244:	40f00000 	.word	0x40f00000
 8001248:	20000646 	.word	0x20000646
 800124c:	41200000 	.word	0x41200000
 8001250:	20000644 	.word	0x20000644
 8001254:	3ff00000 	.word	0x3ff00000
 8001258:	2000063e 	.word	0x2000063e
 800125c:	41300000 	.word	0x41300000
 8001260:	40b00000 	.word	0x40b00000
 8001264:	20000652 	.word	0x20000652
 8001268:	41e00000 	.word	0x41e00000
 800126c:	20000650 	.word	0x20000650
 8001270:	2000064e 	.word	0x2000064e
 8001274:	40300000 	.word	0x40300000

08001278 <compute_temperature>:


void compute_temperature(unsigned int Raw_Temperature )
{
 8001278:	b580      	push	{r7, lr}
 800127a:	b086      	sub	sp, #24
 800127c:	af00      	add	r7, sp, #0
 800127e:	6078      	str	r0, [r7, #4]
	signed long  var1=0,var2=0;
 8001280:	2300      	movs	r3, #0
 8001282:	617b      	str	r3, [r7, #20]
 8001284:	2300      	movs	r3, #0
 8001286:	613b      	str	r3, [r7, #16]
	signed int T=0;
 8001288:	2300      	movs	r3, #0
 800128a:	60fb      	str	r3, [r7, #12]
	signed long t_fine=0;
 800128c:	2300      	movs	r3, #0
 800128e:	60bb      	str	r3, [r7, #8]

	var1 = (((Raw_Temperature>>3) -((signed int )dig_T1<<1))) ;
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	08db      	lsrs	r3, r3, #3
 8001294:	4a46      	ldr	r2, [pc, #280]	; (80013b0 <compute_temperature+0x138>)
 8001296:	8812      	ldrh	r2, [r2, #0]
 8001298:	0052      	lsls	r2, r2, #1
 800129a:	1a9b      	subs	r3, r3, r2
 800129c:	617b      	str	r3, [r7, #20]
	var1 = ((var1 *((signed int)dig_T2)) >> 11) ;
 800129e:	4b45      	ldr	r3, [pc, #276]	; (80013b4 <compute_temperature+0x13c>)
 80012a0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012a4:	461a      	mov	r2, r3
 80012a6:	697b      	ldr	r3, [r7, #20]
 80012a8:	fb02 f303 	mul.w	r3, r2, r3
 80012ac:	12db      	asrs	r3, r3, #11
 80012ae:	617b      	str	r3, [r7, #20]

    var2 = ((Raw_Temperature/16) -((signed int)dig_T1));
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	091b      	lsrs	r3, r3, #4
 80012b4:	4a3e      	ldr	r2, [pc, #248]	; (80013b0 <compute_temperature+0x138>)
 80012b6:	8812      	ldrh	r2, [r2, #0]
 80012b8:	1a9b      	subs	r3, r3, r2
 80012ba:	613b      	str	r3, [r7, #16]
	var2 =  (( (var2 * var2) /4096 ) * (((signed int)dig_T3) ) / 16384) ;
 80012bc:	693b      	ldr	r3, [r7, #16]
 80012be:	fb03 f303 	mul.w	r3, r3, r3
 80012c2:	2b00      	cmp	r3, #0
 80012c4:	da01      	bge.n	80012ca <compute_temperature+0x52>
 80012c6:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 80012ca:	131b      	asrs	r3, r3, #12
 80012cc:	461a      	mov	r2, r3
 80012ce:	4b3a      	ldr	r3, [pc, #232]	; (80013b8 <compute_temperature+0x140>)
 80012d0:	f9b3 3000 	ldrsh.w	r3, [r3]
 80012d4:	fb02 f303 	mul.w	r3, r2, r3
 80012d8:	2b00      	cmp	r3, #0
 80012da:	da02      	bge.n	80012e2 <compute_temperature+0x6a>
 80012dc:	f503 537f 	add.w	r3, r3, #16320	; 0x3fc0
 80012e0:	333f      	adds	r3, #63	; 0x3f
 80012e2:	139b      	asrs	r3, r3, #14
 80012e4:	613b      	str	r3, [r7, #16]
//    printf("v1 %d v2 %d | ",var1, var2 );

    t_fine = var1 +var2;
 80012e6:	697a      	ldr	r2, [r7, #20]
 80012e8:	693b      	ldr	r3, [r7, #16]
 80012ea:	4413      	add	r3, r2
 80012ec:	60bb      	str	r3, [r7, #8]
    T = ((t_fine * 5) + 128) / 256;
 80012ee:	68ba      	ldr	r2, [r7, #8]
 80012f0:	4613      	mov	r3, r2
 80012f2:	009b      	lsls	r3, r3, #2
 80012f4:	4413      	add	r3, r2
 80012f6:	3380      	adds	r3, #128	; 0x80
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	da00      	bge.n	80012fe <compute_temperature+0x86>
 80012fc:	33ff      	adds	r3, #255	; 0xff
 80012fe:	121b      	asrs	r3, r3, #8
 8001300:	60fb      	str	r3, [r7, #12]
    avg_temp[i]=T;
 8001302:	4b2e      	ldr	r3, [pc, #184]	; (80013bc <compute_temperature+0x144>)
 8001304:	681b      	ldr	r3, [r3, #0]
 8001306:	492e      	ldr	r1, [pc, #184]	; (80013c0 <compute_temperature+0x148>)
 8001308:	68fa      	ldr	r2, [r7, #12]
 800130a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    avg_temp_final+=avg_temp[i];
 800130e:	4b2b      	ldr	r3, [pc, #172]	; (80013bc <compute_temperature+0x144>)
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	4a2b      	ldr	r2, [pc, #172]	; (80013c0 <compute_temperature+0x148>)
 8001314:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001318:	ee07 3a90 	vmov	s15, r3
 800131c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001320:	4b28      	ldr	r3, [pc, #160]	; (80013c4 <compute_temperature+0x14c>)
 8001322:	edd3 7a00 	vldr	s15, [r3]
 8001326:	ee77 7a27 	vadd.f32	s15, s14, s15
 800132a:	4b26      	ldr	r3, [pc, #152]	; (80013c4 <compute_temperature+0x14c>)
 800132c:	edc3 7a00 	vstr	s15, [r3]
    i++;
 8001330:	4b22      	ldr	r3, [pc, #136]	; (80013bc <compute_temperature+0x144>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	3301      	adds	r3, #1
 8001336:	4a21      	ldr	r2, [pc, #132]	; (80013bc <compute_temperature+0x144>)
 8001338:	6013      	str	r3, [r2, #0]
    if(i==99){
 800133a:	4b20      	ldr	r3, [pc, #128]	; (80013bc <compute_temperature+0x144>)
 800133c:	681b      	ldr	r3, [r3, #0]
 800133e:	2b63      	cmp	r3, #99	; 0x63
 8001340:	d132      	bne.n	80013a8 <compute_temperature+0x130>
    	avg_temp_final/=10000;
 8001342:	4b20      	ldr	r3, [pc, #128]	; (80013c4 <compute_temperature+0x14c>)
 8001344:	ed93 7a00 	vldr	s14, [r3]
 8001348:	eddf 6a1f 	vldr	s13, [pc, #124]	; 80013c8 <compute_temperature+0x150>
 800134c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001350:	4b1c      	ldr	r3, [pc, #112]	; (80013c4 <compute_temperature+0x14c>)
 8001352:	edc3 7a00 	vstr	s15, [r3]
    	if(avg_temp_final==-40){
 8001356:	4b1b      	ldr	r3, [pc, #108]	; (80013c4 <compute_temperature+0x14c>)
 8001358:	edd3 7a00 	vldr	s15, [r3]
 800135c:	ed9f 7a1b 	vldr	s14, [pc, #108]	; 80013cc <compute_temperature+0x154>
 8001360:	eef4 7a47 	vcmp.f32	s15, s14
 8001364:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001368:	d103      	bne.n	8001372 <compute_temperature+0xfa>
    		printf("Under Limit\n\r");
 800136a:	4819      	ldr	r0, [pc, #100]	; (80013d0 <compute_temperature+0x158>)
 800136c:	f004 fbaa 	bl	8005ac4 <iprintf>
 8001370:	e017      	b.n	80013a2 <compute_temperature+0x12a>
    	}
    	else if(avg_temp_final==85){
 8001372:	4b14      	ldr	r3, [pc, #80]	; (80013c4 <compute_temperature+0x14c>)
 8001374:	edd3 7a00 	vldr	s15, [r3]
 8001378:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80013d4 <compute_temperature+0x15c>
 800137c:	eef4 7a47 	vcmp.f32	s15, s14
 8001380:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001384:	d103      	bne.n	800138e <compute_temperature+0x116>
    		printf("Over Limit\n\r");
 8001386:	4814      	ldr	r0, [pc, #80]	; (80013d8 <compute_temperature+0x160>)
 8001388:	f004 fb9c 	bl	8005ac4 <iprintf>
 800138c:	e009      	b.n	80013a2 <compute_temperature+0x12a>
    	}
    	else{
    		printf("Final_Temp:%2.2fc\n\r",avg_temp_final);
 800138e:	4b0d      	ldr	r3, [pc, #52]	; (80013c4 <compute_temperature+0x14c>)
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	4618      	mov	r0, r3
 8001394:	f7ff f8f8 	bl	8000588 <__aeabi_f2d>
 8001398:	4602      	mov	r2, r0
 800139a:	460b      	mov	r3, r1
 800139c:	480f      	ldr	r0, [pc, #60]	; (80013dc <compute_temperature+0x164>)
 800139e:	f004 fb91 	bl	8005ac4 <iprintf>
    	}
    	    i=0;
 80013a2:	4b06      	ldr	r3, [pc, #24]	; (80013bc <compute_temperature+0x144>)
 80013a4:	2200      	movs	r2, #0
 80013a6:	601a      	str	r2, [r3, #0]
    }

}
 80013a8:	bf00      	nop
 80013aa:	3718      	adds	r7, #24
 80013ac:	46bd      	mov	sp, r7
 80013ae:	bd80      	pop	{r7, pc}
 80013b0:	2000063c 	.word	0x2000063c
 80013b4:	20000640 	.word	0x20000640
 80013b8:	20000642 	.word	0x20000642
 80013bc:	20000654 	.word	0x20000654
 80013c0:	200002e4 	.word	0x200002e4
 80013c4:	20000604 	.word	0x20000604
 80013c8:	461c4000 	.word	0x461c4000
 80013cc:	c2200000 	.word	0xc2200000
 80013d0:	08007c68 	.word	0x08007c68
 80013d4:	42aa0000 	.word	0x42aa0000
 80013d8:	08007c78 	.word	0x08007c78
 80013dc:	08007c88 	.word	0x08007c88

080013e0 <configuration>:
void configuration(void){
 80013e0:	b580      	push	{r7, lr}
 80013e2:	b084      	sub	sp, #16
 80013e4:	af04      	add	r7, sp, #16
	ret= HAL_I2C_Master_Transmit(&hi2c1, add , id, 1, HAL_MAX_DELAY);
 80013e6:	4b55      	ldr	r3, [pc, #340]	; (800153c <configuration+0x15c>)
 80013e8:	781b      	ldrb	r3, [r3, #0]
 80013ea:	b299      	uxth	r1, r3
 80013ec:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80013f0:	9300      	str	r3, [sp, #0]
 80013f2:	2301      	movs	r3, #1
 80013f4:	4a52      	ldr	r2, [pc, #328]	; (8001540 <configuration+0x160>)
 80013f6:	4853      	ldr	r0, [pc, #332]	; (8001544 <configuration+0x164>)
 80013f8:	f001 fa2e 	bl	8002858 <HAL_I2C_Master_Transmit>
 80013fc:	4603      	mov	r3, r0
 80013fe:	461a      	mov	r2, r3
 8001400:	4b51      	ldr	r3, [pc, #324]	; (8001548 <configuration+0x168>)
 8001402:	701a      	strb	r2, [r3, #0]
			 if(ret != HAL_OK){
 8001404:	4b50      	ldr	r3, [pc, #320]	; (8001548 <configuration+0x168>)
 8001406:	781b      	ldrb	r3, [r3, #0]
 8001408:	2b00      	cmp	r3, #0
 800140a:	d006      	beq.n	800141a <configuration+0x3a>
				 printf("Error %d\n\r",ret);
 800140c:	4b4e      	ldr	r3, [pc, #312]	; (8001548 <configuration+0x168>)
 800140e:	781b      	ldrb	r3, [r3, #0]
 8001410:	4619      	mov	r1, r3
 8001412:	484e      	ldr	r0, [pc, #312]	; (800154c <configuration+0x16c>)
 8001414:	f004 fb56 	bl	8005ac4 <iprintf>
					  HAL_I2C_Master_Receive(&hi2c1, add , config, 1, HAL_MAX_DELAY);
					  printf("Config Set\n\r");
			//		  HAL_UART_Transmit(&huart2, config, 1, HAL_MAX_DELAY);
				  }
			 }
			 }
 8001418:	e08c      	b.n	8001534 <configuration+0x154>
				  ret=HAL_I2C_Master_Receive(&hi2c1, add , id , 1 , HAL_MAX_DELAY);
 800141a:	4b48      	ldr	r3, [pc, #288]	; (800153c <configuration+0x15c>)
 800141c:	781b      	ldrb	r3, [r3, #0]
 800141e:	b299      	uxth	r1, r3
 8001420:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001424:	9300      	str	r3, [sp, #0]
 8001426:	2301      	movs	r3, #1
 8001428:	4a45      	ldr	r2, [pc, #276]	; (8001540 <configuration+0x160>)
 800142a:	4846      	ldr	r0, [pc, #280]	; (8001544 <configuration+0x164>)
 800142c:	f001 fb12 	bl	8002a54 <HAL_I2C_Master_Receive>
 8001430:	4603      	mov	r3, r0
 8001432:	461a      	mov	r2, r3
 8001434:	4b44      	ldr	r3, [pc, #272]	; (8001548 <configuration+0x168>)
 8001436:	701a      	strb	r2, [r3, #0]
				  printf("Device Tested\n\r");
 8001438:	4845      	ldr	r0, [pc, #276]	; (8001550 <configuration+0x170>)
 800143a:	f004 fb43 	bl	8005ac4 <iprintf>
				  if (id[0]==0x58){
 800143e:	4b40      	ldr	r3, [pc, #256]	; (8001540 <configuration+0x160>)
 8001440:	781b      	ldrb	r3, [r3, #0]
 8001442:	2b58      	cmp	r3, #88	; 0x58
 8001444:	d118      	bne.n	8001478 <configuration+0x98>
					  status[0]=0xF3; // to check status
 8001446:	4b43      	ldr	r3, [pc, #268]	; (8001554 <configuration+0x174>)
 8001448:	22f3      	movs	r2, #243	; 0xf3
 800144a:	701a      	strb	r2, [r3, #0]
					  HAL_I2C_Master_Transmit(&hi2c1, add , id, 1, HAL_MAX_DELAY);
 800144c:	4b3b      	ldr	r3, [pc, #236]	; (800153c <configuration+0x15c>)
 800144e:	781b      	ldrb	r3, [r3, #0]
 8001450:	b299      	uxth	r1, r3
 8001452:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001456:	9300      	str	r3, [sp, #0]
 8001458:	2301      	movs	r3, #1
 800145a:	4a39      	ldr	r2, [pc, #228]	; (8001540 <configuration+0x160>)
 800145c:	4839      	ldr	r0, [pc, #228]	; (8001544 <configuration+0x164>)
 800145e:	f001 f9fb 	bl	8002858 <HAL_I2C_Master_Transmit>
					  HAL_I2C_Master_Receive(&hi2c1, add , status , 4 , HAL_MAX_DELAY);
 8001462:	4b36      	ldr	r3, [pc, #216]	; (800153c <configuration+0x15c>)
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	b299      	uxth	r1, r3
 8001468:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800146c:	9300      	str	r3, [sp, #0]
 800146e:	2304      	movs	r3, #4
 8001470:	4a38      	ldr	r2, [pc, #224]	; (8001554 <configuration+0x174>)
 8001472:	4834      	ldr	r0, [pc, #208]	; (8001544 <configuration+0x164>)
 8001474:	f001 faee 	bl	8002a54 <HAL_I2C_Master_Receive>
				  if(status[0]==0&&status[3]==0){	//status data is processed and copied
 8001478:	4b36      	ldr	r3, [pc, #216]	; (8001554 <configuration+0x174>)
 800147a:	781b      	ldrb	r3, [r3, #0]
 800147c:	2b00      	cmp	r3, #0
 800147e:	d12c      	bne.n	80014da <configuration+0xfa>
 8001480:	4b34      	ldr	r3, [pc, #208]	; (8001554 <configuration+0x174>)
 8001482:	78db      	ldrb	r3, [r3, #3]
 8001484:	2b00      	cmp	r3, #0
 8001486:	d128      	bne.n	80014da <configuration+0xfa>
					  ctrl_meas[0]=0xF4;
 8001488:	4b33      	ldr	r3, [pc, #204]	; (8001558 <configuration+0x178>)
 800148a:	22f4      	movs	r2, #244	; 0xf4
 800148c:	701a      	strb	r2, [r3, #0]
					  ctrl[0]=0x27;
 800148e:	4b33      	ldr	r3, [pc, #204]	; (800155c <configuration+0x17c>)
 8001490:	2227      	movs	r2, #39	; 0x27
 8001492:	701a      	strb	r2, [r3, #0]
					  HAL_I2C_Mem_Write(&hi2c1, add, ctrl_meas[0], I2C_MEMADD_SIZE_8BIT,(&ctrl[0]),1, HAL_MAX_DELAY);
 8001494:	4b29      	ldr	r3, [pc, #164]	; (800153c <configuration+0x15c>)
 8001496:	781b      	ldrb	r3, [r3, #0]
 8001498:	b299      	uxth	r1, r3
 800149a:	4b2f      	ldr	r3, [pc, #188]	; (8001558 <configuration+0x178>)
 800149c:	781b      	ldrb	r3, [r3, #0]
 800149e:	b29a      	uxth	r2, r3
 80014a0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80014a4:	9302      	str	r3, [sp, #8]
 80014a6:	2301      	movs	r3, #1
 80014a8:	9301      	str	r3, [sp, #4]
 80014aa:	4b2c      	ldr	r3, [pc, #176]	; (800155c <configuration+0x17c>)
 80014ac:	9300      	str	r3, [sp, #0]
 80014ae:	2301      	movs	r3, #1
 80014b0:	4824      	ldr	r0, [pc, #144]	; (8001544 <configuration+0x164>)
 80014b2:	f001 fcf5 	bl	8002ea0 <HAL_I2C_Mem_Write>
					  HAL_Delay(1000);
 80014b6:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80014ba:	f000 fdd1 	bl	8002060 <HAL_Delay>
					  HAL_I2C_Master_Receive(&hi2c1, add , ctrl_meas, 1, HAL_MAX_DELAY);
 80014be:	4b1f      	ldr	r3, [pc, #124]	; (800153c <configuration+0x15c>)
 80014c0:	781b      	ldrb	r3, [r3, #0]
 80014c2:	b299      	uxth	r1, r3
 80014c4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80014c8:	9300      	str	r3, [sp, #0]
 80014ca:	2301      	movs	r3, #1
 80014cc:	4a22      	ldr	r2, [pc, #136]	; (8001558 <configuration+0x178>)
 80014ce:	481d      	ldr	r0, [pc, #116]	; (8001544 <configuration+0x164>)
 80014d0:	f001 fac0 	bl	8002a54 <HAL_I2C_Master_Receive>
					  printf("ctrl_meas Set\n\r");
 80014d4:	4822      	ldr	r0, [pc, #136]	; (8001560 <configuration+0x180>)
 80014d6:	f004 faf5 	bl	8005ac4 <iprintf>
				  if(ctrl_meas[0]==0x27){
 80014da:	4b1f      	ldr	r3, [pc, #124]	; (8001558 <configuration+0x178>)
 80014dc:	781b      	ldrb	r3, [r3, #0]
 80014de:	2b27      	cmp	r3, #39	; 0x27
 80014e0:	d128      	bne.n	8001534 <configuration+0x154>
					  config[0]=0xF5;
 80014e2:	4b20      	ldr	r3, [pc, #128]	; (8001564 <configuration+0x184>)
 80014e4:	22f5      	movs	r2, #245	; 0xf5
 80014e6:	701a      	strb	r2, [r3, #0]
					  config[1]=0x00;
 80014e8:	4b1e      	ldr	r3, [pc, #120]	; (8001564 <configuration+0x184>)
 80014ea:	2200      	movs	r2, #0
 80014ec:	705a      	strb	r2, [r3, #1]
					  HAL_I2C_Mem_Write(&hi2c1, add, config[0], I2C_MEMADD_SIZE_8BIT,(&config[1]),1, HAL_MAX_DELAY);
 80014ee:	4b13      	ldr	r3, [pc, #76]	; (800153c <configuration+0x15c>)
 80014f0:	781b      	ldrb	r3, [r3, #0]
 80014f2:	b299      	uxth	r1, r3
 80014f4:	4b1b      	ldr	r3, [pc, #108]	; (8001564 <configuration+0x184>)
 80014f6:	781b      	ldrb	r3, [r3, #0]
 80014f8:	b29a      	uxth	r2, r3
 80014fa:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80014fe:	9302      	str	r3, [sp, #8]
 8001500:	2301      	movs	r3, #1
 8001502:	9301      	str	r3, [sp, #4]
 8001504:	4b18      	ldr	r3, [pc, #96]	; (8001568 <configuration+0x188>)
 8001506:	9300      	str	r3, [sp, #0]
 8001508:	2301      	movs	r3, #1
 800150a:	480e      	ldr	r0, [pc, #56]	; (8001544 <configuration+0x164>)
 800150c:	f001 fcc8 	bl	8002ea0 <HAL_I2C_Mem_Write>
					  HAL_Delay(1000);
 8001510:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8001514:	f000 fda4 	bl	8002060 <HAL_Delay>
					  HAL_I2C_Master_Receive(&hi2c1, add , config, 1, HAL_MAX_DELAY);
 8001518:	4b08      	ldr	r3, [pc, #32]	; (800153c <configuration+0x15c>)
 800151a:	781b      	ldrb	r3, [r3, #0]
 800151c:	b299      	uxth	r1, r3
 800151e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001522:	9300      	str	r3, [sp, #0]
 8001524:	2301      	movs	r3, #1
 8001526:	4a0f      	ldr	r2, [pc, #60]	; (8001564 <configuration+0x184>)
 8001528:	4806      	ldr	r0, [pc, #24]	; (8001544 <configuration+0x164>)
 800152a:	f001 fa93 	bl	8002a54 <HAL_I2C_Master_Receive>
					  printf("Config Set\n\r");
 800152e:	480f      	ldr	r0, [pc, #60]	; (800156c <configuration+0x18c>)
 8001530:	f004 fac8 	bl	8005ac4 <iprintf>
			 }
 8001534:	bf00      	nop
 8001536:	46bd      	mov	sp, r7
 8001538:	bd80      	pop	{r7, pc}
 800153a:	bf00      	nop
 800153c:	20000000 	.word	0x20000000
 8001540:	20000298 	.word	0x20000298
 8001544:	200001fc 	.word	0x200001fc
 8001548:	20000658 	.word	0x20000658
 800154c:	08007ca0 	.word	0x08007ca0
 8001550:	08007cac 	.word	0x08007cac
 8001554:	200002a0 	.word	0x200002a0
 8001558:	200002a8 	.word	0x200002a8
 800155c:	200002b4 	.word	0x200002b4
 8001560:	08007cbc 	.word	0x08007cbc
 8001564:	200002b8 	.word	0x200002b8
 8001568:	200002b9 	.word	0x200002b9
 800156c:	08007ccc 	.word	0x08007ccc

08001570 <temp_calc>:
void temp_calc (void){
 8001570:	b580      	push	{r7, lr}
 8001572:	b084      	sub	sp, #16
 8001574:	af04      	add	r7, sp, #16

			  if(config[0]==0x00){
 8001576:	4b3f      	ldr	r3, [pc, #252]	; (8001674 <temp_calc+0x104>)
 8001578:	781b      	ldrb	r3, [r3, #0]
 800157a:	2b00      	cmp	r3, #0
 800157c:	d177      	bne.n	800166e <temp_calc+0xfe>
				  calibdata[0]=0x88;
 800157e:	4b3e      	ldr	r3, [pc, #248]	; (8001678 <temp_calc+0x108>)
 8001580:	2288      	movs	r2, #136	; 0x88
 8001582:	701a      	strb	r2, [r3, #0]
		//		  HAL_I2C_Master_Receive(&hi2c1, add , calibdata, 6, HAL_MAX_DELAY);
				  HAL_I2C_Mem_Read(&hi2c1,add,calibdata[0],I2C_MEMADD_SIZE_8BIT,(&calibdata[0]),6,HAL_MAX_DELAY);
 8001584:	4b3d      	ldr	r3, [pc, #244]	; (800167c <temp_calc+0x10c>)
 8001586:	781b      	ldrb	r3, [r3, #0]
 8001588:	b299      	uxth	r1, r3
 800158a:	4b3b      	ldr	r3, [pc, #236]	; (8001678 <temp_calc+0x108>)
 800158c:	781b      	ldrb	r3, [r3, #0]
 800158e:	b29a      	uxth	r2, r3
 8001590:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001594:	9302      	str	r3, [sp, #8]
 8001596:	2306      	movs	r3, #6
 8001598:	9301      	str	r3, [sp, #4]
 800159a:	4b37      	ldr	r3, [pc, #220]	; (8001678 <temp_calc+0x108>)
 800159c:	9300      	str	r3, [sp, #0]
 800159e:	2301      	movs	r3, #1
 80015a0:	4837      	ldr	r0, [pc, #220]	; (8001680 <temp_calc+0x110>)
 80015a2:	f001 fd77 	bl	8003094 <HAL_I2C_Mem_Read>
		//		  HAL_UART_Transmit(&huart2, calib, 6, HAL_MAX_DELAY);
				  dig_T1=(calibdata[1]<<8)| calibdata[0];
 80015a6:	4b34      	ldr	r3, [pc, #208]	; (8001678 <temp_calc+0x108>)
 80015a8:	785b      	ldrb	r3, [r3, #1]
 80015aa:	021b      	lsls	r3, r3, #8
 80015ac:	b21a      	sxth	r2, r3
 80015ae:	4b32      	ldr	r3, [pc, #200]	; (8001678 <temp_calc+0x108>)
 80015b0:	781b      	ldrb	r3, [r3, #0]
 80015b2:	b21b      	sxth	r3, r3
 80015b4:	4313      	orrs	r3, r2
 80015b6:	b21b      	sxth	r3, r3
 80015b8:	b29a      	uxth	r2, r3
 80015ba:	4b32      	ldr	r3, [pc, #200]	; (8001684 <temp_calc+0x114>)
 80015bc:	801a      	strh	r2, [r3, #0]
				  dig_T2=(calibdata[3]<<8)| calibdata[2];
 80015be:	4b2e      	ldr	r3, [pc, #184]	; (8001678 <temp_calc+0x108>)
 80015c0:	78db      	ldrb	r3, [r3, #3]
 80015c2:	021b      	lsls	r3, r3, #8
 80015c4:	b21a      	sxth	r2, r3
 80015c6:	4b2c      	ldr	r3, [pc, #176]	; (8001678 <temp_calc+0x108>)
 80015c8:	789b      	ldrb	r3, [r3, #2]
 80015ca:	b21b      	sxth	r3, r3
 80015cc:	4313      	orrs	r3, r2
 80015ce:	b21a      	sxth	r2, r3
 80015d0:	4b2d      	ldr	r3, [pc, #180]	; (8001688 <temp_calc+0x118>)
 80015d2:	801a      	strh	r2, [r3, #0]
				  dig_T3=(calibdata[5]<<8)| calibdata[4];
 80015d4:	4b28      	ldr	r3, [pc, #160]	; (8001678 <temp_calc+0x108>)
 80015d6:	795b      	ldrb	r3, [r3, #5]
 80015d8:	021b      	lsls	r3, r3, #8
 80015da:	b21a      	sxth	r2, r3
 80015dc:	4b26      	ldr	r3, [pc, #152]	; (8001678 <temp_calc+0x108>)
 80015de:	791b      	ldrb	r3, [r3, #4]
 80015e0:	b21b      	sxth	r3, r3
 80015e2:	4313      	orrs	r3, r2
 80015e4:	b21a      	sxth	r2, r3
 80015e6:	4b29      	ldr	r3, [pc, #164]	; (800168c <temp_calc+0x11c>)
 80015e8:	801a      	strh	r2, [r3, #0]
		//		  printf("dig_T1:%d dig_T2:%d dig_T3:%d\n\r",dig_T1,dig_T2,dig_T3);
//				  temp_lsb[0]=0xFB;
//				  temp_msb[0]=0xFA;
//				  temp_xlsb[0]=0xFC;

				  if(status[0]==0&&status[3]==0){
 80015ea:	4b29      	ldr	r3, [pc, #164]	; (8001690 <temp_calc+0x120>)
 80015ec:	781b      	ldrb	r3, [r3, #0]
 80015ee:	2b00      	cmp	r3, #0
 80015f0:	d13d      	bne.n	800166e <temp_calc+0xfe>
 80015f2:	4b27      	ldr	r3, [pc, #156]	; (8001690 <temp_calc+0x120>)
 80015f4:	78db      	ldrb	r3, [r3, #3]
 80015f6:	2b00      	cmp	r3, #0
 80015f8:	d139      	bne.n	800166e <temp_calc+0xfe>
	//			  temp_raw=(temp_xlsb[0]>>4)|(temp_lsb[0]<<4)|(temp_msb[0]<<12);
		//		  temp_raw=519888;
		//		  compute_temperature(temp_raw);
		//		  temp_final=bmp280_compensate_T_double(temp_raw);
		//		  printf("Temp_final%lf\n\r",temp_final);
						  temp_lsb[0]=0xFB;
 80015fa:	4b26      	ldr	r3, [pc, #152]	; (8001694 <temp_calc+0x124>)
 80015fc:	22fb      	movs	r2, #251	; 0xfb
 80015fe:	701a      	strb	r2, [r3, #0]
						  temp_msb[0]=0xFA;
 8001600:	4b25      	ldr	r3, [pc, #148]	; (8001698 <temp_calc+0x128>)
 8001602:	22fa      	movs	r2, #250	; 0xfa
 8001604:	701a      	strb	r2, [r3, #0]
						  temp_xlsb[0]=0xFC;
 8001606:	4b25      	ldr	r3, [pc, #148]	; (800169c <temp_calc+0x12c>)
 8001608:	22fc      	movs	r2, #252	; 0xfc
 800160a:	701a      	strb	r2, [r3, #0]
						  HAL_I2C_Mem_Read(&hi2c1,add,temp_msb[0],I2C_MEMADD_SIZE_8BIT,(&temp_msb[0]),3,HAL_MAX_DELAY);
 800160c:	4b1b      	ldr	r3, [pc, #108]	; (800167c <temp_calc+0x10c>)
 800160e:	781b      	ldrb	r3, [r3, #0]
 8001610:	b299      	uxth	r1, r3
 8001612:	4b21      	ldr	r3, [pc, #132]	; (8001698 <temp_calc+0x128>)
 8001614:	781b      	ldrb	r3, [r3, #0]
 8001616:	b29a      	uxth	r2, r3
 8001618:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800161c:	9302      	str	r3, [sp, #8]
 800161e:	2303      	movs	r3, #3
 8001620:	9301      	str	r3, [sp, #4]
 8001622:	4b1d      	ldr	r3, [pc, #116]	; (8001698 <temp_calc+0x128>)
 8001624:	9300      	str	r3, [sp, #0]
 8001626:	2301      	movs	r3, #1
 8001628:	4815      	ldr	r0, [pc, #84]	; (8001680 <temp_calc+0x110>)
 800162a:	f001 fd33 	bl	8003094 <HAL_I2C_Mem_Read>
						  temp_lsb[0]=temp_msb[1];
 800162e:	4b1a      	ldr	r3, [pc, #104]	; (8001698 <temp_calc+0x128>)
 8001630:	785a      	ldrb	r2, [r3, #1]
 8001632:	4b18      	ldr	r3, [pc, #96]	; (8001694 <temp_calc+0x124>)
 8001634:	701a      	strb	r2, [r3, #0]
						  temp_xlsb[0]=temp_msb[2];
 8001636:	4b18      	ldr	r3, [pc, #96]	; (8001698 <temp_calc+0x128>)
 8001638:	789a      	ldrb	r2, [r3, #2]
 800163a:	4b18      	ldr	r3, [pc, #96]	; (800169c <temp_calc+0x12c>)
 800163c:	701a      	strb	r2, [r3, #0]
		//	 	 		  temp_lsb[0]=0x91;
		//	 	 		  temp_xlsb[0]=0x2<<4;
		//	 	 		  temp_msb[0]=0x73;
		//	 	 		  printf("lsb:%d xlsb:%d,msb:%d\n\r",temp_lsb[0],temp_xlsb[0],temp_msb[0]);
						  temp_raw=(temp_xlsb[0]>>4)|(temp_lsb[0]<<4)|(temp_msb[0]<<12);
 800163e:	4b17      	ldr	r3, [pc, #92]	; (800169c <temp_calc+0x12c>)
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	091b      	lsrs	r3, r3, #4
 8001644:	b2db      	uxtb	r3, r3
 8001646:	461a      	mov	r2, r3
 8001648:	4b12      	ldr	r3, [pc, #72]	; (8001694 <temp_calc+0x124>)
 800164a:	781b      	ldrb	r3, [r3, #0]
 800164c:	011b      	lsls	r3, r3, #4
 800164e:	431a      	orrs	r2, r3
 8001650:	4b11      	ldr	r3, [pc, #68]	; (8001698 <temp_calc+0x128>)
 8001652:	781b      	ldrb	r3, [r3, #0]
 8001654:	031b      	lsls	r3, r3, #12
 8001656:	4313      	orrs	r3, r2
 8001658:	461a      	mov	r2, r3
 800165a:	4b11      	ldr	r3, [pc, #68]	; (80016a0 <temp_calc+0x130>)
 800165c:	601a      	str	r2, [r3, #0]
		//		 		  temp_raw=519888;
						  compute_temperature(temp_raw);
 800165e:	4b10      	ldr	r3, [pc, #64]	; (80016a0 <temp_calc+0x130>)
 8001660:	681b      	ldr	r3, [r3, #0]
 8001662:	4618      	mov	r0, r3
 8001664:	f7ff fe08 	bl	8001278 <compute_temperature>
		//	 		 	  temp_final=bmp280_compensate_T_double(temp_raw);
		//	 		      printf("Temp_final%lf\n\r",temp_final);
						  HAL_Delay(10);
 8001668:	200a      	movs	r0, #10
 800166a:	f000 fcf9 	bl	8002060 <HAL_Delay>
				  }
			  }
}
 800166e:	bf00      	nop
 8001670:	46bd      	mov	sp, r7
 8001672:	bd80      	pop	{r7, pc}
 8001674:	200002b8 	.word	0x200002b8
 8001678:	20000620 	.word	0x20000620
 800167c:	20000000 	.word	0x20000000
 8001680:	200001fc 	.word	0x200001fc
 8001684:	2000063c 	.word	0x2000063c
 8001688:	20000640 	.word	0x20000640
 800168c:	20000642 	.word	0x20000642
 8001690:	200002a0 	.word	0x200002a0
 8001694:	200002cc 	.word	0x200002cc
 8001698:	200002dc 	.word	0x200002dc
 800169c:	200002d4 	.word	0x200002d4
 80016a0:	2000060c 	.word	0x2000060c

080016a4 <press_calc>:


void press_calc(void){
 80016a4:	b590      	push	{r4, r7, lr}
 80016a6:	b085      	sub	sp, #20
 80016a8:	af04      	add	r7, sp, #16
	static int i=0;
	if(config[0]==0x00){
 80016aa:	4b89      	ldr	r3, [pc, #548]	; (80018d0 <press_calc+0x22c>)
 80016ac:	781b      	ldrb	r3, [r3, #0]
 80016ae:	2b00      	cmp	r3, #0
 80016b0:	f040 810a 	bne.w	80018c8 <press_calc+0x224>
	 calibdata_press[0]=0x8E;
 80016b4:	4b87      	ldr	r3, [pc, #540]	; (80018d4 <press_calc+0x230>)
 80016b6:	228e      	movs	r2, #142	; 0x8e
 80016b8:	701a      	strb	r2, [r3, #0]
	 				  HAL_I2C_Master_Receive(&hi2c1, add , calibdata, 18, HAL_MAX_DELAY);
 80016ba:	4b87      	ldr	r3, [pc, #540]	; (80018d8 <press_calc+0x234>)
 80016bc:	781b      	ldrb	r3, [r3, #0]
 80016be:	b299      	uxth	r1, r3
 80016c0:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80016c4:	9300      	str	r3, [sp, #0]
 80016c6:	2312      	movs	r3, #18
 80016c8:	4a84      	ldr	r2, [pc, #528]	; (80018dc <press_calc+0x238>)
 80016ca:	4885      	ldr	r0, [pc, #532]	; (80018e0 <press_calc+0x23c>)
 80016cc:	f001 f9c2 	bl	8002a54 <HAL_I2C_Master_Receive>
//	 				  HAL_I2C_Mem_Read(&hi2c1,add,calibdata[0],I2C_MEMADD_SIZE_8BIT,(&calibdata[0]),18,HAL_MAX_DELAY);
	 		//		  HAL_UART_Transmit(&huart2, calib, 6, HAL_MAX_DELAY);
	 				  dig_P1=(calibdata_press[1]<<8)| calibdata_press[0];
 80016d0:	4b80      	ldr	r3, [pc, #512]	; (80018d4 <press_calc+0x230>)
 80016d2:	785b      	ldrb	r3, [r3, #1]
 80016d4:	021b      	lsls	r3, r3, #8
 80016d6:	b21a      	sxth	r2, r3
 80016d8:	4b7e      	ldr	r3, [pc, #504]	; (80018d4 <press_calc+0x230>)
 80016da:	781b      	ldrb	r3, [r3, #0]
 80016dc:	b21b      	sxth	r3, r3
 80016de:	4313      	orrs	r3, r2
 80016e0:	b21b      	sxth	r3, r3
 80016e2:	b29a      	uxth	r2, r3
 80016e4:	4b7f      	ldr	r3, [pc, #508]	; (80018e4 <press_calc+0x240>)
 80016e6:	801a      	strh	r2, [r3, #0]
	 				  dig_P2=(calibdata_press[3]<<8)| calibdata_press[2];
 80016e8:	4b7a      	ldr	r3, [pc, #488]	; (80018d4 <press_calc+0x230>)
 80016ea:	78db      	ldrb	r3, [r3, #3]
 80016ec:	021b      	lsls	r3, r3, #8
 80016ee:	b21a      	sxth	r2, r3
 80016f0:	4b78      	ldr	r3, [pc, #480]	; (80018d4 <press_calc+0x230>)
 80016f2:	789b      	ldrb	r3, [r3, #2]
 80016f4:	b21b      	sxth	r3, r3
 80016f6:	4313      	orrs	r3, r2
 80016f8:	b21a      	sxth	r2, r3
 80016fa:	4b7b      	ldr	r3, [pc, #492]	; (80018e8 <press_calc+0x244>)
 80016fc:	801a      	strh	r2, [r3, #0]
	 				  dig_P3=(calibdata_press[5]<<8)| calibdata_press[4];
 80016fe:	4b75      	ldr	r3, [pc, #468]	; (80018d4 <press_calc+0x230>)
 8001700:	795b      	ldrb	r3, [r3, #5]
 8001702:	021b      	lsls	r3, r3, #8
 8001704:	b21a      	sxth	r2, r3
 8001706:	4b73      	ldr	r3, [pc, #460]	; (80018d4 <press_calc+0x230>)
 8001708:	791b      	ldrb	r3, [r3, #4]
 800170a:	b21b      	sxth	r3, r3
 800170c:	4313      	orrs	r3, r2
 800170e:	b21a      	sxth	r2, r3
 8001710:	4b76      	ldr	r3, [pc, #472]	; (80018ec <press_calc+0x248>)
 8001712:	801a      	strh	r2, [r3, #0]
	 				  dig_P4=(calibdata_press[7]<<8)| calibdata_press[6];
 8001714:	4b6f      	ldr	r3, [pc, #444]	; (80018d4 <press_calc+0x230>)
 8001716:	79db      	ldrb	r3, [r3, #7]
 8001718:	021b      	lsls	r3, r3, #8
 800171a:	b21a      	sxth	r2, r3
 800171c:	4b6d      	ldr	r3, [pc, #436]	; (80018d4 <press_calc+0x230>)
 800171e:	799b      	ldrb	r3, [r3, #6]
 8001720:	b21b      	sxth	r3, r3
 8001722:	4313      	orrs	r3, r2
 8001724:	b21a      	sxth	r2, r3
 8001726:	4b72      	ldr	r3, [pc, #456]	; (80018f0 <press_calc+0x24c>)
 8001728:	801a      	strh	r2, [r3, #0]
	 				  dig_P5=(calibdata_press[9]<<8)| calibdata_press[8];
 800172a:	4b6a      	ldr	r3, [pc, #424]	; (80018d4 <press_calc+0x230>)
 800172c:	7a5b      	ldrb	r3, [r3, #9]
 800172e:	021b      	lsls	r3, r3, #8
 8001730:	b21a      	sxth	r2, r3
 8001732:	4b68      	ldr	r3, [pc, #416]	; (80018d4 <press_calc+0x230>)
 8001734:	7a1b      	ldrb	r3, [r3, #8]
 8001736:	b21b      	sxth	r3, r3
 8001738:	4313      	orrs	r3, r2
 800173a:	b21a      	sxth	r2, r3
 800173c:	4b6d      	ldr	r3, [pc, #436]	; (80018f4 <press_calc+0x250>)
 800173e:	801a      	strh	r2, [r3, #0]
	 				  dig_P6=(calibdata_press[11]<<8)| calibdata_press[10];
 8001740:	4b64      	ldr	r3, [pc, #400]	; (80018d4 <press_calc+0x230>)
 8001742:	7adb      	ldrb	r3, [r3, #11]
 8001744:	021b      	lsls	r3, r3, #8
 8001746:	b21a      	sxth	r2, r3
 8001748:	4b62      	ldr	r3, [pc, #392]	; (80018d4 <press_calc+0x230>)
 800174a:	7a9b      	ldrb	r3, [r3, #10]
 800174c:	b21b      	sxth	r3, r3
 800174e:	4313      	orrs	r3, r2
 8001750:	b21a      	sxth	r2, r3
 8001752:	4b69      	ldr	r3, [pc, #420]	; (80018f8 <press_calc+0x254>)
 8001754:	801a      	strh	r2, [r3, #0]
	 				  dig_P7=(calibdata_press[13]<<8)| calibdata_press[12];
 8001756:	4b5f      	ldr	r3, [pc, #380]	; (80018d4 <press_calc+0x230>)
 8001758:	7b5b      	ldrb	r3, [r3, #13]
 800175a:	021b      	lsls	r3, r3, #8
 800175c:	b21a      	sxth	r2, r3
 800175e:	4b5d      	ldr	r3, [pc, #372]	; (80018d4 <press_calc+0x230>)
 8001760:	7b1b      	ldrb	r3, [r3, #12]
 8001762:	b21b      	sxth	r3, r3
 8001764:	4313      	orrs	r3, r2
 8001766:	b21a      	sxth	r2, r3
 8001768:	4b64      	ldr	r3, [pc, #400]	; (80018fc <press_calc+0x258>)
 800176a:	801a      	strh	r2, [r3, #0]
	 				  dig_P8=(calibdata_press[15]<<8)| calibdata_press[14];
 800176c:	4b59      	ldr	r3, [pc, #356]	; (80018d4 <press_calc+0x230>)
 800176e:	7bdb      	ldrb	r3, [r3, #15]
 8001770:	021b      	lsls	r3, r3, #8
 8001772:	b21a      	sxth	r2, r3
 8001774:	4b57      	ldr	r3, [pc, #348]	; (80018d4 <press_calc+0x230>)
 8001776:	7b9b      	ldrb	r3, [r3, #14]
 8001778:	b21b      	sxth	r3, r3
 800177a:	4313      	orrs	r3, r2
 800177c:	b21a      	sxth	r2, r3
 800177e:	4b60      	ldr	r3, [pc, #384]	; (8001900 <press_calc+0x25c>)
 8001780:	801a      	strh	r2, [r3, #0]
	 				  dig_P9=(calibdata_press[17]<<8)| calibdata_press[16];
 8001782:	4b54      	ldr	r3, [pc, #336]	; (80018d4 <press_calc+0x230>)
 8001784:	7c5b      	ldrb	r3, [r3, #17]
 8001786:	021b      	lsls	r3, r3, #8
 8001788:	b21a      	sxth	r2, r3
 800178a:	4b52      	ldr	r3, [pc, #328]	; (80018d4 <press_calc+0x230>)
 800178c:	7c1b      	ldrb	r3, [r3, #16]
 800178e:	b21b      	sxth	r3, r3
 8001790:	4313      	orrs	r3, r2
 8001792:	b21a      	sxth	r2, r3
 8001794:	4b5b      	ldr	r3, [pc, #364]	; (8001904 <press_calc+0x260>)
 8001796:	801a      	strh	r2, [r3, #0]
//	 				  printf("P1:%d,P2:%d,P3:%d,P4:%d,P5:%d,P6:%d,p7:%d,P8:%d,P9:%d\n\r",dig_P1,dig_P2,dig_P3,dig_P4,dig_P5,dig_P6,dig_P7,dig_P8,dig_P9);

	 if(status[0]==0&&status[3]==0){
 8001798:	4b5b      	ldr	r3, [pc, #364]	; (8001908 <press_calc+0x264>)
 800179a:	781b      	ldrb	r3, [r3, #0]
 800179c:	2b00      	cmp	r3, #0
 800179e:	f040 8093 	bne.w	80018c8 <press_calc+0x224>
 80017a2:	4b59      	ldr	r3, [pc, #356]	; (8001908 <press_calc+0x264>)
 80017a4:	78db      	ldrb	r3, [r3, #3]
 80017a6:	2b00      	cmp	r3, #0
 80017a8:	f040 808e 	bne.w	80018c8 <press_calc+0x224>
	 	//			  temp_raw=(temp_xlsb[0]>>4)|(temp_lsb[0]<<4)|(temp_msb[0]<<12);
	 		//		  temp_raw=519888;
	 		//		  compute_temperature(temp_raw);
	 		//		  temp_final=bmp280_compensate_T_double(temp_raw);
	 		//		  printf("Temp_final%lf\n\r",temp_final);
	 						  press_lsb[0]=0xF8;
 80017ac:	4b57      	ldr	r3, [pc, #348]	; (800190c <press_calc+0x268>)
 80017ae:	22f8      	movs	r2, #248	; 0xf8
 80017b0:	701a      	strb	r2, [r3, #0]
	 						  press_msb[0]=0xF7;
 80017b2:	4b57      	ldr	r3, [pc, #348]	; (8001910 <press_calc+0x26c>)
 80017b4:	22f7      	movs	r2, #247	; 0xf7
 80017b6:	701a      	strb	r2, [r3, #0]
	 						  press_xlsb[0]=0xF9;
 80017b8:	4b56      	ldr	r3, [pc, #344]	; (8001914 <press_calc+0x270>)
 80017ba:	22f9      	movs	r2, #249	; 0xf9
 80017bc:	701a      	strb	r2, [r3, #0]
	 						  HAL_I2C_Mem_Read(&hi2c1,add,press_msb[0],I2C_MEMADD_SIZE_8BIT,(&press_msb[0]),3,HAL_MAX_DELAY);
 80017be:	4b46      	ldr	r3, [pc, #280]	; (80018d8 <press_calc+0x234>)
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	b299      	uxth	r1, r3
 80017c4:	4b52      	ldr	r3, [pc, #328]	; (8001910 <press_calc+0x26c>)
 80017c6:	781b      	ldrb	r3, [r3, #0]
 80017c8:	b29a      	uxth	r2, r3
 80017ca:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80017ce:	9302      	str	r3, [sp, #8]
 80017d0:	2303      	movs	r3, #3
 80017d2:	9301      	str	r3, [sp, #4]
 80017d4:	4b4e      	ldr	r3, [pc, #312]	; (8001910 <press_calc+0x26c>)
 80017d6:	9300      	str	r3, [sp, #0]
 80017d8:	2301      	movs	r3, #1
 80017da:	4841      	ldr	r0, [pc, #260]	; (80018e0 <press_calc+0x23c>)
 80017dc:	f001 fc5a 	bl	8003094 <HAL_I2C_Mem_Read>
	 						  press_lsb[0]=press_msb[1];
 80017e0:	4b4b      	ldr	r3, [pc, #300]	; (8001910 <press_calc+0x26c>)
 80017e2:	785a      	ldrb	r2, [r3, #1]
 80017e4:	4b49      	ldr	r3, [pc, #292]	; (800190c <press_calc+0x268>)
 80017e6:	701a      	strb	r2, [r3, #0]
	 						  press_xlsb[0]=press_msb[2];
 80017e8:	4b49      	ldr	r3, [pc, #292]	; (8001910 <press_calc+0x26c>)
 80017ea:	789a      	ldrb	r2, [r3, #2]
 80017ec:	4b49      	ldr	r3, [pc, #292]	; (8001914 <press_calc+0x270>)
 80017ee:	701a      	strb	r2, [r3, #0]
	 		//	 	 		  temp_lsb[0]=0x91;
	 		//	 	 		  temp_xlsb[0]=0x2<<4;
	 		//	 	 		  temp_msb[0]=0x73;
	 		//	 	 		  printf("lsb:%d xlsb:%d,msb:%d\n\r",temp_lsb[0],temp_xlsb[0],temp_msb[0]);
	 						  press_raw=(press_xlsb[0]>>4)|(press_lsb[0]<<4)|(press_msb[0]<<12);
 80017f0:	4b48      	ldr	r3, [pc, #288]	; (8001914 <press_calc+0x270>)
 80017f2:	781b      	ldrb	r3, [r3, #0]
 80017f4:	091b      	lsrs	r3, r3, #4
 80017f6:	b2db      	uxtb	r3, r3
 80017f8:	461a      	mov	r2, r3
 80017fa:	4b44      	ldr	r3, [pc, #272]	; (800190c <press_calc+0x268>)
 80017fc:	781b      	ldrb	r3, [r3, #0]
 80017fe:	011b      	lsls	r3, r3, #4
 8001800:	431a      	orrs	r2, r3
 8001802:	4b43      	ldr	r3, [pc, #268]	; (8001910 <press_calc+0x26c>)
 8001804:	781b      	ldrb	r3, [r3, #0]
 8001806:	031b      	lsls	r3, r3, #12
 8001808:	4313      	orrs	r3, r2
 800180a:	461a      	mov	r2, r3
 800180c:	4b42      	ldr	r3, [pc, #264]	; (8001918 <press_calc+0x274>)
 800180e:	601a      	str	r2, [r3, #0]
	 		//		 		  temp_raw=519888;
	 						 final_press=bmp280_compensate_P_double(press_raw)/1000;
 8001810:	4b41      	ldr	r3, [pc, #260]	; (8001918 <press_calc+0x274>)
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	4618      	mov	r0, r3
 8001816:	f7ff fb7f 	bl	8000f18 <bmp280_compensate_P_double>
 800181a:	ec51 0b10 	vmov	r0, r1, d0
 800181e:	f04f 0200 	mov.w	r2, #0
 8001822:	4b3e      	ldr	r3, [pc, #248]	; (800191c <press_calc+0x278>)
 8001824:	f7ff f832 	bl	800088c <__aeabi_ddiv>
 8001828:	4602      	mov	r2, r0
 800182a:	460b      	mov	r3, r1
 800182c:	493c      	ldr	r1, [pc, #240]	; (8001920 <press_calc+0x27c>)
 800182e:	e9c1 2300 	strd	r2, r3, [r1]
	 						 pressure[i]=final_press;
 8001832:	4b3b      	ldr	r3, [pc, #236]	; (8001920 <press_calc+0x27c>)
 8001834:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001838:	493a      	ldr	r1, [pc, #232]	; (8001924 <press_calc+0x280>)
 800183a:	680c      	ldr	r4, [r1, #0]
 800183c:	4610      	mov	r0, r2
 800183e:	4619      	mov	r1, r3
 8001840:	f7ff f9aa 	bl	8000b98 <__aeabi_d2iz>
 8001844:	4603      	mov	r3, r0
 8001846:	4a38      	ldr	r2, [pc, #224]	; (8001928 <press_calc+0x284>)
 8001848:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 							 avg_press_final+=pressure[i];
 800184c:	4b35      	ldr	r3, [pc, #212]	; (8001924 <press_calc+0x280>)
 800184e:	681b      	ldr	r3, [r3, #0]
 8001850:	4a35      	ldr	r2, [pc, #212]	; (8001928 <press_calc+0x284>)
 8001852:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001856:	ee07 3a90 	vmov	s15, r3
 800185a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800185e:	4b33      	ldr	r3, [pc, #204]	; (800192c <press_calc+0x288>)
 8001860:	edd3 7a00 	vldr	s15, [r3]
 8001864:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001868:	4b30      	ldr	r3, [pc, #192]	; (800192c <press_calc+0x288>)
 800186a:	edc3 7a00 	vstr	s15, [r3]
 							 i++;
 800186e:	4b2d      	ldr	r3, [pc, #180]	; (8001924 <press_calc+0x280>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	3301      	adds	r3, #1
 8001874:	4a2b      	ldr	r2, [pc, #172]	; (8001924 <press_calc+0x280>)
 8001876:	6013      	str	r3, [r2, #0]
	 						 if(i == 99){
 8001878:	4b2a      	ldr	r3, [pc, #168]	; (8001924 <press_calc+0x280>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	2b63      	cmp	r3, #99	; 0x63
 800187e:	d123      	bne.n	80018c8 <press_calc+0x224>
	 							 avg_press_final=avg_press_final/100;
 8001880:	4b2a      	ldr	r3, [pc, #168]	; (800192c <press_calc+0x288>)
 8001882:	ed93 7a00 	vldr	s14, [r3]
 8001886:	eddf 6a2a 	vldr	s13, [pc, #168]	; 8001930 <press_calc+0x28c>
 800188a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800188e:	4b27      	ldr	r3, [pc, #156]	; (800192c <press_calc+0x288>)
 8001890:	edc3 7a00 	vstr	s15, [r3]
	 							 avg_press_final-=150;
 8001894:	4b25      	ldr	r3, [pc, #148]	; (800192c <press_calc+0x288>)
 8001896:	edd3 7a00 	vldr	s15, [r3]
 800189a:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8001934 <press_calc+0x290>
 800189e:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80018a2:	4b22      	ldr	r3, [pc, #136]	; (800192c <press_calc+0x288>)
 80018a4:	edc3 7a00 	vstr	s15, [r3]
	 	 						printf("Press_final:%lfpa\n\r",avg_press_final);
 80018a8:	4b20      	ldr	r3, [pc, #128]	; (800192c <press_calc+0x288>)
 80018aa:	681b      	ldr	r3, [r3, #0]
 80018ac:	4618      	mov	r0, r3
 80018ae:	f7fe fe6b 	bl	8000588 <__aeabi_f2d>
 80018b2:	4602      	mov	r2, r0
 80018b4:	460b      	mov	r3, r1
 80018b6:	4820      	ldr	r0, [pc, #128]	; (8001938 <press_calc+0x294>)
 80018b8:	f004 f904 	bl	8005ac4 <iprintf>
	 	 						  HAL_Delay(10);
 80018bc:	200a      	movs	r0, #10
 80018be:	f000 fbcf 	bl	8002060 <HAL_Delay>
	 	 						  i=0;
 80018c2:	4b18      	ldr	r3, [pc, #96]	; (8001924 <press_calc+0x280>)
 80018c4:	2200      	movs	r2, #0
 80018c6:	601a      	str	r2, [r3, #0]
	 		//	 		 	  temp_final=bmp280_compensate_T_double(temp_raw);
	 		//	 		      printf("Temp_final%lf\n\r",temp_final);

	 				  }
	}
}
 80018c8:	bf00      	nop
 80018ca:	3704      	adds	r7, #4
 80018cc:	46bd      	mov	sp, r7
 80018ce:	bd90      	pop	{r4, r7, pc}
 80018d0:	200002b8 	.word	0x200002b8
 80018d4:	20000628 	.word	0x20000628
 80018d8:	20000000 	.word	0x20000000
 80018dc:	20000620 	.word	0x20000620
 80018e0:	200001fc 	.word	0x200001fc
 80018e4:	2000063e 	.word	0x2000063e
 80018e8:	20000644 	.word	0x20000644
 80018ec:	20000646 	.word	0x20000646
 80018f0:	20000648 	.word	0x20000648
 80018f4:	2000064a 	.word	0x2000064a
 80018f8:	2000064c 	.word	0x2000064c
 80018fc:	2000064e 	.word	0x2000064e
 8001900:	20000650 	.word	0x20000650
 8001904:	20000652 	.word	0x20000652
 8001908:	200002a0 	.word	0x200002a0
 800190c:	200002bc 	.word	0x200002bc
 8001910:	200002c4 	.word	0x200002c4
 8001914:	200002c8 	.word	0x200002c8
 8001918:	20000610 	.word	0x20000610
 800191c:	408f4000 	.word	0x408f4000
 8001920:	20000618 	.word	0x20000618
 8001924:	2000065c 	.word	0x2000065c
 8001928:	20000474 	.word	0x20000474
 800192c:	20000608 	.word	0x20000608
 8001930:	42c80000 	.word	0x42c80000
 8001934:	43160000 	.word	0x43160000
 8001938:	08007cdc 	.word	0x08007cdc

0800193c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001940:	f000 fb1c 	bl	8001f7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001944:	f000 f818 	bl	8001978 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001948:	f000 f8dc 	bl	8001b04 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 800194c:	f000 f8b0 	bl	8001ab0 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001950:	f000 f880 	bl	8001a54 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
//  sprintf(buf,"");
  /* USER CODE END 2 */
 id[0]= 0xD0;
 8001954:	4b06      	ldr	r3, [pc, #24]	; (8001970 <main+0x34>)
 8001956:	22d0      	movs	r2, #208	; 0xd0
 8001958:	701a      	strb	r2, [r3, #0]
 id_16[0]= 0xD0;
 800195a:	4b06      	ldr	r3, [pc, #24]	; (8001974 <main+0x38>)
 800195c:	22d0      	movs	r2, #208	; 0xd0
 800195e:	801a      	strh	r2, [r3, #0]
 configuration();
 8001960:	f7ff fd3e 	bl	80013e0 <configuration>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
	  temp_calc();
 8001964:	f7ff fe04 	bl	8001570 <temp_calc>
	  press_calc();
 8001968:	f7ff fe9c 	bl	80016a4 <press_calc>
	  temp_calc();
 800196c:	e7fa      	b.n	8001964 <main+0x28>
 800196e:	bf00      	nop
 8001970:	20000298 	.word	0x20000298
 8001974:	20000294 	.word	0x20000294

08001978 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001978:	b580      	push	{r7, lr}
 800197a:	b094      	sub	sp, #80	; 0x50
 800197c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800197e:	f107 031c 	add.w	r3, r7, #28
 8001982:	2234      	movs	r2, #52	; 0x34
 8001984:	2100      	movs	r1, #0
 8001986:	4618      	mov	r0, r3
 8001988:	f003 fc2a 	bl	80051e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800198c:	f107 0308 	add.w	r3, r7, #8
 8001990:	2200      	movs	r2, #0
 8001992:	601a      	str	r2, [r3, #0]
 8001994:	605a      	str	r2, [r3, #4]
 8001996:	609a      	str	r2, [r3, #8]
 8001998:	60da      	str	r2, [r3, #12]
 800199a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 800199c:	2300      	movs	r3, #0
 800199e:	607b      	str	r3, [r7, #4]
 80019a0:	4b2a      	ldr	r3, [pc, #168]	; (8001a4c <SystemClock_Config+0xd4>)
 80019a2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019a4:	4a29      	ldr	r2, [pc, #164]	; (8001a4c <SystemClock_Config+0xd4>)
 80019a6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80019aa:	6413      	str	r3, [r2, #64]	; 0x40
 80019ac:	4b27      	ldr	r3, [pc, #156]	; (8001a4c <SystemClock_Config+0xd4>)
 80019ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80019b0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80019b4:	607b      	str	r3, [r7, #4]
 80019b6:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80019b8:	2300      	movs	r3, #0
 80019ba:	603b      	str	r3, [r7, #0]
 80019bc:	4b24      	ldr	r3, [pc, #144]	; (8001a50 <SystemClock_Config+0xd8>)
 80019be:	681b      	ldr	r3, [r3, #0]
 80019c0:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 80019c4:	4a22      	ldr	r2, [pc, #136]	; (8001a50 <SystemClock_Config+0xd8>)
 80019c6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80019ca:	6013      	str	r3, [r2, #0]
 80019cc:	4b20      	ldr	r3, [pc, #128]	; (8001a50 <SystemClock_Config+0xd8>)
 80019ce:	681b      	ldr	r3, [r3, #0]
 80019d0:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 80019d4:	603b      	str	r3, [r7, #0]
 80019d6:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80019d8:	2302      	movs	r3, #2
 80019da:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019dc:	2301      	movs	r3, #1
 80019de:	62bb      	str	r3, [r7, #40]	; 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80019e0:	2310      	movs	r3, #16
 80019e2:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019e4:	2302      	movs	r3, #2
 80019e6:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80019e8:	2300      	movs	r3, #0
 80019ea:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 16;
 80019ec:	2310      	movs	r3, #16
 80019ee:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 336;
 80019f0:	f44f 73a8 	mov.w	r3, #336	; 0x150
 80019f4:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 80019f6:	2304      	movs	r3, #4
 80019f8:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 80019fa:	2302      	movs	r3, #2
 80019fc:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 80019fe:	2302      	movs	r3, #2
 8001a00:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a02:	f107 031c 	add.w	r3, r7, #28
 8001a06:	4618      	mov	r0, r3
 8001a08:	f002 fd60 	bl	80044cc <HAL_RCC_OscConfig>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d001      	beq.n	8001a16 <SystemClock_Config+0x9e>
  {
    Error_Handler();
 8001a12:	f000 f8e5 	bl	8001be0 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a16:	230f      	movs	r3, #15
 8001a18:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a1a:	2302      	movs	r3, #2
 8001a1c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a1e:	2300      	movs	r3, #0
 8001a20:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a22:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001a26:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a28:	2300      	movs	r3, #0
 8001a2a:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a2c:	f107 0308 	add.w	r3, r7, #8
 8001a30:	2102      	movs	r1, #2
 8001a32:	4618      	mov	r0, r3
 8001a34:	f002 fa00 	bl	8003e38 <HAL_RCC_ClockConfig>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d001      	beq.n	8001a42 <SystemClock_Config+0xca>
  {
    Error_Handler();
 8001a3e:	f000 f8cf 	bl	8001be0 <Error_Handler>
  }
}
 8001a42:	bf00      	nop
 8001a44:	3750      	adds	r7, #80	; 0x50
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	40023800 	.word	0x40023800
 8001a50:	40007000 	.word	0x40007000

08001a54 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a58:	4b12      	ldr	r3, [pc, #72]	; (8001aa4 <MX_I2C1_Init+0x50>)
 8001a5a:	4a13      	ldr	r2, [pc, #76]	; (8001aa8 <MX_I2C1_Init+0x54>)
 8001a5c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 1000000;
 8001a5e:	4b11      	ldr	r3, [pc, #68]	; (8001aa4 <MX_I2C1_Init+0x50>)
 8001a60:	4a12      	ldr	r2, [pc, #72]	; (8001aac <MX_I2C1_Init+0x58>)
 8001a62:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a64:	4b0f      	ldr	r3, [pc, #60]	; (8001aa4 <MX_I2C1_Init+0x50>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a6a:	4b0e      	ldr	r3, [pc, #56]	; (8001aa4 <MX_I2C1_Init+0x50>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a70:	4b0c      	ldr	r3, [pc, #48]	; (8001aa4 <MX_I2C1_Init+0x50>)
 8001a72:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8001a76:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a78:	4b0a      	ldr	r3, [pc, #40]	; (8001aa4 <MX_I2C1_Init+0x50>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a7e:	4b09      	ldr	r3, [pc, #36]	; (8001aa4 <MX_I2C1_Init+0x50>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a84:	4b07      	ldr	r3, [pc, #28]	; (8001aa4 <MX_I2C1_Init+0x50>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a8a:	4b06      	ldr	r3, [pc, #24]	; (8001aa4 <MX_I2C1_Init+0x50>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a90:	4804      	ldr	r0, [pc, #16]	; (8001aa4 <MX_I2C1_Init+0x50>)
 8001a92:	f000 fd9d 	bl	80025d0 <HAL_I2C_Init>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d001      	beq.n	8001aa0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a9c:	f000 f8a0 	bl	8001be0 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001aa0:	bf00      	nop
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	200001fc 	.word	0x200001fc
 8001aa8:	40005400 	.word	0x40005400
 8001aac:	000f4240 	.word	0x000f4240

08001ab0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ab4:	4b11      	ldr	r3, [pc, #68]	; (8001afc <MX_USART2_UART_Init+0x4c>)
 8001ab6:	4a12      	ldr	r2, [pc, #72]	; (8001b00 <MX_USART2_UART_Init+0x50>)
 8001ab8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001aba:	4b10      	ldr	r3, [pc, #64]	; (8001afc <MX_USART2_UART_Init+0x4c>)
 8001abc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001ac0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001ac2:	4b0e      	ldr	r3, [pc, #56]	; (8001afc <MX_USART2_UART_Init+0x4c>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ac8:	4b0c      	ldr	r3, [pc, #48]	; (8001afc <MX_USART2_UART_Init+0x4c>)
 8001aca:	2200      	movs	r2, #0
 8001acc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ace:	4b0b      	ldr	r3, [pc, #44]	; (8001afc <MX_USART2_UART_Init+0x4c>)
 8001ad0:	2200      	movs	r2, #0
 8001ad2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ad4:	4b09      	ldr	r3, [pc, #36]	; (8001afc <MX_USART2_UART_Init+0x4c>)
 8001ad6:	220c      	movs	r2, #12
 8001ad8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ada:	4b08      	ldr	r3, [pc, #32]	; (8001afc <MX_USART2_UART_Init+0x4c>)
 8001adc:	2200      	movs	r2, #0
 8001ade:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ae0:	4b06      	ldr	r3, [pc, #24]	; (8001afc <MX_USART2_UART_Init+0x4c>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ae6:	4805      	ldr	r0, [pc, #20]	; (8001afc <MX_USART2_UART_Init+0x4c>)
 8001ae8:	f002 ff8e 	bl	8004a08 <HAL_UART_Init>
 8001aec:	4603      	mov	r3, r0
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d001      	beq.n	8001af6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001af2:	f000 f875 	bl	8001be0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001af6:	bf00      	nop
 8001af8:	bd80      	pop	{r7, pc}
 8001afa:	bf00      	nop
 8001afc:	20000250 	.word	0x20000250
 8001b00:	40004400 	.word	0x40004400

08001b04 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001b04:	b580      	push	{r7, lr}
 8001b06:	b08a      	sub	sp, #40	; 0x28
 8001b08:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b0a:	f107 0314 	add.w	r3, r7, #20
 8001b0e:	2200      	movs	r2, #0
 8001b10:	601a      	str	r2, [r3, #0]
 8001b12:	605a      	str	r2, [r3, #4]
 8001b14:	609a      	str	r2, [r3, #8]
 8001b16:	60da      	str	r2, [r3, #12]
 8001b18:	611a      	str	r2, [r3, #16]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001b1a:	2300      	movs	r3, #0
 8001b1c:	613b      	str	r3, [r7, #16]
 8001b1e:	4b2d      	ldr	r3, [pc, #180]	; (8001bd4 <MX_GPIO_Init+0xd0>)
 8001b20:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b22:	4a2c      	ldr	r2, [pc, #176]	; (8001bd4 <MX_GPIO_Init+0xd0>)
 8001b24:	f043 0304 	orr.w	r3, r3, #4
 8001b28:	6313      	str	r3, [r2, #48]	; 0x30
 8001b2a:	4b2a      	ldr	r3, [pc, #168]	; (8001bd4 <MX_GPIO_Init+0xd0>)
 8001b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b2e:	f003 0304 	and.w	r3, r3, #4
 8001b32:	613b      	str	r3, [r7, #16]
 8001b34:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001b36:	2300      	movs	r3, #0
 8001b38:	60fb      	str	r3, [r7, #12]
 8001b3a:	4b26      	ldr	r3, [pc, #152]	; (8001bd4 <MX_GPIO_Init+0xd0>)
 8001b3c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b3e:	4a25      	ldr	r2, [pc, #148]	; (8001bd4 <MX_GPIO_Init+0xd0>)
 8001b40:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001b44:	6313      	str	r3, [r2, #48]	; 0x30
 8001b46:	4b23      	ldr	r3, [pc, #140]	; (8001bd4 <MX_GPIO_Init+0xd0>)
 8001b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b4a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001b4e:	60fb      	str	r3, [r7, #12]
 8001b50:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001b52:	2300      	movs	r3, #0
 8001b54:	60bb      	str	r3, [r7, #8]
 8001b56:	4b1f      	ldr	r3, [pc, #124]	; (8001bd4 <MX_GPIO_Init+0xd0>)
 8001b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b5a:	4a1e      	ldr	r2, [pc, #120]	; (8001bd4 <MX_GPIO_Init+0xd0>)
 8001b5c:	f043 0301 	orr.w	r3, r3, #1
 8001b60:	6313      	str	r3, [r2, #48]	; 0x30
 8001b62:	4b1c      	ldr	r3, [pc, #112]	; (8001bd4 <MX_GPIO_Init+0xd0>)
 8001b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b66:	f003 0301 	and.w	r3, r3, #1
 8001b6a:	60bb      	str	r3, [r7, #8]
 8001b6c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001b6e:	2300      	movs	r3, #0
 8001b70:	607b      	str	r3, [r7, #4]
 8001b72:	4b18      	ldr	r3, [pc, #96]	; (8001bd4 <MX_GPIO_Init+0xd0>)
 8001b74:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b76:	4a17      	ldr	r2, [pc, #92]	; (8001bd4 <MX_GPIO_Init+0xd0>)
 8001b78:	f043 0302 	orr.w	r3, r3, #2
 8001b7c:	6313      	str	r3, [r2, #48]	; 0x30
 8001b7e:	4b15      	ldr	r3, [pc, #84]	; (8001bd4 <MX_GPIO_Init+0xd0>)
 8001b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001b82:	f003 0302 	and.w	r3, r3, #2
 8001b86:	607b      	str	r3, [r7, #4]
 8001b88:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 8001b8a:	2200      	movs	r2, #0
 8001b8c:	2120      	movs	r1, #32
 8001b8e:	4812      	ldr	r0, [pc, #72]	; (8001bd8 <MX_GPIO_Init+0xd4>)
 8001b90:	f000 fd04 	bl	800259c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001b94:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001b98:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001b9a:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8001b9e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ba0:	2300      	movs	r3, #0
 8001ba2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001ba4:	f107 0314 	add.w	r3, r7, #20
 8001ba8:	4619      	mov	r1, r3
 8001baa:	480c      	ldr	r0, [pc, #48]	; (8001bdc <MX_GPIO_Init+0xd8>)
 8001bac:	f000 fb62 	bl	8002274 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8001bb0:	2320      	movs	r3, #32
 8001bb2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bb8:	2300      	movs	r3, #0
 8001bba:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001bbc:	2300      	movs	r3, #0
 8001bbe:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001bc0:	f107 0314 	add.w	r3, r7, #20
 8001bc4:	4619      	mov	r1, r3
 8001bc6:	4804      	ldr	r0, [pc, #16]	; (8001bd8 <MX_GPIO_Init+0xd4>)
 8001bc8:	f000 fb54 	bl	8002274 <HAL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001bcc:	bf00      	nop
 8001bce:	3728      	adds	r7, #40	; 0x28
 8001bd0:	46bd      	mov	sp, r7
 8001bd2:	bd80      	pop	{r7, pc}
 8001bd4:	40023800 	.word	0x40023800
 8001bd8:	40020000 	.word	0x40020000
 8001bdc:	40020800 	.word	0x40020800

08001be0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001be0:	b480      	push	{r7}
 8001be2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001be4:	b672      	cpsid	i
}
 8001be6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001be8:	e7fe      	b.n	8001be8 <Error_Handler+0x8>
	...

08001bec <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	607b      	str	r3, [r7, #4]
 8001bf6:	4b10      	ldr	r3, [pc, #64]	; (8001c38 <HAL_MspInit+0x4c>)
 8001bf8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001bfa:	4a0f      	ldr	r2, [pc, #60]	; (8001c38 <HAL_MspInit+0x4c>)
 8001bfc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001c00:	6453      	str	r3, [r2, #68]	; 0x44
 8001c02:	4b0d      	ldr	r3, [pc, #52]	; (8001c38 <HAL_MspInit+0x4c>)
 8001c04:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001c06:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001c0a:	607b      	str	r3, [r7, #4]
 8001c0c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001c0e:	2300      	movs	r3, #0
 8001c10:	603b      	str	r3, [r7, #0]
 8001c12:	4b09      	ldr	r3, [pc, #36]	; (8001c38 <HAL_MspInit+0x4c>)
 8001c14:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c16:	4a08      	ldr	r2, [pc, #32]	; (8001c38 <HAL_MspInit+0x4c>)
 8001c18:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001c1c:	6413      	str	r3, [r2, #64]	; 0x40
 8001c1e:	4b06      	ldr	r3, [pc, #24]	; (8001c38 <HAL_MspInit+0x4c>)
 8001c20:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001c22:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001c26:	603b      	str	r3, [r7, #0]
 8001c28:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8001c2a:	2007      	movs	r0, #7
 8001c2c:	f000 faee 	bl	800220c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001c30:	bf00      	nop
 8001c32:	3708      	adds	r7, #8
 8001c34:	46bd      	mov	sp, r7
 8001c36:	bd80      	pop	{r7, pc}
 8001c38:	40023800 	.word	0x40023800

08001c3c <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001c3c:	b580      	push	{r7, lr}
 8001c3e:	b08a      	sub	sp, #40	; 0x28
 8001c40:	af00      	add	r7, sp, #0
 8001c42:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c44:	f107 0314 	add.w	r3, r7, #20
 8001c48:	2200      	movs	r2, #0
 8001c4a:	601a      	str	r2, [r3, #0]
 8001c4c:	605a      	str	r2, [r3, #4]
 8001c4e:	609a      	str	r2, [r3, #8]
 8001c50:	60da      	str	r2, [r3, #12]
 8001c52:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001c54:	687b      	ldr	r3, [r7, #4]
 8001c56:	681b      	ldr	r3, [r3, #0]
 8001c58:	4a19      	ldr	r2, [pc, #100]	; (8001cc0 <HAL_I2C_MspInit+0x84>)
 8001c5a:	4293      	cmp	r3, r2
 8001c5c:	d12c      	bne.n	8001cb8 <HAL_I2C_MspInit+0x7c>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001c5e:	2300      	movs	r3, #0
 8001c60:	613b      	str	r3, [r7, #16]
 8001c62:	4b18      	ldr	r3, [pc, #96]	; (8001cc4 <HAL_I2C_MspInit+0x88>)
 8001c64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c66:	4a17      	ldr	r2, [pc, #92]	; (8001cc4 <HAL_I2C_MspInit+0x88>)
 8001c68:	f043 0302 	orr.w	r3, r3, #2
 8001c6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001c6e:	4b15      	ldr	r3, [pc, #84]	; (8001cc4 <HAL_I2C_MspInit+0x88>)
 8001c70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001c72:	f003 0302 	and.w	r3, r3, #2
 8001c76:	613b      	str	r3, [r7, #16]
 8001c78:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001c7a:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001c7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001c80:	2312      	movs	r3, #18
 8001c82:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001c84:	2300      	movs	r3, #0
 8001c86:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001c88:	2303      	movs	r3, #3
 8001c8a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001c8c:	2304      	movs	r3, #4
 8001c8e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001c90:	f107 0314 	add.w	r3, r7, #20
 8001c94:	4619      	mov	r1, r3
 8001c96:	480c      	ldr	r0, [pc, #48]	; (8001cc8 <HAL_I2C_MspInit+0x8c>)
 8001c98:	f000 faec 	bl	8002274 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	60fb      	str	r3, [r7, #12]
 8001ca0:	4b08      	ldr	r3, [pc, #32]	; (8001cc4 <HAL_I2C_MspInit+0x88>)
 8001ca2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ca4:	4a07      	ldr	r2, [pc, #28]	; (8001cc4 <HAL_I2C_MspInit+0x88>)
 8001ca6:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8001caa:	6413      	str	r3, [r2, #64]	; 0x40
 8001cac:	4b05      	ldr	r3, [pc, #20]	; (8001cc4 <HAL_I2C_MspInit+0x88>)
 8001cae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cb0:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001cb4:	60fb      	str	r3, [r7, #12]
 8001cb6:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 8001cb8:	bf00      	nop
 8001cba:	3728      	adds	r7, #40	; 0x28
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	40005400 	.word	0x40005400
 8001cc4:	40023800 	.word	0x40023800
 8001cc8:	40020400 	.word	0x40020400

08001ccc <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001ccc:	b580      	push	{r7, lr}
 8001cce:	b08a      	sub	sp, #40	; 0x28
 8001cd0:	af00      	add	r7, sp, #0
 8001cd2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cd4:	f107 0314 	add.w	r3, r7, #20
 8001cd8:	2200      	movs	r2, #0
 8001cda:	601a      	str	r2, [r3, #0]
 8001cdc:	605a      	str	r2, [r3, #4]
 8001cde:	609a      	str	r2, [r3, #8]
 8001ce0:	60da      	str	r2, [r3, #12]
 8001ce2:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 8001ce4:	687b      	ldr	r3, [r7, #4]
 8001ce6:	681b      	ldr	r3, [r3, #0]
 8001ce8:	4a19      	ldr	r2, [pc, #100]	; (8001d50 <HAL_UART_MspInit+0x84>)
 8001cea:	4293      	cmp	r3, r2
 8001cec:	d12b      	bne.n	8001d46 <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8001cee:	2300      	movs	r3, #0
 8001cf0:	613b      	str	r3, [r7, #16]
 8001cf2:	4b18      	ldr	r3, [pc, #96]	; (8001d54 <HAL_UART_MspInit+0x88>)
 8001cf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001cf6:	4a17      	ldr	r2, [pc, #92]	; (8001d54 <HAL_UART_MspInit+0x88>)
 8001cf8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001cfc:	6413      	str	r3, [r2, #64]	; 0x40
 8001cfe:	4b15      	ldr	r3, [pc, #84]	; (8001d54 <HAL_UART_MspInit+0x88>)
 8001d00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001d02:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001d06:	613b      	str	r3, [r7, #16]
 8001d08:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001d0a:	2300      	movs	r3, #0
 8001d0c:	60fb      	str	r3, [r7, #12]
 8001d0e:	4b11      	ldr	r3, [pc, #68]	; (8001d54 <HAL_UART_MspInit+0x88>)
 8001d10:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d12:	4a10      	ldr	r2, [pc, #64]	; (8001d54 <HAL_UART_MspInit+0x88>)
 8001d14:	f043 0301 	orr.w	r3, r3, #1
 8001d18:	6313      	str	r3, [r2, #48]	; 0x30
 8001d1a:	4b0e      	ldr	r3, [pc, #56]	; (8001d54 <HAL_UART_MspInit+0x88>)
 8001d1c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d1e:	f003 0301 	and.w	r3, r3, #1
 8001d22:	60fb      	str	r3, [r7, #12]
 8001d24:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001d26:	230c      	movs	r3, #12
 8001d28:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001d2a:	2302      	movs	r3, #2
 8001d2c:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001d2e:	2300      	movs	r3, #0
 8001d30:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001d32:	2303      	movs	r3, #3
 8001d34:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8001d36:	2307      	movs	r3, #7
 8001d38:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d3a:	f107 0314 	add.w	r3, r7, #20
 8001d3e:	4619      	mov	r1, r3
 8001d40:	4805      	ldr	r0, [pc, #20]	; (8001d58 <HAL_UART_MspInit+0x8c>)
 8001d42:	f000 fa97 	bl	8002274 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 8001d46:	bf00      	nop
 8001d48:	3728      	adds	r7, #40	; 0x28
 8001d4a:	46bd      	mov	sp, r7
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	40004400 	.word	0x40004400
 8001d54:	40023800 	.word	0x40023800
 8001d58:	40020000 	.word	0x40020000

08001d5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001d5c:	b480      	push	{r7}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8001d60:	e7fe      	b.n	8001d60 <NMI_Handler+0x4>

08001d62 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001d62:	b480      	push	{r7}
 8001d64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001d66:	e7fe      	b.n	8001d66 <HardFault_Handler+0x4>

08001d68 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001d68:	b480      	push	{r7}
 8001d6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001d6c:	e7fe      	b.n	8001d6c <MemManage_Handler+0x4>

08001d6e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001d6e:	b480      	push	{r7}
 8001d70:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001d72:	e7fe      	b.n	8001d72 <BusFault_Handler+0x4>

08001d74 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001d74:	b480      	push	{r7}
 8001d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001d78:	e7fe      	b.n	8001d78 <UsageFault_Handler+0x4>

08001d7a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001d7a:	b480      	push	{r7}
 8001d7c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001d7e:	bf00      	nop
 8001d80:	46bd      	mov	sp, r7
 8001d82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d86:	4770      	bx	lr

08001d88 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001d88:	b480      	push	{r7}
 8001d8a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001d8c:	bf00      	nop
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d94:	4770      	bx	lr

08001d96 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001d96:	b480      	push	{r7}
 8001d98:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001d9a:	bf00      	nop
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001da2:	4770      	bx	lr

08001da4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001da8:	f000 f93a 	bl	8002020 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001dac:	bf00      	nop
 8001dae:	bd80      	pop	{r7, pc}

08001db0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001db0:	b480      	push	{r7}
 8001db2:	af00      	add	r7, sp, #0
  return 1;
 8001db4:	2301      	movs	r3, #1
}
 8001db6:	4618      	mov	r0, r3
 8001db8:	46bd      	mov	sp, r7
 8001dba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dbe:	4770      	bx	lr

08001dc0 <_kill>:

int _kill(int pid, int sig)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
 8001dc8:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8001dca:	f003 f9df 	bl	800518c <__errno>
 8001dce:	4603      	mov	r3, r0
 8001dd0:	2216      	movs	r2, #22
 8001dd2:	601a      	str	r2, [r3, #0]
  return -1;
 8001dd4:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001dd8:	4618      	mov	r0, r3
 8001dda:	3708      	adds	r7, #8
 8001ddc:	46bd      	mov	sp, r7
 8001dde:	bd80      	pop	{r7, pc}

08001de0 <_exit>:

void _exit (int status)
{
 8001de0:	b580      	push	{r7, lr}
 8001de2:	b082      	sub	sp, #8
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8001de8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8001dec:	6878      	ldr	r0, [r7, #4]
 8001dee:	f7ff ffe7 	bl	8001dc0 <_kill>
  while (1) {}    /* Make sure we hang here */
 8001df2:	e7fe      	b.n	8001df2 <_exit+0x12>

08001df4 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001df4:	b580      	push	{r7, lr}
 8001df6:	b086      	sub	sp, #24
 8001df8:	af00      	add	r7, sp, #0
 8001dfa:	60f8      	str	r0, [r7, #12]
 8001dfc:	60b9      	str	r1, [r7, #8]
 8001dfe:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e00:	2300      	movs	r3, #0
 8001e02:	617b      	str	r3, [r7, #20]
 8001e04:	e00a      	b.n	8001e1c <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001e06:	f3af 8000 	nop.w
 8001e0a:	4601      	mov	r1, r0
 8001e0c:	68bb      	ldr	r3, [r7, #8]
 8001e0e:	1c5a      	adds	r2, r3, #1
 8001e10:	60ba      	str	r2, [r7, #8]
 8001e12:	b2ca      	uxtb	r2, r1
 8001e14:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001e16:	697b      	ldr	r3, [r7, #20]
 8001e18:	3301      	adds	r3, #1
 8001e1a:	617b      	str	r3, [r7, #20]
 8001e1c:	697a      	ldr	r2, [r7, #20]
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	429a      	cmp	r2, r3
 8001e22:	dbf0      	blt.n	8001e06 <_read+0x12>
  }

  return len;
 8001e24:	687b      	ldr	r3, [r7, #4]
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3718      	adds	r7, #24
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}

08001e2e <_close>:
  }
  return len;
}

int _close(int file)
{
 8001e2e:	b480      	push	{r7}
 8001e30:	b083      	sub	sp, #12
 8001e32:	af00      	add	r7, sp, #0
 8001e34:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001e36:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8001e3a:	4618      	mov	r0, r3
 8001e3c:	370c      	adds	r7, #12
 8001e3e:	46bd      	mov	sp, r7
 8001e40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e44:	4770      	bx	lr

08001e46 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001e46:	b480      	push	{r7}
 8001e48:	b083      	sub	sp, #12
 8001e4a:	af00      	add	r7, sp, #0
 8001e4c:	6078      	str	r0, [r7, #4]
 8001e4e:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001e50:	683b      	ldr	r3, [r7, #0]
 8001e52:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001e56:	605a      	str	r2, [r3, #4]
  return 0;
 8001e58:	2300      	movs	r3, #0
}
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	370c      	adds	r7, #12
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e64:	4770      	bx	lr

08001e66 <_isatty>:

int _isatty(int file)
{
 8001e66:	b480      	push	{r7}
 8001e68:	b083      	sub	sp, #12
 8001e6a:	af00      	add	r7, sp, #0
 8001e6c:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001e6e:	2301      	movs	r3, #1
}
 8001e70:	4618      	mov	r0, r3
 8001e72:	370c      	adds	r7, #12
 8001e74:	46bd      	mov	sp, r7
 8001e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e7a:	4770      	bx	lr

08001e7c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b085      	sub	sp, #20
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	60f8      	str	r0, [r7, #12]
 8001e84:	60b9      	str	r1, [r7, #8]
 8001e86:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001e88:	2300      	movs	r3, #0
}
 8001e8a:	4618      	mov	r0, r3
 8001e8c:	3714      	adds	r7, #20
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr
	...

08001e98 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b086      	sub	sp, #24
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001ea0:	4a14      	ldr	r2, [pc, #80]	; (8001ef4 <_sbrk+0x5c>)
 8001ea2:	4b15      	ldr	r3, [pc, #84]	; (8001ef8 <_sbrk+0x60>)
 8001ea4:	1ad3      	subs	r3, r2, r3
 8001ea6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001ea8:	697b      	ldr	r3, [r7, #20]
 8001eaa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001eac:	4b13      	ldr	r3, [pc, #76]	; (8001efc <_sbrk+0x64>)
 8001eae:	681b      	ldr	r3, [r3, #0]
 8001eb0:	2b00      	cmp	r3, #0
 8001eb2:	d102      	bne.n	8001eba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001eb4:	4b11      	ldr	r3, [pc, #68]	; (8001efc <_sbrk+0x64>)
 8001eb6:	4a12      	ldr	r2, [pc, #72]	; (8001f00 <_sbrk+0x68>)
 8001eb8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001eba:	4b10      	ldr	r3, [pc, #64]	; (8001efc <_sbrk+0x64>)
 8001ebc:	681a      	ldr	r2, [r3, #0]
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	4413      	add	r3, r2
 8001ec2:	693a      	ldr	r2, [r7, #16]
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d207      	bcs.n	8001ed8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001ec8:	f003 f960 	bl	800518c <__errno>
 8001ecc:	4603      	mov	r3, r0
 8001ece:	220c      	movs	r2, #12
 8001ed0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001ed2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001ed6:	e009      	b.n	8001eec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001ed8:	4b08      	ldr	r3, [pc, #32]	; (8001efc <_sbrk+0x64>)
 8001eda:	681b      	ldr	r3, [r3, #0]
 8001edc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001ede:	4b07      	ldr	r3, [pc, #28]	; (8001efc <_sbrk+0x64>)
 8001ee0:	681a      	ldr	r2, [r3, #0]
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	4413      	add	r3, r2
 8001ee6:	4a05      	ldr	r2, [pc, #20]	; (8001efc <_sbrk+0x64>)
 8001ee8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001eea:	68fb      	ldr	r3, [r7, #12]
}
 8001eec:	4618      	mov	r0, r3
 8001eee:	3718      	adds	r7, #24
 8001ef0:	46bd      	mov	sp, r7
 8001ef2:	bd80      	pop	{r7, pc}
 8001ef4:	20020000 	.word	0x20020000
 8001ef8:	00000400 	.word	0x00000400
 8001efc:	20000660 	.word	0x20000660
 8001f00:	20000678 	.word	0x20000678

08001f04 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001f04:	b480      	push	{r7}
 8001f06:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001f08:	4b06      	ldr	r3, [pc, #24]	; (8001f24 <SystemInit+0x20>)
 8001f0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001f0e:	4a05      	ldr	r2, [pc, #20]	; (8001f24 <SystemInit+0x20>)
 8001f10:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001f14:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001f18:	bf00      	nop
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr
 8001f22:	bf00      	nop
 8001f24:	e000ed00 	.word	0xe000ed00

08001f28 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8001f28:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001f60 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001f2c:	480d      	ldr	r0, [pc, #52]	; (8001f64 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001f2e:	490e      	ldr	r1, [pc, #56]	; (8001f68 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001f30:	4a0e      	ldr	r2, [pc, #56]	; (8001f6c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001f32:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001f34:	e002      	b.n	8001f3c <LoopCopyDataInit>

08001f36 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001f36:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001f38:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001f3a:	3304      	adds	r3, #4

08001f3c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001f3c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001f3e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001f40:	d3f9      	bcc.n	8001f36 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001f42:	4a0b      	ldr	r2, [pc, #44]	; (8001f70 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001f44:	4c0b      	ldr	r4, [pc, #44]	; (8001f74 <LoopFillZerobss+0x26>)
  movs r3, #0
 8001f46:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001f48:	e001      	b.n	8001f4e <LoopFillZerobss>

08001f4a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001f4a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001f4c:	3204      	adds	r2, #4

08001f4e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001f4e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001f50:	d3fb      	bcc.n	8001f4a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8001f52:	f7ff ffd7 	bl	8001f04 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8001f56:	f003 f91f 	bl	8005198 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8001f5a:	f7ff fcef 	bl	800193c <main>
  bx  lr    
 8001f5e:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001f60:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8001f64:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001f68:	200001e0 	.word	0x200001e0
  ldr r2, =_sidata
 8001f6c:	080080f4 	.word	0x080080f4
  ldr r2, =_sbss
 8001f70:	200001e0 	.word	0x200001e0
  ldr r4, =_ebss
 8001f74:	20000678 	.word	0x20000678

08001f78 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001f78:	e7fe      	b.n	8001f78 <ADC_IRQHandler>
	...

08001f7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8001f80:	4b0e      	ldr	r3, [pc, #56]	; (8001fbc <HAL_Init+0x40>)
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a0d      	ldr	r2, [pc, #52]	; (8001fbc <HAL_Init+0x40>)
 8001f86:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8001f8a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8001f8c:	4b0b      	ldr	r3, [pc, #44]	; (8001fbc <HAL_Init+0x40>)
 8001f8e:	681b      	ldr	r3, [r3, #0]
 8001f90:	4a0a      	ldr	r2, [pc, #40]	; (8001fbc <HAL_Init+0x40>)
 8001f92:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001f96:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001f98:	4b08      	ldr	r3, [pc, #32]	; (8001fbc <HAL_Init+0x40>)
 8001f9a:	681b      	ldr	r3, [r3, #0]
 8001f9c:	4a07      	ldr	r2, [pc, #28]	; (8001fbc <HAL_Init+0x40>)
 8001f9e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001fa2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001fa4:	2003      	movs	r0, #3
 8001fa6:	f000 f931 	bl	800220c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001faa:	2000      	movs	r0, #0
 8001fac:	f000 f808 	bl	8001fc0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001fb0:	f7ff fe1c 	bl	8001bec <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001fb4:	2300      	movs	r3, #0
}
 8001fb6:	4618      	mov	r0, r3
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	40023c00 	.word	0x40023c00

08001fc0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	b082      	sub	sp, #8
 8001fc4:	af00      	add	r7, sp, #0
 8001fc6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001fc8:	4b12      	ldr	r3, [pc, #72]	; (8002014 <HAL_InitTick+0x54>)
 8001fca:	681a      	ldr	r2, [r3, #0]
 8001fcc:	4b12      	ldr	r3, [pc, #72]	; (8002018 <HAL_InitTick+0x58>)
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	4619      	mov	r1, r3
 8001fd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001fd6:	fbb3 f3f1 	udiv	r3, r3, r1
 8001fda:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fde:	4618      	mov	r0, r3
 8001fe0:	f000 f93b 	bl	800225a <HAL_SYSTICK_Config>
 8001fe4:	4603      	mov	r3, r0
 8001fe6:	2b00      	cmp	r3, #0
 8001fe8:	d001      	beq.n	8001fee <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001fea:	2301      	movs	r3, #1
 8001fec:	e00e      	b.n	800200c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001fee:	687b      	ldr	r3, [r7, #4]
 8001ff0:	2b0f      	cmp	r3, #15
 8001ff2:	d80a      	bhi.n	800200a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001ff4:	2200      	movs	r2, #0
 8001ff6:	6879      	ldr	r1, [r7, #4]
 8001ff8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8001ffc:	f000 f911 	bl	8002222 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002000:	4a06      	ldr	r2, [pc, #24]	; (800201c <HAL_InitTick+0x5c>)
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002006:	2300      	movs	r3, #0
 8002008:	e000      	b.n	800200c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800200a:	2301      	movs	r3, #1
}
 800200c:	4618      	mov	r0, r3
 800200e:	3708      	adds	r7, #8
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}
 8002014:	20000004 	.word	0x20000004
 8002018:	2000000c 	.word	0x2000000c
 800201c:	20000008 	.word	0x20000008

08002020 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002020:	b480      	push	{r7}
 8002022:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002024:	4b06      	ldr	r3, [pc, #24]	; (8002040 <HAL_IncTick+0x20>)
 8002026:	781b      	ldrb	r3, [r3, #0]
 8002028:	461a      	mov	r2, r3
 800202a:	4b06      	ldr	r3, [pc, #24]	; (8002044 <HAL_IncTick+0x24>)
 800202c:	681b      	ldr	r3, [r3, #0]
 800202e:	4413      	add	r3, r2
 8002030:	4a04      	ldr	r2, [pc, #16]	; (8002044 <HAL_IncTick+0x24>)
 8002032:	6013      	str	r3, [r2, #0]
}
 8002034:	bf00      	nop
 8002036:	46bd      	mov	sp, r7
 8002038:	f85d 7b04 	ldr.w	r7, [sp], #4
 800203c:	4770      	bx	lr
 800203e:	bf00      	nop
 8002040:	2000000c 	.word	0x2000000c
 8002044:	20000664 	.word	0x20000664

08002048 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002048:	b480      	push	{r7}
 800204a:	af00      	add	r7, sp, #0
  return uwTick;
 800204c:	4b03      	ldr	r3, [pc, #12]	; (800205c <HAL_GetTick+0x14>)
 800204e:	681b      	ldr	r3, [r3, #0]
}
 8002050:	4618      	mov	r0, r3
 8002052:	46bd      	mov	sp, r7
 8002054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002058:	4770      	bx	lr
 800205a:	bf00      	nop
 800205c:	20000664 	.word	0x20000664

08002060 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002060:	b580      	push	{r7, lr}
 8002062:	b084      	sub	sp, #16
 8002064:	af00      	add	r7, sp, #0
 8002066:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002068:	f7ff ffee 	bl	8002048 <HAL_GetTick>
 800206c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800206e:	687b      	ldr	r3, [r7, #4]
 8002070:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002072:	68fb      	ldr	r3, [r7, #12]
 8002074:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8002078:	d005      	beq.n	8002086 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800207a:	4b0a      	ldr	r3, [pc, #40]	; (80020a4 <HAL_Delay+0x44>)
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	461a      	mov	r2, r3
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	4413      	add	r3, r2
 8002084:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002086:	bf00      	nop
 8002088:	f7ff ffde 	bl	8002048 <HAL_GetTick>
 800208c:	4602      	mov	r2, r0
 800208e:	68bb      	ldr	r3, [r7, #8]
 8002090:	1ad3      	subs	r3, r2, r3
 8002092:	68fa      	ldr	r2, [r7, #12]
 8002094:	429a      	cmp	r2, r3
 8002096:	d8f7      	bhi.n	8002088 <HAL_Delay+0x28>
  {
  }
}
 8002098:	bf00      	nop
 800209a:	bf00      	nop
 800209c:	3710      	adds	r7, #16
 800209e:	46bd      	mov	sp, r7
 80020a0:	bd80      	pop	{r7, pc}
 80020a2:	bf00      	nop
 80020a4:	2000000c 	.word	0x2000000c

080020a8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80020a8:	b480      	push	{r7}
 80020aa:	b085      	sub	sp, #20
 80020ac:	af00      	add	r7, sp, #0
 80020ae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80020b0:	687b      	ldr	r3, [r7, #4]
 80020b2:	f003 0307 	and.w	r3, r3, #7
 80020b6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80020b8:	4b0c      	ldr	r3, [pc, #48]	; (80020ec <__NVIC_SetPriorityGrouping+0x44>)
 80020ba:	68db      	ldr	r3, [r3, #12]
 80020bc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80020be:	68ba      	ldr	r2, [r7, #8]
 80020c0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80020c4:	4013      	ands	r3, r2
 80020c6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80020c8:	68fb      	ldr	r3, [r7, #12]
 80020ca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80020cc:	68bb      	ldr	r3, [r7, #8]
 80020ce:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80020d0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 80020d4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80020d8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80020da:	4a04      	ldr	r2, [pc, #16]	; (80020ec <__NVIC_SetPriorityGrouping+0x44>)
 80020dc:	68bb      	ldr	r3, [r7, #8]
 80020de:	60d3      	str	r3, [r2, #12]
}
 80020e0:	bf00      	nop
 80020e2:	3714      	adds	r7, #20
 80020e4:	46bd      	mov	sp, r7
 80020e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020ea:	4770      	bx	lr
 80020ec:	e000ed00 	.word	0xe000ed00

080020f0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80020f4:	4b04      	ldr	r3, [pc, #16]	; (8002108 <__NVIC_GetPriorityGrouping+0x18>)
 80020f6:	68db      	ldr	r3, [r3, #12]
 80020f8:	0a1b      	lsrs	r3, r3, #8
 80020fa:	f003 0307 	and.w	r3, r3, #7
}
 80020fe:	4618      	mov	r0, r3
 8002100:	46bd      	mov	sp, r7
 8002102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002106:	4770      	bx	lr
 8002108:	e000ed00 	.word	0xe000ed00

0800210c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800210c:	b480      	push	{r7}
 800210e:	b083      	sub	sp, #12
 8002110:	af00      	add	r7, sp, #0
 8002112:	4603      	mov	r3, r0
 8002114:	6039      	str	r1, [r7, #0]
 8002116:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002118:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800211c:	2b00      	cmp	r3, #0
 800211e:	db0a      	blt.n	8002136 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002120:	683b      	ldr	r3, [r7, #0]
 8002122:	b2da      	uxtb	r2, r3
 8002124:	490c      	ldr	r1, [pc, #48]	; (8002158 <__NVIC_SetPriority+0x4c>)
 8002126:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800212a:	0112      	lsls	r2, r2, #4
 800212c:	b2d2      	uxtb	r2, r2
 800212e:	440b      	add	r3, r1
 8002130:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002134:	e00a      	b.n	800214c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002136:	683b      	ldr	r3, [r7, #0]
 8002138:	b2da      	uxtb	r2, r3
 800213a:	4908      	ldr	r1, [pc, #32]	; (800215c <__NVIC_SetPriority+0x50>)
 800213c:	79fb      	ldrb	r3, [r7, #7]
 800213e:	f003 030f 	and.w	r3, r3, #15
 8002142:	3b04      	subs	r3, #4
 8002144:	0112      	lsls	r2, r2, #4
 8002146:	b2d2      	uxtb	r2, r2
 8002148:	440b      	add	r3, r1
 800214a:	761a      	strb	r2, [r3, #24]
}
 800214c:	bf00      	nop
 800214e:	370c      	adds	r7, #12
 8002150:	46bd      	mov	sp, r7
 8002152:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002156:	4770      	bx	lr
 8002158:	e000e100 	.word	0xe000e100
 800215c:	e000ed00 	.word	0xe000ed00

08002160 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002160:	b480      	push	{r7}
 8002162:	b089      	sub	sp, #36	; 0x24
 8002164:	af00      	add	r7, sp, #0
 8002166:	60f8      	str	r0, [r7, #12]
 8002168:	60b9      	str	r1, [r7, #8]
 800216a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 800216c:	68fb      	ldr	r3, [r7, #12]
 800216e:	f003 0307 	and.w	r3, r3, #7
 8002172:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002174:	69fb      	ldr	r3, [r7, #28]
 8002176:	f1c3 0307 	rsb	r3, r3, #7
 800217a:	2b04      	cmp	r3, #4
 800217c:	bf28      	it	cs
 800217e:	2304      	movcs	r3, #4
 8002180:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002182:	69fb      	ldr	r3, [r7, #28]
 8002184:	3304      	adds	r3, #4
 8002186:	2b06      	cmp	r3, #6
 8002188:	d902      	bls.n	8002190 <NVIC_EncodePriority+0x30>
 800218a:	69fb      	ldr	r3, [r7, #28]
 800218c:	3b03      	subs	r3, #3
 800218e:	e000      	b.n	8002192 <NVIC_EncodePriority+0x32>
 8002190:	2300      	movs	r3, #0
 8002192:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002194:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8002198:	69bb      	ldr	r3, [r7, #24]
 800219a:	fa02 f303 	lsl.w	r3, r2, r3
 800219e:	43da      	mvns	r2, r3
 80021a0:	68bb      	ldr	r3, [r7, #8]
 80021a2:	401a      	ands	r2, r3
 80021a4:	697b      	ldr	r3, [r7, #20]
 80021a6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80021a8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 80021ac:	697b      	ldr	r3, [r7, #20]
 80021ae:	fa01 f303 	lsl.w	r3, r1, r3
 80021b2:	43d9      	mvns	r1, r3
 80021b4:	687b      	ldr	r3, [r7, #4]
 80021b6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80021b8:	4313      	orrs	r3, r2
         );
}
 80021ba:	4618      	mov	r0, r3
 80021bc:	3724      	adds	r7, #36	; 0x24
 80021be:	46bd      	mov	sp, r7
 80021c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021c4:	4770      	bx	lr
	...

080021c8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	b082      	sub	sp, #8
 80021cc:	af00      	add	r7, sp, #0
 80021ce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 80021d0:	687b      	ldr	r3, [r7, #4]
 80021d2:	3b01      	subs	r3, #1
 80021d4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 80021d8:	d301      	bcc.n	80021de <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 80021da:	2301      	movs	r3, #1
 80021dc:	e00f      	b.n	80021fe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 80021de:	4a0a      	ldr	r2, [pc, #40]	; (8002208 <SysTick_Config+0x40>)
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	3b01      	subs	r3, #1
 80021e4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 80021e6:	210f      	movs	r1, #15
 80021e8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80021ec:	f7ff ff8e 	bl	800210c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80021f0:	4b05      	ldr	r3, [pc, #20]	; (8002208 <SysTick_Config+0x40>)
 80021f2:	2200      	movs	r2, #0
 80021f4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80021f6:	4b04      	ldr	r3, [pc, #16]	; (8002208 <SysTick_Config+0x40>)
 80021f8:	2207      	movs	r2, #7
 80021fa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80021fc:	2300      	movs	r3, #0
}
 80021fe:	4618      	mov	r0, r3
 8002200:	3708      	adds	r7, #8
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}
 8002206:	bf00      	nop
 8002208:	e000e010 	.word	0xe000e010

0800220c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800220c:	b580      	push	{r7, lr}
 800220e:	b082      	sub	sp, #8
 8002210:	af00      	add	r7, sp, #0
 8002212:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002214:	6878      	ldr	r0, [r7, #4]
 8002216:	f7ff ff47 	bl	80020a8 <__NVIC_SetPriorityGrouping>
}
 800221a:	bf00      	nop
 800221c:	3708      	adds	r7, #8
 800221e:	46bd      	mov	sp, r7
 8002220:	bd80      	pop	{r7, pc}

08002222 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002222:	b580      	push	{r7, lr}
 8002224:	b086      	sub	sp, #24
 8002226:	af00      	add	r7, sp, #0
 8002228:	4603      	mov	r3, r0
 800222a:	60b9      	str	r1, [r7, #8]
 800222c:	607a      	str	r2, [r7, #4]
 800222e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002230:	2300      	movs	r3, #0
 8002232:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002234:	f7ff ff5c 	bl	80020f0 <__NVIC_GetPriorityGrouping>
 8002238:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800223a:	687a      	ldr	r2, [r7, #4]
 800223c:	68b9      	ldr	r1, [r7, #8]
 800223e:	6978      	ldr	r0, [r7, #20]
 8002240:	f7ff ff8e 	bl	8002160 <NVIC_EncodePriority>
 8002244:	4602      	mov	r2, r0
 8002246:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800224a:	4611      	mov	r1, r2
 800224c:	4618      	mov	r0, r3
 800224e:	f7ff ff5d 	bl	800210c <__NVIC_SetPriority>
}
 8002252:	bf00      	nop
 8002254:	3718      	adds	r7, #24
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}

0800225a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800225a:	b580      	push	{r7, lr}
 800225c:	b082      	sub	sp, #8
 800225e:	af00      	add	r7, sp, #0
 8002260:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002262:	6878      	ldr	r0, [r7, #4]
 8002264:	f7ff ffb0 	bl	80021c8 <SysTick_Config>
 8002268:	4603      	mov	r3, r0
}
 800226a:	4618      	mov	r0, r3
 800226c:	3708      	adds	r7, #8
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}
	...

08002274 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002274:	b480      	push	{r7}
 8002276:	b089      	sub	sp, #36	; 0x24
 8002278:	af00      	add	r7, sp, #0
 800227a:	6078      	str	r0, [r7, #4]
 800227c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800227e:	2300      	movs	r3, #0
 8002280:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002282:	2300      	movs	r3, #0
 8002284:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002286:	2300      	movs	r3, #0
 8002288:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800228a:	2300      	movs	r3, #0
 800228c:	61fb      	str	r3, [r7, #28]
 800228e:	e165      	b.n	800255c <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002290:	2201      	movs	r2, #1
 8002292:	69fb      	ldr	r3, [r7, #28]
 8002294:	fa02 f303 	lsl.w	r3, r2, r3
 8002298:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800229a:	683b      	ldr	r3, [r7, #0]
 800229c:	681b      	ldr	r3, [r3, #0]
 800229e:	697a      	ldr	r2, [r7, #20]
 80022a0:	4013      	ands	r3, r2
 80022a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80022a4:	693a      	ldr	r2, [r7, #16]
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	429a      	cmp	r2, r3
 80022aa:	f040 8154 	bne.w	8002556 <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022ae:	683b      	ldr	r3, [r7, #0]
 80022b0:	685b      	ldr	r3, [r3, #4]
 80022b2:	f003 0303 	and.w	r3, r3, #3
 80022b6:	2b01      	cmp	r3, #1
 80022b8:	d005      	beq.n	80022c6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80022ba:	683b      	ldr	r3, [r7, #0]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80022c2:	2b02      	cmp	r3, #2
 80022c4:	d130      	bne.n	8002328 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	689b      	ldr	r3, [r3, #8]
 80022ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80022cc:	69fb      	ldr	r3, [r7, #28]
 80022ce:	005b      	lsls	r3, r3, #1
 80022d0:	2203      	movs	r2, #3
 80022d2:	fa02 f303 	lsl.w	r3, r2, r3
 80022d6:	43db      	mvns	r3, r3
 80022d8:	69ba      	ldr	r2, [r7, #24]
 80022da:	4013      	ands	r3, r2
 80022dc:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	68da      	ldr	r2, [r3, #12]
 80022e2:	69fb      	ldr	r3, [r7, #28]
 80022e4:	005b      	lsls	r3, r3, #1
 80022e6:	fa02 f303 	lsl.w	r3, r2, r3
 80022ea:	69ba      	ldr	r2, [r7, #24]
 80022ec:	4313      	orrs	r3, r2
 80022ee:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80022f0:	687b      	ldr	r3, [r7, #4]
 80022f2:	69ba      	ldr	r2, [r7, #24]
 80022f4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	685b      	ldr	r3, [r3, #4]
 80022fa:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80022fc:	2201      	movs	r2, #1
 80022fe:	69fb      	ldr	r3, [r7, #28]
 8002300:	fa02 f303 	lsl.w	r3, r2, r3
 8002304:	43db      	mvns	r3, r3
 8002306:	69ba      	ldr	r2, [r7, #24]
 8002308:	4013      	ands	r3, r2
 800230a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800230c:	683b      	ldr	r3, [r7, #0]
 800230e:	685b      	ldr	r3, [r3, #4]
 8002310:	091b      	lsrs	r3, r3, #4
 8002312:	f003 0201 	and.w	r2, r3, #1
 8002316:	69fb      	ldr	r3, [r7, #28]
 8002318:	fa02 f303 	lsl.w	r3, r2, r3
 800231c:	69ba      	ldr	r2, [r7, #24]
 800231e:	4313      	orrs	r3, r2
 8002320:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002322:	687b      	ldr	r3, [r7, #4]
 8002324:	69ba      	ldr	r2, [r7, #24]
 8002326:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002328:	683b      	ldr	r3, [r7, #0]
 800232a:	685b      	ldr	r3, [r3, #4]
 800232c:	f003 0303 	and.w	r3, r3, #3
 8002330:	2b03      	cmp	r3, #3
 8002332:	d017      	beq.n	8002364 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002334:	687b      	ldr	r3, [r7, #4]
 8002336:	68db      	ldr	r3, [r3, #12]
 8002338:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800233a:	69fb      	ldr	r3, [r7, #28]
 800233c:	005b      	lsls	r3, r3, #1
 800233e:	2203      	movs	r2, #3
 8002340:	fa02 f303 	lsl.w	r3, r2, r3
 8002344:	43db      	mvns	r3, r3
 8002346:	69ba      	ldr	r2, [r7, #24]
 8002348:	4013      	ands	r3, r2
 800234a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	689a      	ldr	r2, [r3, #8]
 8002350:	69fb      	ldr	r3, [r7, #28]
 8002352:	005b      	lsls	r3, r3, #1
 8002354:	fa02 f303 	lsl.w	r3, r2, r3
 8002358:	69ba      	ldr	r2, [r7, #24]
 800235a:	4313      	orrs	r3, r2
 800235c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	69ba      	ldr	r2, [r7, #24]
 8002362:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002364:	683b      	ldr	r3, [r7, #0]
 8002366:	685b      	ldr	r3, [r3, #4]
 8002368:	f003 0303 	and.w	r3, r3, #3
 800236c:	2b02      	cmp	r3, #2
 800236e:	d123      	bne.n	80023b8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002370:	69fb      	ldr	r3, [r7, #28]
 8002372:	08da      	lsrs	r2, r3, #3
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	3208      	adds	r2, #8
 8002378:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800237c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800237e:	69fb      	ldr	r3, [r7, #28]
 8002380:	f003 0307 	and.w	r3, r3, #7
 8002384:	009b      	lsls	r3, r3, #2
 8002386:	220f      	movs	r2, #15
 8002388:	fa02 f303 	lsl.w	r3, r2, r3
 800238c:	43db      	mvns	r3, r3
 800238e:	69ba      	ldr	r2, [r7, #24]
 8002390:	4013      	ands	r3, r2
 8002392:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002394:	683b      	ldr	r3, [r7, #0]
 8002396:	691a      	ldr	r2, [r3, #16]
 8002398:	69fb      	ldr	r3, [r7, #28]
 800239a:	f003 0307 	and.w	r3, r3, #7
 800239e:	009b      	lsls	r3, r3, #2
 80023a0:	fa02 f303 	lsl.w	r3, r2, r3
 80023a4:	69ba      	ldr	r2, [r7, #24]
 80023a6:	4313      	orrs	r3, r2
 80023a8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80023aa:	69fb      	ldr	r3, [r7, #28]
 80023ac:	08da      	lsrs	r2, r3, #3
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	3208      	adds	r2, #8
 80023b2:	69b9      	ldr	r1, [r7, #24]
 80023b4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80023b8:	687b      	ldr	r3, [r7, #4]
 80023ba:	681b      	ldr	r3, [r3, #0]
 80023bc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80023be:	69fb      	ldr	r3, [r7, #28]
 80023c0:	005b      	lsls	r3, r3, #1
 80023c2:	2203      	movs	r2, #3
 80023c4:	fa02 f303 	lsl.w	r3, r2, r3
 80023c8:	43db      	mvns	r3, r3
 80023ca:	69ba      	ldr	r2, [r7, #24]
 80023cc:	4013      	ands	r3, r2
 80023ce:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80023d0:	683b      	ldr	r3, [r7, #0]
 80023d2:	685b      	ldr	r3, [r3, #4]
 80023d4:	f003 0203 	and.w	r2, r3, #3
 80023d8:	69fb      	ldr	r3, [r7, #28]
 80023da:	005b      	lsls	r3, r3, #1
 80023dc:	fa02 f303 	lsl.w	r3, r2, r3
 80023e0:	69ba      	ldr	r2, [r7, #24]
 80023e2:	4313      	orrs	r3, r2
 80023e4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	69ba      	ldr	r2, [r7, #24]
 80023ea:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 80023ec:	683b      	ldr	r3, [r7, #0]
 80023ee:	685b      	ldr	r3, [r3, #4]
 80023f0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	f000 80ae 	beq.w	8002556 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023fa:	2300      	movs	r3, #0
 80023fc:	60fb      	str	r3, [r7, #12]
 80023fe:	4b5d      	ldr	r3, [pc, #372]	; (8002574 <HAL_GPIO_Init+0x300>)
 8002400:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002402:	4a5c      	ldr	r2, [pc, #368]	; (8002574 <HAL_GPIO_Init+0x300>)
 8002404:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002408:	6453      	str	r3, [r2, #68]	; 0x44
 800240a:	4b5a      	ldr	r3, [pc, #360]	; (8002574 <HAL_GPIO_Init+0x300>)
 800240c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800240e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002412:	60fb      	str	r3, [r7, #12]
 8002414:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002416:	4a58      	ldr	r2, [pc, #352]	; (8002578 <HAL_GPIO_Init+0x304>)
 8002418:	69fb      	ldr	r3, [r7, #28]
 800241a:	089b      	lsrs	r3, r3, #2
 800241c:	3302      	adds	r3, #2
 800241e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002422:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002424:	69fb      	ldr	r3, [r7, #28]
 8002426:	f003 0303 	and.w	r3, r3, #3
 800242a:	009b      	lsls	r3, r3, #2
 800242c:	220f      	movs	r2, #15
 800242e:	fa02 f303 	lsl.w	r3, r2, r3
 8002432:	43db      	mvns	r3, r3
 8002434:	69ba      	ldr	r2, [r7, #24]
 8002436:	4013      	ands	r3, r2
 8002438:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800243a:	687b      	ldr	r3, [r7, #4]
 800243c:	4a4f      	ldr	r2, [pc, #316]	; (800257c <HAL_GPIO_Init+0x308>)
 800243e:	4293      	cmp	r3, r2
 8002440:	d025      	beq.n	800248e <HAL_GPIO_Init+0x21a>
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4a4e      	ldr	r2, [pc, #312]	; (8002580 <HAL_GPIO_Init+0x30c>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d01f      	beq.n	800248a <HAL_GPIO_Init+0x216>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	4a4d      	ldr	r2, [pc, #308]	; (8002584 <HAL_GPIO_Init+0x310>)
 800244e:	4293      	cmp	r3, r2
 8002450:	d019      	beq.n	8002486 <HAL_GPIO_Init+0x212>
 8002452:	687b      	ldr	r3, [r7, #4]
 8002454:	4a4c      	ldr	r2, [pc, #304]	; (8002588 <HAL_GPIO_Init+0x314>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d013      	beq.n	8002482 <HAL_GPIO_Init+0x20e>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	4a4b      	ldr	r2, [pc, #300]	; (800258c <HAL_GPIO_Init+0x318>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d00d      	beq.n	800247e <HAL_GPIO_Init+0x20a>
 8002462:	687b      	ldr	r3, [r7, #4]
 8002464:	4a4a      	ldr	r2, [pc, #296]	; (8002590 <HAL_GPIO_Init+0x31c>)
 8002466:	4293      	cmp	r3, r2
 8002468:	d007      	beq.n	800247a <HAL_GPIO_Init+0x206>
 800246a:	687b      	ldr	r3, [r7, #4]
 800246c:	4a49      	ldr	r2, [pc, #292]	; (8002594 <HAL_GPIO_Init+0x320>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d101      	bne.n	8002476 <HAL_GPIO_Init+0x202>
 8002472:	2306      	movs	r3, #6
 8002474:	e00c      	b.n	8002490 <HAL_GPIO_Init+0x21c>
 8002476:	2307      	movs	r3, #7
 8002478:	e00a      	b.n	8002490 <HAL_GPIO_Init+0x21c>
 800247a:	2305      	movs	r3, #5
 800247c:	e008      	b.n	8002490 <HAL_GPIO_Init+0x21c>
 800247e:	2304      	movs	r3, #4
 8002480:	e006      	b.n	8002490 <HAL_GPIO_Init+0x21c>
 8002482:	2303      	movs	r3, #3
 8002484:	e004      	b.n	8002490 <HAL_GPIO_Init+0x21c>
 8002486:	2302      	movs	r3, #2
 8002488:	e002      	b.n	8002490 <HAL_GPIO_Init+0x21c>
 800248a:	2301      	movs	r3, #1
 800248c:	e000      	b.n	8002490 <HAL_GPIO_Init+0x21c>
 800248e:	2300      	movs	r3, #0
 8002490:	69fa      	ldr	r2, [r7, #28]
 8002492:	f002 0203 	and.w	r2, r2, #3
 8002496:	0092      	lsls	r2, r2, #2
 8002498:	4093      	lsls	r3, r2
 800249a:	69ba      	ldr	r2, [r7, #24]
 800249c:	4313      	orrs	r3, r2
 800249e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80024a0:	4935      	ldr	r1, [pc, #212]	; (8002578 <HAL_GPIO_Init+0x304>)
 80024a2:	69fb      	ldr	r3, [r7, #28]
 80024a4:	089b      	lsrs	r3, r3, #2
 80024a6:	3302      	adds	r3, #2
 80024a8:	69ba      	ldr	r2, [r7, #24]
 80024aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80024ae:	4b3a      	ldr	r3, [pc, #232]	; (8002598 <HAL_GPIO_Init+0x324>)
 80024b0:	689b      	ldr	r3, [r3, #8]
 80024b2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024b4:	693b      	ldr	r3, [r7, #16]
 80024b6:	43db      	mvns	r3, r3
 80024b8:	69ba      	ldr	r2, [r7, #24]
 80024ba:	4013      	ands	r3, r2
 80024bc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80024be:	683b      	ldr	r3, [r7, #0]
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d003      	beq.n	80024d2 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80024ca:	69ba      	ldr	r2, [r7, #24]
 80024cc:	693b      	ldr	r3, [r7, #16]
 80024ce:	4313      	orrs	r3, r2
 80024d0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 80024d2:	4a31      	ldr	r2, [pc, #196]	; (8002598 <HAL_GPIO_Init+0x324>)
 80024d4:	69bb      	ldr	r3, [r7, #24]
 80024d6:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 80024d8:	4b2f      	ldr	r3, [pc, #188]	; (8002598 <HAL_GPIO_Init+0x324>)
 80024da:	68db      	ldr	r3, [r3, #12]
 80024dc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80024de:	693b      	ldr	r3, [r7, #16]
 80024e0:	43db      	mvns	r3, r3
 80024e2:	69ba      	ldr	r2, [r7, #24]
 80024e4:	4013      	ands	r3, r2
 80024e6:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80024e8:	683b      	ldr	r3, [r7, #0]
 80024ea:	685b      	ldr	r3, [r3, #4]
 80024ec:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80024f0:	2b00      	cmp	r3, #0
 80024f2:	d003      	beq.n	80024fc <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80024f4:	69ba      	ldr	r2, [r7, #24]
 80024f6:	693b      	ldr	r3, [r7, #16]
 80024f8:	4313      	orrs	r3, r2
 80024fa:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80024fc:	4a26      	ldr	r2, [pc, #152]	; (8002598 <HAL_GPIO_Init+0x324>)
 80024fe:	69bb      	ldr	r3, [r7, #24]
 8002500:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002502:	4b25      	ldr	r3, [pc, #148]	; (8002598 <HAL_GPIO_Init+0x324>)
 8002504:	685b      	ldr	r3, [r3, #4]
 8002506:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002508:	693b      	ldr	r3, [r7, #16]
 800250a:	43db      	mvns	r3, r3
 800250c:	69ba      	ldr	r2, [r7, #24]
 800250e:	4013      	ands	r3, r2
 8002510:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002512:	683b      	ldr	r3, [r7, #0]
 8002514:	685b      	ldr	r3, [r3, #4]
 8002516:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800251a:	2b00      	cmp	r3, #0
 800251c:	d003      	beq.n	8002526 <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 800251e:	69ba      	ldr	r2, [r7, #24]
 8002520:	693b      	ldr	r3, [r7, #16]
 8002522:	4313      	orrs	r3, r2
 8002524:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002526:	4a1c      	ldr	r2, [pc, #112]	; (8002598 <HAL_GPIO_Init+0x324>)
 8002528:	69bb      	ldr	r3, [r7, #24]
 800252a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800252c:	4b1a      	ldr	r3, [pc, #104]	; (8002598 <HAL_GPIO_Init+0x324>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002532:	693b      	ldr	r3, [r7, #16]
 8002534:	43db      	mvns	r3, r3
 8002536:	69ba      	ldr	r2, [r7, #24]
 8002538:	4013      	ands	r3, r2
 800253a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 800253c:	683b      	ldr	r3, [r7, #0]
 800253e:	685b      	ldr	r3, [r3, #4]
 8002540:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002544:	2b00      	cmp	r3, #0
 8002546:	d003      	beq.n	8002550 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8002548:	69ba      	ldr	r2, [r7, #24]
 800254a:	693b      	ldr	r3, [r7, #16]
 800254c:	4313      	orrs	r3, r2
 800254e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002550:	4a11      	ldr	r2, [pc, #68]	; (8002598 <HAL_GPIO_Init+0x324>)
 8002552:	69bb      	ldr	r3, [r7, #24]
 8002554:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002556:	69fb      	ldr	r3, [r7, #28]
 8002558:	3301      	adds	r3, #1
 800255a:	61fb      	str	r3, [r7, #28]
 800255c:	69fb      	ldr	r3, [r7, #28]
 800255e:	2b0f      	cmp	r3, #15
 8002560:	f67f ae96 	bls.w	8002290 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002564:	bf00      	nop
 8002566:	bf00      	nop
 8002568:	3724      	adds	r7, #36	; 0x24
 800256a:	46bd      	mov	sp, r7
 800256c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002570:	4770      	bx	lr
 8002572:	bf00      	nop
 8002574:	40023800 	.word	0x40023800
 8002578:	40013800 	.word	0x40013800
 800257c:	40020000 	.word	0x40020000
 8002580:	40020400 	.word	0x40020400
 8002584:	40020800 	.word	0x40020800
 8002588:	40020c00 	.word	0x40020c00
 800258c:	40021000 	.word	0x40021000
 8002590:	40021400 	.word	0x40021400
 8002594:	40021800 	.word	0x40021800
 8002598:	40013c00 	.word	0x40013c00

0800259c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800259c:	b480      	push	{r7}
 800259e:	b083      	sub	sp, #12
 80025a0:	af00      	add	r7, sp, #0
 80025a2:	6078      	str	r0, [r7, #4]
 80025a4:	460b      	mov	r3, r1
 80025a6:	807b      	strh	r3, [r7, #2]
 80025a8:	4613      	mov	r3, r2
 80025aa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80025ac:	787b      	ldrb	r3, [r7, #1]
 80025ae:	2b00      	cmp	r3, #0
 80025b0:	d003      	beq.n	80025ba <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80025b2:	887a      	ldrh	r2, [r7, #2]
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80025b8:	e003      	b.n	80025c2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80025ba:	887b      	ldrh	r3, [r7, #2]
 80025bc:	041a      	lsls	r2, r3, #16
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	619a      	str	r2, [r3, #24]
}
 80025c2:	bf00      	nop
 80025c4:	370c      	adds	r7, #12
 80025c6:	46bd      	mov	sp, r7
 80025c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025cc:	4770      	bx	lr
	...

080025d0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b084      	sub	sp, #16
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80025d8:	687b      	ldr	r3, [r7, #4]
 80025da:	2b00      	cmp	r3, #0
 80025dc:	d101      	bne.n	80025e2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80025de:	2301      	movs	r3, #1
 80025e0:	e12b      	b.n	800283a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80025e2:	687b      	ldr	r3, [r7, #4]
 80025e4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025e8:	b2db      	uxtb	r3, r3
 80025ea:	2b00      	cmp	r3, #0
 80025ec:	d106      	bne.n	80025fc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	2200      	movs	r2, #0
 80025f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80025f6:	6878      	ldr	r0, [r7, #4]
 80025f8:	f7ff fb20 	bl	8001c3c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	2224      	movs	r2, #36	; 0x24
 8002600:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002604:	687b      	ldr	r3, [r7, #4]
 8002606:	681b      	ldr	r3, [r3, #0]
 8002608:	681a      	ldr	r2, [r3, #0]
 800260a:	687b      	ldr	r3, [r7, #4]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	f022 0201 	bic.w	r2, r2, #1
 8002612:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	681b      	ldr	r3, [r3, #0]
 8002618:	681a      	ldr	r2, [r3, #0]
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	681b      	ldr	r3, [r3, #0]
 800261e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8002622:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	681b      	ldr	r3, [r3, #0]
 8002628:	681a      	ldr	r2, [r3, #0]
 800262a:	687b      	ldr	r3, [r7, #4]
 800262c:	681b      	ldr	r3, [r3, #0]
 800262e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002632:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002634:	f001 fcf2 	bl	800401c <HAL_RCC_GetPCLK1Freq>
 8002638:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800263a:	687b      	ldr	r3, [r7, #4]
 800263c:	685b      	ldr	r3, [r3, #4]
 800263e:	4a81      	ldr	r2, [pc, #516]	; (8002844 <HAL_I2C_Init+0x274>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d807      	bhi.n	8002654 <HAL_I2C_Init+0x84>
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	4a80      	ldr	r2, [pc, #512]	; (8002848 <HAL_I2C_Init+0x278>)
 8002648:	4293      	cmp	r3, r2
 800264a:	bf94      	ite	ls
 800264c:	2301      	movls	r3, #1
 800264e:	2300      	movhi	r3, #0
 8002650:	b2db      	uxtb	r3, r3
 8002652:	e006      	b.n	8002662 <HAL_I2C_Init+0x92>
 8002654:	68fb      	ldr	r3, [r7, #12]
 8002656:	4a7d      	ldr	r2, [pc, #500]	; (800284c <HAL_I2C_Init+0x27c>)
 8002658:	4293      	cmp	r3, r2
 800265a:	bf94      	ite	ls
 800265c:	2301      	movls	r3, #1
 800265e:	2300      	movhi	r3, #0
 8002660:	b2db      	uxtb	r3, r3
 8002662:	2b00      	cmp	r3, #0
 8002664:	d001      	beq.n	800266a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002666:	2301      	movs	r3, #1
 8002668:	e0e7      	b.n	800283a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800266a:	68fb      	ldr	r3, [r7, #12]
 800266c:	4a78      	ldr	r2, [pc, #480]	; (8002850 <HAL_I2C_Init+0x280>)
 800266e:	fba2 2303 	umull	r2, r3, r2, r3
 8002672:	0c9b      	lsrs	r3, r3, #18
 8002674:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	685b      	ldr	r3, [r3, #4]
 800267c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	68ba      	ldr	r2, [r7, #8]
 8002686:	430a      	orrs	r2, r1
 8002688:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	6a1b      	ldr	r3, [r3, #32]
 8002690:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	4a6a      	ldr	r2, [pc, #424]	; (8002844 <HAL_I2C_Init+0x274>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d802      	bhi.n	80026a4 <HAL_I2C_Init+0xd4>
 800269e:	68bb      	ldr	r3, [r7, #8]
 80026a0:	3301      	adds	r3, #1
 80026a2:	e009      	b.n	80026b8 <HAL_I2C_Init+0xe8>
 80026a4:	68bb      	ldr	r3, [r7, #8]
 80026a6:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80026aa:	fb02 f303 	mul.w	r3, r2, r3
 80026ae:	4a69      	ldr	r2, [pc, #420]	; (8002854 <HAL_I2C_Init+0x284>)
 80026b0:	fba2 2303 	umull	r2, r3, r2, r3
 80026b4:	099b      	lsrs	r3, r3, #6
 80026b6:	3301      	adds	r3, #1
 80026b8:	687a      	ldr	r2, [r7, #4]
 80026ba:	6812      	ldr	r2, [r2, #0]
 80026bc:	430b      	orrs	r3, r1
 80026be:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80026c0:	687b      	ldr	r3, [r7, #4]
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	69db      	ldr	r3, [r3, #28]
 80026c6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80026ca:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80026ce:	687b      	ldr	r3, [r7, #4]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	495c      	ldr	r1, [pc, #368]	; (8002844 <HAL_I2C_Init+0x274>)
 80026d4:	428b      	cmp	r3, r1
 80026d6:	d819      	bhi.n	800270c <HAL_I2C_Init+0x13c>
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	1e59      	subs	r1, r3, #1
 80026dc:	687b      	ldr	r3, [r7, #4]
 80026de:	685b      	ldr	r3, [r3, #4]
 80026e0:	005b      	lsls	r3, r3, #1
 80026e2:	fbb1 f3f3 	udiv	r3, r1, r3
 80026e6:	1c59      	adds	r1, r3, #1
 80026e8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80026ec:	400b      	ands	r3, r1
 80026ee:	2b00      	cmp	r3, #0
 80026f0:	d00a      	beq.n	8002708 <HAL_I2C_Init+0x138>
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	1e59      	subs	r1, r3, #1
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	685b      	ldr	r3, [r3, #4]
 80026fa:	005b      	lsls	r3, r3, #1
 80026fc:	fbb1 f3f3 	udiv	r3, r1, r3
 8002700:	3301      	adds	r3, #1
 8002702:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002706:	e051      	b.n	80027ac <HAL_I2C_Init+0x1dc>
 8002708:	2304      	movs	r3, #4
 800270a:	e04f      	b.n	80027ac <HAL_I2C_Init+0x1dc>
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	689b      	ldr	r3, [r3, #8]
 8002710:	2b00      	cmp	r3, #0
 8002712:	d111      	bne.n	8002738 <HAL_I2C_Init+0x168>
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	1e58      	subs	r0, r3, #1
 8002718:	687b      	ldr	r3, [r7, #4]
 800271a:	6859      	ldr	r1, [r3, #4]
 800271c:	460b      	mov	r3, r1
 800271e:	005b      	lsls	r3, r3, #1
 8002720:	440b      	add	r3, r1
 8002722:	fbb0 f3f3 	udiv	r3, r0, r3
 8002726:	3301      	adds	r3, #1
 8002728:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800272c:	2b00      	cmp	r3, #0
 800272e:	bf0c      	ite	eq
 8002730:	2301      	moveq	r3, #1
 8002732:	2300      	movne	r3, #0
 8002734:	b2db      	uxtb	r3, r3
 8002736:	e012      	b.n	800275e <HAL_I2C_Init+0x18e>
 8002738:	68fb      	ldr	r3, [r7, #12]
 800273a:	1e58      	subs	r0, r3, #1
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	6859      	ldr	r1, [r3, #4]
 8002740:	460b      	mov	r3, r1
 8002742:	009b      	lsls	r3, r3, #2
 8002744:	440b      	add	r3, r1
 8002746:	0099      	lsls	r1, r3, #2
 8002748:	440b      	add	r3, r1
 800274a:	fbb0 f3f3 	udiv	r3, r0, r3
 800274e:	3301      	adds	r3, #1
 8002750:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002754:	2b00      	cmp	r3, #0
 8002756:	bf0c      	ite	eq
 8002758:	2301      	moveq	r3, #1
 800275a:	2300      	movne	r3, #0
 800275c:	b2db      	uxtb	r3, r3
 800275e:	2b00      	cmp	r3, #0
 8002760:	d001      	beq.n	8002766 <HAL_I2C_Init+0x196>
 8002762:	2301      	movs	r3, #1
 8002764:	e022      	b.n	80027ac <HAL_I2C_Init+0x1dc>
 8002766:	687b      	ldr	r3, [r7, #4]
 8002768:	689b      	ldr	r3, [r3, #8]
 800276a:	2b00      	cmp	r3, #0
 800276c:	d10e      	bne.n	800278c <HAL_I2C_Init+0x1bc>
 800276e:	68fb      	ldr	r3, [r7, #12]
 8002770:	1e58      	subs	r0, r3, #1
 8002772:	687b      	ldr	r3, [r7, #4]
 8002774:	6859      	ldr	r1, [r3, #4]
 8002776:	460b      	mov	r3, r1
 8002778:	005b      	lsls	r3, r3, #1
 800277a:	440b      	add	r3, r1
 800277c:	fbb0 f3f3 	udiv	r3, r0, r3
 8002780:	3301      	adds	r3, #1
 8002782:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002786:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800278a:	e00f      	b.n	80027ac <HAL_I2C_Init+0x1dc>
 800278c:	68fb      	ldr	r3, [r7, #12]
 800278e:	1e58      	subs	r0, r3, #1
 8002790:	687b      	ldr	r3, [r7, #4]
 8002792:	6859      	ldr	r1, [r3, #4]
 8002794:	460b      	mov	r3, r1
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	440b      	add	r3, r1
 800279a:	0099      	lsls	r1, r3, #2
 800279c:	440b      	add	r3, r1
 800279e:	fbb0 f3f3 	udiv	r3, r0, r3
 80027a2:	3301      	adds	r3, #1
 80027a4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80027a8:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80027ac:	6879      	ldr	r1, [r7, #4]
 80027ae:	6809      	ldr	r1, [r1, #0]
 80027b0:	4313      	orrs	r3, r2
 80027b2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	681b      	ldr	r3, [r3, #0]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	69da      	ldr	r2, [r3, #28]
 80027c2:	687b      	ldr	r3, [r7, #4]
 80027c4:	6a1b      	ldr	r3, [r3, #32]
 80027c6:	431a      	orrs	r2, r3
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	430a      	orrs	r2, r1
 80027ce:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	681b      	ldr	r3, [r3, #0]
 80027d4:	689b      	ldr	r3, [r3, #8]
 80027d6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80027da:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80027de:	687a      	ldr	r2, [r7, #4]
 80027e0:	6911      	ldr	r1, [r2, #16]
 80027e2:	687a      	ldr	r2, [r7, #4]
 80027e4:	68d2      	ldr	r2, [r2, #12]
 80027e6:	4311      	orrs	r1, r2
 80027e8:	687a      	ldr	r2, [r7, #4]
 80027ea:	6812      	ldr	r2, [r2, #0]
 80027ec:	430b      	orrs	r3, r1
 80027ee:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80027f0:	687b      	ldr	r3, [r7, #4]
 80027f2:	681b      	ldr	r3, [r3, #0]
 80027f4:	68db      	ldr	r3, [r3, #12]
 80027f6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80027fa:	687b      	ldr	r3, [r7, #4]
 80027fc:	695a      	ldr	r2, [r3, #20]
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	699b      	ldr	r3, [r3, #24]
 8002802:	431a      	orrs	r2, r3
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	430a      	orrs	r2, r1
 800280a:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681a      	ldr	r2, [r3, #0]
 8002812:	687b      	ldr	r3, [r7, #4]
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	f042 0201 	orr.w	r2, r2, #1
 800281a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	2200      	movs	r2, #0
 8002820:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002822:	687b      	ldr	r3, [r7, #4]
 8002824:	2220      	movs	r2, #32
 8002826:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	2200      	movs	r2, #0
 800282e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002830:	687b      	ldr	r3, [r7, #4]
 8002832:	2200      	movs	r2, #0
 8002834:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002838:	2300      	movs	r3, #0
}
 800283a:	4618      	mov	r0, r3
 800283c:	3710      	adds	r7, #16
 800283e:	46bd      	mov	sp, r7
 8002840:	bd80      	pop	{r7, pc}
 8002842:	bf00      	nop
 8002844:	000186a0 	.word	0x000186a0
 8002848:	001e847f 	.word	0x001e847f
 800284c:	003d08ff 	.word	0x003d08ff
 8002850:	431bde83 	.word	0x431bde83
 8002854:	10624dd3 	.word	0x10624dd3

08002858 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002858:	b580      	push	{r7, lr}
 800285a:	b088      	sub	sp, #32
 800285c:	af02      	add	r7, sp, #8
 800285e:	60f8      	str	r0, [r7, #12]
 8002860:	607a      	str	r2, [r7, #4]
 8002862:	461a      	mov	r2, r3
 8002864:	460b      	mov	r3, r1
 8002866:	817b      	strh	r3, [r7, #10]
 8002868:	4613      	mov	r3, r2
 800286a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 800286c:	f7ff fbec 	bl	8002048 <HAL_GetTick>
 8002870:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002872:	68fb      	ldr	r3, [r7, #12]
 8002874:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002878:	b2db      	uxtb	r3, r3
 800287a:	2b20      	cmp	r3, #32
 800287c:	f040 80e0 	bne.w	8002a40 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002880:	697b      	ldr	r3, [r7, #20]
 8002882:	9300      	str	r3, [sp, #0]
 8002884:	2319      	movs	r3, #25
 8002886:	2201      	movs	r2, #1
 8002888:	4970      	ldr	r1, [pc, #448]	; (8002a4c <HAL_I2C_Master_Transmit+0x1f4>)
 800288a:	68f8      	ldr	r0, [r7, #12]
 800288c:	f001 f8f6 	bl	8003a7c <I2C_WaitOnFlagUntilTimeout>
 8002890:	4603      	mov	r3, r0
 8002892:	2b00      	cmp	r3, #0
 8002894:	d001      	beq.n	800289a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8002896:	2302      	movs	r3, #2
 8002898:	e0d3      	b.n	8002a42 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800289a:	68fb      	ldr	r3, [r7, #12]
 800289c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80028a0:	2b01      	cmp	r3, #1
 80028a2:	d101      	bne.n	80028a8 <HAL_I2C_Master_Transmit+0x50>
 80028a4:	2302      	movs	r3, #2
 80028a6:	e0cc      	b.n	8002a42 <HAL_I2C_Master_Transmit+0x1ea>
 80028a8:	68fb      	ldr	r3, [r7, #12]
 80028aa:	2201      	movs	r2, #1
 80028ac:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	f003 0301 	and.w	r3, r3, #1
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d007      	beq.n	80028ce <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80028be:	68fb      	ldr	r3, [r7, #12]
 80028c0:	681b      	ldr	r3, [r3, #0]
 80028c2:	681a      	ldr	r2, [r3, #0]
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	f042 0201 	orr.w	r2, r2, #1
 80028cc:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	681a      	ldr	r2, [r3, #0]
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	681b      	ldr	r3, [r3, #0]
 80028d8:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80028dc:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	2221      	movs	r2, #33	; 0x21
 80028e2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80028e6:	68fb      	ldr	r3, [r7, #12]
 80028e8:	2210      	movs	r2, #16
 80028ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80028ee:	68fb      	ldr	r3, [r7, #12]
 80028f0:	2200      	movs	r2, #0
 80028f2:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80028f4:	68fb      	ldr	r3, [r7, #12]
 80028f6:	687a      	ldr	r2, [r7, #4]
 80028f8:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	893a      	ldrh	r2, [r7, #8]
 80028fe:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002904:	b29a      	uxth	r2, r3
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	4a50      	ldr	r2, [pc, #320]	; (8002a50 <HAL_I2C_Master_Transmit+0x1f8>)
 800290e:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002910:	8979      	ldrh	r1, [r7, #10]
 8002912:	697b      	ldr	r3, [r7, #20]
 8002914:	6a3a      	ldr	r2, [r7, #32]
 8002916:	68f8      	ldr	r0, [r7, #12]
 8002918:	f000 fde2 	bl	80034e0 <I2C_MasterRequestWrite>
 800291c:	4603      	mov	r3, r0
 800291e:	2b00      	cmp	r3, #0
 8002920:	d001      	beq.n	8002926 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8002922:	2301      	movs	r3, #1
 8002924:	e08d      	b.n	8002a42 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002926:	2300      	movs	r3, #0
 8002928:	613b      	str	r3, [r7, #16]
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	681b      	ldr	r3, [r3, #0]
 800292e:	695b      	ldr	r3, [r3, #20]
 8002930:	613b      	str	r3, [r7, #16]
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	681b      	ldr	r3, [r3, #0]
 8002936:	699b      	ldr	r3, [r3, #24]
 8002938:	613b      	str	r3, [r7, #16]
 800293a:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 800293c:	e066      	b.n	8002a0c <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800293e:	697a      	ldr	r2, [r7, #20]
 8002940:	6a39      	ldr	r1, [r7, #32]
 8002942:	68f8      	ldr	r0, [r7, #12]
 8002944:	f001 f970 	bl	8003c28 <I2C_WaitOnTXEFlagUntilTimeout>
 8002948:	4603      	mov	r3, r0
 800294a:	2b00      	cmp	r3, #0
 800294c:	d00d      	beq.n	800296a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800294e:	68fb      	ldr	r3, [r7, #12]
 8002950:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002952:	2b04      	cmp	r3, #4
 8002954:	d107      	bne.n	8002966 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	681a      	ldr	r2, [r3, #0]
 800295c:	68fb      	ldr	r3, [r7, #12]
 800295e:	681b      	ldr	r3, [r3, #0]
 8002960:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002964:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002966:	2301      	movs	r3, #1
 8002968:	e06b      	b.n	8002a42 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800296e:	781a      	ldrb	r2, [r3, #0]
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002976:	68fb      	ldr	r3, [r7, #12]
 8002978:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800297a:	1c5a      	adds	r2, r3, #1
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002980:	68fb      	ldr	r3, [r7, #12]
 8002982:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002984:	b29b      	uxth	r3, r3
 8002986:	3b01      	subs	r3, #1
 8002988:	b29a      	uxth	r2, r3
 800298a:	68fb      	ldr	r3, [r7, #12]
 800298c:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002992:	3b01      	subs	r3, #1
 8002994:	b29a      	uxth	r2, r3
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	695b      	ldr	r3, [r3, #20]
 80029a0:	f003 0304 	and.w	r3, r3, #4
 80029a4:	2b04      	cmp	r3, #4
 80029a6:	d11b      	bne.n	80029e0 <HAL_I2C_Master_Transmit+0x188>
 80029a8:	68fb      	ldr	r3, [r7, #12]
 80029aa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d017      	beq.n	80029e0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80029b0:	68fb      	ldr	r3, [r7, #12]
 80029b2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029b4:	781a      	ldrb	r2, [r3, #0]
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80029bc:	68fb      	ldr	r3, [r7, #12]
 80029be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80029c0:	1c5a      	adds	r2, r3, #1
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferCount--;
 80029c6:	68fb      	ldr	r3, [r7, #12]
 80029c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80029ca:	b29b      	uxth	r3, r3
 80029cc:	3b01      	subs	r3, #1
 80029ce:	b29a      	uxth	r2, r3
 80029d0:	68fb      	ldr	r3, [r7, #12]
 80029d2:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->XferSize--;
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80029d8:	3b01      	subs	r3, #1
 80029da:	b29a      	uxth	r2, r3
 80029dc:	68fb      	ldr	r3, [r7, #12]
 80029de:	851a      	strh	r2, [r3, #40]	; 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80029e0:	697a      	ldr	r2, [r7, #20]
 80029e2:	6a39      	ldr	r1, [r7, #32]
 80029e4:	68f8      	ldr	r0, [r7, #12]
 80029e6:	f001 f960 	bl	8003caa <I2C_WaitOnBTFFlagUntilTimeout>
 80029ea:	4603      	mov	r3, r0
 80029ec:	2b00      	cmp	r3, #0
 80029ee:	d00d      	beq.n	8002a0c <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80029f0:	68fb      	ldr	r3, [r7, #12]
 80029f2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80029f4:	2b04      	cmp	r3, #4
 80029f6:	d107      	bne.n	8002a08 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80029f8:	68fb      	ldr	r3, [r7, #12]
 80029fa:	681b      	ldr	r3, [r3, #0]
 80029fc:	681a      	ldr	r2, [r3, #0]
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a06:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002a08:	2301      	movs	r3, #1
 8002a0a:	e01a      	b.n	8002a42 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8002a0c:	68fb      	ldr	r3, [r7, #12]
 8002a0e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002a10:	2b00      	cmp	r3, #0
 8002a12:	d194      	bne.n	800293e <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	681b      	ldr	r3, [r3, #0]
 8002a18:	681a      	ldr	r2, [r3, #0]
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a22:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002a24:	68fb      	ldr	r3, [r7, #12]
 8002a26:	2220      	movs	r2, #32
 8002a28:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	2200      	movs	r2, #0
 8002a30:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	2200      	movs	r2, #0
 8002a38:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002a3c:	2300      	movs	r3, #0
 8002a3e:	e000      	b.n	8002a42 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8002a40:	2302      	movs	r3, #2
  }
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3718      	adds	r7, #24
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	bf00      	nop
 8002a4c:	00100002 	.word	0x00100002
 8002a50:	ffff0000 	.word	0xffff0000

08002a54 <HAL_I2C_Master_Receive>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002a54:	b580      	push	{r7, lr}
 8002a56:	b08c      	sub	sp, #48	; 0x30
 8002a58:	af02      	add	r7, sp, #8
 8002a5a:	60f8      	str	r0, [r7, #12]
 8002a5c:	607a      	str	r2, [r7, #4]
 8002a5e:	461a      	mov	r2, r3
 8002a60:	460b      	mov	r3, r1
 8002a62:	817b      	strh	r3, [r7, #10]
 8002a64:	4613      	mov	r3, r2
 8002a66:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002a68:	f7ff faee 	bl	8002048 <HAL_GetTick>
 8002a6c:	6278      	str	r0, [r7, #36]	; 0x24

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002a6e:	68fb      	ldr	r3, [r7, #12]
 8002a70:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002a74:	b2db      	uxtb	r3, r3
 8002a76:	2b20      	cmp	r3, #32
 8002a78:	f040 820b 	bne.w	8002e92 <HAL_I2C_Master_Receive+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002a7c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002a7e:	9300      	str	r3, [sp, #0]
 8002a80:	2319      	movs	r3, #25
 8002a82:	2201      	movs	r2, #1
 8002a84:	497c      	ldr	r1, [pc, #496]	; (8002c78 <HAL_I2C_Master_Receive+0x224>)
 8002a86:	68f8      	ldr	r0, [r7, #12]
 8002a88:	f000 fff8 	bl	8003a7c <I2C_WaitOnFlagUntilTimeout>
 8002a8c:	4603      	mov	r3, r0
 8002a8e:	2b00      	cmp	r3, #0
 8002a90:	d001      	beq.n	8002a96 <HAL_I2C_Master_Receive+0x42>
    {
      return HAL_BUSY;
 8002a92:	2302      	movs	r3, #2
 8002a94:	e1fe      	b.n	8002e94 <HAL_I2C_Master_Receive+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a96:	68fb      	ldr	r3, [r7, #12]
 8002a98:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002a9c:	2b01      	cmp	r3, #1
 8002a9e:	d101      	bne.n	8002aa4 <HAL_I2C_Master_Receive+0x50>
 8002aa0:	2302      	movs	r3, #2
 8002aa2:	e1f7      	b.n	8002e94 <HAL_I2C_Master_Receive+0x440>
 8002aa4:	68fb      	ldr	r3, [r7, #12]
 8002aa6:	2201      	movs	r2, #1
 8002aa8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	681b      	ldr	r3, [r3, #0]
 8002ab0:	681b      	ldr	r3, [r3, #0]
 8002ab2:	f003 0301 	and.w	r3, r3, #1
 8002ab6:	2b01      	cmp	r3, #1
 8002ab8:	d007      	beq.n	8002aca <HAL_I2C_Master_Receive+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002aba:	68fb      	ldr	r3, [r7, #12]
 8002abc:	681b      	ldr	r3, [r3, #0]
 8002abe:	681a      	ldr	r2, [r3, #0]
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	f042 0201 	orr.w	r2, r2, #1
 8002ac8:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	681a      	ldr	r2, [r3, #0]
 8002ad0:	68fb      	ldr	r3, [r7, #12]
 8002ad2:	681b      	ldr	r3, [r3, #0]
 8002ad4:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002ad8:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	2222      	movs	r2, #34	; 0x22
 8002ade:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8002ae2:	68fb      	ldr	r3, [r7, #12]
 8002ae4:	2210      	movs	r2, #16
 8002ae6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8002aea:	68fb      	ldr	r3, [r7, #12]
 8002aec:	2200      	movs	r2, #0
 8002aee:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	687a      	ldr	r2, [r7, #4]
 8002af4:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002af6:	68fb      	ldr	r3, [r7, #12]
 8002af8:	893a      	ldrh	r2, [r7, #8]
 8002afa:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002afc:	68fb      	ldr	r3, [r7, #12]
 8002afe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b00:	b29a      	uxth	r2, r3
 8002b02:	68fb      	ldr	r3, [r7, #12]
 8002b04:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	4a5c      	ldr	r2, [pc, #368]	; (8002c7c <HAL_I2C_Master_Receive+0x228>)
 8002b0a:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestRead(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8002b0c:	8979      	ldrh	r1, [r7, #10]
 8002b0e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b10:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002b12:	68f8      	ldr	r0, [r7, #12]
 8002b14:	f000 fd66 	bl	80035e4 <I2C_MasterRequestRead>
 8002b18:	4603      	mov	r3, r0
 8002b1a:	2b00      	cmp	r3, #0
 8002b1c:	d001      	beq.n	8002b22 <HAL_I2C_Master_Receive+0xce>
    {
      return HAL_ERROR;
 8002b1e:	2301      	movs	r3, #1
 8002b20:	e1b8      	b.n	8002e94 <HAL_I2C_Master_Receive+0x440>
    }

    if (hi2c->XferSize == 0U)
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d113      	bne.n	8002b52 <HAL_I2C_Master_Receive+0xfe>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b2a:	2300      	movs	r3, #0
 8002b2c:	623b      	str	r3, [r7, #32]
 8002b2e:	68fb      	ldr	r3, [r7, #12]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	695b      	ldr	r3, [r3, #20]
 8002b34:	623b      	str	r3, [r7, #32]
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	681b      	ldr	r3, [r3, #0]
 8002b3a:	699b      	ldr	r3, [r3, #24]
 8002b3c:	623b      	str	r3, [r7, #32]
 8002b3e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b40:	68fb      	ldr	r3, [r7, #12]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	681a      	ldr	r2, [r3, #0]
 8002b46:	68fb      	ldr	r3, [r7, #12]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b4e:	601a      	str	r2, [r3, #0]
 8002b50:	e18c      	b.n	8002e6c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 1U)
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b56:	2b01      	cmp	r3, #1
 8002b58:	d11b      	bne.n	8002b92 <HAL_I2C_Master_Receive+0x13e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b5a:	68fb      	ldr	r3, [r7, #12]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	681a      	ldr	r2, [r3, #0]
 8002b60:	68fb      	ldr	r3, [r7, #12]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b68:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002b6a:	2300      	movs	r3, #0
 8002b6c:	61fb      	str	r3, [r7, #28]
 8002b6e:	68fb      	ldr	r3, [r7, #12]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	695b      	ldr	r3, [r3, #20]
 8002b74:	61fb      	str	r3, [r7, #28]
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	699b      	ldr	r3, [r3, #24]
 8002b7c:	61fb      	str	r3, [r7, #28]
 8002b7e:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	681b      	ldr	r3, [r3, #0]
 8002b84:	681a      	ldr	r2, [r3, #0]
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	681b      	ldr	r3, [r3, #0]
 8002b8a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002b8e:	601a      	str	r2, [r3, #0]
 8002b90:	e16c      	b.n	8002e6c <HAL_I2C_Master_Receive+0x418>
    }
    else if (hi2c->XferSize == 2U)
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b96:	2b02      	cmp	r3, #2
 8002b98:	d11b      	bne.n	8002bd2 <HAL_I2C_Master_Receive+0x17e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	681a      	ldr	r2, [r3, #0]
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	681b      	ldr	r3, [r3, #0]
 8002ba4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002ba8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	681a      	ldr	r2, [r3, #0]
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	681b      	ldr	r3, [r3, #0]
 8002bb4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002bb8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002bba:	2300      	movs	r3, #0
 8002bbc:	61bb      	str	r3, [r7, #24]
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	695b      	ldr	r3, [r3, #20]
 8002bc4:	61bb      	str	r3, [r7, #24]
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	699b      	ldr	r3, [r3, #24]
 8002bcc:	61bb      	str	r3, [r7, #24]
 8002bce:	69bb      	ldr	r3, [r7, #24]
 8002bd0:	e14c      	b.n	8002e6c <HAL_I2C_Master_Receive+0x418>
    }
    else
    {
      /* Enable Acknowledge */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002bd2:	68fb      	ldr	r3, [r7, #12]
 8002bd4:	681b      	ldr	r3, [r3, #0]
 8002bd6:	681a      	ldr	r2, [r3, #0]
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	681b      	ldr	r3, [r3, #0]
 8002bdc:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002be0:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002be2:	2300      	movs	r3, #0
 8002be4:	617b      	str	r3, [r7, #20]
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	681b      	ldr	r3, [r3, #0]
 8002bea:	695b      	ldr	r3, [r3, #20]
 8002bec:	617b      	str	r3, [r7, #20]
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	681b      	ldr	r3, [r3, #0]
 8002bf2:	699b      	ldr	r3, [r3, #24]
 8002bf4:	617b      	str	r3, [r7, #20]
 8002bf6:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8002bf8:	e138      	b.n	8002e6c <HAL_I2C_Master_Receive+0x418>
    {
      if (hi2c->XferSize <= 3U)
 8002bfa:	68fb      	ldr	r3, [r7, #12]
 8002bfc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002bfe:	2b03      	cmp	r3, #3
 8002c00:	f200 80f1 	bhi.w	8002de6 <HAL_I2C_Master_Receive+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8002c04:	68fb      	ldr	r3, [r7, #12]
 8002c06:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c08:	2b01      	cmp	r3, #1
 8002c0a:	d123      	bne.n	8002c54 <HAL_I2C_Master_Receive+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002c0c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002c0e:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002c10:	68f8      	ldr	r0, [r7, #12]
 8002c12:	f001 f88b 	bl	8003d2c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002c16:	4603      	mov	r3, r0
 8002c18:	2b00      	cmp	r3, #0
 8002c1a:	d001      	beq.n	8002c20 <HAL_I2C_Master_Receive+0x1cc>
          {
            return HAL_ERROR;
 8002c1c:	2301      	movs	r3, #1
 8002c1e:	e139      	b.n	8002e94 <HAL_I2C_Master_Receive+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c20:	68fb      	ldr	r3, [r7, #12]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	691a      	ldr	r2, [r3, #16]
 8002c26:	68fb      	ldr	r3, [r7, #12]
 8002c28:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c2a:	b2d2      	uxtb	r2, r2
 8002c2c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002c2e:	68fb      	ldr	r3, [r7, #12]
 8002c30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c32:	1c5a      	adds	r2, r3, #1
 8002c34:	68fb      	ldr	r3, [r7, #12]
 8002c36:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002c38:	68fb      	ldr	r3, [r7, #12]
 8002c3a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c3c:	3b01      	subs	r3, #1
 8002c3e:	b29a      	uxth	r2, r3
 8002c40:	68fb      	ldr	r3, [r7, #12]
 8002c42:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002c44:	68fb      	ldr	r3, [r7, #12]
 8002c46:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c48:	b29b      	uxth	r3, r3
 8002c4a:	3b01      	subs	r3, #1
 8002c4c:	b29a      	uxth	r2, r3
 8002c4e:	68fb      	ldr	r3, [r7, #12]
 8002c50:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002c52:	e10b      	b.n	8002e6c <HAL_I2C_Master_Receive+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8002c54:	68fb      	ldr	r3, [r7, #12]
 8002c56:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002c58:	2b02      	cmp	r3, #2
 8002c5a:	d14e      	bne.n	8002cfa <HAL_I2C_Master_Receive+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002c5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002c5e:	9300      	str	r3, [sp, #0]
 8002c60:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002c62:	2200      	movs	r2, #0
 8002c64:	4906      	ldr	r1, [pc, #24]	; (8002c80 <HAL_I2C_Master_Receive+0x22c>)
 8002c66:	68f8      	ldr	r0, [r7, #12]
 8002c68:	f000 ff08 	bl	8003a7c <I2C_WaitOnFlagUntilTimeout>
 8002c6c:	4603      	mov	r3, r0
 8002c6e:	2b00      	cmp	r3, #0
 8002c70:	d008      	beq.n	8002c84 <HAL_I2C_Master_Receive+0x230>
          {
            return HAL_ERROR;
 8002c72:	2301      	movs	r3, #1
 8002c74:	e10e      	b.n	8002e94 <HAL_I2C_Master_Receive+0x440>
 8002c76:	bf00      	nop
 8002c78:	00100002 	.word	0x00100002
 8002c7c:	ffff0000 	.word	0xffff0000
 8002c80:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	681a      	ldr	r2, [r3, #0]
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002c92:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c94:	68fb      	ldr	r3, [r7, #12]
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	691a      	ldr	r2, [r3, #16]
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c9e:	b2d2      	uxtb	r2, r2
 8002ca0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ca6:	1c5a      	adds	r2, r3, #1
 8002ca8:	68fb      	ldr	r3, [r7, #12]
 8002caa:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002cac:	68fb      	ldr	r3, [r7, #12]
 8002cae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002cb0:	3b01      	subs	r3, #1
 8002cb2:	b29a      	uxth	r2, r3
 8002cb4:	68fb      	ldr	r3, [r7, #12]
 8002cb6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cbc:	b29b      	uxth	r3, r3
 8002cbe:	3b01      	subs	r3, #1
 8002cc0:	b29a      	uxth	r2, r3
 8002cc2:	68fb      	ldr	r3, [r7, #12]
 8002cc4:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cc6:	68fb      	ldr	r3, [r7, #12]
 8002cc8:	681b      	ldr	r3, [r3, #0]
 8002cca:	691a      	ldr	r2, [r3, #16]
 8002ccc:	68fb      	ldr	r3, [r7, #12]
 8002cce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd0:	b2d2      	uxtb	r2, r2
 8002cd2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002cd4:	68fb      	ldr	r3, [r7, #12]
 8002cd6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cd8:	1c5a      	adds	r2, r3, #1
 8002cda:	68fb      	ldr	r3, [r7, #12]
 8002cdc:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002cde:	68fb      	ldr	r3, [r7, #12]
 8002ce0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ce2:	3b01      	subs	r3, #1
 8002ce4:	b29a      	uxth	r2, r3
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cee:	b29b      	uxth	r3, r3
 8002cf0:	3b01      	subs	r3, #1
 8002cf2:	b29a      	uxth	r2, r3
 8002cf4:	68fb      	ldr	r3, [r7, #12]
 8002cf6:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002cf8:	e0b8      	b.n	8002e6c <HAL_I2C_Master_Receive+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002cfa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002cfc:	9300      	str	r3, [sp, #0]
 8002cfe:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d00:	2200      	movs	r2, #0
 8002d02:	4966      	ldr	r1, [pc, #408]	; (8002e9c <HAL_I2C_Master_Receive+0x448>)
 8002d04:	68f8      	ldr	r0, [r7, #12]
 8002d06:	f000 feb9 	bl	8003a7c <I2C_WaitOnFlagUntilTimeout>
 8002d0a:	4603      	mov	r3, r0
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d001      	beq.n	8002d14 <HAL_I2C_Master_Receive+0x2c0>
          {
            return HAL_ERROR;
 8002d10:	2301      	movs	r3, #1
 8002d12:	e0bf      	b.n	8002e94 <HAL_I2C_Master_Receive+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	68fb      	ldr	r3, [r7, #12]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d22:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	691a      	ldr	r2, [r3, #16]
 8002d2a:	68fb      	ldr	r3, [r7, #12]
 8002d2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d2e:	b2d2      	uxtb	r2, r2
 8002d30:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d36:	1c5a      	adds	r2, r3, #1
 8002d38:	68fb      	ldr	r3, [r7, #12]
 8002d3a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d40:	3b01      	subs	r3, #1
 8002d42:	b29a      	uxth	r2, r3
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002d48:	68fb      	ldr	r3, [r7, #12]
 8002d4a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d4c:	b29b      	uxth	r3, r3
 8002d4e:	3b01      	subs	r3, #1
 8002d50:	b29a      	uxth	r2, r3
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8002d56:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002d58:	9300      	str	r3, [sp, #0]
 8002d5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002d5c:	2200      	movs	r2, #0
 8002d5e:	494f      	ldr	r1, [pc, #316]	; (8002e9c <HAL_I2C_Master_Receive+0x448>)
 8002d60:	68f8      	ldr	r0, [r7, #12]
 8002d62:	f000 fe8b 	bl	8003a7c <I2C_WaitOnFlagUntilTimeout>
 8002d66:	4603      	mov	r3, r0
 8002d68:	2b00      	cmp	r3, #0
 8002d6a:	d001      	beq.n	8002d70 <HAL_I2C_Master_Receive+0x31c>
          {
            return HAL_ERROR;
 8002d6c:	2301      	movs	r3, #1
 8002d6e:	e091      	b.n	8002e94 <HAL_I2C_Master_Receive+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d7e:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	691a      	ldr	r2, [r3, #16]
 8002d86:	68fb      	ldr	r3, [r7, #12]
 8002d88:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d8a:	b2d2      	uxtb	r2, r2
 8002d8c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002d8e:	68fb      	ldr	r3, [r7, #12]
 8002d90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d92:	1c5a      	adds	r2, r3, #1
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002d98:	68fb      	ldr	r3, [r7, #12]
 8002d9a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002d9c:	3b01      	subs	r3, #1
 8002d9e:	b29a      	uxth	r2, r3
 8002da0:	68fb      	ldr	r3, [r7, #12]
 8002da2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002da4:	68fb      	ldr	r3, [r7, #12]
 8002da6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002da8:	b29b      	uxth	r3, r3
 8002daa:	3b01      	subs	r3, #1
 8002dac:	b29a      	uxth	r2, r3
 8002dae:	68fb      	ldr	r3, [r7, #12]
 8002db0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002db2:	68fb      	ldr	r3, [r7, #12]
 8002db4:	681b      	ldr	r3, [r3, #0]
 8002db6:	691a      	ldr	r2, [r3, #16]
 8002db8:	68fb      	ldr	r3, [r7, #12]
 8002dba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dbc:	b2d2      	uxtb	r2, r2
 8002dbe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dc4:	1c5a      	adds	r2, r3, #1
 8002dc6:	68fb      	ldr	r3, [r7, #12]
 8002dc8:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002dce:	3b01      	subs	r3, #1
 8002dd0:	b29a      	uxth	r2, r3
 8002dd2:	68fb      	ldr	r3, [r7, #12]
 8002dd4:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002dd6:	68fb      	ldr	r3, [r7, #12]
 8002dd8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002dda:	b29b      	uxth	r3, r3
 8002ddc:	3b01      	subs	r3, #1
 8002dde:	b29a      	uxth	r2, r3
 8002de0:	68fb      	ldr	r3, [r7, #12]
 8002de2:	855a      	strh	r2, [r3, #42]	; 0x2a
 8002de4:	e042      	b.n	8002e6c <HAL_I2C_Master_Receive+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002de6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002de8:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8002dea:	68f8      	ldr	r0, [r7, #12]
 8002dec:	f000 ff9e 	bl	8003d2c <I2C_WaitOnRXNEFlagUntilTimeout>
 8002df0:	4603      	mov	r3, r0
 8002df2:	2b00      	cmp	r3, #0
 8002df4:	d001      	beq.n	8002dfa <HAL_I2C_Master_Receive+0x3a6>
        {
          return HAL_ERROR;
 8002df6:	2301      	movs	r3, #1
 8002df8:	e04c      	b.n	8002e94 <HAL_I2C_Master_Receive+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dfa:	68fb      	ldr	r3, [r7, #12]
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	691a      	ldr	r2, [r3, #16]
 8002e00:	68fb      	ldr	r3, [r7, #12]
 8002e02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e04:	b2d2      	uxtb	r2, r2
 8002e06:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e08:	68fb      	ldr	r3, [r7, #12]
 8002e0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e0c:	1c5a      	adds	r2, r3, #1
 8002e0e:	68fb      	ldr	r3, [r7, #12]
 8002e10:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e16:	3b01      	subs	r3, #1
 8002e18:	b29a      	uxth	r2, r3
 8002e1a:	68fb      	ldr	r3, [r7, #12]
 8002e1c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8002e1e:	68fb      	ldr	r3, [r7, #12]
 8002e20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e22:	b29b      	uxth	r3, r3
 8002e24:	3b01      	subs	r3, #1
 8002e26:	b29a      	uxth	r2, r3
 8002e28:	68fb      	ldr	r3, [r7, #12]
 8002e2a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 8002e2c:	68fb      	ldr	r3, [r7, #12]
 8002e2e:	681b      	ldr	r3, [r3, #0]
 8002e30:	695b      	ldr	r3, [r3, #20]
 8002e32:	f003 0304 	and.w	r3, r3, #4
 8002e36:	2b04      	cmp	r3, #4
 8002e38:	d118      	bne.n	8002e6c <HAL_I2C_Master_Receive+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002e3a:	68fb      	ldr	r3, [r7, #12]
 8002e3c:	681b      	ldr	r3, [r3, #0]
 8002e3e:	691a      	ldr	r2, [r3, #16]
 8002e40:	68fb      	ldr	r3, [r7, #12]
 8002e42:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e44:	b2d2      	uxtb	r2, r2
 8002e46:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8002e48:	68fb      	ldr	r3, [r7, #12]
 8002e4a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e4c:	1c5a      	adds	r2, r3, #1
 8002e4e:	68fb      	ldr	r3, [r7, #12]
 8002e50:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8002e52:	68fb      	ldr	r3, [r7, #12]
 8002e54:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e56:	3b01      	subs	r3, #1
 8002e58:	b29a      	uxth	r2, r3
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8002e5e:	68fb      	ldr	r3, [r7, #12]
 8002e60:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002e62:	b29b      	uxth	r3, r3
 8002e64:	3b01      	subs	r3, #1
 8002e66:	b29a      	uxth	r2, r3
 8002e68:	68fb      	ldr	r3, [r7, #12]
 8002e6a:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8002e6c:	68fb      	ldr	r3, [r7, #12]
 8002e6e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002e70:	2b00      	cmp	r3, #0
 8002e72:	f47f aec2 	bne.w	8002bfa <HAL_I2C_Master_Receive+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8002e76:	68fb      	ldr	r3, [r7, #12]
 8002e78:	2220      	movs	r2, #32
 8002e7a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e7e:	68fb      	ldr	r3, [r7, #12]
 8002e80:	2200      	movs	r2, #0
 8002e82:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002e86:	68fb      	ldr	r3, [r7, #12]
 8002e88:	2200      	movs	r2, #0
 8002e8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8002e8e:	2300      	movs	r3, #0
 8002e90:	e000      	b.n	8002e94 <HAL_I2C_Master_Receive+0x440>
  }
  else
  {
    return HAL_BUSY;
 8002e92:	2302      	movs	r3, #2
  }
}
 8002e94:	4618      	mov	r0, r3
 8002e96:	3728      	adds	r7, #40	; 0x28
 8002e98:	46bd      	mov	sp, r7
 8002e9a:	bd80      	pop	{r7, pc}
 8002e9c:	00010004 	.word	0x00010004

08002ea0 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ea0:	b580      	push	{r7, lr}
 8002ea2:	b088      	sub	sp, #32
 8002ea4:	af02      	add	r7, sp, #8
 8002ea6:	60f8      	str	r0, [r7, #12]
 8002ea8:	4608      	mov	r0, r1
 8002eaa:	4611      	mov	r1, r2
 8002eac:	461a      	mov	r2, r3
 8002eae:	4603      	mov	r3, r0
 8002eb0:	817b      	strh	r3, [r7, #10]
 8002eb2:	460b      	mov	r3, r1
 8002eb4:	813b      	strh	r3, [r7, #8]
 8002eb6:	4613      	mov	r3, r2
 8002eb8:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002eba:	f7ff f8c5 	bl	8002048 <HAL_GetTick>
 8002ebe:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	2b20      	cmp	r3, #32
 8002eca:	f040 80d9 	bne.w	8003080 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002ece:	697b      	ldr	r3, [r7, #20]
 8002ed0:	9300      	str	r3, [sp, #0]
 8002ed2:	2319      	movs	r3, #25
 8002ed4:	2201      	movs	r2, #1
 8002ed6:	496d      	ldr	r1, [pc, #436]	; (800308c <HAL_I2C_Mem_Write+0x1ec>)
 8002ed8:	68f8      	ldr	r0, [r7, #12]
 8002eda:	f000 fdcf 	bl	8003a7c <I2C_WaitOnFlagUntilTimeout>
 8002ede:	4603      	mov	r3, r0
 8002ee0:	2b00      	cmp	r3, #0
 8002ee2:	d001      	beq.n	8002ee8 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002ee4:	2302      	movs	r3, #2
 8002ee6:	e0cc      	b.n	8003082 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002ee8:	68fb      	ldr	r3, [r7, #12]
 8002eea:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8002eee:	2b01      	cmp	r3, #1
 8002ef0:	d101      	bne.n	8002ef6 <HAL_I2C_Mem_Write+0x56>
 8002ef2:	2302      	movs	r3, #2
 8002ef4:	e0c5      	b.n	8003082 <HAL_I2C_Mem_Write+0x1e2>
 8002ef6:	68fb      	ldr	r3, [r7, #12]
 8002ef8:	2201      	movs	r2, #1
 8002efa:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002efe:	68fb      	ldr	r3, [r7, #12]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	f003 0301 	and.w	r3, r3, #1
 8002f08:	2b01      	cmp	r3, #1
 8002f0a:	d007      	beq.n	8002f1c <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f0c:	68fb      	ldr	r3, [r7, #12]
 8002f0e:	681b      	ldr	r3, [r3, #0]
 8002f10:	681a      	ldr	r2, [r3, #0]
 8002f12:	68fb      	ldr	r3, [r7, #12]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	f042 0201 	orr.w	r2, r2, #1
 8002f1a:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	681a      	ldr	r2, [r3, #0]
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8002f2a:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002f2c:	68fb      	ldr	r3, [r7, #12]
 8002f2e:	2221      	movs	r2, #33	; 0x21
 8002f30:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f34:	68fb      	ldr	r3, [r7, #12]
 8002f36:	2240      	movs	r2, #64	; 0x40
 8002f38:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f3c:	68fb      	ldr	r3, [r7, #12]
 8002f3e:	2200      	movs	r2, #0
 8002f40:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	6a3a      	ldr	r2, [r7, #32]
 8002f46:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 8002f48:	68fb      	ldr	r3, [r7, #12]
 8002f4a:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002f4c:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f4e:	68fb      	ldr	r3, [r7, #12]
 8002f50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002f52:	b29a      	uxth	r2, r3
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002f58:	68fb      	ldr	r3, [r7, #12]
 8002f5a:	4a4d      	ldr	r2, [pc, #308]	; (8003090 <HAL_I2C_Mem_Write+0x1f0>)
 8002f5c:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002f5e:	88f8      	ldrh	r0, [r7, #6]
 8002f60:	893a      	ldrh	r2, [r7, #8]
 8002f62:	8979      	ldrh	r1, [r7, #10]
 8002f64:	697b      	ldr	r3, [r7, #20]
 8002f66:	9301      	str	r3, [sp, #4]
 8002f68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002f6a:	9300      	str	r3, [sp, #0]
 8002f6c:	4603      	mov	r3, r0
 8002f6e:	68f8      	ldr	r0, [r7, #12]
 8002f70:	f000 fc06 	bl	8003780 <I2C_RequestMemoryWrite>
 8002f74:	4603      	mov	r3, r0
 8002f76:	2b00      	cmp	r3, #0
 8002f78:	d052      	beq.n	8003020 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002f7a:	2301      	movs	r3, #1
 8002f7c:	e081      	b.n	8003082 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002f7e:	697a      	ldr	r2, [r7, #20]
 8002f80:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002f82:	68f8      	ldr	r0, [r7, #12]
 8002f84:	f000 fe50 	bl	8003c28 <I2C_WaitOnTXEFlagUntilTimeout>
 8002f88:	4603      	mov	r3, r0
 8002f8a:	2b00      	cmp	r3, #0
 8002f8c:	d00d      	beq.n	8002faa <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002f8e:	68fb      	ldr	r3, [r7, #12]
 8002f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f92:	2b04      	cmp	r3, #4
 8002f94:	d107      	bne.n	8002fa6 <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	681a      	ldr	r2, [r3, #0]
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	681b      	ldr	r3, [r3, #0]
 8002fa0:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002fa4:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	e06b      	b.n	8003082 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fae:	781a      	ldrb	r2, [r3, #0]
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	681b      	ldr	r3, [r3, #0]
 8002fb4:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002fb6:	68fb      	ldr	r3, [r7, #12]
 8002fb8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002fba:	1c5a      	adds	r2, r3, #1
 8002fbc:	68fb      	ldr	r3, [r7, #12]
 8002fbe:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fc4:	3b01      	subs	r3, #1
 8002fc6:	b29a      	uxth	r2, r3
 8002fc8:	68fb      	ldr	r3, [r7, #12]
 8002fca:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002fcc:	68fb      	ldr	r3, [r7, #12]
 8002fce:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002fd0:	b29b      	uxth	r3, r3
 8002fd2:	3b01      	subs	r3, #1
 8002fd4:	b29a      	uxth	r2, r3
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	695b      	ldr	r3, [r3, #20]
 8002fe0:	f003 0304 	and.w	r3, r3, #4
 8002fe4:	2b04      	cmp	r3, #4
 8002fe6:	d11b      	bne.n	8003020 <HAL_I2C_Mem_Write+0x180>
 8002fe8:	68fb      	ldr	r3, [r7, #12]
 8002fea:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002fec:	2b00      	cmp	r3, #0
 8002fee:	d017      	beq.n	8003020 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002ff0:	68fb      	ldr	r3, [r7, #12]
 8002ff2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002ff4:	781a      	ldrb	r2, [r3, #0]
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	681b      	ldr	r3, [r3, #0]
 8002ffa:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002ffc:	68fb      	ldr	r3, [r7, #12]
 8002ffe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003000:	1c5a      	adds	r2, r3, #1
 8003002:	68fb      	ldr	r3, [r7, #12]
 8003004:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003006:	68fb      	ldr	r3, [r7, #12]
 8003008:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800300a:	3b01      	subs	r3, #1
 800300c:	b29a      	uxth	r2, r3
 800300e:	68fb      	ldr	r3, [r7, #12]
 8003010:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003016:	b29b      	uxth	r3, r3
 8003018:	3b01      	subs	r3, #1
 800301a:	b29a      	uxth	r2, r3
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003024:	2b00      	cmp	r3, #0
 8003026:	d1aa      	bne.n	8002f7e <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003028:	697a      	ldr	r2, [r7, #20]
 800302a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800302c:	68f8      	ldr	r0, [r7, #12]
 800302e:	f000 fe3c 	bl	8003caa <I2C_WaitOnBTFFlagUntilTimeout>
 8003032:	4603      	mov	r3, r0
 8003034:	2b00      	cmp	r3, #0
 8003036:	d00d      	beq.n	8003054 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800303c:	2b04      	cmp	r3, #4
 800303e:	d107      	bne.n	8003050 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	681b      	ldr	r3, [r3, #0]
 8003044:	681a      	ldr	r2, [r3, #0]
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	681b      	ldr	r3, [r3, #0]
 800304a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800304e:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003050:	2301      	movs	r3, #1
 8003052:	e016      	b.n	8003082 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	681a      	ldr	r2, [r3, #0]
 800305a:	68fb      	ldr	r3, [r7, #12]
 800305c:	681b      	ldr	r3, [r3, #0]
 800305e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003062:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003064:	68fb      	ldr	r3, [r7, #12]
 8003066:	2220      	movs	r2, #32
 8003068:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800306c:	68fb      	ldr	r3, [r7, #12]
 800306e:	2200      	movs	r2, #0
 8003070:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003074:	68fb      	ldr	r3, [r7, #12]
 8003076:	2200      	movs	r2, #0
 8003078:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 800307c:	2300      	movs	r3, #0
 800307e:	e000      	b.n	8003082 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003080:	2302      	movs	r3, #2
  }
}
 8003082:	4618      	mov	r0, r3
 8003084:	3718      	adds	r7, #24
 8003086:	46bd      	mov	sp, r7
 8003088:	bd80      	pop	{r7, pc}
 800308a:	bf00      	nop
 800308c:	00100002 	.word	0x00100002
 8003090:	ffff0000 	.word	0xffff0000

08003094 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003094:	b580      	push	{r7, lr}
 8003096:	b08c      	sub	sp, #48	; 0x30
 8003098:	af02      	add	r7, sp, #8
 800309a:	60f8      	str	r0, [r7, #12]
 800309c:	4608      	mov	r0, r1
 800309e:	4611      	mov	r1, r2
 80030a0:	461a      	mov	r2, r3
 80030a2:	4603      	mov	r3, r0
 80030a4:	817b      	strh	r3, [r7, #10]
 80030a6:	460b      	mov	r3, r1
 80030a8:	813b      	strh	r3, [r7, #8]
 80030aa:	4613      	mov	r3, r2
 80030ac:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 80030ae:	f7fe ffcb 	bl	8002048 <HAL_GetTick>
 80030b2:	6278      	str	r0, [r7, #36]	; 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030ba:	b2db      	uxtb	r3, r3
 80030bc:	2b20      	cmp	r3, #32
 80030be:	f040 8208 	bne.w	80034d2 <HAL_I2C_Mem_Read+0x43e>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 80030c2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80030c4:	9300      	str	r3, [sp, #0]
 80030c6:	2319      	movs	r3, #25
 80030c8:	2201      	movs	r2, #1
 80030ca:	497b      	ldr	r1, [pc, #492]	; (80032b8 <HAL_I2C_Mem_Read+0x224>)
 80030cc:	68f8      	ldr	r0, [r7, #12]
 80030ce:	f000 fcd5 	bl	8003a7c <I2C_WaitOnFlagUntilTimeout>
 80030d2:	4603      	mov	r3, r0
 80030d4:	2b00      	cmp	r3, #0
 80030d6:	d001      	beq.n	80030dc <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 80030d8:	2302      	movs	r3, #2
 80030da:	e1fb      	b.n	80034d4 <HAL_I2C_Mem_Read+0x440>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80030e2:	2b01      	cmp	r3, #1
 80030e4:	d101      	bne.n	80030ea <HAL_I2C_Mem_Read+0x56>
 80030e6:	2302      	movs	r3, #2
 80030e8:	e1f4      	b.n	80034d4 <HAL_I2C_Mem_Read+0x440>
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	2201      	movs	r2, #1
 80030ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80030f2:	68fb      	ldr	r3, [r7, #12]
 80030f4:	681b      	ldr	r3, [r3, #0]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	f003 0301 	and.w	r3, r3, #1
 80030fc:	2b01      	cmp	r3, #1
 80030fe:	d007      	beq.n	8003110 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003100:	68fb      	ldr	r3, [r7, #12]
 8003102:	681b      	ldr	r3, [r3, #0]
 8003104:	681a      	ldr	r2, [r3, #0]
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	f042 0201 	orr.w	r2, r2, #1
 800310e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	681a      	ldr	r2, [r3, #0]
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800311e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8003120:	68fb      	ldr	r3, [r7, #12]
 8003122:	2222      	movs	r2, #34	; 0x22
 8003124:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	2240      	movs	r2, #64	; 0x40
 800312c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003130:	68fb      	ldr	r3, [r7, #12]
 8003132:	2200      	movs	r2, #0
 8003134:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 800313a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	8eba      	ldrh	r2, [r7, #52]	; 0x34
 8003140:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003142:	68fb      	ldr	r3, [r7, #12]
 8003144:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003146:	b29a      	uxth	r2, r3
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	4a5b      	ldr	r2, [pc, #364]	; (80032bc <HAL_I2C_Mem_Read+0x228>)
 8003150:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003152:	88f8      	ldrh	r0, [r7, #6]
 8003154:	893a      	ldrh	r2, [r7, #8]
 8003156:	8979      	ldrh	r1, [r7, #10]
 8003158:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800315a:	9301      	str	r3, [sp, #4]
 800315c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800315e:	9300      	str	r3, [sp, #0]
 8003160:	4603      	mov	r3, r0
 8003162:	68f8      	ldr	r0, [r7, #12]
 8003164:	f000 fba2 	bl	80038ac <I2C_RequestMemoryRead>
 8003168:	4603      	mov	r3, r0
 800316a:	2b00      	cmp	r3, #0
 800316c:	d001      	beq.n	8003172 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 800316e:	2301      	movs	r3, #1
 8003170:	e1b0      	b.n	80034d4 <HAL_I2C_Mem_Read+0x440>
    }

    if (hi2c->XferSize == 0U)
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003176:	2b00      	cmp	r3, #0
 8003178:	d113      	bne.n	80031a2 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800317a:	2300      	movs	r3, #0
 800317c:	623b      	str	r3, [r7, #32]
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	695b      	ldr	r3, [r3, #20]
 8003184:	623b      	str	r3, [r7, #32]
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	681b      	ldr	r3, [r3, #0]
 800318a:	699b      	ldr	r3, [r3, #24]
 800318c:	623b      	str	r3, [r7, #32]
 800318e:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	681a      	ldr	r2, [r3, #0]
 8003196:	68fb      	ldr	r3, [r7, #12]
 8003198:	681b      	ldr	r3, [r3, #0]
 800319a:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800319e:	601a      	str	r2, [r3, #0]
 80031a0:	e184      	b.n	80034ac <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 1U)
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031a6:	2b01      	cmp	r3, #1
 80031a8:	d11b      	bne.n	80031e2 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031aa:	68fb      	ldr	r3, [r7, #12]
 80031ac:	681b      	ldr	r3, [r3, #0]
 80031ae:	681a      	ldr	r2, [r3, #0]
 80031b0:	68fb      	ldr	r3, [r7, #12]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031b8:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031ba:	2300      	movs	r3, #0
 80031bc:	61fb      	str	r3, [r7, #28]
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	695b      	ldr	r3, [r3, #20]
 80031c4:	61fb      	str	r3, [r7, #28]
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	681b      	ldr	r3, [r3, #0]
 80031ca:	699b      	ldr	r3, [r3, #24]
 80031cc:	61fb      	str	r3, [r7, #28]
 80031ce:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	681a      	ldr	r2, [r3, #0]
 80031d6:	68fb      	ldr	r3, [r7, #12]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80031de:	601a      	str	r2, [r3, #0]
 80031e0:	e164      	b.n	80034ac <HAL_I2C_Mem_Read+0x418>
    }
    else if (hi2c->XferSize == 2U)
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80031e6:	2b02      	cmp	r3, #2
 80031e8:	d11b      	bne.n	8003222 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	681a      	ldr	r2, [r3, #0]
 80031f0:	68fb      	ldr	r3, [r7, #12]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80031f8:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80031fa:	68fb      	ldr	r3, [r7, #12]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	681a      	ldr	r2, [r3, #0]
 8003200:	68fb      	ldr	r3, [r7, #12]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003208:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800320a:	2300      	movs	r3, #0
 800320c:	61bb      	str	r3, [r7, #24]
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	681b      	ldr	r3, [r3, #0]
 8003212:	695b      	ldr	r3, [r3, #20]
 8003214:	61bb      	str	r3, [r7, #24]
 8003216:	68fb      	ldr	r3, [r7, #12]
 8003218:	681b      	ldr	r3, [r3, #0]
 800321a:	699b      	ldr	r3, [r3, #24]
 800321c:	61bb      	str	r3, [r7, #24]
 800321e:	69bb      	ldr	r3, [r7, #24]
 8003220:	e144      	b.n	80034ac <HAL_I2C_Mem_Read+0x418>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003222:	2300      	movs	r3, #0
 8003224:	617b      	str	r3, [r7, #20]
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	695b      	ldr	r3, [r3, #20]
 800322c:	617b      	str	r3, [r7, #20]
 800322e:	68fb      	ldr	r3, [r7, #12]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	699b      	ldr	r3, [r3, #24]
 8003234:	617b      	str	r3, [r7, #20]
 8003236:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 8003238:	e138      	b.n	80034ac <HAL_I2C_Mem_Read+0x418>
    {
      if (hi2c->XferSize <= 3U)
 800323a:	68fb      	ldr	r3, [r7, #12]
 800323c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800323e:	2b03      	cmp	r3, #3
 8003240:	f200 80f1 	bhi.w	8003426 <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003244:	68fb      	ldr	r3, [r7, #12]
 8003246:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003248:	2b01      	cmp	r3, #1
 800324a:	d123      	bne.n	8003294 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800324c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800324e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8003250:	68f8      	ldr	r0, [r7, #12]
 8003252:	f000 fd6b 	bl	8003d2c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003256:	4603      	mov	r3, r0
 8003258:	2b00      	cmp	r3, #0
 800325a:	d001      	beq.n	8003260 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 800325c:	2301      	movs	r3, #1
 800325e:	e139      	b.n	80034d4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003260:	68fb      	ldr	r3, [r7, #12]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	691a      	ldr	r2, [r3, #16]
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800326a:	b2d2      	uxtb	r2, r2
 800326c:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 800326e:	68fb      	ldr	r3, [r7, #12]
 8003270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003272:	1c5a      	adds	r2, r3, #1
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003278:	68fb      	ldr	r3, [r7, #12]
 800327a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800327c:	3b01      	subs	r3, #1
 800327e:	b29a      	uxth	r2, r3
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003288:	b29b      	uxth	r3, r3
 800328a:	3b01      	subs	r3, #1
 800328c:	b29a      	uxth	r2, r3
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003292:	e10b      	b.n	80034ac <HAL_I2C_Mem_Read+0x418>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003298:	2b02      	cmp	r3, #2
 800329a:	d14e      	bne.n	800333a <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800329c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800329e:	9300      	str	r3, [sp, #0]
 80032a0:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80032a2:	2200      	movs	r2, #0
 80032a4:	4906      	ldr	r1, [pc, #24]	; (80032c0 <HAL_I2C_Mem_Read+0x22c>)
 80032a6:	68f8      	ldr	r0, [r7, #12]
 80032a8:	f000 fbe8 	bl	8003a7c <I2C_WaitOnFlagUntilTimeout>
 80032ac:	4603      	mov	r3, r0
 80032ae:	2b00      	cmp	r3, #0
 80032b0:	d008      	beq.n	80032c4 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 80032b2:	2301      	movs	r3, #1
 80032b4:	e10e      	b.n	80034d4 <HAL_I2C_Mem_Read+0x440>
 80032b6:	bf00      	nop
 80032b8:	00100002 	.word	0x00100002
 80032bc:	ffff0000 	.word	0xffff0000
 80032c0:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80032c4:	68fb      	ldr	r3, [r7, #12]
 80032c6:	681b      	ldr	r3, [r3, #0]
 80032c8:	681a      	ldr	r2, [r3, #0]
 80032ca:	68fb      	ldr	r3, [r7, #12]
 80032cc:	681b      	ldr	r3, [r3, #0]
 80032ce:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80032d2:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032d4:	68fb      	ldr	r3, [r7, #12]
 80032d6:	681b      	ldr	r3, [r3, #0]
 80032d8:	691a      	ldr	r2, [r3, #16]
 80032da:	68fb      	ldr	r3, [r7, #12]
 80032dc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032de:	b2d2      	uxtb	r2, r2
 80032e0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032e2:	68fb      	ldr	r3, [r7, #12]
 80032e4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032e6:	1c5a      	adds	r2, r3, #1
 80032e8:	68fb      	ldr	r3, [r7, #12]
 80032ea:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80032f0:	3b01      	subs	r3, #1
 80032f2:	b29a      	uxth	r2, r3
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80032f8:	68fb      	ldr	r3, [r7, #12]
 80032fa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032fc:	b29b      	uxth	r3, r3
 80032fe:	3b01      	subs	r3, #1
 8003300:	b29a      	uxth	r2, r3
 8003302:	68fb      	ldr	r3, [r7, #12]
 8003304:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	681b      	ldr	r3, [r3, #0]
 800330a:	691a      	ldr	r2, [r3, #16]
 800330c:	68fb      	ldr	r3, [r7, #12]
 800330e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003310:	b2d2      	uxtb	r2, r2
 8003312:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003318:	1c5a      	adds	r2, r3, #1
 800331a:	68fb      	ldr	r3, [r7, #12]
 800331c:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800331e:	68fb      	ldr	r3, [r7, #12]
 8003320:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003322:	3b01      	subs	r3, #1
 8003324:	b29a      	uxth	r2, r3
 8003326:	68fb      	ldr	r3, [r7, #12]
 8003328:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800332e:	b29b      	uxth	r3, r3
 8003330:	3b01      	subs	r3, #1
 8003332:	b29a      	uxth	r2, r3
 8003334:	68fb      	ldr	r3, [r7, #12]
 8003336:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003338:	e0b8      	b.n	80034ac <HAL_I2C_Mem_Read+0x418>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800333a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800333c:	9300      	str	r3, [sp, #0]
 800333e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003340:	2200      	movs	r2, #0
 8003342:	4966      	ldr	r1, [pc, #408]	; (80034dc <HAL_I2C_Mem_Read+0x448>)
 8003344:	68f8      	ldr	r0, [r7, #12]
 8003346:	f000 fb99 	bl	8003a7c <I2C_WaitOnFlagUntilTimeout>
 800334a:	4603      	mov	r3, r0
 800334c:	2b00      	cmp	r3, #0
 800334e:	d001      	beq.n	8003354 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 8003350:	2301      	movs	r3, #1
 8003352:	e0bf      	b.n	80034d4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003354:	68fb      	ldr	r3, [r7, #12]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	681a      	ldr	r2, [r3, #0]
 800335a:	68fb      	ldr	r3, [r7, #12]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003362:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	691a      	ldr	r2, [r3, #16]
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800336e:	b2d2      	uxtb	r2, r2
 8003370:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003372:	68fb      	ldr	r3, [r7, #12]
 8003374:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003376:	1c5a      	adds	r2, r3, #1
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800337c:	68fb      	ldr	r3, [r7, #12]
 800337e:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003380:	3b01      	subs	r3, #1
 8003382:	b29a      	uxth	r2, r3
 8003384:	68fb      	ldr	r3, [r7, #12]
 8003386:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003388:	68fb      	ldr	r3, [r7, #12]
 800338a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800338c:	b29b      	uxth	r3, r3
 800338e:	3b01      	subs	r3, #1
 8003390:	b29a      	uxth	r2, r3
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 8003396:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003398:	9300      	str	r3, [sp, #0]
 800339a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800339c:	2200      	movs	r2, #0
 800339e:	494f      	ldr	r1, [pc, #316]	; (80034dc <HAL_I2C_Mem_Read+0x448>)
 80033a0:	68f8      	ldr	r0, [r7, #12]
 80033a2:	f000 fb6b 	bl	8003a7c <I2C_WaitOnFlagUntilTimeout>
 80033a6:	4603      	mov	r3, r0
 80033a8:	2b00      	cmp	r3, #0
 80033aa:	d001      	beq.n	80033b0 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 80033ac:	2301      	movs	r3, #1
 80033ae:	e091      	b.n	80034d4 <HAL_I2C_Mem_Read+0x440>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	681a      	ldr	r2, [r3, #0]
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80033be:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033c0:	68fb      	ldr	r3, [r7, #12]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	691a      	ldr	r2, [r3, #16]
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033ca:	b2d2      	uxtb	r2, r2
 80033cc:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80033ce:	68fb      	ldr	r3, [r7, #12]
 80033d0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033d2:	1c5a      	adds	r2, r3, #1
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80033dc:	3b01      	subs	r3, #1
 80033de:	b29a      	uxth	r2, r3
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033e8:	b29b      	uxth	r3, r3
 80033ea:	3b01      	subs	r3, #1
 80033ec:	b29a      	uxth	r2, r3
 80033ee:	68fb      	ldr	r3, [r7, #12]
 80033f0:	855a      	strh	r2, [r3, #42]	; 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	681b      	ldr	r3, [r3, #0]
 80033f6:	691a      	ldr	r2, [r3, #16]
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033fc:	b2d2      	uxtb	r2, r2
 80033fe:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003404:	1c5a      	adds	r2, r3, #1
 8003406:	68fb      	ldr	r3, [r7, #12]
 8003408:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 800340a:	68fb      	ldr	r3, [r7, #12]
 800340c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800340e:	3b01      	subs	r3, #1
 8003410:	b29a      	uxth	r2, r3
 8003412:	68fb      	ldr	r3, [r7, #12]
 8003414:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 8003416:	68fb      	ldr	r3, [r7, #12]
 8003418:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800341a:	b29b      	uxth	r3, r3
 800341c:	3b01      	subs	r3, #1
 800341e:	b29a      	uxth	r2, r3
 8003420:	68fb      	ldr	r3, [r7, #12]
 8003422:	855a      	strh	r2, [r3, #42]	; 0x2a
 8003424:	e042      	b.n	80034ac <HAL_I2C_Mem_Read+0x418>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003426:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003428:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 800342a:	68f8      	ldr	r0, [r7, #12]
 800342c:	f000 fc7e 	bl	8003d2c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003430:	4603      	mov	r3, r0
 8003432:	2b00      	cmp	r3, #0
 8003434:	d001      	beq.n	800343a <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 8003436:	2301      	movs	r3, #1
 8003438:	e04c      	b.n	80034d4 <HAL_I2C_Mem_Read+0x440>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800343a:	68fb      	ldr	r3, [r7, #12]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	691a      	ldr	r2, [r3, #16]
 8003440:	68fb      	ldr	r3, [r7, #12]
 8003442:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003444:	b2d2      	uxtb	r2, r2
 8003446:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003448:	68fb      	ldr	r3, [r7, #12]
 800344a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800344c:	1c5a      	adds	r2, r3, #1
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003456:	3b01      	subs	r3, #1
 8003458:	b29a      	uxth	r2, r3
 800345a:	68fb      	ldr	r3, [r7, #12]
 800345c:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003462:	b29b      	uxth	r3, r3
 8003464:	3b01      	subs	r3, #1
 8003466:	b29a      	uxth	r2, r3
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	855a      	strh	r2, [r3, #42]	; 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 800346c:	68fb      	ldr	r3, [r7, #12]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	695b      	ldr	r3, [r3, #20]
 8003472:	f003 0304 	and.w	r3, r3, #4
 8003476:	2b04      	cmp	r3, #4
 8003478:	d118      	bne.n	80034ac <HAL_I2C_Mem_Read+0x418>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800347a:	68fb      	ldr	r3, [r7, #12]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	691a      	ldr	r2, [r3, #16]
 8003480:	68fb      	ldr	r3, [r7, #12]
 8003482:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003484:	b2d2      	uxtb	r2, r2
 8003486:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003488:	68fb      	ldr	r3, [r7, #12]
 800348a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800348c:	1c5a      	adds	r2, r3, #1
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003496:	3b01      	subs	r3, #1
 8003498:	b29a      	uxth	r2, r3
 800349a:	68fb      	ldr	r3, [r7, #12]
 800349c:	851a      	strh	r2, [r3, #40]	; 0x28
          hi2c->XferCount--;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034a2:	b29b      	uxth	r3, r3
 80034a4:	3b01      	subs	r3, #1
 80034a6:	b29a      	uxth	r2, r3
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80034ac:	68fb      	ldr	r3, [r7, #12]
 80034ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	f47f aec2 	bne.w	800323a <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	2220      	movs	r2, #32
 80034ba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	2200      	movs	r2, #0
 80034c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80034c6:	68fb      	ldr	r3, [r7, #12]
 80034c8:	2200      	movs	r2, #0
 80034ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 80034ce:	2300      	movs	r3, #0
 80034d0:	e000      	b.n	80034d4 <HAL_I2C_Mem_Read+0x440>
  }
  else
  {
    return HAL_BUSY;
 80034d2:	2302      	movs	r3, #2
  }
}
 80034d4:	4618      	mov	r0, r3
 80034d6:	3728      	adds	r7, #40	; 0x28
 80034d8:	46bd      	mov	sp, r7
 80034da:	bd80      	pop	{r7, pc}
 80034dc:	00010004 	.word	0x00010004

080034e0 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80034e0:	b580      	push	{r7, lr}
 80034e2:	b088      	sub	sp, #32
 80034e4:	af02      	add	r7, sp, #8
 80034e6:	60f8      	str	r0, [r7, #12]
 80034e8:	607a      	str	r2, [r7, #4]
 80034ea:	603b      	str	r3, [r7, #0]
 80034ec:	460b      	mov	r3, r1
 80034ee:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80034f4:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 80034f6:	697b      	ldr	r3, [r7, #20]
 80034f8:	2b08      	cmp	r3, #8
 80034fa:	d006      	beq.n	800350a <I2C_MasterRequestWrite+0x2a>
 80034fc:	697b      	ldr	r3, [r7, #20]
 80034fe:	2b01      	cmp	r3, #1
 8003500:	d003      	beq.n	800350a <I2C_MasterRequestWrite+0x2a>
 8003502:	697b      	ldr	r3, [r7, #20]
 8003504:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003508:	d108      	bne.n	800351c <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800350a:	68fb      	ldr	r3, [r7, #12]
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	681a      	ldr	r2, [r3, #0]
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003518:	601a      	str	r2, [r3, #0]
 800351a:	e00b      	b.n	8003534 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003520:	2b12      	cmp	r3, #18
 8003522:	d107      	bne.n	8003534 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	681a      	ldr	r2, [r3, #0]
 800352a:	68fb      	ldr	r3, [r7, #12]
 800352c:	681b      	ldr	r3, [r3, #0]
 800352e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003532:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003534:	683b      	ldr	r3, [r7, #0]
 8003536:	9300      	str	r3, [sp, #0]
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	2200      	movs	r2, #0
 800353c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003540:	68f8      	ldr	r0, [r7, #12]
 8003542:	f000 fa9b 	bl	8003a7c <I2C_WaitOnFlagUntilTimeout>
 8003546:	4603      	mov	r3, r0
 8003548:	2b00      	cmp	r3, #0
 800354a:	d00d      	beq.n	8003568 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800354c:	68fb      	ldr	r3, [r7, #12]
 800354e:	681b      	ldr	r3, [r3, #0]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003556:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800355a:	d103      	bne.n	8003564 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003562:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003564:	2303      	movs	r3, #3
 8003566:	e035      	b.n	80035d4 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	691b      	ldr	r3, [r3, #16]
 800356c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003570:	d108      	bne.n	8003584 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003572:	897b      	ldrh	r3, [r7, #10]
 8003574:	b2db      	uxtb	r3, r3
 8003576:	461a      	mov	r2, r3
 8003578:	68fb      	ldr	r3, [r7, #12]
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003580:	611a      	str	r2, [r3, #16]
 8003582:	e01b      	b.n	80035bc <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003584:	897b      	ldrh	r3, [r7, #10]
 8003586:	11db      	asrs	r3, r3, #7
 8003588:	b2db      	uxtb	r3, r3
 800358a:	f003 0306 	and.w	r3, r3, #6
 800358e:	b2db      	uxtb	r3, r3
 8003590:	f063 030f 	orn	r3, r3, #15
 8003594:	b2da      	uxtb	r2, r3
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 800359c:	683b      	ldr	r3, [r7, #0]
 800359e:	687a      	ldr	r2, [r7, #4]
 80035a0:	490e      	ldr	r1, [pc, #56]	; (80035dc <I2C_MasterRequestWrite+0xfc>)
 80035a2:	68f8      	ldr	r0, [r7, #12]
 80035a4:	f000 fac1 	bl	8003b2a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035a8:	4603      	mov	r3, r0
 80035aa:	2b00      	cmp	r3, #0
 80035ac:	d001      	beq.n	80035b2 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	e010      	b.n	80035d4 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80035b2:	897b      	ldrh	r3, [r7, #10]
 80035b4:	b2da      	uxtb	r2, r3
 80035b6:	68fb      	ldr	r3, [r7, #12]
 80035b8:	681b      	ldr	r3, [r3, #0]
 80035ba:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80035bc:	683b      	ldr	r3, [r7, #0]
 80035be:	687a      	ldr	r2, [r7, #4]
 80035c0:	4907      	ldr	r1, [pc, #28]	; (80035e0 <I2C_MasterRequestWrite+0x100>)
 80035c2:	68f8      	ldr	r0, [r7, #12]
 80035c4:	f000 fab1 	bl	8003b2a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035c8:	4603      	mov	r3, r0
 80035ca:	2b00      	cmp	r3, #0
 80035cc:	d001      	beq.n	80035d2 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 80035ce:	2301      	movs	r3, #1
 80035d0:	e000      	b.n	80035d4 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 80035d2:	2300      	movs	r3, #0
}
 80035d4:	4618      	mov	r0, r3
 80035d6:	3718      	adds	r7, #24
 80035d8:	46bd      	mov	sp, r7
 80035da:	bd80      	pop	{r7, pc}
 80035dc:	00010008 	.word	0x00010008
 80035e0:	00010002 	.word	0x00010002

080035e4 <I2C_MasterRequestRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 80035e4:	b580      	push	{r7, lr}
 80035e6:	b088      	sub	sp, #32
 80035e8:	af02      	add	r7, sp, #8
 80035ea:	60f8      	str	r0, [r7, #12]
 80035ec:	607a      	str	r2, [r7, #4]
 80035ee:	603b      	str	r3, [r7, #0]
 80035f0:	460b      	mov	r3, r1
 80035f2:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80035f8:	617b      	str	r3, [r7, #20]

  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80035fa:	68fb      	ldr	r3, [r7, #12]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	681a      	ldr	r2, [r3, #0]
 8003600:	68fb      	ldr	r3, [r7, #12]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003608:	601a      	str	r2, [r3, #0]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME)  || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 800360a:	697b      	ldr	r3, [r7, #20]
 800360c:	2b08      	cmp	r3, #8
 800360e:	d006      	beq.n	800361e <I2C_MasterRequestRead+0x3a>
 8003610:	697b      	ldr	r3, [r7, #20]
 8003612:	2b01      	cmp	r3, #1
 8003614:	d003      	beq.n	800361e <I2C_MasterRequestRead+0x3a>
 8003616:	697b      	ldr	r3, [r7, #20]
 8003618:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800361c:	d108      	bne.n	8003630 <I2C_MasterRequestRead+0x4c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	681a      	ldr	r2, [r3, #0]
 8003624:	68fb      	ldr	r3, [r7, #12]
 8003626:	681b      	ldr	r3, [r3, #0]
 8003628:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800362c:	601a      	str	r2, [r3, #0]
 800362e:	e00b      	b.n	8003648 <I2C_MasterRequestRead+0x64>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_TX)
 8003630:	68fb      	ldr	r3, [r7, #12]
 8003632:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8003634:	2b11      	cmp	r3, #17
 8003636:	d107      	bne.n	8003648 <I2C_MasterRequestRead+0x64>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003638:	68fb      	ldr	r3, [r7, #12]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	681a      	ldr	r2, [r3, #0]
 800363e:	68fb      	ldr	r3, [r7, #12]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003646:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003648:	683b      	ldr	r3, [r7, #0]
 800364a:	9300      	str	r3, [sp, #0]
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2200      	movs	r2, #0
 8003650:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003654:	68f8      	ldr	r0, [r7, #12]
 8003656:	f000 fa11 	bl	8003a7c <I2C_WaitOnFlagUntilTimeout>
 800365a:	4603      	mov	r3, r0
 800365c:	2b00      	cmp	r3, #0
 800365e:	d00d      	beq.n	800367c <I2C_MasterRequestRead+0x98>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003660:	68fb      	ldr	r3, [r7, #12]
 8003662:	681b      	ldr	r3, [r3, #0]
 8003664:	681b      	ldr	r3, [r3, #0]
 8003666:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800366a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800366e:	d103      	bne.n	8003678 <I2C_MasterRequestRead+0x94>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003670:	68fb      	ldr	r3, [r7, #12]
 8003672:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003676:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003678:	2303      	movs	r3, #3
 800367a:	e079      	b.n	8003770 <I2C_MasterRequestRead+0x18c>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800367c:	68fb      	ldr	r3, [r7, #12]
 800367e:	691b      	ldr	r3, [r3, #16]
 8003680:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8003684:	d108      	bne.n	8003698 <I2C_MasterRequestRead+0xb4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003686:	897b      	ldrh	r3, [r7, #10]
 8003688:	b2db      	uxtb	r3, r3
 800368a:	f043 0301 	orr.w	r3, r3, #1
 800368e:	b2da      	uxtb	r2, r3
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	611a      	str	r2, [r3, #16]
 8003696:	e05f      	b.n	8003758 <I2C_MasterRequestRead+0x174>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003698:	897b      	ldrh	r3, [r7, #10]
 800369a:	11db      	asrs	r3, r3, #7
 800369c:	b2db      	uxtb	r3, r3
 800369e:	f003 0306 	and.w	r3, r3, #6
 80036a2:	b2db      	uxtb	r3, r3
 80036a4:	f063 030f 	orn	r3, r3, #15
 80036a8:	b2da      	uxtb	r2, r3
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 80036b0:	683b      	ldr	r3, [r7, #0]
 80036b2:	687a      	ldr	r2, [r7, #4]
 80036b4:	4930      	ldr	r1, [pc, #192]	; (8003778 <I2C_MasterRequestRead+0x194>)
 80036b6:	68f8      	ldr	r0, [r7, #12]
 80036b8:	f000 fa37 	bl	8003b2a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036bc:	4603      	mov	r3, r0
 80036be:	2b00      	cmp	r3, #0
 80036c0:	d001      	beq.n	80036c6 <I2C_MasterRequestRead+0xe2>
    {
      return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e054      	b.n	8003770 <I2C_MasterRequestRead+0x18c>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 80036c6:	897b      	ldrh	r3, [r7, #10]
 80036c8:	b2da      	uxtb	r2, r3
 80036ca:	68fb      	ldr	r3, [r7, #12]
 80036cc:	681b      	ldr	r3, [r3, #0]
 80036ce:	611a      	str	r2, [r3, #16]

    /* Wait until ADDR flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80036d0:	683b      	ldr	r3, [r7, #0]
 80036d2:	687a      	ldr	r2, [r7, #4]
 80036d4:	4929      	ldr	r1, [pc, #164]	; (800377c <I2C_MasterRequestRead+0x198>)
 80036d6:	68f8      	ldr	r0, [r7, #12]
 80036d8:	f000 fa27 	bl	8003b2a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80036dc:	4603      	mov	r3, r0
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d001      	beq.n	80036e6 <I2C_MasterRequestRead+0x102>
    {
      return HAL_ERROR;
 80036e2:	2301      	movs	r3, #1
 80036e4:	e044      	b.n	8003770 <I2C_MasterRequestRead+0x18c>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80036e6:	2300      	movs	r3, #0
 80036e8:	613b      	str	r3, [r7, #16]
 80036ea:	68fb      	ldr	r3, [r7, #12]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	695b      	ldr	r3, [r3, #20]
 80036f0:	613b      	str	r3, [r7, #16]
 80036f2:	68fb      	ldr	r3, [r7, #12]
 80036f4:	681b      	ldr	r3, [r3, #0]
 80036f6:	699b      	ldr	r3, [r3, #24]
 80036f8:	613b      	str	r3, [r7, #16]
 80036fa:	693b      	ldr	r3, [r7, #16]

    /* Generate Restart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80036fc:	68fb      	ldr	r3, [r7, #12]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	681a      	ldr	r2, [r3, #0]
 8003702:	68fb      	ldr	r3, [r7, #12]
 8003704:	681b      	ldr	r3, [r3, #0]
 8003706:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800370a:	601a      	str	r2, [r3, #0]

    /* Wait until SB flag is set */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 800370c:	683b      	ldr	r3, [r7, #0]
 800370e:	9300      	str	r3, [sp, #0]
 8003710:	687b      	ldr	r3, [r7, #4]
 8003712:	2200      	movs	r2, #0
 8003714:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003718:	68f8      	ldr	r0, [r7, #12]
 800371a:	f000 f9af 	bl	8003a7c <I2C_WaitOnFlagUntilTimeout>
 800371e:	4603      	mov	r3, r0
 8003720:	2b00      	cmp	r3, #0
 8003722:	d00d      	beq.n	8003740 <I2C_MasterRequestRead+0x15c>
    {
      if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003724:	68fb      	ldr	r3, [r7, #12]
 8003726:	681b      	ldr	r3, [r3, #0]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800372e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003732:	d103      	bne.n	800373c <I2C_MasterRequestRead+0x158>
      {
        hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003734:	68fb      	ldr	r3, [r7, #12]
 8003736:	f44f 7200 	mov.w	r2, #512	; 0x200
 800373a:	641a      	str	r2, [r3, #64]	; 0x40
      }
      return HAL_TIMEOUT;
 800373c:	2303      	movs	r3, #3
 800373e:	e017      	b.n	8003770 <I2C_MasterRequestRead+0x18c>
    }

    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_READ(DevAddress);
 8003740:	897b      	ldrh	r3, [r7, #10]
 8003742:	11db      	asrs	r3, r3, #7
 8003744:	b2db      	uxtb	r3, r3
 8003746:	f003 0306 	and.w	r3, r3, #6
 800374a:	b2db      	uxtb	r3, r3
 800374c:	f063 030e 	orn	r3, r3, #14
 8003750:	b2da      	uxtb	r2, r3
 8003752:	68fb      	ldr	r3, [r7, #12]
 8003754:	681b      	ldr	r3, [r3, #0]
 8003756:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003758:	683b      	ldr	r3, [r7, #0]
 800375a:	687a      	ldr	r2, [r7, #4]
 800375c:	4907      	ldr	r1, [pc, #28]	; (800377c <I2C_MasterRequestRead+0x198>)
 800375e:	68f8      	ldr	r0, [r7, #12]
 8003760:	f000 f9e3 	bl	8003b2a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003764:	4603      	mov	r3, r0
 8003766:	2b00      	cmp	r3, #0
 8003768:	d001      	beq.n	800376e <I2C_MasterRequestRead+0x18a>
  {
    return HAL_ERROR;
 800376a:	2301      	movs	r3, #1
 800376c:	e000      	b.n	8003770 <I2C_MasterRequestRead+0x18c>
  }

  return HAL_OK;
 800376e:	2300      	movs	r3, #0
}
 8003770:	4618      	mov	r0, r3
 8003772:	3718      	adds	r7, #24
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}
 8003778:	00010008 	.word	0x00010008
 800377c:	00010002 	.word	0x00010002

08003780 <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003780:	b580      	push	{r7, lr}
 8003782:	b088      	sub	sp, #32
 8003784:	af02      	add	r7, sp, #8
 8003786:	60f8      	str	r0, [r7, #12]
 8003788:	4608      	mov	r0, r1
 800378a:	4611      	mov	r1, r2
 800378c:	461a      	mov	r2, r3
 800378e:	4603      	mov	r3, r0
 8003790:	817b      	strh	r3, [r7, #10]
 8003792:	460b      	mov	r3, r1
 8003794:	813b      	strh	r3, [r7, #8]
 8003796:	4613      	mov	r3, r2
 8003798:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 800379a:	68fb      	ldr	r3, [r7, #12]
 800379c:	681b      	ldr	r3, [r3, #0]
 800379e:	681a      	ldr	r2, [r3, #0]
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80037a8:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80037aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037ac:	9300      	str	r3, [sp, #0]
 80037ae:	6a3b      	ldr	r3, [r7, #32]
 80037b0:	2200      	movs	r2, #0
 80037b2:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80037b6:	68f8      	ldr	r0, [r7, #12]
 80037b8:	f000 f960 	bl	8003a7c <I2C_WaitOnFlagUntilTimeout>
 80037bc:	4603      	mov	r3, r0
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d00d      	beq.n	80037de <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80037c2:	68fb      	ldr	r3, [r7, #12]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80037cc:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80037d0:	d103      	bne.n	80037da <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80037d2:	68fb      	ldr	r3, [r7, #12]
 80037d4:	f44f 7200 	mov.w	r2, #512	; 0x200
 80037d8:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 80037da:	2303      	movs	r3, #3
 80037dc:	e05f      	b.n	800389e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80037de:	897b      	ldrh	r3, [r7, #10]
 80037e0:	b2db      	uxtb	r3, r3
 80037e2:	461a      	mov	r2, r3
 80037e4:	68fb      	ldr	r3, [r7, #12]
 80037e6:	681b      	ldr	r3, [r3, #0]
 80037e8:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80037ec:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80037ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80037f0:	6a3a      	ldr	r2, [r7, #32]
 80037f2:	492d      	ldr	r1, [pc, #180]	; (80038a8 <I2C_RequestMemoryWrite+0x128>)
 80037f4:	68f8      	ldr	r0, [r7, #12]
 80037f6:	f000 f998 	bl	8003b2a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80037fa:	4603      	mov	r3, r0
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	d001      	beq.n	8003804 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 8003800:	2301      	movs	r3, #1
 8003802:	e04c      	b.n	800389e <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003804:	2300      	movs	r3, #0
 8003806:	617b      	str	r3, [r7, #20]
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	695b      	ldr	r3, [r3, #20]
 800380e:	617b      	str	r3, [r7, #20]
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	681b      	ldr	r3, [r3, #0]
 8003814:	699b      	ldr	r3, [r3, #24]
 8003816:	617b      	str	r3, [r7, #20]
 8003818:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800381a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800381c:	6a39      	ldr	r1, [r7, #32]
 800381e:	68f8      	ldr	r0, [r7, #12]
 8003820:	f000 fa02 	bl	8003c28 <I2C_WaitOnTXEFlagUntilTimeout>
 8003824:	4603      	mov	r3, r0
 8003826:	2b00      	cmp	r3, #0
 8003828:	d00d      	beq.n	8003846 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800382e:	2b04      	cmp	r3, #4
 8003830:	d107      	bne.n	8003842 <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003832:	68fb      	ldr	r3, [r7, #12]
 8003834:	681b      	ldr	r3, [r3, #0]
 8003836:	681a      	ldr	r2, [r3, #0]
 8003838:	68fb      	ldr	r3, [r7, #12]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003840:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003842:	2301      	movs	r3, #1
 8003844:	e02b      	b.n	800389e <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003846:	88fb      	ldrh	r3, [r7, #6]
 8003848:	2b01      	cmp	r3, #1
 800384a:	d105      	bne.n	8003858 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800384c:	893b      	ldrh	r3, [r7, #8]
 800384e:	b2da      	uxtb	r2, r3
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	681b      	ldr	r3, [r3, #0]
 8003854:	611a      	str	r2, [r3, #16]
 8003856:	e021      	b.n	800389c <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003858:	893b      	ldrh	r3, [r7, #8]
 800385a:	0a1b      	lsrs	r3, r3, #8
 800385c:	b29b      	uxth	r3, r3
 800385e:	b2da      	uxtb	r2, r3
 8003860:	68fb      	ldr	r3, [r7, #12]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003866:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003868:	6a39      	ldr	r1, [r7, #32]
 800386a:	68f8      	ldr	r0, [r7, #12]
 800386c:	f000 f9dc 	bl	8003c28 <I2C_WaitOnTXEFlagUntilTimeout>
 8003870:	4603      	mov	r3, r0
 8003872:	2b00      	cmp	r3, #0
 8003874:	d00d      	beq.n	8003892 <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800387a:	2b04      	cmp	r3, #4
 800387c:	d107      	bne.n	800388e <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	681a      	ldr	r2, [r3, #0]
 8003884:	68fb      	ldr	r3, [r7, #12]
 8003886:	681b      	ldr	r3, [r3, #0]
 8003888:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800388c:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800388e:	2301      	movs	r3, #1
 8003890:	e005      	b.n	800389e <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003892:	893b      	ldrh	r3, [r7, #8]
 8003894:	b2da      	uxtb	r2, r3
 8003896:	68fb      	ldr	r3, [r7, #12]
 8003898:	681b      	ldr	r3, [r3, #0]
 800389a:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 800389c:	2300      	movs	r3, #0
}
 800389e:	4618      	mov	r0, r3
 80038a0:	3718      	adds	r7, #24
 80038a2:	46bd      	mov	sp, r7
 80038a4:	bd80      	pop	{r7, pc}
 80038a6:	bf00      	nop
 80038a8:	00010002 	.word	0x00010002

080038ac <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 80038ac:	b580      	push	{r7, lr}
 80038ae:	b088      	sub	sp, #32
 80038b0:	af02      	add	r7, sp, #8
 80038b2:	60f8      	str	r0, [r7, #12]
 80038b4:	4608      	mov	r0, r1
 80038b6:	4611      	mov	r1, r2
 80038b8:	461a      	mov	r2, r3
 80038ba:	4603      	mov	r3, r0
 80038bc:	817b      	strh	r3, [r7, #10]
 80038be:	460b      	mov	r3, r1
 80038c0:	813b      	strh	r3, [r7, #8]
 80038c2:	4613      	mov	r3, r2
 80038c4:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	681b      	ldr	r3, [r3, #0]
 80038ca:	681a      	ldr	r2, [r3, #0]
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	681b      	ldr	r3, [r3, #0]
 80038d0:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80038d4:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80038d6:	68fb      	ldr	r3, [r7, #12]
 80038d8:	681b      	ldr	r3, [r3, #0]
 80038da:	681a      	ldr	r2, [r3, #0]
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80038e4:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80038e6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80038e8:	9300      	str	r3, [sp, #0]
 80038ea:	6a3b      	ldr	r3, [r7, #32]
 80038ec:	2200      	movs	r2, #0
 80038ee:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 80038f2:	68f8      	ldr	r0, [r7, #12]
 80038f4:	f000 f8c2 	bl	8003a7c <I2C_WaitOnFlagUntilTimeout>
 80038f8:	4603      	mov	r3, r0
 80038fa:	2b00      	cmp	r3, #0
 80038fc:	d00d      	beq.n	800391a <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80038fe:	68fb      	ldr	r3, [r7, #12]
 8003900:	681b      	ldr	r3, [r3, #0]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003908:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800390c:	d103      	bne.n	8003916 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800390e:	68fb      	ldr	r3, [r7, #12]
 8003910:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003914:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003916:	2303      	movs	r3, #3
 8003918:	e0aa      	b.n	8003a70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800391a:	897b      	ldrh	r3, [r7, #10]
 800391c:	b2db      	uxtb	r3, r3
 800391e:	461a      	mov	r2, r3
 8003920:	68fb      	ldr	r3, [r7, #12]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8003928:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 800392a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800392c:	6a3a      	ldr	r2, [r7, #32]
 800392e:	4952      	ldr	r1, [pc, #328]	; (8003a78 <I2C_RequestMemoryRead+0x1cc>)
 8003930:	68f8      	ldr	r0, [r7, #12]
 8003932:	f000 f8fa 	bl	8003b2a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003936:	4603      	mov	r3, r0
 8003938:	2b00      	cmp	r3, #0
 800393a:	d001      	beq.n	8003940 <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 800393c:	2301      	movs	r3, #1
 800393e:	e097      	b.n	8003a70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003940:	2300      	movs	r3, #0
 8003942:	617b      	str	r3, [r7, #20]
 8003944:	68fb      	ldr	r3, [r7, #12]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	695b      	ldr	r3, [r3, #20]
 800394a:	617b      	str	r3, [r7, #20]
 800394c:	68fb      	ldr	r3, [r7, #12]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	699b      	ldr	r3, [r3, #24]
 8003952:	617b      	str	r3, [r7, #20]
 8003954:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003956:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003958:	6a39      	ldr	r1, [r7, #32]
 800395a:	68f8      	ldr	r0, [r7, #12]
 800395c:	f000 f964 	bl	8003c28 <I2C_WaitOnTXEFlagUntilTimeout>
 8003960:	4603      	mov	r3, r0
 8003962:	2b00      	cmp	r3, #0
 8003964:	d00d      	beq.n	8003982 <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800396a:	2b04      	cmp	r3, #4
 800396c:	d107      	bne.n	800397e <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800397c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800397e:	2301      	movs	r3, #1
 8003980:	e076      	b.n	8003a70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003982:	88fb      	ldrh	r3, [r7, #6]
 8003984:	2b01      	cmp	r3, #1
 8003986:	d105      	bne.n	8003994 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003988:	893b      	ldrh	r3, [r7, #8]
 800398a:	b2da      	uxtb	r2, r3
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	611a      	str	r2, [r3, #16]
 8003992:	e021      	b.n	80039d8 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003994:	893b      	ldrh	r3, [r7, #8]
 8003996:	0a1b      	lsrs	r3, r3, #8
 8003998:	b29b      	uxth	r3, r3
 800399a:	b2da      	uxtb	r2, r3
 800399c:	68fb      	ldr	r3, [r7, #12]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039a2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039a4:	6a39      	ldr	r1, [r7, #32]
 80039a6:	68f8      	ldr	r0, [r7, #12]
 80039a8:	f000 f93e 	bl	8003c28 <I2C_WaitOnTXEFlagUntilTimeout>
 80039ac:	4603      	mov	r3, r0
 80039ae:	2b00      	cmp	r3, #0
 80039b0:	d00d      	beq.n	80039ce <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b6:	2b04      	cmp	r3, #4
 80039b8:	d107      	bne.n	80039ca <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	681b      	ldr	r3, [r3, #0]
 80039be:	681a      	ldr	r2, [r3, #0]
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	681b      	ldr	r3, [r3, #0]
 80039c4:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039c8:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80039ca:	2301      	movs	r3, #1
 80039cc:	e050      	b.n	8003a70 <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 80039ce:	893b      	ldrh	r3, [r7, #8]
 80039d0:	b2da      	uxtb	r2, r3
 80039d2:	68fb      	ldr	r3, [r7, #12]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80039d8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80039da:	6a39      	ldr	r1, [r7, #32]
 80039dc:	68f8      	ldr	r0, [r7, #12]
 80039de:	f000 f923 	bl	8003c28 <I2C_WaitOnTXEFlagUntilTimeout>
 80039e2:	4603      	mov	r3, r0
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	d00d      	beq.n	8003a04 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ec:	2b04      	cmp	r3, #4
 80039ee:	d107      	bne.n	8003a00 <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	681a      	ldr	r2, [r3, #0]
 80039f6:	68fb      	ldr	r3, [r7, #12]
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80039fe:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 8003a00:	2301      	movs	r3, #1
 8003a02:	e035      	b.n	8003a70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	681b      	ldr	r3, [r3, #0]
 8003a08:	681a      	ldr	r2, [r3, #0]
 8003a0a:	68fb      	ldr	r3, [r7, #12]
 8003a0c:	681b      	ldr	r3, [r3, #0]
 8003a0e:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003a12:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003a14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a16:	9300      	str	r3, [sp, #0]
 8003a18:	6a3b      	ldr	r3, [r7, #32]
 8003a1a:	2200      	movs	r2, #0
 8003a1c:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003a20:	68f8      	ldr	r0, [r7, #12]
 8003a22:	f000 f82b 	bl	8003a7c <I2C_WaitOnFlagUntilTimeout>
 8003a26:	4603      	mov	r3, r0
 8003a28:	2b00      	cmp	r3, #0
 8003a2a:	d00d      	beq.n	8003a48 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	681b      	ldr	r3, [r3, #0]
 8003a32:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a36:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003a3a:	d103      	bne.n	8003a44 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003a3c:	68fb      	ldr	r3, [r7, #12]
 8003a3e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003a42:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003a44:	2303      	movs	r3, #3
 8003a46:	e013      	b.n	8003a70 <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003a48:	897b      	ldrh	r3, [r7, #10]
 8003a4a:	b2db      	uxtb	r3, r3
 8003a4c:	f043 0301 	orr.w	r3, r3, #1
 8003a50:	b2da      	uxtb	r2, r3
 8003a52:	68fb      	ldr	r3, [r7, #12]
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003a58:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003a5a:	6a3a      	ldr	r2, [r7, #32]
 8003a5c:	4906      	ldr	r1, [pc, #24]	; (8003a78 <I2C_RequestMemoryRead+0x1cc>)
 8003a5e:	68f8      	ldr	r0, [r7, #12]
 8003a60:	f000 f863 	bl	8003b2a <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003a64:	4603      	mov	r3, r0
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d001      	beq.n	8003a6e <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003a6a:	2301      	movs	r3, #1
 8003a6c:	e000      	b.n	8003a70 <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 8003a6e:	2300      	movs	r3, #0
}
 8003a70:	4618      	mov	r0, r3
 8003a72:	3718      	adds	r7, #24
 8003a74:	46bd      	mov	sp, r7
 8003a76:	bd80      	pop	{r7, pc}
 8003a78:	00010002 	.word	0x00010002

08003a7c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003a7c:	b580      	push	{r7, lr}
 8003a7e:	b084      	sub	sp, #16
 8003a80:	af00      	add	r7, sp, #0
 8003a82:	60f8      	str	r0, [r7, #12]
 8003a84:	60b9      	str	r1, [r7, #8]
 8003a86:	603b      	str	r3, [r7, #0]
 8003a88:	4613      	mov	r3, r2
 8003a8a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003a8c:	e025      	b.n	8003ada <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003a8e:	683b      	ldr	r3, [r7, #0]
 8003a90:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003a94:	d021      	beq.n	8003ada <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003a96:	f7fe fad7 	bl	8002048 <HAL_GetTick>
 8003a9a:	4602      	mov	r2, r0
 8003a9c:	69bb      	ldr	r3, [r7, #24]
 8003a9e:	1ad3      	subs	r3, r2, r3
 8003aa0:	683a      	ldr	r2, [r7, #0]
 8003aa2:	429a      	cmp	r2, r3
 8003aa4:	d302      	bcc.n	8003aac <I2C_WaitOnFlagUntilTimeout+0x30>
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	2b00      	cmp	r3, #0
 8003aaa:	d116      	bne.n	8003ada <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	2200      	movs	r2, #0
 8003ab0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	2220      	movs	r2, #32
 8003ab6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003aba:	68fb      	ldr	r3, [r7, #12]
 8003abc:	2200      	movs	r2, #0
 8003abe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003ac2:	68fb      	ldr	r3, [r7, #12]
 8003ac4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003ac6:	f043 0220 	orr.w	r2, r3, #32
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003ad6:	2301      	movs	r3, #1
 8003ad8:	e023      	b.n	8003b22 <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003ada:	68bb      	ldr	r3, [r7, #8]
 8003adc:	0c1b      	lsrs	r3, r3, #16
 8003ade:	b2db      	uxtb	r3, r3
 8003ae0:	2b01      	cmp	r3, #1
 8003ae2:	d10d      	bne.n	8003b00 <I2C_WaitOnFlagUntilTimeout+0x84>
 8003ae4:	68fb      	ldr	r3, [r7, #12]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	695b      	ldr	r3, [r3, #20]
 8003aea:	43da      	mvns	r2, r3
 8003aec:	68bb      	ldr	r3, [r7, #8]
 8003aee:	4013      	ands	r3, r2
 8003af0:	b29b      	uxth	r3, r3
 8003af2:	2b00      	cmp	r3, #0
 8003af4:	bf0c      	ite	eq
 8003af6:	2301      	moveq	r3, #1
 8003af8:	2300      	movne	r3, #0
 8003afa:	b2db      	uxtb	r3, r3
 8003afc:	461a      	mov	r2, r3
 8003afe:	e00c      	b.n	8003b1a <I2C_WaitOnFlagUntilTimeout+0x9e>
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	699b      	ldr	r3, [r3, #24]
 8003b06:	43da      	mvns	r2, r3
 8003b08:	68bb      	ldr	r3, [r7, #8]
 8003b0a:	4013      	ands	r3, r2
 8003b0c:	b29b      	uxth	r3, r3
 8003b0e:	2b00      	cmp	r3, #0
 8003b10:	bf0c      	ite	eq
 8003b12:	2301      	moveq	r3, #1
 8003b14:	2300      	movne	r3, #0
 8003b16:	b2db      	uxtb	r3, r3
 8003b18:	461a      	mov	r2, r3
 8003b1a:	79fb      	ldrb	r3, [r7, #7]
 8003b1c:	429a      	cmp	r2, r3
 8003b1e:	d0b6      	beq.n	8003a8e <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003b20:	2300      	movs	r3, #0
}
 8003b22:	4618      	mov	r0, r3
 8003b24:	3710      	adds	r7, #16
 8003b26:	46bd      	mov	sp, r7
 8003b28:	bd80      	pop	{r7, pc}

08003b2a <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003b2a:	b580      	push	{r7, lr}
 8003b2c:	b084      	sub	sp, #16
 8003b2e:	af00      	add	r7, sp, #0
 8003b30:	60f8      	str	r0, [r7, #12]
 8003b32:	60b9      	str	r1, [r7, #8]
 8003b34:	607a      	str	r2, [r7, #4]
 8003b36:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003b38:	e051      	b.n	8003bde <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003b3a:	68fb      	ldr	r3, [r7, #12]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	695b      	ldr	r3, [r3, #20]
 8003b40:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003b44:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003b48:	d123      	bne.n	8003b92 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003b58:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003b62:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	2200      	movs	r2, #0
 8003b68:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	2220      	movs	r2, #32
 8003b6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	2200      	movs	r2, #0
 8003b76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003b7a:	68fb      	ldr	r3, [r7, #12]
 8003b7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b7e:	f043 0204 	orr.w	r2, r3, #4
 8003b82:	68fb      	ldr	r3, [r7, #12]
 8003b84:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003b86:	68fb      	ldr	r3, [r7, #12]
 8003b88:	2200      	movs	r2, #0
 8003b8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003b8e:	2301      	movs	r3, #1
 8003b90:	e046      	b.n	8003c20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003b98:	d021      	beq.n	8003bde <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003b9a:	f7fe fa55 	bl	8002048 <HAL_GetTick>
 8003b9e:	4602      	mov	r2, r0
 8003ba0:	683b      	ldr	r3, [r7, #0]
 8003ba2:	1ad3      	subs	r3, r2, r3
 8003ba4:	687a      	ldr	r2, [r7, #4]
 8003ba6:	429a      	cmp	r2, r3
 8003ba8:	d302      	bcc.n	8003bb0 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	2b00      	cmp	r3, #0
 8003bae:	d116      	bne.n	8003bde <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003bb0:	68fb      	ldr	r3, [r7, #12]
 8003bb2:	2200      	movs	r2, #0
 8003bb4:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003bb6:	68fb      	ldr	r3, [r7, #12]
 8003bb8:	2220      	movs	r2, #32
 8003bba:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	2200      	movs	r2, #0
 8003bc2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003bc6:	68fb      	ldr	r3, [r7, #12]
 8003bc8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bca:	f043 0220 	orr.w	r2, r3, #32
 8003bce:	68fb      	ldr	r3, [r7, #12]
 8003bd0:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003bd2:	68fb      	ldr	r3, [r7, #12]
 8003bd4:	2200      	movs	r2, #0
 8003bd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003bda:	2301      	movs	r3, #1
 8003bdc:	e020      	b.n	8003c20 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003bde:	68bb      	ldr	r3, [r7, #8]
 8003be0:	0c1b      	lsrs	r3, r3, #16
 8003be2:	b2db      	uxtb	r3, r3
 8003be4:	2b01      	cmp	r3, #1
 8003be6:	d10c      	bne.n	8003c02 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 8003be8:	68fb      	ldr	r3, [r7, #12]
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	695b      	ldr	r3, [r3, #20]
 8003bee:	43da      	mvns	r2, r3
 8003bf0:	68bb      	ldr	r3, [r7, #8]
 8003bf2:	4013      	ands	r3, r2
 8003bf4:	b29b      	uxth	r3, r3
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	bf14      	ite	ne
 8003bfa:	2301      	movne	r3, #1
 8003bfc:	2300      	moveq	r3, #0
 8003bfe:	b2db      	uxtb	r3, r3
 8003c00:	e00b      	b.n	8003c1a <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 8003c02:	68fb      	ldr	r3, [r7, #12]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	699b      	ldr	r3, [r3, #24]
 8003c08:	43da      	mvns	r2, r3
 8003c0a:	68bb      	ldr	r3, [r7, #8]
 8003c0c:	4013      	ands	r3, r2
 8003c0e:	b29b      	uxth	r3, r3
 8003c10:	2b00      	cmp	r3, #0
 8003c12:	bf14      	ite	ne
 8003c14:	2301      	movne	r3, #1
 8003c16:	2300      	moveq	r3, #0
 8003c18:	b2db      	uxtb	r3, r3
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d18d      	bne.n	8003b3a <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 8003c1e:	2300      	movs	r3, #0
}
 8003c20:	4618      	mov	r0, r3
 8003c22:	3710      	adds	r7, #16
 8003c24:	46bd      	mov	sp, r7
 8003c26:	bd80      	pop	{r7, pc}

08003c28 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003c28:	b580      	push	{r7, lr}
 8003c2a:	b084      	sub	sp, #16
 8003c2c:	af00      	add	r7, sp, #0
 8003c2e:	60f8      	str	r0, [r7, #12]
 8003c30:	60b9      	str	r1, [r7, #8]
 8003c32:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003c34:	e02d      	b.n	8003c92 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003c36:	68f8      	ldr	r0, [r7, #12]
 8003c38:	f000 f8ce 	bl	8003dd8 <I2C_IsAcknowledgeFailed>
 8003c3c:	4603      	mov	r3, r0
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d001      	beq.n	8003c46 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003c42:	2301      	movs	r3, #1
 8003c44:	e02d      	b.n	8003ca2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003c46:	68bb      	ldr	r3, [r7, #8]
 8003c48:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003c4c:	d021      	beq.n	8003c92 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003c4e:	f7fe f9fb 	bl	8002048 <HAL_GetTick>
 8003c52:	4602      	mov	r2, r0
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	1ad3      	subs	r3, r2, r3
 8003c58:	68ba      	ldr	r2, [r7, #8]
 8003c5a:	429a      	cmp	r2, r3
 8003c5c:	d302      	bcc.n	8003c64 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8003c5e:	68bb      	ldr	r3, [r7, #8]
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d116      	bne.n	8003c92 <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003c64:	68fb      	ldr	r3, [r7, #12]
 8003c66:	2200      	movs	r2, #0
 8003c68:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003c6a:	68fb      	ldr	r3, [r7, #12]
 8003c6c:	2220      	movs	r2, #32
 8003c6e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003c72:	68fb      	ldr	r3, [r7, #12]
 8003c74:	2200      	movs	r2, #0
 8003c76:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003c7a:	68fb      	ldr	r3, [r7, #12]
 8003c7c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c7e:	f043 0220 	orr.w	r2, r3, #32
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003c86:	68fb      	ldr	r3, [r7, #12]
 8003c88:	2200      	movs	r2, #0
 8003c8a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003c8e:	2301      	movs	r3, #1
 8003c90:	e007      	b.n	8003ca2 <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003c92:	68fb      	ldr	r3, [r7, #12]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	695b      	ldr	r3, [r3, #20]
 8003c98:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003c9c:	2b80      	cmp	r3, #128	; 0x80
 8003c9e:	d1ca      	bne.n	8003c36 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003ca0:	2300      	movs	r3, #0
}
 8003ca2:	4618      	mov	r0, r3
 8003ca4:	3710      	adds	r7, #16
 8003ca6:	46bd      	mov	sp, r7
 8003ca8:	bd80      	pop	{r7, pc}

08003caa <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003caa:	b580      	push	{r7, lr}
 8003cac:	b084      	sub	sp, #16
 8003cae:	af00      	add	r7, sp, #0
 8003cb0:	60f8      	str	r0, [r7, #12]
 8003cb2:	60b9      	str	r1, [r7, #8]
 8003cb4:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003cb6:	e02d      	b.n	8003d14 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003cb8:	68f8      	ldr	r0, [r7, #12]
 8003cba:	f000 f88d 	bl	8003dd8 <I2C_IsAcknowledgeFailed>
 8003cbe:	4603      	mov	r3, r0
 8003cc0:	2b00      	cmp	r3, #0
 8003cc2:	d001      	beq.n	8003cc8 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003cc4:	2301      	movs	r3, #1
 8003cc6:	e02d      	b.n	8003d24 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003cc8:	68bb      	ldr	r3, [r7, #8]
 8003cca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8003cce:	d021      	beq.n	8003d14 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003cd0:	f7fe f9ba 	bl	8002048 <HAL_GetTick>
 8003cd4:	4602      	mov	r2, r0
 8003cd6:	687b      	ldr	r3, [r7, #4]
 8003cd8:	1ad3      	subs	r3, r2, r3
 8003cda:	68ba      	ldr	r2, [r7, #8]
 8003cdc:	429a      	cmp	r2, r3
 8003cde:	d302      	bcc.n	8003ce6 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003ce0:	68bb      	ldr	r3, [r7, #8]
 8003ce2:	2b00      	cmp	r3, #0
 8003ce4:	d116      	bne.n	8003d14 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	2200      	movs	r2, #0
 8003cea:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003cec:	68fb      	ldr	r3, [r7, #12]
 8003cee:	2220      	movs	r2, #32
 8003cf0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	2200      	movs	r2, #0
 8003cf8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003cfc:	68fb      	ldr	r3, [r7, #12]
 8003cfe:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d00:	f043 0220 	orr.w	r2, r3, #32
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2200      	movs	r2, #0
 8003d0c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 8003d10:	2301      	movs	r3, #1
 8003d12:	e007      	b.n	8003d24 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003d14:	68fb      	ldr	r3, [r7, #12]
 8003d16:	681b      	ldr	r3, [r3, #0]
 8003d18:	695b      	ldr	r3, [r3, #20]
 8003d1a:	f003 0304 	and.w	r3, r3, #4
 8003d1e:	2b04      	cmp	r3, #4
 8003d20:	d1ca      	bne.n	8003cb8 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003d22:	2300      	movs	r3, #0
}
 8003d24:	4618      	mov	r0, r3
 8003d26:	3710      	adds	r7, #16
 8003d28:	46bd      	mov	sp, r7
 8003d2a:	bd80      	pop	{r7, pc}

08003d2c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003d2c:	b580      	push	{r7, lr}
 8003d2e:	b084      	sub	sp, #16
 8003d30:	af00      	add	r7, sp, #0
 8003d32:	60f8      	str	r0, [r7, #12]
 8003d34:	60b9      	str	r1, [r7, #8]
 8003d36:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003d38:	e042      	b.n	8003dc0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8003d3a:	68fb      	ldr	r3, [r7, #12]
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	695b      	ldr	r3, [r3, #20]
 8003d40:	f003 0310 	and.w	r3, r3, #16
 8003d44:	2b10      	cmp	r3, #16
 8003d46:	d119      	bne.n	8003d7c <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003d48:	68fb      	ldr	r3, [r7, #12]
 8003d4a:	681b      	ldr	r3, [r3, #0]
 8003d4c:	f06f 0210 	mvn.w	r2, #16
 8003d50:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d52:	68fb      	ldr	r3, [r7, #12]
 8003d54:	2200      	movs	r2, #0
 8003d56:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d58:	68fb      	ldr	r3, [r7, #12]
 8003d5a:	2220      	movs	r2, #32
 8003d5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003d60:	68fb      	ldr	r3, [r7, #12]
 8003d62:	2200      	movs	r2, #0
 8003d64:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003d6c:	68fb      	ldr	r3, [r7, #12]
 8003d6e:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	2200      	movs	r2, #0
 8003d74:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e029      	b.n	8003dd0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d7c:	f7fe f964 	bl	8002048 <HAL_GetTick>
 8003d80:	4602      	mov	r2, r0
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	1ad3      	subs	r3, r2, r3
 8003d86:	68ba      	ldr	r2, [r7, #8]
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d302      	bcc.n	8003d92 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	2b00      	cmp	r3, #0
 8003d90:	d116      	bne.n	8003dc0 <I2C_WaitOnRXNEFlagUntilTimeout+0x94>
    {
      hi2c->PreviousState       = I2C_STATE_NONE;
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	2200      	movs	r2, #0
 8003d96:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003d98:	68fb      	ldr	r3, [r7, #12]
 8003d9a:	2220      	movs	r2, #32
 8003d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	2200      	movs	r2, #0
 8003da4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003da8:	68fb      	ldr	r3, [r7, #12]
 8003daa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003dac:	f043 0220 	orr.w	r2, r3, #32
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2200      	movs	r2, #0
 8003db8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e007      	b.n	8003dd0 <I2C_WaitOnRXNEFlagUntilTimeout+0xa4>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003dc0:	68fb      	ldr	r3, [r7, #12]
 8003dc2:	681b      	ldr	r3, [r3, #0]
 8003dc4:	695b      	ldr	r3, [r3, #20]
 8003dc6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003dca:	2b40      	cmp	r3, #64	; 0x40
 8003dcc:	d1b5      	bne.n	8003d3a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8003dce:	2300      	movs	r3, #0
}
 8003dd0:	4618      	mov	r0, r3
 8003dd2:	3710      	adds	r7, #16
 8003dd4:	46bd      	mov	sp, r7
 8003dd6:	bd80      	pop	{r7, pc}

08003dd8 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003dd8:	b480      	push	{r7}
 8003dda:	b083      	sub	sp, #12
 8003ddc:	af00      	add	r7, sp, #0
 8003dde:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003de0:	687b      	ldr	r3, [r7, #4]
 8003de2:	681b      	ldr	r3, [r3, #0]
 8003de4:	695b      	ldr	r3, [r3, #20]
 8003de6:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003dea:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003dee:	d11b      	bne.n	8003e28 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003df8:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	2200      	movs	r2, #0
 8003dfe:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003e00:	687b      	ldr	r3, [r7, #4]
 8003e02:	2220      	movs	r2, #32
 8003e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	2200      	movs	r2, #0
 8003e0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003e10:	687b      	ldr	r3, [r7, #4]
 8003e12:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003e14:	f043 0204 	orr.w	r2, r3, #4
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	2200      	movs	r2, #0
 8003e20:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003e24:	2301      	movs	r3, #1
 8003e26:	e000      	b.n	8003e2a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003e28:	2300      	movs	r3, #0
}
 8003e2a:	4618      	mov	r0, r3
 8003e2c:	370c      	adds	r7, #12
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e34:	4770      	bx	lr
	...

08003e38 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e38:	b580      	push	{r7, lr}
 8003e3a:	b084      	sub	sp, #16
 8003e3c:	af00      	add	r7, sp, #0
 8003e3e:	6078      	str	r0, [r7, #4]
 8003e40:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	2b00      	cmp	r3, #0
 8003e46:	d101      	bne.n	8003e4c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e48:	2301      	movs	r3, #1
 8003e4a:	e0cc      	b.n	8003fe6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e4c:	4b68      	ldr	r3, [pc, #416]	; (8003ff0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	f003 030f 	and.w	r3, r3, #15
 8003e54:	683a      	ldr	r2, [r7, #0]
 8003e56:	429a      	cmp	r2, r3
 8003e58:	d90c      	bls.n	8003e74 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e5a:	4b65      	ldr	r3, [pc, #404]	; (8003ff0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e5c:	683a      	ldr	r2, [r7, #0]
 8003e5e:	b2d2      	uxtb	r2, r2
 8003e60:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e62:	4b63      	ldr	r3, [pc, #396]	; (8003ff0 <HAL_RCC_ClockConfig+0x1b8>)
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	f003 030f 	and.w	r3, r3, #15
 8003e6a:	683a      	ldr	r2, [r7, #0]
 8003e6c:	429a      	cmp	r2, r3
 8003e6e:	d001      	beq.n	8003e74 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003e70:	2301      	movs	r3, #1
 8003e72:	e0b8      	b.n	8003fe6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	f003 0302 	and.w	r3, r3, #2
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d020      	beq.n	8003ec2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	f003 0304 	and.w	r3, r3, #4
 8003e88:	2b00      	cmp	r3, #0
 8003e8a:	d005      	beq.n	8003e98 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003e8c:	4b59      	ldr	r3, [pc, #356]	; (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e8e:	689b      	ldr	r3, [r3, #8]
 8003e90:	4a58      	ldr	r2, [pc, #352]	; (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003e92:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003e96:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	f003 0308 	and.w	r3, r3, #8
 8003ea0:	2b00      	cmp	r3, #0
 8003ea2:	d005      	beq.n	8003eb0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ea4:	4b53      	ldr	r3, [pc, #332]	; (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ea6:	689b      	ldr	r3, [r3, #8]
 8003ea8:	4a52      	ldr	r2, [pc, #328]	; (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003eaa:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003eae:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003eb0:	4b50      	ldr	r3, [pc, #320]	; (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003eb2:	689b      	ldr	r3, [r3, #8]
 8003eb4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	689b      	ldr	r3, [r3, #8]
 8003ebc:	494d      	ldr	r1, [pc, #308]	; (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ebe:	4313      	orrs	r3, r2
 8003ec0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	681b      	ldr	r3, [r3, #0]
 8003ec6:	f003 0301 	and.w	r3, r3, #1
 8003eca:	2b00      	cmp	r3, #0
 8003ecc:	d044      	beq.n	8003f58 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	685b      	ldr	r3, [r3, #4]
 8003ed2:	2b01      	cmp	r3, #1
 8003ed4:	d107      	bne.n	8003ee6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ed6:	4b47      	ldr	r3, [pc, #284]	; (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ed8:	681b      	ldr	r3, [r3, #0]
 8003eda:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d119      	bne.n	8003f16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e07f      	b.n	8003fe6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ee6:	687b      	ldr	r3, [r7, #4]
 8003ee8:	685b      	ldr	r3, [r3, #4]
 8003eea:	2b02      	cmp	r3, #2
 8003eec:	d003      	beq.n	8003ef6 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003ef2:	2b03      	cmp	r3, #3
 8003ef4:	d107      	bne.n	8003f06 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003ef6:	4b3f      	ldr	r3, [pc, #252]	; (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d109      	bne.n	8003f16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e06f      	b.n	8003fe6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f06:	4b3b      	ldr	r3, [pc, #236]	; (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f003 0302 	and.w	r3, r3, #2
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d101      	bne.n	8003f16 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
 8003f14:	e067      	b.n	8003fe6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f16:	4b37      	ldr	r3, [pc, #220]	; (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f18:	689b      	ldr	r3, [r3, #8]
 8003f1a:	f023 0203 	bic.w	r2, r3, #3
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	685b      	ldr	r3, [r3, #4]
 8003f22:	4934      	ldr	r1, [pc, #208]	; (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f24:	4313      	orrs	r3, r2
 8003f26:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f28:	f7fe f88e 	bl	8002048 <HAL_GetTick>
 8003f2c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f2e:	e00a      	b.n	8003f46 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f30:	f7fe f88a 	bl	8002048 <HAL_GetTick>
 8003f34:	4602      	mov	r2, r0
 8003f36:	68fb      	ldr	r3, [r7, #12]
 8003f38:	1ad3      	subs	r3, r2, r3
 8003f3a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f3e:	4293      	cmp	r3, r2
 8003f40:	d901      	bls.n	8003f46 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f42:	2303      	movs	r3, #3
 8003f44:	e04f      	b.n	8003fe6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f46:	4b2b      	ldr	r3, [pc, #172]	; (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	f003 020c 	and.w	r2, r3, #12
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	009b      	lsls	r3, r3, #2
 8003f54:	429a      	cmp	r2, r3
 8003f56:	d1eb      	bne.n	8003f30 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f58:	4b25      	ldr	r3, [pc, #148]	; (8003ff0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f5a:	681b      	ldr	r3, [r3, #0]
 8003f5c:	f003 030f 	and.w	r3, r3, #15
 8003f60:	683a      	ldr	r2, [r7, #0]
 8003f62:	429a      	cmp	r2, r3
 8003f64:	d20c      	bcs.n	8003f80 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f66:	4b22      	ldr	r3, [pc, #136]	; (8003ff0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f68:	683a      	ldr	r2, [r7, #0]
 8003f6a:	b2d2      	uxtb	r2, r2
 8003f6c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f6e:	4b20      	ldr	r3, [pc, #128]	; (8003ff0 <HAL_RCC_ClockConfig+0x1b8>)
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	f003 030f 	and.w	r3, r3, #15
 8003f76:	683a      	ldr	r2, [r7, #0]
 8003f78:	429a      	cmp	r2, r3
 8003f7a:	d001      	beq.n	8003f80 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003f7c:	2301      	movs	r3, #1
 8003f7e:	e032      	b.n	8003fe6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	681b      	ldr	r3, [r3, #0]
 8003f84:	f003 0304 	and.w	r3, r3, #4
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d008      	beq.n	8003f9e <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003f8c:	4b19      	ldr	r3, [pc, #100]	; (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003f94:	687b      	ldr	r3, [r7, #4]
 8003f96:	68db      	ldr	r3, [r3, #12]
 8003f98:	4916      	ldr	r1, [pc, #88]	; (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003f9a:	4313      	orrs	r3, r2
 8003f9c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f9e:	687b      	ldr	r3, [r7, #4]
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f003 0308 	and.w	r3, r3, #8
 8003fa6:	2b00      	cmp	r3, #0
 8003fa8:	d009      	beq.n	8003fbe <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003faa:	4b12      	ldr	r3, [pc, #72]	; (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fac:	689b      	ldr	r3, [r3, #8]
 8003fae:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003fb2:	687b      	ldr	r3, [r7, #4]
 8003fb4:	691b      	ldr	r3, [r3, #16]
 8003fb6:	00db      	lsls	r3, r3, #3
 8003fb8:	490e      	ldr	r1, [pc, #56]	; (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fba:	4313      	orrs	r3, r2
 8003fbc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003fbe:	f000 f855 	bl	800406c <HAL_RCC_GetSysClockFreq>
 8003fc2:	4602      	mov	r2, r0
 8003fc4:	4b0b      	ldr	r3, [pc, #44]	; (8003ff4 <HAL_RCC_ClockConfig+0x1bc>)
 8003fc6:	689b      	ldr	r3, [r3, #8]
 8003fc8:	091b      	lsrs	r3, r3, #4
 8003fca:	f003 030f 	and.w	r3, r3, #15
 8003fce:	490a      	ldr	r1, [pc, #40]	; (8003ff8 <HAL_RCC_ClockConfig+0x1c0>)
 8003fd0:	5ccb      	ldrb	r3, [r1, r3]
 8003fd2:	fa22 f303 	lsr.w	r3, r2, r3
 8003fd6:	4a09      	ldr	r2, [pc, #36]	; (8003ffc <HAL_RCC_ClockConfig+0x1c4>)
 8003fd8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003fda:	4b09      	ldr	r3, [pc, #36]	; (8004000 <HAL_RCC_ClockConfig+0x1c8>)
 8003fdc:	681b      	ldr	r3, [r3, #0]
 8003fde:	4618      	mov	r0, r3
 8003fe0:	f7fd ffee 	bl	8001fc0 <HAL_InitTick>

  return HAL_OK;
 8003fe4:	2300      	movs	r3, #0
}
 8003fe6:	4618      	mov	r0, r3
 8003fe8:	3710      	adds	r7, #16
 8003fea:	46bd      	mov	sp, r7
 8003fec:	bd80      	pop	{r7, pc}
 8003fee:	bf00      	nop
 8003ff0:	40023c00 	.word	0x40023c00
 8003ff4:	40023800 	.word	0x40023800
 8003ff8:	08007cf0 	.word	0x08007cf0
 8003ffc:	20000004 	.word	0x20000004
 8004000:	20000008 	.word	0x20000008

08004004 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004004:	b480      	push	{r7}
 8004006:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004008:	4b03      	ldr	r3, [pc, #12]	; (8004018 <HAL_RCC_GetHCLKFreq+0x14>)
 800400a:	681b      	ldr	r3, [r3, #0]
}
 800400c:	4618      	mov	r0, r3
 800400e:	46bd      	mov	sp, r7
 8004010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004014:	4770      	bx	lr
 8004016:	bf00      	nop
 8004018:	20000004 	.word	0x20000004

0800401c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800401c:	b580      	push	{r7, lr}
 800401e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004020:	f7ff fff0 	bl	8004004 <HAL_RCC_GetHCLKFreq>
 8004024:	4602      	mov	r2, r0
 8004026:	4b05      	ldr	r3, [pc, #20]	; (800403c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004028:	689b      	ldr	r3, [r3, #8]
 800402a:	0a9b      	lsrs	r3, r3, #10
 800402c:	f003 0307 	and.w	r3, r3, #7
 8004030:	4903      	ldr	r1, [pc, #12]	; (8004040 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004032:	5ccb      	ldrb	r3, [r1, r3]
 8004034:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004038:	4618      	mov	r0, r3
 800403a:	bd80      	pop	{r7, pc}
 800403c:	40023800 	.word	0x40023800
 8004040:	08007d00 	.word	0x08007d00

08004044 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004044:	b580      	push	{r7, lr}
 8004046:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004048:	f7ff ffdc 	bl	8004004 <HAL_RCC_GetHCLKFreq>
 800404c:	4602      	mov	r2, r0
 800404e:	4b05      	ldr	r3, [pc, #20]	; (8004064 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004050:	689b      	ldr	r3, [r3, #8]
 8004052:	0b5b      	lsrs	r3, r3, #13
 8004054:	f003 0307 	and.w	r3, r3, #7
 8004058:	4903      	ldr	r1, [pc, #12]	; (8004068 <HAL_RCC_GetPCLK2Freq+0x24>)
 800405a:	5ccb      	ldrb	r3, [r1, r3]
 800405c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004060:	4618      	mov	r0, r3
 8004062:	bd80      	pop	{r7, pc}
 8004064:	40023800 	.word	0x40023800
 8004068:	08007d00 	.word	0x08007d00

0800406c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800406c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004070:	b0ae      	sub	sp, #184	; 0xb8
 8004072:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004074:	2300      	movs	r3, #0
 8004076:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
  uint32_t pllvco = 0U;
 800407a:	2300      	movs	r3, #0
 800407c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
  uint32_t pllp = 0U;
 8004080:	2300      	movs	r3, #0
 8004082:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
  uint32_t pllr = 0U;
 8004086:	2300      	movs	r3, #0
 8004088:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
  uint32_t sysclockfreq = 0U;
 800408c:	2300      	movs	r3, #0
 800408e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004092:	4bcb      	ldr	r3, [pc, #812]	; (80043c0 <HAL_RCC_GetSysClockFreq+0x354>)
 8004094:	689b      	ldr	r3, [r3, #8]
 8004096:	f003 030c 	and.w	r3, r3, #12
 800409a:	2b0c      	cmp	r3, #12
 800409c:	f200 8206 	bhi.w	80044ac <HAL_RCC_GetSysClockFreq+0x440>
 80040a0:	a201      	add	r2, pc, #4	; (adr r2, 80040a8 <HAL_RCC_GetSysClockFreq+0x3c>)
 80040a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80040a6:	bf00      	nop
 80040a8:	080040dd 	.word	0x080040dd
 80040ac:	080044ad 	.word	0x080044ad
 80040b0:	080044ad 	.word	0x080044ad
 80040b4:	080044ad 	.word	0x080044ad
 80040b8:	080040e5 	.word	0x080040e5
 80040bc:	080044ad 	.word	0x080044ad
 80040c0:	080044ad 	.word	0x080044ad
 80040c4:	080044ad 	.word	0x080044ad
 80040c8:	080040ed 	.word	0x080040ed
 80040cc:	080044ad 	.word	0x080044ad
 80040d0:	080044ad 	.word	0x080044ad
 80040d4:	080044ad 	.word	0x080044ad
 80040d8:	080042dd 	.word	0x080042dd
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80040dc:	4bb9      	ldr	r3, [pc, #740]	; (80043c4 <HAL_RCC_GetSysClockFreq+0x358>)
 80040de:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
       break;
 80040e2:	e1e7      	b.n	80044b4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80040e4:	4bb8      	ldr	r3, [pc, #736]	; (80043c8 <HAL_RCC_GetSysClockFreq+0x35c>)
 80040e6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80040ea:	e1e3      	b.n	80044b4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80040ec:	4bb4      	ldr	r3, [pc, #720]	; (80043c0 <HAL_RCC_GetSysClockFreq+0x354>)
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80040f4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80040f8:	4bb1      	ldr	r3, [pc, #708]	; (80043c0 <HAL_RCC_GetSysClockFreq+0x354>)
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004100:	2b00      	cmp	r3, #0
 8004102:	d071      	beq.n	80041e8 <HAL_RCC_GetSysClockFreq+0x17c>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004104:	4bae      	ldr	r3, [pc, #696]	; (80043c0 <HAL_RCC_GetSysClockFreq+0x354>)
 8004106:	685b      	ldr	r3, [r3, #4]
 8004108:	099b      	lsrs	r3, r3, #6
 800410a:	2200      	movs	r2, #0
 800410c:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004110:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8004114:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004118:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800411c:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004120:	2300      	movs	r3, #0
 8004122:	f8c7 3094 	str.w	r3, [r7, #148]	; 0x94
 8004126:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800412a:	4622      	mov	r2, r4
 800412c:	462b      	mov	r3, r5
 800412e:	f04f 0000 	mov.w	r0, #0
 8004132:	f04f 0100 	mov.w	r1, #0
 8004136:	0159      	lsls	r1, r3, #5
 8004138:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800413c:	0150      	lsls	r0, r2, #5
 800413e:	4602      	mov	r2, r0
 8004140:	460b      	mov	r3, r1
 8004142:	4621      	mov	r1, r4
 8004144:	1a51      	subs	r1, r2, r1
 8004146:	6439      	str	r1, [r7, #64]	; 0x40
 8004148:	4629      	mov	r1, r5
 800414a:	eb63 0301 	sbc.w	r3, r3, r1
 800414e:	647b      	str	r3, [r7, #68]	; 0x44
 8004150:	f04f 0200 	mov.w	r2, #0
 8004154:	f04f 0300 	mov.w	r3, #0
 8004158:	e9d7 8910 	ldrd	r8, r9, [r7, #64]	; 0x40
 800415c:	4649      	mov	r1, r9
 800415e:	018b      	lsls	r3, r1, #6
 8004160:	4641      	mov	r1, r8
 8004162:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004166:	4641      	mov	r1, r8
 8004168:	018a      	lsls	r2, r1, #6
 800416a:	4641      	mov	r1, r8
 800416c:	1a51      	subs	r1, r2, r1
 800416e:	63b9      	str	r1, [r7, #56]	; 0x38
 8004170:	4649      	mov	r1, r9
 8004172:	eb63 0301 	sbc.w	r3, r3, r1
 8004176:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004178:	f04f 0200 	mov.w	r2, #0
 800417c:	f04f 0300 	mov.w	r3, #0
 8004180:	e9d7 890e 	ldrd	r8, r9, [r7, #56]	; 0x38
 8004184:	4649      	mov	r1, r9
 8004186:	00cb      	lsls	r3, r1, #3
 8004188:	4641      	mov	r1, r8
 800418a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800418e:	4641      	mov	r1, r8
 8004190:	00ca      	lsls	r2, r1, #3
 8004192:	4610      	mov	r0, r2
 8004194:	4619      	mov	r1, r3
 8004196:	4603      	mov	r3, r0
 8004198:	4622      	mov	r2, r4
 800419a:	189b      	adds	r3, r3, r2
 800419c:	633b      	str	r3, [r7, #48]	; 0x30
 800419e:	462b      	mov	r3, r5
 80041a0:	460a      	mov	r2, r1
 80041a2:	eb42 0303 	adc.w	r3, r2, r3
 80041a6:	637b      	str	r3, [r7, #52]	; 0x34
 80041a8:	f04f 0200 	mov.w	r2, #0
 80041ac:	f04f 0300 	mov.w	r3, #0
 80041b0:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80041b4:	4629      	mov	r1, r5
 80041b6:	024b      	lsls	r3, r1, #9
 80041b8:	4621      	mov	r1, r4
 80041ba:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80041be:	4621      	mov	r1, r4
 80041c0:	024a      	lsls	r2, r1, #9
 80041c2:	4610      	mov	r0, r2
 80041c4:	4619      	mov	r1, r3
 80041c6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80041ca:	2200      	movs	r2, #0
 80041cc:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80041d0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80041d4:	e9d7 2322 	ldrd	r2, r3, [r7, #136]	; 0x88
 80041d8:	f7fc fd06 	bl	8000be8 <__aeabi_uldivmod>
 80041dc:	4602      	mov	r2, r0
 80041de:	460b      	mov	r3, r1
 80041e0:	4613      	mov	r3, r2
 80041e2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80041e6:	e067      	b.n	80042b8 <HAL_RCC_GetSysClockFreq+0x24c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80041e8:	4b75      	ldr	r3, [pc, #468]	; (80043c0 <HAL_RCC_GetSysClockFreq+0x354>)
 80041ea:	685b      	ldr	r3, [r3, #4]
 80041ec:	099b      	lsrs	r3, r3, #6
 80041ee:	2200      	movs	r2, #0
 80041f0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80041f4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80041f8:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 80041fc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004200:	67bb      	str	r3, [r7, #120]	; 0x78
 8004202:	2300      	movs	r3, #0
 8004204:	67fb      	str	r3, [r7, #124]	; 0x7c
 8004206:	e9d7 451e 	ldrd	r4, r5, [r7, #120]	; 0x78
 800420a:	4622      	mov	r2, r4
 800420c:	462b      	mov	r3, r5
 800420e:	f04f 0000 	mov.w	r0, #0
 8004212:	f04f 0100 	mov.w	r1, #0
 8004216:	0159      	lsls	r1, r3, #5
 8004218:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800421c:	0150      	lsls	r0, r2, #5
 800421e:	4602      	mov	r2, r0
 8004220:	460b      	mov	r3, r1
 8004222:	4621      	mov	r1, r4
 8004224:	1a51      	subs	r1, r2, r1
 8004226:	62b9      	str	r1, [r7, #40]	; 0x28
 8004228:	4629      	mov	r1, r5
 800422a:	eb63 0301 	sbc.w	r3, r3, r1
 800422e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004230:	f04f 0200 	mov.w	r2, #0
 8004234:	f04f 0300 	mov.w	r3, #0
 8004238:	e9d7 890a 	ldrd	r8, r9, [r7, #40]	; 0x28
 800423c:	4649      	mov	r1, r9
 800423e:	018b      	lsls	r3, r1, #6
 8004240:	4641      	mov	r1, r8
 8004242:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004246:	4641      	mov	r1, r8
 8004248:	018a      	lsls	r2, r1, #6
 800424a:	4641      	mov	r1, r8
 800424c:	ebb2 0a01 	subs.w	sl, r2, r1
 8004250:	4649      	mov	r1, r9
 8004252:	eb63 0b01 	sbc.w	fp, r3, r1
 8004256:	f04f 0200 	mov.w	r2, #0
 800425a:	f04f 0300 	mov.w	r3, #0
 800425e:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004262:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004266:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 800426a:	4692      	mov	sl, r2
 800426c:	469b      	mov	fp, r3
 800426e:	4623      	mov	r3, r4
 8004270:	eb1a 0303 	adds.w	r3, sl, r3
 8004274:	623b      	str	r3, [r7, #32]
 8004276:	462b      	mov	r3, r5
 8004278:	eb4b 0303 	adc.w	r3, fp, r3
 800427c:	627b      	str	r3, [r7, #36]	; 0x24
 800427e:	f04f 0200 	mov.w	r2, #0
 8004282:	f04f 0300 	mov.w	r3, #0
 8004286:	e9d7 4508 	ldrd	r4, r5, [r7, #32]
 800428a:	4629      	mov	r1, r5
 800428c:	028b      	lsls	r3, r1, #10
 800428e:	4621      	mov	r1, r4
 8004290:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004294:	4621      	mov	r1, r4
 8004296:	028a      	lsls	r2, r1, #10
 8004298:	4610      	mov	r0, r2
 800429a:	4619      	mov	r1, r3
 800429c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80042a0:	2200      	movs	r2, #0
 80042a2:	673b      	str	r3, [r7, #112]	; 0x70
 80042a4:	677a      	str	r2, [r7, #116]	; 0x74
 80042a6:	e9d7 231c 	ldrd	r2, r3, [r7, #112]	; 0x70
 80042aa:	f7fc fc9d 	bl	8000be8 <__aeabi_uldivmod>
 80042ae:	4602      	mov	r2, r0
 80042b0:	460b      	mov	r3, r1
 80042b2:	4613      	mov	r3, r2
 80042b4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80042b8:	4b41      	ldr	r3, [pc, #260]	; (80043c0 <HAL_RCC_GetSysClockFreq+0x354>)
 80042ba:	685b      	ldr	r3, [r3, #4]
 80042bc:	0c1b      	lsrs	r3, r3, #16
 80042be:	f003 0303 	and.w	r3, r3, #3
 80042c2:	3301      	adds	r3, #1
 80042c4:	005b      	lsls	r3, r3, #1
 80042c6:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8

      sysclockfreq = pllvco/pllp;
 80042ca:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80042ce:	f8d7 30a8 	ldr.w	r3, [r7, #168]	; 0xa8
 80042d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80042d6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80042da:	e0eb      	b.n	80044b4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80042dc:	4b38      	ldr	r3, [pc, #224]	; (80043c0 <HAL_RCC_GetSysClockFreq+0x354>)
 80042de:	685b      	ldr	r3, [r3, #4]
 80042e0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80042e4:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80042e8:	4b35      	ldr	r3, [pc, #212]	; (80043c0 <HAL_RCC_GetSysClockFreq+0x354>)
 80042ea:	685b      	ldr	r3, [r3, #4]
 80042ec:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d06b      	beq.n	80043cc <HAL_RCC_GetSysClockFreq+0x360>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80042f4:	4b32      	ldr	r3, [pc, #200]	; (80043c0 <HAL_RCC_GetSysClockFreq+0x354>)
 80042f6:	685b      	ldr	r3, [r3, #4]
 80042f8:	099b      	lsrs	r3, r3, #6
 80042fa:	2200      	movs	r2, #0
 80042fc:	66bb      	str	r3, [r7, #104]	; 0x68
 80042fe:	66fa      	str	r2, [r7, #108]	; 0x6c
 8004300:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8004302:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004306:	663b      	str	r3, [r7, #96]	; 0x60
 8004308:	2300      	movs	r3, #0
 800430a:	667b      	str	r3, [r7, #100]	; 0x64
 800430c:	e9d7 4518 	ldrd	r4, r5, [r7, #96]	; 0x60
 8004310:	4622      	mov	r2, r4
 8004312:	462b      	mov	r3, r5
 8004314:	f04f 0000 	mov.w	r0, #0
 8004318:	f04f 0100 	mov.w	r1, #0
 800431c:	0159      	lsls	r1, r3, #5
 800431e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004322:	0150      	lsls	r0, r2, #5
 8004324:	4602      	mov	r2, r0
 8004326:	460b      	mov	r3, r1
 8004328:	4621      	mov	r1, r4
 800432a:	1a51      	subs	r1, r2, r1
 800432c:	61b9      	str	r1, [r7, #24]
 800432e:	4629      	mov	r1, r5
 8004330:	eb63 0301 	sbc.w	r3, r3, r1
 8004334:	61fb      	str	r3, [r7, #28]
 8004336:	f04f 0200 	mov.w	r2, #0
 800433a:	f04f 0300 	mov.w	r3, #0
 800433e:	e9d7 ab06 	ldrd	sl, fp, [r7, #24]
 8004342:	4659      	mov	r1, fp
 8004344:	018b      	lsls	r3, r1, #6
 8004346:	4651      	mov	r1, sl
 8004348:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800434c:	4651      	mov	r1, sl
 800434e:	018a      	lsls	r2, r1, #6
 8004350:	4651      	mov	r1, sl
 8004352:	ebb2 0801 	subs.w	r8, r2, r1
 8004356:	4659      	mov	r1, fp
 8004358:	eb63 0901 	sbc.w	r9, r3, r1
 800435c:	f04f 0200 	mov.w	r2, #0
 8004360:	f04f 0300 	mov.w	r3, #0
 8004364:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004368:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800436c:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004370:	4690      	mov	r8, r2
 8004372:	4699      	mov	r9, r3
 8004374:	4623      	mov	r3, r4
 8004376:	eb18 0303 	adds.w	r3, r8, r3
 800437a:	613b      	str	r3, [r7, #16]
 800437c:	462b      	mov	r3, r5
 800437e:	eb49 0303 	adc.w	r3, r9, r3
 8004382:	617b      	str	r3, [r7, #20]
 8004384:	f04f 0200 	mov.w	r2, #0
 8004388:	f04f 0300 	mov.w	r3, #0
 800438c:	e9d7 4504 	ldrd	r4, r5, [r7, #16]
 8004390:	4629      	mov	r1, r5
 8004392:	024b      	lsls	r3, r1, #9
 8004394:	4621      	mov	r1, r4
 8004396:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 800439a:	4621      	mov	r1, r4
 800439c:	024a      	lsls	r2, r1, #9
 800439e:	4610      	mov	r0, r2
 80043a0:	4619      	mov	r1, r3
 80043a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 80043a6:	2200      	movs	r2, #0
 80043a8:	65bb      	str	r3, [r7, #88]	; 0x58
 80043aa:	65fa      	str	r2, [r7, #92]	; 0x5c
 80043ac:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 80043b0:	f7fc fc1a 	bl	8000be8 <__aeabi_uldivmod>
 80043b4:	4602      	mov	r2, r0
 80043b6:	460b      	mov	r3, r1
 80043b8:	4613      	mov	r3, r2
 80043ba:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80043be:	e065      	b.n	800448c <HAL_RCC_GetSysClockFreq+0x420>
 80043c0:	40023800 	.word	0x40023800
 80043c4:	00f42400 	.word	0x00f42400
 80043c8:	007a1200 	.word	0x007a1200
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80043cc:	4b3d      	ldr	r3, [pc, #244]	; (80044c4 <HAL_RCC_GetSysClockFreq+0x458>)
 80043ce:	685b      	ldr	r3, [r3, #4]
 80043d0:	099b      	lsrs	r3, r3, #6
 80043d2:	2200      	movs	r2, #0
 80043d4:	4618      	mov	r0, r3
 80043d6:	4611      	mov	r1, r2
 80043d8:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80043dc:	653b      	str	r3, [r7, #80]	; 0x50
 80043de:	2300      	movs	r3, #0
 80043e0:	657b      	str	r3, [r7, #84]	; 0x54
 80043e2:	e9d7 8914 	ldrd	r8, r9, [r7, #80]	; 0x50
 80043e6:	4642      	mov	r2, r8
 80043e8:	464b      	mov	r3, r9
 80043ea:	f04f 0000 	mov.w	r0, #0
 80043ee:	f04f 0100 	mov.w	r1, #0
 80043f2:	0159      	lsls	r1, r3, #5
 80043f4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80043f8:	0150      	lsls	r0, r2, #5
 80043fa:	4602      	mov	r2, r0
 80043fc:	460b      	mov	r3, r1
 80043fe:	4641      	mov	r1, r8
 8004400:	1a51      	subs	r1, r2, r1
 8004402:	60b9      	str	r1, [r7, #8]
 8004404:	4649      	mov	r1, r9
 8004406:	eb63 0301 	sbc.w	r3, r3, r1
 800440a:	60fb      	str	r3, [r7, #12]
 800440c:	f04f 0200 	mov.w	r2, #0
 8004410:	f04f 0300 	mov.w	r3, #0
 8004414:	e9d7 ab02 	ldrd	sl, fp, [r7, #8]
 8004418:	4659      	mov	r1, fp
 800441a:	018b      	lsls	r3, r1, #6
 800441c:	4651      	mov	r1, sl
 800441e:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004422:	4651      	mov	r1, sl
 8004424:	018a      	lsls	r2, r1, #6
 8004426:	4651      	mov	r1, sl
 8004428:	1a54      	subs	r4, r2, r1
 800442a:	4659      	mov	r1, fp
 800442c:	eb63 0501 	sbc.w	r5, r3, r1
 8004430:	f04f 0200 	mov.w	r2, #0
 8004434:	f04f 0300 	mov.w	r3, #0
 8004438:	00eb      	lsls	r3, r5, #3
 800443a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800443e:	00e2      	lsls	r2, r4, #3
 8004440:	4614      	mov	r4, r2
 8004442:	461d      	mov	r5, r3
 8004444:	4643      	mov	r3, r8
 8004446:	18e3      	adds	r3, r4, r3
 8004448:	603b      	str	r3, [r7, #0]
 800444a:	464b      	mov	r3, r9
 800444c:	eb45 0303 	adc.w	r3, r5, r3
 8004450:	607b      	str	r3, [r7, #4]
 8004452:	f04f 0200 	mov.w	r2, #0
 8004456:	f04f 0300 	mov.w	r3, #0
 800445a:	e9d7 4500 	ldrd	r4, r5, [r7]
 800445e:	4629      	mov	r1, r5
 8004460:	028b      	lsls	r3, r1, #10
 8004462:	4621      	mov	r1, r4
 8004464:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004468:	4621      	mov	r1, r4
 800446a:	028a      	lsls	r2, r1, #10
 800446c:	4610      	mov	r0, r2
 800446e:	4619      	mov	r1, r3
 8004470:	f8d7 30ac 	ldr.w	r3, [r7, #172]	; 0xac
 8004474:	2200      	movs	r2, #0
 8004476:	64bb      	str	r3, [r7, #72]	; 0x48
 8004478:	64fa      	str	r2, [r7, #76]	; 0x4c
 800447a:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800447e:	f7fc fbb3 	bl	8000be8 <__aeabi_uldivmod>
 8004482:	4602      	mov	r2, r0
 8004484:	460b      	mov	r3, r1
 8004486:	4613      	mov	r3, r2
 8004488:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 800448c:	4b0d      	ldr	r3, [pc, #52]	; (80044c4 <HAL_RCC_GetSysClockFreq+0x458>)
 800448e:	685b      	ldr	r3, [r3, #4]
 8004490:	0f1b      	lsrs	r3, r3, #28
 8004492:	f003 0307 	and.w	r3, r3, #7
 8004496:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4

      sysclockfreq = pllvco/pllr;
 800449a:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 800449e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	; 0xa4
 80044a2:	fbb2 f3f3 	udiv	r3, r2, r3
 80044a6:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80044aa:	e003      	b.n	80044b4 <HAL_RCC_GetSysClockFreq+0x448>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80044ac:	4b06      	ldr	r3, [pc, #24]	; (80044c8 <HAL_RCC_GetSysClockFreq+0x45c>)
 80044ae:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
      break;
 80044b2:	bf00      	nop
    }
  }
  return sysclockfreq;
 80044b4:	f8d7 30b0 	ldr.w	r3, [r7, #176]	; 0xb0
}
 80044b8:	4618      	mov	r0, r3
 80044ba:	37b8      	adds	r7, #184	; 0xb8
 80044bc:	46bd      	mov	sp, r7
 80044be:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80044c2:	bf00      	nop
 80044c4:	40023800 	.word	0x40023800
 80044c8:	00f42400 	.word	0x00f42400

080044cc <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80044cc:	b580      	push	{r7, lr}
 80044ce:	b086      	sub	sp, #24
 80044d0:	af00      	add	r7, sp, #0
 80044d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80044d4:	687b      	ldr	r3, [r7, #4]
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d101      	bne.n	80044de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80044da:	2301      	movs	r3, #1
 80044dc:	e28d      	b.n	80049fa <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80044de:	687b      	ldr	r3, [r7, #4]
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	f003 0301 	and.w	r3, r3, #1
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	f000 8083 	beq.w	80045f2 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 80044ec:	4b94      	ldr	r3, [pc, #592]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 80044ee:	689b      	ldr	r3, [r3, #8]
 80044f0:	f003 030c 	and.w	r3, r3, #12
 80044f4:	2b04      	cmp	r3, #4
 80044f6:	d019      	beq.n	800452c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 80044f8:	4b91      	ldr	r3, [pc, #580]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 80044fa:	689b      	ldr	r3, [r3, #8]
 80044fc:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8004500:	2b08      	cmp	r3, #8
 8004502:	d106      	bne.n	8004512 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8004504:	4b8e      	ldr	r3, [pc, #568]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 8004506:	685b      	ldr	r3, [r3, #4]
 8004508:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800450c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8004510:	d00c      	beq.n	800452c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004512:	4b8b      	ldr	r3, [pc, #556]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 8004514:	689b      	ldr	r3, [r3, #8]
 8004516:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800451a:	2b0c      	cmp	r3, #12
 800451c:	d112      	bne.n	8004544 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800451e:	4b88      	ldr	r3, [pc, #544]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 8004520:	685b      	ldr	r3, [r3, #4]
 8004522:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004526:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800452a:	d10b      	bne.n	8004544 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800452c:	4b84      	ldr	r3, [pc, #528]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004534:	2b00      	cmp	r3, #0
 8004536:	d05b      	beq.n	80045f0 <HAL_RCC_OscConfig+0x124>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	685b      	ldr	r3, [r3, #4]
 800453c:	2b00      	cmp	r3, #0
 800453e:	d157      	bne.n	80045f0 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 8004540:	2301      	movs	r3, #1
 8004542:	e25a      	b.n	80049fa <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	685b      	ldr	r3, [r3, #4]
 8004548:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800454c:	d106      	bne.n	800455c <HAL_RCC_OscConfig+0x90>
 800454e:	4b7c      	ldr	r3, [pc, #496]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	4a7b      	ldr	r2, [pc, #492]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 8004554:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004558:	6013      	str	r3, [r2, #0]
 800455a:	e01d      	b.n	8004598 <HAL_RCC_OscConfig+0xcc>
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	685b      	ldr	r3, [r3, #4]
 8004560:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8004564:	d10c      	bne.n	8004580 <HAL_RCC_OscConfig+0xb4>
 8004566:	4b76      	ldr	r3, [pc, #472]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 8004568:	681b      	ldr	r3, [r3, #0]
 800456a:	4a75      	ldr	r2, [pc, #468]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 800456c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004570:	6013      	str	r3, [r2, #0]
 8004572:	4b73      	ldr	r3, [pc, #460]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	4a72      	ldr	r2, [pc, #456]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 8004578:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800457c:	6013      	str	r3, [r2, #0]
 800457e:	e00b      	b.n	8004598 <HAL_RCC_OscConfig+0xcc>
 8004580:	4b6f      	ldr	r3, [pc, #444]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	4a6e      	ldr	r2, [pc, #440]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 8004586:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800458a:	6013      	str	r3, [r2, #0]
 800458c:	4b6c      	ldr	r3, [pc, #432]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	4a6b      	ldr	r2, [pc, #428]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 8004592:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004596:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	685b      	ldr	r3, [r3, #4]
 800459c:	2b00      	cmp	r3, #0
 800459e:	d013      	beq.n	80045c8 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045a0:	f7fd fd52 	bl	8002048 <HAL_GetTick>
 80045a4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045a6:	e008      	b.n	80045ba <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045a8:	f7fd fd4e 	bl	8002048 <HAL_GetTick>
 80045ac:	4602      	mov	r2, r0
 80045ae:	693b      	ldr	r3, [r7, #16]
 80045b0:	1ad3      	subs	r3, r2, r3
 80045b2:	2b64      	cmp	r3, #100	; 0x64
 80045b4:	d901      	bls.n	80045ba <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 80045b6:	2303      	movs	r3, #3
 80045b8:	e21f      	b.n	80049fa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80045ba:	4b61      	ldr	r3, [pc, #388]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 80045bc:	681b      	ldr	r3, [r3, #0]
 80045be:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045c2:	2b00      	cmp	r3, #0
 80045c4:	d0f0      	beq.n	80045a8 <HAL_RCC_OscConfig+0xdc>
 80045c6:	e014      	b.n	80045f2 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80045c8:	f7fd fd3e 	bl	8002048 <HAL_GetTick>
 80045cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045ce:	e008      	b.n	80045e2 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80045d0:	f7fd fd3a 	bl	8002048 <HAL_GetTick>
 80045d4:	4602      	mov	r2, r0
 80045d6:	693b      	ldr	r3, [r7, #16]
 80045d8:	1ad3      	subs	r3, r2, r3
 80045da:	2b64      	cmp	r3, #100	; 0x64
 80045dc:	d901      	bls.n	80045e2 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 80045de:	2303      	movs	r3, #3
 80045e0:	e20b      	b.n	80049fa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80045e2:	4b57      	ldr	r3, [pc, #348]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 80045e4:	681b      	ldr	r3, [r3, #0]
 80045e6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d1f0      	bne.n	80045d0 <HAL_RCC_OscConfig+0x104>
 80045ee:	e000      	b.n	80045f2 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80045f0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80045f2:	687b      	ldr	r3, [r7, #4]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	f003 0302 	and.w	r3, r3, #2
 80045fa:	2b00      	cmp	r3, #0
 80045fc:	d06f      	beq.n	80046de <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 80045fe:	4b50      	ldr	r3, [pc, #320]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 8004600:	689b      	ldr	r3, [r3, #8]
 8004602:	f003 030c 	and.w	r3, r3, #12
 8004606:	2b00      	cmp	r3, #0
 8004608:	d017      	beq.n	800463a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800460a:	4b4d      	ldr	r3, [pc, #308]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 800460c:	689b      	ldr	r3, [r3, #8]
 800460e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8004612:	2b08      	cmp	r3, #8
 8004614:	d105      	bne.n	8004622 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8004616:	4b4a      	ldr	r3, [pc, #296]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 8004618:	685b      	ldr	r3, [r3, #4]
 800461a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800461e:	2b00      	cmp	r3, #0
 8004620:	d00b      	beq.n	800463a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8004622:	4b47      	ldr	r3, [pc, #284]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 8004624:	689b      	ldr	r3, [r3, #8]
 8004626:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800462a:	2b0c      	cmp	r3, #12
 800462c:	d11c      	bne.n	8004668 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800462e:	4b44      	ldr	r3, [pc, #272]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 8004630:	685b      	ldr	r3, [r3, #4]
 8004632:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004636:	2b00      	cmp	r3, #0
 8004638:	d116      	bne.n	8004668 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800463a:	4b41      	ldr	r3, [pc, #260]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 800463c:	681b      	ldr	r3, [r3, #0]
 800463e:	f003 0302 	and.w	r3, r3, #2
 8004642:	2b00      	cmp	r3, #0
 8004644:	d005      	beq.n	8004652 <HAL_RCC_OscConfig+0x186>
 8004646:	687b      	ldr	r3, [r7, #4]
 8004648:	68db      	ldr	r3, [r3, #12]
 800464a:	2b01      	cmp	r3, #1
 800464c:	d001      	beq.n	8004652 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 800464e:	2301      	movs	r3, #1
 8004650:	e1d3      	b.n	80049fa <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004652:	4b3b      	ldr	r3, [pc, #236]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800465a:	687b      	ldr	r3, [r7, #4]
 800465c:	691b      	ldr	r3, [r3, #16]
 800465e:	00db      	lsls	r3, r3, #3
 8004660:	4937      	ldr	r1, [pc, #220]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 8004662:	4313      	orrs	r3, r2
 8004664:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004666:	e03a      	b.n	80046de <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	68db      	ldr	r3, [r3, #12]
 800466c:	2b00      	cmp	r3, #0
 800466e:	d020      	beq.n	80046b2 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8004670:	4b34      	ldr	r3, [pc, #208]	; (8004744 <HAL_RCC_OscConfig+0x278>)
 8004672:	2201      	movs	r2, #1
 8004674:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004676:	f7fd fce7 	bl	8002048 <HAL_GetTick>
 800467a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800467c:	e008      	b.n	8004690 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800467e:	f7fd fce3 	bl	8002048 <HAL_GetTick>
 8004682:	4602      	mov	r2, r0
 8004684:	693b      	ldr	r3, [r7, #16]
 8004686:	1ad3      	subs	r3, r2, r3
 8004688:	2b02      	cmp	r3, #2
 800468a:	d901      	bls.n	8004690 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 800468c:	2303      	movs	r3, #3
 800468e:	e1b4      	b.n	80049fa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004690:	4b2b      	ldr	r3, [pc, #172]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 8004692:	681b      	ldr	r3, [r3, #0]
 8004694:	f003 0302 	and.w	r3, r3, #2
 8004698:	2b00      	cmp	r3, #0
 800469a:	d0f0      	beq.n	800467e <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800469c:	4b28      	ldr	r3, [pc, #160]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 800469e:	681b      	ldr	r3, [r3, #0]
 80046a0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80046a4:	687b      	ldr	r3, [r7, #4]
 80046a6:	691b      	ldr	r3, [r3, #16]
 80046a8:	00db      	lsls	r3, r3, #3
 80046aa:	4925      	ldr	r1, [pc, #148]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 80046ac:	4313      	orrs	r3, r2
 80046ae:	600b      	str	r3, [r1, #0]
 80046b0:	e015      	b.n	80046de <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80046b2:	4b24      	ldr	r3, [pc, #144]	; (8004744 <HAL_RCC_OscConfig+0x278>)
 80046b4:	2200      	movs	r2, #0
 80046b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80046b8:	f7fd fcc6 	bl	8002048 <HAL_GetTick>
 80046bc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046be:	e008      	b.n	80046d2 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80046c0:	f7fd fcc2 	bl	8002048 <HAL_GetTick>
 80046c4:	4602      	mov	r2, r0
 80046c6:	693b      	ldr	r3, [r7, #16]
 80046c8:	1ad3      	subs	r3, r2, r3
 80046ca:	2b02      	cmp	r3, #2
 80046cc:	d901      	bls.n	80046d2 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 80046ce:	2303      	movs	r3, #3
 80046d0:	e193      	b.n	80049fa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80046d2:	4b1b      	ldr	r3, [pc, #108]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 80046d4:	681b      	ldr	r3, [r3, #0]
 80046d6:	f003 0302 	and.w	r3, r3, #2
 80046da:	2b00      	cmp	r3, #0
 80046dc:	d1f0      	bne.n	80046c0 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80046de:	687b      	ldr	r3, [r7, #4]
 80046e0:	681b      	ldr	r3, [r3, #0]
 80046e2:	f003 0308 	and.w	r3, r3, #8
 80046e6:	2b00      	cmp	r3, #0
 80046e8:	d036      	beq.n	8004758 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 80046ea:	687b      	ldr	r3, [r7, #4]
 80046ec:	695b      	ldr	r3, [r3, #20]
 80046ee:	2b00      	cmp	r3, #0
 80046f0:	d016      	beq.n	8004720 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80046f2:	4b15      	ldr	r3, [pc, #84]	; (8004748 <HAL_RCC_OscConfig+0x27c>)
 80046f4:	2201      	movs	r2, #1
 80046f6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80046f8:	f7fd fca6 	bl	8002048 <HAL_GetTick>
 80046fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80046fe:	e008      	b.n	8004712 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8004700:	f7fd fca2 	bl	8002048 <HAL_GetTick>
 8004704:	4602      	mov	r2, r0
 8004706:	693b      	ldr	r3, [r7, #16]
 8004708:	1ad3      	subs	r3, r2, r3
 800470a:	2b02      	cmp	r3, #2
 800470c:	d901      	bls.n	8004712 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800470e:	2303      	movs	r3, #3
 8004710:	e173      	b.n	80049fa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8004712:	4b0b      	ldr	r3, [pc, #44]	; (8004740 <HAL_RCC_OscConfig+0x274>)
 8004714:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004716:	f003 0302 	and.w	r3, r3, #2
 800471a:	2b00      	cmp	r3, #0
 800471c:	d0f0      	beq.n	8004700 <HAL_RCC_OscConfig+0x234>
 800471e:	e01b      	b.n	8004758 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8004720:	4b09      	ldr	r3, [pc, #36]	; (8004748 <HAL_RCC_OscConfig+0x27c>)
 8004722:	2200      	movs	r2, #0
 8004724:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004726:	f7fd fc8f 	bl	8002048 <HAL_GetTick>
 800472a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800472c:	e00e      	b.n	800474c <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800472e:	f7fd fc8b 	bl	8002048 <HAL_GetTick>
 8004732:	4602      	mov	r2, r0
 8004734:	693b      	ldr	r3, [r7, #16]
 8004736:	1ad3      	subs	r3, r2, r3
 8004738:	2b02      	cmp	r3, #2
 800473a:	d907      	bls.n	800474c <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800473c:	2303      	movs	r3, #3
 800473e:	e15c      	b.n	80049fa <HAL_RCC_OscConfig+0x52e>
 8004740:	40023800 	.word	0x40023800
 8004744:	42470000 	.word	0x42470000
 8004748:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800474c:	4b8a      	ldr	r3, [pc, #552]	; (8004978 <HAL_RCC_OscConfig+0x4ac>)
 800474e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004750:	f003 0302 	and.w	r3, r3, #2
 8004754:	2b00      	cmp	r3, #0
 8004756:	d1ea      	bne.n	800472e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004758:	687b      	ldr	r3, [r7, #4]
 800475a:	681b      	ldr	r3, [r3, #0]
 800475c:	f003 0304 	and.w	r3, r3, #4
 8004760:	2b00      	cmp	r3, #0
 8004762:	f000 8097 	beq.w	8004894 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004766:	2300      	movs	r3, #0
 8004768:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800476a:	4b83      	ldr	r3, [pc, #524]	; (8004978 <HAL_RCC_OscConfig+0x4ac>)
 800476c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800476e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004772:	2b00      	cmp	r3, #0
 8004774:	d10f      	bne.n	8004796 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004776:	2300      	movs	r3, #0
 8004778:	60bb      	str	r3, [r7, #8]
 800477a:	4b7f      	ldr	r3, [pc, #508]	; (8004978 <HAL_RCC_OscConfig+0x4ac>)
 800477c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800477e:	4a7e      	ldr	r2, [pc, #504]	; (8004978 <HAL_RCC_OscConfig+0x4ac>)
 8004780:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004784:	6413      	str	r3, [r2, #64]	; 0x40
 8004786:	4b7c      	ldr	r3, [pc, #496]	; (8004978 <HAL_RCC_OscConfig+0x4ac>)
 8004788:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800478a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800478e:	60bb      	str	r3, [r7, #8]
 8004790:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004792:	2301      	movs	r3, #1
 8004794:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004796:	4b79      	ldr	r3, [pc, #484]	; (800497c <HAL_RCC_OscConfig+0x4b0>)
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800479e:	2b00      	cmp	r3, #0
 80047a0:	d118      	bne.n	80047d4 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80047a2:	4b76      	ldr	r3, [pc, #472]	; (800497c <HAL_RCC_OscConfig+0x4b0>)
 80047a4:	681b      	ldr	r3, [r3, #0]
 80047a6:	4a75      	ldr	r2, [pc, #468]	; (800497c <HAL_RCC_OscConfig+0x4b0>)
 80047a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80047ac:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80047ae:	f7fd fc4b 	bl	8002048 <HAL_GetTick>
 80047b2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047b4:	e008      	b.n	80047c8 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80047b6:	f7fd fc47 	bl	8002048 <HAL_GetTick>
 80047ba:	4602      	mov	r2, r0
 80047bc:	693b      	ldr	r3, [r7, #16]
 80047be:	1ad3      	subs	r3, r2, r3
 80047c0:	2b02      	cmp	r3, #2
 80047c2:	d901      	bls.n	80047c8 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 80047c4:	2303      	movs	r3, #3
 80047c6:	e118      	b.n	80049fa <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80047c8:	4b6c      	ldr	r3, [pc, #432]	; (800497c <HAL_RCC_OscConfig+0x4b0>)
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80047d0:	2b00      	cmp	r3, #0
 80047d2:	d0f0      	beq.n	80047b6 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	689b      	ldr	r3, [r3, #8]
 80047d8:	2b01      	cmp	r3, #1
 80047da:	d106      	bne.n	80047ea <HAL_RCC_OscConfig+0x31e>
 80047dc:	4b66      	ldr	r3, [pc, #408]	; (8004978 <HAL_RCC_OscConfig+0x4ac>)
 80047de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047e0:	4a65      	ldr	r2, [pc, #404]	; (8004978 <HAL_RCC_OscConfig+0x4ac>)
 80047e2:	f043 0301 	orr.w	r3, r3, #1
 80047e6:	6713      	str	r3, [r2, #112]	; 0x70
 80047e8:	e01c      	b.n	8004824 <HAL_RCC_OscConfig+0x358>
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	689b      	ldr	r3, [r3, #8]
 80047ee:	2b05      	cmp	r3, #5
 80047f0:	d10c      	bne.n	800480c <HAL_RCC_OscConfig+0x340>
 80047f2:	4b61      	ldr	r3, [pc, #388]	; (8004978 <HAL_RCC_OscConfig+0x4ac>)
 80047f4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80047f6:	4a60      	ldr	r2, [pc, #384]	; (8004978 <HAL_RCC_OscConfig+0x4ac>)
 80047f8:	f043 0304 	orr.w	r3, r3, #4
 80047fc:	6713      	str	r3, [r2, #112]	; 0x70
 80047fe:	4b5e      	ldr	r3, [pc, #376]	; (8004978 <HAL_RCC_OscConfig+0x4ac>)
 8004800:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004802:	4a5d      	ldr	r2, [pc, #372]	; (8004978 <HAL_RCC_OscConfig+0x4ac>)
 8004804:	f043 0301 	orr.w	r3, r3, #1
 8004808:	6713      	str	r3, [r2, #112]	; 0x70
 800480a:	e00b      	b.n	8004824 <HAL_RCC_OscConfig+0x358>
 800480c:	4b5a      	ldr	r3, [pc, #360]	; (8004978 <HAL_RCC_OscConfig+0x4ac>)
 800480e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004810:	4a59      	ldr	r2, [pc, #356]	; (8004978 <HAL_RCC_OscConfig+0x4ac>)
 8004812:	f023 0301 	bic.w	r3, r3, #1
 8004816:	6713      	str	r3, [r2, #112]	; 0x70
 8004818:	4b57      	ldr	r3, [pc, #348]	; (8004978 <HAL_RCC_OscConfig+0x4ac>)
 800481a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800481c:	4a56      	ldr	r2, [pc, #344]	; (8004978 <HAL_RCC_OscConfig+0x4ac>)
 800481e:	f023 0304 	bic.w	r3, r3, #4
 8004822:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	689b      	ldr	r3, [r3, #8]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d015      	beq.n	8004858 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800482c:	f7fd fc0c 	bl	8002048 <HAL_GetTick>
 8004830:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004832:	e00a      	b.n	800484a <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004834:	f7fd fc08 	bl	8002048 <HAL_GetTick>
 8004838:	4602      	mov	r2, r0
 800483a:	693b      	ldr	r3, [r7, #16]
 800483c:	1ad3      	subs	r3, r2, r3
 800483e:	f241 3288 	movw	r2, #5000	; 0x1388
 8004842:	4293      	cmp	r3, r2
 8004844:	d901      	bls.n	800484a <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 8004846:	2303      	movs	r3, #3
 8004848:	e0d7      	b.n	80049fa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800484a:	4b4b      	ldr	r3, [pc, #300]	; (8004978 <HAL_RCC_OscConfig+0x4ac>)
 800484c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800484e:	f003 0302 	and.w	r3, r3, #2
 8004852:	2b00      	cmp	r3, #0
 8004854:	d0ee      	beq.n	8004834 <HAL_RCC_OscConfig+0x368>
 8004856:	e014      	b.n	8004882 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004858:	f7fd fbf6 	bl	8002048 <HAL_GetTick>
 800485c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800485e:	e00a      	b.n	8004876 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8004860:	f7fd fbf2 	bl	8002048 <HAL_GetTick>
 8004864:	4602      	mov	r2, r0
 8004866:	693b      	ldr	r3, [r7, #16]
 8004868:	1ad3      	subs	r3, r2, r3
 800486a:	f241 3288 	movw	r2, #5000	; 0x1388
 800486e:	4293      	cmp	r3, r2
 8004870:	d901      	bls.n	8004876 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 8004872:	2303      	movs	r3, #3
 8004874:	e0c1      	b.n	80049fa <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004876:	4b40      	ldr	r3, [pc, #256]	; (8004978 <HAL_RCC_OscConfig+0x4ac>)
 8004878:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800487a:	f003 0302 	and.w	r3, r3, #2
 800487e:	2b00      	cmp	r3, #0
 8004880:	d1ee      	bne.n	8004860 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004882:	7dfb      	ldrb	r3, [r7, #23]
 8004884:	2b01      	cmp	r3, #1
 8004886:	d105      	bne.n	8004894 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004888:	4b3b      	ldr	r3, [pc, #236]	; (8004978 <HAL_RCC_OscConfig+0x4ac>)
 800488a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800488c:	4a3a      	ldr	r2, [pc, #232]	; (8004978 <HAL_RCC_OscConfig+0x4ac>)
 800488e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004892:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004894:	687b      	ldr	r3, [r7, #4]
 8004896:	699b      	ldr	r3, [r3, #24]
 8004898:	2b00      	cmp	r3, #0
 800489a:	f000 80ad 	beq.w	80049f8 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800489e:	4b36      	ldr	r3, [pc, #216]	; (8004978 <HAL_RCC_OscConfig+0x4ac>)
 80048a0:	689b      	ldr	r3, [r3, #8]
 80048a2:	f003 030c 	and.w	r3, r3, #12
 80048a6:	2b08      	cmp	r3, #8
 80048a8:	d060      	beq.n	800496c <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	699b      	ldr	r3, [r3, #24]
 80048ae:	2b02      	cmp	r3, #2
 80048b0:	d145      	bne.n	800493e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80048b2:	4b33      	ldr	r3, [pc, #204]	; (8004980 <HAL_RCC_OscConfig+0x4b4>)
 80048b4:	2200      	movs	r2, #0
 80048b6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80048b8:	f7fd fbc6 	bl	8002048 <HAL_GetTick>
 80048bc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048be:	e008      	b.n	80048d2 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80048c0:	f7fd fbc2 	bl	8002048 <HAL_GetTick>
 80048c4:	4602      	mov	r2, r0
 80048c6:	693b      	ldr	r3, [r7, #16]
 80048c8:	1ad3      	subs	r3, r2, r3
 80048ca:	2b02      	cmp	r3, #2
 80048cc:	d901      	bls.n	80048d2 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 80048ce:	2303      	movs	r3, #3
 80048d0:	e093      	b.n	80049fa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80048d2:	4b29      	ldr	r3, [pc, #164]	; (8004978 <HAL_RCC_OscConfig+0x4ac>)
 80048d4:	681b      	ldr	r3, [r3, #0]
 80048d6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80048da:	2b00      	cmp	r3, #0
 80048dc:	d1f0      	bne.n	80048c0 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	69da      	ldr	r2, [r3, #28]
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6a1b      	ldr	r3, [r3, #32]
 80048e6:	431a      	orrs	r2, r3
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80048ec:	019b      	lsls	r3, r3, #6
 80048ee:	431a      	orrs	r2, r3
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80048f4:	085b      	lsrs	r3, r3, #1
 80048f6:	3b01      	subs	r3, #1
 80048f8:	041b      	lsls	r3, r3, #16
 80048fa:	431a      	orrs	r2, r3
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8004900:	061b      	lsls	r3, r3, #24
 8004902:	431a      	orrs	r2, r3
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004908:	071b      	lsls	r3, r3, #28
 800490a:	491b      	ldr	r1, [pc, #108]	; (8004978 <HAL_RCC_OscConfig+0x4ac>)
 800490c:	4313      	orrs	r3, r2
 800490e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8004910:	4b1b      	ldr	r3, [pc, #108]	; (8004980 <HAL_RCC_OscConfig+0x4b4>)
 8004912:	2201      	movs	r2, #1
 8004914:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004916:	f7fd fb97 	bl	8002048 <HAL_GetTick>
 800491a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800491c:	e008      	b.n	8004930 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800491e:	f7fd fb93 	bl	8002048 <HAL_GetTick>
 8004922:	4602      	mov	r2, r0
 8004924:	693b      	ldr	r3, [r7, #16]
 8004926:	1ad3      	subs	r3, r2, r3
 8004928:	2b02      	cmp	r3, #2
 800492a:	d901      	bls.n	8004930 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800492c:	2303      	movs	r3, #3
 800492e:	e064      	b.n	80049fa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8004930:	4b11      	ldr	r3, [pc, #68]	; (8004978 <HAL_RCC_OscConfig+0x4ac>)
 8004932:	681b      	ldr	r3, [r3, #0]
 8004934:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004938:	2b00      	cmp	r3, #0
 800493a:	d0f0      	beq.n	800491e <HAL_RCC_OscConfig+0x452>
 800493c:	e05c      	b.n	80049f8 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800493e:	4b10      	ldr	r3, [pc, #64]	; (8004980 <HAL_RCC_OscConfig+0x4b4>)
 8004940:	2200      	movs	r2, #0
 8004942:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004944:	f7fd fb80 	bl	8002048 <HAL_GetTick>
 8004948:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800494a:	e008      	b.n	800495e <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800494c:	f7fd fb7c 	bl	8002048 <HAL_GetTick>
 8004950:	4602      	mov	r2, r0
 8004952:	693b      	ldr	r3, [r7, #16]
 8004954:	1ad3      	subs	r3, r2, r3
 8004956:	2b02      	cmp	r3, #2
 8004958:	d901      	bls.n	800495e <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 800495a:	2303      	movs	r3, #3
 800495c:	e04d      	b.n	80049fa <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800495e:	4b06      	ldr	r3, [pc, #24]	; (8004978 <HAL_RCC_OscConfig+0x4ac>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004966:	2b00      	cmp	r3, #0
 8004968:	d1f0      	bne.n	800494c <HAL_RCC_OscConfig+0x480>
 800496a:	e045      	b.n	80049f8 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	699b      	ldr	r3, [r3, #24]
 8004970:	2b01      	cmp	r3, #1
 8004972:	d107      	bne.n	8004984 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 8004974:	2301      	movs	r3, #1
 8004976:	e040      	b.n	80049fa <HAL_RCC_OscConfig+0x52e>
 8004978:	40023800 	.word	0x40023800
 800497c:	40007000 	.word	0x40007000
 8004980:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004984:	4b1f      	ldr	r3, [pc, #124]	; (8004a04 <HAL_RCC_OscConfig+0x538>)
 8004986:	685b      	ldr	r3, [r3, #4]
 8004988:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800498a:	687b      	ldr	r3, [r7, #4]
 800498c:	699b      	ldr	r3, [r3, #24]
 800498e:	2b01      	cmp	r3, #1
 8004990:	d030      	beq.n	80049f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004992:	68fb      	ldr	r3, [r7, #12]
 8004994:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800499c:	429a      	cmp	r2, r3
 800499e:	d129      	bne.n	80049f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80049a0:	68fb      	ldr	r3, [r7, #12]
 80049a2:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80049a6:	687b      	ldr	r3, [r7, #4]
 80049a8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80049aa:	429a      	cmp	r2, r3
 80049ac:	d122      	bne.n	80049f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80049ae:	68fa      	ldr	r2, [r7, #12]
 80049b0:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80049b4:	4013      	ands	r3, r2
 80049b6:	687a      	ldr	r2, [r7, #4]
 80049b8:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80049ba:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80049bc:	4293      	cmp	r3, r2
 80049be:	d119      	bne.n	80049f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049c0:	68fb      	ldr	r3, [r7, #12]
 80049c2:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80049c6:	687b      	ldr	r3, [r7, #4]
 80049c8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80049ca:	085b      	lsrs	r3, r3, #1
 80049cc:	3b01      	subs	r3, #1
 80049ce:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80049d0:	429a      	cmp	r2, r3
 80049d2:	d10f      	bne.n	80049f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80049d4:	68fb      	ldr	r3, [r7, #12]
 80049d6:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80049de:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80049e0:	429a      	cmp	r2, r3
 80049e2:	d107      	bne.n	80049f4 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 80049e4:	68fb      	ldr	r3, [r7, #12]
 80049e6:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80049ee:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 80049f0:	429a      	cmp	r2, r3
 80049f2:	d001      	beq.n	80049f8 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 80049f4:	2301      	movs	r3, #1
 80049f6:	e000      	b.n	80049fa <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 80049f8:	2300      	movs	r3, #0
}
 80049fa:	4618      	mov	r0, r3
 80049fc:	3718      	adds	r7, #24
 80049fe:	46bd      	mov	sp, r7
 8004a00:	bd80      	pop	{r7, pc}
 8004a02:	bf00      	nop
 8004a04:	40023800 	.word	0x40023800

08004a08 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004a08:	b580      	push	{r7, lr}
 8004a0a:	b082      	sub	sp, #8
 8004a0c:	af00      	add	r7, sp, #0
 8004a0e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2b00      	cmp	r3, #0
 8004a14:	d101      	bne.n	8004a1a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004a16:	2301      	movs	r3, #1
 8004a18:	e03f      	b.n	8004a9a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	2b00      	cmp	r3, #0
 8004a24:	d106      	bne.n	8004a34 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004a26:	687b      	ldr	r3, [r7, #4]
 8004a28:	2200      	movs	r2, #0
 8004a2a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004a2e:	6878      	ldr	r0, [r7, #4]
 8004a30:	f7fd f94c 	bl	8001ccc <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004a34:	687b      	ldr	r3, [r7, #4]
 8004a36:	2224      	movs	r2, #36	; 0x24
 8004a38:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004a3c:	687b      	ldr	r3, [r7, #4]
 8004a3e:	681b      	ldr	r3, [r3, #0]
 8004a40:	68da      	ldr	r2, [r3, #12]
 8004a42:	687b      	ldr	r3, [r7, #4]
 8004a44:	681b      	ldr	r3, [r3, #0]
 8004a46:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004a4a:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004a4c:	6878      	ldr	r0, [r7, #4]
 8004a4e:	f000 f929 	bl	8004ca4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004a52:	687b      	ldr	r3, [r7, #4]
 8004a54:	681b      	ldr	r3, [r3, #0]
 8004a56:	691a      	ldr	r2, [r3, #16]
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	681b      	ldr	r3, [r3, #0]
 8004a5c:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004a60:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	681b      	ldr	r3, [r3, #0]
 8004a66:	695a      	ldr	r2, [r3, #20]
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	681b      	ldr	r3, [r3, #0]
 8004a6c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004a70:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004a72:	687b      	ldr	r3, [r7, #4]
 8004a74:	681b      	ldr	r3, [r3, #0]
 8004a76:	68da      	ldr	r2, [r3, #12]
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	681b      	ldr	r3, [r3, #0]
 8004a7c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004a80:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004a82:	687b      	ldr	r3, [r7, #4]
 8004a84:	2200      	movs	r2, #0
 8004a86:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	2220      	movs	r2, #32
 8004a8c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2220      	movs	r2, #32
 8004a94:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004a98:	2300      	movs	r3, #0
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	3708      	adds	r7, #8
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	bd80      	pop	{r7, pc}

08004aa2 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004aa2:	b580      	push	{r7, lr}
 8004aa4:	b08a      	sub	sp, #40	; 0x28
 8004aa6:	af02      	add	r7, sp, #8
 8004aa8:	60f8      	str	r0, [r7, #12]
 8004aaa:	60b9      	str	r1, [r7, #8]
 8004aac:	603b      	str	r3, [r7, #0]
 8004aae:	4613      	mov	r3, r2
 8004ab0:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004ab2:	2300      	movs	r3, #0
 8004ab4:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004ab6:	68fb      	ldr	r3, [r7, #12]
 8004ab8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004abc:	b2db      	uxtb	r3, r3
 8004abe:	2b20      	cmp	r3, #32
 8004ac0:	d17c      	bne.n	8004bbc <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004ac2:	68bb      	ldr	r3, [r7, #8]
 8004ac4:	2b00      	cmp	r3, #0
 8004ac6:	d002      	beq.n	8004ace <HAL_UART_Transmit+0x2c>
 8004ac8:	88fb      	ldrh	r3, [r7, #6]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d101      	bne.n	8004ad2 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004ace:	2301      	movs	r3, #1
 8004ad0:	e075      	b.n	8004bbe <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8004ad2:	68fb      	ldr	r3, [r7, #12]
 8004ad4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004ad8:	2b01      	cmp	r3, #1
 8004ada:	d101      	bne.n	8004ae0 <HAL_UART_Transmit+0x3e>
 8004adc:	2302      	movs	r3, #2
 8004ade:	e06e      	b.n	8004bbe <HAL_UART_Transmit+0x11c>
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	2201      	movs	r2, #1
 8004ae4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004ae8:	68fb      	ldr	r3, [r7, #12]
 8004aea:	2200      	movs	r2, #0
 8004aec:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	2221      	movs	r2, #33	; 0x21
 8004af2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004af6:	f7fd faa7 	bl	8002048 <HAL_GetTick>
 8004afa:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004afc:	68fb      	ldr	r3, [r7, #12]
 8004afe:	88fa      	ldrh	r2, [r7, #6]
 8004b00:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	88fa      	ldrh	r2, [r7, #6]
 8004b06:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004b08:	68fb      	ldr	r3, [r7, #12]
 8004b0a:	689b      	ldr	r3, [r3, #8]
 8004b0c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004b10:	d108      	bne.n	8004b24 <HAL_UART_Transmit+0x82>
 8004b12:	68fb      	ldr	r3, [r7, #12]
 8004b14:	691b      	ldr	r3, [r3, #16]
 8004b16:	2b00      	cmp	r3, #0
 8004b18:	d104      	bne.n	8004b24 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 8004b1a:	2300      	movs	r3, #0
 8004b1c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004b1e:	68bb      	ldr	r3, [r7, #8]
 8004b20:	61bb      	str	r3, [r7, #24]
 8004b22:	e003      	b.n	8004b2c <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 8004b24:	68bb      	ldr	r3, [r7, #8]
 8004b26:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004b28:	2300      	movs	r3, #0
 8004b2a:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	2200      	movs	r2, #0
 8004b30:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 8004b34:	e02a      	b.n	8004b8c <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004b36:	683b      	ldr	r3, [r7, #0]
 8004b38:	9300      	str	r3, [sp, #0]
 8004b3a:	697b      	ldr	r3, [r7, #20]
 8004b3c:	2200      	movs	r2, #0
 8004b3e:	2180      	movs	r1, #128	; 0x80
 8004b40:	68f8      	ldr	r0, [r7, #12]
 8004b42:	f000 f840 	bl	8004bc6 <UART_WaitOnFlagUntilTimeout>
 8004b46:	4603      	mov	r3, r0
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d001      	beq.n	8004b50 <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 8004b4c:	2303      	movs	r3, #3
 8004b4e:	e036      	b.n	8004bbe <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 8004b50:	69fb      	ldr	r3, [r7, #28]
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d10b      	bne.n	8004b6e <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004b56:	69bb      	ldr	r3, [r7, #24]
 8004b58:	881b      	ldrh	r3, [r3, #0]
 8004b5a:	461a      	mov	r2, r3
 8004b5c:	68fb      	ldr	r3, [r7, #12]
 8004b5e:	681b      	ldr	r3, [r3, #0]
 8004b60:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004b64:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004b66:	69bb      	ldr	r3, [r7, #24]
 8004b68:	3302      	adds	r3, #2
 8004b6a:	61bb      	str	r3, [r7, #24]
 8004b6c:	e007      	b.n	8004b7e <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004b6e:	69fb      	ldr	r3, [r7, #28]
 8004b70:	781a      	ldrb	r2, [r3, #0]
 8004b72:	68fb      	ldr	r3, [r7, #12]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004b78:	69fb      	ldr	r3, [r7, #28]
 8004b7a:	3301      	adds	r3, #1
 8004b7c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004b82:	b29b      	uxth	r3, r3
 8004b84:	3b01      	subs	r3, #1
 8004b86:	b29a      	uxth	r2, r3
 8004b88:	68fb      	ldr	r3, [r7, #12]
 8004b8a:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004b8c:	68fb      	ldr	r3, [r7, #12]
 8004b8e:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004b90:	b29b      	uxth	r3, r3
 8004b92:	2b00      	cmp	r3, #0
 8004b94:	d1cf      	bne.n	8004b36 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004b96:	683b      	ldr	r3, [r7, #0]
 8004b98:	9300      	str	r3, [sp, #0]
 8004b9a:	697b      	ldr	r3, [r7, #20]
 8004b9c:	2200      	movs	r2, #0
 8004b9e:	2140      	movs	r1, #64	; 0x40
 8004ba0:	68f8      	ldr	r0, [r7, #12]
 8004ba2:	f000 f810 	bl	8004bc6 <UART_WaitOnFlagUntilTimeout>
 8004ba6:	4603      	mov	r3, r0
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d001      	beq.n	8004bb0 <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 8004bac:	2303      	movs	r3, #3
 8004bae:	e006      	b.n	8004bbe <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004bb0:	68fb      	ldr	r3, [r7, #12]
 8004bb2:	2220      	movs	r2, #32
 8004bb4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	e000      	b.n	8004bbe <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 8004bbc:	2302      	movs	r3, #2
  }
}
 8004bbe:	4618      	mov	r0, r3
 8004bc0:	3720      	adds	r7, #32
 8004bc2:	46bd      	mov	sp, r7
 8004bc4:	bd80      	pop	{r7, pc}

08004bc6 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004bc6:	b580      	push	{r7, lr}
 8004bc8:	b090      	sub	sp, #64	; 0x40
 8004bca:	af00      	add	r7, sp, #0
 8004bcc:	60f8      	str	r0, [r7, #12]
 8004bce:	60b9      	str	r1, [r7, #8]
 8004bd0:	603b      	str	r3, [r7, #0]
 8004bd2:	4613      	mov	r3, r2
 8004bd4:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bd6:	e050      	b.n	8004c7a <UART_WaitOnFlagUntilTimeout+0xb4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bd8:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004bda:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
 8004bde:	d04c      	beq.n	8004c7a <UART_WaitOnFlagUntilTimeout+0xb4>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 8004be0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004be2:	2b00      	cmp	r3, #0
 8004be4:	d007      	beq.n	8004bf6 <UART_WaitOnFlagUntilTimeout+0x30>
 8004be6:	f7fd fa2f 	bl	8002048 <HAL_GetTick>
 8004bea:	4602      	mov	r2, r0
 8004bec:	683b      	ldr	r3, [r7, #0]
 8004bee:	1ad3      	subs	r3, r2, r3
 8004bf0:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004bf2:	429a      	cmp	r2, r3
 8004bf4:	d241      	bcs.n	8004c7a <UART_WaitOnFlagUntilTimeout+0xb4>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 8004bf6:	68fb      	ldr	r3, [r7, #12]
 8004bf8:	681b      	ldr	r3, [r3, #0]
 8004bfa:	330c      	adds	r3, #12
 8004bfc:	62bb      	str	r3, [r7, #40]	; 0x28
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004bfe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004c00:	e853 3f00 	ldrex	r3, [r3]
 8004c04:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004c06:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004c08:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
 8004c0c:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004c0e:	68fb      	ldr	r3, [r7, #12]
 8004c10:	681b      	ldr	r3, [r3, #0]
 8004c12:	330c      	adds	r3, #12
 8004c14:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004c16:	637a      	str	r2, [r7, #52]	; 0x34
 8004c18:	633b      	str	r3, [r7, #48]	; 0x30
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c1a:	6b39      	ldr	r1, [r7, #48]	; 0x30
 8004c1c:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004c1e:	e841 2300 	strex	r3, r2, [r1]
 8004c22:	62fb      	str	r3, [r7, #44]	; 0x2c
   return(result);
 8004c24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d1e5      	bne.n	8004bf6 <UART_WaitOnFlagUntilTimeout+0x30>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004c2a:	68fb      	ldr	r3, [r7, #12]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	3314      	adds	r3, #20
 8004c30:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004c32:	697b      	ldr	r3, [r7, #20]
 8004c34:	e853 3f00 	ldrex	r3, [r3]
 8004c38:	613b      	str	r3, [r7, #16]
   return(result);
 8004c3a:	693b      	ldr	r3, [r7, #16]
 8004c3c:	f023 0301 	bic.w	r3, r3, #1
 8004c40:	63bb      	str	r3, [r7, #56]	; 0x38
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	681b      	ldr	r3, [r3, #0]
 8004c46:	3314      	adds	r3, #20
 8004c48:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8004c4a:	623a      	str	r2, [r7, #32]
 8004c4c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004c4e:	69f9      	ldr	r1, [r7, #28]
 8004c50:	6a3a      	ldr	r2, [r7, #32]
 8004c52:	e841 2300 	strex	r3, r2, [r1]
 8004c56:	61bb      	str	r3, [r7, #24]
   return(result);
 8004c58:	69bb      	ldr	r3, [r7, #24]
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d1e5      	bne.n	8004c2a <UART_WaitOnFlagUntilTimeout+0x64>

        huart->gState  = HAL_UART_STATE_READY;
 8004c5e:	68fb      	ldr	r3, [r7, #12]
 8004c60:	2220      	movs	r2, #32
 8004c62:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 8004c66:	68fb      	ldr	r3, [r7, #12]
 8004c68:	2220      	movs	r2, #32
 8004c6a:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 8004c6e:	68fb      	ldr	r3, [r7, #12]
 8004c70:	2200      	movs	r2, #0
 8004c72:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 8004c76:	2303      	movs	r3, #3
 8004c78:	e00f      	b.n	8004c9a <UART_WaitOnFlagUntilTimeout+0xd4>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c7a:	68fb      	ldr	r3, [r7, #12]
 8004c7c:	681b      	ldr	r3, [r3, #0]
 8004c7e:	681a      	ldr	r2, [r3, #0]
 8004c80:	68bb      	ldr	r3, [r7, #8]
 8004c82:	4013      	ands	r3, r2
 8004c84:	68ba      	ldr	r2, [r7, #8]
 8004c86:	429a      	cmp	r2, r3
 8004c88:	bf0c      	ite	eq
 8004c8a:	2301      	moveq	r3, #1
 8004c8c:	2300      	movne	r3, #0
 8004c8e:	b2db      	uxtb	r3, r3
 8004c90:	461a      	mov	r2, r3
 8004c92:	79fb      	ldrb	r3, [r7, #7]
 8004c94:	429a      	cmp	r2, r3
 8004c96:	d09f      	beq.n	8004bd8 <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8004c98:	2300      	movs	r3, #0
}
 8004c9a:	4618      	mov	r0, r3
 8004c9c:	3740      	adds	r7, #64	; 0x40
 8004c9e:	46bd      	mov	sp, r7
 8004ca0:	bd80      	pop	{r7, pc}
	...

08004ca4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004ca4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004ca8:	b0c0      	sub	sp, #256	; 0x100
 8004caa:	af00      	add	r7, sp, #0
 8004cac:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004cb0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	691b      	ldr	r3, [r3, #16]
 8004cb8:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8004cbc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cc0:	68d9      	ldr	r1, [r3, #12]
 8004cc2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cc6:	681a      	ldr	r2, [r3, #0]
 8004cc8:	ea40 0301 	orr.w	r3, r0, r1
 8004ccc:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8004cce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cd2:	689a      	ldr	r2, [r3, #8]
 8004cd4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cd8:	691b      	ldr	r3, [r3, #16]
 8004cda:	431a      	orrs	r2, r3
 8004cdc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ce0:	695b      	ldr	r3, [r3, #20]
 8004ce2:	431a      	orrs	r2, r3
 8004ce4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004ce8:	69db      	ldr	r3, [r3, #28]
 8004cea:	4313      	orrs	r3, r2
 8004cec:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004cf0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	68db      	ldr	r3, [r3, #12]
 8004cf8:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8004cfc:	f021 010c 	bic.w	r1, r1, #12
 8004d00:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d04:	681a      	ldr	r2, [r3, #0]
 8004d06:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8004d0a:	430b      	orrs	r3, r1
 8004d0c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8004d0e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	695b      	ldr	r3, [r3, #20]
 8004d16:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8004d1a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d1e:	6999      	ldr	r1, [r3, #24]
 8004d20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d24:	681a      	ldr	r2, [r3, #0]
 8004d26:	ea40 0301 	orr.w	r3, r0, r1
 8004d2a:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8004d2c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d30:	681a      	ldr	r2, [r3, #0]
 8004d32:	4b8f      	ldr	r3, [pc, #572]	; (8004f70 <UART_SetConfig+0x2cc>)
 8004d34:	429a      	cmp	r2, r3
 8004d36:	d005      	beq.n	8004d44 <UART_SetConfig+0xa0>
 8004d38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d3c:	681a      	ldr	r2, [r3, #0]
 8004d3e:	4b8d      	ldr	r3, [pc, #564]	; (8004f74 <UART_SetConfig+0x2d0>)
 8004d40:	429a      	cmp	r2, r3
 8004d42:	d104      	bne.n	8004d4e <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8004d44:	f7ff f97e 	bl	8004044 <HAL_RCC_GetPCLK2Freq>
 8004d48:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8004d4c:	e003      	b.n	8004d56 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8004d4e:	f7ff f965 	bl	800401c <HAL_RCC_GetPCLK1Freq>
 8004d52:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8004d56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004d5a:	69db      	ldr	r3, [r3, #28]
 8004d5c:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004d60:	f040 810c 	bne.w	8004f7c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004d64:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004d68:	2200      	movs	r2, #0
 8004d6a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8004d6e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004d72:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004d76:	4622      	mov	r2, r4
 8004d78:	462b      	mov	r3, r5
 8004d7a:	1891      	adds	r1, r2, r2
 8004d7c:	65b9      	str	r1, [r7, #88]	; 0x58
 8004d7e:	415b      	adcs	r3, r3
 8004d80:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004d82:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004d86:	4621      	mov	r1, r4
 8004d88:	eb12 0801 	adds.w	r8, r2, r1
 8004d8c:	4629      	mov	r1, r5
 8004d8e:	eb43 0901 	adc.w	r9, r3, r1
 8004d92:	f04f 0200 	mov.w	r2, #0
 8004d96:	f04f 0300 	mov.w	r3, #0
 8004d9a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004d9e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004da2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004da6:	4690      	mov	r8, r2
 8004da8:	4699      	mov	r9, r3
 8004daa:	4623      	mov	r3, r4
 8004dac:	eb18 0303 	adds.w	r3, r8, r3
 8004db0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004db4:	462b      	mov	r3, r5
 8004db6:	eb49 0303 	adc.w	r3, r9, r3
 8004dba:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8004dbe:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004dc2:	685b      	ldr	r3, [r3, #4]
 8004dc4:	2200      	movs	r2, #0
 8004dc6:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8004dca:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8004dce:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004dd2:	460b      	mov	r3, r1
 8004dd4:	18db      	adds	r3, r3, r3
 8004dd6:	653b      	str	r3, [r7, #80]	; 0x50
 8004dd8:	4613      	mov	r3, r2
 8004dda:	eb42 0303 	adc.w	r3, r2, r3
 8004dde:	657b      	str	r3, [r7, #84]	; 0x54
 8004de0:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004de4:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004de8:	f7fb fefe 	bl	8000be8 <__aeabi_uldivmod>
 8004dec:	4602      	mov	r2, r0
 8004dee:	460b      	mov	r3, r1
 8004df0:	4b61      	ldr	r3, [pc, #388]	; (8004f78 <UART_SetConfig+0x2d4>)
 8004df2:	fba3 2302 	umull	r2, r3, r3, r2
 8004df6:	095b      	lsrs	r3, r3, #5
 8004df8:	011c      	lsls	r4, r3, #4
 8004dfa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004dfe:	2200      	movs	r2, #0
 8004e00:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004e04:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8004e08:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8004e0c:	4642      	mov	r2, r8
 8004e0e:	464b      	mov	r3, r9
 8004e10:	1891      	adds	r1, r2, r2
 8004e12:	64b9      	str	r1, [r7, #72]	; 0x48
 8004e14:	415b      	adcs	r3, r3
 8004e16:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004e18:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8004e1c:	4641      	mov	r1, r8
 8004e1e:	eb12 0a01 	adds.w	sl, r2, r1
 8004e22:	4649      	mov	r1, r9
 8004e24:	eb43 0b01 	adc.w	fp, r3, r1
 8004e28:	f04f 0200 	mov.w	r2, #0
 8004e2c:	f04f 0300 	mov.w	r3, #0
 8004e30:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8004e34:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8004e38:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8004e3c:	4692      	mov	sl, r2
 8004e3e:	469b      	mov	fp, r3
 8004e40:	4643      	mov	r3, r8
 8004e42:	eb1a 0303 	adds.w	r3, sl, r3
 8004e46:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004e4a:	464b      	mov	r3, r9
 8004e4c:	eb4b 0303 	adc.w	r3, fp, r3
 8004e50:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8004e54:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004e58:	685b      	ldr	r3, [r3, #4]
 8004e5a:	2200      	movs	r2, #0
 8004e5c:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004e60:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004e64:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004e68:	460b      	mov	r3, r1
 8004e6a:	18db      	adds	r3, r3, r3
 8004e6c:	643b      	str	r3, [r7, #64]	; 0x40
 8004e6e:	4613      	mov	r3, r2
 8004e70:	eb42 0303 	adc.w	r3, r2, r3
 8004e74:	647b      	str	r3, [r7, #68]	; 0x44
 8004e76:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8004e7a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8004e7e:	f7fb feb3 	bl	8000be8 <__aeabi_uldivmod>
 8004e82:	4602      	mov	r2, r0
 8004e84:	460b      	mov	r3, r1
 8004e86:	4611      	mov	r1, r2
 8004e88:	4b3b      	ldr	r3, [pc, #236]	; (8004f78 <UART_SetConfig+0x2d4>)
 8004e8a:	fba3 2301 	umull	r2, r3, r3, r1
 8004e8e:	095b      	lsrs	r3, r3, #5
 8004e90:	2264      	movs	r2, #100	; 0x64
 8004e92:	fb02 f303 	mul.w	r3, r2, r3
 8004e96:	1acb      	subs	r3, r1, r3
 8004e98:	00db      	lsls	r3, r3, #3
 8004e9a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8004e9e:	4b36      	ldr	r3, [pc, #216]	; (8004f78 <UART_SetConfig+0x2d4>)
 8004ea0:	fba3 2302 	umull	r2, r3, r3, r2
 8004ea4:	095b      	lsrs	r3, r3, #5
 8004ea6:	005b      	lsls	r3, r3, #1
 8004ea8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8004eac:	441c      	add	r4, r3
 8004eae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004eb2:	2200      	movs	r2, #0
 8004eb4:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004eb8:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8004ebc:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004ec0:	4642      	mov	r2, r8
 8004ec2:	464b      	mov	r3, r9
 8004ec4:	1891      	adds	r1, r2, r2
 8004ec6:	63b9      	str	r1, [r7, #56]	; 0x38
 8004ec8:	415b      	adcs	r3, r3
 8004eca:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004ecc:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004ed0:	4641      	mov	r1, r8
 8004ed2:	1851      	adds	r1, r2, r1
 8004ed4:	6339      	str	r1, [r7, #48]	; 0x30
 8004ed6:	4649      	mov	r1, r9
 8004ed8:	414b      	adcs	r3, r1
 8004eda:	637b      	str	r3, [r7, #52]	; 0x34
 8004edc:	f04f 0200 	mov.w	r2, #0
 8004ee0:	f04f 0300 	mov.w	r3, #0
 8004ee4:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004ee8:	4659      	mov	r1, fp
 8004eea:	00cb      	lsls	r3, r1, #3
 8004eec:	4651      	mov	r1, sl
 8004eee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004ef2:	4651      	mov	r1, sl
 8004ef4:	00ca      	lsls	r2, r1, #3
 8004ef6:	4610      	mov	r0, r2
 8004ef8:	4619      	mov	r1, r3
 8004efa:	4603      	mov	r3, r0
 8004efc:	4642      	mov	r2, r8
 8004efe:	189b      	adds	r3, r3, r2
 8004f00:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8004f04:	464b      	mov	r3, r9
 8004f06:	460a      	mov	r2, r1
 8004f08:	eb42 0303 	adc.w	r3, r2, r3
 8004f0c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004f10:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f14:	685b      	ldr	r3, [r3, #4]
 8004f16:	2200      	movs	r2, #0
 8004f18:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8004f1c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8004f20:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8004f24:	460b      	mov	r3, r1
 8004f26:	18db      	adds	r3, r3, r3
 8004f28:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f2a:	4613      	mov	r3, r2
 8004f2c:	eb42 0303 	adc.w	r3, r2, r3
 8004f30:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f32:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004f36:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8004f3a:	f7fb fe55 	bl	8000be8 <__aeabi_uldivmod>
 8004f3e:	4602      	mov	r2, r0
 8004f40:	460b      	mov	r3, r1
 8004f42:	4b0d      	ldr	r3, [pc, #52]	; (8004f78 <UART_SetConfig+0x2d4>)
 8004f44:	fba3 1302 	umull	r1, r3, r3, r2
 8004f48:	095b      	lsrs	r3, r3, #5
 8004f4a:	2164      	movs	r1, #100	; 0x64
 8004f4c:	fb01 f303 	mul.w	r3, r1, r3
 8004f50:	1ad3      	subs	r3, r2, r3
 8004f52:	00db      	lsls	r3, r3, #3
 8004f54:	3332      	adds	r3, #50	; 0x32
 8004f56:	4a08      	ldr	r2, [pc, #32]	; (8004f78 <UART_SetConfig+0x2d4>)
 8004f58:	fba2 2303 	umull	r2, r3, r2, r3
 8004f5c:	095b      	lsrs	r3, r3, #5
 8004f5e:	f003 0207 	and.w	r2, r3, #7
 8004f62:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	4422      	add	r2, r4
 8004f6a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8004f6c:	e105      	b.n	800517a <UART_SetConfig+0x4d6>
 8004f6e:	bf00      	nop
 8004f70:	40011000 	.word	0x40011000
 8004f74:	40011400 	.word	0x40011400
 8004f78:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8004f7c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004f80:	2200      	movs	r2, #0
 8004f82:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004f86:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8004f8a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8004f8e:	4642      	mov	r2, r8
 8004f90:	464b      	mov	r3, r9
 8004f92:	1891      	adds	r1, r2, r2
 8004f94:	6239      	str	r1, [r7, #32]
 8004f96:	415b      	adcs	r3, r3
 8004f98:	627b      	str	r3, [r7, #36]	; 0x24
 8004f9a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8004f9e:	4641      	mov	r1, r8
 8004fa0:	1854      	adds	r4, r2, r1
 8004fa2:	4649      	mov	r1, r9
 8004fa4:	eb43 0501 	adc.w	r5, r3, r1
 8004fa8:	f04f 0200 	mov.w	r2, #0
 8004fac:	f04f 0300 	mov.w	r3, #0
 8004fb0:	00eb      	lsls	r3, r5, #3
 8004fb2:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004fb6:	00e2      	lsls	r2, r4, #3
 8004fb8:	4614      	mov	r4, r2
 8004fba:	461d      	mov	r5, r3
 8004fbc:	4643      	mov	r3, r8
 8004fbe:	18e3      	adds	r3, r4, r3
 8004fc0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004fc4:	464b      	mov	r3, r9
 8004fc6:	eb45 0303 	adc.w	r3, r5, r3
 8004fca:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8004fce:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004fd2:	685b      	ldr	r3, [r3, #4]
 8004fd4:	2200      	movs	r2, #0
 8004fd6:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8004fda:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004fde:	f04f 0200 	mov.w	r2, #0
 8004fe2:	f04f 0300 	mov.w	r3, #0
 8004fe6:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8004fea:	4629      	mov	r1, r5
 8004fec:	008b      	lsls	r3, r1, #2
 8004fee:	4621      	mov	r1, r4
 8004ff0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004ff4:	4621      	mov	r1, r4
 8004ff6:	008a      	lsls	r2, r1, #2
 8004ff8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8004ffc:	f7fb fdf4 	bl	8000be8 <__aeabi_uldivmod>
 8005000:	4602      	mov	r2, r0
 8005002:	460b      	mov	r3, r1
 8005004:	4b60      	ldr	r3, [pc, #384]	; (8005188 <UART_SetConfig+0x4e4>)
 8005006:	fba3 2302 	umull	r2, r3, r3, r2
 800500a:	095b      	lsrs	r3, r3, #5
 800500c:	011c      	lsls	r4, r3, #4
 800500e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005012:	2200      	movs	r2, #0
 8005014:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005018:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800501c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8005020:	4642      	mov	r2, r8
 8005022:	464b      	mov	r3, r9
 8005024:	1891      	adds	r1, r2, r2
 8005026:	61b9      	str	r1, [r7, #24]
 8005028:	415b      	adcs	r3, r3
 800502a:	61fb      	str	r3, [r7, #28]
 800502c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005030:	4641      	mov	r1, r8
 8005032:	1851      	adds	r1, r2, r1
 8005034:	6139      	str	r1, [r7, #16]
 8005036:	4649      	mov	r1, r9
 8005038:	414b      	adcs	r3, r1
 800503a:	617b      	str	r3, [r7, #20]
 800503c:	f04f 0200 	mov.w	r2, #0
 8005040:	f04f 0300 	mov.w	r3, #0
 8005044:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005048:	4659      	mov	r1, fp
 800504a:	00cb      	lsls	r3, r1, #3
 800504c:	4651      	mov	r1, sl
 800504e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005052:	4651      	mov	r1, sl
 8005054:	00ca      	lsls	r2, r1, #3
 8005056:	4610      	mov	r0, r2
 8005058:	4619      	mov	r1, r3
 800505a:	4603      	mov	r3, r0
 800505c:	4642      	mov	r2, r8
 800505e:	189b      	adds	r3, r3, r2
 8005060:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8005064:	464b      	mov	r3, r9
 8005066:	460a      	mov	r2, r1
 8005068:	eb42 0303 	adc.w	r3, r2, r3
 800506c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8005070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005074:	685b      	ldr	r3, [r3, #4]
 8005076:	2200      	movs	r2, #0
 8005078:	67bb      	str	r3, [r7, #120]	; 0x78
 800507a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800507c:	f04f 0200 	mov.w	r2, #0
 8005080:	f04f 0300 	mov.w	r3, #0
 8005084:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005088:	4649      	mov	r1, r9
 800508a:	008b      	lsls	r3, r1, #2
 800508c:	4641      	mov	r1, r8
 800508e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005092:	4641      	mov	r1, r8
 8005094:	008a      	lsls	r2, r1, #2
 8005096:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800509a:	f7fb fda5 	bl	8000be8 <__aeabi_uldivmod>
 800509e:	4602      	mov	r2, r0
 80050a0:	460b      	mov	r3, r1
 80050a2:	4b39      	ldr	r3, [pc, #228]	; (8005188 <UART_SetConfig+0x4e4>)
 80050a4:	fba3 1302 	umull	r1, r3, r3, r2
 80050a8:	095b      	lsrs	r3, r3, #5
 80050aa:	2164      	movs	r1, #100	; 0x64
 80050ac:	fb01 f303 	mul.w	r3, r1, r3
 80050b0:	1ad3      	subs	r3, r2, r3
 80050b2:	011b      	lsls	r3, r3, #4
 80050b4:	3332      	adds	r3, #50	; 0x32
 80050b6:	4a34      	ldr	r2, [pc, #208]	; (8005188 <UART_SetConfig+0x4e4>)
 80050b8:	fba2 2303 	umull	r2, r3, r2, r3
 80050bc:	095b      	lsrs	r3, r3, #5
 80050be:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80050c2:	441c      	add	r4, r3
 80050c4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80050c8:	2200      	movs	r2, #0
 80050ca:	673b      	str	r3, [r7, #112]	; 0x70
 80050cc:	677a      	str	r2, [r7, #116]	; 0x74
 80050ce:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 80050d2:	4642      	mov	r2, r8
 80050d4:	464b      	mov	r3, r9
 80050d6:	1891      	adds	r1, r2, r2
 80050d8:	60b9      	str	r1, [r7, #8]
 80050da:	415b      	adcs	r3, r3
 80050dc:	60fb      	str	r3, [r7, #12]
 80050de:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80050e2:	4641      	mov	r1, r8
 80050e4:	1851      	adds	r1, r2, r1
 80050e6:	6039      	str	r1, [r7, #0]
 80050e8:	4649      	mov	r1, r9
 80050ea:	414b      	adcs	r3, r1
 80050ec:	607b      	str	r3, [r7, #4]
 80050ee:	f04f 0200 	mov.w	r2, #0
 80050f2:	f04f 0300 	mov.w	r3, #0
 80050f6:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80050fa:	4659      	mov	r1, fp
 80050fc:	00cb      	lsls	r3, r1, #3
 80050fe:	4651      	mov	r1, sl
 8005100:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005104:	4651      	mov	r1, sl
 8005106:	00ca      	lsls	r2, r1, #3
 8005108:	4610      	mov	r0, r2
 800510a:	4619      	mov	r1, r3
 800510c:	4603      	mov	r3, r0
 800510e:	4642      	mov	r2, r8
 8005110:	189b      	adds	r3, r3, r2
 8005112:	66bb      	str	r3, [r7, #104]	; 0x68
 8005114:	464b      	mov	r3, r9
 8005116:	460a      	mov	r2, r1
 8005118:	eb42 0303 	adc.w	r3, r2, r3
 800511c:	66fb      	str	r3, [r7, #108]	; 0x6c
 800511e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005122:	685b      	ldr	r3, [r3, #4]
 8005124:	2200      	movs	r2, #0
 8005126:	663b      	str	r3, [r7, #96]	; 0x60
 8005128:	667a      	str	r2, [r7, #100]	; 0x64
 800512a:	f04f 0200 	mov.w	r2, #0
 800512e:	f04f 0300 	mov.w	r3, #0
 8005132:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 8005136:	4649      	mov	r1, r9
 8005138:	008b      	lsls	r3, r1, #2
 800513a:	4641      	mov	r1, r8
 800513c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005140:	4641      	mov	r1, r8
 8005142:	008a      	lsls	r2, r1, #2
 8005144:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 8005148:	f7fb fd4e 	bl	8000be8 <__aeabi_uldivmod>
 800514c:	4602      	mov	r2, r0
 800514e:	460b      	mov	r3, r1
 8005150:	4b0d      	ldr	r3, [pc, #52]	; (8005188 <UART_SetConfig+0x4e4>)
 8005152:	fba3 1302 	umull	r1, r3, r3, r2
 8005156:	095b      	lsrs	r3, r3, #5
 8005158:	2164      	movs	r1, #100	; 0x64
 800515a:	fb01 f303 	mul.w	r3, r1, r3
 800515e:	1ad3      	subs	r3, r2, r3
 8005160:	011b      	lsls	r3, r3, #4
 8005162:	3332      	adds	r3, #50	; 0x32
 8005164:	4a08      	ldr	r2, [pc, #32]	; (8005188 <UART_SetConfig+0x4e4>)
 8005166:	fba2 2303 	umull	r2, r3, r2, r3
 800516a:	095b      	lsrs	r3, r3, #5
 800516c:	f003 020f 	and.w	r2, r3, #15
 8005170:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005174:	681b      	ldr	r3, [r3, #0]
 8005176:	4422      	add	r2, r4
 8005178:	609a      	str	r2, [r3, #8]
}
 800517a:	bf00      	nop
 800517c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005180:	46bd      	mov	sp, r7
 8005182:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005186:	bf00      	nop
 8005188:	51eb851f 	.word	0x51eb851f

0800518c <__errno>:
 800518c:	4b01      	ldr	r3, [pc, #4]	; (8005194 <__errno+0x8>)
 800518e:	6818      	ldr	r0, [r3, #0]
 8005190:	4770      	bx	lr
 8005192:	bf00      	nop
 8005194:	20000010 	.word	0x20000010

08005198 <__libc_init_array>:
 8005198:	b570      	push	{r4, r5, r6, lr}
 800519a:	4d0d      	ldr	r5, [pc, #52]	; (80051d0 <__libc_init_array+0x38>)
 800519c:	4c0d      	ldr	r4, [pc, #52]	; (80051d4 <__libc_init_array+0x3c>)
 800519e:	1b64      	subs	r4, r4, r5
 80051a0:	10a4      	asrs	r4, r4, #2
 80051a2:	2600      	movs	r6, #0
 80051a4:	42a6      	cmp	r6, r4
 80051a6:	d109      	bne.n	80051bc <__libc_init_array+0x24>
 80051a8:	4d0b      	ldr	r5, [pc, #44]	; (80051d8 <__libc_init_array+0x40>)
 80051aa:	4c0c      	ldr	r4, [pc, #48]	; (80051dc <__libc_init_array+0x44>)
 80051ac:	f002 fd50 	bl	8007c50 <_init>
 80051b0:	1b64      	subs	r4, r4, r5
 80051b2:	10a4      	asrs	r4, r4, #2
 80051b4:	2600      	movs	r6, #0
 80051b6:	42a6      	cmp	r6, r4
 80051b8:	d105      	bne.n	80051c6 <__libc_init_array+0x2e>
 80051ba:	bd70      	pop	{r4, r5, r6, pc}
 80051bc:	f855 3b04 	ldr.w	r3, [r5], #4
 80051c0:	4798      	blx	r3
 80051c2:	3601      	adds	r6, #1
 80051c4:	e7ee      	b.n	80051a4 <__libc_init_array+0xc>
 80051c6:	f855 3b04 	ldr.w	r3, [r5], #4
 80051ca:	4798      	blx	r3
 80051cc:	3601      	adds	r6, #1
 80051ce:	e7f2      	b.n	80051b6 <__libc_init_array+0x1e>
 80051d0:	080080ec 	.word	0x080080ec
 80051d4:	080080ec 	.word	0x080080ec
 80051d8:	080080ec 	.word	0x080080ec
 80051dc:	080080f0 	.word	0x080080f0

080051e0 <memset>:
 80051e0:	4402      	add	r2, r0
 80051e2:	4603      	mov	r3, r0
 80051e4:	4293      	cmp	r3, r2
 80051e6:	d100      	bne.n	80051ea <memset+0xa>
 80051e8:	4770      	bx	lr
 80051ea:	f803 1b01 	strb.w	r1, [r3], #1
 80051ee:	e7f9      	b.n	80051e4 <memset+0x4>

080051f0 <__cvt>:
 80051f0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80051f4:	ec55 4b10 	vmov	r4, r5, d0
 80051f8:	2d00      	cmp	r5, #0
 80051fa:	460e      	mov	r6, r1
 80051fc:	4619      	mov	r1, r3
 80051fe:	462b      	mov	r3, r5
 8005200:	bfbb      	ittet	lt
 8005202:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8005206:	461d      	movlt	r5, r3
 8005208:	2300      	movge	r3, #0
 800520a:	232d      	movlt	r3, #45	; 0x2d
 800520c:	700b      	strb	r3, [r1, #0]
 800520e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005210:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8005214:	4691      	mov	r9, r2
 8005216:	f023 0820 	bic.w	r8, r3, #32
 800521a:	bfbc      	itt	lt
 800521c:	4622      	movlt	r2, r4
 800521e:	4614      	movlt	r4, r2
 8005220:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8005224:	d005      	beq.n	8005232 <__cvt+0x42>
 8005226:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800522a:	d100      	bne.n	800522e <__cvt+0x3e>
 800522c:	3601      	adds	r6, #1
 800522e:	2102      	movs	r1, #2
 8005230:	e000      	b.n	8005234 <__cvt+0x44>
 8005232:	2103      	movs	r1, #3
 8005234:	ab03      	add	r3, sp, #12
 8005236:	9301      	str	r3, [sp, #4]
 8005238:	ab02      	add	r3, sp, #8
 800523a:	9300      	str	r3, [sp, #0]
 800523c:	ec45 4b10 	vmov	d0, r4, r5
 8005240:	4653      	mov	r3, sl
 8005242:	4632      	mov	r2, r6
 8005244:	f000 fce4 	bl	8005c10 <_dtoa_r>
 8005248:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800524c:	4607      	mov	r7, r0
 800524e:	d102      	bne.n	8005256 <__cvt+0x66>
 8005250:	f019 0f01 	tst.w	r9, #1
 8005254:	d022      	beq.n	800529c <__cvt+0xac>
 8005256:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800525a:	eb07 0906 	add.w	r9, r7, r6
 800525e:	d110      	bne.n	8005282 <__cvt+0x92>
 8005260:	783b      	ldrb	r3, [r7, #0]
 8005262:	2b30      	cmp	r3, #48	; 0x30
 8005264:	d10a      	bne.n	800527c <__cvt+0x8c>
 8005266:	2200      	movs	r2, #0
 8005268:	2300      	movs	r3, #0
 800526a:	4620      	mov	r0, r4
 800526c:	4629      	mov	r1, r5
 800526e:	f7fb fc4b 	bl	8000b08 <__aeabi_dcmpeq>
 8005272:	b918      	cbnz	r0, 800527c <__cvt+0x8c>
 8005274:	f1c6 0601 	rsb	r6, r6, #1
 8005278:	f8ca 6000 	str.w	r6, [sl]
 800527c:	f8da 3000 	ldr.w	r3, [sl]
 8005280:	4499      	add	r9, r3
 8005282:	2200      	movs	r2, #0
 8005284:	2300      	movs	r3, #0
 8005286:	4620      	mov	r0, r4
 8005288:	4629      	mov	r1, r5
 800528a:	f7fb fc3d 	bl	8000b08 <__aeabi_dcmpeq>
 800528e:	b108      	cbz	r0, 8005294 <__cvt+0xa4>
 8005290:	f8cd 900c 	str.w	r9, [sp, #12]
 8005294:	2230      	movs	r2, #48	; 0x30
 8005296:	9b03      	ldr	r3, [sp, #12]
 8005298:	454b      	cmp	r3, r9
 800529a:	d307      	bcc.n	80052ac <__cvt+0xbc>
 800529c:	9b03      	ldr	r3, [sp, #12]
 800529e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80052a0:	1bdb      	subs	r3, r3, r7
 80052a2:	4638      	mov	r0, r7
 80052a4:	6013      	str	r3, [r2, #0]
 80052a6:	b004      	add	sp, #16
 80052a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80052ac:	1c59      	adds	r1, r3, #1
 80052ae:	9103      	str	r1, [sp, #12]
 80052b0:	701a      	strb	r2, [r3, #0]
 80052b2:	e7f0      	b.n	8005296 <__cvt+0xa6>

080052b4 <__exponent>:
 80052b4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80052b6:	4603      	mov	r3, r0
 80052b8:	2900      	cmp	r1, #0
 80052ba:	bfb8      	it	lt
 80052bc:	4249      	neglt	r1, r1
 80052be:	f803 2b02 	strb.w	r2, [r3], #2
 80052c2:	bfb4      	ite	lt
 80052c4:	222d      	movlt	r2, #45	; 0x2d
 80052c6:	222b      	movge	r2, #43	; 0x2b
 80052c8:	2909      	cmp	r1, #9
 80052ca:	7042      	strb	r2, [r0, #1]
 80052cc:	dd2a      	ble.n	8005324 <__exponent+0x70>
 80052ce:	f10d 0407 	add.w	r4, sp, #7
 80052d2:	46a4      	mov	ip, r4
 80052d4:	270a      	movs	r7, #10
 80052d6:	46a6      	mov	lr, r4
 80052d8:	460a      	mov	r2, r1
 80052da:	fb91 f6f7 	sdiv	r6, r1, r7
 80052de:	fb07 1516 	mls	r5, r7, r6, r1
 80052e2:	3530      	adds	r5, #48	; 0x30
 80052e4:	2a63      	cmp	r2, #99	; 0x63
 80052e6:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 80052ea:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80052ee:	4631      	mov	r1, r6
 80052f0:	dcf1      	bgt.n	80052d6 <__exponent+0x22>
 80052f2:	3130      	adds	r1, #48	; 0x30
 80052f4:	f1ae 0502 	sub.w	r5, lr, #2
 80052f8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80052fc:	1c44      	adds	r4, r0, #1
 80052fe:	4629      	mov	r1, r5
 8005300:	4561      	cmp	r1, ip
 8005302:	d30a      	bcc.n	800531a <__exponent+0x66>
 8005304:	f10d 0209 	add.w	r2, sp, #9
 8005308:	eba2 020e 	sub.w	r2, r2, lr
 800530c:	4565      	cmp	r5, ip
 800530e:	bf88      	it	hi
 8005310:	2200      	movhi	r2, #0
 8005312:	4413      	add	r3, r2
 8005314:	1a18      	subs	r0, r3, r0
 8005316:	b003      	add	sp, #12
 8005318:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800531a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800531e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8005322:	e7ed      	b.n	8005300 <__exponent+0x4c>
 8005324:	2330      	movs	r3, #48	; 0x30
 8005326:	3130      	adds	r1, #48	; 0x30
 8005328:	7083      	strb	r3, [r0, #2]
 800532a:	70c1      	strb	r1, [r0, #3]
 800532c:	1d03      	adds	r3, r0, #4
 800532e:	e7f1      	b.n	8005314 <__exponent+0x60>

08005330 <_printf_float>:
 8005330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005334:	ed2d 8b02 	vpush	{d8}
 8005338:	b08d      	sub	sp, #52	; 0x34
 800533a:	460c      	mov	r4, r1
 800533c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8005340:	4616      	mov	r6, r2
 8005342:	461f      	mov	r7, r3
 8005344:	4605      	mov	r5, r0
 8005346:	f001 fb47 	bl	80069d8 <_localeconv_r>
 800534a:	f8d0 a000 	ldr.w	sl, [r0]
 800534e:	4650      	mov	r0, sl
 8005350:	f7fa ff5e 	bl	8000210 <strlen>
 8005354:	2300      	movs	r3, #0
 8005356:	930a      	str	r3, [sp, #40]	; 0x28
 8005358:	6823      	ldr	r3, [r4, #0]
 800535a:	9305      	str	r3, [sp, #20]
 800535c:	f8d8 3000 	ldr.w	r3, [r8]
 8005360:	f894 b018 	ldrb.w	fp, [r4, #24]
 8005364:	3307      	adds	r3, #7
 8005366:	f023 0307 	bic.w	r3, r3, #7
 800536a:	f103 0208 	add.w	r2, r3, #8
 800536e:	f8c8 2000 	str.w	r2, [r8]
 8005372:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005376:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800537a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800537e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8005382:	9307      	str	r3, [sp, #28]
 8005384:	f8cd 8018 	str.w	r8, [sp, #24]
 8005388:	ee08 0a10 	vmov	s16, r0
 800538c:	4b9f      	ldr	r3, [pc, #636]	; (800560c <_printf_float+0x2dc>)
 800538e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8005392:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005396:	f7fb fbe9 	bl	8000b6c <__aeabi_dcmpun>
 800539a:	bb88      	cbnz	r0, 8005400 <_printf_float+0xd0>
 800539c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80053a0:	4b9a      	ldr	r3, [pc, #616]	; (800560c <_printf_float+0x2dc>)
 80053a2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80053a6:	f7fb fbc3 	bl	8000b30 <__aeabi_dcmple>
 80053aa:	bb48      	cbnz	r0, 8005400 <_printf_float+0xd0>
 80053ac:	2200      	movs	r2, #0
 80053ae:	2300      	movs	r3, #0
 80053b0:	4640      	mov	r0, r8
 80053b2:	4649      	mov	r1, r9
 80053b4:	f7fb fbb2 	bl	8000b1c <__aeabi_dcmplt>
 80053b8:	b110      	cbz	r0, 80053c0 <_printf_float+0x90>
 80053ba:	232d      	movs	r3, #45	; 0x2d
 80053bc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80053c0:	4b93      	ldr	r3, [pc, #588]	; (8005610 <_printf_float+0x2e0>)
 80053c2:	4894      	ldr	r0, [pc, #592]	; (8005614 <_printf_float+0x2e4>)
 80053c4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80053c8:	bf94      	ite	ls
 80053ca:	4698      	movls	r8, r3
 80053cc:	4680      	movhi	r8, r0
 80053ce:	2303      	movs	r3, #3
 80053d0:	6123      	str	r3, [r4, #16]
 80053d2:	9b05      	ldr	r3, [sp, #20]
 80053d4:	f023 0204 	bic.w	r2, r3, #4
 80053d8:	6022      	str	r2, [r4, #0]
 80053da:	f04f 0900 	mov.w	r9, #0
 80053de:	9700      	str	r7, [sp, #0]
 80053e0:	4633      	mov	r3, r6
 80053e2:	aa0b      	add	r2, sp, #44	; 0x2c
 80053e4:	4621      	mov	r1, r4
 80053e6:	4628      	mov	r0, r5
 80053e8:	f000 f9d8 	bl	800579c <_printf_common>
 80053ec:	3001      	adds	r0, #1
 80053ee:	f040 8090 	bne.w	8005512 <_printf_float+0x1e2>
 80053f2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80053f6:	b00d      	add	sp, #52	; 0x34
 80053f8:	ecbd 8b02 	vpop	{d8}
 80053fc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005400:	4642      	mov	r2, r8
 8005402:	464b      	mov	r3, r9
 8005404:	4640      	mov	r0, r8
 8005406:	4649      	mov	r1, r9
 8005408:	f7fb fbb0 	bl	8000b6c <__aeabi_dcmpun>
 800540c:	b140      	cbz	r0, 8005420 <_printf_float+0xf0>
 800540e:	464b      	mov	r3, r9
 8005410:	2b00      	cmp	r3, #0
 8005412:	bfbc      	itt	lt
 8005414:	232d      	movlt	r3, #45	; 0x2d
 8005416:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800541a:	487f      	ldr	r0, [pc, #508]	; (8005618 <_printf_float+0x2e8>)
 800541c:	4b7f      	ldr	r3, [pc, #508]	; (800561c <_printf_float+0x2ec>)
 800541e:	e7d1      	b.n	80053c4 <_printf_float+0x94>
 8005420:	6863      	ldr	r3, [r4, #4]
 8005422:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8005426:	9206      	str	r2, [sp, #24]
 8005428:	1c5a      	adds	r2, r3, #1
 800542a:	d13f      	bne.n	80054ac <_printf_float+0x17c>
 800542c:	2306      	movs	r3, #6
 800542e:	6063      	str	r3, [r4, #4]
 8005430:	9b05      	ldr	r3, [sp, #20]
 8005432:	6861      	ldr	r1, [r4, #4]
 8005434:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8005438:	2300      	movs	r3, #0
 800543a:	9303      	str	r3, [sp, #12]
 800543c:	ab0a      	add	r3, sp, #40	; 0x28
 800543e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8005442:	ab09      	add	r3, sp, #36	; 0x24
 8005444:	ec49 8b10 	vmov	d0, r8, r9
 8005448:	9300      	str	r3, [sp, #0]
 800544a:	6022      	str	r2, [r4, #0]
 800544c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8005450:	4628      	mov	r0, r5
 8005452:	f7ff fecd 	bl	80051f0 <__cvt>
 8005456:	9b06      	ldr	r3, [sp, #24]
 8005458:	9909      	ldr	r1, [sp, #36]	; 0x24
 800545a:	2b47      	cmp	r3, #71	; 0x47
 800545c:	4680      	mov	r8, r0
 800545e:	d108      	bne.n	8005472 <_printf_float+0x142>
 8005460:	1cc8      	adds	r0, r1, #3
 8005462:	db02      	blt.n	800546a <_printf_float+0x13a>
 8005464:	6863      	ldr	r3, [r4, #4]
 8005466:	4299      	cmp	r1, r3
 8005468:	dd41      	ble.n	80054ee <_printf_float+0x1be>
 800546a:	f1ab 0b02 	sub.w	fp, fp, #2
 800546e:	fa5f fb8b 	uxtb.w	fp, fp
 8005472:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8005476:	d820      	bhi.n	80054ba <_printf_float+0x18a>
 8005478:	3901      	subs	r1, #1
 800547a:	465a      	mov	r2, fp
 800547c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8005480:	9109      	str	r1, [sp, #36]	; 0x24
 8005482:	f7ff ff17 	bl	80052b4 <__exponent>
 8005486:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005488:	1813      	adds	r3, r2, r0
 800548a:	2a01      	cmp	r2, #1
 800548c:	4681      	mov	r9, r0
 800548e:	6123      	str	r3, [r4, #16]
 8005490:	dc02      	bgt.n	8005498 <_printf_float+0x168>
 8005492:	6822      	ldr	r2, [r4, #0]
 8005494:	07d2      	lsls	r2, r2, #31
 8005496:	d501      	bpl.n	800549c <_printf_float+0x16c>
 8005498:	3301      	adds	r3, #1
 800549a:	6123      	str	r3, [r4, #16]
 800549c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80054a0:	2b00      	cmp	r3, #0
 80054a2:	d09c      	beq.n	80053de <_printf_float+0xae>
 80054a4:	232d      	movs	r3, #45	; 0x2d
 80054a6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80054aa:	e798      	b.n	80053de <_printf_float+0xae>
 80054ac:	9a06      	ldr	r2, [sp, #24]
 80054ae:	2a47      	cmp	r2, #71	; 0x47
 80054b0:	d1be      	bne.n	8005430 <_printf_float+0x100>
 80054b2:	2b00      	cmp	r3, #0
 80054b4:	d1bc      	bne.n	8005430 <_printf_float+0x100>
 80054b6:	2301      	movs	r3, #1
 80054b8:	e7b9      	b.n	800542e <_printf_float+0xfe>
 80054ba:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80054be:	d118      	bne.n	80054f2 <_printf_float+0x1c2>
 80054c0:	2900      	cmp	r1, #0
 80054c2:	6863      	ldr	r3, [r4, #4]
 80054c4:	dd0b      	ble.n	80054de <_printf_float+0x1ae>
 80054c6:	6121      	str	r1, [r4, #16]
 80054c8:	b913      	cbnz	r3, 80054d0 <_printf_float+0x1a0>
 80054ca:	6822      	ldr	r2, [r4, #0]
 80054cc:	07d0      	lsls	r0, r2, #31
 80054ce:	d502      	bpl.n	80054d6 <_printf_float+0x1a6>
 80054d0:	3301      	adds	r3, #1
 80054d2:	440b      	add	r3, r1
 80054d4:	6123      	str	r3, [r4, #16]
 80054d6:	65a1      	str	r1, [r4, #88]	; 0x58
 80054d8:	f04f 0900 	mov.w	r9, #0
 80054dc:	e7de      	b.n	800549c <_printf_float+0x16c>
 80054de:	b913      	cbnz	r3, 80054e6 <_printf_float+0x1b6>
 80054e0:	6822      	ldr	r2, [r4, #0]
 80054e2:	07d2      	lsls	r2, r2, #31
 80054e4:	d501      	bpl.n	80054ea <_printf_float+0x1ba>
 80054e6:	3302      	adds	r3, #2
 80054e8:	e7f4      	b.n	80054d4 <_printf_float+0x1a4>
 80054ea:	2301      	movs	r3, #1
 80054ec:	e7f2      	b.n	80054d4 <_printf_float+0x1a4>
 80054ee:	f04f 0b67 	mov.w	fp, #103	; 0x67
 80054f2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80054f4:	4299      	cmp	r1, r3
 80054f6:	db05      	blt.n	8005504 <_printf_float+0x1d4>
 80054f8:	6823      	ldr	r3, [r4, #0]
 80054fa:	6121      	str	r1, [r4, #16]
 80054fc:	07d8      	lsls	r0, r3, #31
 80054fe:	d5ea      	bpl.n	80054d6 <_printf_float+0x1a6>
 8005500:	1c4b      	adds	r3, r1, #1
 8005502:	e7e7      	b.n	80054d4 <_printf_float+0x1a4>
 8005504:	2900      	cmp	r1, #0
 8005506:	bfd4      	ite	le
 8005508:	f1c1 0202 	rsble	r2, r1, #2
 800550c:	2201      	movgt	r2, #1
 800550e:	4413      	add	r3, r2
 8005510:	e7e0      	b.n	80054d4 <_printf_float+0x1a4>
 8005512:	6823      	ldr	r3, [r4, #0]
 8005514:	055a      	lsls	r2, r3, #21
 8005516:	d407      	bmi.n	8005528 <_printf_float+0x1f8>
 8005518:	6923      	ldr	r3, [r4, #16]
 800551a:	4642      	mov	r2, r8
 800551c:	4631      	mov	r1, r6
 800551e:	4628      	mov	r0, r5
 8005520:	47b8      	blx	r7
 8005522:	3001      	adds	r0, #1
 8005524:	d12c      	bne.n	8005580 <_printf_float+0x250>
 8005526:	e764      	b.n	80053f2 <_printf_float+0xc2>
 8005528:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800552c:	f240 80e0 	bls.w	80056f0 <_printf_float+0x3c0>
 8005530:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005534:	2200      	movs	r2, #0
 8005536:	2300      	movs	r3, #0
 8005538:	f7fb fae6 	bl	8000b08 <__aeabi_dcmpeq>
 800553c:	2800      	cmp	r0, #0
 800553e:	d034      	beq.n	80055aa <_printf_float+0x27a>
 8005540:	4a37      	ldr	r2, [pc, #220]	; (8005620 <_printf_float+0x2f0>)
 8005542:	2301      	movs	r3, #1
 8005544:	4631      	mov	r1, r6
 8005546:	4628      	mov	r0, r5
 8005548:	47b8      	blx	r7
 800554a:	3001      	adds	r0, #1
 800554c:	f43f af51 	beq.w	80053f2 <_printf_float+0xc2>
 8005550:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005554:	429a      	cmp	r2, r3
 8005556:	db02      	blt.n	800555e <_printf_float+0x22e>
 8005558:	6823      	ldr	r3, [r4, #0]
 800555a:	07d8      	lsls	r0, r3, #31
 800555c:	d510      	bpl.n	8005580 <_printf_float+0x250>
 800555e:	ee18 3a10 	vmov	r3, s16
 8005562:	4652      	mov	r2, sl
 8005564:	4631      	mov	r1, r6
 8005566:	4628      	mov	r0, r5
 8005568:	47b8      	blx	r7
 800556a:	3001      	adds	r0, #1
 800556c:	f43f af41 	beq.w	80053f2 <_printf_float+0xc2>
 8005570:	f04f 0800 	mov.w	r8, #0
 8005574:	f104 091a 	add.w	r9, r4, #26
 8005578:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800557a:	3b01      	subs	r3, #1
 800557c:	4543      	cmp	r3, r8
 800557e:	dc09      	bgt.n	8005594 <_printf_float+0x264>
 8005580:	6823      	ldr	r3, [r4, #0]
 8005582:	079b      	lsls	r3, r3, #30
 8005584:	f100 8105 	bmi.w	8005792 <_printf_float+0x462>
 8005588:	68e0      	ldr	r0, [r4, #12]
 800558a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800558c:	4298      	cmp	r0, r3
 800558e:	bfb8      	it	lt
 8005590:	4618      	movlt	r0, r3
 8005592:	e730      	b.n	80053f6 <_printf_float+0xc6>
 8005594:	2301      	movs	r3, #1
 8005596:	464a      	mov	r2, r9
 8005598:	4631      	mov	r1, r6
 800559a:	4628      	mov	r0, r5
 800559c:	47b8      	blx	r7
 800559e:	3001      	adds	r0, #1
 80055a0:	f43f af27 	beq.w	80053f2 <_printf_float+0xc2>
 80055a4:	f108 0801 	add.w	r8, r8, #1
 80055a8:	e7e6      	b.n	8005578 <_printf_float+0x248>
 80055aa:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055ac:	2b00      	cmp	r3, #0
 80055ae:	dc39      	bgt.n	8005624 <_printf_float+0x2f4>
 80055b0:	4a1b      	ldr	r2, [pc, #108]	; (8005620 <_printf_float+0x2f0>)
 80055b2:	2301      	movs	r3, #1
 80055b4:	4631      	mov	r1, r6
 80055b6:	4628      	mov	r0, r5
 80055b8:	47b8      	blx	r7
 80055ba:	3001      	adds	r0, #1
 80055bc:	f43f af19 	beq.w	80053f2 <_printf_float+0xc2>
 80055c0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80055c4:	4313      	orrs	r3, r2
 80055c6:	d102      	bne.n	80055ce <_printf_float+0x29e>
 80055c8:	6823      	ldr	r3, [r4, #0]
 80055ca:	07d9      	lsls	r1, r3, #31
 80055cc:	d5d8      	bpl.n	8005580 <_printf_float+0x250>
 80055ce:	ee18 3a10 	vmov	r3, s16
 80055d2:	4652      	mov	r2, sl
 80055d4:	4631      	mov	r1, r6
 80055d6:	4628      	mov	r0, r5
 80055d8:	47b8      	blx	r7
 80055da:	3001      	adds	r0, #1
 80055dc:	f43f af09 	beq.w	80053f2 <_printf_float+0xc2>
 80055e0:	f04f 0900 	mov.w	r9, #0
 80055e4:	f104 0a1a 	add.w	sl, r4, #26
 80055e8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80055ea:	425b      	negs	r3, r3
 80055ec:	454b      	cmp	r3, r9
 80055ee:	dc01      	bgt.n	80055f4 <_printf_float+0x2c4>
 80055f0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80055f2:	e792      	b.n	800551a <_printf_float+0x1ea>
 80055f4:	2301      	movs	r3, #1
 80055f6:	4652      	mov	r2, sl
 80055f8:	4631      	mov	r1, r6
 80055fa:	4628      	mov	r0, r5
 80055fc:	47b8      	blx	r7
 80055fe:	3001      	adds	r0, #1
 8005600:	f43f aef7 	beq.w	80053f2 <_printf_float+0xc2>
 8005604:	f109 0901 	add.w	r9, r9, #1
 8005608:	e7ee      	b.n	80055e8 <_printf_float+0x2b8>
 800560a:	bf00      	nop
 800560c:	7fefffff 	.word	0x7fefffff
 8005610:	08007d0c 	.word	0x08007d0c
 8005614:	08007d10 	.word	0x08007d10
 8005618:	08007d18 	.word	0x08007d18
 800561c:	08007d14 	.word	0x08007d14
 8005620:	08007d1c 	.word	0x08007d1c
 8005624:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8005626:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005628:	429a      	cmp	r2, r3
 800562a:	bfa8      	it	ge
 800562c:	461a      	movge	r2, r3
 800562e:	2a00      	cmp	r2, #0
 8005630:	4691      	mov	r9, r2
 8005632:	dc37      	bgt.n	80056a4 <_printf_float+0x374>
 8005634:	f04f 0b00 	mov.w	fp, #0
 8005638:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800563c:	f104 021a 	add.w	r2, r4, #26
 8005640:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8005642:	9305      	str	r3, [sp, #20]
 8005644:	eba3 0309 	sub.w	r3, r3, r9
 8005648:	455b      	cmp	r3, fp
 800564a:	dc33      	bgt.n	80056b4 <_printf_float+0x384>
 800564c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005650:	429a      	cmp	r2, r3
 8005652:	db3b      	blt.n	80056cc <_printf_float+0x39c>
 8005654:	6823      	ldr	r3, [r4, #0]
 8005656:	07da      	lsls	r2, r3, #31
 8005658:	d438      	bmi.n	80056cc <_printf_float+0x39c>
 800565a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800565c:	9a05      	ldr	r2, [sp, #20]
 800565e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8005660:	1a9a      	subs	r2, r3, r2
 8005662:	eba3 0901 	sub.w	r9, r3, r1
 8005666:	4591      	cmp	r9, r2
 8005668:	bfa8      	it	ge
 800566a:	4691      	movge	r9, r2
 800566c:	f1b9 0f00 	cmp.w	r9, #0
 8005670:	dc35      	bgt.n	80056de <_printf_float+0x3ae>
 8005672:	f04f 0800 	mov.w	r8, #0
 8005676:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800567a:	f104 0a1a 	add.w	sl, r4, #26
 800567e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8005682:	1a9b      	subs	r3, r3, r2
 8005684:	eba3 0309 	sub.w	r3, r3, r9
 8005688:	4543      	cmp	r3, r8
 800568a:	f77f af79 	ble.w	8005580 <_printf_float+0x250>
 800568e:	2301      	movs	r3, #1
 8005690:	4652      	mov	r2, sl
 8005692:	4631      	mov	r1, r6
 8005694:	4628      	mov	r0, r5
 8005696:	47b8      	blx	r7
 8005698:	3001      	adds	r0, #1
 800569a:	f43f aeaa 	beq.w	80053f2 <_printf_float+0xc2>
 800569e:	f108 0801 	add.w	r8, r8, #1
 80056a2:	e7ec      	b.n	800567e <_printf_float+0x34e>
 80056a4:	4613      	mov	r3, r2
 80056a6:	4631      	mov	r1, r6
 80056a8:	4642      	mov	r2, r8
 80056aa:	4628      	mov	r0, r5
 80056ac:	47b8      	blx	r7
 80056ae:	3001      	adds	r0, #1
 80056b0:	d1c0      	bne.n	8005634 <_printf_float+0x304>
 80056b2:	e69e      	b.n	80053f2 <_printf_float+0xc2>
 80056b4:	2301      	movs	r3, #1
 80056b6:	4631      	mov	r1, r6
 80056b8:	4628      	mov	r0, r5
 80056ba:	9205      	str	r2, [sp, #20]
 80056bc:	47b8      	blx	r7
 80056be:	3001      	adds	r0, #1
 80056c0:	f43f ae97 	beq.w	80053f2 <_printf_float+0xc2>
 80056c4:	9a05      	ldr	r2, [sp, #20]
 80056c6:	f10b 0b01 	add.w	fp, fp, #1
 80056ca:	e7b9      	b.n	8005640 <_printf_float+0x310>
 80056cc:	ee18 3a10 	vmov	r3, s16
 80056d0:	4652      	mov	r2, sl
 80056d2:	4631      	mov	r1, r6
 80056d4:	4628      	mov	r0, r5
 80056d6:	47b8      	blx	r7
 80056d8:	3001      	adds	r0, #1
 80056da:	d1be      	bne.n	800565a <_printf_float+0x32a>
 80056dc:	e689      	b.n	80053f2 <_printf_float+0xc2>
 80056de:	9a05      	ldr	r2, [sp, #20]
 80056e0:	464b      	mov	r3, r9
 80056e2:	4442      	add	r2, r8
 80056e4:	4631      	mov	r1, r6
 80056e6:	4628      	mov	r0, r5
 80056e8:	47b8      	blx	r7
 80056ea:	3001      	adds	r0, #1
 80056ec:	d1c1      	bne.n	8005672 <_printf_float+0x342>
 80056ee:	e680      	b.n	80053f2 <_printf_float+0xc2>
 80056f0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80056f2:	2a01      	cmp	r2, #1
 80056f4:	dc01      	bgt.n	80056fa <_printf_float+0x3ca>
 80056f6:	07db      	lsls	r3, r3, #31
 80056f8:	d538      	bpl.n	800576c <_printf_float+0x43c>
 80056fa:	2301      	movs	r3, #1
 80056fc:	4642      	mov	r2, r8
 80056fe:	4631      	mov	r1, r6
 8005700:	4628      	mov	r0, r5
 8005702:	47b8      	blx	r7
 8005704:	3001      	adds	r0, #1
 8005706:	f43f ae74 	beq.w	80053f2 <_printf_float+0xc2>
 800570a:	ee18 3a10 	vmov	r3, s16
 800570e:	4652      	mov	r2, sl
 8005710:	4631      	mov	r1, r6
 8005712:	4628      	mov	r0, r5
 8005714:	47b8      	blx	r7
 8005716:	3001      	adds	r0, #1
 8005718:	f43f ae6b 	beq.w	80053f2 <_printf_float+0xc2>
 800571c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8005720:	2200      	movs	r2, #0
 8005722:	2300      	movs	r3, #0
 8005724:	f7fb f9f0 	bl	8000b08 <__aeabi_dcmpeq>
 8005728:	b9d8      	cbnz	r0, 8005762 <_printf_float+0x432>
 800572a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800572c:	f108 0201 	add.w	r2, r8, #1
 8005730:	3b01      	subs	r3, #1
 8005732:	4631      	mov	r1, r6
 8005734:	4628      	mov	r0, r5
 8005736:	47b8      	blx	r7
 8005738:	3001      	adds	r0, #1
 800573a:	d10e      	bne.n	800575a <_printf_float+0x42a>
 800573c:	e659      	b.n	80053f2 <_printf_float+0xc2>
 800573e:	2301      	movs	r3, #1
 8005740:	4652      	mov	r2, sl
 8005742:	4631      	mov	r1, r6
 8005744:	4628      	mov	r0, r5
 8005746:	47b8      	blx	r7
 8005748:	3001      	adds	r0, #1
 800574a:	f43f ae52 	beq.w	80053f2 <_printf_float+0xc2>
 800574e:	f108 0801 	add.w	r8, r8, #1
 8005752:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005754:	3b01      	subs	r3, #1
 8005756:	4543      	cmp	r3, r8
 8005758:	dcf1      	bgt.n	800573e <_printf_float+0x40e>
 800575a:	464b      	mov	r3, r9
 800575c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8005760:	e6dc      	b.n	800551c <_printf_float+0x1ec>
 8005762:	f04f 0800 	mov.w	r8, #0
 8005766:	f104 0a1a 	add.w	sl, r4, #26
 800576a:	e7f2      	b.n	8005752 <_printf_float+0x422>
 800576c:	2301      	movs	r3, #1
 800576e:	4642      	mov	r2, r8
 8005770:	e7df      	b.n	8005732 <_printf_float+0x402>
 8005772:	2301      	movs	r3, #1
 8005774:	464a      	mov	r2, r9
 8005776:	4631      	mov	r1, r6
 8005778:	4628      	mov	r0, r5
 800577a:	47b8      	blx	r7
 800577c:	3001      	adds	r0, #1
 800577e:	f43f ae38 	beq.w	80053f2 <_printf_float+0xc2>
 8005782:	f108 0801 	add.w	r8, r8, #1
 8005786:	68e3      	ldr	r3, [r4, #12]
 8005788:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800578a:	1a5b      	subs	r3, r3, r1
 800578c:	4543      	cmp	r3, r8
 800578e:	dcf0      	bgt.n	8005772 <_printf_float+0x442>
 8005790:	e6fa      	b.n	8005588 <_printf_float+0x258>
 8005792:	f04f 0800 	mov.w	r8, #0
 8005796:	f104 0919 	add.w	r9, r4, #25
 800579a:	e7f4      	b.n	8005786 <_printf_float+0x456>

0800579c <_printf_common>:
 800579c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80057a0:	4616      	mov	r6, r2
 80057a2:	4699      	mov	r9, r3
 80057a4:	688a      	ldr	r2, [r1, #8]
 80057a6:	690b      	ldr	r3, [r1, #16]
 80057a8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80057ac:	4293      	cmp	r3, r2
 80057ae:	bfb8      	it	lt
 80057b0:	4613      	movlt	r3, r2
 80057b2:	6033      	str	r3, [r6, #0]
 80057b4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80057b8:	4607      	mov	r7, r0
 80057ba:	460c      	mov	r4, r1
 80057bc:	b10a      	cbz	r2, 80057c2 <_printf_common+0x26>
 80057be:	3301      	adds	r3, #1
 80057c0:	6033      	str	r3, [r6, #0]
 80057c2:	6823      	ldr	r3, [r4, #0]
 80057c4:	0699      	lsls	r1, r3, #26
 80057c6:	bf42      	ittt	mi
 80057c8:	6833      	ldrmi	r3, [r6, #0]
 80057ca:	3302      	addmi	r3, #2
 80057cc:	6033      	strmi	r3, [r6, #0]
 80057ce:	6825      	ldr	r5, [r4, #0]
 80057d0:	f015 0506 	ands.w	r5, r5, #6
 80057d4:	d106      	bne.n	80057e4 <_printf_common+0x48>
 80057d6:	f104 0a19 	add.w	sl, r4, #25
 80057da:	68e3      	ldr	r3, [r4, #12]
 80057dc:	6832      	ldr	r2, [r6, #0]
 80057de:	1a9b      	subs	r3, r3, r2
 80057e0:	42ab      	cmp	r3, r5
 80057e2:	dc26      	bgt.n	8005832 <_printf_common+0x96>
 80057e4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80057e8:	1e13      	subs	r3, r2, #0
 80057ea:	6822      	ldr	r2, [r4, #0]
 80057ec:	bf18      	it	ne
 80057ee:	2301      	movne	r3, #1
 80057f0:	0692      	lsls	r2, r2, #26
 80057f2:	d42b      	bmi.n	800584c <_printf_common+0xb0>
 80057f4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80057f8:	4649      	mov	r1, r9
 80057fa:	4638      	mov	r0, r7
 80057fc:	47c0      	blx	r8
 80057fe:	3001      	adds	r0, #1
 8005800:	d01e      	beq.n	8005840 <_printf_common+0xa4>
 8005802:	6823      	ldr	r3, [r4, #0]
 8005804:	68e5      	ldr	r5, [r4, #12]
 8005806:	6832      	ldr	r2, [r6, #0]
 8005808:	f003 0306 	and.w	r3, r3, #6
 800580c:	2b04      	cmp	r3, #4
 800580e:	bf08      	it	eq
 8005810:	1aad      	subeq	r5, r5, r2
 8005812:	68a3      	ldr	r3, [r4, #8]
 8005814:	6922      	ldr	r2, [r4, #16]
 8005816:	bf0c      	ite	eq
 8005818:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800581c:	2500      	movne	r5, #0
 800581e:	4293      	cmp	r3, r2
 8005820:	bfc4      	itt	gt
 8005822:	1a9b      	subgt	r3, r3, r2
 8005824:	18ed      	addgt	r5, r5, r3
 8005826:	2600      	movs	r6, #0
 8005828:	341a      	adds	r4, #26
 800582a:	42b5      	cmp	r5, r6
 800582c:	d11a      	bne.n	8005864 <_printf_common+0xc8>
 800582e:	2000      	movs	r0, #0
 8005830:	e008      	b.n	8005844 <_printf_common+0xa8>
 8005832:	2301      	movs	r3, #1
 8005834:	4652      	mov	r2, sl
 8005836:	4649      	mov	r1, r9
 8005838:	4638      	mov	r0, r7
 800583a:	47c0      	blx	r8
 800583c:	3001      	adds	r0, #1
 800583e:	d103      	bne.n	8005848 <_printf_common+0xac>
 8005840:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8005844:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005848:	3501      	adds	r5, #1
 800584a:	e7c6      	b.n	80057da <_printf_common+0x3e>
 800584c:	18e1      	adds	r1, r4, r3
 800584e:	1c5a      	adds	r2, r3, #1
 8005850:	2030      	movs	r0, #48	; 0x30
 8005852:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8005856:	4422      	add	r2, r4
 8005858:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800585c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8005860:	3302      	adds	r3, #2
 8005862:	e7c7      	b.n	80057f4 <_printf_common+0x58>
 8005864:	2301      	movs	r3, #1
 8005866:	4622      	mov	r2, r4
 8005868:	4649      	mov	r1, r9
 800586a:	4638      	mov	r0, r7
 800586c:	47c0      	blx	r8
 800586e:	3001      	adds	r0, #1
 8005870:	d0e6      	beq.n	8005840 <_printf_common+0xa4>
 8005872:	3601      	adds	r6, #1
 8005874:	e7d9      	b.n	800582a <_printf_common+0x8e>
	...

08005878 <_printf_i>:
 8005878:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800587c:	7e0f      	ldrb	r7, [r1, #24]
 800587e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8005880:	2f78      	cmp	r7, #120	; 0x78
 8005882:	4691      	mov	r9, r2
 8005884:	4680      	mov	r8, r0
 8005886:	460c      	mov	r4, r1
 8005888:	469a      	mov	sl, r3
 800588a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800588e:	d807      	bhi.n	80058a0 <_printf_i+0x28>
 8005890:	2f62      	cmp	r7, #98	; 0x62
 8005892:	d80a      	bhi.n	80058aa <_printf_i+0x32>
 8005894:	2f00      	cmp	r7, #0
 8005896:	f000 80d8 	beq.w	8005a4a <_printf_i+0x1d2>
 800589a:	2f58      	cmp	r7, #88	; 0x58
 800589c:	f000 80a3 	beq.w	80059e6 <_printf_i+0x16e>
 80058a0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80058a4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80058a8:	e03a      	b.n	8005920 <_printf_i+0xa8>
 80058aa:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80058ae:	2b15      	cmp	r3, #21
 80058b0:	d8f6      	bhi.n	80058a0 <_printf_i+0x28>
 80058b2:	a101      	add	r1, pc, #4	; (adr r1, 80058b8 <_printf_i+0x40>)
 80058b4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80058b8:	08005911 	.word	0x08005911
 80058bc:	08005925 	.word	0x08005925
 80058c0:	080058a1 	.word	0x080058a1
 80058c4:	080058a1 	.word	0x080058a1
 80058c8:	080058a1 	.word	0x080058a1
 80058cc:	080058a1 	.word	0x080058a1
 80058d0:	08005925 	.word	0x08005925
 80058d4:	080058a1 	.word	0x080058a1
 80058d8:	080058a1 	.word	0x080058a1
 80058dc:	080058a1 	.word	0x080058a1
 80058e0:	080058a1 	.word	0x080058a1
 80058e4:	08005a31 	.word	0x08005a31
 80058e8:	08005955 	.word	0x08005955
 80058ec:	08005a13 	.word	0x08005a13
 80058f0:	080058a1 	.word	0x080058a1
 80058f4:	080058a1 	.word	0x080058a1
 80058f8:	08005a53 	.word	0x08005a53
 80058fc:	080058a1 	.word	0x080058a1
 8005900:	08005955 	.word	0x08005955
 8005904:	080058a1 	.word	0x080058a1
 8005908:	080058a1 	.word	0x080058a1
 800590c:	08005a1b 	.word	0x08005a1b
 8005910:	682b      	ldr	r3, [r5, #0]
 8005912:	1d1a      	adds	r2, r3, #4
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	602a      	str	r2, [r5, #0]
 8005918:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800591c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005920:	2301      	movs	r3, #1
 8005922:	e0a3      	b.n	8005a6c <_printf_i+0x1f4>
 8005924:	6820      	ldr	r0, [r4, #0]
 8005926:	6829      	ldr	r1, [r5, #0]
 8005928:	0606      	lsls	r6, r0, #24
 800592a:	f101 0304 	add.w	r3, r1, #4
 800592e:	d50a      	bpl.n	8005946 <_printf_i+0xce>
 8005930:	680e      	ldr	r6, [r1, #0]
 8005932:	602b      	str	r3, [r5, #0]
 8005934:	2e00      	cmp	r6, #0
 8005936:	da03      	bge.n	8005940 <_printf_i+0xc8>
 8005938:	232d      	movs	r3, #45	; 0x2d
 800593a:	4276      	negs	r6, r6
 800593c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005940:	485e      	ldr	r0, [pc, #376]	; (8005abc <_printf_i+0x244>)
 8005942:	230a      	movs	r3, #10
 8005944:	e019      	b.n	800597a <_printf_i+0x102>
 8005946:	680e      	ldr	r6, [r1, #0]
 8005948:	602b      	str	r3, [r5, #0]
 800594a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800594e:	bf18      	it	ne
 8005950:	b236      	sxthne	r6, r6
 8005952:	e7ef      	b.n	8005934 <_printf_i+0xbc>
 8005954:	682b      	ldr	r3, [r5, #0]
 8005956:	6820      	ldr	r0, [r4, #0]
 8005958:	1d19      	adds	r1, r3, #4
 800595a:	6029      	str	r1, [r5, #0]
 800595c:	0601      	lsls	r1, r0, #24
 800595e:	d501      	bpl.n	8005964 <_printf_i+0xec>
 8005960:	681e      	ldr	r6, [r3, #0]
 8005962:	e002      	b.n	800596a <_printf_i+0xf2>
 8005964:	0646      	lsls	r6, r0, #25
 8005966:	d5fb      	bpl.n	8005960 <_printf_i+0xe8>
 8005968:	881e      	ldrh	r6, [r3, #0]
 800596a:	4854      	ldr	r0, [pc, #336]	; (8005abc <_printf_i+0x244>)
 800596c:	2f6f      	cmp	r7, #111	; 0x6f
 800596e:	bf0c      	ite	eq
 8005970:	2308      	moveq	r3, #8
 8005972:	230a      	movne	r3, #10
 8005974:	2100      	movs	r1, #0
 8005976:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800597a:	6865      	ldr	r5, [r4, #4]
 800597c:	60a5      	str	r5, [r4, #8]
 800597e:	2d00      	cmp	r5, #0
 8005980:	bfa2      	ittt	ge
 8005982:	6821      	ldrge	r1, [r4, #0]
 8005984:	f021 0104 	bicge.w	r1, r1, #4
 8005988:	6021      	strge	r1, [r4, #0]
 800598a:	b90e      	cbnz	r6, 8005990 <_printf_i+0x118>
 800598c:	2d00      	cmp	r5, #0
 800598e:	d04d      	beq.n	8005a2c <_printf_i+0x1b4>
 8005990:	4615      	mov	r5, r2
 8005992:	fbb6 f1f3 	udiv	r1, r6, r3
 8005996:	fb03 6711 	mls	r7, r3, r1, r6
 800599a:	5dc7      	ldrb	r7, [r0, r7]
 800599c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80059a0:	4637      	mov	r7, r6
 80059a2:	42bb      	cmp	r3, r7
 80059a4:	460e      	mov	r6, r1
 80059a6:	d9f4      	bls.n	8005992 <_printf_i+0x11a>
 80059a8:	2b08      	cmp	r3, #8
 80059aa:	d10b      	bne.n	80059c4 <_printf_i+0x14c>
 80059ac:	6823      	ldr	r3, [r4, #0]
 80059ae:	07de      	lsls	r6, r3, #31
 80059b0:	d508      	bpl.n	80059c4 <_printf_i+0x14c>
 80059b2:	6923      	ldr	r3, [r4, #16]
 80059b4:	6861      	ldr	r1, [r4, #4]
 80059b6:	4299      	cmp	r1, r3
 80059b8:	bfde      	ittt	le
 80059ba:	2330      	movle	r3, #48	; 0x30
 80059bc:	f805 3c01 	strble.w	r3, [r5, #-1]
 80059c0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80059c4:	1b52      	subs	r2, r2, r5
 80059c6:	6122      	str	r2, [r4, #16]
 80059c8:	f8cd a000 	str.w	sl, [sp]
 80059cc:	464b      	mov	r3, r9
 80059ce:	aa03      	add	r2, sp, #12
 80059d0:	4621      	mov	r1, r4
 80059d2:	4640      	mov	r0, r8
 80059d4:	f7ff fee2 	bl	800579c <_printf_common>
 80059d8:	3001      	adds	r0, #1
 80059da:	d14c      	bne.n	8005a76 <_printf_i+0x1fe>
 80059dc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80059e0:	b004      	add	sp, #16
 80059e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80059e6:	4835      	ldr	r0, [pc, #212]	; (8005abc <_printf_i+0x244>)
 80059e8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80059ec:	6829      	ldr	r1, [r5, #0]
 80059ee:	6823      	ldr	r3, [r4, #0]
 80059f0:	f851 6b04 	ldr.w	r6, [r1], #4
 80059f4:	6029      	str	r1, [r5, #0]
 80059f6:	061d      	lsls	r5, r3, #24
 80059f8:	d514      	bpl.n	8005a24 <_printf_i+0x1ac>
 80059fa:	07df      	lsls	r7, r3, #31
 80059fc:	bf44      	itt	mi
 80059fe:	f043 0320 	orrmi.w	r3, r3, #32
 8005a02:	6023      	strmi	r3, [r4, #0]
 8005a04:	b91e      	cbnz	r6, 8005a0e <_printf_i+0x196>
 8005a06:	6823      	ldr	r3, [r4, #0]
 8005a08:	f023 0320 	bic.w	r3, r3, #32
 8005a0c:	6023      	str	r3, [r4, #0]
 8005a0e:	2310      	movs	r3, #16
 8005a10:	e7b0      	b.n	8005974 <_printf_i+0xfc>
 8005a12:	6823      	ldr	r3, [r4, #0]
 8005a14:	f043 0320 	orr.w	r3, r3, #32
 8005a18:	6023      	str	r3, [r4, #0]
 8005a1a:	2378      	movs	r3, #120	; 0x78
 8005a1c:	4828      	ldr	r0, [pc, #160]	; (8005ac0 <_printf_i+0x248>)
 8005a1e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005a22:	e7e3      	b.n	80059ec <_printf_i+0x174>
 8005a24:	0659      	lsls	r1, r3, #25
 8005a26:	bf48      	it	mi
 8005a28:	b2b6      	uxthmi	r6, r6
 8005a2a:	e7e6      	b.n	80059fa <_printf_i+0x182>
 8005a2c:	4615      	mov	r5, r2
 8005a2e:	e7bb      	b.n	80059a8 <_printf_i+0x130>
 8005a30:	682b      	ldr	r3, [r5, #0]
 8005a32:	6826      	ldr	r6, [r4, #0]
 8005a34:	6961      	ldr	r1, [r4, #20]
 8005a36:	1d18      	adds	r0, r3, #4
 8005a38:	6028      	str	r0, [r5, #0]
 8005a3a:	0635      	lsls	r5, r6, #24
 8005a3c:	681b      	ldr	r3, [r3, #0]
 8005a3e:	d501      	bpl.n	8005a44 <_printf_i+0x1cc>
 8005a40:	6019      	str	r1, [r3, #0]
 8005a42:	e002      	b.n	8005a4a <_printf_i+0x1d2>
 8005a44:	0670      	lsls	r0, r6, #25
 8005a46:	d5fb      	bpl.n	8005a40 <_printf_i+0x1c8>
 8005a48:	8019      	strh	r1, [r3, #0]
 8005a4a:	2300      	movs	r3, #0
 8005a4c:	6123      	str	r3, [r4, #16]
 8005a4e:	4615      	mov	r5, r2
 8005a50:	e7ba      	b.n	80059c8 <_printf_i+0x150>
 8005a52:	682b      	ldr	r3, [r5, #0]
 8005a54:	1d1a      	adds	r2, r3, #4
 8005a56:	602a      	str	r2, [r5, #0]
 8005a58:	681d      	ldr	r5, [r3, #0]
 8005a5a:	6862      	ldr	r2, [r4, #4]
 8005a5c:	2100      	movs	r1, #0
 8005a5e:	4628      	mov	r0, r5
 8005a60:	f7fa fbde 	bl	8000220 <memchr>
 8005a64:	b108      	cbz	r0, 8005a6a <_printf_i+0x1f2>
 8005a66:	1b40      	subs	r0, r0, r5
 8005a68:	6060      	str	r0, [r4, #4]
 8005a6a:	6863      	ldr	r3, [r4, #4]
 8005a6c:	6123      	str	r3, [r4, #16]
 8005a6e:	2300      	movs	r3, #0
 8005a70:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005a74:	e7a8      	b.n	80059c8 <_printf_i+0x150>
 8005a76:	6923      	ldr	r3, [r4, #16]
 8005a78:	462a      	mov	r2, r5
 8005a7a:	4649      	mov	r1, r9
 8005a7c:	4640      	mov	r0, r8
 8005a7e:	47d0      	blx	sl
 8005a80:	3001      	adds	r0, #1
 8005a82:	d0ab      	beq.n	80059dc <_printf_i+0x164>
 8005a84:	6823      	ldr	r3, [r4, #0]
 8005a86:	079b      	lsls	r3, r3, #30
 8005a88:	d413      	bmi.n	8005ab2 <_printf_i+0x23a>
 8005a8a:	68e0      	ldr	r0, [r4, #12]
 8005a8c:	9b03      	ldr	r3, [sp, #12]
 8005a8e:	4298      	cmp	r0, r3
 8005a90:	bfb8      	it	lt
 8005a92:	4618      	movlt	r0, r3
 8005a94:	e7a4      	b.n	80059e0 <_printf_i+0x168>
 8005a96:	2301      	movs	r3, #1
 8005a98:	4632      	mov	r2, r6
 8005a9a:	4649      	mov	r1, r9
 8005a9c:	4640      	mov	r0, r8
 8005a9e:	47d0      	blx	sl
 8005aa0:	3001      	adds	r0, #1
 8005aa2:	d09b      	beq.n	80059dc <_printf_i+0x164>
 8005aa4:	3501      	adds	r5, #1
 8005aa6:	68e3      	ldr	r3, [r4, #12]
 8005aa8:	9903      	ldr	r1, [sp, #12]
 8005aaa:	1a5b      	subs	r3, r3, r1
 8005aac:	42ab      	cmp	r3, r5
 8005aae:	dcf2      	bgt.n	8005a96 <_printf_i+0x21e>
 8005ab0:	e7eb      	b.n	8005a8a <_printf_i+0x212>
 8005ab2:	2500      	movs	r5, #0
 8005ab4:	f104 0619 	add.w	r6, r4, #25
 8005ab8:	e7f5      	b.n	8005aa6 <_printf_i+0x22e>
 8005aba:	bf00      	nop
 8005abc:	08007d1e 	.word	0x08007d1e
 8005ac0:	08007d2f 	.word	0x08007d2f

08005ac4 <iprintf>:
 8005ac4:	b40f      	push	{r0, r1, r2, r3}
 8005ac6:	4b0a      	ldr	r3, [pc, #40]	; (8005af0 <iprintf+0x2c>)
 8005ac8:	b513      	push	{r0, r1, r4, lr}
 8005aca:	681c      	ldr	r4, [r3, #0]
 8005acc:	b124      	cbz	r4, 8005ad8 <iprintf+0x14>
 8005ace:	69a3      	ldr	r3, [r4, #24]
 8005ad0:	b913      	cbnz	r3, 8005ad8 <iprintf+0x14>
 8005ad2:	4620      	mov	r0, r4
 8005ad4:	f000 fee2 	bl	800689c <__sinit>
 8005ad8:	ab05      	add	r3, sp, #20
 8005ada:	9a04      	ldr	r2, [sp, #16]
 8005adc:	68a1      	ldr	r1, [r4, #8]
 8005ade:	9301      	str	r3, [sp, #4]
 8005ae0:	4620      	mov	r0, r4
 8005ae2:	f001 fc3b 	bl	800735c <_vfiprintf_r>
 8005ae6:	b002      	add	sp, #8
 8005ae8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005aec:	b004      	add	sp, #16
 8005aee:	4770      	bx	lr
 8005af0:	20000010 	.word	0x20000010

08005af4 <quorem>:
 8005af4:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005af8:	6903      	ldr	r3, [r0, #16]
 8005afa:	690c      	ldr	r4, [r1, #16]
 8005afc:	42a3      	cmp	r3, r4
 8005afe:	4607      	mov	r7, r0
 8005b00:	f2c0 8081 	blt.w	8005c06 <quorem+0x112>
 8005b04:	3c01      	subs	r4, #1
 8005b06:	f101 0814 	add.w	r8, r1, #20
 8005b0a:	f100 0514 	add.w	r5, r0, #20
 8005b0e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005b12:	9301      	str	r3, [sp, #4]
 8005b14:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005b18:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005b1c:	3301      	adds	r3, #1
 8005b1e:	429a      	cmp	r2, r3
 8005b20:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8005b24:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005b28:	fbb2 f6f3 	udiv	r6, r2, r3
 8005b2c:	d331      	bcc.n	8005b92 <quorem+0x9e>
 8005b2e:	f04f 0e00 	mov.w	lr, #0
 8005b32:	4640      	mov	r0, r8
 8005b34:	46ac      	mov	ip, r5
 8005b36:	46f2      	mov	sl, lr
 8005b38:	f850 2b04 	ldr.w	r2, [r0], #4
 8005b3c:	b293      	uxth	r3, r2
 8005b3e:	fb06 e303 	mla	r3, r6, r3, lr
 8005b42:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8005b46:	b29b      	uxth	r3, r3
 8005b48:	ebaa 0303 	sub.w	r3, sl, r3
 8005b4c:	f8dc a000 	ldr.w	sl, [ip]
 8005b50:	0c12      	lsrs	r2, r2, #16
 8005b52:	fa13 f38a 	uxtah	r3, r3, sl
 8005b56:	fb06 e202 	mla	r2, r6, r2, lr
 8005b5a:	9300      	str	r3, [sp, #0]
 8005b5c:	9b00      	ldr	r3, [sp, #0]
 8005b5e:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8005b62:	b292      	uxth	r2, r2
 8005b64:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8005b68:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005b6c:	f8bd 3000 	ldrh.w	r3, [sp]
 8005b70:	4581      	cmp	r9, r0
 8005b72:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005b76:	f84c 3b04 	str.w	r3, [ip], #4
 8005b7a:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8005b7e:	d2db      	bcs.n	8005b38 <quorem+0x44>
 8005b80:	f855 300b 	ldr.w	r3, [r5, fp]
 8005b84:	b92b      	cbnz	r3, 8005b92 <quorem+0x9e>
 8005b86:	9b01      	ldr	r3, [sp, #4]
 8005b88:	3b04      	subs	r3, #4
 8005b8a:	429d      	cmp	r5, r3
 8005b8c:	461a      	mov	r2, r3
 8005b8e:	d32e      	bcc.n	8005bee <quorem+0xfa>
 8005b90:	613c      	str	r4, [r7, #16]
 8005b92:	4638      	mov	r0, r7
 8005b94:	f001 f9c0 	bl	8006f18 <__mcmp>
 8005b98:	2800      	cmp	r0, #0
 8005b9a:	db24      	blt.n	8005be6 <quorem+0xf2>
 8005b9c:	3601      	adds	r6, #1
 8005b9e:	4628      	mov	r0, r5
 8005ba0:	f04f 0c00 	mov.w	ip, #0
 8005ba4:	f858 2b04 	ldr.w	r2, [r8], #4
 8005ba8:	f8d0 e000 	ldr.w	lr, [r0]
 8005bac:	b293      	uxth	r3, r2
 8005bae:	ebac 0303 	sub.w	r3, ip, r3
 8005bb2:	0c12      	lsrs	r2, r2, #16
 8005bb4:	fa13 f38e 	uxtah	r3, r3, lr
 8005bb8:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8005bbc:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8005bc0:	b29b      	uxth	r3, r3
 8005bc2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005bc6:	45c1      	cmp	r9, r8
 8005bc8:	f840 3b04 	str.w	r3, [r0], #4
 8005bcc:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8005bd0:	d2e8      	bcs.n	8005ba4 <quorem+0xb0>
 8005bd2:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005bd6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005bda:	b922      	cbnz	r2, 8005be6 <quorem+0xf2>
 8005bdc:	3b04      	subs	r3, #4
 8005bde:	429d      	cmp	r5, r3
 8005be0:	461a      	mov	r2, r3
 8005be2:	d30a      	bcc.n	8005bfa <quorem+0x106>
 8005be4:	613c      	str	r4, [r7, #16]
 8005be6:	4630      	mov	r0, r6
 8005be8:	b003      	add	sp, #12
 8005bea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005bee:	6812      	ldr	r2, [r2, #0]
 8005bf0:	3b04      	subs	r3, #4
 8005bf2:	2a00      	cmp	r2, #0
 8005bf4:	d1cc      	bne.n	8005b90 <quorem+0x9c>
 8005bf6:	3c01      	subs	r4, #1
 8005bf8:	e7c7      	b.n	8005b8a <quorem+0x96>
 8005bfa:	6812      	ldr	r2, [r2, #0]
 8005bfc:	3b04      	subs	r3, #4
 8005bfe:	2a00      	cmp	r2, #0
 8005c00:	d1f0      	bne.n	8005be4 <quorem+0xf0>
 8005c02:	3c01      	subs	r4, #1
 8005c04:	e7eb      	b.n	8005bde <quorem+0xea>
 8005c06:	2000      	movs	r0, #0
 8005c08:	e7ee      	b.n	8005be8 <quorem+0xf4>
 8005c0a:	0000      	movs	r0, r0
 8005c0c:	0000      	movs	r0, r0
	...

08005c10 <_dtoa_r>:
 8005c10:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c14:	ed2d 8b04 	vpush	{d8-d9}
 8005c18:	ec57 6b10 	vmov	r6, r7, d0
 8005c1c:	b093      	sub	sp, #76	; 0x4c
 8005c1e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8005c20:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8005c24:	9106      	str	r1, [sp, #24]
 8005c26:	ee10 aa10 	vmov	sl, s0
 8005c2a:	4604      	mov	r4, r0
 8005c2c:	9209      	str	r2, [sp, #36]	; 0x24
 8005c2e:	930c      	str	r3, [sp, #48]	; 0x30
 8005c30:	46bb      	mov	fp, r7
 8005c32:	b975      	cbnz	r5, 8005c52 <_dtoa_r+0x42>
 8005c34:	2010      	movs	r0, #16
 8005c36:	f000 fed7 	bl	80069e8 <malloc>
 8005c3a:	4602      	mov	r2, r0
 8005c3c:	6260      	str	r0, [r4, #36]	; 0x24
 8005c3e:	b920      	cbnz	r0, 8005c4a <_dtoa_r+0x3a>
 8005c40:	4ba7      	ldr	r3, [pc, #668]	; (8005ee0 <_dtoa_r+0x2d0>)
 8005c42:	21ea      	movs	r1, #234	; 0xea
 8005c44:	48a7      	ldr	r0, [pc, #668]	; (8005ee4 <_dtoa_r+0x2d4>)
 8005c46:	f001 fddf 	bl	8007808 <__assert_func>
 8005c4a:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8005c4e:	6005      	str	r5, [r0, #0]
 8005c50:	60c5      	str	r5, [r0, #12]
 8005c52:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c54:	6819      	ldr	r1, [r3, #0]
 8005c56:	b151      	cbz	r1, 8005c6e <_dtoa_r+0x5e>
 8005c58:	685a      	ldr	r2, [r3, #4]
 8005c5a:	604a      	str	r2, [r1, #4]
 8005c5c:	2301      	movs	r3, #1
 8005c5e:	4093      	lsls	r3, r2
 8005c60:	608b      	str	r3, [r1, #8]
 8005c62:	4620      	mov	r0, r4
 8005c64:	f000 ff16 	bl	8006a94 <_Bfree>
 8005c68:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	601a      	str	r2, [r3, #0]
 8005c6e:	1e3b      	subs	r3, r7, #0
 8005c70:	bfaa      	itet	ge
 8005c72:	2300      	movge	r3, #0
 8005c74:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8005c78:	f8c8 3000 	strge.w	r3, [r8]
 8005c7c:	4b9a      	ldr	r3, [pc, #616]	; (8005ee8 <_dtoa_r+0x2d8>)
 8005c7e:	bfbc      	itt	lt
 8005c80:	2201      	movlt	r2, #1
 8005c82:	f8c8 2000 	strlt.w	r2, [r8]
 8005c86:	ea33 030b 	bics.w	r3, r3, fp
 8005c8a:	d11b      	bne.n	8005cc4 <_dtoa_r+0xb4>
 8005c8c:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005c8e:	f242 730f 	movw	r3, #9999	; 0x270f
 8005c92:	6013      	str	r3, [r2, #0]
 8005c94:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005c98:	4333      	orrs	r3, r6
 8005c9a:	f000 8592 	beq.w	80067c2 <_dtoa_r+0xbb2>
 8005c9e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ca0:	b963      	cbnz	r3, 8005cbc <_dtoa_r+0xac>
 8005ca2:	4b92      	ldr	r3, [pc, #584]	; (8005eec <_dtoa_r+0x2dc>)
 8005ca4:	e022      	b.n	8005cec <_dtoa_r+0xdc>
 8005ca6:	4b92      	ldr	r3, [pc, #584]	; (8005ef0 <_dtoa_r+0x2e0>)
 8005ca8:	9301      	str	r3, [sp, #4]
 8005caa:	3308      	adds	r3, #8
 8005cac:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8005cae:	6013      	str	r3, [r2, #0]
 8005cb0:	9801      	ldr	r0, [sp, #4]
 8005cb2:	b013      	add	sp, #76	; 0x4c
 8005cb4:	ecbd 8b04 	vpop	{d8-d9}
 8005cb8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005cbc:	4b8b      	ldr	r3, [pc, #556]	; (8005eec <_dtoa_r+0x2dc>)
 8005cbe:	9301      	str	r3, [sp, #4]
 8005cc0:	3303      	adds	r3, #3
 8005cc2:	e7f3      	b.n	8005cac <_dtoa_r+0x9c>
 8005cc4:	2200      	movs	r2, #0
 8005cc6:	2300      	movs	r3, #0
 8005cc8:	4650      	mov	r0, sl
 8005cca:	4659      	mov	r1, fp
 8005ccc:	f7fa ff1c 	bl	8000b08 <__aeabi_dcmpeq>
 8005cd0:	ec4b ab19 	vmov	d9, sl, fp
 8005cd4:	4680      	mov	r8, r0
 8005cd6:	b158      	cbz	r0, 8005cf0 <_dtoa_r+0xe0>
 8005cd8:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8005cda:	2301      	movs	r3, #1
 8005cdc:	6013      	str	r3, [r2, #0]
 8005cde:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005ce0:	2b00      	cmp	r3, #0
 8005ce2:	f000 856b 	beq.w	80067bc <_dtoa_r+0xbac>
 8005ce6:	4883      	ldr	r0, [pc, #524]	; (8005ef4 <_dtoa_r+0x2e4>)
 8005ce8:	6018      	str	r0, [r3, #0]
 8005cea:	1e43      	subs	r3, r0, #1
 8005cec:	9301      	str	r3, [sp, #4]
 8005cee:	e7df      	b.n	8005cb0 <_dtoa_r+0xa0>
 8005cf0:	ec4b ab10 	vmov	d0, sl, fp
 8005cf4:	aa10      	add	r2, sp, #64	; 0x40
 8005cf6:	a911      	add	r1, sp, #68	; 0x44
 8005cf8:	4620      	mov	r0, r4
 8005cfa:	f001 f9b3 	bl	8007064 <__d2b>
 8005cfe:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8005d02:	ee08 0a10 	vmov	s16, r0
 8005d06:	2d00      	cmp	r5, #0
 8005d08:	f000 8084 	beq.w	8005e14 <_dtoa_r+0x204>
 8005d0c:	ee19 3a90 	vmov	r3, s19
 8005d10:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005d14:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8005d18:	4656      	mov	r6, sl
 8005d1a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8005d1e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8005d22:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8005d26:	4b74      	ldr	r3, [pc, #464]	; (8005ef8 <_dtoa_r+0x2e8>)
 8005d28:	2200      	movs	r2, #0
 8005d2a:	4630      	mov	r0, r6
 8005d2c:	4639      	mov	r1, r7
 8005d2e:	f7fa facb 	bl	80002c8 <__aeabi_dsub>
 8005d32:	a365      	add	r3, pc, #404	; (adr r3, 8005ec8 <_dtoa_r+0x2b8>)
 8005d34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d38:	f7fa fc7e 	bl	8000638 <__aeabi_dmul>
 8005d3c:	a364      	add	r3, pc, #400	; (adr r3, 8005ed0 <_dtoa_r+0x2c0>)
 8005d3e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d42:	f7fa fac3 	bl	80002cc <__adddf3>
 8005d46:	4606      	mov	r6, r0
 8005d48:	4628      	mov	r0, r5
 8005d4a:	460f      	mov	r7, r1
 8005d4c:	f7fa fc0a 	bl	8000564 <__aeabi_i2d>
 8005d50:	a361      	add	r3, pc, #388	; (adr r3, 8005ed8 <_dtoa_r+0x2c8>)
 8005d52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d56:	f7fa fc6f 	bl	8000638 <__aeabi_dmul>
 8005d5a:	4602      	mov	r2, r0
 8005d5c:	460b      	mov	r3, r1
 8005d5e:	4630      	mov	r0, r6
 8005d60:	4639      	mov	r1, r7
 8005d62:	f7fa fab3 	bl	80002cc <__adddf3>
 8005d66:	4606      	mov	r6, r0
 8005d68:	460f      	mov	r7, r1
 8005d6a:	f7fa ff15 	bl	8000b98 <__aeabi_d2iz>
 8005d6e:	2200      	movs	r2, #0
 8005d70:	9000      	str	r0, [sp, #0]
 8005d72:	2300      	movs	r3, #0
 8005d74:	4630      	mov	r0, r6
 8005d76:	4639      	mov	r1, r7
 8005d78:	f7fa fed0 	bl	8000b1c <__aeabi_dcmplt>
 8005d7c:	b150      	cbz	r0, 8005d94 <_dtoa_r+0x184>
 8005d7e:	9800      	ldr	r0, [sp, #0]
 8005d80:	f7fa fbf0 	bl	8000564 <__aeabi_i2d>
 8005d84:	4632      	mov	r2, r6
 8005d86:	463b      	mov	r3, r7
 8005d88:	f7fa febe 	bl	8000b08 <__aeabi_dcmpeq>
 8005d8c:	b910      	cbnz	r0, 8005d94 <_dtoa_r+0x184>
 8005d8e:	9b00      	ldr	r3, [sp, #0]
 8005d90:	3b01      	subs	r3, #1
 8005d92:	9300      	str	r3, [sp, #0]
 8005d94:	9b00      	ldr	r3, [sp, #0]
 8005d96:	2b16      	cmp	r3, #22
 8005d98:	d85a      	bhi.n	8005e50 <_dtoa_r+0x240>
 8005d9a:	9a00      	ldr	r2, [sp, #0]
 8005d9c:	4b57      	ldr	r3, [pc, #348]	; (8005efc <_dtoa_r+0x2ec>)
 8005d9e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005da2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005da6:	ec51 0b19 	vmov	r0, r1, d9
 8005daa:	f7fa feb7 	bl	8000b1c <__aeabi_dcmplt>
 8005dae:	2800      	cmp	r0, #0
 8005db0:	d050      	beq.n	8005e54 <_dtoa_r+0x244>
 8005db2:	9b00      	ldr	r3, [sp, #0]
 8005db4:	3b01      	subs	r3, #1
 8005db6:	9300      	str	r3, [sp, #0]
 8005db8:	2300      	movs	r3, #0
 8005dba:	930b      	str	r3, [sp, #44]	; 0x2c
 8005dbc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8005dbe:	1b5d      	subs	r5, r3, r5
 8005dc0:	1e6b      	subs	r3, r5, #1
 8005dc2:	9305      	str	r3, [sp, #20]
 8005dc4:	bf45      	ittet	mi
 8005dc6:	f1c5 0301 	rsbmi	r3, r5, #1
 8005dca:	9304      	strmi	r3, [sp, #16]
 8005dcc:	2300      	movpl	r3, #0
 8005dce:	2300      	movmi	r3, #0
 8005dd0:	bf4c      	ite	mi
 8005dd2:	9305      	strmi	r3, [sp, #20]
 8005dd4:	9304      	strpl	r3, [sp, #16]
 8005dd6:	9b00      	ldr	r3, [sp, #0]
 8005dd8:	2b00      	cmp	r3, #0
 8005dda:	db3d      	blt.n	8005e58 <_dtoa_r+0x248>
 8005ddc:	9b05      	ldr	r3, [sp, #20]
 8005dde:	9a00      	ldr	r2, [sp, #0]
 8005de0:	920a      	str	r2, [sp, #40]	; 0x28
 8005de2:	4413      	add	r3, r2
 8005de4:	9305      	str	r3, [sp, #20]
 8005de6:	2300      	movs	r3, #0
 8005de8:	9307      	str	r3, [sp, #28]
 8005dea:	9b06      	ldr	r3, [sp, #24]
 8005dec:	2b09      	cmp	r3, #9
 8005dee:	f200 8089 	bhi.w	8005f04 <_dtoa_r+0x2f4>
 8005df2:	2b05      	cmp	r3, #5
 8005df4:	bfc4      	itt	gt
 8005df6:	3b04      	subgt	r3, #4
 8005df8:	9306      	strgt	r3, [sp, #24]
 8005dfa:	9b06      	ldr	r3, [sp, #24]
 8005dfc:	f1a3 0302 	sub.w	r3, r3, #2
 8005e00:	bfcc      	ite	gt
 8005e02:	2500      	movgt	r5, #0
 8005e04:	2501      	movle	r5, #1
 8005e06:	2b03      	cmp	r3, #3
 8005e08:	f200 8087 	bhi.w	8005f1a <_dtoa_r+0x30a>
 8005e0c:	e8df f003 	tbb	[pc, r3]
 8005e10:	59383a2d 	.word	0x59383a2d
 8005e14:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8005e18:	441d      	add	r5, r3
 8005e1a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8005e1e:	2b20      	cmp	r3, #32
 8005e20:	bfc1      	itttt	gt
 8005e22:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8005e26:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8005e2a:	fa0b f303 	lslgt.w	r3, fp, r3
 8005e2e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8005e32:	bfda      	itte	le
 8005e34:	f1c3 0320 	rsble	r3, r3, #32
 8005e38:	fa06 f003 	lslle.w	r0, r6, r3
 8005e3c:	4318      	orrgt	r0, r3
 8005e3e:	f7fa fb81 	bl	8000544 <__aeabi_ui2d>
 8005e42:	2301      	movs	r3, #1
 8005e44:	4606      	mov	r6, r0
 8005e46:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8005e4a:	3d01      	subs	r5, #1
 8005e4c:	930e      	str	r3, [sp, #56]	; 0x38
 8005e4e:	e76a      	b.n	8005d26 <_dtoa_r+0x116>
 8005e50:	2301      	movs	r3, #1
 8005e52:	e7b2      	b.n	8005dba <_dtoa_r+0x1aa>
 8005e54:	900b      	str	r0, [sp, #44]	; 0x2c
 8005e56:	e7b1      	b.n	8005dbc <_dtoa_r+0x1ac>
 8005e58:	9b04      	ldr	r3, [sp, #16]
 8005e5a:	9a00      	ldr	r2, [sp, #0]
 8005e5c:	1a9b      	subs	r3, r3, r2
 8005e5e:	9304      	str	r3, [sp, #16]
 8005e60:	4253      	negs	r3, r2
 8005e62:	9307      	str	r3, [sp, #28]
 8005e64:	2300      	movs	r3, #0
 8005e66:	930a      	str	r3, [sp, #40]	; 0x28
 8005e68:	e7bf      	b.n	8005dea <_dtoa_r+0x1da>
 8005e6a:	2300      	movs	r3, #0
 8005e6c:	9308      	str	r3, [sp, #32]
 8005e6e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005e70:	2b00      	cmp	r3, #0
 8005e72:	dc55      	bgt.n	8005f20 <_dtoa_r+0x310>
 8005e74:	2301      	movs	r3, #1
 8005e76:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005e7a:	461a      	mov	r2, r3
 8005e7c:	9209      	str	r2, [sp, #36]	; 0x24
 8005e7e:	e00c      	b.n	8005e9a <_dtoa_r+0x28a>
 8005e80:	2301      	movs	r3, #1
 8005e82:	e7f3      	b.n	8005e6c <_dtoa_r+0x25c>
 8005e84:	2300      	movs	r3, #0
 8005e86:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8005e88:	9308      	str	r3, [sp, #32]
 8005e8a:	9b00      	ldr	r3, [sp, #0]
 8005e8c:	4413      	add	r3, r2
 8005e8e:	9302      	str	r3, [sp, #8]
 8005e90:	3301      	adds	r3, #1
 8005e92:	2b01      	cmp	r3, #1
 8005e94:	9303      	str	r3, [sp, #12]
 8005e96:	bfb8      	it	lt
 8005e98:	2301      	movlt	r3, #1
 8005e9a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8005e9c:	2200      	movs	r2, #0
 8005e9e:	6042      	str	r2, [r0, #4]
 8005ea0:	2204      	movs	r2, #4
 8005ea2:	f102 0614 	add.w	r6, r2, #20
 8005ea6:	429e      	cmp	r6, r3
 8005ea8:	6841      	ldr	r1, [r0, #4]
 8005eaa:	d93d      	bls.n	8005f28 <_dtoa_r+0x318>
 8005eac:	4620      	mov	r0, r4
 8005eae:	f000 fdb1 	bl	8006a14 <_Balloc>
 8005eb2:	9001      	str	r0, [sp, #4]
 8005eb4:	2800      	cmp	r0, #0
 8005eb6:	d13b      	bne.n	8005f30 <_dtoa_r+0x320>
 8005eb8:	4b11      	ldr	r3, [pc, #68]	; (8005f00 <_dtoa_r+0x2f0>)
 8005eba:	4602      	mov	r2, r0
 8005ebc:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8005ec0:	e6c0      	b.n	8005c44 <_dtoa_r+0x34>
 8005ec2:	2301      	movs	r3, #1
 8005ec4:	e7df      	b.n	8005e86 <_dtoa_r+0x276>
 8005ec6:	bf00      	nop
 8005ec8:	636f4361 	.word	0x636f4361
 8005ecc:	3fd287a7 	.word	0x3fd287a7
 8005ed0:	8b60c8b3 	.word	0x8b60c8b3
 8005ed4:	3fc68a28 	.word	0x3fc68a28
 8005ed8:	509f79fb 	.word	0x509f79fb
 8005edc:	3fd34413 	.word	0x3fd34413
 8005ee0:	08007d4d 	.word	0x08007d4d
 8005ee4:	08007d64 	.word	0x08007d64
 8005ee8:	7ff00000 	.word	0x7ff00000
 8005eec:	08007d49 	.word	0x08007d49
 8005ef0:	08007d40 	.word	0x08007d40
 8005ef4:	08007d1d 	.word	0x08007d1d
 8005ef8:	3ff80000 	.word	0x3ff80000
 8005efc:	08007eb8 	.word	0x08007eb8
 8005f00:	08007dbf 	.word	0x08007dbf
 8005f04:	2501      	movs	r5, #1
 8005f06:	2300      	movs	r3, #0
 8005f08:	9306      	str	r3, [sp, #24]
 8005f0a:	9508      	str	r5, [sp, #32]
 8005f0c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8005f10:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005f14:	2200      	movs	r2, #0
 8005f16:	2312      	movs	r3, #18
 8005f18:	e7b0      	b.n	8005e7c <_dtoa_r+0x26c>
 8005f1a:	2301      	movs	r3, #1
 8005f1c:	9308      	str	r3, [sp, #32]
 8005f1e:	e7f5      	b.n	8005f0c <_dtoa_r+0x2fc>
 8005f20:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005f22:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8005f26:	e7b8      	b.n	8005e9a <_dtoa_r+0x28a>
 8005f28:	3101      	adds	r1, #1
 8005f2a:	6041      	str	r1, [r0, #4]
 8005f2c:	0052      	lsls	r2, r2, #1
 8005f2e:	e7b8      	b.n	8005ea2 <_dtoa_r+0x292>
 8005f30:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8005f32:	9a01      	ldr	r2, [sp, #4]
 8005f34:	601a      	str	r2, [r3, #0]
 8005f36:	9b03      	ldr	r3, [sp, #12]
 8005f38:	2b0e      	cmp	r3, #14
 8005f3a:	f200 809d 	bhi.w	8006078 <_dtoa_r+0x468>
 8005f3e:	2d00      	cmp	r5, #0
 8005f40:	f000 809a 	beq.w	8006078 <_dtoa_r+0x468>
 8005f44:	9b00      	ldr	r3, [sp, #0]
 8005f46:	2b00      	cmp	r3, #0
 8005f48:	dd32      	ble.n	8005fb0 <_dtoa_r+0x3a0>
 8005f4a:	4ab7      	ldr	r2, [pc, #732]	; (8006228 <_dtoa_r+0x618>)
 8005f4c:	f003 030f 	and.w	r3, r3, #15
 8005f50:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8005f54:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005f58:	9b00      	ldr	r3, [sp, #0]
 8005f5a:	05d8      	lsls	r0, r3, #23
 8005f5c:	ea4f 1723 	mov.w	r7, r3, asr #4
 8005f60:	d516      	bpl.n	8005f90 <_dtoa_r+0x380>
 8005f62:	4bb2      	ldr	r3, [pc, #712]	; (800622c <_dtoa_r+0x61c>)
 8005f64:	ec51 0b19 	vmov	r0, r1, d9
 8005f68:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8005f6c:	f7fa fc8e 	bl	800088c <__aeabi_ddiv>
 8005f70:	f007 070f 	and.w	r7, r7, #15
 8005f74:	4682      	mov	sl, r0
 8005f76:	468b      	mov	fp, r1
 8005f78:	2503      	movs	r5, #3
 8005f7a:	4eac      	ldr	r6, [pc, #688]	; (800622c <_dtoa_r+0x61c>)
 8005f7c:	b957      	cbnz	r7, 8005f94 <_dtoa_r+0x384>
 8005f7e:	4642      	mov	r2, r8
 8005f80:	464b      	mov	r3, r9
 8005f82:	4650      	mov	r0, sl
 8005f84:	4659      	mov	r1, fp
 8005f86:	f7fa fc81 	bl	800088c <__aeabi_ddiv>
 8005f8a:	4682      	mov	sl, r0
 8005f8c:	468b      	mov	fp, r1
 8005f8e:	e028      	b.n	8005fe2 <_dtoa_r+0x3d2>
 8005f90:	2502      	movs	r5, #2
 8005f92:	e7f2      	b.n	8005f7a <_dtoa_r+0x36a>
 8005f94:	07f9      	lsls	r1, r7, #31
 8005f96:	d508      	bpl.n	8005faa <_dtoa_r+0x39a>
 8005f98:	4640      	mov	r0, r8
 8005f9a:	4649      	mov	r1, r9
 8005f9c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005fa0:	f7fa fb4a 	bl	8000638 <__aeabi_dmul>
 8005fa4:	3501      	adds	r5, #1
 8005fa6:	4680      	mov	r8, r0
 8005fa8:	4689      	mov	r9, r1
 8005faa:	107f      	asrs	r7, r7, #1
 8005fac:	3608      	adds	r6, #8
 8005fae:	e7e5      	b.n	8005f7c <_dtoa_r+0x36c>
 8005fb0:	f000 809b 	beq.w	80060ea <_dtoa_r+0x4da>
 8005fb4:	9b00      	ldr	r3, [sp, #0]
 8005fb6:	4f9d      	ldr	r7, [pc, #628]	; (800622c <_dtoa_r+0x61c>)
 8005fb8:	425e      	negs	r6, r3
 8005fba:	4b9b      	ldr	r3, [pc, #620]	; (8006228 <_dtoa_r+0x618>)
 8005fbc:	f006 020f 	and.w	r2, r6, #15
 8005fc0:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005fc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fc8:	ec51 0b19 	vmov	r0, r1, d9
 8005fcc:	f7fa fb34 	bl	8000638 <__aeabi_dmul>
 8005fd0:	1136      	asrs	r6, r6, #4
 8005fd2:	4682      	mov	sl, r0
 8005fd4:	468b      	mov	fp, r1
 8005fd6:	2300      	movs	r3, #0
 8005fd8:	2502      	movs	r5, #2
 8005fda:	2e00      	cmp	r6, #0
 8005fdc:	d17a      	bne.n	80060d4 <_dtoa_r+0x4c4>
 8005fde:	2b00      	cmp	r3, #0
 8005fe0:	d1d3      	bne.n	8005f8a <_dtoa_r+0x37a>
 8005fe2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	f000 8082 	beq.w	80060ee <_dtoa_r+0x4de>
 8005fea:	4b91      	ldr	r3, [pc, #580]	; (8006230 <_dtoa_r+0x620>)
 8005fec:	2200      	movs	r2, #0
 8005fee:	4650      	mov	r0, sl
 8005ff0:	4659      	mov	r1, fp
 8005ff2:	f7fa fd93 	bl	8000b1c <__aeabi_dcmplt>
 8005ff6:	2800      	cmp	r0, #0
 8005ff8:	d079      	beq.n	80060ee <_dtoa_r+0x4de>
 8005ffa:	9b03      	ldr	r3, [sp, #12]
 8005ffc:	2b00      	cmp	r3, #0
 8005ffe:	d076      	beq.n	80060ee <_dtoa_r+0x4de>
 8006000:	9b02      	ldr	r3, [sp, #8]
 8006002:	2b00      	cmp	r3, #0
 8006004:	dd36      	ble.n	8006074 <_dtoa_r+0x464>
 8006006:	9b00      	ldr	r3, [sp, #0]
 8006008:	4650      	mov	r0, sl
 800600a:	4659      	mov	r1, fp
 800600c:	1e5f      	subs	r7, r3, #1
 800600e:	2200      	movs	r2, #0
 8006010:	4b88      	ldr	r3, [pc, #544]	; (8006234 <_dtoa_r+0x624>)
 8006012:	f7fa fb11 	bl	8000638 <__aeabi_dmul>
 8006016:	9e02      	ldr	r6, [sp, #8]
 8006018:	4682      	mov	sl, r0
 800601a:	468b      	mov	fp, r1
 800601c:	3501      	adds	r5, #1
 800601e:	4628      	mov	r0, r5
 8006020:	f7fa faa0 	bl	8000564 <__aeabi_i2d>
 8006024:	4652      	mov	r2, sl
 8006026:	465b      	mov	r3, fp
 8006028:	f7fa fb06 	bl	8000638 <__aeabi_dmul>
 800602c:	4b82      	ldr	r3, [pc, #520]	; (8006238 <_dtoa_r+0x628>)
 800602e:	2200      	movs	r2, #0
 8006030:	f7fa f94c 	bl	80002cc <__adddf3>
 8006034:	46d0      	mov	r8, sl
 8006036:	46d9      	mov	r9, fp
 8006038:	4682      	mov	sl, r0
 800603a:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800603e:	2e00      	cmp	r6, #0
 8006040:	d158      	bne.n	80060f4 <_dtoa_r+0x4e4>
 8006042:	4b7e      	ldr	r3, [pc, #504]	; (800623c <_dtoa_r+0x62c>)
 8006044:	2200      	movs	r2, #0
 8006046:	4640      	mov	r0, r8
 8006048:	4649      	mov	r1, r9
 800604a:	f7fa f93d 	bl	80002c8 <__aeabi_dsub>
 800604e:	4652      	mov	r2, sl
 8006050:	465b      	mov	r3, fp
 8006052:	4680      	mov	r8, r0
 8006054:	4689      	mov	r9, r1
 8006056:	f7fa fd7f 	bl	8000b58 <__aeabi_dcmpgt>
 800605a:	2800      	cmp	r0, #0
 800605c:	f040 8295 	bne.w	800658a <_dtoa_r+0x97a>
 8006060:	4652      	mov	r2, sl
 8006062:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006066:	4640      	mov	r0, r8
 8006068:	4649      	mov	r1, r9
 800606a:	f7fa fd57 	bl	8000b1c <__aeabi_dcmplt>
 800606e:	2800      	cmp	r0, #0
 8006070:	f040 8289 	bne.w	8006586 <_dtoa_r+0x976>
 8006074:	ec5b ab19 	vmov	sl, fp, d9
 8006078:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800607a:	2b00      	cmp	r3, #0
 800607c:	f2c0 8148 	blt.w	8006310 <_dtoa_r+0x700>
 8006080:	9a00      	ldr	r2, [sp, #0]
 8006082:	2a0e      	cmp	r2, #14
 8006084:	f300 8144 	bgt.w	8006310 <_dtoa_r+0x700>
 8006088:	4b67      	ldr	r3, [pc, #412]	; (8006228 <_dtoa_r+0x618>)
 800608a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800608e:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006092:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006094:	2b00      	cmp	r3, #0
 8006096:	f280 80d5 	bge.w	8006244 <_dtoa_r+0x634>
 800609a:	9b03      	ldr	r3, [sp, #12]
 800609c:	2b00      	cmp	r3, #0
 800609e:	f300 80d1 	bgt.w	8006244 <_dtoa_r+0x634>
 80060a2:	f040 826f 	bne.w	8006584 <_dtoa_r+0x974>
 80060a6:	4b65      	ldr	r3, [pc, #404]	; (800623c <_dtoa_r+0x62c>)
 80060a8:	2200      	movs	r2, #0
 80060aa:	4640      	mov	r0, r8
 80060ac:	4649      	mov	r1, r9
 80060ae:	f7fa fac3 	bl	8000638 <__aeabi_dmul>
 80060b2:	4652      	mov	r2, sl
 80060b4:	465b      	mov	r3, fp
 80060b6:	f7fa fd45 	bl	8000b44 <__aeabi_dcmpge>
 80060ba:	9e03      	ldr	r6, [sp, #12]
 80060bc:	4637      	mov	r7, r6
 80060be:	2800      	cmp	r0, #0
 80060c0:	f040 8245 	bne.w	800654e <_dtoa_r+0x93e>
 80060c4:	9d01      	ldr	r5, [sp, #4]
 80060c6:	2331      	movs	r3, #49	; 0x31
 80060c8:	f805 3b01 	strb.w	r3, [r5], #1
 80060cc:	9b00      	ldr	r3, [sp, #0]
 80060ce:	3301      	adds	r3, #1
 80060d0:	9300      	str	r3, [sp, #0]
 80060d2:	e240      	b.n	8006556 <_dtoa_r+0x946>
 80060d4:	07f2      	lsls	r2, r6, #31
 80060d6:	d505      	bpl.n	80060e4 <_dtoa_r+0x4d4>
 80060d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060dc:	f7fa faac 	bl	8000638 <__aeabi_dmul>
 80060e0:	3501      	adds	r5, #1
 80060e2:	2301      	movs	r3, #1
 80060e4:	1076      	asrs	r6, r6, #1
 80060e6:	3708      	adds	r7, #8
 80060e8:	e777      	b.n	8005fda <_dtoa_r+0x3ca>
 80060ea:	2502      	movs	r5, #2
 80060ec:	e779      	b.n	8005fe2 <_dtoa_r+0x3d2>
 80060ee:	9f00      	ldr	r7, [sp, #0]
 80060f0:	9e03      	ldr	r6, [sp, #12]
 80060f2:	e794      	b.n	800601e <_dtoa_r+0x40e>
 80060f4:	9901      	ldr	r1, [sp, #4]
 80060f6:	4b4c      	ldr	r3, [pc, #304]	; (8006228 <_dtoa_r+0x618>)
 80060f8:	4431      	add	r1, r6
 80060fa:	910d      	str	r1, [sp, #52]	; 0x34
 80060fc:	9908      	ldr	r1, [sp, #32]
 80060fe:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006102:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006106:	2900      	cmp	r1, #0
 8006108:	d043      	beq.n	8006192 <_dtoa_r+0x582>
 800610a:	494d      	ldr	r1, [pc, #308]	; (8006240 <_dtoa_r+0x630>)
 800610c:	2000      	movs	r0, #0
 800610e:	f7fa fbbd 	bl	800088c <__aeabi_ddiv>
 8006112:	4652      	mov	r2, sl
 8006114:	465b      	mov	r3, fp
 8006116:	f7fa f8d7 	bl	80002c8 <__aeabi_dsub>
 800611a:	9d01      	ldr	r5, [sp, #4]
 800611c:	4682      	mov	sl, r0
 800611e:	468b      	mov	fp, r1
 8006120:	4649      	mov	r1, r9
 8006122:	4640      	mov	r0, r8
 8006124:	f7fa fd38 	bl	8000b98 <__aeabi_d2iz>
 8006128:	4606      	mov	r6, r0
 800612a:	f7fa fa1b 	bl	8000564 <__aeabi_i2d>
 800612e:	4602      	mov	r2, r0
 8006130:	460b      	mov	r3, r1
 8006132:	4640      	mov	r0, r8
 8006134:	4649      	mov	r1, r9
 8006136:	f7fa f8c7 	bl	80002c8 <__aeabi_dsub>
 800613a:	3630      	adds	r6, #48	; 0x30
 800613c:	f805 6b01 	strb.w	r6, [r5], #1
 8006140:	4652      	mov	r2, sl
 8006142:	465b      	mov	r3, fp
 8006144:	4680      	mov	r8, r0
 8006146:	4689      	mov	r9, r1
 8006148:	f7fa fce8 	bl	8000b1c <__aeabi_dcmplt>
 800614c:	2800      	cmp	r0, #0
 800614e:	d163      	bne.n	8006218 <_dtoa_r+0x608>
 8006150:	4642      	mov	r2, r8
 8006152:	464b      	mov	r3, r9
 8006154:	4936      	ldr	r1, [pc, #216]	; (8006230 <_dtoa_r+0x620>)
 8006156:	2000      	movs	r0, #0
 8006158:	f7fa f8b6 	bl	80002c8 <__aeabi_dsub>
 800615c:	4652      	mov	r2, sl
 800615e:	465b      	mov	r3, fp
 8006160:	f7fa fcdc 	bl	8000b1c <__aeabi_dcmplt>
 8006164:	2800      	cmp	r0, #0
 8006166:	f040 80b5 	bne.w	80062d4 <_dtoa_r+0x6c4>
 800616a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800616c:	429d      	cmp	r5, r3
 800616e:	d081      	beq.n	8006074 <_dtoa_r+0x464>
 8006170:	4b30      	ldr	r3, [pc, #192]	; (8006234 <_dtoa_r+0x624>)
 8006172:	2200      	movs	r2, #0
 8006174:	4650      	mov	r0, sl
 8006176:	4659      	mov	r1, fp
 8006178:	f7fa fa5e 	bl	8000638 <__aeabi_dmul>
 800617c:	4b2d      	ldr	r3, [pc, #180]	; (8006234 <_dtoa_r+0x624>)
 800617e:	4682      	mov	sl, r0
 8006180:	468b      	mov	fp, r1
 8006182:	4640      	mov	r0, r8
 8006184:	4649      	mov	r1, r9
 8006186:	2200      	movs	r2, #0
 8006188:	f7fa fa56 	bl	8000638 <__aeabi_dmul>
 800618c:	4680      	mov	r8, r0
 800618e:	4689      	mov	r9, r1
 8006190:	e7c6      	b.n	8006120 <_dtoa_r+0x510>
 8006192:	4650      	mov	r0, sl
 8006194:	4659      	mov	r1, fp
 8006196:	f7fa fa4f 	bl	8000638 <__aeabi_dmul>
 800619a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800619c:	9d01      	ldr	r5, [sp, #4]
 800619e:	930f      	str	r3, [sp, #60]	; 0x3c
 80061a0:	4682      	mov	sl, r0
 80061a2:	468b      	mov	fp, r1
 80061a4:	4649      	mov	r1, r9
 80061a6:	4640      	mov	r0, r8
 80061a8:	f7fa fcf6 	bl	8000b98 <__aeabi_d2iz>
 80061ac:	4606      	mov	r6, r0
 80061ae:	f7fa f9d9 	bl	8000564 <__aeabi_i2d>
 80061b2:	3630      	adds	r6, #48	; 0x30
 80061b4:	4602      	mov	r2, r0
 80061b6:	460b      	mov	r3, r1
 80061b8:	4640      	mov	r0, r8
 80061ba:	4649      	mov	r1, r9
 80061bc:	f7fa f884 	bl	80002c8 <__aeabi_dsub>
 80061c0:	f805 6b01 	strb.w	r6, [r5], #1
 80061c4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80061c6:	429d      	cmp	r5, r3
 80061c8:	4680      	mov	r8, r0
 80061ca:	4689      	mov	r9, r1
 80061cc:	f04f 0200 	mov.w	r2, #0
 80061d0:	d124      	bne.n	800621c <_dtoa_r+0x60c>
 80061d2:	4b1b      	ldr	r3, [pc, #108]	; (8006240 <_dtoa_r+0x630>)
 80061d4:	4650      	mov	r0, sl
 80061d6:	4659      	mov	r1, fp
 80061d8:	f7fa f878 	bl	80002cc <__adddf3>
 80061dc:	4602      	mov	r2, r0
 80061de:	460b      	mov	r3, r1
 80061e0:	4640      	mov	r0, r8
 80061e2:	4649      	mov	r1, r9
 80061e4:	f7fa fcb8 	bl	8000b58 <__aeabi_dcmpgt>
 80061e8:	2800      	cmp	r0, #0
 80061ea:	d173      	bne.n	80062d4 <_dtoa_r+0x6c4>
 80061ec:	4652      	mov	r2, sl
 80061ee:	465b      	mov	r3, fp
 80061f0:	4913      	ldr	r1, [pc, #76]	; (8006240 <_dtoa_r+0x630>)
 80061f2:	2000      	movs	r0, #0
 80061f4:	f7fa f868 	bl	80002c8 <__aeabi_dsub>
 80061f8:	4602      	mov	r2, r0
 80061fa:	460b      	mov	r3, r1
 80061fc:	4640      	mov	r0, r8
 80061fe:	4649      	mov	r1, r9
 8006200:	f7fa fc8c 	bl	8000b1c <__aeabi_dcmplt>
 8006204:	2800      	cmp	r0, #0
 8006206:	f43f af35 	beq.w	8006074 <_dtoa_r+0x464>
 800620a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800620c:	1e6b      	subs	r3, r5, #1
 800620e:	930f      	str	r3, [sp, #60]	; 0x3c
 8006210:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006214:	2b30      	cmp	r3, #48	; 0x30
 8006216:	d0f8      	beq.n	800620a <_dtoa_r+0x5fa>
 8006218:	9700      	str	r7, [sp, #0]
 800621a:	e049      	b.n	80062b0 <_dtoa_r+0x6a0>
 800621c:	4b05      	ldr	r3, [pc, #20]	; (8006234 <_dtoa_r+0x624>)
 800621e:	f7fa fa0b 	bl	8000638 <__aeabi_dmul>
 8006222:	4680      	mov	r8, r0
 8006224:	4689      	mov	r9, r1
 8006226:	e7bd      	b.n	80061a4 <_dtoa_r+0x594>
 8006228:	08007eb8 	.word	0x08007eb8
 800622c:	08007e90 	.word	0x08007e90
 8006230:	3ff00000 	.word	0x3ff00000
 8006234:	40240000 	.word	0x40240000
 8006238:	401c0000 	.word	0x401c0000
 800623c:	40140000 	.word	0x40140000
 8006240:	3fe00000 	.word	0x3fe00000
 8006244:	9d01      	ldr	r5, [sp, #4]
 8006246:	4656      	mov	r6, sl
 8006248:	465f      	mov	r7, fp
 800624a:	4642      	mov	r2, r8
 800624c:	464b      	mov	r3, r9
 800624e:	4630      	mov	r0, r6
 8006250:	4639      	mov	r1, r7
 8006252:	f7fa fb1b 	bl	800088c <__aeabi_ddiv>
 8006256:	f7fa fc9f 	bl	8000b98 <__aeabi_d2iz>
 800625a:	4682      	mov	sl, r0
 800625c:	f7fa f982 	bl	8000564 <__aeabi_i2d>
 8006260:	4642      	mov	r2, r8
 8006262:	464b      	mov	r3, r9
 8006264:	f7fa f9e8 	bl	8000638 <__aeabi_dmul>
 8006268:	4602      	mov	r2, r0
 800626a:	460b      	mov	r3, r1
 800626c:	4630      	mov	r0, r6
 800626e:	4639      	mov	r1, r7
 8006270:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006274:	f7fa f828 	bl	80002c8 <__aeabi_dsub>
 8006278:	f805 6b01 	strb.w	r6, [r5], #1
 800627c:	9e01      	ldr	r6, [sp, #4]
 800627e:	9f03      	ldr	r7, [sp, #12]
 8006280:	1bae      	subs	r6, r5, r6
 8006282:	42b7      	cmp	r7, r6
 8006284:	4602      	mov	r2, r0
 8006286:	460b      	mov	r3, r1
 8006288:	d135      	bne.n	80062f6 <_dtoa_r+0x6e6>
 800628a:	f7fa f81f 	bl	80002cc <__adddf3>
 800628e:	4642      	mov	r2, r8
 8006290:	464b      	mov	r3, r9
 8006292:	4606      	mov	r6, r0
 8006294:	460f      	mov	r7, r1
 8006296:	f7fa fc5f 	bl	8000b58 <__aeabi_dcmpgt>
 800629a:	b9d0      	cbnz	r0, 80062d2 <_dtoa_r+0x6c2>
 800629c:	4642      	mov	r2, r8
 800629e:	464b      	mov	r3, r9
 80062a0:	4630      	mov	r0, r6
 80062a2:	4639      	mov	r1, r7
 80062a4:	f7fa fc30 	bl	8000b08 <__aeabi_dcmpeq>
 80062a8:	b110      	cbz	r0, 80062b0 <_dtoa_r+0x6a0>
 80062aa:	f01a 0f01 	tst.w	sl, #1
 80062ae:	d110      	bne.n	80062d2 <_dtoa_r+0x6c2>
 80062b0:	4620      	mov	r0, r4
 80062b2:	ee18 1a10 	vmov	r1, s16
 80062b6:	f000 fbed 	bl	8006a94 <_Bfree>
 80062ba:	2300      	movs	r3, #0
 80062bc:	9800      	ldr	r0, [sp, #0]
 80062be:	702b      	strb	r3, [r5, #0]
 80062c0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80062c2:	3001      	adds	r0, #1
 80062c4:	6018      	str	r0, [r3, #0]
 80062c6:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	f43f acf1 	beq.w	8005cb0 <_dtoa_r+0xa0>
 80062ce:	601d      	str	r5, [r3, #0]
 80062d0:	e4ee      	b.n	8005cb0 <_dtoa_r+0xa0>
 80062d2:	9f00      	ldr	r7, [sp, #0]
 80062d4:	462b      	mov	r3, r5
 80062d6:	461d      	mov	r5, r3
 80062d8:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80062dc:	2a39      	cmp	r2, #57	; 0x39
 80062de:	d106      	bne.n	80062ee <_dtoa_r+0x6de>
 80062e0:	9a01      	ldr	r2, [sp, #4]
 80062e2:	429a      	cmp	r2, r3
 80062e4:	d1f7      	bne.n	80062d6 <_dtoa_r+0x6c6>
 80062e6:	9901      	ldr	r1, [sp, #4]
 80062e8:	2230      	movs	r2, #48	; 0x30
 80062ea:	3701      	adds	r7, #1
 80062ec:	700a      	strb	r2, [r1, #0]
 80062ee:	781a      	ldrb	r2, [r3, #0]
 80062f0:	3201      	adds	r2, #1
 80062f2:	701a      	strb	r2, [r3, #0]
 80062f4:	e790      	b.n	8006218 <_dtoa_r+0x608>
 80062f6:	4ba6      	ldr	r3, [pc, #664]	; (8006590 <_dtoa_r+0x980>)
 80062f8:	2200      	movs	r2, #0
 80062fa:	f7fa f99d 	bl	8000638 <__aeabi_dmul>
 80062fe:	2200      	movs	r2, #0
 8006300:	2300      	movs	r3, #0
 8006302:	4606      	mov	r6, r0
 8006304:	460f      	mov	r7, r1
 8006306:	f7fa fbff 	bl	8000b08 <__aeabi_dcmpeq>
 800630a:	2800      	cmp	r0, #0
 800630c:	d09d      	beq.n	800624a <_dtoa_r+0x63a>
 800630e:	e7cf      	b.n	80062b0 <_dtoa_r+0x6a0>
 8006310:	9a08      	ldr	r2, [sp, #32]
 8006312:	2a00      	cmp	r2, #0
 8006314:	f000 80d7 	beq.w	80064c6 <_dtoa_r+0x8b6>
 8006318:	9a06      	ldr	r2, [sp, #24]
 800631a:	2a01      	cmp	r2, #1
 800631c:	f300 80ba 	bgt.w	8006494 <_dtoa_r+0x884>
 8006320:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006322:	2a00      	cmp	r2, #0
 8006324:	f000 80b2 	beq.w	800648c <_dtoa_r+0x87c>
 8006328:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800632c:	9e07      	ldr	r6, [sp, #28]
 800632e:	9d04      	ldr	r5, [sp, #16]
 8006330:	9a04      	ldr	r2, [sp, #16]
 8006332:	441a      	add	r2, r3
 8006334:	9204      	str	r2, [sp, #16]
 8006336:	9a05      	ldr	r2, [sp, #20]
 8006338:	2101      	movs	r1, #1
 800633a:	441a      	add	r2, r3
 800633c:	4620      	mov	r0, r4
 800633e:	9205      	str	r2, [sp, #20]
 8006340:	f000 fc60 	bl	8006c04 <__i2b>
 8006344:	4607      	mov	r7, r0
 8006346:	2d00      	cmp	r5, #0
 8006348:	dd0c      	ble.n	8006364 <_dtoa_r+0x754>
 800634a:	9b05      	ldr	r3, [sp, #20]
 800634c:	2b00      	cmp	r3, #0
 800634e:	dd09      	ble.n	8006364 <_dtoa_r+0x754>
 8006350:	42ab      	cmp	r3, r5
 8006352:	9a04      	ldr	r2, [sp, #16]
 8006354:	bfa8      	it	ge
 8006356:	462b      	movge	r3, r5
 8006358:	1ad2      	subs	r2, r2, r3
 800635a:	9204      	str	r2, [sp, #16]
 800635c:	9a05      	ldr	r2, [sp, #20]
 800635e:	1aed      	subs	r5, r5, r3
 8006360:	1ad3      	subs	r3, r2, r3
 8006362:	9305      	str	r3, [sp, #20]
 8006364:	9b07      	ldr	r3, [sp, #28]
 8006366:	b31b      	cbz	r3, 80063b0 <_dtoa_r+0x7a0>
 8006368:	9b08      	ldr	r3, [sp, #32]
 800636a:	2b00      	cmp	r3, #0
 800636c:	f000 80af 	beq.w	80064ce <_dtoa_r+0x8be>
 8006370:	2e00      	cmp	r6, #0
 8006372:	dd13      	ble.n	800639c <_dtoa_r+0x78c>
 8006374:	4639      	mov	r1, r7
 8006376:	4632      	mov	r2, r6
 8006378:	4620      	mov	r0, r4
 800637a:	f000 fd03 	bl	8006d84 <__pow5mult>
 800637e:	ee18 2a10 	vmov	r2, s16
 8006382:	4601      	mov	r1, r0
 8006384:	4607      	mov	r7, r0
 8006386:	4620      	mov	r0, r4
 8006388:	f000 fc52 	bl	8006c30 <__multiply>
 800638c:	ee18 1a10 	vmov	r1, s16
 8006390:	4680      	mov	r8, r0
 8006392:	4620      	mov	r0, r4
 8006394:	f000 fb7e 	bl	8006a94 <_Bfree>
 8006398:	ee08 8a10 	vmov	s16, r8
 800639c:	9b07      	ldr	r3, [sp, #28]
 800639e:	1b9a      	subs	r2, r3, r6
 80063a0:	d006      	beq.n	80063b0 <_dtoa_r+0x7a0>
 80063a2:	ee18 1a10 	vmov	r1, s16
 80063a6:	4620      	mov	r0, r4
 80063a8:	f000 fcec 	bl	8006d84 <__pow5mult>
 80063ac:	ee08 0a10 	vmov	s16, r0
 80063b0:	2101      	movs	r1, #1
 80063b2:	4620      	mov	r0, r4
 80063b4:	f000 fc26 	bl	8006c04 <__i2b>
 80063b8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	4606      	mov	r6, r0
 80063be:	f340 8088 	ble.w	80064d2 <_dtoa_r+0x8c2>
 80063c2:	461a      	mov	r2, r3
 80063c4:	4601      	mov	r1, r0
 80063c6:	4620      	mov	r0, r4
 80063c8:	f000 fcdc 	bl	8006d84 <__pow5mult>
 80063cc:	9b06      	ldr	r3, [sp, #24]
 80063ce:	2b01      	cmp	r3, #1
 80063d0:	4606      	mov	r6, r0
 80063d2:	f340 8081 	ble.w	80064d8 <_dtoa_r+0x8c8>
 80063d6:	f04f 0800 	mov.w	r8, #0
 80063da:	6933      	ldr	r3, [r6, #16]
 80063dc:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 80063e0:	6918      	ldr	r0, [r3, #16]
 80063e2:	f000 fbbf 	bl	8006b64 <__hi0bits>
 80063e6:	f1c0 0020 	rsb	r0, r0, #32
 80063ea:	9b05      	ldr	r3, [sp, #20]
 80063ec:	4418      	add	r0, r3
 80063ee:	f010 001f 	ands.w	r0, r0, #31
 80063f2:	f000 8092 	beq.w	800651a <_dtoa_r+0x90a>
 80063f6:	f1c0 0320 	rsb	r3, r0, #32
 80063fa:	2b04      	cmp	r3, #4
 80063fc:	f340 808a 	ble.w	8006514 <_dtoa_r+0x904>
 8006400:	f1c0 001c 	rsb	r0, r0, #28
 8006404:	9b04      	ldr	r3, [sp, #16]
 8006406:	4403      	add	r3, r0
 8006408:	9304      	str	r3, [sp, #16]
 800640a:	9b05      	ldr	r3, [sp, #20]
 800640c:	4403      	add	r3, r0
 800640e:	4405      	add	r5, r0
 8006410:	9305      	str	r3, [sp, #20]
 8006412:	9b04      	ldr	r3, [sp, #16]
 8006414:	2b00      	cmp	r3, #0
 8006416:	dd07      	ble.n	8006428 <_dtoa_r+0x818>
 8006418:	ee18 1a10 	vmov	r1, s16
 800641c:	461a      	mov	r2, r3
 800641e:	4620      	mov	r0, r4
 8006420:	f000 fd0a 	bl	8006e38 <__lshift>
 8006424:	ee08 0a10 	vmov	s16, r0
 8006428:	9b05      	ldr	r3, [sp, #20]
 800642a:	2b00      	cmp	r3, #0
 800642c:	dd05      	ble.n	800643a <_dtoa_r+0x82a>
 800642e:	4631      	mov	r1, r6
 8006430:	461a      	mov	r2, r3
 8006432:	4620      	mov	r0, r4
 8006434:	f000 fd00 	bl	8006e38 <__lshift>
 8006438:	4606      	mov	r6, r0
 800643a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800643c:	2b00      	cmp	r3, #0
 800643e:	d06e      	beq.n	800651e <_dtoa_r+0x90e>
 8006440:	ee18 0a10 	vmov	r0, s16
 8006444:	4631      	mov	r1, r6
 8006446:	f000 fd67 	bl	8006f18 <__mcmp>
 800644a:	2800      	cmp	r0, #0
 800644c:	da67      	bge.n	800651e <_dtoa_r+0x90e>
 800644e:	9b00      	ldr	r3, [sp, #0]
 8006450:	3b01      	subs	r3, #1
 8006452:	ee18 1a10 	vmov	r1, s16
 8006456:	9300      	str	r3, [sp, #0]
 8006458:	220a      	movs	r2, #10
 800645a:	2300      	movs	r3, #0
 800645c:	4620      	mov	r0, r4
 800645e:	f000 fb3b 	bl	8006ad8 <__multadd>
 8006462:	9b08      	ldr	r3, [sp, #32]
 8006464:	ee08 0a10 	vmov	s16, r0
 8006468:	2b00      	cmp	r3, #0
 800646a:	f000 81b1 	beq.w	80067d0 <_dtoa_r+0xbc0>
 800646e:	2300      	movs	r3, #0
 8006470:	4639      	mov	r1, r7
 8006472:	220a      	movs	r2, #10
 8006474:	4620      	mov	r0, r4
 8006476:	f000 fb2f 	bl	8006ad8 <__multadd>
 800647a:	9b02      	ldr	r3, [sp, #8]
 800647c:	2b00      	cmp	r3, #0
 800647e:	4607      	mov	r7, r0
 8006480:	f300 808e 	bgt.w	80065a0 <_dtoa_r+0x990>
 8006484:	9b06      	ldr	r3, [sp, #24]
 8006486:	2b02      	cmp	r3, #2
 8006488:	dc51      	bgt.n	800652e <_dtoa_r+0x91e>
 800648a:	e089      	b.n	80065a0 <_dtoa_r+0x990>
 800648c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800648e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006492:	e74b      	b.n	800632c <_dtoa_r+0x71c>
 8006494:	9b03      	ldr	r3, [sp, #12]
 8006496:	1e5e      	subs	r6, r3, #1
 8006498:	9b07      	ldr	r3, [sp, #28]
 800649a:	42b3      	cmp	r3, r6
 800649c:	bfbf      	itttt	lt
 800649e:	9b07      	ldrlt	r3, [sp, #28]
 80064a0:	9607      	strlt	r6, [sp, #28]
 80064a2:	1af2      	sublt	r2, r6, r3
 80064a4:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 80064a6:	bfb6      	itet	lt
 80064a8:	189b      	addlt	r3, r3, r2
 80064aa:	1b9e      	subge	r6, r3, r6
 80064ac:	930a      	strlt	r3, [sp, #40]	; 0x28
 80064ae:	9b03      	ldr	r3, [sp, #12]
 80064b0:	bfb8      	it	lt
 80064b2:	2600      	movlt	r6, #0
 80064b4:	2b00      	cmp	r3, #0
 80064b6:	bfb7      	itett	lt
 80064b8:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 80064bc:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 80064c0:	1a9d      	sublt	r5, r3, r2
 80064c2:	2300      	movlt	r3, #0
 80064c4:	e734      	b.n	8006330 <_dtoa_r+0x720>
 80064c6:	9e07      	ldr	r6, [sp, #28]
 80064c8:	9d04      	ldr	r5, [sp, #16]
 80064ca:	9f08      	ldr	r7, [sp, #32]
 80064cc:	e73b      	b.n	8006346 <_dtoa_r+0x736>
 80064ce:	9a07      	ldr	r2, [sp, #28]
 80064d0:	e767      	b.n	80063a2 <_dtoa_r+0x792>
 80064d2:	9b06      	ldr	r3, [sp, #24]
 80064d4:	2b01      	cmp	r3, #1
 80064d6:	dc18      	bgt.n	800650a <_dtoa_r+0x8fa>
 80064d8:	f1ba 0f00 	cmp.w	sl, #0
 80064dc:	d115      	bne.n	800650a <_dtoa_r+0x8fa>
 80064de:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80064e2:	b993      	cbnz	r3, 800650a <_dtoa_r+0x8fa>
 80064e4:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 80064e8:	0d1b      	lsrs	r3, r3, #20
 80064ea:	051b      	lsls	r3, r3, #20
 80064ec:	b183      	cbz	r3, 8006510 <_dtoa_r+0x900>
 80064ee:	9b04      	ldr	r3, [sp, #16]
 80064f0:	3301      	adds	r3, #1
 80064f2:	9304      	str	r3, [sp, #16]
 80064f4:	9b05      	ldr	r3, [sp, #20]
 80064f6:	3301      	adds	r3, #1
 80064f8:	9305      	str	r3, [sp, #20]
 80064fa:	f04f 0801 	mov.w	r8, #1
 80064fe:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006500:	2b00      	cmp	r3, #0
 8006502:	f47f af6a 	bne.w	80063da <_dtoa_r+0x7ca>
 8006506:	2001      	movs	r0, #1
 8006508:	e76f      	b.n	80063ea <_dtoa_r+0x7da>
 800650a:	f04f 0800 	mov.w	r8, #0
 800650e:	e7f6      	b.n	80064fe <_dtoa_r+0x8ee>
 8006510:	4698      	mov	r8, r3
 8006512:	e7f4      	b.n	80064fe <_dtoa_r+0x8ee>
 8006514:	f43f af7d 	beq.w	8006412 <_dtoa_r+0x802>
 8006518:	4618      	mov	r0, r3
 800651a:	301c      	adds	r0, #28
 800651c:	e772      	b.n	8006404 <_dtoa_r+0x7f4>
 800651e:	9b03      	ldr	r3, [sp, #12]
 8006520:	2b00      	cmp	r3, #0
 8006522:	dc37      	bgt.n	8006594 <_dtoa_r+0x984>
 8006524:	9b06      	ldr	r3, [sp, #24]
 8006526:	2b02      	cmp	r3, #2
 8006528:	dd34      	ble.n	8006594 <_dtoa_r+0x984>
 800652a:	9b03      	ldr	r3, [sp, #12]
 800652c:	9302      	str	r3, [sp, #8]
 800652e:	9b02      	ldr	r3, [sp, #8]
 8006530:	b96b      	cbnz	r3, 800654e <_dtoa_r+0x93e>
 8006532:	4631      	mov	r1, r6
 8006534:	2205      	movs	r2, #5
 8006536:	4620      	mov	r0, r4
 8006538:	f000 face 	bl	8006ad8 <__multadd>
 800653c:	4601      	mov	r1, r0
 800653e:	4606      	mov	r6, r0
 8006540:	ee18 0a10 	vmov	r0, s16
 8006544:	f000 fce8 	bl	8006f18 <__mcmp>
 8006548:	2800      	cmp	r0, #0
 800654a:	f73f adbb 	bgt.w	80060c4 <_dtoa_r+0x4b4>
 800654e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006550:	9d01      	ldr	r5, [sp, #4]
 8006552:	43db      	mvns	r3, r3
 8006554:	9300      	str	r3, [sp, #0]
 8006556:	f04f 0800 	mov.w	r8, #0
 800655a:	4631      	mov	r1, r6
 800655c:	4620      	mov	r0, r4
 800655e:	f000 fa99 	bl	8006a94 <_Bfree>
 8006562:	2f00      	cmp	r7, #0
 8006564:	f43f aea4 	beq.w	80062b0 <_dtoa_r+0x6a0>
 8006568:	f1b8 0f00 	cmp.w	r8, #0
 800656c:	d005      	beq.n	800657a <_dtoa_r+0x96a>
 800656e:	45b8      	cmp	r8, r7
 8006570:	d003      	beq.n	800657a <_dtoa_r+0x96a>
 8006572:	4641      	mov	r1, r8
 8006574:	4620      	mov	r0, r4
 8006576:	f000 fa8d 	bl	8006a94 <_Bfree>
 800657a:	4639      	mov	r1, r7
 800657c:	4620      	mov	r0, r4
 800657e:	f000 fa89 	bl	8006a94 <_Bfree>
 8006582:	e695      	b.n	80062b0 <_dtoa_r+0x6a0>
 8006584:	2600      	movs	r6, #0
 8006586:	4637      	mov	r7, r6
 8006588:	e7e1      	b.n	800654e <_dtoa_r+0x93e>
 800658a:	9700      	str	r7, [sp, #0]
 800658c:	4637      	mov	r7, r6
 800658e:	e599      	b.n	80060c4 <_dtoa_r+0x4b4>
 8006590:	40240000 	.word	0x40240000
 8006594:	9b08      	ldr	r3, [sp, #32]
 8006596:	2b00      	cmp	r3, #0
 8006598:	f000 80ca 	beq.w	8006730 <_dtoa_r+0xb20>
 800659c:	9b03      	ldr	r3, [sp, #12]
 800659e:	9302      	str	r3, [sp, #8]
 80065a0:	2d00      	cmp	r5, #0
 80065a2:	dd05      	ble.n	80065b0 <_dtoa_r+0x9a0>
 80065a4:	4639      	mov	r1, r7
 80065a6:	462a      	mov	r2, r5
 80065a8:	4620      	mov	r0, r4
 80065aa:	f000 fc45 	bl	8006e38 <__lshift>
 80065ae:	4607      	mov	r7, r0
 80065b0:	f1b8 0f00 	cmp.w	r8, #0
 80065b4:	d05b      	beq.n	800666e <_dtoa_r+0xa5e>
 80065b6:	6879      	ldr	r1, [r7, #4]
 80065b8:	4620      	mov	r0, r4
 80065ba:	f000 fa2b 	bl	8006a14 <_Balloc>
 80065be:	4605      	mov	r5, r0
 80065c0:	b928      	cbnz	r0, 80065ce <_dtoa_r+0x9be>
 80065c2:	4b87      	ldr	r3, [pc, #540]	; (80067e0 <_dtoa_r+0xbd0>)
 80065c4:	4602      	mov	r2, r0
 80065c6:	f240 21ea 	movw	r1, #746	; 0x2ea
 80065ca:	f7ff bb3b 	b.w	8005c44 <_dtoa_r+0x34>
 80065ce:	693a      	ldr	r2, [r7, #16]
 80065d0:	3202      	adds	r2, #2
 80065d2:	0092      	lsls	r2, r2, #2
 80065d4:	f107 010c 	add.w	r1, r7, #12
 80065d8:	300c      	adds	r0, #12
 80065da:	f000 fa0d 	bl	80069f8 <memcpy>
 80065de:	2201      	movs	r2, #1
 80065e0:	4629      	mov	r1, r5
 80065e2:	4620      	mov	r0, r4
 80065e4:	f000 fc28 	bl	8006e38 <__lshift>
 80065e8:	9b01      	ldr	r3, [sp, #4]
 80065ea:	f103 0901 	add.w	r9, r3, #1
 80065ee:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 80065f2:	4413      	add	r3, r2
 80065f4:	9305      	str	r3, [sp, #20]
 80065f6:	f00a 0301 	and.w	r3, sl, #1
 80065fa:	46b8      	mov	r8, r7
 80065fc:	9304      	str	r3, [sp, #16]
 80065fe:	4607      	mov	r7, r0
 8006600:	4631      	mov	r1, r6
 8006602:	ee18 0a10 	vmov	r0, s16
 8006606:	f7ff fa75 	bl	8005af4 <quorem>
 800660a:	4641      	mov	r1, r8
 800660c:	9002      	str	r0, [sp, #8]
 800660e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006612:	ee18 0a10 	vmov	r0, s16
 8006616:	f000 fc7f 	bl	8006f18 <__mcmp>
 800661a:	463a      	mov	r2, r7
 800661c:	9003      	str	r0, [sp, #12]
 800661e:	4631      	mov	r1, r6
 8006620:	4620      	mov	r0, r4
 8006622:	f000 fc95 	bl	8006f50 <__mdiff>
 8006626:	68c2      	ldr	r2, [r0, #12]
 8006628:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800662c:	4605      	mov	r5, r0
 800662e:	bb02      	cbnz	r2, 8006672 <_dtoa_r+0xa62>
 8006630:	4601      	mov	r1, r0
 8006632:	ee18 0a10 	vmov	r0, s16
 8006636:	f000 fc6f 	bl	8006f18 <__mcmp>
 800663a:	4602      	mov	r2, r0
 800663c:	4629      	mov	r1, r5
 800663e:	4620      	mov	r0, r4
 8006640:	9207      	str	r2, [sp, #28]
 8006642:	f000 fa27 	bl	8006a94 <_Bfree>
 8006646:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800664a:	ea43 0102 	orr.w	r1, r3, r2
 800664e:	9b04      	ldr	r3, [sp, #16]
 8006650:	430b      	orrs	r3, r1
 8006652:	464d      	mov	r5, r9
 8006654:	d10f      	bne.n	8006676 <_dtoa_r+0xa66>
 8006656:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800665a:	d02a      	beq.n	80066b2 <_dtoa_r+0xaa2>
 800665c:	9b03      	ldr	r3, [sp, #12]
 800665e:	2b00      	cmp	r3, #0
 8006660:	dd02      	ble.n	8006668 <_dtoa_r+0xa58>
 8006662:	9b02      	ldr	r3, [sp, #8]
 8006664:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8006668:	f88b a000 	strb.w	sl, [fp]
 800666c:	e775      	b.n	800655a <_dtoa_r+0x94a>
 800666e:	4638      	mov	r0, r7
 8006670:	e7ba      	b.n	80065e8 <_dtoa_r+0x9d8>
 8006672:	2201      	movs	r2, #1
 8006674:	e7e2      	b.n	800663c <_dtoa_r+0xa2c>
 8006676:	9b03      	ldr	r3, [sp, #12]
 8006678:	2b00      	cmp	r3, #0
 800667a:	db04      	blt.n	8006686 <_dtoa_r+0xa76>
 800667c:	9906      	ldr	r1, [sp, #24]
 800667e:	430b      	orrs	r3, r1
 8006680:	9904      	ldr	r1, [sp, #16]
 8006682:	430b      	orrs	r3, r1
 8006684:	d122      	bne.n	80066cc <_dtoa_r+0xabc>
 8006686:	2a00      	cmp	r2, #0
 8006688:	ddee      	ble.n	8006668 <_dtoa_r+0xa58>
 800668a:	ee18 1a10 	vmov	r1, s16
 800668e:	2201      	movs	r2, #1
 8006690:	4620      	mov	r0, r4
 8006692:	f000 fbd1 	bl	8006e38 <__lshift>
 8006696:	4631      	mov	r1, r6
 8006698:	ee08 0a10 	vmov	s16, r0
 800669c:	f000 fc3c 	bl	8006f18 <__mcmp>
 80066a0:	2800      	cmp	r0, #0
 80066a2:	dc03      	bgt.n	80066ac <_dtoa_r+0xa9c>
 80066a4:	d1e0      	bne.n	8006668 <_dtoa_r+0xa58>
 80066a6:	f01a 0f01 	tst.w	sl, #1
 80066aa:	d0dd      	beq.n	8006668 <_dtoa_r+0xa58>
 80066ac:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80066b0:	d1d7      	bne.n	8006662 <_dtoa_r+0xa52>
 80066b2:	2339      	movs	r3, #57	; 0x39
 80066b4:	f88b 3000 	strb.w	r3, [fp]
 80066b8:	462b      	mov	r3, r5
 80066ba:	461d      	mov	r5, r3
 80066bc:	3b01      	subs	r3, #1
 80066be:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 80066c2:	2a39      	cmp	r2, #57	; 0x39
 80066c4:	d071      	beq.n	80067aa <_dtoa_r+0xb9a>
 80066c6:	3201      	adds	r2, #1
 80066c8:	701a      	strb	r2, [r3, #0]
 80066ca:	e746      	b.n	800655a <_dtoa_r+0x94a>
 80066cc:	2a00      	cmp	r2, #0
 80066ce:	dd07      	ble.n	80066e0 <_dtoa_r+0xad0>
 80066d0:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80066d4:	d0ed      	beq.n	80066b2 <_dtoa_r+0xaa2>
 80066d6:	f10a 0301 	add.w	r3, sl, #1
 80066da:	f88b 3000 	strb.w	r3, [fp]
 80066de:	e73c      	b.n	800655a <_dtoa_r+0x94a>
 80066e0:	9b05      	ldr	r3, [sp, #20]
 80066e2:	f809 ac01 	strb.w	sl, [r9, #-1]
 80066e6:	4599      	cmp	r9, r3
 80066e8:	d047      	beq.n	800677a <_dtoa_r+0xb6a>
 80066ea:	ee18 1a10 	vmov	r1, s16
 80066ee:	2300      	movs	r3, #0
 80066f0:	220a      	movs	r2, #10
 80066f2:	4620      	mov	r0, r4
 80066f4:	f000 f9f0 	bl	8006ad8 <__multadd>
 80066f8:	45b8      	cmp	r8, r7
 80066fa:	ee08 0a10 	vmov	s16, r0
 80066fe:	f04f 0300 	mov.w	r3, #0
 8006702:	f04f 020a 	mov.w	r2, #10
 8006706:	4641      	mov	r1, r8
 8006708:	4620      	mov	r0, r4
 800670a:	d106      	bne.n	800671a <_dtoa_r+0xb0a>
 800670c:	f000 f9e4 	bl	8006ad8 <__multadd>
 8006710:	4680      	mov	r8, r0
 8006712:	4607      	mov	r7, r0
 8006714:	f109 0901 	add.w	r9, r9, #1
 8006718:	e772      	b.n	8006600 <_dtoa_r+0x9f0>
 800671a:	f000 f9dd 	bl	8006ad8 <__multadd>
 800671e:	4639      	mov	r1, r7
 8006720:	4680      	mov	r8, r0
 8006722:	2300      	movs	r3, #0
 8006724:	220a      	movs	r2, #10
 8006726:	4620      	mov	r0, r4
 8006728:	f000 f9d6 	bl	8006ad8 <__multadd>
 800672c:	4607      	mov	r7, r0
 800672e:	e7f1      	b.n	8006714 <_dtoa_r+0xb04>
 8006730:	9b03      	ldr	r3, [sp, #12]
 8006732:	9302      	str	r3, [sp, #8]
 8006734:	9d01      	ldr	r5, [sp, #4]
 8006736:	ee18 0a10 	vmov	r0, s16
 800673a:	4631      	mov	r1, r6
 800673c:	f7ff f9da 	bl	8005af4 <quorem>
 8006740:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006744:	9b01      	ldr	r3, [sp, #4]
 8006746:	f805 ab01 	strb.w	sl, [r5], #1
 800674a:	1aea      	subs	r2, r5, r3
 800674c:	9b02      	ldr	r3, [sp, #8]
 800674e:	4293      	cmp	r3, r2
 8006750:	dd09      	ble.n	8006766 <_dtoa_r+0xb56>
 8006752:	ee18 1a10 	vmov	r1, s16
 8006756:	2300      	movs	r3, #0
 8006758:	220a      	movs	r2, #10
 800675a:	4620      	mov	r0, r4
 800675c:	f000 f9bc 	bl	8006ad8 <__multadd>
 8006760:	ee08 0a10 	vmov	s16, r0
 8006764:	e7e7      	b.n	8006736 <_dtoa_r+0xb26>
 8006766:	9b02      	ldr	r3, [sp, #8]
 8006768:	2b00      	cmp	r3, #0
 800676a:	bfc8      	it	gt
 800676c:	461d      	movgt	r5, r3
 800676e:	9b01      	ldr	r3, [sp, #4]
 8006770:	bfd8      	it	le
 8006772:	2501      	movle	r5, #1
 8006774:	441d      	add	r5, r3
 8006776:	f04f 0800 	mov.w	r8, #0
 800677a:	ee18 1a10 	vmov	r1, s16
 800677e:	2201      	movs	r2, #1
 8006780:	4620      	mov	r0, r4
 8006782:	f000 fb59 	bl	8006e38 <__lshift>
 8006786:	4631      	mov	r1, r6
 8006788:	ee08 0a10 	vmov	s16, r0
 800678c:	f000 fbc4 	bl	8006f18 <__mcmp>
 8006790:	2800      	cmp	r0, #0
 8006792:	dc91      	bgt.n	80066b8 <_dtoa_r+0xaa8>
 8006794:	d102      	bne.n	800679c <_dtoa_r+0xb8c>
 8006796:	f01a 0f01 	tst.w	sl, #1
 800679a:	d18d      	bne.n	80066b8 <_dtoa_r+0xaa8>
 800679c:	462b      	mov	r3, r5
 800679e:	461d      	mov	r5, r3
 80067a0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80067a4:	2a30      	cmp	r2, #48	; 0x30
 80067a6:	d0fa      	beq.n	800679e <_dtoa_r+0xb8e>
 80067a8:	e6d7      	b.n	800655a <_dtoa_r+0x94a>
 80067aa:	9a01      	ldr	r2, [sp, #4]
 80067ac:	429a      	cmp	r2, r3
 80067ae:	d184      	bne.n	80066ba <_dtoa_r+0xaaa>
 80067b0:	9b00      	ldr	r3, [sp, #0]
 80067b2:	3301      	adds	r3, #1
 80067b4:	9300      	str	r3, [sp, #0]
 80067b6:	2331      	movs	r3, #49	; 0x31
 80067b8:	7013      	strb	r3, [r2, #0]
 80067ba:	e6ce      	b.n	800655a <_dtoa_r+0x94a>
 80067bc:	4b09      	ldr	r3, [pc, #36]	; (80067e4 <_dtoa_r+0xbd4>)
 80067be:	f7ff ba95 	b.w	8005cec <_dtoa_r+0xdc>
 80067c2:	9b21      	ldr	r3, [sp, #132]	; 0x84
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	f47f aa6e 	bne.w	8005ca6 <_dtoa_r+0x96>
 80067ca:	4b07      	ldr	r3, [pc, #28]	; (80067e8 <_dtoa_r+0xbd8>)
 80067cc:	f7ff ba8e 	b.w	8005cec <_dtoa_r+0xdc>
 80067d0:	9b02      	ldr	r3, [sp, #8]
 80067d2:	2b00      	cmp	r3, #0
 80067d4:	dcae      	bgt.n	8006734 <_dtoa_r+0xb24>
 80067d6:	9b06      	ldr	r3, [sp, #24]
 80067d8:	2b02      	cmp	r3, #2
 80067da:	f73f aea8 	bgt.w	800652e <_dtoa_r+0x91e>
 80067de:	e7a9      	b.n	8006734 <_dtoa_r+0xb24>
 80067e0:	08007dbf 	.word	0x08007dbf
 80067e4:	08007d1c 	.word	0x08007d1c
 80067e8:	08007d40 	.word	0x08007d40

080067ec <std>:
 80067ec:	2300      	movs	r3, #0
 80067ee:	b510      	push	{r4, lr}
 80067f0:	4604      	mov	r4, r0
 80067f2:	e9c0 3300 	strd	r3, r3, [r0]
 80067f6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80067fa:	6083      	str	r3, [r0, #8]
 80067fc:	8181      	strh	r1, [r0, #12]
 80067fe:	6643      	str	r3, [r0, #100]	; 0x64
 8006800:	81c2      	strh	r2, [r0, #14]
 8006802:	6183      	str	r3, [r0, #24]
 8006804:	4619      	mov	r1, r3
 8006806:	2208      	movs	r2, #8
 8006808:	305c      	adds	r0, #92	; 0x5c
 800680a:	f7fe fce9 	bl	80051e0 <memset>
 800680e:	4b05      	ldr	r3, [pc, #20]	; (8006824 <std+0x38>)
 8006810:	6263      	str	r3, [r4, #36]	; 0x24
 8006812:	4b05      	ldr	r3, [pc, #20]	; (8006828 <std+0x3c>)
 8006814:	62a3      	str	r3, [r4, #40]	; 0x28
 8006816:	4b05      	ldr	r3, [pc, #20]	; (800682c <std+0x40>)
 8006818:	62e3      	str	r3, [r4, #44]	; 0x2c
 800681a:	4b05      	ldr	r3, [pc, #20]	; (8006830 <std+0x44>)
 800681c:	6224      	str	r4, [r4, #32]
 800681e:	6323      	str	r3, [r4, #48]	; 0x30
 8006820:	bd10      	pop	{r4, pc}
 8006822:	bf00      	nop
 8006824:	080075dd 	.word	0x080075dd
 8006828:	080075ff 	.word	0x080075ff
 800682c:	08007637 	.word	0x08007637
 8006830:	0800765b 	.word	0x0800765b

08006834 <_cleanup_r>:
 8006834:	4901      	ldr	r1, [pc, #4]	; (800683c <_cleanup_r+0x8>)
 8006836:	f000 b8af 	b.w	8006998 <_fwalk_reent>
 800683a:	bf00      	nop
 800683c:	08007971 	.word	0x08007971

08006840 <__sfmoreglue>:
 8006840:	b570      	push	{r4, r5, r6, lr}
 8006842:	2268      	movs	r2, #104	; 0x68
 8006844:	1e4d      	subs	r5, r1, #1
 8006846:	4355      	muls	r5, r2
 8006848:	460e      	mov	r6, r1
 800684a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800684e:	f000 fce7 	bl	8007220 <_malloc_r>
 8006852:	4604      	mov	r4, r0
 8006854:	b140      	cbz	r0, 8006868 <__sfmoreglue+0x28>
 8006856:	2100      	movs	r1, #0
 8006858:	e9c0 1600 	strd	r1, r6, [r0]
 800685c:	300c      	adds	r0, #12
 800685e:	60a0      	str	r0, [r4, #8]
 8006860:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8006864:	f7fe fcbc 	bl	80051e0 <memset>
 8006868:	4620      	mov	r0, r4
 800686a:	bd70      	pop	{r4, r5, r6, pc}

0800686c <__sfp_lock_acquire>:
 800686c:	4801      	ldr	r0, [pc, #4]	; (8006874 <__sfp_lock_acquire+0x8>)
 800686e:	f000 b8b8 	b.w	80069e2 <__retarget_lock_acquire_recursive>
 8006872:	bf00      	nop
 8006874:	20000669 	.word	0x20000669

08006878 <__sfp_lock_release>:
 8006878:	4801      	ldr	r0, [pc, #4]	; (8006880 <__sfp_lock_release+0x8>)
 800687a:	f000 b8b3 	b.w	80069e4 <__retarget_lock_release_recursive>
 800687e:	bf00      	nop
 8006880:	20000669 	.word	0x20000669

08006884 <__sinit_lock_acquire>:
 8006884:	4801      	ldr	r0, [pc, #4]	; (800688c <__sinit_lock_acquire+0x8>)
 8006886:	f000 b8ac 	b.w	80069e2 <__retarget_lock_acquire_recursive>
 800688a:	bf00      	nop
 800688c:	2000066a 	.word	0x2000066a

08006890 <__sinit_lock_release>:
 8006890:	4801      	ldr	r0, [pc, #4]	; (8006898 <__sinit_lock_release+0x8>)
 8006892:	f000 b8a7 	b.w	80069e4 <__retarget_lock_release_recursive>
 8006896:	bf00      	nop
 8006898:	2000066a 	.word	0x2000066a

0800689c <__sinit>:
 800689c:	b510      	push	{r4, lr}
 800689e:	4604      	mov	r4, r0
 80068a0:	f7ff fff0 	bl	8006884 <__sinit_lock_acquire>
 80068a4:	69a3      	ldr	r3, [r4, #24]
 80068a6:	b11b      	cbz	r3, 80068b0 <__sinit+0x14>
 80068a8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80068ac:	f7ff bff0 	b.w	8006890 <__sinit_lock_release>
 80068b0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 80068b4:	6523      	str	r3, [r4, #80]	; 0x50
 80068b6:	4b13      	ldr	r3, [pc, #76]	; (8006904 <__sinit+0x68>)
 80068b8:	4a13      	ldr	r2, [pc, #76]	; (8006908 <__sinit+0x6c>)
 80068ba:	681b      	ldr	r3, [r3, #0]
 80068bc:	62a2      	str	r2, [r4, #40]	; 0x28
 80068be:	42a3      	cmp	r3, r4
 80068c0:	bf04      	itt	eq
 80068c2:	2301      	moveq	r3, #1
 80068c4:	61a3      	streq	r3, [r4, #24]
 80068c6:	4620      	mov	r0, r4
 80068c8:	f000 f820 	bl	800690c <__sfp>
 80068cc:	6060      	str	r0, [r4, #4]
 80068ce:	4620      	mov	r0, r4
 80068d0:	f000 f81c 	bl	800690c <__sfp>
 80068d4:	60a0      	str	r0, [r4, #8]
 80068d6:	4620      	mov	r0, r4
 80068d8:	f000 f818 	bl	800690c <__sfp>
 80068dc:	2200      	movs	r2, #0
 80068de:	60e0      	str	r0, [r4, #12]
 80068e0:	2104      	movs	r1, #4
 80068e2:	6860      	ldr	r0, [r4, #4]
 80068e4:	f7ff ff82 	bl	80067ec <std>
 80068e8:	68a0      	ldr	r0, [r4, #8]
 80068ea:	2201      	movs	r2, #1
 80068ec:	2109      	movs	r1, #9
 80068ee:	f7ff ff7d 	bl	80067ec <std>
 80068f2:	68e0      	ldr	r0, [r4, #12]
 80068f4:	2202      	movs	r2, #2
 80068f6:	2112      	movs	r1, #18
 80068f8:	f7ff ff78 	bl	80067ec <std>
 80068fc:	2301      	movs	r3, #1
 80068fe:	61a3      	str	r3, [r4, #24]
 8006900:	e7d2      	b.n	80068a8 <__sinit+0xc>
 8006902:	bf00      	nop
 8006904:	08007d08 	.word	0x08007d08
 8006908:	08006835 	.word	0x08006835

0800690c <__sfp>:
 800690c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800690e:	4607      	mov	r7, r0
 8006910:	f7ff ffac 	bl	800686c <__sfp_lock_acquire>
 8006914:	4b1e      	ldr	r3, [pc, #120]	; (8006990 <__sfp+0x84>)
 8006916:	681e      	ldr	r6, [r3, #0]
 8006918:	69b3      	ldr	r3, [r6, #24]
 800691a:	b913      	cbnz	r3, 8006922 <__sfp+0x16>
 800691c:	4630      	mov	r0, r6
 800691e:	f7ff ffbd 	bl	800689c <__sinit>
 8006922:	3648      	adds	r6, #72	; 0x48
 8006924:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8006928:	3b01      	subs	r3, #1
 800692a:	d503      	bpl.n	8006934 <__sfp+0x28>
 800692c:	6833      	ldr	r3, [r6, #0]
 800692e:	b30b      	cbz	r3, 8006974 <__sfp+0x68>
 8006930:	6836      	ldr	r6, [r6, #0]
 8006932:	e7f7      	b.n	8006924 <__sfp+0x18>
 8006934:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8006938:	b9d5      	cbnz	r5, 8006970 <__sfp+0x64>
 800693a:	4b16      	ldr	r3, [pc, #88]	; (8006994 <__sfp+0x88>)
 800693c:	60e3      	str	r3, [r4, #12]
 800693e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8006942:	6665      	str	r5, [r4, #100]	; 0x64
 8006944:	f000 f84c 	bl	80069e0 <__retarget_lock_init_recursive>
 8006948:	f7ff ff96 	bl	8006878 <__sfp_lock_release>
 800694c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8006950:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8006954:	6025      	str	r5, [r4, #0]
 8006956:	61a5      	str	r5, [r4, #24]
 8006958:	2208      	movs	r2, #8
 800695a:	4629      	mov	r1, r5
 800695c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8006960:	f7fe fc3e 	bl	80051e0 <memset>
 8006964:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8006968:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800696c:	4620      	mov	r0, r4
 800696e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006970:	3468      	adds	r4, #104	; 0x68
 8006972:	e7d9      	b.n	8006928 <__sfp+0x1c>
 8006974:	2104      	movs	r1, #4
 8006976:	4638      	mov	r0, r7
 8006978:	f7ff ff62 	bl	8006840 <__sfmoreglue>
 800697c:	4604      	mov	r4, r0
 800697e:	6030      	str	r0, [r6, #0]
 8006980:	2800      	cmp	r0, #0
 8006982:	d1d5      	bne.n	8006930 <__sfp+0x24>
 8006984:	f7ff ff78 	bl	8006878 <__sfp_lock_release>
 8006988:	230c      	movs	r3, #12
 800698a:	603b      	str	r3, [r7, #0]
 800698c:	e7ee      	b.n	800696c <__sfp+0x60>
 800698e:	bf00      	nop
 8006990:	08007d08 	.word	0x08007d08
 8006994:	ffff0001 	.word	0xffff0001

08006998 <_fwalk_reent>:
 8006998:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800699c:	4606      	mov	r6, r0
 800699e:	4688      	mov	r8, r1
 80069a0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 80069a4:	2700      	movs	r7, #0
 80069a6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80069aa:	f1b9 0901 	subs.w	r9, r9, #1
 80069ae:	d505      	bpl.n	80069bc <_fwalk_reent+0x24>
 80069b0:	6824      	ldr	r4, [r4, #0]
 80069b2:	2c00      	cmp	r4, #0
 80069b4:	d1f7      	bne.n	80069a6 <_fwalk_reent+0xe>
 80069b6:	4638      	mov	r0, r7
 80069b8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80069bc:	89ab      	ldrh	r3, [r5, #12]
 80069be:	2b01      	cmp	r3, #1
 80069c0:	d907      	bls.n	80069d2 <_fwalk_reent+0x3a>
 80069c2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 80069c6:	3301      	adds	r3, #1
 80069c8:	d003      	beq.n	80069d2 <_fwalk_reent+0x3a>
 80069ca:	4629      	mov	r1, r5
 80069cc:	4630      	mov	r0, r6
 80069ce:	47c0      	blx	r8
 80069d0:	4307      	orrs	r7, r0
 80069d2:	3568      	adds	r5, #104	; 0x68
 80069d4:	e7e9      	b.n	80069aa <_fwalk_reent+0x12>
	...

080069d8 <_localeconv_r>:
 80069d8:	4800      	ldr	r0, [pc, #0]	; (80069dc <_localeconv_r+0x4>)
 80069da:	4770      	bx	lr
 80069dc:	20000164 	.word	0x20000164

080069e0 <__retarget_lock_init_recursive>:
 80069e0:	4770      	bx	lr

080069e2 <__retarget_lock_acquire_recursive>:
 80069e2:	4770      	bx	lr

080069e4 <__retarget_lock_release_recursive>:
 80069e4:	4770      	bx	lr
	...

080069e8 <malloc>:
 80069e8:	4b02      	ldr	r3, [pc, #8]	; (80069f4 <malloc+0xc>)
 80069ea:	4601      	mov	r1, r0
 80069ec:	6818      	ldr	r0, [r3, #0]
 80069ee:	f000 bc17 	b.w	8007220 <_malloc_r>
 80069f2:	bf00      	nop
 80069f4:	20000010 	.word	0x20000010

080069f8 <memcpy>:
 80069f8:	440a      	add	r2, r1
 80069fa:	4291      	cmp	r1, r2
 80069fc:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8006a00:	d100      	bne.n	8006a04 <memcpy+0xc>
 8006a02:	4770      	bx	lr
 8006a04:	b510      	push	{r4, lr}
 8006a06:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006a0a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8006a0e:	4291      	cmp	r1, r2
 8006a10:	d1f9      	bne.n	8006a06 <memcpy+0xe>
 8006a12:	bd10      	pop	{r4, pc}

08006a14 <_Balloc>:
 8006a14:	b570      	push	{r4, r5, r6, lr}
 8006a16:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006a18:	4604      	mov	r4, r0
 8006a1a:	460d      	mov	r5, r1
 8006a1c:	b976      	cbnz	r6, 8006a3c <_Balloc+0x28>
 8006a1e:	2010      	movs	r0, #16
 8006a20:	f7ff ffe2 	bl	80069e8 <malloc>
 8006a24:	4602      	mov	r2, r0
 8006a26:	6260      	str	r0, [r4, #36]	; 0x24
 8006a28:	b920      	cbnz	r0, 8006a34 <_Balloc+0x20>
 8006a2a:	4b18      	ldr	r3, [pc, #96]	; (8006a8c <_Balloc+0x78>)
 8006a2c:	4818      	ldr	r0, [pc, #96]	; (8006a90 <_Balloc+0x7c>)
 8006a2e:	2166      	movs	r1, #102	; 0x66
 8006a30:	f000 feea 	bl	8007808 <__assert_func>
 8006a34:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006a38:	6006      	str	r6, [r0, #0]
 8006a3a:	60c6      	str	r6, [r0, #12]
 8006a3c:	6a66      	ldr	r6, [r4, #36]	; 0x24
 8006a3e:	68f3      	ldr	r3, [r6, #12]
 8006a40:	b183      	cbz	r3, 8006a64 <_Balloc+0x50>
 8006a42:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a44:	68db      	ldr	r3, [r3, #12]
 8006a46:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006a4a:	b9b8      	cbnz	r0, 8006a7c <_Balloc+0x68>
 8006a4c:	2101      	movs	r1, #1
 8006a4e:	fa01 f605 	lsl.w	r6, r1, r5
 8006a52:	1d72      	adds	r2, r6, #5
 8006a54:	0092      	lsls	r2, r2, #2
 8006a56:	4620      	mov	r0, r4
 8006a58:	f000 fb60 	bl	800711c <_calloc_r>
 8006a5c:	b160      	cbz	r0, 8006a78 <_Balloc+0x64>
 8006a5e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006a62:	e00e      	b.n	8006a82 <_Balloc+0x6e>
 8006a64:	2221      	movs	r2, #33	; 0x21
 8006a66:	2104      	movs	r1, #4
 8006a68:	4620      	mov	r0, r4
 8006a6a:	f000 fb57 	bl	800711c <_calloc_r>
 8006a6e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006a70:	60f0      	str	r0, [r6, #12]
 8006a72:	68db      	ldr	r3, [r3, #12]
 8006a74:	2b00      	cmp	r3, #0
 8006a76:	d1e4      	bne.n	8006a42 <_Balloc+0x2e>
 8006a78:	2000      	movs	r0, #0
 8006a7a:	bd70      	pop	{r4, r5, r6, pc}
 8006a7c:	6802      	ldr	r2, [r0, #0]
 8006a7e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006a82:	2300      	movs	r3, #0
 8006a84:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006a88:	e7f7      	b.n	8006a7a <_Balloc+0x66>
 8006a8a:	bf00      	nop
 8006a8c:	08007d4d 	.word	0x08007d4d
 8006a90:	08007e30 	.word	0x08007e30

08006a94 <_Bfree>:
 8006a94:	b570      	push	{r4, r5, r6, lr}
 8006a96:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8006a98:	4605      	mov	r5, r0
 8006a9a:	460c      	mov	r4, r1
 8006a9c:	b976      	cbnz	r6, 8006abc <_Bfree+0x28>
 8006a9e:	2010      	movs	r0, #16
 8006aa0:	f7ff ffa2 	bl	80069e8 <malloc>
 8006aa4:	4602      	mov	r2, r0
 8006aa6:	6268      	str	r0, [r5, #36]	; 0x24
 8006aa8:	b920      	cbnz	r0, 8006ab4 <_Bfree+0x20>
 8006aaa:	4b09      	ldr	r3, [pc, #36]	; (8006ad0 <_Bfree+0x3c>)
 8006aac:	4809      	ldr	r0, [pc, #36]	; (8006ad4 <_Bfree+0x40>)
 8006aae:	218a      	movs	r1, #138	; 0x8a
 8006ab0:	f000 feaa 	bl	8007808 <__assert_func>
 8006ab4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006ab8:	6006      	str	r6, [r0, #0]
 8006aba:	60c6      	str	r6, [r0, #12]
 8006abc:	b13c      	cbz	r4, 8006ace <_Bfree+0x3a>
 8006abe:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8006ac0:	6862      	ldr	r2, [r4, #4]
 8006ac2:	68db      	ldr	r3, [r3, #12]
 8006ac4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006ac8:	6021      	str	r1, [r4, #0]
 8006aca:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006ace:	bd70      	pop	{r4, r5, r6, pc}
 8006ad0:	08007d4d 	.word	0x08007d4d
 8006ad4:	08007e30 	.word	0x08007e30

08006ad8 <__multadd>:
 8006ad8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006adc:	690d      	ldr	r5, [r1, #16]
 8006ade:	4607      	mov	r7, r0
 8006ae0:	460c      	mov	r4, r1
 8006ae2:	461e      	mov	r6, r3
 8006ae4:	f101 0c14 	add.w	ip, r1, #20
 8006ae8:	2000      	movs	r0, #0
 8006aea:	f8dc 3000 	ldr.w	r3, [ip]
 8006aee:	b299      	uxth	r1, r3
 8006af0:	fb02 6101 	mla	r1, r2, r1, r6
 8006af4:	0c1e      	lsrs	r6, r3, #16
 8006af6:	0c0b      	lsrs	r3, r1, #16
 8006af8:	fb02 3306 	mla	r3, r2, r6, r3
 8006afc:	b289      	uxth	r1, r1
 8006afe:	3001      	adds	r0, #1
 8006b00:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006b04:	4285      	cmp	r5, r0
 8006b06:	f84c 1b04 	str.w	r1, [ip], #4
 8006b0a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006b0e:	dcec      	bgt.n	8006aea <__multadd+0x12>
 8006b10:	b30e      	cbz	r6, 8006b56 <__multadd+0x7e>
 8006b12:	68a3      	ldr	r3, [r4, #8]
 8006b14:	42ab      	cmp	r3, r5
 8006b16:	dc19      	bgt.n	8006b4c <__multadd+0x74>
 8006b18:	6861      	ldr	r1, [r4, #4]
 8006b1a:	4638      	mov	r0, r7
 8006b1c:	3101      	adds	r1, #1
 8006b1e:	f7ff ff79 	bl	8006a14 <_Balloc>
 8006b22:	4680      	mov	r8, r0
 8006b24:	b928      	cbnz	r0, 8006b32 <__multadd+0x5a>
 8006b26:	4602      	mov	r2, r0
 8006b28:	4b0c      	ldr	r3, [pc, #48]	; (8006b5c <__multadd+0x84>)
 8006b2a:	480d      	ldr	r0, [pc, #52]	; (8006b60 <__multadd+0x88>)
 8006b2c:	21b5      	movs	r1, #181	; 0xb5
 8006b2e:	f000 fe6b 	bl	8007808 <__assert_func>
 8006b32:	6922      	ldr	r2, [r4, #16]
 8006b34:	3202      	adds	r2, #2
 8006b36:	f104 010c 	add.w	r1, r4, #12
 8006b3a:	0092      	lsls	r2, r2, #2
 8006b3c:	300c      	adds	r0, #12
 8006b3e:	f7ff ff5b 	bl	80069f8 <memcpy>
 8006b42:	4621      	mov	r1, r4
 8006b44:	4638      	mov	r0, r7
 8006b46:	f7ff ffa5 	bl	8006a94 <_Bfree>
 8006b4a:	4644      	mov	r4, r8
 8006b4c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006b50:	3501      	adds	r5, #1
 8006b52:	615e      	str	r6, [r3, #20]
 8006b54:	6125      	str	r5, [r4, #16]
 8006b56:	4620      	mov	r0, r4
 8006b58:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006b5c:	08007dbf 	.word	0x08007dbf
 8006b60:	08007e30 	.word	0x08007e30

08006b64 <__hi0bits>:
 8006b64:	0c03      	lsrs	r3, r0, #16
 8006b66:	041b      	lsls	r3, r3, #16
 8006b68:	b9d3      	cbnz	r3, 8006ba0 <__hi0bits+0x3c>
 8006b6a:	0400      	lsls	r0, r0, #16
 8006b6c:	2310      	movs	r3, #16
 8006b6e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8006b72:	bf04      	itt	eq
 8006b74:	0200      	lsleq	r0, r0, #8
 8006b76:	3308      	addeq	r3, #8
 8006b78:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8006b7c:	bf04      	itt	eq
 8006b7e:	0100      	lsleq	r0, r0, #4
 8006b80:	3304      	addeq	r3, #4
 8006b82:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8006b86:	bf04      	itt	eq
 8006b88:	0080      	lsleq	r0, r0, #2
 8006b8a:	3302      	addeq	r3, #2
 8006b8c:	2800      	cmp	r0, #0
 8006b8e:	db05      	blt.n	8006b9c <__hi0bits+0x38>
 8006b90:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8006b94:	f103 0301 	add.w	r3, r3, #1
 8006b98:	bf08      	it	eq
 8006b9a:	2320      	moveq	r3, #32
 8006b9c:	4618      	mov	r0, r3
 8006b9e:	4770      	bx	lr
 8006ba0:	2300      	movs	r3, #0
 8006ba2:	e7e4      	b.n	8006b6e <__hi0bits+0xa>

08006ba4 <__lo0bits>:
 8006ba4:	6803      	ldr	r3, [r0, #0]
 8006ba6:	f013 0207 	ands.w	r2, r3, #7
 8006baa:	4601      	mov	r1, r0
 8006bac:	d00b      	beq.n	8006bc6 <__lo0bits+0x22>
 8006bae:	07da      	lsls	r2, r3, #31
 8006bb0:	d423      	bmi.n	8006bfa <__lo0bits+0x56>
 8006bb2:	0798      	lsls	r0, r3, #30
 8006bb4:	bf49      	itett	mi
 8006bb6:	085b      	lsrmi	r3, r3, #1
 8006bb8:	089b      	lsrpl	r3, r3, #2
 8006bba:	2001      	movmi	r0, #1
 8006bbc:	600b      	strmi	r3, [r1, #0]
 8006bbe:	bf5c      	itt	pl
 8006bc0:	600b      	strpl	r3, [r1, #0]
 8006bc2:	2002      	movpl	r0, #2
 8006bc4:	4770      	bx	lr
 8006bc6:	b298      	uxth	r0, r3
 8006bc8:	b9a8      	cbnz	r0, 8006bf6 <__lo0bits+0x52>
 8006bca:	0c1b      	lsrs	r3, r3, #16
 8006bcc:	2010      	movs	r0, #16
 8006bce:	b2da      	uxtb	r2, r3
 8006bd0:	b90a      	cbnz	r2, 8006bd6 <__lo0bits+0x32>
 8006bd2:	3008      	adds	r0, #8
 8006bd4:	0a1b      	lsrs	r3, r3, #8
 8006bd6:	071a      	lsls	r2, r3, #28
 8006bd8:	bf04      	itt	eq
 8006bda:	091b      	lsreq	r3, r3, #4
 8006bdc:	3004      	addeq	r0, #4
 8006bde:	079a      	lsls	r2, r3, #30
 8006be0:	bf04      	itt	eq
 8006be2:	089b      	lsreq	r3, r3, #2
 8006be4:	3002      	addeq	r0, #2
 8006be6:	07da      	lsls	r2, r3, #31
 8006be8:	d403      	bmi.n	8006bf2 <__lo0bits+0x4e>
 8006bea:	085b      	lsrs	r3, r3, #1
 8006bec:	f100 0001 	add.w	r0, r0, #1
 8006bf0:	d005      	beq.n	8006bfe <__lo0bits+0x5a>
 8006bf2:	600b      	str	r3, [r1, #0]
 8006bf4:	4770      	bx	lr
 8006bf6:	4610      	mov	r0, r2
 8006bf8:	e7e9      	b.n	8006bce <__lo0bits+0x2a>
 8006bfa:	2000      	movs	r0, #0
 8006bfc:	4770      	bx	lr
 8006bfe:	2020      	movs	r0, #32
 8006c00:	4770      	bx	lr
	...

08006c04 <__i2b>:
 8006c04:	b510      	push	{r4, lr}
 8006c06:	460c      	mov	r4, r1
 8006c08:	2101      	movs	r1, #1
 8006c0a:	f7ff ff03 	bl	8006a14 <_Balloc>
 8006c0e:	4602      	mov	r2, r0
 8006c10:	b928      	cbnz	r0, 8006c1e <__i2b+0x1a>
 8006c12:	4b05      	ldr	r3, [pc, #20]	; (8006c28 <__i2b+0x24>)
 8006c14:	4805      	ldr	r0, [pc, #20]	; (8006c2c <__i2b+0x28>)
 8006c16:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8006c1a:	f000 fdf5 	bl	8007808 <__assert_func>
 8006c1e:	2301      	movs	r3, #1
 8006c20:	6144      	str	r4, [r0, #20]
 8006c22:	6103      	str	r3, [r0, #16]
 8006c24:	bd10      	pop	{r4, pc}
 8006c26:	bf00      	nop
 8006c28:	08007dbf 	.word	0x08007dbf
 8006c2c:	08007e30 	.word	0x08007e30

08006c30 <__multiply>:
 8006c30:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006c34:	4691      	mov	r9, r2
 8006c36:	690a      	ldr	r2, [r1, #16]
 8006c38:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8006c3c:	429a      	cmp	r2, r3
 8006c3e:	bfb8      	it	lt
 8006c40:	460b      	movlt	r3, r1
 8006c42:	460c      	mov	r4, r1
 8006c44:	bfbc      	itt	lt
 8006c46:	464c      	movlt	r4, r9
 8006c48:	4699      	movlt	r9, r3
 8006c4a:	6927      	ldr	r7, [r4, #16]
 8006c4c:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006c50:	68a3      	ldr	r3, [r4, #8]
 8006c52:	6861      	ldr	r1, [r4, #4]
 8006c54:	eb07 060a 	add.w	r6, r7, sl
 8006c58:	42b3      	cmp	r3, r6
 8006c5a:	b085      	sub	sp, #20
 8006c5c:	bfb8      	it	lt
 8006c5e:	3101      	addlt	r1, #1
 8006c60:	f7ff fed8 	bl	8006a14 <_Balloc>
 8006c64:	b930      	cbnz	r0, 8006c74 <__multiply+0x44>
 8006c66:	4602      	mov	r2, r0
 8006c68:	4b44      	ldr	r3, [pc, #272]	; (8006d7c <__multiply+0x14c>)
 8006c6a:	4845      	ldr	r0, [pc, #276]	; (8006d80 <__multiply+0x150>)
 8006c6c:	f240 115d 	movw	r1, #349	; 0x15d
 8006c70:	f000 fdca 	bl	8007808 <__assert_func>
 8006c74:	f100 0514 	add.w	r5, r0, #20
 8006c78:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8006c7c:	462b      	mov	r3, r5
 8006c7e:	2200      	movs	r2, #0
 8006c80:	4543      	cmp	r3, r8
 8006c82:	d321      	bcc.n	8006cc8 <__multiply+0x98>
 8006c84:	f104 0314 	add.w	r3, r4, #20
 8006c88:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8006c8c:	f109 0314 	add.w	r3, r9, #20
 8006c90:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8006c94:	9202      	str	r2, [sp, #8]
 8006c96:	1b3a      	subs	r2, r7, r4
 8006c98:	3a15      	subs	r2, #21
 8006c9a:	f022 0203 	bic.w	r2, r2, #3
 8006c9e:	3204      	adds	r2, #4
 8006ca0:	f104 0115 	add.w	r1, r4, #21
 8006ca4:	428f      	cmp	r7, r1
 8006ca6:	bf38      	it	cc
 8006ca8:	2204      	movcc	r2, #4
 8006caa:	9201      	str	r2, [sp, #4]
 8006cac:	9a02      	ldr	r2, [sp, #8]
 8006cae:	9303      	str	r3, [sp, #12]
 8006cb0:	429a      	cmp	r2, r3
 8006cb2:	d80c      	bhi.n	8006cce <__multiply+0x9e>
 8006cb4:	2e00      	cmp	r6, #0
 8006cb6:	dd03      	ble.n	8006cc0 <__multiply+0x90>
 8006cb8:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8006cbc:	2b00      	cmp	r3, #0
 8006cbe:	d05a      	beq.n	8006d76 <__multiply+0x146>
 8006cc0:	6106      	str	r6, [r0, #16]
 8006cc2:	b005      	add	sp, #20
 8006cc4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006cc8:	f843 2b04 	str.w	r2, [r3], #4
 8006ccc:	e7d8      	b.n	8006c80 <__multiply+0x50>
 8006cce:	f8b3 a000 	ldrh.w	sl, [r3]
 8006cd2:	f1ba 0f00 	cmp.w	sl, #0
 8006cd6:	d024      	beq.n	8006d22 <__multiply+0xf2>
 8006cd8:	f104 0e14 	add.w	lr, r4, #20
 8006cdc:	46a9      	mov	r9, r5
 8006cde:	f04f 0c00 	mov.w	ip, #0
 8006ce2:	f85e 2b04 	ldr.w	r2, [lr], #4
 8006ce6:	f8d9 1000 	ldr.w	r1, [r9]
 8006cea:	fa1f fb82 	uxth.w	fp, r2
 8006cee:	b289      	uxth	r1, r1
 8006cf0:	fb0a 110b 	mla	r1, sl, fp, r1
 8006cf4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8006cf8:	f8d9 2000 	ldr.w	r2, [r9]
 8006cfc:	4461      	add	r1, ip
 8006cfe:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006d02:	fb0a c20b 	mla	r2, sl, fp, ip
 8006d06:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8006d0a:	b289      	uxth	r1, r1
 8006d0c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006d10:	4577      	cmp	r7, lr
 8006d12:	f849 1b04 	str.w	r1, [r9], #4
 8006d16:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8006d1a:	d8e2      	bhi.n	8006ce2 <__multiply+0xb2>
 8006d1c:	9a01      	ldr	r2, [sp, #4]
 8006d1e:	f845 c002 	str.w	ip, [r5, r2]
 8006d22:	9a03      	ldr	r2, [sp, #12]
 8006d24:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8006d28:	3304      	adds	r3, #4
 8006d2a:	f1b9 0f00 	cmp.w	r9, #0
 8006d2e:	d020      	beq.n	8006d72 <__multiply+0x142>
 8006d30:	6829      	ldr	r1, [r5, #0]
 8006d32:	f104 0c14 	add.w	ip, r4, #20
 8006d36:	46ae      	mov	lr, r5
 8006d38:	f04f 0a00 	mov.w	sl, #0
 8006d3c:	f8bc b000 	ldrh.w	fp, [ip]
 8006d40:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8006d44:	fb09 220b 	mla	r2, r9, fp, r2
 8006d48:	4492      	add	sl, r2
 8006d4a:	b289      	uxth	r1, r1
 8006d4c:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8006d50:	f84e 1b04 	str.w	r1, [lr], #4
 8006d54:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006d58:	f8be 1000 	ldrh.w	r1, [lr]
 8006d5c:	0c12      	lsrs	r2, r2, #16
 8006d5e:	fb09 1102 	mla	r1, r9, r2, r1
 8006d62:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8006d66:	4567      	cmp	r7, ip
 8006d68:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8006d6c:	d8e6      	bhi.n	8006d3c <__multiply+0x10c>
 8006d6e:	9a01      	ldr	r2, [sp, #4]
 8006d70:	50a9      	str	r1, [r5, r2]
 8006d72:	3504      	adds	r5, #4
 8006d74:	e79a      	b.n	8006cac <__multiply+0x7c>
 8006d76:	3e01      	subs	r6, #1
 8006d78:	e79c      	b.n	8006cb4 <__multiply+0x84>
 8006d7a:	bf00      	nop
 8006d7c:	08007dbf 	.word	0x08007dbf
 8006d80:	08007e30 	.word	0x08007e30

08006d84 <__pow5mult>:
 8006d84:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006d88:	4615      	mov	r5, r2
 8006d8a:	f012 0203 	ands.w	r2, r2, #3
 8006d8e:	4606      	mov	r6, r0
 8006d90:	460f      	mov	r7, r1
 8006d92:	d007      	beq.n	8006da4 <__pow5mult+0x20>
 8006d94:	4c25      	ldr	r4, [pc, #148]	; (8006e2c <__pow5mult+0xa8>)
 8006d96:	3a01      	subs	r2, #1
 8006d98:	2300      	movs	r3, #0
 8006d9a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006d9e:	f7ff fe9b 	bl	8006ad8 <__multadd>
 8006da2:	4607      	mov	r7, r0
 8006da4:	10ad      	asrs	r5, r5, #2
 8006da6:	d03d      	beq.n	8006e24 <__pow5mult+0xa0>
 8006da8:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8006daa:	b97c      	cbnz	r4, 8006dcc <__pow5mult+0x48>
 8006dac:	2010      	movs	r0, #16
 8006dae:	f7ff fe1b 	bl	80069e8 <malloc>
 8006db2:	4602      	mov	r2, r0
 8006db4:	6270      	str	r0, [r6, #36]	; 0x24
 8006db6:	b928      	cbnz	r0, 8006dc4 <__pow5mult+0x40>
 8006db8:	4b1d      	ldr	r3, [pc, #116]	; (8006e30 <__pow5mult+0xac>)
 8006dba:	481e      	ldr	r0, [pc, #120]	; (8006e34 <__pow5mult+0xb0>)
 8006dbc:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8006dc0:	f000 fd22 	bl	8007808 <__assert_func>
 8006dc4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006dc8:	6004      	str	r4, [r0, #0]
 8006dca:	60c4      	str	r4, [r0, #12]
 8006dcc:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8006dd0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006dd4:	b94c      	cbnz	r4, 8006dea <__pow5mult+0x66>
 8006dd6:	f240 2171 	movw	r1, #625	; 0x271
 8006dda:	4630      	mov	r0, r6
 8006ddc:	f7ff ff12 	bl	8006c04 <__i2b>
 8006de0:	2300      	movs	r3, #0
 8006de2:	f8c8 0008 	str.w	r0, [r8, #8]
 8006de6:	4604      	mov	r4, r0
 8006de8:	6003      	str	r3, [r0, #0]
 8006dea:	f04f 0900 	mov.w	r9, #0
 8006dee:	07eb      	lsls	r3, r5, #31
 8006df0:	d50a      	bpl.n	8006e08 <__pow5mult+0x84>
 8006df2:	4639      	mov	r1, r7
 8006df4:	4622      	mov	r2, r4
 8006df6:	4630      	mov	r0, r6
 8006df8:	f7ff ff1a 	bl	8006c30 <__multiply>
 8006dfc:	4639      	mov	r1, r7
 8006dfe:	4680      	mov	r8, r0
 8006e00:	4630      	mov	r0, r6
 8006e02:	f7ff fe47 	bl	8006a94 <_Bfree>
 8006e06:	4647      	mov	r7, r8
 8006e08:	106d      	asrs	r5, r5, #1
 8006e0a:	d00b      	beq.n	8006e24 <__pow5mult+0xa0>
 8006e0c:	6820      	ldr	r0, [r4, #0]
 8006e0e:	b938      	cbnz	r0, 8006e20 <__pow5mult+0x9c>
 8006e10:	4622      	mov	r2, r4
 8006e12:	4621      	mov	r1, r4
 8006e14:	4630      	mov	r0, r6
 8006e16:	f7ff ff0b 	bl	8006c30 <__multiply>
 8006e1a:	6020      	str	r0, [r4, #0]
 8006e1c:	f8c0 9000 	str.w	r9, [r0]
 8006e20:	4604      	mov	r4, r0
 8006e22:	e7e4      	b.n	8006dee <__pow5mult+0x6a>
 8006e24:	4638      	mov	r0, r7
 8006e26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006e2a:	bf00      	nop
 8006e2c:	08007f80 	.word	0x08007f80
 8006e30:	08007d4d 	.word	0x08007d4d
 8006e34:	08007e30 	.word	0x08007e30

08006e38 <__lshift>:
 8006e38:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006e3c:	460c      	mov	r4, r1
 8006e3e:	6849      	ldr	r1, [r1, #4]
 8006e40:	6923      	ldr	r3, [r4, #16]
 8006e42:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006e46:	68a3      	ldr	r3, [r4, #8]
 8006e48:	4607      	mov	r7, r0
 8006e4a:	4691      	mov	r9, r2
 8006e4c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8006e50:	f108 0601 	add.w	r6, r8, #1
 8006e54:	42b3      	cmp	r3, r6
 8006e56:	db0b      	blt.n	8006e70 <__lshift+0x38>
 8006e58:	4638      	mov	r0, r7
 8006e5a:	f7ff fddb 	bl	8006a14 <_Balloc>
 8006e5e:	4605      	mov	r5, r0
 8006e60:	b948      	cbnz	r0, 8006e76 <__lshift+0x3e>
 8006e62:	4602      	mov	r2, r0
 8006e64:	4b2a      	ldr	r3, [pc, #168]	; (8006f10 <__lshift+0xd8>)
 8006e66:	482b      	ldr	r0, [pc, #172]	; (8006f14 <__lshift+0xdc>)
 8006e68:	f240 11d9 	movw	r1, #473	; 0x1d9
 8006e6c:	f000 fccc 	bl	8007808 <__assert_func>
 8006e70:	3101      	adds	r1, #1
 8006e72:	005b      	lsls	r3, r3, #1
 8006e74:	e7ee      	b.n	8006e54 <__lshift+0x1c>
 8006e76:	2300      	movs	r3, #0
 8006e78:	f100 0114 	add.w	r1, r0, #20
 8006e7c:	f100 0210 	add.w	r2, r0, #16
 8006e80:	4618      	mov	r0, r3
 8006e82:	4553      	cmp	r3, sl
 8006e84:	db37      	blt.n	8006ef6 <__lshift+0xbe>
 8006e86:	6920      	ldr	r0, [r4, #16]
 8006e88:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8006e8c:	f104 0314 	add.w	r3, r4, #20
 8006e90:	f019 091f 	ands.w	r9, r9, #31
 8006e94:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8006e98:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8006e9c:	d02f      	beq.n	8006efe <__lshift+0xc6>
 8006e9e:	f1c9 0e20 	rsb	lr, r9, #32
 8006ea2:	468a      	mov	sl, r1
 8006ea4:	f04f 0c00 	mov.w	ip, #0
 8006ea8:	681a      	ldr	r2, [r3, #0]
 8006eaa:	fa02 f209 	lsl.w	r2, r2, r9
 8006eae:	ea42 020c 	orr.w	r2, r2, ip
 8006eb2:	f84a 2b04 	str.w	r2, [sl], #4
 8006eb6:	f853 2b04 	ldr.w	r2, [r3], #4
 8006eba:	4298      	cmp	r0, r3
 8006ebc:	fa22 fc0e 	lsr.w	ip, r2, lr
 8006ec0:	d8f2      	bhi.n	8006ea8 <__lshift+0x70>
 8006ec2:	1b03      	subs	r3, r0, r4
 8006ec4:	3b15      	subs	r3, #21
 8006ec6:	f023 0303 	bic.w	r3, r3, #3
 8006eca:	3304      	adds	r3, #4
 8006ecc:	f104 0215 	add.w	r2, r4, #21
 8006ed0:	4290      	cmp	r0, r2
 8006ed2:	bf38      	it	cc
 8006ed4:	2304      	movcc	r3, #4
 8006ed6:	f841 c003 	str.w	ip, [r1, r3]
 8006eda:	f1bc 0f00 	cmp.w	ip, #0
 8006ede:	d001      	beq.n	8006ee4 <__lshift+0xac>
 8006ee0:	f108 0602 	add.w	r6, r8, #2
 8006ee4:	3e01      	subs	r6, #1
 8006ee6:	4638      	mov	r0, r7
 8006ee8:	612e      	str	r6, [r5, #16]
 8006eea:	4621      	mov	r1, r4
 8006eec:	f7ff fdd2 	bl	8006a94 <_Bfree>
 8006ef0:	4628      	mov	r0, r5
 8006ef2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ef6:	f842 0f04 	str.w	r0, [r2, #4]!
 8006efa:	3301      	adds	r3, #1
 8006efc:	e7c1      	b.n	8006e82 <__lshift+0x4a>
 8006efe:	3904      	subs	r1, #4
 8006f00:	f853 2b04 	ldr.w	r2, [r3], #4
 8006f04:	f841 2f04 	str.w	r2, [r1, #4]!
 8006f08:	4298      	cmp	r0, r3
 8006f0a:	d8f9      	bhi.n	8006f00 <__lshift+0xc8>
 8006f0c:	e7ea      	b.n	8006ee4 <__lshift+0xac>
 8006f0e:	bf00      	nop
 8006f10:	08007dbf 	.word	0x08007dbf
 8006f14:	08007e30 	.word	0x08007e30

08006f18 <__mcmp>:
 8006f18:	b530      	push	{r4, r5, lr}
 8006f1a:	6902      	ldr	r2, [r0, #16]
 8006f1c:	690c      	ldr	r4, [r1, #16]
 8006f1e:	1b12      	subs	r2, r2, r4
 8006f20:	d10e      	bne.n	8006f40 <__mcmp+0x28>
 8006f22:	f100 0314 	add.w	r3, r0, #20
 8006f26:	3114      	adds	r1, #20
 8006f28:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8006f2c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8006f30:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8006f34:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8006f38:	42a5      	cmp	r5, r4
 8006f3a:	d003      	beq.n	8006f44 <__mcmp+0x2c>
 8006f3c:	d305      	bcc.n	8006f4a <__mcmp+0x32>
 8006f3e:	2201      	movs	r2, #1
 8006f40:	4610      	mov	r0, r2
 8006f42:	bd30      	pop	{r4, r5, pc}
 8006f44:	4283      	cmp	r3, r0
 8006f46:	d3f3      	bcc.n	8006f30 <__mcmp+0x18>
 8006f48:	e7fa      	b.n	8006f40 <__mcmp+0x28>
 8006f4a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006f4e:	e7f7      	b.n	8006f40 <__mcmp+0x28>

08006f50 <__mdiff>:
 8006f50:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006f54:	460c      	mov	r4, r1
 8006f56:	4606      	mov	r6, r0
 8006f58:	4611      	mov	r1, r2
 8006f5a:	4620      	mov	r0, r4
 8006f5c:	4690      	mov	r8, r2
 8006f5e:	f7ff ffdb 	bl	8006f18 <__mcmp>
 8006f62:	1e05      	subs	r5, r0, #0
 8006f64:	d110      	bne.n	8006f88 <__mdiff+0x38>
 8006f66:	4629      	mov	r1, r5
 8006f68:	4630      	mov	r0, r6
 8006f6a:	f7ff fd53 	bl	8006a14 <_Balloc>
 8006f6e:	b930      	cbnz	r0, 8006f7e <__mdiff+0x2e>
 8006f70:	4b3a      	ldr	r3, [pc, #232]	; (800705c <__mdiff+0x10c>)
 8006f72:	4602      	mov	r2, r0
 8006f74:	f240 2132 	movw	r1, #562	; 0x232
 8006f78:	4839      	ldr	r0, [pc, #228]	; (8007060 <__mdiff+0x110>)
 8006f7a:	f000 fc45 	bl	8007808 <__assert_func>
 8006f7e:	2301      	movs	r3, #1
 8006f80:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8006f84:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006f88:	bfa4      	itt	ge
 8006f8a:	4643      	movge	r3, r8
 8006f8c:	46a0      	movge	r8, r4
 8006f8e:	4630      	mov	r0, r6
 8006f90:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8006f94:	bfa6      	itte	ge
 8006f96:	461c      	movge	r4, r3
 8006f98:	2500      	movge	r5, #0
 8006f9a:	2501      	movlt	r5, #1
 8006f9c:	f7ff fd3a 	bl	8006a14 <_Balloc>
 8006fa0:	b920      	cbnz	r0, 8006fac <__mdiff+0x5c>
 8006fa2:	4b2e      	ldr	r3, [pc, #184]	; (800705c <__mdiff+0x10c>)
 8006fa4:	4602      	mov	r2, r0
 8006fa6:	f44f 7110 	mov.w	r1, #576	; 0x240
 8006faa:	e7e5      	b.n	8006f78 <__mdiff+0x28>
 8006fac:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8006fb0:	6926      	ldr	r6, [r4, #16]
 8006fb2:	60c5      	str	r5, [r0, #12]
 8006fb4:	f104 0914 	add.w	r9, r4, #20
 8006fb8:	f108 0514 	add.w	r5, r8, #20
 8006fbc:	f100 0e14 	add.w	lr, r0, #20
 8006fc0:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8006fc4:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8006fc8:	f108 0210 	add.w	r2, r8, #16
 8006fcc:	46f2      	mov	sl, lr
 8006fce:	2100      	movs	r1, #0
 8006fd0:	f859 3b04 	ldr.w	r3, [r9], #4
 8006fd4:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8006fd8:	fa1f f883 	uxth.w	r8, r3
 8006fdc:	fa11 f18b 	uxtah	r1, r1, fp
 8006fe0:	0c1b      	lsrs	r3, r3, #16
 8006fe2:	eba1 0808 	sub.w	r8, r1, r8
 8006fe6:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8006fea:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8006fee:	fa1f f888 	uxth.w	r8, r8
 8006ff2:	1419      	asrs	r1, r3, #16
 8006ff4:	454e      	cmp	r6, r9
 8006ff6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8006ffa:	f84a 3b04 	str.w	r3, [sl], #4
 8006ffe:	d8e7      	bhi.n	8006fd0 <__mdiff+0x80>
 8007000:	1b33      	subs	r3, r6, r4
 8007002:	3b15      	subs	r3, #21
 8007004:	f023 0303 	bic.w	r3, r3, #3
 8007008:	3304      	adds	r3, #4
 800700a:	3415      	adds	r4, #21
 800700c:	42a6      	cmp	r6, r4
 800700e:	bf38      	it	cc
 8007010:	2304      	movcc	r3, #4
 8007012:	441d      	add	r5, r3
 8007014:	4473      	add	r3, lr
 8007016:	469e      	mov	lr, r3
 8007018:	462e      	mov	r6, r5
 800701a:	4566      	cmp	r6, ip
 800701c:	d30e      	bcc.n	800703c <__mdiff+0xec>
 800701e:	f10c 0203 	add.w	r2, ip, #3
 8007022:	1b52      	subs	r2, r2, r5
 8007024:	f022 0203 	bic.w	r2, r2, #3
 8007028:	3d03      	subs	r5, #3
 800702a:	45ac      	cmp	ip, r5
 800702c:	bf38      	it	cc
 800702e:	2200      	movcc	r2, #0
 8007030:	441a      	add	r2, r3
 8007032:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007036:	b17b      	cbz	r3, 8007058 <__mdiff+0x108>
 8007038:	6107      	str	r7, [r0, #16]
 800703a:	e7a3      	b.n	8006f84 <__mdiff+0x34>
 800703c:	f856 8b04 	ldr.w	r8, [r6], #4
 8007040:	fa11 f288 	uxtah	r2, r1, r8
 8007044:	1414      	asrs	r4, r2, #16
 8007046:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800704a:	b292      	uxth	r2, r2
 800704c:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007050:	f84e 2b04 	str.w	r2, [lr], #4
 8007054:	1421      	asrs	r1, r4, #16
 8007056:	e7e0      	b.n	800701a <__mdiff+0xca>
 8007058:	3f01      	subs	r7, #1
 800705a:	e7ea      	b.n	8007032 <__mdiff+0xe2>
 800705c:	08007dbf 	.word	0x08007dbf
 8007060:	08007e30 	.word	0x08007e30

08007064 <__d2b>:
 8007064:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8007068:	4689      	mov	r9, r1
 800706a:	2101      	movs	r1, #1
 800706c:	ec57 6b10 	vmov	r6, r7, d0
 8007070:	4690      	mov	r8, r2
 8007072:	f7ff fccf 	bl	8006a14 <_Balloc>
 8007076:	4604      	mov	r4, r0
 8007078:	b930      	cbnz	r0, 8007088 <__d2b+0x24>
 800707a:	4602      	mov	r2, r0
 800707c:	4b25      	ldr	r3, [pc, #148]	; (8007114 <__d2b+0xb0>)
 800707e:	4826      	ldr	r0, [pc, #152]	; (8007118 <__d2b+0xb4>)
 8007080:	f240 310a 	movw	r1, #778	; 0x30a
 8007084:	f000 fbc0 	bl	8007808 <__assert_func>
 8007088:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800708c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8007090:	bb35      	cbnz	r5, 80070e0 <__d2b+0x7c>
 8007092:	2e00      	cmp	r6, #0
 8007094:	9301      	str	r3, [sp, #4]
 8007096:	d028      	beq.n	80070ea <__d2b+0x86>
 8007098:	4668      	mov	r0, sp
 800709a:	9600      	str	r6, [sp, #0]
 800709c:	f7ff fd82 	bl	8006ba4 <__lo0bits>
 80070a0:	9900      	ldr	r1, [sp, #0]
 80070a2:	b300      	cbz	r0, 80070e6 <__d2b+0x82>
 80070a4:	9a01      	ldr	r2, [sp, #4]
 80070a6:	f1c0 0320 	rsb	r3, r0, #32
 80070aa:	fa02 f303 	lsl.w	r3, r2, r3
 80070ae:	430b      	orrs	r3, r1
 80070b0:	40c2      	lsrs	r2, r0
 80070b2:	6163      	str	r3, [r4, #20]
 80070b4:	9201      	str	r2, [sp, #4]
 80070b6:	9b01      	ldr	r3, [sp, #4]
 80070b8:	61a3      	str	r3, [r4, #24]
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	bf14      	ite	ne
 80070be:	2202      	movne	r2, #2
 80070c0:	2201      	moveq	r2, #1
 80070c2:	6122      	str	r2, [r4, #16]
 80070c4:	b1d5      	cbz	r5, 80070fc <__d2b+0x98>
 80070c6:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 80070ca:	4405      	add	r5, r0
 80070cc:	f8c9 5000 	str.w	r5, [r9]
 80070d0:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 80070d4:	f8c8 0000 	str.w	r0, [r8]
 80070d8:	4620      	mov	r0, r4
 80070da:	b003      	add	sp, #12
 80070dc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80070e0:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 80070e4:	e7d5      	b.n	8007092 <__d2b+0x2e>
 80070e6:	6161      	str	r1, [r4, #20]
 80070e8:	e7e5      	b.n	80070b6 <__d2b+0x52>
 80070ea:	a801      	add	r0, sp, #4
 80070ec:	f7ff fd5a 	bl	8006ba4 <__lo0bits>
 80070f0:	9b01      	ldr	r3, [sp, #4]
 80070f2:	6163      	str	r3, [r4, #20]
 80070f4:	2201      	movs	r2, #1
 80070f6:	6122      	str	r2, [r4, #16]
 80070f8:	3020      	adds	r0, #32
 80070fa:	e7e3      	b.n	80070c4 <__d2b+0x60>
 80070fc:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8007100:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8007104:	f8c9 0000 	str.w	r0, [r9]
 8007108:	6918      	ldr	r0, [r3, #16]
 800710a:	f7ff fd2b 	bl	8006b64 <__hi0bits>
 800710e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8007112:	e7df      	b.n	80070d4 <__d2b+0x70>
 8007114:	08007dbf 	.word	0x08007dbf
 8007118:	08007e30 	.word	0x08007e30

0800711c <_calloc_r>:
 800711c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800711e:	fba1 2402 	umull	r2, r4, r1, r2
 8007122:	b94c      	cbnz	r4, 8007138 <_calloc_r+0x1c>
 8007124:	4611      	mov	r1, r2
 8007126:	9201      	str	r2, [sp, #4]
 8007128:	f000 f87a 	bl	8007220 <_malloc_r>
 800712c:	9a01      	ldr	r2, [sp, #4]
 800712e:	4605      	mov	r5, r0
 8007130:	b930      	cbnz	r0, 8007140 <_calloc_r+0x24>
 8007132:	4628      	mov	r0, r5
 8007134:	b003      	add	sp, #12
 8007136:	bd30      	pop	{r4, r5, pc}
 8007138:	220c      	movs	r2, #12
 800713a:	6002      	str	r2, [r0, #0]
 800713c:	2500      	movs	r5, #0
 800713e:	e7f8      	b.n	8007132 <_calloc_r+0x16>
 8007140:	4621      	mov	r1, r4
 8007142:	f7fe f84d 	bl	80051e0 <memset>
 8007146:	e7f4      	b.n	8007132 <_calloc_r+0x16>

08007148 <_free_r>:
 8007148:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800714a:	2900      	cmp	r1, #0
 800714c:	d044      	beq.n	80071d8 <_free_r+0x90>
 800714e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8007152:	9001      	str	r0, [sp, #4]
 8007154:	2b00      	cmp	r3, #0
 8007156:	f1a1 0404 	sub.w	r4, r1, #4
 800715a:	bfb8      	it	lt
 800715c:	18e4      	addlt	r4, r4, r3
 800715e:	f000 fcdf 	bl	8007b20 <__malloc_lock>
 8007162:	4a1e      	ldr	r2, [pc, #120]	; (80071dc <_free_r+0x94>)
 8007164:	9801      	ldr	r0, [sp, #4]
 8007166:	6813      	ldr	r3, [r2, #0]
 8007168:	b933      	cbnz	r3, 8007178 <_free_r+0x30>
 800716a:	6063      	str	r3, [r4, #4]
 800716c:	6014      	str	r4, [r2, #0]
 800716e:	b003      	add	sp, #12
 8007170:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007174:	f000 bcda 	b.w	8007b2c <__malloc_unlock>
 8007178:	42a3      	cmp	r3, r4
 800717a:	d908      	bls.n	800718e <_free_r+0x46>
 800717c:	6825      	ldr	r5, [r4, #0]
 800717e:	1961      	adds	r1, r4, r5
 8007180:	428b      	cmp	r3, r1
 8007182:	bf01      	itttt	eq
 8007184:	6819      	ldreq	r1, [r3, #0]
 8007186:	685b      	ldreq	r3, [r3, #4]
 8007188:	1949      	addeq	r1, r1, r5
 800718a:	6021      	streq	r1, [r4, #0]
 800718c:	e7ed      	b.n	800716a <_free_r+0x22>
 800718e:	461a      	mov	r2, r3
 8007190:	685b      	ldr	r3, [r3, #4]
 8007192:	b10b      	cbz	r3, 8007198 <_free_r+0x50>
 8007194:	42a3      	cmp	r3, r4
 8007196:	d9fa      	bls.n	800718e <_free_r+0x46>
 8007198:	6811      	ldr	r1, [r2, #0]
 800719a:	1855      	adds	r5, r2, r1
 800719c:	42a5      	cmp	r5, r4
 800719e:	d10b      	bne.n	80071b8 <_free_r+0x70>
 80071a0:	6824      	ldr	r4, [r4, #0]
 80071a2:	4421      	add	r1, r4
 80071a4:	1854      	adds	r4, r2, r1
 80071a6:	42a3      	cmp	r3, r4
 80071a8:	6011      	str	r1, [r2, #0]
 80071aa:	d1e0      	bne.n	800716e <_free_r+0x26>
 80071ac:	681c      	ldr	r4, [r3, #0]
 80071ae:	685b      	ldr	r3, [r3, #4]
 80071b0:	6053      	str	r3, [r2, #4]
 80071b2:	4421      	add	r1, r4
 80071b4:	6011      	str	r1, [r2, #0]
 80071b6:	e7da      	b.n	800716e <_free_r+0x26>
 80071b8:	d902      	bls.n	80071c0 <_free_r+0x78>
 80071ba:	230c      	movs	r3, #12
 80071bc:	6003      	str	r3, [r0, #0]
 80071be:	e7d6      	b.n	800716e <_free_r+0x26>
 80071c0:	6825      	ldr	r5, [r4, #0]
 80071c2:	1961      	adds	r1, r4, r5
 80071c4:	428b      	cmp	r3, r1
 80071c6:	bf04      	itt	eq
 80071c8:	6819      	ldreq	r1, [r3, #0]
 80071ca:	685b      	ldreq	r3, [r3, #4]
 80071cc:	6063      	str	r3, [r4, #4]
 80071ce:	bf04      	itt	eq
 80071d0:	1949      	addeq	r1, r1, r5
 80071d2:	6021      	streq	r1, [r4, #0]
 80071d4:	6054      	str	r4, [r2, #4]
 80071d6:	e7ca      	b.n	800716e <_free_r+0x26>
 80071d8:	b003      	add	sp, #12
 80071da:	bd30      	pop	{r4, r5, pc}
 80071dc:	2000066c 	.word	0x2000066c

080071e0 <sbrk_aligned>:
 80071e0:	b570      	push	{r4, r5, r6, lr}
 80071e2:	4e0e      	ldr	r6, [pc, #56]	; (800721c <sbrk_aligned+0x3c>)
 80071e4:	460c      	mov	r4, r1
 80071e6:	6831      	ldr	r1, [r6, #0]
 80071e8:	4605      	mov	r5, r0
 80071ea:	b911      	cbnz	r1, 80071f2 <sbrk_aligned+0x12>
 80071ec:	f000 f9e6 	bl	80075bc <_sbrk_r>
 80071f0:	6030      	str	r0, [r6, #0]
 80071f2:	4621      	mov	r1, r4
 80071f4:	4628      	mov	r0, r5
 80071f6:	f000 f9e1 	bl	80075bc <_sbrk_r>
 80071fa:	1c43      	adds	r3, r0, #1
 80071fc:	d00a      	beq.n	8007214 <sbrk_aligned+0x34>
 80071fe:	1cc4      	adds	r4, r0, #3
 8007200:	f024 0403 	bic.w	r4, r4, #3
 8007204:	42a0      	cmp	r0, r4
 8007206:	d007      	beq.n	8007218 <sbrk_aligned+0x38>
 8007208:	1a21      	subs	r1, r4, r0
 800720a:	4628      	mov	r0, r5
 800720c:	f000 f9d6 	bl	80075bc <_sbrk_r>
 8007210:	3001      	adds	r0, #1
 8007212:	d101      	bne.n	8007218 <sbrk_aligned+0x38>
 8007214:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8007218:	4620      	mov	r0, r4
 800721a:	bd70      	pop	{r4, r5, r6, pc}
 800721c:	20000670 	.word	0x20000670

08007220 <_malloc_r>:
 8007220:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007224:	1ccd      	adds	r5, r1, #3
 8007226:	f025 0503 	bic.w	r5, r5, #3
 800722a:	3508      	adds	r5, #8
 800722c:	2d0c      	cmp	r5, #12
 800722e:	bf38      	it	cc
 8007230:	250c      	movcc	r5, #12
 8007232:	2d00      	cmp	r5, #0
 8007234:	4607      	mov	r7, r0
 8007236:	db01      	blt.n	800723c <_malloc_r+0x1c>
 8007238:	42a9      	cmp	r1, r5
 800723a:	d905      	bls.n	8007248 <_malloc_r+0x28>
 800723c:	230c      	movs	r3, #12
 800723e:	603b      	str	r3, [r7, #0]
 8007240:	2600      	movs	r6, #0
 8007242:	4630      	mov	r0, r6
 8007244:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007248:	4e2e      	ldr	r6, [pc, #184]	; (8007304 <_malloc_r+0xe4>)
 800724a:	f000 fc69 	bl	8007b20 <__malloc_lock>
 800724e:	6833      	ldr	r3, [r6, #0]
 8007250:	461c      	mov	r4, r3
 8007252:	bb34      	cbnz	r4, 80072a2 <_malloc_r+0x82>
 8007254:	4629      	mov	r1, r5
 8007256:	4638      	mov	r0, r7
 8007258:	f7ff ffc2 	bl	80071e0 <sbrk_aligned>
 800725c:	1c43      	adds	r3, r0, #1
 800725e:	4604      	mov	r4, r0
 8007260:	d14d      	bne.n	80072fe <_malloc_r+0xde>
 8007262:	6834      	ldr	r4, [r6, #0]
 8007264:	4626      	mov	r6, r4
 8007266:	2e00      	cmp	r6, #0
 8007268:	d140      	bne.n	80072ec <_malloc_r+0xcc>
 800726a:	6823      	ldr	r3, [r4, #0]
 800726c:	4631      	mov	r1, r6
 800726e:	4638      	mov	r0, r7
 8007270:	eb04 0803 	add.w	r8, r4, r3
 8007274:	f000 f9a2 	bl	80075bc <_sbrk_r>
 8007278:	4580      	cmp	r8, r0
 800727a:	d13a      	bne.n	80072f2 <_malloc_r+0xd2>
 800727c:	6821      	ldr	r1, [r4, #0]
 800727e:	3503      	adds	r5, #3
 8007280:	1a6d      	subs	r5, r5, r1
 8007282:	f025 0503 	bic.w	r5, r5, #3
 8007286:	3508      	adds	r5, #8
 8007288:	2d0c      	cmp	r5, #12
 800728a:	bf38      	it	cc
 800728c:	250c      	movcc	r5, #12
 800728e:	4629      	mov	r1, r5
 8007290:	4638      	mov	r0, r7
 8007292:	f7ff ffa5 	bl	80071e0 <sbrk_aligned>
 8007296:	3001      	adds	r0, #1
 8007298:	d02b      	beq.n	80072f2 <_malloc_r+0xd2>
 800729a:	6823      	ldr	r3, [r4, #0]
 800729c:	442b      	add	r3, r5
 800729e:	6023      	str	r3, [r4, #0]
 80072a0:	e00e      	b.n	80072c0 <_malloc_r+0xa0>
 80072a2:	6822      	ldr	r2, [r4, #0]
 80072a4:	1b52      	subs	r2, r2, r5
 80072a6:	d41e      	bmi.n	80072e6 <_malloc_r+0xc6>
 80072a8:	2a0b      	cmp	r2, #11
 80072aa:	d916      	bls.n	80072da <_malloc_r+0xba>
 80072ac:	1961      	adds	r1, r4, r5
 80072ae:	42a3      	cmp	r3, r4
 80072b0:	6025      	str	r5, [r4, #0]
 80072b2:	bf18      	it	ne
 80072b4:	6059      	strne	r1, [r3, #4]
 80072b6:	6863      	ldr	r3, [r4, #4]
 80072b8:	bf08      	it	eq
 80072ba:	6031      	streq	r1, [r6, #0]
 80072bc:	5162      	str	r2, [r4, r5]
 80072be:	604b      	str	r3, [r1, #4]
 80072c0:	4638      	mov	r0, r7
 80072c2:	f104 060b 	add.w	r6, r4, #11
 80072c6:	f000 fc31 	bl	8007b2c <__malloc_unlock>
 80072ca:	f026 0607 	bic.w	r6, r6, #7
 80072ce:	1d23      	adds	r3, r4, #4
 80072d0:	1af2      	subs	r2, r6, r3
 80072d2:	d0b6      	beq.n	8007242 <_malloc_r+0x22>
 80072d4:	1b9b      	subs	r3, r3, r6
 80072d6:	50a3      	str	r3, [r4, r2]
 80072d8:	e7b3      	b.n	8007242 <_malloc_r+0x22>
 80072da:	6862      	ldr	r2, [r4, #4]
 80072dc:	42a3      	cmp	r3, r4
 80072de:	bf0c      	ite	eq
 80072e0:	6032      	streq	r2, [r6, #0]
 80072e2:	605a      	strne	r2, [r3, #4]
 80072e4:	e7ec      	b.n	80072c0 <_malloc_r+0xa0>
 80072e6:	4623      	mov	r3, r4
 80072e8:	6864      	ldr	r4, [r4, #4]
 80072ea:	e7b2      	b.n	8007252 <_malloc_r+0x32>
 80072ec:	4634      	mov	r4, r6
 80072ee:	6876      	ldr	r6, [r6, #4]
 80072f0:	e7b9      	b.n	8007266 <_malloc_r+0x46>
 80072f2:	230c      	movs	r3, #12
 80072f4:	603b      	str	r3, [r7, #0]
 80072f6:	4638      	mov	r0, r7
 80072f8:	f000 fc18 	bl	8007b2c <__malloc_unlock>
 80072fc:	e7a1      	b.n	8007242 <_malloc_r+0x22>
 80072fe:	6025      	str	r5, [r4, #0]
 8007300:	e7de      	b.n	80072c0 <_malloc_r+0xa0>
 8007302:	bf00      	nop
 8007304:	2000066c 	.word	0x2000066c

08007308 <__sfputc_r>:
 8007308:	6893      	ldr	r3, [r2, #8]
 800730a:	3b01      	subs	r3, #1
 800730c:	2b00      	cmp	r3, #0
 800730e:	b410      	push	{r4}
 8007310:	6093      	str	r3, [r2, #8]
 8007312:	da08      	bge.n	8007326 <__sfputc_r+0x1e>
 8007314:	6994      	ldr	r4, [r2, #24]
 8007316:	42a3      	cmp	r3, r4
 8007318:	db01      	blt.n	800731e <__sfputc_r+0x16>
 800731a:	290a      	cmp	r1, #10
 800731c:	d103      	bne.n	8007326 <__sfputc_r+0x1e>
 800731e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007322:	f000 b99f 	b.w	8007664 <__swbuf_r>
 8007326:	6813      	ldr	r3, [r2, #0]
 8007328:	1c58      	adds	r0, r3, #1
 800732a:	6010      	str	r0, [r2, #0]
 800732c:	7019      	strb	r1, [r3, #0]
 800732e:	4608      	mov	r0, r1
 8007330:	f85d 4b04 	ldr.w	r4, [sp], #4
 8007334:	4770      	bx	lr

08007336 <__sfputs_r>:
 8007336:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007338:	4606      	mov	r6, r0
 800733a:	460f      	mov	r7, r1
 800733c:	4614      	mov	r4, r2
 800733e:	18d5      	adds	r5, r2, r3
 8007340:	42ac      	cmp	r4, r5
 8007342:	d101      	bne.n	8007348 <__sfputs_r+0x12>
 8007344:	2000      	movs	r0, #0
 8007346:	e007      	b.n	8007358 <__sfputs_r+0x22>
 8007348:	f814 1b01 	ldrb.w	r1, [r4], #1
 800734c:	463a      	mov	r2, r7
 800734e:	4630      	mov	r0, r6
 8007350:	f7ff ffda 	bl	8007308 <__sfputc_r>
 8007354:	1c43      	adds	r3, r0, #1
 8007356:	d1f3      	bne.n	8007340 <__sfputs_r+0xa>
 8007358:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800735c <_vfiprintf_r>:
 800735c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007360:	460d      	mov	r5, r1
 8007362:	b09d      	sub	sp, #116	; 0x74
 8007364:	4614      	mov	r4, r2
 8007366:	4698      	mov	r8, r3
 8007368:	4606      	mov	r6, r0
 800736a:	b118      	cbz	r0, 8007374 <_vfiprintf_r+0x18>
 800736c:	6983      	ldr	r3, [r0, #24]
 800736e:	b90b      	cbnz	r3, 8007374 <_vfiprintf_r+0x18>
 8007370:	f7ff fa94 	bl	800689c <__sinit>
 8007374:	4b89      	ldr	r3, [pc, #548]	; (800759c <_vfiprintf_r+0x240>)
 8007376:	429d      	cmp	r5, r3
 8007378:	d11b      	bne.n	80073b2 <_vfiprintf_r+0x56>
 800737a:	6875      	ldr	r5, [r6, #4]
 800737c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800737e:	07d9      	lsls	r1, r3, #31
 8007380:	d405      	bmi.n	800738e <_vfiprintf_r+0x32>
 8007382:	89ab      	ldrh	r3, [r5, #12]
 8007384:	059a      	lsls	r2, r3, #22
 8007386:	d402      	bmi.n	800738e <_vfiprintf_r+0x32>
 8007388:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800738a:	f7ff fb2a 	bl	80069e2 <__retarget_lock_acquire_recursive>
 800738e:	89ab      	ldrh	r3, [r5, #12]
 8007390:	071b      	lsls	r3, r3, #28
 8007392:	d501      	bpl.n	8007398 <_vfiprintf_r+0x3c>
 8007394:	692b      	ldr	r3, [r5, #16]
 8007396:	b9eb      	cbnz	r3, 80073d4 <_vfiprintf_r+0x78>
 8007398:	4629      	mov	r1, r5
 800739a:	4630      	mov	r0, r6
 800739c:	f000 f9c6 	bl	800772c <__swsetup_r>
 80073a0:	b1c0      	cbz	r0, 80073d4 <_vfiprintf_r+0x78>
 80073a2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80073a4:	07dc      	lsls	r4, r3, #31
 80073a6:	d50e      	bpl.n	80073c6 <_vfiprintf_r+0x6a>
 80073a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80073ac:	b01d      	add	sp, #116	; 0x74
 80073ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073b2:	4b7b      	ldr	r3, [pc, #492]	; (80075a0 <_vfiprintf_r+0x244>)
 80073b4:	429d      	cmp	r5, r3
 80073b6:	d101      	bne.n	80073bc <_vfiprintf_r+0x60>
 80073b8:	68b5      	ldr	r5, [r6, #8]
 80073ba:	e7df      	b.n	800737c <_vfiprintf_r+0x20>
 80073bc:	4b79      	ldr	r3, [pc, #484]	; (80075a4 <_vfiprintf_r+0x248>)
 80073be:	429d      	cmp	r5, r3
 80073c0:	bf08      	it	eq
 80073c2:	68f5      	ldreq	r5, [r6, #12]
 80073c4:	e7da      	b.n	800737c <_vfiprintf_r+0x20>
 80073c6:	89ab      	ldrh	r3, [r5, #12]
 80073c8:	0598      	lsls	r0, r3, #22
 80073ca:	d4ed      	bmi.n	80073a8 <_vfiprintf_r+0x4c>
 80073cc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80073ce:	f7ff fb09 	bl	80069e4 <__retarget_lock_release_recursive>
 80073d2:	e7e9      	b.n	80073a8 <_vfiprintf_r+0x4c>
 80073d4:	2300      	movs	r3, #0
 80073d6:	9309      	str	r3, [sp, #36]	; 0x24
 80073d8:	2320      	movs	r3, #32
 80073da:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80073de:	f8cd 800c 	str.w	r8, [sp, #12]
 80073e2:	2330      	movs	r3, #48	; 0x30
 80073e4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80075a8 <_vfiprintf_r+0x24c>
 80073e8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80073ec:	f04f 0901 	mov.w	r9, #1
 80073f0:	4623      	mov	r3, r4
 80073f2:	469a      	mov	sl, r3
 80073f4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073f8:	b10a      	cbz	r2, 80073fe <_vfiprintf_r+0xa2>
 80073fa:	2a25      	cmp	r2, #37	; 0x25
 80073fc:	d1f9      	bne.n	80073f2 <_vfiprintf_r+0x96>
 80073fe:	ebba 0b04 	subs.w	fp, sl, r4
 8007402:	d00b      	beq.n	800741c <_vfiprintf_r+0xc0>
 8007404:	465b      	mov	r3, fp
 8007406:	4622      	mov	r2, r4
 8007408:	4629      	mov	r1, r5
 800740a:	4630      	mov	r0, r6
 800740c:	f7ff ff93 	bl	8007336 <__sfputs_r>
 8007410:	3001      	adds	r0, #1
 8007412:	f000 80aa 	beq.w	800756a <_vfiprintf_r+0x20e>
 8007416:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8007418:	445a      	add	r2, fp
 800741a:	9209      	str	r2, [sp, #36]	; 0x24
 800741c:	f89a 3000 	ldrb.w	r3, [sl]
 8007420:	2b00      	cmp	r3, #0
 8007422:	f000 80a2 	beq.w	800756a <_vfiprintf_r+0x20e>
 8007426:	2300      	movs	r3, #0
 8007428:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 800742c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8007430:	f10a 0a01 	add.w	sl, sl, #1
 8007434:	9304      	str	r3, [sp, #16]
 8007436:	9307      	str	r3, [sp, #28]
 8007438:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800743c:	931a      	str	r3, [sp, #104]	; 0x68
 800743e:	4654      	mov	r4, sl
 8007440:	2205      	movs	r2, #5
 8007442:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007446:	4858      	ldr	r0, [pc, #352]	; (80075a8 <_vfiprintf_r+0x24c>)
 8007448:	f7f8 feea 	bl	8000220 <memchr>
 800744c:	9a04      	ldr	r2, [sp, #16]
 800744e:	b9d8      	cbnz	r0, 8007488 <_vfiprintf_r+0x12c>
 8007450:	06d1      	lsls	r1, r2, #27
 8007452:	bf44      	itt	mi
 8007454:	2320      	movmi	r3, #32
 8007456:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800745a:	0713      	lsls	r3, r2, #28
 800745c:	bf44      	itt	mi
 800745e:	232b      	movmi	r3, #43	; 0x2b
 8007460:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8007464:	f89a 3000 	ldrb.w	r3, [sl]
 8007468:	2b2a      	cmp	r3, #42	; 0x2a
 800746a:	d015      	beq.n	8007498 <_vfiprintf_r+0x13c>
 800746c:	9a07      	ldr	r2, [sp, #28]
 800746e:	4654      	mov	r4, sl
 8007470:	2000      	movs	r0, #0
 8007472:	f04f 0c0a 	mov.w	ip, #10
 8007476:	4621      	mov	r1, r4
 8007478:	f811 3b01 	ldrb.w	r3, [r1], #1
 800747c:	3b30      	subs	r3, #48	; 0x30
 800747e:	2b09      	cmp	r3, #9
 8007480:	d94e      	bls.n	8007520 <_vfiprintf_r+0x1c4>
 8007482:	b1b0      	cbz	r0, 80074b2 <_vfiprintf_r+0x156>
 8007484:	9207      	str	r2, [sp, #28]
 8007486:	e014      	b.n	80074b2 <_vfiprintf_r+0x156>
 8007488:	eba0 0308 	sub.w	r3, r0, r8
 800748c:	fa09 f303 	lsl.w	r3, r9, r3
 8007490:	4313      	orrs	r3, r2
 8007492:	9304      	str	r3, [sp, #16]
 8007494:	46a2      	mov	sl, r4
 8007496:	e7d2      	b.n	800743e <_vfiprintf_r+0xe2>
 8007498:	9b03      	ldr	r3, [sp, #12]
 800749a:	1d19      	adds	r1, r3, #4
 800749c:	681b      	ldr	r3, [r3, #0]
 800749e:	9103      	str	r1, [sp, #12]
 80074a0:	2b00      	cmp	r3, #0
 80074a2:	bfbb      	ittet	lt
 80074a4:	425b      	neglt	r3, r3
 80074a6:	f042 0202 	orrlt.w	r2, r2, #2
 80074aa:	9307      	strge	r3, [sp, #28]
 80074ac:	9307      	strlt	r3, [sp, #28]
 80074ae:	bfb8      	it	lt
 80074b0:	9204      	strlt	r2, [sp, #16]
 80074b2:	7823      	ldrb	r3, [r4, #0]
 80074b4:	2b2e      	cmp	r3, #46	; 0x2e
 80074b6:	d10c      	bne.n	80074d2 <_vfiprintf_r+0x176>
 80074b8:	7863      	ldrb	r3, [r4, #1]
 80074ba:	2b2a      	cmp	r3, #42	; 0x2a
 80074bc:	d135      	bne.n	800752a <_vfiprintf_r+0x1ce>
 80074be:	9b03      	ldr	r3, [sp, #12]
 80074c0:	1d1a      	adds	r2, r3, #4
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	9203      	str	r2, [sp, #12]
 80074c6:	2b00      	cmp	r3, #0
 80074c8:	bfb8      	it	lt
 80074ca:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80074ce:	3402      	adds	r4, #2
 80074d0:	9305      	str	r3, [sp, #20]
 80074d2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80075b8 <_vfiprintf_r+0x25c>
 80074d6:	7821      	ldrb	r1, [r4, #0]
 80074d8:	2203      	movs	r2, #3
 80074da:	4650      	mov	r0, sl
 80074dc:	f7f8 fea0 	bl	8000220 <memchr>
 80074e0:	b140      	cbz	r0, 80074f4 <_vfiprintf_r+0x198>
 80074e2:	2340      	movs	r3, #64	; 0x40
 80074e4:	eba0 000a 	sub.w	r0, r0, sl
 80074e8:	fa03 f000 	lsl.w	r0, r3, r0
 80074ec:	9b04      	ldr	r3, [sp, #16]
 80074ee:	4303      	orrs	r3, r0
 80074f0:	3401      	adds	r4, #1
 80074f2:	9304      	str	r3, [sp, #16]
 80074f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80074f8:	482c      	ldr	r0, [pc, #176]	; (80075ac <_vfiprintf_r+0x250>)
 80074fa:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80074fe:	2206      	movs	r2, #6
 8007500:	f7f8 fe8e 	bl	8000220 <memchr>
 8007504:	2800      	cmp	r0, #0
 8007506:	d03f      	beq.n	8007588 <_vfiprintf_r+0x22c>
 8007508:	4b29      	ldr	r3, [pc, #164]	; (80075b0 <_vfiprintf_r+0x254>)
 800750a:	bb1b      	cbnz	r3, 8007554 <_vfiprintf_r+0x1f8>
 800750c:	9b03      	ldr	r3, [sp, #12]
 800750e:	3307      	adds	r3, #7
 8007510:	f023 0307 	bic.w	r3, r3, #7
 8007514:	3308      	adds	r3, #8
 8007516:	9303      	str	r3, [sp, #12]
 8007518:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800751a:	443b      	add	r3, r7
 800751c:	9309      	str	r3, [sp, #36]	; 0x24
 800751e:	e767      	b.n	80073f0 <_vfiprintf_r+0x94>
 8007520:	fb0c 3202 	mla	r2, ip, r2, r3
 8007524:	460c      	mov	r4, r1
 8007526:	2001      	movs	r0, #1
 8007528:	e7a5      	b.n	8007476 <_vfiprintf_r+0x11a>
 800752a:	2300      	movs	r3, #0
 800752c:	3401      	adds	r4, #1
 800752e:	9305      	str	r3, [sp, #20]
 8007530:	4619      	mov	r1, r3
 8007532:	f04f 0c0a 	mov.w	ip, #10
 8007536:	4620      	mov	r0, r4
 8007538:	f810 2b01 	ldrb.w	r2, [r0], #1
 800753c:	3a30      	subs	r2, #48	; 0x30
 800753e:	2a09      	cmp	r2, #9
 8007540:	d903      	bls.n	800754a <_vfiprintf_r+0x1ee>
 8007542:	2b00      	cmp	r3, #0
 8007544:	d0c5      	beq.n	80074d2 <_vfiprintf_r+0x176>
 8007546:	9105      	str	r1, [sp, #20]
 8007548:	e7c3      	b.n	80074d2 <_vfiprintf_r+0x176>
 800754a:	fb0c 2101 	mla	r1, ip, r1, r2
 800754e:	4604      	mov	r4, r0
 8007550:	2301      	movs	r3, #1
 8007552:	e7f0      	b.n	8007536 <_vfiprintf_r+0x1da>
 8007554:	ab03      	add	r3, sp, #12
 8007556:	9300      	str	r3, [sp, #0]
 8007558:	462a      	mov	r2, r5
 800755a:	4b16      	ldr	r3, [pc, #88]	; (80075b4 <_vfiprintf_r+0x258>)
 800755c:	a904      	add	r1, sp, #16
 800755e:	4630      	mov	r0, r6
 8007560:	f7fd fee6 	bl	8005330 <_printf_float>
 8007564:	4607      	mov	r7, r0
 8007566:	1c78      	adds	r0, r7, #1
 8007568:	d1d6      	bne.n	8007518 <_vfiprintf_r+0x1bc>
 800756a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800756c:	07d9      	lsls	r1, r3, #31
 800756e:	d405      	bmi.n	800757c <_vfiprintf_r+0x220>
 8007570:	89ab      	ldrh	r3, [r5, #12]
 8007572:	059a      	lsls	r2, r3, #22
 8007574:	d402      	bmi.n	800757c <_vfiprintf_r+0x220>
 8007576:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8007578:	f7ff fa34 	bl	80069e4 <__retarget_lock_release_recursive>
 800757c:	89ab      	ldrh	r3, [r5, #12]
 800757e:	065b      	lsls	r3, r3, #25
 8007580:	f53f af12 	bmi.w	80073a8 <_vfiprintf_r+0x4c>
 8007584:	9809      	ldr	r0, [sp, #36]	; 0x24
 8007586:	e711      	b.n	80073ac <_vfiprintf_r+0x50>
 8007588:	ab03      	add	r3, sp, #12
 800758a:	9300      	str	r3, [sp, #0]
 800758c:	462a      	mov	r2, r5
 800758e:	4b09      	ldr	r3, [pc, #36]	; (80075b4 <_vfiprintf_r+0x258>)
 8007590:	a904      	add	r1, sp, #16
 8007592:	4630      	mov	r0, r6
 8007594:	f7fe f970 	bl	8005878 <_printf_i>
 8007598:	e7e4      	b.n	8007564 <_vfiprintf_r+0x208>
 800759a:	bf00      	nop
 800759c:	08007df0 	.word	0x08007df0
 80075a0:	08007e10 	.word	0x08007e10
 80075a4:	08007dd0 	.word	0x08007dd0
 80075a8:	08007f8c 	.word	0x08007f8c
 80075ac:	08007f96 	.word	0x08007f96
 80075b0:	08005331 	.word	0x08005331
 80075b4:	08007337 	.word	0x08007337
 80075b8:	08007f92 	.word	0x08007f92

080075bc <_sbrk_r>:
 80075bc:	b538      	push	{r3, r4, r5, lr}
 80075be:	4d06      	ldr	r5, [pc, #24]	; (80075d8 <_sbrk_r+0x1c>)
 80075c0:	2300      	movs	r3, #0
 80075c2:	4604      	mov	r4, r0
 80075c4:	4608      	mov	r0, r1
 80075c6:	602b      	str	r3, [r5, #0]
 80075c8:	f7fa fc66 	bl	8001e98 <_sbrk>
 80075cc:	1c43      	adds	r3, r0, #1
 80075ce:	d102      	bne.n	80075d6 <_sbrk_r+0x1a>
 80075d0:	682b      	ldr	r3, [r5, #0]
 80075d2:	b103      	cbz	r3, 80075d6 <_sbrk_r+0x1a>
 80075d4:	6023      	str	r3, [r4, #0]
 80075d6:	bd38      	pop	{r3, r4, r5, pc}
 80075d8:	20000674 	.word	0x20000674

080075dc <__sread>:
 80075dc:	b510      	push	{r4, lr}
 80075de:	460c      	mov	r4, r1
 80075e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80075e4:	f000 faa8 	bl	8007b38 <_read_r>
 80075e8:	2800      	cmp	r0, #0
 80075ea:	bfab      	itete	ge
 80075ec:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80075ee:	89a3      	ldrhlt	r3, [r4, #12]
 80075f0:	181b      	addge	r3, r3, r0
 80075f2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80075f6:	bfac      	ite	ge
 80075f8:	6563      	strge	r3, [r4, #84]	; 0x54
 80075fa:	81a3      	strhlt	r3, [r4, #12]
 80075fc:	bd10      	pop	{r4, pc}

080075fe <__swrite>:
 80075fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8007602:	461f      	mov	r7, r3
 8007604:	898b      	ldrh	r3, [r1, #12]
 8007606:	05db      	lsls	r3, r3, #23
 8007608:	4605      	mov	r5, r0
 800760a:	460c      	mov	r4, r1
 800760c:	4616      	mov	r6, r2
 800760e:	d505      	bpl.n	800761c <__swrite+0x1e>
 8007610:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007614:	2302      	movs	r3, #2
 8007616:	2200      	movs	r2, #0
 8007618:	f000 f9f8 	bl	8007a0c <_lseek_r>
 800761c:	89a3      	ldrh	r3, [r4, #12]
 800761e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007622:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007626:	81a3      	strh	r3, [r4, #12]
 8007628:	4632      	mov	r2, r6
 800762a:	463b      	mov	r3, r7
 800762c:	4628      	mov	r0, r5
 800762e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8007632:	f000 b869 	b.w	8007708 <_write_r>

08007636 <__sseek>:
 8007636:	b510      	push	{r4, lr}
 8007638:	460c      	mov	r4, r1
 800763a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800763e:	f000 f9e5 	bl	8007a0c <_lseek_r>
 8007642:	1c43      	adds	r3, r0, #1
 8007644:	89a3      	ldrh	r3, [r4, #12]
 8007646:	bf15      	itete	ne
 8007648:	6560      	strne	r0, [r4, #84]	; 0x54
 800764a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800764e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8007652:	81a3      	strheq	r3, [r4, #12]
 8007654:	bf18      	it	ne
 8007656:	81a3      	strhne	r3, [r4, #12]
 8007658:	bd10      	pop	{r4, pc}

0800765a <__sclose>:
 800765a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800765e:	f000 b8f1 	b.w	8007844 <_close_r>
	...

08007664 <__swbuf_r>:
 8007664:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007666:	460e      	mov	r6, r1
 8007668:	4614      	mov	r4, r2
 800766a:	4605      	mov	r5, r0
 800766c:	b118      	cbz	r0, 8007676 <__swbuf_r+0x12>
 800766e:	6983      	ldr	r3, [r0, #24]
 8007670:	b90b      	cbnz	r3, 8007676 <__swbuf_r+0x12>
 8007672:	f7ff f913 	bl	800689c <__sinit>
 8007676:	4b21      	ldr	r3, [pc, #132]	; (80076fc <__swbuf_r+0x98>)
 8007678:	429c      	cmp	r4, r3
 800767a:	d12b      	bne.n	80076d4 <__swbuf_r+0x70>
 800767c:	686c      	ldr	r4, [r5, #4]
 800767e:	69a3      	ldr	r3, [r4, #24]
 8007680:	60a3      	str	r3, [r4, #8]
 8007682:	89a3      	ldrh	r3, [r4, #12]
 8007684:	071a      	lsls	r2, r3, #28
 8007686:	d52f      	bpl.n	80076e8 <__swbuf_r+0x84>
 8007688:	6923      	ldr	r3, [r4, #16]
 800768a:	b36b      	cbz	r3, 80076e8 <__swbuf_r+0x84>
 800768c:	6923      	ldr	r3, [r4, #16]
 800768e:	6820      	ldr	r0, [r4, #0]
 8007690:	1ac0      	subs	r0, r0, r3
 8007692:	6963      	ldr	r3, [r4, #20]
 8007694:	b2f6      	uxtb	r6, r6
 8007696:	4283      	cmp	r3, r0
 8007698:	4637      	mov	r7, r6
 800769a:	dc04      	bgt.n	80076a6 <__swbuf_r+0x42>
 800769c:	4621      	mov	r1, r4
 800769e:	4628      	mov	r0, r5
 80076a0:	f000 f966 	bl	8007970 <_fflush_r>
 80076a4:	bb30      	cbnz	r0, 80076f4 <__swbuf_r+0x90>
 80076a6:	68a3      	ldr	r3, [r4, #8]
 80076a8:	3b01      	subs	r3, #1
 80076aa:	60a3      	str	r3, [r4, #8]
 80076ac:	6823      	ldr	r3, [r4, #0]
 80076ae:	1c5a      	adds	r2, r3, #1
 80076b0:	6022      	str	r2, [r4, #0]
 80076b2:	701e      	strb	r6, [r3, #0]
 80076b4:	6963      	ldr	r3, [r4, #20]
 80076b6:	3001      	adds	r0, #1
 80076b8:	4283      	cmp	r3, r0
 80076ba:	d004      	beq.n	80076c6 <__swbuf_r+0x62>
 80076bc:	89a3      	ldrh	r3, [r4, #12]
 80076be:	07db      	lsls	r3, r3, #31
 80076c0:	d506      	bpl.n	80076d0 <__swbuf_r+0x6c>
 80076c2:	2e0a      	cmp	r6, #10
 80076c4:	d104      	bne.n	80076d0 <__swbuf_r+0x6c>
 80076c6:	4621      	mov	r1, r4
 80076c8:	4628      	mov	r0, r5
 80076ca:	f000 f951 	bl	8007970 <_fflush_r>
 80076ce:	b988      	cbnz	r0, 80076f4 <__swbuf_r+0x90>
 80076d0:	4638      	mov	r0, r7
 80076d2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80076d4:	4b0a      	ldr	r3, [pc, #40]	; (8007700 <__swbuf_r+0x9c>)
 80076d6:	429c      	cmp	r4, r3
 80076d8:	d101      	bne.n	80076de <__swbuf_r+0x7a>
 80076da:	68ac      	ldr	r4, [r5, #8]
 80076dc:	e7cf      	b.n	800767e <__swbuf_r+0x1a>
 80076de:	4b09      	ldr	r3, [pc, #36]	; (8007704 <__swbuf_r+0xa0>)
 80076e0:	429c      	cmp	r4, r3
 80076e2:	bf08      	it	eq
 80076e4:	68ec      	ldreq	r4, [r5, #12]
 80076e6:	e7ca      	b.n	800767e <__swbuf_r+0x1a>
 80076e8:	4621      	mov	r1, r4
 80076ea:	4628      	mov	r0, r5
 80076ec:	f000 f81e 	bl	800772c <__swsetup_r>
 80076f0:	2800      	cmp	r0, #0
 80076f2:	d0cb      	beq.n	800768c <__swbuf_r+0x28>
 80076f4:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 80076f8:	e7ea      	b.n	80076d0 <__swbuf_r+0x6c>
 80076fa:	bf00      	nop
 80076fc:	08007df0 	.word	0x08007df0
 8007700:	08007e10 	.word	0x08007e10
 8007704:	08007dd0 	.word	0x08007dd0

08007708 <_write_r>:
 8007708:	b538      	push	{r3, r4, r5, lr}
 800770a:	4d07      	ldr	r5, [pc, #28]	; (8007728 <_write_r+0x20>)
 800770c:	4604      	mov	r4, r0
 800770e:	4608      	mov	r0, r1
 8007710:	4611      	mov	r1, r2
 8007712:	2200      	movs	r2, #0
 8007714:	602a      	str	r2, [r5, #0]
 8007716:	461a      	mov	r2, r3
 8007718:	f7f9 fbe8 	bl	8000eec <_write>
 800771c:	1c43      	adds	r3, r0, #1
 800771e:	d102      	bne.n	8007726 <_write_r+0x1e>
 8007720:	682b      	ldr	r3, [r5, #0]
 8007722:	b103      	cbz	r3, 8007726 <_write_r+0x1e>
 8007724:	6023      	str	r3, [r4, #0]
 8007726:	bd38      	pop	{r3, r4, r5, pc}
 8007728:	20000674 	.word	0x20000674

0800772c <__swsetup_r>:
 800772c:	4b32      	ldr	r3, [pc, #200]	; (80077f8 <__swsetup_r+0xcc>)
 800772e:	b570      	push	{r4, r5, r6, lr}
 8007730:	681d      	ldr	r5, [r3, #0]
 8007732:	4606      	mov	r6, r0
 8007734:	460c      	mov	r4, r1
 8007736:	b125      	cbz	r5, 8007742 <__swsetup_r+0x16>
 8007738:	69ab      	ldr	r3, [r5, #24]
 800773a:	b913      	cbnz	r3, 8007742 <__swsetup_r+0x16>
 800773c:	4628      	mov	r0, r5
 800773e:	f7ff f8ad 	bl	800689c <__sinit>
 8007742:	4b2e      	ldr	r3, [pc, #184]	; (80077fc <__swsetup_r+0xd0>)
 8007744:	429c      	cmp	r4, r3
 8007746:	d10f      	bne.n	8007768 <__swsetup_r+0x3c>
 8007748:	686c      	ldr	r4, [r5, #4]
 800774a:	89a3      	ldrh	r3, [r4, #12]
 800774c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8007750:	0719      	lsls	r1, r3, #28
 8007752:	d42c      	bmi.n	80077ae <__swsetup_r+0x82>
 8007754:	06dd      	lsls	r5, r3, #27
 8007756:	d411      	bmi.n	800777c <__swsetup_r+0x50>
 8007758:	2309      	movs	r3, #9
 800775a:	6033      	str	r3, [r6, #0]
 800775c:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8007760:	81a3      	strh	r3, [r4, #12]
 8007762:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007766:	e03e      	b.n	80077e6 <__swsetup_r+0xba>
 8007768:	4b25      	ldr	r3, [pc, #148]	; (8007800 <__swsetup_r+0xd4>)
 800776a:	429c      	cmp	r4, r3
 800776c:	d101      	bne.n	8007772 <__swsetup_r+0x46>
 800776e:	68ac      	ldr	r4, [r5, #8]
 8007770:	e7eb      	b.n	800774a <__swsetup_r+0x1e>
 8007772:	4b24      	ldr	r3, [pc, #144]	; (8007804 <__swsetup_r+0xd8>)
 8007774:	429c      	cmp	r4, r3
 8007776:	bf08      	it	eq
 8007778:	68ec      	ldreq	r4, [r5, #12]
 800777a:	e7e6      	b.n	800774a <__swsetup_r+0x1e>
 800777c:	0758      	lsls	r0, r3, #29
 800777e:	d512      	bpl.n	80077a6 <__swsetup_r+0x7a>
 8007780:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8007782:	b141      	cbz	r1, 8007796 <__swsetup_r+0x6a>
 8007784:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8007788:	4299      	cmp	r1, r3
 800778a:	d002      	beq.n	8007792 <__swsetup_r+0x66>
 800778c:	4630      	mov	r0, r6
 800778e:	f7ff fcdb 	bl	8007148 <_free_r>
 8007792:	2300      	movs	r3, #0
 8007794:	6363      	str	r3, [r4, #52]	; 0x34
 8007796:	89a3      	ldrh	r3, [r4, #12]
 8007798:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800779c:	81a3      	strh	r3, [r4, #12]
 800779e:	2300      	movs	r3, #0
 80077a0:	6063      	str	r3, [r4, #4]
 80077a2:	6923      	ldr	r3, [r4, #16]
 80077a4:	6023      	str	r3, [r4, #0]
 80077a6:	89a3      	ldrh	r3, [r4, #12]
 80077a8:	f043 0308 	orr.w	r3, r3, #8
 80077ac:	81a3      	strh	r3, [r4, #12]
 80077ae:	6923      	ldr	r3, [r4, #16]
 80077b0:	b94b      	cbnz	r3, 80077c6 <__swsetup_r+0x9a>
 80077b2:	89a3      	ldrh	r3, [r4, #12]
 80077b4:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80077b8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80077bc:	d003      	beq.n	80077c6 <__swsetup_r+0x9a>
 80077be:	4621      	mov	r1, r4
 80077c0:	4630      	mov	r0, r6
 80077c2:	f000 f95b 	bl	8007a7c <__smakebuf_r>
 80077c6:	89a0      	ldrh	r0, [r4, #12]
 80077c8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80077cc:	f010 0301 	ands.w	r3, r0, #1
 80077d0:	d00a      	beq.n	80077e8 <__swsetup_r+0xbc>
 80077d2:	2300      	movs	r3, #0
 80077d4:	60a3      	str	r3, [r4, #8]
 80077d6:	6963      	ldr	r3, [r4, #20]
 80077d8:	425b      	negs	r3, r3
 80077da:	61a3      	str	r3, [r4, #24]
 80077dc:	6923      	ldr	r3, [r4, #16]
 80077de:	b943      	cbnz	r3, 80077f2 <__swsetup_r+0xc6>
 80077e0:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 80077e4:	d1ba      	bne.n	800775c <__swsetup_r+0x30>
 80077e6:	bd70      	pop	{r4, r5, r6, pc}
 80077e8:	0781      	lsls	r1, r0, #30
 80077ea:	bf58      	it	pl
 80077ec:	6963      	ldrpl	r3, [r4, #20]
 80077ee:	60a3      	str	r3, [r4, #8]
 80077f0:	e7f4      	b.n	80077dc <__swsetup_r+0xb0>
 80077f2:	2000      	movs	r0, #0
 80077f4:	e7f7      	b.n	80077e6 <__swsetup_r+0xba>
 80077f6:	bf00      	nop
 80077f8:	20000010 	.word	0x20000010
 80077fc:	08007df0 	.word	0x08007df0
 8007800:	08007e10 	.word	0x08007e10
 8007804:	08007dd0 	.word	0x08007dd0

08007808 <__assert_func>:
 8007808:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800780a:	4614      	mov	r4, r2
 800780c:	461a      	mov	r2, r3
 800780e:	4b09      	ldr	r3, [pc, #36]	; (8007834 <__assert_func+0x2c>)
 8007810:	681b      	ldr	r3, [r3, #0]
 8007812:	4605      	mov	r5, r0
 8007814:	68d8      	ldr	r0, [r3, #12]
 8007816:	b14c      	cbz	r4, 800782c <__assert_func+0x24>
 8007818:	4b07      	ldr	r3, [pc, #28]	; (8007838 <__assert_func+0x30>)
 800781a:	9100      	str	r1, [sp, #0]
 800781c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8007820:	4906      	ldr	r1, [pc, #24]	; (800783c <__assert_func+0x34>)
 8007822:	462b      	mov	r3, r5
 8007824:	f000 f8e0 	bl	80079e8 <fiprintf>
 8007828:	f000 f9a5 	bl	8007b76 <abort>
 800782c:	4b04      	ldr	r3, [pc, #16]	; (8007840 <__assert_func+0x38>)
 800782e:	461c      	mov	r4, r3
 8007830:	e7f3      	b.n	800781a <__assert_func+0x12>
 8007832:	bf00      	nop
 8007834:	20000010 	.word	0x20000010
 8007838:	08007f9d 	.word	0x08007f9d
 800783c:	08007faa 	.word	0x08007faa
 8007840:	08007fd8 	.word	0x08007fd8

08007844 <_close_r>:
 8007844:	b538      	push	{r3, r4, r5, lr}
 8007846:	4d06      	ldr	r5, [pc, #24]	; (8007860 <_close_r+0x1c>)
 8007848:	2300      	movs	r3, #0
 800784a:	4604      	mov	r4, r0
 800784c:	4608      	mov	r0, r1
 800784e:	602b      	str	r3, [r5, #0]
 8007850:	f7fa faed 	bl	8001e2e <_close>
 8007854:	1c43      	adds	r3, r0, #1
 8007856:	d102      	bne.n	800785e <_close_r+0x1a>
 8007858:	682b      	ldr	r3, [r5, #0]
 800785a:	b103      	cbz	r3, 800785e <_close_r+0x1a>
 800785c:	6023      	str	r3, [r4, #0]
 800785e:	bd38      	pop	{r3, r4, r5, pc}
 8007860:	20000674 	.word	0x20000674

08007864 <__sflush_r>:
 8007864:	898a      	ldrh	r2, [r1, #12]
 8007866:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800786a:	4605      	mov	r5, r0
 800786c:	0710      	lsls	r0, r2, #28
 800786e:	460c      	mov	r4, r1
 8007870:	d458      	bmi.n	8007924 <__sflush_r+0xc0>
 8007872:	684b      	ldr	r3, [r1, #4]
 8007874:	2b00      	cmp	r3, #0
 8007876:	dc05      	bgt.n	8007884 <__sflush_r+0x20>
 8007878:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800787a:	2b00      	cmp	r3, #0
 800787c:	dc02      	bgt.n	8007884 <__sflush_r+0x20>
 800787e:	2000      	movs	r0, #0
 8007880:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007884:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8007886:	2e00      	cmp	r6, #0
 8007888:	d0f9      	beq.n	800787e <__sflush_r+0x1a>
 800788a:	2300      	movs	r3, #0
 800788c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8007890:	682f      	ldr	r7, [r5, #0]
 8007892:	602b      	str	r3, [r5, #0]
 8007894:	d032      	beq.n	80078fc <__sflush_r+0x98>
 8007896:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8007898:	89a3      	ldrh	r3, [r4, #12]
 800789a:	075a      	lsls	r2, r3, #29
 800789c:	d505      	bpl.n	80078aa <__sflush_r+0x46>
 800789e:	6863      	ldr	r3, [r4, #4]
 80078a0:	1ac0      	subs	r0, r0, r3
 80078a2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 80078a4:	b10b      	cbz	r3, 80078aa <__sflush_r+0x46>
 80078a6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 80078a8:	1ac0      	subs	r0, r0, r3
 80078aa:	2300      	movs	r3, #0
 80078ac:	4602      	mov	r2, r0
 80078ae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 80078b0:	6a21      	ldr	r1, [r4, #32]
 80078b2:	4628      	mov	r0, r5
 80078b4:	47b0      	blx	r6
 80078b6:	1c43      	adds	r3, r0, #1
 80078b8:	89a3      	ldrh	r3, [r4, #12]
 80078ba:	d106      	bne.n	80078ca <__sflush_r+0x66>
 80078bc:	6829      	ldr	r1, [r5, #0]
 80078be:	291d      	cmp	r1, #29
 80078c0:	d82c      	bhi.n	800791c <__sflush_r+0xb8>
 80078c2:	4a2a      	ldr	r2, [pc, #168]	; (800796c <__sflush_r+0x108>)
 80078c4:	40ca      	lsrs	r2, r1
 80078c6:	07d6      	lsls	r6, r2, #31
 80078c8:	d528      	bpl.n	800791c <__sflush_r+0xb8>
 80078ca:	2200      	movs	r2, #0
 80078cc:	6062      	str	r2, [r4, #4]
 80078ce:	04d9      	lsls	r1, r3, #19
 80078d0:	6922      	ldr	r2, [r4, #16]
 80078d2:	6022      	str	r2, [r4, #0]
 80078d4:	d504      	bpl.n	80078e0 <__sflush_r+0x7c>
 80078d6:	1c42      	adds	r2, r0, #1
 80078d8:	d101      	bne.n	80078de <__sflush_r+0x7a>
 80078da:	682b      	ldr	r3, [r5, #0]
 80078dc:	b903      	cbnz	r3, 80078e0 <__sflush_r+0x7c>
 80078de:	6560      	str	r0, [r4, #84]	; 0x54
 80078e0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80078e2:	602f      	str	r7, [r5, #0]
 80078e4:	2900      	cmp	r1, #0
 80078e6:	d0ca      	beq.n	800787e <__sflush_r+0x1a>
 80078e8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80078ec:	4299      	cmp	r1, r3
 80078ee:	d002      	beq.n	80078f6 <__sflush_r+0x92>
 80078f0:	4628      	mov	r0, r5
 80078f2:	f7ff fc29 	bl	8007148 <_free_r>
 80078f6:	2000      	movs	r0, #0
 80078f8:	6360      	str	r0, [r4, #52]	; 0x34
 80078fa:	e7c1      	b.n	8007880 <__sflush_r+0x1c>
 80078fc:	6a21      	ldr	r1, [r4, #32]
 80078fe:	2301      	movs	r3, #1
 8007900:	4628      	mov	r0, r5
 8007902:	47b0      	blx	r6
 8007904:	1c41      	adds	r1, r0, #1
 8007906:	d1c7      	bne.n	8007898 <__sflush_r+0x34>
 8007908:	682b      	ldr	r3, [r5, #0]
 800790a:	2b00      	cmp	r3, #0
 800790c:	d0c4      	beq.n	8007898 <__sflush_r+0x34>
 800790e:	2b1d      	cmp	r3, #29
 8007910:	d001      	beq.n	8007916 <__sflush_r+0xb2>
 8007912:	2b16      	cmp	r3, #22
 8007914:	d101      	bne.n	800791a <__sflush_r+0xb6>
 8007916:	602f      	str	r7, [r5, #0]
 8007918:	e7b1      	b.n	800787e <__sflush_r+0x1a>
 800791a:	89a3      	ldrh	r3, [r4, #12]
 800791c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007920:	81a3      	strh	r3, [r4, #12]
 8007922:	e7ad      	b.n	8007880 <__sflush_r+0x1c>
 8007924:	690f      	ldr	r7, [r1, #16]
 8007926:	2f00      	cmp	r7, #0
 8007928:	d0a9      	beq.n	800787e <__sflush_r+0x1a>
 800792a:	0793      	lsls	r3, r2, #30
 800792c:	680e      	ldr	r6, [r1, #0]
 800792e:	bf08      	it	eq
 8007930:	694b      	ldreq	r3, [r1, #20]
 8007932:	600f      	str	r7, [r1, #0]
 8007934:	bf18      	it	ne
 8007936:	2300      	movne	r3, #0
 8007938:	eba6 0807 	sub.w	r8, r6, r7
 800793c:	608b      	str	r3, [r1, #8]
 800793e:	f1b8 0f00 	cmp.w	r8, #0
 8007942:	dd9c      	ble.n	800787e <__sflush_r+0x1a>
 8007944:	6a21      	ldr	r1, [r4, #32]
 8007946:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8007948:	4643      	mov	r3, r8
 800794a:	463a      	mov	r2, r7
 800794c:	4628      	mov	r0, r5
 800794e:	47b0      	blx	r6
 8007950:	2800      	cmp	r0, #0
 8007952:	dc06      	bgt.n	8007962 <__sflush_r+0xfe>
 8007954:	89a3      	ldrh	r3, [r4, #12]
 8007956:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800795a:	81a3      	strh	r3, [r4, #12]
 800795c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007960:	e78e      	b.n	8007880 <__sflush_r+0x1c>
 8007962:	4407      	add	r7, r0
 8007964:	eba8 0800 	sub.w	r8, r8, r0
 8007968:	e7e9      	b.n	800793e <__sflush_r+0xda>
 800796a:	bf00      	nop
 800796c:	20400001 	.word	0x20400001

08007970 <_fflush_r>:
 8007970:	b538      	push	{r3, r4, r5, lr}
 8007972:	690b      	ldr	r3, [r1, #16]
 8007974:	4605      	mov	r5, r0
 8007976:	460c      	mov	r4, r1
 8007978:	b913      	cbnz	r3, 8007980 <_fflush_r+0x10>
 800797a:	2500      	movs	r5, #0
 800797c:	4628      	mov	r0, r5
 800797e:	bd38      	pop	{r3, r4, r5, pc}
 8007980:	b118      	cbz	r0, 800798a <_fflush_r+0x1a>
 8007982:	6983      	ldr	r3, [r0, #24]
 8007984:	b90b      	cbnz	r3, 800798a <_fflush_r+0x1a>
 8007986:	f7fe ff89 	bl	800689c <__sinit>
 800798a:	4b14      	ldr	r3, [pc, #80]	; (80079dc <_fflush_r+0x6c>)
 800798c:	429c      	cmp	r4, r3
 800798e:	d11b      	bne.n	80079c8 <_fflush_r+0x58>
 8007990:	686c      	ldr	r4, [r5, #4]
 8007992:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007996:	2b00      	cmp	r3, #0
 8007998:	d0ef      	beq.n	800797a <_fflush_r+0xa>
 800799a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800799c:	07d0      	lsls	r0, r2, #31
 800799e:	d404      	bmi.n	80079aa <_fflush_r+0x3a>
 80079a0:	0599      	lsls	r1, r3, #22
 80079a2:	d402      	bmi.n	80079aa <_fflush_r+0x3a>
 80079a4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80079a6:	f7ff f81c 	bl	80069e2 <__retarget_lock_acquire_recursive>
 80079aa:	4628      	mov	r0, r5
 80079ac:	4621      	mov	r1, r4
 80079ae:	f7ff ff59 	bl	8007864 <__sflush_r>
 80079b2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80079b4:	07da      	lsls	r2, r3, #31
 80079b6:	4605      	mov	r5, r0
 80079b8:	d4e0      	bmi.n	800797c <_fflush_r+0xc>
 80079ba:	89a3      	ldrh	r3, [r4, #12]
 80079bc:	059b      	lsls	r3, r3, #22
 80079be:	d4dd      	bmi.n	800797c <_fflush_r+0xc>
 80079c0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80079c2:	f7ff f80f 	bl	80069e4 <__retarget_lock_release_recursive>
 80079c6:	e7d9      	b.n	800797c <_fflush_r+0xc>
 80079c8:	4b05      	ldr	r3, [pc, #20]	; (80079e0 <_fflush_r+0x70>)
 80079ca:	429c      	cmp	r4, r3
 80079cc:	d101      	bne.n	80079d2 <_fflush_r+0x62>
 80079ce:	68ac      	ldr	r4, [r5, #8]
 80079d0:	e7df      	b.n	8007992 <_fflush_r+0x22>
 80079d2:	4b04      	ldr	r3, [pc, #16]	; (80079e4 <_fflush_r+0x74>)
 80079d4:	429c      	cmp	r4, r3
 80079d6:	bf08      	it	eq
 80079d8:	68ec      	ldreq	r4, [r5, #12]
 80079da:	e7da      	b.n	8007992 <_fflush_r+0x22>
 80079dc:	08007df0 	.word	0x08007df0
 80079e0:	08007e10 	.word	0x08007e10
 80079e4:	08007dd0 	.word	0x08007dd0

080079e8 <fiprintf>:
 80079e8:	b40e      	push	{r1, r2, r3}
 80079ea:	b503      	push	{r0, r1, lr}
 80079ec:	4601      	mov	r1, r0
 80079ee:	ab03      	add	r3, sp, #12
 80079f0:	4805      	ldr	r0, [pc, #20]	; (8007a08 <fiprintf+0x20>)
 80079f2:	f853 2b04 	ldr.w	r2, [r3], #4
 80079f6:	6800      	ldr	r0, [r0, #0]
 80079f8:	9301      	str	r3, [sp, #4]
 80079fa:	f7ff fcaf 	bl	800735c <_vfiprintf_r>
 80079fe:	b002      	add	sp, #8
 8007a00:	f85d eb04 	ldr.w	lr, [sp], #4
 8007a04:	b003      	add	sp, #12
 8007a06:	4770      	bx	lr
 8007a08:	20000010 	.word	0x20000010

08007a0c <_lseek_r>:
 8007a0c:	b538      	push	{r3, r4, r5, lr}
 8007a0e:	4d07      	ldr	r5, [pc, #28]	; (8007a2c <_lseek_r+0x20>)
 8007a10:	4604      	mov	r4, r0
 8007a12:	4608      	mov	r0, r1
 8007a14:	4611      	mov	r1, r2
 8007a16:	2200      	movs	r2, #0
 8007a18:	602a      	str	r2, [r5, #0]
 8007a1a:	461a      	mov	r2, r3
 8007a1c:	f7fa fa2e 	bl	8001e7c <_lseek>
 8007a20:	1c43      	adds	r3, r0, #1
 8007a22:	d102      	bne.n	8007a2a <_lseek_r+0x1e>
 8007a24:	682b      	ldr	r3, [r5, #0]
 8007a26:	b103      	cbz	r3, 8007a2a <_lseek_r+0x1e>
 8007a28:	6023      	str	r3, [r4, #0]
 8007a2a:	bd38      	pop	{r3, r4, r5, pc}
 8007a2c:	20000674 	.word	0x20000674

08007a30 <__swhatbuf_r>:
 8007a30:	b570      	push	{r4, r5, r6, lr}
 8007a32:	460e      	mov	r6, r1
 8007a34:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007a38:	2900      	cmp	r1, #0
 8007a3a:	b096      	sub	sp, #88	; 0x58
 8007a3c:	4614      	mov	r4, r2
 8007a3e:	461d      	mov	r5, r3
 8007a40:	da08      	bge.n	8007a54 <__swhatbuf_r+0x24>
 8007a42:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8007a46:	2200      	movs	r2, #0
 8007a48:	602a      	str	r2, [r5, #0]
 8007a4a:	061a      	lsls	r2, r3, #24
 8007a4c:	d410      	bmi.n	8007a70 <__swhatbuf_r+0x40>
 8007a4e:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8007a52:	e00e      	b.n	8007a72 <__swhatbuf_r+0x42>
 8007a54:	466a      	mov	r2, sp
 8007a56:	f000 f895 	bl	8007b84 <_fstat_r>
 8007a5a:	2800      	cmp	r0, #0
 8007a5c:	dbf1      	blt.n	8007a42 <__swhatbuf_r+0x12>
 8007a5e:	9a01      	ldr	r2, [sp, #4]
 8007a60:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8007a64:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8007a68:	425a      	negs	r2, r3
 8007a6a:	415a      	adcs	r2, r3
 8007a6c:	602a      	str	r2, [r5, #0]
 8007a6e:	e7ee      	b.n	8007a4e <__swhatbuf_r+0x1e>
 8007a70:	2340      	movs	r3, #64	; 0x40
 8007a72:	2000      	movs	r0, #0
 8007a74:	6023      	str	r3, [r4, #0]
 8007a76:	b016      	add	sp, #88	; 0x58
 8007a78:	bd70      	pop	{r4, r5, r6, pc}
	...

08007a7c <__smakebuf_r>:
 8007a7c:	898b      	ldrh	r3, [r1, #12]
 8007a7e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8007a80:	079d      	lsls	r5, r3, #30
 8007a82:	4606      	mov	r6, r0
 8007a84:	460c      	mov	r4, r1
 8007a86:	d507      	bpl.n	8007a98 <__smakebuf_r+0x1c>
 8007a88:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8007a8c:	6023      	str	r3, [r4, #0]
 8007a8e:	6123      	str	r3, [r4, #16]
 8007a90:	2301      	movs	r3, #1
 8007a92:	6163      	str	r3, [r4, #20]
 8007a94:	b002      	add	sp, #8
 8007a96:	bd70      	pop	{r4, r5, r6, pc}
 8007a98:	ab01      	add	r3, sp, #4
 8007a9a:	466a      	mov	r2, sp
 8007a9c:	f7ff ffc8 	bl	8007a30 <__swhatbuf_r>
 8007aa0:	9900      	ldr	r1, [sp, #0]
 8007aa2:	4605      	mov	r5, r0
 8007aa4:	4630      	mov	r0, r6
 8007aa6:	f7ff fbbb 	bl	8007220 <_malloc_r>
 8007aaa:	b948      	cbnz	r0, 8007ac0 <__smakebuf_r+0x44>
 8007aac:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007ab0:	059a      	lsls	r2, r3, #22
 8007ab2:	d4ef      	bmi.n	8007a94 <__smakebuf_r+0x18>
 8007ab4:	f023 0303 	bic.w	r3, r3, #3
 8007ab8:	f043 0302 	orr.w	r3, r3, #2
 8007abc:	81a3      	strh	r3, [r4, #12]
 8007abe:	e7e3      	b.n	8007a88 <__smakebuf_r+0xc>
 8007ac0:	4b0d      	ldr	r3, [pc, #52]	; (8007af8 <__smakebuf_r+0x7c>)
 8007ac2:	62b3      	str	r3, [r6, #40]	; 0x28
 8007ac4:	89a3      	ldrh	r3, [r4, #12]
 8007ac6:	6020      	str	r0, [r4, #0]
 8007ac8:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8007acc:	81a3      	strh	r3, [r4, #12]
 8007ace:	9b00      	ldr	r3, [sp, #0]
 8007ad0:	6163      	str	r3, [r4, #20]
 8007ad2:	9b01      	ldr	r3, [sp, #4]
 8007ad4:	6120      	str	r0, [r4, #16]
 8007ad6:	b15b      	cbz	r3, 8007af0 <__smakebuf_r+0x74>
 8007ad8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007adc:	4630      	mov	r0, r6
 8007ade:	f000 f863 	bl	8007ba8 <_isatty_r>
 8007ae2:	b128      	cbz	r0, 8007af0 <__smakebuf_r+0x74>
 8007ae4:	89a3      	ldrh	r3, [r4, #12]
 8007ae6:	f023 0303 	bic.w	r3, r3, #3
 8007aea:	f043 0301 	orr.w	r3, r3, #1
 8007aee:	81a3      	strh	r3, [r4, #12]
 8007af0:	89a0      	ldrh	r0, [r4, #12]
 8007af2:	4305      	orrs	r5, r0
 8007af4:	81a5      	strh	r5, [r4, #12]
 8007af6:	e7cd      	b.n	8007a94 <__smakebuf_r+0x18>
 8007af8:	08006835 	.word	0x08006835

08007afc <__ascii_mbtowc>:
 8007afc:	b082      	sub	sp, #8
 8007afe:	b901      	cbnz	r1, 8007b02 <__ascii_mbtowc+0x6>
 8007b00:	a901      	add	r1, sp, #4
 8007b02:	b142      	cbz	r2, 8007b16 <__ascii_mbtowc+0x1a>
 8007b04:	b14b      	cbz	r3, 8007b1a <__ascii_mbtowc+0x1e>
 8007b06:	7813      	ldrb	r3, [r2, #0]
 8007b08:	600b      	str	r3, [r1, #0]
 8007b0a:	7812      	ldrb	r2, [r2, #0]
 8007b0c:	1e10      	subs	r0, r2, #0
 8007b0e:	bf18      	it	ne
 8007b10:	2001      	movne	r0, #1
 8007b12:	b002      	add	sp, #8
 8007b14:	4770      	bx	lr
 8007b16:	4610      	mov	r0, r2
 8007b18:	e7fb      	b.n	8007b12 <__ascii_mbtowc+0x16>
 8007b1a:	f06f 0001 	mvn.w	r0, #1
 8007b1e:	e7f8      	b.n	8007b12 <__ascii_mbtowc+0x16>

08007b20 <__malloc_lock>:
 8007b20:	4801      	ldr	r0, [pc, #4]	; (8007b28 <__malloc_lock+0x8>)
 8007b22:	f7fe bf5e 	b.w	80069e2 <__retarget_lock_acquire_recursive>
 8007b26:	bf00      	nop
 8007b28:	20000668 	.word	0x20000668

08007b2c <__malloc_unlock>:
 8007b2c:	4801      	ldr	r0, [pc, #4]	; (8007b34 <__malloc_unlock+0x8>)
 8007b2e:	f7fe bf59 	b.w	80069e4 <__retarget_lock_release_recursive>
 8007b32:	bf00      	nop
 8007b34:	20000668 	.word	0x20000668

08007b38 <_read_r>:
 8007b38:	b538      	push	{r3, r4, r5, lr}
 8007b3a:	4d07      	ldr	r5, [pc, #28]	; (8007b58 <_read_r+0x20>)
 8007b3c:	4604      	mov	r4, r0
 8007b3e:	4608      	mov	r0, r1
 8007b40:	4611      	mov	r1, r2
 8007b42:	2200      	movs	r2, #0
 8007b44:	602a      	str	r2, [r5, #0]
 8007b46:	461a      	mov	r2, r3
 8007b48:	f7fa f954 	bl	8001df4 <_read>
 8007b4c:	1c43      	adds	r3, r0, #1
 8007b4e:	d102      	bne.n	8007b56 <_read_r+0x1e>
 8007b50:	682b      	ldr	r3, [r5, #0]
 8007b52:	b103      	cbz	r3, 8007b56 <_read_r+0x1e>
 8007b54:	6023      	str	r3, [r4, #0]
 8007b56:	bd38      	pop	{r3, r4, r5, pc}
 8007b58:	20000674 	.word	0x20000674

08007b5c <__ascii_wctomb>:
 8007b5c:	b149      	cbz	r1, 8007b72 <__ascii_wctomb+0x16>
 8007b5e:	2aff      	cmp	r2, #255	; 0xff
 8007b60:	bf85      	ittet	hi
 8007b62:	238a      	movhi	r3, #138	; 0x8a
 8007b64:	6003      	strhi	r3, [r0, #0]
 8007b66:	700a      	strbls	r2, [r1, #0]
 8007b68:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8007b6c:	bf98      	it	ls
 8007b6e:	2001      	movls	r0, #1
 8007b70:	4770      	bx	lr
 8007b72:	4608      	mov	r0, r1
 8007b74:	4770      	bx	lr

08007b76 <abort>:
 8007b76:	b508      	push	{r3, lr}
 8007b78:	2006      	movs	r0, #6
 8007b7a:	f000 f84d 	bl	8007c18 <raise>
 8007b7e:	2001      	movs	r0, #1
 8007b80:	f7fa f92e 	bl	8001de0 <_exit>

08007b84 <_fstat_r>:
 8007b84:	b538      	push	{r3, r4, r5, lr}
 8007b86:	4d07      	ldr	r5, [pc, #28]	; (8007ba4 <_fstat_r+0x20>)
 8007b88:	2300      	movs	r3, #0
 8007b8a:	4604      	mov	r4, r0
 8007b8c:	4608      	mov	r0, r1
 8007b8e:	4611      	mov	r1, r2
 8007b90:	602b      	str	r3, [r5, #0]
 8007b92:	f7fa f958 	bl	8001e46 <_fstat>
 8007b96:	1c43      	adds	r3, r0, #1
 8007b98:	d102      	bne.n	8007ba0 <_fstat_r+0x1c>
 8007b9a:	682b      	ldr	r3, [r5, #0]
 8007b9c:	b103      	cbz	r3, 8007ba0 <_fstat_r+0x1c>
 8007b9e:	6023      	str	r3, [r4, #0]
 8007ba0:	bd38      	pop	{r3, r4, r5, pc}
 8007ba2:	bf00      	nop
 8007ba4:	20000674 	.word	0x20000674

08007ba8 <_isatty_r>:
 8007ba8:	b538      	push	{r3, r4, r5, lr}
 8007baa:	4d06      	ldr	r5, [pc, #24]	; (8007bc4 <_isatty_r+0x1c>)
 8007bac:	2300      	movs	r3, #0
 8007bae:	4604      	mov	r4, r0
 8007bb0:	4608      	mov	r0, r1
 8007bb2:	602b      	str	r3, [r5, #0]
 8007bb4:	f7fa f957 	bl	8001e66 <_isatty>
 8007bb8:	1c43      	adds	r3, r0, #1
 8007bba:	d102      	bne.n	8007bc2 <_isatty_r+0x1a>
 8007bbc:	682b      	ldr	r3, [r5, #0]
 8007bbe:	b103      	cbz	r3, 8007bc2 <_isatty_r+0x1a>
 8007bc0:	6023      	str	r3, [r4, #0]
 8007bc2:	bd38      	pop	{r3, r4, r5, pc}
 8007bc4:	20000674 	.word	0x20000674

08007bc8 <_raise_r>:
 8007bc8:	291f      	cmp	r1, #31
 8007bca:	b538      	push	{r3, r4, r5, lr}
 8007bcc:	4604      	mov	r4, r0
 8007bce:	460d      	mov	r5, r1
 8007bd0:	d904      	bls.n	8007bdc <_raise_r+0x14>
 8007bd2:	2316      	movs	r3, #22
 8007bd4:	6003      	str	r3, [r0, #0]
 8007bd6:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8007bda:	bd38      	pop	{r3, r4, r5, pc}
 8007bdc:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8007bde:	b112      	cbz	r2, 8007be6 <_raise_r+0x1e>
 8007be0:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8007be4:	b94b      	cbnz	r3, 8007bfa <_raise_r+0x32>
 8007be6:	4620      	mov	r0, r4
 8007be8:	f000 f830 	bl	8007c4c <_getpid_r>
 8007bec:	462a      	mov	r2, r5
 8007bee:	4601      	mov	r1, r0
 8007bf0:	4620      	mov	r0, r4
 8007bf2:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007bf6:	f000 b817 	b.w	8007c28 <_kill_r>
 8007bfa:	2b01      	cmp	r3, #1
 8007bfc:	d00a      	beq.n	8007c14 <_raise_r+0x4c>
 8007bfe:	1c59      	adds	r1, r3, #1
 8007c00:	d103      	bne.n	8007c0a <_raise_r+0x42>
 8007c02:	2316      	movs	r3, #22
 8007c04:	6003      	str	r3, [r0, #0]
 8007c06:	2001      	movs	r0, #1
 8007c08:	e7e7      	b.n	8007bda <_raise_r+0x12>
 8007c0a:	2400      	movs	r4, #0
 8007c0c:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8007c10:	4628      	mov	r0, r5
 8007c12:	4798      	blx	r3
 8007c14:	2000      	movs	r0, #0
 8007c16:	e7e0      	b.n	8007bda <_raise_r+0x12>

08007c18 <raise>:
 8007c18:	4b02      	ldr	r3, [pc, #8]	; (8007c24 <raise+0xc>)
 8007c1a:	4601      	mov	r1, r0
 8007c1c:	6818      	ldr	r0, [r3, #0]
 8007c1e:	f7ff bfd3 	b.w	8007bc8 <_raise_r>
 8007c22:	bf00      	nop
 8007c24:	20000010 	.word	0x20000010

08007c28 <_kill_r>:
 8007c28:	b538      	push	{r3, r4, r5, lr}
 8007c2a:	4d07      	ldr	r5, [pc, #28]	; (8007c48 <_kill_r+0x20>)
 8007c2c:	2300      	movs	r3, #0
 8007c2e:	4604      	mov	r4, r0
 8007c30:	4608      	mov	r0, r1
 8007c32:	4611      	mov	r1, r2
 8007c34:	602b      	str	r3, [r5, #0]
 8007c36:	f7fa f8c3 	bl	8001dc0 <_kill>
 8007c3a:	1c43      	adds	r3, r0, #1
 8007c3c:	d102      	bne.n	8007c44 <_kill_r+0x1c>
 8007c3e:	682b      	ldr	r3, [r5, #0]
 8007c40:	b103      	cbz	r3, 8007c44 <_kill_r+0x1c>
 8007c42:	6023      	str	r3, [r4, #0]
 8007c44:	bd38      	pop	{r3, r4, r5, pc}
 8007c46:	bf00      	nop
 8007c48:	20000674 	.word	0x20000674

08007c4c <_getpid_r>:
 8007c4c:	f7fa b8b0 	b.w	8001db0 <_getpid>

08007c50 <_init>:
 8007c50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c52:	bf00      	nop
 8007c54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c56:	bc08      	pop	{r3}
 8007c58:	469e      	mov	lr, r3
 8007c5a:	4770      	bx	lr

08007c5c <_fini>:
 8007c5c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007c5e:	bf00      	nop
 8007c60:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007c62:	bc08      	pop	{r3}
 8007c64:	469e      	mov	lr, r3
 8007c66:	4770      	bx	lr
