Timing Analyzer report for test1280M
Thu May 27 18:08:44 2021
Quartus Prime Version 21.1.0 Build 169 03/24/2021 SC Pro Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Delays: Final Snapshot
  4. Parallel Compilation
  5. SDC File List
  6. Clocks
  7. Timing Closure Summary (BETA)
  8. Fmax Summary
  9. Setup Summary
 10. Hold Summary
 11. Recovery Summary
 12. Removal Summary
 13. Minimum Pulse Width Summary
 14. Metastability Summary Slow 900mV 100C Model
 15. Metastability Summary Slow 900mV 0C Model
 16. Metastability Summary Fast 900mV 100C Model
 17. Metastability Summary Fast 900mV 0C Model
 18. Board Trace Model Assignments
 19. Input Transition Times
 20. Signal Integrity Metrics (Slow 900mv 100c Model)
 21. Setup Transfers
 22. Hold Transfers
 23. Recovery Transfers
 24. Removal Transfers
---- Setup Reports ----
     ---- altera_reserved_tck Reports ----
           25. Command Info
           26. Summary of Paths
           27. Path #1: Setup slack is 2.100 
           28. Path #2: Setup slack is 2.353 
           29. Path #3: Setup slack is 2.610 
           30. Path #4: Setup slack is 2.724 
           31. Path #5: Setup slack is 2.732 
           32. Path #6: Setup slack is 2.734 
           33. Path #7: Setup slack is 2.753 
           34. Path #8: Setup slack is 2.758 
           35. Path #9: Setup slack is 2.805 
           36. Path #10: Setup slack is 2.876 
---- Hold Reports ----
     ---- altera_reserved_tck Reports ----
           37. Command Info
           38. Summary of Paths
           39. Path #1: Hold slack is 0.014 
           40. Path #2: Hold slack is 0.017 
           41. Path #3: Hold slack is 0.017 
           42. Path #4: Hold slack is 0.017 
           43. Path #5: Hold slack is 0.017 
           44. Path #6: Hold slack is 0.017 
           45. Path #7: Hold slack is 0.017 
           46. Path #8: Hold slack is 0.018 
           47. Path #9: Hold slack is 0.018 
           48. Path #10: Hold slack is 0.018 
---- Recovery Reports ----
     ---- altera_reserved_tck Reports ----
           49. Command Info
           50. Summary of Paths
           51. Path #1: Recovery slack is 7.233 
           52. Path #2: Recovery slack is 7.233 
           53. Path #3: Recovery slack is 7.271 
           54. Path #4: Recovery slack is 7.279 
           55. Path #5: Recovery slack is 7.563 
           56. Path #6: Recovery slack is 7.586 
           57. Path #7: Recovery slack is 7.590 
           58. Path #8: Recovery slack is 7.653 
           59. Path #9: Recovery slack is 7.653 
           60. Path #10: Recovery slack is 7.697 
---- Removal Reports ----
     ---- altera_reserved_tck Reports ----
           61. Command Info
           62. Summary of Paths
           63. Path #1: Removal slack is 0.307 
           64. Path #2: Removal slack is 0.307 
           65. Path #3: Removal slack is 0.307 
           66. Path #4: Removal slack is 0.308 
           67. Path #5: Removal slack is 0.308 
           68. Path #6: Removal slack is 0.310 
           69. Path #7: Removal slack is 0.334 
           70. Path #8: Removal slack is 0.337 
           71. Path #9: Removal slack is 0.338 
           72. Path #10: Removal slack is 0.338 
 73. Timing Analyzer Messages
---- Unconstrained Paths Reports ----
      74. Unconstrained Paths Summary
      75. Clock Status Summary
     ---- Setup Analysis Reports ----
           76. Unconstrained Input Ports
           77. Unconstrained Output Ports
     ---- Hold Analysis Reports ----
           78. Unconstrained Input Ports
           79. Unconstrained Output Ports
 80. Multicorner Timing Analysis Summary



----------------
; Legal Notice ;
----------------
Copyright (C) 2021  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                    ;
+-----------------------+----------------------------------------------------+
; Quartus Prime Version ; Version 21.1.0 Build 169 03/24/2021 SC Pro Edition ;
; Timing Analyzer       ; Timing Analyzer                                    ;
; Revision Name         ; test1280M                                          ;
; Device Family         ; Cyclone 10 GX                                      ;
; Device                ; 10CX220YF780E5G                                    ;
; Snapshot              ; final                                              ;
; Timing Models         ; Final                                              ;
; Power Models          ; Final                                              ;
; Device Status         ; Final                                              ;
; Rise/Fall Delays      ; Enabled                                            ;
+-----------------------+----------------------------------------------------+


+---------------------------------------------+
; Timing Delays: Final Snapshot               ;
+----------------------------------+----------+
; Snapshot                         ; final    ;
; Periphery block cell delays      ; Sign-off ;
; Core block cell delays           ; Sign-off ;
; Routing interconnect (IC) delays ; Sign-off ;
+----------------------------------+----------+


+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 2      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SDC File List                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------+--------------------------+-----------------+
; SDC File Path                                                                                                                                                                                                       ; Instance                                                               ; Status ; Read at                  ; Processing Time ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------+--------------------------+-----------------+
; src/test1280M.sdc                                                                                                                                                                                                   ;                                                                        ; OK     ; Thu May 27 18:08:42 2021 ; 00:00:00        ;
; C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/qdb/.t/60b024e46e95.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/intel_signal_tap.sdc ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0 ; OK     ; Thu May 27 18:08:42 2021 ; 00:00:00        ;
; c:/intelfpga_pro/21.1/ip/altera/sld/jtag/altera_jtag_wys_atom/default_jtag.sdc                                                                                                                                      ;                                                                        ; OK     ; Thu May 27 18:08:42 2021 ; 00:00:00        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------+--------+--------------------------+-----------------+
Note: All paths for non-entity SDC files are reported relative to the project directory (C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/).


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                  ;
+---------------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; Clock Name          ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets                 ;
+---------------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+
; altera_reserved_tck ; Base ; 10.000 ; 100.0 MHz ; 0.000 ; 5.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { altera_reserved_tck } ;
+---------------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-------------------------+


+--------------------------------------------------------------------+
; Timing Closure Summary (BETA)                                      ;
+------------------------------------------------------+-------------+
; Panel Name                                           ; Result Flag ;
+------------------------------------------------------+-------------+
; Timing Closure                                       ; Pass        ;
;   Setup Summary                                      ; Pass        ;
;   Hold Summary                                       ; Pass        ;
;   Recovery Summary                                   ; Pass        ;
;   Removal Summary                                    ; Pass        ;
;   Minimum Pulse Width Summary                        ; Pass        ;
;   Max Skew Summary                                   ; Not Found   ;
;   Net Delay Summary                                  ; Not Found   ;
;   Metastability Summary                              ; Pass        ;
;   Double Data Rate (DDR) Summary                     ; Not Found   ;
;   Transmitter Channel-to-Channel Skew (TCCS) Summary ; Not Found   ;
;   Receiver Input Skew Margin (RSKM) Summary          ; Not Found   ;
+------------------------------------------------------+-------------+
This report is still in the BETA stage and should not be used as the final timing closure gatekeeper yet, please continue to review all STA reports.


+---------------------------------------------------------------------------------------------+
; Fmax Summary                                                                                ;
+------------+-----------------+---------------------+------+---------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name          ; Note ; Worst-Case Operating Conditions ;
+------------+-----------------+---------------------+------+---------------------------------+
; 137.99 MHz ; 137.99 MHz      ; altera_reserved_tck ;      ; Slow 900mV 100C Model           ;
+------------+-----------------+---------------------+------+---------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Intel recommends that you always use clock constraints and other slack reports for sign-off analysis.
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+----------------------------------------------------------------------------------------------------+
; Setup Summary                                                                                      ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; Clock               ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; altera_reserved_tck ; 2.100 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
+---------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+----------------------------------------------------------------------------------------------------+
; Hold Summary                                                                                       ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; Clock               ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; altera_reserved_tck ; 0.014 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
+---------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+----------------------------------------------------------------------------------------------------+
; Recovery Summary                                                                                   ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; Clock               ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; altera_reserved_tck ; 7.233 ; 0.000         ; 0                  ; Slow 900mV 100C Model           ;
+---------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+----------------------------------------------------------------------------------------------------+
; Removal Summary                                                                                    ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; Clock               ; Slack ; End Point TNS ; Failing End Points ; Worst-Case Operating Conditions ;
+---------------------+-------+---------------+--------------------+---------------------------------+
; altera_reserved_tck ; 0.307 ; 0.000         ; 0                  ; Fast 900mV 0C Model             ;
+---------------------+-------+---------------+--------------------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


+----------------------------------------------------------------------------------------------------------------+
; Minimum Pulse Width Summary                                                                                    ;
+---------------------+-------+---------------+--------------------+-----------+---------------------------------+
; Clock               ; Slack ; End Point TNS ; Failing End Points ; Type      ; Worst-Case Operating Conditions ;
+---------------------+-------+---------------+--------------------+-----------+---------------------------------+
; altera_reserved_tck ; 4.457 ; 0.000         ; 0                  ; Low Pulse ; Fast 900mV 100C Model           ;
+---------------------+-------+---------------+--------------------+-----------+---------------------------------+
Delay Models:
Slow 900mV 100C Model
Slow 900mV 0C Model
Fast 900mV 100C Model
Fast 900mV 0C Model


-----------------------------------------------
; Metastability Summary Slow 900mV 100C Model ;
-----------------------------------------------
No synchronizer chains to report.


---------------------------------------------
; Metastability Summary Slow 900mV 0C Model ;
---------------------------------------------
No synchronizer chains to report.


-----------------------------------------------
; Metastability Summary Fast 900mV 100C Model ;
-----------------------------------------------
No synchronizer chains to report.


---------------------------------------------
; Metastability Summary Fast 900mV 0C Model ;
---------------------------------------------
No synchronizer chains to report.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                                     ;
+---------------------+-------------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin                 ; I/O Standard            ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------------+-------------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; led(0)              ; 1.2 V                   ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; led(1)              ; 1.2 V                   ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; trigger             ; 1.2 V                   ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; source_out(0)       ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out(1)       ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out(2)       ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out(3)       ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out(4)       ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out(5)       ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out(6)       ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out(7)       ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out(8)       ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out(9)       ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out(10)      ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out(11)      ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out(12)      ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out(13)      ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out(14)      ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out(15)      ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; altera_reserved_tdo ; 1.8 V                   ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; source_out[0](n)    ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out[1](n)    ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out[2](n)    ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out[3](n)    ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out[4](n)    ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out[5](n)    ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out[6](n)    ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out[7](n)    ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out[8](n)    ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out[9](n)    ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out[10](n)   ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out[11](n)   ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out[12](n)   ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out[13](n)   ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out[14](n)   ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
; source_out[15](n)   ; Differential 1.2-V SSTL ; 0 in              ; 0 H/in                  ; 0 F/in                  ; 25 Ohm        ; open                ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; open               ; n/a           ; n/a             ; n/a         ;
+---------------------+-------------------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------------------+
; Input Transition Times                                                                 ;
+-------------------------------------+--------------+-----------------+-----------------+
; Pin                                 ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------------------+--------------+-----------------+-----------------+
; altera_reserved_tck                 ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; altera_reserved_tdi                 ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; altera_reserved_tms                 ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; FMCAclk40                           ; LVDS         ; 1440 ps         ; 1440 ps         ;
; pb(0)                               ; 1.2 V        ; 960 ps          ; 960 ps          ;
; pb(1)                               ; 1.2 V        ; 960 ps          ; 960 ps          ;
; auto_stp_external_storage_qualifier ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; FPGA_RESETn                         ; 1.2 V        ; 960 ps          ; 960 ps          ;
; ~ALTERA_DATA0~                      ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_CLKUSR~                     ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; FMCAclk40(n)                        ; LVDS         ; 1440 ps         ; 1440 ps         ;
; termination_blk0                    ; 1.2 V        ; 960 ps          ; 960 ps          ;
+-------------------------------------+--------------+-----------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------------+-------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin                 ; I/O Standard            ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------------+-------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; led(0)              ; 1.2 V                   ; 0 s                 ; 0 s                 ; 1.1 V                        ; 4.31e-06 V                   ; 1.14 V              ; -0.0587 V           ; 0.092 V                              ; 0.2 V                                ; 2.37e-10 s                  ; 1.5e-10 s                   ; No                         ; No                         ; 1.1 V                       ; 4.31e-06 V                  ; 1.14 V             ; -0.0587 V          ; 0.092 V                             ; 0.2 V                               ; 2.37e-10 s                 ; 1.5e-10 s                  ; No                        ; No                        ;
; led(1)              ; 1.2 V                   ; 0 s                 ; 0 s                 ; 1.1 V                        ; 4.31e-06 V                   ; 1.14 V              ; -0.0587 V           ; 0.092 V                              ; 0.2 V                                ; 2.37e-10 s                  ; 1.5e-10 s                   ; No                         ; No                         ; 1.1 V                       ; 4.31e-06 V                  ; 1.14 V             ; -0.0587 V          ; 0.092 V                             ; 0.2 V                               ; 2.37e-10 s                 ; 1.5e-10 s                  ; No                        ; No                        ;
; trigger             ; 1.2 V                   ; 0 s                 ; 0 s                 ; 1.1 V                        ; 4.31e-06 V                   ; 1.14 V              ; -0.0587 V           ; 0.092 V                              ; 0.2 V                                ; 2.37e-10 s                  ; 1.5e-10 s                   ; No                         ; No                         ; 1.1 V                       ; 4.31e-06 V                  ; 1.14 V             ; -0.0587 V          ; 0.092 V                             ; 0.2 V                               ; 2.37e-10 s                 ; 1.5e-10 s                  ; No                        ; No                        ;
; source_out(0)       ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out(1)       ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out(2)       ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out(3)       ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out(4)       ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out(5)       ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out(6)       ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out(7)       ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out(8)       ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out(9)       ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out(10)      ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out(11)      ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out(12)      ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out(13)      ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out(14)      ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out(15)      ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; altera_reserved_tdo ; 1.8 V                   ; 0 s                 ; 0 s                 ; 1.66 V                       ; 3.7e-06 V                    ; 1.73 V              ; -0.0751 V           ; 0.178 V                              ; 0.161 V                              ; 1.41e-10 s                  ; 1.39e-10 s                  ; No                         ; No                         ; 1.66 V                      ; 3.7e-06 V                   ; 1.73 V             ; -0.0751 V          ; 0.178 V                             ; 0.161 V                             ; 1.41e-10 s                 ; 1.39e-10 s                 ; No                        ; No                        ;
; source_out[0](n)    ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out[1](n)    ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out[2](n)    ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out[3](n)    ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out[4](n)    ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out[5](n)    ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out[6](n)    ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out[7](n)    ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out[8](n)    ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out[9](n)    ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out[10](n)   ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out[11](n)   ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out[12](n)   ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out[13](n)   ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out[14](n)   ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
; source_out[15](n)   ; Differential 1.2-V SSTL ; 0 s                 ; 0 s                 ; 1.1 V                        ; -1.1 V                       ; -                   ; -                   ; -                                    ; -                                    ; 2.34e-10 s                  ; 2.34e-10 s                  ; No                         ; No                         ; 1.1 V                       ; -1.1 V                      ; -                  ; -                  ; -                                   ; -                                   ; 2.34e-10 s                 ; 2.34e-10 s                 ; No                        ; No                        ;
+---------------------+-------------------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                        ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck ; altera_reserved_tck ; 5123     ; 0        ; 1        ; 0        ; Intra-Clock (Timed Safe)  ; 2.100            ; Slow 900mV 100C Model           ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                         ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck ; altera_reserved_tck ; 4806     ; 0        ; 2        ; 0        ; Intra-Clock (Timed Safe)  ; 0.014            ; Fast 900mV 0C Model             ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                                                                                     ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck ; altera_reserved_tck ; 187      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 7.233            ; Slow 900mV 100C Model           ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                                                                                      ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; From Clock          ; To Clock            ; RR Paths ; FR Paths ; RF Paths ; FF Paths ; Clock Pair Classification ; Worst-Case Slack ; Worst-Case Operating Conditions ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
; altera_reserved_tck ; altera_reserved_tck ; 187      ; 0        ; 0        ; 0        ; Intra-Clock (Timed Safe)  ; 0.307            ; Fast 900mV 0C Model             ;
+---------------------+---------------------+----------+----------+----------+----------+---------------------------+------------------+---------------------------------+
An "Asynchronous (Timed Unsafe)" transfer occurs when the From & To clocks are asynchronous and no timing constraints exist. Entries labeled "false path" only account for clock-to-clock false paths. Path-based false path counts are shown in rows with "Ignored (Not Timed)" classifications


----------------
; Command Info ;
----------------
Report Timing: Found 10 setup paths (0 violated).  Worst case slack is 2.100 

Tcl Command:
    report_timing -setup -panel_name {Worst-Case Timing Paths||Setup||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -setup 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                                 ; To Node                                                                                                                                                                                                                 ; Launch Clock        ; Latch Clock                    ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------------------------+--------------+------------+------------+---------------------------------+
; 2.100 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][4]                                                                                                                                                             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.318     ; 2.905      ; Slow 900mV 100C Model           ;
; 2.353 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1]                                                                                                                                                             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.318     ; 2.646      ; Slow 900mV 100C Model           ;
; 2.610 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]                                                                                                                                                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.142     ; 2.571      ; Slow 900mV 100C Model           ;
; 2.724 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[0]                                                                                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.248     ; 2.351      ; Slow 900mV 100C Model           ;
; 2.732 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]                                                                                                                                                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.142     ; 2.443      ; Slow 900mV 100C Model           ;
; 2.734 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|bypass_reg_out                                                                                                  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.248     ; 2.341      ; Slow 900mV 100C Model           ;
; 2.753 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ram_block1a15~reg1 ; altera_reserved_tck ; altera_reserved_tck            ; 10.000       ; 0.285      ; 7.821      ; Slow 900mV 100C Model           ;
; 2.758 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6]                                                                                                                                                             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.229     ; 2.336      ; Slow 900mV 100C Model           ;
; 2.805 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|crc_rom_sr|WORD_SR[0]                                                                                           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.233     ; 2.285      ; Slow 900mV 100C Model           ;
; 2.876 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][5]                                                                                                                                                             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                                                             ; altera_reserved_tck ; altera_reserved_tck (INVERTED) ; 5.000        ; -0.229     ; 2.212      ; Slow 900mV 100C Model           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------------------------+--------------+------------+------------+---------------------------------+


Path #1: Setup slack is 2.100 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][4] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                   ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; Data Arrival Time               ; 5.590                                                                                         ;
; Data Required Time              ; 7.690                                                                                         ;
; Slack                           ; 2.100                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.318 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.905  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 2     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.049       ; 39         ; 0.000 ; 1.049 ;
;    Cell                ;        ; 4     ; 1.636       ; 61         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 2.290       ; 79         ; 0.400 ; 1.890 ;
;    Cell                ;        ; 6     ; 0.340       ; 12         ; 0.000 ; 0.144 ;
;    uTco                ;        ; 1     ; 0.275       ; 9          ; 0.275 ; 0.275 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.736       ; 35         ; 0.000 ; 0.736 ;
;    Cell                ;        ; 4     ; 1.373       ; 65         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                               ;
; 2.685   ; 2.685   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                                 ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                   ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                          ;
;   1.636 ;   1.066 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                      ;
;   2.685 ;   1.049 ; RR ; IC     ; 1      ; FF_X69_Y4_N55      ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][4]|clk                                                                           ;
;   2.685 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y4_N55      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][4]                                                                               ;
; 5.590   ; 2.905   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                   ;
;   2.960 ;   0.275 ; FF ; uTco   ; 1      ; FF_X69_Y4_N55      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][4]|q                                                                             ;
;   3.098 ;   0.138 ; FF ; CELL   ; 7      ; FF_X69_Y4_N55      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][4]~la_lab/laboutb[16]                                                            ;
;   4.988 ;   1.890 ; FF ; IC     ; 1      ; LABCELL_X68_Y6_N57 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|datac              ;
;   5.132 ;   0.144 ; FR ; CELL   ; 1      ; LABCELL_X68_Y6_N57 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|combout            ;
;   5.136 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X68_Y6_N57 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3~la_lab/laboutb[18] ;
;   5.536 ;   0.400 ; RR ; IC     ; 1      ; LABCELL_X68_Y4_N54 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|dataf                                                                                 ;
;   5.590 ;   0.054 ; RR ; CELL   ; 1      ; LABCELL_X68_Y4_N54 ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                               ;
;   5.590 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y4_N56      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                               ;
;   5.590 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y4_N56      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                 ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                   ;
+---------+---------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;           ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;           ; time borrowed                                                             ;
; 7.367   ; 2.367   ;    ;        ;        ;                   ;           ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;           ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.109 ;   0.736 ; FF ; IC     ; 1      ; FF_X68_Y4_N56     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.109 ;   0.000 ; FR ; CELL   ; 1      ; FF_X68_Y4_N56     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.367 ;   0.258 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                   ;
; 7.337   ; -0.030  ;    ;        ;        ;                   ;           ; clock uncertainty                                                         ;
; 7.690   ; 0.353   ;    ; uTsu   ; 1      ; FF_X68_Y4_N56     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------+



Path #2: Setup slack is 2.353 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                   ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; Data Arrival Time               ; 5.331                                                                                         ;
; Data Required Time              ; 7.684                                                                                         ;
; Slack                           ; 2.353                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.318 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.646  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.049       ; 39         ; 0.000 ; 1.049 ;
;    Cell                ;        ; 4     ; 1.636       ; 61         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.868       ; 71         ; 0.368 ; 0.977 ;
;    Cell                ;        ; 8     ; 0.498       ; 19         ; 0.000 ; 0.154 ;
;    uTco                ;        ; 1     ; 0.280       ; 11         ; 0.280 ; 0.280 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.736       ; 35         ; 0.000 ; 0.736 ;
;    Cell                ;        ; 4     ; 1.373       ; 65         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                               ;
; 2.685   ; 2.685   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                                 ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                   ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                          ;
;   1.636 ;   1.066 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                      ;
;   2.685 ;   1.049 ; RR ; IC     ; 1      ; FF_X69_Y4_N34      ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1]|clk                                                                           ;
;   2.685 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y4_N34      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1]                                                                               ;
; 5.331   ; 2.646   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                   ;
;   2.965 ;   0.280 ; RR ; uTco   ; 1      ; FF_X69_Y4_N34      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1]|q                                                                             ;
;   3.118 ;   0.153 ; RR ; CELL   ; 27     ; FF_X69_Y4_N34      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][1]~la_lab/laboutb[2]                                                             ;
;   3.641 ;   0.523 ; RR ; IC     ; 1      ; LABCELL_X67_Y6_N18 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|datac              ;
;   3.795 ;   0.154 ; RF ; CELL   ; 1      ; LABCELL_X67_Y6_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|combout            ;
;   3.799 ;   0.004 ; FF ; CELL   ; 2      ; LABCELL_X67_Y6_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2~la_lab/laboutt[12] ;
;   4.776 ;   0.977 ; FF ; IC     ; 1      ; LABCELL_X68_Y6_N57 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|datad              ;
;   4.911 ;   0.135 ; FF ; CELL   ; 1      ; LABCELL_X68_Y6_N57 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|combout            ;
;   4.915 ;   0.004 ; FF ; CELL   ; 3      ; LABCELL_X68_Y6_N57 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3~la_lab/laboutb[18] ;
;   5.283 ;   0.368 ; FF ; IC     ; 1      ; LABCELL_X68_Y4_N54 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|dataf                                                                                 ;
;   5.331 ;   0.048 ; FF ; CELL   ; 1      ; LABCELL_X68_Y4_N54 ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                               ;
;   5.331 ;   0.000 ; FF ; CELL   ; 1      ; FF_X68_Y4_N56      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                               ;
;   5.331 ;   0.000 ; FF ; CELL   ; 1      ; FF_X68_Y4_N56      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                 ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                   ;
+---------+---------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;           ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;           ; time borrowed                                                             ;
; 7.367   ; 2.367   ;    ;        ;        ;                   ;           ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;           ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.109 ;   0.736 ; FF ; IC     ; 1      ; FF_X68_Y4_N56     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.109 ;   0.000 ; FR ; CELL   ; 1      ; FF_X68_Y4_N56     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.367 ;   0.258 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                   ;
; 7.337   ; -0.030  ;    ;        ;        ;                   ;           ; clock uncertainty                                                         ;
; 7.684   ; 0.347   ;    ; uTsu   ; 1      ; FF_X68_Y4_N56     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------+



Path #3: Setup slack is 2.610 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                         ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                      ;
; Data Arrival Time               ; 5.080                                                                                               ;
; Data Required Time              ; 7.690                                                                                               ;
; Slack                           ; 2.610                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.142 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.571  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.873       ; 35         ; 0.000 ; 0.873 ;
;    Cell                ;        ; 4     ; 1.636       ; 65         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.346       ; 52         ; 0.178 ; 0.778 ;
;    Cell                ;        ; 8     ; 0.939       ; 37         ; 0.000 ; 0.291 ;
;    uTco                ;        ; 1     ; 0.286       ; 11         ; 0.286 ; 0.286 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.736       ; 35         ; 0.000 ; 0.736 ;
;    Cell                ;        ; 4     ; 1.373       ; 65         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP     ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;           ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;           ; time borrowed                                                                                                                                                  ;
; 2.509   ; 2.509   ;    ;        ;        ;                    ;           ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;           ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;           ; altera_reserved_tck                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;           ; altera_reserved_tck~input|i                                                                                                                                    ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;           ; altera_reserved_tck~input|o                                                                                                                                    ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                      ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                            ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                             ;
;   1.636 ;   1.066 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                         ;
;   2.509 ;   0.873 ; RR ; IC     ; 1      ; FF_X68_Y4_N25      ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]|clk                                                        ;
;   2.509 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y4_N25      ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]                                                            ;
; 5.080   ; 2.571   ;    ;        ;        ;                    ;           ; data path                                                                                                                                                      ;
;   2.795 ;   0.286 ; RR ; uTco   ; 1      ; FF_X68_Y4_N25      ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]|q                                                          ;
;   2.979 ;   0.184 ; RR ; CELL   ; 56     ; FF_X68_Y4_N25      ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]~la_lab/laboutt[16]                                         ;
;   3.757 ;   0.778 ; RR ; IC     ; 1      ; LABCELL_X68_Y4_N33 ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i5|datac             ;
;   3.932 ;   0.175 ; RR ; CELL   ; 1      ; LABCELL_X68_Y4_N33 ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i5|combout           ;
;   3.937 ;   0.005 ; RR ; CELL   ; 6      ; LABCELL_X68_Y4_N33 ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i5~la_lab/laboutb[3] ;
;   4.327 ;   0.390 ; RR ; IC     ; 1      ; LABCELL_X68_Y4_N48 ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~3|dataa                                                                    ;
;   4.607 ;   0.280 ; RF ; CELL   ; 1      ; LABCELL_X68_Y4_N48 ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~3|combout                                                                  ;
;   4.611 ;   0.004 ; FF ; CELL   ; 1      ; LABCELL_X68_Y4_N48 ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~3~la_lab/laboutb[12]                                                       ;
;   4.789 ;   0.178 ; FF ; IC     ; 1      ; LABCELL_X68_Y4_N54 ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|dataa                                                                    ;
;   5.080 ;   0.291 ; FR ; CELL   ; 1      ; LABCELL_X68_Y4_N54 ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                  ;
;   5.080 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y4_N56      ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                  ;
;   5.080 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y4_N56      ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                    ;
+---------+---------+----+--------+--------+--------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                   ;
+---------+---------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;           ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;           ; time borrowed                                                             ;
; 7.367   ; 2.367   ;    ;        ;        ;                   ;           ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;           ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.109 ;   0.736 ; FF ; IC     ; 1      ; FF_X68_Y4_N56     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.109 ;   0.000 ; FR ; CELL   ; 1      ; FF_X68_Y4_N56     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.367 ;   0.258 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                   ;
; 7.337   ; -0.030  ;    ;        ;        ;                   ;           ; clock uncertainty                                                         ;
; 7.690   ; 0.353   ;    ; uTsu   ; 1      ; FF_X68_Y4_N56     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------+



Path #4: Setup slack is 2.724 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                        ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                       ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                               ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                                                                                    ;
; Data Arrival Time               ; 4.966                                                                                                                                                             ;
; Data Required Time              ; 7.690                                                                                                                                                             ;
; Slack                           ; 2.724                                                                                                                                                             ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.248 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.351  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.979       ; 37         ; 0.000 ; 0.979 ;
;    Cell                ;        ; 4     ; 1.636       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.495       ; 64         ; 0.174 ; 0.921 ;
;    Cell                ;        ; 8     ; 0.624       ; 27         ; 0.000 ; 0.267 ;
;    uTco                ;        ; 1     ; 0.232       ; 10         ; 0.232 ; 0.232 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.736       ; 35         ; 0.000 ; 0.736 ;
;    Cell                ;        ; 4     ; 1.373       ; 65         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                 ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                              ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                        ;
; 2.615   ; 2.615   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                                          ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                                          ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                            ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                  ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                   ;
;   1.636 ;   1.066 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                               ;
;   2.615 ;   0.979 ; RR ; IC     ; 1      ; FF_X66_Y6_N49      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[0]|clk                ;
;   2.615 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y6_N49      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[0]                    ;
; 4.966   ; 2.351   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                            ;
;   2.847 ;   0.232 ; RR ; uTco   ; 1      ; FF_X66_Y6_N49      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[0]|q                  ;
;   3.006 ;   0.159 ; RR ; CELL   ; 1      ; FF_X66_Y6_N49      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|status_register|dffs[0]~la_lab/laboutb[12] ;
;   3.180 ;   0.174 ; RR ; IC     ; 1      ; LABCELL_X67_Y6_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|dataa                       ;
;   3.447 ;   0.267 ; RR ; CELL   ; 1      ; LABCELL_X67_Y6_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|combout                     ;
;   3.451 ;   0.004 ; RR ; CELL   ; 2      ; LABCELL_X67_Y6_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2~la_lab/laboutt[12]          ;
;   4.372 ;   0.921 ; RR ; IC     ; 1      ; LABCELL_X68_Y6_N57 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|datad                       ;
;   4.508 ;   0.136 ; RR ; CELL   ; 1      ; LABCELL_X68_Y6_N57 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|combout                     ;
;   4.512 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X68_Y6_N57 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3~la_lab/laboutb[18]          ;
;   4.912 ;   0.400 ; RR ; IC     ; 1      ; LABCELL_X68_Y4_N54 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|dataf                                                                                          ;
;   4.966 ;   0.054 ; RR ; CELL   ; 1      ; LABCELL_X68_Y4_N54 ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                                        ;
;   4.966 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y4_N56      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                                        ;
;   4.966 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y4_N56      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                   ;
+---------+---------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;           ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;           ; time borrowed                                                             ;
; 7.367   ; 2.367   ;    ;        ;        ;                   ;           ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;           ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.109 ;   0.736 ; FF ; IC     ; 1      ; FF_X68_Y4_N56     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.109 ;   0.000 ; FR ; CELL   ; 1      ; FF_X68_Y4_N56     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.367 ;   0.258 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                   ;
; 7.337   ; -0.030  ;    ;        ;        ;                   ;           ; clock uncertainty                                                         ;
; 7.690   ; 0.353   ;    ; uTsu   ; 1      ; FF_X68_Y4_N56     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------+



Path #5: Setup slack is 2.732 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                          ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                         ;
; Launch Clock                    ; altera_reserved_tck                                                                                 ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                      ;
; Data Arrival Time               ; 4.952                                                                                               ;
; Data Required Time              ; 7.684                                                                                               ;
; Slack                           ; 2.732                                                                                               ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                               ;
+---------------------------------+-----------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.142 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.443  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.873       ; 35         ; 0.000 ; 0.873 ;
;    Cell                ;        ; 4     ; 1.636       ; 65         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.457       ; 60         ; 0.263 ; 0.778 ;
;    Cell                ;        ; 8     ; 0.700       ; 29         ; 0.000 ; 0.184 ;
;    uTco                ;        ; 1     ; 0.286       ; 12         ; 0.286 ; 0.286 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.736       ; 35         ; 0.000 ; 0.736 ;
;    Cell                ;        ; 4     ; 1.373       ; 65         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                          ;
+---------+---------+----+--------+--------+--------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP     ; Element                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;           ; launch edge time                                                                                                                                               ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;           ; time borrowed                                                                                                                                                  ;
; 2.509   ; 2.509   ;    ;        ;        ;                    ;           ; clock path                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;           ; source latency                                                                                                                                                 ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;           ; altera_reserved_tck                                                                                                                                            ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;           ; altera_reserved_tck~input|i                                                                                                                                    ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;           ; altera_reserved_tck~input|o                                                                                                                                    ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                      ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                            ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                             ;
;   1.636 ;   1.066 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                         ;
;   2.509 ;   0.873 ; RR ; IC     ; 1      ; FF_X68_Y4_N25      ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]|clk                                                        ;
;   2.509 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y4_N25      ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]                                                            ;
; 4.952   ; 2.443   ;    ;        ;        ;                    ;           ; data path                                                                                                                                                      ;
;   2.795 ;   0.286 ; RR ; uTco   ; 1      ; FF_X68_Y4_N25      ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]|q                                                          ;
;   2.979 ;   0.184 ; RR ; CELL   ; 56     ; FF_X68_Y4_N25      ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|shadow_jsm|state[3]~la_lab/laboutt[16]                                         ;
;   3.757 ;   0.778 ; RR ; IC     ; 1      ; LABCELL_X68_Y4_N33 ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i5|datac             ;
;   3.932 ;   0.175 ; RR ; CELL   ; 1      ; LABCELL_X68_Y4_N33 ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i5|combout           ;
;   3.937 ;   0.005 ; RR ; CELL   ; 6      ; LABCELL_X68_Y4_N33 ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|i5~la_lab/laboutb[3] ;
;   4.353 ;   0.416 ; RR ; IC     ; 1      ; LABCELL_X68_Y4_N9  ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~1|datad                                                                    ;
;   4.508 ;   0.155 ; RF ; CELL   ; 1      ; LABCELL_X68_Y4_N9  ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~1|combout                                                                  ;
;   4.513 ;   0.005 ; FF ; CELL   ; 1      ; LABCELL_X68_Y4_N9  ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~1~la_lab/laboutt[7]                                                        ;
;   4.776 ;   0.263 ; FF ; IC     ; 1      ; LABCELL_X68_Y4_N54 ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|datac                                                                    ;
;   4.952 ;   0.176 ; FF ; CELL   ; 1      ; LABCELL_X68_Y4_N54 ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                  ;
;   4.952 ;   0.000 ; FF ; CELL   ; 1      ; FF_X68_Y4_N56      ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                  ;
;   4.952 ;   0.000 ; FF ; CELL   ; 1      ; FF_X68_Y4_N56      ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                    ;
+---------+---------+----+--------+--------+--------------------+-----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                   ;
+---------+---------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;           ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;           ; time borrowed                                                             ;
; 7.367   ; 2.367   ;    ;        ;        ;                   ;           ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;           ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.109 ;   0.736 ; FF ; IC     ; 1      ; FF_X68_Y4_N56     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.109 ;   0.000 ; FR ; CELL   ; 1      ; FF_X68_Y4_N56     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.367 ;   0.258 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                   ;
; 7.337   ; -0.030  ;    ;        ;        ;                   ;           ; clock uncertainty                                                         ;
; 7.684   ; 0.347   ;    ; uTsu   ; 1      ; FF_X68_Y4_N56     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------+



Path #6: Setup slack is 2.734 
===============================================================================
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                               ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|bypass_reg_out ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                              ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                      ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                                                                           ;
; Data Arrival Time               ; 4.956                                                                                                                                                    ;
; Data Required Time              ; 7.690                                                                                                                                                    ;
; Slack                           ; 2.734                                                                                                                                                    ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                    ;
+---------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.248 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.341  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.979       ; 37         ; 0.000 ; 0.979 ;
;    Cell                ;        ; 4     ; 1.636       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.584       ; 68         ; 0.263 ; 0.921 ;
;    Cell                ;        ; 8     ; 0.523       ; 22         ; 0.000 ; 0.174 ;
;    uTco                ;        ; 1     ; 0.234       ; 10         ; 0.234 ; 0.234 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.736       ; 35         ; 0.000 ; 0.736 ;
;    Cell                ;        ; 4     ; 1.373       ; 65         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                               ;
; 2.615   ; 2.615   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                                 ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                   ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                          ;
;   1.636 ;   1.066 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                      ;
;   2.615 ;   0.979 ; RR ; IC     ; 1      ; FF_X66_Y6_N55      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|bypass_reg_out|clk                ;
;   2.615 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y6_N55      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|bypass_reg_out                    ;
; 4.956   ; 2.341   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                   ;
;   2.849 ;   0.234 ; RR ; uTco   ; 1      ; FF_X66_Y6_N55      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|bypass_reg_out|q                  ;
;   3.023 ;   0.174 ; RR ; CELL   ; 1      ; FF_X66_Y6_N55      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|bypass_reg_out~la_lab/laboutb[16] ;
;   3.286 ;   0.263 ; RR ; IC     ; 1      ; LABCELL_X67_Y6_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|datad              ;
;   3.437 ;   0.151 ; RR ; CELL   ; 1      ; LABCELL_X67_Y6_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|combout            ;
;   3.441 ;   0.004 ; RR ; CELL   ; 2      ; LABCELL_X67_Y6_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2~la_lab/laboutt[12] ;
;   4.362 ;   0.921 ; RR ; IC     ; 1      ; LABCELL_X68_Y6_N57 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|datad              ;
;   4.498 ;   0.136 ; RR ; CELL   ; 1      ; LABCELL_X68_Y6_N57 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|combout            ;
;   4.502 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X68_Y6_N57 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3~la_lab/laboutb[18] ;
;   4.902 ;   0.400 ; RR ; IC     ; 1      ; LABCELL_X68_Y4_N54 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|dataf                                                                                 ;
;   4.956 ;   0.054 ; RR ; CELL   ; 1      ; LABCELL_X68_Y4_N54 ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                               ;
;   4.956 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y4_N56      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                               ;
;   4.956 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y4_N56      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                 ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                   ;
+---------+---------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;           ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;           ; time borrowed                                                             ;
; 7.367   ; 2.367   ;    ;        ;        ;                   ;           ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;           ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.109 ;   0.736 ; FF ; IC     ; 1      ; FF_X68_Y4_N56     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.109 ;   0.000 ; FR ; CELL   ; 1      ; FF_X68_Y4_N56     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.367 ;   0.258 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                   ;
; 7.337   ; -0.030  ;    ;        ;        ;                   ;           ; clock uncertainty                                                         ;
; 7.690   ; 0.353   ;    ; uTsu   ; 1      ; FF_X68_Y4_N56     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------+



Path #7: Setup slack is 2.753 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                                ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ram_block1a15~reg1                                   ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                                       ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                                       ;
; Data Arrival Time               ; 10.339                                                                                                                                                                                                                                                    ;
; Data Required Time              ; 13.092                                                                                                                                                                                                                                                    ;
; Slack                           ; 2.753                                                                                                                                                                                                                                                     ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                                                     ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.285  ;       ;             ;            ;       ;       ;
; Data Delay             ; 7.821  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.882       ; 35         ; 0.000 ; 0.882 ;
;    Cell                ;        ; 4     ; 1.636       ; 65         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 7.457       ; 95         ; 7.457 ; 7.457 ;
;    Cell                ;        ; 2     ; 0.129       ; 2          ; 0.000 ; 0.129 ;
;    uTco                ;        ; 1     ; 0.235       ; 3          ; 0.235 ; 0.235 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.167       ; 46         ; 0.000 ; 1.167 ;
;    Cell                ;        ; 4     ; 1.378       ; 54         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                                        ;
+----------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                                                     ;
+----------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000    ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                                            ;
; 0.000    ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                                               ;
; 2.518    ; 2.518   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                                                  ;
;   0.000  ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                                              ;
;   0.000  ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                                         ;
;   0.000  ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                                                 ;
;   0.570  ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                                                 ;
;   0.570  ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                                                   ;
;   0.570  ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                                         ;
;   0.570  ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                                          ;
;   1.636  ;   1.066 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                                                      ;
;   2.518  ;   0.882 ; RR ; IC     ; 1      ; FF_X67_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]|clk               ;
;   2.518  ;   0.000 ; RR ; CELL   ; 1      ; FF_X67_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]                   ;
; 10.339   ; 7.821   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                                                   ;
;   2.753  ;   0.235 ; FF ; uTco   ; 1      ; FF_X67_Y1_N5      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]|q                 ;
;   2.882  ;   0.129 ; FF ; CELL   ; 173    ; FF_X67_Y1_N5      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|read_pointer_counter|auto_generated|counter_reg_bit[1]~la_lab/laboutt[3] ;
;   10.339 ;   7.457 ; FF ; IC     ; 1      ; EC_X94_Y6_N0      ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ram_block1a15|portbaddr[1]                                             ;
;   10.339 ;   0.000 ; FF ; CELL   ; 1      ; EC_X94_Y6_N0      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ram_block1a15~reg1                                                     ;
+----------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                 ;
+----------+---------+----+------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                 ;
+----------+---------+----+------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;      ;        ;                   ;            ; latch edge time                                                                                                                                                                                                         ;
; 12.803   ; 2.803   ;    ;      ;        ;                   ;            ; clock path                                                                                                                                                                                                              ;
;   10.000 ;   0.000 ;    ;      ;        ;                   ;            ; source latency                                                                                                                                                                                                          ;
;   10.000 ;   0.000 ;    ;      ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                     ;
;   10.000 ;   0.000 ; RR ; IC   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                             ;
;   10.570 ;   0.570 ; RR ; CELL ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                             ;
;   10.570 ;   0.000 ; RR ; IC   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                               ;
;   10.570 ;   0.000 ; RR ; CELL ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                     ;
;   10.570 ;   0.000 ; RR ; IC   ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                      ;
;   11.378 ;   0.808 ; RR ; CELL ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                  ;
;   12.545 ;   1.167 ; RR ; IC   ; 1      ; EC_X94_Y6_N0      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ram_block1a15|clk1 ;
;   12.545 ;   0.000 ; RR ; CELL ; 1      ; EC_X94_Y6_N0      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ram_block1a15~reg1 ;
;   12.803 ;   0.258 ;    ;      ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                 ;
; 12.773   ; -0.030  ;    ;      ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                       ;
; 13.092   ; 0.319   ;    ; uTsu ; 1      ; EC_X94_Y6_N0      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_acq_clk_xing|stp_non_zero_ram_gen.stp_buffer_ram|auto_generated|ram_block1a15~reg1 ;
+----------+---------+----+------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Setup slack is 2.758 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                   ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; Data Arrival Time               ; 4.932                                                                                         ;
; Data Required Time              ; 7.690                                                                                         ;
; Slack                           ; 2.758                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.229 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.336  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.960       ; 37         ; 0.000 ; 0.960 ;
;    Cell                ;        ; 4     ; 1.636       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.501       ; 64         ; 0.180 ; 0.921 ;
;    Cell                ;        ; 8     ; 0.594       ; 25         ; 0.000 ; 0.265 ;
;    uTco                ;        ; 1     ; 0.241       ; 10         ; 0.241 ; 0.241 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.736       ; 35         ; 0.000 ; 0.736 ;
;    Cell                ;        ; 4     ; 1.373       ; 65         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                               ;
; 2.596   ; 2.596   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                                 ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                   ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                          ;
;   1.636 ;   1.066 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                      ;
;   2.596 ;   0.960 ; RR ; IC     ; 1      ; FF_X67_Y6_N22      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6]|clk                                                                           ;
;   2.596 ;   0.000 ; RR ; CELL   ; 1      ; FF_X67_Y6_N22      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6]                                                                               ;
; 4.932   ; 2.336   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                   ;
;   2.837 ;   0.241 ; RR ; uTco   ; 1      ; FF_X67_Y6_N22      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6]|q                                                                             ;
;   2.968 ;   0.131 ; RR ; CELL   ; 20     ; FF_X67_Y6_N22      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][6]~la_lab/laboutt[14]                                                            ;
;   3.148 ;   0.180 ; RR ; IC     ; 1      ; LABCELL_X67_Y6_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|datab              ;
;   3.413 ;   0.265 ; RR ; CELL   ; 1      ; LABCELL_X67_Y6_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|combout            ;
;   3.417 ;   0.004 ; RR ; CELL   ; 2      ; LABCELL_X67_Y6_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2~la_lab/laboutt[12] ;
;   4.338 ;   0.921 ; RR ; IC     ; 1      ; LABCELL_X68_Y6_N57 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|datad              ;
;   4.474 ;   0.136 ; RR ; CELL   ; 1      ; LABCELL_X68_Y6_N57 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|combout            ;
;   4.478 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X68_Y6_N57 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3~la_lab/laboutb[18] ;
;   4.878 ;   0.400 ; RR ; IC     ; 1      ; LABCELL_X68_Y4_N54 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|dataf                                                                                 ;
;   4.932 ;   0.054 ; RR ; CELL   ; 1      ; LABCELL_X68_Y4_N54 ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                               ;
;   4.932 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y4_N56      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                               ;
;   4.932 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y4_N56      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                 ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                   ;
+---------+---------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;           ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;           ; time borrowed                                                             ;
; 7.367   ; 2.367   ;    ;        ;        ;                   ;           ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;           ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.109 ;   0.736 ; FF ; IC     ; 1      ; FF_X68_Y4_N56     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.109 ;   0.000 ; FR ; CELL   ; 1      ; FF_X68_Y4_N56     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.367 ;   0.258 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                   ;
; 7.337   ; -0.030  ;    ;        ;        ;                   ;           ; clock uncertainty                                                         ;
; 7.690   ; 0.353   ;    ; uTsu   ; 1      ; FF_X68_Y4_N56     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------+



Path #9: Setup slack is 2.805 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                      ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|crc_rom_sr|WORD_SR[0] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                     ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                             ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                                                                                  ;
; Data Arrival Time               ; 4.885                                                                                                                                                           ;
; Data Required Time              ; 7.690                                                                                                                                                           ;
; Slack                           ; 2.805                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.233 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.285  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.964       ; 37         ; 0.000 ; 0.964 ;
;    Cell                ;        ; 4     ; 1.636       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 3     ; 1.650       ; 72         ; 0.329 ; 0.921 ;
;    Cell                ;        ; 8     ; 0.401       ; 18         ; 0.000 ; 0.159 ;
;    uTco                ;        ; 1     ; 0.234       ; 10         ; 0.234 ; 0.234 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.736       ; 35         ; 0.000 ; 0.736 ;
;    Cell                ;        ; 4     ; 1.373       ; 65         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                            ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                                      ;
; 2.600   ; 2.600   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                                        ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                                        ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                          ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                 ;
;   1.636 ;   1.066 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                             ;
;   2.600 ;   0.964 ; RR ; IC     ; 1      ; FF_X66_Y4_N49      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|crc_rom_sr|WORD_SR[0]|clk                ;
;   2.600 ;   0.000 ; RR ; CELL   ; 1      ; FF_X66_Y4_N49      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|crc_rom_sr|WORD_SR[0]                    ;
; 4.885   ; 2.285   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                          ;
;   2.834 ;   0.234 ; RR ; uTco   ; 1      ; FF_X66_Y4_N49      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|crc_rom_sr|WORD_SR[0]|q                  ;
;   2.993 ;   0.159 ; RR ; CELL   ; 1      ; FF_X66_Y4_N49      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|crc_rom_sr|WORD_SR[0]~la_lab/laboutb[12] ;
;   3.322 ;   0.329 ; RR ; IC     ; 1      ; LABCELL_X67_Y6_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|dataf                     ;
;   3.366 ;   0.044 ; RR ; CELL   ; 1      ; LABCELL_X67_Y6_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|combout                   ;
;   3.370 ;   0.004 ; RR ; CELL   ; 2      ; LABCELL_X67_Y6_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2~la_lab/laboutt[12]        ;
;   4.291 ;   0.921 ; RR ; IC     ; 1      ; LABCELL_X68_Y6_N57 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|datad                     ;
;   4.427 ;   0.136 ; RR ; CELL   ; 1      ; LABCELL_X68_Y6_N57 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|combout                   ;
;   4.431 ;   0.004 ; RR ; CELL   ; 3      ; LABCELL_X68_Y6_N57 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3~la_lab/laboutb[18]        ;
;   4.831 ;   0.400 ; RR ; IC     ; 1      ; LABCELL_X68_Y4_N54 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|dataf                                                                                        ;
;   4.885 ;   0.054 ; RR ; CELL   ; 1      ; LABCELL_X68_Y4_N54 ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                                      ;
;   4.885 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y4_N56      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                                      ;
;   4.885 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y4_N56      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                   ;
+---------+---------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;           ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;           ; time borrowed                                                             ;
; 7.367   ; 2.367   ;    ;        ;        ;                   ;           ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;           ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.109 ;   0.736 ; FF ; IC     ; 1      ; FF_X68_Y4_N56     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.109 ;   0.000 ; FR ; CELL   ; 1      ; FF_X68_Y4_N56     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.367 ;   0.258 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                   ;
; 7.337   ; -0.030  ;    ;        ;        ;                   ;           ; clock uncertainty                                                         ;
; 7.690   ; 0.353   ;    ; uTsu   ; 1      ; FF_X68_Y4_N56     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------+



Path #10: Setup slack is 2.876 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][5] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                   ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck (INVERTED)                                                                ;
; Data Arrival Time               ; 4.808                                                                                         ;
; Data Required Time              ; 7.684                                                                                         ;
; Slack                           ; 2.876                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Setup Relationship     ; 5.000  ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.229 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.212  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 3     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.960       ; 37         ; 0.000 ; 0.960 ;
;    Cell                ;        ; 4     ; 1.636       ; 63         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 2     ; 1.345       ; 61         ; 0.368 ; 0.977 ;
;    Cell                ;        ; 8     ; 0.626       ; 28         ; 0.000 ; 0.435 ;
;    uTco                ;        ; 1     ; 0.241       ; 11         ; 0.241 ; 0.241 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.736       ; 35         ; 0.000 ; 0.736 ;
;    Cell                ;        ; 4     ; 1.373       ; 65         ; 0.000 ; 0.821 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                        ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location           ; HS/LP      ; Element                                                                                                                                                                     ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                    ;            ; launch edge time                                                                                                                                                            ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                    ;            ; time borrowed                                                                                                                                                               ;
; 2.596   ; 2.596   ;    ;        ;        ;                    ;            ; clock path                                                                                                                                                                  ;
;   0.000 ;   0.000 ;    ;        ;        ;                    ;            ; source latency                                                                                                                                                              ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9             ;            ; altera_reserved_tck                                                                                                                                                         ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|i                                                                                                                                                 ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56  ;            ; altera_reserved_tck~input|o                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                   ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port      ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                          ;
;   1.636 ;   1.066 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                      ;
;   2.596 ;   0.960 ; RR ; IC     ; 1      ; FF_X67_Y6_N20      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][5]|clk                                                                           ;
;   2.596 ;   0.000 ; RR ; CELL   ; 1      ; FF_X67_Y6_N20      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][5]                                                                               ;
; 4.808   ; 2.212   ;    ;        ;        ;                    ;            ; data path                                                                                                                                                                   ;
;   2.837 ;   0.241 ; RR ; uTco   ; 2      ; FF_X67_Y6_N20      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][5]|q                                                                             ;
;   2.837 ;   0.000 ; RR ; CELL   ; 1      ; LABCELL_X67_Y6_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|datae              ;
;   3.272 ;   0.435 ; RF ; CELL   ; 1      ; LABCELL_X67_Y6_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2|combout            ;
;   3.276 ;   0.004 ; FF ; CELL   ; 2      ; LABCELL_X67_Y6_N18 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~2~la_lab/laboutt[12] ;
;   4.253 ;   0.977 ; FF ; IC     ; 1      ; LABCELL_X68_Y6_N57 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|datad              ;
;   4.388 ;   0.135 ; FF ; CELL   ; 1      ; LABCELL_X68_Y6_N57 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3|combout            ;
;   4.392 ;   0.004 ; FF ; CELL   ; 3      ; LABCELL_X68_Y6_N57 ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|tdo_internal~3~la_lab/laboutb[18] ;
;   4.760 ;   0.368 ; FF ; IC     ; 1      ; LABCELL_X68_Y4_N54 ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|dataf                                                                                 ;
;   4.808 ;   0.048 ; FF ; CELL   ; 1      ; LABCELL_X68_Y4_N54 ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|tdo~4|combout                                                                               ;
;   4.808 ;   0.000 ; FF ; CELL   ; 1      ; FF_X68_Y4_N56      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|d                                                                                                               ;
;   4.808 ;   0.000 ; FF ; CELL   ; 1      ; FF_X68_Y4_N56      ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg                                                                                                                 ;
+---------+---------+----+--------+--------+--------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                   ;
+---------+---------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                   ;
+---------+---------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------+
; 5.000   ; 5.000   ;    ;        ;        ;                   ;           ; latch edge time                                                           ;
; 5.000   ; 0.000   ;    ; borrow ;        ;                   ;           ; time borrowed                                                             ;
; 7.367   ; 2.367   ;    ;        ;        ;                   ;           ; clock path                                                                ;
;   5.000 ;   0.000 ;    ;        ;        ;                   ;           ; source latency                                                            ;
;   5.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                       ;
;   5.000 ;   0.000 ; FF ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                               ;
;   5.552 ;   0.552 ; FF ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                               ;
;   5.552 ;   0.000 ; FF ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input ;
;   5.552 ;   0.000 ; FF ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck       ;
;   5.552 ;   0.000 ; FF ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck        ;
;   6.373 ;   0.821 ; FF ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap    ;
;   7.109 ;   0.736 ; FF ; IC     ; 1      ; FF_X68_Y4_N56     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg|clk           ;
;   7.109 ;   0.000 ; FR ; CELL   ; 1      ; FF_X68_Y4_N56     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
;   7.367 ;   0.258 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                   ;
; 7.337   ; -0.030  ;    ;        ;        ;                   ;           ; clock uncertainty                                                         ;
; 7.684   ; 0.347   ;    ; uTsu   ; 1      ; FF_X68_Y4_N56     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|int_tdo_reg               ;
+---------+---------+----+--------+--------+-------------------+-----------+---------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 hold paths (0 violated).  Worst case slack is 0.014 

Tcl Command:
    report_timing -hold -panel_name {Worst-Case Timing Paths||Hold||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -hold 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                                                                                                                        ; To Node                                                                                                                                                                                                                                          ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; 0.014 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[224] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[223] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.264      ; Fast 900mV 0C Model             ;
; 0.017 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[226] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[225] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.004      ; 0.268      ; Fast 900mV 100C Model           ;
; 0.017 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[199] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[198] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.004      ; 0.268      ; Fast 900mV 100C Model           ;
; 0.017 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[15]  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[14]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.002      ; 0.264      ; Fast 900mV 0C Model             ;
; 0.017 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[101] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[100] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.265      ; Fast 900mV 0C Model             ;
; 0.017 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[107] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[106] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.264      ; Fast 900mV 0C Model             ;
; 0.017 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[19]  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[18]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.264      ; Fast 900mV 0C Model             ;
; 0.018 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[209] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[208] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.261      ; Fast 900mV 0C Model             ;
; 0.018 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[211] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[210] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.261      ; Fast 900mV 0C Model             ;
; 0.018 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[196] ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[195] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.003      ; 0.260      ; Fast 900mV 0C Model             ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+


Path #1: Hold slack is 0.014 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[224] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[223] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 1.334                                                                                                                                                                                                                                            ;
; Data Required Time              ; 1.320                                                                                                                                                                                                                                            ;
; Slack                           ; 0.014                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.264 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.364       ; 34         ; 0.000 ; 0.364 ;
;    Cell                ;       ; 4     ; 0.706       ; 66         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.160       ; 61         ; 0.000 ; 0.160 ;
;    uTco                ;       ; 1     ; 0.104       ; 39         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.496       ; 38         ; 0.000 ; 0.496 ;
;    Cell                ;       ; 4     ; 0.798       ; 62         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.070   ; 1.070   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.706 ;   0.421 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.070 ;   0.364 ; RR ; IC     ; 1      ; FF_X71_Y6_N56     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[224]|clk ;
;   1.070 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y6_N56     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[224]     ;
; 1.334   ; 0.264   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                            ;
;   1.174 ;   0.104 ; FF ; uTco   ; 2      ; FF_X71_Y6_N56     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[224]|q   ;
;   1.334 ;   0.160 ; FF ; CELL   ; 1      ; FF_X71_Y6_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[223]|d   ;
;   1.334 ;   0.000 ; FF ; CELL   ; 1      ; FF_X71_Y6_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[223]     ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.073   ; 1.073    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.798 ;   0.513  ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.294 ;   0.496  ; RR ; IC     ; 1      ; FF_X71_Y6_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[223]|clk ;
;   1.294 ;   0.000  ; RR ; CELL   ; 1      ; FF_X71_Y6_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[223]     ;
;   1.073 ;   -0.221 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                              ;
; 1.073   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                    ;
; 1.320   ; 0.247    ;    ; uTh    ; 1      ; FF_X71_Y6_N55     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[223]     ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Hold slack is 0.017 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[226] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[225] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 1.608                                                                                                                                                                                                                                            ;
; Data Required Time              ; 1.591                                                                                                                                                                                                                                            ;
; Slack                           ; 0.017                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV 100C Model                                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.004 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.268 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.613       ; 46         ; 0.000 ; 0.613 ;
;    Cell                ;       ; 4     ; 0.727       ; 54         ; 0.000 ; 0.456 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.162       ; 60         ; 0.000 ; 0.162 ;
;    uTco                ;       ; 1     ; 0.106       ; 40         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.816       ; 48         ; 0.000 ; 0.816 ;
;    Cell                ;       ; 4     ; 0.879       ; 52         ; 0.000 ; 0.608 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.340   ; 1.340   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.271 ;   0.271 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.271 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.271 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.271 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.727 ;   0.456 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.340 ;   0.613 ; RR ; IC     ; 1      ; FF_X71_Y10_N14    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[226]|clk ;
;   1.340 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y10_N14    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[226]     ;
; 1.608   ; 0.268   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                            ;
;   1.446 ;   0.106 ; FF ; uTco   ; 2      ; FF_X71_Y10_N14    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[226]|q   ;
;   1.608 ;   0.162 ; FF ; CELL   ; 1      ; FF_X71_Y10_N13    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[225]|d   ;
;   1.608 ;   0.000 ; FF ; CELL   ; 1      ; FF_X71_Y10_N13    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[225]     ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.344   ; 1.344    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.271 ;   0.271  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.271 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.271 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.271 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.879 ;   0.608  ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.695 ;   0.816  ; RR ; IC     ; 1      ; FF_X71_Y10_N13    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[225]|clk ;
;   1.695 ;   0.000  ; RR ; CELL   ; 1      ; FF_X71_Y10_N13    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[225]     ;
;   1.344 ;   -0.351 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                              ;
; 1.344   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                    ;
; 1.591   ; 0.247    ;    ; uTh    ; 1      ; FF_X71_Y10_N13    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[225]     ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Hold slack is 0.017 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[199] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[198] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 1.546                                                                                                                                                                                                                                            ;
; Data Required Time              ; 1.529                                                                                                                                                                                                                                            ;
; Slack                           ; 0.017                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV 100C Model                                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.004 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.268 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.551       ; 43         ; 0.000 ; 0.551 ;
;    Cell                ;       ; 4     ; 0.727       ; 57         ; 0.000 ; 0.456 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.162       ; 60         ; 0.000 ; 0.162 ;
;    uTco                ;       ; 1     ; 0.106       ; 40         ; 0.106 ; 0.106 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.736       ; 46         ; 0.000 ; 0.736 ;
;    Cell                ;       ; 4     ; 0.879       ; 54         ; 0.000 ; 0.608 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.278   ; 1.278   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.271 ;   0.271 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.271 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.271 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.271 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.727 ;   0.456 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.278 ;   0.551 ; RR ; IC     ; 1      ; FF_X71_Y8_N44     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[199]|clk ;
;   1.278 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y8_N44     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[199]     ;
; 1.546   ; 0.268   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                            ;
;   1.384 ;   0.106 ; FF ; uTco   ; 2      ; FF_X71_Y8_N44     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[199]|q   ;
;   1.546 ;   0.162 ; FF ; CELL   ; 1      ; FF_X71_Y8_N43     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[198]|d   ;
;   1.546 ;   0.000 ; FF ; CELL   ; 1      ; FF_X71_Y8_N43     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[198]     ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.282   ; 1.282    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.271 ;   0.271  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.271 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.271 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.271 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.879 ;   0.608  ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.615 ;   0.736  ; RR ; IC     ; 1      ; FF_X71_Y8_N43     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[198]|clk ;
;   1.615 ;   0.000  ; RR ; CELL   ; 1      ; FF_X71_Y8_N43     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[198]     ;
;   1.282 ;   -0.333 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                              ;
; 1.282   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                    ;
; 1.529   ; 0.247    ;    ; uTh    ; 1      ; FF_X71_Y8_N43     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[198]     ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Hold slack is 0.017 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[15] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[14] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                             ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 1.471                                                                                                                                                                                                                                           ;
; Data Required Time              ; 1.454                                                                                                                                                                                                                                           ;
; Slack                           ; 0.017                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.002 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.264 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.501       ; 42         ; 0.000 ; 0.501 ;
;    Cell                ;       ; 4     ; 0.706       ; 58         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.157       ; 59         ; 0.000 ; 0.157 ;
;    uTco                ;       ; 1     ; 0.107       ; 41         ; 0.107 ; 0.107 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.671       ; 46         ; 0.000 ; 0.671 ;
;    Cell                ;       ; 4     ; 0.798       ; 54         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                       ;
; 1.207   ; 1.207   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                         ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                         ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                           ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                 ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                  ;
;   0.706 ;   0.421 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                              ;
;   1.207 ;   0.501 ; RR ; IC     ; 1      ; FF_X69_Y10_N49    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[15]|clk ;
;   1.207 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y10_N49    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[15]     ;
; 1.471   ; 0.264   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                           ;
;   1.314 ;   0.107 ; FF ; uTco   ; 2      ; FF_X69_Y10_N49    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[15]|q   ;
;   1.471 ;   0.157 ; FF ; CELL   ; 1      ; FF_X69_Y10_N50    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[14]|d   ;
;   1.471 ;   0.000 ; FF ; CELL   ; 1      ; FF_X69_Y10_N50    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[14]     ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                       ;
; 1.209   ; 1.209    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                         ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                         ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                           ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                 ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                  ;
;   0.798 ;   0.513  ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                              ;
;   1.469 ;   0.671  ; RR ; IC     ; 1      ; FF_X69_Y10_N50    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[14]|clk ;
;   1.469 ;   0.000  ; RR ; CELL   ; 1      ; FF_X69_Y10_N50    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[14]     ;
;   1.209 ;   -0.260 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                             ;
; 1.209   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                   ;
; 1.454   ; 0.245    ;    ; uTh    ; 1      ; FF_X69_Y10_N50    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[14]     ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Hold slack is 0.017 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[101] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[100] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 1.335                                                                                                                                                                                                                                            ;
; Data Required Time              ; 1.318                                                                                                                                                                                                                                            ;
; Slack                           ; 0.017                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.265 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.364       ; 34         ; 0.000 ; 0.364 ;
;    Cell                ;       ; 4     ; 0.706       ; 66         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.160       ; 60         ; 0.000 ; 0.160 ;
;    uTco                ;       ; 1     ; 0.105       ; 40         ; 0.105 ; 0.105 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.496       ; 38         ; 0.000 ; 0.496 ;
;    Cell                ;       ; 4     ; 0.798       ; 62         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.070   ; 1.070   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.706 ;   0.421 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.070 ;   0.364 ; RR ; IC     ; 1      ; FF_X71_Y6_N44     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[101]|clk ;
;   1.070 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y6_N44     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[101]     ;
; 1.335   ; 0.265   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                            ;
;   1.175 ;   0.105 ; FF ; uTco   ; 2      ; FF_X71_Y6_N44     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[101]|q   ;
;   1.335 ;   0.160 ; FF ; CELL   ; 1      ; FF_X71_Y6_N43     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[100]|d   ;
;   1.335 ;   0.000 ; FF ; CELL   ; 1      ; FF_X71_Y6_N43     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[100]     ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.073   ; 1.073    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.798 ;   0.513  ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.294 ;   0.496  ; RR ; IC     ; 1      ; FF_X71_Y6_N43     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[100]|clk ;
;   1.294 ;   0.000  ; RR ; CELL   ; 1      ; FF_X71_Y6_N43     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[100]     ;
;   1.073 ;   -0.221 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                              ;
; 1.073   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                    ;
; 1.318   ; 0.245    ;    ; uTh    ; 1      ; FF_X71_Y6_N43     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[100]     ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Hold slack is 0.017 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[107] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[106] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 1.334                                                                                                                                                                                                                                            ;
; Data Required Time              ; 1.317                                                                                                                                                                                                                                            ;
; Slack                           ; 0.017                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.264 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.364       ; 34         ; 0.000 ; 0.364 ;
;    Cell                ;       ; 4     ; 0.706       ; 66         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.160       ; 61         ; 0.000 ; 0.160 ;
;    uTco                ;       ; 1     ; 0.104       ; 39         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.496       ; 38         ; 0.000 ; 0.496 ;
;    Cell                ;       ; 4     ; 0.798       ; 62         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.070   ; 1.070   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.706 ;   0.421 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.070 ;   0.364 ; RR ; IC     ; 1      ; FF_X71_Y6_N20     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[107]|clk ;
;   1.070 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y6_N20     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[107]     ;
; 1.334   ; 0.264   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                            ;
;   1.174 ;   0.104 ; FF ; uTco   ; 2      ; FF_X71_Y6_N20     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[107]|q   ;
;   1.334 ;   0.160 ; FF ; CELL   ; 1      ; FF_X71_Y6_N19     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[106]|d   ;
;   1.334 ;   0.000 ; FF ; CELL   ; 1      ; FF_X71_Y6_N19     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[106]     ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.073   ; 1.073    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.798 ;   0.513  ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.294 ;   0.496  ; RR ; IC     ; 1      ; FF_X71_Y6_N19     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[106]|clk ;
;   1.294 ;   0.000  ; RR ; CELL   ; 1      ; FF_X71_Y6_N19     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[106]     ;
;   1.073 ;   -0.221 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                              ;
; 1.073   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                    ;
; 1.317   ; 0.244    ;    ; uTh    ; 1      ; FF_X71_Y6_N19     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[106]     ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Hold slack is 0.017 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                      ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[19] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[18] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                             ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                             ;
; Data Arrival Time               ; 1.334                                                                                                                                                                                                                                           ;
; Data Required Time              ; 1.317                                                                                                                                                                                                                                           ;
; Slack                           ; 0.017                                                                                                                                                                                                                                           ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                             ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.264 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.364       ; 34         ; 0.000 ; 0.364 ;
;    Cell                ;       ; 4     ; 0.706       ; 66         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.160       ; 61         ; 0.000 ; 0.160 ;
;    uTco                ;       ; 1     ; 0.104       ; 39         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.496       ; 38         ; 0.000 ; 0.496 ;
;    Cell                ;       ; 4     ; 0.798       ; 62         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                       ;
; 1.070   ; 1.070   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                         ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                         ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                           ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                 ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                  ;
;   0.706 ;   0.421 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                              ;
;   1.070 ;   0.364 ; RR ; IC     ; 1      ; FF_X71_Y6_N14     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[19]|clk ;
;   1.070 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y6_N14     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[19]     ;
; 1.334   ; 0.264   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                           ;
;   1.174 ;   0.104 ; FF ; uTco   ; 2      ; FF_X71_Y6_N14     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[19]|q   ;
;   1.334 ;   0.160 ; FF ; CELL   ; 1      ; FF_X71_Y6_N13     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[18]|d   ;
;   1.334 ;   0.000 ; FF ; CELL   ; 1      ; FF_X71_Y6_N13     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[18]     ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                               ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                       ;
; 1.073   ; 1.073    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                          ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                      ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                 ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                         ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                         ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                           ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                 ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                  ;
;   0.798 ;   0.513  ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                              ;
;   1.294 ;   0.496  ; RR ; IC     ; 1      ; FF_X71_Y6_N13     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[18]|clk ;
;   1.294 ;   0.000  ; RR ; CELL   ; 1      ; FF_X71_Y6_N13     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[18]     ;
;   1.073 ;   -0.221 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                             ;
; 1.073   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                   ;
; 1.317   ; 0.244    ;    ; uTh    ; 1      ; FF_X71_Y6_N13     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[18]     ;
+---------+----------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Hold slack is 0.018 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[209] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[208] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 1.461                                                                                                                                                                                                                                            ;
; Data Required Time              ; 1.443                                                                                                                                                                                                                                            ;
; Slack                           ; 0.018                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.261 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.494       ; 41         ; 0.000 ; 0.494 ;
;    Cell                ;       ; 4     ; 0.706       ; 59         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.157       ; 60         ; 0.000 ; 0.157 ;
;    uTco                ;       ; 1     ; 0.104       ; 40         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.663       ; 45         ; 0.000 ; 0.663 ;
;    Cell                ;       ; 4     ; 0.798       ; 55         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.200   ; 1.200   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.706 ;   0.421 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.200 ;   0.494 ; RR ; IC     ; 1      ; FF_X70_Y9_N19     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[209]|clk ;
;   1.200 ;   0.000 ; RR ; CELL   ; 1      ; FF_X70_Y9_N19     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[209]     ;
; 1.461   ; 0.261   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                            ;
;   1.304 ;   0.104 ; FF ; uTco   ; 2      ; FF_X70_Y9_N19     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[209]|q   ;
;   1.461 ;   0.157 ; FF ; CELL   ; 1      ; FF_X70_Y9_N20     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[208]|d   ;
;   1.461 ;   0.000 ; FF ; CELL   ; 1      ; FF_X70_Y9_N20     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[208]     ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.203   ; 1.203    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.798 ;   0.513  ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.461 ;   0.663  ; RR ; IC     ; 1      ; FF_X70_Y9_N20     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[208]|clk ;
;   1.461 ;   0.000  ; RR ; CELL   ; 1      ; FF_X70_Y9_N20     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[208]     ;
;   1.203 ;   -0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                              ;
; 1.203   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                    ;
; 1.443   ; 0.240    ;    ; uTh    ; 1      ; FF_X70_Y9_N20     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[208]     ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Hold slack is 0.018 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[211] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[210] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 1.461                                                                                                                                                                                                                                            ;
; Data Required Time              ; 1.443                                                                                                                                                                                                                                            ;
; Slack                           ; 0.018                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.261 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.494       ; 41         ; 0.000 ; 0.494 ;
;    Cell                ;       ; 4     ; 0.706       ; 59         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.157       ; 60         ; 0.000 ; 0.157 ;
;    uTco                ;       ; 1     ; 0.104       ; 40         ; 0.104 ; 0.104 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.663       ; 45         ; 0.000 ; 0.663 ;
;    Cell                ;       ; 4     ; 0.798       ; 55         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.200   ; 1.200   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.706 ;   0.421 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.200 ;   0.494 ; RR ; IC     ; 1      ; FF_X70_Y9_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[211]|clk ;
;   1.200 ;   0.000 ; RR ; CELL   ; 1      ; FF_X70_Y9_N31     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[211]     ;
; 1.461   ; 0.261   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                            ;
;   1.304 ;   0.104 ; FF ; uTco   ; 2      ; FF_X70_Y9_N31     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[211]|q   ;
;   1.461 ;   0.157 ; FF ; CELL   ; 1      ; FF_X70_Y9_N32     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[210]|d   ;
;   1.461 ;   0.000 ; FF ; CELL   ; 1      ; FF_X70_Y9_N32     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[210]     ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.203   ; 1.203    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.798 ;   0.513  ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.461 ;   0.663  ; RR ; IC     ; 1      ; FF_X70_Y9_N32     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[210]|clk ;
;   1.461 ;   0.000  ; RR ; CELL   ; 1      ; FF_X70_Y9_N32     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[210]     ;
;   1.203 ;   -0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                              ;
; 1.203   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                    ;
; 1.443   ; 0.240    ;    ; uTh    ; 1      ; FF_X70_Y9_N32     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[210]     ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Hold slack is 0.018 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                                       ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[196] ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[195] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                                              ;
; Data Arrival Time               ; 1.382                                                                                                                                                                                                                                            ;
; Data Required Time              ; 1.364                                                                                                                                                                                                                                            ;
; Slack                           ; 0.018                                                                                                                                                                                                                                            ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                                              ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Hold Relationship      ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.003 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.260 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.416       ; 37         ; 0.000 ; 0.416 ;
;    Cell                ;       ; 4     ; 0.706       ; 63         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    Cell                ;       ; 2     ; 0.157       ; 60         ; 0.000 ; 0.157 ;
;    uTco                ;       ; 1     ; 0.103       ; 40         ; 0.103 ; 0.103 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.562       ; 41         ; 0.000 ; 0.562 ;
;    Cell                ;       ; 4     ; 0.798       ; 59         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                                                ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                                     ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.122   ; 1.122   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.706 ;   0.421 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.122 ;   0.416 ; RR ; IC     ; 1      ; FF_X70_Y5_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[196]|clk ;
;   1.122 ;   0.000 ; RR ; CELL   ; 1      ; FF_X70_Y5_N55     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[196]     ;
; 1.382   ; 0.260   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                                            ;
;   1.225 ;   0.103 ; FF ; uTco   ; 2      ; FF_X70_Y5_N55     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[196]|q   ;
;   1.382 ;   0.157 ; FF ; CELL   ; 1      ; FF_X70_Y5_N56     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[195]|d   ;
;   1.382 ;   0.000 ; FF ; CELL   ; 1      ; FF_X70_Y5_N56     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[195]     ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                                                ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                                      ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                                        ;
; 1.125   ; 1.125    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                                           ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                                       ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                                  ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                                          ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                                            ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                                  ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                                   ;
;   0.798 ;   0.513  ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                                               ;
;   1.360 ;   0.562  ; RR ; IC     ; 1      ; FF_X70_Y5_N56     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[195]|clk ;
;   1.360 ;   0.000  ; RR ; CELL   ; 1      ; FF_X70_Y5_N56     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[195]     ;
;   1.125 ;   -0.235 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                                              ;
; 1.125   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                                    ;
; 1.364   ; 0.239    ;    ; uTh    ; 1      ; FF_X70_Y5_N56     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|acq_core|ela_control|basic_multi_level_mbpm_trigger_gen.multi_level_mbpm|trigger_condition_deserialize|dffs[195]     ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 recovery paths (0 violated).  Worst case slack is 7.233 

Tcl Command:
    report_timing -recovery -panel_name {Worst-Case Timing Paths||Recovery||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -recovery 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; 7.233 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; 0.287      ; 2.856      ; Slow 900mV 100C Model           ;
; 7.233 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]  ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; 0.287      ; 2.856      ; Slow 900mV 100C Model           ;
; 7.271 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; 0.287      ; 2.856      ; Slow 900mV 100C Model           ;
; 7.279 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; -0.016     ; 2.517      ; Slow 900mV 100C Model           ;
; 7.563 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; 0.103      ; 2.366      ; Slow 900mV 100C Model           ;
; 7.586 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; 0.103      ; 2.366      ; Slow 900mV 100C Model           ;
; 7.590 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; 0.103      ; 2.366      ; Slow 900mV 100C Model           ;
; 7.653 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45] ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; -0.079     ; 2.121      ; Slow 900mV 100C Model           ;
; 7.653 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43] ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; -0.079     ; 2.121      ; Slow 900mV 100C Model           ;
; 7.697 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[69] ; altera_reserved_tck ; altera_reserved_tck ; 10.000       ; 0.112      ; 2.263      ; Slow 900mV 100C Model           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+


Path #1: Recovery slack is 7.233 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.497                                                                                                                                                                                                                          ;
; Data Required Time              ; 12.730                                                                                                                                                                                                                         ;
; Slack                           ; 7.233                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.287  ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.856  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.005       ; 38         ; 0.000 ; 1.005 ;
;    Cell                ;        ; 4     ; 1.636       ; 62         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 2.492       ; 87         ; 2.492 ; 2.492 ;
;    Cell                ;        ; 2     ; 0.122       ; 4          ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.242       ; 8          ; 0.242 ; 0.242 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.155       ; 46         ; 0.000 ; 1.155 ;
;    Cell                ;        ; 4     ; 1.378       ; 54         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 2.641   ; 2.641   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   1.636 ;   1.066 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   2.641 ;   1.005 ; RR ; IC     ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   2.641 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 5.497   ; 2.856   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   2.883 ;   0.242 ; FF ; uTco   ; 1      ; FF_X71_Y5_N17     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   3.005 ;   0.122 ; FF ; CELL   ; 172    ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_mlab/laboutt[11]                                                             ;
;   5.497 ;   2.492 ; FF ; IC     ; 1      ; FF_X90_Y5_N44     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]|clrn ;
;   5.497 ;   0.000 ; FF ; CELL   ; 1      ; FF_X90_Y5_N44     ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                             ;
+----------+---------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                                                                                                                                                            ;
+----------+---------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;           ; latch edge time                                                                                                                                                                                                                    ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                                                                                                                                                      ;
; 12.928   ; 2.928   ;    ;        ;        ;                   ;           ; clock path                                                                                                                                                                                                                         ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;           ; source latency                                                                                                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                                                                                                                                                                ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   11.378 ;   0.808 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   12.533 ;   1.155 ; RR ; IC     ; 1      ; FF_X90_Y5_N44     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]|clk ;
;   12.533 ;   0.000 ; RR ; CELL   ; 1      ; FF_X90_Y5_N44     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]     ;
;   12.928 ;   0.395 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                                                                                                                                                                            ;
; 12.898   ; -0.030  ;    ;        ;        ;                   ;           ; clock uncertainty                                                                                                                                                                                                                  ;
; 12.730   ; -0.168  ;    ; uTsu   ; 1      ; FF_X90_Y5_N44     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[18]     ;
+----------+---------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Recovery slack is 7.233 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                           ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                           ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                           ;
; Data Arrival Time               ; 5.497                                                                                                                                                                                                                         ;
; Data Required Time              ; 12.730                                                                                                                                                                                                                        ;
; Slack                           ; 7.233                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.287  ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.856  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.005       ; 38         ; 0.000 ; 1.005 ;
;    Cell                ;        ; 4     ; 1.636       ; 62         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 2.492       ; 87         ; 2.492 ; 2.492 ;
;    Cell                ;        ; 2     ; 0.122       ; 4          ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.242       ; 8          ; 0.242 ; 0.242 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.155       ; 46         ; 0.000 ; 1.155 ;
;    Cell                ;        ; 4     ; 1.378       ; 54         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 2.641   ; 2.641   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   1.636 ;   1.066 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   2.641 ;   1.005 ; RR ; IC     ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                            ;
;   2.641 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                ;
; 5.497   ; 2.856   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                          ;
;   2.883 ;   0.242 ; FF ; uTco   ; 1      ; FF_X71_Y5_N17     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                              ;
;   3.005 ;   0.122 ; FF ; CELL   ; 172    ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_mlab/laboutt[11]                                                            ;
;   5.497 ;   2.492 ; FF ; IC     ; 1      ; FF_X90_Y5_N32     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]|clrn ;
;   5.497 ;   0.000 ; FF ; CELL   ; 1      ; FF_X90_Y5_N32     ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]      ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                            ;
+----------+---------+----+--------+--------+-------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                                                                                                                                                           ;
+----------+---------+----+--------+--------+-------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;           ; latch edge time                                                                                                                                                                                                                   ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                                                                                                                                                     ;
; 12.928   ; 2.928   ;    ;        ;        ;                   ;           ; clock path                                                                                                                                                                                                                        ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;           ; source latency                                                                                                                                                                                                                    ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                                                                                                                                                               ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                                                                                                                                                       ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                                                                                                                                                       ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                         ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                               ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                ;
;   11.378 ;   0.808 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                            ;
;   12.533 ;   1.155 ; RR ; IC     ; 1      ; FF_X90_Y5_N32     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]|clk ;
;   12.533 ;   0.000 ; RR ; CELL   ; 1      ; FF_X90_Y5_N32     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]     ;
;   12.928 ;   0.395 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                                                                                                                                                                           ;
; 12.898   ; -0.030  ;    ;        ;        ;                   ;           ; clock uncertainty                                                                                                                                                                                                                 ;
; 12.730   ; -0.168  ;    ; uTsu   ; 1      ; FF_X90_Y5_N32     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[4]     ;
+----------+---------+----+--------+--------+-------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Recovery slack is 7.271 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.497                                                                                                                                                                                                                          ;
; Data Required Time              ; 12.768                                                                                                                                                                                                                         ;
; Slack                           ; 7.271                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.287  ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.856  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.005       ; 38         ; 0.000 ; 1.005 ;
;    Cell                ;        ; 4     ; 1.636       ; 62         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 2.492       ; 87         ; 2.492 ; 2.492 ;
;    Cell                ;        ; 2     ; 0.122       ; 4          ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.242       ; 8          ; 0.242 ; 0.242 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.155       ; 46         ; 0.000 ; 1.155 ;
;    Cell                ;        ; 4     ; 1.378       ; 54         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 2.641   ; 2.641   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   1.636 ;   1.066 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   2.641 ;   1.005 ; RR ; IC     ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   2.641 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 5.497   ; 2.856   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   2.883 ;   0.242 ; FF ; uTco   ; 1      ; FF_X71_Y5_N17     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   3.005 ;   0.122 ; FF ; CELL   ; 172    ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_mlab/laboutt[11]                                                             ;
;   5.497 ;   2.492 ; FF ; IC     ; 1      ; FF_X90_Y5_N49     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]|clrn ;
;   5.497 ;   0.000 ; FF ; CELL   ; 1      ; FF_X90_Y5_N49     ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                             ;
+----------+---------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                                                                                                                                                            ;
+----------+---------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;           ; latch edge time                                                                                                                                                                                                                    ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                                                                                                                                                      ;
; 12.928   ; 2.928   ;    ;        ;        ;                   ;           ; clock path                                                                                                                                                                                                                         ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;           ; source latency                                                                                                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                                                                                                                                                                ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   11.378 ;   0.808 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   12.533 ;   1.155 ; RR ; IC     ; 1      ; FF_X90_Y5_N49     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]|clk ;
;   12.533 ;   0.000 ; RR ; CELL   ; 1      ; FF_X90_Y5_N49     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]     ;
;   12.928 ;   0.395 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                                                                                                                                                                            ;
; 12.898   ; -0.030  ;    ;        ;        ;                   ;           ; clock uncertainty                                                                                                                                                                                                                  ;
; 12.768   ; -0.130  ;    ; uTsu   ; 1      ; FF_X90_Y5_N49     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[20]     ;
+----------+---------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Recovery slack is 7.279 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.158                                                                                                                                                                                                                          ;
; Data Required Time              ; 12.437                                                                                                                                                                                                                         ;
; Slack                           ; 7.279                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.016 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.517  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.005       ; 38         ; 0.000 ; 1.005 ;
;    Cell                ;        ; 4     ; 1.636       ; 62         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 2.153       ; 86         ; 2.153 ; 2.153 ;
;    Cell                ;        ; 2     ; 0.122       ; 5          ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.242       ; 10         ; 0.242 ; 0.242 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.852       ; 38         ; 0.000 ; 0.852 ;
;    Cell                ;        ; 4     ; 1.378       ; 62         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 2.641   ; 2.641   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   1.636 ;   1.066 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   2.641 ;   1.005 ; RR ; IC     ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   2.641 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 5.158   ; 2.517   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   2.883 ;   0.242 ; FF ; uTco   ; 1      ; FF_X71_Y5_N17     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   3.005 ;   0.122 ; FF ; CELL   ; 172    ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_mlab/laboutt[11]                                                             ;
;   5.158 ;   2.153 ; FF ; IC     ; 1      ; FF_X80_Y6_N2      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]|clrn ;
;   5.158 ;   0.000 ; FF ; CELL   ; 1      ; FF_X80_Y6_N2      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                    ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 12.625   ; 2.625   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   11.378 ;   0.808 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   12.230 ;   0.852 ; RR ; IC     ; 1      ; FF_X80_Y6_N2      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]|clk ;
;   12.230 ;   0.000 ; RR ; CELL   ; 1      ; FF_X80_Y6_N2      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]     ;
;   12.625 ;   0.395 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 12.595   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 12.437   ; -0.158  ;    ; uTsu   ; 1      ; FF_X80_Y6_N2      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[15]     ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Recovery slack is 7.563 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.007                                                                                                                                                                                                                          ;
; Data Required Time              ; 12.570                                                                                                                                                                                                                         ;
; Slack                           ; 7.563                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.103  ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.366  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.005       ; 38         ; 0.000 ; 1.005 ;
;    Cell                ;        ; 4     ; 1.636       ; 62         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 2.002       ; 85         ; 2.002 ; 2.002 ;
;    Cell                ;        ; 2     ; 0.122       ; 5          ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.242       ; 10         ; 0.242 ; 0.242 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.971       ; 41         ; 0.000 ; 0.971 ;
;    Cell                ;        ; 4     ; 1.378       ; 59         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 2.641   ; 2.641   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   1.636 ;   1.066 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   2.641 ;   1.005 ; RR ; IC     ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   2.641 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 5.007   ; 2.366   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   2.883 ;   0.242 ; FF ; uTco   ; 1      ; FF_X71_Y5_N17     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   3.005 ;   0.122 ; FF ; CELL   ; 172    ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_mlab/laboutt[11]                                                             ;
;   5.007 ;   2.002 ; FF ; IC     ; 1      ; FF_X80_Y2_N41     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]|clrn ;
;   5.007 ;   0.000 ; FF ; CELL   ; 1      ; FF_X80_Y2_N41     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                    ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 12.744   ; 2.744   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   11.378 ;   0.808 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   12.349 ;   0.971 ; RR ; IC     ; 1      ; FF_X80_Y2_N41     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]|clk ;
;   12.349 ;   0.000 ; RR ; CELL   ; 1      ; FF_X80_Y2_N41     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]     ;
;   12.744 ;   0.395 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 12.714   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 12.570   ; -0.144  ;    ; uTsu   ; 1      ; FF_X80_Y2_N41     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[17]     ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Recovery slack is 7.586 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.007                                                                                                                                                                                                                          ;
; Data Required Time              ; 12.593                                                                                                                                                                                                                         ;
; Slack                           ; 7.586                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.103  ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.366  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.005       ; 38         ; 0.000 ; 1.005 ;
;    Cell                ;        ; 4     ; 1.636       ; 62         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 2.002       ; 85         ; 2.002 ; 2.002 ;
;    Cell                ;        ; 2     ; 0.122       ; 5          ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.242       ; 10         ; 0.242 ; 0.242 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.971       ; 41         ; 0.000 ; 0.971 ;
;    Cell                ;        ; 4     ; 1.378       ; 59         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 2.641   ; 2.641   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   1.636 ;   1.066 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   2.641 ;   1.005 ; RR ; IC     ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   2.641 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 5.007   ; 2.366   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   2.883 ;   0.242 ; FF ; uTco   ; 1      ; FF_X71_Y5_N17     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   3.005 ;   0.122 ; FF ; CELL   ; 172    ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_mlab/laboutt[11]                                                             ;
;   5.007 ;   2.002 ; FF ; IC     ; 1      ; FF_X80_Y2_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]|clrn ;
;   5.007 ;   0.000 ; FF ; CELL   ; 1      ; FF_X80_Y2_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                    ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 12.744   ; 2.744   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   11.378 ;   0.808 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   12.349 ;   0.971 ; RR ; IC     ; 1      ; FF_X80_Y2_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]|clk ;
;   12.349 ;   0.000 ; RR ; CELL   ; 1      ; FF_X80_Y2_N7      ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]     ;
;   12.744 ;   0.395 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 12.714   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 12.593   ; -0.121  ;    ; uTsu   ; 1      ; FF_X80_Y2_N7      ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[19]     ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Recovery slack is 7.590 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 5.007                                                                                                                                                                                                                          ;
; Data Required Time              ; 12.597                                                                                                                                                                                                                         ;
; Slack                           ; 7.590                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.103  ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.366  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.005       ; 38         ; 0.000 ; 1.005 ;
;    Cell                ;        ; 4     ; 1.636       ; 62         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 2.002       ; 85         ; 2.002 ; 2.002 ;
;    Cell                ;        ; 2     ; 0.122       ; 5          ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.242       ; 10         ; 0.242 ; 0.242 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.971       ; 41         ; 0.000 ; 0.971 ;
;    Cell                ;        ; 4     ; 1.378       ; 59         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 2.641   ; 2.641   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   1.636 ;   1.066 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   2.641 ;   1.005 ; RR ; IC     ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   2.641 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 5.007   ; 2.366   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   2.883 ;   0.242 ; FF ; uTco   ; 1      ; FF_X71_Y5_N17     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   3.005 ;   0.122 ; FF ; CELL   ; 172    ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_mlab/laboutt[11]                                                             ;
;   5.007 ;   2.002 ; FF ; IC     ; 1      ; FF_X80_Y2_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]|clrn ;
;   5.007 ;   0.000 ; FF ; CELL   ; 1      ; FF_X80_Y2_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                    ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 12.744   ; 2.744   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   11.378 ;   0.808 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   12.349 ;   0.971 ; RR ; IC     ; 1      ; FF_X80_Y2_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]|clk ;
;   12.349 ;   0.000 ; RR ; CELL   ; 1      ; FF_X80_Y2_N49     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]     ;
;   12.744 ;   0.395 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 12.714   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 12.597   ; -0.117  ;    ; uTsu   ; 1      ; FF_X80_Y2_N49     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[16]     ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #8: Recovery slack is 7.653 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 4.762                                                                                                                                                                                                                          ;
; Data Required Time              ; 12.415                                                                                                                                                                                                                         ;
; Slack                           ; 7.653                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.079 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.121  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.005       ; 38         ; 0.000 ; 1.005 ;
;    Cell                ;        ; 4     ; 1.636       ; 62         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.757       ; 83         ; 1.757 ; 1.757 ;
;    Cell                ;        ; 2     ; 0.122       ; 6          ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.242       ; 11         ; 0.242 ; 0.242 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.926       ; 40         ; 0.000 ; 0.926 ;
;    Cell                ;        ; 4     ; 1.378       ; 60         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 2.641   ; 2.641   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   1.636 ;   1.066 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   2.641 ;   1.005 ; RR ; IC     ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   2.641 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 4.762   ; 2.121   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   2.883 ;   0.242 ; FF ; uTco   ; 1      ; FF_X71_Y5_N17     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   3.005 ;   0.122 ; FF ; CELL   ; 172    ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_mlab/laboutt[11]                                                             ;
;   4.762 ;   1.757 ; FF ; IC     ; 1      ; FF_X71_Y29_N1     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45]|clrn ;
;   4.762 ;   0.000 ; FF ; CELL   ; 1      ; FF_X71_Y29_N1     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                    ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 12.562   ; 2.562   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   11.378 ;   0.808 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   12.304 ;   0.926 ; RR ; IC     ; 1      ; FF_X71_Y29_N1     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45]|clk ;
;   12.304 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y29_N1     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45]     ;
;   12.562 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 12.532   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 12.415   ; -0.117  ;    ; uTsu   ; 1      ; FF_X71_Y29_N1     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[45]     ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Recovery slack is 7.653 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 4.762                                                                                                                                                                                                                          ;
; Data Required Time              ; 12.415                                                                                                                                                                                                                         ;
; Slack                           ; 7.653                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; -0.079 ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.121  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.005       ; 38         ; 0.000 ; 1.005 ;
;    Cell                ;        ; 4     ; 1.636       ; 62         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.757       ; 83         ; 1.757 ; 1.757 ;
;    Cell                ;        ; 2     ; 0.122       ; 6          ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.242       ; 11         ; 0.242 ; 0.242 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 0.926       ; 40         ; 0.000 ; 0.926 ;
;    Cell                ;        ; 4     ; 1.378       ; 60         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 2.641   ; 2.641   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   1.636 ;   1.066 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   2.641 ;   1.005 ; RR ; IC     ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   2.641 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 4.762   ; 2.121   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   2.883 ;   0.242 ; FF ; uTco   ; 1      ; FF_X71_Y5_N17     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   3.005 ;   0.122 ; FF ; CELL   ; 172    ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_mlab/laboutt[11]                                                             ;
;   4.762 ;   1.757 ; FF ; IC     ; 1      ; FF_X71_Y29_N13    ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43]|clrn ;
;   4.762 ;   0.000 ; FF ; CELL   ; 1      ; FF_X71_Y29_N13    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                    ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 12.562   ; 2.562   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   11.378 ;   0.808 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   12.304 ;   0.926 ; RR ; IC     ; 1      ; FF_X71_Y29_N13    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43]|clk ;
;   12.304 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y29_N13    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43]     ;
;   12.562 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 12.532   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 12.415   ; -0.117  ;    ; uTsu   ; 1      ; FF_X71_Y29_N13    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[43]     ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Recovery slack is 7.697 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[69] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 4.904                                                                                                                                                                                                                          ;
; Data Required Time              ; 12.601                                                                                                                                                                                                                         ;
; Slack                           ; 7.697                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Slow 900mV 100C Model                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+------------------------------------------------------------------------------------+
; Statistics                                                                         ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Property               ; Value  ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+--------+-------+-------------+------------+-------+-------+
; Recovery Relationship  ; 10.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.112  ;       ;             ;            ;       ;       ;
; Data Delay             ; 2.263  ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;        ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;        ;       ;             ;            ;       ;       ;
;  Arrival Path          ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.005       ; 38         ; 0.000 ; 1.005 ;
;    Cell                ;        ; 4     ; 1.636       ; 62         ; 0.000 ; 1.066 ;
;   Data                 ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 1     ; 1.899       ; 84         ; 1.899 ; 1.899 ;
;    Cell                ;        ; 2     ; 0.122       ; 5          ; 0.000 ; 0.122 ;
;    uTco                ;        ; 1     ; 0.242       ; 11         ; 0.242 ; 0.242 ;
;  Required Path         ;        ;       ;             ;            ;       ;       ;
;   Clock                ;        ;       ;             ;            ;       ;       ;
;    IC                  ;        ; 4     ; 1.117       ; 45         ; 0.000 ; 1.117 ;
;    Cell                ;        ; 4     ; 1.378       ; 55         ; 0.000 ; 0.808 ;
+------------------------+--------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 2.641   ; 2.641   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   1.636 ;   1.066 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   2.641 ;   1.005 ; RR ; IC     ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   2.641 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 4.904   ; 2.263   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   2.883 ;   0.242 ; FF ; uTco   ; 1      ; FF_X71_Y5_N17     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   3.005 ;   0.122 ; FF ; CELL   ; 172    ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_mlab/laboutt[11]                                                             ;
;   4.904 ;   1.899 ; FF ; IC     ; 1      ; FF_X68_Y16_N1     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[69]|clrn ;
;   4.904 ;   0.000 ; FF ; CELL   ; 1      ; FF_X68_Y16_N1     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[69]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                              ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total    ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 10.000   ; 10.000  ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                    ;
; 10.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 12.753   ; 2.753   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   10.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   10.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   10.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   10.570 ;   0.570 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   10.570 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   10.570 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   10.570 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   11.378 ;   0.808 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   12.495 ;   1.117 ; RR ; IC     ; 1      ; FF_X68_Y16_N1     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[69]|clk ;
;   12.495 ;   0.000 ; RR ; CELL   ; 1      ; FF_X68_Y16_N1     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[69]     ;
;   12.753 ;   0.258 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 12.723   ; -0.030  ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 12.601   ; -0.122  ;    ; uTsu   ; 1      ; FF_X68_Y16_N1     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[69]     ;
+----------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



----------------
; Command Info ;
----------------
Report Timing: Found 10 removal paths (0 violated).  Worst case slack is 0.307 

Tcl Command:
    report_timing -removal -panel_name {Worst-Case Timing Paths||Removal||altera_reserved_tck} -to_clock [get_clocks {altera_reserved_tck}] -npaths 10 -detail full_path

Options:
    -to_clock [get_clocks {altera_reserved_tck}] 
    -removal 
    -npaths 10 
    -detail full_path 
    -panel_name {altera_reserved_tck} 

Snapshot:
    final

Delay Models:
    Slow 900mV 100C Model
    Slow 900mV 0C Model
    Fast 900mV 100C Model
    Fast 900mV 0C Model


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Summary of Paths                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                                                                                                        ; Launch Clock        ; Latch Clock         ; Relationship ; Clock Skew ; Data Delay ; Worst-Case Operating Conditions ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+
; 0.307 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[68] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.258      ; 0.624      ; Fast 900mV 0C Model             ;
; 0.307 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.258      ; 0.624      ; Fast 900mV 0C Model             ;
; 0.307 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.258      ; 0.624      ; Fast 900mV 0C Model             ;
; 0.308 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.258      ; 0.624      ; Fast 900mV 0C Model             ;
; 0.308 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.258      ; 0.624      ; Fast 900mV 0C Model             ;
; 0.310 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[85] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.258      ; 0.624      ; Fast 900mV 0C Model             ;
; 0.334 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                                                             ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]                                                                                                                                  ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.097      ; 0.500      ; Fast 900mV 0C Model             ;
; 0.337 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[61] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.453      ; 0.847      ; Fast 900mV 0C Model             ;
; 0.338 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.453      ; 0.847      ; Fast 900mV 0C Model             ;
; 0.338 ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[47] ; altera_reserved_tck ; altera_reserved_tck ; 0.000        ; 0.453      ; 0.847      ; Fast 900mV 0C Model             ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+---------------------+--------------+------------+------------+---------------------------------+


Path #1: Removal slack is 0.307 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[68] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 1.740                                                                                                                                                                                                                          ;
; Data Required Time              ; 1.433                                                                                                                                                                                                                          ;
; Slack                           ; 0.307                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.258 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.624 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.410       ; 37         ; 0.000 ; 0.410 ;
;    Cell                ;       ; 4     ; 0.706       ; 63         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.464       ; 74         ; 0.464 ; 0.464 ;
;    Cell                ;       ; 2     ; 0.051       ; 8          ; 0.000 ; 0.051 ;
;    uTco                ;       ; 1     ; 0.109       ; 17         ; 0.109 ; 0.109 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.668       ; 46         ; 0.000 ; 0.668 ;
;    Cell                ;       ; 4     ; 0.798       ; 54         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 1.116   ; 1.116   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   0.706 ;   0.421 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   1.116 ;   0.410 ; RR ; IC     ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   1.116 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 1.740   ; 0.624   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   1.225 ;   0.109 ; FF ; uTco   ; 1      ; FF_X71_Y5_N17     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   1.276 ;   0.051 ; FF ; CELL   ; 172    ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_mlab/laboutt[11]                                                             ;
;   1.740 ;   0.464 ; FF ; IC     ; 1      ; FF_X63_Y6_N43     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[68]|clrn ;
;   1.740 ;   0.000 ; FF ; CELL   ; 1      ; FF_X63_Y6_N43     ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[68]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;           ; latch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                                                                                                                                                      ;
; 1.374   ; 1.374    ;    ;        ;        ;                   ;           ; clock path                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;           ; source latency                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   0.798 ;   0.513  ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   1.466 ;   0.668  ; RR ; IC     ; 1      ; FF_X63_Y6_N43     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[68]|clk ;
;   1.466 ;   0.000  ; RR ; CELL   ; 1      ; FF_X63_Y6_N43     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[68]     ;
;   1.374 ;   -0.092 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                                                                                                                                                                            ;
; 1.374   ; 0.000    ;    ;        ;        ;                   ;           ; clock uncertainty                                                                                                                                                                                                                  ;
; 1.433   ; 0.059    ;    ; uTh    ; 1      ; FF_X63_Y6_N43     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[68]     ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #2: Removal slack is 0.307 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 1.740                                                                                                                                                                                                                          ;
; Data Required Time              ; 1.433                                                                                                                                                                                                                          ;
; Slack                           ; 0.307                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.258 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.624 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.410       ; 37         ; 0.000 ; 0.410 ;
;    Cell                ;       ; 4     ; 0.706       ; 63         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.464       ; 74         ; 0.464 ; 0.464 ;
;    Cell                ;       ; 2     ; 0.051       ; 8          ; 0.000 ; 0.051 ;
;    uTco                ;       ; 1     ; 0.109       ; 17         ; 0.109 ; 0.109 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.668       ; 46         ; 0.000 ; 0.668 ;
;    Cell                ;       ; 4     ; 0.798       ; 54         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 1.116   ; 1.116   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   0.706 ;   0.421 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   1.116 ;   0.410 ; RR ; IC     ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   1.116 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 1.740   ; 0.624   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   1.225 ;   0.109 ; FF ; uTco   ; 1      ; FF_X71_Y5_N17     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   1.276 ;   0.051 ; FF ; CELL   ; 172    ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_mlab/laboutt[11]                                                             ;
;   1.740 ;   0.464 ; FF ; IC     ; 1      ; FF_X63_Y6_N37     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]|clrn ;
;   1.740 ;   0.000 ; FF ; CELL   ; 1      ; FF_X63_Y6_N37     ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;           ; latch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                                                                                                                                                      ;
; 1.374   ; 1.374    ;    ;        ;        ;                   ;           ; clock path                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;           ; source latency                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   0.798 ;   0.513  ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   1.466 ;   0.668  ; RR ; IC     ; 1      ; FF_X63_Y6_N37     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]|clk ;
;   1.466 ;   0.000  ; RR ; CELL   ; 1      ; FF_X63_Y6_N37     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]     ;
;   1.374 ;   -0.092 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                                                                                                                                                                            ;
; 1.374   ; 0.000    ;    ;        ;        ;                   ;           ; clock uncertainty                                                                                                                                                                                                                  ;
; 1.433   ; 0.059    ;    ; uTh    ; 1      ; FF_X63_Y6_N37     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[33]     ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #3: Removal slack is 0.307 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 1.740                                                                                                                                                                                                                          ;
; Data Required Time              ; 1.433                                                                                                                                                                                                                          ;
; Slack                           ; 0.307                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.258 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.624 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.410       ; 37         ; 0.000 ; 0.410 ;
;    Cell                ;       ; 4     ; 0.706       ; 63         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.464       ; 74         ; 0.464 ; 0.464 ;
;    Cell                ;       ; 2     ; 0.051       ; 8          ; 0.000 ; 0.051 ;
;    uTco                ;       ; 1     ; 0.109       ; 17         ; 0.109 ; 0.109 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.668       ; 46         ; 0.000 ; 0.668 ;
;    Cell                ;       ; 4     ; 0.798       ; 54         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 1.116   ; 1.116   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   0.706 ;   0.421 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   1.116 ;   0.410 ; RR ; IC     ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   1.116 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 1.740   ; 0.624   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   1.225 ;   0.109 ; FF ; uTco   ; 1      ; FF_X71_Y5_N17     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   1.276 ;   0.051 ; FF ; CELL   ; 172    ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_mlab/laboutt[11]                                                             ;
;   1.740 ;   0.464 ; FF ; IC     ; 1      ; FF_X63_Y6_N17     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]|clrn ;
;   1.740 ;   0.000 ; FF ; CELL   ; 1      ; FF_X63_Y6_N17     ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;           ; latch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                                                                                                                                                      ;
; 1.374   ; 1.374    ;    ;        ;        ;                   ;           ; clock path                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;           ; source latency                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   0.798 ;   0.513  ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   1.466 ;   0.668  ; RR ; IC     ; 1      ; FF_X63_Y6_N17     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]|clk ;
;   1.466 ;   0.000  ; RR ; CELL   ; 1      ; FF_X63_Y6_N17     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]     ;
;   1.374 ;   -0.092 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                                                                                                                                                                            ;
; 1.374   ; 0.000    ;    ;        ;        ;                   ;           ; clock uncertainty                                                                                                                                                                                                                  ;
; 1.433   ; 0.059    ;    ; uTh    ; 1      ; FF_X63_Y6_N17     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[14]     ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #4: Removal slack is 0.308 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                           ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                           ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                           ;
; Data Arrival Time               ; 1.740                                                                                                                                                                                                                         ;
; Data Required Time              ; 1.432                                                                                                                                                                                                                         ;
; Slack                           ; 0.308                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.258 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.624 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.410       ; 37         ; 0.000 ; 0.410 ;
;    Cell                ;       ; 4     ; 0.706       ; 63         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.464       ; 74         ; 0.464 ; 0.464 ;
;    Cell                ;       ; 2     ; 0.051       ; 8          ; 0.000 ; 0.051 ;
;    uTco                ;       ; 1     ; 0.109       ; 17         ; 0.109 ; 0.109 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.668       ; 46         ; 0.000 ; 0.668 ;
;    Cell                ;       ; 4     ; 0.798       ; 54         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 1.116   ; 1.116   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   0.706 ;   0.421 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   1.116 ;   0.410 ; RR ; IC     ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                            ;
;   1.116 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                ;
; 1.740   ; 0.624   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                          ;
;   1.225 ;   0.109 ; FF ; uTco   ; 1      ; FF_X71_Y5_N17     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                              ;
;   1.276 ;   0.051 ; FF ; CELL   ; 172    ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_mlab/laboutt[11]                                                            ;
;   1.740 ;   0.464 ; FF ; IC     ; 1      ; FF_X63_Y6_N50     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]|clrn ;
;   1.740 ;   0.000 ; FF ; CELL   ; 1      ; FF_X63_Y6_N50     ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]      ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+-------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+-------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;           ; latch edge time                                                                                                                                                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                                                                                                                                                     ;
; 1.374   ; 1.374    ;    ;        ;        ;                   ;           ; clock path                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;           ; source latency                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                                                                                                                                                       ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                                                                                                                                                       ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                         ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                               ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                ;
;   0.798 ;   0.513  ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                            ;
;   1.466 ;   0.668  ; RR ; IC     ; 1      ; FF_X63_Y6_N50     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]|clk ;
;   1.466 ;   0.000  ; RR ; CELL   ; 1      ; FF_X63_Y6_N50     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]     ;
;   1.374 ;   -0.092 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                                                                                                                                                                           ;
; 1.374   ; 0.000    ;    ;        ;        ;                   ;           ; clock uncertainty                                                                                                                                                                                                                 ;
; 1.432   ; 0.058    ;    ; uTh    ; 1      ; FF_X63_Y6_N50     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[1]     ;
+---------+----------+----+--------+--------+-------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #5: Removal slack is 0.308 
===============================================================================
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                    ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                         ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                           ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                           ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                           ;
; Data Arrival Time               ; 1.740                                                                                                                                                                                                                         ;
; Data Required Time              ; 1.432                                                                                                                                                                                                                         ;
; Slack                           ; 0.308                                                                                                                                                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                           ;
+---------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.258 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.624 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.410       ; 37         ; 0.000 ; 0.410 ;
;    Cell                ;       ; 4     ; 0.706       ; 63         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.464       ; 74         ; 0.464 ; 0.464 ;
;    Cell                ;       ; 2     ; 0.051       ; 8          ; 0.000 ; 0.051 ;
;    uTco                ;       ; 1     ; 0.109       ; 17         ; 0.109 ; 0.109 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.668       ; 46         ; 0.000 ; 0.668 ;
;    Cell                ;       ; 4     ; 0.798       ; 54         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                              ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                   ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 1.116   ; 1.116   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   0.706 ;   0.421 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   1.116 ;   0.410 ; RR ; IC     ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                            ;
;   1.116 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                ;
; 1.740   ; 0.624   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                          ;
;   1.225 ;   0.109 ; FF ; uTco   ; 1      ; FF_X71_Y5_N17     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                              ;
;   1.276 ;   0.051 ; FF ; CELL   ; 172    ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_mlab/laboutt[11]                                                            ;
;   1.740 ;   0.464 ; FF ; IC     ; 1      ; FF_X63_Y6_N19     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]|clrn ;
;   1.740 ;   0.000 ; FF ; CELL   ; 1      ; FF_X63_Y6_N19     ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]      ;
+---------+---------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+-------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                                                                                                                                                           ;
+---------+----------+----+--------+--------+-------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;           ; latch edge time                                                                                                                                                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                                                                                                                                                     ;
; 1.374   ; 1.374    ;    ;        ;        ;                   ;           ; clock path                                                                                                                                                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;           ; source latency                                                                                                                                                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                                                                                                                                                               ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                                                                                                                                                       ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                                                                                                                                                       ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                         ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                               ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                ;
;   0.798 ;   0.513  ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                            ;
;   1.466 ;   0.668  ; RR ; IC     ; 1      ; FF_X63_Y6_N19     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]|clk ;
;   1.466 ;   0.000  ; RR ; CELL   ; 1      ; FF_X63_Y6_N19     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]     ;
;   1.374 ;   -0.092 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                                                                                                                                                                           ;
; 1.374   ; 0.000    ;    ;        ;        ;                   ;           ; clock uncertainty                                                                                                                                                                                                                 ;
; 1.432   ; 0.058    ;    ; uTh    ; 1      ; FF_X63_Y6_N19     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[0]     ;
+---------+----------+----+--------+--------+-------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #6: Removal slack is 0.310 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[85] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 1.740                                                                                                                                                                                                                          ;
; Data Required Time              ; 1.430                                                                                                                                                                                                                          ;
; Slack                           ; 0.310                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.258 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.624 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.410       ; 37         ; 0.000 ; 0.410 ;
;    Cell                ;       ; 4     ; 0.706       ; 63         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.464       ; 74         ; 0.464 ; 0.464 ;
;    Cell                ;       ; 2     ; 0.051       ; 8          ; 0.000 ; 0.051 ;
;    uTco                ;       ; 1     ; 0.109       ; 17         ; 0.109 ; 0.109 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.668       ; 46         ; 0.000 ; 0.668 ;
;    Cell                ;       ; 4     ; 0.798       ; 54         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 1.116   ; 1.116   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   0.706 ;   0.421 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   1.116 ;   0.410 ; RR ; IC     ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   1.116 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 1.740   ; 0.624   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   1.225 ;   0.109 ; FF ; uTco   ; 1      ; FF_X71_Y5_N17     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   1.276 ;   0.051 ; FF ; CELL   ; 172    ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_mlab/laboutt[11]                                                             ;
;   1.740 ;   0.464 ; FF ; IC     ; 1      ; FF_X63_Y6_N28     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[85]|clrn ;
;   1.740 ;   0.000 ; FF ; CELL   ; 1      ; FF_X63_Y6_N28     ; Low Power  ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[85]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP     ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;           ; latch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;           ; time borrowed                                                                                                                                                                                                                      ;
; 1.374   ; 1.374    ;    ;        ;        ;                   ;           ; clock path                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;           ; source latency                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;           ; altera_reserved_tck                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;           ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;           ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   0.798 ;   0.513  ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   1.466 ;   0.668  ; RR ; IC     ; 1      ; FF_X63_Y6_N28     ; Mixed     ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[85]|clk ;
;   1.466 ;   0.000  ; RR ; CELL   ; 1      ; FF_X63_Y6_N28     ; Low Power ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[85]     ;
;   1.374 ;   -0.092 ;    ;        ;        ;                   ;           ; clock pessimism removed                                                                                                                                                                                                            ;
; 1.374   ; 0.000    ;    ;        ;        ;                   ;           ; clock uncertainty                                                                                                                                                                                                                  ;
; 1.430   ; 0.056    ;    ; uTh    ; 1      ; FF_X63_Y6_N28     ;           ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[85]     ;
+---------+----------+----+--------+--------+-------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #7: Removal slack is 0.334 
===============================================================================
+---------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                    ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                         ;
+---------------------------------+-----------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg       ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9] ;
; Launch Clock                    ; altera_reserved_tck                                                                           ;
; Latch Clock                     ; altera_reserved_tck                                                                           ;
; Data Arrival Time               ; 1.631                                                                                         ;
; Data Required Time              ; 1.297                                                                                         ;
; Slack                           ; 0.334                                                                                         ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                           ;
+---------------------------------+-----------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.097 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.500 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.425       ; 38         ; 0.000 ; 0.425 ;
;    Cell                ;       ; 4     ; 0.706       ; 62         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.342       ; 68         ; 0.342 ; 0.342 ;
;    Cell                ;       ; 2     ; 0.050       ; 10         ; 0.000 ; 0.050 ;
;    uTco                ;       ; 1     ; 0.108       ; 22         ; 0.108 ; 0.108 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.522       ; 40         ; 0.000 ; 0.522 ;
;    Cell                ;       ; 4     ; 0.798       ; 60         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                     ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                   ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                          ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                             ;
; 1.131   ; 1.131   ;    ;        ;        ;                   ;            ; clock path                                                                                                ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                            ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                       ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                               ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                               ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                 ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                       ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                        ;
;   0.706 ;   0.421 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                    ;
;   1.131 ;   0.425 ; RR ; IC     ; 1      ; FF_X69_Y5_N43     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|clk               ;
;   1.131 ;   0.000 ; RR ; CELL   ; 1      ; FF_X69_Y5_N43     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg                   ;
; 1.631   ; 0.500   ;    ;        ;        ;                   ;            ; data path                                                                                                 ;
;   1.239 ;   0.108 ; FF ; uTco   ; 1      ; FF_X69_Y5_N43     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg|q                 ;
;   1.289 ;   0.050 ; FF ; CELL   ; 26     ; FF_X69_Y5_N43     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|clr_reg~la_lab/laboutb[8] ;
;   1.631 ;   0.342 ; FF ; IC     ; 1      ; FF_X68_Y6_N29     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]|clrn        ;
;   1.631 ;   0.000 ; FF ; CELL   ; 1      ; FF_X68_Y6_N29     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]             ;
+---------+---------+----+--------+--------+-------------------+------------+-----------------------------------------------------------------------------------------------------------+

+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                             ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                           ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                   ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                     ;
; 1.228   ; 1.228    ;    ;        ;        ;                   ;            ; clock path                                                                                        ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                    ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                               ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                       ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                       ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                         ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                               ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                ;
;   0.798 ;   0.513  ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                            ;
;   1.320 ;   0.522  ; RR ; IC     ; 1      ; FF_X68_Y6_N29     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]|clk ;
;   1.320 ;   0.000  ; RR ; CELL   ; 1      ; FF_X68_Y6_N29     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]     ;
;   1.228 ;   -0.092 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                           ;
; 1.228   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                 ;
; 1.297   ; 0.069    ;    ; uTh    ; 1      ; FF_X68_Y6_N29     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|sldfabric|jtag_hub_gen.real_sld_jtag_hub|irf_reg[1][9]     ;
+---------+----------+----+--------+--------+-------------------+------------+---------------------------------------------------------------------------------------------------+



Path #8: Removal slack is 0.337 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[61] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 1.963                                                                                                                                                                                                                          ;
; Data Required Time              ; 1.626                                                                                                                                                                                                                          ;
; Slack                           ; 0.337                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.453 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.847 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.410       ; 37         ; 0.000 ; 0.410 ;
;    Cell                ;       ; 4     ; 0.706       ; 63         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.687       ; 81         ; 0.687 ; 0.687 ;
;    Cell                ;       ; 2     ; 0.051       ; 6          ; 0.000 ; 0.051 ;
;    uTco                ;       ; 1     ; 0.109       ; 13         ; 0.109 ; 0.109 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.863       ; 52         ; 0.000 ; 0.863 ;
;    Cell                ;       ; 4     ; 0.798       ; 48         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 1.116   ; 1.116   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   0.706 ;   0.421 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   1.116 ;   0.410 ; RR ; IC     ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   1.116 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 1.963   ; 0.847   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   1.225 ;   0.109 ; FF ; uTco   ; 1      ; FF_X71_Y5_N17     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   1.276 ;   0.051 ; FF ; CELL   ; 172    ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_mlab/laboutt[11]                                                             ;
;   1.963 ;   0.687 ; FF ; IC     ; 1      ; FF_X70_Y17_N35    ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[61]|clrn ;
;   1.963 ;   0.000 ; FF ; CELL   ; 1      ; FF_X70_Y17_N35    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[61]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 1.569   ; 1.569    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   0.798 ;   0.513  ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   1.661 ;   0.863  ; RR ; IC     ; 1      ; FF_X70_Y17_N35    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[61]|clk ;
;   1.661 ;   0.000  ; RR ; CELL   ; 1      ; FF_X70_Y17_N35    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[61]     ;
;   1.569 ;   -0.092 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 1.569   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 1.626   ; 0.057    ;    ; uTh    ; 1      ; FF_X70_Y17_N35    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[61]     ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #9: Removal slack is 0.338 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 1.963                                                                                                                                                                                                                          ;
; Data Required Time              ; 1.625                                                                                                                                                                                                                          ;
; Slack                           ; 0.338                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.453 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.847 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.410       ; 37         ; 0.000 ; 0.410 ;
;    Cell                ;       ; 4     ; 0.706       ; 63         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.687       ; 81         ; 0.687 ; 0.687 ;
;    Cell                ;       ; 2     ; 0.051       ; 6          ; 0.000 ; 0.051 ;
;    uTco                ;       ; 1     ; 0.109       ; 13         ; 0.109 ; 0.109 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.863       ; 52         ; 0.000 ; 0.863 ;
;    Cell                ;       ; 4     ; 0.798       ; 48         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 1.116   ; 1.116   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   0.706 ;   0.421 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   1.116 ;   0.410 ; RR ; IC     ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   1.116 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 1.963   ; 0.847   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   1.225 ;   0.109 ; FF ; uTco   ; 1      ; FF_X71_Y5_N17     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   1.276 ;   0.051 ; FF ; CELL   ; 172    ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_mlab/laboutt[11]                                                             ;
;   1.963 ;   0.687 ; FF ; IC     ; 1      ; FF_X70_Y17_N29    ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50]|clrn ;
;   1.963 ;   0.000 ; FF ; CELL   ; 1      ; FF_X70_Y17_N29    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 1.569   ; 1.569    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   0.798 ;   0.513  ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   1.661 ;   0.863  ; RR ; IC     ; 1      ; FF_X70_Y17_N29    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50]|clk ;
;   1.661 ;   0.000  ; RR ; CELL   ; 1      ; FF_X70_Y17_N29    ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50]     ;
;   1.569 ;   -0.092 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 1.569   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 1.625   ; 0.056    ;    ; uTh    ; 1      ; FF_X70_Y17_N29    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[50]     ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



Path #10: Removal slack is 0.338 
===============================================================================
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Path Summary                                                                                                                                                                                                                                                     ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Property                        ; Value                                                                                                                                                                                                                          ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; From Node                       ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                            ;
; To Node                         ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[47] ;
; Launch Clock                    ; altera_reserved_tck                                                                                                                                                                                                            ;
; Latch Clock                     ; altera_reserved_tck                                                                                                                                                                                                            ;
; Data Arrival Time               ; 1.963                                                                                                                                                                                                                          ;
; Data Required Time              ; 1.625                                                                                                                                                                                                                          ;
; Slack                           ; 0.338                                                                                                                                                                                                                          ;
; Worst-Case Operating Conditions ; Fast 900mV 0C Model                                                                                                                                                                                                            ;
+---------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------+
; Statistics                                                                        ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Property               ; Value ; Count ; Total Delay ; % of Total ; Min   ; Max   ;
+------------------------+-------+-------+-------------+------------+-------+-------+
; Removal Relationship   ; 0.000 ;       ;             ;            ;       ;       ;
; Clock Skew             ; 0.453 ;       ;             ;            ;       ;       ;
; Data Delay             ; 0.847 ;       ;             ;            ;       ;       ;
; Number of Logic Levels ;       ; 0     ;             ;            ;       ;       ;
; Physical Delays        ;       ;       ;             ;            ;       ;       ;
;  Arrival Path          ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.410       ; 37         ; 0.000 ; 0.410 ;
;    Cell                ;       ; 4     ; 0.706       ; 63         ; 0.000 ; 0.421 ;
;   Data                 ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 1     ; 0.687       ; 81         ; 0.687 ; 0.687 ;
;    Cell                ;       ; 2     ; 0.051       ; 6          ; 0.000 ; 0.051 ;
;    uTco                ;       ; 1     ; 0.109       ; 13         ; 0.109 ; 0.109 ;
;  Required Path         ;       ;       ;             ;            ;       ;       ;
;   Clock                ;       ;       ;             ;            ;       ;       ;
;    IC                  ;       ; 4     ; 0.863       ; 52         ; 0.000 ; 0.863 ;
;    Cell                ;       ; 4     ; 0.798       ; 48         ; 0.000 ; 0.513 ;
+------------------------+-------+-------+-------------+------------+-------+-------+
Note: Negative delays are omitted from totals when calculating percentages

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Arrival Path                                                                                                                                                                                                                                                                                               ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr    ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                             ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000   ;    ;        ;        ;                   ;            ; launch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000   ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                       ;
; 1.116   ; 1.116   ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                          ;
;   0.000 ;   0.000 ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                      ;
;   0.000 ;   0.000 ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                 ;
;   0.000 ;   0.000 ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                         ;
;   0.285 ;   0.285 ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                         ;
;   0.285 ;   0.000 ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                           ;
;   0.285 ;   0.000 ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                 ;
;   0.285 ;   0.000 ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                  ;
;   0.706 ;   0.421 ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                              ;
;   1.116 ;   0.410 ; RR ; IC     ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|clk                                                                             ;
;   1.116 ;   0.000 ; RR ; CELL   ; 1      ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all                                                                                 ;
; 1.963   ; 0.847   ;    ;        ;        ;                   ;            ; data path                                                                                                                                                                                                                           ;
;   1.225 ;   0.109 ; FF ; uTco   ; 1      ; FF_X71_Y5_N17     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all|q                                                                               ;
;   1.276 ;   0.051 ; FF ; CELL   ; 172    ; FF_X71_Y5_N17     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|reset_all~la_mlab/laboutt[11]                                                             ;
;   1.963 ;   0.687 ; FF ; IC     ; 1      ; FF_X70_Y17_N7     ; Mixed      ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[47]|clrn ;
;   1.963 ;   0.000 ; FF ; CELL   ; 1      ; FF_X70_Y17_N7     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[47]      ;
+---------+---------+----+--------+--------+-------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+

+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Data Required Path                                                                                                                                                                                                                                                                                              ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Total   ; Incr     ; RF ; Type   ; Fanout ; Location          ; HS/LP      ; Element                                                                                                                                                                                                                            ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0.000   ; 0.000    ;    ;        ;        ;                   ;            ; latch edge time                                                                                                                                                                                                                    ;
; 0.000   ; 0.000    ;    ; borrow ;        ;                   ;            ; time borrowed                                                                                                                                                                                                                      ;
; 1.569   ; 1.569    ;    ;        ;        ;                   ;            ; clock path                                                                                                                                                                                                                         ;
;   0.000 ;   0.000  ;    ;        ;        ;                   ;            ; source latency                                                                                                                                                                                                                     ;
;   0.000 ;   0.000  ;    ;        ; 1      ; PIN_Y9            ;            ; altera_reserved_tck                                                                                                                                                                                                                ;
;   0.000 ;   0.000  ; RR ; IC     ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|i                                                                                                                                                                                                        ;
;   0.285 ;   0.285  ; RR ; CELL   ; 1      ; IOIBUF_X73_Y0_N56 ;            ; altera_reserved_tck~input|o                                                                                                                                                                                                        ;
;   0.285 ;   0.000  ; RR ; IC     ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck|input                                                                                                                                                          ;
;   0.285 ;   0.000  ; RR ; CELL   ; 1      ; Boundary Port     ;            ; auto_fab_0|auto_export_alt_sld_fab_0_alt_sld_fab_0_jtagpins_ext_tck                                                                                                                                                                ;
;   0.285 ;   0.000  ; RR ; IC     ; 3      ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tck                                                                                                                                                                 ;
;   0.798 ;   0.513  ; RR ; CELL   ; 858    ; JTAG_X74_Y0_N2    ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|jtagpins|atom_inst|atom|tckutap                                                                                                                                                             ;
;   1.661 ;   0.863  ; RR ; IC     ; 1      ; FF_X70_Y17_N7     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[47]|clk ;
;   1.661 ;   0.000  ; RR ; CELL   ; 1      ; FF_X70_Y17_N7     ; High Speed ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[47]     ;
;   1.569 ;   -0.092 ;    ;        ;        ;                   ;            ; clock pessimism removed                                                                                                                                                                                                            ;
; 1.569   ; 0.000    ;    ;        ;        ;                   ;            ; clock uncertainty                                                                                                                                                                                                                  ;
; 1.625   ; 0.056    ;    ; uTh    ; 1      ; FF_X70_Y17_N7     ;            ; auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0|sld_signaltap_inst|sld_signaltap_body|sld_signaltap_body|jtag_comm|stp_non_zero_depth_offload_gen.stp_offload_buff_mgr_inst|ram_data_shift_out|dffs[47]     ;
+---------+----------+----+--------+--------+-------------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+



+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.0 Build 169 03/24/2021 SC Pro Edition
    Info: Processing started: Thu May 27 18:08:36 2021
    Info: System process ID: 15384
Info: Command: quartus_sta test1280M -c test1280M --mode=finalize
Info: qsta_default_script.tcl version: #2
Info (16677): Loading final database.
Info (16734): Loading "final" snapshot for partition "root_partition".
Info (16734): Loading "final" snapshot for partition "auto_fab_0".
Info (16678): Successfully loaded final database: elapsed time is 00:00:04.
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 100 degrees C
Info (19539): Reading the HDL-embedded SDC files elapsed 00:00:00.
Info (332104): Reading SDC File: 'src/test1280M.sdc'
Warning (332174): Ignored filter at test1280M.sdc(40): ECLK0 could not be matched with a port File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 40
Warning (332049): Ignored create_clock at test1280M.sdc(40): Argument <targets> is an empty collection File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 40
    Info (332050): create_clock -name {ECLK0} -period 25.000 -waveform { 0.000 12.500 } [get_ports {ECLK0}] File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 40
Warning (332174): Ignored filter at test1280M.sdc(66): genclk_u0|iopll_0|outclk1 could not be matched with a clock File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 66
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(66): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 66
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk0}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.060   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 66
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(67): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 67
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk0}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.060   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 67
Warning (332174): Ignored filter at test1280M.sdc(68): genclk_u0|iopll_0|outclk2 could not be matched with a clock File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 68
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(68): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 68
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk0}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.130   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 68
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(69): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 69
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk0}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.130   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 69
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(74): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 74
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk0}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.060   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 74
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(75): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 75
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk0}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.060   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 75
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(76): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 76
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk0}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.130   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 76
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(77): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 77
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk0}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.130   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 77
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(80): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 80
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.060   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 80
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(81): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 81
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.060   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 81
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(82): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 82
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.090   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 82
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(82): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 82
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(83): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 83
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.090   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 83
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(83): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 83
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(84): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 84
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.160   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 84
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(84): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 84
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(85): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 85
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.160   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 85
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(85): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 85
Warning (332174): Ignored filter at test1280M.sdc(86): hardware_i2c_top_inst|i2c_slave_top_inst|count[2] could not be matched with a clock File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 86
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(86): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 86
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 86
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(86): Argument -rise_to with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 86
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(87): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 87
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 87
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(87): Argument -fall_to with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 87
Warning (332174): Ignored filter at test1280M.sdc(88): hardware_i2c_top_inst|I2C_Master_inst|clock could not be matched with a clock File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 88
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(88): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 88
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 88
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(88): Argument -rise_to with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 88
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(89): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 89
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 89
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(89): Argument -fall_to with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 89
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(90): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 90
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.060   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 90
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(91): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 91
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.060   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 91
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(92): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 92
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.090   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 92
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(92): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 92
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(93): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 93
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.090   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 93
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(93): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 93
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(94): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 94
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.160   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 94
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(94): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 94
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(95): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 95
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.160   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 95
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(95): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 95
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(96): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 96
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 96
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(96): Argument -rise_to with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 96
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(97): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 97
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 97
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(97): Argument -fall_to with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 97
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(98): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 98
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -rise_to [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 98
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(98): Argument -rise_to with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 98
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(99): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 99
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk1}] -fall_to [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 99
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(99): Argument -fall_to with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 99
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(100): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 100
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk2}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.130   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 100
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(101): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 101
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk2}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.130   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 101
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(102): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 102
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk2}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.160   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 102
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(102): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 102
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(103): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 103
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk2}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.160   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 103
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(103): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 103
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(104): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 104
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk2}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.220   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 104
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(104): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 104
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(105): Argument -rise_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 105
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {genclk_u0|iopll_0|outclk2}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.220   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 105
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(105): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 105
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(106): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 106
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk2}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.130   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 106
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(107): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 107
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk2}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk0}]  0.130   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 107
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(108): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 108
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk2}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.160   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 108
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(108): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 108
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(109): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 109
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk2}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.160   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 109
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(109): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 109
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(110): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 110
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk2}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.220   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 110
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(110): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 110
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(111): Argument -fall_from with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 111
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {genclk_u0|iopll_0|outclk2}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk2}]  0.220   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 111
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(111): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk2}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 111
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(112): Argument -rise_from with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 112
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 112
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(112): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 112
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(113): Argument -rise_from with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 113
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 113
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(113): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 113
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(114): Argument -fall_from with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 114
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 114
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(114): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 114
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(115): Argument -fall_from with value [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 115
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {hardware_i2c_top_inst|i2c_slave_top_inst|count[2]}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 115
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(115): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 115
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(116): Argument -rise_from with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 116
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 116
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(116): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 116
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(117): Argument -rise_from with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 117
    Info (332050): set_clock_uncertainty -rise_from [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 117
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(117): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 117
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(118): Argument -fall_from with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 118
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] -rise_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 118
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(118): Argument -rise_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 118
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(119): Argument -fall_from with value [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 119
    Info (332050): set_clock_uncertainty -fall_from [get_clocks {hardware_i2c_top_inst|I2C_Master_inst|clock}] -fall_to [get_clocks {genclk_u0|iopll_0|outclk1}]  0.200   File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 119
Warning (332049): Ignored set_clock_uncertainty at test1280M.sdc(119): Argument -fall_to with value [get_clocks {genclk_u0|iopll_0|outclk1}] contains zero elements File: C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/src/test1280M.sdc Line: 119
Info (18794): Reading SDC File: 'C:/Users/L/Desktop/Reasearch_Lab/Dr_Ye_pt_2/datao_lily_PAM4/testcyclone10GX1280M/qdb/.t/60b024e46e95.tmp/.temp/sld_fabrics/ipgen/alt_sld_fab_0/alt_sld_fab_0/altera_signaltap_agent_1920/synth/intel_signal_tap.sdc' for instance: 'auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0'
Info: Constraints on the CDC paths between acquisition clock and communication clock are created in the Signal Tap instance, auto_fab_0|alt_sld_fab_0|alt_sld_fab_0|auto_signaltap_auto_signaltap_0
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: genclk_u0|iopll_0|outclk0 was not created.
    Warning (332034): Specified master clock: ECLK0 not found on or feeding the specified source node: genclk_u0|iopll_0|altera_iopll_i|c10gx_pll|iopll_inst|refclk[0]
Warning (332060): Node: FMCAclk40 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register source_gen_inst0|source_out[0] is being clocked by FMCAclk40
Info (332104): Reading SDC File: 'c:/intelfpga_pro/21.1/ip/altera/sld/jtag/altera_jtag_wys_atom/default_jtag.sdc'
Info (19449): Reading SDC files elapsed 00:00:00.
Warning (332087): The master clock for this clock assignment could not be derived.  Clock: genclk_u0|iopll_0|outclk0 was not created.
    Warning (332034): Specified master clock: ECLK0 not found on or feeding the specified source node: genclk_u0|iopll_0|altera_iopll_i|c10gx_pll|iopll_inst|refclk[0]
Warning (332060): Node: FMCAclk40 was determined to be a clock but was found without an associated clock assignment.
    Info (13166): Register source_gen_inst0|source_out[0] is being clocked by FMCAclk40
Info (332152): Existing clock uncertainty assignments were detected. They will take precedence over the derive_clock_uncertainty command
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info (332146): Worst-case setup slack is 2.100
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     2.100               0.000         0 altera_reserved_tck Slow 900mV 100C Model 
Info (332146): Worst-case hold slack is 0.014
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.014               0.000         0 altera_reserved_tck   Fast 900mV 0C Model 
Info (332146): Worst-case recovery slack is 7.233
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     7.233               0.000         0 altera_reserved_tck Slow 900mV 100C Model 
Info (332146): Worst-case removal slack is 0.307
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     0.307               0.000         0 altera_reserved_tck   Fast 900mV 0C Model 
Info (332146): Worst-case minimum pulse width slack is 4.457
    Info (332119):     Slack       End Point TNS Failing End Points      Clock Worst-Case Operating Conditions 
    Info (332119): ========= =================== ========= ========== ===================== 
    Info (332119):     4.457               0.000         0 altera_reserved_tck Fast 900mV 100C Model 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 92 warnings
    Info: Peak virtual memory: 1026 megabytes
    Info: Processing ended: Thu May 27 18:08:45 2021
    Info: Elapsed time: 00:00:09
    Info: System process ID: 15384


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 1     ; 1    ;
; Unconstrained Clocks            ; 1     ; 1    ;
; Unconstrained Input Ports       ; 6     ; 6    ;
; Unconstrained Input Port Paths  ; 97    ; 97   ;
; Unconstrained Output Ports      ; 35    ; 35   ;
; Unconstrained Output Port Paths ; 38    ; 38   ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                    ;
+-----------------------------------------------------------------+---------------------------+-----------+---------------+
; Target                                                          ; Clock                     ; Type      ; Status        ;
+-----------------------------------------------------------------+---------------------------+-----------+---------------+
; genclk_u0|iopll_0|altera_iopll_i|c10gx_pll|iopll_inst|outclk[0] ; genclk_u0|iopll_0|outclk0 ; Generated ; Illegal       ;
; FMCAclk40                                                       ;                           ; Base      ; Unconstrained ;
; altera_reserved_tck                                             ; altera_reserved_tck       ; Base      ; Constrained   ;
+-----------------------------------------------------------------+---------------------------+-----------+---------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                  ;
+-------------------------------------+--------------------------------------------------------------------------------------+
; Input Port                          ; Comment                                                                              ;
+-------------------------------------+--------------------------------------------------------------------------------------+
; FMCAclk40                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; auto_stp_external_storage_qualifier ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pb[0]                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pb[1]                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[0](n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[1](n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[2](n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[3](n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[4](n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[5](n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[6](n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[7](n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[8](n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[9](n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[10](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[11](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[12](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[13](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[14](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[15](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                  ;
+-------------------------------------+--------------------------------------------------------------------------------------+
; Input Port                          ; Comment                                                                              ;
+-------------------------------------+--------------------------------------------------------------------------------------+
; FMCAclk40                           ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tdi                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; altera_reserved_tms                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; auto_stp_external_storage_qualifier ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pb[0]                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; pb[1]                               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                  ;
+---------------------+---------------------------------------------------------------------------------------+
; Output Port         ; Comment                                                                               ;
+---------------------+---------------------------------------------------------------------------------------+
; altera_reserved_tdo ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; led[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[0]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[0](n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[1]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[1](n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[2]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[2](n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[3]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[3](n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[4]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[4](n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[5]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[5](n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[6]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[6](n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[7]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[7](n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[8]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[8](n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[9]       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[9](n)    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[10]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[10](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[11]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[11](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[12]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[12](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[13]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[13](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[14]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[14](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[15]      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; source_out[15](n)   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------+---------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                             ;
+----------------------+-------+-------+----------+---------+---------------------+
; Clock                ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+----------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack     ; 2.100 ; 0.014 ; 7.233    ; 0.307   ; 4.457               ;
;  altera_reserved_tck ; 2.100 ; 0.014 ; 7.233    ; 0.307   ; 4.457               ;
; Design-wide TNS      ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  altera_reserved_tck ; 0.000 ; 0.000 ; 0.000    ; 0.000   ; 0.000               ;
+----------------------+-------+-------+----------+---------+---------------------+


