
          Lattice Mapping Report File for Design Module 'ejercicio'


Design Information
------------------

Command line:   map -a MachXO2 -p LCMXO2-7000HE -t TQFP144 -s 5 -oc Commercial
     EjercicioRec1_impl1.ngd -o EjercicioRec1_impl1_map.ncd -pr
     EjercicioRec1_impl1.prf -mp EjercicioRec1_impl1.mrp -lpf C:/Users/asdf1/Doc
     uments/DigitalDesign/EjercicioRecuperacion/impl1/EjercicioRec1_impl1_synpli
     fy.lpf -lpf C:/Users/asdf1/Documents/DigitalDesign/EjercicioRecuperacion/Ej
     ercicioRec1.lpf -c 0 -gui -msgset
     C:/Users/asdf1/Documents/DigitalDesign/EjercicioRecuperacion/promote.xml 
Target Vendor:  LATTICE
Target Device:  LCMXO2-7000HETQFP144
Target Performance:   5
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.10.0.111.2
Mapped on:  09/26/18  14:14:37

Design Summary
--------------

   Number of registers:     42 out of  7209 (1%)
      PFU registers:           34 out of  6864 (0%)
      PIO registers:            8 out of   345 (2%)
   Number of SLICEs:        19 out of  3432 (1%)
      SLICEs as Logic/ROM:     19 out of  3432 (1%)
      SLICEs as RAM:            0 out of  2574 (0%)
      SLICEs as Carry:         13 out of  3432 (0%)
   Number of LUT4s:         36 out of  6864 (1%)
      Number used as logic LUTs:         10
      Number used as distributed RAM:     0
      Number used as ripple logic:       26
      Number used as shift registers:     0
   Number of PIO sites used: 11 + 4(JTAG) out of 115 (13%)
   Number of block RAMs:  0 out of 26 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  Yes
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net clk_0_0: 27 loads, 27 rising, 0 falling (Driver: OSCInst0 )

                                    Page 1




Design:  ejercicio                                     Date:  09/26/18  14:14:37

Design Summary (cont)
---------------------
   Number of Clock Enables:  2
     Net clk_low_RNI9PTU: 8 loads, 4 LSLICEs
     Net rst_pad_RNIM9O11: 4 loads, 0 LSLICEs
   Number of local set/reset loads for net rst_c merged into GSR:  12
   Number of LSRs:  1
     Net P_blink_LED.un2_count_i: 7 loads, 7 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net clk_low_RNI9PTU: 9 loads
     Net P_blink_LED.un2_count_i: 7 loads
     Net count[23]: 4 loads
     Net count[24]: 4 loads
     Net rst_pad_RNIM9O11: 4 loads
     Net blink_LED_c: 3 loads
     Net P_blink_LED.un2_countlt23: 3 loads
     Net count[0]: 2 loads
     Net count[14]: 2 loads
     Net count[15]: 2 loads




   Number of warnings:  1
   Number of errors:    0
     

Design Errors/Warnings
----------------------

WARNING - map: Using local reset signal 'rst_c' to infer global GSR net.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |
+---------------------+-----------+-----------+------------+
| clk_0               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| q[0]                | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| d[3]                | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| d[2]                | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| d[1]                | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| d[0]                | OUTPUT    | LVCMOS25  | OUT        |
+---------------------+-----------+-----------+------------+
| blink_LED           | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| rst                 | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| q[3]                | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+

                                    Page 2




Design:  ejercicio                                     Date:  09/26/18  14:14:37

IO (PIO) Attributes (cont)
--------------------------
| q[2]                | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+
| q[1]                | INPUT     | LVCMOS25  | IN         |
+---------------------+-----------+-----------+------------+

Removed logic
-------------

Signal rst_c_i was merged into signal rst_c
Signal GND undriven or does not drive anything - clipped.
Signal un5_count_cry_23_0_COUT undriven or does not drive anything - clipped.
Signal un5_count_cry_0_0_S1 undriven or does not drive anything - clipped.
Signal un5_count_cry_0_0_S0 undriven or does not drive anything - clipped.
Signal N_1 undriven or does not drive anything - clipped.
Signal OSCInst0_SEDSTDBY undriven or does not drive anything - clipped.
Block rst_pad_RNIDGQ2 was optimized away.
Block GND was optimized away.

Memory Usage
------------


     

OSC Summary
-----------

OSC 1:                                     Pin/Node Value
  OSC Instance Name:                                OSCInst0
  OSC Type:                                         OSCH
  STDBY Input:                                      NONE
  OSC Output:                              PIN,NODE clk_0_0
  OSC Nominal Frequency (MHz):                      26.60

ASIC Components
---------------

Instance Name: OSCInst0
         Type: OSCH

GSR Usage
---------

GSR Component:
   The local reset signal 'rst_c' of the design has been inferred as Global Set
        Reset (GSR). The reset signal used for GSR control is 'rst_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global
        set reset while the components with GSR property set to DISABLED will
        not.
        




                                    Page 3




Design:  ejercicio                                     Date:  09/26/18  14:14:37

Run Time and Memory Usage
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 57 MB
        




















































                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2017 Lattice Semiconductor Corporation,  All rights
     reserved.
