{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1669857781204 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition " "Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1669857781205 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 30 22:23:00 2022 " "Processing started: Wed Nov 30 22:23:00 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1669857781205 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1669857781205 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off maca -c maca --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off maca -c maca --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1669857781205 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1669857782088 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1669857782088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lfsr.v 1 1 " "Found 1 design units, including 1 entities, in source file lfsr.v" { { "Info" "ISGN_ENTITY_NAME" "1 LFSR " "Found entity 1: LFSR" {  } { { "LFSR.v" "" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/LFSR.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669857798694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669857798694 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "NumeroAleatorio.v(24) " "Verilog HDL information at NumeroAleatorio.v(24): always construct contains both blocking and non-blocking assignments" {  } { { "NumeroAleatorio.v" "" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/NumeroAleatorio.v" 24 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1669857798697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "numeroaleatorio.v 1 1 " "Found 1 design units, including 1 entities, in source file numeroaleatorio.v" { { "Info" "ISGN_ENTITY_NAME" "1 NumeroAleatorio " "Found entity 1: NumeroAleatorio" {  } { { "NumeroAleatorio.v" "" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/NumeroAleatorio.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669857798697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669857798697 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.v(84) " "Verilog HDL information at main.v(84): always construct contains both blocking and non-blocking assignments" {  } { { "main.v" "" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/main.v" 84 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1669857798700 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "main.v(129) " "Verilog HDL information at main.v(129): always construct contains both blocking and non-blocking assignments" {  } { { "main.v" "" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/main.v" 129 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1669857798700 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669857798701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669857798701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputsbotao.v 1 1 " "Found 1 design units, including 1 entities, in source file inputsbotao.v" { { "Info" "ISGN_ENTITY_NAME" "1 InputsBotao " "Found entity 1: InputsBotao" {  } { { "InputsBotao.v" "" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/InputsBotao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669857798703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669857798703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jogando.v 1 1 " "Found 1 design units, including 1 entities, in source file jogando.v" { { "Info" "ISGN_ENTITY_NAME" "1 jogando " "Found entity 1: jogando" {  } { { "jogando.v" "" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/jogando.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1669857798708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1669857798708 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "jogando " "Elaborating entity \"jogando\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1669857798761 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "game_over jogando.v(8) " "Verilog HDL Port Connection error at jogando.v(8): output or inout port \"game_over\" must be connected to a structural net expression" {  } { { "jogando.v" "" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/jogando.v" 8 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Design Software" 0 -1 1669857798765 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "win jogando.v(8) " "Verilog HDL Port Connection error at jogando.v(8): output or inout port \"win\" must be connected to a structural net expression" {  } { { "jogando.v" "" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/jogando.v" 8 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Design Software" 0 -1 1669857798765 ""}
{ "Error" "EVRFX_VERI_NOT_A_STRUCTURAL_NET_EXPRESSION" "tamanho jogando.v(8) " "Verilog HDL Port Connection error at jogando.v(8): output or inout port \"tamanho\" must be connected to a structural net expression" {  } { { "jogando.v" "" { Text "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/jogando.v" 8 0 0 } }  } 0 10663 "Verilog HDL Port Connection error at %2!s!: output or inout port \"%1!s!\" must be connected to a structural net expression" 0 0 "Design Software" 0 -1 1669857798765 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Design Software" 0 -1 1669857798765 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/output_files/maca.map.smsg " "Generated suppressed messages file C:/Users/joaop/OneDrive/Documentos/QUARTUS/PCS3115 - projeto/output_files/maca.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1669857798803 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 4 s 1  Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 4 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4777 " "Peak virtual memory: 4777 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1669857798830 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 30 22:23:18 2022 " "Processing ended: Wed Nov 30 22:23:18 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1669857798830 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1669857798830 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:37 " "Total CPU time (on all processors): 00:00:37" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1669857798830 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1669857798830 ""}
