Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "D:/CSE401/Lab4/MIPS/PIPELINE_tb_isim_beh.exe" -prj "D:/CSE401/Lab4/MIPS/PIPELINE_tb_beh.prj" "work.PIPELINE_tb" "work.glbl" 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Analyzing Verilog file "D:/CSE401/Lab4/MIPS/S_EXTEND.v" into library work
Analyzing Verilog file "D:/CSE401/Lab4/MIPS/REG.v" into library work
Analyzing Verilog file "D:/CSE401/Lab4/MIPS/PC.v" into library work
Analyzing Verilog file "D:/CSE401/Lab4/MIPS/MUX.v" into library work
Analyzing Verilog file "D:/CSE401/Lab4/MIPS/MEM_WB.v" into library work
Analyzing Verilog file "D:/CSE401/Lab4/MIPS/INSTR_MEM.v" into library work
Analyzing Verilog file "D:/CSE401/Lab4/MIPS/INCR.v" into library work
Analyzing Verilog file "D:/CSE401/Lab4/MIPS/IF_ID.v" into library work
Analyzing Verilog file "D:/CSE401/Lab4/MIPS/ID_EX.v" into library work
Analyzing Verilog file "D:/CSE401/Lab4/MIPS/EX_MEM.v" into library work
Analyzing Verilog file "D:/CSE401/Lab4/MIPS/D_MEM.v" into library work
Analyzing Verilog file "D:/CSE401/Lab4/MIPS/CONTROL.v" into library work
Analyzing Verilog file "D:/CSE401/Lab4/MIPS/BOTTOM_MUX.v" into library work
Analyzing Verilog file "D:/CSE401/Lab4/MIPS/AND_Gate.v" into library work
Analyzing Verilog file "D:/CSE401/Lab4/MIPS/ALU_MUX.v" into library work
Analyzing Verilog file "D:/CSE401/Lab4/MIPS/ALU_CONTROL.v" into library work
Analyzing Verilog file "D:/CSE401/Lab4/MIPS/ALU.v" into library work
Analyzing Verilog file "D:/CSE401/Lab4/MIPS/ADDER.v" into library work
Analyzing Verilog file "D:/CSE401/Lab4/MIPS/WB.v" into library work
Analyzing Verilog file "D:/CSE401/Lab4/MIPS/MEM.v" into library work
Analyzing Verilog file "D:/CSE401/Lab4/MIPS/I_FETCH.v" into library work
Analyzing Verilog file "D:/CSE401/Lab4/MIPS/I_EXECUTE.v" into library work
Analyzing Verilog file "D:/CSE401/Lab4/MIPS/I_DECODE.v" into library work
Analyzing Verilog file "D:/CSE401/Lab4/MIPS/PIPELINE.v" into library work
Analyzing Verilog file "D:/CSE401/Lab4/MIPS/PIPELINE_tb.v" into library work
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module MUX
Compiling module PC
Compiling module INSTR_MEM
Compiling module INCR
Compiling module IF_ID
Compiling module I_FETCH
Compiling module CONTROL
Compiling module REG
Compiling module S_EXTEND
Compiling module ID_EX
Compiling module I_DECODE
Compiling module ADDER
Compiling module ALU_MUX
Compiling module ALU
Compiling module ALU_CONTROL
Compiling module BOTTOM_MUX
Compiling module EX_MEM
Compiling module I_EXECUTE
Compiling module D_MEM
Compiling module MEM_WB
Compiling module AND_Gate
Compiling module MEM
Compiling module WB
Compiling module PIPELINE
Compiling module PIPELINE_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 26 Verilog Units
Built simulation executable D:/CSE401/Lab4/MIPS/PIPELINE_tb_isim_beh.exe
Fuse Memory Usage: 26568 KB
Fuse CPU Usage: 734 ms
