Archive member included to satisfy reference by file (symbol)

.\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
                              .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o (CyDmacConfigure)
.\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                              .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o (CyHalt)
.\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
                              .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o) (CyPmReadStatus)
.\CortexM3\ARM_GCC_541\Debug\Design01.a(Control_Reg_1.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (Control_Reg_1_Write)
.\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (USBUART_1_Start)
.\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (USBUART_1_CDC_Init)
.\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
                              .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o) (USBUART_1_lastPacketSize)
.\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_episr.o)
                              .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o) (USBUART_1_EP_1_ISR)
.\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_pm.o)
                              .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o) (USBUART_1_DP_ISR)
.\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_std.o)
                              .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_pm.o) (USBUART_1_ConfigReg)
.\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_vnd.o)
                              .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o) (USBUART_1_HandleVendorRqst)
.\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_Dp.o)
                              .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o) (USBUART_1_Dp_ClearInterrupt)
.\CortexM3\ARM_GCC_541\Debug\Design01.a(USB_isr.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (USB_isr_SetVector)
.\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep3_dma.o)
                              .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o) (USBUART_1_ep3_DmaInitialize)
.\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep2_dma.o)
                              .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o) (USBUART_1_ep2_DmaInitialize)
.\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep1_dma.o)
                              .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o) (USBUART_1_ep1_DmaInitialize)
.\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_5.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (ShiftReg_5_Init)
.\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_6.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (ShiftReg_6_Init)
.\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_7.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (ShiftReg_7_Init)
.\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_8.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (ShiftReg_8_Init)
.\CortexM3\ARM_GCC_541\Debug\Design01.a(Count7_1.o)
                              .\CortexM3\ARM_GCC_541\Debug\main.o (Count7_1_Init)
.\CortexM3\ARM_GCC_541\Debug\Design01.a(CyBootAsmGnu.o)
                              .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o (CyDelayCycles)
.\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
                              .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o) (CyFlash_SetWaitCycles)
.\CortexM3\ARM_GCC_541\Debug\Design01.a(CySpc.o)
                              .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o) (CySpcStart)
.\CortexM3\ARM_GCC_541\Debug\Design01.a(cyutils.o)
                              .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_5.o) (CySetReg24)
.\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cls.o)
                              .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o) (USBUART_1_DispatchClassRqst)
.\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_descr.o)
                              .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_std.o) (USBUART_1_idSerialNumberStringDescriptor)
c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
                              .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o (__errno)
c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
                              c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o (exit)
c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
                              c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o) (_global_impure_ptr)
c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
                              c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o (__libc_init_array)
c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memcpy-stub.o)
                              .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o (memcpy)
c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
                              c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o (memset)

Allocating common symbols
Common symbol       size              file

USBUART_1_interfaceSettingLast
                    0x2               .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
USBUART_1_DmaChan   0x9               .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
BIX_Y               0x20              .\CortexM3\ARM_GCC_541\Debug\DSP.o
USBUART_1_cdcDataInEp
                    0x2               .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
USBUART_1_ep0Mode   0x1               .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
USBUART_1_lastPacketSize
                    0x1               .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
BIX_X               0x20              .\CortexM3\ARM_GCC_541\Debug\DSP.o
USBUART_1_DmaTd     0x9               .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
USBUART_1_configurationChanged
                    0x1               .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
USBUART_1_configuration
                    0x1               .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
USBUART_1_interfaceNumber
                    0x1               .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
USBUART_1_deviceStatus
                    0x1               .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
buffer_out1         0x500             .\CortexM3\ARM_GCC_541\Debug\main.o
NeWk                0x10              .\CortexM3\ARM_GCC_541\Debug\DSP.o
USBUART_1_cdcDataOutEp
                    0x2               .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
USBUART_1_cdcCommInInterruptEp
                    0x2               .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
USBUART_1_ep0Toggle
                    0x1               .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
USBUART_1_serialStateBitmap
                    0x4               .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
buffer              0x80              .\CortexM3\ARM_GCC_541\Debug\main.o
USBUART_1_linesChanged
                    0x2               .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
Nk                  0x10              .\CortexM3\ARM_GCC_541\Debug\DSP.o
USBUART_1_interfaceClass
                    0x4               .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
USBUART_1_linesControlBitmap
                    0x4               .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
USBUART_1_interfaceSetting
                    0x2               .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
USBUART_1_currentTD
                    0xc               .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
USBUART_1_ep0Count  0x1               .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
count               0x1               .\CortexM3\ARM_GCC_541\Debug\main.o
SZ                  0x3e8             .\CortexM3\ARM_GCC_541\Debug\main.o
USBUART_1_EP        0x6c              .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
USBUART_1_transferByteCount
                    0x2               .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
USBUART_1_transferState
                    0x1               .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
USBUART_1_device    0x1               .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
dieTemperature      0x2               .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
USBUART_1_interfaceStatus
                    0x2               .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
USBUART_1_deviceAddress
                    0x1               .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
buffer_out          0x80              .\CortexM3\ARM_GCC_541\Debug\main.o
USBUART_1_idSerialNumberStringDescriptor
                    0x22              .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_descr.o)

Discarded input sections

 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
 .data          0x00000000        0x4 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .text          0x00000000       0x74 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .ARM.extab     0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .ARM.exidx     0x00000000        0x8 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\main.o
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\main.o
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\main.o
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DSP.o
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\DSP.o
 .bss           0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\DSP.o
 .text.Sk       0x00000000       0x30 .\CortexM3\ARM_GCC_541\Debug\DSP.o
 .text.XCos     0x00000000       0x4c .\CortexM3\ARM_GCC_541\Debug\DSP.o
 .text.YSin     0x00000000       0x4c .\CortexM3\ARM_GCC_541\Debug\DSP.o
 .text.BIX_Fiter
                0x00000000       0x6c .\CortexM3\ARM_GCC_541\Debug\DSP.o
 .text.filter   0x00000000       0x48 .\CortexM3\ARM_GCC_541\Debug\DSP.o
 COMMON         0x00000000       0x60 .\CortexM3\ARM_GCC_541\Debug\DSP.o
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.SetAnalogRoutingPumps
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .data          0x00000000        0x4 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .text._exit    0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .text._sbrk    0x00000000       0x30 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
 .text.CyDmacError
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
 .text.CyDmacClearError
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
 .text.CyDmacErrorAddress
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
 .text.CyDmaChAlloc
                0x00000000       0x38 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
 .text.CyDmaChFree
                0x00000000       0x2c .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
 .text.CyDmaClearPendingDrq
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
 .text.CyDmaChSetRequest
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
 .text.CyDmaChGetRequest
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
 .text.CyDmaChStatus
                0x00000000       0x30 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
 .text.CyDmaTdFree
                0x00000000       0x34 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
 .text.CyDmaTdFreeCount
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
 .text.CyDmaTdGetConfiguration
                0x00000000       0x4c .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
 .text.CyDmaTdGetAddress
                0x00000000       0x34 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
 .text.CyDmaChRoundRobin
                0x00000000       0x30 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .bss           0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyUSB_PowerOnCheck
                0x00000000       0x48 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyBusClk_Internal_SetDivider
                0x00000000       0x48 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyPLL_OUT_Stop
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyIMO_Stop
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyIMO_EnableDoubler
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyIMO_DisableDoubler
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyMasterClk_SetSource
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyMasterClk_SetDivider
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyBusClk_SetDivider
                0x00000000       0x70 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyUsbClk_SetSource
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyILO_Start1K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyILO_Stop1K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyILO_Start100K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyILO_Stop100K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyPLL_OUT_Start
                0x00000000       0x78 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyIMO_Start
                0x00000000       0x60 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyILO_Enable33K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyILO_Disable33K
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyILO_SetSource
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyILO_SetPowerMode
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyXTAL_32KHZ_Stop
                0x00000000       0x30 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyXTAL_32KHZ_ReadStatus
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyXTAL_Start
                0x00000000       0xac .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyXTAL_Stop
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyXTAL_EnableErrStatus
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyXTAL_DisableErrStatus
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyXTAL_ReadStatus
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyXTAL_EnableFaultRecovery
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyXTAL_DisableFaultRecovery
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyXTAL_SetStartup
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyXTAL_SetFbVoltage
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyXTAL_SetWdVoltage
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyPLL_OUT_SetPQ
                0x00000000       0x60 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyPLL_OUT_SetSource
                0x00000000       0x34 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyIMO_SetTrimValue
                0x00000000       0xcc .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyIMO_SetFreq
                0x00000000       0xf4 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyIMO_SetSource
                0x00000000       0x58 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySoftwareReset
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyDelay  0x00000000       0x2c .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyXTAL_32KHZ_SetPowerMode
                0x00000000       0x84 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyXTAL_32KHZ_Start
                0x00000000       0x74 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyDelayFreq
                0x00000000       0x4c .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyWdtStart
                0x00000000       0x40 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyWdtClear
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyVdStickyStatus
                0x00000000       0x2c .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyVdLvDigitEnable
                0x00000000       0x84 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyVdLvAnalogEnable
                0x00000000       0x80 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyVdLvDigitDisable
                0x00000000       0x30 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyVdLvAnalogDisable
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyVdHvAnalogEnable
                0x00000000       0x54 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyVdHvAnalogDisable
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyVdRealTimeStatus
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyDisableInts
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyEnableInts
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyFlushCache
                0x00000000       0x44 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyIntSetSysVector
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyIntGetSysVector
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyIntGetVector
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyIntGetPriority
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CyIntGetState
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickStop
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickEnableInterrupt
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickEnable
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickDisableInterrupt
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickSetReload
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickGetReload
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickGetValue
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickSetClockSource
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickGetClockSource
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickGetCountFlag
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickServiceCallbacks
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickClear
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickInit
                0x00000000       0x58 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickStart
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickSetCallback
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text.CySysTickGetCallback
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .bss           0x00000000       0x43 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .text.CyPmHibSlpSaveSet
                0x00000000      0x1dc .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .text.CyPmHibSlpRestore
                0x00000000       0xd8 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .text.CyPmHviLviSaveDisable
                0x00000000       0xa0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .text.CyPmHibSaveSet
                0x00000000       0x98 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .text.CyPmHviLviRestore
                0x00000000       0x48 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .text.CyPmHibRestore
                0x00000000       0x60 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .text.CyPmSaveClocks
                0x00000000      0x218 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .text.CyPmRestoreClocks
                0x00000000      0x24c .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .text.CyPmAltAct
                0x00000000       0x6c .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .text.CyPmSleep
                0x00000000       0xf4 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .text.CyPmHibernateEx
                0x00000000       0xf4 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .text.CyPmHibernate
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .text.CyPmReadStatus
                0x00000000       0x30 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .text.CyPmCtwSetInterval
                0x00000000       0x5c .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .text.CyPmOppsSet
                0x00000000       0x2c .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .text.CyPmFtwSetInterval
                0x00000000       0x5c .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .rodata        0x00000000        0xf .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(Control_Reg_1.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(Control_Reg_1.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(Control_Reg_1.o)
 .text.Control_Reg_1_Read
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\Design01.a(Control_Reg_1.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
 .text.USBUART_1_CheckActivity
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
 .text.USBUART_1_IsConfigurationChanged
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
 .text.USBUART_1_GetInterfaceSetting
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
 .text.USBUART_1_Stop_DMA
                0x00000000       0x40 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
 .text.USBUART_1_Stop
                0x00000000       0xbc .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
 .text.USBUART_1_DisableOutEP
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
 .text.USBUART_1_Force
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
 .text.USBUART_1_GetEPAckState
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
 .text.USBUART_1_SetPowerStatus
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
 .text.USBUART_1_RWUEnabled
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
 .text.USBUART_1_GetDeviceAddress
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
 .text.USBUART_1_EnableSofInt
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
 .text.USBUART_1_DisableSofInt
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 .text.USBUART_1_StrLen
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 .text.USBUART_1_PutString
                0x00000000       0xa0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 .text.USBUART_1_PutChar
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 .text.USBUART_1_PutCRLF
                0x00000000       0x30 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 .text.USBUART_1_GetCount
                0x00000000       0x34 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 .text.USBUART_1_GetData
                0x00000000       0x34 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 .text.USBUART_1_GetChar
                0x00000000       0x3c .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 .text.USBUART_1_IsLineChanged
                0x00000000       0x38 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 .text.USBUART_1_GetDTERate
                0x00000000       0x30 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 .text.USBUART_1_GetCharFormat
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 .text.USBUART_1_GetParityType
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 .text.USBUART_1_GetDataBits
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 .text.USBUART_1_GetLineControl
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 .text.USBUART_1_SendSerialState
                0x00000000       0x64 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 .text.USBUART_1_GetSerialState
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 .text.USBUART_1_NotificationIsReady
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 .text.USBUART_1_SetComPort
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 .text.USBUART_1_GetComPort
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 .rodata        0x00000000        0x2 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_episr.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_episr.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_episr.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_pm.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_pm.o)
 .bss           0x00000000        0x2 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_pm.o)
 .text.USBUART_1_SaveConfig
                0x00000000        0x4 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_pm.o)
 .text.USBUART_1_RestoreConfig
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_pm.o)
 .text.USBUART_1_Suspend
                0x00000000       0xcc .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_pm.o)
 .text.USBUART_1_Resume
                0x00000000       0xc8 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_pm.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_std.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_std.o)
 .text.USBUART_1_EpStateInit
                0x00000000       0x44 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_std.o)
 .text.USBUART_1_TerminateEP
                0x00000000       0x4c .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_std.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_vnd.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_vnd.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_vnd.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_Dp.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_Dp.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_Dp.o)
 .text.USBUART_1_Dp_Write
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_Dp.o)
 .text.USBUART_1_Dp_SetDriveMode
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_Dp.o)
 .text.USBUART_1_Dp_Read
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_Dp.o)
 .text.USBUART_1_Dp_ReadDataReg
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_Dp.o)
 .text.USBUART_1_Dp_SetInterruptMode
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_Dp.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USB_isr.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USB_isr.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USB_isr.o)
 .text.USB_isr_GetVector
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USB_isr.o)
 .text.USB_isr_GetPriority
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\Design01.a(USB_isr.o)
 .text.USB_isr_GetState
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USB_isr.o)
 .text.USB_isr_StartEx
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(USB_isr.o)
 .text.USB_isr_Stop
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USB_isr.o)
 .text.USB_isr_SetPending
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USB_isr.o)
 .text.USB_isr_ClearPending
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USB_isr.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep3_dma.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep3_dma.o)
 .text.USBUART_1_ep3_DmaRelease
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep3_dma.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep2_dma.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep2_dma.o)
 .text.USBUART_1_ep2_DmaRelease
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep2_dma.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep1_dma.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep1_dma.o)
 .text.USBUART_1_ep1_DmaRelease
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep1_dma.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_5.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_5.o)
 .text.ShiftReg_5_DisableInt
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_5.o)
 .text.ShiftReg_5_Stop
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_5.o)
 .text.ShiftReg_5_GetIntStatus
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_5.o)
 .text.ShiftReg_5_WriteRegValue
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_5.o)
 .text.ShiftReg_5_ReadRegValue
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_5.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_6.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_6.o)
 .text.ShiftReg_6_DisableInt
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_6.o)
 .text.ShiftReg_6_Stop
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_6.o)
 .text.ShiftReg_6_GetIntStatus
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_6.o)
 .text.ShiftReg_6_WriteRegValue
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_6.o)
 .text.ShiftReg_6_ReadRegValue
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_6.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_7.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_7.o)
 .text.ShiftReg_7_DisableInt
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_7.o)
 .text.ShiftReg_7_Stop
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_7.o)
 .text.ShiftReg_7_GetFIFOStatus
                0x00000000       0x48 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_7.o)
 .text.ShiftReg_7_GetIntStatus
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_7.o)
 .text.ShiftReg_7_WriteRegValue
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_7.o)
 .text.ShiftReg_7_WriteData
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_7.o)
 .text.ShiftReg_7_ReadRegValue
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_7.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_8.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_8.o)
 .text.ShiftReg_8_DisableInt
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_8.o)
 .text.ShiftReg_8_Stop
                0x00000000       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_8.o)
 .text.ShiftReg_8_GetFIFOStatus
                0x00000000       0x48 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_8.o)
 .text.ShiftReg_8_GetIntStatus
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_8.o)
 .text.ShiftReg_8_WriteRegValue
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_8.o)
 .text.ShiftReg_8_WriteData
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_8.o)
 .text.ShiftReg_8_ReadRegValue
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_8.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(Count7_1.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(Count7_1.o)
 .text.Count7_1_Stop
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(Count7_1.o)
 .text.Count7_1_WriteCounter
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(Count7_1.o)
 .text.Count7_1_ReadCounter
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(Count7_1.o)
 .text.Count7_1_WritePeriod
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\Design01.a(Count7_1.o)
 .text.Count7_1_ReadPeriod
                0x00000000        0xc .\CortexM3\ARM_GCC_541\Debug\Design01.a(Count7_1.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyBootAsmGnu.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyBootAsmGnu.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .text.CyFlashGetSpcAlgorithm
                0x00000000       0x4c .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .text.CySetTempInt
                0x00000000       0x60 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .text.CyFlash_Start
                0x00000000       0x54 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .text.CyFlash_Stop
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .text.CySetTemp
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .text.CySetFlashEEBuffer
                0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .text.CyWriteRowFull
                0x00000000       0xf8 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .text.CyWriteRowData
                0x00000000       0x14 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .text.CyFlash_SetWaitCycles
                0x00000000       0x7c .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .text.CyEEPROM_Start
                0x00000000       0x54 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .text.CyEEPROM_Stop
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .text.CyEEPROM_ReadReserve
                0x00000000       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .text.CyEEPROM_ReadRelease
                0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 COMMON         0x00000000        0x2 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CySpc.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CySpc.o)
 .bss           0x00000000        0x8 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CySpc.o)
 .text.CySpcStart
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CySpc.o)
 .text.CySpcStop
                0x00000000       0x24 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CySpc.o)
 .text.CySpcReadData
                0x00000000       0x34 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CySpc.o)
 .text.CySpcLoadMultiByte
                0x00000000       0x78 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CySpc.o)
 .text.CySpcLoadRow
                0x00000000       0x50 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CySpc.o)
 .text.CySpcLoadRowFull
                0x00000000       0x80 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CySpc.o)
 .text.CySpcWriteRow
                0x00000000       0x4c .\CortexM3\ARM_GCC_541\Debug\Design01.a(CySpc.o)
 .text.CySpcEraseSector
                0x00000000       0x3c .\CortexM3\ARM_GCC_541\Debug\Design01.a(CySpc.o)
 .text.CySpcGetTemp
                0x00000000       0x3c .\CortexM3\ARM_GCC_541\Debug\Design01.a(CySpc.o)
 .text.CySpcLock
                0x00000000       0x4c .\CortexM3\ARM_GCC_541\Debug\Design01.a(CySpc.o)
 .text.CySpcUnlock
                0x00000000       0x38 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CySpc.o)
 .text.CySpcGetAlgorithm
                0x00000000       0x28 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CySpc.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyutils.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyutils.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyutils.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cls.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cls.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cls.o)
 .text          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_descr.o)
 .data          0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_descr.o)
 .bss           0x00000000        0x0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_descr.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .text.exit     0x00000000       0x28 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .rodata._global_impure_ptr
                0x00000000        0x4 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memcpy-stub.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memcpy-stub.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memcpy-stub.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
 .text          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o
 .data          0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o
 .bss           0x00000000        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o

Memory Configuration

Name             Origin             Length             Attributes
rom              0x00000000         0x00040000         xr
ram              0x1fff8000         0x00010000         xrw
*default*        0x00000000         0xffffffff

Linker script and memory map

LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
START GROUP
LOAD .\CortexM3\ARM_GCC_541\Debug\main.o
LOAD .\CortexM3\ARM_GCC_541\Debug\DSP.o
LOAD .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
LOAD .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
LOAD .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
LOAD .\CortexM3\ARM_GCC_541\Debug\Design01.a
LOAD C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\cycomponentlibrary\CyComponentLibrary.cylib\CortexM3\ARM_GCC_541\Debug\CyComponentLibrary.a
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libm.a
END GROUP
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libc_nano.a
END GROUP
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libc_nano.a
END GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o
START GROUP
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m\libgcc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libc.a
LOAD c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libnosys.a
END GROUP
                0x00000000                CY_APPL_ORIGIN = 0x0
                0x00000100                CY_FLASH_ROW_SIZE = 0x100
                0x00000020                CY_ECC_ROW_SIZE = 0x20
                0x00000000                CY_EE_IN_BTLDR = 0x0
                0x00000000                CY_APPL_LOADABLE = 0x0
                0x00000800                CY_EE_SIZE = 0x800
                0x00000001                CY_APPL_NUM = 0x1
                0x00000001                CY_APPL_MAX = 0x1
                0x00000040                CY_METADATA_SIZE = 0x40
                0x00000000                CY_APPL_LOADABLE = 0x0
                0x00000000                CY_CHECKSUM_EXCLUDE_SIZE = ALIGN (0x0, CY_FLASH_ROW_SIZE)
                [!provide]                PROVIDE (__cy_heap_start, _end)
                0x00000001                PROVIDE (__cy_region_num, ((__cy_regions_end - __cy_regions) / 0x10))
                0x20008000                PROVIDE (__cy_stack, (ORIGIN (ram) + LENGTH (ram)))
                [!provide]                PROVIDE (__cy_heap_end, (__cy_stack - 0x800))

.cybootloader   0x00000000        0x0
 *(.cybootloader)
                0x00000000                appl1_start = CY_APPL_ORIGIN?CY_APPL_ORIGIN:ALIGN (CY_FLASH_ROW_SIZE)
                0x0001ff00                appl2_start = (appl1_start + ALIGN ((((LENGTH (rom) - appl1_start) - (0x2 * CY_FLASH_ROW_SIZE)) / 0x2), CY_FLASH_ROW_SIZE))
                0x00000000                appl_start = (CY_APPL_NUM == 0x1)?appl1_start:appl2_start
                0x00000000                ecc_offset = ((appl_start / CY_FLASH_ROW_SIZE) * CY_ECC_ROW_SIZE)
                0x00000000                ee_offset = (CY_APPL_LOADABLE && ! (CY_EE_IN_BTLDR))?((CY_EE_SIZE / CY_APPL_MAX) * (CY_APPL_NUM - 0x1)):0x0
                0x00000800                ee_size = (CY_APPL_LOADABLE && ! (CY_EE_IN_BTLDR))?(CY_EE_SIZE / CY_APPL_MAX):CY_EE_SIZE
                [!provide]                PROVIDE (CY_ECC_OFFSET, ecc_offset)

.text           0x00000000     0x24ba
 CREATE_OBJECT_SYMBOLS
                0x00000000                PROVIDE (__cy_interrupt_vector, RomVectors)
 *(.romvectors)
 .romvectors    0x00000000       0x10 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                0x00000000                RomVectors
                0x00000001                ASSERT ((. != __cy_interrupt_vector), No interrupt vector)
                0x00000001                ASSERT (CY_APPL_ORIGIN?(SIZEOF (.cybootloader) <= CY_APPL_ORIGIN):0x1, Wrong image location)
                0x00000010                PROVIDE (__cy_reset, Reset)
 *(.text.Reset)
 .text.Reset    0x00000010       0x18 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                0x00000010                Reset
                0x00000001                ASSERT ((. != __cy_reset), No reset code)
 *(.dma_init)
                0x00000001                ASSERT ((((appl_start + .) <= 0x10000) || 0x1), DMA Init must be within the first 64k of flash)
 *(.text .text.* .gnu.linkonce.t.*)
 .text          0x00000028       0x5c c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .text.USB_NeWk
                0x00000084       0xb0 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x00000084                USB_NeWk
 .text.init_usb_my
                0x00000134       0x18 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x00000134                init_usb_my
 .text.main     0x0000014c       0x70 .\CortexM3\ARM_GCC_541\Debug\main.o
                0x0000014c                main
 .text.CyClockStartupError
                0x000001bc        0x4 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.cfg_write_bytes32
                0x000001c0       0x34 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.CYMEMZERO
                0x000001f4        0xc .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.AnalogSetDefault
                0x00000200       0xf4 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.CYCONFIGCPY
                0x000002f4        0x8 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.ClockSetup
                0x000002fc       0xf8 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .text.cyfitter_cfg
                0x000003f4      0x14c .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
                0x000003f4                cyfitter_cfg
 .text.IntDefaultHandler
                0x00000540       0x10 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                0x00000540                IntDefaultHandler
 .text.Start_c  0x00000550       0x4c .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                0x00000550                Start_c
 .text.initialize_psoc
                0x0000059c       0x6c .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                0x0000059c                initialize_psoc
 .text.CyDmacConfigure
                0x00000608       0x34 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
                0x00000608                CyDmacConfigure
 .text.CyDmaChEnable
                0x0000063c       0x38 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
                0x0000063c                CyDmaChEnable
 .text.CyDmaChDisable
                0x00000674       0x24 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
                0x00000674                CyDmaChDisable
 .text.CyDmaChPriority
                0x00000698       0x24 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
                0x00000698                CyDmaChPriority
 .text.CyDmaChSetExtendedAddress
                0x000006bc       0x34 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
                0x000006bc                CyDmaChSetExtendedAddress
 .text.CyDmaChSetInitialTd
                0x000006f0       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
                0x000006f0                CyDmaChSetInitialTd
 .text.CyDmaChSetConfiguration
                0x00000708       0x44 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
                0x00000708                CyDmaChSetConfiguration
 .text.CyDmaTdAllocate
                0x0000074c       0x34 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
                0x0000074c                CyDmaTdAllocate
 .text.CyDmaTdSetConfiguration
                0x00000780       0x28 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
                0x00000780                CyDmaTdSetConfiguration
 .text.CyDmaTdSetAddress
                0x000007a8       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
                0x000007a8                CyDmaTdSetAddress
 .text.CyHalt   0x000007c4        0x4 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x000007c4                CyHalt
 .text.CyDelayUs
                0x000007c8       0x14 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x000007c8                CyDelayUs
 .text.CyIntSetVector
                0x000007dc       0x28 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x000007dc                CyIntSetVector
 .text.CyIntSetPriority
                0x00000804       0x30 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x00000804                CyIntSetPriority
 .text.CyGetUniqueId
                0x00000834       0x70 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x00000834                CyGetUniqueId
 .text.Control_Reg_1_Write
                0x000008a4        0xc .\CortexM3\ARM_GCC_541\Debug\Design01.a(Control_Reg_1.o)
                0x000008a4                Control_Reg_1_Write
 .text.USBUART_1_Init
                0x000008b0      0x168 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
                0x000008b0                USBUART_1_Init
 .text.USBUART_1_InitComponent
                0x00000a18       0xd0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
                0x00000a18                USBUART_1_InitComponent
 .text.USBUART_1_Start
                0x00000ae8       0x24 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
                0x00000ae8                USBUART_1_Start
 .text.USBUART_1_ReInitComponent
                0x00000b0c       0x4c .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
                0x00000b0c                USBUART_1_ReInitComponent
 .text.USBUART_1_GetConfiguration
                0x00000b58        0xc .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
                0x00000b58                USBUART_1_GetConfiguration
 .text.USBUART_1_GetEPState
                0x00000b64       0x14 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
                0x00000b64                USBUART_1_GetEPState
 .text.USBUART_1_GetEPCount
                0x00000b78       0x28 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
                0x00000b78                USBUART_1_GetEPCount
 .text.USBUART_1_InitEP_DMA
                0x00000ba0       0x78 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
                0x00000ba0                USBUART_1_InitEP_DMA
 .text.USBUART_1_LoadInEP
                0x00000c18      0x104 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
                0x00000c18                USBUART_1_LoadInEP
 .text.USBUART_1_ReadOutEP
                0x00000d1c       0xb0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
                0x00000d1c                USBUART_1_ReadOutEP
 .text.USBUART_1_EnableOutEP
                0x00000dcc       0x2c .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
                0x00000dcc                USBUART_1_EnableOutEP
 .text.USBUART_1_GetInterfaceComPort
                0x00000df8       0x38 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
                0x00000df8                USBUART_1_GetInterfaceComPort
 .text.USBUART_1_DispatchCDCClassRqst
                0x00000e30       0x98 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
                0x00000e30                USBUART_1_DispatchCDCClassRqst
 .text.USBUART_1_CDC_Init
                0x00000ec8       0x98 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
                0x00000ec8                USBUART_1_CDC_Init
 .text.USBUART_1_PutData
                0x00000f60       0x50 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
                0x00000f60                USBUART_1_PutData
 .text.USBUART_1_DataIsReady
                0x00000fb0       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
                0x00000fb0                USBUART_1_DataIsReady
 .text.USBUART_1_CDCIsReady
                0x00000fc8       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
                0x00000fc8                USBUART_1_CDCIsReady
 .text.USBUART_1_GetAll
                0x00000fe0       0x44 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
                0x00000fe0                USBUART_1_GetAll
 .text.USBUART_1_Cdc_EpInit
                0x00001024       0x50 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
                0x00001024                USBUART_1_Cdc_EpInit
 .text.USBUART_1_LoadEP0
                0x00001074       0x98 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
                0x00001074                USBUART_1_LoadEP0
 .text.USBUART_1_InitZeroLengthControlTransfer
                0x0000110c       0x34 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
                0x0000110c                USBUART_1_InitZeroLengthControlTransfer
 .text.USBUART_1_ControlReadDataStage
                0x00001140        0x8 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
                0x00001140                USBUART_1_ControlReadDataStage
 .text.USBUART_1_ControlWriteDataStage
                0x00001148       0x84 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
                0x00001148                USBUART_1_ControlWriteDataStage
 .text.USBUART_1_InitNoDataControlTransfer
                0x000011cc       0x2c .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
                0x000011cc                USBUART_1_InitNoDataControlTransfer
 .text.USBUART_1_UpdateStatusBlock
                0x000011f8       0x24 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
                0x000011f8                USBUART_1_UpdateStatusBlock
 .text.USBUART_1_HandleSetup
                0x0000121c       0x5c .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
                0x0000121c                USBUART_1_HandleSetup
 .text.USBUART_1_ControlReadStatusStage
                0x00001278       0x38 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
                0x00001278                USBUART_1_ControlReadStatusStage
 .text.USBUART_1_HandleOUT
                0x000012b0       0x38 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
                0x000012b0                USBUART_1_HandleOUT
 .text.USBUART_1_ControlWriteStatusStage
                0x000012e8       0x20 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
                0x000012e8                USBUART_1_ControlWriteStatusStage
 .text.USBUART_1_NoDataControlStatusStage
                0x00001308       0x40 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
                0x00001308                USBUART_1_NoDataControlStatusStage
 .text.USBUART_1_HandleIN
                0x00001348       0x2c .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
                0x00001348                USBUART_1_HandleIN
 .text.USBUART_1_EP_0_ISR
                0x00001374       0xb8 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
                0x00001374                USBUART_1_EP_0_ISR
 .text.USBUART_1_InitializeStatusBlock
                0x0000142c       0x24 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
                0x0000142c                USBUART_1_InitializeStatusBlock
 .text.USBUART_1_InitControlRead
                0x00001450       0x50 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
                0x00001450                USBUART_1_InitControlRead
 .text.USBUART_1_InitControlWrite
                0x000014a0       0x48 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
                0x000014a0                USBUART_1_InitControlWrite
 .text.USBUART_1_EP_1_ISR
                0x000014e8       0x30 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_episr.o)
                0x000014e8                USBUART_1_EP_1_ISR
 .text.USBUART_1_EP_2_ISR
                0x00001518       0x34 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_episr.o)
                0x00001518                USBUART_1_EP_2_ISR
 .text.USBUART_1_EP_3_ISR
                0x0000154c       0x3c .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_episr.o)
                0x0000154c                USBUART_1_EP_3_ISR
 .text.USBUART_1_SOF_ISR
                0x00001588        0x4 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_episr.o)
                0x00001588                USBUART_1_SOF_ISR
 .text.USBUART_1_BUS_RESET_ISR
                0x0000158c        0x8 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_episr.o)
                0x0000158c                USBUART_1_BUS_RESET_ISR
 .text.USBUART_1_ARB_ISR
                0x00001594       0xa4 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_episr.o)
                0x00001594                USBUART_1_ARB_ISR
 .text.USBUART_1_DP_ISR
                0x00001638        0x8 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_pm.o)
                0x00001638                USBUART_1_DP_ISR
 .text.USBUART_1_ReadDieID
                0x00001640       0x6c .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_std.o)
                0x00001640                USBUART_1_ReadDieID
 .text.USBUART_1_ConfigReg
                0x000016ac       0xa8 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_std.o)
                0x000016ac                USBUART_1_ConfigReg
 .text.USBUART_1_GetConfigTablePtr
                0x00001754       0x28 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_std.o)
                0x00001754                USBUART_1_GetConfigTablePtr
 .text.USBUART_1_ConfigAltChanged
                0x0000177c      0x11c .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_std.o)
                0x0000177c                USBUART_1_ConfigAltChanged
 .text.USBUART_1_GetDeviceTablePtr
                0x00001898       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_std.o)
                0x00001898                USBUART_1_GetDeviceTablePtr
 .text.USBUART_1_GetInterfaceClassTablePtr
                0x000018b0       0x28 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_std.o)
                0x000018b0                USBUART_1_GetInterfaceClassTablePtr
 .text.USBUART_1_Config
                0x000018d8      0x1ec .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_std.o)
                0x000018d8                USBUART_1_Config
 .text.USBUART_1_SetEndpointHalt
                0x00001ac4       0x64 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_std.o)
                0x00001ac4                USBUART_1_SetEndpointHalt
 .text.USBUART_1_ClearEndpointHalt
                0x00001b28       0xac .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_std.o)
                0x00001b28                USBUART_1_ClearEndpointHalt
 .text.USBUART_1_ValidateAlternateSetting
                0x00001bd4       0x4c .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_std.o)
                0x00001bd4                USBUART_1_ValidateAlternateSetting
 .text.USBUART_1_HandleStandardRqst
                0x00001c20      0x354 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_std.o)
                0x00001c20                USBUART_1_HandleStandardRqst
 .text.USBUART_1_HandleVendorRqst
                0x00001f74       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_vnd.o)
                0x00001f74                USBUART_1_HandleVendorRqst
 .text.USBUART_1_Dp_ClearInterrupt
                0x00001f8c       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_Dp.o)
                0x00001f8c                USBUART_1_Dp_ClearInterrupt
 .text.USB_isr_Interrupt
                0x00001f9c        0x4 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USB_isr.o)
                0x00001f9c                USB_isr_Interrupt
 .text.USB_isr_SetVector
                0x00001fa0       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USB_isr.o)
                0x00001fa0                USB_isr_SetVector
 .text.USB_isr_SetPriority
                0x00001fb0       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USB_isr.o)
                0x00001fb0                USB_isr_SetPriority
 .text.USB_isr_Enable
                0x00001fc0       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USB_isr.o)
                0x00001fc0                USB_isr_Enable
 .text.USB_isr_Disable
                0x00001fd0       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USB_isr.o)
                0x00001fd0                USB_isr_Disable
 .text.USB_isr_Start
                0x00001fe0       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(USB_isr.o)
                0x00001fe0                USB_isr_Start
 .text.USBUART_1_ep3_DmaInitialize
                0x00001ffc       0x3c .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep3_dma.o)
                0x00001ffc                USBUART_1_ep3_DmaInitialize
 .text.USBUART_1_ep2_DmaInitialize
                0x00002038       0x3c .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep2_dma.o)
                0x00002038                USBUART_1_ep2_DmaInitialize
 .text.USBUART_1_ep1_DmaInitialize
                0x00002074       0x3c .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep1_dma.o)
                0x00002074                USBUART_1_ep1_DmaInitialize
 .text.ShiftReg_5_EnableInt
                0x000020b0       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_5.o)
                0x000020b0                ShiftReg_5_EnableInt
 .text.ShiftReg_5_Enable
                0x000020cc       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_5.o)
                0x000020cc                ShiftReg_5_Enable
 .text.ShiftReg_5_GetFIFOStatus
                0x000020e4       0x48 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_5.o)
                0x000020e4                ShiftReg_5_GetFIFOStatus
 .text.ShiftReg_5_SetIntMode
                0x0000212c       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_5.o)
                0x0000212c                ShiftReg_5_SetIntMode
 .text.ShiftReg_5_Init
                0x00002148        0xc .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_5.o)
                0x00002148                ShiftReg_5_Init
 .text.ShiftReg_5_Start
                0x00002154       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_5.o)
                0x00002154                ShiftReg_5_Start
 .text.ShiftReg_5_WriteData
                0x00002170       0x20 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_5.o)
                0x00002170                ShiftReg_5_WriteData
 .text.ShiftReg_6_EnableInt
                0x00002190       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_6.o)
                0x00002190                ShiftReg_6_EnableInt
 .text.ShiftReg_6_Enable
                0x000021ac       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_6.o)
                0x000021ac                ShiftReg_6_Enable
 .text.ShiftReg_6_GetFIFOStatus
                0x000021c4       0x48 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_6.o)
                0x000021c4                ShiftReg_6_GetFIFOStatus
 .text.ShiftReg_6_SetIntMode
                0x0000220c       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_6.o)
                0x0000220c                ShiftReg_6_SetIntMode
 .text.ShiftReg_6_Init
                0x00002228        0xc .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_6.o)
                0x00002228                ShiftReg_6_Init
 .text.ShiftReg_6_Start
                0x00002234       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_6.o)
                0x00002234                ShiftReg_6_Start
 .text.ShiftReg_6_WriteData
                0x00002250       0x20 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_6.o)
                0x00002250                ShiftReg_6_WriteData
 .text.ShiftReg_7_EnableInt
                0x00002270       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_7.o)
                0x00002270                ShiftReg_7_EnableInt
 .text.ShiftReg_7_Enable
                0x0000228c       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_7.o)
                0x0000228c                ShiftReg_7_Enable
 .text.ShiftReg_7_SetIntMode
                0x000022a4       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_7.o)
                0x000022a4                ShiftReg_7_SetIntMode
 .text.ShiftReg_7_Init
                0x000022c0        0xc .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_7.o)
                0x000022c0                ShiftReg_7_Init
 .text.ShiftReg_7_Start
                0x000022cc       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_7.o)
                0x000022cc                ShiftReg_7_Start
 .text.ShiftReg_8_EnableInt
                0x000022e8       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_8.o)
                0x000022e8                ShiftReg_8_EnableInt
 .text.ShiftReg_8_Enable
                0x00002304       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_8.o)
                0x00002304                ShiftReg_8_Enable
 .text.ShiftReg_8_SetIntMode
                0x0000231c       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_8.o)
                0x0000231c                ShiftReg_8_SetIntMode
 .text.ShiftReg_8_Init
                0x00002338        0xc .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_8.o)
                0x00002338                ShiftReg_8_Init
 .text.ShiftReg_8_Start
                0x00002344       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_8.o)
                0x00002344                ShiftReg_8_Start
 .text.Count7_1_Init
                0x00002360        0xc .\CortexM3\ARM_GCC_541\Debug\Design01.a(Count7_1.o)
                0x00002360                Count7_1_Init
 .text.Count7_1_Enable
                0x0000236c       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(Count7_1.o)
                0x0000236c                Count7_1_Enable
 .text.Count7_1_Start
                0x00002388       0x1c .\CortexM3\ARM_GCC_541\Debug\Design01.a(Count7_1.o)
                0x00002388                Count7_1_Start
 *fill*         0x000023a4        0x4 
 .text          0x000023a8       0x20 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyBootAsmGnu.o)
                0x000023a8                CyDelayCycles
                0x000023b8                CyEnterCriticalSection
                0x000023c0                CyExitCriticalSection
 .text.CySetReg24
                0x000023c8       0x14 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyutils.o)
                0x000023c8                CySetReg24
 .text.USBUART_1_DispatchClassRqst
                0x000023dc       0x60 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cls.o)
                0x000023dc                USBUART_1_DispatchClassRqst
 .text.__errno  0x0000243c        0xc c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
                0x0000243c                __errno
 .text.__libc_init_array
                0x00002448       0x4c c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
                0x00002448                __libc_init_array
 .text.memcpy   0x00002494       0x16 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memcpy-stub.o)
                0x00002494                memcpy
 .text.memset   0x000024aa       0x10 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
                0x000024aa                memset
 *(.plt)
 *(.gnu.warning)
 *(.glue_7t)
 .glue_7t       0x000024ba        0x0 linker stubs
 *(.glue_7)
 .glue_7        0x000024ba        0x0 linker stubs
 *(.vfp11_veneer)
 .vfp11_veneer  0x000024ba        0x0 linker stubs
 *(.bootloader)
 *(.ARM.extab* .gnu.linkonce.armextab.*)
 *(.gcc_except_table)

.v4_bx          0x000024bc        0x0
 .v4_bx         0x000024bc        0x0 linker stubs

.iplt           0x000024bc        0x0
 .iplt          0x000024bc        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o

.eh_frame_hdr
 *(.eh_frame_hdr)

.eh_frame       0x000024bc        0x4
 *(.eh_frame)
 .eh_frame      0x000024bc        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .eh_frame      0x000024bc        0x4 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
                [!provide]                PROVIDE (__exidx_start, .)

.ARM.exidx
 *(.ARM.exidx* .gnu.linkonce.armexidx.*)
                0x000024c0                __exidx_end = .

.rodata         0x000024c0      0x1e0
 *(.rodata .rodata.* .gnu.linkonce.r.*)
 .rodata        0x000024c0       0x36 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 *fill*         0x000024f6        0x2 
 .rodata.str1.4
                0x000024f8       0x14 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_std.o)
                                 0x11 (size before relaxing)
 .rodata        0x0000250c      0x15e .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_descr.o)
                0x0000250c                USBUART_1_TABLE
                0x00002514                USBUART_1_DEVICE0_TABLE
                0x0000252c                USBUART_1_DEVICE0_CONFIGURATION0_TABLE
                0x00002554                USBUART_1_DEVICE0_CONFIGURATION0_INTERFACE_CLASS
                0x00002558                USBUART_1_DEVICE0_CONFIGURATION0_EP_SETTINGS_TABLE
                0x00002570                USBUART_1_SN_STRING_DESCRIPTOR
                0x00002574                USBUART_1_STRING_DESCRIPTORS
                0x00002614                USBUART_1_DEVICE0_CONFIGURATION0_DESCR
                0x00002658                USBUART_1_DEVICE0_DESCR
 .rodata.str1.1
                0x0000266a        0x2 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
                0x0000266c                . = ALIGN (0x4)
 *(.init)
 .init          0x0000266c        0x4 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
                0x0000266c                _init
 .init          0x00002670        0x8 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o
                0x00002678                . = ALIGN (0x4)
                0x00002678                __preinit_array_start = .
 *(.preinit_array)
                0x00002678                __preinit_array_end = .
                0x00002678                . = ALIGN (0x4)
                0x00002678                __init_array_start = .
 *(SORT(.init_array.*))
 *(.init_array)
 .init_array    0x00002678        0x4 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .init_array    0x0000267c        0x4 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                0x00002680                __init_array_end = .
                0x00002680                . = ALIGN (0x4)
 *(.fini)
 .fini          0x00002680        0x4 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
                0x00002680                _fini
 .fini          0x00002684        0x8 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o
                0x0000268c                . = ALIGN (0x4)
                0x0000268c                __fini_array_start = .
 *(.fini_array)
 .fini_array    0x0000268c        0x4 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 *(SORT(.fini_array.*))
                0x00002690                __fini_array_end = .
                0x00002690                . = ALIGN (0x4)
 *crtbegin.o(.ctors)
 *(EXCLUDE_FILE(*crtend.o) .ctors)
 *(SORT(.ctors.*))
 *crtend.o(.ctors)
                0x00002690                . = ALIGN (0x4)
 *crtbegin.o(.dtors)
 *(EXCLUDE_FILE(*crtend.o) .dtors)
 *(SORT(.dtors.*))
 *crtend.o(.dtors)
                0x00002690                . = ALIGN (0x4)
                0x00002690                __cy_regions = .
                0x00002690        0x4 LONG 0x26a0 __cy_region_init_ram
                0x00002694        0x4 LONG 0x1fff80c8 __cy_region_start_data
                0x00002698        0x4 LONG 0xa0 __cy_region_init_size_ram
                0x0000269c        0x4 LONG 0xb00 __cy_region_zero_size_ram
                0x000026a0                __cy_regions_end = .
                0x000026a0                . = ALIGN (0x8)
                0x000026a0                _etext = .

.cy_checksum_exclude
                0x000026a0        0x0
 *(.cy_checksum_exclude)

.ramvectors     0x1fff8000       0xc0
                0x1fff8000                __cy_region_start_ram = .
 *(.ramvectors)
 .ramvectors    0x1fff8000       0xc0 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                0x1fff8000                CyRamVectors

.noinit         0x1fff80c0        0x1
 *(.noinit)
 .noinit        0x1fff80c0        0x1 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x1fff80c0                CyResetStatus

.data           0x1fff80c8       0xa0 load address 0x000026a0
                0x1fff80c8                __cy_region_start_data = .
 *(.jcr)
 .jcr           0x1fff80c8        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .jcr           0x1fff80c8        0x4 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
 *(.got.plt)
 *(.got)
 *(.shdata)
 *(.data .data.* .gnu.linkonce.d.*)
 .data          0x1fff80cc        0x8 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
 .data          0x1fff80d4       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                0x1fff80d4                cydelay_32k_ms
                0x1fff80d8                cydelay_freq_khz
                0x1fff80dc                cydelay_freq_mhz
                0x1fff80e0                cydelay_freq_hz
 .data          0x1fff80e4       0x1a .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
                0x1fff80e4                USBUART_1_linesCoding
 .data          0x1fff80fe        0x1 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep3_dma.o)
                0x1fff80fe                USBUART_1_ep3_DmaHandle
 .data          0x1fff80ff        0x1 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep2_dma.o)
                0x1fff80ff                USBUART_1_ep2_DmaHandle
 .data          0x1fff8100        0x1 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep1_dma.o)
                0x1fff8100                USBUART_1_ep1_DmaHandle
 *fill*         0x1fff8101        0x3 
 .data.impure_data
                0x1fff8104       0x60 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .data._impure_ptr
                0x1fff8164        0x4 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
                0x1fff8164                _impure_ptr
                0x1fff8168                . = ALIGN (0x8)
 *(.ram)
                0x1fff8168                _edata = .

.igot.plt       0x1fff8168        0x0 load address 0x00002740
 .igot.plt      0x1fff8168        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o

.bss            0x1fff8168      0xb00 load address 0x00002740
                0x1fff8168                PROVIDE (__bss_start__, .)
 *(.shbss)
 *(.bss .bss.* .gnu.linkonce.b.*)
 .bss           0x1fff8168       0x1c c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .bss           0x1fff8184        0x1 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
                0x1fff8184                USBUART_1_initVar
 .bss           0x1fff8185        0x1 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 *fill*         0x1fff8186        0x2 
 .bss           0x1fff8188        0x2 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_std.o)
 .bss           0x1fff818a        0x1 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_5.o)
                0x1fff818a                ShiftReg_5_initVar
 .bss           0x1fff818b        0x1 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_6.o)
                0x1fff818b                ShiftReg_6_initVar
 .bss           0x1fff818c        0x1 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_7.o)
                0x1fff818c                ShiftReg_7_initVar
 .bss           0x1fff818d        0x1 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_8.o)
                0x1fff818d                ShiftReg_8_initVar
 .bss           0x1fff818e        0x1 .\CortexM3\ARM_GCC_541\Debug\Design01.a(Count7_1.o)
                0x1fff818e                Count7_1_initVar
 *(COMMON)
 *fill*         0x1fff818f        0x1 
 COMMON         0x1fff8190      0x9ec .\CortexM3\ARM_GCC_541\Debug\main.o
                0x1fff8190                buffer_out1
                0x1fff8690                buffer
                0x1fff8710                count
                0x1fff8714                SZ
                0x1fff8afc                buffer_out
 COMMON         0x1fff8b7c       0x15 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
                0x1fff8b7c                USBUART_1_DmaChan
                0x1fff8b88                USBUART_1_DmaTd
 *fill*         0x1fff8b91        0x3 
 COMMON         0x1fff8b94       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
                0x1fff8b94                USBUART_1_cdcDataInEp
                0x1fff8b98                USBUART_1_cdcDataOutEp
                0x1fff8b9c                USBUART_1_cdcCommInInterruptEp
                0x1fff8ba0                USBUART_1_serialStateBitmap
                0x1fff8ba4                USBUART_1_linesChanged
                0x1fff8ba8                USBUART_1_linesControlBitmap
 COMMON         0x1fff8bac       0x97 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
                0x1fff8bac                USBUART_1_interfaceSettingLast
                0x1fff8bae                USBUART_1_ep0Mode
                0x1fff8baf                USBUART_1_lastPacketSize
                0x1fff8bb0                USBUART_1_configurationChanged
                0x1fff8bb1                USBUART_1_configuration
                0x1fff8bb2                USBUART_1_interfaceNumber
                0x1fff8bb3                USBUART_1_deviceStatus
                0x1fff8bb4                USBUART_1_ep0Toggle
                0x1fff8bb8                USBUART_1_interfaceClass
                0x1fff8bbc                USBUART_1_interfaceSetting
                0x1fff8bc0                USBUART_1_currentTD
                0x1fff8bcc                USBUART_1_ep0Count
                0x1fff8bd0                USBUART_1_EP
                0x1fff8c3c                USBUART_1_transferByteCount
                0x1fff8c3e                USBUART_1_transferState
                0x1fff8c3f                USBUART_1_device
                0x1fff8c40                USBUART_1_interfaceStatus
                0x1fff8c42                USBUART_1_deviceAddress
 *fill*         0x1fff8c43        0x1 
 COMMON         0x1fff8c44       0x22 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_descr.o)
                0x1fff8c44                USBUART_1_idSerialNumberStringDescriptor
                0x1fff8c68                . = ALIGN (0x8)
 *fill*         0x1fff8c66        0x2 
 *(.ram.b)
                0x1fff8c68                _end = .
                0x1fff8c68                __end = .
                0x1fff8c68                PROVIDE (end, .)
                0x1fff8c68                PROVIDE (__bss_end__, .)
                0x000026a0                __cy_region_init_ram = LOADADDR (.data)
                0x000000a0                __cy_region_init_size_ram = (_edata - ADDR (.data))
                0x00000b00                __cy_region_zero_size_ram = (_end - _edata)

.heap           0x1fff8c68       0x80 load address 0x00002740
                0x1fff8c68                . = _end
                0x1fff8ce8                . = (. + 0x80)
 *fill*         0x1fff8c68       0x80 
                0x1fff8ce8                __cy_heap_limit = .

.stack          0x20007800      0x800
                0x20007800                __cy_stack_limit = .
                0x20008000                . = (. + 0x800)
 *fill*         0x20007800      0x800 
                0x00000001                ASSERT ((__cy_stack_limit >= __cy_heap_limit), region RAM overflowed with stack)
                0x00000000                cy_checksum_exclude_size = (CY_APPL_LOADABLE == 0x1)?SIZEOF (.cy_checksum_exclude):0x0
                0x00000001                ASSERT ((cy_checksum_exclude_size <= CY_CHECKSUM_EXCLUDE_SIZE), CY_BOOT: Section .cy_checksum_exclude size exceedes specified limit.)

.cyloadermeta
 *(.cyloadermeta)

.cyloadablemeta
 *(.cyloadablemeta)

.cyconfigecc    0x80000000      0x8ec
 *(.cyconfigecc)
 .cyconfigecc   0x80000000      0x8ec .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
                0x80000000                cy_meta_configecc

.cycustnvl      0x90000000        0x4
 *(.cycustnvl)
 .cycustnvl     0x90000000        0x4 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
                0x90000000                cy_meta_custnvl

.cywolatch      0x90100000        0x4
 *(.cywolatch)
 .cywolatch     0x90100000        0x4 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
                0x90100000                cy_meta_wonvl

.cyeeprom       0x90200000        0x0
 *(.cyeeprom)
                0x00000001                ASSERT ((. <= ((0x90200000 + ee_offset) + ee_size)), .cyeeprom data will not fit in EEPROM)

.cyflashprotect
                0x90400000      0x100
 *(.cyflashprotect)
 .cyflashprotect
                0x90400000      0x100 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
                0x90400000                cy_meta_flashprotect

.cymeta         0x90500000        0xc
 *(.cymeta)
 .cymeta        0x90500000        0xc .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
                0x90500000                cy_metadata

.rel.dyn        0x00002740        0x0 load address 0x9050000c
 .rel.iplt      0x00002740        0x0 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o

.stab
 *(.stab)

.stabstr
 *(.stabstr)

.debug
 *(.debug)

.line
 *(.line)

.debug_srcinfo
 *(.debug_srcinfo)

.debug_sfnames
 *(.debug_sfnames)

.debug_aranges  0x00000000      0xdc8
 *(.debug_aranges)
 .debug_aranges
                0x00000000       0x30 .\CortexM3\ARM_GCC_541\Debug\main.o
 .debug_aranges
                0x00000030       0x40 .\CortexM3\ARM_GCC_541\Debug\DSP.o
 .debug_aranges
                0x00000070       0x58 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_aranges
                0x000000c8       0x18 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .debug_aranges
                0x000000e0       0x48 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .debug_aranges
                0x00000128       0xd8 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
 .debug_aranges
                0x00000200      0x2a0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .debug_aranges
                0x000004a0       0x98 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .debug_aranges
                0x00000538       0x28 .\CortexM3\ARM_GCC_541\Debug\Design01.a(Control_Reg_1.o)
 .debug_aranges
                0x00000560       0xd8 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
 .debug_aranges
                0x00000638       0xe8 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 .debug_aranges
                0x00000720       0x98 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
 .debug_aranges
                0x000007b8       0x48 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_episr.o)
 .debug_aranges
                0x00000800       0x40 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_pm.o)
 .debug_aranges
                0x00000840       0x80 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_std.o)
 .debug_aranges
                0x000008c0       0x20 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_vnd.o)
 .debug_aranges
                0x000008e0       0x48 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_Dp.o)
 .debug_aranges
                0x00000928       0x80 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USB_isr.o)
 .debug_aranges
                0x000009a8       0x28 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep3_dma.o)
 .debug_aranges
                0x000009d0       0x28 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep2_dma.o)
 .debug_aranges
                0x000009f8       0x28 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep1_dma.o)
 .debug_aranges
                0x00000a20       0x78 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_5.o)
 .debug_aranges
                0x00000a98       0x78 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_6.o)
 .debug_aranges
                0x00000b10       0x78 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_7.o)
 .debug_aranges
                0x00000b88       0x78 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_8.o)
 .debug_aranges
                0x00000c00       0x58 .\CortexM3\ARM_GCC_541\Debug\Design01.a(Count7_1.o)
 .debug_aranges
                0x00000c58       0x20 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyBootAsmGnu.o)
 .debug_aranges
                0x00000c78       0x80 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .debug_aranges
                0x00000cf8       0x78 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CySpc.o)
 .debug_aranges
                0x00000d70       0x20 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyutils.o)
 .debug_aranges
                0x00000d90       0x20 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cls.o)
 .debug_aranges
                0x00000db0       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_descr.o)

.debug_pubnames
 *(.debug_pubnames)

.debug_info     0x00000000     0x93d7
 *(.debug_info .gnu.linkonce.wi.*)
 .debug_info    0x00000000      0x468 .\CortexM3\ARM_GCC_541\Debug\main.o
 .debug_info    0x00000468      0x277 .\CortexM3\ARM_GCC_541\Debug\DSP.o
 .debug_info    0x000006df      0x6a2 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_info    0x00000d81      0x139 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .debug_info    0x00000eba      0x3cf .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .debug_info    0x00001289      0x94e .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
 .debug_info    0x00001bd7     0x1374 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .debug_info    0x00002f4b      0xa2a .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .debug_info    0x00003975       0xd6 .\CortexM3\ARM_GCC_541\Debug\Design01.a(Control_Reg_1.o)
 .debug_info    0x00003a4b      0xc23 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
 .debug_info    0x0000466e      0xb83 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 .debug_info    0x000051f1      0x655 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
 .debug_info    0x00005846      0x369 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_episr.o)
 .debug_info    0x00005baf      0x303 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_pm.o)
 .debug_info    0x00005eb2      0xb26 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_std.o)
 .debug_info    0x000069d8       0xed .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_vnd.o)
 .debug_info    0x00006ac5      0x174 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_Dp.o)
 .debug_info    0x00006c39      0x2d2 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USB_isr.o)
 .debug_info    0x00006f0b      0x1a8 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep3_dma.o)
 .debug_info    0x000070b3      0x1a7 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep2_dma.o)
 .debug_info    0x0000725a      0x1aa .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep1_dma.o)
 .debug_info    0x00007404      0x358 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_5.o)
 .debug_info    0x0000775c      0x358 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_6.o)
 .debug_info    0x00007ab4      0x358 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_7.o)
 .debug_info    0x00007e0c      0x358 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_8.o)
 .debug_info    0x00008164      0x1ec .\CortexM3\ARM_GCC_541\Debug\Design01.a(Count7_1.o)
 .debug_info    0x00008350       0x77 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyBootAsmGnu.o)
 .debug_info    0x000083c7      0x5b8 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .debug_info    0x0000897f      0x4e9 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CySpc.o)
 .debug_info    0x00008e68       0xee .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyutils.o)
 .debug_info    0x00008f56      0x1de .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cls.o)
 .debug_info    0x00009134      0x2a3 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_descr.o)

.debug_abbrev   0x00000000     0x2872
 *(.debug_abbrev)
 .debug_abbrev  0x00000000      0x155 .\CortexM3\ARM_GCC_541\Debug\main.o
 .debug_abbrev  0x00000155      0x16f .\CortexM3\ARM_GCC_541\Debug\DSP.o
 .debug_abbrev  0x000002c4      0x20d .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_abbrev  0x000004d1       0x77 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .debug_abbrev  0x00000548      0x1e8 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .debug_abbrev  0x00000730      0x1b2 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
 .debug_abbrev  0x000008e2      0x254 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .debug_abbrev  0x00000b36      0x1ab .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .debug_abbrev  0x00000ce1       0x81 .\CortexM3\ARM_GCC_541\Debug\Design01.a(Control_Reg_1.o)
 .debug_abbrev  0x00000d62      0x212 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
 .debug_abbrev  0x00000f74      0x245 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 .debug_abbrev  0x000011b9      0x189 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
 .debug_abbrev  0x00001342      0x139 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_episr.o)
 .debug_abbrev  0x0000147b      0x119 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_pm.o)
 .debug_abbrev  0x00001594      0x20a .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_std.o)
 .debug_abbrev  0x0000179e       0x9b .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_vnd.o)
 .debug_abbrev  0x00001839       0x90 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_Dp.o)
 .debug_abbrev  0x000018c9      0x173 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USB_isr.o)
 .debug_abbrev  0x00001a3c       0xcd .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep3_dma.o)
 .debug_abbrev  0x00001b09       0xcd .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep2_dma.o)
 .debug_abbrev  0x00001bd6       0xcd .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep1_dma.o)
 .debug_abbrev  0x00001ca3      0x162 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_5.o)
 .debug_abbrev  0x00001e05      0x162 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_6.o)
 .debug_abbrev  0x00001f67      0x162 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_7.o)
 .debug_abbrev  0x000020c9      0x162 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_8.o)
 .debug_abbrev  0x0000222b       0xe4 .\CortexM3\ARM_GCC_541\Debug\Design01.a(Count7_1.o)
 .debug_abbrev  0x0000230f       0x14 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyBootAsmGnu.o)
 .debug_abbrev  0x00002323      0x198 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .debug_abbrev  0x000024bb      0x194 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CySpc.o)
 .debug_abbrev  0x0000264f       0x8e .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyutils.o)
 .debug_abbrev  0x000026dd       0xe1 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cls.o)
 .debug_abbrev  0x000027be       0xb4 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_descr.o)

.debug_line     0x00000000     0x37aa
 *(.debug_line)
 .debug_line    0x00000000      0x25f .\CortexM3\ARM_GCC_541\Debug\main.o
 .debug_line    0x0000025f      0x1d6 .\CortexM3\ARM_GCC_541\Debug\DSP.o
 .debug_line    0x00000435      0x21e .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_line    0x00000653      0x141 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .debug_line    0x00000794      0x241 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .debug_line    0x000009d5      0x2e4 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
 .debug_line    0x00000cb9      0x816 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .debug_line    0x000014cf      0x367 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .debug_line    0x00001836       0x75 .\CortexM3\ARM_GCC_541\Debug\Design01.a(Control_Reg_1.o)
 .debug_line    0x000018ab      0x389 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
 .debug_line    0x00001c34      0x304 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 .debug_line    0x00001f38      0x227 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
 .debug_line    0x0000215f      0x120 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_episr.o)
 .debug_line    0x0000227f      0x117 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_pm.o)
 .debug_line    0x00002396      0x3e9 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_std.o)
 .debug_line    0x0000277f       0x77 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_vnd.o)
 .debug_line    0x000027f6       0xbd .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_Dp.o)
 .debug_line    0x000028b3      0x134 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USB_isr.o)
 .debug_line    0x000029e7       0x8a .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep3_dma.o)
 .debug_line    0x00002a71       0x8a .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep2_dma.o)
 .debug_line    0x00002afb       0x8a .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep1_dma.o)
 .debug_line    0x00002b85      0x154 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_5.o)
 .debug_line    0x00002cd9      0x154 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_6.o)
 .debug_line    0x00002e2d      0x154 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_7.o)
 .debug_line    0x00002f81      0x154 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_8.o)
 .debug_line    0x000030d5       0xea .\CortexM3\ARM_GCC_541\Debug\Design01.a(Count7_1.o)
 .debug_line    0x000031bf       0x66 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyBootAsmGnu.o)
 .debug_line    0x00003225      0x1e9 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .debug_line    0x0000340e      0x23c .\CortexM3\ARM_GCC_541\Debug\Design01.a(CySpc.o)
 .debug_line    0x0000364a       0x60 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyutils.o)
 .debug_line    0x000036aa       0x9b .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cls.o)
 .debug_line    0x00003745       0x65 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_descr.o)

.debug_frame    0x00000000     0x2344
 *(.debug_frame)
 .debug_frame   0x00000000       0x64 .\CortexM3\ARM_GCC_541\Debug\main.o
 .debug_frame   0x00000064       0xc0 .\CortexM3\ARM_GCC_541\Debug\DSP.o
 .debug_frame   0x00000124       0xfc .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_frame   0x00000220       0xb8 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .debug_frame   0x000002d8      0x1f8 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
 .debug_frame   0x000004d0      0x738 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .debug_frame   0x00000c08      0x1f8 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .debug_frame   0x00000e00       0x30 .\CortexM3\ARM_GCC_541\Debug\Design01.a(Control_Reg_1.o)
 .debug_frame   0x00000e30      0x230 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
 .debug_frame   0x00001060      0x288 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 .debug_frame   0x000012e8      0x194 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
 .debug_frame   0x0000147c       0x94 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_episr.o)
 .debug_frame   0x00001510       0xa0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_pm.o)
 .debug_frame   0x000015b0      0x184 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_std.o)
 .debug_frame   0x00001734       0x20 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_vnd.o)
 .debug_frame   0x00001754       0x70 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_Dp.o)
 .debug_frame   0x000017c4      0x104 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USB_isr.o)
 .debug_frame   0x000018c8       0x54 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep3_dma.o)
 .debug_frame   0x0000191c       0x54 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep2_dma.o)
 .debug_frame   0x00001970       0x54 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep1_dma.o)
 .debug_frame   0x000019c4      0x13c .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_5.o)
 .debug_frame   0x00001b00      0x13c .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_6.o)
 .debug_frame   0x00001c3c      0x13c .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_7.o)
 .debug_frame   0x00001d78      0x13c .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_8.o)
 .debug_frame   0x00001eb4       0xb4 .\CortexM3\ARM_GCC_541\Debug\Design01.a(Count7_1.o)
 .debug_frame   0x00001f68      0x174 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .debug_frame   0x000020dc      0x160 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CySpc.o)
 .debug_frame   0x0000223c       0x20 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyutils.o)
 .debug_frame   0x0000225c       0x2c .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cls.o)
 .debug_frame   0x00002288       0x20 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
 .debug_frame   0x000022a8       0x28 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .debug_frame   0x000022d0       0x2c c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
 .debug_frame   0x000022fc       0x28 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memcpy-stub.o)
 .debug_frame   0x00002324       0x20 c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)

.debug_str      0x00000000     0x3295
 *(.debug_str)
 .debug_str     0x00000000      0x30f .\CortexM3\ARM_GCC_541\Debug\main.o
                                0x357 (size before relaxing)
 .debug_str     0x0000030f       0x4a .\CortexM3\ARM_GCC_541\Debug\DSP.o
                                0x1dc (size before relaxing)
 .debug_str     0x00000359      0x1c0 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
                                0x33b (size before relaxing)
 .debug_str     0x00000519       0x7f .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
                                0x1cb (size before relaxing)
 .debug_str     0x00000598      0x14e .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
                                0x301 (size before relaxing)
 .debug_str     0x000006e6      0x384 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
                                0x531 (size before relaxing)
 .debug_str     0x00000a6a      0x7ef .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
                                0xa2e (size before relaxing)
 .debug_str     0x00001259      0x365 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
                                0x71a (size before relaxing)
 .debug_str     0x000015be       0x42 .\CortexM3\ARM_GCC_541\Debug\Design01.a(Control_Reg_1.o)
                                0x1ae (size before relaxing)
 .debug_str     0x00001600      0x503 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
                                0x7b6 (size before relaxing)
 .debug_str     0x00001b03      0x51e .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
                                0x822 (size before relaxing)
 .debug_str     0x00002021      0x2c1 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
                                0x683 (size before relaxing)
 .debug_str     0x000022e2       0xb5 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_episr.o)
                                0x377 (size before relaxing)
 .debug_str     0x00002397       0xe6 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_pm.o)
                                0x302 (size before relaxing)
 .debug_str     0x0000247d      0x27b .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_std.o)
                                0x7f8 (size before relaxing)
 .debug_str     0x000026f8       0x27 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_vnd.o)
                                0x1da (size before relaxing)
 .debug_str     0x0000271f       0xb0 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_Dp.o)
                                0x236 (size before relaxing)
 .debug_str     0x000027cf       0xe2 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USB_isr.o)
                                0x2a9 (size before relaxing)
 .debug_str     0x000028b1       0x97 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep3_dma.o)
                                0x273 (size before relaxing)
 .debug_str     0x00002948       0x5c .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep2_dma.o)
                                0x273 (size before relaxing)
 .debug_str     0x000029a4       0x5c .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep1_dma.o)
                                0x273 (size before relaxing)
 .debug_str     0x00002a00      0x128 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_5.o)
                                0x324 (size before relaxing)
 .debug_str     0x00002b28       0xfc .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_6.o)
                                0x324 (size before relaxing)
 .debug_str     0x00002c24      0x111 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_7.o)
                                0x324 (size before relaxing)
 .debug_str     0x00002d35      0x111 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_8.o)
                                0x324 (size before relaxing)
 .debug_str     0x00002e46       0xac .\CortexM3\ARM_GCC_541\Debug\Design01.a(Count7_1.o)
                                0x278 (size before relaxing)
 .debug_str     0x00002ef2      0x195 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
                                0x388 (size before relaxing)
 .debug_str     0x00003087       0xac .\CortexM3\ARM_GCC_541\Debug\Design01.a(CySpc.o)
                                0x311 (size before relaxing)
 .debug_str     0x00003133       0x29 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyutils.o)
                                0x199 (size before relaxing)
 .debug_str     0x0000315c       0x27 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cls.o)
                                0x2a1 (size before relaxing)
 .debug_str     0x00003183      0x112 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_descr.o)
                                0x35a (size before relaxing)

.debug_loc      0x00000000     0x453b
 *(.debug_loc)
 .debug_loc     0x00000000       0x1f .\CortexM3\ARM_GCC_541\Debug\main.o
 .debug_loc     0x0000001f       0xbb .\CortexM3\ARM_GCC_541\Debug\DSP.o
 .debug_loc     0x000000da      0x27f .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_loc     0x00000359      0x144 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .debug_loc     0x0000049d      0xb8e .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
 .debug_loc     0x0000102b      0xa11 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .debug_loc     0x00001a3c      0x1e4 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .debug_loc     0x00001c20      0x52e .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
 .debug_loc     0x0000214e      0x56a .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 .debug_loc     0x000026b8      0x171 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
 .debug_loc     0x00002829       0x50 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_episr.o)
 .debug_loc     0x00002879       0x26 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_pm.o)
 .debug_loc     0x0000289f      0x945 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_std.o)
 .debug_loc     0x000031e4       0x84 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_Dp.o)
 .debug_loc     0x00003268       0x56 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USB_isr.o)
 .debug_loc     0x000032be       0x84 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep3_dma.o)
 .debug_loc     0x00003342       0x84 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep2_dma.o)
 .debug_loc     0x000033c6       0x84 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep1_dma.o)
 .debug_loc     0x0000344a      0x1b8 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_5.o)
 .debug_loc     0x00003602      0x1b8 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_6.o)
 .debug_loc     0x000037ba      0x1b8 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_7.o)
 .debug_loc     0x00003972      0x1b8 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_8.o)
 .debug_loc     0x00003b2a       0x47 .\CortexM3\ARM_GCC_541\Debug\Design01.a(Count7_1.o)
 .debug_loc     0x00003b71      0x2f2 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .debug_loc     0x00003e63      0x64d .\CortexM3\ARM_GCC_541\Debug\Design01.a(CySpc.o)
 .debug_loc     0x000044b0       0x21 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyutils.o)
 .debug_loc     0x000044d1       0x6a .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cls.o)

.debug_macinfo
 *(.debug_macinfo)

.debug_ranges   0x00000000      0xbc0
 *(.debug_ranges)
 .debug_ranges  0x00000000       0x20 .\CortexM3\ARM_GCC_541\Debug\main.o
 .debug_ranges  0x00000020       0x48 .\CortexM3\ARM_GCC_541\Debug\DSP.o
 .debug_ranges  0x00000068       0x48 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .debug_ranges  0x000000b0       0x38 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .debug_ranges  0x000000e8       0xc8 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
 .debug_ranges  0x000001b0      0x290 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .debug_ranges  0x00000440       0x88 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .debug_ranges  0x000004c8       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(Control_Reg_1.o)
 .debug_ranges  0x000004e0       0xc8 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
 .debug_ranges  0x000005a8       0xd8 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 .debug_ranges  0x00000680       0x88 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
 .debug_ranges  0x00000708       0x38 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_episr.o)
 .debug_ranges  0x00000740       0x30 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_pm.o)
 .debug_ranges  0x00000770       0x70 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_std.o)
 .debug_ranges  0x000007e0       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_vnd.o)
 .debug_ranges  0x000007f0       0x38 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_Dp.o)
 .debug_ranges  0x00000828       0x70 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USB_isr.o)
 .debug_ranges  0x00000898       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep3_dma.o)
 .debug_ranges  0x000008b0       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep2_dma.o)
 .debug_ranges  0x000008c8       0x18 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep1_dma.o)
 .debug_ranges  0x000008e0       0x68 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_5.o)
 .debug_ranges  0x00000948       0x68 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_6.o)
 .debug_ranges  0x000009b0       0x68 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_7.o)
 .debug_ranges  0x00000a18       0x68 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_8.o)
 .debug_ranges  0x00000a80       0x48 .\CortexM3\ARM_GCC_541\Debug\Design01.a(Count7_1.o)
 .debug_ranges  0x00000ac8       0x70 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .debug_ranges  0x00000b38       0x68 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CySpc.o)
 .debug_ranges  0x00000ba0       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyutils.o)
 .debug_ranges  0x00000bb0       0x10 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cls.o)

.comment        0x00000000       0x6e
 .comment       0x00000000       0x6e .\CortexM3\ARM_GCC_541\Debug\main.o
                                 0x6f (size before relaxing)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\DSP.o
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Design01.a(Control_Reg_1.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_episr.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_pm.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_std.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_vnd.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_Dp.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Design01.a(USB_isr.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep3_dma.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep2_dma.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep1_dma.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_5.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_6.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_7.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_8.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Design01.a(Count7_1.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Design01.a(CySpc.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyutils.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cls.o)
 .comment       0x0000006e       0x6f .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_descr.o)

.debug_weaknames
 *(.debug_weaknames)

.debug_funcnames
 *(.debug_funcnames)

.debug_typenames
 *(.debug_typenames)

.debug_varnames
 *(.debug_varnames)

.note.gnu.arm.ident
 *(.note.gnu.arm.ident)

.ARM.attributes
                0x00000000       0x29
 *(.ARM.attributes)
 .ARM.attributes
                0x00000000       0x1d c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crti.o
 .ARM.attributes
                0x0000001d       0x2d c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtbegin.o
 .ARM.attributes
                0x0000004a       0x1b c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m/crt0.o
 .ARM.attributes
                0x00000065       0x33 .\CortexM3\ARM_GCC_541\Debug\main.o
 .ARM.attributes
                0x00000098       0x33 .\CortexM3\ARM_GCC_541\Debug\DSP.o
 .ARM.attributes
                0x000000cb       0x33 .\CortexM3\ARM_GCC_541\Debug\cyfitter_cfg.o
 .ARM.attributes
                0x000000fe       0x33 .\CortexM3\ARM_GCC_541\Debug\cymetadata.o
 .ARM.attributes
                0x00000131       0x33 .\CortexM3\ARM_GCC_541\Debug\Cm3Start.o
 .ARM.attributes
                0x00000164       0x33 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyDmac.o)
 .ARM.attributes
                0x00000197       0x33 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyLib.o)
 .ARM.attributes
                0x000001ca       0x33 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyPm.o)
 .ARM.attributes
                0x000001fd       0x33 .\CortexM3\ARM_GCC_541\Debug\Design01.a(Control_Reg_1.o)
 .ARM.attributes
                0x00000230       0x33 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1.o)
 .ARM.attributes
                0x00000263       0x33 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cdc.o)
 .ARM.attributes
                0x00000296       0x33 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_drv.o)
 .ARM.attributes
                0x000002c9       0x33 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_episr.o)
 .ARM.attributes
                0x000002fc       0x33 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_pm.o)
 .ARM.attributes
                0x0000032f       0x33 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_std.o)
 .ARM.attributes
                0x00000362       0x33 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_vnd.o)
 .ARM.attributes
                0x00000395       0x33 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_Dp.o)
 .ARM.attributes
                0x000003c8       0x33 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USB_isr.o)
 .ARM.attributes
                0x000003fb       0x33 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep3_dma.o)
 .ARM.attributes
                0x0000042e       0x33 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep2_dma.o)
 .ARM.attributes
                0x00000461       0x33 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_ep1_dma.o)
 .ARM.attributes
                0x00000494       0x33 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_5.o)
 .ARM.attributes
                0x000004c7       0x33 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_6.o)
 .ARM.attributes
                0x000004fa       0x33 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_7.o)
 .ARM.attributes
                0x0000052d       0x33 .\CortexM3\ARM_GCC_541\Debug\Design01.a(ShiftReg_8.o)
 .ARM.attributes
                0x00000560       0x33 .\CortexM3\ARM_GCC_541\Debug\Design01.a(Count7_1.o)
 .ARM.attributes
                0x00000593       0x21 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyBootAsmGnu.o)
 .ARM.attributes
                0x000005b4       0x33 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CyFlash.o)
 .ARM.attributes
                0x000005e7       0x33 .\CortexM3\ARM_GCC_541\Debug\Design01.a(CySpc.o)
 .ARM.attributes
                0x0000061a       0x33 .\CortexM3\ARM_GCC_541\Debug\Design01.a(cyutils.o)
 .ARM.attributes
                0x0000064d       0x33 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_cls.o)
 .ARM.attributes
                0x00000680       0x33 .\CortexM3\ARM_GCC_541\Debug\Design01.a(USBUART_1_descr.o)
 .ARM.attributes
                0x000006b3       0x2d c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-errno.o)
 .ARM.attributes
                0x000006e0       0x2d c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-exit.o)
 .ARM.attributes
                0x0000070d       0x2d c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-impure.o)
 .ARM.attributes
                0x0000073a       0x2d c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-init.o)
 .ARM.attributes
                0x00000767       0x2d c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memcpy-stub.o)
 .ARM.attributes
                0x00000794       0x2d c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/../../../../arm-none-eabi/lib/armv7-m\libg_nano.a(lib_a-memset.o)
 .ARM.attributes
                0x000007c1       0x2d c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtend.o
 .ARM.attributes
                0x000007ee       0x1d c:/program files (x86)/cypress/psoc creator/4.2/psoc creator/import/gnu/arm/5.4.1/bin/../lib/gcc/arm-none-eabi/5.4.1/armv7-m/crtn.o

/DISCARD/
 *(.note.GNU-stack)
OUTPUT(G:\DSA\PORIGE\Workspace03\Design01.cydsn\CortexM3\ARM_GCC_541\Debug\Design01.elf elf32-littlearm)
