INFO-FLOW: Workspace C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1 opened at Tue Oct 28 18:15:20 +1100 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 3.573 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.709 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 3.806 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.158 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./srcnn_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
Execute     set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
Execute   csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.245 seconds; current allocated memory: 1.045 GB.
Execute       set_directive_top srcnn -name=srcnn 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'src/conv1.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/conv1.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/conv1.cpp -foptimization-record-file=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.2 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/clang.err.log
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang-tidy.loop-label.err.log
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'src/srcnn.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling src/srcnn.cpp as C++
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang src/srcnn.cpp -foptimization-record-file=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx/Vitis_HLS/2023.1/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -I /usr/include/x86_64-linux-gnu -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.cpp.clang.err.log
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/clang.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/clang.err.log
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:527:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:528:9)
WARNING: [HLS 207-5531] 'Resource pragma' is deprecated, use 'bind_op/bind_storage pragma' instead (src/srcnn.cpp:529:9)
Execute       clang_tidy xilinx-systemc-detector -desc systemc-detector C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/.systemc_flag -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.653 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute       clang_tidy xilinx-directive2pragma -desc directive2pragma C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  -directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/all.directive.json -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0
Command       clang_tidy done; 0.806 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 0.8 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute       clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp std=gnu++14 -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang-tidy.loop-label.err.log
Execute         source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/yaml.tcl 
Command       clang_tidy done; 1.123 sec.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -- -std=gnu++14 -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-109] As the loop counter is not increased by 1, the compiler may not successfully process the dataflow loop (src/srcnn.cpp:618:28)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:636:35)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:636:42)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:637:38)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:637:45)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:637:53)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:637:60)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:637:68)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:638:34)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:638:41)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:638:49)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:638:56)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:639:42)
WARNING: [HLS 214-113] Either use an argument of the function or declare the variable inside the dataflow loop body (src/srcnn.cpp:639:49)
Execute       send_msg_by_id WARNING @200-471@%s%s 14 src/srcnn.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 14 issue(s) in file src/srcnn.cpp
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Command       ap_part_info done; 0.102 sec.
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -fno-threadsafe-statics -fno-use-cxa-atexit -std=gnu++14 -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot -I C:/Xilinx/Vitis_HLS/2023.1/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E2__ -g -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.pp.0.cpp.clang.err.log
WARNING: [HLS 207-5292] unused parameter 'h0' (src/srcnn.cpp:289:8)
WARNING: [HLS 207-5292] unused parameter 'w0' (src/srcnn.cpp:289:16)
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 6.74 seconds; current allocated memory: 1.048 GB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute       run_link_or_opt -out C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.g.bc" "C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1.g.bc C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.g.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute       run_link_or_opt -out C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsm_39.bc C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libhlsmc++_39.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
INFO-FLOW: 
Command       run_link_or_opt done; 1.471 sec.
Execute       run_link_or_opt -opt -out C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=srcnn -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=srcnn -reflow-float-conversion -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command       run_link_or_opt done; 0.741 sec.
Execute       run_link_or_opt -out C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/llvm-link C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx/Vitis_HLS/2023.1/win64/lib/libfloatconversion_39.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
INFO-FLOW: 
Execute       run_link_or_opt -opt -out C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=srcnn 
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=srcnn -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: 
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute       send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute       is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang exec: C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=srcnn -mllvm -hls-db-dir -mllvm C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -enable-fp-thr=0 -mllvm -reflow-bdd-simplify-threshold=1024 -mllvm -reflow-fanout-threshold=16 -mllvm -assume-maxi-align=1 -mllvm -reflow-pipeline-style-llvm-setting=2 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-array-partition=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=1024 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=10 -x ir C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx/Vitis_HLS/2023.1/common/technology\xilinx/common/platform.db} -hls-platform-name=zynquplus_medium -device-resource-info=BRAM_288.000000_DSP_1248.000000_FF_234240.000000_LUT_117120.000000_SLICE_14640.000000_URAM_64.000000 -device-name-info=xck26-sfvc784-2LV-c > C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.out.log 2> C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log
INFO: [HLS 214-377] Adding 'w' into disaggregation list because there's array-partition pragma applied on the struct field (src/srcnn.cpp:154:9)
INFO: [HLS 214-210] Disaggregating variable 'w' (src/srcnn.cpp:153:14)
INFO: [HLS 214-291] Loop 'CopyW2_ky' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:573:9)
INFO: [HLS 214-291] Loop 'CopyW2_kx' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:575:11)
INFO: [HLS 214-291] Loop 'Out_writey' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:419:3)
INFO: [HLS 214-291] Loop 'Out_writex' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:421:5)
INFO: [HLS 214-291] Loop 'Conv3_kx' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:365:10)
INFO: [HLS 214-291] Loop 'Conv3_inv8_dot' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:369:12)
INFO: [HLS 214-291] Loop 'Conv3_inner_dot' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:378:14)
INFO: [HLS 214-291] Loop 'Conv1_ky' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:226:9)
INFO: [HLS 214-291] Loop 'Conv1_kx' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:229:11)
INFO: [HLS 214-291] Loop 'Conv2_dot32' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:240:9)
INFO: [HLS 214-291] Loop 'Shift_win9x9_row' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:123:5)
INFO: [HLS 214-291] Loop 'Shift_win9x9_col' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:127:7)
INFO: [HLS 214-291] Loop 'ReadLBto9x9' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:135:5)
INFO: [HLS 214-291] Loop 'Shift_lb1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:144:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_155_1' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:155:20)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_157_2' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:157:20)
INFO: [HLS 214-291] Loop 'InputTileHread' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:76:3)
INFO: [HLS 214-291] Loop 'InputTileWread' is marked as complete unroll implied by the pipeline pragma (src/srcnn.cpp:82:5)
INFO: [HLS 214-186] Unrolling loop 'CopyW2_ky' (src/srcnn.cpp:573:9) in function 'srcnn' completely with a factor of 1 (src/srcnn.cpp:434:0)
INFO: [HLS 214-186] Unrolling loop 'CopyW2_kx' (src/srcnn.cpp:575:11) in function 'srcnn' completely with a factor of 1 (src/srcnn.cpp:434:0)
INFO: [HLS 214-186] Unrolling loop 'Shift_win5x5_row' (src/srcnn.cpp:323:6) in function 'conv3_stream' completely with a factor of 5 (src/srcnn.cpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'Shift_win5x5_col' (src/srcnn.cpp:327:8) in function 'conv3_stream' completely with a factor of 4 (src/srcnn.cpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'ReadLBto5x5' (src/srcnn.cpp:335:6) in function 'conv3_stream' completely with a factor of 4 (src/srcnn.cpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'Shift_lb2' (src/srcnn.cpp:345:6) in function 'conv3_stream' completely with a factor of 3 (src/srcnn.cpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'Conv3_kx' (src/srcnn.cpp:365:10) in function 'conv3_stream' completely with a factor of 5 (src/srcnn.cpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'Conv3_inv8_dot' (src/srcnn.cpp:369:12) in function 'conv3_stream' completely with a factor of 4 (src/srcnn.cpp:290:0)
INFO: [HLS 214-186] Unrolling loop 'Conv3_inner_dot' (src/srcnn.cpp:378:14) in function 'conv3_stream' completely with a factor of 8 (src/srcnn.cpp:290:0)
INFO: [HLS 214-188] Unrolling loop 'Init_Conv2Out_biases' (src/srcnn.cpp:212:7) in function 'conv1conv2_from_windows' partially with a factor of 8 (src/srcnn.cpp:188:0)
INFO: [HLS 214-186] Unrolling loop 'Conv1_ky' (src/srcnn.cpp:226:9) in function 'conv1conv2_from_windows' completely with a factor of 9 (src/srcnn.cpp:188:0)
INFO: [HLS 214-186] Unrolling loop 'Conv1_kx' (src/srcnn.cpp:229:11) in function 'conv1conv2_from_windows' completely with a factor of 9 (src/srcnn.cpp:188:0)
INFO: [HLS 214-186] Unrolling loop 'Conv2_dot32' (src/srcnn.cpp:240:9) in function 'conv1conv2_from_windows' completely with a factor of 32 (src/srcnn.cpp:188:0)
INFO: [HLS 214-188] Unrolling loop 'Push_conv2pix_out' (src/srcnn.cpp:249:7) in function 'conv1conv2_from_windows' partially with a factor of 8 (src/srcnn.cpp:188:0)
INFO: [HLS 214-186] Unrolling loop 'Shift_win9x9_row' (src/srcnn.cpp:123:5) in function 'make_win9' completely with a factor of 9 (src/srcnn.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'Shift_win9x9_col' (src/srcnn.cpp:127:7) in function 'make_win9' completely with a factor of 8 (src/srcnn.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'ReadLBto9x9' (src/srcnn.cpp:135:5) in function 'make_win9' completely with a factor of 8 (src/srcnn.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'Shift_lb1' (src/srcnn.cpp:144:5) in function 'make_win9' completely with a factor of 7 (src/srcnn.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_155_1' (src/srcnn.cpp:155:20) in function 'make_win9' completely with a factor of 9 (src/srcnn.cpp:96:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_157_2' (src/srcnn.cpp:157:20) in function 'make_win9' completely with a factor of 9 (src/srcnn.cpp:96:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b3_loc': Complete partitioning on dimension 1. (src/srcnn.cpp:493:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc': Complete partitioning on dimension 1. (src/srcnn.cpp:491:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc': Complete partitioning on dimension 1. (src/srcnn.cpp:489:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc': Cyclic partitioning with factor 8 on dimension 2. Complete partitioning on dimension 4. (src/srcnn.cpp:492:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w2_loc': Cyclic partitioning with factor 8 on dimension 1. (src/srcnn.cpp:490:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc': Complete partitioning on dimension 3. Complete partitioning on dimension 4. (src/srcnn.cpp:488:0)
INFO: [HLS 214-248] Applying array_partition to 'lb1': Complete partitioning on dimension 1. (src/srcnn.cpp:104:11)
INFO: [HLS 214-248] Applying array_partition to 'acc2': Cyclic partitioning with factor 8 on dimension 1. (src/srcnn.cpp:207:14)
INFO: [HLS 214-248] Applying array_partition to 'lb2': Complete partitioning on dimension 1. (src/srcnn.cpp:305:18)
INFO: [HLS 214-248] Applying array_partition to 'win2': Complete partitioning on dimension 1. Complete partitioning on dimension 2. Complete partitioning on dimension 3. (src/srcnn.cpp:309:16)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it. (src/srcnn.cpp:527:9)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it. (src/srcnn.cpp:528:9)
WARNING: [HLS 214-322] Unsuported scalar variable on pragma 'Resource/Bind_Storage', ignore it. (src/srcnn.cpp:529:9)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_win' with compact=bit mode in 1297-bits (src/srcnn.cpp:273:22)
INFO: [HLS 214-241] Aggregating fifo (hls::stream) variable 's_f2' with compact=bit mode in 512-bits (src/srcnn.cpp:622:34)
INFO: [HLS 214-115] Multiple burst writes of variable length and bit width 32 in loop 'Out_writex'(src/srcnn.cpp:421:5) has been inferred on bundle 'gmem_out'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:421:5)
INFO: [HLS 214-115] Multiple burst reads of length 800 and bit width 32 in loop 'CopyW3_inft'(src/srcnn.cpp:586:5) has been inferred on bundle 'gmem_w3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (src/srcnn.cpp:586:5)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 26.438 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.005 seconds; current allocated memory: 1.051 GB.
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top srcnn -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.0.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command         transform done; 1.463 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.519 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.1.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.2.prechk.bc -f 
Command         transform done; 1.598 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
WARNING: [SYNCHK 200-23] src/srcnn.cpp:422: variable-indexed range selection may cause suboptimal QoR.
INFO: [SYNCHK 200-10] 0 error(s), 1 warning(s).
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.714 seconds; current allocated memory: 1.098 GB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.g.1.bc to C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -scalar-auto-dep-elim -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -directive-preproc -canonicalize-dataflow -dce -globaldce -scalar-preprocessing -scalar-propagation2 -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.o.1.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-510] Pipelining loop 'Init_Conv2Out_biases' (src/srcnn.cpp:212) in function 'conv1conv2_from_windows' automatically.
INFO: [XFORM 203-510] Pipelining loop 'CopyW1_kx' (src/srcnn.cpp:558) in function 'srcnn' automatically.
INFO: [XFORM 203-510] Pipelining loop 'CopyW3_kx' (src/srcnn.cpp:592) in function 'srcnn' automatically.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'store_stream' (src/srcnn.cpp:411:35).
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'load_tile_to_stream' (src/srcnn.cpp:65:19).
WARNING: [HLS 200-936] Cannot unroll loop 'Out_writey' (src/srcnn.cpp:419) in function 'store_stream': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'Out_writex' (src/srcnn.cpp:421) in function 'store_stream': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'InputTileHread' (src/srcnn.cpp:76) in function 'load_tile_to_stream': cannot completely unroll a loop with a variable trip count.
WARNING: [HLS 200-936] Cannot unroll loop 'InputTileWread' (src/srcnn.cpp:82) in function 'load_tile_to_stream': cannot completely unroll a loop with a variable trip count.
WARNING: [XFORM 203-713] Disabling dataflow-in-loop for loop IT_w0 at src/srcnn.cpp:618 in function 'srcnn': cannot recognize loop index variable. The generated RTL may not be functionally correct. Please convert it into a for loop with a fixed iteration count.
INFO: [XFORM 203-712] Applying dataflow to function 'conv1conv2_stream4' (src/srcnn.cpp:274:7), detected/extracted 3 process function(s): 
	 'entry_proc'
	 'make_win97'
	 'conv1conv2_from_windows8'.
INFO: [XFORM 203-712] Applying dataflow to function 'dataflow_in_loop_IT_w0.1' (src/srcnn.cpp:621:29), detected/extracted 6 process function(s): 
	 'entry_proc16'
	 'dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2'
	 'load_tile_to_stream3'
	 'conv1conv2_stream4'
	 'conv3_stream5'
	 'store_stream6'.
Command         transform done; 6.778 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/srcnn.cpp:421:5) to (src/srcnn.cpp:421:5) in function 'store_stream6'... converting 10 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/srcnn.cpp:558:18) to (src/srcnn.cpp:560:33) in function 'srcnn'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/srcnn.cpp:551:14) to (src/srcnn.cpp:553:18) in function 'srcnn'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/srcnn.cpp:571:9) to (src/srcnn.cpp:576:36) in function 'srcnn'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/srcnn.cpp:566:14) to (src/srcnn.cpp:568:13) in function 'srcnn'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/srcnn.cpp:592:18) to (src/srcnn.cpp:594:35) in function 'srcnn'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/srcnn.cpp:583:28) to (src/srcnn.cpp:586:5) in function 'srcnn'... converting 30 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/srcnn.cpp:82:5) to (src/srcnn.cpp:82:5) in function 'load_tile_to_stream3'... converting 28 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/srcnn.cpp:363:9) to (src/srcnn.cpp:361:8) in function 'conv3_stream5'... converting 321 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/srcnn.cpp:395:10) to (src/srcnn.cpp:316:4) in function 'conv3_stream5'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/srcnn.cpp:220:9) to (src/srcnn.cpp:219:7) in function 'conv1conv2_from_windows8'... converting 227 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (src/srcnn.cpp:250:9) to (src/srcnn.cpp:249:7) in function 'conv1conv2_from_windows8'... converting 17 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'srcnn' (src/srcnn.cpp:428:9)...3 expression(s) balanced.
Command         transform done; 2.297 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 8 seconds. CPU system time: 0 seconds. Elapsed time: 9.08 seconds; current allocated memory: 1.167 GB.
INFO-FLOW: Building ssdm...
Execute         transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -load-elim -read-loop-dep -loop-simplify -loop-extract-inner -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -bitwidth -dce -dump-loop-dep-to-ir -check-all-ssdm -dump-complexity-metric -cdfg-build C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.o.2.bc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 144 for loop 'win9x9_read_pix' in function 'make_win97'.
WARNING: [XFORM 203-561] Updating loop lower bound from 0 to 16 for loop 'win5x5_read_pix' in function 'conv3_stream5'.
INFO: [XFORM 203-541] Flattening a loop nest 'CopyW1_ky' (src/srcnn.cpp:555:7) in function 'srcnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'CopyW1_outft' (src/srcnn.cpp:551:5) in function 'srcnn' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'CopyW2_outft' (src/srcnn.cpp:566:5) in function 'srcnn' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'CopyW3_ky' (src/srcnn.cpp:589:7) in function 'srcnn'.
INFO: [XFORM 203-541] Flattening a loop nest 'CopyW3_inft' (src/srcnn.cpp:586:5) in function 'srcnn'.
WARNING: [HLS 200-960] Cannot flatten loop 'win5x5_read_pix' (src/srcnn.cpp:316:4) in function 'conv3_stream5' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
WARNING: [HLS 200-960] Cannot flatten loop 'Conv12_ox' (src/srcnn.cpp:202:5) in function 'conv1conv2_from_windows8' more than one sub loop.
INFO: [XFORM 203-541] Flattening a loop nest 'Conv12_oy' (src/srcnn.cpp:200:3) in function 'conv1conv2_from_windows8'.
Execute           auto_get_db
WARNING: [HLS 200-1614] Cosimulation may deadlock if process make_win97 has a streamed top-level array input and has predecessor processes. If a deadlock occurs, please consider converting the streamed array into an hls::stream
WARNING: [HLS 200-1449] Process conv1conv2_from_windows8 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process load_tile_to_stream3 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process conv1conv2_stream4 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process conv3_stream5 has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command         transform done; 6.034 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 6 seconds. CPU system time: 0 seconds. Elapsed time: 6.036 seconds; current allocated memory: 1.379 GB.
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 18.368 sec.
Command     elaborate done; 51.703 sec.
Execute     ap_eval exec zip -j C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'srcnn' ...
Execute       ap_set_top_model srcnn 
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2' to 'dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2'.
WARNING: [SYN 201-103] Legalizing function name 'dataflow_in_loop_IT_w0.1' to 'dataflow_in_loop_IT_w0_1'.
Execute       get_model_list srcnn -filter all-wo-channel -topdown 
Execute       preproc_iomode -model srcnn 
Execute       preproc_iomode -model dataflow_in_loop_IT_w0.1 
Execute       preproc_iomode -model store_stream6 
Execute       preproc_iomode -model conv3_stream5 
Execute       preproc_iomode -model conv3_stream5_Pipeline_Conv3_ky 
Execute       preproc_iomode -model conv1conv2_stream4 
Execute       preproc_iomode -model conv1conv2_from_windows8 
Execute       preproc_iomode -model conv1conv2_from_windows8_Pipeline_Push_conv2pix_out 
Execute       preproc_iomode -model conv1conv2_from_windows8_Pipeline_Conv1_outftmaps 
Execute       preproc_iomode -model conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases 
Execute       preproc_iomode -model make_win97 
Execute       preproc_iomode -model make_win97_Pipeline_win9x9_read_pix 
Execute       preproc_iomode -model entry_proc 
Execute       preproc_iomode -model load_tile_to_stream3 
Execute       preproc_iomode -model dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2 
Execute       preproc_iomode -model entry_proc16 
Execute       preproc_iomode -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       preproc_iomode -model srcnn_Pipeline_CopyW2_inft 
Execute       preproc_iomode -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       get_model_list srcnn -filter all-wo-channel 
INFO-FLOW: Model list for configure: srcnn_Pipeline_CopyW1_ky_CopyW1_kx srcnn_Pipeline_CopyW2_inft srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx entry_proc16 dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2 load_tile_to_stream3 entry_proc make_win97_Pipeline_win9x9_read_pix make_win97 conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases conv1conv2_from_windows8_Pipeline_Conv1_outftmaps conv1conv2_from_windows8_Pipeline_Push_conv2pix_out conv1conv2_from_windows8 conv1conv2_stream4 conv3_stream5_Pipeline_Conv3_ky conv3_stream5 store_stream6 dataflow_in_loop_IT_w0.1 srcnn
INFO-FLOW: Configuring Module : srcnn_Pipeline_CopyW1_ky_CopyW1_kx ...
Execute       set_default_model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       apply_spec_resource_limit srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
INFO-FLOW: Configuring Module : srcnn_Pipeline_CopyW2_inft ...
Execute       set_default_model srcnn_Pipeline_CopyW2_inft 
Execute       apply_spec_resource_limit srcnn_Pipeline_CopyW2_inft 
INFO-FLOW: Configuring Module : srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx ...
Execute       set_default_model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       apply_spec_resource_limit srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
INFO-FLOW: Configuring Module : entry_proc16 ...
Execute       set_default_model entry_proc16 
Execute       apply_spec_resource_limit entry_proc16 
INFO-FLOW: Configuring Module : dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2 ...
Execute       set_default_model dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2 
Execute       apply_spec_resource_limit dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2 
INFO-FLOW: Configuring Module : load_tile_to_stream3 ...
Execute       set_default_model load_tile_to_stream3 
Execute       apply_spec_resource_limit load_tile_to_stream3 
INFO-FLOW: Configuring Module : entry_proc ...
Execute       set_default_model entry_proc 
Execute       apply_spec_resource_limit entry_proc 
INFO-FLOW: Configuring Module : make_win97_Pipeline_win9x9_read_pix ...
Execute       set_default_model make_win97_Pipeline_win9x9_read_pix 
Execute       apply_spec_resource_limit make_win97_Pipeline_win9x9_read_pix 
INFO-FLOW: Configuring Module : make_win97 ...
Execute       set_default_model make_win97 
Execute       apply_spec_resource_limit make_win97 
INFO-FLOW: Configuring Module : conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases ...
Execute       set_default_model conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases 
Execute       apply_spec_resource_limit conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases 
INFO-FLOW: Configuring Module : conv1conv2_from_windows8_Pipeline_Conv1_outftmaps ...
Execute       set_default_model conv1conv2_from_windows8_Pipeline_Conv1_outftmaps 
Execute       apply_spec_resource_limit conv1conv2_from_windows8_Pipeline_Conv1_outftmaps 
INFO-FLOW: Configuring Module : conv1conv2_from_windows8_Pipeline_Push_conv2pix_out ...
Execute       set_default_model conv1conv2_from_windows8_Pipeline_Push_conv2pix_out 
Execute       apply_spec_resource_limit conv1conv2_from_windows8_Pipeline_Push_conv2pix_out 
INFO-FLOW: Configuring Module : conv1conv2_from_windows8 ...
Execute       set_default_model conv1conv2_from_windows8 
Execute       apply_spec_resource_limit conv1conv2_from_windows8 
INFO-FLOW: Configuring Module : conv1conv2_stream4 ...
Execute       set_default_model conv1conv2_stream4 
Execute       apply_spec_resource_limit conv1conv2_stream4 
INFO-FLOW: Configuring Module : conv3_stream5_Pipeline_Conv3_ky ...
Execute       set_default_model conv3_stream5_Pipeline_Conv3_ky 
Execute       apply_spec_resource_limit conv3_stream5_Pipeline_Conv3_ky 
INFO-FLOW: Configuring Module : conv3_stream5 ...
Execute       set_default_model conv3_stream5 
Execute       apply_spec_resource_limit conv3_stream5 
INFO-FLOW: Configuring Module : store_stream6 ...
Execute       set_default_model store_stream6 
Execute       apply_spec_resource_limit store_stream6 
INFO-FLOW: Configuring Module : dataflow_in_loop_IT_w0.1 ...
Execute       set_default_model dataflow_in_loop_IT_w0.1 
Execute       apply_spec_resource_limit dataflow_in_loop_IT_w0.1 
INFO-FLOW: Configuring Module : srcnn ...
Execute       set_default_model srcnn 
Execute       apply_spec_resource_limit srcnn 
INFO-FLOW: Model list for preprocess: srcnn_Pipeline_CopyW1_ky_CopyW1_kx srcnn_Pipeline_CopyW2_inft srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx entry_proc16 dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2 load_tile_to_stream3 entry_proc make_win97_Pipeline_win9x9_read_pix make_win97 conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases conv1conv2_from_windows8_Pipeline_Conv1_outftmaps conv1conv2_from_windows8_Pipeline_Push_conv2pix_out conv1conv2_from_windows8 conv1conv2_stream4 conv3_stream5_Pipeline_Conv3_ky conv3_stream5 store_stream6 dataflow_in_loop_IT_w0.1 srcnn
INFO-FLOW: Preprocessing Module: srcnn_Pipeline_CopyW1_ky_CopyW1_kx ...
Execute       set_default_model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       cdfg_preprocess -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       rtl_gen_preprocess srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
INFO-FLOW: Preprocessing Module: srcnn_Pipeline_CopyW2_inft ...
Execute       set_default_model srcnn_Pipeline_CopyW2_inft 
Execute       cdfg_preprocess -model srcnn_Pipeline_CopyW2_inft 
Execute       rtl_gen_preprocess srcnn_Pipeline_CopyW2_inft 
INFO-FLOW: Preprocessing Module: srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx ...
Execute       set_default_model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       cdfg_preprocess -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       rtl_gen_preprocess srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
INFO-FLOW: Preprocessing Module: entry_proc16 ...
Execute       set_default_model entry_proc16 
Execute       cdfg_preprocess -model entry_proc16 
Execute       rtl_gen_preprocess entry_proc16 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2 ...
Execute       set_default_model dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2 
Execute       cdfg_preprocess -model dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2 
Execute       rtl_gen_preprocess dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2 
INFO-FLOW: Preprocessing Module: load_tile_to_stream3 ...
Execute       set_default_model load_tile_to_stream3 
Execute       cdfg_preprocess -model load_tile_to_stream3 
Execute       rtl_gen_preprocess load_tile_to_stream3 
INFO-FLOW: Preprocessing Module: entry_proc ...
Execute       set_default_model entry_proc 
Execute       cdfg_preprocess -model entry_proc 
Execute       rtl_gen_preprocess entry_proc 
INFO-FLOW: Preprocessing Module: make_win97_Pipeline_win9x9_read_pix ...
Execute       set_default_model make_win97_Pipeline_win9x9_read_pix 
Execute       cdfg_preprocess -model make_win97_Pipeline_win9x9_read_pix 
Execute       rtl_gen_preprocess make_win97_Pipeline_win9x9_read_pix 
INFO-FLOW: Preprocessing Module: make_win97 ...
Execute       set_default_model make_win97 
Execute       cdfg_preprocess -model make_win97 
Execute       rtl_gen_preprocess make_win97 
INFO-FLOW: Preprocessing Module: conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases ...
Execute       set_default_model conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases 
Execute       cdfg_preprocess -model conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases 
Execute       rtl_gen_preprocess conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases 
INFO-FLOW: Preprocessing Module: conv1conv2_from_windows8_Pipeline_Conv1_outftmaps ...
Execute       set_default_model conv1conv2_from_windows8_Pipeline_Conv1_outftmaps 
Execute       cdfg_preprocess -model conv1conv2_from_windows8_Pipeline_Conv1_outftmaps 
Execute       rtl_gen_preprocess conv1conv2_from_windows8_Pipeline_Conv1_outftmaps 
INFO-FLOW: Preprocessing Module: conv1conv2_from_windows8_Pipeline_Push_conv2pix_out ...
Execute       set_default_model conv1conv2_from_windows8_Pipeline_Push_conv2pix_out 
Execute       cdfg_preprocess -model conv1conv2_from_windows8_Pipeline_Push_conv2pix_out 
Execute       rtl_gen_preprocess conv1conv2_from_windows8_Pipeline_Push_conv2pix_out 
INFO-FLOW: Preprocessing Module: conv1conv2_from_windows8 ...
Execute       set_default_model conv1conv2_from_windows8 
Execute       cdfg_preprocess -model conv1conv2_from_windows8 
Execute       rtl_gen_preprocess conv1conv2_from_windows8 
INFO-FLOW: Preprocessing Module: conv1conv2_stream4 ...
Execute       set_default_model conv1conv2_stream4 
Execute       cdfg_preprocess -model conv1conv2_stream4 
Execute       rtl_gen_preprocess conv1conv2_stream4 
INFO-FLOW: Preprocessing Module: conv3_stream5_Pipeline_Conv3_ky ...
Execute       set_default_model conv3_stream5_Pipeline_Conv3_ky 
Execute       cdfg_preprocess -model conv3_stream5_Pipeline_Conv3_ky 
Execute       rtl_gen_preprocess conv3_stream5_Pipeline_Conv3_ky 
INFO-FLOW: Preprocessing Module: conv3_stream5 ...
Execute       set_default_model conv3_stream5 
Execute       cdfg_preprocess -model conv3_stream5 
Command       cdfg_preprocess done; 0.496 sec.
Execute       rtl_gen_preprocess conv3_stream5 
INFO-FLOW: Preprocessing Module: store_stream6 ...
Execute       set_default_model store_stream6 
Execute       cdfg_preprocess -model store_stream6 
Execute       rtl_gen_preprocess store_stream6 
INFO-FLOW: Preprocessing Module: dataflow_in_loop_IT_w0.1 ...
Execute       set_default_model dataflow_in_loop_IT_w0.1 
Execute       cdfg_preprocess -model dataflow_in_loop_IT_w0.1 
Execute       rtl_gen_preprocess dataflow_in_loop_IT_w0.1 
INFO-FLOW: Preprocessing Module: srcnn ...
Execute       set_default_model srcnn 
Execute       cdfg_preprocess -model srcnn 
Execute       rtl_gen_preprocess srcnn 
INFO-FLOW: Model list for synthesis: srcnn_Pipeline_CopyW1_ky_CopyW1_kx srcnn_Pipeline_CopyW2_inft srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx entry_proc16 dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2 load_tile_to_stream3 entry_proc make_win97_Pipeline_win9x9_read_pix make_win97 conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases conv1conv2_from_windows8_Pipeline_Conv1_outftmaps conv1conv2_from_windows8_Pipeline_Push_conv2pix_out conv1conv2_from_windows8 conv1conv2_stream4 conv3_stream5_Pipeline_Conv3_ky conv3_stream5 store_stream6 dataflow_in_loop_IT_w0.1 srcnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn_Pipeline_CopyW1_ky_CopyW1_kx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       schedule -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CopyW1_ky_CopyW1_kx'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'CopyW1_ky_CopyW1_kx'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.549 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.494 seconds; current allocated memory: 1.394 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.sched.adb -f 
INFO-FLOW: Finish scheduling srcnn_Pipeline_CopyW1_ky_CopyW1_kx.
Execute       set_default_model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       bind -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.137 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.284 seconds; current allocated memory: 1.396 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.bind.adb -f 
INFO-FLOW: Finish binding srcnn_Pipeline_CopyW1_ky_CopyW1_kx.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn_Pipeline_CopyW2_inft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model srcnn_Pipeline_CopyW2_inft 
Execute       schedule -model srcnn_Pipeline_CopyW2_inft 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CopyW2_inft'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 13, loop 'CopyW2_inft'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.389 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.577 seconds; current allocated memory: 1.396 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.sched.adb -f 
INFO-FLOW: Finish scheduling srcnn_Pipeline_CopyW2_inft.
Execute       set_default_model srcnn_Pipeline_CopyW2_inft 
Execute       bind -model srcnn_Pipeline_CopyW2_inft 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.11 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.396 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.bind.adb -f 
INFO-FLOW: Finish binding srcnn_Pipeline_CopyW2_inft.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       schedule -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CopyW3_inft_CopyW3_ky_CopyW3_kx'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 5, loop 'CopyW3_inft_CopyW3_ky_CopyW3_kx'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.48 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.596 seconds; current allocated memory: 1.397 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.sched.adb -f 
INFO-FLOW: Finish scheduling srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.
Execute       set_default_model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       bind -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.191 seconds; current allocated memory: 1.397 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.bind.adb -f 
INFO-FLOW: Finish binding srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc16 
Execute       schedule -model entry_proc16 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.397 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc16.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc16.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc16.
Execute       set_default_model entry_proc16 
Execute       bind -model entry_proc16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.113 seconds; current allocated memory: 1.397 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc16.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc16.bind.adb -f 
INFO-FLOW: Finish binding entry_proc16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2 
Execute       schedule -model dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.126 seconds; current allocated memory: 1.397 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2.
Execute       set_default_model dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2 
Execute       bind -model dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.101 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.397 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_tile_to_stream3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model load_tile_to_stream3 
Execute       schedule -model load_tile_to_stream3 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_tile_to_stream3': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'load_tile_to_stream3': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.429 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.506 seconds; current allocated memory: 1.398 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_to_stream3.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.109 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_to_stream3.sched.adb -f 
INFO-FLOW: Finish scheduling load_tile_to_stream3.
Execute       set_default_model load_tile_to_stream3 
Execute       bind -model load_tile_to_stream3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.127 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.398 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_to_stream3.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_to_stream3.bind.adb -f 
INFO-FLOW: Finish binding load_tile_to_stream3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model entry_proc 
Execute       schedule -model entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.398 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling entry_proc.
Execute       set_default_model entry_proc 
Execute       bind -model entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.101 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.398 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.bind.adb -f 
INFO-FLOW: Finish binding entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_win97_Pipeline_win9x9_read_pix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model make_win97_Pipeline_win9x9_read_pix 
Execute       schedule -model make_win97_Pipeline_win9x9_read_pix 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'win9x9_read_pix'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'win9x9_read_pix'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.248 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 1.401 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/make_win97_Pipeline_win9x9_read_pix.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/make_win97_Pipeline_win9x9_read_pix.sched.adb -f 
INFO-FLOW: Finish scheduling make_win97_Pipeline_win9x9_read_pix.
Execute       set_default_model make_win97_Pipeline_win9x9_read_pix 
Execute       bind -model make_win97_Pipeline_win9x9_read_pix 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.106 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.186 seconds; current allocated memory: 1.401 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/make_win97_Pipeline_win9x9_read_pix.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/make_win97_Pipeline_win9x9_read_pix.bind.adb -f 
INFO-FLOW: Finish binding make_win97_Pipeline_win9x9_read_pix.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'make_win97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model make_win97 
Execute       schedule -model make_win97 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.232 seconds; current allocated memory: 1.401 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/make_win97.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/make_win97.sched.adb -f 
INFO-FLOW: Finish scheduling make_win97.
Execute       set_default_model make_win97 
Execute       bind -model make_win97 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.101 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.402 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/make_win97.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/make_win97.bind.adb -f 
INFO-FLOW: Finish binding make_win97.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases 
Execute       schedule -model conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Init_Conv2Out_biases'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'Init_Conv2Out_biases'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.122 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.402 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases.sched.adb -f 
INFO-FLOW: Finish scheduling conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases.
Execute       set_default_model conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases 
Execute       bind -model conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.111 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.402 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases.bind.adb -f 
INFO-FLOW: Finish binding conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1conv2_from_windows8_Pipeline_Conv1_outftmaps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1conv2_from_windows8_Pipeline_Conv1_outftmaps 
Execute       schedule -model conv1conv2_from_windows8_Pipeline_Conv1_outftmaps 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv1_outftmaps'.
WARNING: [HLS 200-885] The II Violation in module 'conv1conv2_from_windows8_Pipeline_Conv1_outftmaps' (loop 'Conv1_outftmaps'): Unable to schedule 'load' operation ('srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_115', src/srcnn.cpp:242->src/srcnn.cpp:277->src/srcnn.cpp:637->src/srcnn.cpp:623) on array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7'.
INFO: [HLS 200-1470] Pipelining result : Target II = 3, Final II = 4, Depth = 37, loop 'Conv1_outftmaps'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 15.181 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 15 seconds. CPU system time: 0 seconds. Elapsed time: 15.269 seconds; current allocated memory: 1.597 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Conv1_outftmaps.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.381 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Conv1_outftmaps.sched.adb -f 
Command       db_write done; 0.659 sec.
INFO-FLOW: Finish scheduling conv1conv2_from_windows8_Pipeline_Conv1_outftmaps.
Execute       set_default_model conv1conv2_from_windows8_Pipeline_Conv1_outftmaps 
Execute       bind -model conv1conv2_from_windows8_Pipeline_Conv1_outftmaps 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.679 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.72 seconds; current allocated memory: 1.597 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Conv1_outftmaps.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.271 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Conv1_outftmaps.bind.adb -f 
Command       db_write done; 0.747 sec.
INFO-FLOW: Finish binding conv1conv2_from_windows8_Pipeline_Conv1_outftmaps.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1conv2_from_windows8_Pipeline_Push_conv2pix_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1conv2_from_windows8_Pipeline_Push_conv2pix_out 
Execute       schedule -model conv1conv2_from_windows8_Pipeline_Push_conv2pix_out 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Push_conv2pix_out'.
INFO: [HLS 200-1470] Pipelining result : Target II = 4, Final II = 4, Depth = 5, loop 'Push_conv2pix_out'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.288 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 1.371 seconds; current allocated memory: 1.597 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Push_conv2pix_out.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Push_conv2pix_out.sched.adb -f 
INFO-FLOW: Finish scheduling conv1conv2_from_windows8_Pipeline_Push_conv2pix_out.
Execute       set_default_model conv1conv2_from_windows8_Pipeline_Push_conv2pix_out 
Execute       bind -model conv1conv2_from_windows8_Pipeline_Push_conv2pix_out 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.118 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.183 seconds; current allocated memory: 1.597 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Push_conv2pix_out.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Push_conv2pix_out.bind.adb -f 
INFO-FLOW: Finish binding conv1conv2_from_windows8_Pipeline_Push_conv2pix_out.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1conv2_from_windows8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1conv2_from_windows8 
Execute       schedule -model conv1conv2_from_windows8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln200) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.359 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.472 seconds; current allocated memory: 1.597 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.192 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8.sched.adb -f 
INFO-FLOW: Finish scheduling conv1conv2_from_windows8.
Execute       set_default_model conv1conv2_from_windows8 
Execute       bind -model conv1conv2_from_windows8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.218 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.597 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.128 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8.bind.adb -f 
INFO-FLOW: Finish binding conv1conv2_from_windows8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv1conv2_stream4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv1conv2_stream4 
Execute       schedule -model conv1conv2_stream4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.349 seconds; current allocated memory: 1.597 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_stream4.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_stream4.sched.adb -f 
INFO-FLOW: Finish scheduling conv1conv2_stream4.
Execute       set_default_model conv1conv2_stream4 
Execute       bind -model conv1conv2_stream4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.128 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.597 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_stream4.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_stream4.bind.adb -f 
INFO-FLOW: Finish binding conv1conv2_stream4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_stream5_Pipeline_Conv3_ky' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_stream5_Pipeline_Conv3_ky 
Execute       schedule -model conv3_stream5_Pipeline_Conv3_ky 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Conv3_ky'.
WARNING: [HLS 200-880] The II Violation in module 'conv3_stream5_Pipeline_Conv3_ky' (loop 'Conv3_ky'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'select' operation ('acc', src/srcnn.cpp:388->src/srcnn.cpp:638->src/srcnn.cpp:623) and 'add' operation ('add_ln388', src/srcnn.cpp:388->src/srcnn.cpp:638->src/srcnn.cpp:623).
WARNING: [HLS 200-880] The II Violation in module 'conv3_stream5_Pipeline_Conv3_ky' (loop 'Conv3_ky'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'select' operation ('acc', src/srcnn.cpp:388->src/srcnn.cpp:638->src/srcnn.cpp:623) and 'add' operation ('add_ln388', src/srcnn.cpp:388->src/srcnn.cpp:638->src/srcnn.cpp:623).
WARNING: [HLS 200-880] The II Violation in module 'conv3_stream5_Pipeline_Conv3_ky' (loop 'Conv3_ky'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'add' operation ('add_ln388_30', src/srcnn.cpp:388->src/srcnn.cpp:638->src/srcnn.cpp:623) and 'add' operation ('add_ln388', src/srcnn.cpp:388->src/srcnn.cpp:638->src/srcnn.cpp:623).
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 4, Depth = 10, loop 'Conv3_ky'
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 19.239 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 18 seconds. CPU system time: 1 seconds. Elapsed time: 19.419 seconds; current allocated memory: 1.597 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_stream5_Pipeline_Conv3_ky.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.438 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_stream5_Pipeline_Conv3_ky.sched.adb -f 
Command       db_write done; 1.124 sec.
INFO-FLOW: Finish scheduling conv3_stream5_Pipeline_Conv3_ky.
Execute       set_default_model conv3_stream5_Pipeline_Conv3_ky 
Execute       bind -model conv3_stream5_Pipeline_Conv3_ky 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 1.545 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.109 seconds; current allocated memory: 1.597 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_stream5_Pipeline_Conv3_ky.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.462 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_stream5_Pipeline_Conv3_ky.bind.adb -f 
Command       db_write done; 1.252 sec.
INFO-FLOW: Finish binding conv3_stream5_Pipeline_Conv3_ky.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'conv3_stream5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model conv3_stream5 
Execute       schedule -model conv3_stream5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.105 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.888 seconds; current allocated memory: 1.597 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_stream5.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.307 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_stream5.sched.adb -f 
Command       db_write done; 0.233 sec.
INFO-FLOW: Finish scheduling conv3_stream5.
Execute       set_default_model conv3_stream5 
Execute       bind -model conv3_stream5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'lb2_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lb2_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lb2_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'lb2' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.856 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.397 seconds; current allocated memory: 1.597 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_stream5.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.247 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_stream5.bind.adb -f 
Command       db_write done; 0.292 sec.
INFO-FLOW: Finish binding conv3_stream5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'store_stream6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model store_stream6 
Execute       schedule -model store_stream6 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'store_stream6': contains subloop(s) that are not unrolled.
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for function 'store_stream6': contains subloop(s) that are not unrolled.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.251 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.855 seconds; current allocated memory: 1.597 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_stream6.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_stream6.sched.adb -f 
INFO-FLOW: Finish scheduling store_stream6.
Execute       set_default_model store_stream6 
Execute       bind -model store_stream6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.124 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.597 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_stream6.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_stream6.bind.adb -f 
INFO-FLOW: Finish binding store_stream6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'dataflow_in_loop_IT_w0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model dataflow_in_loop_IT_w0.1 
Execute       schedule -model dataflow_in_loop_IT_w0.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
WARNING: [HLS 200-1020] Increasing the depth of FIFO start_for_store_stream6_U0 (from entry_proc16_U0 to store_stream6_U0) to 5 to improve performance and/or avoid deadlocks.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.202 seconds; current allocated memory: 1.597 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0_1.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0_1.sched.adb -f 
INFO-FLOW: Finish scheduling dataflow_in_loop_IT_w0.1.
Execute       set_default_model dataflow_in_loop_IT_w0.1 
Execute       bind -model dataflow_in_loop_IT_w0.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.189 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.272 seconds; current allocated memory: 1.597 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0_1.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.235 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0_1.bind.adb -f 
INFO-FLOW: Finish binding dataflow_in_loop_IT_w0.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model srcnn 
Execute       schedule -model srcnn 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.116 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.438 seconds; current allocated memory: 1.597 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.sched.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.272 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.sched.adb -f 
INFO-FLOW: Finish scheduling srcnn.
Execute       set_default_model srcnn 
Execute       bind -model srcnn 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.336 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.704 seconds; current allocated memory: 1.597 GB.
Execute       syn_report -verbosereport -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.bind.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.32 sec.
Execute       db_write -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.bind.adb -f 
Command       db_write done; 0.118 sec.
INFO-FLOW: Finish binding srcnn.
Execute       get_model_list srcnn -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       rtl_gen_preprocess srcnn_Pipeline_CopyW2_inft 
Execute       rtl_gen_preprocess srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       rtl_gen_preprocess entry_proc16 
Execute       rtl_gen_preprocess dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2 
Execute       rtl_gen_preprocess load_tile_to_stream3 
Execute       rtl_gen_preprocess entry_proc 
Execute       rtl_gen_preprocess make_win97_Pipeline_win9x9_read_pix 
Execute       rtl_gen_preprocess make_win97 
Execute       rtl_gen_preprocess conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases 
Execute       rtl_gen_preprocess conv1conv2_from_windows8_Pipeline_Conv1_outftmaps 
Execute       rtl_gen_preprocess conv1conv2_from_windows8_Pipeline_Push_conv2pix_out 
Execute       rtl_gen_preprocess conv1conv2_from_windows8 
Execute       rtl_gen_preprocess conv1conv2_stream4 
Execute       rtl_gen_preprocess conv3_stream5_Pipeline_Conv3_ky 
Execute       rtl_gen_preprocess conv3_stream5 
Execute       rtl_gen_preprocess store_stream6 
Execute       rtl_gen_preprocess dataflow_in_loop_IT_w0.1 
Execute       rtl_gen_preprocess srcnn 
INFO-FLOW: Model list for RTL generation: srcnn_Pipeline_CopyW1_ky_CopyW1_kx srcnn_Pipeline_CopyW2_inft srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx entry_proc16 dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2 load_tile_to_stream3 entry_proc make_win97_Pipeline_win9x9_read_pix make_win97 conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases conv1conv2_from_windows8_Pipeline_Conv1_outftmaps conv1conv2_from_windows8_Pipeline_Push_conv2pix_out conv1conv2_from_windows8 conv1conv2_stream4 conv3_stream5_Pipeline_Conv3_ky conv3_stream5 store_stream6 dataflow_in_loop_IT_w0.1 srcnn
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn_Pipeline_CopyW1_ky_CopyW1_kx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model srcnn_Pipeline_CopyW1_ky_CopyW1_kx -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'srcnn_Pipeline_CopyW1_ky_CopyW1_kx' pipeline 'CopyW1_ky_CopyW1_kx' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn_Pipeline_CopyW1_ky_CopyW1_kx'.
Command       create_rtl_model done; 0.108 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.665 seconds; current allocated memory: 1.597 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl srcnn_Pipeline_CopyW1_ky_CopyW1_kx -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       gen_rtl srcnn_Pipeline_CopyW1_ky_CopyW1_kx -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
Execute       syn_report -csynth -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_Pipeline_CopyW1_ky_CopyW1_kx_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.108 sec.
Execute       syn_report -rtlxml -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_Pipeline_CopyW1_ky_CopyW1_kx_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.137 sec.
Execute       db_write -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.adb 
Command       db_write done; 0.152 sec.
Execute       db_write -model srcnn_Pipeline_CopyW1_ky_CopyW1_kx -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info srcnn_Pipeline_CopyW1_ky_CopyW1_kx -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn_Pipeline_CopyW2_inft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model srcnn_Pipeline_CopyW2_inft -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'srcnn_Pipeline_CopyW2_inft' pipeline 'CopyW2_inft' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn_Pipeline_CopyW2_inft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.079 seconds; current allocated memory: 1.597 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl srcnn_Pipeline_CopyW2_inft -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_srcnn_Pipeline_CopyW2_inft 
Execute       gen_rtl srcnn_Pipeline_CopyW2_inft -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_srcnn_Pipeline_CopyW2_inft 
Execute       syn_report -csynth -model srcnn_Pipeline_CopyW2_inft -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_Pipeline_CopyW2_inft_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model srcnn_Pipeline_CopyW2_inft -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_Pipeline_CopyW2_inft_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model srcnn_Pipeline_CopyW2_inft -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model srcnn_Pipeline_CopyW2_inft -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.adb 
Execute       db_write -model srcnn_Pipeline_CopyW2_inft -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info srcnn_Pipeline_CopyW2_inft -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx' pipeline 'CopyW3_inft_CopyW3_ky_CopyW3_kx' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx/m_axi_gmem_w3_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx'.
Command       create_rtl_model done; 0.48 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.111 seconds; current allocated memory: 1.597 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       gen_rtl srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
Execute       syn_report -csynth -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.108 sec.
Execute       syn_report -rtlxml -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.11 sec.
Execute       db_write -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.adb 
Command       db_write done; 0.124 sec.
Execute       db_write -model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc16 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc16.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.905 seconds; current allocated memory: 1.597 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc16 -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_entry_proc16 
Execute       gen_rtl entry_proc16 -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_entry_proc16 
Execute       syn_report -csynth -model entry_proc16 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/entry_proc16_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model entry_proc16 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/entry_proc16_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model entry_proc16 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc16.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model entry_proc16 -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc16.adb 
Execute       db_write -model entry_proc16 -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc16 -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.597 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2 -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2 
Execute       gen_rtl dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2 -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2 
Execute       syn_report -csynth -model dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2 -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2.adb 
Execute       db_write -model dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2 -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2 -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_tile_to_stream3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model load_tile_to_stream3 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_to_stream3.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_tile_to_stream3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.597 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl load_tile_to_stream3 -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_load_tile_to_stream3 
Execute       gen_rtl load_tile_to_stream3 -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_load_tile_to_stream3 
Execute       syn_report -csynth -model load_tile_to_stream3 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/load_tile_to_stream3_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model load_tile_to_stream3 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/load_tile_to_stream3_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model load_tile_to_stream3 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_to_stream3.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.112 sec.
Execute       db_write -model load_tile_to_stream3 -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_to_stream3.adb 
Execute       db_write -model load_tile_to_stream3 -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info load_tile_to_stream3 -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_to_stream3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model entry_proc -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.702 seconds; current allocated memory: 1.597 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl entry_proc -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_entry_proc 
Execute       gen_rtl entry_proc -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_entry_proc 
Execute       syn_report -csynth -model entry_proc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/entry_proc_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model entry_proc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/entry_proc_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model entry_proc -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model entry_proc -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.adb 
Execute       db_write -model entry_proc -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info entry_proc -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_win97_Pipeline_win9x9_read_pix' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model make_win97_Pipeline_win9x9_read_pix -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/make_win97_Pipeline_win9x9_read_pix.compgen.tcl 
WARNING: [HLS 200-2049] Adding the rewind optimization to the pipelined process 'win9x9_read_pix' with inout ports inside a dataflow region can result in the creation of loop-carried dependencies and errors. Use caution when adding the rewind optimization to such loops.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'make_win97_Pipeline_win9x9_read_pix' pipeline 'win9x9_read_pix' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_win97_Pipeline_win9x9_read_pix'.
Command       create_rtl_model done; 0.101 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.258 seconds; current allocated memory: 1.597 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl make_win97_Pipeline_win9x9_read_pix -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_make_win97_Pipeline_win9x9_read_pix 
Execute       gen_rtl make_win97_Pipeline_win9x9_read_pix -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_make_win97_Pipeline_win9x9_read_pix 
Execute       syn_report -csynth -model make_win97_Pipeline_win9x9_read_pix -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/make_win97_Pipeline_win9x9_read_pix_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model make_win97_Pipeline_win9x9_read_pix -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/make_win97_Pipeline_win9x9_read_pix_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model make_win97_Pipeline_win9x9_read_pix -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/make_win97_Pipeline_win9x9_read_pix.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model make_win97_Pipeline_win9x9_read_pix -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/make_win97_Pipeline_win9x9_read_pix.adb 
Execute       db_write -model make_win97_Pipeline_win9x9_read_pix -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info make_win97_Pipeline_win9x9_read_pix -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/make_win97_Pipeline_win9x9_read_pix 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'make_win97' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model make_win97 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/make_win97.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_9ns_17_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'make_win97'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_make_win97_lb1_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.727 seconds; current allocated memory: 1.597 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl make_win97 -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_make_win97 
Execute       gen_rtl make_win97 -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_make_win97 
Execute       syn_report -csynth -model make_win97 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/make_win97_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model make_win97 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/make_win97_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model make_win97 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/make_win97.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model make_win97 -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/make_win97.adb 
Execute       db_write -model make_win97 -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info make_win97 -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/make_win97 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'mux_25_5_16_1_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.597 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases 
Execute       gen_rtl conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases 
Execute       syn_report -csynth -model conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases.adb 
Execute       db_write -model conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1conv2_from_windows8_Pipeline_Conv1_outftmaps' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1conv2_from_windows8_Pipeline_Conv1_outftmaps -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Conv1_outftmaps.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1conv2_from_windows8_Pipeline_Conv1_outftmaps' pipeline 'Conv1_outftmaps' pipeline type 'loop pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'conv1conv2_from_windows8_Pipeline_Conv1_outftmaps' is 6240 from HDL expression: ((1'b0 == ap_block_pp0_stage3_11001) & (1'b1 == ap_CS_fsm_pp0_stage3))
INFO: [RTGEN 206-100] Generating core module 'mul_16s_16ns_32_1_1': 81 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_23ns_16s_39_1_1': 32 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_64_6_16_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1conv2_from_windows8_Pipeline_Conv1_outftmaps'.
Command       create_rtl_model done; 1.119 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.362 seconds; current allocated memory: 1.623 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1conv2_from_windows8_Pipeline_Conv1_outftmaps -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_conv1conv2_from_windows8_Pipeline_Conv1_outftmaps 
Execute       gen_rtl conv1conv2_from_windows8_Pipeline_Conv1_outftmaps -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_conv1conv2_from_windows8_Pipeline_Conv1_outftmaps 
Execute       syn_report -csynth -model conv1conv2_from_windows8_Pipeline_Conv1_outftmaps -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/conv1conv2_from_windows8_Pipeline_Conv1_outftmaps_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 1.661 sec.
Execute       syn_report -rtlxml -model conv1conv2_from_windows8_Pipeline_Conv1_outftmaps -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/conv1conv2_from_windows8_Pipeline_Conv1_outftmaps_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.37 sec.
Execute       syn_report -verbosereport -model conv1conv2_from_windows8_Pipeline_Conv1_outftmaps -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Conv1_outftmaps.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 1.681 sec.
Execute       db_write -model conv1conv2_from_windows8_Pipeline_Conv1_outftmaps -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Conv1_outftmaps.adb 
Command       db_write done; 2.14 sec.
Execute       db_write -model conv1conv2_from_windows8_Pipeline_Conv1_outftmaps -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.316 sec.
Execute       gen_tb_info conv1conv2_from_windows8_Pipeline_Conv1_outftmaps -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Conv1_outftmaps 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1conv2_from_windows8_Pipeline_Push_conv2pix_out' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1conv2_from_windows8_Pipeline_Push_conv2pix_out -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Push_conv2pix_out.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv1conv2_from_windows8_Pipeline_Push_conv2pix_out' pipeline 'Push_conv2pix_out' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1conv2_from_windows8_Pipeline_Push_conv2pix_out'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 4 seconds. Elapsed time: 11.53 seconds; current allocated memory: 1.716 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1conv2_from_windows8_Pipeline_Push_conv2pix_out -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_conv1conv2_from_windows8_Pipeline_Push_conv2pix_out 
Execute       gen_rtl conv1conv2_from_windows8_Pipeline_Push_conv2pix_out -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_conv1conv2_from_windows8_Pipeline_Push_conv2pix_out 
Execute       syn_report -csynth -model conv1conv2_from_windows8_Pipeline_Push_conv2pix_out -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/conv1conv2_from_windows8_Pipeline_Push_conv2pix_out_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model conv1conv2_from_windows8_Pipeline_Push_conv2pix_out -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/conv1conv2_from_windows8_Pipeline_Push_conv2pix_out_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1conv2_from_windows8_Pipeline_Push_conv2pix_out -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Push_conv2pix_out.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model conv1conv2_from_windows8_Pipeline_Push_conv2pix_out -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Push_conv2pix_out.adb 
Execute       db_write -model conv1conv2_from_windows8_Pipeline_Push_conv2pix_out -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1conv2_from_windows8_Pipeline_Push_conv2pix_out -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Push_conv2pix_out 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1conv2_from_windows8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1conv2_from_windows8 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'am_addmul_8ns_3ns_9ns_18_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1conv2_from_windows8'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1conv2_from_windows8_acc2_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv1conv2_from_windows8_outpix_RAM_AUTO_1R1W' using auto RAMs.
Command       create_rtl_model done; 0.209 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.854 seconds; current allocated memory: 1.716 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1conv2_from_windows8 -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_conv1conv2_from_windows8 
Execute       gen_rtl conv1conv2_from_windows8 -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_conv1conv2_from_windows8 
Execute       syn_report -csynth -model conv1conv2_from_windows8 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/conv1conv2_from_windows8_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model conv1conv2_from_windows8 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/conv1conv2_from_windows8_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1conv2_from_windows8 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 1.234 sec.
Execute       db_write -model conv1conv2_from_windows8 -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8.adb 
Execute       db_write -model conv1conv2_from_windows8 -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1conv2_from_windows8 -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv1conv2_stream4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv1conv2_stream4 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_stream4.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv1conv2_stream4'.
INFO: [RTMG 210-285] Implementing FIFO 'p_channel_U(srcnn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tw_eff_loc_i_tmp_channel_U(srcnn_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_win_i_U(srcnn_fifo_w1297_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'h0_c_U(srcnn_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tw_eff_loc_i_c_U(srcnn_fifo_w8_d2_S)' using Shift Registers.
Command       create_rtl_model done; 0.181 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.076 seconds; current allocated memory: 1.725 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv1conv2_stream4 -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_conv1conv2_stream4 
Execute       gen_rtl conv1conv2_stream4 -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_conv1conv2_stream4 
Execute       syn_report -csynth -model conv1conv2_stream4 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/conv1conv2_stream4_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model conv1conv2_stream4 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/conv1conv2_stream4_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model conv1conv2_stream4 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_stream4.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.134 sec.
Execute       db_write -model conv1conv2_stream4 -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_stream4.adb 
Execute       db_write -model conv1conv2_stream4 -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Execute       gen_tb_info conv1conv2_stream4 -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_stream4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_stream5_Pipeline_Conv3_ky' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_stream5_Pipeline_Conv3_ky -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_stream5_Pipeline_Conv3_ky.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'conv3_stream5_Pipeline_Conv3_ky' pipeline 'Conv3_ky' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'mul_16ns_16s_32_1_1': 160 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mux_5_3_16_1_1': 160 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_stream5_Pipeline_Conv3_ky'.
Command       create_rtl_model done; 3.184 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.662 seconds; current allocated memory: 1.781 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_stream5_Pipeline_Conv3_ky -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_stream5_Pipeline_Conv3_ky 
Execute       gen_rtl conv3_stream5_Pipeline_Conv3_ky -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_conv3_stream5_Pipeline_Conv3_ky 
Execute       syn_report -csynth -model conv3_stream5_Pipeline_Conv3_ky -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/conv3_stream5_Pipeline_Conv3_ky_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 1.542 sec.
Execute       syn_report -rtlxml -model conv3_stream5_Pipeline_Conv3_ky -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/conv3_stream5_Pipeline_Conv3_ky_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model conv3_stream5_Pipeline_Conv3_ky -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_stream5_Pipeline_Conv3_ky.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 1.962 sec.
Execute       db_write -model conv3_stream5_Pipeline_Conv3_ky -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_stream5_Pipeline_Conv3_ky.adb 
Command       db_write done; 2.865 sec.
Execute       db_write -model conv3_stream5_Pipeline_Conv3_ky -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.982 sec.
Execute       gen_tb_info conv3_stream5_Pipeline_Conv3_ky -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_stream5_Pipeline_Conv3_ky 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'conv3_stream5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model conv3_stream5 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_stream5.compgen.tcl 
INFO: [RTGEN 206-104] Estimated max fanout for 'conv3_stream5' is 10323 from HDL expression: (~((s_out_i_full_n == 1'b0) & (1'd1 == and_ln355_reg_17644)) & (1'b1 == ap_CS_fsm_state51))
INFO: [RTGEN 206-100] Generating core module 'mul_9ns_9ns_18_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'conv3_stream5'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_conv3_stream5_lb2_RAM_2P_BRAM_1R1W' using block RAMs.
Command       create_rtl_model done; 0.361 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 8 seconds. CPU system time: 6 seconds. Elapsed time: 15.561 seconds; current allocated memory: 1.924 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl conv3_stream5 -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_conv3_stream5 
Execute       gen_rtl conv3_stream5 -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_conv3_stream5 
Execute       syn_report -csynth -model conv3_stream5 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/conv3_stream5_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.211 sec.
Execute       syn_report -rtlxml -model conv3_stream5 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/conv3_stream5_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.101 sec.
Execute       syn_report -verbosereport -model conv3_stream5 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_stream5.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 1.708 sec.
Execute       db_write -model conv3_stream5 -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_stream5.adb 
Command       db_write done; 0.409 sec.
Execute       db_write -model conv3_stream5 -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.141 sec.
Execute       gen_tb_info conv3_stream5 -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_stream5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'store_stream6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model store_stream6 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_stream6.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'store_stream6'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 2 seconds. Elapsed time: 4.261 seconds; current allocated memory: 1.952 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl store_stream6 -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_store_stream6 
Execute       gen_rtl store_stream6 -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_store_stream6 
Execute       syn_report -csynth -model store_stream6 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/store_stream6_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model store_stream6 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/store_stream6_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model store_stream6 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_stream6.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       db_write -model store_stream6 -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_stream6.adb 
Execute       db_write -model store_stream6 -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.126 sec.
Execute       gen_tb_info store_stream6 -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_stream6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'dataflow_in_loop_IT_w0_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model dataflow_in_loop_IT_w0.1 -top_prefix srcnn_ -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0_1.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w8_d2_S' is changed to 'fifo_w8_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w9_d2_S' is changed to 'fifo_w9_d2_S_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_in_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_in_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_in_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_in_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_in_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_in_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_in_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_in_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_in_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_in_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_in_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_in_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_in_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_in_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_in_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_in_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_in_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_in_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_in_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_out_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_out_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_out_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_out_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_out_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_out_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_out_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_out_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_out_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_out_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_out_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_out_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'dataflow_in_loop_IT_w0_1/m_axi_gmem_out_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'dataflow_in_loop_IT_w0_1'.
INFO: [RTMG 210-285] Implementing FIFO 'output_ftmap_c_U(srcnn_fifo_w64_d6_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'tw_eff_loc_i_c3_channel_U(srcnn_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_pix_U(srcnn_fifo_w16_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tw_eff_loc_i_c2_U(srcnn_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'w0_c_U(srcnn_fifo_w8_d4_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h0_c5_U(srcnn_fifo_w9_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_f2_i_U(srcnn_fifo_w512_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tw_eff_loc_i_c1_U(srcnn_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h0_c4_U(srcnn_fifo_w9_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 's_out_U(srcnn_fifo_w24_d1024_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'tw_eff_loc_i_c_U(srcnn_fifo_w8_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'h0_c_U(srcnn_fifo_w9_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_store_stream6_U0_U(srcnn_start_for_store_stream6_U0)' using Shift Registers.
Command       create_rtl_model done; 1.33 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.822 seconds; current allocated memory: 1.978 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl dataflow_in_loop_IT_w0.1 -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn_dataflow_in_loop_IT_w0_1 
Execute       gen_rtl dataflow_in_loop_IT_w0.1 -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn_dataflow_in_loop_IT_w0_1 
Execute       syn_report -csynth -model dataflow_in_loop_IT_w0.1 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/dataflow_in_loop_IT_w0_1_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model dataflow_in_loop_IT_w0.1 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/dataflow_in_loop_IT_w0_1_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model dataflow_in_loop_IT_w0.1 -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0_1.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.383 sec.
Execute       db_write -model dataflow_in_loop_IT_w0.1 -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0_1.adb 
Execute       db_write -model dataflow_in_loop_IT_w0.1 -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.126 sec.
Execute       gen_tb_info dataflow_in_loop_IT_w0.1 -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'srcnn' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       create_rtl_model srcnn -top_prefix  -sub_prefix srcnn_ -mg_file C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_in' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_w3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/gmem_out' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/input_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv1_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv2_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/conv3_biases' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/output_ftmap' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'srcnn/reload_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'srcnn' to 's_axilite & ap_ctrl_hs'.
WARNING: [RTGEN 206-101] Register 'weights_loaded' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b1_loc_63' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_0_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loccud' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locdEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loceOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locfYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_5_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locg8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_6_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_lochbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_7_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_8_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locjbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_0_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_lockbM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loclbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_lococq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_5_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_6_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_7_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_8_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locsc4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_0_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loctde' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locudo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locvdy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locwdI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locxdS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_5_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locyd2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_6_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loczec' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_7_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locAem' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_8_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locBew' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_0_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locCeG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locDeQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locEe0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locFfa' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locGfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_5_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locHfu' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_6_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locIfE' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_7_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locJfO' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_8_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locKfY' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_0_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locLf8' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locMgi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locNgs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locOgC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locPgM' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_5_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locQgW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_6_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locRg6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_7_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locShg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_8_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locThq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_0_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locUhA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locVhK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locWhU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locXh4' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locYie' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_5_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locZio' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_6_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc0iy' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_7_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc1iI' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_8_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc2iS' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_0_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc3i2' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc4jc' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc5jm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc6jw' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc7jG' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_5_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc8jQ' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_6_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc9j0' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_7_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbak' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_8_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbbk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_0_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbck' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbdk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbek' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbfk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbgk' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_5_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbhl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_6_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbil' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_7_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbjl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_8_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbkl' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_0_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbll' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_1_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbml' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_2_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbnm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_3_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbom' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_4_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbpm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_5_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbqm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_6_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbrm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_7_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbsm' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_8_RAM_1P_LUTRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbtn' due to the length limit 80
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6b2_loc_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_8' is power-on initialization.
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbun' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbvn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbwn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbxn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbyn' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbzo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbAo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbBo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbCo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbDo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbEo' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbFp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbGp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbHp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbIp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbJp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbKp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbLp' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbMq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbNq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbOq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbPq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbQq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbRq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbSr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbTr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbUr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbVr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbWr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbXr' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbYs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbZs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locb0s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locb1s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locb2s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locb3s' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locb4t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locb5t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locb6t' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_RAM_2P_BRAM_1R1W' to 'p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locb7t' due to the length limit 80
INFO: [RTGEN 206-100] Bundling port 'input_ftmap', 'conv1_weights', 'conv1_biases', 'conv2_weights', 'conv2_biases', 'conv3_weights', 'conv3_biases', 'output_ftmap', 'reload_weights' and 'return' to AXI-Lite port ctrl.
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_2_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'srcnn'.
INFO: [RTMG 210-278] Implementing memory 'srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbkb' using distributed RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbun' using block RAMs.
Command       create_rtl_model done; 7.816 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.663 seconds; current allocated memory: 1.992 GB.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       gen_rtl srcnn -istop -style xilinx -f -lang vhdl -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/vhdl/srcnn 
Command       gen_rtl done; 0.309 sec.
Execute       gen_rtl srcnn -istop -style xilinx -f -lang vlog -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/verilog/srcnn 
Command       gen_rtl done; 0.12 sec.
Execute       syn_report -csynth -model srcnn -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_csynth.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -rtlxml -model srcnn -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/srcnn_csynth.xml 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -verbosereport -model srcnn -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.verbose.rpt 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Command       syn_report done; 0.721 sec.
Execute       db_write -model srcnn -f -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.adb 
Command       db_write done; 0.368 sec.
Execute       db_write -model srcnn -bindview -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/design.bindinfo.xml 
Command       db_write done; 0.151 sec.
Execute       gen_tb_info srcnn -p C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn 
Execute       export_constraint_db -f -tool general -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute       syn_report -designview -model srcnn -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.design.xml 
Command       syn_report done; 4.179 sec.
Execute       syn_report -csynthDesign -model srcnn -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/csynth.rpt -MHOut C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute         list_part -family xck26-sfvc784-2LV-c 
Execute           ap_family_info -name xck26-sfvc784-2LV-c -data names 
Execute           ap_part_info -quiet -name xck26-sfvc784-2LV-c -data family 
Execute       syn_report -wcfg -model srcnn -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_dataflow_ana.wcfg 
Execute       syn_report -protoinst -model srcnn -o C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.protoinst 
Execute       sc_get_clocks srcnn 
Execute       sc_get_portdomain srcnn 
INFO-FLOW: Model list for RTL component generation: srcnn_Pipeline_CopyW1_ky_CopyW1_kx srcnn_Pipeline_CopyW2_inft srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx entry_proc16 dataflow_in_loop_IT_w0.1_Block_newFuncRoot2_proc2 load_tile_to_stream3 entry_proc make_win97_Pipeline_win9x9_read_pix make_win97 conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases conv1conv2_from_windows8_Pipeline_Conv1_outftmaps conv1conv2_from_windows8_Pipeline_Push_conv2pix_out conv1conv2_from_windows8 conv1conv2_stream4 conv3_stream5_Pipeline_Conv3_ky conv3_stream5 store_stream6 dataflow_in_loop_IT_w0.1 srcnn
INFO-FLOW: Handling components in module [srcnn_Pipeline_CopyW1_ky_CopyW1_kx] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [srcnn_Pipeline_CopyW2_inft] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [entry_proc16] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc16.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2.compgen.tcl 
INFO-FLOW: Handling components in module [load_tile_to_stream3] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_to_stream3.compgen.tcl 
INFO-FLOW: Handling components in module [entry_proc] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [make_win97_Pipeline_win9x9_read_pix] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/make_win97_Pipeline_win9x9_read_pix.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [make_win97] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/make_win97.compgen.tcl 
INFO-FLOW: Found component srcnn_mul_9ns_9ns_17_1_1.
INFO-FLOW: Append model srcnn_mul_9ns_9ns_17_1_1
INFO-FLOW: Found component srcnn_make_win97_lb1_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model srcnn_make_win97_lb1_RAM_2P_BRAM_1R1W
INFO-FLOW: Handling components in module [conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases.compgen.tcl 
INFO-FLOW: Found component srcnn_mux_25_5_16_1_1.
INFO-FLOW: Append model srcnn_mux_25_5_16_1_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv1conv2_from_windows8_Pipeline_Conv1_outftmaps] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Conv1_outftmaps.compgen.tcl 
INFO-FLOW: Found component srcnn_mux_64_6_16_1_1.
INFO-FLOW: Append model srcnn_mux_64_6_16_1_1
INFO-FLOW: Found component srcnn_mul_16s_16ns_32_1_1.
INFO-FLOW: Append model srcnn_mul_16s_16ns_32_1_1
INFO-FLOW: Found component srcnn_mul_23ns_16s_39_1_1.
INFO-FLOW: Append model srcnn_mul_23ns_16s_39_1_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv1conv2_from_windows8_Pipeline_Push_conv2pix_out] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Push_conv2pix_out.compgen.tcl 
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv1conv2_from_windows8] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8.compgen.tcl 
INFO-FLOW: Found component srcnn_am_addmul_8ns_3ns_9ns_18_4_1.
INFO-FLOW: Append model srcnn_am_addmul_8ns_3ns_9ns_18_4_1
INFO-FLOW: Found component srcnn_conv1conv2_from_windows8_acc2_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv1conv2_from_windows8_acc2_RAM_AUTO_1R1W
INFO-FLOW: Found component srcnn_conv1conv2_from_windows8_outpix_RAM_AUTO_1R1W.
INFO-FLOW: Append model srcnn_conv1conv2_from_windows8_outpix_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [conv1conv2_stream4] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_stream4.compgen.tcl 
INFO-FLOW: Found component srcnn_fifo_w9_d2_S.
INFO-FLOW: Append model srcnn_fifo_w9_d2_S
INFO-FLOW: Found component srcnn_fifo_w8_d2_S.
INFO-FLOW: Append model srcnn_fifo_w8_d2_S
INFO-FLOW: Found component srcnn_fifo_w1297_d1024_A.
INFO-FLOW: Append model srcnn_fifo_w1297_d1024_A
INFO-FLOW: Found component srcnn_fifo_w9_d2_S.
INFO-FLOW: Append model srcnn_fifo_w9_d2_S
INFO-FLOW: Found component srcnn_fifo_w8_d2_S.
INFO-FLOW: Append model srcnn_fifo_w8_d2_S
INFO-FLOW: Handling components in module [conv3_stream5_Pipeline_Conv3_ky] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_stream5_Pipeline_Conv3_ky.compgen.tcl 
INFO-FLOW: Found component srcnn_mux_5_3_16_1_1.
INFO-FLOW: Append model srcnn_mux_5_3_16_1_1
INFO-FLOW: Found component srcnn_mul_16ns_16s_32_1_1.
INFO-FLOW: Append model srcnn_mul_16ns_16s_32_1_1
INFO-FLOW: Found component srcnn_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [conv3_stream5] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_stream5.compgen.tcl 
INFO-FLOW: Found component srcnn_mul_9ns_9ns_18_1_1.
INFO-FLOW: Append model srcnn_mul_9ns_9ns_18_1_1
INFO-FLOW: Found component srcnn_conv3_stream5_lb2_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model srcnn_conv3_stream5_lb2_RAM_2P_BRAM_1R1W
INFO-FLOW: Handling components in module [store_stream6] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_stream6.compgen.tcl 
INFO-FLOW: Handling components in module [dataflow_in_loop_IT_w0_1] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0_1.compgen.tcl 
INFO-FLOW: Found component srcnn_fifo_w64_d6_S.
INFO-FLOW: Append model srcnn_fifo_w64_d6_S
INFO-FLOW: Found component srcnn_fifo_w8_d2_S_x.
INFO-FLOW: Append model srcnn_fifo_w8_d2_S_x
INFO-FLOW: Found component srcnn_fifo_w16_d1024_A.
INFO-FLOW: Append model srcnn_fifo_w16_d1024_A
INFO-FLOW: Found component srcnn_fifo_w8_d2_S_x.
INFO-FLOW: Append model srcnn_fifo_w8_d2_S_x
INFO-FLOW: Found component srcnn_fifo_w8_d4_S.
INFO-FLOW: Append model srcnn_fifo_w8_d4_S
INFO-FLOW: Found component srcnn_fifo_w9_d2_S_x.
INFO-FLOW: Append model srcnn_fifo_w9_d2_S_x
INFO-FLOW: Found component srcnn_fifo_w512_d1024_A.
INFO-FLOW: Append model srcnn_fifo_w512_d1024_A
INFO-FLOW: Found component srcnn_fifo_w8_d2_S_x.
INFO-FLOW: Append model srcnn_fifo_w8_d2_S_x
INFO-FLOW: Found component srcnn_fifo_w9_d2_S_x.
INFO-FLOW: Append model srcnn_fifo_w9_d2_S_x
INFO-FLOW: Found component srcnn_fifo_w24_d1024_A.
INFO-FLOW: Append model srcnn_fifo_w24_d1024_A
INFO-FLOW: Found component srcnn_fifo_w8_d2_S_x.
INFO-FLOW: Append model srcnn_fifo_w8_d2_S_x
INFO-FLOW: Found component srcnn_fifo_w9_d2_S_x.
INFO-FLOW: Append model srcnn_fifo_w9_d2_S_x
INFO-FLOW: Found component srcnn_start_for_store_stream6_U0.
INFO-FLOW: Append model srcnn_start_for_store_stream6_U0
INFO-FLOW: Handling components in module [srcnn] ... 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
INFO-FLOW: Found component srcnn_fpext_32ns_64_2_no_dsp_1.
INFO-FLOW: Append model srcnn_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: Found component srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbkb.
INFO-FLOW: Append model srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbkb
INFO-FLOW: Found component srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W.
INFO-FLOW: Append model srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W
INFO-FLOW: Found component srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbun.
INFO-FLOW: Append model srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbun
INFO-FLOW: Found component srcnn_gmem_in_m_axi.
INFO-FLOW: Append model srcnn_gmem_in_m_axi
INFO-FLOW: Found component srcnn_gmem_w1_m_axi.
INFO-FLOW: Append model srcnn_gmem_w1_m_axi
INFO-FLOW: Found component srcnn_gmem_w2_m_axi.
INFO-FLOW: Append model srcnn_gmem_w2_m_axi
INFO-FLOW: Found component srcnn_gmem_w3_m_axi.
INFO-FLOW: Append model srcnn_gmem_w3_m_axi
INFO-FLOW: Found component srcnn_gmem_out_m_axi.
INFO-FLOW: Append model srcnn_gmem_out_m_axi
INFO-FLOW: Found component srcnn_ctrl_s_axi.
INFO-FLOW: Append model srcnn_ctrl_s_axi
INFO-FLOW: Append model srcnn_Pipeline_CopyW1_ky_CopyW1_kx
INFO-FLOW: Append model srcnn_Pipeline_CopyW2_inft
INFO-FLOW: Append model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx
INFO-FLOW: Append model entry_proc16
INFO-FLOW: Append model dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2
INFO-FLOW: Append model load_tile_to_stream3
INFO-FLOW: Append model entry_proc
INFO-FLOW: Append model make_win97_Pipeline_win9x9_read_pix
INFO-FLOW: Append model make_win97
INFO-FLOW: Append model conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases
INFO-FLOW: Append model conv1conv2_from_windows8_Pipeline_Conv1_outftmaps
INFO-FLOW: Append model conv1conv2_from_windows8_Pipeline_Push_conv2pix_out
INFO-FLOW: Append model conv1conv2_from_windows8
INFO-FLOW: Append model conv1conv2_stream4
INFO-FLOW: Append model conv3_stream5_Pipeline_Conv3_ky
INFO-FLOW: Append model conv3_stream5
INFO-FLOW: Append model store_stream6
INFO-FLOW: Append model dataflow_in_loop_IT_w0_1
INFO-FLOW: Append model srcnn
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_mul_9ns_9ns_17_1_1 srcnn_make_win97_lb1_RAM_2P_BRAM_1R1W srcnn_mux_25_5_16_1_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_mux_64_6_16_1_1 srcnn_mul_16s_16ns_32_1_1 srcnn_mul_23ns_16s_39_1_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_flow_control_loop_pipe_sequential_init srcnn_am_addmul_8ns_3ns_9ns_18_4_1 srcnn_conv1conv2_from_windows8_acc2_RAM_AUTO_1R1W srcnn_conv1conv2_from_windows8_outpix_RAM_AUTO_1R1W srcnn_fifo_w9_d2_S srcnn_fifo_w8_d2_S srcnn_fifo_w1297_d1024_A srcnn_fifo_w9_d2_S srcnn_fifo_w8_d2_S srcnn_mux_5_3_16_1_1 srcnn_mul_16ns_16s_32_1_1 srcnn_flow_control_loop_pipe_sequential_init srcnn_mul_9ns_9ns_18_1_1 srcnn_conv3_stream5_lb2_RAM_2P_BRAM_1R1W srcnn_fifo_w64_d6_S srcnn_fifo_w8_d2_S_x srcnn_fifo_w16_d1024_A srcnn_fifo_w8_d2_S_x srcnn_fifo_w8_d4_S srcnn_fifo_w9_d2_S_x srcnn_fifo_w512_d1024_A srcnn_fifo_w8_d2_S_x srcnn_fifo_w9_d2_S_x srcnn_fifo_w24_d1024_A srcnn_fifo_w8_d2_S_x srcnn_fifo_w9_d2_S_x srcnn_start_for_store_stream6_U0 srcnn_fpext_32ns_64_2_no_dsp_1 srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbkb srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbun srcnn_gmem_in_m_axi srcnn_gmem_w1_m_axi srcnn_gmem_w2_m_axi srcnn_gmem_w3_m_axi srcnn_gmem_out_m_axi srcnn_ctrl_s_axi srcnn_Pipeline_CopyW1_ky_CopyW1_kx srcnn_Pipeline_CopyW2_inft srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx entry_proc16 dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2 load_tile_to_stream3 entry_proc make_win97_Pipeline_win9x9_read_pix make_win97 conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases conv1conv2_from_windows8_Pipeline_Conv1_outftmaps conv1conv2_from_windows8_Pipeline_Push_conv2pix_out conv1conv2_from_windows8 conv1conv2_stream4 conv3_stream5_Pipeline_Conv3_ky conv3_stream5 store_stream6 dataflow_in_loop_IT_w0_1 srcnn
INFO-FLOW: Generating C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mul_9ns_9ns_17_1_1
INFO-FLOW: To file: write model srcnn_make_win97_lb1_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model srcnn_mux_25_5_16_1_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mux_64_6_16_1_1
INFO-FLOW: To file: write model srcnn_mul_16s_16ns_32_1_1
INFO-FLOW: To file: write model srcnn_mul_23ns_16s_39_1_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_am_addmul_8ns_3ns_9ns_18_4_1
INFO-FLOW: To file: write model srcnn_conv1conv2_from_windows8_acc2_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_conv1conv2_from_windows8_outpix_RAM_AUTO_1R1W
INFO-FLOW: To file: write model srcnn_fifo_w9_d2_S
INFO-FLOW: To file: write model srcnn_fifo_w8_d2_S
INFO-FLOW: To file: write model srcnn_fifo_w1297_d1024_A
INFO-FLOW: To file: write model srcnn_fifo_w9_d2_S
INFO-FLOW: To file: write model srcnn_fifo_w8_d2_S
INFO-FLOW: To file: write model srcnn_mux_5_3_16_1_1
INFO-FLOW: To file: write model srcnn_mul_16ns_16s_32_1_1
INFO-FLOW: To file: write model srcnn_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model srcnn_mul_9ns_9ns_18_1_1
INFO-FLOW: To file: write model srcnn_conv3_stream5_lb2_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model srcnn_fifo_w64_d6_S
INFO-FLOW: To file: write model srcnn_fifo_w8_d2_S_x
INFO-FLOW: To file: write model srcnn_fifo_w16_d1024_A
INFO-FLOW: To file: write model srcnn_fifo_w8_d2_S_x
INFO-FLOW: To file: write model srcnn_fifo_w8_d4_S
INFO-FLOW: To file: write model srcnn_fifo_w9_d2_S_x
INFO-FLOW: To file: write model srcnn_fifo_w512_d1024_A
INFO-FLOW: To file: write model srcnn_fifo_w8_d2_S_x
INFO-FLOW: To file: write model srcnn_fifo_w9_d2_S_x
INFO-FLOW: To file: write model srcnn_fifo_w24_d1024_A
INFO-FLOW: To file: write model srcnn_fifo_w8_d2_S_x
INFO-FLOW: To file: write model srcnn_fifo_w9_d2_S_x
INFO-FLOW: To file: write model srcnn_start_for_store_stream6_U0
INFO-FLOW: To file: write model srcnn_fpext_32ns_64_2_no_dsp_1
INFO-FLOW: To file: write model srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbkb
INFO-FLOW: To file: write model srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W
INFO-FLOW: To file: write model srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbun
INFO-FLOW: To file: write model srcnn_gmem_in_m_axi
INFO-FLOW: To file: write model srcnn_gmem_w1_m_axi
INFO-FLOW: To file: write model srcnn_gmem_w2_m_axi
INFO-FLOW: To file: write model srcnn_gmem_w3_m_axi
INFO-FLOW: To file: write model srcnn_gmem_out_m_axi
INFO-FLOW: To file: write model srcnn_ctrl_s_axi
INFO-FLOW: To file: write model srcnn_Pipeline_CopyW1_ky_CopyW1_kx
INFO-FLOW: To file: write model srcnn_Pipeline_CopyW2_inft
INFO-FLOW: To file: write model srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx
INFO-FLOW: To file: write model entry_proc16
INFO-FLOW: To file: write model dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2
INFO-FLOW: To file: write model load_tile_to_stream3
INFO-FLOW: To file: write model entry_proc
INFO-FLOW: To file: write model make_win97_Pipeline_win9x9_read_pix
INFO-FLOW: To file: write model make_win97
INFO-FLOW: To file: write model conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases
INFO-FLOW: To file: write model conv1conv2_from_windows8_Pipeline_Conv1_outftmaps
INFO-FLOW: To file: write model conv1conv2_from_windows8_Pipeline_Push_conv2pix_out
INFO-FLOW: To file: write model conv1conv2_from_windows8
INFO-FLOW: To file: write model conv1conv2_stream4
INFO-FLOW: To file: write model conv3_stream5_Pipeline_Conv3_ky
INFO-FLOW: To file: write model conv3_stream5
INFO-FLOW: To file: write model store_stream6
INFO-FLOW: To file: write model dataflow_in_loop_IT_w0_1
INFO-FLOW: To file: write model srcnn
INFO-FLOW: Generating C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/vhdl' dstVlogDir='C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/vlog' tclDir='C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db' modelList='srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_9ns_9ns_17_1_1
srcnn_make_win97_lb1_RAM_2P_BRAM_1R1W
srcnn_mux_25_5_16_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_64_6_16_1_1
srcnn_mul_16s_16ns_32_1_1
srcnn_mul_23ns_16s_39_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_am_addmul_8ns_3ns_9ns_18_4_1
srcnn_conv1conv2_from_windows8_acc2_RAM_AUTO_1R1W
srcnn_conv1conv2_from_windows8_outpix_RAM_AUTO_1R1W
srcnn_fifo_w9_d2_S
srcnn_fifo_w8_d2_S
srcnn_fifo_w1297_d1024_A
srcnn_fifo_w9_d2_S
srcnn_fifo_w8_d2_S
srcnn_mux_5_3_16_1_1
srcnn_mul_16ns_16s_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_9ns_9ns_18_1_1
srcnn_conv3_stream5_lb2_RAM_2P_BRAM_1R1W
srcnn_fifo_w64_d6_S
srcnn_fifo_w8_d2_S_x
srcnn_fifo_w16_d1024_A
srcnn_fifo_w8_d2_S_x
srcnn_fifo_w8_d4_S
srcnn_fifo_w9_d2_S_x
srcnn_fifo_w512_d1024_A
srcnn_fifo_w8_d2_S_x
srcnn_fifo_w9_d2_S_x
srcnn_fifo_w24_d1024_A
srcnn_fifo_w8_d2_S_x
srcnn_fifo_w9_d2_S_x
srcnn_start_for_store_stream6_U0
srcnn_fpext_32ns_64_2_no_dsp_1
srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbkb
srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W
srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbun
srcnn_gmem_in_m_axi
srcnn_gmem_w1_m_axi
srcnn_gmem_w2_m_axi
srcnn_gmem_w3_m_axi
srcnn_gmem_out_m_axi
srcnn_ctrl_s_axi
srcnn_Pipeline_CopyW1_ky_CopyW1_kx
srcnn_Pipeline_CopyW2_inft
srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx
entry_proc16
dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2
load_tile_to_stream3
entry_proc
make_win97_Pipeline_win9x9_read_pix
make_win97
conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases
conv1conv2_from_windows8_Pipeline_Conv1_outftmaps
conv1conv2_from_windows8_Pipeline_Push_conv2pix_out
conv1conv2_from_windows8
conv1conv2_stream4
conv3_stream5_Pipeline_Conv3_ky
conv3_stream5
store_stream6
dataflow_in_loop_IT_w0_1
srcnn
' expOnly='0'
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc16.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_to_stream3.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/make_win97_Pipeline_win9x9_read_pix.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/make_win97.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Conv1_outftmaps.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Push_conv2pix_out.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info 
Command       ap_source done; 0.12 sec.
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_stream4.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_stream5_Pipeline_Conv3_ky.compgen.tcl 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute         ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_stream5.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_stream6.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0_1.compgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.tcl 
Execute         source ./ctrl.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 7 seconds. CPU system time: 2 seconds. Elapsed time: 8.584 seconds; current allocated memory: 2.016 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='srcnn_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name entry_proc16
INFO-FLOW: No bind nodes found for module_name entry_proc
INFO-FLOW: Done: create_csynth_xml bind info time: 0.4 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_9ns_9ns_17_1_1
srcnn_make_win97_lb1_RAM_2P_BRAM_1R1W
srcnn_mux_25_5_16_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_64_6_16_1_1
srcnn_mul_16s_16ns_32_1_1
srcnn_mul_23ns_16s_39_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_am_addmul_8ns_3ns_9ns_18_4_1
srcnn_conv1conv2_from_windows8_acc2_RAM_AUTO_1R1W
srcnn_conv1conv2_from_windows8_outpix_RAM_AUTO_1R1W
srcnn_fifo_w9_d2_S
srcnn_fifo_w8_d2_S
srcnn_fifo_w1297_d1024_A
srcnn_fifo_w9_d2_S
srcnn_fifo_w8_d2_S
srcnn_mux_5_3_16_1_1
srcnn_mul_16ns_16s_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_9ns_9ns_18_1_1
srcnn_conv3_stream5_lb2_RAM_2P_BRAM_1R1W
srcnn_fifo_w64_d6_S
srcnn_fifo_w8_d2_S_x
srcnn_fifo_w16_d1024_A
srcnn_fifo_w8_d2_S_x
srcnn_fifo_w8_d4_S
srcnn_fifo_w9_d2_S_x
srcnn_fifo_w512_d1024_A
srcnn_fifo_w8_d2_S_x
srcnn_fifo_w9_d2_S_x
srcnn_fifo_w24_d1024_A
srcnn_fifo_w8_d2_S_x
srcnn_fifo_w9_d2_S_x
srcnn_start_for_store_stream6_U0
srcnn_fpext_32ns_64_2_no_dsp_1
srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbkb
srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W
srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbun
srcnn_gmem_in_m_axi
srcnn_gmem_w1_m_axi
srcnn_gmem_w2_m_axi
srcnn_gmem_w3_m_axi
srcnn_gmem_out_m_axi
srcnn_ctrl_s_axi
srcnn_Pipeline_CopyW1_ky_CopyW1_kx
srcnn_Pipeline_CopyW2_inft
srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx
entry_proc16
dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2
load_tile_to_stream3
entry_proc
make_win97_Pipeline_win9x9_read_pix
make_win97
conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases
conv1conv2_from_windows8_Pipeline_Conv1_outftmaps
conv1conv2_from_windows8_Pipeline_Push_conv2pix_out
conv1conv2_from_windows8
conv1conv2_stream4
conv3_stream5_Pipeline_Conv3_ky
conv3_stream5
store_stream6
dataflow_in_loop_IT_w0_1
srcnn
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc16.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_to_stream3.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/make_win97_Pipeline_win9x9_read_pix.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/make_win97.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Conv1_outftmaps.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Push_conv2pix_out.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_stream4.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_stream5_Pipeline_Conv3_ky.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_stream5.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_stream6.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0_1.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute       sc_get_clocks srcnn 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/impl/misc/srcnn_fpext_32ns_64_2_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter DISPLAY {bind_adapter axilite} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME ctrl_s_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME ctrl DSP 0 BRAM 0 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_in_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME gmem_in DSP 0 BRAM 4 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_out_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME gmem_out DSP 0 BRAM 4 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_w1_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME gmem_w1 DSP 0 BRAM 4 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_w2_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME gmem_w2 DSP 0 BRAM 4 URAM 0} {BINDTYPE adapter DISPLAY {bind_adapter axi_master} ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA yes RTLNAME gmem_w3_m_axi_U SOURCE {} VARIABLE {} MODULE srcnn LOOP {} BUNDLEDNAME gmem_w3 DSP 0 BRAM 4 URAM 0}} report_dict {TOPINST srcnn MODULE2INSTS {srcnn srcnn srcnn_Pipeline_CopyW1_ky_CopyW1_kx grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_1018 srcnn_Pipeline_CopyW2_inft grp_srcnn_Pipeline_CopyW2_inft_fu_1189 srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_1215 dataflow_in_loop_IT_w0_1 grp_dataflow_in_loop_IT_w0_1_fu_1302 dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2 dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2_U0 load_tile_to_stream3 load_tile_to_stream3_U0 conv1conv2_stream4 conv1conv2_stream4_U0 entry_proc entry_proc_U0 make_win97 make_win97_U0 make_win97_Pipeline_win9x9_read_pix grp_make_win97_Pipeline_win9x9_read_pix_fu_126 conv1conv2_from_windows8 conv1conv2_from_windows8_U0 conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases grp_conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases_fu_1554 conv1conv2_from_windows8_Pipeline_Conv1_outftmaps grp_conv1conv2_from_windows8_Pipeline_Conv1_outftmaps_fu_1598 conv1conv2_from_windows8_Pipeline_Push_conv2pix_out grp_conv1conv2_from_windows8_Pipeline_Push_conv2pix_out_fu_2005 conv3_stream5 conv3_stream5_U0 conv3_stream5_Pipeline_Conv3_ky grp_conv3_stream5_Pipeline_Conv3_ky_fu_3917 entry_proc16 entry_proc16_U0 store_stream6 store_stream6_U0} INST2MODULE {srcnn srcnn grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_1018 srcnn_Pipeline_CopyW1_ky_CopyW1_kx grp_srcnn_Pipeline_CopyW2_inft_fu_1189 srcnn_Pipeline_CopyW2_inft grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_1215 srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx grp_dataflow_in_loop_IT_w0_1_fu_1302 dataflow_in_loop_IT_w0_1 dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2_U0 dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2 load_tile_to_stream3_U0 load_tile_to_stream3 conv1conv2_stream4_U0 conv1conv2_stream4 entry_proc_U0 entry_proc make_win97_U0 make_win97 grp_make_win97_Pipeline_win9x9_read_pix_fu_126 make_win97_Pipeline_win9x9_read_pix conv1conv2_from_windows8_U0 conv1conv2_from_windows8 grp_conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases_fu_1554 conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases grp_conv1conv2_from_windows8_Pipeline_Conv1_outftmaps_fu_1598 conv1conv2_from_windows8_Pipeline_Conv1_outftmaps grp_conv1conv2_from_windows8_Pipeline_Push_conv2pix_out_fu_2005 conv1conv2_from_windows8_Pipeline_Push_conv2pix_out conv3_stream5_U0 conv3_stream5 grp_conv3_stream5_Pipeline_Conv3_ky_fu_3917 conv3_stream5_Pipeline_Conv3_ky entry_proc16_U0 entry_proc16 store_stream6_U0 store_stream6} INSTDATA {srcnn {DEPTH 1 CHILDREN {grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_1018 grp_srcnn_Pipeline_CopyW2_inft_fu_1189 grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_1215 grp_dataflow_in_loop_IT_w0_1_fu_1302}} grp_srcnn_Pipeline_CopyW1_ky_CopyW1_kx_fu_1018 {DEPTH 2 CHILDREN {}} grp_srcnn_Pipeline_CopyW2_inft_fu_1189 {DEPTH 2 CHILDREN {}} grp_srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx_fu_1215 {DEPTH 2 CHILDREN {}} grp_dataflow_in_loop_IT_w0_1_fu_1302 {DEPTH 2 CHILDREN {dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2_U0 load_tile_to_stream3_U0 conv1conv2_stream4_U0 conv3_stream5_U0 entry_proc16_U0 store_stream6_U0}} dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2_U0 {DEPTH 3 CHILDREN {}} load_tile_to_stream3_U0 {DEPTH 3 CHILDREN {}} conv1conv2_stream4_U0 {DEPTH 3 CHILDREN {entry_proc_U0 make_win97_U0 conv1conv2_from_windows8_U0}} entry_proc_U0 {DEPTH 4 CHILDREN {}} make_win97_U0 {DEPTH 4 CHILDREN grp_make_win97_Pipeline_win9x9_read_pix_fu_126} grp_make_win97_Pipeline_win9x9_read_pix_fu_126 {DEPTH 5 CHILDREN {}} conv1conv2_from_windows8_U0 {DEPTH 4 CHILDREN {grp_conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases_fu_1554 grp_conv1conv2_from_windows8_Pipeline_Conv1_outftmaps_fu_1598 grp_conv1conv2_from_windows8_Pipeline_Push_conv2pix_out_fu_2005}} grp_conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases_fu_1554 {DEPTH 5 CHILDREN {}} grp_conv1conv2_from_windows8_Pipeline_Conv1_outftmaps_fu_1598 {DEPTH 5 CHILDREN {}} grp_conv1conv2_from_windows8_Pipeline_Push_conv2pix_out_fu_2005 {DEPTH 5 CHILDREN {}} conv3_stream5_U0 {DEPTH 3 CHILDREN grp_conv3_stream5_Pipeline_Conv3_ky_fu_3917} grp_conv3_stream5_Pipeline_Conv3_ky_fu_3917 {DEPTH 4 CHILDREN {}} entry_proc16_U0 {DEPTH 3 CHILDREN {}} store_stream6_U0 {DEPTH 3 CHILDREN {}}} MODULEDATA {srcnn_Pipeline_CopyW1_ky_CopyW1_kx {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln555_1_fu_1396_p2 SOURCE src/srcnn.cpp:555 VARIABLE add_ln555_1 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln555_3_fu_1408_p2 SOURCE src/srcnn.cpp:555 VARIABLE add_ln555_3 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln555_fu_1417_p2 SOURCE src/srcnn.cpp:555 VARIABLE add_ln555 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln555_2_fu_1449_p2 SOURCE src/srcnn.cpp:555 VARIABLE add_ln555_2 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln560_9_fu_1485_p2 SOURCE src/srcnn.cpp:560 VARIABLE add_ln560_9 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln560_fu_1657_p2 SOURCE src/srcnn.cpp:560 VARIABLE sub_ln560 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln560_1_fu_1576_p2 SOURCE src/srcnn.cpp:560 VARIABLE sub_ln560_1 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln560_1_fu_1670_p2 SOURCE src/srcnn.cpp:560 VARIABLE add_ln560_1 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln560_2_fu_1675_p2 SOURCE src/srcnn.cpp:560 VARIABLE sub_ln560_2 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln560_2_fu_1773_p2 SOURCE src/srcnn.cpp:560 VARIABLE add_ln560_2 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln560_3_fu_1807_p2 SOURCE src/srcnn.cpp:560 VARIABLE add_ln560_3 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln560_3_fu_1818_p2 SOURCE src/srcnn.cpp:560 VARIABLE sub_ln560_3 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln560_4_fu_1882_p2 SOURCE src/srcnn.cpp:560 VARIABLE add_ln560_4 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln560_6_fu_1624_p2 SOURCE src/srcnn.cpp:560 VARIABLE add_ln560_6 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln560_7_fu_1960_p2 SOURCE src/srcnn.cpp:560 VARIABLE add_ln560_7 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln560_8_fu_1969_p2 SOURCE src/srcnn.cpp:560 VARIABLE add_ln560_8 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln560_10_fu_2034_p2 SOURCE src/srcnn.cpp:560 VARIABLE add_ln560_10 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln558_fu_1511_p2 SOURCE src/srcnn.cpp:558 VARIABLE add_ln558 LOOP CopyW1_ky_CopyW1_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} srcnn_Pipeline_CopyW2_inft {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln570_fu_349_p2 SOURCE src/srcnn.cpp:570 VARIABLE add_ln570 LOOP CopyW2_inft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln576_9_fu_579_p2 SOURCE src/srcnn.cpp:576 VARIABLE add_ln576_9 LOOP CopyW2_inft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln576_5_fu_359_p2 SOURCE src/srcnn.cpp:576 VARIABLE add_ln576_5 LOOP CopyW2_inft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln576_fu_369_p2 SOURCE src/srcnn.cpp:576 VARIABLE add_ln576 LOOP CopyW2_inft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln576_fu_440_p2 SOURCE src/srcnn.cpp:576 VARIABLE sub_ln576 LOOP CopyW2_inft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln576_1_fu_452_p2 SOURCE src/srcnn.cpp:576 VARIABLE sub_ln576_1 LOOP CopyW2_inft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln576_1_fu_468_p2 SOURCE src/srcnn.cpp:576 VARIABLE add_ln576_1 LOOP CopyW2_inft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln576_2_fu_474_p2 SOURCE src/srcnn.cpp:576 VARIABLE sub_ln576_2 LOOP CopyW2_inft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln576_2_fu_662_p2 SOURCE src/srcnn.cpp:576 VARIABLE add_ln576_2 LOOP CopyW2_inft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln576_3_fu_530_p2 SOURCE src/srcnn.cpp:576 VARIABLE add_ln576_3 LOOP CopyW2_inft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln576_3_fu_695_p2 SOURCE src/srcnn.cpp:576 VARIABLE sub_ln576_3 LOOP CopyW2_inft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln576_4_fu_758_p2 SOURCE src/srcnn.cpp:576 VARIABLE add_ln576_4 LOOP CopyW2_inft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln576_6_fu_554_p2 SOURCE src/srcnn.cpp:576 VARIABLE add_ln576_6 LOOP CopyW2_inft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln576_7_fu_835_p2 SOURCE src/srcnn.cpp:576 VARIABLE add_ln576_7 LOOP CopyW2_inft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln576_8_fu_844_p2 SOURCE src/srcnn.cpp:576 VARIABLE add_ln576_8 LOOP CopyW2_inft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln576_10_fu_909_p2 SOURCE src/srcnn.cpp:576 VARIABLE add_ln576_10 LOOP CopyW2_inft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln586_1_fu_998_p2 SOURCE src/srcnn.cpp:586 VARIABLE add_ln586_1 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln586_fu_1238_p2 SOURCE src/srcnn.cpp:586 VARIABLE add_ln586 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln589_fu_1301_p2 SOURCE src/srcnn.cpp:589 VARIABLE add_ln589 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_1332_p2 SOURCE src/srcnn.cpp:589 VARIABLE empty LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln594_fu_1074_p2 SOURCE src/srcnn.cpp:594 VARIABLE sub_ln594 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln594_1_fu_1086_p2 SOURCE src/srcnn.cpp:594 VARIABLE sub_ln594_1 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln594_fu_1102_p2 SOURCE src/srcnn.cpp:594 VARIABLE add_ln594 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln594_2_fu_1108_p2 SOURCE src/srcnn.cpp:594 VARIABLE sub_ln594_2 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln594_1_fu_1448_p2 SOURCE src/srcnn.cpp:594 VARIABLE add_ln594_1 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln594_2_fu_1164_p2 SOURCE src/srcnn.cpp:594 VARIABLE add_ln594_2 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln594_3_fu_1481_p2 SOURCE src/srcnn.cpp:594 VARIABLE sub_ln594_3 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln594_3_fu_1544_p2 SOURCE src/srcnn.cpp:594 VARIABLE add_ln594_3 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln594_4_fu_1188_p2 SOURCE src/srcnn.cpp:594 VARIABLE add_ln594_4 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln594_5_fu_1621_p2 SOURCE src/srcnn.cpp:594 VARIABLE add_ln594_5 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln594_6_fu_1630_p2 SOURCE src/srcnn.cpp:594 VARIABLE add_ln594_6 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln594_7_fu_1695_p2 SOURCE src/srcnn.cpp:594 VARIABLE add_ln594_7 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln592_fu_2028_p2 SOURCE src/srcnn.cpp:592 VARIABLE add_ln592 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln589_1_fu_1210_p2 SOURCE src/srcnn.cpp:589 VARIABLE add_ln589_1 LOOP CopyW3_inft_CopyW3_ky_CopyW3_kx BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln619_fu_24_p2 SOURCE src/srcnn.cpp:619 VARIABLE add_ln619 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} load_tile_to_stream3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_fu_269_p2 SOURCE src/srcnn.cpp:616 VARIABLE add_ln616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_fu_313_p2 SOURCE src/srcnn.cpp:76 VARIABLE add_ln76 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_319_p2 SOURCE src/srcnn.cpp:77 VARIABLE add_ln77 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_329_p2 SOURCE src/srcnn.cpp:83 VARIABLE add_ln83 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln76_1_fu_343_p2 SOURCE src/srcnn.cpp:76 VARIABLE add_ln76_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME py_2_fu_370_p2 SOURCE src/srcnn.cpp:76 VARIABLE py_2 LOOP InputTileHread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME iy_fu_380_p2 SOURCE src/srcnn.cpp:77 VARIABLE iy LOOP InputTileHread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_2_fu_385_p2 SOURCE src/srcnn.cpp:77 VARIABLE add_ln77_2 LOOP InputTileHread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln86_fu_448_p2 SOURCE src/srcnn.cpp:86 VARIABLE sub_ln86 LOOP InputTileHread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME px_1_fu_467_p2 SOURCE src/srcnn.cpp:82 VARIABLE px_1 LOOP InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ix_fu_477_p2 SOURCE src/srcnn.cpp:83 VARIABLE ix LOOP InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_2_fu_482_p2 SOURCE src/srcnn.cpp:83 VARIABLE add_ln83_2 LOOP InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_fu_533_p2 SOURCE src/srcnn.cpp:86 VARIABLE add_ln86 LOOP InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_1_fu_542_p2 SOURCE src/srcnn.cpp:86 VARIABLE add_ln86_1 LOOP InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln86_1_fu_621_p2 SOURCE src/srcnn.cpp:86 VARIABLE sub_ln86_1 LOOP InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln86_2_fu_641_p2 SOURCE src/srcnn.cpp:86 VARIABLE sub_ln86_2 LOOP InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_2_fu_657_p2 SOURCE src/srcnn.cpp:86 VARIABLE add_ln86_2 LOOP InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln86_3_fu_663_p2 SOURCE src/srcnn.cpp:86 VARIABLE sub_ln86_3 LOOP InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_3_fu_709_p2 SOURCE src/srcnn.cpp:86 VARIABLE add_ln86_3 LOOP InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_4_fu_747_p2 SOURCE src/srcnn.cpp:86 VARIABLE add_ln86_4 LOOP InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln86_4_fu_759_p2 SOURCE src/srcnn.cpp:86 VARIABLE sub_ln86_4 LOOP InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_5_fu_1080_p2 SOURCE src/srcnn.cpp:86 VARIABLE add_ln86_5 LOOP InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_6_fu_801_p2 SOURCE src/srcnn.cpp:86 VARIABLE add_ln86_6 LOOP InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_7_fu_811_p2 SOURCE src/srcnn.cpp:86 VARIABLE add_ln86_7 LOOP InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln86_8_fu_869_p2 SOURCE src/srcnn.cpp:86 VARIABLE add_ln86_8 LOOP InputTileWread BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} make_win97_Pipeline_win9x9_read_pix {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln117_fu_733_p2 SOURCE src/srcnn.cpp:117 VARIABLE add_ln117 LOOP win9x9_read_pix BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_4_fu_917_p2 SOURCE src/srcnn.cpp:172 VARIABLE x_4 LOOP win9x9_read_pix BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln174_fu_928_p2 SOURCE src/srcnn.cpp:174 VARIABLE add_ln174 LOOP win9x9_read_pix BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} make_win97 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME lb1_U SOURCE src/srcnn.cpp:104 VARIABLE lb1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME lb1_1_U SOURCE src/srcnn.cpp:104 VARIABLE lb1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME lb1_2_U SOURCE src/srcnn.cpp:104 VARIABLE lb1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME lb1_3_U SOURCE src/srcnn.cpp:104 VARIABLE lb1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME lb1_4_U SOURCE src/srcnn.cpp:104 VARIABLE lb1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME lb1_5_U SOURCE src/srcnn.cpp:104 VARIABLE lb1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME lb1_6_U SOURCE src/srcnn.cpp:104 VARIABLE lb1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME lb1_7_U SOURCE src/srcnn.cpp:104 VARIABLE lb1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_fu_145_p2 SOURCE src/srcnn.cpp:616 VARIABLE add_ln616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME PH_fu_181_p2 SOURCE src/srcnn.cpp:97 VARIABLE PH LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME PW_fu_190_p2 SOURCE src/srcnn.cpp:98 VARIABLE PW LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_9ns_17_1_1_U175 SOURCE src/srcnn.cpp:117 VARIABLE mul_ln117 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}}} AREA {DSP 0 BRAM 8 URAM 0}} conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln212_fu_1018_p2 SOURCE src/srcnn.cpp:212 VARIABLE add_ln212 LOOP Init_Conv2Out_biases BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv1conv2_from_windows8_Pipeline_Conv1_outftmaps {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln219_fu_3979_p2 SOURCE src/srcnn.cpp:219 VARIABLE add_ln219 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U234 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_1_fu_4319_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_1 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U235 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_1 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_fu_5009_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_3_fu_5015_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_3 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_3_fu_5077_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_3 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U236 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_2 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_2_fu_5213_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_2 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_7_fu_5219_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_7 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_5_fu_5281_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_5 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U237 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_3 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_4_fu_5953_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_4 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_11_fu_5959_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_11 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_7_fu_6021_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_7 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U238 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_4 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_6_fu_6157_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_6 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_15_fu_6163_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_15 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_9_fu_6225_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_9 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U239 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_5 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_8_fu_6774_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_8 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_19_fu_6780_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_19 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_11_fu_6842_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_11 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U240 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_6 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_10_fu_6978_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_10 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_23_fu_6984_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_23 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_13_fu_7046_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_13 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U241 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_7 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_12_fu_7181_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_12 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_27_fu_7187_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_27 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_15_fu_7249_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_15 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U242 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_8 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_14_fu_7385_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_14 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_31_fu_7391_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_31 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_17_fu_7453_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_17 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U243 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_9 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_16_fu_7588_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_16 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_35_fu_7594_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_35 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_19_fu_7656_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_19 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U244 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_10 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_18_fu_7792_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_18 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_39_fu_7798_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_39 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_21_fu_7860_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_21 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U245 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_11 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_20_fu_7995_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_20 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_43_fu_8001_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_43 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_23_fu_8063_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_23 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U246 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_12 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_22_fu_8199_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_22 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_47_fu_8205_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_47 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_25_fu_8267_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_25 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U247 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_13 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_24_fu_8402_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_24 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_51_fu_8408_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_51 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_27_fu_8470_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_27 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U248 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_14 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_26_fu_8606_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_26 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_55_fu_8612_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_55 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_29_fu_8674_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_29 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U249 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_15 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_28_fu_8810_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_28 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_59_fu_8816_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_59 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_31_fu_8876_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_31 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U250 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_16 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_30_fu_9006_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_30 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_63_fu_9012_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_63 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_33_fu_9074_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_33 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U251 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_17 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_32_fu_9210_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_32 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_67_fu_9216_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_67 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_35_fu_9278_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_35 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U252 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_18 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_34_fu_9409_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_34 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_71_fu_9415_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_71 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_37_fu_9477_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_37 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U253 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_19 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_36_fu_9613_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_36 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_75_fu_9619_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_75 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_39_fu_9681_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_39 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U254 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_20 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_38_fu_9817_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_38 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_79_fu_9823_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_79 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_41_fu_9883_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_41 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U255 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_21 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_40_fu_10013_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_40 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_83_fu_10019_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_83 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_43_fu_10081_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_43 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U256 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_22 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_42_fu_10217_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_42 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_87_fu_10223_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_87 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_45_fu_10285_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_45 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U257 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_23 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_44_fu_10416_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_44 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_91_fu_10422_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_91 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_47_fu_10484_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_47 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U258 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_24 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_46_fu_10620_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_46 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_95_fu_10626_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_95 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_49_fu_10688_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_49 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U259 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_25 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_48_fu_10824_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_48 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_99_fu_10830_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_99 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_51_fu_10890_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_51 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U260 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_26 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_50_fu_11020_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_50 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_103_fu_11026_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_103 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_53_fu_11088_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_53 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U261 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_27 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_52_fu_11224_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_52 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_107_fu_11230_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_107 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_55_fu_11292_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_55 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U262 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_28 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_54_fu_11423_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_54 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_111_fu_11429_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_111 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_57_fu_11491_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_57 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U263 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_29 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_56_fu_11627_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_56 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_115_fu_11633_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_115 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_59_fu_11695_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_59 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U264 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_30 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_58_fu_11831_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_58 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_119_fu_11837_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_119 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_61_fu_11897_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_61 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U265 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_31 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_60_fu_12027_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_60 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_123_fu_12033_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_123 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_63_fu_12095_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_63 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U266 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_32 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_62_fu_12231_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_62 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_127_fu_12237_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_127 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_65_fu_12299_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_65 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U267 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_33 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_64_fu_12430_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_64 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_131_fu_12436_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_131 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_67_fu_12498_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_67 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U268 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_34 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_66_fu_12634_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_66 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_135_fu_12640_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_135 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_69_fu_12702_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_69 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U269 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_35 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_68_fu_12838_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_68 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_139_fu_12844_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_139 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_71_fu_12904_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_71 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U270 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_36 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_70_fu_13034_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_70 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_143_fu_13040_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_143 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_73_fu_13102_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_73 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U271 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_37 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_72_fu_13238_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_72 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_147_fu_13244_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_147 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_75_fu_13306_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_75 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U272 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_38 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_74_fu_13437_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_74 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_151_fu_13443_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_151 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_77_fu_13505_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_77 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U273 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_39 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_76_fu_13641_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_76 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_155_fu_13647_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_155 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_79_fu_13709_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_79 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U274 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_40 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_78_fu_13845_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_78 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_159_fu_13851_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_159 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_81_fu_13911_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_81 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U275 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_41 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_80_fu_14041_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_80 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_161_fu_14047_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_161 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_83_fu_14109_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_83 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U276 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_42 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_82_fu_14245_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_82 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_163_fu_14251_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_163 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_85_fu_14313_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_85 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U277 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_43 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_84_fu_14444_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_84 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_165_fu_14450_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_165 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_87_fu_14512_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_87 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U278 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_44 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_86_fu_14648_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_86 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_167_fu_14654_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_167 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_89_fu_14716_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_89 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U279 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_45 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_88_fu_14852_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_88 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_169_fu_14858_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_169 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_91_fu_14918_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_91 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U280 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_46 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_90_fu_15048_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_90 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_171_fu_15054_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_171 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_93_fu_15116_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_93 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U281 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_47 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_92_fu_15252_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_92 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_173_fu_15258_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_173 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_95_fu_15320_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_95 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U282 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_48 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_94_fu_15451_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_94 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_175_fu_15457_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_175 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_97_fu_15519_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_97 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U283 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_49 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_96_fu_15655_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_96 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_177_fu_15661_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_177 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_99_fu_15723_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_99 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U284 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_50 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_98_fu_15859_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_98 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_179_fu_15865_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_179 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_101_fu_15925_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_101 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U285 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_51 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_100_fu_16055_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_100 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_181_fu_16061_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_181 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_103_fu_16123_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_103 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U286 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_52 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_102_fu_16259_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_102 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_183_fu_16265_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_183 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_105_fu_16327_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_105 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U287 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_53 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_104_fu_16458_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_104 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_185_fu_16464_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_185 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_107_fu_16526_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_107 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U288 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_54 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_106_fu_16662_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_106 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_187_fu_16668_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_187 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_109_fu_16730_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_109 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U289 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_55 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_108_fu_16866_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_108 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_189_fu_16872_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_189 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_111_fu_16932_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_111 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U290 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_56 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_110_fu_17062_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_110 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_191_fu_17068_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_191 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_113_fu_17130_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_113 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U291 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_57 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_112_fu_17266_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_112 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_193_fu_17272_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_193 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_115_fu_17334_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_115 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U292 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_58 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_114_fu_17465_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_114 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_195_fu_17471_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_195 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_117_fu_17533_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_117 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U293 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_59 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_116_fu_17669_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_116 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_197_fu_17675_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_197 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_119_fu_17737_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_119 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U294 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_60 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_118_fu_17873_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_118 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_199_fu_17879_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_199 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_121_fu_17939_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_121 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U295 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_61 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_120_fu_18069_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_120 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_201_fu_18075_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_201 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_123_fu_18137_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_123 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U296 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_62 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_122_fu_18273_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_122 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_203_fu_18279_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_203 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_125_fu_18341_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_125 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U297 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_63 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_124_fu_18472_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_124 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_205_fu_18478_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_205 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_127_fu_18540_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_127 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U298 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_64 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_126_fu_18676_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_126 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_207_fu_18682_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_207 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_129_fu_18744_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_129 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U299 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_65 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_128_fu_18880_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_128 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_209_fu_18886_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_209 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_131_fu_18946_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_131 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U300 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_66 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_130_fu_19076_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_130 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_211_fu_19082_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_211 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_133_fu_19144_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_133 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U301 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_67 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_132_fu_19280_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_132 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_213_fu_19286_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_213 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_135_fu_19348_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_135 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U302 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_68 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_134_fu_19479_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_134 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_215_fu_19485_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_215 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_137_fu_19547_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_137 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U303 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_69 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_136_fu_19683_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_136 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_217_fu_19689_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_217 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_139_fu_19751_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_139 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U304 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_70 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_138_fu_19887_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_138 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_219_fu_19893_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_219 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_141_fu_19953_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_141 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U305 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_71 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_140_fu_20083_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_140 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_221_fu_20089_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_221 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_143_fu_20151_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_143 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U306 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_72 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_142_fu_20287_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_142 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_223_fu_20293_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_223 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_145_fu_20355_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_145 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U307 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_73 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_144_fu_20486_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_144 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_225_fu_20492_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_225 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_147_fu_20554_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_147 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U308 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_74 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_146_fu_20690_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_146 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_227_fu_20696_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_227 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_149_fu_20758_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_149 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U309 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_75 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_148_fu_20894_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_148 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_229_fu_20900_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_229 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_151_fu_20960_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_151 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U310 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_76 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_150_fu_21090_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_150 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_231_fu_21096_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_231 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_153_fu_21158_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_153 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U311 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_77 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_152_fu_21294_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_152 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_233_fu_21300_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_233 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_155_fu_21362_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_155 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U312 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_78 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_154_fu_21487_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_154 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_235_fu_21493_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_235 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_157_fu_21555_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_157 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U313 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_79 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_156_fu_21691_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_156 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_237_fu_21697_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_237 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_159_fu_21759_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_159 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16s_16ns_32_1_1_U314 SOURCE src/srcnn.cpp:231 VARIABLE mul_ln231_80 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_158_fu_21894_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_158 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln231_239_fu_21900_p2 SOURCE src/srcnn.cpp:231 VARIABLE add_ln231_239 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME sum1_161_fu_21962_p2 SOURCE src/srcnn.cpp:231 VARIABLE sum1_161 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln235_fu_22099_p2 SOURCE src/srcnn.cpp:235 VARIABLE add_ln235 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc1_sum_fu_22113_p2 SOURCE src/srcnn.cpp:235 VARIABLE acc1_sum LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U315 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_fu_22377_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_64_fu_22383_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_64 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_1_fu_22451_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_1 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U316 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_1 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_2_fu_22587_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_2 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_65_fu_22593_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_65 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_3_fu_22661_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_3 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U317 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_2 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_4_fu_22797_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_4 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_66_fu_22803_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_66 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_5_fu_22871_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_5 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U318 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_3 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_6_fu_23007_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_6 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_67_fu_23013_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_67 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_7_fu_23081_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_7 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U319 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_4 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_8_fu_23217_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_8 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_68_fu_23223_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_68 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_9_fu_23291_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_9 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U320 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_5 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_10_fu_23427_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_10 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_69_fu_23433_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_69 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_11_fu_23501_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_11 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U321 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_6 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_12_fu_23647_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_12 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_70_fu_23653_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_70 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_13_fu_23727_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_13 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U322 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_7 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_14_fu_23873_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_14 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_71_fu_23879_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_71 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_15_fu_23953_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_15 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U323 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_8 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_16_fu_24099_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_16 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_72_fu_24105_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_72 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_17_fu_24179_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_17 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U324 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_9 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_18_fu_24325_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_18 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_73_fu_24331_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_73 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_19_fu_24405_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_19 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U325 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_10 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_20_fu_24551_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_20 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_74_fu_24557_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_74 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_21_fu_24631_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_21 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U326 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_11 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_22_fu_24777_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_22 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_75_fu_24783_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_75 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_23_fu_24857_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_23 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U327 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_12 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_24_fu_25003_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_24 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_76_fu_25009_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_76 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_25_fu_25083_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_25 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U328 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_13 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_26_fu_25229_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_26 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_77_fu_25235_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_77 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_27_fu_25309_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_27 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U329 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_14 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_28_fu_25455_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_28 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_78_fu_25461_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_78 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_29_fu_25535_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_29 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U330 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_15 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_30_fu_25681_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_30 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_79_fu_25687_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_79 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_31_fu_25761_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_31 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U331 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_16 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_32_fu_25907_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_32 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_80_fu_25913_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_80 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_33_fu_25987_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_33 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U332 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_17 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_34_fu_26133_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_34 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_81_fu_26139_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_81 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_35_fu_26213_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_35 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U333 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_18 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_36_fu_26359_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_36 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_82_fu_26365_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_82 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_37_fu_26439_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_37 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U334 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_19 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_38_fu_26585_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_38 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_83_fu_26591_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_83 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_39_fu_26665_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_39 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U335 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_20 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_40_fu_26811_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_40 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_84_fu_26817_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_84 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_41_fu_26891_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_41 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U336 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_21 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_42_fu_27037_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_42 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_85_fu_27043_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_85 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_43_fu_27117_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_43 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U337 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_22 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_44_fu_27263_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_44 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_86_fu_27269_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_86 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_45_fu_27343_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_45 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U338 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_23 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_46_fu_27489_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_46 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_87_fu_27495_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_87 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_47_fu_27569_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_47 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U339 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_24 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_48_fu_27715_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_48 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_88_fu_27721_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_88 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_49_fu_27795_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_49 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U340 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_25 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_50_fu_27941_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_50 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_89_fu_27947_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_89 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_51_fu_28021_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_51 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U341 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_26 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_52_fu_28167_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_52 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_90_fu_28173_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_90 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_53_fu_28247_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_53 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U342 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_27 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_54_fu_28393_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_54 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_91_fu_28399_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_91 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_55_fu_28473_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_55 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U343 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_28 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_56_fu_28619_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_56 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_92_fu_28625_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_92 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_57_fu_28699_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_57 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U344 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_29 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_58_fu_28845_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_58 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_93_fu_28851_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_93 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_59_fu_28925_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_59 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U345 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_30 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_60_fu_29071_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_60 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_94_fu_29077_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_94 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_61_fu_29151_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_61 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_23ns_16s_39_1_1_U346 SOURCE src/srcnn.cpp:242 VARIABLE mul_ln242_31 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_62_fu_29297_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_62 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_95_fu_29303_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_95 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln242_63_fu_29377_p2 SOURCE src/srcnn.cpp:242 VARIABLE add_ln242_63 LOOP Conv1_outftmaps BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 113 BRAM 0 URAM 0}} conv1conv2_from_windows8_Pipeline_Push_conv2pix_out {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln253_fu_381_p2 SOURCE src/srcnn.cpp:253 VARIABLE add_ln253 LOOP Push_conv2pix_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln253_1_fu_501_p2 SOURCE src/srcnn.cpp:253 VARIABLE add_ln253_1 LOOP Push_conv2pix_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln253_2_fu_610_p2 SOURCE src/srcnn.cpp:253 VARIABLE add_ln253_2 LOOP Push_conv2pix_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln253_3_fu_718_p2 SOURCE src/srcnn.cpp:253 VARIABLE add_ln253_3 LOOP Push_conv2pix_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln253_4_fu_826_p2 SOURCE src/srcnn.cpp:253 VARIABLE add_ln253_4 LOOP Push_conv2pix_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln253_5_fu_934_p2 SOURCE src/srcnn.cpp:253 VARIABLE add_ln253_5 LOOP Push_conv2pix_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln253_6_fu_1042_p2 SOURCE src/srcnn.cpp:253 VARIABLE add_ln253_6 LOOP Push_conv2pix_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln253_7_fu_1150_p2 SOURCE src/srcnn.cpp:253 VARIABLE add_ln253_7 LOOP Push_conv2pix_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln249_fu_305_p2 SOURCE src/srcnn.cpp:249 VARIABLE add_ln249 LOOP Push_conv2pix_out BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} conv1conv2_from_windows8 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME acc2_U SOURCE src/srcnn.cpp:207 VARIABLE acc2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME acc2_1_U SOURCE src/srcnn.cpp:207 VARIABLE acc2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME acc2_2_U SOURCE src/srcnn.cpp:207 VARIABLE acc2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME acc2_3_U SOURCE src/srcnn.cpp:207 VARIABLE acc2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME acc2_4_U SOURCE src/srcnn.cpp:207 VARIABLE acc2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME acc2_5_U SOURCE src/srcnn.cpp:207 VARIABLE acc2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME acc2_6_U SOURCE src/srcnn.cpp:207 VARIABLE acc2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME acc2_7_U SOURCE src/srcnn.cpp:207 VARIABLE acc2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME outpix_U SOURCE src/srcnn.cpp:247 VARIABLE outpix LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_t2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_fu_2018_p2 SOURCE src/srcnn.cpp:616 VARIABLE add_ln616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE add PRAGMA {} RTLNAME am_addmul_8ns_3ns_9ns_18_4_1_U657 SOURCE src/srcnn.cpp:200 VARIABLE add_ln200 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_1_fu_2058_p2 SOURCE src/srcnn.cpp:200 VARIABLE add_ln200_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL dsp48 LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME am_addmul_8ns_3ns_9ns_18_4_1_U657 SOURCE src/srcnn.cpp:200 VARIABLE bound LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln200_2_fu_2469_p2 SOURCE src/srcnn.cpp:200 VARIABLE add_ln200_2 LOOP Conv12_oy_Conv12_ox BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 114 BRAM 0 URAM 0}} conv1conv2_stream4 {BINDINFO {{BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_channel_U SOURCE {} VARIABLE p_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME tw_eff_loc_i_c_U SOURCE {} VARIABLE tw_eff_loc_i_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME h0_c_U SOURCE {} VARIABLE h0_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_win_i_U SOURCE {} VARIABLE s_win_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 73 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME tw_eff_loc_i_tmp_channel_U SOURCE {} VARIABLE tw_eff_loc_i_tmp_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 114 BRAM 81 URAM 0}} conv3_stream5_Pipeline_Conv3_ky {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln361_fu_10933_p2 SOURCE src/srcnn.cpp:361 VARIABLE add_ln361 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_1_fu_8323_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_1 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_5_fu_10941_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_5 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_9_fu_10990_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_9 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1206 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_1_fu_11125_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_1 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1207 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_1 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_fu_12612_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_3_fu_12618_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_3 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_3_fu_12680_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_3 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1208 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_2 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_2_fu_12816_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_2 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_7_fu_12822_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_7 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_5_fu_12884_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_5 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1209 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_3 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_4_fu_17617_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_4 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_11_fu_17623_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_11 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_7_fu_17685_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_7 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1210 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_4 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_6_fu_17821_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_6 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_14_fu_17827_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_14 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_9_fu_17889_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_9 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1211 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_5 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_8_fu_26223_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_8 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_18_fu_26229_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_18 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_11_fu_26291_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_11 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1212 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_6 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_10_fu_26427_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_10 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_22_fu_26433_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_22 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_13_fu_26495_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_13 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1213 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_7 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_12_fu_35698_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_12 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_26_fu_35704_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_26 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_15_fu_35766_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_15 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_fu_42591_p2 SOURCE src/srcnn.cpp:388 VARIABLE add_ln388 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_1_fu_42605_p2 SOURCE src/srcnn.cpp:388 VARIABLE acc_1 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1214 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_8 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_18_fu_11385_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_18 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1215 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_9 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_15_fu_13117_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_15 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_31_fu_13123_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_31 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_20_fu_13185_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_20 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1216 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_10 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_17_fu_13321_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_17 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_35_fu_13327_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_35 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_22_fu_13389_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_22 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1217 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_11 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_19_fu_18024_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_19 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_39_fu_18030_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_39 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_24_fu_18092_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_24 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1218 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_12 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_21_fu_18228_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_21 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_43_fu_18234_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_43 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_26_fu_18296_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_26 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1219 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_13 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_23_fu_26630_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_23 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_46_fu_26636_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_46 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_28_fu_26698_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_28 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1220 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_14 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_25_fu_26834_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_25 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_50_fu_26840_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_50 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_30_fu_26902_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_30 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1221 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_15 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_27_fu_35901_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_27 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_54_fu_35907_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_54 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_32_fu_35969_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_32 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_2_fu_42659_p2 SOURCE src/srcnn.cpp:388 VARIABLE add_ln388_2 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_3_fu_42673_p2 SOURCE src/srcnn.cpp:388 VARIABLE acc_3 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1246 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_16 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_35_fu_13592_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_35 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1247 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_17 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_30_fu_18529_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_30 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_59_fu_18535_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_59 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_37_fu_18597_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_37 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1248 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_18 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_32_fu_18733_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_32 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_63_fu_18739_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_63 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_39_fu_18801_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_39 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1249 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_19 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_34_fu_27037_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_34 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_67_fu_27043_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_67 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_41_fu_27105_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_41 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1250 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_20 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_36_fu_27241_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_36 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_71_fu_27247_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_71 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_43_fu_27309_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_43 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1251 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_21 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_38_fu_36104_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_38 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_74_fu_36110_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_74 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_45_fu_36172_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_45 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1252 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_22 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_40_fu_36308_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_40 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_78_fu_36314_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_78 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_47_fu_36376_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_47 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1253 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_23 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_42_fu_42737_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_42 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_82_fu_42743_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_82 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_49_fu_42805_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_49 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_4_fu_42931_p2 SOURCE src/srcnn.cpp:388 VARIABLE add_ln388_4 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_5_fu_42945_p2 SOURCE src/srcnn.cpp:388 VARIABLE acc_5 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1254 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_24 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_52_fu_13852_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_52 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1255 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_25 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_45_fu_19034_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_45 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_88_fu_19040_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_88 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_54_fu_19102_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_54 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1256 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_26 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_47_fu_19238_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_47 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_91_fu_19244_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_91 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_56_fu_19306_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_56 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1257 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_27 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_49_fu_27444_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_49 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_95_fu_27450_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_95 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_58_fu_27512_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_58 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1258 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_28 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_51_fu_27648_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_51 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_99_fu_27654_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_99 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_60_fu_27716_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_60 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1259 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_29 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_53_fu_36511_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_53 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_103_fu_36517_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_103 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_62_fu_36579_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_62 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1260 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_30 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_55_fu_36715_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_55 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_106_fu_36721_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_106 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_64_fu_36783_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_64 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1261 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_31 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_57_fu_43010_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_57 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_110_fu_43016_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_110 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_66_fu_43078_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_66 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_6_fu_43204_p2 SOURCE src/srcnn.cpp:388 VARIABLE add_ln388_6 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_7_fu_43218_p2 SOURCE src/srcnn.cpp:388 VARIABLE acc_7 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1222 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_32 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_69_fu_11645_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_69 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1223 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_33 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_60_fu_14142_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_60 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_116_fu_14148_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_116 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_71_fu_14210_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_71 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1224 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_34 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_62_fu_14346_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_62 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_119_fu_14352_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_119 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_73_fu_14414_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_73 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1225 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_35 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_64_fu_19441_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_64 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_123_fu_19447_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_123 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_75_fu_19509_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_75 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1226 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_36 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_66_fu_19645_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_66 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_127_fu_19651_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_127 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_77_fu_19713_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_77 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1227 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_37 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_68_fu_27851_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_68 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_131_fu_27857_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_131 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_79_fu_27919_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_79 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1228 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_38 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_70_fu_28055_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_70 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_134_fu_28061_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_134 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_81_fu_28123_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_81 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1286 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_39 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_72_fu_36918_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_72 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_138_fu_36924_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_138 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_83_fu_36986_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_83 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_8_fu_43273_p2 SOURCE src/srcnn.cpp:388 VARIABLE add_ln388_8 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_9_fu_43287_p2 SOURCE src/srcnn.cpp:388 VARIABLE acc_9 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1229 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_40 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_86_fu_11882_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_86 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1230 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_41 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_75_fu_14647_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_75 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_144_fu_14653_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_144 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_88_fu_14715_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_88 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1231 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_42 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_77_fu_14851_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_77 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_148_fu_14857_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_148 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_90_fu_14919_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_90 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1232 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_43 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_79_fu_19870_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_79 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_151_fu_19876_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_151 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_92_fu_19938_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_92 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1233 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_44 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_81_fu_20074_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_81 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_155_fu_20080_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_155 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_94_fu_20142_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_94 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1234 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_45 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_83_fu_28258_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_83 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_159_fu_28264_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_159 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_96_fu_28326_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_96 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1287 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_46 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_85_fu_28462_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_85 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_163_fu_28468_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_163 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_98_fu_28530_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_98 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1288 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_47 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_87_fu_37121_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_87 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_166_fu_37127_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_166 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_100_fu_37189_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_100 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_10_fu_45878_p2 SOURCE src/srcnn.cpp:388 VARIABLE add_ln388_10 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_11_fu_45892_p2 SOURCE src/srcnn.cpp:388 VARIABLE acc_11 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1262 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_48 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_103_fu_15122_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_103 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1263 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_49 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_90_fu_20419_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_90 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_172_fu_20425_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_172 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_105_fu_20487_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_105 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1264 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_50 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_92_fu_20623_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_92 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_176_fu_20629_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_176 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_107_fu_20691_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_107 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1265 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_51 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_94_fu_28665_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_94 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_179_fu_28671_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_179 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_109_fu_28733_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_109 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1266 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_52 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_96_fu_28869_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_96 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_183_fu_28875_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_183 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_111_fu_28937_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_111 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1267 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_53 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_98_fu_37324_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_98 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_187_fu_37330_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_187 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_113_fu_37392_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_113 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1289 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_54 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_100_fu_37528_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_100 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_191_fu_37534_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_191 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_115_fu_37596_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_115 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1290 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_55 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_102_fu_43351_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_102 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_194_fu_43357_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_194 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_117_fu_43419_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_117 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_12_fu_45945_p2 SOURCE src/srcnn.cpp:388 VARIABLE add_ln388_12 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_13_fu_45959_p2 SOURCE src/srcnn.cpp:388 VARIABLE acc_13 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1268 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_56 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_120_fu_15336_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_120 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1269 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_57 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_105_fu_20968_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_105 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_200_fu_20974_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_200 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_122_fu_21036_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_122 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1270 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_58 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_107_fu_21172_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_107 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_204_fu_21178_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_204 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_124_fu_21240_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_124 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1271 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_59 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_109_fu_29072_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_109 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_208_fu_29078_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_208 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_126_fu_29140_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_126 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1272 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_60 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_111_fu_29276_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_111 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_211_fu_29282_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_211 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_128_fu_29344_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_128 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1273 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_61 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_113_fu_37731_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_113 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_215_fu_37737_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_215 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_130_fu_37799_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_130 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1291 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_62 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_115_fu_37935_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_115 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_219_fu_37941_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_219 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_132_fu_38003_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_132 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1292 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_63 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_117_fu_43554_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_117 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_223_fu_43560_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_223 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_134_fu_43622_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_134 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_14_fu_46013_p2 SOURCE src/srcnn.cpp:388 VARIABLE add_ln388_14 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_15_fu_46027_p2 SOURCE src/srcnn.cpp:388 VARIABLE acc_15 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1235 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_64 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_137_fu_12096_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_137 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1236 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_65 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_120_fu_15580_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_120 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_228_fu_15586_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_228 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_139_fu_15648_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_139 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1237 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_66 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_122_fu_15784_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_122 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_232_fu_15790_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_232 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_141_fu_15852_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_141 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1238 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_67 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_124_fu_21419_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_124 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_236_fu_21425_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_236 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_143_fu_21487_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_143 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1239 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_68 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_126_fu_21623_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_126 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_239_fu_21629_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_239 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_145_fu_21691_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_145 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1293 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_69 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_128_fu_29479_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_128 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_243_fu_29485_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_243 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_147_fu_29547_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_147 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1294 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_70 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_130_fu_29683_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_130 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_247_fu_29689_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_247 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_149_fu_29751_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_149 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1295 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_71 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_132_fu_38138_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_132 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_251_fu_38144_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_251 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_151_fu_38206_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_151 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_16_fu_46081_p2 SOURCE src/srcnn.cpp:388 VARIABLE add_ln388_16 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_17_fu_46095_p2 SOURCE src/srcnn.cpp:388 VARIABLE acc_17 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1240 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_72 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_154_fu_12287_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_154 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1241 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_73 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_135_fu_16085_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_135 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_256_fu_16091_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_256 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_156_fu_16153_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_156 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1242 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_74 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_137_fu_16289_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_137 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_260_fu_16295_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_260 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_158_fu_16357_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_158 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1243 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_75 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_139_fu_21892_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_139 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_264_fu_21898_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_264 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_160_fu_21960_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_160 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1244 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_76 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_141_fu_22096_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_141 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_268_fu_22102_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_268 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_162_fu_22164_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_162 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1296 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_77 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_143_fu_29886_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_143 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_271_fu_29892_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_271 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_164_fu_29954_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_164 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1297 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_78 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_145_fu_30090_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_145 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_275_fu_30096_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_275 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_166_fu_30158_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_166 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1326 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_79 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_147_fu_38341_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_147 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_279_fu_38347_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_279 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_168_fu_38409_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_168 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_18_fu_46149_p2 SOURCE src/srcnn.cpp:388 VARIABLE add_ln388_18 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_19_fu_46163_p2 SOURCE src/srcnn.cpp:388 VARIABLE acc_19 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1274 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_80 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_171_fu_16560_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_171 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1275 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_81 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_150_fu_22441_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_150 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_284_fu_22447_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_284 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_173_fu_22509_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_173 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1276 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_82 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_152_fu_22645_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_152 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_288_fu_22651_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_288 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_175_fu_22713_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_175 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1277 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_83 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_154_fu_30315_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_154 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_292_fu_30321_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_292 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_177_fu_30383_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_177 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1298 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_84 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_156_fu_30519_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_156 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_296_fu_30525_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_296 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_179_fu_30587_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_179 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1299 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_85 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_158_fu_38544_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_158 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_299_fu_38550_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_299 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_181_fu_38612_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_181 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1327 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_86 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_160_fu_38748_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_160 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_301_fu_38754_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_301 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_183_fu_38816_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_183 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1328 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_87 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_162_fu_43757_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_162 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_303_fu_43763_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_303 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_185_fu_43825_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_185 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_20_fu_46216_p2 SOURCE src/srcnn.cpp:388 VARIABLE add_ln388_20 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_21_fu_46230_p2 SOURCE src/srcnn.cpp:388 VARIABLE acc_21 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1278 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_88 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_188_fu_16728_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_188 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1279 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_89 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_165_fu_22990_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_165 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_306_fu_22996_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_306 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_190_fu_23058_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_190 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1280 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_90 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_167_fu_23194_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_167 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_308_fu_23200_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_308 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_192_fu_23262_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_192 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1281 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_91 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_169_fu_30766_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_169 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_310_fu_30772_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_310 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_194_fu_30834_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_194 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1300 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_92 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_171_fu_30970_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_171 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_312_fu_30976_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_312 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_196_fu_31038_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_196 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1301 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_93 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_173_fu_38951_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_173 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_314_fu_38957_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_314 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_198_fu_39019_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_198 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1329 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_94 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_175_fu_39155_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_175 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_316_fu_39161_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_316 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_200_fu_39223_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_200 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1330 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_95 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_177_fu_43960_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_177 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_318_fu_43966_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_318 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_202_fu_44028_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_202 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_22_fu_46283_p2 SOURCE src/srcnn.cpp:388 VARIABLE add_ln388_22 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_23_fu_46297_p2 SOURCE src/srcnn.cpp:388 VARIABLE acc_23 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1245 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_96 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_205_fu_12478_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_205 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1282 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_97 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_180_fu_16941_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_180 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_321_fu_16947_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_321 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_207_fu_17021_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_207 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1283 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_98 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_182_fu_17172_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_182 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_323_fu_17178_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_323 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_209_fu_17252_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_209 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1302 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_99 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_184_fu_23549_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_184 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_325_fu_23555_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_325 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_211_fu_23629_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_211 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1303 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_100 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_186_fu_23779_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_186 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_327_fu_23785_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_327 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_213_fu_23859_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_213 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1304 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_101 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_188_fu_31311_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_188 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_329_fu_31317_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_329 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_215_fu_31379_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_215 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1331 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_102 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_190_fu_31529_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_190 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_331_fu_31535_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_331 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_217_fu_31609_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_217 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1332 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_103 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_192_fu_39358_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_192 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_333_fu_39364_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_333 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_219_fu_39426_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_219 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_24_fu_46351_p2 SOURCE src/srcnn.cpp:388 VARIABLE add_ln388_24 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_25_fu_46365_p2 SOURCE src/srcnn.cpp:388 VARIABLE acc_25 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1284 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_104 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_222_fu_17351_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_222 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1285 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_105 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_195_fu_17506_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_195 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_336_fu_17512_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_336 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_224_fu_17586_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_224 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1305 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_106 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_197_fu_24020_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_197 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_338_fu_24026_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_338 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_226_fu_24100_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_226 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1306 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_107 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_199_fu_24250_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_199 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_340_fu_24256_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_340 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_228_fu_24330_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_228 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1307 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_108 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_201_fu_31860_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_201 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_342_fu_31866_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_342 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_230_fu_31928_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_230 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1333 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_109 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_203_fu_32078_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_203 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_344_fu_32084_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_344 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_232_fu_32158_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_232 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1334 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_110 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_205_fu_39561_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_205 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_346_fu_39567_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_346 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_234_fu_39629_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_234 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1335 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_111 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_207_fu_39765_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_207 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_348_fu_39771_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_348 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_236_fu_39833_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_236 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_26_fu_46419_p2 SOURCE src/srcnn.cpp:388 VARIABLE add_ln388_26 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_27_fu_46433_p2 SOURCE src/srcnn.cpp:388 VARIABLE acc_27 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1308 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_112 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_239_fu_24451_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_239 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1309 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_113 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_210_fu_24606_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_210 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_351_fu_24612_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_351 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_241_fu_24686_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_241 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1310 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_114 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_212_fu_32431_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_212 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_353_fu_32437_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_353 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_243_fu_32499_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_243 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1311 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_115 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_214_fu_32635_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_214 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_355_fu_32641_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_355 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_245_fu_32703_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_245 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1312 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_116 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_216_fu_39968_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_216 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_357_fu_39974_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_357 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_247_fu_40036_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_247 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1336 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_117 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_218_fu_40172_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_218 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_359_fu_40178_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_359 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_249_fu_40240_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_249 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1337 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_118 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_220_fu_44163_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_220 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_361_fu_44169_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_361 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_251_fu_44231_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_251 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1338 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_119 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_222_fu_44367_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_222 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_363_fu_44373_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_363 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_253_fu_44435_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_253 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_28_fu_46487_p2 SOURCE src/srcnn.cpp:388 VARIABLE add_ln388_28 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_29_fu_46501_p2 SOURCE src/srcnn.cpp:388 VARIABLE acc_29 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1313 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_120 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_256_fu_24851_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_256 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1314 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_121 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_225_fu_25006_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_225 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_366_fu_25012_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_366 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_258_fu_25086_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_258 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1315 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_122 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_227_fu_32998_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_227 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_368_fu_33004_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_368 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_260_fu_33066_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_260 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1316 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_123 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_229_fu_33202_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_229 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_370_fu_33208_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_370 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_262_fu_33270_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_262 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1339 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_124 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_231_fu_40375_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_231 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_372_fu_40381_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_372 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_264_fu_40443_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_264 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1340 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_125 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_233_fu_40579_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_233 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_374_fu_40585_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_374 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_266_fu_40647_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_266 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1341 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_126 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_235_fu_44570_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_235 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_376_fu_44576_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_376 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_268_fu_44638_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_268 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1342 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_127 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_237_fu_44774_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_237 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_378_fu_44780_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_378 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_270_fu_44842_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_270 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_30_fu_46752_p2 SOURCE src/srcnn.cpp:388 VARIABLE add_ln388_30 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_31_fu_46766_p2 SOURCE src/srcnn.cpp:388 VARIABLE acc_31 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1317 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_128 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_273_fu_25228_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_273 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1318 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_129 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_240_fu_25382_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_240 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_381_fu_25388_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_381 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_275_fu_25462_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_275 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1319 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_130 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_242_fu_33587_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_242 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_383_fu_33593_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_383 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_277_fu_33655_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_277 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1320 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_131 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_244_fu_33791_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_244 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_385_fu_33797_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_385 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_279_fu_33859_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_279 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1343 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_132 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_246_fu_40782_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_246 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_387_fu_40788_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_387 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_281_fu_40850_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_281 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1344 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_133 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_248_fu_40986_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_248 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_389_fu_40992_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_389 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_283_fu_41054_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_283 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1345 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_134 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_250_fu_44977_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_250 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_391_fu_44983_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_391 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_285_fu_45045_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_285 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1346 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_135 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_252_fu_46565_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_252 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_393_fu_46571_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_393 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_287_fu_46633_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_287 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_32_fu_46913_p2 SOURCE src/srcnn.cpp:388 VARIABLE add_ln388_32 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_33_fu_46927_p2 SOURCE src/srcnn.cpp:388 VARIABLE acc_33 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1321 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_136 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_290_fu_25604_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_290 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1322 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_137 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_255_fu_25758_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_255 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_396_fu_25764_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_396 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_292_fu_25838_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_292 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1323 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_138 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_257_fu_34176_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_257 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_398_fu_34182_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_398 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_294_fu_34244_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_294 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1347 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_139 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_259_fu_34394_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_259 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_400_fu_34400_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_400 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_296_fu_34474_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_296 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1348 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_140 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_261_fu_41189_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_261 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_402_fu_41195_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_402 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_298_fu_41257_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_298 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1349 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_141 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_263_fu_41393_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_263 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_404_fu_41399_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_404 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_300_fu_41461_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_300 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1350 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_142 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_265_fu_45180_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_265 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_406_fu_45186_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_406 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_302_fu_45248_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_302 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1351 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_143 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_267_fu_46992_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_267 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_408_fu_46998_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_408 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_304_fu_47060_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_304 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_34_fu_47186_p2 SOURCE src/srcnn.cpp:388 VARIABLE add_ln388_34 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_35_fu_47200_p2 SOURCE src/srcnn.cpp:388 VARIABLE acc_35 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1324 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_144 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_307_fu_25958_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_307 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1325 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_145 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_270_fu_26112_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_270 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_411_fu_26118_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_411 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_309_fu_26192_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_309 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1352 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_146 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_272_fu_34805_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_272 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_413_fu_34811_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_413 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_311_fu_34885_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_311 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1353 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_147 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_274_fu_35035_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_274 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_415_fu_35041_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_415 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_313_fu_35115_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_313 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1354 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_148 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_276_fu_41690_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_276 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_417_fu_41696_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_417 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_315_fu_41758_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_315 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1355 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_149 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_278_fu_41894_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_278 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_419_fu_41900_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_419 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_317_fu_41962_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_317 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1356 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_150 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_280_fu_45383_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_280 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_421_fu_45389_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_421 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_319_fu_45451_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_319 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1357 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_151 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_282_fu_47359_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_282 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_423_fu_47365_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_423 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_321_fu_47427_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_321 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_36_fu_47553_p2 SOURCE src/srcnn.cpp:388 VARIABLE add_ln388_36 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_37_fu_47567_p2 SOURCE src/srcnn.cpp:388 VARIABLE acc_37 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1358 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_152 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_324_fu_35301_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_324 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1359 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_153 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_285_fu_35455_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_285 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_426_fu_35461_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_426 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_326_fu_35535_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_326 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1360 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_154 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_287_fu_42191_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_287 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_428_fu_42197_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_428 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_328_fu_42259_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_328 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1361 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_155 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_289_fu_42395_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_289 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_430_fu_42401_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_430 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_330_fu_42463_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_330 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1362 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_156 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_291_fu_45482_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_291 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_432_fu_45488_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_432 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_332_fu_45550_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_332 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1363 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_157 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_293_fu_45686_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_293 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_434_fu_45692_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_434 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_334_fu_45754_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_334 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1364 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_158 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_295_fu_46664_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_295 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_436_fu_46670_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_436 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_336_fu_46732_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_336 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_16ns_16s_32_1_1_U1365 SOURCE src/srcnn.cpp:385 VARIABLE mul_ln385_159 LOOP Conv3_ky BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_297_fu_47726_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_297 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln385_438_fu_47732_p2 SOURCE src/srcnn.cpp:385 VARIABLE add_ln385_438 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME ps_338_fu_47794_p2 SOURCE src/srcnn.cpp:385 VARIABLE ps_338 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln388_38_fu_47920_p2 SOURCE src/srcnn.cpp:388 VARIABLE add_ln388_38 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME acc_39_fu_47934_p2 SOURCE src/srcnn.cpp:388 VARIABLE acc_39 LOOP Conv3_ky BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 160 BRAM 0 URAM 0}} conv3_stream5 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME lb2_U SOURCE src/srcnn.cpp:305 VARIABLE lb2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME lb2_1_U SOURCE src/srcnn.cpp:305 VARIABLE lb2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME lb2_2_U SOURCE src/srcnn.cpp:305 VARIABLE lb2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME lb2_3_U SOURCE src/srcnn.cpp:305 VARIABLE lb2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_fu_4934_p2 SOURCE src/srcnn.cpp:616 VARIABLE add_ln616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME C2H_fu_4974_p2 SOURCE src/srcnn.cpp:294 VARIABLE C2H LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME C2W_fu_4984_p2 SOURCE src/srcnn.cpp:295 VARIABLE C2W LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_9ns_9ns_18_1_1_U2210 SOURCE src/srcnn.cpp:316 VARIABLE mul_ln316 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op mul}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln316_fu_6390_p2 SOURCE src/srcnn.cpp:316 VARIABLE add_ln316 LOOP win5x5_read_pix BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln392_fu_7870_p2 SOURCE src/srcnn.cpp:392 VARIABLE add_ln392 LOOP win5x5_read_pix BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME x_7_fu_7927_p2 SOURCE src/srcnn.cpp:395 VARIABLE x_7 LOOP win5x5_read_pix BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME y_5_fu_7937_p2 SOURCE src/srcnn.cpp:399 VARIABLE y_5 LOOP win5x5_read_pix BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 160 BRAM 4 URAM 0}} store_stream6 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_fu_216_p2 SOURCE src/srcnn.cpp:616 VARIABLE add_ln616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln419_fu_285_p2 SOURCE src/srcnn.cpp:419 VARIABLE add_ln419 LOOP Out_writey BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_fu_291_p2 SOURCE src/srcnn.cpp:419 VARIABLE empty LOOP Out_writey BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME empty_83_fu_320_p2 SOURCE src/srcnn.cpp:419 VARIABLE empty_83 LOOP Out_writey BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME tmp_fu_330_p2 SOURCE src/srcnn.cpp:419 VARIABLE tmp LOOP Out_writey BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME empty_84_fu_339_p2 SOURCE src/srcnn.cpp:419 VARIABLE empty_84 LOOP Out_writey BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln421_fu_369_p2 SOURCE src/srcnn.cpp:421 VARIABLE add_ln421 LOOP Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln422_fu_383_p2 SOURCE src/srcnn.cpp:422 VARIABLE sub_ln422 LOOP Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln422_1_fu_433_p2 SOURCE src/srcnn.cpp:422 VARIABLE sub_ln422_1 LOOP Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln422_fu_443_p2 SOURCE src/srcnn.cpp:422 VARIABLE add_ln422 LOOP Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln422_4_fu_469_p2 SOURCE src/srcnn.cpp:422 VARIABLE sub_ln422_4 LOOP Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln422_1_fu_517_p2 SOURCE src/srcnn.cpp:422 VARIABLE add_ln422_1 LOOP Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln422_2_fu_561_p2 SOURCE src/srcnn.cpp:422 VARIABLE add_ln422_2 LOOP Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln422_2_fu_577_p2 SOURCE src/srcnn.cpp:422 VARIABLE sub_ln422_2 LOOP Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln422_3_fu_605_p2 SOURCE src/srcnn.cpp:422 VARIABLE add_ln422_3 LOOP Out_writex BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}}} AREA {DSP 0 BRAM 0 URAM 0}} dataflow_in_loop_IT_w0_1 {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME output_ftmap_c_U SOURCE {} VARIABLE output_ftmap_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME h0_c5_U SOURCE {} VARIABLE h0_c5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME h0_c4_U SOURCE {} VARIABLE h0_c4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME h0_c_U SOURCE {} VARIABLE h0_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME w0_c_U SOURCE {} VARIABLE w0_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME tw_eff_loc_i_c2_U SOURCE {} VARIABLE tw_eff_loc_i_c2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME tw_eff_loc_i_c1_U SOURCE {} VARIABLE tw_eff_loc_i_c1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME tw_eff_loc_i_c_U SOURCE {} VARIABLE tw_eff_loc_i_c LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_out_U SOURCE src/srcnn.cpp:623 VARIABLE s_out LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_f2_i_U SOURCE {} VARIABLE s_f2_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 29 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME s_pix_U SOURCE src/srcnn.cpp:621 VARIABLE s_pix LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage fifo}} {BINDTYPE op ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME tw_eff_loc_i_c3_channel_U SOURCE {} VARIABLE tw_eff_loc_i_c3_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op fifo}}} AREA {DSP 274 BRAM 117 URAM 0}} srcnn {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_1_fu_1813_p2 SOURCE src/srcnn.cpp:551 VARIABLE add_ln551_1 LOOP CopyW1_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln551_fu_1825_p2 SOURCE src/srcnn.cpp:551 VARIABLE add_ln551 LOOP CopyW1_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln553_fu_1839_p2 SOURCE src/srcnn.cpp:553 VARIABLE add_ln553 LOOP CopyW1_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln553_fu_2006_p2 SOURCE src/srcnn.cpp:553 VARIABLE sub_ln553 LOOP CopyW1_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln553_1_fu_1925_p2 SOURCE src/srcnn.cpp:553 VARIABLE sub_ln553_1 LOOP CopyW1_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln553_1_fu_2019_p2 SOURCE src/srcnn.cpp:553 VARIABLE add_ln553_1 LOOP CopyW1_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln553_2_fu_2024_p2 SOURCE src/srcnn.cpp:553 VARIABLE sub_ln553_2 LOOP CopyW1_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln553_2_fu_2122_p2 SOURCE src/srcnn.cpp:553 VARIABLE add_ln553_2 LOOP CopyW1_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln553_3_fu_2156_p2 SOURCE src/srcnn.cpp:553 VARIABLE add_ln553_3 LOOP CopyW1_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln553_3_fu_2167_p2 SOURCE src/srcnn.cpp:553 VARIABLE sub_ln553_3 LOOP CopyW1_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln553_4_fu_2231_p2 SOURCE src/srcnn.cpp:553 VARIABLE add_ln553_4 LOOP CopyW1_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln553_5_fu_1973_p2 SOURCE src/srcnn.cpp:553 VARIABLE add_ln553_5 LOOP CopyW1_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln553_6_fu_2309_p2 SOURCE src/srcnn.cpp:553 VARIABLE add_ln553_6 LOOP CopyW1_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln553_7_fu_2318_p2 SOURCE src/srcnn.cpp:553 VARIABLE add_ln553_7 LOOP CopyW1_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln553_8_fu_2383_p2 SOURCE src/srcnn.cpp:553 VARIABLE add_ln553_8 LOOP CopyW1_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln566_fu_3077_p2 SOURCE src/srcnn.cpp:566 VARIABLE add_ln566 LOOP CopyW2_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln568_fu_3087_p2 SOURCE src/srcnn.cpp:568 VARIABLE add_ln568 LOOP CopyW2_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln568_fu_3286_p2 SOURCE src/srcnn.cpp:568 VARIABLE sub_ln568 LOOP CopyW2_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln568_1_fu_3174_p2 SOURCE src/srcnn.cpp:568 VARIABLE sub_ln568_1 LOOP CopyW2_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln568_1_fu_3299_p2 SOURCE src/srcnn.cpp:568 VARIABLE add_ln568_1 LOOP CopyW2_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln568_2_fu_3304_p2 SOURCE src/srcnn.cpp:568 VARIABLE sub_ln568_2 LOOP CopyW2_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln568_2_fu_3402_p2 SOURCE src/srcnn.cpp:568 VARIABLE add_ln568_2 LOOP CopyW2_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln568_3_fu_3436_p2 SOURCE src/srcnn.cpp:568 VARIABLE add_ln568_3 LOOP CopyW2_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln568_3_fu_3447_p2 SOURCE src/srcnn.cpp:568 VARIABLE sub_ln568_3 LOOP CopyW2_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln568_4_fu_3511_p2 SOURCE src/srcnn.cpp:568 VARIABLE add_ln568_4 LOOP CopyW2_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln568_5_fu_3222_p2 SOURCE src/srcnn.cpp:568 VARIABLE add_ln568_5 LOOP CopyW2_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln568_6_fu_3589_p2 SOURCE src/srcnn.cpp:568 VARIABLE add_ln568_6 LOOP CopyW2_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln568_7_fu_3598_p2 SOURCE src/srcnn.cpp:568 VARIABLE add_ln568_7 LOOP CopyW2_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln568_8_fu_3663_p2 SOURCE src/srcnn.cpp:568 VARIABLE add_ln568_8 LOOP CopyW2_outft BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln583_fu_4287_p2 SOURCE src/srcnn.cpp:583 VARIABLE sub_ln583 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln583_1_fu_4206_p2 SOURCE src/srcnn.cpp:583 VARIABLE sub_ln583_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln583_fu_4300_p2 SOURCE src/srcnn.cpp:583 VARIABLE add_ln583 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln583_2_fu_4305_p2 SOURCE src/srcnn.cpp:583 VARIABLE sub_ln583_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln583_1_fu_4403_p2 SOURCE src/srcnn.cpp:583 VARIABLE add_ln583_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln583_2_fu_4437_p2 SOURCE src/srcnn.cpp:583 VARIABLE add_ln583_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln583_3_fu_4448_p2 SOURCE src/srcnn.cpp:583 VARIABLE sub_ln583_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op sub}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln583_3_fu_4512_p2 SOURCE src/srcnn.cpp:583 VARIABLE add_ln583_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln583_4_fu_4254_p2 SOURCE src/srcnn.cpp:583 VARIABLE add_ln583_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln583_5_fu_4590_p2 SOURCE src/srcnn.cpp:583 VARIABLE add_ln583_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln583_6_fu_4599_p2 SOURCE src/srcnn.cpp:583 VARIABLE add_ln583_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln583_7_fu_4664_p2 SOURCE src/srcnn.cpp:583 VARIABLE add_ln583_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME h0_4_fu_4983_p2 SOURCE src/srcnn.cpp:616 VARIABLE h0_4 LOOP IT_h0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln619_fu_5000_p2 SOURCE src/srcnn.cpp:619 VARIABLE add_ln619 LOOP IT_w0 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_op add}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_0_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_1_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_2_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_3_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_4_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_5_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_6_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_7_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_8_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_0_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_0_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_1_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_2_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_3_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_4_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_5_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_6_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_7_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_8_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_1_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_0_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_1_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_2_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_3_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_4_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_5_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_6_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_7_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_8_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_0_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_1_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_2_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_3_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_4_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_5_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_6_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_7_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_8_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_3_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_0_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_1_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_2_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_3_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_4_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_5_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_6_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_7_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_8_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_4_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_0_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_1_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_2_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_3_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_4_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_5_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_6_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_7_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_8_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_5_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_0_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_1_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_2_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_3_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_4_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_5_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_6_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_7_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_8_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_6_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_0_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_1_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_2_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_3_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_4_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_5_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_6_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_7_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_8_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_7_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_0_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_1_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_2_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_3_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_4_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_5_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_6_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_7_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_8_U SOURCE src/srcnn.cpp:502 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_loc_8_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_U SOURCE src/srcnn.cpp:506 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6_U SOURCE src/srcnn.cpp:506 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5_U SOURCE src/srcnn.cpp:506 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4_U SOURCE src/srcnn.cpp:506 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3_U SOURCE src/srcnn.cpp:506 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2_U SOURCE src/srcnn.cpp:506 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1_U SOURCE src/srcnn.cpp:506 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_1p PRAGMA pragma RTLNAME srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_U SOURCE src/srcnn.cpp:506 VARIABLE srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_1p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_0_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_1_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_3_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_4_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_5_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_6_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4_U SOURCE src/srcnn.cpp:513 VARIABLE p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_loc_7_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 DISPNAME {bind_storage ram_2p}}} AREA {DSP 274 BRAM 185 URAM 0}} entry_proc16 {AREA {DSP 0 BRAM 0 URAM 0}} entry_proc {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute       send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.1 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 9 seconds. CPU system time: 0 seconds. Elapsed time: 12.704 seconds; current allocated memory: 2.047 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for srcnn.
INFO: [VLOG 209-307] Generating Verilog RTL for srcnn.
Execute       syn_report -model srcnn -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 136.99 MHz
Command     autosyn done; 135.202 sec.
Command   csynth_design done; 187.132 sec.
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 115 seconds. CPU system time: 19 seconds. Elapsed time: 187.132 seconds; current allocated memory: 1.002 GB.
Command ap_source done; 191.251 sec.
Execute cleanup_all 
Command cleanup_all done; 0.221 sec.
INFO-FLOW: Workspace C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1 opened at Tue Oct 28 18:19:25 +1100 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 3.712 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.116 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 3.916 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 4.049 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command     ap_source done; 0.105 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.229 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./srcnn_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
Execute     set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
Execute   export_design -rtl verilog -format ip_catalog 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
Execute     config_export -format=ip_catalog -rtl=verilog 
INFO-FLOW: DBG:PUTS: export_design_wrap: -format ip_catalog -rtl verilog
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:   auto_impl: pack: -export -rtl verilog
INFO-FLOW: DBG:PROC: ::AESL_AUTOIMPL::auto_impl args='-export -rtl verilog'
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO-FLOW: DBG:PUTS: automg_wrap -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate args='-export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag'
INFO-FLOW: DBG:PUTS:     auto_generate -export -pcore_version 1.00.a -rtl vlog -tool Vivado -impltomg_flag
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:PUTS:       initCTypeInfo top_module=srcnn xml_exists=0
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to srcnn
INFO-FLOW: DBG:PUTS: Skipping loadAnalyze_DB, #g_database=14
INFO-FLOW: DBG:PUTS:       generate_json generate_bd_files=0 generate_xo_files=false #modelList=68 #gSsdmPorts=0
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='false' modelList='srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_9ns_9ns_17_1_1
srcnn_make_win97_lb1_RAM_2P_BRAM_1R1W
srcnn_mux_25_5_16_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mux_64_6_16_1_1
srcnn_mul_16s_16ns_32_1_1
srcnn_mul_23ns_16s_39_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_flow_control_loop_pipe_sequential_init
srcnn_am_addmul_8ns_3ns_9ns_18_4_1
srcnn_conv1conv2_from_windows8_acc2_RAM_AUTO_1R1W
srcnn_conv1conv2_from_windows8_outpix_RAM_AUTO_1R1W
srcnn_fifo_w9_d2_S
srcnn_fifo_w8_d2_S
srcnn_fifo_w1297_d1024_A
srcnn_fifo_w9_d2_S
srcnn_fifo_w8_d2_S
srcnn_mux_5_3_16_1_1
srcnn_mul_16ns_16s_32_1_1
srcnn_flow_control_loop_pipe_sequential_init
srcnn_mul_9ns_9ns_18_1_1
srcnn_conv3_stream5_lb2_RAM_2P_BRAM_1R1W
srcnn_fifo_w64_d6_S
srcnn_fifo_w8_d2_S_x
srcnn_fifo_w16_d1024_A
srcnn_fifo_w8_d2_S_x
srcnn_fifo_w8_d4_S
srcnn_fifo_w9_d2_S_x
srcnn_fifo_w512_d1024_A
srcnn_fifo_w8_d2_S_x
srcnn_fifo_w9_d2_S_x
srcnn_fifo_w24_d1024_A
srcnn_fifo_w8_d2_S_x
srcnn_fifo_w9_d2_S_x
srcnn_start_for_store_stream6_U0
srcnn_fpext_32ns_64_2_no_dsp_1
srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w1_locbkb
srcnn_srcnn_float_255_255_float_1_9_9_float_float_64_1_1_f_7_RAM_1P_BRAM_1R1W
srcnn_p_ZZ5srcnnPA255_A255_fPA1_A9_A9_fPfPA64_A1_A1_fS6_PA32_A5_A5_fS6_S1_bE6w3_locbun
srcnn_gmem_in_m_axi
srcnn_gmem_w1_m_axi
srcnn_gmem_w2_m_axi
srcnn_gmem_w3_m_axi
srcnn_gmem_out_m_axi
srcnn_ctrl_s_axi
srcnn_Pipeline_CopyW1_ky_CopyW1_kx
srcnn_Pipeline_CopyW2_inft
srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx
entry_proc16
dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2
load_tile_to_stream3
entry_proc
make_win97_Pipeline_win9x9_read_pix
make_win97
conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases
conv1conv2_from_windows8_Pipeline_Conv1_outftmaps
conv1conv2_from_windows8_Pipeline_Push_conv2pix_out
conv1conv2_from_windows8
conv1conv2_stream4
conv3_stream5_Pipeline_Conv3_ky
conv3_stream5
store_stream6
dataflow_in_loop_IT_w0_1
srcnn
' rtl_lang='vlog' bootstrap_tcl='false' outdir='' outfilename=''
Execute     source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/huddle.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/yaml/json2huddle.tcl 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/tps/tcl/tcllib1.11.1/try/try.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/top-io-be.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW1_ky_CopyW1_kx.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW2_inft.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn_Pipeline_CopyW3_inft_CopyW3_ky_CopyW3_kx.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc16.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0_1_Block_newFuncRoot2_proc2.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/load_tile_to_stream3.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/entry_proc.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/make_win97_Pipeline_win9x9_read_pix.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/make_win97.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Init_Conv2Out_biases.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Conv1_outftmaps.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8_Pipeline_Push_conv2pix_out.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_from_windows8.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv1conv2_stream4.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_stream5_Pipeline_Conv3_ky.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/conv3_stream5.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/store_stream6.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/dataflow_in_loop_IT_w0_1.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute     sc_get_clocks srcnn 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/impl/misc/srcnn_fpext_32ns_64_2_no_dsp_1_ip.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       cosim_export_main adding deadlock detection to srcnn
INFO-FLOW: DBG:PUTS:       copy ip_driver_dir 1_0 C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/driver
INFO-FLOW: DBG:PUTS:       generate_ip_script #gSsdmPorts=0 g_lang=vlog is_sdaccel=false is_sdsoc=true xo_file=
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.compgen.dataonly.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_top_info
INFO-FLOW: DBG:PUTS:       prepArgInfo -> loadAnalyze_DB top_module=srcnn
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
INFO-FLOW: DBG:PUTS:       generate_syn_sh
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS:       generate_imp_constraints
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.constraint.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
INFO-FLOW: DBG:PUTS:       delete-temp-dirs (skipped for debug)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:     IP package: exec C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/impl/ip/pack.bat
INFO-FLOW: DBG:PUTS:     IP package: success C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/impl/ip/pack.bat
Execute     send_msg_by_id INFO @200-802@%s srcnn_hls/solution1/impl/export.zip 
INFO: [HLS 200-802] Generated output file srcnn_hls/solution1/impl/export.zip
Command   export_design done; 57.051 sec.
INFO: [HLS 200-111] Finished Command export_design CPU user time: 17 seconds. CPU system time: 1 seconds. Elapsed time: 57.051 seconds; current allocated memory: 28.781 MB.
Command ap_source done; 61.491 sec.
Execute cleanup_all 
INFO-FLOW: Workspace C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1 opened at Tue Oct 28 19:25:32 +1100 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 3.929 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.098 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 4.241 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.184 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./srcnn_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
Execute     set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: C:/Users/redre/Desktop/HAC/FinalProject/golden/test/util.cpp C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/util.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/util.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/util.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.643 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: C:/Users/redre/Desktop/HAC/FinalProject/golden/test/tb_set14.cpp C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/tb_set14.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/tb_set14.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/tb_set14.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.022 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: C:/Users/redre/Desktop/HAC/FinalProject/golden/test/tb_conv1.cpp C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/tb_conv1.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/tb_conv1.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/tb_conv1.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.125 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: C:/Users/redre/Desktop/HAC/FinalProject/golden/test/tb_srcnn.cpp C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/tb_srcnn.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/tb_srcnn.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/tb_srcnn.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.036 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: C:/Users/redre/Desktop/HAC/FinalProject/golden/test/csim.cpp C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/csim.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/csim.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/csim.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.148 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: C:/Users/redre/Desktop/HAC/FinalProject/golden/src/conv1.cpp C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/conv1.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/conv1.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/conv1.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.122 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: C:/Users/redre/Desktop/HAC/FinalProject/golden/src/srcnn.cpp C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/srcnn.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/srcnn.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/srcnn.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 2.265 sec.
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     source .run_sim.tcl 
INFO-FLOW: Workspace C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1 opened at Tue Oct 28 19:36:26 +1100 2025
Execute     ap_set_clock -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     set_part xck26-sfvc784-2LV-c 
Execute       create_platform xck26-sfvc784-2LV-c -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx/Vitis_HLS/2023.1\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx/Vivado/2023.1/data/parts/arch.xml
DBG:HLSDevice: init success
INFO: [HLS 200-1611] Setting target device to 'xck26-sfvc784-2LV-c'
Command       create_platform done; 4.078 sec.
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.112 sec.
Execute       ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute       config_compile -quiet -complex-mul-dsp=0 
Command     set_part done; 4.264 sec.
Execute     send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Execute     send_msg_by_id INFO @200-1464@%s config_cosim -tool=xsim 
INFO: [HLS 200-1464] Running solution command: config_cosim -tool=xsim
Execute     config_cosim -tool=xsim 
Execute     send_msg_by_id INFO @200-1464@%s config_export -format=ip_catalog 
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
Execute     config_export -format=ip_catalog 
Execute     send_msg_by_id INFO @200-1464@%s config_export -rtl=verilog 
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
Execute     config_export -rtl=verilog 
Command   open_solution done; 4.404 sec.
Execute   set_part xck26-sfvc784-2LV-c 
INFO: [HLS 200-1510] Running: set_part xck26-sfvc784-2LV-c 
Execute     create_platform xck26-sfvc784-2LV-c -board  
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     config_compile -quiet -complex-mul-dsp=0 
Command   set_part done; 0.177 sec.
Execute   create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
Execute   config_cosim -tool xsim 
INFO: [HLS 200-1510] Running: config_cosim -tool xsim 
Execute   config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
Execute   source ./srcnn_hls/solution1/directives.tcl 
INFO: [HLS 200-1510] Running: source ./srcnn_hls/solution1/directives.tcl
Execute     set_directive_top -name srcnn srcnn 
INFO: [HLS 200-1510] Running: set_directive_top -name srcnn srcnn 
Execute   cosim_design 
INFO: [HLS 200-1510] Running: cosim_design 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:PUTS: read_platform_lib C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/common.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/APCoreGen.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/op_simcore.gen 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/generic/autopilot/interface.gen 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/common/xilinx.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/plb46.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/axi4.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/nativeAXI4.gen 
Execute         source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/saxilite.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/dds_compiler.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/util.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfft.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/ip/xfir.gen 
Execute       source C:/Xilinx/Vitis_HLS/2023.1/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
INFO: [COSIM 212-47] Using XSIM for RTL simulation.
INFO: [COSIM 212-14] Instrumenting C test bench ...
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: C:/Users/redre/Desktop/HAC/FinalProject/golden/test/util.cpp C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/util.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/util.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/util.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.624 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: C:/Users/redre/Desktop/HAC/FinalProject/golden/test/tb_set14.cpp C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/tb_set14.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/tb_set14.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/tb_set14.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.175 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: C:/Users/redre/Desktop/HAC/FinalProject/golden/test/tb_conv1.cpp C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/tb_conv1.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/tb_conv1.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/tb_conv1.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.139 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: C:/Users/redre/Desktop/HAC/FinalProject/golden/test/tb_srcnn.cpp C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/tb_srcnn.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/tb_srcnn.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/tb_srcnn.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 1.034 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: C:/Users/redre/Desktop/HAC/FinalProject/golden/test/csim.cpp C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/csim.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/csim.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/csim.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.156 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: C:/Users/redre/Desktop/HAC/FinalProject/golden/src/conv1.cpp C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/conv1.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/conv1.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/conv1.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 0.138 sec.
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
INFO-FLOW: TB processing: C:/Users/redre/Desktop/HAC/FinalProject/golden/src/srcnn.cpp C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/srcnn.cpp_pre.cpp
Execute     clang_tidy xilinx-tb-process -desc tb-process C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/srcnn.cpp_pre.cpp.tb.cpp std=c++14 
INFO-FLOW: exec C:/Xilinx/Vitis_HLS/2023.1/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-tb-process -fix-errors C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/./sim/autowrap/testbench/srcnn.cpp_pre.cpp.tb.cpp -- -std=c++14 -fhls -ferror-limit=0
Command     clang_tidy done; 2.309 sec.
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/global.setting.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.rtl_wrap.cfg.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info 
Execute     source .run_sim.tcl 
INFO: [COSIM 212-302] Starting C TB testing ... 
Command     ap_source done; 371.637 sec.
INFO: [COSIM 212-333] Generating C post check test bench ...
INFO: [COSIM 212-12] Generating RTL test bench ...
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source ../tv/cdatafile/ref.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.DependenceCheck.tcl 
Execute     source C:/Users/redre/Desktop/HAC/FinalProject/golden/srcnn_hls/solution1/.autopilot/db/srcnn.tbgen.tcl 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data names -quiet 
Execute     ap_part_info -name xck26-sfvc784-2LV-c -data info -quiet 
INFO: [COSIM 212-1] *** C/RTL co-simulation file generation completed. ***
Execute     source .run_sim.tcl 
Execute       source check_sim.tcl 
Execute       source dataflow_monitor_API.tcl 
Execute       source .sim.status.tcl 
