
1_AXIS_F091_R.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000000bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00002c80  080000bc  080000bc  000100bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000030  08002d3c  08002d3c  00012d3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08002d6c  08002d6c  0002000c  2**0
                  CONTENTS
  4 .ARM          00000000  08002d6c  08002d6c  0002000c  2**0
                  CONTENTS
  5 .preinit_array 00000000  08002d6c  08002d6c  0002000c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08002d6c  08002d6c  00012d6c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08002d70  08002d70  00012d70  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000000c  20000000  08002d74  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000001ac  2000000c  08002d80  0002000c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200001b8  08002d80  000201b8  2**0
                  ALLOC
 11 .ARM.attributes 00000028  00000000  00000000  0002000c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00007f57  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001688  00000000  00000000  00027f8b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000007b8  00000000  00000000  00029618  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000700  00000000  00000000  00029dd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001924d  00000000  00000000  0002a4d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00008e3d  00000000  00000000  0004371d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009f20b  00000000  00000000  0004c55a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000eb765  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00001aac  00000000  00000000  000eb7b8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080000bc <__do_global_dtors_aux>:
 80000bc:	b510      	push	{r4, lr}
 80000be:	4c06      	ldr	r4, [pc, #24]	; (80000d8 <__do_global_dtors_aux+0x1c>)
 80000c0:	7823      	ldrb	r3, [r4, #0]
 80000c2:	2b00      	cmp	r3, #0
 80000c4:	d107      	bne.n	80000d6 <__do_global_dtors_aux+0x1a>
 80000c6:	4b05      	ldr	r3, [pc, #20]	; (80000dc <__do_global_dtors_aux+0x20>)
 80000c8:	2b00      	cmp	r3, #0
 80000ca:	d002      	beq.n	80000d2 <__do_global_dtors_aux+0x16>
 80000cc:	4804      	ldr	r0, [pc, #16]	; (80000e0 <__do_global_dtors_aux+0x24>)
 80000ce:	e000      	b.n	80000d2 <__do_global_dtors_aux+0x16>
 80000d0:	bf00      	nop
 80000d2:	2301      	movs	r3, #1
 80000d4:	7023      	strb	r3, [r4, #0]
 80000d6:	bd10      	pop	{r4, pc}
 80000d8:	2000000c 	.word	0x2000000c
 80000dc:	00000000 	.word	0x00000000
 80000e0:	08002d24 	.word	0x08002d24

080000e4 <frame_dummy>:
 80000e4:	4b04      	ldr	r3, [pc, #16]	; (80000f8 <frame_dummy+0x14>)
 80000e6:	b510      	push	{r4, lr}
 80000e8:	2b00      	cmp	r3, #0
 80000ea:	d003      	beq.n	80000f4 <frame_dummy+0x10>
 80000ec:	4903      	ldr	r1, [pc, #12]	; (80000fc <frame_dummy+0x18>)
 80000ee:	4804      	ldr	r0, [pc, #16]	; (8000100 <frame_dummy+0x1c>)
 80000f0:	e000      	b.n	80000f4 <frame_dummy+0x10>
 80000f2:	bf00      	nop
 80000f4:	bd10      	pop	{r4, pc}
 80000f6:	46c0      	nop			; (mov r8, r8)
 80000f8:	00000000 	.word	0x00000000
 80000fc:	20000010 	.word	0x20000010
 8000100:	08002d24 	.word	0x08002d24

08000104 <__udivsi3>:
 8000104:	2200      	movs	r2, #0
 8000106:	0843      	lsrs	r3, r0, #1
 8000108:	428b      	cmp	r3, r1
 800010a:	d374      	bcc.n	80001f6 <__udivsi3+0xf2>
 800010c:	0903      	lsrs	r3, r0, #4
 800010e:	428b      	cmp	r3, r1
 8000110:	d35f      	bcc.n	80001d2 <__udivsi3+0xce>
 8000112:	0a03      	lsrs	r3, r0, #8
 8000114:	428b      	cmp	r3, r1
 8000116:	d344      	bcc.n	80001a2 <__udivsi3+0x9e>
 8000118:	0b03      	lsrs	r3, r0, #12
 800011a:	428b      	cmp	r3, r1
 800011c:	d328      	bcc.n	8000170 <__udivsi3+0x6c>
 800011e:	0c03      	lsrs	r3, r0, #16
 8000120:	428b      	cmp	r3, r1
 8000122:	d30d      	bcc.n	8000140 <__udivsi3+0x3c>
 8000124:	22ff      	movs	r2, #255	; 0xff
 8000126:	0209      	lsls	r1, r1, #8
 8000128:	ba12      	rev	r2, r2
 800012a:	0c03      	lsrs	r3, r0, #16
 800012c:	428b      	cmp	r3, r1
 800012e:	d302      	bcc.n	8000136 <__udivsi3+0x32>
 8000130:	1212      	asrs	r2, r2, #8
 8000132:	0209      	lsls	r1, r1, #8
 8000134:	d065      	beq.n	8000202 <__udivsi3+0xfe>
 8000136:	0b03      	lsrs	r3, r0, #12
 8000138:	428b      	cmp	r3, r1
 800013a:	d319      	bcc.n	8000170 <__udivsi3+0x6c>
 800013c:	e000      	b.n	8000140 <__udivsi3+0x3c>
 800013e:	0a09      	lsrs	r1, r1, #8
 8000140:	0bc3      	lsrs	r3, r0, #15
 8000142:	428b      	cmp	r3, r1
 8000144:	d301      	bcc.n	800014a <__udivsi3+0x46>
 8000146:	03cb      	lsls	r3, r1, #15
 8000148:	1ac0      	subs	r0, r0, r3
 800014a:	4152      	adcs	r2, r2
 800014c:	0b83      	lsrs	r3, r0, #14
 800014e:	428b      	cmp	r3, r1
 8000150:	d301      	bcc.n	8000156 <__udivsi3+0x52>
 8000152:	038b      	lsls	r3, r1, #14
 8000154:	1ac0      	subs	r0, r0, r3
 8000156:	4152      	adcs	r2, r2
 8000158:	0b43      	lsrs	r3, r0, #13
 800015a:	428b      	cmp	r3, r1
 800015c:	d301      	bcc.n	8000162 <__udivsi3+0x5e>
 800015e:	034b      	lsls	r3, r1, #13
 8000160:	1ac0      	subs	r0, r0, r3
 8000162:	4152      	adcs	r2, r2
 8000164:	0b03      	lsrs	r3, r0, #12
 8000166:	428b      	cmp	r3, r1
 8000168:	d301      	bcc.n	800016e <__udivsi3+0x6a>
 800016a:	030b      	lsls	r3, r1, #12
 800016c:	1ac0      	subs	r0, r0, r3
 800016e:	4152      	adcs	r2, r2
 8000170:	0ac3      	lsrs	r3, r0, #11
 8000172:	428b      	cmp	r3, r1
 8000174:	d301      	bcc.n	800017a <__udivsi3+0x76>
 8000176:	02cb      	lsls	r3, r1, #11
 8000178:	1ac0      	subs	r0, r0, r3
 800017a:	4152      	adcs	r2, r2
 800017c:	0a83      	lsrs	r3, r0, #10
 800017e:	428b      	cmp	r3, r1
 8000180:	d301      	bcc.n	8000186 <__udivsi3+0x82>
 8000182:	028b      	lsls	r3, r1, #10
 8000184:	1ac0      	subs	r0, r0, r3
 8000186:	4152      	adcs	r2, r2
 8000188:	0a43      	lsrs	r3, r0, #9
 800018a:	428b      	cmp	r3, r1
 800018c:	d301      	bcc.n	8000192 <__udivsi3+0x8e>
 800018e:	024b      	lsls	r3, r1, #9
 8000190:	1ac0      	subs	r0, r0, r3
 8000192:	4152      	adcs	r2, r2
 8000194:	0a03      	lsrs	r3, r0, #8
 8000196:	428b      	cmp	r3, r1
 8000198:	d301      	bcc.n	800019e <__udivsi3+0x9a>
 800019a:	020b      	lsls	r3, r1, #8
 800019c:	1ac0      	subs	r0, r0, r3
 800019e:	4152      	adcs	r2, r2
 80001a0:	d2cd      	bcs.n	800013e <__udivsi3+0x3a>
 80001a2:	09c3      	lsrs	r3, r0, #7
 80001a4:	428b      	cmp	r3, r1
 80001a6:	d301      	bcc.n	80001ac <__udivsi3+0xa8>
 80001a8:	01cb      	lsls	r3, r1, #7
 80001aa:	1ac0      	subs	r0, r0, r3
 80001ac:	4152      	adcs	r2, r2
 80001ae:	0983      	lsrs	r3, r0, #6
 80001b0:	428b      	cmp	r3, r1
 80001b2:	d301      	bcc.n	80001b8 <__udivsi3+0xb4>
 80001b4:	018b      	lsls	r3, r1, #6
 80001b6:	1ac0      	subs	r0, r0, r3
 80001b8:	4152      	adcs	r2, r2
 80001ba:	0943      	lsrs	r3, r0, #5
 80001bc:	428b      	cmp	r3, r1
 80001be:	d301      	bcc.n	80001c4 <__udivsi3+0xc0>
 80001c0:	014b      	lsls	r3, r1, #5
 80001c2:	1ac0      	subs	r0, r0, r3
 80001c4:	4152      	adcs	r2, r2
 80001c6:	0903      	lsrs	r3, r0, #4
 80001c8:	428b      	cmp	r3, r1
 80001ca:	d301      	bcc.n	80001d0 <__udivsi3+0xcc>
 80001cc:	010b      	lsls	r3, r1, #4
 80001ce:	1ac0      	subs	r0, r0, r3
 80001d0:	4152      	adcs	r2, r2
 80001d2:	08c3      	lsrs	r3, r0, #3
 80001d4:	428b      	cmp	r3, r1
 80001d6:	d301      	bcc.n	80001dc <__udivsi3+0xd8>
 80001d8:	00cb      	lsls	r3, r1, #3
 80001da:	1ac0      	subs	r0, r0, r3
 80001dc:	4152      	adcs	r2, r2
 80001de:	0883      	lsrs	r3, r0, #2
 80001e0:	428b      	cmp	r3, r1
 80001e2:	d301      	bcc.n	80001e8 <__udivsi3+0xe4>
 80001e4:	008b      	lsls	r3, r1, #2
 80001e6:	1ac0      	subs	r0, r0, r3
 80001e8:	4152      	adcs	r2, r2
 80001ea:	0843      	lsrs	r3, r0, #1
 80001ec:	428b      	cmp	r3, r1
 80001ee:	d301      	bcc.n	80001f4 <__udivsi3+0xf0>
 80001f0:	004b      	lsls	r3, r1, #1
 80001f2:	1ac0      	subs	r0, r0, r3
 80001f4:	4152      	adcs	r2, r2
 80001f6:	1a41      	subs	r1, r0, r1
 80001f8:	d200      	bcs.n	80001fc <__udivsi3+0xf8>
 80001fa:	4601      	mov	r1, r0
 80001fc:	4152      	adcs	r2, r2
 80001fe:	4610      	mov	r0, r2
 8000200:	4770      	bx	lr
 8000202:	e7ff      	b.n	8000204 <__udivsi3+0x100>
 8000204:	b501      	push	{r0, lr}
 8000206:	2000      	movs	r0, #0
 8000208:	f000 f806 	bl	8000218 <__aeabi_idiv0>
 800020c:	bd02      	pop	{r1, pc}
 800020e:	46c0      	nop			; (mov r8, r8)

08000210 <__aeabi_uidivmod>:
 8000210:	2900      	cmp	r1, #0
 8000212:	d0f7      	beq.n	8000204 <__udivsi3+0x100>
 8000214:	e776      	b.n	8000104 <__udivsi3>
 8000216:	4770      	bx	lr

08000218 <__aeabi_idiv0>:
 8000218:	4770      	bx	lr
 800021a:	46c0      	nop			; (mov r8, r8)

0800021c <HAL_CAN_RxFifo0MsgPendingCallback>:
uint32_t TxMailbox[4];		//CAN Mailbox


/*  CAN RECEIVE INTERRUPT */
void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	b082      	sub	sp, #8
 8000220:	af00      	add	r7, sp, #0
 8000222:	6078      	str	r0, [r7, #4]
	HAL_CAN_GetRxMessage(hcan, CAN_RX_FIFO0, &CANRxHeader, CANRxData);
 8000224:	4b07      	ldr	r3, [pc, #28]	; (8000244 <HAL_CAN_RxFifo0MsgPendingCallback+0x28>)
 8000226:	4a08      	ldr	r2, [pc, #32]	; (8000248 <HAL_CAN_RxFifo0MsgPendingCallback+0x2c>)
 8000228:	6878      	ldr	r0, [r7, #4]
 800022a:	2100      	movs	r1, #0
 800022c:	f001 f9e6 	bl	80015fc <HAL_CAN_GetRxMessage>

	count++;
 8000230:	4b06      	ldr	r3, [pc, #24]	; (800024c <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8000232:	681b      	ldr	r3, [r3, #0]
 8000234:	1c5a      	adds	r2, r3, #1
 8000236:	4b05      	ldr	r3, [pc, #20]	; (800024c <HAL_CAN_RxFifo0MsgPendingCallback+0x30>)
 8000238:	601a      	str	r2, [r3, #0]
	// Check CANRxData
	if (CANRxData[0] == 0x01)
	{
		Datacheck = 1;
	}*/
}
 800023a:	46c0      	nop			; (mov r8, r8)
 800023c:	46bd      	mov	sp, r7
 800023e:	b002      	add	sp, #8
 8000240:	bd80      	pop	{r7, pc}
 8000242:	46c0      	nop			; (mov r8, r8)
 8000244:	20000194 	.word	0x20000194
 8000248:	20000170 	.word	0x20000170
 800024c:	200001a0 	.word	0x200001a0

08000250 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000250:	b580      	push	{r7, lr}
 8000252:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000254:	f000 fc0c 	bl	8000a70 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000258:	f000 f85a 	bl	8000310 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800025c:	f000 f9e2 	bl	8000624 <MX_GPIO_Init>
  MX_ADC_Init();
 8000260:	f000 f89c 	bl	800039c <MX_ADC_Init>
  MX_CAN_Init();
 8000264:	f000 f8f6 	bl	8000454 <MX_CAN_Init>
  MX_SPI1_Init();
 8000268:	f000 f960 	bl	800052c <MX_SPI1_Init>
  MX_SPI2_Init();
 800026c:	f000 f99c 	bl	80005a8 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  HAL_CAN_Start(&hcan);
 8000270:	4b22      	ldr	r3, [pc, #136]	; (80002fc <main+0xac>)
 8000272:	0018      	movs	r0, r3
 8000274:	f001 f89e 	bl	80013b4 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000278:	4b20      	ldr	r3, [pc, #128]	; (80002fc <main+0xac>)
 800027a:	2102      	movs	r1, #2
 800027c:	0018      	movs	r0, r3
 800027e:	f001 fad9 	bl	8001834 <HAL_CAN_ActivateNotification>

  // DATA pakket opbouw CAN BUS

  CANTxHeader.DLC = 8;	// data length
 8000282:	4b1f      	ldr	r3, [pc, #124]	; (8000300 <main+0xb0>)
 8000284:	2208      	movs	r2, #8
 8000286:	611a      	str	r2, [r3, #16]
  CANTxHeader.ExtId = 0; // ext ID
 8000288:	4b1d      	ldr	r3, [pc, #116]	; (8000300 <main+0xb0>)
 800028a:	2200      	movs	r2, #0
 800028c:	605a      	str	r2, [r3, #4]
  CANTxHeader.IDE = CAN_ID_STD;
 800028e:	4b1c      	ldr	r3, [pc, #112]	; (8000300 <main+0xb0>)
 8000290:	2200      	movs	r2, #0
 8000292:	609a      	str	r2, [r3, #8]
  CANTxHeader.RTR = CAN_RTR_DATA;
 8000294:	4b1a      	ldr	r3, [pc, #104]	; (8000300 <main+0xb0>)
 8000296:	2200      	movs	r2, #0
 8000298:	60da      	str	r2, [r3, #12]
  CANTxHeader.StdId = 0x111; // ID
 800029a:	4b19      	ldr	r3, [pc, #100]	; (8000300 <main+0xb0>)
 800029c:	2212      	movs	r2, #18
 800029e:	32ff      	adds	r2, #255	; 0xff
 80002a0:	601a      	str	r2, [r3, #0]
  CANTxHeader.TransmitGlobalTime = DISABLE;
 80002a2:	4b17      	ldr	r3, [pc, #92]	; (8000300 <main+0xb0>)
 80002a4:	2200      	movs	r2, #0
 80002a6:	751a      	strb	r2, [r3, #20]

  CANTxData[0] = 0x01; // dummy data
 80002a8:	4b16      	ldr	r3, [pc, #88]	; (8000304 <main+0xb4>)
 80002aa:	2201      	movs	r2, #1
 80002ac:	701a      	strb	r2, [r3, #0]
  CANTxData[1] = 0x02; // dummy data
 80002ae:	4b15      	ldr	r3, [pc, #84]	; (8000304 <main+0xb4>)
 80002b0:	2202      	movs	r2, #2
 80002b2:	705a      	strb	r2, [r3, #1]
  CANTxData[2] = 0x03; // dummy data
 80002b4:	4b13      	ldr	r3, [pc, #76]	; (8000304 <main+0xb4>)
 80002b6:	2203      	movs	r2, #3
 80002b8:	709a      	strb	r2, [r3, #2]
  CANTxData[3] = 0x04; // dummy data
 80002ba:	4b12      	ldr	r3, [pc, #72]	; (8000304 <main+0xb4>)
 80002bc:	2204      	movs	r2, #4
 80002be:	70da      	strb	r2, [r3, #3]
  CANTxData[4] = 0x05; // dummy data
 80002c0:	4b10      	ldr	r3, [pc, #64]	; (8000304 <main+0xb4>)
 80002c2:	2205      	movs	r2, #5
 80002c4:	711a      	strb	r2, [r3, #4]
  CANTxData[5] = 0x06; // dummy data
 80002c6:	4b0f      	ldr	r3, [pc, #60]	; (8000304 <main+0xb4>)
 80002c8:	2206      	movs	r2, #6
 80002ca:	715a      	strb	r2, [r3, #5]
  CANTxData[6] = 0x07; // dummy data
 80002cc:	4b0d      	ldr	r3, [pc, #52]	; (8000304 <main+0xb4>)
 80002ce:	2207      	movs	r2, #7
 80002d0:	719a      	strb	r2, [r3, #6]
  CANTxData[7] = 0x08; // dummy data
 80002d2:	4b0c      	ldr	r3, [pc, #48]	; (8000304 <main+0xb4>)
 80002d4:	2208      	movs	r2, #8
 80002d6:	71da      	strb	r2, [r3, #7]

  if (HAL_CAN_AddTxMessage(&hcan, &CANTxHeader, &CANTxData, &TxMailbox[0]) != HAL_OK)
 80002d8:	4b0b      	ldr	r3, [pc, #44]	; (8000308 <main+0xb8>)
 80002da:	4a0a      	ldr	r2, [pc, #40]	; (8000304 <main+0xb4>)
 80002dc:	4908      	ldr	r1, [pc, #32]	; (8000300 <main+0xb0>)
 80002de:	4807      	ldr	r0, [pc, #28]	; (80002fc <main+0xac>)
 80002e0:	f001 f8ae 	bl	8001440 <HAL_CAN_AddTxMessage>
 80002e4:	1e03      	subs	r3, r0, #0
 80002e6:	d001      	beq.n	80002ec <main+0x9c>
  {
	  Error_Handler();
 80002e8:	f000 fa1e 	bl	8000728 <Error_Handler>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
		if (Datacheck == 1)
 80002ec:	4b07      	ldr	r3, [pc, #28]	; (800030c <main+0xbc>)
 80002ee:	681b      	ldr	r3, [r3, #0]
 80002f0:	2b01      	cmp	r3, #1
 80002f2:	d1fb      	bne.n	80002ec <main+0x9c>
		{
			Datacheck = 0;
 80002f4:	4b05      	ldr	r3, [pc, #20]	; (800030c <main+0xbc>)
 80002f6:	2200      	movs	r2, #0
 80002f8:	601a      	str	r2, [r3, #0]
		if (Datacheck == 1)
 80002fa:	e7f7      	b.n	80002ec <main+0x9c>
 80002fc:	20000068 	.word	0x20000068
 8000300:	20000158 	.word	0x20000158
 8000304:	2000018c 	.word	0x2000018c
 8000308:	200001a4 	.word	0x200001a4
 800030c:	2000019c 	.word	0x2000019c

08000310 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000310:	b590      	push	{r4, r7, lr}
 8000312:	b093      	sub	sp, #76	; 0x4c
 8000314:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000316:	2414      	movs	r4, #20
 8000318:	193b      	adds	r3, r7, r4
 800031a:	0018      	movs	r0, r3
 800031c:	2334      	movs	r3, #52	; 0x34
 800031e:	001a      	movs	r2, r3
 8000320:	2100      	movs	r1, #0
 8000322:	f002 fcf7 	bl	8002d14 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000326:	1d3b      	adds	r3, r7, #4
 8000328:	0018      	movs	r0, r3
 800032a:	2310      	movs	r3, #16
 800032c:	001a      	movs	r2, r3
 800032e:	2100      	movs	r1, #0
 8000330:	f002 fcf0 	bl	8002d14 <memset>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI14;
 8000334:	0021      	movs	r1, r4
 8000336:	187b      	adds	r3, r7, r1
 8000338:	2212      	movs	r2, #18
 800033a:	601a      	str	r2, [r3, #0]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800033c:	187b      	adds	r3, r7, r1
 800033e:	2201      	movs	r2, #1
 8000340:	60da      	str	r2, [r3, #12]
  RCC_OscInitStruct.HSI14State = RCC_HSI14_ON;
 8000342:	187b      	adds	r3, r7, r1
 8000344:	2201      	movs	r2, #1
 8000346:	615a      	str	r2, [r3, #20]
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000348:	187b      	adds	r3, r7, r1
 800034a:	2210      	movs	r2, #16
 800034c:	611a      	str	r2, [r3, #16]
  RCC_OscInitStruct.HSI14CalibrationValue = 16;
 800034e:	187b      	adds	r3, r7, r1
 8000350:	2210      	movs	r2, #16
 8000352:	619a      	str	r2, [r3, #24]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000354:	187b      	adds	r3, r7, r1
 8000356:	2200      	movs	r2, #0
 8000358:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800035a:	187b      	adds	r3, r7, r1
 800035c:	0018      	movs	r0, r3
 800035e:	f001 ff1b 	bl	8002198 <HAL_RCC_OscConfig>
 8000362:	1e03      	subs	r3, r0, #0
 8000364:	d001      	beq.n	800036a <SystemClock_Config+0x5a>
  {
    Error_Handler();
 8000366:	f000 f9df 	bl	8000728 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800036a:	1d3b      	adds	r3, r7, #4
 800036c:	2207      	movs	r2, #7
 800036e:	601a      	str	r2, [r3, #0]
                              |RCC_CLOCKTYPE_PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000370:	1d3b      	adds	r3, r7, #4
 8000372:	2200      	movs	r2, #0
 8000374:	605a      	str	r2, [r3, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000376:	1d3b      	adds	r3, r7, #4
 8000378:	2200      	movs	r2, #0
 800037a:	609a      	str	r2, [r3, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800037c:	1d3b      	adds	r3, r7, #4
 800037e:	2200      	movs	r2, #0
 8000380:	60da      	str	r2, [r3, #12]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000382:	1d3b      	adds	r3, r7, #4
 8000384:	2100      	movs	r1, #0
 8000386:	0018      	movs	r0, r3
 8000388:	f002 fa8c 	bl	80028a4 <HAL_RCC_ClockConfig>
 800038c:	1e03      	subs	r3, r0, #0
 800038e:	d001      	beq.n	8000394 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000390:	f000 f9ca 	bl	8000728 <Error_Handler>
  }
}
 8000394:	46c0      	nop			; (mov r8, r8)
 8000396:	46bd      	mov	sp, r7
 8000398:	b013      	add	sp, #76	; 0x4c
 800039a:	bd90      	pop	{r4, r7, pc}

0800039c <MX_ADC_Init>:
  * @brief ADC Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC_Init(void)
{
 800039c:	b580      	push	{r7, lr}
 800039e:	b084      	sub	sp, #16
 80003a0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC_Init 0 */

  /* USER CODE END ADC_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 80003a2:	1d3b      	adds	r3, r7, #4
 80003a4:	0018      	movs	r0, r3
 80003a6:	230c      	movs	r3, #12
 80003a8:	001a      	movs	r2, r3
 80003aa:	2100      	movs	r1, #0
 80003ac:	f002 fcb2 	bl	8002d14 <memset>

  /* USER CODE END ADC_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC1;
 80003b0:	4b26      	ldr	r3, [pc, #152]	; (800044c <MX_ADC_Init+0xb0>)
 80003b2:	4a27      	ldr	r2, [pc, #156]	; (8000450 <MX_ADC_Init+0xb4>)
 80003b4:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 80003b6:	4b25      	ldr	r3, [pc, #148]	; (800044c <MX_ADC_Init+0xb0>)
 80003b8:	2200      	movs	r2, #0
 80003ba:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 80003bc:	4b23      	ldr	r3, [pc, #140]	; (800044c <MX_ADC_Init+0xb0>)
 80003be:	2200      	movs	r2, #0
 80003c0:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80003c2:	4b22      	ldr	r3, [pc, #136]	; (800044c <MX_ADC_Init+0xb0>)
 80003c4:	2200      	movs	r2, #0
 80003c6:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DIRECTION_FORWARD;
 80003c8:	4b20      	ldr	r3, [pc, #128]	; (800044c <MX_ADC_Init+0xb0>)
 80003ca:	2201      	movs	r2, #1
 80003cc:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80003ce:	4b1f      	ldr	r3, [pc, #124]	; (800044c <MX_ADC_Init+0xb0>)
 80003d0:	2204      	movs	r2, #4
 80003d2:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 80003d4:	4b1d      	ldr	r3, [pc, #116]	; (800044c <MX_ADC_Init+0xb0>)
 80003d6:	2200      	movs	r2, #0
 80003d8:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 80003da:	4b1c      	ldr	r3, [pc, #112]	; (800044c <MX_ADC_Init+0xb0>)
 80003dc:	2200      	movs	r2, #0
 80003de:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 80003e0:	4b1a      	ldr	r3, [pc, #104]	; (800044c <MX_ADC_Init+0xb0>)
 80003e2:	2200      	movs	r2, #0
 80003e4:	769a      	strb	r2, [r3, #26]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 80003e6:	4b19      	ldr	r3, [pc, #100]	; (800044c <MX_ADC_Init+0xb0>)
 80003e8:	2200      	movs	r2, #0
 80003ea:	76da      	strb	r2, [r3, #27]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 80003ec:	4b17      	ldr	r3, [pc, #92]	; (800044c <MX_ADC_Init+0xb0>)
 80003ee:	22c2      	movs	r2, #194	; 0xc2
 80003f0:	32ff      	adds	r2, #255	; 0xff
 80003f2:	61da      	str	r2, [r3, #28]
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80003f4:	4b15      	ldr	r3, [pc, #84]	; (800044c <MX_ADC_Init+0xb0>)
 80003f6:	2200      	movs	r2, #0
 80003f8:	621a      	str	r2, [r3, #32]
  hadc.Init.DMAContinuousRequests = DISABLE;
 80003fa:	4b14      	ldr	r3, [pc, #80]	; (800044c <MX_ADC_Init+0xb0>)
 80003fc:	2224      	movs	r2, #36	; 0x24
 80003fe:	2100      	movs	r1, #0
 8000400:	5499      	strb	r1, [r3, r2]
  hadc.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8000402:	4b12      	ldr	r3, [pc, #72]	; (800044c <MX_ADC_Init+0xb0>)
 8000404:	2201      	movs	r2, #1
 8000406:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 8000408:	4b10      	ldr	r3, [pc, #64]	; (800044c <MX_ADC_Init+0xb0>)
 800040a:	0018      	movs	r0, r3
 800040c:	f000 fb94 	bl	8000b38 <HAL_ADC_Init>
 8000410:	1e03      	subs	r3, r0, #0
 8000412:	d001      	beq.n	8000418 <MX_ADC_Init+0x7c>
  {
    Error_Handler();
 8000414:	f000 f988 	bl	8000728 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel to be converted.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8000418:	1d3b      	adds	r3, r7, #4
 800041a:	2200      	movs	r2, #0
 800041c:	601a      	str	r2, [r3, #0]
  sConfig.Rank = ADC_RANK_CHANNEL_NUMBER;
 800041e:	1d3b      	adds	r3, r7, #4
 8000420:	2280      	movs	r2, #128	; 0x80
 8000422:	0152      	lsls	r2, r2, #5
 8000424:	605a      	str	r2, [r3, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8000426:	1d3b      	adds	r3, r7, #4
 8000428:	2280      	movs	r2, #128	; 0x80
 800042a:	0552      	lsls	r2, r2, #21
 800042c:	609a      	str	r2, [r3, #8]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 800042e:	1d3a      	adds	r2, r7, #4
 8000430:	4b06      	ldr	r3, [pc, #24]	; (800044c <MX_ADC_Init+0xb0>)
 8000432:	0011      	movs	r1, r2
 8000434:	0018      	movs	r0, r3
 8000436:	f000 fcbf 	bl	8000db8 <HAL_ADC_ConfigChannel>
 800043a:	1e03      	subs	r3, r0, #0
 800043c:	d001      	beq.n	8000442 <MX_ADC_Init+0xa6>
  {
    Error_Handler();
 800043e:	f000 f973 	bl	8000728 <Error_Handler>
  }
  /* USER CODE BEGIN ADC_Init 2 */

  /* USER CODE END ADC_Init 2 */

}
 8000442:	46c0      	nop			; (mov r8, r8)
 8000444:	46bd      	mov	sp, r7
 8000446:	b004      	add	sp, #16
 8000448:	bd80      	pop	{r7, pc}
 800044a:	46c0      	nop			; (mov r8, r8)
 800044c:	20000028 	.word	0x20000028
 8000450:	40012400 	.word	0x40012400

08000454 <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 8000454:	b580      	push	{r7, lr}
 8000456:	b08a      	sub	sp, #40	; 0x28
 8000458:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN CAN_Init 0 */
	HAL_GPIO_WritePin(GPIOA,CAN_STB_Pin,0); // Set STB pin LOW for normal operation
 800045a:	2390      	movs	r3, #144	; 0x90
 800045c:	05db      	lsls	r3, r3, #23
 800045e:	2200      	movs	r2, #0
 8000460:	2104      	movs	r1, #4
 8000462:	0018      	movs	r0, r3
 8000464:	f001 fe7a 	bl	800215c <HAL_GPIO_WritePin>
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN;
 8000468:	4b2e      	ldr	r3, [pc, #184]	; (8000524 <MX_CAN_Init+0xd0>)
 800046a:	4a2f      	ldr	r2, [pc, #188]	; (8000528 <MX_CAN_Init+0xd4>)
 800046c:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 800046e:	4b2d      	ldr	r3, [pc, #180]	; (8000524 <MX_CAN_Init+0xd0>)
 8000470:	2210      	movs	r2, #16
 8000472:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 8000474:	4b2b      	ldr	r3, [pc, #172]	; (8000524 <MX_CAN_Init+0xd0>)
 8000476:	2200      	movs	r2, #0
 8000478:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 800047a:	4b2a      	ldr	r3, [pc, #168]	; (8000524 <MX_CAN_Init+0xd0>)
 800047c:	2200      	movs	r2, #0
 800047e:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_2TQ;
 8000480:	4b28      	ldr	r3, [pc, #160]	; (8000524 <MX_CAN_Init+0xd0>)
 8000482:	2280      	movs	r2, #128	; 0x80
 8000484:	0252      	lsls	r2, r2, #9
 8000486:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 8000488:	4b26      	ldr	r3, [pc, #152]	; (8000524 <MX_CAN_Init+0xd0>)
 800048a:	2200      	movs	r2, #0
 800048c:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 800048e:	4b25      	ldr	r3, [pc, #148]	; (8000524 <MX_CAN_Init+0xd0>)
 8000490:	2200      	movs	r2, #0
 8000492:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 8000494:	4b23      	ldr	r3, [pc, #140]	; (8000524 <MX_CAN_Init+0xd0>)
 8000496:	2200      	movs	r2, #0
 8000498:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 800049a:	4b22      	ldr	r3, [pc, #136]	; (8000524 <MX_CAN_Init+0xd0>)
 800049c:	2200      	movs	r2, #0
 800049e:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 80004a0:	4b20      	ldr	r3, [pc, #128]	; (8000524 <MX_CAN_Init+0xd0>)
 80004a2:	2200      	movs	r2, #0
 80004a4:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 80004a6:	4b1f      	ldr	r3, [pc, #124]	; (8000524 <MX_CAN_Init+0xd0>)
 80004a8:	2200      	movs	r2, #0
 80004aa:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 80004ac:	4b1d      	ldr	r3, [pc, #116]	; (8000524 <MX_CAN_Init+0xd0>)
 80004ae:	2200      	movs	r2, #0
 80004b0:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 80004b2:	4b1c      	ldr	r3, [pc, #112]	; (8000524 <MX_CAN_Init+0xd0>)
 80004b4:	0018      	movs	r0, r3
 80004b6:	f000 fd8d 	bl	8000fd4 <HAL_CAN_Init>
 80004ba:	1e03      	subs	r3, r0, #0
 80004bc:	d001      	beq.n	80004c2 <MX_CAN_Init+0x6e>
  {
    Error_Handler();
 80004be:	f000 f933 	bl	8000728 <Error_Handler>

  /* CAN filter */

  CAN_FilterTypeDef  sFilterConfig;

  sFilterConfig.FilterActivation = ENABLE;
 80004c2:	003b      	movs	r3, r7
 80004c4:	2201      	movs	r2, #1
 80004c6:	621a      	str	r2, [r3, #32]
  sFilterConfig.FilterBank = 10;
 80004c8:	003b      	movs	r3, r7
 80004ca:	220a      	movs	r2, #10
 80004cc:	615a      	str	r2, [r3, #20]
  sFilterConfig.FilterFIFOAssignment = CAN_RX_FIFO0;
 80004ce:	003b      	movs	r3, r7
 80004d0:	2200      	movs	r2, #0
 80004d2:	611a      	str	r2, [r3, #16]
  sFilterConfig.FilterIdHigh = 0x0000;
 80004d4:	003b      	movs	r3, r7
 80004d6:	2200      	movs	r2, #0
 80004d8:	601a      	str	r2, [r3, #0]
  sFilterConfig.FilterIdLow = 0x0000;
 80004da:	003b      	movs	r3, r7
 80004dc:	2200      	movs	r2, #0
 80004de:	605a      	str	r2, [r3, #4]
  sFilterConfig.FilterMaskIdHigh = 0x0000;
 80004e0:	003b      	movs	r3, r7
 80004e2:	2200      	movs	r2, #0
 80004e4:	609a      	str	r2, [r3, #8]
  sFilterConfig.FilterMaskIdLow = 0x0000;
 80004e6:	003b      	movs	r3, r7
 80004e8:	2200      	movs	r2, #0
 80004ea:	60da      	str	r2, [r3, #12]
  sFilterConfig.FilterMode = CAN_FILTERMODE_IDMASK;
 80004ec:	003b      	movs	r3, r7
 80004ee:	2200      	movs	r2, #0
 80004f0:	619a      	str	r2, [r3, #24]
  sFilterConfig.FilterScale = CAN_FILTERSCALE_32BIT;
 80004f2:	003b      	movs	r3, r7
 80004f4:	2201      	movs	r2, #1
 80004f6:	61da      	str	r2, [r3, #28]
  sFilterConfig.SlaveStartFilterBank = 0;
 80004f8:	003b      	movs	r3, r7
 80004fa:	2200      	movs	r2, #0
 80004fc:	625a      	str	r2, [r3, #36]	; 0x24

  HAL_CAN_ConfigFilter(&hcan, &sFilterConfig);
 80004fe:	003a      	movs	r2, r7
 8000500:	4b08      	ldr	r3, [pc, #32]	; (8000524 <MX_CAN_Init+0xd0>)
 8000502:	0011      	movs	r1, r2
 8000504:	0018      	movs	r0, r3
 8000506:	f000 fe63 	bl	80011d0 <HAL_CAN_ConfigFilter>

  HAL_CAN_Start(&hcan);
 800050a:	4b06      	ldr	r3, [pc, #24]	; (8000524 <MX_CAN_Init+0xd0>)
 800050c:	0018      	movs	r0, r3
 800050e:	f000 ff51 	bl	80013b4 <HAL_CAN_Start>
  HAL_CAN_ActivateNotification(&hcan, CAN_IT_RX_FIFO0_MSG_PENDING);
 8000512:	4b04      	ldr	r3, [pc, #16]	; (8000524 <MX_CAN_Init+0xd0>)
 8000514:	2102      	movs	r1, #2
 8000516:	0018      	movs	r0, r3
 8000518:	f001 f98c 	bl	8001834 <HAL_CAN_ActivateNotification>

  /* USER CODE END CAN_Init 2 */

}
 800051c:	46c0      	nop			; (mov r8, r8)
 800051e:	46bd      	mov	sp, r7
 8000520:	b00a      	add	sp, #40	; 0x28
 8000522:	bd80      	pop	{r7, pc}
 8000524:	20000068 	.word	0x20000068
 8000528:	40006400 	.word	0x40006400

0800052c <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 800052c:	b580      	push	{r7, lr}
 800052e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8000530:	4b1b      	ldr	r3, [pc, #108]	; (80005a0 <MX_SPI1_Init+0x74>)
 8000532:	4a1c      	ldr	r2, [pc, #112]	; (80005a4 <MX_SPI1_Init+0x78>)
 8000534:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000536:	4b1a      	ldr	r3, [pc, #104]	; (80005a0 <MX_SPI1_Init+0x74>)
 8000538:	2282      	movs	r2, #130	; 0x82
 800053a:	0052      	lsls	r2, r2, #1
 800053c:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 800053e:	4b18      	ldr	r3, [pc, #96]	; (80005a0 <MX_SPI1_Init+0x74>)
 8000540:	2200      	movs	r2, #0
 8000542:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_4BIT;
 8000544:	4b16      	ldr	r3, [pc, #88]	; (80005a0 <MX_SPI1_Init+0x74>)
 8000546:	22c0      	movs	r2, #192	; 0xc0
 8000548:	0092      	lsls	r2, r2, #2
 800054a:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800054c:	4b14      	ldr	r3, [pc, #80]	; (80005a0 <MX_SPI1_Init+0x74>)
 800054e:	2200      	movs	r2, #0
 8000550:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000552:	4b13      	ldr	r3, [pc, #76]	; (80005a0 <MX_SPI1_Init+0x74>)
 8000554:	2200      	movs	r2, #0
 8000556:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8000558:	4b11      	ldr	r3, [pc, #68]	; (80005a0 <MX_SPI1_Init+0x74>)
 800055a:	2280      	movs	r2, #128	; 0x80
 800055c:	0092      	lsls	r2, r2, #2
 800055e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8000560:	4b0f      	ldr	r3, [pc, #60]	; (80005a0 <MX_SPI1_Init+0x74>)
 8000562:	2200      	movs	r2, #0
 8000564:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000566:	4b0e      	ldr	r3, [pc, #56]	; (80005a0 <MX_SPI1_Init+0x74>)
 8000568:	2200      	movs	r2, #0
 800056a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800056c:	4b0c      	ldr	r3, [pc, #48]	; (80005a0 <MX_SPI1_Init+0x74>)
 800056e:	2200      	movs	r2, #0
 8000570:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000572:	4b0b      	ldr	r3, [pc, #44]	; (80005a0 <MX_SPI1_Init+0x74>)
 8000574:	2200      	movs	r2, #0
 8000576:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 7;
 8000578:	4b09      	ldr	r3, [pc, #36]	; (80005a0 <MX_SPI1_Init+0x74>)
 800057a:	2207      	movs	r2, #7
 800057c:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 800057e:	4b08      	ldr	r3, [pc, #32]	; (80005a0 <MX_SPI1_Init+0x74>)
 8000580:	2200      	movs	r2, #0
 8000582:	631a      	str	r2, [r3, #48]	; 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000584:	4b06      	ldr	r3, [pc, #24]	; (80005a0 <MX_SPI1_Init+0x74>)
 8000586:	2208      	movs	r2, #8
 8000588:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800058a:	4b05      	ldr	r3, [pc, #20]	; (80005a0 <MX_SPI1_Init+0x74>)
 800058c:	0018      	movs	r0, r3
 800058e:	f002 fae5 	bl	8002b5c <HAL_SPI_Init>
 8000592:	1e03      	subs	r3, r0, #0
 8000594:	d001      	beq.n	800059a <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 8000596:	f000 f8c7 	bl	8000728 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800059a:	46c0      	nop			; (mov r8, r8)
 800059c:	46bd      	mov	sp, r7
 800059e:	bd80      	pop	{r7, pc}
 80005a0:	20000090 	.word	0x20000090
 80005a4:	40013000 	.word	0x40013000

080005a8 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 80005a8:	b580      	push	{r7, lr}
 80005aa:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 80005ac:	4b1b      	ldr	r3, [pc, #108]	; (800061c <MX_SPI2_Init+0x74>)
 80005ae:	4a1c      	ldr	r2, [pc, #112]	; (8000620 <MX_SPI2_Init+0x78>)
 80005b0:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 80005b2:	4b1a      	ldr	r3, [pc, #104]	; (800061c <MX_SPI2_Init+0x74>)
 80005b4:	2282      	movs	r2, #130	; 0x82
 80005b6:	0052      	lsls	r2, r2, #1
 80005b8:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 80005ba:	4b18      	ldr	r3, [pc, #96]	; (800061c <MX_SPI2_Init+0x74>)
 80005bc:	2200      	movs	r2, #0
 80005be:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_4BIT;
 80005c0:	4b16      	ldr	r3, [pc, #88]	; (800061c <MX_SPI2_Init+0x74>)
 80005c2:	22c0      	movs	r2, #192	; 0xc0
 80005c4:	0092      	lsls	r2, r2, #2
 80005c6:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 80005c8:	4b14      	ldr	r3, [pc, #80]	; (800061c <MX_SPI2_Init+0x74>)
 80005ca:	2200      	movs	r2, #0
 80005cc:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 80005ce:	4b13      	ldr	r3, [pc, #76]	; (800061c <MX_SPI2_Init+0x74>)
 80005d0:	2200      	movs	r2, #0
 80005d2:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 80005d4:	4b11      	ldr	r3, [pc, #68]	; (800061c <MX_SPI2_Init+0x74>)
 80005d6:	2280      	movs	r2, #128	; 0x80
 80005d8:	0092      	lsls	r2, r2, #2
 80005da:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 80005dc:	4b0f      	ldr	r3, [pc, #60]	; (800061c <MX_SPI2_Init+0x74>)
 80005de:	2200      	movs	r2, #0
 80005e0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80005e2:	4b0e      	ldr	r3, [pc, #56]	; (800061c <MX_SPI2_Init+0x74>)
 80005e4:	2200      	movs	r2, #0
 80005e6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80005e8:	4b0c      	ldr	r3, [pc, #48]	; (800061c <MX_SPI2_Init+0x74>)
 80005ea:	2200      	movs	r2, #0
 80005ec:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80005ee:	4b0b      	ldr	r3, [pc, #44]	; (800061c <MX_SPI2_Init+0x74>)
 80005f0:	2200      	movs	r2, #0
 80005f2:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 7;
 80005f4:	4b09      	ldr	r3, [pc, #36]	; (800061c <MX_SPI2_Init+0x74>)
 80005f6:	2207      	movs	r2, #7
 80005f8:	62da      	str	r2, [r3, #44]	; 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80005fa:	4b08      	ldr	r3, [pc, #32]	; (800061c <MX_SPI2_Init+0x74>)
 80005fc:	2200      	movs	r2, #0
 80005fe:	631a      	str	r2, [r3, #48]	; 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8000600:	4b06      	ldr	r3, [pc, #24]	; (800061c <MX_SPI2_Init+0x74>)
 8000602:	2208      	movs	r2, #8
 8000604:	635a      	str	r2, [r3, #52]	; 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8000606:	4b05      	ldr	r3, [pc, #20]	; (800061c <MX_SPI2_Init+0x74>)
 8000608:	0018      	movs	r0, r3
 800060a:	f002 faa7 	bl	8002b5c <HAL_SPI_Init>
 800060e:	1e03      	subs	r3, r0, #0
 8000610:	d001      	beq.n	8000616 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 8000612:	f000 f889 	bl	8000728 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8000616:	46c0      	nop			; (mov r8, r8)
 8000618:	46bd      	mov	sp, r7
 800061a:	bd80      	pop	{r7, pc}
 800061c:	200000f4 	.word	0x200000f4
 8000620:	40003800 	.word	0x40003800

08000624 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000624:	b590      	push	{r4, r7, lr}
 8000626:	b089      	sub	sp, #36	; 0x24
 8000628:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800062a:	240c      	movs	r4, #12
 800062c:	193b      	adds	r3, r7, r4
 800062e:	0018      	movs	r0, r3
 8000630:	2314      	movs	r3, #20
 8000632:	001a      	movs	r2, r3
 8000634:	2100      	movs	r1, #0
 8000636:	f002 fb6d 	bl	8002d14 <memset>

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800063a:	4b39      	ldr	r3, [pc, #228]	; (8000720 <MX_GPIO_Init+0xfc>)
 800063c:	695a      	ldr	r2, [r3, #20]
 800063e:	4b38      	ldr	r3, [pc, #224]	; (8000720 <MX_GPIO_Init+0xfc>)
 8000640:	2180      	movs	r1, #128	; 0x80
 8000642:	0289      	lsls	r1, r1, #10
 8000644:	430a      	orrs	r2, r1
 8000646:	615a      	str	r2, [r3, #20]
 8000648:	4b35      	ldr	r3, [pc, #212]	; (8000720 <MX_GPIO_Init+0xfc>)
 800064a:	695a      	ldr	r2, [r3, #20]
 800064c:	2380      	movs	r3, #128	; 0x80
 800064e:	029b      	lsls	r3, r3, #10
 8000650:	4013      	ands	r3, r2
 8000652:	60bb      	str	r3, [r7, #8]
 8000654:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000656:	4b32      	ldr	r3, [pc, #200]	; (8000720 <MX_GPIO_Init+0xfc>)
 8000658:	695a      	ldr	r2, [r3, #20]
 800065a:	4b31      	ldr	r3, [pc, #196]	; (8000720 <MX_GPIO_Init+0xfc>)
 800065c:	2180      	movs	r1, #128	; 0x80
 800065e:	02c9      	lsls	r1, r1, #11
 8000660:	430a      	orrs	r2, r1
 8000662:	615a      	str	r2, [r3, #20]
 8000664:	4b2e      	ldr	r3, [pc, #184]	; (8000720 <MX_GPIO_Init+0xfc>)
 8000666:	695a      	ldr	r2, [r3, #20]
 8000668:	2380      	movs	r3, #128	; 0x80
 800066a:	02db      	lsls	r3, r3, #11
 800066c:	4013      	ands	r3, r2
 800066e:	607b      	str	r3, [r7, #4]
 8000670:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, CAN_STB_Pin|DRV_ENN_Pin, GPIO_PIN_RESET);
 8000672:	2382      	movs	r3, #130	; 0x82
 8000674:	0059      	lsls	r1, r3, #1
 8000676:	2390      	movs	r3, #144	; 0x90
 8000678:	05db      	lsls	r3, r3, #23
 800067a:	2200      	movs	r2, #0
 800067c:	0018      	movs	r0, r3
 800067e:	f001 fd6d 	bl	800215c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, EXT_OUT_1_Pin|EXT_OUT_2_Pin, GPIO_PIN_RESET);
 8000682:	4b28      	ldr	r3, [pc, #160]	; (8000724 <MX_GPIO_Init+0x100>)
 8000684:	2200      	movs	r2, #0
 8000686:	2130      	movs	r1, #48	; 0x30
 8000688:	0018      	movs	r0, r3
 800068a:	f001 fd67 	bl	800215c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : CAN_STB_Pin DRV_ENN_Pin */
  GPIO_InitStruct.Pin = CAN_STB_Pin|DRV_ENN_Pin;
 800068e:	193b      	adds	r3, r7, r4
 8000690:	2282      	movs	r2, #130	; 0x82
 8000692:	0052      	lsls	r2, r2, #1
 8000694:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000696:	193b      	adds	r3, r7, r4
 8000698:	2201      	movs	r2, #1
 800069a:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800069c:	193b      	adds	r3, r7, r4
 800069e:	2200      	movs	r2, #0
 80006a0:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006a2:	193b      	adds	r3, r7, r4
 80006a4:	2200      	movs	r2, #0
 80006a6:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80006a8:	193a      	adds	r2, r7, r4
 80006aa:	2390      	movs	r3, #144	; 0x90
 80006ac:	05db      	lsls	r3, r3, #23
 80006ae:	0011      	movs	r1, r2
 80006b0:	0018      	movs	r0, r3
 80006b2:	f001 fbdb 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pins : EXT_OUT_1_Pin EXT_OUT_2_Pin */
  GPIO_InitStruct.Pin = EXT_OUT_1_Pin|EXT_OUT_2_Pin;
 80006b6:	193b      	adds	r3, r7, r4
 80006b8:	2230      	movs	r2, #48	; 0x30
 80006ba:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80006bc:	193b      	adds	r3, r7, r4
 80006be:	2201      	movs	r2, #1
 80006c0:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80006c2:	193b      	adds	r3, r7, r4
 80006c4:	2200      	movs	r2, #0
 80006c6:	609a      	str	r2, [r3, #8]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80006c8:	193b      	adds	r3, r7, r4
 80006ca:	2200      	movs	r2, #0
 80006cc:	60da      	str	r2, [r3, #12]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80006ce:	193b      	adds	r3, r7, r4
 80006d0:	4a14      	ldr	r2, [pc, #80]	; (8000724 <MX_GPIO_Init+0x100>)
 80006d2:	0019      	movs	r1, r3
 80006d4:	0010      	movs	r0, r2
 80006d6:	f001 fbc9 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : REFL_UC_Pin */
  GPIO_InitStruct.Pin = REFL_UC_Pin;
 80006da:	193b      	adds	r3, r7, r4
 80006dc:	2240      	movs	r2, #64	; 0x40
 80006de:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80006e0:	193b      	adds	r3, r7, r4
 80006e2:	2200      	movs	r2, #0
 80006e4:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80006e6:	193b      	adds	r3, r7, r4
 80006e8:	2201      	movs	r2, #1
 80006ea:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(REFL_UC_GPIO_Port, &GPIO_InitStruct);
 80006ec:	193b      	adds	r3, r7, r4
 80006ee:	4a0d      	ldr	r2, [pc, #52]	; (8000724 <MX_GPIO_Init+0x100>)
 80006f0:	0019      	movs	r1, r3
 80006f2:	0010      	movs	r0, r2
 80006f4:	f001 fbba 	bl	8001e6c <HAL_GPIO_Init>

  /*Configure GPIO pin : REFR_UC_Pin */
  GPIO_InitStruct.Pin = REFR_UC_Pin;
 80006f8:	0021      	movs	r1, r4
 80006fa:	187b      	adds	r3, r7, r1
 80006fc:	2280      	movs	r2, #128	; 0x80
 80006fe:	601a      	str	r2, [r3, #0]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000700:	187b      	adds	r3, r7, r1
 8000702:	2200      	movs	r2, #0
 8000704:	605a      	str	r2, [r3, #4]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000706:	187b      	adds	r3, r7, r1
 8000708:	2200      	movs	r2, #0
 800070a:	609a      	str	r2, [r3, #8]
  HAL_GPIO_Init(REFR_UC_GPIO_Port, &GPIO_InitStruct);
 800070c:	187b      	adds	r3, r7, r1
 800070e:	4a05      	ldr	r2, [pc, #20]	; (8000724 <MX_GPIO_Init+0x100>)
 8000710:	0019      	movs	r1, r3
 8000712:	0010      	movs	r0, r2
 8000714:	f001 fbaa 	bl	8001e6c <HAL_GPIO_Init>

}
 8000718:	46c0      	nop			; (mov r8, r8)
 800071a:	46bd      	mov	sp, r7
 800071c:	b009      	add	sp, #36	; 0x24
 800071e:	bd90      	pop	{r4, r7, pc}
 8000720:	40021000 	.word	0x40021000
 8000724:	48000400 	.word	0x48000400

08000728 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800072c:	b672      	cpsid	i
}
 800072e:	46c0      	nop			; (mov r8, r8)
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000730:	e7fe      	b.n	8000730 <Error_Handler+0x8>
	...

08000734 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000734:	b580      	push	{r7, lr}
 8000736:	b082      	sub	sp, #8
 8000738:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800073a:	4b0f      	ldr	r3, [pc, #60]	; (8000778 <HAL_MspInit+0x44>)
 800073c:	699a      	ldr	r2, [r3, #24]
 800073e:	4b0e      	ldr	r3, [pc, #56]	; (8000778 <HAL_MspInit+0x44>)
 8000740:	2101      	movs	r1, #1
 8000742:	430a      	orrs	r2, r1
 8000744:	619a      	str	r2, [r3, #24]
 8000746:	4b0c      	ldr	r3, [pc, #48]	; (8000778 <HAL_MspInit+0x44>)
 8000748:	699b      	ldr	r3, [r3, #24]
 800074a:	2201      	movs	r2, #1
 800074c:	4013      	ands	r3, r2
 800074e:	607b      	str	r3, [r7, #4]
 8000750:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000752:	4b09      	ldr	r3, [pc, #36]	; (8000778 <HAL_MspInit+0x44>)
 8000754:	69da      	ldr	r2, [r3, #28]
 8000756:	4b08      	ldr	r3, [pc, #32]	; (8000778 <HAL_MspInit+0x44>)
 8000758:	2180      	movs	r1, #128	; 0x80
 800075a:	0549      	lsls	r1, r1, #21
 800075c:	430a      	orrs	r2, r1
 800075e:	61da      	str	r2, [r3, #28]
 8000760:	4b05      	ldr	r3, [pc, #20]	; (8000778 <HAL_MspInit+0x44>)
 8000762:	69da      	ldr	r2, [r3, #28]
 8000764:	2380      	movs	r3, #128	; 0x80
 8000766:	055b      	lsls	r3, r3, #21
 8000768:	4013      	ands	r3, r2
 800076a:	603b      	str	r3, [r7, #0]
 800076c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800076e:	46c0      	nop			; (mov r8, r8)
 8000770:	46bd      	mov	sp, r7
 8000772:	b002      	add	sp, #8
 8000774:	bd80      	pop	{r7, pc}
 8000776:	46c0      	nop			; (mov r8, r8)
 8000778:	40021000 	.word	0x40021000

0800077c <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 800077c:	b590      	push	{r4, r7, lr}
 800077e:	b08b      	sub	sp, #44	; 0x2c
 8000780:	af00      	add	r7, sp, #0
 8000782:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000784:	2414      	movs	r4, #20
 8000786:	193b      	adds	r3, r7, r4
 8000788:	0018      	movs	r0, r3
 800078a:	2314      	movs	r3, #20
 800078c:	001a      	movs	r2, r3
 800078e:	2100      	movs	r1, #0
 8000790:	f002 fac0 	bl	8002d14 <memset>
  if(hadc->Instance==ADC1)
 8000794:	687b      	ldr	r3, [r7, #4]
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	4a19      	ldr	r2, [pc, #100]	; (8000800 <HAL_ADC_MspInit+0x84>)
 800079a:	4293      	cmp	r3, r2
 800079c:	d12b      	bne.n	80007f6 <HAL_ADC_MspInit+0x7a>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800079e:	4b19      	ldr	r3, [pc, #100]	; (8000804 <HAL_ADC_MspInit+0x88>)
 80007a0:	699a      	ldr	r2, [r3, #24]
 80007a2:	4b18      	ldr	r3, [pc, #96]	; (8000804 <HAL_ADC_MspInit+0x88>)
 80007a4:	2180      	movs	r1, #128	; 0x80
 80007a6:	0089      	lsls	r1, r1, #2
 80007a8:	430a      	orrs	r2, r1
 80007aa:	619a      	str	r2, [r3, #24]
 80007ac:	4b15      	ldr	r3, [pc, #84]	; (8000804 <HAL_ADC_MspInit+0x88>)
 80007ae:	699a      	ldr	r2, [r3, #24]
 80007b0:	2380      	movs	r3, #128	; 0x80
 80007b2:	009b      	lsls	r3, r3, #2
 80007b4:	4013      	ands	r3, r2
 80007b6:	613b      	str	r3, [r7, #16]
 80007b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80007ba:	4b12      	ldr	r3, [pc, #72]	; (8000804 <HAL_ADC_MspInit+0x88>)
 80007bc:	695a      	ldr	r2, [r3, #20]
 80007be:	4b11      	ldr	r3, [pc, #68]	; (8000804 <HAL_ADC_MspInit+0x88>)
 80007c0:	2180      	movs	r1, #128	; 0x80
 80007c2:	0289      	lsls	r1, r1, #10
 80007c4:	430a      	orrs	r2, r1
 80007c6:	615a      	str	r2, [r3, #20]
 80007c8:	4b0e      	ldr	r3, [pc, #56]	; (8000804 <HAL_ADC_MspInit+0x88>)
 80007ca:	695a      	ldr	r2, [r3, #20]
 80007cc:	2380      	movs	r3, #128	; 0x80
 80007ce:	029b      	lsls	r3, r3, #10
 80007d0:	4013      	ands	r3, r2
 80007d2:	60fb      	str	r3, [r7, #12]
 80007d4:	68fb      	ldr	r3, [r7, #12]
    /**ADC GPIO Configuration
    PA0     ------> ADC_IN0
    */
    GPIO_InitStruct.Pin = AIN_MCU_Pin;
 80007d6:	193b      	adds	r3, r7, r4
 80007d8:	2201      	movs	r2, #1
 80007da:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80007dc:	193b      	adds	r3, r7, r4
 80007de:	2203      	movs	r2, #3
 80007e0:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007e2:	193b      	adds	r3, r7, r4
 80007e4:	2200      	movs	r2, #0
 80007e6:	609a      	str	r2, [r3, #8]
    HAL_GPIO_Init(AIN_MCU_GPIO_Port, &GPIO_InitStruct);
 80007e8:	193a      	adds	r2, r7, r4
 80007ea:	2390      	movs	r3, #144	; 0x90
 80007ec:	05db      	lsls	r3, r3, #23
 80007ee:	0011      	movs	r1, r2
 80007f0:	0018      	movs	r0, r3
 80007f2:	f001 fb3b 	bl	8001e6c <HAL_GPIO_Init>
  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }

}
 80007f6:	46c0      	nop			; (mov r8, r8)
 80007f8:	46bd      	mov	sp, r7
 80007fa:	b00b      	add	sp, #44	; 0x2c
 80007fc:	bd90      	pop	{r4, r7, pc}
 80007fe:	46c0      	nop			; (mov r8, r8)
 8000800:	40012400 	.word	0x40012400
 8000804:	40021000 	.word	0x40021000

08000808 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 8000808:	b590      	push	{r4, r7, lr}
 800080a:	b08b      	sub	sp, #44	; 0x2c
 800080c:	af00      	add	r7, sp, #0
 800080e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000810:	2414      	movs	r4, #20
 8000812:	193b      	adds	r3, r7, r4
 8000814:	0018      	movs	r0, r3
 8000816:	2314      	movs	r3, #20
 8000818:	001a      	movs	r2, r3
 800081a:	2100      	movs	r1, #0
 800081c:	f002 fa7a 	bl	8002d14 <memset>
  if(hcan->Instance==CAN)
 8000820:	687b      	ldr	r3, [r7, #4]
 8000822:	681b      	ldr	r3, [r3, #0]
 8000824:	4a20      	ldr	r2, [pc, #128]	; (80008a8 <HAL_CAN_MspInit+0xa0>)
 8000826:	4293      	cmp	r3, r2
 8000828:	d13a      	bne.n	80008a0 <HAL_CAN_MspInit+0x98>
  {
  /* USER CODE BEGIN CAN_MspInit 0 */

  /* USER CODE END CAN_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 800082a:	4b20      	ldr	r3, [pc, #128]	; (80008ac <HAL_CAN_MspInit+0xa4>)
 800082c:	69da      	ldr	r2, [r3, #28]
 800082e:	4b1f      	ldr	r3, [pc, #124]	; (80008ac <HAL_CAN_MspInit+0xa4>)
 8000830:	2180      	movs	r1, #128	; 0x80
 8000832:	0489      	lsls	r1, r1, #18
 8000834:	430a      	orrs	r2, r1
 8000836:	61da      	str	r2, [r3, #28]
 8000838:	4b1c      	ldr	r3, [pc, #112]	; (80008ac <HAL_CAN_MspInit+0xa4>)
 800083a:	69da      	ldr	r2, [r3, #28]
 800083c:	2380      	movs	r3, #128	; 0x80
 800083e:	049b      	lsls	r3, r3, #18
 8000840:	4013      	ands	r3, r2
 8000842:	613b      	str	r3, [r7, #16]
 8000844:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000846:	4b19      	ldr	r3, [pc, #100]	; (80008ac <HAL_CAN_MspInit+0xa4>)
 8000848:	695a      	ldr	r2, [r3, #20]
 800084a:	4b18      	ldr	r3, [pc, #96]	; (80008ac <HAL_CAN_MspInit+0xa4>)
 800084c:	2180      	movs	r1, #128	; 0x80
 800084e:	02c9      	lsls	r1, r1, #11
 8000850:	430a      	orrs	r2, r1
 8000852:	615a      	str	r2, [r3, #20]
 8000854:	4b15      	ldr	r3, [pc, #84]	; (80008ac <HAL_CAN_MspInit+0xa4>)
 8000856:	695a      	ldr	r2, [r3, #20]
 8000858:	2380      	movs	r3, #128	; 0x80
 800085a:	02db      	lsls	r3, r3, #11
 800085c:	4013      	ands	r3, r2
 800085e:	60fb      	str	r3, [r7, #12]
 8000860:	68fb      	ldr	r3, [r7, #12]
    /**CAN GPIO Configuration
    PB8     ------> CAN_RX
    PB9     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8000862:	193b      	adds	r3, r7, r4
 8000864:	22c0      	movs	r2, #192	; 0xc0
 8000866:	0092      	lsls	r2, r2, #2
 8000868:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800086a:	0021      	movs	r1, r4
 800086c:	187b      	adds	r3, r7, r1
 800086e:	2202      	movs	r2, #2
 8000870:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000872:	187b      	adds	r3, r7, r1
 8000874:	2200      	movs	r2, #0
 8000876:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000878:	187b      	adds	r3, r7, r1
 800087a:	2203      	movs	r2, #3
 800087c:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF4_CAN;
 800087e:	187b      	adds	r3, r7, r1
 8000880:	2204      	movs	r2, #4
 8000882:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000884:	187b      	adds	r3, r7, r1
 8000886:	4a0a      	ldr	r2, [pc, #40]	; (80008b0 <HAL_CAN_MspInit+0xa8>)
 8000888:	0019      	movs	r1, r3
 800088a:	0010      	movs	r0, r2
 800088c:	f001 faee 	bl	8001e6c <HAL_GPIO_Init>

    /* CAN interrupt Init */
    HAL_NVIC_SetPriority(CEC_CAN_IRQn, 0, 0);
 8000890:	2200      	movs	r2, #0
 8000892:	2100      	movs	r1, #0
 8000894:	201e      	movs	r0, #30
 8000896:	f001 fab7 	bl	8001e08 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CEC_CAN_IRQn);
 800089a:	201e      	movs	r0, #30
 800089c:	f001 fac9 	bl	8001e32 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN_MspInit 1 */

  /* USER CODE END CAN_MspInit 1 */
  }

}
 80008a0:	46c0      	nop			; (mov r8, r8)
 80008a2:	46bd      	mov	sp, r7
 80008a4:	b00b      	add	sp, #44	; 0x2c
 80008a6:	bd90      	pop	{r4, r7, pc}
 80008a8:	40006400 	.word	0x40006400
 80008ac:	40021000 	.word	0x40021000
 80008b0:	48000400 	.word	0x48000400

080008b4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80008b4:	b590      	push	{r4, r7, lr}
 80008b6:	b08d      	sub	sp, #52	; 0x34
 80008b8:	af00      	add	r7, sp, #0
 80008ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80008bc:	241c      	movs	r4, #28
 80008be:	193b      	adds	r3, r7, r4
 80008c0:	0018      	movs	r0, r3
 80008c2:	2314      	movs	r3, #20
 80008c4:	001a      	movs	r2, r3
 80008c6:	2100      	movs	r1, #0
 80008c8:	f002 fa24 	bl	8002d14 <memset>
  if(hspi->Instance==SPI1)
 80008cc:	687b      	ldr	r3, [r7, #4]
 80008ce:	681b      	ldr	r3, [r3, #0]
 80008d0:	4a39      	ldr	r2, [pc, #228]	; (80009b8 <HAL_SPI_MspInit+0x104>)
 80008d2:	4293      	cmp	r3, r2
 80008d4:	d133      	bne.n	800093e <HAL_SPI_MspInit+0x8a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80008d6:	4b39      	ldr	r3, [pc, #228]	; (80009bc <HAL_SPI_MspInit+0x108>)
 80008d8:	699a      	ldr	r2, [r3, #24]
 80008da:	4b38      	ldr	r3, [pc, #224]	; (80009bc <HAL_SPI_MspInit+0x108>)
 80008dc:	2180      	movs	r1, #128	; 0x80
 80008de:	0149      	lsls	r1, r1, #5
 80008e0:	430a      	orrs	r2, r1
 80008e2:	619a      	str	r2, [r3, #24]
 80008e4:	4b35      	ldr	r3, [pc, #212]	; (80009bc <HAL_SPI_MspInit+0x108>)
 80008e6:	699a      	ldr	r2, [r3, #24]
 80008e8:	2380      	movs	r3, #128	; 0x80
 80008ea:	015b      	lsls	r3, r3, #5
 80008ec:	4013      	ands	r3, r2
 80008ee:	61bb      	str	r3, [r7, #24]
 80008f0:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80008f2:	4b32      	ldr	r3, [pc, #200]	; (80009bc <HAL_SPI_MspInit+0x108>)
 80008f4:	695a      	ldr	r2, [r3, #20]
 80008f6:	4b31      	ldr	r3, [pc, #196]	; (80009bc <HAL_SPI_MspInit+0x108>)
 80008f8:	2180      	movs	r1, #128	; 0x80
 80008fa:	0289      	lsls	r1, r1, #10
 80008fc:	430a      	orrs	r2, r1
 80008fe:	615a      	str	r2, [r3, #20]
 8000900:	4b2e      	ldr	r3, [pc, #184]	; (80009bc <HAL_SPI_MspInit+0x108>)
 8000902:	695a      	ldr	r2, [r3, #20]
 8000904:	2380      	movs	r3, #128	; 0x80
 8000906:	029b      	lsls	r3, r3, #10
 8000908:	4013      	ands	r3, r2
 800090a:	617b      	str	r3, [r7, #20]
 800090c:	697b      	ldr	r3, [r7, #20]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = AMS_SS_Pin|AMS_SCK_Pin|AMS_MISO_Pin|AMS_MOSI_Pin;
 800090e:	0021      	movs	r1, r4
 8000910:	187b      	adds	r3, r7, r1
 8000912:	22f0      	movs	r2, #240	; 0xf0
 8000914:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000916:	187b      	adds	r3, r7, r1
 8000918:	2202      	movs	r2, #2
 800091a:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800091c:	187b      	adds	r3, r7, r1
 800091e:	2200      	movs	r2, #0
 8000920:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000922:	187b      	adds	r3, r7, r1
 8000924:	2203      	movs	r2, #3
 8000926:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI1;
 8000928:	187b      	adds	r3, r7, r1
 800092a:	2200      	movs	r2, #0
 800092c:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800092e:	187a      	adds	r2, r7, r1
 8000930:	2390      	movs	r3, #144	; 0x90
 8000932:	05db      	lsls	r3, r3, #23
 8000934:	0011      	movs	r1, r2
 8000936:	0018      	movs	r0, r3
 8000938:	f001 fa98 	bl	8001e6c <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }

}
 800093c:	e037      	b.n	80009ae <HAL_SPI_MspInit+0xfa>
  else if(hspi->Instance==SPI2)
 800093e:	687b      	ldr	r3, [r7, #4]
 8000940:	681b      	ldr	r3, [r3, #0]
 8000942:	4a1f      	ldr	r2, [pc, #124]	; (80009c0 <HAL_SPI_MspInit+0x10c>)
 8000944:	4293      	cmp	r3, r2
 8000946:	d132      	bne.n	80009ae <HAL_SPI_MspInit+0xfa>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000948:	4b1c      	ldr	r3, [pc, #112]	; (80009bc <HAL_SPI_MspInit+0x108>)
 800094a:	69da      	ldr	r2, [r3, #28]
 800094c:	4b1b      	ldr	r3, [pc, #108]	; (80009bc <HAL_SPI_MspInit+0x108>)
 800094e:	2180      	movs	r1, #128	; 0x80
 8000950:	01c9      	lsls	r1, r1, #7
 8000952:	430a      	orrs	r2, r1
 8000954:	61da      	str	r2, [r3, #28]
 8000956:	4b19      	ldr	r3, [pc, #100]	; (80009bc <HAL_SPI_MspInit+0x108>)
 8000958:	69da      	ldr	r2, [r3, #28]
 800095a:	2380      	movs	r3, #128	; 0x80
 800095c:	01db      	lsls	r3, r3, #7
 800095e:	4013      	ands	r3, r2
 8000960:	613b      	str	r3, [r7, #16]
 8000962:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000964:	4b15      	ldr	r3, [pc, #84]	; (80009bc <HAL_SPI_MspInit+0x108>)
 8000966:	695a      	ldr	r2, [r3, #20]
 8000968:	4b14      	ldr	r3, [pc, #80]	; (80009bc <HAL_SPI_MspInit+0x108>)
 800096a:	2180      	movs	r1, #128	; 0x80
 800096c:	02c9      	lsls	r1, r1, #11
 800096e:	430a      	orrs	r2, r1
 8000970:	615a      	str	r2, [r3, #20]
 8000972:	4b12      	ldr	r3, [pc, #72]	; (80009bc <HAL_SPI_MspInit+0x108>)
 8000974:	695a      	ldr	r2, [r3, #20]
 8000976:	2380      	movs	r3, #128	; 0x80
 8000978:	02db      	lsls	r3, r3, #11
 800097a:	4013      	ands	r3, r2
 800097c:	60fb      	str	r3, [r7, #12]
 800097e:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TMC_CSN_Pin|TMC_SCK_Pin|TMC_MISO_Pin|TMC_MOSI_Pin;
 8000980:	211c      	movs	r1, #28
 8000982:	187b      	adds	r3, r7, r1
 8000984:	22f0      	movs	r2, #240	; 0xf0
 8000986:	0212      	lsls	r2, r2, #8
 8000988:	601a      	str	r2, [r3, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800098a:	187b      	adds	r3, r7, r1
 800098c:	2202      	movs	r2, #2
 800098e:	605a      	str	r2, [r3, #4]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000990:	187b      	adds	r3, r7, r1
 8000992:	2200      	movs	r2, #0
 8000994:	609a      	str	r2, [r3, #8]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000996:	187b      	adds	r3, r7, r1
 8000998:	2203      	movs	r2, #3
 800099a:	60da      	str	r2, [r3, #12]
    GPIO_InitStruct.Alternate = GPIO_AF0_SPI2;
 800099c:	187b      	adds	r3, r7, r1
 800099e:	2200      	movs	r2, #0
 80009a0:	611a      	str	r2, [r3, #16]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80009a2:	187b      	adds	r3, r7, r1
 80009a4:	4a07      	ldr	r2, [pc, #28]	; (80009c4 <HAL_SPI_MspInit+0x110>)
 80009a6:	0019      	movs	r1, r3
 80009a8:	0010      	movs	r0, r2
 80009aa:	f001 fa5f 	bl	8001e6c <HAL_GPIO_Init>
}
 80009ae:	46c0      	nop			; (mov r8, r8)
 80009b0:	46bd      	mov	sp, r7
 80009b2:	b00d      	add	sp, #52	; 0x34
 80009b4:	bd90      	pop	{r4, r7, pc}
 80009b6:	46c0      	nop			; (mov r8, r8)
 80009b8:	40013000 	.word	0x40013000
 80009bc:	40021000 	.word	0x40021000
 80009c0:	40003800 	.word	0x40003800
 80009c4:	48000400 	.word	0x48000400

080009c8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80009c8:	b580      	push	{r7, lr}
 80009ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80009cc:	e7fe      	b.n	80009cc <NMI_Handler+0x4>

080009ce <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80009ce:	b580      	push	{r7, lr}
 80009d0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80009d2:	e7fe      	b.n	80009d2 <HardFault_Handler+0x4>

080009d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80009d4:	b580      	push	{r7, lr}
 80009d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVC_IRQn 0 */
  /* USER CODE BEGIN SVC_IRQn 1 */

  /* USER CODE END SVC_IRQn 1 */
}
 80009d8:	46c0      	nop			; (mov r8, r8)
 80009da:	46bd      	mov	sp, r7
 80009dc:	bd80      	pop	{r7, pc}

080009de <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009de:	b580      	push	{r7, lr}
 80009e0:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009e2:	46c0      	nop			; (mov r8, r8)
 80009e4:	46bd      	mov	sp, r7
 80009e6:	bd80      	pop	{r7, pc}

080009e8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009e8:	b580      	push	{r7, lr}
 80009ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009ec:	f000 f888 	bl	8000b00 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009f0:	46c0      	nop			; (mov r8, r8)
 80009f2:	46bd      	mov	sp, r7
 80009f4:	bd80      	pop	{r7, pc}
	...

080009f8 <CEC_CAN_IRQHandler>:

/**
  * @brief This function handles HDMI-CEC and CAN global interrupts / HDMI-CEC wake-up interrupt through EXTI line 27.
  */
void CEC_CAN_IRQHandler(void)
{
 80009f8:	b580      	push	{r7, lr}
 80009fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN CEC_CAN_IRQn 0 */

  /* USER CODE END CEC_CAN_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan);
 80009fc:	4b03      	ldr	r3, [pc, #12]	; (8000a0c <CEC_CAN_IRQHandler+0x14>)
 80009fe:	0018      	movs	r0, r3
 8000a00:	f000 ff42 	bl	8001888 <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CEC_CAN_IRQn 1 */

  /* USER CODE END CEC_CAN_IRQn 1 */
}
 8000a04:	46c0      	nop			; (mov r8, r8)
 8000a06:	46bd      	mov	sp, r7
 8000a08:	bd80      	pop	{r7, pc}
 8000a0a:	46c0      	nop			; (mov r8, r8)
 8000a0c:	20000068 	.word	0x20000068

08000a10 <SystemInit>:
  * @brief  Setup the microcontroller system
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000a10:	b580      	push	{r7, lr}
 8000a12:	af00      	add	r7, sp, #0
                         before branch to main program. This call is made inside
                         the "startup_stm32f0xx.s" file.
                         User can setups the default system clock (System clock source, PLL Multiplier
                         and Divider factors, AHB/APBx prescalers and Flash settings).
   */
}
 8000a14:	46c0      	nop			; (mov r8, r8)
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}
	...

08000a1c <Reset_Handler>:
 8000a1c:	480d      	ldr	r0, [pc, #52]	; (8000a54 <LoopForever+0x2>)
 8000a1e:	4685      	mov	sp, r0
 8000a20:	480d      	ldr	r0, [pc, #52]	; (8000a58 <LoopForever+0x6>)
 8000a22:	490e      	ldr	r1, [pc, #56]	; (8000a5c <LoopForever+0xa>)
 8000a24:	4a0e      	ldr	r2, [pc, #56]	; (8000a60 <LoopForever+0xe>)
 8000a26:	2300      	movs	r3, #0
 8000a28:	e002      	b.n	8000a30 <LoopCopyDataInit>

08000a2a <CopyDataInit>:
 8000a2a:	58d4      	ldr	r4, [r2, r3]
 8000a2c:	50c4      	str	r4, [r0, r3]
 8000a2e:	3304      	adds	r3, #4

08000a30 <LoopCopyDataInit>:
 8000a30:	18c4      	adds	r4, r0, r3
 8000a32:	428c      	cmp	r4, r1
 8000a34:	d3f9      	bcc.n	8000a2a <CopyDataInit>
 8000a36:	4a0b      	ldr	r2, [pc, #44]	; (8000a64 <LoopForever+0x12>)
 8000a38:	4c0b      	ldr	r4, [pc, #44]	; (8000a68 <LoopForever+0x16>)
 8000a3a:	2300      	movs	r3, #0
 8000a3c:	e001      	b.n	8000a42 <LoopFillZerobss>

08000a3e <FillZerobss>:
 8000a3e:	6013      	str	r3, [r2, #0]
 8000a40:	3204      	adds	r2, #4

08000a42 <LoopFillZerobss>:
 8000a42:	42a2      	cmp	r2, r4
 8000a44:	d3fb      	bcc.n	8000a3e <FillZerobss>
 8000a46:	f7ff ffe3 	bl	8000a10 <SystemInit>
 8000a4a:	f002 f93f 	bl	8002ccc <__libc_init_array>
 8000a4e:	f7ff fbff 	bl	8000250 <main>

08000a52 <LoopForever>:
 8000a52:	e7fe      	b.n	8000a52 <LoopForever>
 8000a54:	20008000 	.word	0x20008000
 8000a58:	20000000 	.word	0x20000000
 8000a5c:	2000000c 	.word	0x2000000c
 8000a60:	08002d74 	.word	0x08002d74
 8000a64:	2000000c 	.word	0x2000000c
 8000a68:	200001b8 	.word	0x200001b8

08000a6c <ADC1_COMP_IRQHandler>:
 8000a6c:	e7fe      	b.n	8000a6c <ADC1_COMP_IRQHandler>
	...

08000a70 <HAL_Init>:
  *       In the default implementation,Systick is used as source of time base.
  *       The tick variable is incremented each 1ms in its ISR.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000a70:	b580      	push	{r7, lr}
 8000a72:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */ 
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000a74:	4b07      	ldr	r3, [pc, #28]	; (8000a94 <HAL_Init+0x24>)
 8000a76:	681a      	ldr	r2, [r3, #0]
 8000a78:	4b06      	ldr	r3, [pc, #24]	; (8000a94 <HAL_Init+0x24>)
 8000a7a:	2110      	movs	r1, #16
 8000a7c:	430a      	orrs	r2, r1
 8000a7e:	601a      	str	r2, [r3, #0]
#endif /* PREFETCH_ENABLE */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */

  HAL_InitTick(TICK_INT_PRIORITY);
 8000a80:	2003      	movs	r0, #3
 8000a82:	f000 f809 	bl	8000a98 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000a86:	f7ff fe55 	bl	8000734 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000a8a:	2300      	movs	r3, #0
}
 8000a8c:	0018      	movs	r0, r3
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
 8000a92:	46c0      	nop			; (mov r8, r8)
 8000a94:	40022000 	.word	0x40022000

08000a98 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000a98:	b590      	push	{r4, r7, lr}
 8000a9a:	b083      	sub	sp, #12
 8000a9c:	af00      	add	r7, sp, #0
 8000a9e:	6078      	str	r0, [r7, #4]
  /*Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000aa0:	4b14      	ldr	r3, [pc, #80]	; (8000af4 <HAL_InitTick+0x5c>)
 8000aa2:	681c      	ldr	r4, [r3, #0]
 8000aa4:	4b14      	ldr	r3, [pc, #80]	; (8000af8 <HAL_InitTick+0x60>)
 8000aa6:	781b      	ldrb	r3, [r3, #0]
 8000aa8:	0019      	movs	r1, r3
 8000aaa:	23fa      	movs	r3, #250	; 0xfa
 8000aac:	0098      	lsls	r0, r3, #2
 8000aae:	f7ff fb29 	bl	8000104 <__udivsi3>
 8000ab2:	0003      	movs	r3, r0
 8000ab4:	0019      	movs	r1, r3
 8000ab6:	0020      	movs	r0, r4
 8000ab8:	f7ff fb24 	bl	8000104 <__udivsi3>
 8000abc:	0003      	movs	r3, r0
 8000abe:	0018      	movs	r0, r3
 8000ac0:	f001 f9c7 	bl	8001e52 <HAL_SYSTICK_Config>
 8000ac4:	1e03      	subs	r3, r0, #0
 8000ac6:	d001      	beq.n	8000acc <HAL_InitTick+0x34>
  {
    return HAL_ERROR;
 8000ac8:	2301      	movs	r3, #1
 8000aca:	e00f      	b.n	8000aec <HAL_InitTick+0x54>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000acc:	687b      	ldr	r3, [r7, #4]
 8000ace:	2b03      	cmp	r3, #3
 8000ad0:	d80b      	bhi.n	8000aea <HAL_InitTick+0x52>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000ad2:	6879      	ldr	r1, [r7, #4]
 8000ad4:	2301      	movs	r3, #1
 8000ad6:	425b      	negs	r3, r3
 8000ad8:	2200      	movs	r2, #0
 8000ada:	0018      	movs	r0, r3
 8000adc:	f001 f994 	bl	8001e08 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000ae0:	4b06      	ldr	r3, [pc, #24]	; (8000afc <HAL_InitTick+0x64>)
 8000ae2:	687a      	ldr	r2, [r7, #4]
 8000ae4:	601a      	str	r2, [r3, #0]
  {
    return HAL_ERROR;
  }

   /* Return function status */
  return HAL_OK;
 8000ae6:	2300      	movs	r3, #0
 8000ae8:	e000      	b.n	8000aec <HAL_InitTick+0x54>
    return HAL_ERROR;
 8000aea:	2301      	movs	r3, #1
}
 8000aec:	0018      	movs	r0, r3
 8000aee:	46bd      	mov	sp, r7
 8000af0:	b003      	add	sp, #12
 8000af2:	bd90      	pop	{r4, r7, pc}
 8000af4:	20000000 	.word	0x20000000
 8000af8:	20000008 	.word	0x20000008
 8000afc:	20000004 	.word	0x20000004

08000b00 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000b00:	b580      	push	{r7, lr}
 8000b02:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000b04:	4b05      	ldr	r3, [pc, #20]	; (8000b1c <HAL_IncTick+0x1c>)
 8000b06:	781b      	ldrb	r3, [r3, #0]
 8000b08:	001a      	movs	r2, r3
 8000b0a:	4b05      	ldr	r3, [pc, #20]	; (8000b20 <HAL_IncTick+0x20>)
 8000b0c:	681b      	ldr	r3, [r3, #0]
 8000b0e:	18d2      	adds	r2, r2, r3
 8000b10:	4b03      	ldr	r3, [pc, #12]	; (8000b20 <HAL_IncTick+0x20>)
 8000b12:	601a      	str	r2, [r3, #0]
}
 8000b14:	46c0      	nop			; (mov r8, r8)
 8000b16:	46bd      	mov	sp, r7
 8000b18:	bd80      	pop	{r7, pc}
 8000b1a:	46c0      	nop			; (mov r8, r8)
 8000b1c:	20000008 	.word	0x20000008
 8000b20:	200001b4 	.word	0x200001b4

08000b24 <HAL_GetTick>:
  * @note   This function is declared as __weak  to be overwritten  in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000b24:	b580      	push	{r7, lr}
 8000b26:	af00      	add	r7, sp, #0
  return uwTick;
 8000b28:	4b02      	ldr	r3, [pc, #8]	; (8000b34 <HAL_GetTick+0x10>)
 8000b2a:	681b      	ldr	r3, [r3, #0]
}
 8000b2c:	0018      	movs	r0, r3
 8000b2e:	46bd      	mov	sp, r7
 8000b30:	bd80      	pop	{r7, pc}
 8000b32:	46c0      	nop			; (mov r8, r8)
 8000b34:	200001b4 	.word	0x200001b4

08000b38 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8000b38:	b580      	push	{r7, lr}
 8000b3a:	b084      	sub	sp, #16
 8000b3c:	af00      	add	r7, sp, #0
 8000b3e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000b40:	230f      	movs	r3, #15
 8000b42:	18fb      	adds	r3, r7, r3
 8000b44:	2200      	movs	r2, #0
 8000b46:	701a      	strb	r2, [r3, #0]
  uint32_t tmpCFGR1 = 0U;
 8000b48:	2300      	movs	r3, #0
 8000b4a:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if(hadc == NULL)
 8000b4c:	687b      	ldr	r3, [r7, #4]
 8000b4e:	2b00      	cmp	r3, #0
 8000b50:	d101      	bne.n	8000b56 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 8000b52:	2301      	movs	r3, #1
 8000b54:	e125      	b.n	8000da2 <HAL_ADC_Init+0x26a>
  /* Refer to header of this file for more details on clock enabling procedure*/
  
  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  /* - ADC voltage regulator enable                                           */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8000b56:	687b      	ldr	r3, [r7, #4]
 8000b58:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000b5a:	2b00      	cmp	r3, #0
 8000b5c:	d10a      	bne.n	8000b74 <HAL_ADC_Init+0x3c>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8000b5e:	687b      	ldr	r3, [r7, #4]
 8000b60:	2200      	movs	r2, #0
 8000b62:	63da      	str	r2, [r3, #60]	; 0x3c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8000b64:	687b      	ldr	r3, [r7, #4]
 8000b66:	2234      	movs	r2, #52	; 0x34
 8000b68:	2100      	movs	r1, #0
 8000b6a:	5499      	strb	r1, [r3, r2]
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8000b6c:	687b      	ldr	r3, [r7, #4]
 8000b6e:	0018      	movs	r0, r3
 8000b70:	f7ff fe04 	bl	800077c <HAL_ADC_MspInit>
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  /* and if there is no conversion on going on regular group (ADC can be      */ 
  /* enabled anyway, in case of call of this function to update a parameter   */
  /* on the fly).                                                             */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8000b74:	687b      	ldr	r3, [r7, #4]
 8000b76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000b78:	2210      	movs	r2, #16
 8000b7a:	4013      	ands	r3, r2
 8000b7c:	d000      	beq.n	8000b80 <HAL_ADC_Init+0x48>
 8000b7e:	e103      	b.n	8000d88 <HAL_ADC_Init+0x250>
 8000b80:	230f      	movs	r3, #15
 8000b82:	18fb      	adds	r3, r7, r3
 8000b84:	781b      	ldrb	r3, [r3, #0]
 8000b86:	2b00      	cmp	r3, #0
 8000b88:	d000      	beq.n	8000b8c <HAL_ADC_Init+0x54>
 8000b8a:	e0fd      	b.n	8000d88 <HAL_ADC_Init+0x250>
      (tmp_hal_status == HAL_OK)                                &&
      (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)          )
 8000b8c:	687b      	ldr	r3, [r7, #4]
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	689b      	ldr	r3, [r3, #8]
 8000b92:	2204      	movs	r2, #4
 8000b94:	4013      	ands	r3, r2
      (tmp_hal_status == HAL_OK)                                &&
 8000b96:	d000      	beq.n	8000b9a <HAL_ADC_Init+0x62>
 8000b98:	e0f6      	b.n	8000d88 <HAL_ADC_Init+0x250>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8000b9a:	687b      	ldr	r3, [r7, #4]
 8000b9c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000b9e:	4a83      	ldr	r2, [pc, #524]	; (8000dac <HAL_ADC_Init+0x274>)
 8000ba0:	4013      	ands	r3, r2
 8000ba2:	2202      	movs	r2, #2
 8000ba4:	431a      	orrs	r2, r3
 8000ba6:	687b      	ldr	r3, [r7, #4]
 8000ba8:	639a      	str	r2, [r3, #56]	; 0x38
    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - ADC clock mode                                                      */
    /*  - ADC clock prescaler                                                 */
    /*  - ADC resolution                                                      */
    if (ADC_IS_ENABLE(hadc) == RESET)
 8000baa:	687b      	ldr	r3, [r7, #4]
 8000bac:	681b      	ldr	r3, [r3, #0]
 8000bae:	689b      	ldr	r3, [r3, #8]
 8000bb0:	2203      	movs	r2, #3
 8000bb2:	4013      	ands	r3, r2
 8000bb4:	2b01      	cmp	r3, #1
 8000bb6:	d112      	bne.n	8000bde <HAL_ADC_Init+0xa6>
 8000bb8:	687b      	ldr	r3, [r7, #4]
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	681b      	ldr	r3, [r3, #0]
 8000bbe:	2201      	movs	r2, #1
 8000bc0:	4013      	ands	r3, r2
 8000bc2:	2b01      	cmp	r3, #1
 8000bc4:	d009      	beq.n	8000bda <HAL_ADC_Init+0xa2>
 8000bc6:	687b      	ldr	r3, [r7, #4]
 8000bc8:	681b      	ldr	r3, [r3, #0]
 8000bca:	68da      	ldr	r2, [r3, #12]
 8000bcc:	2380      	movs	r3, #128	; 0x80
 8000bce:	021b      	lsls	r3, r3, #8
 8000bd0:	401a      	ands	r2, r3
 8000bd2:	2380      	movs	r3, #128	; 0x80
 8000bd4:	021b      	lsls	r3, r3, #8
 8000bd6:	429a      	cmp	r2, r3
 8000bd8:	d101      	bne.n	8000bde <HAL_ADC_Init+0xa6>
 8000bda:	2301      	movs	r3, #1
 8000bdc:	e000      	b.n	8000be0 <HAL_ADC_Init+0xa8>
 8000bde:	2300      	movs	r3, #0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d116      	bne.n	8000c12 <HAL_ADC_Init+0xda>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */
     
      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	68db      	ldr	r3, [r3, #12]
 8000bea:	2218      	movs	r2, #24
 8000bec:	4393      	bics	r3, r2
 8000bee:	0019      	movs	r1, r3
 8000bf0:	687b      	ldr	r3, [r7, #4]
 8000bf2:	689a      	ldr	r2, [r3, #8]
 8000bf4:	687b      	ldr	r3, [r7, #4]
 8000bf6:	681b      	ldr	r3, [r3, #0]
 8000bf8:	430a      	orrs	r2, r1
 8000bfa:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES        ,
                 hadc->Init.Resolution );
      
      /* Configuration of ADC clock mode: clock source AHB or HSI with        */
      /* selectable prescaler                                                 */
      MODIFY_REG(hadc->Instance->CFGR2    ,
 8000bfc:	687b      	ldr	r3, [r7, #4]
 8000bfe:	681b      	ldr	r3, [r3, #0]
 8000c00:	691b      	ldr	r3, [r3, #16]
 8000c02:	009b      	lsls	r3, r3, #2
 8000c04:	0899      	lsrs	r1, r3, #2
 8000c06:	687b      	ldr	r3, [r7, #4]
 8000c08:	685a      	ldr	r2, [r3, #4]
 8000c0a:	687b      	ldr	r3, [r7, #4]
 8000c0c:	681b      	ldr	r3, [r3, #0]
 8000c0e:	430a      	orrs	r2, r1
 8000c10:	611a      	str	r2, [r3, #16]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    hadc->Instance->CFGR1 &= ~( ADC_CFGR1_DISCEN  |
 8000c12:	687b      	ldr	r3, [r7, #4]
 8000c14:	681b      	ldr	r3, [r3, #0]
 8000c16:	68da      	ldr	r2, [r3, #12]
 8000c18:	687b      	ldr	r3, [r7, #4]
 8000c1a:	681b      	ldr	r3, [r3, #0]
 8000c1c:	4964      	ldr	r1, [pc, #400]	; (8000db0 <HAL_ADC_Init+0x278>)
 8000c1e:	400a      	ands	r2, r1
 8000c20:	60da      	str	r2, [r3, #12]
                                ADC_CFGR1_EXTEN   |
                                ADC_CFGR1_ALIGN   |
                                ADC_CFGR1_SCANDIR |
                                ADC_CFGR1_DMACFG   );

    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000c22:	687b      	ldr	r3, [r7, #4]
 8000c24:	7e1b      	ldrb	r3, [r3, #24]
 8000c26:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000c28:	687b      	ldr	r3, [r7, #4]
 8000c2a:	7e5b      	ldrb	r3, [r3, #25]
 8000c2c:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000c2e:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000c30:	687b      	ldr	r3, [r7, #4]
 8000c32:	7e9b      	ldrb	r3, [r3, #26]
 8000c34:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)     |
 8000c36:	431a      	orrs	r2, r3
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000c38:	687b      	ldr	r3, [r7, #4]
 8000c3a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8000c3c:	2b01      	cmp	r3, #1
 8000c3e:	d002      	beq.n	8000c46 <HAL_ADC_Init+0x10e>
 8000c40:	2380      	movs	r3, #128	; 0x80
 8000c42:	015b      	lsls	r3, r3, #5
 8000c44:	e000      	b.n	8000c48 <HAL_ADC_Init+0x110>
 8000c46:	2300      	movs	r3, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)    |
 8000c48:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                             |
 8000c4a:	687b      	ldr	r3, [r7, #4]
 8000c4c:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                            |
 8000c4e:	431a      	orrs	r2, r3
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000c50:	687b      	ldr	r3, [r7, #4]
 8000c52:	691b      	ldr	r3, [r3, #16]
 8000c54:	2b02      	cmp	r3, #2
 8000c56:	d101      	bne.n	8000c5c <HAL_ADC_Init+0x124>
 8000c58:	2304      	movs	r3, #4
 8000c5a:	e000      	b.n	8000c5e <HAL_ADC_Init+0x126>
 8000c5c:	2300      	movs	r3, #0
                 hadc->Init.DataAlign                                             |
 8000c5e:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests)  );
 8000c60:	687b      	ldr	r3, [r7, #4]
 8000c62:	2124      	movs	r1, #36	; 0x24
 8000c64:	5c5b      	ldrb	r3, [r3, r1]
 8000c66:	005b      	lsls	r3, r3, #1
                 ADC_SCANDIR(hadc->Init.ScanConvMode)                             |
 8000c68:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8000c6a:	68ba      	ldr	r2, [r7, #8]
 8000c6c:	4313      	orrs	r3, r2
 8000c6e:	60bb      	str	r3, [r7, #8]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8000c70:	687b      	ldr	r3, [r7, #4]
 8000c72:	7edb      	ldrb	r3, [r3, #27]
 8000c74:	2b01      	cmp	r3, #1
 8000c76:	d115      	bne.n	8000ca4 <HAL_ADC_Init+0x16c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 8000c78:	687b      	ldr	r3, [r7, #4]
 8000c7a:	7e9b      	ldrb	r3, [r3, #26]
 8000c7c:	2b00      	cmp	r3, #0
 8000c7e:	d105      	bne.n	8000c8c <HAL_ADC_Init+0x154>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8000c80:	68bb      	ldr	r3, [r7, #8]
 8000c82:	2280      	movs	r2, #128	; 0x80
 8000c84:	0252      	lsls	r2, r2, #9
 8000c86:	4313      	orrs	r3, r2
 8000c88:	60bb      	str	r3, [r7, #8]
 8000c8a:	e00b      	b.n	8000ca4 <HAL_ADC_Init+0x16c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000c8c:	687b      	ldr	r3, [r7, #4]
 8000c8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000c90:	2220      	movs	r2, #32
 8000c92:	431a      	orrs	r2, r3
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	639a      	str	r2, [r3, #56]	; 0x38
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000c98:	687b      	ldr	r3, [r7, #4]
 8000c9a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	431a      	orrs	r2, r3
 8000ca0:	687b      	ldr	r3, [r7, #4]
 8000ca2:	63da      	str	r2, [r3, #60]	; 0x3c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	69da      	ldr	r2, [r3, #28]
 8000ca8:	23c2      	movs	r3, #194	; 0xc2
 8000caa:	33ff      	adds	r3, #255	; 0xff
 8000cac:	429a      	cmp	r2, r3
 8000cae:	d007      	beq.n	8000cc0 <HAL_ADC_Init+0x188>
    {
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	69da      	ldr	r2, [r3, #28]
                    hadc->Init.ExternalTrigConvEdge );
 8000cb4:	687b      	ldr	r3, [r7, #4]
 8000cb6:	6a1b      	ldr	r3, [r3, #32]
      tmpCFGR1 |= ( hadc->Init.ExternalTrigConv    |
 8000cb8:	4313      	orrs	r3, r2
 8000cba:	68ba      	ldr	r2, [r7, #8]
 8000cbc:	4313      	orrs	r3, r2
 8000cbe:	60bb      	str	r3, [r7, #8]
    }
    
    /* Update ADC configuration register with previous settings */
    hadc->Instance->CFGR1 |= tmpCFGR1;
 8000cc0:	687b      	ldr	r3, [r7, #4]
 8000cc2:	681b      	ldr	r3, [r3, #0]
 8000cc4:	68d9      	ldr	r1, [r3, #12]
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	681b      	ldr	r3, [r3, #0]
 8000cca:	68ba      	ldr	r2, [r7, #8]
 8000ccc:	430a      	orrs	r2, r1
 8000cce:	60da      	str	r2, [r3, #12]
    /* Management of parameters "SamplingTimeCommon" and "SamplingTime"       */
    /* (obsolete): sampling time set in this function if parameter            */
    /*  "SamplingTimeCommon" has been set to a valid sampling time.           */
    /* Otherwise, sampling time is set into ADC channel initialization        */
    /* structure with parameter "SamplingTime" (obsolete).                    */
    if (IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000cd4:	2380      	movs	r3, #128	; 0x80
 8000cd6:	055b      	lsls	r3, r3, #21
 8000cd8:	429a      	cmp	r2, r3
 8000cda:	d01b      	beq.n	8000d14 <HAL_ADC_Init+0x1dc>
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ce0:	2b01      	cmp	r3, #1
 8000ce2:	d017      	beq.n	8000d14 <HAL_ADC_Init+0x1dc>
 8000ce4:	687b      	ldr	r3, [r7, #4]
 8000ce6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000ce8:	2b02      	cmp	r3, #2
 8000cea:	d013      	beq.n	8000d14 <HAL_ADC_Init+0x1dc>
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cf0:	2b03      	cmp	r3, #3
 8000cf2:	d00f      	beq.n	8000d14 <HAL_ADC_Init+0x1dc>
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000cf8:	2b04      	cmp	r3, #4
 8000cfa:	d00b      	beq.n	8000d14 <HAL_ADC_Init+0x1dc>
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d00:	2b05      	cmp	r3, #5
 8000d02:	d007      	beq.n	8000d14 <HAL_ADC_Init+0x1dc>
 8000d04:	687b      	ldr	r3, [r7, #4]
 8000d06:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d08:	2b06      	cmp	r3, #6
 8000d0a:	d003      	beq.n	8000d14 <HAL_ADC_Init+0x1dc>
 8000d0c:	687b      	ldr	r3, [r7, #4]
 8000d0e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d10:	2b07      	cmp	r3, #7
 8000d12:	d112      	bne.n	8000d3a <HAL_ADC_Init+0x202>
    {
      /* Channel sampling time configuration */
      /* Clear the old sample time */
      hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	681b      	ldr	r3, [r3, #0]
 8000d18:	695a      	ldr	r2, [r3, #20]
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	2107      	movs	r1, #7
 8000d20:	438a      	bics	r2, r1
 8000d22:	615a      	str	r2, [r3, #20]
      
      /* Set the new sample time */
      hadc->Instance->SMPR |= ADC_SMPR_SET(hadc->Init.SamplingTimeCommon);
 8000d24:	687b      	ldr	r3, [r7, #4]
 8000d26:	681b      	ldr	r3, [r3, #0]
 8000d28:	6959      	ldr	r1, [r3, #20]
 8000d2a:	687b      	ldr	r3, [r7, #4]
 8000d2c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000d2e:	2207      	movs	r2, #7
 8000d30:	401a      	ands	r2, r3
 8000d32:	687b      	ldr	r3, [r7, #4]
 8000d34:	681b      	ldr	r3, [r3, #0]
 8000d36:	430a      	orrs	r2, r1
 8000d38:	615a      	str	r2, [r3, #20]
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000d3a:	687b      	ldr	r3, [r7, #4]
 8000d3c:	681b      	ldr	r3, [r3, #0]
 8000d3e:	68db      	ldr	r3, [r3, #12]
 8000d40:	4a1c      	ldr	r2, [pc, #112]	; (8000db4 <HAL_ADC_Init+0x27c>)
 8000d42:	4013      	ands	r3, r2
 8000d44:	68ba      	ldr	r2, [r7, #8]
 8000d46:	429a      	cmp	r2, r3
 8000d48:	d10b      	bne.n	8000d62 <HAL_ADC_Init+0x22a>
         == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8000d4a:	687b      	ldr	r3, [r7, #4]
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	63da      	str	r2, [r3, #60]	; 0x3c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8000d50:	687b      	ldr	r3, [r7, #4]
 8000d52:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d54:	2203      	movs	r2, #3
 8000d56:	4393      	bics	r3, r2
 8000d58:	2201      	movs	r2, #1
 8000d5a:	431a      	orrs	r2, r3
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	639a      	str	r2, [r3, #56]	; 0x38
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000d60:	e01c      	b.n	8000d9c <HAL_ADC_Init+0x264>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8000d62:	687b      	ldr	r3, [r7, #4]
 8000d64:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d66:	2212      	movs	r2, #18
 8000d68:	4393      	bics	r3, r2
 8000d6a:	2210      	movs	r2, #16
 8000d6c:	431a      	orrs	r2, r3
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	639a      	str	r2, [r3, #56]	; 0x38
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8000d72:	687b      	ldr	r3, [r7, #4]
 8000d74:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8000d76:	2201      	movs	r2, #1
 8000d78:	431a      	orrs	r2, r3
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	63da      	str	r2, [r3, #60]	; 0x3c
      
      tmp_hal_status = HAL_ERROR;
 8000d7e:	230f      	movs	r3, #15
 8000d80:	18fb      	adds	r3, r7, r3
 8000d82:	2201      	movs	r2, #1
 8000d84:	701a      	strb	r2, [r3, #0]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWDCH | ADC_CFGR1_AWDEN | ADC_CFGR1_AWDSGL | ADC_CFGR1_RES))
 8000d86:	e009      	b.n	8000d9c <HAL_ADC_Init+0x264>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000d8c:	2210      	movs	r2, #16
 8000d8e:	431a      	orrs	r2, r3
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	639a      	str	r2, [r3, #56]	; 0x38
        
    tmp_hal_status = HAL_ERROR;
 8000d94:	230f      	movs	r3, #15
 8000d96:	18fb      	adds	r3, r7, r3
 8000d98:	2201      	movs	r2, #1
 8000d9a:	701a      	strb	r2, [r3, #0]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8000d9c:	230f      	movs	r3, #15
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	781b      	ldrb	r3, [r3, #0]
}
 8000da2:	0018      	movs	r0, r3
 8000da4:	46bd      	mov	sp, r7
 8000da6:	b004      	add	sp, #16
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	46c0      	nop			; (mov r8, r8)
 8000dac:	fffffefd 	.word	0xfffffefd
 8000db0:	fffe0219 	.word	0xfffe0219
 8000db4:	833fffe7 	.word	0x833fffe7

08000db8 <HAL_ADC_ConfigChannel>:
  * @param  hadc ADC handle
  * @param  sConfig Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 8000db8:	b580      	push	{r7, lr}
 8000dba:	b084      	sub	sp, #16
 8000dbc:	af00      	add	r7, sp, #0
 8000dbe:	6078      	str	r0, [r7, #4]
 8000dc0:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8000dc2:	230f      	movs	r3, #15
 8000dc4:	18fb      	adds	r3, r7, r3
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	701a      	strb	r2, [r3, #0]
  __IO uint32_t wait_loop_index = 0U;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_RANK(sConfig->Rank));
  
  if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000dce:	687b      	ldr	r3, [r7, #4]
 8000dd0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000dd2:	2380      	movs	r3, #128	; 0x80
 8000dd4:	055b      	lsls	r3, r3, #21
 8000dd6:	429a      	cmp	r2, r3
 8000dd8:	d011      	beq.n	8000dfe <HAL_ADC_ConfigChannel+0x46>
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dde:	2b01      	cmp	r3, #1
 8000de0:	d00d      	beq.n	8000dfe <HAL_ADC_ConfigChannel+0x46>
 8000de2:	687b      	ldr	r3, [r7, #4]
 8000de4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000de6:	2b02      	cmp	r3, #2
 8000de8:	d009      	beq.n	8000dfe <HAL_ADC_ConfigChannel+0x46>
 8000dea:	687b      	ldr	r3, [r7, #4]
 8000dec:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000dee:	2b03      	cmp	r3, #3
 8000df0:	d005      	beq.n	8000dfe <HAL_ADC_ConfigChannel+0x46>
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000df6:	2b04      	cmp	r3, #4
 8000df8:	d001      	beq.n	8000dfe <HAL_ADC_ConfigChannel+0x46>
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
  {
    assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  }
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	2234      	movs	r2, #52	; 0x34
 8000e02:	5c9b      	ldrb	r3, [r3, r2]
 8000e04:	2b01      	cmp	r3, #1
 8000e06:	d101      	bne.n	8000e0c <HAL_ADC_ConfigChannel+0x54>
 8000e08:	2302      	movs	r3, #2
 8000e0a:	e0d0      	b.n	8000fae <HAL_ADC_ConfigChannel+0x1f6>
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	2234      	movs	r2, #52	; 0x34
 8000e10:	2101      	movs	r1, #1
 8000e12:	5499      	strb	r1, [r3, r2]
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (ADC_IS_CONVERSION_ONGOING_REGULAR(hadc) == RESET)
 8000e14:	687b      	ldr	r3, [r7, #4]
 8000e16:	681b      	ldr	r3, [r3, #0]
 8000e18:	689b      	ldr	r3, [r3, #8]
 8000e1a:	2204      	movs	r2, #4
 8000e1c:	4013      	ands	r3, r2
 8000e1e:	d000      	beq.n	8000e22 <HAL_ADC_ConfigChannel+0x6a>
 8000e20:	e0b4      	b.n	8000f8c <HAL_ADC_ConfigChannel+0x1d4>
  {
    /* Configure channel: depending on rank setting, add it or remove it from */
    /* ADC conversion sequencer.                                              */
    if (sConfig->Rank != ADC_RANK_NONE)
 8000e22:	683b      	ldr	r3, [r7, #0]
 8000e24:	685b      	ldr	r3, [r3, #4]
 8000e26:	4a64      	ldr	r2, [pc, #400]	; (8000fb8 <HAL_ADC_ConfigChannel+0x200>)
 8000e28:	4293      	cmp	r3, r2
 8000e2a:	d100      	bne.n	8000e2e <HAL_ADC_ConfigChannel+0x76>
 8000e2c:	e082      	b.n	8000f34 <HAL_ADC_ConfigChannel+0x17c>
    {
      /* Regular sequence configuration */
      /* Set the channel selection register from the selected channel */
      hadc->Instance->CHSELR |= ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000e2e:	687b      	ldr	r3, [r7, #4]
 8000e30:	681b      	ldr	r3, [r3, #0]
 8000e32:	6a99      	ldr	r1, [r3, #40]	; 0x28
 8000e34:	683b      	ldr	r3, [r7, #0]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	2201      	movs	r2, #1
 8000e3a:	409a      	lsls	r2, r3
 8000e3c:	687b      	ldr	r3, [r7, #4]
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	430a      	orrs	r2, r1
 8000e42:	629a      	str	r2, [r3, #40]	; 0x28
      /* Channel sampling time configuration */
      /* Management of parameters "SamplingTimeCommon" and "SamplingTime"     */
      /* (obsolete): sampling time set in this function with                  */
      /* parameter "SamplingTime" (obsolete) only if not already set into     */
      /* ADC initialization structure with parameter "SamplingTimeCommon".    */
      if (! IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon))
 8000e44:	687b      	ldr	r3, [r7, #4]
 8000e46:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8000e48:	2380      	movs	r3, #128	; 0x80
 8000e4a:	055b      	lsls	r3, r3, #21
 8000e4c:	429a      	cmp	r2, r3
 8000e4e:	d037      	beq.n	8000ec0 <HAL_ADC_ConfigChannel+0x108>
 8000e50:	687b      	ldr	r3, [r7, #4]
 8000e52:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e54:	2b01      	cmp	r3, #1
 8000e56:	d033      	beq.n	8000ec0 <HAL_ADC_ConfigChannel+0x108>
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e5c:	2b02      	cmp	r3, #2
 8000e5e:	d02f      	beq.n	8000ec0 <HAL_ADC_ConfigChannel+0x108>
 8000e60:	687b      	ldr	r3, [r7, #4]
 8000e62:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e64:	2b03      	cmp	r3, #3
 8000e66:	d02b      	beq.n	8000ec0 <HAL_ADC_ConfigChannel+0x108>
 8000e68:	687b      	ldr	r3, [r7, #4]
 8000e6a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e6c:	2b04      	cmp	r3, #4
 8000e6e:	d027      	beq.n	8000ec0 <HAL_ADC_ConfigChannel+0x108>
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e74:	2b05      	cmp	r3, #5
 8000e76:	d023      	beq.n	8000ec0 <HAL_ADC_ConfigChannel+0x108>
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e7c:	2b06      	cmp	r3, #6
 8000e7e:	d01f      	beq.n	8000ec0 <HAL_ADC_ConfigChannel+0x108>
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8000e84:	2b07      	cmp	r3, #7
 8000e86:	d01b      	beq.n	8000ec0 <HAL_ADC_ConfigChannel+0x108>
      {
        /* Modify sampling time if needed (not needed in case of reoccurrence */
        /* for several channels programmed consecutively into the sequencer)  */
        if (sConfig->SamplingTime != ADC_GET_SAMPLINGTIME(hadc))
 8000e88:	683b      	ldr	r3, [r7, #0]
 8000e8a:	689a      	ldr	r2, [r3, #8]
 8000e8c:	687b      	ldr	r3, [r7, #4]
 8000e8e:	681b      	ldr	r3, [r3, #0]
 8000e90:	695b      	ldr	r3, [r3, #20]
 8000e92:	2107      	movs	r1, #7
 8000e94:	400b      	ands	r3, r1
 8000e96:	429a      	cmp	r2, r3
 8000e98:	d012      	beq.n	8000ec0 <HAL_ADC_ConfigChannel+0x108>
        {
          /* Channel sampling time configuration */
          /* Clear the old sample time */
          hadc->Instance->SMPR &= ~(ADC_SMPR_SMP);
 8000e9a:	687b      	ldr	r3, [r7, #4]
 8000e9c:	681b      	ldr	r3, [r3, #0]
 8000e9e:	695a      	ldr	r2, [r3, #20]
 8000ea0:	687b      	ldr	r3, [r7, #4]
 8000ea2:	681b      	ldr	r3, [r3, #0]
 8000ea4:	2107      	movs	r1, #7
 8000ea6:	438a      	bics	r2, r1
 8000ea8:	615a      	str	r2, [r3, #20]
          
          /* Set the new sample time */
          hadc->Instance->SMPR |= ADC_SMPR_SET(sConfig->SamplingTime);
 8000eaa:	687b      	ldr	r3, [r7, #4]
 8000eac:	681b      	ldr	r3, [r3, #0]
 8000eae:	6959      	ldr	r1, [r3, #20]
 8000eb0:	683b      	ldr	r3, [r7, #0]
 8000eb2:	689b      	ldr	r3, [r3, #8]
 8000eb4:	2207      	movs	r2, #7
 8000eb6:	401a      	ands	r2, r3
 8000eb8:	687b      	ldr	r3, [r7, #4]
 8000eba:	681b      	ldr	r3, [r3, #0]
 8000ebc:	430a      	orrs	r2, r1
 8000ebe:	615a      	str	r2, [r3, #20]
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000ec0:	683b      	ldr	r3, [r7, #0]
 8000ec2:	681b      	ldr	r3, [r3, #0]
 8000ec4:	2b10      	cmp	r3, #16
 8000ec6:	d007      	beq.n	8000ed8 <HAL_ADC_ConfigChannel+0x120>
 8000ec8:	683b      	ldr	r3, [r7, #0]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	2b11      	cmp	r3, #17
 8000ece:	d003      	beq.n	8000ed8 <HAL_ADC_ConfigChannel+0x120>
 8000ed0:	683b      	ldr	r3, [r7, #0]
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	2b12      	cmp	r3, #18
 8000ed6:	d163      	bne.n	8000fa0 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, enable Temp. sensor measurement path. */
        /* If Channel_17 is selected, enable VREFINT measurement path. */
        /* If Channel_18 is selected, enable VBAT measurement path. */
        ADC->CCR |= ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000ed8:	4b38      	ldr	r3, [pc, #224]	; (8000fbc <HAL_ADC_ConfigChannel+0x204>)
 8000eda:	6819      	ldr	r1, [r3, #0]
 8000edc:	683b      	ldr	r3, [r7, #0]
 8000ede:	681b      	ldr	r3, [r3, #0]
 8000ee0:	2b10      	cmp	r3, #16
 8000ee2:	d009      	beq.n	8000ef8 <HAL_ADC_ConfigChannel+0x140>
 8000ee4:	683b      	ldr	r3, [r7, #0]
 8000ee6:	681b      	ldr	r3, [r3, #0]
 8000ee8:	2b11      	cmp	r3, #17
 8000eea:	d102      	bne.n	8000ef2 <HAL_ADC_ConfigChannel+0x13a>
 8000eec:	2380      	movs	r3, #128	; 0x80
 8000eee:	03db      	lsls	r3, r3, #15
 8000ef0:	e004      	b.n	8000efc <HAL_ADC_ConfigChannel+0x144>
 8000ef2:	2380      	movs	r3, #128	; 0x80
 8000ef4:	045b      	lsls	r3, r3, #17
 8000ef6:	e001      	b.n	8000efc <HAL_ADC_ConfigChannel+0x144>
 8000ef8:	2380      	movs	r3, #128	; 0x80
 8000efa:	041b      	lsls	r3, r3, #16
 8000efc:	4a2f      	ldr	r2, [pc, #188]	; (8000fbc <HAL_ADC_ConfigChannel+0x204>)
 8000efe:	430b      	orrs	r3, r1
 8000f00:	6013      	str	r3, [r2, #0]
        
        /* If Temp. sensor is selected, wait for stabilization delay */
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8000f02:	683b      	ldr	r3, [r7, #0]
 8000f04:	681b      	ldr	r3, [r3, #0]
 8000f06:	2b10      	cmp	r3, #16
 8000f08:	d14a      	bne.n	8000fa0 <HAL_ADC_ConfigChannel+0x1e8>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8000f0a:	4b2d      	ldr	r3, [pc, #180]	; (8000fc0 <HAL_ADC_ConfigChannel+0x208>)
 8000f0c:	681b      	ldr	r3, [r3, #0]
 8000f0e:	492d      	ldr	r1, [pc, #180]	; (8000fc4 <HAL_ADC_ConfigChannel+0x20c>)
 8000f10:	0018      	movs	r0, r3
 8000f12:	f7ff f8f7 	bl	8000104 <__udivsi3>
 8000f16:	0003      	movs	r3, r0
 8000f18:	001a      	movs	r2, r3
 8000f1a:	0013      	movs	r3, r2
 8000f1c:	009b      	lsls	r3, r3, #2
 8000f1e:	189b      	adds	r3, r3, r2
 8000f20:	005b      	lsls	r3, r3, #1
 8000f22:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000f24:	e002      	b.n	8000f2c <HAL_ADC_ConfigChannel+0x174>
          {
            wait_loop_index--;
 8000f26:	68bb      	ldr	r3, [r7, #8]
 8000f28:	3b01      	subs	r3, #1
 8000f2a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8000f2c:	68bb      	ldr	r3, [r7, #8]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d1f9      	bne.n	8000f26 <HAL_ADC_ConfigChannel+0x16e>
 8000f32:	e035      	b.n	8000fa0 <HAL_ADC_ConfigChannel+0x1e8>
    }
    else
    {
      /* Regular sequence configuration */
      /* Reset the channel selection register from the selected channel */
      hadc->Instance->CHSELR &= ~ADC_CHSELR_CHANNEL(sConfig->Channel);
 8000f34:	687b      	ldr	r3, [r7, #4]
 8000f36:	681b      	ldr	r3, [r3, #0]
 8000f38:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8000f3a:	683b      	ldr	r3, [r7, #0]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	2101      	movs	r1, #1
 8000f40:	4099      	lsls	r1, r3
 8000f42:	000b      	movs	r3, r1
 8000f44:	43d9      	mvns	r1, r3
 8000f46:	687b      	ldr	r3, [r7, #4]
 8000f48:	681b      	ldr	r3, [r3, #0]
 8000f4a:	400a      	ands	r2, r1
 8000f4c:	629a      	str	r2, [r3, #40]	; 0x28
      
      /* Management of internal measurement channels: VrefInt/TempSensor/Vbat */
      /* internal measurement paths disable: If internal channel selected,    */
      /* disable dedicated internal buffers and path.                         */
      if(ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8000f4e:	683b      	ldr	r3, [r7, #0]
 8000f50:	681b      	ldr	r3, [r3, #0]
 8000f52:	2b10      	cmp	r3, #16
 8000f54:	d007      	beq.n	8000f66 <HAL_ADC_ConfigChannel+0x1ae>
 8000f56:	683b      	ldr	r3, [r7, #0]
 8000f58:	681b      	ldr	r3, [r3, #0]
 8000f5a:	2b11      	cmp	r3, #17
 8000f5c:	d003      	beq.n	8000f66 <HAL_ADC_ConfigChannel+0x1ae>
 8000f5e:	683b      	ldr	r3, [r7, #0]
 8000f60:	681b      	ldr	r3, [r3, #0]
 8000f62:	2b12      	cmp	r3, #18
 8000f64:	d11c      	bne.n	8000fa0 <HAL_ADC_ConfigChannel+0x1e8>
      {
        /* If Channel_16 is selected, disable Temp. sensor measurement path. */
        /* If Channel_17 is selected, disable VREFINT measurement path. */
        /* If Channel_18 is selected, disable VBAT measurement path. */
        ADC->CCR &= ~ADC_CHANNEL_INTERNAL_PATH(sConfig->Channel);
 8000f66:	4b15      	ldr	r3, [pc, #84]	; (8000fbc <HAL_ADC_ConfigChannel+0x204>)
 8000f68:	6819      	ldr	r1, [r3, #0]
 8000f6a:	683b      	ldr	r3, [r7, #0]
 8000f6c:	681b      	ldr	r3, [r3, #0]
 8000f6e:	2b10      	cmp	r3, #16
 8000f70:	d007      	beq.n	8000f82 <HAL_ADC_ConfigChannel+0x1ca>
 8000f72:	683b      	ldr	r3, [r7, #0]
 8000f74:	681b      	ldr	r3, [r3, #0]
 8000f76:	2b11      	cmp	r3, #17
 8000f78:	d101      	bne.n	8000f7e <HAL_ADC_ConfigChannel+0x1c6>
 8000f7a:	4b13      	ldr	r3, [pc, #76]	; (8000fc8 <HAL_ADC_ConfigChannel+0x210>)
 8000f7c:	e002      	b.n	8000f84 <HAL_ADC_ConfigChannel+0x1cc>
 8000f7e:	4b13      	ldr	r3, [pc, #76]	; (8000fcc <HAL_ADC_ConfigChannel+0x214>)
 8000f80:	e000      	b.n	8000f84 <HAL_ADC_ConfigChannel+0x1cc>
 8000f82:	4b13      	ldr	r3, [pc, #76]	; (8000fd0 <HAL_ADC_ConfigChannel+0x218>)
 8000f84:	4a0d      	ldr	r2, [pc, #52]	; (8000fbc <HAL_ADC_ConfigChannel+0x204>)
 8000f86:	400b      	ands	r3, r1
 8000f88:	6013      	str	r3, [r2, #0]
 8000f8a:	e009      	b.n	8000fa0 <HAL_ADC_ConfigChannel+0x1e8>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8000f8c:	687b      	ldr	r3, [r7, #4]
 8000f8e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000f90:	2220      	movs	r2, #32
 8000f92:	431a      	orrs	r2, r3
 8000f94:	687b      	ldr	r3, [r7, #4]
 8000f96:	639a      	str	r2, [r3, #56]	; 0x38
    
    tmp_hal_status = HAL_ERROR;
 8000f98:	230f      	movs	r3, #15
 8000f9a:	18fb      	adds	r3, r7, r3
 8000f9c:	2201      	movs	r2, #1
 8000f9e:	701a      	strb	r2, [r3, #0]
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8000fa0:	687b      	ldr	r3, [r7, #4]
 8000fa2:	2234      	movs	r2, #52	; 0x34
 8000fa4:	2100      	movs	r1, #0
 8000fa6:	5499      	strb	r1, [r3, r2]
  
  /* Return function status */
  return tmp_hal_status;
 8000fa8:	230f      	movs	r3, #15
 8000faa:	18fb      	adds	r3, r7, r3
 8000fac:	781b      	ldrb	r3, [r3, #0]
}
 8000fae:	0018      	movs	r0, r3
 8000fb0:	46bd      	mov	sp, r7
 8000fb2:	b004      	add	sp, #16
 8000fb4:	bd80      	pop	{r7, pc}
 8000fb6:	46c0      	nop			; (mov r8, r8)
 8000fb8:	00001001 	.word	0x00001001
 8000fbc:	40012708 	.word	0x40012708
 8000fc0:	20000000 	.word	0x20000000
 8000fc4:	000f4240 	.word	0x000f4240
 8000fc8:	ffbfffff 	.word	0xffbfffff
 8000fcc:	feffffff 	.word	0xfeffffff
 8000fd0:	ff7fffff 	.word	0xff7fffff

08000fd4 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000fd4:	b580      	push	{r7, lr}
 8000fd6:	b084      	sub	sp, #16
 8000fd8:	af00      	add	r7, sp, #0
 8000fda:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	2b00      	cmp	r3, #0
 8000fe0:	d101      	bne.n	8000fe6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000fe2:	2301      	movs	r3, #1
 8000fe4:	e0f0      	b.n	80011c8 <HAL_CAN_Init+0x1f4>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 8000fe6:	687b      	ldr	r3, [r7, #4]
 8000fe8:	2220      	movs	r2, #32
 8000fea:	5c9b      	ldrb	r3, [r3, r2]
 8000fec:	b2db      	uxtb	r3, r3
 8000fee:	2b00      	cmp	r3, #0
 8000ff0:	d103      	bne.n	8000ffa <HAL_CAN_Init+0x26>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	0018      	movs	r0, r3
 8000ff6:	f7ff fc07 	bl	8000808 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	681b      	ldr	r3, [r3, #0]
 8000ffe:	681a      	ldr	r2, [r3, #0]
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	681b      	ldr	r3, [r3, #0]
 8001004:	2101      	movs	r1, #1
 8001006:	430a      	orrs	r2, r1
 8001008:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 800100a:	f7ff fd8b 	bl	8000b24 <HAL_GetTick>
 800100e:	0003      	movs	r3, r0
 8001010:	60fb      	str	r3, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8001012:	e013      	b.n	800103c <HAL_CAN_Init+0x68>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001014:	f7ff fd86 	bl	8000b24 <HAL_GetTick>
 8001018:	0002      	movs	r2, r0
 800101a:	68fb      	ldr	r3, [r7, #12]
 800101c:	1ad3      	subs	r3, r2, r3
 800101e:	2b0a      	cmp	r3, #10
 8001020:	d90c      	bls.n	800103c <HAL_CAN_Init+0x68>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001026:	2280      	movs	r2, #128	; 0x80
 8001028:	0292      	lsls	r2, r2, #10
 800102a:	431a      	orrs	r2, r3
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8001030:	687b      	ldr	r3, [r7, #4]
 8001032:	2220      	movs	r2, #32
 8001034:	2105      	movs	r1, #5
 8001036:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001038:	2301      	movs	r3, #1
 800103a:	e0c5      	b.n	80011c8 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800103c:	687b      	ldr	r3, [r7, #4]
 800103e:	681b      	ldr	r3, [r3, #0]
 8001040:	685b      	ldr	r3, [r3, #4]
 8001042:	2201      	movs	r2, #1
 8001044:	4013      	ands	r3, r2
 8001046:	d0e5      	beq.n	8001014 <HAL_CAN_Init+0x40>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 8001048:	687b      	ldr	r3, [r7, #4]
 800104a:	681b      	ldr	r3, [r3, #0]
 800104c:	681a      	ldr	r2, [r3, #0]
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	681b      	ldr	r3, [r3, #0]
 8001052:	2102      	movs	r1, #2
 8001054:	438a      	bics	r2, r1
 8001056:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001058:	f7ff fd64 	bl	8000b24 <HAL_GetTick>
 800105c:	0003      	movs	r3, r0
 800105e:	60fb      	str	r3, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8001060:	e013      	b.n	800108a <HAL_CAN_Init+0xb6>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8001062:	f7ff fd5f 	bl	8000b24 <HAL_GetTick>
 8001066:	0002      	movs	r2, r0
 8001068:	68fb      	ldr	r3, [r7, #12]
 800106a:	1ad3      	subs	r3, r2, r3
 800106c:	2b0a      	cmp	r3, #10
 800106e:	d90c      	bls.n	800108a <HAL_CAN_Init+0xb6>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8001070:	687b      	ldr	r3, [r7, #4]
 8001072:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001074:	2280      	movs	r2, #128	; 0x80
 8001076:	0292      	lsls	r2, r2, #10
 8001078:	431a      	orrs	r2, r3
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	2220      	movs	r2, #32
 8001082:	2105      	movs	r1, #5
 8001084:	5499      	strb	r1, [r3, r2]

      return HAL_ERROR;
 8001086:	2301      	movs	r3, #1
 8001088:	e09e      	b.n	80011c8 <HAL_CAN_Init+0x1f4>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	681b      	ldr	r3, [r3, #0]
 800108e:	685b      	ldr	r3, [r3, #4]
 8001090:	2202      	movs	r2, #2
 8001092:	4013      	ands	r3, r2
 8001094:	d1e5      	bne.n	8001062 <HAL_CAN_Init+0x8e>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	7e1b      	ldrb	r3, [r3, #24]
 800109a:	2b01      	cmp	r3, #1
 800109c:	d108      	bne.n	80010b0 <HAL_CAN_Init+0xdc>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800109e:	687b      	ldr	r3, [r7, #4]
 80010a0:	681b      	ldr	r3, [r3, #0]
 80010a2:	681a      	ldr	r2, [r3, #0]
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	681b      	ldr	r3, [r3, #0]
 80010a8:	2180      	movs	r1, #128	; 0x80
 80010aa:	430a      	orrs	r2, r1
 80010ac:	601a      	str	r2, [r3, #0]
 80010ae:	e007      	b.n	80010c0 <HAL_CAN_Init+0xec>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 80010b0:	687b      	ldr	r3, [r7, #4]
 80010b2:	681b      	ldr	r3, [r3, #0]
 80010b4:	681a      	ldr	r2, [r3, #0]
 80010b6:	687b      	ldr	r3, [r7, #4]
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	2180      	movs	r1, #128	; 0x80
 80010bc:	438a      	bics	r2, r1
 80010be:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 80010c0:	687b      	ldr	r3, [r7, #4]
 80010c2:	7e5b      	ldrb	r3, [r3, #25]
 80010c4:	2b01      	cmp	r3, #1
 80010c6:	d108      	bne.n	80010da <HAL_CAN_Init+0x106>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	681b      	ldr	r3, [r3, #0]
 80010cc:	681a      	ldr	r2, [r3, #0]
 80010ce:	687b      	ldr	r3, [r7, #4]
 80010d0:	681b      	ldr	r3, [r3, #0]
 80010d2:	2140      	movs	r1, #64	; 0x40
 80010d4:	430a      	orrs	r2, r1
 80010d6:	601a      	str	r2, [r3, #0]
 80010d8:	e007      	b.n	80010ea <HAL_CAN_Init+0x116>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 80010da:	687b      	ldr	r3, [r7, #4]
 80010dc:	681b      	ldr	r3, [r3, #0]
 80010de:	681a      	ldr	r2, [r3, #0]
 80010e0:	687b      	ldr	r3, [r7, #4]
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	2140      	movs	r1, #64	; 0x40
 80010e6:	438a      	bics	r2, r1
 80010e8:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	7e9b      	ldrb	r3, [r3, #26]
 80010ee:	2b01      	cmp	r3, #1
 80010f0:	d108      	bne.n	8001104 <HAL_CAN_Init+0x130>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	681b      	ldr	r3, [r3, #0]
 80010f6:	681a      	ldr	r2, [r3, #0]
 80010f8:	687b      	ldr	r3, [r7, #4]
 80010fa:	681b      	ldr	r3, [r3, #0]
 80010fc:	2120      	movs	r1, #32
 80010fe:	430a      	orrs	r2, r1
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	e007      	b.n	8001114 <HAL_CAN_Init+0x140>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	681b      	ldr	r3, [r3, #0]
 8001108:	681a      	ldr	r2, [r3, #0]
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	2120      	movs	r1, #32
 8001110:	438a      	bics	r2, r1
 8001112:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 8001114:	687b      	ldr	r3, [r7, #4]
 8001116:	7edb      	ldrb	r3, [r3, #27]
 8001118:	2b01      	cmp	r3, #1
 800111a:	d108      	bne.n	800112e <HAL_CAN_Init+0x15a>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800111c:	687b      	ldr	r3, [r7, #4]
 800111e:	681b      	ldr	r3, [r3, #0]
 8001120:	681a      	ldr	r2, [r3, #0]
 8001122:	687b      	ldr	r3, [r7, #4]
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	2110      	movs	r1, #16
 8001128:	438a      	bics	r2, r1
 800112a:	601a      	str	r2, [r3, #0]
 800112c:	e007      	b.n	800113e <HAL_CAN_Init+0x16a>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	681b      	ldr	r3, [r3, #0]
 8001132:	681a      	ldr	r2, [r3, #0]
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	2110      	movs	r1, #16
 800113a:	430a      	orrs	r2, r1
 800113c:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	7f1b      	ldrb	r3, [r3, #28]
 8001142:	2b01      	cmp	r3, #1
 8001144:	d108      	bne.n	8001158 <HAL_CAN_Init+0x184>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001146:	687b      	ldr	r3, [r7, #4]
 8001148:	681b      	ldr	r3, [r3, #0]
 800114a:	681a      	ldr	r2, [r3, #0]
 800114c:	687b      	ldr	r3, [r7, #4]
 800114e:	681b      	ldr	r3, [r3, #0]
 8001150:	2108      	movs	r1, #8
 8001152:	430a      	orrs	r2, r1
 8001154:	601a      	str	r2, [r3, #0]
 8001156:	e007      	b.n	8001168 <HAL_CAN_Init+0x194>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8001158:	687b      	ldr	r3, [r7, #4]
 800115a:	681b      	ldr	r3, [r3, #0]
 800115c:	681a      	ldr	r2, [r3, #0]
 800115e:	687b      	ldr	r3, [r7, #4]
 8001160:	681b      	ldr	r3, [r3, #0]
 8001162:	2108      	movs	r1, #8
 8001164:	438a      	bics	r2, r1
 8001166:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	7f5b      	ldrb	r3, [r3, #29]
 800116c:	2b01      	cmp	r3, #1
 800116e:	d108      	bne.n	8001182 <HAL_CAN_Init+0x1ae>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	681a      	ldr	r2, [r3, #0]
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	681b      	ldr	r3, [r3, #0]
 800117a:	2104      	movs	r1, #4
 800117c:	430a      	orrs	r2, r1
 800117e:	601a      	str	r2, [r3, #0]
 8001180:	e007      	b.n	8001192 <HAL_CAN_Init+0x1be>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	681b      	ldr	r3, [r3, #0]
 8001186:	681a      	ldr	r2, [r3, #0]
 8001188:	687b      	ldr	r3, [r7, #4]
 800118a:	681b      	ldr	r3, [r3, #0]
 800118c:	2104      	movs	r1, #4
 800118e:	438a      	bics	r2, r1
 8001190:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8001192:	687b      	ldr	r3, [r7, #4]
 8001194:	689a      	ldr	r2, [r3, #8]
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	68db      	ldr	r3, [r3, #12]
 800119a:	431a      	orrs	r2, r3
 800119c:	687b      	ldr	r3, [r7, #4]
 800119e:	691b      	ldr	r3, [r3, #16]
 80011a0:	431a      	orrs	r2, r3
 80011a2:	687b      	ldr	r3, [r7, #4]
 80011a4:	695b      	ldr	r3, [r3, #20]
 80011a6:	431a      	orrs	r2, r3
 80011a8:	0011      	movs	r1, r2
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	685b      	ldr	r3, [r3, #4]
 80011ae:	1e5a      	subs	r2, r3, #1
 80011b0:	687b      	ldr	r3, [r7, #4]
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	430a      	orrs	r2, r1
 80011b6:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	2200      	movs	r2, #0
 80011bc:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 80011be:	687b      	ldr	r3, [r7, #4]
 80011c0:	2220      	movs	r2, #32
 80011c2:	2101      	movs	r1, #1
 80011c4:	5499      	strb	r1, [r3, r2]

  /* Return function status */
  return HAL_OK;
 80011c6:	2300      	movs	r3, #0
}
 80011c8:	0018      	movs	r0, r3
 80011ca:	46bd      	mov	sp, r7
 80011cc:	b004      	add	sp, #16
 80011ce:	bd80      	pop	{r7, pc}

080011d0 <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	b086      	sub	sp, #24
 80011d4:	af00      	add	r7, sp, #0
 80011d6:	6078      	str	r0, [r7, #4]
 80011d8:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	681b      	ldr	r3, [r3, #0]
 80011de:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 80011e0:	2013      	movs	r0, #19
 80011e2:	183b      	adds	r3, r7, r0
 80011e4:	687a      	ldr	r2, [r7, #4]
 80011e6:	2120      	movs	r1, #32
 80011e8:	5c52      	ldrb	r2, [r2, r1]
 80011ea:	701a      	strb	r2, [r3, #0]

  if ((state == HAL_CAN_STATE_READY) ||
 80011ec:	0002      	movs	r2, r0
 80011ee:	18bb      	adds	r3, r7, r2
 80011f0:	781b      	ldrb	r3, [r3, #0]
 80011f2:	2b01      	cmp	r3, #1
 80011f4:	d004      	beq.n	8001200 <HAL_CAN_ConfigFilter+0x30>
 80011f6:	18bb      	adds	r3, r7, r2
 80011f8:	781b      	ldrb	r3, [r3, #0]
 80011fa:	2b02      	cmp	r3, #2
 80011fc:	d000      	beq.n	8001200 <HAL_CAN_ConfigFilter+0x30>
 80011fe:	e0cd      	b.n	800139c <HAL_CAN_ConfigFilter+0x1cc>

    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001200:	697a      	ldr	r2, [r7, #20]
 8001202:	2380      	movs	r3, #128	; 0x80
 8001204:	009b      	lsls	r3, r3, #2
 8001206:	58d3      	ldr	r3, [r2, r3]
 8001208:	2201      	movs	r2, #1
 800120a:	431a      	orrs	r2, r3
 800120c:	0011      	movs	r1, r2
 800120e:	697a      	ldr	r2, [r7, #20]
 8001210:	2380      	movs	r3, #128	; 0x80
 8001212:	009b      	lsls	r3, r3, #2
 8001214:	50d1      	str	r1, [r2, r3]

    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 8001216:	683b      	ldr	r3, [r7, #0]
 8001218:	695b      	ldr	r3, [r3, #20]
 800121a:	221f      	movs	r2, #31
 800121c:	4013      	ands	r3, r2
 800121e:	2201      	movs	r2, #1
 8001220:	409a      	lsls	r2, r3
 8001222:	0013      	movs	r3, r2
 8001224:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 8001226:	697a      	ldr	r2, [r7, #20]
 8001228:	2387      	movs	r3, #135	; 0x87
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	58d3      	ldr	r3, [r2, r3]
 800122e:	68fa      	ldr	r2, [r7, #12]
 8001230:	43d2      	mvns	r2, r2
 8001232:	401a      	ands	r2, r3
 8001234:	0011      	movs	r1, r2
 8001236:	697a      	ldr	r2, [r7, #20]
 8001238:	2387      	movs	r3, #135	; 0x87
 800123a:	009b      	lsls	r3, r3, #2
 800123c:	50d1      	str	r1, [r2, r3]

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 800123e:	683b      	ldr	r3, [r7, #0]
 8001240:	69db      	ldr	r3, [r3, #28]
 8001242:	2b00      	cmp	r3, #0
 8001244:	d129      	bne.n	800129a <HAL_CAN_ConfigFilter+0xca>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8001246:	697a      	ldr	r2, [r7, #20]
 8001248:	2383      	movs	r3, #131	; 0x83
 800124a:	009b      	lsls	r3, r3, #2
 800124c:	58d3      	ldr	r3, [r2, r3]
 800124e:	68fa      	ldr	r2, [r7, #12]
 8001250:	43d2      	mvns	r2, r2
 8001252:	401a      	ands	r2, r3
 8001254:	0011      	movs	r1, r2
 8001256:	697a      	ldr	r2, [r7, #20]
 8001258:	2383      	movs	r3, #131	; 0x83
 800125a:	009b      	lsls	r3, r3, #2
 800125c:	50d1      	str	r1, [r2, r3]

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 800125e:	683b      	ldr	r3, [r7, #0]
 8001260:	68db      	ldr	r3, [r3, #12]
 8001262:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8001264:	683b      	ldr	r3, [r7, #0]
 8001266:	685b      	ldr	r3, [r3, #4]
 8001268:	041b      	lsls	r3, r3, #16
 800126a:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 800126c:	683b      	ldr	r3, [r7, #0]
 800126e:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8001270:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8001272:	697b      	ldr	r3, [r7, #20]
 8001274:	3248      	adds	r2, #72	; 0x48
 8001276:	00d2      	lsls	r2, r2, #3
 8001278:	50d1      	str	r1, [r2, r3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800127a:	683b      	ldr	r3, [r7, #0]
 800127c:	689b      	ldr	r3, [r3, #8]
 800127e:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8001280:	683b      	ldr	r3, [r7, #0]
 8001282:	681b      	ldr	r3, [r3, #0]
 8001284:	041b      	lsls	r3, r3, #16
 8001286:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8001288:	683b      	ldr	r3, [r7, #0]
 800128a:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 800128c:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 800128e:	6979      	ldr	r1, [r7, #20]
 8001290:	3348      	adds	r3, #72	; 0x48
 8001292:	00db      	lsls	r3, r3, #3
 8001294:	18cb      	adds	r3, r1, r3
 8001296:	3304      	adds	r3, #4
 8001298:	601a      	str	r2, [r3, #0]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 800129a:	683b      	ldr	r3, [r7, #0]
 800129c:	69db      	ldr	r3, [r3, #28]
 800129e:	2b01      	cmp	r3, #1
 80012a0:	d128      	bne.n	80012f4 <HAL_CAN_ConfigFilter+0x124>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 80012a2:	697a      	ldr	r2, [r7, #20]
 80012a4:	2383      	movs	r3, #131	; 0x83
 80012a6:	009b      	lsls	r3, r3, #2
 80012a8:	58d2      	ldr	r2, [r2, r3]
 80012aa:	68fb      	ldr	r3, [r7, #12]
 80012ac:	431a      	orrs	r2, r3
 80012ae:	0011      	movs	r1, r2
 80012b0:	697a      	ldr	r2, [r7, #20]
 80012b2:	2383      	movs	r3, #131	; 0x83
 80012b4:	009b      	lsls	r3, r3, #2
 80012b6:	50d1      	str	r1, [r2, r3]

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80012b8:	683b      	ldr	r3, [r7, #0]
 80012ba:	681b      	ldr	r3, [r3, #0]
 80012bc:	0418      	lsls	r0, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 80012be:	683b      	ldr	r3, [r7, #0]
 80012c0:	685b      	ldr	r3, [r3, #4]
 80012c2:	041b      	lsls	r3, r3, #16
 80012c4:	0c19      	lsrs	r1, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80012c6:	683b      	ldr	r3, [r7, #0]
 80012c8:	695a      	ldr	r2, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 80012ca:	4301      	orrs	r1, r0
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 80012cc:	697b      	ldr	r3, [r7, #20]
 80012ce:	3248      	adds	r2, #72	; 0x48
 80012d0:	00d2      	lsls	r2, r2, #3
 80012d2:	50d1      	str	r1, [r2, r3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80012d4:	683b      	ldr	r3, [r7, #0]
 80012d6:	689b      	ldr	r3, [r3, #8]
 80012d8:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 80012da:	683b      	ldr	r3, [r7, #0]
 80012dc:	68db      	ldr	r3, [r3, #12]
 80012de:	041b      	lsls	r3, r3, #16
 80012e0:	0c1a      	lsrs	r2, r3, #16
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80012e2:	683b      	ldr	r3, [r7, #0]
 80012e4:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 80012e6:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 80012e8:	6979      	ldr	r1, [r7, #20]
 80012ea:	3348      	adds	r3, #72	; 0x48
 80012ec:	00db      	lsls	r3, r3, #3
 80012ee:	18cb      	adds	r3, r1, r3
 80012f0:	3304      	adds	r3, #4
 80012f2:	601a      	str	r2, [r3, #0]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	699b      	ldr	r3, [r3, #24]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d10c      	bne.n	8001316 <HAL_CAN_ConfigFilter+0x146>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 80012fc:	697a      	ldr	r2, [r7, #20]
 80012fe:	2381      	movs	r3, #129	; 0x81
 8001300:	009b      	lsls	r3, r3, #2
 8001302:	58d3      	ldr	r3, [r2, r3]
 8001304:	68fa      	ldr	r2, [r7, #12]
 8001306:	43d2      	mvns	r2, r2
 8001308:	401a      	ands	r2, r3
 800130a:	0011      	movs	r1, r2
 800130c:	697a      	ldr	r2, [r7, #20]
 800130e:	2381      	movs	r3, #129	; 0x81
 8001310:	009b      	lsls	r3, r3, #2
 8001312:	50d1      	str	r1, [r2, r3]
 8001314:	e00a      	b.n	800132c <HAL_CAN_ConfigFilter+0x15c>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8001316:	697a      	ldr	r2, [r7, #20]
 8001318:	2381      	movs	r3, #129	; 0x81
 800131a:	009b      	lsls	r3, r3, #2
 800131c:	58d2      	ldr	r2, [r2, r3]
 800131e:	68fb      	ldr	r3, [r7, #12]
 8001320:	431a      	orrs	r2, r3
 8001322:	0011      	movs	r1, r2
 8001324:	697a      	ldr	r2, [r7, #20]
 8001326:	2381      	movs	r3, #129	; 0x81
 8001328:	009b      	lsls	r3, r3, #2
 800132a:	50d1      	str	r1, [r2, r3]
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 800132c:	683b      	ldr	r3, [r7, #0]
 800132e:	691b      	ldr	r3, [r3, #16]
 8001330:	2b00      	cmp	r3, #0
 8001332:	d10c      	bne.n	800134e <HAL_CAN_ConfigFilter+0x17e>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8001334:	697a      	ldr	r2, [r7, #20]
 8001336:	2385      	movs	r3, #133	; 0x85
 8001338:	009b      	lsls	r3, r3, #2
 800133a:	58d3      	ldr	r3, [r2, r3]
 800133c:	68fa      	ldr	r2, [r7, #12]
 800133e:	43d2      	mvns	r2, r2
 8001340:	401a      	ands	r2, r3
 8001342:	0011      	movs	r1, r2
 8001344:	697a      	ldr	r2, [r7, #20]
 8001346:	2385      	movs	r3, #133	; 0x85
 8001348:	009b      	lsls	r3, r3, #2
 800134a:	50d1      	str	r1, [r2, r3]
 800134c:	e00a      	b.n	8001364 <HAL_CAN_ConfigFilter+0x194>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 800134e:	697a      	ldr	r2, [r7, #20]
 8001350:	2385      	movs	r3, #133	; 0x85
 8001352:	009b      	lsls	r3, r3, #2
 8001354:	58d2      	ldr	r2, [r2, r3]
 8001356:	68fb      	ldr	r3, [r7, #12]
 8001358:	431a      	orrs	r2, r3
 800135a:	0011      	movs	r1, r2
 800135c:	697a      	ldr	r2, [r7, #20]
 800135e:	2385      	movs	r3, #133	; 0x85
 8001360:	009b      	lsls	r3, r3, #2
 8001362:	50d1      	str	r1, [r2, r3]
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8001364:	683b      	ldr	r3, [r7, #0]
 8001366:	6a1b      	ldr	r3, [r3, #32]
 8001368:	2b01      	cmp	r3, #1
 800136a:	d10a      	bne.n	8001382 <HAL_CAN_ConfigFilter+0x1b2>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 800136c:	697a      	ldr	r2, [r7, #20]
 800136e:	2387      	movs	r3, #135	; 0x87
 8001370:	009b      	lsls	r3, r3, #2
 8001372:	58d2      	ldr	r2, [r2, r3]
 8001374:	68fb      	ldr	r3, [r7, #12]
 8001376:	431a      	orrs	r2, r3
 8001378:	0011      	movs	r1, r2
 800137a:	697a      	ldr	r2, [r7, #20]
 800137c:	2387      	movs	r3, #135	; 0x87
 800137e:	009b      	lsls	r3, r3, #2
 8001380:	50d1      	str	r1, [r2, r3]
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8001382:	697a      	ldr	r2, [r7, #20]
 8001384:	2380      	movs	r3, #128	; 0x80
 8001386:	009b      	lsls	r3, r3, #2
 8001388:	58d3      	ldr	r3, [r2, r3]
 800138a:	2201      	movs	r2, #1
 800138c:	4393      	bics	r3, r2
 800138e:	0019      	movs	r1, r3
 8001390:	697a      	ldr	r2, [r7, #20]
 8001392:	2380      	movs	r3, #128	; 0x80
 8001394:	009b      	lsls	r3, r3, #2
 8001396:	50d1      	str	r1, [r2, r3]

    /* Return function status */
    return HAL_OK;
 8001398:	2300      	movs	r3, #0
 800139a:	e007      	b.n	80013ac <HAL_CAN_ConfigFilter+0x1dc>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013a0:	2280      	movs	r2, #128	; 0x80
 80013a2:	02d2      	lsls	r2, r2, #11
 80013a4:	431a      	orrs	r2, r3
 80013a6:	687b      	ldr	r3, [r7, #4]
 80013a8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80013aa:	2301      	movs	r3, #1
  }
}
 80013ac:	0018      	movs	r0, r3
 80013ae:	46bd      	mov	sp, r7
 80013b0:	b006      	add	sp, #24
 80013b2:	bd80      	pop	{r7, pc}

080013b4 <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b084      	sub	sp, #16
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	2220      	movs	r2, #32
 80013c0:	5c9b      	ldrb	r3, [r3, r2]
 80013c2:	b2db      	uxtb	r3, r3
 80013c4:	2b01      	cmp	r3, #1
 80013c6:	d12f      	bne.n	8001428 <HAL_CAN_Start+0x74>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 80013c8:	687b      	ldr	r3, [r7, #4]
 80013ca:	2220      	movs	r2, #32
 80013cc:	2102      	movs	r1, #2
 80013ce:	5499      	strb	r1, [r3, r2]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	681b      	ldr	r3, [r3, #0]
 80013d4:	681a      	ldr	r2, [r3, #0]
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	681b      	ldr	r3, [r3, #0]
 80013da:	2101      	movs	r1, #1
 80013dc:	438a      	bics	r2, r1
 80013de:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 80013e0:	f7ff fba0 	bl	8000b24 <HAL_GetTick>
 80013e4:	0003      	movs	r3, r0
 80013e6:	60fb      	str	r3, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 80013e8:	e013      	b.n	8001412 <HAL_CAN_Start+0x5e>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80013ea:	f7ff fb9b 	bl	8000b24 <HAL_GetTick>
 80013ee:	0002      	movs	r2, r0
 80013f0:	68fb      	ldr	r3, [r7, #12]
 80013f2:	1ad3      	subs	r3, r2, r3
 80013f4:	2b0a      	cmp	r3, #10
 80013f6:	d90c      	bls.n	8001412 <HAL_CAN_Start+0x5e>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80013f8:	687b      	ldr	r3, [r7, #4]
 80013fa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80013fc:	2280      	movs	r2, #128	; 0x80
 80013fe:	0292      	lsls	r2, r2, #10
 8001400:	431a      	orrs	r2, r3
 8001402:	687b      	ldr	r3, [r7, #4]
 8001404:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8001406:	687b      	ldr	r3, [r7, #4]
 8001408:	2220      	movs	r2, #32
 800140a:	2105      	movs	r1, #5
 800140c:	5499      	strb	r1, [r3, r2]

        return HAL_ERROR;
 800140e:	2301      	movs	r3, #1
 8001410:	e012      	b.n	8001438 <HAL_CAN_Start+0x84>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8001412:	687b      	ldr	r3, [r7, #4]
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	685b      	ldr	r3, [r3, #4]
 8001418:	2201      	movs	r2, #1
 800141a:	4013      	ands	r3, r2
 800141c:	d1e5      	bne.n	80013ea <HAL_CAN_Start+0x36>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	2200      	movs	r2, #0
 8001422:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8001424:	2300      	movs	r3, #0
 8001426:	e007      	b.n	8001438 <HAL_CAN_Start+0x84>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8001428:	687b      	ldr	r3, [r7, #4]
 800142a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800142c:	2280      	movs	r2, #128	; 0x80
 800142e:	0312      	lsls	r2, r2, #12
 8001430:	431a      	orrs	r2, r3
 8001432:	687b      	ldr	r3, [r7, #4]
 8001434:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8001436:	2301      	movs	r3, #1
  }
}
 8001438:	0018      	movs	r0, r3
 800143a:	46bd      	mov	sp, r7
 800143c:	b004      	add	sp, #16
 800143e:	bd80      	pop	{r7, pc}

08001440 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b088      	sub	sp, #32
 8001444:	af00      	add	r7, sp, #0
 8001446:	60f8      	str	r0, [r7, #12]
 8001448:	60b9      	str	r1, [r7, #8]
 800144a:	607a      	str	r2, [r7, #4]
 800144c:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 800144e:	201f      	movs	r0, #31
 8001450:	183b      	adds	r3, r7, r0
 8001452:	68fa      	ldr	r2, [r7, #12]
 8001454:	2120      	movs	r1, #32
 8001456:	5c52      	ldrb	r2, [r2, r1]
 8001458:	701a      	strb	r2, [r3, #0]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 800145a:	68fb      	ldr	r3, [r7, #12]
 800145c:	681b      	ldr	r3, [r3, #0]
 800145e:	689b      	ldr	r3, [r3, #8]
 8001460:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8001462:	183b      	adds	r3, r7, r0
 8001464:	781b      	ldrb	r3, [r3, #0]
 8001466:	2b01      	cmp	r3, #1
 8001468:	d004      	beq.n	8001474 <HAL_CAN_AddTxMessage+0x34>
 800146a:	183b      	adds	r3, r7, r0
 800146c:	781b      	ldrb	r3, [r3, #0]
 800146e:	2b02      	cmp	r3, #2
 8001470:	d000      	beq.n	8001474 <HAL_CAN_AddTxMessage+0x34>
 8001472:	e0b7      	b.n	80015e4 <HAL_CAN_AddTxMessage+0x1a4>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001474:	69ba      	ldr	r2, [r7, #24]
 8001476:	2380      	movs	r3, #128	; 0x80
 8001478:	04db      	lsls	r3, r3, #19
 800147a:	4013      	ands	r3, r2
 800147c:	d10a      	bne.n	8001494 <HAL_CAN_AddTxMessage+0x54>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 800147e:	69ba      	ldr	r2, [r7, #24]
 8001480:	2380      	movs	r3, #128	; 0x80
 8001482:	051b      	lsls	r3, r3, #20
 8001484:	4013      	ands	r3, r2
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8001486:	d105      	bne.n	8001494 <HAL_CAN_AddTxMessage+0x54>
        ((tsr & CAN_TSR_TME2) != 0U))
 8001488:	69ba      	ldr	r2, [r7, #24]
 800148a:	2380      	movs	r3, #128	; 0x80
 800148c:	055b      	lsls	r3, r3, #21
 800148e:	4013      	ands	r3, r2
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8001490:	d100      	bne.n	8001494 <HAL_CAN_AddTxMessage+0x54>
 8001492:	e09e      	b.n	80015d2 <HAL_CAN_AddTxMessage+0x192>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8001494:	69bb      	ldr	r3, [r7, #24]
 8001496:	0e1b      	lsrs	r3, r3, #24
 8001498:	2203      	movs	r2, #3
 800149a:	4013      	ands	r3, r2
 800149c:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 800149e:	697b      	ldr	r3, [r7, #20]
 80014a0:	2b02      	cmp	r3, #2
 80014a2:	d908      	bls.n	80014b6 <HAL_CAN_AddTxMessage+0x76>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 80014a4:	68fb      	ldr	r3, [r7, #12]
 80014a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80014a8:	2280      	movs	r2, #128	; 0x80
 80014aa:	0412      	lsls	r2, r2, #16
 80014ac:	431a      	orrs	r2, r3
 80014ae:	68fb      	ldr	r3, [r7, #12]
 80014b0:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 80014b2:	2301      	movs	r3, #1
 80014b4:	e09e      	b.n	80015f4 <HAL_CAN_AddTxMessage+0x1b4>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 80014b6:	2201      	movs	r2, #1
 80014b8:	697b      	ldr	r3, [r7, #20]
 80014ba:	409a      	lsls	r2, r3
 80014bc:	683b      	ldr	r3, [r7, #0]
 80014be:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 80014c0:	68bb      	ldr	r3, [r7, #8]
 80014c2:	689b      	ldr	r3, [r3, #8]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d10c      	bne.n	80014e2 <HAL_CAN_AddTxMessage+0xa2>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80014c8:	68bb      	ldr	r3, [r7, #8]
 80014ca:	681b      	ldr	r3, [r3, #0]
 80014cc:	0559      	lsls	r1, r3, #21
                                                           pHeader->RTR);
 80014ce:	68bb      	ldr	r3, [r7, #8]
 80014d0:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	681b      	ldr	r3, [r3, #0]
 80014d6:	4311      	orrs	r1, r2
 80014d8:	697a      	ldr	r2, [r7, #20]
 80014da:	3218      	adds	r2, #24
 80014dc:	0112      	lsls	r2, r2, #4
 80014de:	50d1      	str	r1, [r2, r3]
 80014e0:	e00f      	b.n	8001502 <HAL_CAN_AddTxMessage+0xc2>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80014e2:	68bb      	ldr	r3, [r7, #8]
 80014e4:	685b      	ldr	r3, [r3, #4]
 80014e6:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 80014e8:	68bb      	ldr	r3, [r7, #8]
 80014ea:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80014ec:	431a      	orrs	r2, r3
 80014ee:	0011      	movs	r1, r2
                                                           pHeader->RTR);
 80014f0:	68bb      	ldr	r3, [r7, #8]
 80014f2:	68da      	ldr	r2, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80014f4:	68fb      	ldr	r3, [r7, #12]
 80014f6:	681b      	ldr	r3, [r3, #0]
                                                           pHeader->IDE |
 80014f8:	4311      	orrs	r1, r2
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 80014fa:	697a      	ldr	r2, [r7, #20]
 80014fc:	3218      	adds	r2, #24
 80014fe:	0112      	lsls	r2, r2, #4
 8001500:	50d1      	str	r1, [r2, r3]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8001502:	68fb      	ldr	r3, [r7, #12]
 8001504:	6819      	ldr	r1, [r3, #0]
 8001506:	68bb      	ldr	r3, [r7, #8]
 8001508:	691a      	ldr	r2, [r3, #16]
 800150a:	697b      	ldr	r3, [r7, #20]
 800150c:	3318      	adds	r3, #24
 800150e:	011b      	lsls	r3, r3, #4
 8001510:	18cb      	adds	r3, r1, r3
 8001512:	3304      	adds	r3, #4
 8001514:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8001516:	68bb      	ldr	r3, [r7, #8]
 8001518:	7d1b      	ldrb	r3, [r3, #20]
 800151a:	2b01      	cmp	r3, #1
 800151c:	d112      	bne.n	8001544 <HAL_CAN_AddTxMessage+0x104>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 800151e:	68fb      	ldr	r3, [r7, #12]
 8001520:	681a      	ldr	r2, [r3, #0]
 8001522:	697b      	ldr	r3, [r7, #20]
 8001524:	3318      	adds	r3, #24
 8001526:	011b      	lsls	r3, r3, #4
 8001528:	18d3      	adds	r3, r2, r3
 800152a:	3304      	adds	r3, #4
 800152c:	681a      	ldr	r2, [r3, #0]
 800152e:	68fb      	ldr	r3, [r7, #12]
 8001530:	6819      	ldr	r1, [r3, #0]
 8001532:	2380      	movs	r3, #128	; 0x80
 8001534:	005b      	lsls	r3, r3, #1
 8001536:	431a      	orrs	r2, r3
 8001538:	697b      	ldr	r3, [r7, #20]
 800153a:	3318      	adds	r3, #24
 800153c:	011b      	lsls	r3, r3, #4
 800153e:	18cb      	adds	r3, r1, r3
 8001540:	3304      	adds	r3, #4
 8001542:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	3307      	adds	r3, #7
 8001548:	781b      	ldrb	r3, [r3, #0]
 800154a:	061a      	lsls	r2, r3, #24
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	3306      	adds	r3, #6
 8001550:	781b      	ldrb	r3, [r3, #0]
 8001552:	041b      	lsls	r3, r3, #16
 8001554:	431a      	orrs	r2, r3
 8001556:	687b      	ldr	r3, [r7, #4]
 8001558:	3305      	adds	r3, #5
 800155a:	781b      	ldrb	r3, [r3, #0]
 800155c:	021b      	lsls	r3, r3, #8
 800155e:	431a      	orrs	r2, r3
 8001560:	687b      	ldr	r3, [r7, #4]
 8001562:	3304      	adds	r3, #4
 8001564:	781b      	ldrb	r3, [r3, #0]
 8001566:	0019      	movs	r1, r3
 8001568:	68fb      	ldr	r3, [r7, #12]
 800156a:	6818      	ldr	r0, [r3, #0]
 800156c:	430a      	orrs	r2, r1
 800156e:	6979      	ldr	r1, [r7, #20]
 8001570:	23c6      	movs	r3, #198	; 0xc6
 8001572:	005b      	lsls	r3, r3, #1
 8001574:	0109      	lsls	r1, r1, #4
 8001576:	1841      	adds	r1, r0, r1
 8001578:	18cb      	adds	r3, r1, r3
 800157a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	3303      	adds	r3, #3
 8001580:	781b      	ldrb	r3, [r3, #0]
 8001582:	061a      	lsls	r2, r3, #24
 8001584:	687b      	ldr	r3, [r7, #4]
 8001586:	3302      	adds	r3, #2
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	041b      	lsls	r3, r3, #16
 800158c:	431a      	orrs	r2, r3
 800158e:	687b      	ldr	r3, [r7, #4]
 8001590:	3301      	adds	r3, #1
 8001592:	781b      	ldrb	r3, [r3, #0]
 8001594:	021b      	lsls	r3, r3, #8
 8001596:	431a      	orrs	r2, r3
 8001598:	687b      	ldr	r3, [r7, #4]
 800159a:	781b      	ldrb	r3, [r3, #0]
 800159c:	0019      	movs	r1, r3
 800159e:	68fb      	ldr	r3, [r7, #12]
 80015a0:	6818      	ldr	r0, [r3, #0]
 80015a2:	430a      	orrs	r2, r1
 80015a4:	6979      	ldr	r1, [r7, #20]
 80015a6:	23c4      	movs	r3, #196	; 0xc4
 80015a8:	005b      	lsls	r3, r3, #1
 80015aa:	0109      	lsls	r1, r1, #4
 80015ac:	1841      	adds	r1, r0, r1
 80015ae:	18cb      	adds	r3, r1, r3
 80015b0:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 80015b2:	68fb      	ldr	r3, [r7, #12]
 80015b4:	681b      	ldr	r3, [r3, #0]
 80015b6:	697a      	ldr	r2, [r7, #20]
 80015b8:	3218      	adds	r2, #24
 80015ba:	0112      	lsls	r2, r2, #4
 80015bc:	58d2      	ldr	r2, [r2, r3]
 80015be:	68fb      	ldr	r3, [r7, #12]
 80015c0:	681b      	ldr	r3, [r3, #0]
 80015c2:	2101      	movs	r1, #1
 80015c4:	4311      	orrs	r1, r2
 80015c6:	697a      	ldr	r2, [r7, #20]
 80015c8:	3218      	adds	r2, #24
 80015ca:	0112      	lsls	r2, r2, #4
 80015cc:	50d1      	str	r1, [r2, r3]

      /* Return function status */
      return HAL_OK;
 80015ce:	2300      	movs	r3, #0
 80015d0:	e010      	b.n	80015f4 <HAL_CAN_AddTxMessage+0x1b4>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 80015d2:	68fb      	ldr	r3, [r7, #12]
 80015d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015d6:	2280      	movs	r2, #128	; 0x80
 80015d8:	0392      	lsls	r2, r2, #14
 80015da:	431a      	orrs	r2, r3
 80015dc:	68fb      	ldr	r3, [r7, #12]
 80015de:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 80015e0:	2301      	movs	r3, #1
 80015e2:	e007      	b.n	80015f4 <HAL_CAN_AddTxMessage+0x1b4>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 80015e4:	68fb      	ldr	r3, [r7, #12]
 80015e6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015e8:	2280      	movs	r2, #128	; 0x80
 80015ea:	02d2      	lsls	r2, r2, #11
 80015ec:	431a      	orrs	r2, r3
 80015ee:	68fb      	ldr	r3, [r7, #12]
 80015f0:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 80015f2:	2301      	movs	r3, #1
  }
}
 80015f4:	0018      	movs	r0, r3
 80015f6:	46bd      	mov	sp, r7
 80015f8:	b008      	add	sp, #32
 80015fa:	bd80      	pop	{r7, pc}

080015fc <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 80015fc:	b580      	push	{r7, lr}
 80015fe:	b086      	sub	sp, #24
 8001600:	af00      	add	r7, sp, #0
 8001602:	60f8      	str	r0, [r7, #12]
 8001604:	60b9      	str	r1, [r7, #8]
 8001606:	607a      	str	r2, [r7, #4]
 8001608:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800160a:	2017      	movs	r0, #23
 800160c:	183b      	adds	r3, r7, r0
 800160e:	68fa      	ldr	r2, [r7, #12]
 8001610:	2120      	movs	r1, #32
 8001612:	5c52      	ldrb	r2, [r2, r1]
 8001614:	701a      	strb	r2, [r3, #0]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8001616:	0002      	movs	r2, r0
 8001618:	18bb      	adds	r3, r7, r2
 800161a:	781b      	ldrb	r3, [r3, #0]
 800161c:	2b01      	cmp	r3, #1
 800161e:	d004      	beq.n	800162a <HAL_CAN_GetRxMessage+0x2e>
 8001620:	18bb      	adds	r3, r7, r2
 8001622:	781b      	ldrb	r3, [r3, #0]
 8001624:	2b02      	cmp	r3, #2
 8001626:	d000      	beq.n	800162a <HAL_CAN_GetRxMessage+0x2e>
 8001628:	e0f8      	b.n	800181c <HAL_CAN_GetRxMessage+0x220>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 800162a:	68bb      	ldr	r3, [r7, #8]
 800162c:	2b00      	cmp	r3, #0
 800162e:	d10e      	bne.n	800164e <HAL_CAN_GetRxMessage+0x52>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8001630:	68fb      	ldr	r3, [r7, #12]
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	68db      	ldr	r3, [r3, #12]
 8001636:	2203      	movs	r2, #3
 8001638:	4013      	ands	r3, r2
 800163a:	d117      	bne.n	800166c <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800163c:	68fb      	ldr	r3, [r7, #12]
 800163e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001640:	2280      	movs	r2, #128	; 0x80
 8001642:	0392      	lsls	r2, r2, #14
 8001644:	431a      	orrs	r2, r3
 8001646:	68fb      	ldr	r3, [r7, #12]
 8001648:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 800164a:	2301      	movs	r3, #1
 800164c:	e0ee      	b.n	800182c <HAL_CAN_GetRxMessage+0x230>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 800164e:	68fb      	ldr	r3, [r7, #12]
 8001650:	681b      	ldr	r3, [r3, #0]
 8001652:	691b      	ldr	r3, [r3, #16]
 8001654:	2203      	movs	r2, #3
 8001656:	4013      	ands	r3, r2
 8001658:	d108      	bne.n	800166c <HAL_CAN_GetRxMessage+0x70>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800165e:	2280      	movs	r2, #128	; 0x80
 8001660:	0392      	lsls	r2, r2, #14
 8001662:	431a      	orrs	r2, r3
 8001664:	68fb      	ldr	r3, [r7, #12]
 8001666:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8001668:	2301      	movs	r3, #1
 800166a:	e0df      	b.n	800182c <HAL_CAN_GetRxMessage+0x230>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 800166c:	68fb      	ldr	r3, [r7, #12]
 800166e:	681b      	ldr	r3, [r3, #0]
 8001670:	68ba      	ldr	r2, [r7, #8]
 8001672:	321b      	adds	r2, #27
 8001674:	0112      	lsls	r2, r2, #4
 8001676:	58d3      	ldr	r3, [r2, r3]
 8001678:	2204      	movs	r2, #4
 800167a:	401a      	ands	r2, r3
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	689b      	ldr	r3, [r3, #8]
 8001684:	2b00      	cmp	r3, #0
 8001686:	d10b      	bne.n	80016a0 <HAL_CAN_GetRxMessage+0xa4>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	68ba      	ldr	r2, [r7, #8]
 800168e:	321b      	adds	r2, #27
 8001690:	0112      	lsls	r2, r2, #4
 8001692:	58d3      	ldr	r3, [r2, r3]
 8001694:	0d5b      	lsrs	r3, r3, #21
 8001696:	055b      	lsls	r3, r3, #21
 8001698:	0d5a      	lsrs	r2, r3, #21
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	601a      	str	r2, [r3, #0]
 800169e:	e00a      	b.n	80016b6 <HAL_CAN_GetRxMessage+0xba>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 80016a0:	68fb      	ldr	r3, [r7, #12]
 80016a2:	681b      	ldr	r3, [r3, #0]
 80016a4:	68ba      	ldr	r2, [r7, #8]
 80016a6:	321b      	adds	r2, #27
 80016a8:	0112      	lsls	r2, r2, #4
 80016aa:	58d3      	ldr	r3, [r2, r3]
 80016ac:	08db      	lsrs	r3, r3, #3
 80016ae:	00db      	lsls	r3, r3, #3
 80016b0:	08da      	lsrs	r2, r3, #3
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 80016b6:	68fb      	ldr	r3, [r7, #12]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	68ba      	ldr	r2, [r7, #8]
 80016bc:	321b      	adds	r2, #27
 80016be:	0112      	lsls	r2, r2, #4
 80016c0:	58d3      	ldr	r3, [r2, r3]
 80016c2:	2202      	movs	r2, #2
 80016c4:	401a      	ands	r2, r3
 80016c6:	687b      	ldr	r3, [r7, #4]
 80016c8:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	681a      	ldr	r2, [r3, #0]
 80016ce:	68bb      	ldr	r3, [r7, #8]
 80016d0:	331b      	adds	r3, #27
 80016d2:	011b      	lsls	r3, r3, #4
 80016d4:	18d3      	adds	r3, r2, r3
 80016d6:	3304      	adds	r3, #4
 80016d8:	681b      	ldr	r3, [r3, #0]
 80016da:	220f      	movs	r2, #15
 80016dc:	401a      	ands	r2, r3
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 80016e2:	68fb      	ldr	r3, [r7, #12]
 80016e4:	681a      	ldr	r2, [r3, #0]
 80016e6:	68bb      	ldr	r3, [r7, #8]
 80016e8:	331b      	adds	r3, #27
 80016ea:	011b      	lsls	r3, r3, #4
 80016ec:	18d3      	adds	r3, r2, r3
 80016ee:	3304      	adds	r3, #4
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	0a1b      	lsrs	r3, r3, #8
 80016f4:	22ff      	movs	r2, #255	; 0xff
 80016f6:	401a      	ands	r2, r3
 80016f8:	687b      	ldr	r3, [r7, #4]
 80016fa:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 80016fc:	68fb      	ldr	r3, [r7, #12]
 80016fe:	681a      	ldr	r2, [r3, #0]
 8001700:	68bb      	ldr	r3, [r7, #8]
 8001702:	331b      	adds	r3, #27
 8001704:	011b      	lsls	r3, r3, #4
 8001706:	18d3      	adds	r3, r2, r3
 8001708:	3304      	adds	r3, #4
 800170a:	681b      	ldr	r3, [r3, #0]
 800170c:	0c1b      	lsrs	r3, r3, #16
 800170e:	041b      	lsls	r3, r3, #16
 8001710:	0c1a      	lsrs	r2, r3, #16
 8001712:	687b      	ldr	r3, [r7, #4]
 8001714:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	6819      	ldr	r1, [r3, #0]
 800171a:	68ba      	ldr	r2, [r7, #8]
 800171c:	23dc      	movs	r3, #220	; 0xdc
 800171e:	005b      	lsls	r3, r3, #1
 8001720:	0112      	lsls	r2, r2, #4
 8001722:	188a      	adds	r2, r1, r2
 8001724:	18d3      	adds	r3, r2, r3
 8001726:	681b      	ldr	r3, [r3, #0]
 8001728:	b2da      	uxtb	r2, r3
 800172a:	683b      	ldr	r3, [r7, #0]
 800172c:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 800172e:	68fb      	ldr	r3, [r7, #12]
 8001730:	6819      	ldr	r1, [r3, #0]
 8001732:	68ba      	ldr	r2, [r7, #8]
 8001734:	23dc      	movs	r3, #220	; 0xdc
 8001736:	005b      	lsls	r3, r3, #1
 8001738:	0112      	lsls	r2, r2, #4
 800173a:	188a      	adds	r2, r1, r2
 800173c:	18d3      	adds	r3, r2, r3
 800173e:	681b      	ldr	r3, [r3, #0]
 8001740:	0a1a      	lsrs	r2, r3, #8
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	3301      	adds	r3, #1
 8001746:	b2d2      	uxtb	r2, r2
 8001748:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 800174a:	68fb      	ldr	r3, [r7, #12]
 800174c:	6819      	ldr	r1, [r3, #0]
 800174e:	68ba      	ldr	r2, [r7, #8]
 8001750:	23dc      	movs	r3, #220	; 0xdc
 8001752:	005b      	lsls	r3, r3, #1
 8001754:	0112      	lsls	r2, r2, #4
 8001756:	188a      	adds	r2, r1, r2
 8001758:	18d3      	adds	r3, r2, r3
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	0c1a      	lsrs	r2, r3, #16
 800175e:	683b      	ldr	r3, [r7, #0]
 8001760:	3302      	adds	r3, #2
 8001762:	b2d2      	uxtb	r2, r2
 8001764:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8001766:	68fb      	ldr	r3, [r7, #12]
 8001768:	6819      	ldr	r1, [r3, #0]
 800176a:	68ba      	ldr	r2, [r7, #8]
 800176c:	23dc      	movs	r3, #220	; 0xdc
 800176e:	005b      	lsls	r3, r3, #1
 8001770:	0112      	lsls	r2, r2, #4
 8001772:	188a      	adds	r2, r1, r2
 8001774:	18d3      	adds	r3, r2, r3
 8001776:	681b      	ldr	r3, [r3, #0]
 8001778:	0e1a      	lsrs	r2, r3, #24
 800177a:	683b      	ldr	r3, [r7, #0]
 800177c:	3303      	adds	r3, #3
 800177e:	b2d2      	uxtb	r2, r2
 8001780:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8001782:	68fb      	ldr	r3, [r7, #12]
 8001784:	6819      	ldr	r1, [r3, #0]
 8001786:	68ba      	ldr	r2, [r7, #8]
 8001788:	23de      	movs	r3, #222	; 0xde
 800178a:	005b      	lsls	r3, r3, #1
 800178c:	0112      	lsls	r2, r2, #4
 800178e:	188a      	adds	r2, r1, r2
 8001790:	18d3      	adds	r3, r2, r3
 8001792:	681a      	ldr	r2, [r3, #0]
 8001794:	683b      	ldr	r3, [r7, #0]
 8001796:	3304      	adds	r3, #4
 8001798:	b2d2      	uxtb	r2, r2
 800179a:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 800179c:	68fb      	ldr	r3, [r7, #12]
 800179e:	6819      	ldr	r1, [r3, #0]
 80017a0:	68ba      	ldr	r2, [r7, #8]
 80017a2:	23de      	movs	r3, #222	; 0xde
 80017a4:	005b      	lsls	r3, r3, #1
 80017a6:	0112      	lsls	r2, r2, #4
 80017a8:	188a      	adds	r2, r1, r2
 80017aa:	18d3      	adds	r3, r2, r3
 80017ac:	681b      	ldr	r3, [r3, #0]
 80017ae:	0a1a      	lsrs	r2, r3, #8
 80017b0:	683b      	ldr	r3, [r7, #0]
 80017b2:	3305      	adds	r3, #5
 80017b4:	b2d2      	uxtb	r2, r2
 80017b6:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 80017b8:	68fb      	ldr	r3, [r7, #12]
 80017ba:	6819      	ldr	r1, [r3, #0]
 80017bc:	68ba      	ldr	r2, [r7, #8]
 80017be:	23de      	movs	r3, #222	; 0xde
 80017c0:	005b      	lsls	r3, r3, #1
 80017c2:	0112      	lsls	r2, r2, #4
 80017c4:	188a      	adds	r2, r1, r2
 80017c6:	18d3      	adds	r3, r2, r3
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	0c1a      	lsrs	r2, r3, #16
 80017cc:	683b      	ldr	r3, [r7, #0]
 80017ce:	3306      	adds	r3, #6
 80017d0:	b2d2      	uxtb	r2, r2
 80017d2:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 80017d4:	68fb      	ldr	r3, [r7, #12]
 80017d6:	6819      	ldr	r1, [r3, #0]
 80017d8:	68ba      	ldr	r2, [r7, #8]
 80017da:	23de      	movs	r3, #222	; 0xde
 80017dc:	005b      	lsls	r3, r3, #1
 80017de:	0112      	lsls	r2, r2, #4
 80017e0:	188a      	adds	r2, r1, r2
 80017e2:	18d3      	adds	r3, r2, r3
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	0e1a      	lsrs	r2, r3, #24
 80017e8:	683b      	ldr	r3, [r7, #0]
 80017ea:	3307      	adds	r3, #7
 80017ec:	b2d2      	uxtb	r2, r2
 80017ee:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 80017f0:	68bb      	ldr	r3, [r7, #8]
 80017f2:	2b00      	cmp	r3, #0
 80017f4:	d108      	bne.n	8001808 <HAL_CAN_GetRxMessage+0x20c>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 80017f6:	68fb      	ldr	r3, [r7, #12]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	68da      	ldr	r2, [r3, #12]
 80017fc:	68fb      	ldr	r3, [r7, #12]
 80017fe:	681b      	ldr	r3, [r3, #0]
 8001800:	2120      	movs	r1, #32
 8001802:	430a      	orrs	r2, r1
 8001804:	60da      	str	r2, [r3, #12]
 8001806:	e007      	b.n	8001818 <HAL_CAN_GetRxMessage+0x21c>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8001808:	68fb      	ldr	r3, [r7, #12]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	691a      	ldr	r2, [r3, #16]
 800180e:	68fb      	ldr	r3, [r7, #12]
 8001810:	681b      	ldr	r3, [r3, #0]
 8001812:	2120      	movs	r1, #32
 8001814:	430a      	orrs	r2, r1
 8001816:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8001818:	2300      	movs	r3, #0
 800181a:	e007      	b.n	800182c <HAL_CAN_GetRxMessage+0x230>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 800181c:	68fb      	ldr	r3, [r7, #12]
 800181e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001820:	2280      	movs	r2, #128	; 0x80
 8001822:	02d2      	lsls	r2, r2, #11
 8001824:	431a      	orrs	r2, r3
 8001826:	68fb      	ldr	r3, [r7, #12]
 8001828:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800182a:	2301      	movs	r3, #1
  }
}
 800182c:	0018      	movs	r0, r3
 800182e:	46bd      	mov	sp, r7
 8001830:	b006      	add	sp, #24
 8001832:	bd80      	pop	{r7, pc}

08001834 <HAL_CAN_ActivateNotification>:
  * @param  ActiveITs indicates which interrupts will be enabled.
  *         This parameter can be any combination of @arg CAN_Interrupts.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_ActivateNotification(CAN_HandleTypeDef *hcan, uint32_t ActiveITs)
{
 8001834:	b580      	push	{r7, lr}
 8001836:	b084      	sub	sp, #16
 8001838:	af00      	add	r7, sp, #0
 800183a:	6078      	str	r0, [r7, #4]
 800183c:	6039      	str	r1, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 800183e:	200f      	movs	r0, #15
 8001840:	183b      	adds	r3, r7, r0
 8001842:	687a      	ldr	r2, [r7, #4]
 8001844:	2120      	movs	r1, #32
 8001846:	5c52      	ldrb	r2, [r2, r1]
 8001848:	701a      	strb	r2, [r3, #0]

  /* Check function parameters */
  assert_param(IS_CAN_IT(ActiveITs));

  if ((state == HAL_CAN_STATE_READY) ||
 800184a:	0002      	movs	r2, r0
 800184c:	18bb      	adds	r3, r7, r2
 800184e:	781b      	ldrb	r3, [r3, #0]
 8001850:	2b01      	cmp	r3, #1
 8001852:	d003      	beq.n	800185c <HAL_CAN_ActivateNotification+0x28>
 8001854:	18bb      	adds	r3, r7, r2
 8001856:	781b      	ldrb	r3, [r3, #0]
 8001858:	2b02      	cmp	r3, #2
 800185a:	d109      	bne.n	8001870 <HAL_CAN_ActivateNotification+0x3c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Enable the selected interrupts */
    __HAL_CAN_ENABLE_IT(hcan, ActiveITs);
 800185c:	687b      	ldr	r3, [r7, #4]
 800185e:	681b      	ldr	r3, [r3, #0]
 8001860:	6959      	ldr	r1, [r3, #20]
 8001862:	687b      	ldr	r3, [r7, #4]
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	683a      	ldr	r2, [r7, #0]
 8001868:	430a      	orrs	r2, r1
 800186a:	615a      	str	r2, [r3, #20]

    /* Return function status */
    return HAL_OK;
 800186c:	2300      	movs	r3, #0
 800186e:	e007      	b.n	8001880 <HAL_CAN_ActivateNotification+0x4c>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8001870:	687b      	ldr	r3, [r7, #4]
 8001872:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001874:	2280      	movs	r2, #128	; 0x80
 8001876:	02d2      	lsls	r2, r2, #11
 8001878:	431a      	orrs	r2, r3
 800187a:	687b      	ldr	r3, [r7, #4]
 800187c:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 800187e:	2301      	movs	r3, #1
  }
}
 8001880:	0018      	movs	r0, r3
 8001882:	46bd      	mov	sp, r7
 8001884:	b004      	add	sp, #16
 8001886:	bd80      	pop	{r7, pc}

08001888 <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b08a      	sub	sp, #40	; 0x28
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8001890:	2300      	movs	r3, #0
 8001892:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8001894:	687b      	ldr	r3, [r7, #4]
 8001896:	681b      	ldr	r3, [r3, #0]
 8001898:	695b      	ldr	r3, [r3, #20]
 800189a:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 800189c:	687b      	ldr	r3, [r7, #4]
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	685b      	ldr	r3, [r3, #4]
 80018a2:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 80018a4:	687b      	ldr	r3, [r7, #4]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	689b      	ldr	r3, [r3, #8]
 80018aa:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 80018ac:	687b      	ldr	r3, [r7, #4]
 80018ae:	681b      	ldr	r3, [r3, #0]
 80018b0:	68db      	ldr	r3, [r3, #12]
 80018b2:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	691b      	ldr	r3, [r3, #16]
 80018ba:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 80018bc:	687b      	ldr	r3, [r7, #4]
 80018be:	681b      	ldr	r3, [r3, #0]
 80018c0:	699b      	ldr	r3, [r3, #24]
 80018c2:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 80018c4:	6a3b      	ldr	r3, [r7, #32]
 80018c6:	2201      	movs	r2, #1
 80018c8:	4013      	ands	r3, r2
 80018ca:	d100      	bne.n	80018ce <HAL_CAN_IRQHandler+0x46>
 80018cc:	e084      	b.n	80019d8 <HAL_CAN_IRQHandler+0x150>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 80018ce:	69bb      	ldr	r3, [r7, #24]
 80018d0:	2201      	movs	r2, #1
 80018d2:	4013      	ands	r3, r2
 80018d4:	d024      	beq.n	8001920 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 80018d6:	687b      	ldr	r3, [r7, #4]
 80018d8:	681b      	ldr	r3, [r3, #0]
 80018da:	2201      	movs	r2, #1
 80018dc:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 80018de:	69bb      	ldr	r3, [r7, #24]
 80018e0:	2202      	movs	r2, #2
 80018e2:	4013      	ands	r3, r2
 80018e4:	d004      	beq.n	80018f0 <HAL_CAN_IRQHandler+0x68>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	0018      	movs	r0, r3
 80018ea:	f000 f981 	bl	8001bf0 <HAL_CAN_TxMailbox0CompleteCallback>
 80018ee:	e017      	b.n	8001920 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 80018f0:	69bb      	ldr	r3, [r7, #24]
 80018f2:	2204      	movs	r2, #4
 80018f4:	4013      	ands	r3, r2
 80018f6:	d005      	beq.n	8001904 <HAL_CAN_IRQHandler+0x7c>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 80018f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80018fa:	2280      	movs	r2, #128	; 0x80
 80018fc:	0112      	lsls	r2, r2, #4
 80018fe:	4313      	orrs	r3, r2
 8001900:	627b      	str	r3, [r7, #36]	; 0x24
 8001902:	e00d      	b.n	8001920 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 8001904:	69bb      	ldr	r3, [r7, #24]
 8001906:	2208      	movs	r2, #8
 8001908:	4013      	ands	r3, r2
 800190a:	d005      	beq.n	8001918 <HAL_CAN_IRQHandler+0x90>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 800190c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800190e:	2280      	movs	r2, #128	; 0x80
 8001910:	0152      	lsls	r2, r2, #5
 8001912:	4313      	orrs	r3, r2
 8001914:	627b      	str	r3, [r7, #36]	; 0x24
 8001916:	e003      	b.n	8001920 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8001918:	687b      	ldr	r3, [r7, #4]
 800191a:	0018      	movs	r0, r3
 800191c:	f000 f980 	bl	8001c20 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8001920:	69ba      	ldr	r2, [r7, #24]
 8001922:	2380      	movs	r3, #128	; 0x80
 8001924:	005b      	lsls	r3, r3, #1
 8001926:	4013      	ands	r3, r2
 8001928:	d028      	beq.n	800197c <HAL_CAN_IRQHandler+0xf4>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 800192a:	687b      	ldr	r3, [r7, #4]
 800192c:	681b      	ldr	r3, [r3, #0]
 800192e:	2280      	movs	r2, #128	; 0x80
 8001930:	0052      	lsls	r2, r2, #1
 8001932:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 8001934:	69ba      	ldr	r2, [r7, #24]
 8001936:	2380      	movs	r3, #128	; 0x80
 8001938:	009b      	lsls	r3, r3, #2
 800193a:	4013      	ands	r3, r2
 800193c:	d004      	beq.n	8001948 <HAL_CAN_IRQHandler+0xc0>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	0018      	movs	r0, r3
 8001942:	f000 f95d 	bl	8001c00 <HAL_CAN_TxMailbox1CompleteCallback>
 8001946:	e019      	b.n	800197c <HAL_CAN_IRQHandler+0xf4>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 8001948:	69ba      	ldr	r2, [r7, #24]
 800194a:	2380      	movs	r3, #128	; 0x80
 800194c:	00db      	lsls	r3, r3, #3
 800194e:	4013      	ands	r3, r2
 8001950:	d005      	beq.n	800195e <HAL_CAN_IRQHandler+0xd6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8001952:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001954:	2280      	movs	r2, #128	; 0x80
 8001956:	0192      	lsls	r2, r2, #6
 8001958:	4313      	orrs	r3, r2
 800195a:	627b      	str	r3, [r7, #36]	; 0x24
 800195c:	e00e      	b.n	800197c <HAL_CAN_IRQHandler+0xf4>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 800195e:	69ba      	ldr	r2, [r7, #24]
 8001960:	2380      	movs	r3, #128	; 0x80
 8001962:	011b      	lsls	r3, r3, #4
 8001964:	4013      	ands	r3, r2
 8001966:	d005      	beq.n	8001974 <HAL_CAN_IRQHandler+0xec>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 8001968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800196a:	2280      	movs	r2, #128	; 0x80
 800196c:	01d2      	lsls	r2, r2, #7
 800196e:	4313      	orrs	r3, r2
 8001970:	627b      	str	r3, [r7, #36]	; 0x24
 8001972:	e003      	b.n	800197c <HAL_CAN_IRQHandler+0xf4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8001974:	687b      	ldr	r3, [r7, #4]
 8001976:	0018      	movs	r0, r3
 8001978:	f000 f95a 	bl	8001c30 <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800197c:	69ba      	ldr	r2, [r7, #24]
 800197e:	2380      	movs	r3, #128	; 0x80
 8001980:	025b      	lsls	r3, r3, #9
 8001982:	4013      	ands	r3, r2
 8001984:	d028      	beq.n	80019d8 <HAL_CAN_IRQHandler+0x150>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	681b      	ldr	r3, [r3, #0]
 800198a:	2280      	movs	r2, #128	; 0x80
 800198c:	0252      	lsls	r2, r2, #9
 800198e:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 8001990:	69ba      	ldr	r2, [r7, #24]
 8001992:	2380      	movs	r3, #128	; 0x80
 8001994:	029b      	lsls	r3, r3, #10
 8001996:	4013      	ands	r3, r2
 8001998:	d004      	beq.n	80019a4 <HAL_CAN_IRQHandler+0x11c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 800199a:	687b      	ldr	r3, [r7, #4]
 800199c:	0018      	movs	r0, r3
 800199e:	f000 f937 	bl	8001c10 <HAL_CAN_TxMailbox2CompleteCallback>
 80019a2:	e019      	b.n	80019d8 <HAL_CAN_IRQHandler+0x150>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80019a4:	69ba      	ldr	r2, [r7, #24]
 80019a6:	2380      	movs	r3, #128	; 0x80
 80019a8:	02db      	lsls	r3, r3, #11
 80019aa:	4013      	ands	r3, r2
 80019ac:	d005      	beq.n	80019ba <HAL_CAN_IRQHandler+0x132>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80019ae:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019b0:	2280      	movs	r2, #128	; 0x80
 80019b2:	0212      	lsls	r2, r2, #8
 80019b4:	4313      	orrs	r3, r2
 80019b6:	627b      	str	r3, [r7, #36]	; 0x24
 80019b8:	e00e      	b.n	80019d8 <HAL_CAN_IRQHandler+0x150>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80019ba:	69ba      	ldr	r2, [r7, #24]
 80019bc:	2380      	movs	r3, #128	; 0x80
 80019be:	031b      	lsls	r3, r3, #12
 80019c0:	4013      	ands	r3, r2
 80019c2:	d005      	beq.n	80019d0 <HAL_CAN_IRQHandler+0x148>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80019c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019c6:	2280      	movs	r2, #128	; 0x80
 80019c8:	0252      	lsls	r2, r2, #9
 80019ca:	4313      	orrs	r3, r2
 80019cc:	627b      	str	r3, [r7, #36]	; 0x24
 80019ce:	e003      	b.n	80019d8 <HAL_CAN_IRQHandler+0x150>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80019d0:	687b      	ldr	r3, [r7, #4]
 80019d2:	0018      	movs	r0, r3
 80019d4:	f000 f934 	bl	8001c40 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80019d8:	6a3b      	ldr	r3, [r7, #32]
 80019da:	2208      	movs	r2, #8
 80019dc:	4013      	ands	r3, r2
 80019de:	d00c      	beq.n	80019fa <HAL_CAN_IRQHandler+0x172>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80019e0:	697b      	ldr	r3, [r7, #20]
 80019e2:	2210      	movs	r2, #16
 80019e4:	4013      	ands	r3, r2
 80019e6:	d008      	beq.n	80019fa <HAL_CAN_IRQHandler+0x172>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 80019e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80019ea:	2280      	movs	r2, #128	; 0x80
 80019ec:	0092      	lsls	r2, r2, #2
 80019ee:	4313      	orrs	r3, r2
 80019f0:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 80019f2:	687b      	ldr	r3, [r7, #4]
 80019f4:	681b      	ldr	r3, [r3, #0]
 80019f6:	2210      	movs	r2, #16
 80019f8:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 80019fa:	6a3b      	ldr	r3, [r7, #32]
 80019fc:	2204      	movs	r2, #4
 80019fe:	4013      	ands	r3, r2
 8001a00:	d00b      	beq.n	8001a1a <HAL_CAN_IRQHandler+0x192>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 8001a02:	697b      	ldr	r3, [r7, #20]
 8001a04:	2208      	movs	r2, #8
 8001a06:	4013      	ands	r3, r2
 8001a08:	d007      	beq.n	8001a1a <HAL_CAN_IRQHandler+0x192>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8001a0a:	687b      	ldr	r3, [r7, #4]
 8001a0c:	681b      	ldr	r3, [r3, #0]
 8001a0e:	2208      	movs	r2, #8
 8001a10:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 8001a12:	687b      	ldr	r3, [r7, #4]
 8001a14:	0018      	movs	r0, r3
 8001a16:	f000 f91b 	bl	8001c50 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8001a1a:	6a3b      	ldr	r3, [r7, #32]
 8001a1c:	2202      	movs	r2, #2
 8001a1e:	4013      	ands	r3, r2
 8001a20:	d009      	beq.n	8001a36 <HAL_CAN_IRQHandler+0x1ae>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 8001a22:	687b      	ldr	r3, [r7, #4]
 8001a24:	681b      	ldr	r3, [r3, #0]
 8001a26:	68db      	ldr	r3, [r3, #12]
 8001a28:	2203      	movs	r2, #3
 8001a2a:	4013      	ands	r3, r2
 8001a2c:	d003      	beq.n	8001a36 <HAL_CAN_IRQHandler+0x1ae>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 8001a2e:	687b      	ldr	r3, [r7, #4]
 8001a30:	0018      	movs	r0, r3
 8001a32:	f7fe fbf3 	bl	800021c <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8001a36:	6a3b      	ldr	r3, [r7, #32]
 8001a38:	2240      	movs	r2, #64	; 0x40
 8001a3a:	4013      	ands	r3, r2
 8001a3c:	d00c      	beq.n	8001a58 <HAL_CAN_IRQHandler+0x1d0>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 8001a3e:	693b      	ldr	r3, [r7, #16]
 8001a40:	2210      	movs	r2, #16
 8001a42:	4013      	ands	r3, r2
 8001a44:	d008      	beq.n	8001a58 <HAL_CAN_IRQHandler+0x1d0>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8001a46:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001a48:	2280      	movs	r2, #128	; 0x80
 8001a4a:	00d2      	lsls	r2, r2, #3
 8001a4c:	4313      	orrs	r3, r2
 8001a4e:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 8001a50:	687b      	ldr	r3, [r7, #4]
 8001a52:	681b      	ldr	r3, [r3, #0]
 8001a54:	2210      	movs	r2, #16
 8001a56:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8001a58:	6a3b      	ldr	r3, [r7, #32]
 8001a5a:	2220      	movs	r2, #32
 8001a5c:	4013      	ands	r3, r2
 8001a5e:	d00b      	beq.n	8001a78 <HAL_CAN_IRQHandler+0x1f0>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8001a60:	693b      	ldr	r3, [r7, #16]
 8001a62:	2208      	movs	r2, #8
 8001a64:	4013      	ands	r3, r2
 8001a66:	d007      	beq.n	8001a78 <HAL_CAN_IRQHandler+0x1f0>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 8001a68:	687b      	ldr	r3, [r7, #4]
 8001a6a:	681b      	ldr	r3, [r3, #0]
 8001a6c:	2208      	movs	r2, #8
 8001a6e:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8001a70:	687b      	ldr	r3, [r7, #4]
 8001a72:	0018      	movs	r0, r3
 8001a74:	f000 f8fc 	bl	8001c70 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8001a78:	6a3b      	ldr	r3, [r7, #32]
 8001a7a:	2210      	movs	r2, #16
 8001a7c:	4013      	ands	r3, r2
 8001a7e:	d009      	beq.n	8001a94 <HAL_CAN_IRQHandler+0x20c>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 8001a80:	687b      	ldr	r3, [r7, #4]
 8001a82:	681b      	ldr	r3, [r3, #0]
 8001a84:	691b      	ldr	r3, [r3, #16]
 8001a86:	2203      	movs	r2, #3
 8001a88:	4013      	ands	r3, r2
 8001a8a:	d003      	beq.n	8001a94 <HAL_CAN_IRQHandler+0x20c>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	0018      	movs	r0, r3
 8001a90:	f000 f8e6 	bl	8001c60 <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 8001a94:	6a3a      	ldr	r2, [r7, #32]
 8001a96:	2380      	movs	r3, #128	; 0x80
 8001a98:	029b      	lsls	r3, r3, #10
 8001a9a:	4013      	ands	r3, r2
 8001a9c:	d00b      	beq.n	8001ab6 <HAL_CAN_IRQHandler+0x22e>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 8001a9e:	69fb      	ldr	r3, [r7, #28]
 8001aa0:	2210      	movs	r2, #16
 8001aa2:	4013      	ands	r3, r2
 8001aa4:	d007      	beq.n	8001ab6 <HAL_CAN_IRQHandler+0x22e>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	2210      	movs	r2, #16
 8001aac:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 8001aae:	687b      	ldr	r3, [r7, #4]
 8001ab0:	0018      	movs	r0, r3
 8001ab2:	f000 f8e5 	bl	8001c80 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 8001ab6:	6a3a      	ldr	r2, [r7, #32]
 8001ab8:	2380      	movs	r3, #128	; 0x80
 8001aba:	025b      	lsls	r3, r3, #9
 8001abc:	4013      	ands	r3, r2
 8001abe:	d00b      	beq.n	8001ad8 <HAL_CAN_IRQHandler+0x250>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 8001ac0:	69fb      	ldr	r3, [r7, #28]
 8001ac2:	2208      	movs	r2, #8
 8001ac4:	4013      	ands	r3, r2
 8001ac6:	d007      	beq.n	8001ad8 <HAL_CAN_IRQHandler+0x250>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 8001ac8:	687b      	ldr	r3, [r7, #4]
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	2208      	movs	r2, #8
 8001ace:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 8001ad0:	687b      	ldr	r3, [r7, #4]
 8001ad2:	0018      	movs	r0, r3
 8001ad4:	f000 f8dc 	bl	8001c90 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 8001ad8:	6a3a      	ldr	r2, [r7, #32]
 8001ada:	2380      	movs	r3, #128	; 0x80
 8001adc:	021b      	lsls	r3, r3, #8
 8001ade:	4013      	ands	r3, r2
 8001ae0:	d100      	bne.n	8001ae4 <HAL_CAN_IRQHandler+0x25c>
 8001ae2:	e074      	b.n	8001bce <HAL_CAN_IRQHandler+0x346>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8001ae4:	69fb      	ldr	r3, [r7, #28]
 8001ae6:	2204      	movs	r2, #4
 8001ae8:	4013      	ands	r3, r2
 8001aea:	d100      	bne.n	8001aee <HAL_CAN_IRQHandler+0x266>
 8001aec:	e06b      	b.n	8001bc6 <HAL_CAN_IRQHandler+0x33e>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001aee:	6a3a      	ldr	r2, [r7, #32]
 8001af0:	2380      	movs	r3, #128	; 0x80
 8001af2:	005b      	lsls	r3, r3, #1
 8001af4:	4013      	ands	r3, r2
 8001af6:	d007      	beq.n	8001b08 <HAL_CAN_IRQHandler+0x280>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	2201      	movs	r2, #1
 8001afc:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 8001afe:	d003      	beq.n	8001b08 <HAL_CAN_IRQHandler+0x280>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8001b00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b02:	2201      	movs	r2, #1
 8001b04:	4313      	orrs	r3, r2
 8001b06:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001b08:	6a3a      	ldr	r2, [r7, #32]
 8001b0a:	2380      	movs	r3, #128	; 0x80
 8001b0c:	009b      	lsls	r3, r3, #2
 8001b0e:	4013      	ands	r3, r2
 8001b10:	d007      	beq.n	8001b22 <HAL_CAN_IRQHandler+0x29a>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8001b12:	68fb      	ldr	r3, [r7, #12]
 8001b14:	2202      	movs	r2, #2
 8001b16:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 8001b18:	d003      	beq.n	8001b22 <HAL_CAN_IRQHandler+0x29a>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 8001b1a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b1c:	2202      	movs	r2, #2
 8001b1e:	4313      	orrs	r3, r2
 8001b20:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001b22:	6a3a      	ldr	r2, [r7, #32]
 8001b24:	2380      	movs	r3, #128	; 0x80
 8001b26:	00db      	lsls	r3, r3, #3
 8001b28:	4013      	ands	r3, r2
 8001b2a:	d007      	beq.n	8001b3c <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8001b2c:	68fb      	ldr	r3, [r7, #12]
 8001b2e:	2204      	movs	r2, #4
 8001b30:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8001b32:	d003      	beq.n	8001b3c <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 8001b34:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b36:	2204      	movs	r2, #4
 8001b38:	4313      	orrs	r3, r2
 8001b3a:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001b3c:	6a3a      	ldr	r2, [r7, #32]
 8001b3e:	2380      	movs	r3, #128	; 0x80
 8001b40:	011b      	lsls	r3, r3, #4
 8001b42:	4013      	ands	r3, r2
 8001b44:	d03f      	beq.n	8001bc6 <HAL_CAN_IRQHandler+0x33e>
          ((esrflags & CAN_ESR_LEC) != 0U))
 8001b46:	68fb      	ldr	r3, [r7, #12]
 8001b48:	2270      	movs	r2, #112	; 0x70
 8001b4a:	4013      	ands	r3, r2
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8001b4c:	d03b      	beq.n	8001bc6 <HAL_CAN_IRQHandler+0x33e>
      {
        switch (esrflags & CAN_ESR_LEC)
 8001b4e:	68fb      	ldr	r3, [r7, #12]
 8001b50:	2270      	movs	r2, #112	; 0x70
 8001b52:	4013      	ands	r3, r2
 8001b54:	2b60      	cmp	r3, #96	; 0x60
 8001b56:	d027      	beq.n	8001ba8 <HAL_CAN_IRQHandler+0x320>
 8001b58:	d82c      	bhi.n	8001bb4 <HAL_CAN_IRQHandler+0x32c>
 8001b5a:	2b50      	cmp	r3, #80	; 0x50
 8001b5c:	d01f      	beq.n	8001b9e <HAL_CAN_IRQHandler+0x316>
 8001b5e:	d829      	bhi.n	8001bb4 <HAL_CAN_IRQHandler+0x32c>
 8001b60:	2b40      	cmp	r3, #64	; 0x40
 8001b62:	d017      	beq.n	8001b94 <HAL_CAN_IRQHandler+0x30c>
 8001b64:	d826      	bhi.n	8001bb4 <HAL_CAN_IRQHandler+0x32c>
 8001b66:	2b30      	cmp	r3, #48	; 0x30
 8001b68:	d00f      	beq.n	8001b8a <HAL_CAN_IRQHandler+0x302>
 8001b6a:	d823      	bhi.n	8001bb4 <HAL_CAN_IRQHandler+0x32c>
 8001b6c:	2b10      	cmp	r3, #16
 8001b6e:	d002      	beq.n	8001b76 <HAL_CAN_IRQHandler+0x2ee>
 8001b70:	2b20      	cmp	r3, #32
 8001b72:	d005      	beq.n	8001b80 <HAL_CAN_IRQHandler+0x2f8>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 8001b74:	e01e      	b.n	8001bb4 <HAL_CAN_IRQHandler+0x32c>
            errorcode |= HAL_CAN_ERROR_STF;
 8001b76:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b78:	2208      	movs	r2, #8
 8001b7a:	4313      	orrs	r3, r2
 8001b7c:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001b7e:	e01a      	b.n	8001bb6 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_FOR;
 8001b80:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b82:	2210      	movs	r2, #16
 8001b84:	4313      	orrs	r3, r2
 8001b86:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001b88:	e015      	b.n	8001bb6 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_ACK;
 8001b8a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b8c:	2220      	movs	r2, #32
 8001b8e:	4313      	orrs	r3, r2
 8001b90:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001b92:	e010      	b.n	8001bb6 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BR;
 8001b94:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001b96:	2240      	movs	r2, #64	; 0x40
 8001b98:	4313      	orrs	r3, r2
 8001b9a:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001b9c:	e00b      	b.n	8001bb6 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_BD;
 8001b9e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001ba0:	2280      	movs	r2, #128	; 0x80
 8001ba2:	4313      	orrs	r3, r2
 8001ba4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001ba6:	e006      	b.n	8001bb6 <HAL_CAN_IRQHandler+0x32e>
            errorcode |= HAL_CAN_ERROR_CRC;
 8001ba8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001baa:	2280      	movs	r2, #128	; 0x80
 8001bac:	0052      	lsls	r2, r2, #1
 8001bae:	4313      	orrs	r3, r2
 8001bb0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 8001bb2:	e000      	b.n	8001bb6 <HAL_CAN_IRQHandler+0x32e>
            break;
 8001bb4:	46c0      	nop			; (mov r8, r8)
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 8001bb6:	687b      	ldr	r3, [r7, #4]
 8001bb8:	681b      	ldr	r3, [r3, #0]
 8001bba:	699a      	ldr	r2, [r3, #24]
 8001bbc:	687b      	ldr	r3, [r7, #4]
 8001bbe:	681b      	ldr	r3, [r3, #0]
 8001bc0:	2170      	movs	r1, #112	; 0x70
 8001bc2:	438a      	bics	r2, r1
 8001bc4:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 8001bc6:	687b      	ldr	r3, [r7, #4]
 8001bc8:	681b      	ldr	r3, [r3, #0]
 8001bca:	2204      	movs	r2, #4
 8001bcc:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 8001bce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bd0:	2b00      	cmp	r3, #0
 8001bd2:	d009      	beq.n	8001be8 <HAL_CAN_IRQHandler+0x360>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001bd8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001bda:	431a      	orrs	r2, r3
 8001bdc:	687b      	ldr	r3, [r7, #4]
 8001bde:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 8001be0:	687b      	ldr	r3, [r7, #4]
 8001be2:	0018      	movs	r0, r3
 8001be4:	f000 f85c 	bl	8001ca0 <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8001be8:	46c0      	nop			; (mov r8, r8)
 8001bea:	46bd      	mov	sp, r7
 8001bec:	b00a      	add	sp, #40	; 0x28
 8001bee:	bd80      	pop	{r7, pc}

08001bf0 <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	b082      	sub	sp, #8
 8001bf4:	af00      	add	r7, sp, #0
 8001bf6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8001bf8:	46c0      	nop			; (mov r8, r8)
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	b002      	add	sp, #8
 8001bfe:	bd80      	pop	{r7, pc}

08001c00 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001c00:	b580      	push	{r7, lr}
 8001c02:	b082      	sub	sp, #8
 8001c04:	af00      	add	r7, sp, #0
 8001c06:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8001c08:	46c0      	nop			; (mov r8, r8)
 8001c0a:	46bd      	mov	sp, r7
 8001c0c:	b002      	add	sp, #8
 8001c0e:	bd80      	pop	{r7, pc}

08001c10 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8001c10:	b580      	push	{r7, lr}
 8001c12:	b082      	sub	sp, #8
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 8001c18:	46c0      	nop			; (mov r8, r8)
 8001c1a:	46bd      	mov	sp, r7
 8001c1c:	b002      	add	sp, #8
 8001c1e:	bd80      	pop	{r7, pc}

08001c20 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b082      	sub	sp, #8
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8001c28:	46c0      	nop			; (mov r8, r8)
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	b002      	add	sp, #8
 8001c2e:	bd80      	pop	{r7, pc}

08001c30 <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b082      	sub	sp, #8
 8001c34:	af00      	add	r7, sp, #0
 8001c36:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8001c38:	46c0      	nop			; (mov r8, r8)
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	b002      	add	sp, #8
 8001c3e:	bd80      	pop	{r7, pc}

08001c40 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b082      	sub	sp, #8
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8001c48:	46c0      	nop			; (mov r8, r8)
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	b002      	add	sp, #8
 8001c4e:	bd80      	pop	{r7, pc}

08001c50 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 8001c50:	b580      	push	{r7, lr}
 8001c52:	b082      	sub	sp, #8
 8001c54:	af00      	add	r7, sp, #0
 8001c56:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 8001c58:	46c0      	nop			; (mov r8, r8)
 8001c5a:	46bd      	mov	sp, r7
 8001c5c:	b002      	add	sp, #8
 8001c5e:	bd80      	pop	{r7, pc}

08001c60 <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8001c60:	b580      	push	{r7, lr}
 8001c62:	b082      	sub	sp, #8
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 8001c68:	46c0      	nop			; (mov r8, r8)
 8001c6a:	46bd      	mov	sp, r7
 8001c6c:	b002      	add	sp, #8
 8001c6e:	bd80      	pop	{r7, pc}

08001c70 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	b082      	sub	sp, #8
 8001c74:	af00      	add	r7, sp, #0
 8001c76:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 8001c78:	46c0      	nop			; (mov r8, r8)
 8001c7a:	46bd      	mov	sp, r7
 8001c7c:	b002      	add	sp, #8
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	b082      	sub	sp, #8
 8001c84:	af00      	add	r7, sp, #0
 8001c86:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 8001c88:	46c0      	nop			; (mov r8, r8)
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	b002      	add	sp, #8
 8001c8e:	bd80      	pop	{r7, pc}

08001c90 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 8001c90:	b580      	push	{r7, lr}
 8001c92:	b082      	sub	sp, #8
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8001c98:	46c0      	nop			; (mov r8, r8)
 8001c9a:	46bd      	mov	sp, r7
 8001c9c:	b002      	add	sp, #8
 8001c9e:	bd80      	pop	{r7, pc}

08001ca0 <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 8001ca0:	b580      	push	{r7, lr}
 8001ca2:	b082      	sub	sp, #8
 8001ca4:	af00      	add	r7, sp, #0
 8001ca6:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8001ca8:	46c0      	nop			; (mov r8, r8)
 8001caa:	46bd      	mov	sp, r7
 8001cac:	b002      	add	sp, #8
 8001cae:	bd80      	pop	{r7, pc}

08001cb0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b082      	sub	sp, #8
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	0002      	movs	r2, r0
 8001cb8:	1dfb      	adds	r3, r7, #7
 8001cba:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001cbc:	1dfb      	adds	r3, r7, #7
 8001cbe:	781b      	ldrb	r3, [r3, #0]
 8001cc0:	2b7f      	cmp	r3, #127	; 0x7f
 8001cc2:	d809      	bhi.n	8001cd8 <__NVIC_EnableIRQ+0x28>
  {
    NVIC->ISER[0U] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001cc4:	1dfb      	adds	r3, r7, #7
 8001cc6:	781b      	ldrb	r3, [r3, #0]
 8001cc8:	001a      	movs	r2, r3
 8001cca:	231f      	movs	r3, #31
 8001ccc:	401a      	ands	r2, r3
 8001cce:	4b04      	ldr	r3, [pc, #16]	; (8001ce0 <__NVIC_EnableIRQ+0x30>)
 8001cd0:	2101      	movs	r1, #1
 8001cd2:	4091      	lsls	r1, r2
 8001cd4:	000a      	movs	r2, r1
 8001cd6:	601a      	str	r2, [r3, #0]
  }
}
 8001cd8:	46c0      	nop			; (mov r8, r8)
 8001cda:	46bd      	mov	sp, r7
 8001cdc:	b002      	add	sp, #8
 8001cde:	bd80      	pop	{r7, pc}
 8001ce0:	e000e100 	.word	0xe000e100

08001ce4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001ce4:	b590      	push	{r4, r7, lr}
 8001ce6:	b083      	sub	sp, #12
 8001ce8:	af00      	add	r7, sp, #0
 8001cea:	0002      	movs	r2, r0
 8001cec:	6039      	str	r1, [r7, #0]
 8001cee:	1dfb      	adds	r3, r7, #7
 8001cf0:	701a      	strb	r2, [r3, #0]
  if ((int32_t)(IRQn) >= 0)
 8001cf2:	1dfb      	adds	r3, r7, #7
 8001cf4:	781b      	ldrb	r3, [r3, #0]
 8001cf6:	2b7f      	cmp	r3, #127	; 0x7f
 8001cf8:	d828      	bhi.n	8001d4c <__NVIC_SetPriority+0x68>
  {
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001cfa:	4a2f      	ldr	r2, [pc, #188]	; (8001db8 <__NVIC_SetPriority+0xd4>)
 8001cfc:	1dfb      	adds	r3, r7, #7
 8001cfe:	781b      	ldrb	r3, [r3, #0]
 8001d00:	b25b      	sxtb	r3, r3
 8001d02:	089b      	lsrs	r3, r3, #2
 8001d04:	33c0      	adds	r3, #192	; 0xc0
 8001d06:	009b      	lsls	r3, r3, #2
 8001d08:	589b      	ldr	r3, [r3, r2]
 8001d0a:	1dfa      	adds	r2, r7, #7
 8001d0c:	7812      	ldrb	r2, [r2, #0]
 8001d0e:	0011      	movs	r1, r2
 8001d10:	2203      	movs	r2, #3
 8001d12:	400a      	ands	r2, r1
 8001d14:	00d2      	lsls	r2, r2, #3
 8001d16:	21ff      	movs	r1, #255	; 0xff
 8001d18:	4091      	lsls	r1, r2
 8001d1a:	000a      	movs	r2, r1
 8001d1c:	43d2      	mvns	r2, r2
 8001d1e:	401a      	ands	r2, r3
 8001d20:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001d22:	683b      	ldr	r3, [r7, #0]
 8001d24:	019b      	lsls	r3, r3, #6
 8001d26:	22ff      	movs	r2, #255	; 0xff
 8001d28:	401a      	ands	r2, r3
 8001d2a:	1dfb      	adds	r3, r7, #7
 8001d2c:	781b      	ldrb	r3, [r3, #0]
 8001d2e:	0018      	movs	r0, r3
 8001d30:	2303      	movs	r3, #3
 8001d32:	4003      	ands	r3, r0
 8001d34:	00db      	lsls	r3, r3, #3
 8001d36:	409a      	lsls	r2, r3
    NVIC->IP[_IP_IDX(IRQn)]  = ((uint32_t)(NVIC->IP[_IP_IDX(IRQn)]  & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d38:	481f      	ldr	r0, [pc, #124]	; (8001db8 <__NVIC_SetPriority+0xd4>)
 8001d3a:	1dfb      	adds	r3, r7, #7
 8001d3c:	781b      	ldrb	r3, [r3, #0]
 8001d3e:	b25b      	sxtb	r3, r3
 8001d40:	089b      	lsrs	r3, r3, #2
 8001d42:	430a      	orrs	r2, r1
 8001d44:	33c0      	adds	r3, #192	; 0xc0
 8001d46:	009b      	lsls	r3, r3, #2
 8001d48:	501a      	str	r2, [r3, r0]
  else
  {
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
  }
}
 8001d4a:	e031      	b.n	8001db0 <__NVIC_SetPriority+0xcc>
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d4c:	4a1b      	ldr	r2, [pc, #108]	; (8001dbc <__NVIC_SetPriority+0xd8>)
 8001d4e:	1dfb      	adds	r3, r7, #7
 8001d50:	781b      	ldrb	r3, [r3, #0]
 8001d52:	0019      	movs	r1, r3
 8001d54:	230f      	movs	r3, #15
 8001d56:	400b      	ands	r3, r1
 8001d58:	3b08      	subs	r3, #8
 8001d5a:	089b      	lsrs	r3, r3, #2
 8001d5c:	3306      	adds	r3, #6
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	18d3      	adds	r3, r2, r3
 8001d62:	3304      	adds	r3, #4
 8001d64:	681b      	ldr	r3, [r3, #0]
 8001d66:	1dfa      	adds	r2, r7, #7
 8001d68:	7812      	ldrb	r2, [r2, #0]
 8001d6a:	0011      	movs	r1, r2
 8001d6c:	2203      	movs	r2, #3
 8001d6e:	400a      	ands	r2, r1
 8001d70:	00d2      	lsls	r2, r2, #3
 8001d72:	21ff      	movs	r1, #255	; 0xff
 8001d74:	4091      	lsls	r1, r2
 8001d76:	000a      	movs	r2, r1
 8001d78:	43d2      	mvns	r2, r2
 8001d7a:	401a      	ands	r2, r3
 8001d7c:	0011      	movs	r1, r2
       (((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL) << _BIT_SHIFT(IRQn)));
 8001d7e:	683b      	ldr	r3, [r7, #0]
 8001d80:	019b      	lsls	r3, r3, #6
 8001d82:	22ff      	movs	r2, #255	; 0xff
 8001d84:	401a      	ands	r2, r3
 8001d86:	1dfb      	adds	r3, r7, #7
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	0018      	movs	r0, r3
 8001d8c:	2303      	movs	r3, #3
 8001d8e:	4003      	ands	r3, r0
 8001d90:	00db      	lsls	r3, r3, #3
 8001d92:	409a      	lsls	r2, r3
    SCB->SHP[_SHP_IDX(IRQn)] = ((uint32_t)(SCB->SHP[_SHP_IDX(IRQn)] & ~(0xFFUL << _BIT_SHIFT(IRQn))) |
 8001d94:	4809      	ldr	r0, [pc, #36]	; (8001dbc <__NVIC_SetPriority+0xd8>)
 8001d96:	1dfb      	adds	r3, r7, #7
 8001d98:	781b      	ldrb	r3, [r3, #0]
 8001d9a:	001c      	movs	r4, r3
 8001d9c:	230f      	movs	r3, #15
 8001d9e:	4023      	ands	r3, r4
 8001da0:	3b08      	subs	r3, #8
 8001da2:	089b      	lsrs	r3, r3, #2
 8001da4:	430a      	orrs	r2, r1
 8001da6:	3306      	adds	r3, #6
 8001da8:	009b      	lsls	r3, r3, #2
 8001daa:	18c3      	adds	r3, r0, r3
 8001dac:	3304      	adds	r3, #4
 8001dae:	601a      	str	r2, [r3, #0]
}
 8001db0:	46c0      	nop			; (mov r8, r8)
 8001db2:	46bd      	mov	sp, r7
 8001db4:	b003      	add	sp, #12
 8001db6:	bd90      	pop	{r4, r7, pc}
 8001db8:	e000e100 	.word	0xe000e100
 8001dbc:	e000ed00 	.word	0xe000ed00

08001dc0 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001dc0:	b580      	push	{r7, lr}
 8001dc2:	b082      	sub	sp, #8
 8001dc4:	af00      	add	r7, sp, #0
 8001dc6:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001dc8:	687b      	ldr	r3, [r7, #4]
 8001dca:	1e5a      	subs	r2, r3, #1
 8001dcc:	2380      	movs	r3, #128	; 0x80
 8001dce:	045b      	lsls	r3, r3, #17
 8001dd0:	429a      	cmp	r2, r3
 8001dd2:	d301      	bcc.n	8001dd8 <SysTick_Config+0x18>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001dd4:	2301      	movs	r3, #1
 8001dd6:	e010      	b.n	8001dfa <SysTick_Config+0x3a>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001dd8:	4b0a      	ldr	r3, [pc, #40]	; (8001e04 <SysTick_Config+0x44>)
 8001dda:	687a      	ldr	r2, [r7, #4]
 8001ddc:	3a01      	subs	r2, #1
 8001dde:	605a      	str	r2, [r3, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001de0:	2301      	movs	r3, #1
 8001de2:	425b      	negs	r3, r3
 8001de4:	2103      	movs	r1, #3
 8001de6:	0018      	movs	r0, r3
 8001de8:	f7ff ff7c 	bl	8001ce4 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001dec:	4b05      	ldr	r3, [pc, #20]	; (8001e04 <SysTick_Config+0x44>)
 8001dee:	2200      	movs	r2, #0
 8001df0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001df2:	4b04      	ldr	r3, [pc, #16]	; (8001e04 <SysTick_Config+0x44>)
 8001df4:	2207      	movs	r2, #7
 8001df6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001df8:	2300      	movs	r3, #0
}
 8001dfa:	0018      	movs	r0, r3
 8001dfc:	46bd      	mov	sp, r7
 8001dfe:	b002      	add	sp, #8
 8001e00:	bd80      	pop	{r7, pc}
 8001e02:	46c0      	nop			; (mov r8, r8)
 8001e04:	e000e010 	.word	0xe000e010

08001e08 <HAL_NVIC_SetPriority>:
  *         with stm32f0xx devices, this parameter is a dummy value and it is ignored, because 
  *         no subpriority supported in Cortex M0 based products.   
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001e08:	b580      	push	{r7, lr}
 8001e0a:	b084      	sub	sp, #16
 8001e0c:	af00      	add	r7, sp, #0
 8001e0e:	60b9      	str	r1, [r7, #8]
 8001e10:	607a      	str	r2, [r7, #4]
 8001e12:	210f      	movs	r1, #15
 8001e14:	187b      	adds	r3, r7, r1
 8001e16:	1c02      	adds	r2, r0, #0
 8001e18:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  NVIC_SetPriority(IRQn,PreemptPriority);
 8001e1a:	68ba      	ldr	r2, [r7, #8]
 8001e1c:	187b      	adds	r3, r7, r1
 8001e1e:	781b      	ldrb	r3, [r3, #0]
 8001e20:	b25b      	sxtb	r3, r3
 8001e22:	0011      	movs	r1, r2
 8001e24:	0018      	movs	r0, r3
 8001e26:	f7ff ff5d 	bl	8001ce4 <__NVIC_SetPriority>
}
 8001e2a:	46c0      	nop			; (mov r8, r8)
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	b004      	add	sp, #16
 8001e30:	bd80      	pop	{r7, pc}

08001e32 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f0xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e32:	b580      	push	{r7, lr}
 8001e34:	b082      	sub	sp, #8
 8001e36:	af00      	add	r7, sp, #0
 8001e38:	0002      	movs	r2, r0
 8001e3a:	1dfb      	adds	r3, r7, #7
 8001e3c:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e3e:	1dfb      	adds	r3, r7, #7
 8001e40:	781b      	ldrb	r3, [r3, #0]
 8001e42:	b25b      	sxtb	r3, r3
 8001e44:	0018      	movs	r0, r3
 8001e46:	f7ff ff33 	bl	8001cb0 <__NVIC_EnableIRQ>
}
 8001e4a:	46c0      	nop			; (mov r8, r8)
 8001e4c:	46bd      	mov	sp, r7
 8001e4e:	b002      	add	sp, #8
 8001e50:	bd80      	pop	{r7, pc}

08001e52 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e52:	b580      	push	{r7, lr}
 8001e54:	b082      	sub	sp, #8
 8001e56:	af00      	add	r7, sp, #0
 8001e58:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e5a:	687b      	ldr	r3, [r7, #4]
 8001e5c:	0018      	movs	r0, r3
 8001e5e:	f7ff ffaf 	bl	8001dc0 <SysTick_Config>
 8001e62:	0003      	movs	r3, r0
}
 8001e64:	0018      	movs	r0, r3
 8001e66:	46bd      	mov	sp, r7
 8001e68:	b002      	add	sp, #8
 8001e6a:	bd80      	pop	{r7, pc}

08001e6c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001e6c:	b580      	push	{r7, lr}
 8001e6e:	b086      	sub	sp, #24
 8001e70:	af00      	add	r7, sp, #0
 8001e72:	6078      	str	r0, [r7, #4]
 8001e74:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8001e76:	2300      	movs	r3, #0
 8001e78:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8001e7a:	e155      	b.n	8002128 <HAL_GPIO_Init+0x2bc>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8001e7c:	683b      	ldr	r3, [r7, #0]
 8001e7e:	681b      	ldr	r3, [r3, #0]
 8001e80:	2101      	movs	r1, #1
 8001e82:	697a      	ldr	r2, [r7, #20]
 8001e84:	4091      	lsls	r1, r2
 8001e86:	000a      	movs	r2, r1
 8001e88:	4013      	ands	r3, r2
 8001e8a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8001e8c:	68fb      	ldr	r3, [r7, #12]
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d100      	bne.n	8001e94 <HAL_GPIO_Init+0x28>
 8001e92:	e146      	b.n	8002122 <HAL_GPIO_Init+0x2b6>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001e94:	683b      	ldr	r3, [r7, #0]
 8001e96:	685b      	ldr	r3, [r3, #4]
 8001e98:	2203      	movs	r2, #3
 8001e9a:	4013      	ands	r3, r2
 8001e9c:	2b01      	cmp	r3, #1
 8001e9e:	d005      	beq.n	8001eac <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8001ea0:	683b      	ldr	r3, [r7, #0]
 8001ea2:	685b      	ldr	r3, [r3, #4]
 8001ea4:	2203      	movs	r2, #3
 8001ea6:	4013      	ands	r3, r2
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8001ea8:	2b02      	cmp	r3, #2
 8001eaa:	d130      	bne.n	8001f0e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	689b      	ldr	r3, [r3, #8]
 8001eb0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2u));
 8001eb2:	697b      	ldr	r3, [r7, #20]
 8001eb4:	005b      	lsls	r3, r3, #1
 8001eb6:	2203      	movs	r2, #3
 8001eb8:	409a      	lsls	r2, r3
 8001eba:	0013      	movs	r3, r2
 8001ebc:	43da      	mvns	r2, r3
 8001ebe:	693b      	ldr	r3, [r7, #16]
 8001ec0:	4013      	ands	r3, r2
 8001ec2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8001ec4:	683b      	ldr	r3, [r7, #0]
 8001ec6:	68da      	ldr	r2, [r3, #12]
 8001ec8:	697b      	ldr	r3, [r7, #20]
 8001eca:	005b      	lsls	r3, r3, #1
 8001ecc:	409a      	lsls	r2, r3
 8001ece:	0013      	movs	r3, r2
 8001ed0:	693a      	ldr	r2, [r7, #16]
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	693a      	ldr	r2, [r7, #16]
 8001eda:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	685b      	ldr	r3, [r3, #4]
 8001ee0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	697b      	ldr	r3, [r7, #20]
 8001ee6:	409a      	lsls	r2, r3
 8001ee8:	0013      	movs	r3, r2
 8001eea:	43da      	mvns	r2, r3
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	4013      	ands	r3, r2
 8001ef0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ef2:	683b      	ldr	r3, [r7, #0]
 8001ef4:	685b      	ldr	r3, [r3, #4]
 8001ef6:	091b      	lsrs	r3, r3, #4
 8001ef8:	2201      	movs	r2, #1
 8001efa:	401a      	ands	r2, r3
 8001efc:	697b      	ldr	r3, [r7, #20]
 8001efe:	409a      	lsls	r2, r3
 8001f00:	0013      	movs	r3, r2
 8001f02:	693a      	ldr	r2, [r7, #16]
 8001f04:	4313      	orrs	r3, r2
 8001f06:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001f08:	687b      	ldr	r3, [r7, #4]
 8001f0a:	693a      	ldr	r2, [r7, #16]
 8001f0c:	605a      	str	r2, [r3, #4]
      }
      
      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001f0e:	683b      	ldr	r3, [r7, #0]
 8001f10:	685b      	ldr	r3, [r3, #4]
 8001f12:	2203      	movs	r2, #3
 8001f14:	4013      	ands	r3, r2
 8001f16:	2b03      	cmp	r3, #3
 8001f18:	d017      	beq.n	8001f4a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001f1a:	687b      	ldr	r3, [r7, #4]
 8001f1c:	68db      	ldr	r3, [r3, #12]
 8001f1e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2u));
 8001f20:	697b      	ldr	r3, [r7, #20]
 8001f22:	005b      	lsls	r3, r3, #1
 8001f24:	2203      	movs	r2, #3
 8001f26:	409a      	lsls	r2, r3
 8001f28:	0013      	movs	r3, r2
 8001f2a:	43da      	mvns	r2, r3
 8001f2c:	693b      	ldr	r3, [r7, #16]
 8001f2e:	4013      	ands	r3, r2
 8001f30:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2u));
 8001f32:	683b      	ldr	r3, [r7, #0]
 8001f34:	689a      	ldr	r2, [r3, #8]
 8001f36:	697b      	ldr	r3, [r7, #20]
 8001f38:	005b      	lsls	r3, r3, #1
 8001f3a:	409a      	lsls	r2, r3
 8001f3c:	0013      	movs	r3, r2
 8001f3e:	693a      	ldr	r2, [r7, #16]
 8001f40:	4313      	orrs	r3, r2
 8001f42:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	693a      	ldr	r2, [r7, #16]
 8001f48:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001f4a:	683b      	ldr	r3, [r7, #0]
 8001f4c:	685b      	ldr	r3, [r3, #4]
 8001f4e:	2203      	movs	r2, #3
 8001f50:	4013      	ands	r3, r2
 8001f52:	2b02      	cmp	r3, #2
 8001f54:	d123      	bne.n	8001f9e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	08da      	lsrs	r2, r3, #3
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	3208      	adds	r2, #8
 8001f5e:	0092      	lsls	r2, r2, #2
 8001f60:	58d3      	ldr	r3, [r2, r3]
 8001f62:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	2207      	movs	r2, #7
 8001f68:	4013      	ands	r3, r2
 8001f6a:	009b      	lsls	r3, r3, #2
 8001f6c:	220f      	movs	r2, #15
 8001f6e:	409a      	lsls	r2, r3
 8001f70:	0013      	movs	r3, r2
 8001f72:	43da      	mvns	r2, r3
 8001f74:	693b      	ldr	r3, [r7, #16]
 8001f76:	4013      	ands	r3, r2
 8001f78:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8001f7a:	683b      	ldr	r3, [r7, #0]
 8001f7c:	691a      	ldr	r2, [r3, #16]
 8001f7e:	697b      	ldr	r3, [r7, #20]
 8001f80:	2107      	movs	r1, #7
 8001f82:	400b      	ands	r3, r1
 8001f84:	009b      	lsls	r3, r3, #2
 8001f86:	409a      	lsls	r2, r3
 8001f88:	0013      	movs	r3, r2
 8001f8a:	693a      	ldr	r2, [r7, #16]
 8001f8c:	4313      	orrs	r3, r2
 8001f8e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8001f90:	697b      	ldr	r3, [r7, #20]
 8001f92:	08da      	lsrs	r2, r3, #3
 8001f94:	687b      	ldr	r3, [r7, #4]
 8001f96:	3208      	adds	r2, #8
 8001f98:	0092      	lsls	r2, r2, #2
 8001f9a:	6939      	ldr	r1, [r7, #16]
 8001f9c:	50d1      	str	r1, [r2, r3]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	681b      	ldr	r3, [r3, #0]
 8001fa2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2u));
 8001fa4:	697b      	ldr	r3, [r7, #20]
 8001fa6:	005b      	lsls	r3, r3, #1
 8001fa8:	2203      	movs	r2, #3
 8001faa:	409a      	lsls	r2, r3
 8001fac:	0013      	movs	r3, r2
 8001fae:	43da      	mvns	r2, r3
 8001fb0:	693b      	ldr	r3, [r7, #16]
 8001fb2:	4013      	ands	r3, r2
 8001fb4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8001fb6:	683b      	ldr	r3, [r7, #0]
 8001fb8:	685b      	ldr	r3, [r3, #4]
 8001fba:	2203      	movs	r2, #3
 8001fbc:	401a      	ands	r2, r3
 8001fbe:	697b      	ldr	r3, [r7, #20]
 8001fc0:	005b      	lsls	r3, r3, #1
 8001fc2:	409a      	lsls	r2, r3
 8001fc4:	0013      	movs	r3, r2
 8001fc6:	693a      	ldr	r2, [r7, #16]
 8001fc8:	4313      	orrs	r3, r2
 8001fca:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8001fcc:	687b      	ldr	r3, [r7, #4]
 8001fce:	693a      	ldr	r2, [r7, #16]
 8001fd0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	685a      	ldr	r2, [r3, #4]
 8001fd6:	23c0      	movs	r3, #192	; 0xc0
 8001fd8:	029b      	lsls	r3, r3, #10
 8001fda:	4013      	ands	r3, r2
 8001fdc:	d100      	bne.n	8001fe0 <HAL_GPIO_Init+0x174>
 8001fde:	e0a0      	b.n	8002122 <HAL_GPIO_Init+0x2b6>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001fe0:	4b57      	ldr	r3, [pc, #348]	; (8002140 <HAL_GPIO_Init+0x2d4>)
 8001fe2:	699a      	ldr	r2, [r3, #24]
 8001fe4:	4b56      	ldr	r3, [pc, #344]	; (8002140 <HAL_GPIO_Init+0x2d4>)
 8001fe6:	2101      	movs	r1, #1
 8001fe8:	430a      	orrs	r2, r1
 8001fea:	619a      	str	r2, [r3, #24]
 8001fec:	4b54      	ldr	r3, [pc, #336]	; (8002140 <HAL_GPIO_Init+0x2d4>)
 8001fee:	699b      	ldr	r3, [r3, #24]
 8001ff0:	2201      	movs	r2, #1
 8001ff2:	4013      	ands	r3, r2
 8001ff4:	60bb      	str	r3, [r7, #8]
 8001ff6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8001ff8:	4a52      	ldr	r2, [pc, #328]	; (8002144 <HAL_GPIO_Init+0x2d8>)
 8001ffa:	697b      	ldr	r3, [r7, #20]
 8001ffc:	089b      	lsrs	r3, r3, #2
 8001ffe:	3302      	adds	r3, #2
 8002000:	009b      	lsls	r3, r3, #2
 8002002:	589b      	ldr	r3, [r3, r2]
 8002004:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8002006:	697b      	ldr	r3, [r7, #20]
 8002008:	2203      	movs	r2, #3
 800200a:	4013      	ands	r3, r2
 800200c:	009b      	lsls	r3, r3, #2
 800200e:	220f      	movs	r2, #15
 8002010:	409a      	lsls	r2, r3
 8002012:	0013      	movs	r3, r2
 8002014:	43da      	mvns	r2, r3
 8002016:	693b      	ldr	r3, [r7, #16]
 8002018:	4013      	ands	r3, r2
 800201a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800201c:	687a      	ldr	r2, [r7, #4]
 800201e:	2390      	movs	r3, #144	; 0x90
 8002020:	05db      	lsls	r3, r3, #23
 8002022:	429a      	cmp	r2, r3
 8002024:	d019      	beq.n	800205a <HAL_GPIO_Init+0x1ee>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	4a47      	ldr	r2, [pc, #284]	; (8002148 <HAL_GPIO_Init+0x2dc>)
 800202a:	4293      	cmp	r3, r2
 800202c:	d013      	beq.n	8002056 <HAL_GPIO_Init+0x1ea>
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	4a46      	ldr	r2, [pc, #280]	; (800214c <HAL_GPIO_Init+0x2e0>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d00d      	beq.n	8002052 <HAL_GPIO_Init+0x1e6>
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	4a45      	ldr	r2, [pc, #276]	; (8002150 <HAL_GPIO_Init+0x2e4>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d007      	beq.n	800204e <HAL_GPIO_Init+0x1e2>
 800203e:	687b      	ldr	r3, [r7, #4]
 8002040:	4a44      	ldr	r2, [pc, #272]	; (8002154 <HAL_GPIO_Init+0x2e8>)
 8002042:	4293      	cmp	r3, r2
 8002044:	d101      	bne.n	800204a <HAL_GPIO_Init+0x1de>
 8002046:	2304      	movs	r3, #4
 8002048:	e008      	b.n	800205c <HAL_GPIO_Init+0x1f0>
 800204a:	2305      	movs	r3, #5
 800204c:	e006      	b.n	800205c <HAL_GPIO_Init+0x1f0>
 800204e:	2303      	movs	r3, #3
 8002050:	e004      	b.n	800205c <HAL_GPIO_Init+0x1f0>
 8002052:	2302      	movs	r3, #2
 8002054:	e002      	b.n	800205c <HAL_GPIO_Init+0x1f0>
 8002056:	2301      	movs	r3, #1
 8002058:	e000      	b.n	800205c <HAL_GPIO_Init+0x1f0>
 800205a:	2300      	movs	r3, #0
 800205c:	697a      	ldr	r2, [r7, #20]
 800205e:	2103      	movs	r1, #3
 8002060:	400a      	ands	r2, r1
 8002062:	0092      	lsls	r2, r2, #2
 8002064:	4093      	lsls	r3, r2
 8002066:	693a      	ldr	r2, [r7, #16]
 8002068:	4313      	orrs	r3, r2
 800206a:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800206c:	4935      	ldr	r1, [pc, #212]	; (8002144 <HAL_GPIO_Init+0x2d8>)
 800206e:	697b      	ldr	r3, [r7, #20]
 8002070:	089b      	lsrs	r3, r3, #2
 8002072:	3302      	adds	r3, #2
 8002074:	009b      	lsls	r3, r3, #2
 8002076:	693a      	ldr	r2, [r7, #16]
 8002078:	505a      	str	r2, [r3, r1]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 800207a:	4b37      	ldr	r3, [pc, #220]	; (8002158 <HAL_GPIO_Init+0x2ec>)
 800207c:	681b      	ldr	r3, [r3, #0]
 800207e:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002080:	68fb      	ldr	r3, [r7, #12]
 8002082:	43da      	mvns	r2, r3
 8002084:	693b      	ldr	r3, [r7, #16]
 8002086:	4013      	ands	r3, r2
 8002088:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 800208a:	683b      	ldr	r3, [r7, #0]
 800208c:	685a      	ldr	r2, [r3, #4]
 800208e:	2380      	movs	r3, #128	; 0x80
 8002090:	025b      	lsls	r3, r3, #9
 8002092:	4013      	ands	r3, r2
 8002094:	d003      	beq.n	800209e <HAL_GPIO_Init+0x232>
        {
          temp |= iocurrent;
 8002096:	693a      	ldr	r2, [r7, #16]
 8002098:	68fb      	ldr	r3, [r7, #12]
 800209a:	4313      	orrs	r3, r2
 800209c:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR = temp;
 800209e:	4b2e      	ldr	r3, [pc, #184]	; (8002158 <HAL_GPIO_Init+0x2ec>)
 80020a0:	693a      	ldr	r2, [r7, #16]
 80020a2:	601a      	str	r2, [r3, #0]

        temp = EXTI->EMR;
 80020a4:	4b2c      	ldr	r3, [pc, #176]	; (8002158 <HAL_GPIO_Init+0x2ec>)
 80020a6:	685b      	ldr	r3, [r3, #4]
 80020a8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	43da      	mvns	r2, r3
 80020ae:	693b      	ldr	r3, [r7, #16]
 80020b0:	4013      	ands	r3, r2
 80020b2:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80020b4:	683b      	ldr	r3, [r7, #0]
 80020b6:	685a      	ldr	r2, [r3, #4]
 80020b8:	2380      	movs	r3, #128	; 0x80
 80020ba:	029b      	lsls	r3, r3, #10
 80020bc:	4013      	ands	r3, r2
 80020be:	d003      	beq.n	80020c8 <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 80020c0:	693a      	ldr	r2, [r7, #16]
 80020c2:	68fb      	ldr	r3, [r7, #12]
 80020c4:	4313      	orrs	r3, r2
 80020c6:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR = temp;
 80020c8:	4b23      	ldr	r3, [pc, #140]	; (8002158 <HAL_GPIO_Init+0x2ec>)
 80020ca:	693a      	ldr	r2, [r7, #16]
 80020cc:	605a      	str	r2, [r3, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80020ce:	4b22      	ldr	r3, [pc, #136]	; (8002158 <HAL_GPIO_Init+0x2ec>)
 80020d0:	689b      	ldr	r3, [r3, #8]
 80020d2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020d4:	68fb      	ldr	r3, [r7, #12]
 80020d6:	43da      	mvns	r2, r3
 80020d8:	693b      	ldr	r3, [r7, #16]
 80020da:	4013      	ands	r3, r2
 80020dc:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80020de:	683b      	ldr	r3, [r7, #0]
 80020e0:	685a      	ldr	r2, [r3, #4]
 80020e2:	2380      	movs	r3, #128	; 0x80
 80020e4:	035b      	lsls	r3, r3, #13
 80020e6:	4013      	ands	r3, r2
 80020e8:	d003      	beq.n	80020f2 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 80020ea:	693a      	ldr	r2, [r7, #16]
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	4313      	orrs	r3, r2
 80020f0:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR = temp;
 80020f2:	4b19      	ldr	r3, [pc, #100]	; (8002158 <HAL_GPIO_Init+0x2ec>)
 80020f4:	693a      	ldr	r2, [r7, #16]
 80020f6:	609a      	str	r2, [r3, #8]

        temp = EXTI->FTSR;
 80020f8:	4b17      	ldr	r3, [pc, #92]	; (8002158 <HAL_GPIO_Init+0x2ec>)
 80020fa:	68db      	ldr	r3, [r3, #12]
 80020fc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80020fe:	68fb      	ldr	r3, [r7, #12]
 8002100:	43da      	mvns	r2, r3
 8002102:	693b      	ldr	r3, [r7, #16]
 8002104:	4013      	ands	r3, r2
 8002106:	613b      	str	r3, [r7, #16]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	685a      	ldr	r2, [r3, #4]
 800210c:	2380      	movs	r3, #128	; 0x80
 800210e:	039b      	lsls	r3, r3, #14
 8002110:	4013      	ands	r3, r2
 8002112:	d003      	beq.n	800211c <HAL_GPIO_Init+0x2b0>
        {
          temp |= iocurrent;
 8002114:	693a      	ldr	r2, [r7, #16]
 8002116:	68fb      	ldr	r3, [r7, #12]
 8002118:	4313      	orrs	r3, r2
 800211a:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR = temp;
 800211c:	4b0e      	ldr	r3, [pc, #56]	; (8002158 <HAL_GPIO_Init+0x2ec>)
 800211e:	693a      	ldr	r2, [r7, #16]
 8002120:	60da      	str	r2, [r3, #12]
      }
    }

    position++;
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	3301      	adds	r3, #1
 8002126:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002128:	683b      	ldr	r3, [r7, #0]
 800212a:	681a      	ldr	r2, [r3, #0]
 800212c:	697b      	ldr	r3, [r7, #20]
 800212e:	40da      	lsrs	r2, r3
 8002130:	1e13      	subs	r3, r2, #0
 8002132:	d000      	beq.n	8002136 <HAL_GPIO_Init+0x2ca>
 8002134:	e6a2      	b.n	8001e7c <HAL_GPIO_Init+0x10>
  } 
}
 8002136:	46c0      	nop			; (mov r8, r8)
 8002138:	46c0      	nop			; (mov r8, r8)
 800213a:	46bd      	mov	sp, r7
 800213c:	b006      	add	sp, #24
 800213e:	bd80      	pop	{r7, pc}
 8002140:	40021000 	.word	0x40021000
 8002144:	40010000 	.word	0x40010000
 8002148:	48000400 	.word	0x48000400
 800214c:	48000800 	.word	0x48000800
 8002150:	48000c00 	.word	0x48000c00
 8002154:	48001000 	.word	0x48001000
 8002158:	40010400 	.word	0x40010400

0800215c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800215c:	b580      	push	{r7, lr}
 800215e:	b082      	sub	sp, #8
 8002160:	af00      	add	r7, sp, #0
 8002162:	6078      	str	r0, [r7, #4]
 8002164:	0008      	movs	r0, r1
 8002166:	0011      	movs	r1, r2
 8002168:	1cbb      	adds	r3, r7, #2
 800216a:	1c02      	adds	r2, r0, #0
 800216c:	801a      	strh	r2, [r3, #0]
 800216e:	1c7b      	adds	r3, r7, #1
 8002170:	1c0a      	adds	r2, r1, #0
 8002172:	701a      	strb	r2, [r3, #0]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002174:	1c7b      	adds	r3, r7, #1
 8002176:	781b      	ldrb	r3, [r3, #0]
 8002178:	2b00      	cmp	r3, #0
 800217a:	d004      	beq.n	8002186 <HAL_GPIO_WritePin+0x2a>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800217c:	1cbb      	adds	r3, r7, #2
 800217e:	881a      	ldrh	r2, [r3, #0]
 8002180:	687b      	ldr	r3, [r7, #4]
 8002182:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8002184:	e003      	b.n	800218e <HAL_GPIO_WritePin+0x32>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8002186:	1cbb      	adds	r3, r7, #2
 8002188:	881a      	ldrh	r2, [r3, #0]
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800218e:	46c0      	nop			; (mov r8, r8)
 8002190:	46bd      	mov	sp, r7
 8002192:	b002      	add	sp, #8
 8002194:	bd80      	pop	{r7, pc}
	...

08002198 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	b088      	sub	sp, #32
 800219c:	af00      	add	r7, sp, #0
 800219e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  uint32_t pll_config2;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80021a0:	687b      	ldr	r3, [r7, #4]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d102      	bne.n	80021ac <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 80021a6:	2301      	movs	r3, #1
 80021a8:	f000 fb76 	bl	8002898 <HAL_RCC_OscConfig+0x700>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	681b      	ldr	r3, [r3, #0]
 80021b0:	2201      	movs	r2, #1
 80021b2:	4013      	ands	r3, r2
 80021b4:	d100      	bne.n	80021b8 <HAL_RCC_OscConfig+0x20>
 80021b6:	e08e      	b.n	80022d6 <HAL_RCC_OscConfig+0x13e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE) 
 80021b8:	4bc5      	ldr	r3, [pc, #788]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 80021ba:	685b      	ldr	r3, [r3, #4]
 80021bc:	220c      	movs	r2, #12
 80021be:	4013      	ands	r3, r2
 80021c0:	2b04      	cmp	r3, #4
 80021c2:	d00e      	beq.n	80021e2 <HAL_RCC_OscConfig+0x4a>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80021c4:	4bc2      	ldr	r3, [pc, #776]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 80021c6:	685b      	ldr	r3, [r3, #4]
 80021c8:	220c      	movs	r2, #12
 80021ca:	4013      	ands	r3, r2
 80021cc:	2b08      	cmp	r3, #8
 80021ce:	d117      	bne.n	8002200 <HAL_RCC_OscConfig+0x68>
 80021d0:	4bbf      	ldr	r3, [pc, #764]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 80021d2:	685a      	ldr	r2, [r3, #4]
 80021d4:	23c0      	movs	r3, #192	; 0xc0
 80021d6:	025b      	lsls	r3, r3, #9
 80021d8:	401a      	ands	r2, r3
 80021da:	2380      	movs	r3, #128	; 0x80
 80021dc:	025b      	lsls	r3, r3, #9
 80021de:	429a      	cmp	r2, r3
 80021e0:	d10e      	bne.n	8002200 <HAL_RCC_OscConfig+0x68>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80021e2:	4bbb      	ldr	r3, [pc, #748]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 80021e4:	681a      	ldr	r2, [r3, #0]
 80021e6:	2380      	movs	r3, #128	; 0x80
 80021e8:	029b      	lsls	r3, r3, #10
 80021ea:	4013      	ands	r3, r2
 80021ec:	d100      	bne.n	80021f0 <HAL_RCC_OscConfig+0x58>
 80021ee:	e071      	b.n	80022d4 <HAL_RCC_OscConfig+0x13c>
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	685b      	ldr	r3, [r3, #4]
 80021f4:	2b00      	cmp	r3, #0
 80021f6:	d000      	beq.n	80021fa <HAL_RCC_OscConfig+0x62>
 80021f8:	e06c      	b.n	80022d4 <HAL_RCC_OscConfig+0x13c>
      {
        return HAL_ERROR;
 80021fa:	2301      	movs	r3, #1
 80021fc:	f000 fb4c 	bl	8002898 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	685b      	ldr	r3, [r3, #4]
 8002204:	2b01      	cmp	r3, #1
 8002206:	d107      	bne.n	8002218 <HAL_RCC_OscConfig+0x80>
 8002208:	4bb1      	ldr	r3, [pc, #708]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 800220a:	681a      	ldr	r2, [r3, #0]
 800220c:	4bb0      	ldr	r3, [pc, #704]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 800220e:	2180      	movs	r1, #128	; 0x80
 8002210:	0249      	lsls	r1, r1, #9
 8002212:	430a      	orrs	r2, r1
 8002214:	601a      	str	r2, [r3, #0]
 8002216:	e02f      	b.n	8002278 <HAL_RCC_OscConfig+0xe0>
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	685b      	ldr	r3, [r3, #4]
 800221c:	2b00      	cmp	r3, #0
 800221e:	d10c      	bne.n	800223a <HAL_RCC_OscConfig+0xa2>
 8002220:	4bab      	ldr	r3, [pc, #684]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 8002222:	681a      	ldr	r2, [r3, #0]
 8002224:	4baa      	ldr	r3, [pc, #680]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 8002226:	49ab      	ldr	r1, [pc, #684]	; (80024d4 <HAL_RCC_OscConfig+0x33c>)
 8002228:	400a      	ands	r2, r1
 800222a:	601a      	str	r2, [r3, #0]
 800222c:	4ba8      	ldr	r3, [pc, #672]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 800222e:	681a      	ldr	r2, [r3, #0]
 8002230:	4ba7      	ldr	r3, [pc, #668]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 8002232:	49a9      	ldr	r1, [pc, #676]	; (80024d8 <HAL_RCC_OscConfig+0x340>)
 8002234:	400a      	ands	r2, r1
 8002236:	601a      	str	r2, [r3, #0]
 8002238:	e01e      	b.n	8002278 <HAL_RCC_OscConfig+0xe0>
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	685b      	ldr	r3, [r3, #4]
 800223e:	2b05      	cmp	r3, #5
 8002240:	d10e      	bne.n	8002260 <HAL_RCC_OscConfig+0xc8>
 8002242:	4ba3      	ldr	r3, [pc, #652]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 8002244:	681a      	ldr	r2, [r3, #0]
 8002246:	4ba2      	ldr	r3, [pc, #648]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 8002248:	2180      	movs	r1, #128	; 0x80
 800224a:	02c9      	lsls	r1, r1, #11
 800224c:	430a      	orrs	r2, r1
 800224e:	601a      	str	r2, [r3, #0]
 8002250:	4b9f      	ldr	r3, [pc, #636]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 8002252:	681a      	ldr	r2, [r3, #0]
 8002254:	4b9e      	ldr	r3, [pc, #632]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 8002256:	2180      	movs	r1, #128	; 0x80
 8002258:	0249      	lsls	r1, r1, #9
 800225a:	430a      	orrs	r2, r1
 800225c:	601a      	str	r2, [r3, #0]
 800225e:	e00b      	b.n	8002278 <HAL_RCC_OscConfig+0xe0>
 8002260:	4b9b      	ldr	r3, [pc, #620]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 8002262:	681a      	ldr	r2, [r3, #0]
 8002264:	4b9a      	ldr	r3, [pc, #616]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 8002266:	499b      	ldr	r1, [pc, #620]	; (80024d4 <HAL_RCC_OscConfig+0x33c>)
 8002268:	400a      	ands	r2, r1
 800226a:	601a      	str	r2, [r3, #0]
 800226c:	4b98      	ldr	r3, [pc, #608]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 800226e:	681a      	ldr	r2, [r3, #0]
 8002270:	4b97      	ldr	r3, [pc, #604]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 8002272:	4999      	ldr	r1, [pc, #612]	; (80024d8 <HAL_RCC_OscConfig+0x340>)
 8002274:	400a      	ands	r2, r1
 8002276:	601a      	str	r2, [r3, #0]
      

       /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	685b      	ldr	r3, [r3, #4]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d014      	beq.n	80022aa <HAL_RCC_OscConfig+0x112>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002280:	f7fe fc50 	bl	8000b24 <HAL_GetTick>
 8002284:	0003      	movs	r3, r0
 8002286:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002288:	e008      	b.n	800229c <HAL_RCC_OscConfig+0x104>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800228a:	f7fe fc4b 	bl	8000b24 <HAL_GetTick>
 800228e:	0002      	movs	r2, r0
 8002290:	69bb      	ldr	r3, [r7, #24]
 8002292:	1ad3      	subs	r3, r2, r3
 8002294:	2b64      	cmp	r3, #100	; 0x64
 8002296:	d901      	bls.n	800229c <HAL_RCC_OscConfig+0x104>
          {
            return HAL_TIMEOUT;
 8002298:	2303      	movs	r3, #3
 800229a:	e2fd      	b.n	8002898 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800229c:	4b8c      	ldr	r3, [pc, #560]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 800229e:	681a      	ldr	r2, [r3, #0]
 80022a0:	2380      	movs	r3, #128	; 0x80
 80022a2:	029b      	lsls	r3, r3, #10
 80022a4:	4013      	ands	r3, r2
 80022a6:	d0f0      	beq.n	800228a <HAL_RCC_OscConfig+0xf2>
 80022a8:	e015      	b.n	80022d6 <HAL_RCC_OscConfig+0x13e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80022aa:	f7fe fc3b 	bl	8000b24 <HAL_GetTick>
 80022ae:	0003      	movs	r3, r0
 80022b0:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSE is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022b2:	e008      	b.n	80022c6 <HAL_RCC_OscConfig+0x12e>
        {
           if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80022b4:	f7fe fc36 	bl	8000b24 <HAL_GetTick>
 80022b8:	0002      	movs	r2, r0
 80022ba:	69bb      	ldr	r3, [r7, #24]
 80022bc:	1ad3      	subs	r3, r2, r3
 80022be:	2b64      	cmp	r3, #100	; 0x64
 80022c0:	d901      	bls.n	80022c6 <HAL_RCC_OscConfig+0x12e>
          {
            return HAL_TIMEOUT;
 80022c2:	2303      	movs	r3, #3
 80022c4:	e2e8      	b.n	8002898 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80022c6:	4b82      	ldr	r3, [pc, #520]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 80022c8:	681a      	ldr	r2, [r3, #0]
 80022ca:	2380      	movs	r3, #128	; 0x80
 80022cc:	029b      	lsls	r3, r3, #10
 80022ce:	4013      	ands	r3, r2
 80022d0:	d1f0      	bne.n	80022b4 <HAL_RCC_OscConfig+0x11c>
 80022d2:	e000      	b.n	80022d6 <HAL_RCC_OscConfig+0x13e>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80022d4:	46c0      	nop			; (mov r8, r8)
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	681b      	ldr	r3, [r3, #0]
 80022da:	2202      	movs	r2, #2
 80022dc:	4013      	ands	r3, r2
 80022de:	d100      	bne.n	80022e2 <HAL_RCC_OscConfig+0x14a>
 80022e0:	e06c      	b.n	80023bc <HAL_RCC_OscConfig+0x224>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));
    
    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */ 
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI) 
 80022e2:	4b7b      	ldr	r3, [pc, #492]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	220c      	movs	r2, #12
 80022e8:	4013      	ands	r3, r2
 80022ea:	d00e      	beq.n	800230a <HAL_RCC_OscConfig+0x172>
       || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI)))
 80022ec:	4b78      	ldr	r3, [pc, #480]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 80022ee:	685b      	ldr	r3, [r3, #4]
 80022f0:	220c      	movs	r2, #12
 80022f2:	4013      	ands	r3, r2
 80022f4:	2b08      	cmp	r3, #8
 80022f6:	d11f      	bne.n	8002338 <HAL_RCC_OscConfig+0x1a0>
 80022f8:	4b75      	ldr	r3, [pc, #468]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 80022fa:	685a      	ldr	r2, [r3, #4]
 80022fc:	23c0      	movs	r3, #192	; 0xc0
 80022fe:	025b      	lsls	r3, r3, #9
 8002300:	401a      	ands	r2, r3
 8002302:	2380      	movs	r3, #128	; 0x80
 8002304:	021b      	lsls	r3, r3, #8
 8002306:	429a      	cmp	r2, r3
 8002308:	d116      	bne.n	8002338 <HAL_RCC_OscConfig+0x1a0>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800230a:	4b71      	ldr	r3, [pc, #452]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 800230c:	681b      	ldr	r3, [r3, #0]
 800230e:	2202      	movs	r2, #2
 8002310:	4013      	ands	r3, r2
 8002312:	d005      	beq.n	8002320 <HAL_RCC_OscConfig+0x188>
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	68db      	ldr	r3, [r3, #12]
 8002318:	2b01      	cmp	r3, #1
 800231a:	d001      	beq.n	8002320 <HAL_RCC_OscConfig+0x188>
      {
        return HAL_ERROR;
 800231c:	2301      	movs	r3, #1
 800231e:	e2bb      	b.n	8002898 <HAL_RCC_OscConfig+0x700>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002320:	4b6b      	ldr	r3, [pc, #428]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 8002322:	681b      	ldr	r3, [r3, #0]
 8002324:	22f8      	movs	r2, #248	; 0xf8
 8002326:	4393      	bics	r3, r2
 8002328:	0019      	movs	r1, r3
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	691b      	ldr	r3, [r3, #16]
 800232e:	00da      	lsls	r2, r3, #3
 8002330:	4b67      	ldr	r3, [pc, #412]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 8002332:	430a      	orrs	r2, r1
 8002334:	601a      	str	r2, [r3, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002336:	e041      	b.n	80023bc <HAL_RCC_OscConfig+0x224>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002338:	687b      	ldr	r3, [r7, #4]
 800233a:	68db      	ldr	r3, [r3, #12]
 800233c:	2b00      	cmp	r3, #0
 800233e:	d024      	beq.n	800238a <HAL_RCC_OscConfig+0x1f2>
      {
       /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002340:	4b63      	ldr	r3, [pc, #396]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 8002342:	681a      	ldr	r2, [r3, #0]
 8002344:	4b62      	ldr	r3, [pc, #392]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 8002346:	2101      	movs	r1, #1
 8002348:	430a      	orrs	r2, r1
 800234a:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800234c:	f7fe fbea 	bl	8000b24 <HAL_GetTick>
 8002350:	0003      	movs	r3, r0
 8002352:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002354:	e008      	b.n	8002368 <HAL_RCC_OscConfig+0x1d0>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002356:	f7fe fbe5 	bl	8000b24 <HAL_GetTick>
 800235a:	0002      	movs	r2, r0
 800235c:	69bb      	ldr	r3, [r7, #24]
 800235e:	1ad3      	subs	r3, r2, r3
 8002360:	2b02      	cmp	r3, #2
 8002362:	d901      	bls.n	8002368 <HAL_RCC_OscConfig+0x1d0>
          {
            return HAL_TIMEOUT;
 8002364:	2303      	movs	r3, #3
 8002366:	e297      	b.n	8002898 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002368:	4b59      	ldr	r3, [pc, #356]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 800236a:	681b      	ldr	r3, [r3, #0]
 800236c:	2202      	movs	r2, #2
 800236e:	4013      	ands	r3, r2
 8002370:	d0f1      	beq.n	8002356 <HAL_RCC_OscConfig+0x1be>
          }
        }
                
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002372:	4b57      	ldr	r3, [pc, #348]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 8002374:	681b      	ldr	r3, [r3, #0]
 8002376:	22f8      	movs	r2, #248	; 0xf8
 8002378:	4393      	bics	r3, r2
 800237a:	0019      	movs	r1, r3
 800237c:	687b      	ldr	r3, [r7, #4]
 800237e:	691b      	ldr	r3, [r3, #16]
 8002380:	00da      	lsls	r2, r3, #3
 8002382:	4b53      	ldr	r3, [pc, #332]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 8002384:	430a      	orrs	r2, r1
 8002386:	601a      	str	r2, [r3, #0]
 8002388:	e018      	b.n	80023bc <HAL_RCC_OscConfig+0x224>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800238a:	4b51      	ldr	r3, [pc, #324]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 800238c:	681a      	ldr	r2, [r3, #0]
 800238e:	4b50      	ldr	r3, [pc, #320]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 8002390:	2101      	movs	r1, #1
 8002392:	438a      	bics	r2, r1
 8002394:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002396:	f7fe fbc5 	bl	8000b24 <HAL_GetTick>
 800239a:	0003      	movs	r3, r0
 800239c:	61bb      	str	r3, [r7, #24]
        
        /* Wait till HSI is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800239e:	e008      	b.n	80023b2 <HAL_RCC_OscConfig+0x21a>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80023a0:	f7fe fbc0 	bl	8000b24 <HAL_GetTick>
 80023a4:	0002      	movs	r2, r0
 80023a6:	69bb      	ldr	r3, [r7, #24]
 80023a8:	1ad3      	subs	r3, r2, r3
 80023aa:	2b02      	cmp	r3, #2
 80023ac:	d901      	bls.n	80023b2 <HAL_RCC_OscConfig+0x21a>
          {
            return HAL_TIMEOUT;
 80023ae:	2303      	movs	r3, #3
 80023b0:	e272      	b.n	8002898 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80023b2:	4b47      	ldr	r3, [pc, #284]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	2202      	movs	r2, #2
 80023b8:	4013      	ands	r3, r2
 80023ba:	d1f1      	bne.n	80023a0 <HAL_RCC_OscConfig+0x208>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80023bc:	687b      	ldr	r3, [r7, #4]
 80023be:	681b      	ldr	r3, [r3, #0]
 80023c0:	2208      	movs	r2, #8
 80023c2:	4013      	ands	r3, r2
 80023c4:	d036      	beq.n	8002434 <HAL_RCC_OscConfig+0x29c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));
    
    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	69db      	ldr	r3, [r3, #28]
 80023ca:	2b00      	cmp	r3, #0
 80023cc:	d019      	beq.n	8002402 <HAL_RCC_OscConfig+0x26a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80023ce:	4b40      	ldr	r3, [pc, #256]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 80023d0:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80023d2:	4b3f      	ldr	r3, [pc, #252]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 80023d4:	2101      	movs	r1, #1
 80023d6:	430a      	orrs	r2, r1
 80023d8:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80023da:	f7fe fba3 	bl	8000b24 <HAL_GetTick>
 80023de:	0003      	movs	r3, r0
 80023e0:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023e2:	e008      	b.n	80023f6 <HAL_RCC_OscConfig+0x25e>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80023e4:	f7fe fb9e 	bl	8000b24 <HAL_GetTick>
 80023e8:	0002      	movs	r2, r0
 80023ea:	69bb      	ldr	r3, [r7, #24]
 80023ec:	1ad3      	subs	r3, r2, r3
 80023ee:	2b02      	cmp	r3, #2
 80023f0:	d901      	bls.n	80023f6 <HAL_RCC_OscConfig+0x25e>
        {
          return HAL_TIMEOUT;
 80023f2:	2303      	movs	r3, #3
 80023f4:	e250      	b.n	8002898 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80023f6:	4b36      	ldr	r3, [pc, #216]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 80023f8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80023fa:	2202      	movs	r2, #2
 80023fc:	4013      	ands	r3, r2
 80023fe:	d0f1      	beq.n	80023e4 <HAL_RCC_OscConfig+0x24c>
 8002400:	e018      	b.n	8002434 <HAL_RCC_OscConfig+0x29c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002402:	4b33      	ldr	r3, [pc, #204]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 8002404:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002406:	4b32      	ldr	r3, [pc, #200]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 8002408:	2101      	movs	r1, #1
 800240a:	438a      	bics	r2, r1
 800240c:	625a      	str	r2, [r3, #36]	; 0x24
      
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800240e:	f7fe fb89 	bl	8000b24 <HAL_GetTick>
 8002412:	0003      	movs	r3, r0
 8002414:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSI is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002416:	e008      	b.n	800242a <HAL_RCC_OscConfig+0x292>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002418:	f7fe fb84 	bl	8000b24 <HAL_GetTick>
 800241c:	0002      	movs	r2, r0
 800241e:	69bb      	ldr	r3, [r7, #24]
 8002420:	1ad3      	subs	r3, r2, r3
 8002422:	2b02      	cmp	r3, #2
 8002424:	d901      	bls.n	800242a <HAL_RCC_OscConfig+0x292>
        {
          return HAL_TIMEOUT;
 8002426:	2303      	movs	r3, #3
 8002428:	e236      	b.n	8002898 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800242a:	4b29      	ldr	r3, [pc, #164]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 800242c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800242e:	2202      	movs	r2, #2
 8002430:	4013      	ands	r3, r2
 8002432:	d1f1      	bne.n	8002418 <HAL_RCC_OscConfig+0x280>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/ 
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002434:	687b      	ldr	r3, [r7, #4]
 8002436:	681b      	ldr	r3, [r3, #0]
 8002438:	2204      	movs	r2, #4
 800243a:	4013      	ands	r3, r2
 800243c:	d100      	bne.n	8002440 <HAL_RCC_OscConfig+0x2a8>
 800243e:	e0b5      	b.n	80025ac <HAL_RCC_OscConfig+0x414>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002440:	201f      	movs	r0, #31
 8002442:	183b      	adds	r3, r7, r0
 8002444:	2200      	movs	r2, #0
 8002446:	701a      	strb	r2, [r3, #0]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002448:	4b21      	ldr	r3, [pc, #132]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 800244a:	69da      	ldr	r2, [r3, #28]
 800244c:	2380      	movs	r3, #128	; 0x80
 800244e:	055b      	lsls	r3, r3, #21
 8002450:	4013      	ands	r3, r2
 8002452:	d110      	bne.n	8002476 <HAL_RCC_OscConfig+0x2de>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002454:	4b1e      	ldr	r3, [pc, #120]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 8002456:	69da      	ldr	r2, [r3, #28]
 8002458:	4b1d      	ldr	r3, [pc, #116]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 800245a:	2180      	movs	r1, #128	; 0x80
 800245c:	0549      	lsls	r1, r1, #21
 800245e:	430a      	orrs	r2, r1
 8002460:	61da      	str	r2, [r3, #28]
 8002462:	4b1b      	ldr	r3, [pc, #108]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 8002464:	69da      	ldr	r2, [r3, #28]
 8002466:	2380      	movs	r3, #128	; 0x80
 8002468:	055b      	lsls	r3, r3, #21
 800246a:	4013      	ands	r3, r2
 800246c:	60fb      	str	r3, [r7, #12]
 800246e:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8002470:	183b      	adds	r3, r7, r0
 8002472:	2201      	movs	r2, #1
 8002474:	701a      	strb	r2, [r3, #0]
    }
    
    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002476:	4b19      	ldr	r3, [pc, #100]	; (80024dc <HAL_RCC_OscConfig+0x344>)
 8002478:	681a      	ldr	r2, [r3, #0]
 800247a:	2380      	movs	r3, #128	; 0x80
 800247c:	005b      	lsls	r3, r3, #1
 800247e:	4013      	ands	r3, r2
 8002480:	d11a      	bne.n	80024b8 <HAL_RCC_OscConfig+0x320>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002482:	4b16      	ldr	r3, [pc, #88]	; (80024dc <HAL_RCC_OscConfig+0x344>)
 8002484:	681a      	ldr	r2, [r3, #0]
 8002486:	4b15      	ldr	r3, [pc, #84]	; (80024dc <HAL_RCC_OscConfig+0x344>)
 8002488:	2180      	movs	r1, #128	; 0x80
 800248a:	0049      	lsls	r1, r1, #1
 800248c:	430a      	orrs	r2, r1
 800248e:	601a      	str	r2, [r3, #0]
      
      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002490:	f7fe fb48 	bl	8000b24 <HAL_GetTick>
 8002494:	0003      	movs	r3, r0
 8002496:	61bb      	str	r3, [r7, #24]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002498:	e008      	b.n	80024ac <HAL_RCC_OscConfig+0x314>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800249a:	f7fe fb43 	bl	8000b24 <HAL_GetTick>
 800249e:	0002      	movs	r2, r0
 80024a0:	69bb      	ldr	r3, [r7, #24]
 80024a2:	1ad3      	subs	r3, r2, r3
 80024a4:	2b64      	cmp	r3, #100	; 0x64
 80024a6:	d901      	bls.n	80024ac <HAL_RCC_OscConfig+0x314>
        {
          return HAL_TIMEOUT;
 80024a8:	2303      	movs	r3, #3
 80024aa:	e1f5      	b.n	8002898 <HAL_RCC_OscConfig+0x700>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80024ac:	4b0b      	ldr	r3, [pc, #44]	; (80024dc <HAL_RCC_OscConfig+0x344>)
 80024ae:	681a      	ldr	r2, [r3, #0]
 80024b0:	2380      	movs	r3, #128	; 0x80
 80024b2:	005b      	lsls	r3, r3, #1
 80024b4:	4013      	ands	r3, r2
 80024b6:	d0f0      	beq.n	800249a <HAL_RCC_OscConfig+0x302>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	689b      	ldr	r3, [r3, #8]
 80024bc:	2b01      	cmp	r3, #1
 80024be:	d10f      	bne.n	80024e0 <HAL_RCC_OscConfig+0x348>
 80024c0:	4b03      	ldr	r3, [pc, #12]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 80024c2:	6a1a      	ldr	r2, [r3, #32]
 80024c4:	4b02      	ldr	r3, [pc, #8]	; (80024d0 <HAL_RCC_OscConfig+0x338>)
 80024c6:	2101      	movs	r1, #1
 80024c8:	430a      	orrs	r2, r1
 80024ca:	621a      	str	r2, [r3, #32]
 80024cc:	e036      	b.n	800253c <HAL_RCC_OscConfig+0x3a4>
 80024ce:	46c0      	nop			; (mov r8, r8)
 80024d0:	40021000 	.word	0x40021000
 80024d4:	fffeffff 	.word	0xfffeffff
 80024d8:	fffbffff 	.word	0xfffbffff
 80024dc:	40007000 	.word	0x40007000
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	689b      	ldr	r3, [r3, #8]
 80024e4:	2b00      	cmp	r3, #0
 80024e6:	d10c      	bne.n	8002502 <HAL_RCC_OscConfig+0x36a>
 80024e8:	4bca      	ldr	r3, [pc, #808]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 80024ea:	6a1a      	ldr	r2, [r3, #32]
 80024ec:	4bc9      	ldr	r3, [pc, #804]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 80024ee:	2101      	movs	r1, #1
 80024f0:	438a      	bics	r2, r1
 80024f2:	621a      	str	r2, [r3, #32]
 80024f4:	4bc7      	ldr	r3, [pc, #796]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 80024f6:	6a1a      	ldr	r2, [r3, #32]
 80024f8:	4bc6      	ldr	r3, [pc, #792]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 80024fa:	2104      	movs	r1, #4
 80024fc:	438a      	bics	r2, r1
 80024fe:	621a      	str	r2, [r3, #32]
 8002500:	e01c      	b.n	800253c <HAL_RCC_OscConfig+0x3a4>
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	689b      	ldr	r3, [r3, #8]
 8002506:	2b05      	cmp	r3, #5
 8002508:	d10c      	bne.n	8002524 <HAL_RCC_OscConfig+0x38c>
 800250a:	4bc2      	ldr	r3, [pc, #776]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 800250c:	6a1a      	ldr	r2, [r3, #32]
 800250e:	4bc1      	ldr	r3, [pc, #772]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 8002510:	2104      	movs	r1, #4
 8002512:	430a      	orrs	r2, r1
 8002514:	621a      	str	r2, [r3, #32]
 8002516:	4bbf      	ldr	r3, [pc, #764]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 8002518:	6a1a      	ldr	r2, [r3, #32]
 800251a:	4bbe      	ldr	r3, [pc, #760]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 800251c:	2101      	movs	r1, #1
 800251e:	430a      	orrs	r2, r1
 8002520:	621a      	str	r2, [r3, #32]
 8002522:	e00b      	b.n	800253c <HAL_RCC_OscConfig+0x3a4>
 8002524:	4bbb      	ldr	r3, [pc, #748]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 8002526:	6a1a      	ldr	r2, [r3, #32]
 8002528:	4bba      	ldr	r3, [pc, #744]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 800252a:	2101      	movs	r1, #1
 800252c:	438a      	bics	r2, r1
 800252e:	621a      	str	r2, [r3, #32]
 8002530:	4bb8      	ldr	r3, [pc, #736]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 8002532:	6a1a      	ldr	r2, [r3, #32]
 8002534:	4bb7      	ldr	r3, [pc, #732]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 8002536:	2104      	movs	r1, #4
 8002538:	438a      	bics	r2, r1
 800253a:	621a      	str	r2, [r3, #32]
    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800253c:	687b      	ldr	r3, [r7, #4]
 800253e:	689b      	ldr	r3, [r3, #8]
 8002540:	2b00      	cmp	r3, #0
 8002542:	d014      	beq.n	800256e <HAL_RCC_OscConfig+0x3d6>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002544:	f7fe faee 	bl	8000b24 <HAL_GetTick>
 8002548:	0003      	movs	r3, r0
 800254a:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800254c:	e009      	b.n	8002562 <HAL_RCC_OscConfig+0x3ca>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 800254e:	f7fe fae9 	bl	8000b24 <HAL_GetTick>
 8002552:	0002      	movs	r2, r0
 8002554:	69bb      	ldr	r3, [r7, #24]
 8002556:	1ad3      	subs	r3, r2, r3
 8002558:	4aaf      	ldr	r2, [pc, #700]	; (8002818 <HAL_RCC_OscConfig+0x680>)
 800255a:	4293      	cmp	r3, r2
 800255c:	d901      	bls.n	8002562 <HAL_RCC_OscConfig+0x3ca>
        {
          return HAL_TIMEOUT;
 800255e:	2303      	movs	r3, #3
 8002560:	e19a      	b.n	8002898 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002562:	4bac      	ldr	r3, [pc, #688]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 8002564:	6a1b      	ldr	r3, [r3, #32]
 8002566:	2202      	movs	r2, #2
 8002568:	4013      	ands	r3, r2
 800256a:	d0f0      	beq.n	800254e <HAL_RCC_OscConfig+0x3b6>
 800256c:	e013      	b.n	8002596 <HAL_RCC_OscConfig+0x3fe>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800256e:	f7fe fad9 	bl	8000b24 <HAL_GetTick>
 8002572:	0003      	movs	r3, r0
 8002574:	61bb      	str	r3, [r7, #24]
      
      /* Wait till LSE is disabled */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002576:	e009      	b.n	800258c <HAL_RCC_OscConfig+0x3f4>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002578:	f7fe fad4 	bl	8000b24 <HAL_GetTick>
 800257c:	0002      	movs	r2, r0
 800257e:	69bb      	ldr	r3, [r7, #24]
 8002580:	1ad3      	subs	r3, r2, r3
 8002582:	4aa5      	ldr	r2, [pc, #660]	; (8002818 <HAL_RCC_OscConfig+0x680>)
 8002584:	4293      	cmp	r3, r2
 8002586:	d901      	bls.n	800258c <HAL_RCC_OscConfig+0x3f4>
        {
          return HAL_TIMEOUT;
 8002588:	2303      	movs	r3, #3
 800258a:	e185      	b.n	8002898 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800258c:	4ba1      	ldr	r3, [pc, #644]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 800258e:	6a1b      	ldr	r3, [r3, #32]
 8002590:	2202      	movs	r2, #2
 8002592:	4013      	ands	r3, r2
 8002594:	d1f0      	bne.n	8002578 <HAL_RCC_OscConfig+0x3e0>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if(pwrclkchanged == SET)
 8002596:	231f      	movs	r3, #31
 8002598:	18fb      	adds	r3, r7, r3
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	2b01      	cmp	r3, #1
 800259e:	d105      	bne.n	80025ac <HAL_RCC_OscConfig+0x414>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80025a0:	4b9c      	ldr	r3, [pc, #624]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 80025a2:	69da      	ldr	r2, [r3, #28]
 80025a4:	4b9b      	ldr	r3, [pc, #620]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 80025a6:	499d      	ldr	r1, [pc, #628]	; (800281c <HAL_RCC_OscConfig+0x684>)
 80025a8:	400a      	ands	r2, r1
 80025aa:	61da      	str	r2, [r3, #28]
    }
  }

  /*----------------------------- HSI14 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI14) == RCC_OSCILLATORTYPE_HSI14)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	2210      	movs	r2, #16
 80025b2:	4013      	ands	r3, r2
 80025b4:	d063      	beq.n	800267e <HAL_RCC_OscConfig+0x4e6>
    /* Check the parameters */
    assert_param(IS_RCC_HSI14(RCC_OscInitStruct->HSI14State));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSI14CalibrationValue));

    /* Check the HSI14 State */
    if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ON)
 80025b6:	687b      	ldr	r3, [r7, #4]
 80025b8:	695b      	ldr	r3, [r3, #20]
 80025ba:	2b01      	cmp	r3, #1
 80025bc:	d12a      	bne.n	8002614 <HAL_RCC_OscConfig+0x47c>
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 80025be:	4b95      	ldr	r3, [pc, #596]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 80025c0:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025c2:	4b94      	ldr	r3, [pc, #592]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 80025c4:	2104      	movs	r1, #4
 80025c6:	430a      	orrs	r2, r1
 80025c8:	635a      	str	r2, [r3, #52]	; 0x34

      /* Enable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_ENABLE();
 80025ca:	4b92      	ldr	r3, [pc, #584]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 80025cc:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80025ce:	4b91      	ldr	r3, [pc, #580]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 80025d0:	2101      	movs	r1, #1
 80025d2:	430a      	orrs	r2, r1
 80025d4:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025d6:	f7fe faa5 	bl	8000b24 <HAL_GetTick>
 80025da:	0003      	movs	r3, r0
 80025dc:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80025de:	e008      	b.n	80025f2 <HAL_RCC_OscConfig+0x45a>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 80025e0:	f7fe faa0 	bl	8000b24 <HAL_GetTick>
 80025e4:	0002      	movs	r2, r0
 80025e6:	69bb      	ldr	r3, [r7, #24]
 80025e8:	1ad3      	subs	r3, r2, r3
 80025ea:	2b02      	cmp	r3, #2
 80025ec:	d901      	bls.n	80025f2 <HAL_RCC_OscConfig+0x45a>
        {
          return HAL_TIMEOUT;
 80025ee:	2303      	movs	r3, #3
 80025f0:	e152      	b.n	8002898 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) == RESET)
 80025f2:	4b88      	ldr	r3, [pc, #544]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 80025f4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80025f6:	2202      	movs	r2, #2
 80025f8:	4013      	ands	r3, r2
 80025fa:	d0f1      	beq.n	80025e0 <HAL_RCC_OscConfig+0x448>
        }      
      } 

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 80025fc:	4b85      	ldr	r3, [pc, #532]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 80025fe:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002600:	22f8      	movs	r2, #248	; 0xf8
 8002602:	4393      	bics	r3, r2
 8002604:	0019      	movs	r1, r3
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	699b      	ldr	r3, [r3, #24]
 800260a:	00da      	lsls	r2, r3, #3
 800260c:	4b81      	ldr	r3, [pc, #516]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 800260e:	430a      	orrs	r2, r1
 8002610:	635a      	str	r2, [r3, #52]	; 0x34
 8002612:	e034      	b.n	800267e <HAL_RCC_OscConfig+0x4e6>
    }
    else if(RCC_OscInitStruct->HSI14State == RCC_HSI14_ADC_CONTROL)
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	695b      	ldr	r3, [r3, #20]
 8002618:	3305      	adds	r3, #5
 800261a:	d111      	bne.n	8002640 <HAL_RCC_OscConfig+0x4a8>
    {
      /* Enable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_ENABLE();
 800261c:	4b7d      	ldr	r3, [pc, #500]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 800261e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002620:	4b7c      	ldr	r3, [pc, #496]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 8002622:	2104      	movs	r1, #4
 8002624:	438a      	bics	r2, r1
 8002626:	635a      	str	r2, [r3, #52]	; 0x34

      /* Adjusts the Internal High Speed oscillator 14Mhz (HSI14) calibration value. */
      __HAL_RCC_HSI14_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSI14CalibrationValue);
 8002628:	4b7a      	ldr	r3, [pc, #488]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 800262a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800262c:	22f8      	movs	r2, #248	; 0xf8
 800262e:	4393      	bics	r3, r2
 8002630:	0019      	movs	r1, r3
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	699b      	ldr	r3, [r3, #24]
 8002636:	00da      	lsls	r2, r3, #3
 8002638:	4b76      	ldr	r3, [pc, #472]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 800263a:	430a      	orrs	r2, r1
 800263c:	635a      	str	r2, [r3, #52]	; 0x34
 800263e:	e01e      	b.n	800267e <HAL_RCC_OscConfig+0x4e6>
    }
    else
    {
      /* Disable ADC control of the Internal High Speed oscillator HSI14 */
      __HAL_RCC_HSI14ADC_DISABLE();
 8002640:	4b74      	ldr	r3, [pc, #464]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 8002642:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002644:	4b73      	ldr	r3, [pc, #460]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 8002646:	2104      	movs	r1, #4
 8002648:	430a      	orrs	r2, r1
 800264a:	635a      	str	r2, [r3, #52]	; 0x34

      /* Disable the Internal High Speed oscillator (HSI). */
      __HAL_RCC_HSI14_DISABLE();
 800264c:	4b71      	ldr	r3, [pc, #452]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 800264e:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002650:	4b70      	ldr	r3, [pc, #448]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 8002652:	2101      	movs	r1, #1
 8002654:	438a      	bics	r2, r1
 8002656:	635a      	str	r2, [r3, #52]	; 0x34

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002658:	f7fe fa64 	bl	8000b24 <HAL_GetTick>
 800265c:	0003      	movs	r3, r0
 800265e:	61bb      	str	r3, [r7, #24]
      
      /* Wait till HSI is ready */  
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002660:	e008      	b.n	8002674 <HAL_RCC_OscConfig+0x4dc>
      {
        if((HAL_GetTick() - tickstart) > HSI14_TIMEOUT_VALUE)
 8002662:	f7fe fa5f 	bl	8000b24 <HAL_GetTick>
 8002666:	0002      	movs	r2, r0
 8002668:	69bb      	ldr	r3, [r7, #24]
 800266a:	1ad3      	subs	r3, r2, r3
 800266c:	2b02      	cmp	r3, #2
 800266e:	d901      	bls.n	8002674 <HAL_RCC_OscConfig+0x4dc>
        {
          return HAL_TIMEOUT;
 8002670:	2303      	movs	r3, #3
 8002672:	e111      	b.n	8002898 <HAL_RCC_OscConfig+0x700>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI14RDY) != RESET)
 8002674:	4b67      	ldr	r3, [pc, #412]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 8002676:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002678:	2202      	movs	r2, #2
 800267a:	4013      	ands	r3, r2
 800267c:	d1f1      	bne.n	8002662 <HAL_RCC_OscConfig+0x4ca>
    }
  }

#if defined(RCC_HSI48_SUPPORT)
  /*----------------------------- HSI48 Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	2220      	movs	r2, #32
 8002684:	4013      	ands	r3, r2
 8002686:	d05c      	beq.n	8002742 <HAL_RCC_OscConfig+0x5aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* When the HSI48 is used as system clock it is not allowed to be disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 8002688:	4b62      	ldr	r3, [pc, #392]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 800268a:	685b      	ldr	r3, [r3, #4]
 800268c:	220c      	movs	r2, #12
 800268e:	4013      	ands	r3, r2
 8002690:	2b0c      	cmp	r3, #12
 8002692:	d00e      	beq.n	80026b2 <HAL_RCC_OscConfig+0x51a>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 8002694:	4b5f      	ldr	r3, [pc, #380]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 8002696:	685b      	ldr	r3, [r3, #4]
 8002698:	220c      	movs	r2, #12
 800269a:	4013      	ands	r3, r2
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI48) ||
 800269c:	2b08      	cmp	r3, #8
 800269e:	d114      	bne.n	80026ca <HAL_RCC_OscConfig+0x532>
       ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI48)))
 80026a0:	4b5c      	ldr	r3, [pc, #368]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 80026a2:	685a      	ldr	r2, [r3, #4]
 80026a4:	23c0      	movs	r3, #192	; 0xc0
 80026a6:	025b      	lsls	r3, r3, #9
 80026a8:	401a      	ands	r2, r3
 80026aa:	23c0      	movs	r3, #192	; 0xc0
 80026ac:	025b      	lsls	r3, r3, #9
 80026ae:	429a      	cmp	r2, r3
 80026b0:	d10b      	bne.n	80026ca <HAL_RCC_OscConfig+0x532>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 80026b2:	4b58      	ldr	r3, [pc, #352]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 80026b4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026b6:	2380      	movs	r3, #128	; 0x80
 80026b8:	025b      	lsls	r3, r3, #9
 80026ba:	4013      	ands	r3, r2
 80026bc:	d040      	beq.n	8002740 <HAL_RCC_OscConfig+0x5a8>
 80026be:	687b      	ldr	r3, [r7, #4]
 80026c0:	6a1b      	ldr	r3, [r3, #32]
 80026c2:	2b01      	cmp	r3, #1
 80026c4:	d03c      	beq.n	8002740 <HAL_RCC_OscConfig+0x5a8>
      {
        return HAL_ERROR;
 80026c6:	2301      	movs	r3, #1
 80026c8:	e0e6      	b.n	8002898 <HAL_RCC_OscConfig+0x700>
      }
    }
    else
    {
      /* Check the HSI48 State */
      if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	6a1b      	ldr	r3, [r3, #32]
 80026ce:	2b00      	cmp	r3, #0
 80026d0:	d01b      	beq.n	800270a <HAL_RCC_OscConfig+0x572>
      {
        /* Enable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_ENABLE();
 80026d2:	4b50      	ldr	r3, [pc, #320]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 80026d4:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80026d6:	4b4f      	ldr	r3, [pc, #316]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 80026d8:	2180      	movs	r1, #128	; 0x80
 80026da:	0249      	lsls	r1, r1, #9
 80026dc:	430a      	orrs	r2, r1
 80026de:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80026e0:	f7fe fa20 	bl	8000b24 <HAL_GetTick>
 80026e4:	0003      	movs	r3, r0
 80026e6:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80026e8:	e008      	b.n	80026fc <HAL_RCC_OscConfig+0x564>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80026ea:	f7fe fa1b 	bl	8000b24 <HAL_GetTick>
 80026ee:	0002      	movs	r2, r0
 80026f0:	69bb      	ldr	r3, [r7, #24]
 80026f2:	1ad3      	subs	r3, r2, r3
 80026f4:	2b02      	cmp	r3, #2
 80026f6:	d901      	bls.n	80026fc <HAL_RCC_OscConfig+0x564>
          {
            return HAL_TIMEOUT;
 80026f8:	2303      	movs	r3, #3
 80026fa:	e0cd      	b.n	8002898 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 80026fc:	4b45      	ldr	r3, [pc, #276]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 80026fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002700:	2380      	movs	r3, #128	; 0x80
 8002702:	025b      	lsls	r3, r3, #9
 8002704:	4013      	ands	r3, r2
 8002706:	d0f0      	beq.n	80026ea <HAL_RCC_OscConfig+0x552>
 8002708:	e01b      	b.n	8002742 <HAL_RCC_OscConfig+0x5aa>
        } 
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI48). */
        __HAL_RCC_HSI48_DISABLE();
 800270a:	4b42      	ldr	r3, [pc, #264]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 800270c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 800270e:	4b41      	ldr	r3, [pc, #260]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 8002710:	4943      	ldr	r1, [pc, #268]	; (8002820 <HAL_RCC_OscConfig+0x688>)
 8002712:	400a      	ands	r2, r1
 8002714:	635a      	str	r2, [r3, #52]	; 0x34

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002716:	f7fe fa05 	bl	8000b24 <HAL_GetTick>
 800271a:	0003      	movs	r3, r0
 800271c:	61bb      	str	r3, [r7, #24]
      
        /* Wait till HSI48 is ready */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 800271e:	e008      	b.n	8002732 <HAL_RCC_OscConfig+0x59a>
        {
          if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8002720:	f7fe fa00 	bl	8000b24 <HAL_GetTick>
 8002724:	0002      	movs	r2, r0
 8002726:	69bb      	ldr	r3, [r7, #24]
 8002728:	1ad3      	subs	r3, r2, r3
 800272a:	2b02      	cmp	r3, #2
 800272c:	d901      	bls.n	8002732 <HAL_RCC_OscConfig+0x59a>
          {
            return HAL_TIMEOUT;
 800272e:	2303      	movs	r3, #3
 8002730:	e0b2      	b.n	8002898 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET)
 8002732:	4b38      	ldr	r3, [pc, #224]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 8002734:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002736:	2380      	movs	r3, #128	; 0x80
 8002738:	025b      	lsls	r3, r3, #9
 800273a:	4013      	ands	r3, r2
 800273c:	d1f0      	bne.n	8002720 <HAL_RCC_OscConfig+0x588>
 800273e:	e000      	b.n	8002742 <HAL_RCC_OscConfig+0x5aa>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != RESET) && (RCC_OscInitStruct->HSI48State != RCC_HSI48_ON))
 8002740:	46c0      	nop			; (mov r8, r8)
#endif /* RCC_HSI48_SUPPORT */
       
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002742:	687b      	ldr	r3, [r7, #4]
 8002744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002746:	2b00      	cmp	r3, #0
 8002748:	d100      	bne.n	800274c <HAL_RCC_OscConfig+0x5b4>
 800274a:	e0a4      	b.n	8002896 <HAL_RCC_OscConfig+0x6fe>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800274c:	4b31      	ldr	r3, [pc, #196]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 800274e:	685b      	ldr	r3, [r3, #4]
 8002750:	220c      	movs	r2, #12
 8002752:	4013      	ands	r3, r2
 8002754:	2b08      	cmp	r3, #8
 8002756:	d100      	bne.n	800275a <HAL_RCC_OscConfig+0x5c2>
 8002758:	e078      	b.n	800284c <HAL_RCC_OscConfig+0x6b4>
    { 
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800275e:	2b02      	cmp	r3, #2
 8002760:	d14c      	bne.n	80027fc <HAL_RCC_OscConfig+0x664>
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));
        assert_param(IS_RCC_PREDIV(RCC_OscInitStruct->PLL.PREDIV));
  
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002762:	4b2c      	ldr	r3, [pc, #176]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 8002764:	681a      	ldr	r2, [r3, #0]
 8002766:	4b2b      	ldr	r3, [pc, #172]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 8002768:	492e      	ldr	r1, [pc, #184]	; (8002824 <HAL_RCC_OscConfig+0x68c>)
 800276a:	400a      	ands	r2, r1
 800276c:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800276e:	f7fe f9d9 	bl	8000b24 <HAL_GetTick>
 8002772:	0003      	movs	r3, r0
 8002774:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002776:	e008      	b.n	800278a <HAL_RCC_OscConfig+0x5f2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8002778:	f7fe f9d4 	bl	8000b24 <HAL_GetTick>
 800277c:	0002      	movs	r2, r0
 800277e:	69bb      	ldr	r3, [r7, #24]
 8002780:	1ad3      	subs	r3, r2, r3
 8002782:	2b02      	cmp	r3, #2
 8002784:	d901      	bls.n	800278a <HAL_RCC_OscConfig+0x5f2>
          {
            return HAL_TIMEOUT;
 8002786:	2303      	movs	r3, #3
 8002788:	e086      	b.n	8002898 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800278a:	4b22      	ldr	r3, [pc, #136]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 800278c:	681a      	ldr	r2, [r3, #0]
 800278e:	2380      	movs	r3, #128	; 0x80
 8002790:	049b      	lsls	r3, r3, #18
 8002792:	4013      	ands	r3, r2
 8002794:	d1f0      	bne.n	8002778 <HAL_RCC_OscConfig+0x5e0>
          }
        }

        /* Configure the main PLL clock source, predivider and multiplication factor. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8002796:	4b1f      	ldr	r3, [pc, #124]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 8002798:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800279a:	220f      	movs	r2, #15
 800279c:	4393      	bics	r3, r2
 800279e:	0019      	movs	r1, r3
 80027a0:	687b      	ldr	r3, [r7, #4]
 80027a2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80027a4:	4b1b      	ldr	r3, [pc, #108]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 80027a6:	430a      	orrs	r2, r1
 80027a8:	62da      	str	r2, [r3, #44]	; 0x2c
 80027aa:	4b1a      	ldr	r3, [pc, #104]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 80027ac:	685b      	ldr	r3, [r3, #4]
 80027ae:	4a1e      	ldr	r2, [pc, #120]	; (8002828 <HAL_RCC_OscConfig+0x690>)
 80027b0:	4013      	ands	r3, r2
 80027b2:	0019      	movs	r1, r3
 80027b4:	687b      	ldr	r3, [r7, #4]
 80027b6:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027bc:	431a      	orrs	r2, r3
 80027be:	4b15      	ldr	r3, [pc, #84]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 80027c0:	430a      	orrs	r2, r1
 80027c2:	605a      	str	r2, [r3, #4]
                             RCC_OscInitStruct->PLL.PREDIV,
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027c4:	4b13      	ldr	r3, [pc, #76]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 80027c6:	681a      	ldr	r2, [r3, #0]
 80027c8:	4b12      	ldr	r3, [pc, #72]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 80027ca:	2180      	movs	r1, #128	; 0x80
 80027cc:	0449      	lsls	r1, r1, #17
 80027ce:	430a      	orrs	r2, r1
 80027d0:	601a      	str	r2, [r3, #0]
        
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027d2:	f7fe f9a7 	bl	8000b24 <HAL_GetTick>
 80027d6:	0003      	movs	r3, r0
 80027d8:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80027da:	e008      	b.n	80027ee <HAL_RCC_OscConfig+0x656>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80027dc:	f7fe f9a2 	bl	8000b24 <HAL_GetTick>
 80027e0:	0002      	movs	r2, r0
 80027e2:	69bb      	ldr	r3, [r7, #24]
 80027e4:	1ad3      	subs	r3, r2, r3
 80027e6:	2b02      	cmp	r3, #2
 80027e8:	d901      	bls.n	80027ee <HAL_RCC_OscConfig+0x656>
          {
            return HAL_TIMEOUT;
 80027ea:	2303      	movs	r3, #3
 80027ec:	e054      	b.n	8002898 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80027ee:	4b09      	ldr	r3, [pc, #36]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 80027f0:	681a      	ldr	r2, [r3, #0]
 80027f2:	2380      	movs	r3, #128	; 0x80
 80027f4:	049b      	lsls	r3, r3, #18
 80027f6:	4013      	ands	r3, r2
 80027f8:	d0f0      	beq.n	80027dc <HAL_RCC_OscConfig+0x644>
 80027fa:	e04c      	b.n	8002896 <HAL_RCC_OscConfig+0x6fe>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80027fc:	4b05      	ldr	r3, [pc, #20]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 80027fe:	681a      	ldr	r2, [r3, #0]
 8002800:	4b04      	ldr	r3, [pc, #16]	; (8002814 <HAL_RCC_OscConfig+0x67c>)
 8002802:	4908      	ldr	r1, [pc, #32]	; (8002824 <HAL_RCC_OscConfig+0x68c>)
 8002804:	400a      	ands	r2, r1
 8002806:	601a      	str	r2, [r3, #0]
 
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002808:	f7fe f98c 	bl	8000b24 <HAL_GetTick>
 800280c:	0003      	movs	r3, r0
 800280e:	61bb      	str	r3, [r7, #24]
        
        /* Wait till PLL is disabled */  
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8002810:	e015      	b.n	800283e <HAL_RCC_OscConfig+0x6a6>
 8002812:	46c0      	nop			; (mov r8, r8)
 8002814:	40021000 	.word	0x40021000
 8002818:	00001388 	.word	0x00001388
 800281c:	efffffff 	.word	0xefffffff
 8002820:	fffeffff 	.word	0xfffeffff
 8002824:	feffffff 	.word	0xfeffffff
 8002828:	ffc27fff 	.word	0xffc27fff
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800282c:	f7fe f97a 	bl	8000b24 <HAL_GetTick>
 8002830:	0002      	movs	r2, r0
 8002832:	69bb      	ldr	r3, [r7, #24]
 8002834:	1ad3      	subs	r3, r2, r3
 8002836:	2b02      	cmp	r3, #2
 8002838:	d901      	bls.n	800283e <HAL_RCC_OscConfig+0x6a6>
          {
            return HAL_TIMEOUT;
 800283a:	2303      	movs	r3, #3
 800283c:	e02c      	b.n	8002898 <HAL_RCC_OscConfig+0x700>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800283e:	4b18      	ldr	r3, [pc, #96]	; (80028a0 <HAL_RCC_OscConfig+0x708>)
 8002840:	681a      	ldr	r2, [r3, #0]
 8002842:	2380      	movs	r3, #128	; 0x80
 8002844:	049b      	lsls	r3, r3, #18
 8002846:	4013      	ands	r3, r2
 8002848:	d1f0      	bne.n	800282c <HAL_RCC_OscConfig+0x694>
 800284a:	e024      	b.n	8002896 <HAL_RCC_OscConfig+0x6fe>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002850:	2b01      	cmp	r3, #1
 8002852:	d101      	bne.n	8002858 <HAL_RCC_OscConfig+0x6c0>
      {
        return HAL_ERROR;
 8002854:	2301      	movs	r3, #1
 8002856:	e01f      	b.n	8002898 <HAL_RCC_OscConfig+0x700>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config  = RCC->CFGR;
 8002858:	4b11      	ldr	r3, [pc, #68]	; (80028a0 <HAL_RCC_OscConfig+0x708>)
 800285a:	685b      	ldr	r3, [r3, #4]
 800285c:	617b      	str	r3, [r7, #20]
        pll_config2 = RCC->CFGR2;
 800285e:	4b10      	ldr	r3, [pc, #64]	; (80028a0 <HAL_RCC_OscConfig+0x708>)
 8002860:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002862:	613b      	str	r3, [r7, #16]
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 8002864:	697a      	ldr	r2, [r7, #20]
 8002866:	23c0      	movs	r3, #192	; 0xc0
 8002868:	025b      	lsls	r3, r3, #9
 800286a:	401a      	ands	r2, r3
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002870:	429a      	cmp	r2, r3
 8002872:	d10e      	bne.n	8002892 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 8002874:	693b      	ldr	r3, [r7, #16]
 8002876:	220f      	movs	r2, #15
 8002878:	401a      	ands	r2, r3
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
        if((READ_BIT(pll_config,  RCC_CFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800287e:	429a      	cmp	r2, r3
 8002880:	d107      	bne.n	8002892 <HAL_RCC_OscConfig+0x6fa>
           (READ_BIT(pll_config,  RCC_CFGR_PLLMUL)  != RCC_OscInitStruct->PLL.PLLMUL))
 8002882:	697a      	ldr	r2, [r7, #20]
 8002884:	23f0      	movs	r3, #240	; 0xf0
 8002886:	039b      	lsls	r3, r3, #14
 8002888:	401a      	ands	r2, r3
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config2, RCC_CFGR2_PREDIV) != RCC_OscInitStruct->PLL.PREDIV)    ||
 800288e:	429a      	cmp	r2, r3
 8002890:	d001      	beq.n	8002896 <HAL_RCC_OscConfig+0x6fe>
        {
          return HAL_ERROR;
 8002892:	2301      	movs	r3, #1
 8002894:	e000      	b.n	8002898 <HAL_RCC_OscConfig+0x700>
        }
      }
    }
  }

  return HAL_OK;
 8002896:	2300      	movs	r3, #0
}
 8002898:	0018      	movs	r0, r3
 800289a:	46bd      	mov	sp, r7
 800289c:	b008      	add	sp, #32
 800289e:	bd80      	pop	{r7, pc}
 80028a0:	40021000 	.word	0x40021000

080028a4 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b084      	sub	sp, #16
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	6078      	str	r0, [r7, #4]
 80028ac:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d101      	bne.n	80028b8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	e0bf      	b.n	8002a38 <HAL_RCC_ClockConfig+0x194>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY) 
  must be correctly programmed according to the frequency of the CPU clock 
    (HCLK) of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80028b8:	4b61      	ldr	r3, [pc, #388]	; (8002a40 <HAL_RCC_ClockConfig+0x19c>)
 80028ba:	681b      	ldr	r3, [r3, #0]
 80028bc:	2201      	movs	r2, #1
 80028be:	4013      	ands	r3, r2
 80028c0:	683a      	ldr	r2, [r7, #0]
 80028c2:	429a      	cmp	r2, r3
 80028c4:	d911      	bls.n	80028ea <HAL_RCC_ClockConfig+0x46>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028c6:	4b5e      	ldr	r3, [pc, #376]	; (8002a40 <HAL_RCC_ClockConfig+0x19c>)
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	2201      	movs	r2, #1
 80028cc:	4393      	bics	r3, r2
 80028ce:	0019      	movs	r1, r3
 80028d0:	4b5b      	ldr	r3, [pc, #364]	; (8002a40 <HAL_RCC_ClockConfig+0x19c>)
 80028d2:	683a      	ldr	r2, [r7, #0]
 80028d4:	430a      	orrs	r2, r1
 80028d6:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80028d8:	4b59      	ldr	r3, [pc, #356]	; (8002a40 <HAL_RCC_ClockConfig+0x19c>)
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	2201      	movs	r2, #1
 80028de:	4013      	ands	r3, r2
 80028e0:	683a      	ldr	r2, [r7, #0]
 80028e2:	429a      	cmp	r2, r3
 80028e4:	d001      	beq.n	80028ea <HAL_RCC_ClockConfig+0x46>
    {
      return HAL_ERROR;
 80028e6:	2301      	movs	r3, #1
 80028e8:	e0a6      	b.n	8002a38 <HAL_RCC_ClockConfig+0x194>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	681b      	ldr	r3, [r3, #0]
 80028ee:	2202      	movs	r2, #2
 80028f0:	4013      	ands	r3, r2
 80028f2:	d015      	beq.n	8002920 <HAL_RCC_ClockConfig+0x7c>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	2204      	movs	r2, #4
 80028fa:	4013      	ands	r3, r2
 80028fc:	d006      	beq.n	800290c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_HCLK_DIV16);
 80028fe:	4b51      	ldr	r3, [pc, #324]	; (8002a44 <HAL_RCC_ClockConfig+0x1a0>)
 8002900:	685a      	ldr	r2, [r3, #4]
 8002902:	4b50      	ldr	r3, [pc, #320]	; (8002a44 <HAL_RCC_ClockConfig+0x1a0>)
 8002904:	21e0      	movs	r1, #224	; 0xe0
 8002906:	00c9      	lsls	r1, r1, #3
 8002908:	430a      	orrs	r2, r1
 800290a:	605a      	str	r2, [r3, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800290c:	4b4d      	ldr	r3, [pc, #308]	; (8002a44 <HAL_RCC_ClockConfig+0x1a0>)
 800290e:	685b      	ldr	r3, [r3, #4]
 8002910:	22f0      	movs	r2, #240	; 0xf0
 8002912:	4393      	bics	r3, r2
 8002914:	0019      	movs	r1, r3
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	689a      	ldr	r2, [r3, #8]
 800291a:	4b4a      	ldr	r3, [pc, #296]	; (8002a44 <HAL_RCC_ClockConfig+0x1a0>)
 800291c:	430a      	orrs	r2, r1
 800291e:	605a      	str	r2, [r3, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8002920:	687b      	ldr	r3, [r7, #4]
 8002922:	681b      	ldr	r3, [r3, #0]
 8002924:	2201      	movs	r2, #1
 8002926:	4013      	ands	r3, r2
 8002928:	d04c      	beq.n	80029c4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
    
    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	2b01      	cmp	r3, #1
 8002930:	d107      	bne.n	8002942 <HAL_RCC_ClockConfig+0x9e>
    {
      /* Check the HSE ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002932:	4b44      	ldr	r3, [pc, #272]	; (8002a44 <HAL_RCC_ClockConfig+0x1a0>)
 8002934:	681a      	ldr	r2, [r3, #0]
 8002936:	2380      	movs	r3, #128	; 0x80
 8002938:	029b      	lsls	r3, r3, #10
 800293a:	4013      	ands	r3, r2
 800293c:	d120      	bne.n	8002980 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800293e:	2301      	movs	r3, #1
 8002940:	e07a      	b.n	8002a38 <HAL_RCC_ClockConfig+0x194>
      }
    }
    /* PLL is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	685b      	ldr	r3, [r3, #4]
 8002946:	2b02      	cmp	r3, #2
 8002948:	d107      	bne.n	800295a <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the PLL ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800294a:	4b3e      	ldr	r3, [pc, #248]	; (8002a44 <HAL_RCC_ClockConfig+0x1a0>)
 800294c:	681a      	ldr	r2, [r3, #0]
 800294e:	2380      	movs	r3, #128	; 0x80
 8002950:	049b      	lsls	r3, r3, #18
 8002952:	4013      	ands	r3, r2
 8002954:	d114      	bne.n	8002980 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 8002956:	2301      	movs	r3, #1
 8002958:	e06e      	b.n	8002a38 <HAL_RCC_ClockConfig+0x194>
      }
    }
#if defined(RCC_CFGR_SWS_HSI48)
    /* HSI48 is selected as System Clock Source */
    else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSI48)
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	2b03      	cmp	r3, #3
 8002960:	d107      	bne.n	8002972 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the HSI48 ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == RESET)
 8002962:	4b38      	ldr	r3, [pc, #224]	; (8002a44 <HAL_RCC_ClockConfig+0x1a0>)
 8002964:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8002966:	2380      	movs	r3, #128	; 0x80
 8002968:	025b      	lsls	r3, r3, #9
 800296a:	4013      	ands	r3, r2
 800296c:	d108      	bne.n	8002980 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800296e:	2301      	movs	r3, #1
 8002970:	e062      	b.n	8002a38 <HAL_RCC_ClockConfig+0x194>
#endif /* RCC_CFGR_SWS_HSI48 */
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */  
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002972:	4b34      	ldr	r3, [pc, #208]	; (8002a44 <HAL_RCC_ClockConfig+0x1a0>)
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	2202      	movs	r2, #2
 8002978:	4013      	ands	r3, r2
 800297a:	d101      	bne.n	8002980 <HAL_RCC_ClockConfig+0xdc>
      {
        return HAL_ERROR;
 800297c:	2301      	movs	r3, #1
 800297e:	e05b      	b.n	8002a38 <HAL_RCC_ClockConfig+0x194>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002980:	4b30      	ldr	r3, [pc, #192]	; (8002a44 <HAL_RCC_ClockConfig+0x1a0>)
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	2203      	movs	r2, #3
 8002986:	4393      	bics	r3, r2
 8002988:	0019      	movs	r1, r3
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	685a      	ldr	r2, [r3, #4]
 800298e:	4b2d      	ldr	r3, [pc, #180]	; (8002a44 <HAL_RCC_ClockConfig+0x1a0>)
 8002990:	430a      	orrs	r2, r1
 8002992:	605a      	str	r2, [r3, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002994:	f7fe f8c6 	bl	8000b24 <HAL_GetTick>
 8002998:	0003      	movs	r3, r0
 800299a:	60fb      	str	r3, [r7, #12]
    
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800299c:	e009      	b.n	80029b2 <HAL_RCC_ClockConfig+0x10e>
    {
      if((HAL_GetTick() - tickstart ) > CLOCKSWITCH_TIMEOUT_VALUE)
 800299e:	f7fe f8c1 	bl	8000b24 <HAL_GetTick>
 80029a2:	0002      	movs	r2, r0
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	1ad3      	subs	r3, r2, r3
 80029a8:	4a27      	ldr	r2, [pc, #156]	; (8002a48 <HAL_RCC_ClockConfig+0x1a4>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d901      	bls.n	80029b2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80029ae:	2303      	movs	r3, #3
 80029b0:	e042      	b.n	8002a38 <HAL_RCC_ClockConfig+0x194>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80029b2:	4b24      	ldr	r3, [pc, #144]	; (8002a44 <HAL_RCC_ClockConfig+0x1a0>)
 80029b4:	685b      	ldr	r3, [r3, #4]
 80029b6:	220c      	movs	r2, #12
 80029b8:	401a      	ands	r2, r3
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	685b      	ldr	r3, [r3, #4]
 80029be:	009b      	lsls	r3, r3, #2
 80029c0:	429a      	cmp	r2, r3
 80029c2:	d1ec      	bne.n	800299e <HAL_RCC_ClockConfig+0xfa>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80029c4:	4b1e      	ldr	r3, [pc, #120]	; (8002a40 <HAL_RCC_ClockConfig+0x19c>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	2201      	movs	r2, #1
 80029ca:	4013      	ands	r3, r2
 80029cc:	683a      	ldr	r2, [r7, #0]
 80029ce:	429a      	cmp	r2, r3
 80029d0:	d211      	bcs.n	80029f6 <HAL_RCC_ClockConfig+0x152>
  {    
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029d2:	4b1b      	ldr	r3, [pc, #108]	; (8002a40 <HAL_RCC_ClockConfig+0x19c>)
 80029d4:	681b      	ldr	r3, [r3, #0]
 80029d6:	2201      	movs	r2, #1
 80029d8:	4393      	bics	r3, r2
 80029da:	0019      	movs	r1, r3
 80029dc:	4b18      	ldr	r3, [pc, #96]	; (8002a40 <HAL_RCC_ClockConfig+0x19c>)
 80029de:	683a      	ldr	r2, [r7, #0]
 80029e0:	430a      	orrs	r2, r1
 80029e2:	601a      	str	r2, [r3, #0]
    
    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80029e4:	4b16      	ldr	r3, [pc, #88]	; (8002a40 <HAL_RCC_ClockConfig+0x19c>)
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	2201      	movs	r2, #1
 80029ea:	4013      	ands	r3, r2
 80029ec:	683a      	ldr	r2, [r7, #0]
 80029ee:	429a      	cmp	r2, r3
 80029f0:	d001      	beq.n	80029f6 <HAL_RCC_ClockConfig+0x152>
    {
      return HAL_ERROR;
 80029f2:	2301      	movs	r3, #1
 80029f4:	e020      	b.n	8002a38 <HAL_RCC_ClockConfig+0x194>
    }
  }    

  /*-------------------------- PCLK1 Configuration ---------------------------*/ 
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	2204      	movs	r2, #4
 80029fc:	4013      	ands	r3, r2
 80029fe:	d009      	beq.n	8002a14 <HAL_RCC_ClockConfig+0x170>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE, RCC_ClkInitStruct->APB1CLKDivider);
 8002a00:	4b10      	ldr	r3, [pc, #64]	; (8002a44 <HAL_RCC_ClockConfig+0x1a0>)
 8002a02:	685b      	ldr	r3, [r3, #4]
 8002a04:	4a11      	ldr	r2, [pc, #68]	; (8002a4c <HAL_RCC_ClockConfig+0x1a8>)
 8002a06:	4013      	ands	r3, r2
 8002a08:	0019      	movs	r1, r3
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	68da      	ldr	r2, [r3, #12]
 8002a0e:	4b0d      	ldr	r3, [pc, #52]	; (8002a44 <HAL_RCC_ClockConfig+0x1a0>)
 8002a10:	430a      	orrs	r2, r1
 8002a12:	605a      	str	r2, [r3, #4]
  }
  
  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_BITNUMBER];
 8002a14:	f000 f820 	bl	8002a58 <HAL_RCC_GetSysClockFreq>
 8002a18:	0001      	movs	r1, r0
 8002a1a:	4b0a      	ldr	r3, [pc, #40]	; (8002a44 <HAL_RCC_ClockConfig+0x1a0>)
 8002a1c:	685b      	ldr	r3, [r3, #4]
 8002a1e:	091b      	lsrs	r3, r3, #4
 8002a20:	220f      	movs	r2, #15
 8002a22:	4013      	ands	r3, r2
 8002a24:	4a0a      	ldr	r2, [pc, #40]	; (8002a50 <HAL_RCC_ClockConfig+0x1ac>)
 8002a26:	5cd3      	ldrb	r3, [r2, r3]
 8002a28:	000a      	movs	r2, r1
 8002a2a:	40da      	lsrs	r2, r3
 8002a2c:	4b09      	ldr	r3, [pc, #36]	; (8002a54 <HAL_RCC_ClockConfig+0x1b0>)
 8002a2e:	601a      	str	r2, [r3, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick (TICK_INT_PRIORITY);
 8002a30:	2003      	movs	r0, #3
 8002a32:	f7fe f831 	bl	8000a98 <HAL_InitTick>
  
  return HAL_OK;
 8002a36:	2300      	movs	r3, #0
}
 8002a38:	0018      	movs	r0, r3
 8002a3a:	46bd      	mov	sp, r7
 8002a3c:	b004      	add	sp, #16
 8002a3e:	bd80      	pop	{r7, pc}
 8002a40:	40022000 	.word	0x40022000
 8002a44:	40021000 	.word	0x40021000
 8002a48:	00001388 	.word	0x00001388
 8002a4c:	fffff8ff 	.word	0xfffff8ff
 8002a50:	08002d5c 	.word	0x08002d5c
 8002a54:	20000000 	.word	0x20000000

08002a58 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *         
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a58:	b590      	push	{r4, r7, lr}
 8002a5a:	b08f      	sub	sp, #60	; 0x3c
 8002a5c:	af00      	add	r7, sp, #0
  const uint8_t aPLLMULFactorTable[16] = { 2U,  3U,  4U,  5U,  6U,  7U,  8U,  9U,
 8002a5e:	2314      	movs	r3, #20
 8002a60:	18fb      	adds	r3, r7, r3
 8002a62:	4a38      	ldr	r2, [pc, #224]	; (8002b44 <HAL_RCC_GetSysClockFreq+0xec>)
 8002a64:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002a66:	c313      	stmia	r3!, {r0, r1, r4}
 8002a68:	6812      	ldr	r2, [r2, #0]
 8002a6a:	601a      	str	r2, [r3, #0]
                                         10U, 11U, 12U, 13U, 14U, 15U, 16U, 16U};
  const uint8_t aPredivFactorTable[16] = { 1U, 2U,  3U,  4U,  5U,  6U,  7U,  8U,
 8002a6c:	1d3b      	adds	r3, r7, #4
 8002a6e:	4a36      	ldr	r2, [pc, #216]	; (8002b48 <HAL_RCC_GetSysClockFreq+0xf0>)
 8002a70:	ca13      	ldmia	r2!, {r0, r1, r4}
 8002a72:	c313      	stmia	r3!, {r0, r1, r4}
 8002a74:	6812      	ldr	r2, [r2, #0]
 8002a76:	601a      	str	r2, [r3, #0]
                                           9U,10U, 11U, 12U, 13U, 14U, 15U, 16U};

  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002a7c:	2300      	movs	r3, #0
 8002a7e:	62bb      	str	r3, [r7, #40]	; 0x28
 8002a80:	2300      	movs	r3, #0
 8002a82:	637b      	str	r3, [r7, #52]	; 0x34
 8002a84:	2300      	movs	r3, #0
 8002a86:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t sysclockfreq = 0U;
 8002a88:	2300      	movs	r3, #0
 8002a8a:	633b      	str	r3, [r7, #48]	; 0x30
  
  tmpreg = RCC->CFGR;
 8002a8c:	4b2f      	ldr	r3, [pc, #188]	; (8002b4c <HAL_RCC_GetSysClockFreq+0xf4>)
 8002a8e:	685b      	ldr	r3, [r3, #4]
 8002a90:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002a92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002a94:	220c      	movs	r2, #12
 8002a96:	4013      	ands	r3, r2
 8002a98:	2b0c      	cmp	r3, #12
 8002a9a:	d047      	beq.n	8002b2c <HAL_RCC_GetSysClockFreq+0xd4>
 8002a9c:	d849      	bhi.n	8002b32 <HAL_RCC_GetSysClockFreq+0xda>
 8002a9e:	2b04      	cmp	r3, #4
 8002aa0:	d002      	beq.n	8002aa8 <HAL_RCC_GetSysClockFreq+0x50>
 8002aa2:	2b08      	cmp	r3, #8
 8002aa4:	d003      	beq.n	8002aae <HAL_RCC_GetSysClockFreq+0x56>
 8002aa6:	e044      	b.n	8002b32 <HAL_RCC_GetSysClockFreq+0xda>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002aa8:	4b29      	ldr	r3, [pc, #164]	; (8002b50 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002aaa:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002aac:	e044      	b.n	8002b38 <HAL_RCC_GetSysClockFreq+0xe0>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMUL) >> RCC_CFGR_PLLMUL_BITNUMBER];
 8002aae:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002ab0:	0c9b      	lsrs	r3, r3, #18
 8002ab2:	220f      	movs	r2, #15
 8002ab4:	4013      	ands	r3, r2
 8002ab6:	2214      	movs	r2, #20
 8002ab8:	18ba      	adds	r2, r7, r2
 8002aba:	5cd3      	ldrb	r3, [r2, r3]
 8002abc:	627b      	str	r3, [r7, #36]	; 0x24
      prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV) >> RCC_CFGR2_PREDIV_BITNUMBER];
 8002abe:	4b23      	ldr	r3, [pc, #140]	; (8002b4c <HAL_RCC_GetSysClockFreq+0xf4>)
 8002ac0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ac2:	220f      	movs	r2, #15
 8002ac4:	4013      	ands	r3, r2
 8002ac6:	1d3a      	adds	r2, r7, #4
 8002ac8:	5cd3      	ldrb	r3, [r2, r3]
 8002aca:	62bb      	str	r3, [r7, #40]	; 0x28
      if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSE)
 8002acc:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002ace:	23c0      	movs	r3, #192	; 0xc0
 8002ad0:	025b      	lsls	r3, r3, #9
 8002ad2:	401a      	ands	r2, r3
 8002ad4:	2380      	movs	r3, #128	; 0x80
 8002ad6:	025b      	lsls	r3, r3, #9
 8002ad8:	429a      	cmp	r2, r3
 8002ada:	d109      	bne.n	8002af0 <HAL_RCC_GetSysClockFreq+0x98>
      {
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSE_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002adc:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002ade:	481c      	ldr	r0, [pc, #112]	; (8002b50 <HAL_RCC_GetSysClockFreq+0xf8>)
 8002ae0:	f7fd fb10 	bl	8000104 <__udivsi3>
 8002ae4:	0003      	movs	r3, r0
 8002ae6:	001a      	movs	r2, r3
 8002ae8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002aea:	4353      	muls	r3, r2
 8002aec:	637b      	str	r3, [r7, #52]	; 0x34
 8002aee:	e01a      	b.n	8002b26 <HAL_RCC_GetSysClockFreq+0xce>
      }
#if defined(RCC_CFGR_PLLSRC_HSI48_PREDIV)
      else if ((tmpreg & RCC_CFGR_PLLSRC) == RCC_PLLSOURCE_HSI48)
 8002af0:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002af2:	23c0      	movs	r3, #192	; 0xc0
 8002af4:	025b      	lsls	r3, r3, #9
 8002af6:	401a      	ands	r2, r3
 8002af8:	23c0      	movs	r3, #192	; 0xc0
 8002afa:	025b      	lsls	r3, r3, #9
 8002afc:	429a      	cmp	r2, r3
 8002afe:	d109      	bne.n	8002b14 <HAL_RCC_GetSysClockFreq+0xbc>
      {
        /* HSI48 used as PLL clock source : PLLCLK = HSI48/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI48_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002b00:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002b02:	4814      	ldr	r0, [pc, #80]	; (8002b54 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002b04:	f7fd fafe 	bl	8000104 <__udivsi3>
 8002b08:	0003      	movs	r3, r0
 8002b0a:	001a      	movs	r2, r3
 8002b0c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b0e:	4353      	muls	r3, r2
 8002b10:	637b      	str	r3, [r7, #52]	; 0x34
 8002b12:	e008      	b.n	8002b26 <HAL_RCC_GetSysClockFreq+0xce>
#endif /* RCC_CFGR_PLLSRC_HSI48_PREDIV */
      else
      {
#if  (defined(STM32F042x6) || defined(STM32F048xx) || defined(STM32F070x6) || defined(STM32F071xB) || defined(STM32F072xB) || defined(STM32F078xx) || defined(STM32F070xB) || defined(STM32F091xC) || defined(STM32F098xx) || defined(STM32F030xC))
        /* HSI used as PLL clock source : PLLCLK = HSI/PREDIV * PLLMUL */
        pllclk = (uint32_t)((uint64_t) HSI_VALUE / (uint64_t) (prediv)) * ((uint64_t) pllmul);
 8002b14:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002b16:	4810      	ldr	r0, [pc, #64]	; (8002b58 <HAL_RCC_GetSysClockFreq+0x100>)
 8002b18:	f7fd faf4 	bl	8000104 <__udivsi3>
 8002b1c:	0003      	movs	r3, r0
 8002b1e:	001a      	movs	r2, r3
 8002b20:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002b22:	4353      	muls	r3, r2
 8002b24:	637b      	str	r3, [r7, #52]	; 0x34
#else
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((uint64_t) (HSI_VALUE >> 1U) * ((uint64_t) pllmul));
#endif
      }
      sysclockfreq = pllclk;
 8002b26:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002b28:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002b2a:	e005      	b.n	8002b38 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#if defined(RCC_CFGR_SWS_HSI48)
    case RCC_SYSCLKSOURCE_STATUS_HSI48:    /* HSI48 used as system clock source */
    {
      sysclockfreq = HSI48_VALUE;
 8002b2c:	4b09      	ldr	r3, [pc, #36]	; (8002b54 <HAL_RCC_GetSysClockFreq+0xfc>)
 8002b2e:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002b30:	e002      	b.n	8002b38 <HAL_RCC_GetSysClockFreq+0xe0>
    }
#endif /* RCC_CFGR_SWS_HSI48 */
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002b32:	4b09      	ldr	r3, [pc, #36]	; (8002b58 <HAL_RCC_GetSysClockFreq+0x100>)
 8002b34:	633b      	str	r3, [r7, #48]	; 0x30
      break;
 8002b36:	46c0      	nop			; (mov r8, r8)
    }
  }
  return sysclockfreq;
 8002b38:	6b3b      	ldr	r3, [r7, #48]	; 0x30
}
 8002b3a:	0018      	movs	r0, r3
 8002b3c:	46bd      	mov	sp, r7
 8002b3e:	b00f      	add	sp, #60	; 0x3c
 8002b40:	bd90      	pop	{r4, r7, pc}
 8002b42:	46c0      	nop			; (mov r8, r8)
 8002b44:	08002d3c 	.word	0x08002d3c
 8002b48:	08002d4c 	.word	0x08002d4c
 8002b4c:	40021000 	.word	0x40021000
 8002b50:	00b71b00 	.word	0x00b71b00
 8002b54:	02dc6c00 	.word	0x02dc6c00
 8002b58:	007a1200 	.word	0x007a1200

08002b5c <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8002b5c:	b580      	push	{r7, lr}
 8002b5e:	b084      	sub	sp, #16
 8002b60:	af00      	add	r7, sp, #0
 8002b62:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d101      	bne.n	8002b6e <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8002b6a:	2301      	movs	r3, #1
 8002b6c:	e0a8      	b.n	8002cc0 <HAL_SPI_Init+0x164>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b72:	2b00      	cmp	r3, #0
 8002b74:	d109      	bne.n	8002b8a <HAL_SPI_Init+0x2e>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	685a      	ldr	r2, [r3, #4]
 8002b7a:	2382      	movs	r3, #130	; 0x82
 8002b7c:	005b      	lsls	r3, r3, #1
 8002b7e:	429a      	cmp	r2, r3
 8002b80:	d009      	beq.n	8002b96 <HAL_SPI_Init+0x3a>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	2200      	movs	r2, #0
 8002b86:	61da      	str	r2, [r3, #28]
 8002b88:	e005      	b.n	8002b96 <HAL_SPI_Init+0x3a>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2200      	movs	r2, #0
 8002b8e:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	2200      	movs	r2, #0
 8002b94:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002b96:	687b      	ldr	r3, [r7, #4]
 8002b98:	2200      	movs	r2, #0
 8002b9a:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	225d      	movs	r2, #93	; 0x5d
 8002ba0:	5c9b      	ldrb	r3, [r3, r2]
 8002ba2:	b2db      	uxtb	r3, r3
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d107      	bne.n	8002bb8 <HAL_SPI_Init+0x5c>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	225c      	movs	r2, #92	; 0x5c
 8002bac:	2100      	movs	r1, #0
 8002bae:	5499      	strb	r1, [r3, r2]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8002bb0:	687b      	ldr	r3, [r7, #4]
 8002bb2:	0018      	movs	r0, r3
 8002bb4:	f7fd fe7e 	bl	80008b4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8002bb8:	687b      	ldr	r3, [r7, #4]
 8002bba:	225d      	movs	r2, #93	; 0x5d
 8002bbc:	2102      	movs	r1, #2
 8002bbe:	5499      	strb	r1, [r3, r2]

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	681b      	ldr	r3, [r3, #0]
 8002bc4:	681a      	ldr	r2, [r3, #0]
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	2140      	movs	r1, #64	; 0x40
 8002bcc:	438a      	bics	r2, r1
 8002bce:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	68da      	ldr	r2, [r3, #12]
 8002bd4:	23e0      	movs	r3, #224	; 0xe0
 8002bd6:	00db      	lsls	r3, r3, #3
 8002bd8:	429a      	cmp	r2, r3
 8002bda:	d902      	bls.n	8002be2 <HAL_SPI_Init+0x86>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8002bdc:	2300      	movs	r3, #0
 8002bde:	60fb      	str	r3, [r7, #12]
 8002be0:	e002      	b.n	8002be8 <HAL_SPI_Init+0x8c>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8002be2:	2380      	movs	r3, #128	; 0x80
 8002be4:	015b      	lsls	r3, r3, #5
 8002be6:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	68da      	ldr	r2, [r3, #12]
 8002bec:	23f0      	movs	r3, #240	; 0xf0
 8002bee:	011b      	lsls	r3, r3, #4
 8002bf0:	429a      	cmp	r2, r3
 8002bf2:	d008      	beq.n	8002c06 <HAL_SPI_Init+0xaa>
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	68da      	ldr	r2, [r3, #12]
 8002bf8:	23e0      	movs	r3, #224	; 0xe0
 8002bfa:	00db      	lsls	r3, r3, #3
 8002bfc:	429a      	cmp	r2, r3
 8002bfe:	d002      	beq.n	8002c06 <HAL_SPI_Init+0xaa>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2200      	movs	r2, #0
 8002c04:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	685a      	ldr	r2, [r3, #4]
 8002c0a:	2382      	movs	r3, #130	; 0x82
 8002c0c:	005b      	lsls	r3, r3, #1
 8002c0e:	401a      	ands	r2, r3
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	6899      	ldr	r1, [r3, #8]
 8002c14:	2384      	movs	r3, #132	; 0x84
 8002c16:	021b      	lsls	r3, r3, #8
 8002c18:	400b      	ands	r3, r1
 8002c1a:	431a      	orrs	r2, r3
 8002c1c:	687b      	ldr	r3, [r7, #4]
 8002c1e:	691b      	ldr	r3, [r3, #16]
 8002c20:	2102      	movs	r1, #2
 8002c22:	400b      	ands	r3, r1
 8002c24:	431a      	orrs	r2, r3
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	695b      	ldr	r3, [r3, #20]
 8002c2a:	2101      	movs	r1, #1
 8002c2c:	400b      	ands	r3, r1
 8002c2e:	431a      	orrs	r2, r3
 8002c30:	687b      	ldr	r3, [r7, #4]
 8002c32:	6999      	ldr	r1, [r3, #24]
 8002c34:	2380      	movs	r3, #128	; 0x80
 8002c36:	009b      	lsls	r3, r3, #2
 8002c38:	400b      	ands	r3, r1
 8002c3a:	431a      	orrs	r2, r3
 8002c3c:	687b      	ldr	r3, [r7, #4]
 8002c3e:	69db      	ldr	r3, [r3, #28]
 8002c40:	2138      	movs	r1, #56	; 0x38
 8002c42:	400b      	ands	r3, r1
 8002c44:	431a      	orrs	r2, r3
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6a1b      	ldr	r3, [r3, #32]
 8002c4a:	2180      	movs	r1, #128	; 0x80
 8002c4c:	400b      	ands	r3, r1
 8002c4e:	431a      	orrs	r2, r3
 8002c50:	0011      	movs	r1, r2
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8002c56:	2380      	movs	r3, #128	; 0x80
 8002c58:	019b      	lsls	r3, r3, #6
 8002c5a:	401a      	ands	r2, r3
 8002c5c:	687b      	ldr	r3, [r7, #4]
 8002c5e:	681b      	ldr	r3, [r3, #0]
 8002c60:	430a      	orrs	r2, r1
 8002c62:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	699b      	ldr	r3, [r3, #24]
 8002c68:	0c1b      	lsrs	r3, r3, #16
 8002c6a:	2204      	movs	r2, #4
 8002c6c:	401a      	ands	r2, r3
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c72:	2110      	movs	r1, #16
 8002c74:	400b      	ands	r3, r1
 8002c76:	431a      	orrs	r2, r3
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002c7c:	2108      	movs	r1, #8
 8002c7e:	400b      	ands	r3, r1
 8002c80:	431a      	orrs	r2, r3
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	68d9      	ldr	r1, [r3, #12]
 8002c86:	23f0      	movs	r3, #240	; 0xf0
 8002c88:	011b      	lsls	r3, r3, #4
 8002c8a:	400b      	ands	r3, r1
 8002c8c:	431a      	orrs	r2, r3
 8002c8e:	0011      	movs	r1, r2
 8002c90:	68fa      	ldr	r2, [r7, #12]
 8002c92:	2380      	movs	r3, #128	; 0x80
 8002c94:	015b      	lsls	r3, r3, #5
 8002c96:	401a      	ands	r2, r3
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	430a      	orrs	r2, r1
 8002c9e:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	69da      	ldr	r2, [r3, #28]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4907      	ldr	r1, [pc, #28]	; (8002cc8 <HAL_SPI_Init+0x16c>)
 8002cac:	400a      	ands	r2, r1
 8002cae:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	2200      	movs	r2, #0
 8002cb4:	661a      	str	r2, [r3, #96]	; 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	225d      	movs	r2, #93	; 0x5d
 8002cba:	2101      	movs	r1, #1
 8002cbc:	5499      	strb	r1, [r3, r2]

  return HAL_OK;
 8002cbe:	2300      	movs	r3, #0
}
 8002cc0:	0018      	movs	r0, r3
 8002cc2:	46bd      	mov	sp, r7
 8002cc4:	b004      	add	sp, #16
 8002cc6:	bd80      	pop	{r7, pc}
 8002cc8:	fffff7ff 	.word	0xfffff7ff

08002ccc <__libc_init_array>:
 8002ccc:	b570      	push	{r4, r5, r6, lr}
 8002cce:	2600      	movs	r6, #0
 8002cd0:	4d0c      	ldr	r5, [pc, #48]	; (8002d04 <__libc_init_array+0x38>)
 8002cd2:	4c0d      	ldr	r4, [pc, #52]	; (8002d08 <__libc_init_array+0x3c>)
 8002cd4:	1b64      	subs	r4, r4, r5
 8002cd6:	10a4      	asrs	r4, r4, #2
 8002cd8:	42a6      	cmp	r6, r4
 8002cda:	d109      	bne.n	8002cf0 <__libc_init_array+0x24>
 8002cdc:	2600      	movs	r6, #0
 8002cde:	f000 f821 	bl	8002d24 <_init>
 8002ce2:	4d0a      	ldr	r5, [pc, #40]	; (8002d0c <__libc_init_array+0x40>)
 8002ce4:	4c0a      	ldr	r4, [pc, #40]	; (8002d10 <__libc_init_array+0x44>)
 8002ce6:	1b64      	subs	r4, r4, r5
 8002ce8:	10a4      	asrs	r4, r4, #2
 8002cea:	42a6      	cmp	r6, r4
 8002cec:	d105      	bne.n	8002cfa <__libc_init_array+0x2e>
 8002cee:	bd70      	pop	{r4, r5, r6, pc}
 8002cf0:	00b3      	lsls	r3, r6, #2
 8002cf2:	58eb      	ldr	r3, [r5, r3]
 8002cf4:	4798      	blx	r3
 8002cf6:	3601      	adds	r6, #1
 8002cf8:	e7ee      	b.n	8002cd8 <__libc_init_array+0xc>
 8002cfa:	00b3      	lsls	r3, r6, #2
 8002cfc:	58eb      	ldr	r3, [r5, r3]
 8002cfe:	4798      	blx	r3
 8002d00:	3601      	adds	r6, #1
 8002d02:	e7f2      	b.n	8002cea <__libc_init_array+0x1e>
 8002d04:	08002d6c 	.word	0x08002d6c
 8002d08:	08002d6c 	.word	0x08002d6c
 8002d0c:	08002d6c 	.word	0x08002d6c
 8002d10:	08002d70 	.word	0x08002d70

08002d14 <memset>:
 8002d14:	0003      	movs	r3, r0
 8002d16:	1882      	adds	r2, r0, r2
 8002d18:	4293      	cmp	r3, r2
 8002d1a:	d100      	bne.n	8002d1e <memset+0xa>
 8002d1c:	4770      	bx	lr
 8002d1e:	7019      	strb	r1, [r3, #0]
 8002d20:	3301      	adds	r3, #1
 8002d22:	e7f9      	b.n	8002d18 <memset+0x4>

08002d24 <_init>:
 8002d24:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d26:	46c0      	nop			; (mov r8, r8)
 8002d28:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d2a:	bc08      	pop	{r3}
 8002d2c:	469e      	mov	lr, r3
 8002d2e:	4770      	bx	lr

08002d30 <_fini>:
 8002d30:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002d32:	46c0      	nop			; (mov r8, r8)
 8002d34:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8002d36:	bc08      	pop	{r3}
 8002d38:	469e      	mov	lr, r3
 8002d3a:	4770      	bx	lr
