{
 "cells": [
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "# ALG 3 Analysis - All-Pass Filter (MUTED)\n",
    "\n",
    "## Overview\n",
    "\n",
    "ALG 3 (22kHz mode) is an **all-pass filter** used by slot 6.\n",
    "This slot is **MUTED** (mix_l=0, mix_r=0) - it processes audio through SRAM\n",
    "but contributes nothing to the DAC output directly.\n",
    "\n",
    "### Key Characteristics\n",
    "- **A-RAM location:** 0xC0-0xFF (64 instructions)\n",
    "- **D-RAM ALG:** 6 (maps to 22kHz ALG 3)\n",
    "- **Used by:** Slot 6 only\n",
    "- **WACC instructions:** 2 (PC11, PC33) - but produce zero output (muted)\n",
    "- **WXY+WSP:** 1 at PC05 - updates MIX (to 0/0)\n",
    "- **Purpose:** All-pass diffusion for reverb feedback network\n",
    "\n",
    "### Signal Flow\n",
    "```\n",
    "SRAM delay buffer -> WXY read -> all-pass processing -> SRAM write-back\n",
    "                                                      |\n",
    "                                                      v\n",
    "                                        Feedback for other slots to read\n",
    "```\n",
    "\n",
    "### Why Muted?\n",
    "The all-pass filter contributes diffuse reverb texture by processing\n",
    "SRAM buffers that other slots (7-11) read from. It doesn't need to\n",
    "produce direct output - its contribution is through the shared delay buffers."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 1,
   "metadata": {},
   "outputs": [],
   "source": [
    "import sys\n",
    "sys.path.insert(0, '..')\n",
    "\n",
    "import numpy as np\n",
    "import matplotlib.pyplot as plt\n",
    "\n",
    "from sam8905_interpreter import (\n",
    "    SAM8905Interpreter,\n",
    "    plot_waveform,\n",
    "    export_wav,\n",
    "    print_state,\n",
    "    print_dram_changes\n",
    ")\n",
    "from sam8905_aram_decoder import decode_algorithm\n",
    "\n",
    "%matplotlib inline\n",
    "plt.rcParams['figure.figsize'] = (12, 4)"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## ALG 3 Algorithm (A-RAM 0xC0-0xFF)\n",
    "\n",
    "64 instructions for the all-pass filter network."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 2,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "ALG 3 instructions: 64\n",
      "=== Algorithm 3 ===\n",
      "\n",
      "PC00: 2ADF  RADD 5, <WM>\n",
      "PC01: 10FD  RM 2, <WWF>\n",
      "PC02: 006F  RM 0, <WA, WPHI>\n",
      "PC03: 18BF  RM 3, <WB>\n",
      "PC04: 02DF  RADD 0, <WM>\n",
      "PC05: 39F7  RM 7, <WXY, WSP> ***\n",
      "PC06: 287F  RM 5, <WA>\n",
      "PC07: 7CBF  RP, <WB>\n",
      "PC08: 40F7  RM 8, <WXY>\n",
      "PC09: 32DF  RADD 6, <WM>\n",
      "PC10: 7C3F  RP, <WA, WB>\n",
      "PC11: 6ADE  RADD 13, <WM, WACC>\n",
      "PC12: 006F  RM 0, <WA, WPHI>\n",
      "PC13: 20BF  RM 4, <WB>\n",
      "PC14: 02DF  RADD 0, <WM>\n",
      "PC15: 087F  RM 1, <WA>\n",
      "PC16: 40F7  RM 8, <WXY>\n",
      "PC17: 0ADF  RADD 1, <WM>\n",
      "PC18: 74DF  RP 14, <WM>\n",
      "PC19: 38F7  RM 7, <WXY>\n",
      "PC20: 307F  RM 6, <WA>\n",
      "PC21: 7CEF  RP, <WPHI>\n",
      "PC22: 60FD  RM 12, <WWF>\n",
      "PC23: 48F7  RM 9, <WXY>\n",
      "PC24: 7FFF  RSP, <WSP> ***\n",
      "PC25: 7CBF  RP, <WB>\n",
      "PC26: 70EF  RM 14, <WPHI>\n",
      "PC27: 48F7  RM 9, <WXY>\n",
      "PC28: 325F  RADD 6, <WA, WM>\n",
      "PC29: 68BF  RM 13, <WB>\n",
      "PC30: 7A7F  RADD, <WA>\n",
      "PC31: 7CBF  RP, <WB>\n",
      "PC32: 7A7F  RADD, <WA>\n",
      "PC33: 6ADE  RADD 13, <WM, WACC>\n",
      "PC34: 30F7  RM 6, <WXY>\n",
      "PC35: 10FD  RM 2, <WWF>\n",
      "PC36: 086F  RM 1, <WA, WPHI>\n",
      "PC37: 7FFB  RSP, <clearB, WSP> ***\n",
      "PC38: 7FFB  RSP, <clearB, WSP> ***\n",
      "PC39: 7EFB  RSP, <clearB>\n",
      "PC40: 7EFB  RSP, <clearB>\n",
      "PC41: 7FFF  RSP, <WSP> ***\n",
      "PC42: 18BF  RM 3, <WB>\n",
      "PC43: 0ADF  RADD 1, <WM>\n",
      "PC44: 303F  RM 6, <WA, WB>\n",
      "PC45: 7A3F  RADD, <WA, WB>\n",
      "PC46: 7A3F  RADD, <WA, WB>\n",
      "PC47: 7A3F  RADD, <WA, WB>\n",
      "PC48: 7A3F  RADD, <WA, WB>\n",
      "PC49: 7A3F  RADD, <WA, WB>\n",
      "PC50: 7A3F  RADD, <WA, WB>\n",
      "PC51: 7A3F  RADD, <WA, WB>\n",
      "PC52: 08EF  RM 1, <WPHI>\n",
      "PC53: 7AF7  RADD, <WXY>\n",
      "PC54: 7FFB  RSP, <clearB, WSP> ***\n",
      "PC55: 7FFB  RSP, <clearB, WSP> ***\n",
      "PC56: 7EFB  RSP, <clearB>\n",
      "PC57: 7EFB  RSP, <clearB>\n",
      "PC58: 7FFF  RSP, <WSP> ***\n",
      "PC59: 687B  RM 13, <WA, clearB>\n",
      "PC60: 7FFF  RSP, <WSP> ***\n",
      "PC61: 7FFF  RSP, <WSP> ***\n",
      "PC62: 7FFF  RSP, <WSP> ***\n",
      "PC63: 7FFF  RSP, <WSP> ***\n"
     ]
    }
   ],
   "source": [
    "# ALG 3: All-pass filter (MUTED - processes SRAM for feedback)\n",
    "# Used by slot 6 only\n",
    "# Has WXY+WSP at PC05 - but updates MIX to muted values (0,0)\n",
    "\n",
    "aram_alg3 = [\n",
    "    # === INITIAL SETUP (PC00-PC04) ===\n",
    "    0x2ADF,  # PC00: RADD  5, <WM>                  - D[5] = A+B (from prev slot)\n",
    "    0x10FD,  # PC01: RM    2, <WWF>                 - WWF = D[2]\n",
    "    0x006F,  # PC02: RM    0, <WA, WPHI>            - A = PHI = D[0]\n",
    "    0x18BF,  # PC03: RM    3, <WB>                  - B = D[3]\n",
    "    0x02DF,  # PC04: RADD  0, <WM>                  - D[0] = A+B\n",
    "    \n",
    "    # === MIX UPDATE + PROCESSING (PC05-PC11) ===\n",
    "    0x39F7,  # PC05: RM    7, <WXY> [WSP]           - **WXY+WSP - MIX = muted**\n",
    "    0x287F,  # PC06: RM    5, <WA>                  - A = D[5]\n",
    "    0x7CBF,  # PC07: RP   15, <WB>                  - B = product\n",
    "    0x40F7,  # PC08: RM    8, <WXY>                 - WXY = D[8]\n",
    "    0x32DF,  # PC09: RADD  6, <WM>                  - D[6] = A+B\n",
    "    0x7C3F,  # PC10: RP   15, <WA, WB>              - A = B = product\n",
    "    0x6ADE,  # PC11: RADD 13, <WM, WACC>            - D[13]=A+B, **WACC #1** (muted)\n",
    "    \n",
    "    # === SECOND PROCESSING BLOCK (PC12-PC24) ===\n",
    "    0x006F,  # PC12: RM    0, <WA, WPHI>            - A = PHI = D[0]\n",
    "    0x20BF,  # PC13: RM    4, <WB>                  - B = D[4]\n",
    "    0x02DF,  # PC14: RADD  0, <WM>                  - D[0] = A+B\n",
    "    0x087F,  # PC15: RM    1, <WA>                  - A = D[1]\n",
    "    0x40F7,  # PC16: RM    8, <WXY>                 - WXY\n",
    "    0x0ADF,  # PC17: RADD  1, <WM>                  - D[1] = A+B\n",
    "    0x74DF,  # PC18: RP   14, <WM>                  - D[14] = product\n",
    "    0x38F7,  # PC19: RM    7, <WXY>                 - WXY\n",
    "    0x307F,  # PC20: RM    6, <WA>                  - A = D[6]\n",
    "    0x7CEF,  # PC21: RP   15, <WPHI>                - PHI = product\n",
    "    0x60FD,  # PC22: RM   12, <WWF>                 - WWF = D[12]\n",
    "    0x48F7,  # PC23: RM    9, <WXY>                 - WXY\n",
    "    0x7FFF,  # PC24: RSP  15, [WSP]                 - Sync\n",
    "    \n",
    "    # === THIRD PROCESSING BLOCK (PC25-PC41) ===\n",
    "    0x7CBF,  # PC25: RP   15, <WB>                  - B = product\n",
    "    0x70EF,  # PC26: RM   14, <WPHI>                - PHI = D[14]\n",
    "    0x48F7,  # PC27: RM    9, <WXY>                 - WXY\n",
    "    0x325F,  # PC28: RADD  6, <WA, WM>              - D[6]=A+B, A=bus\n",
    "    0x68BF,  # PC29: RM   13, <WB>                  - B = D[13]\n",
    "    0x7A7F,  # PC30: RADD 15, <WA>                  - A = A+B\n",
    "    0x7CBF,  # PC31: RP   15, <WB>                  - B = product\n",
    "    0x7A7F,  # PC32: RADD 15, <WA>                  - A = A+B\n",
    "    0x6ADE,  # PC33: RADD 13, <WM, WACC>            - D[13]=A+B, **WACC #2** (muted)\n",
    "    0x30F7,  # PC34: RM    6, <WXY>                 - WXY\n",
    "    0x10FD,  # PC35: RM    2, <WWF>                 - WWF = D[2]\n",
    "    0x086F,  # PC36: RM    1, <WA, WPHI>            - A = PHI = D[1]\n",
    "    \n",
    "    # === SETTLING SEQUENCE (PC37-PC41) ===\n",
    "    0x7FFB,  # PC37: RSP  15, <clrB> [WSP]          - WWE write\n",
    "    0x7FFB,  # PC38: RSP  15, <clrB> [WSP]          - WWE write\n",
    "    0x7EFB,  # PC39: RSP  15, <clrB>                - Settling\n",
    "    0x7EFB,  # PC40: RSP  15, <clrB>                - Settling\n",
    "    0x7FFF,  # PC41: RSP  15, [WSP]                 - Sync\n",
    "    \n",
    "    # === ACCUMULATION CHAIN (PC42-PC53) ===\n",
    "    0x18BF,  # PC42: RM    3, <WB>                  - B = D[3]\n",
    "    0x0ADF,  # PC43: RADD  1, <WM>                  - D[1] = A+B\n",
    "    0x303F,  # PC44: RM    6, <WA, WB>              - A = B = D[6]\n",
    "    0x7A3F,  # PC45: RADD 15, <WA, WB>              - Multiply chain\n",
    "    0x7A3F,  # PC46: RADD 15, <WA, WB>\n",
    "    0x7A3F,  # PC47: RADD 15, <WA, WB>\n",
    "    0x7A3F,  # PC48: RADD 15, <WA, WB>\n",
    "    0x7A3F,  # PC49: RADD 15, <WA, WB>\n",
    "    0x7A3F,  # PC50: RADD 15, <WA, WB>\n",
    "    0x7A3F,  # PC51: RADD 15, <WA, WB>\n",
    "    0x08EF,  # PC52: RM    1, <WPHI>                - PHI = D[1]\n",
    "    0x7AF7,  # PC53: RADD 15, <WXY>                 - WXY - SRAM read\n",
    "    \n",
    "    # === FINAL SETTLING (PC54-PC63) ===\n",
    "    0x7FFB,  # PC54: RSP  15, <clrB> [WSP]          - WWE write\n",
    "    0x7FFB,  # PC55: RSP  15, <clrB> [WSP]          - WWE write\n",
    "    0x7EFB,  # PC56: RSP  15, <clrB>                - Settling\n",
    "    0x7EFB,  # PC57: RSP  15, <clrB>                - Settling\n",
    "    0x7FFF,  # PC58: RSP  15, [WSP]                 - Sync\n",
    "    0x687B,  # PC59: RM   13, <WA, clrB>            - A=D[13], clear B\n",
    "    0x7FFF,  # PC60: RSP  15, [WSP]                 - Sync\n",
    "    0x7FFF,  # PC61: RSP  15, [WSP]                 - Sync\n",
    "    \n",
    "    # PC62-63: Reserved\n",
    "    0x7FFF,  # PC62: Reserved\n",
    "    0x7FFF,  # PC63: Reserved\n",
    "]\n",
    "\n",
    "print(f\"ALG 3 instructions: {len(aram_alg3)}\")\n",
    "print(decode_algorithm(aram_alg3, alg_num=3))"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## D-RAM Configuration for Slot 6 (All-Pass Filter)\n",
    "\n",
    "Note D[7] contains the MIX configuration with mix_l=0, mix_r=0 (muted)."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 3,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "D[7] = 0x52C00\n",
      "  Y coefficient: 0xA58 (2648)\n",
      "  mix_l: 0 (mute)\n",
      "  mix_r: 0 (mute)\n",
      "\n",
      "D-RAM slot 6 configuration:\n",
      "  D[ 0] = 0x5F000 (signed: -135168)\n",
      "  D[ 1] = 0x7FC80 (signed: -896)\n",
      "  D[ 2] = 0x00600 (signed: +1536)\n",
      "  D[ 3] = 0x00080 (signed: +128)\n",
      "  D[ 4] = 0x00380 (signed: +896)\n",
      "  D[ 5] = 0x00000 (signed: +0)\n",
      "  D[ 6] = 0x00000 (signed: +0)\n",
      "  D[ 7] = 0x52C00 (signed: -185344)\n",
      "  D[ 8] = 0x2D430 (signed: +185392)\n",
      "  D[ 9] = 0x00400 (signed: +1024)\n",
      "  D[10] = 0x7FC00 (signed: -1024)\n",
      "  D[11] = 0x00000 (signed: +0)\n",
      "  D[12] = 0x34000 (signed: +212992)\n",
      "  D[13] = 0x00000 (signed: +0)\n",
      "  D[14] = 0x00000 (signed: +0)\n",
      "  D[15] = 0x00680 (signed: +1664)\n"
     ]
    }
   ],
   "source": [
    "# D-RAM configuration for Slot 6 (all-pass filter, MUTED)\n",
    "# ALG=6 in D-RAM maps to 22kHz ALG 3 (A-RAM 0xC0-0xFF)\n",
    "\n",
    "# D[7] contains the MIX configuration for PC05's WXY+WSP\n",
    "# Check if it's muted (mix_l=0, mix_r=0)\n",
    "d7_slot6 = 0x52C00\n",
    "y_coef = (d7_slot6 >> 7) & 0xFFF  # Y coefficient (bits 18:7)\n",
    "mix_l = (d7_slot6 >> 3) & 0x7     # mix_l (bits 5:3)\n",
    "mix_r = d7_slot6 & 0x7            # mix_r (bits 2:0)\n",
    "print(f\"D[7] = 0x{d7_slot6:05X}\")\n",
    "print(f\"  Y coefficient: 0x{y_coef:03X} ({y_coef})\")\n",
    "print(f\"  mix_l: {mix_l} ({['mute','-24dB','-18dB','-12dB','-9dB','-6dB','-3dB','0dB'][mix_l]})\")\n",
    "print(f\"  mix_r: {mix_r} ({['mute','-24dB','-18dB','-12dB','-9dB','-6dB','-3dB','0dB'][mix_r]})\")\n",
    "\n",
    "dram_slot6 = [\n",
    "    0x5F000,  # word 0: Large SRAM address\n",
    "    0x7FC80,  # word 1: Near-max address\n",
    "    0x00600,  # word 2: WWF config\n",
    "    0x00080,  # word 3: Step size\n",
    "    0x00380,  # word 4: Second step\n",
    "    0x00000,  # word 5: Working register\n",
    "    0x00000,  # word 6: Accumulator\n",
    "    0x52C00,  # word 7: MUTED - mix_l=0, mix_r=0\n",
    "    0x2D430,  # word 8: SRAM address (comb delay)\n",
    "    0x00400,  # word 9: Coefficient\n",
    "    0x7FC00,  # word 10: Large offset\n",
    "    0x00000,  # word 11: Working\n",
    "    0x34000,  # word 12: WWF config\n",
    "    0x00000,  # word 13: Feedback state\n",
    "    0x00000,  # word 14: Output\n",
    "    0x00680,  # word 15: IDLE=0, ALG=6 (22kHz ALG 3)\n",
    "]\n",
    "\n",
    "print(\"\\nD-RAM slot 6 configuration:\")\n",
    "for i, val in enumerate(dram_slot6):\n",
    "    signed_val = val if val < 0x40000 else val - 0x80000\n",
    "    print(f\"  D[{i:2d}] = 0x{val:05X} (signed: {signed_val:+d})\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 4,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "SRAM buffer initialized (sparse, 4096 locations)\n"
     ]
    }
   ],
   "source": [
    "# Initialize SRAM buffer with test pattern\n",
    "sram_buffer = {}\n",
    "sram_reads = []\n",
    "sram_writes = []\n",
    "frame_counter = 0\n",
    "\n",
    "# Populate SRAM with decaying sine wave pattern (sparse)\n",
    "for addr in range(0x00000, 0x100000):\n",
    "    if addr % 256 == 0:\n",
    "        decay = max(0, 1.0 - (addr / 0x80000))\n",
    "        phase = addr * 0.001\n",
    "        sample = int(decay * 1500 * np.sin(phase))\n",
    "        sample = max(-2048, min(2047, sample))\n",
    "        sram_buffer[addr] = sample & 0xFFF\n",
    "\n",
    "def waveform_read(addr):\n",
    "    \"\"\"Callback for external waveform reads.\"\"\"\n",
    "    global sram_reads, frame_counter\n",
    "    nearest_addr = (addr // 256) * 256\n",
    "    value = sram_buffer.get(nearest_addr, 0)\n",
    "    sram_reads.append((frame_counter, addr, value))\n",
    "    if value & 0x800:\n",
    "        value = value - 0x1000\n",
    "    return value\n",
    "\n",
    "def waveform_write(addr, value, phi, pc):\n",
    "    \"\"\"Callback for SRAM writes.\"\"\"\n",
    "    global sram_writes, frame_counter\n",
    "    sram_buffer[addr] = value & 0xFFF\n",
    "    sram_writes.append((frame_counter, addr, value, pc))\n",
    "\n",
    "print(f\"SRAM buffer initialized (sparse, {len(sram_buffer)} locations)\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 5,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Interpreter initialized\n",
      "A-RAM loaded at offset 0xC0 (64 instructions)\n",
      "D-RAM slot 6 loaded (16 words)\n",
      "Initial state: A=0x01000, MIX_L=0, MIX_R=0\n"
     ]
    }
   ],
   "source": [
    "# Create interpreter instance\n",
    "sam = SAM8905Interpreter()\n",
    "\n",
    "# Load ALG 3 at A-RAM offset 0xC0 (22kHz ALG 3)\n",
    "sam.load_aram(aram_alg3, offset=0xC0)\n",
    "\n",
    "# Load D-RAM for slot 6\n",
    "sam.load_dram(slot=6, words=dram_slot6)\n",
    "\n",
    "# Set waveform read callback\n",
    "sam.waveform_read = waveform_read\n",
    "\n",
    "# Seed A with value from \"previous slot\" (as if slot 5 passed data)\n",
    "sam.state.a = 0x1000\n",
    "\n",
    "print(\"Interpreter initialized\")\n",
    "print(f\"A-RAM loaded at offset 0xC0 ({len(aram_alg3)} instructions)\")\n",
    "print(f\"D-RAM slot 6 loaded ({len(dram_slot6)} words)\")\n",
    "print(f\"Initial state: A=0x{sam.state.a:05X}, MIX_L={sam.state.mix_l}, MIX_R={sam.state.mix_r}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Execute ALG 3\n",
    "\n",
    "Run the algorithm. Since it's muted, output should be zero despite internal processing."
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 6,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Generated 500 frames\n",
      "Output range: L=[0, 0], R=[0, 0]\n",
      "SRAM reads: 2000\n",
      "SRAM writes: 0\n",
      "\n",
      "Final MIX state: mix_l=0, mix_r=0\n",
      "✓ Confirmed: Slot 6 is MUTED (mix_l=0, mix_r=0)\n"
     ]
    }
   ],
   "source": [
    "# Reset logging\n",
    "sram_reads = []\n",
    "sram_writes = []\n",
    "frame_counter = 0\n",
    "\n",
    "# Run frame by frame\n",
    "NUM_FRAMES = 500\n",
    "samples_list = []\n",
    "\n",
    "for i in range(NUM_FRAMES):\n",
    "    frame_counter = i\n",
    "    frame_samples = sam.run(1, active_slots=[6])\n",
    "    samples_list.append(frame_samples[0])\n",
    "\n",
    "samples = np.array(samples_list)\n",
    "\n",
    "print(f\"Generated {len(samples)} frames\")\n",
    "print(f\"Output range: L=[{samples[:, 0].min()}, {samples[:, 0].max()}], R=[{samples[:, 1].min()}, {samples[:, 1].max()}]\")\n",
    "print(f\"SRAM reads: {len(sram_reads)}\")\n",
    "print(f\"SRAM writes: {len(sram_writes)}\")\n",
    "\n",
    "# Check MIX state after PC05's WXY+WSP\n",
    "print(f\"\\nFinal MIX state: mix_l={sam.state.mix_l}, mix_r={sam.state.mix_r}\")\n",
    "\n",
    "# Verify muting behavior\n",
    "if sam.state.mix_l == 0 and sam.state.mix_r == 0:\n",
    "    print(\"✓ Confirmed: Slot 6 is MUTED (mix_l=0, mix_r=0)\")\n",
    "else:\n",
    "    print(f\"✗ Unexpected: MIX not muted!\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 7,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "SRAM Reads: 2000\n",
      "  Reads per frame: 4.0\n",
      "  Address range: 0x03000 - 0x03FF9\n",
      "  Unique addresses: 1000\n",
      "\n",
      "First 10 SRAM reads:\n",
      "  Frame 0: addr=0x03BE0, value=+827\n",
      "  Frame 0: addr=0x03BE0, value=+827\n",
      "  Frame 0: addr=0x03BE1, value=+827\n",
      "  Frame 0: addr=0x03BE1, value=+827\n",
      "  Frame 1: addr=0x03BE8, value=+827\n",
      "  Frame 1: addr=0x03BE8, value=+827\n",
      "  Frame 1: addr=0x03BE9, value=+827\n",
      "  Frame 1: addr=0x03BE9, value=+827\n",
      "  Frame 2: addr=0x03BF0, value=+827\n",
      "  Frame 2: addr=0x03BF0, value=+827\n",
      "\n",
      "No SRAM writes recorded\n"
     ]
    }
   ],
   "source": [
    "# Analyze SRAM access patterns\n",
    "if sram_reads:\n",
    "    read_addrs = [r[1] for r in sram_reads]\n",
    "    print(f\"SRAM Reads: {len(sram_reads)}\")\n",
    "    print(f\"  Reads per frame: {len(sram_reads) / NUM_FRAMES:.1f}\")\n",
    "    print(f\"  Address range: 0x{min(read_addrs):05X} - 0x{max(read_addrs):05X}\")\n",
    "    print(f\"  Unique addresses: {len(set(read_addrs))}\")\n",
    "    \n",
    "    print(\"\\nFirst 10 SRAM reads:\")\n",
    "    for frame, addr, val in sram_reads[:10]:\n",
    "        signed_val = val if val < 2048 else val - 4096\n",
    "        print(f\"  Frame {frame}: addr=0x{addr:05X}, value={signed_val:+d}\")\n",
    "else:\n",
    "    print(\"No SRAM reads recorded\")\n",
    "\n",
    "if sram_writes:\n",
    "    write_addrs = [w[1] for w in sram_writes]\n",
    "    print(f\"\\nSRAM Writes: {len(sram_writes)}\")\n",
    "    print(f\"  Writes per frame: {len(sram_writes) / NUM_FRAMES:.1f}\")\n",
    "else:\n",
    "    print(\"\\nNo SRAM writes recorded\")"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "==================================================\n",
      "SAM8905 Register State\n",
      "==================================================\n",
      "  A = 0x4E374  (-203916)\n",
      "  B = 0x248B8  (+149688)\n",
      "  X = 0x47D  (+1149)\n",
      "  Y = 0x008  (+8)\n",
      "  PHI = 0x248  (584)\n",
      "  WF = 0x1A0\n",
      "  MUL = 0x0023F  (+575)\n",
      "\n",
      "  CARRY = False\n",
      "  CLEAR_RQST = True\n",
      "  INT_MOD = False\n",
      "\n",
      "  MIX_L = 0  MIX_R = 0\n",
      "  L_ACC = +0  R_ACC = +0\n",
      "\n",
      "D-RAM Slot 6:\n",
      "  D[ 0] = 0x5C000  (-147456)\n",
      "  D[ 1] = 0x6D280  (-77184)\n",
      "  D[ 2] = 0x00600  (+1536)\n",
      "  D[ 3] = 0x00080  (+128)\n",
      "  D[ 4] = 0x00380  (+896)\n",
      "  D[ 5] = 0x60A0D  (-128499)\n",
      "  D[ 6] = 0x4E374  (-203916)\n",
      "  D[ 7] = 0x52C00  (-185344)\n",
      "  D[ 8] = 0x2D430  (+185392)\n",
      "  D[ 9] = 0x00400  (+1024)\n",
      "  D[10] = 0x7FC00  (-1024)\n",
      "  D[11] = 0x00000  (+0)\n",
      "  D[12] = 0x34000  (+212992)\n",
      "  D[13] = 0x248B8  (+149688)\n",
      "  D[14] = 0x1245C  (+74844)\n",
      "  D[15] = 0x00680  (+1664)\n",
      "\n",
      "==================================================\n",
      "D-RAM Word Changes (ALG 3 writes D[0,1,5,6,13,14]):\n",
      "==================================================\n",
      "  D[ 0]: 0x5F000 -> 0x5C000\n",
      "  D[ 1]: 0x7FC80 -> 0x6D280\n",
      "  D[ 5]: 0x00000 -> 0x60A0D\n",
      "  D[ 6]: 0x00000 -> 0x4E374\n",
      "  D[13]: 0x00000 -> 0x248B8\n",
      "  D[14]: 0x00000 -> 0x1245C\n"
     ]
    }
   ],
   "source": [
    "# Final state inspection\n",
    "print_state(sam.state, slot=6)\n",
    "\n",
    "# Show D-RAM changes\n",
    "print(\"\\n\" + \"=\"*50)\n",
    "print(\"D-RAM Word Changes (ALG 3 writes D[0,1,5,6,13,14]):\")\n",
    "print(\"=\"*50)\n",
    "for i in [0, 1, 5, 6, 13, 14]:\n",
    "    initial = dram_slot6[i]\n",
    "    current = sam.state.dram[6*16 + i]\n",
    "    if initial != current:\n",
    "        print(f\"  D[{i:2d}]: 0x{initial:05X} -> 0x{current:05X}\")"
   ]
  },
  {
   "cell_type": "markdown",
   "metadata": {},
   "source": [
    "## Summary: ALG 3 Analysis\n",
    "\n",
    "### Key Findings\n",
    "\n",
    "1. **MUTED Output**\n",
    "   - PC05 `WXY+WSP` updates MIX from D[7]\n",
    "   - D[7] = 0x52C00 → mix_l=0, mix_r=0 (muted)\n",
    "   - Despite 2 WACC instructions, output is zero\n",
    "\n",
    "2. **SRAM Processing**\n",
    "   - Multiple WXY instructions for delay buffer reads\n",
    "   - WWE sequences (PC37-41, PC54-58) write back processed audio\n",
    "   - This creates diffuse feedback for other slots to read\n",
    "\n",
    "3. **Role in Reverb Architecture**\n",
    "   - ALG 3 is the \"diffuser\" that creates late reverb texture\n",
    "   - It reads from SRAM buffers and writes back all-pass filtered audio\n",
    "   - Slots 7-11 (ALG 2) read from these diffused buffers\n",
    "   - No direct output contribution - purely internal feedback processing\n",
    "\n",
    "### Architecture Summary\n",
    "\n",
    "```\n",
    "ALG 0 (Slot 4): Input conditioning → SRAM write\n",
    "ALG 1 (Slot 5): Diffusion → DAC output (heavy WACC)\n",
    "ALG 3 (Slot 6): All-pass filter → SRAM feedback (MUTED)\n",
    "ALG 2 (Slots 7-11): Delay taps → DAC output (3 WACC each)\n",
    "```\n",
    "\n",
    "The all-pass filter's muted state is intentional - it's a processing node\n",
    "in the feedback network, not a direct output source."
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Python 3 (ipykernel)",
   "language": "python",
   "name": "python3"
  },
  "language_info": {
   "codemirror_mode": {
    "name": "ipython",
    "version": 3
   },
   "file_extension": ".py",
   "mimetype": "text/x-python",
   "name": "python",
   "nbconvert_exporter": "python",
   "pygments_lexer": "ipython3",
   "version": "3.13.11"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 4
}
