<html>
	<head>
		<link type="text/css" rel="stylesheet" href="http://jenkins-tomcat.cal.ci.spirentcom.com/css/style.css"></link>
		<link type="text/css" rel="stylesheet" href="http://jenkins-tomcat.cal.ci.spirentcom.com/css/color.css"></link>
	</head>
	<body>
Started by upstream project "hw_syn_colossus_fx2_100g_iob" build number 141<br/>

originally caused by:<br/>

 Started by an SCM change<br/>

Started by upstream project "hw_syn_colossus_fx2_100g_iob" build number 142<br/>

originally caused by:<br/>

 Started by an SCM change<br/>

[EnvInject] - Loading node environment variables.<br/>

Building remotely on fpga-imp-01 (x86_64 Linux CentOS6.5 Vivado) in workspace /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA<br/>

Using remote perforce client: hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723<br/>

[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 workspace -o hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723<br/>

Clear workspace includes .repository ...<br/>

Wiping workspace...<br/>

Wiped workspace.<br/>

Clean complete, took 5 ms<br/>

Last build changeset: 703283<br/>

[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 changes -s submitted -m 1 //hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723/...<br/>

[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 -s changes -s submitted //hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723/...@703284,@704015<br/>

[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 describe -s 704015<br/>

[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 -G where //...<br/>

[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 describe -s 703421<br/>

[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 -s users tableuser<br/>

[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 user -o tableuser<br/>

Sync'ing workspace to changelist 704015 (forcing sync of unchanged files).<br/>

[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ p4 -s sync -f //hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-1022639723/...@704015<br/>

Sync complete, took 30548 ms<br/>

Run condition [File exists] enabling prebuild for step [[ArtifactDeployer] - Deploy artifacts from workspace to remote directories]<br/>

Run condition [File exists] enabling prebuild for step [BuilderChain]<br/>

Run condition [Files match] enabling prebuild for step [BuilderChain]<br/>

Run condition [Current build status] enabling prebuild for step [BuilderChain]<br/>

Deleting old artifacts from #15<br/>

No emails were triggered.<br/>

Copied 1 artifact from "hw_syn_colossus_fx2_100g_iob" build number 142<br/>

Copied 1 artifact from "hw_syn_colossus_fx2_100g_iob" build number 142<br/>

[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson5078636285988158059.sh<br/>

+ p4 revert //...<br/>

//... - file(s) not opened on this client.<br/>

+ export LM_LICENSE_FILE=2100@spcsjcapp01.ad.spirentcom.com:1900@hnlcsv.ad.spirentcom.com<br/>

+ LM_LICENSE_FILE=2100@spcsjcapp01.ad.spirentcom.com:1900@hnlcsv.ad.spirentcom.com<br/>

+ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/settings64.sh<br/>

++ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/.settings64-Vivado.sh<br/>

+++ XILINX_VIVADO=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3<br/>

+++ '[' -n /opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin ']'<br/>

+++ PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin<br/>

+++ '[' -n '' ']'<br/>

+++ LD_LIBRARY_PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/lib/lnx64.o<br/>

++ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado_HLS/2014.3/.settings64-Vivado_High_Level_Synthesis.sh<br/>

+++ '[' -n /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin ']'<br/>

+++ PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado_HLS/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin<br/>

++ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/.settings64-Software_Development_Kit.sh<br/>

+++ '[' -n /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado_HLS/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin ']'<br/>

+++ PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/arm/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/linux_toolchain/lin64_be/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/linux_toolchain/lin64_le/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado_HLS/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin<br/>

++ source /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/DocNav/.settings64-DocNav.sh<br/>

+++ '[' -n /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/arm/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/linux_toolchain/lin64_be/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/linux_toolchain/lin64_le/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado_HLS/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin ']'<br/>

+++ PATH=/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/DocNav:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/arm/lin/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/linux_toolchain/lin64_be/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/SDK/2014.3/gnu/microblaze/linux_toolchain/lin64_le/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado_HLS/2014.3/bin:/net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/bin:/opt/perforce/p4_cli:/usr/local/bin:/bin:/usr/bin<br/>

+ echo 'Derive FPGA image version/datecode'<br/>

Derive FPGA image version/datecode<br/>

+++ expr 17 % 100<br/>

++ printf %02d 17<br/>

+ VER=17<br/>

++ date +%m%d%y<br/>

+ DATECODE=102114<br/>

+ VER_DATECODE=17102114<br/>

++ cat /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/changelist.txt<br/>

+ LAST_CHANGE=704006<br/>

+ '[' 704015 -gt 704006 ']'<br/>

+ LAST_CHANGE=704015<br/>

+ echo 'Update VERSION_ColossusFX2_BLADE100G.v'<br/>

Update VERSION_ColossusFX2_BLADE100G.v<br/>

+ cd /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA<br/>

+ sed -i 's/^parameter /\/\/parameter /g' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v<br/>

+ sed -i '1i //Includes up to Changelist 704015' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v<br/>

+ sed -i '2i parameter FPGA_VERSION =  8'\''h17;' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v<br/>

+ sed -i '3i parameter DATE_CODE    =  24'\''h102114;' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v<br/>

+ sed -i '4i \ ' SourceCode/include/VERSION_ColossusFX2_BLADE100G.v<br/>

++ printf 'Description: Colossus FX2 100G I/O Board version 17102114.  Includes up to Changelist 704015.\nChange Type: Proto\nChange #: none\n'<br/>

+ DESCRIPTION='Description: Colossus FX2 100G I/O Board version 17102114.  Includes up to Changelist 704015.<br/>

Change Type: Proto<br/>

Change #: none'<br/>

+ echo 'Start implementation'<br/>

Start implementation<br/>

+ cd /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade<br/>

+ chmod u+w ./VivadoBlade_14_3.xpr ./VivadoBlade.xpr<br/>

+ echo 17102114<br/>

+ echo 'open_project VivadoBlade_14_3.xpr'<br/>

+ echo 'set_param general.maxThreads 4'<br/>

+ echo 'reset_run impl_2'<br/>

+ echo 'launch_runs impl_2'<br/>

+ echo 'wait_on_run impl_2'<br/>

+ echo 'open_run impl_2'<br/>

+ echo 'set_property BITSTREAM.CONFIG.USR_ACCESS 17102114 [current_design]'<br/>

+ echo 'write_verilog -force colossus_iob_imp_funcsim.v -mode funcsim'<br/>

+ echo 'write_verilog -force colossus_iob_imp_timesim.v -mode timesim -sdf_anno true'<br/>

+ echo 'write_sdf -force colossus_iob_imp_timesim.sdf'<br/>

+ echo 'archive_project hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-17.zip -force -include_config_settings'<br/>

+ echo 'write_bitstream ./VivadoBlade_14_3.runs/impl_2/colossus_fx2_100g.bit'<br/>

+ echo close_project<br/>

+ echo exit<br/>

+ vivado -mode batch -source ./myImp.tcl<br/>

<br/>

****** Vivado v2014.3 (64-bit)<br/>

  **** SW Build 1034051 on Fri Oct  3 16:31:15 MDT 2014<br/>

  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014<br/>

    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.<br/>

<br/>

source ./myImp.tcl<br/>

# open_project VivadoBlade_14_3.xpr<br/>

<a name="INFO1"></a><font color="blue">INFO: [Project 1-313] Project file moved from '/net/storage_cal_ci/general/Development/Hardware/FPGA/Workspaces/4asu/Colossus/FPGA/fx2/VivadoBlade' since last save.</font><br/>

Scanning sources...<br/>

Finished scanning sources<br/>

<a name="WARNING1"></a><font color="orange">WARNING: [Project 1-509] GeneratedRun file for 'impl_2' not found</font><br/>

# set_param general.maxThreads 4<br/>

# reset_run impl_2<br/>

# launch_runs impl_2<br/>

[Tue Oct 21 04:49:13 2014] Launched impl_2...<br/>

Run output will be captured here: /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/runme.log<br/>

# wait_on_run impl_2<br/>

[Tue Oct 21 04:49:13 2014] Waiting for impl_2 to finish...<br/>

<br/>

*** Running vivado<br/>

    with args -log ColossusFX2_BLADE100G.vdi -applog -m64 -messageDb vivado.pb -mode batch -source ColossusFX2_BLADE100G.tcl -notrace<br/>

<br/>

<br/>

****** Vivado v2014.3 (64-bit)<br/>

  **** SW Build 1034051 on Fri Oct  3 16:31:15 MDT 2014<br/>

  **** IP Build 1028902 on Fri Sep 26 17:35:13 MDT 2014<br/>

    ** Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.<br/>

<br/>

source ColossusFX2_BLADE100G.tcl -notrace<br/>

Design is defaulting to srcset: sources_1<br/>

Design is defaulting to constrset: constrs_1<br/>

Parsing EDIF File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.edf]<br/>

Finished Parsing EDIF File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.edf]<br/>

<a name="INFO2"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM64Kx36_col/DPRAM64Kx36_col.dcp' for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[3].DPRAM64Kx36_pi'</font><br/>

<a name="INFO3"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM64Kx36_col/DPRAM64Kx36_col.dcp' for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[2].DPRAM64Kx36_pi'</font><br/>

<a name="INFO4"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM64Kx36_col/DPRAM64Kx36_col.dcp' for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[1].DPRAM64Kx36_pi'</font><br/>

<a name="INFO5"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM64Kx36_col/DPRAM64Kx36_col.dcp' for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[0].DPRAM64Kx36_pi'</font><br/>

<a name="INFO6"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DPRAM16Kx2_col/DPRAM16Kx2_col.dcp' for cell 'GAF1/AM/dp_ram_stats_16kx684/valid_DPRAM16Kx2'</font><br/>

<a name="INFO7"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP256x256/TDP256x256.dcp' for cell 'GAF1/FM/CTDBHM/DPFRMBUF'</font><br/>

<a name="INFO8"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_4Kx32Rd64/TDPRAM_4Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/FSTCM/FST_RAM'</font><br/>

<a name="INFO9"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP16Kx32_RdDelay2/TDP16Kx32_RdDelay2.dcp' for cell 'GAF1/GM/DSGM/FTGM/SEQRAM'</font><br/>

<a name="INFO10"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP256x32/TDP256x32.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/DLS_RAM'</font><br/>

<a name="INFO11"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP512x8/TDP512x8.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/SecondPass_WeightTable'</font><br/>

<a name="INFO12"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP512x8/TDP512x8.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/FirstPass_WeightTable'</font><br/>

<a name="INFO13"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/Mult16x16_Delay4/Mult16x16_Delay4.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_EVEN'</font><br/>

<a name="INFO14"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/Mult16x16_Delay4/Mult16x16_Delay4.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_ODD'</font><br/>

<a name="INFO15"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP16x36/TDP16x36.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/Scale_Offset_RAM'</font><br/>

<a name="INFO16"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP256x256_RdDelay2/TDP256x256_RdDelay2.dcp' for cell 'GAF1/GM/SDBHM/DPFRMBUF'</font><br/>

<a name="INFO17"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk.dcp' for cell 'pcie_i/pcie_rx/trnrx_desc_ff'</font><br/>

<a name="INFO18"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk.dcp' for cell 'pcie_i/pcie_tx/maint_rdff'</font><br/>

<a name="INFO19"></a><font color="blue">INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/dp1kx256/dp1kx256.dcp'.</font><br/>

<a name="INFO20"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/dp256x128_256/dp256x128_256.dcp' for cell 'pcie_i/pcie_tx/rbuf_ff1'</font><br/>

<a name="INFO21"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP256x16_RdDelay2/TDP256x16_RdDelay2.dcp' for cell 'GAF1/GM/DSGM/OHPM/DLGM/IDLGM/DLORAM'</font><br/>

<a name="INFO22"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/adc_wiz_3_0/adc_wiz_3_0.dcp' for cell 'TSTop_U1/BAR0Intf/sysMon/xadcInst'</font><br/>

<a name="INFO23"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_cpmbination_dpram_256x1_col/rpmm_cpmbination_dpram_256x1_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'</font><br/>

<a name="INFO24"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_cpmbination_dpram_256x1_col/rpmm_cpmbination_dpram_256x1_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'</font><br/>

<a name="INFO25"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'</font><br/>

<a name="INFO26"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'</font><br/>

<a name="INFO27"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'</font><br/>

<a name="INFO28"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'</font><br/>

<a name="INFO29"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'</font><br/>

<a name="INFO30"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'</font><br/>

<a name="INFO31"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'</font><br/>

<a name="INFO32"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'</font><br/>

<a name="INFO33"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'</font><br/>

<a name="INFO34"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'</font><br/>

<a name="INFO35"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'</font><br/>

<a name="INFO36"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'</font><br/>

<a name="INFO37"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'</font><br/>

<a name="INFO38"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'</font><br/>

<a name="INFO39"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'</font><br/>

<a name="INFO40"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'</font><br/>

<a name="INFO41"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'</font><br/>

<a name="INFO42"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'</font><br/>

<a name="INFO43"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'</font><br/>

<a name="INFO44"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'</font><br/>

<a name="INFO45"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'</font><br/>

<a name="INFO46"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'</font><br/>

<a name="INFO47"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'</font><br/>

<a name="INFO48"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'</font><br/>

<a name="INFO49"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'</font><br/>

<a name="INFO50"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'</font><br/>

<a name="INFO51"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'</font><br/>

<a name="INFO52"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'</font><br/>

<a name="INFO53"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'</font><br/>

<a name="INFO54"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'</font><br/>

<a name="INFO55"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'</font><br/>

<a name="INFO56"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'</font><br/>

<a name="INFO57"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'</font><br/>

<a name="INFO58"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'</font><br/>

<a name="INFO59"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'</font><br/>

<a name="INFO60"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'</font><br/>

<a name="INFO61"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'</font><br/>

<a name="INFO62"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'</font><br/>

<a name="INFO63"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'</font><br/>

<a name="INFO64"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'</font><br/>

<a name="INFO65"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'</font><br/>

<a name="INFO66"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'</font><br/>

<a name="INFO67"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'</font><br/>

<a name="INFO68"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'</font><br/>

<a name="INFO69"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'</font><br/>

<a name="INFO70"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'</font><br/>

<a name="INFO71"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'</font><br/>

<a name="INFO72"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'</font><br/>

<a name="INFO73"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'</font><br/>

<a name="INFO74"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'</font><br/>

<a name="INFO75"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'</font><br/>

<a name="INFO76"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'</font><br/>

<a name="INFO77"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'</font><br/>

<a name="INFO78"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'</font><br/>

<a name="INFO79"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'</font><br/>

<a name="INFO80"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'</font><br/>

<a name="INFO81"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'</font><br/>

<a name="INFO82"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'</font><br/>

<a name="INFO83"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'</font><br/>

<a name="INFO84"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'</font><br/>

<a name="INFO85"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'</font><br/>

<a name="INFO86"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'</font><br/>

<a name="INFO87"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'</font><br/>

<a name="INFO88"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/rpmm_dpram_256x36_col/rpmm_dpram_256x36_col.dcp' for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'</font><br/>

<a name="INFO89"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DCFIFO256x32/DCFIFO256x32.dcp' for cell 'GAF1/GM/SSM100/C_IFGFIFO'</font><br/>

<a name="INFO90"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/DCFIFOFWFT64x192/DCFIFOFWFT64x192.dcp' for cell 'GAF1/GM/SSM100/DSG_FPFIFO'</font><br/>

<a name="INFO91"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDP32Kx32Rd512_r/TDP32Kx32Rd512_r.dcp' for cell 'GAF1/GM/DSGM/OHPM/BC_RAM'</font><br/>

<a name="INFO92"></a><font color="blue">INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/SDP16Kx72/SDP16Kx72.dcp'.</font><br/>

<a name="INFO93"></a><font color="blue">INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx36/TDPRAM_16Kx36.dcp'.</font><br/>

<a name="INFO94"></a><font color="blue">INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64_RdDelay2/TDPRAM_16Kx32Rd64_RdDelay2.dcp'.</font><br/>

<a name="INFO95"></a><font color="blue">INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx58/TDPRAM_16Kx58.dcp'.</font><br/>

<a name="INFO96"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx58_RdDelay2/TDPRAM_16Kx58_RdDelay2.dcp' for cell 'GAF1/GM/SSM100/TSSM/STATSRAM'</font><br/>

<a name="INFO97"></a><font color="blue">INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_8Kx32Rd64_RdDelay2/TDPRAM_8Kx32Rd64_RdDelay2.dcp'.</font><br/>

<a name="INFO98"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/dp512x256_2clk/dp512x256_2clk.dcp' for cell 'pcie_i/pcie_rx/txd_ff_p1'</font><br/>

<a name="INFO99"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[3].u_RITEnt_RAM'</font><br/>

<a name="INFO100"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[6].u_RITEnt_RAM'</font><br/>

<a name="INFO101"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[5].u_RITEnt_RAM'</font><br/>

<a name="INFO102"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[7].u_RITEnt_RAM'</font><br/>

<a name="INFO103"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[0].u_RITEnt_RAM'</font><br/>

<a name="INFO104"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[4].u_RITEnt_RAM'</font><br/>

<a name="INFO105"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[2].u_RITEnt_RAM'</font><br/>

<a name="INFO106"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_16Kx32Rd64/TDPRAM_16Kx32Rd64.dcp' for cell 'GAF1/GM/DSGM/VFDPM/genblk1[1].u_RITEnt_RAM'</font><br/>

<a name="INFO107"></a><font color="blue">INFO: [Project 1-491] No black box instances found for design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/TDPRAM_8Kx32Rd64/TDPRAM_8Kx32Rd64.dcp'.</font><br/>

<a name="INFO108"></a><font color="blue">INFO: [Project 1-454] Reading design checkpoint '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/IP_Vivado/dpram_1Kx36Rd144/dpram_1Kx36Rd144.dcp' for cell 'GAF1/GM/DSGM/VFDPM/u_RIT_RAM'</font><br/>

<a name="INFO109"></a><font color="blue">INFO: [Common 17-14] Message 'Project 1-454' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.</font><br/>

<a name="INFO110"></a><font color="blue">INFO: [Netlist 29-17] Analyzing 378413 Unisim elements for replacement</font><br/>

<a name="INFO111"></a><font color="blue">INFO: [Netlist 29-28] Unisim Transformation completed in 89 CPU seconds</font><br/>

<a name="INFO112"></a><font color="blue">INFO: [Project 1-479] Netlist was created with Vivado 2014.1</font><br/>

Loading clock regions from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml<br/>

Loading clock buffers from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml<br/>

Loading clock placement rules from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/ClockPlacerRules.xml<br/>

Loading package pin functions from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/PinFunctions.xml...<br/>

Loading package from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1157/Package.xml<br/>

Loading io standards from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/./parts/xilinx/virtex7/IOStandards.xml<br/>

Loading device configuration modes from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/ConfigModes.xml<br/>

<a name="INFO113"></a><font color="blue">INFO: [Project 1-570] Preparing netlist for logic optimization</font><br/>

<a name="INFO114"></a><font color="blue">INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.</font><br/>

<a name="INFO115"></a><font color="blue">INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.</font><br/>

<a name="WARNING2"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING3"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING4"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING5"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING6"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING7"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING8"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING9"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING10"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING11"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING12"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING13"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING14"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING15"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING16"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING17"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING18"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING19"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING20"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING21"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING22"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING23"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING24"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING25"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING26"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING27"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING28"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING29"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING30"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING31"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING32"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING33"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING34"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING35"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING36"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING37"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING38"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING39"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING40"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING41"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING42"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING43"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING44"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING45"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING46"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING47"></a><font color="orange">WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING48"></a><font color="orange">WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING49"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING50"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING51"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING52"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING53"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING54"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING55"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING56"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING57"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING58"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING59"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING60"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING61"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING62"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING63"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING64"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING65"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING66"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING67"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING68"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING69"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING70"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING71"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING72"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[3].DPRAM64Kx36_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[3].DPRAM64Kx36_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[2].DPRAM64Kx36_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[2].DPRAM64Kx36_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[1].DPRAM64Kx36_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[1].DPRAM64Kx36_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[0].DPRAM64Kx36_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp/DPRAM64Kx36_col_early.xdc] for cell 'GAF1/AM/dp_ram_lookup_64Kx144/loop_pi[0].DPRAM64Kx36_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_2/DPRAM16Kx2_col_early.xdc] for cell 'GAF1/AM/dp_ram_stats_16kx684/valid_DPRAM16Kx2'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_2/DPRAM16Kx2_col_early.xdc] for cell 'GAF1/AM/dp_ram_stats_16kx684/valid_DPRAM16Kx2'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_3/TDP256x256_early.xdc] for cell 'GAF1/FM/CTDBHM/DPFRMBUF'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_3/TDP256x256_early.xdc] for cell 'GAF1/FM/CTDBHM/DPFRMBUF'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_4/TDPRAM_4Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/FSTCM/FST_RAM'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_4/TDPRAM_4Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/FSTCM/FST_RAM'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_5/TDP16Kx32_RdDelay2_early.xdc] for cell 'GAF1/GM/DSGM/FTGM/SEQRAM'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_5/TDP16Kx32_RdDelay2_early.xdc] for cell 'GAF1/GM/DSGM/FTGM/SEQRAM'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_6/TDP256x32_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/DLS_RAM'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_6/TDP256x32_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/DLS_RAM'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_7/TDP512x8_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/SecondPass_WeightTable'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_7/TDP512x8_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/SecondPass_WeightTable'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_7/TDP512x8_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/FirstPass_WeightTable'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_7/TDP512x8_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/FirstPass_WeightTable'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_8/Mult16x16_Delay4_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_EVEN'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_8/Mult16x16_Delay4_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_EVEN'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_8/Mult16x16_Delay4_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_ODD'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_8/Mult16x16_Delay4_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/MS_ODD'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_9/TDP16x36_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/Scale_Offset_RAM'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_9/TDP16x36_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/Scale_Offset_RAM'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_10/TDP256x256_RdDelay2_early.xdc] for cell 'GAF1/GM/SDBHM/DPFRMBUF'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_10/TDP256x256_RdDelay2_early.xdc] for cell 'GAF1/GM/SDBHM/DPFRMBUF'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_early.xdc] for cell 'pcie_i/pcie_rx/trnrx_desc_ff'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_early.xdc] for cell 'pcie_i/pcie_rx/trnrx_desc_ff'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_early.xdc] for cell 'pcie_i/pcie_tx/maint_rdff'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_early.xdc] for cell 'pcie_i/pcie_tx/maint_rdff'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_13/dp256x128_256_early.xdc] for cell 'pcie_i/pcie_tx/rbuf_ff1'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_13/dp256x128_256_early.xdc] for cell 'pcie_i/pcie_tx/rbuf_ff1'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_14/TDP256x16_RdDelay2_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/IDLGM/DLORAM'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_14/TDP256x16_RdDelay2_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/DLGM/IDLGM/DLORAM'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_15/adc_wiz_3_0_early.xdc] for cell 'TSTop_U1/BAR0Intf/sysMon/xadcInst'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_15/adc_wiz_3_0_early.xdc] for cell 'TSTop_U1/BAR0Intf/sysMon/xadcInst'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_16/rpmm_cpmbination_dpram_256x1_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_16/rpmm_cpmbination_dpram_256x1_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_16/rpmm_cpmbination_dpram_256x1_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_16/rpmm_cpmbination_dpram_256x1_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_comb_proc_pi/rpmm_combination_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi2of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[28].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[31].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[27].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[30].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[29].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[26].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[18].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[23].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[15].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[20].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[25].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[17].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[22].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[14].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[10].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[12].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[4].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[2].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[7].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[5].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[3].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[8].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[6].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[11].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[0].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[9].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[1].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[19].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[24].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[16].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[21].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_17/rpmm_dpram_256x36_col_early.xdc] for cell 'GAF1/AM/path_rx100g_proc_pi1of2/rpmm_top_100g_pi/rpmm_compare_pi/rpmm_block_ram_pi/loop_pi[13].rpmm_dpram_pi'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_18/DCFIFO256x32_early.xdc] for cell 'GAF1/GM/SSM100/C_IFGFIFO'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_18/DCFIFO256x32_early.xdc] for cell 'GAF1/GM/SSM100/C_IFGFIFO'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_19/DCFIFOFWFT64x192_early.xdc] for cell 'GAF1/GM/SSM100/DSG_FPFIFO'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_19/DCFIFOFWFT64x192_early.xdc] for cell 'GAF1/GM/SSM100/DSG_FPFIFO'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_20/TDP32Kx32Rd512_r_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/BC_RAM'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_20/TDP32Kx32Rd512_r_early.xdc] for cell 'GAF1/GM/DSGM/OHPM/BC_RAM'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_25/TDPRAM_16Kx58_RdDelay2_early.xdc] for cell 'GAF1/GM/SSM100/TSSM/STATSRAM'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_25/TDPRAM_16Kx58_RdDelay2_early.xdc] for cell 'GAF1/GM/SSM100/TSSM/STATSRAM'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_27/dp512x256_2clk_early.xdc] for cell 'pcie_i/pcie_rx/txd_ff_p1'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_27/dp512x256_2clk_early.xdc] for cell 'pcie_i/pcie_rx/txd_ff_p1'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[3].u_RITEnt_RAM'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[3].u_RITEnt_RAM'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[6].u_RITEnt_RAM'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[6].u_RITEnt_RAM'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[5].u_RITEnt_RAM'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[5].u_RITEnt_RAM'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[7].u_RITEnt_RAM'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[7].u_RITEnt_RAM'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[0].u_RITEnt_RAM'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[0].u_RITEnt_RAM'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[4].u_RITEnt_RAM'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[4].u_RITEnt_RAM'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[2].u_RITEnt_RAM'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[2].u_RITEnt_RAM'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[1].u_RITEnt_RAM'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_28/TDPRAM_16Kx32Rd64_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/genblk1[1].u_RITEnt_RAM'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_RIT_RAM'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_RIT_RAM'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD6_RAM_od'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD6_RAM_od'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD6_RAM_ev'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD6_RAM_ev'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD5_RAM_od'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD5_RAM_od'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD5_RAM_ev'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD5_RAM_ev'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD4_RAM'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD4_RAM'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD3_RAM'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD3_RAM'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD2_RAM'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD2_RAM'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD1_RAM'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_30/dpram_1Kx36Rd144_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_VFD1_RAM'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_31/DCFIFOFWFT16x50_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_31/DCFIFOFWFT16x50_early.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc]<br/>

<a name="INFO116"></a><font color="blue">INFO: [Timing 38-35] Done setting XDC timing constraints. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:615]</font><br/>

<a name="INFO117"></a><font color="blue">INFO: [Timing 38-2] Deriving generated clocks [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:615]</font><br/>

get_clocks: Time (s): cpu = 00:01:53 ; elapsed = 00:00:55 . Memory (MB): peak = 3900.188 ; gain = 1072.863 ; free physical = 16076 ; free virtual = 24121<br/>

<a name="WARNING73"></a><font color="orange">WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_42_RNIJON2' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]</font><br/>

Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.<br/>

<a name="WARNING74"></a><font color="orange">WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_43_1_RNI440B' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]</font><br/>

Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc]<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_late.xdc] for cell 'pcie_i/pcie_rx/trnrx_desc_ff'<br/>

<a name="INFO118"></a><font color="blue">INFO: [Vivado 12-3489] Using the max delay datapath only value '10.000' scoped to cell 'pcie_i/pcie_rx/trnrx_desc_ff' from the checkpoint. [c:/Users/lbenites/Perforce/LBenites_laptop/SPT_HW/Colossus/sandbox/ColossusFX2_1x100G/IP_Vivado/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk_clocks.xdc:59]</font><br/>

set_max_delay: Time (s): cpu = 00:00:33 ; elapsed = 00:00:09 . Memory (MB): peak = 4193.078 ; gain = 0.000 ; free physical = 15872 ; free virtual = 23917<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_late.xdc] for cell 'pcie_i/pcie_rx/trnrx_desc_ff'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_late.xdc] for cell 'pcie_i/pcie_tx/maint_rdff'<br/>

<a name="INFO119"></a><font color="blue">INFO: [Vivado 12-3489] Using the max delay datapath only value '10.000' scoped to cell 'pcie_i/pcie_tx/maint_rdff' from the checkpoint. [c:/Users/lbenites/Perforce/LBenites_laptop/SPT_HW/Colossus/sandbox/ColossusFX2_1x100G/IP_Vivado/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk/ff_128x272_pfull64_2clk_clocks.xdc:61]</font><br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_11/ff_128x272_pfull64_2clk_late.xdc] for cell 'pcie_i/pcie_tx/maint_rdff'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_18/DCFIFO256x32_late.xdc] for cell 'GAF1/GM/SSM100/C_IFGFIFO'<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_18/DCFIFO256x32_late.xdc] for cell 'GAF1/GM/SSM100/C_IFGFIFO'<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_31/DCFIFOFWFT16x50_late.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0'<br/>

<a name="INFO120"></a><font color="blue">INFO: [Vivado 12-3489] Using the max delay datapath only value '10.000' scoped to cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0' from the checkpoint. [c:/Junk/FX2_IP/IP_Vivado/DCFIFOFWFT16x50/DCFIFOFWFT16x50/DCFIFOFWFT16x50_clocks.xdc:63]</font><br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/.Xil/Vivado-21835-fpga-imp-01/dcp_31/DCFIFOFWFT16x50_late.xdc] for cell 'GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0'<br/>

<a name="INFO121"></a><font color="blue">INFO: [Opt 31-138] Pushed 3 inverter(s) to 20 load pin(s).</font><br/>

<a name="WARNING75"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING76"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING77"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING78"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING79"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING80"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING81"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING82"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING83"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING84"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING85"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING86"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING87"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING88"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING89"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING90"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING91"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING92"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING93"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING94"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING95"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING96"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING97"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING98"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING99"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING100"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="INFO122"></a><font color="blue">INFO: [Project 1-111] Unisim Transformation Summary:</font><br/>

  A total of 336696 instances were transformed.<br/>

  (MUXCY,XORCY) =&gt; CARRY4: 8946 instances<br/>

  BUF =&gt; LUT1: 7 instances<br/>

  FD =&gt; FDRE: 96703 instances<br/>

  FDC =&gt; FDCE: 7449 instances<br/>

  FDC_1 =&gt; FDCE (inverted pins: C): 10 instances<br/>

  FDE =&gt; FDRE: 36206 instances<br/>

  FDE_1 =&gt; FDRE (inverted pins: C): 16 instances<br/>

  FDP =&gt; FDPE: 538 instances<br/>

  FDP_1 =&gt; FDPE (inverted pins: C): 1 instances<br/>

  FDR =&gt; FDRE: 72378 instances<br/>

  FDRE_1 =&gt; FDRE (inverted pins: C): 8 instances<br/>

  FDRS =&gt; FDRS (FDRE, LUT2, VCC): 3 instances<br/>

  FDS =&gt; FDSE: 1689 instances<br/>

  FD_1 =&gt; FDRE (inverted pins: C): 39 instances<br/>

  IBUFGDS =&gt; IBUFDS: 1 instances<br/>

  INV =&gt; LUT1: 326 instances<br/>

  IOBUF =&gt; IOBUF (IBUF, OBUFT): 3 instances<br/>

  IOBUFDS_DCIEN =&gt; IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 2 instances<br/>

  IOBUF_DCIEN =&gt; IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 16 instances<br/>

  LUT1_L =&gt; LUT1: 4688 instances<br/>

  LUT2_L =&gt; LUT2: 9990 instances<br/>

  LUT3_L =&gt; LUT3: 16169 instances<br/>

  LUT4_L =&gt; LUT4: 8554 instances<br/>

  LUT5_L =&gt; LUT5: 20169 instances<br/>

  LUT6_2 =&gt; LUT6_2 (LUT5, LUT6): 768 instances<br/>

  LUT6_L =&gt; LUT6: 44609 instances<br/>

  OBUFDS =&gt; OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances<br/>

  RAM128X1D =&gt; RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 4752 instances<br/>

  RAM32M =&gt; RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 839 instances<br/>

  RAM64M =&gt; RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 179 instances<br/>

  RAM64X1D =&gt; RAM64X1D (RAMD64E, RAMD64E): 483 instances<br/>

  ROM256X1 =&gt; ROM256X1 (LUT6, LUT6, LUT6, LUT6, MUXF7, MUXF7, MUXF8): 74 instances<br/>

  SRLC32E =&gt; SRL16E: 1080 instances<br/>

<br/>

link_design: Time (s): cpu = 00:07:20 ; elapsed = 00:06:05 . Memory (MB): peak = 4193.078 ; gain = 3265.754 ; free physical = 15907 ; free virtual = 23914<br/>

<a name="INFO123"></a><font color="blue">INFO: [Common 17-600] The following parameters have non-default value.</font><br/>

general.maxThreads<br/>

Command: opt_design -directive Explore<br/>

<a name="INFO124"></a><font color="blue">INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore</font><br/>

Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'<br/>

<a name="INFO125"></a><font color="blue">INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'</font><br/>

<a name="INFO126"></a><font color="blue">INFO: [Drc 23-27] Running DRC with 4 threads</font><br/>

<a name="INFO127"></a><font color="blue">INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors</font><br/>

<a name="INFO128"></a><font color="blue">INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.</font><br/>

Running DRC as a precondition to command opt_design<br/>

<br/>

Starting DRC Task<br/>

<a name="INFO129"></a><font color="blue">INFO: [Drc 23-27] Running DRC with 4 threads</font><br/>

<a name="INFO130"></a><font color="blue">INFO: [Project 1-461] DRC finished with 0 Errors</font><br/>

<a name="INFO131"></a><font color="blue">INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.</font><br/>

<br/>

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 4196.090 ; gain = 0.000 ; free physical = 15901 ; free virtual = 23908<br/>

<br/>

Starting Logic Optimization Task<br/>

<br/>

Phase 1 Retarget<br/>

<br/>

<a name="INFO132"></a><font color="blue">INFO: [Opt 31-138] Pushed 16 inverter(s) to 429 load pin(s).</font><br/>

<a name="WARNING101"></a><font color="orange">WARNING: [Opt 31-143] Automatic BUFG insertion was skipped because there are already at least 12 clock buffers (BUFG and BUFHCE) using global resources.</font><br/>

Resolution: Manually insert a BUFG to drive the high fanout net. However, make sure to first analyze clock buffer utilization to determine if the insertion is safe to perform.<br/>

<a name="INFO133"></a><font color="blue">INFO: [Opt 31-49] Retargeted 0 cell(s).</font><br/>

<a name="WARNING102"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING103"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING104"></a><font color="orange">WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING105"></a><font color="orange">WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING106"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING107"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

Phase 1 Retarget | Checksum: 252edb77e<br/>

<br/>

Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 4196.090 ; gain = 0.000 ; free physical = 15769 ; free virtual = 23776<br/>

<br/>

Phase 2 Constant Propagation<br/>

<a name="INFO134"></a><font color="blue">INFO: [Opt 31-138] Pushed 14 inverter(s) to 14 load pin(s).</font><br/>

<a name="WARNING108"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg1 and pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="INFO135"></a><font color="blue">INFO: [Opt 31-10] Eliminated 6344 cells.</font><br/>

Phase 2 Constant Propagation | Checksum: 1936875a7<br/>

<br/>

Time (s): cpu = 00:01:37 ; elapsed = 00:01:37 . Memory (MB): peak = 4196.090 ; gain = 0.000 ; free physical = 15750 ; free virtual = 23757<br/>

<br/>

Phase 3 Sweep<br/>

<a name="INFO136"></a><font color="blue">INFO: [Opt 31-12] Eliminated 63161 unconnected nets.</font><br/>

<a name="INFO137"></a><font color="blue">INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.</font><br/>

<a name="INFO138"></a><font color="blue">INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.</font><br/>

<a name="INFO139"></a><font color="blue">INFO: [Opt 31-11] Eliminated 26687 unconnected cells.</font><br/>

Phase 3 Sweep | Checksum: 133650978<br/>

<br/>

Time (s): cpu = 00:02:42 ; elapsed = 00:02:42 . Memory (MB): peak = 4196.090 ; gain = 0.000 ; free physical = 15750 ; free virtual = 23756<br/>

<br/>

Phase 4 Constant Propagation<br/>

<a name="INFO140"></a><font color="blue">INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).</font><br/>

<a name="INFO141"></a><font color="blue">INFO: [Opt 31-10] Eliminated 0 cells.</font><br/>

Phase 4 Constant Propagation | Checksum: 14e6fad51<br/>

<br/>

Time (s): cpu = 00:03:16 ; elapsed = 00:03:16 . Memory (MB): peak = 4196.090 ; gain = 0.000 ; free physical = 15749 ; free virtual = 23756<br/>

<br/>

Phase 5 Sweep<br/>

<a name="INFO142"></a><font color="blue">INFO: [Opt 31-12] Eliminated 317 unconnected nets.</font><br/>

<a name="INFO143"></a><font color="blue">INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.</font><br/>

<a name="INFO144"></a><font color="blue">INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.</font><br/>

<a name="INFO145"></a><font color="blue">INFO: [Opt 31-11] Eliminated 1 unconnected cells.</font><br/>

Phase 5 Sweep | Checksum: 2225ca474<br/>

<br/>

Time (s): cpu = 00:03:51 ; elapsed = 00:03:51 . Memory (MB): peak = 4196.090 ; gain = 0.000 ; free physical = 15749 ; free virtual = 23756<br/>

Ending Logic Optimization Task | Checksum: 2225ca474<br/>

<br/>

Time (s): cpu = 00:03:54 ; elapsed = 00:03:54 . Memory (MB): peak = 4196.090 ; gain = 0.000 ; free physical = 15749 ; free virtual = 23756<br/>

Implement Debug Cores | Checksum: 246db1367<br/>

Logic Optimization | Checksum: 246db1367<br/>

<br/>

Starting Power Optimization Task<br/>

<a name="INFO146"></a><font color="blue">INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period &lt; 3.12 ns.</font><br/>

<a name="INFO147"></a><font color="blue">INFO: [Pwropt 34-9] Applying IDT optimizations ...</font><br/>

<a name="INFO148"></a><font color="blue">INFO: [Pwropt 34-10] Applying ODC optimizations ...</font><br/>

<br/>

<br/>

Starting PowerOpt Patch Enables Task<br/>

<a name="INFO149"></a><font color="blue">INFO: [Pwropt 34-162] WRITE_MODE attribute of 62 BRAM(s) out of a total of 992 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.</font><br/>

<a name="INFO150"></a><font color="blue">INFO: [Pwropt 34-201] Structural ODC has moved 12 WE to EN ports</font><br/>

Number of BRAM Ports augmented: 316 newly gated: 406 Total Ports: 1984<br/>

Ending PowerOpt Patch Enables Task | Checksum: 1bce3fc88<br/>

<br/>

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 6023.879 ; gain = 0.000 ; free physical = 15146 ; free virtual = 23154<br/>

Ending Power Optimization Task | Checksum: 1bce3fc88<br/>

<br/>

Time (s): cpu = 00:03:22 ; elapsed = 00:03:26 . Memory (MB): peak = 6023.879 ; gain = 1827.789 ; free physical = 15146 ; free virtual = 23154<br/>

<a name="INFO151"></a><font color="blue">INFO: [Common 17-83] Releasing license: Implementation</font><br/>

150 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.<br/>

opt_design completed successfully<br/>

opt_design: Time (s): cpu = 00:08:02 ; elapsed = 00:07:46 . Memory (MB): peak = 6023.879 ; gain = 1830.801 ; free physical = 15146 ; free virtual = 23154<br/>

<a name="INFO152"></a><font color="blue">INFO: [Common 17-600] The following parameters have non-default value.</font><br/>

general.maxThreads<br/>

Writing placer database...<br/>

Writing XDEF routing.<br/>

Writing XDEF routing logical nets.<br/>

Writing XDEF routing special nets.<br/>

Write XDEF Complete: Time (s): cpu = 00:00:00.36 ; elapsed = 00:00:00.19 . Memory (MB): peak = 6043.887 ; gain = 0.000 ; free physical = 15115 ; free virtual = 23128<br/>

write_checkpoint: Time (s): cpu = 00:01:08 ; elapsed = 00:01:08 . Memory (MB): peak = 6043.891 ; gain = 20.012 ; free physical = 15080 ; free virtual = 23130<br/>

<a name="INFO153"></a><font color="blue">INFO: [Drc 23-27] Running DRC with 4 threads</font><br/>

<a name="INFO154"></a><font color="blue">INFO: [Coretcl 2-168] The results of DRC are in file /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/ColossusFX2_BLADE100G_drc_opted.rpt.</font><br/>

report_drc: Time (s): cpu = 00:01:52 ; elapsed = 00:01:00 . Memory (MB): peak = 6043.891 ; gain = 0.000 ; free physical = 15043 ; free virtual = 23093<br/>

source /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/tcl_scripts/remove_cores_DONT_TOUCH.tcl<br/>

Command: place_design -directive Explore<br/>

Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'<br/>

<a name="INFO155"></a><font color="blue">INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'</font><br/>

<a name="INFO156"></a><font color="blue">INFO: [Drc 23-27] Running DRC with 4 threads</font><br/>

<a name="INFO157"></a><font color="blue">INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors</font><br/>

<a name="INFO158"></a><font color="blue">INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.</font><br/>

Running DRC as a precondition to command place_design<br/>

<a name="INFO159"></a><font color="blue">INFO: [Drc 23-27] Running DRC with 4 threads</font><br/>

<a name="INFO160"></a><font color="blue">INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors</font><br/>

<a name="INFO161"></a><font color="blue">INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.</font><br/>

<br/>

Starting Placer Task<br/>

<a name="INFO162"></a><font color="blue">INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.</font><br/>

<a name="INFO163"></a><font color="blue">INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs</font><br/>

<br/>

Phase 1 Placer Runtime Estimator<br/>

Phase 1 Placer Runtime Estimator | Checksum: 1367aaca9<br/>

<br/>

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 6045.891 ; gain = 0.000 ; free physical = 15044 ; free virtual = 23094<br/>

<br/>

Phase 2 Placer Initialization<br/>

<br/>

Phase 2.1 Placer Initialization Core<br/>

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 6045.891 ; gain = 0.000 ; free physical = 15044 ; free virtual = 23094<br/>

<a name="INFO164"></a><font color="blue">INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.</font><br/>

<a name="INFO165"></a><font color="blue">INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.</font><br/>

<a name="INFO166"></a><font color="blue">INFO: [Opt 31-138] Pushed 21 inverter(s) to 21 load pin(s).</font><br/>

Netlist sorting complete. Time (s): cpu = 00:00:00.88 ; elapsed = 00:00:00.88 . Memory (MB): peak = 6045.891 ; gain = 0.000 ; free physical = 15037 ; free virtual = 23086<br/>

<br/>

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device<br/>

<br/>

Phase 2.1.1.1 Pre-Place Cells<br/>

Phase 2.1.1.1 Pre-Place Cells | Checksum: b21586cd<br/>

<br/>

Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 6045.891 ; gain = 0.000 ; free physical = 15037 ; free virtual = 23086<br/>

<a name="WARNING109"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING110"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING111"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING112"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING113"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING114"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING115"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING116"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING117"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING118"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING119"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING120"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING121"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING122"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING123"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING124"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING125"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING126"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING127"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING128"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING129"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING130"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING131"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING132"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING133"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING134"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING135"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING136"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING137"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING138"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING139"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING140"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING141"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING142"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING143"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING144"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING145"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING146"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING147"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING148"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING149"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING150"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING151"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING152"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING153"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING154"></a><font color="orange">WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING155"></a><font color="orange">WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING156"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg1 and pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING157"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING158"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING159"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING160"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING161"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING162"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING163"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING164"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING165"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING166"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING167"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING168"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING169"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING170"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING171"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING172"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING173"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING174"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING175"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING176"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING177"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING178"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING179"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING180"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING181"></a><font color="orange">WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_42_RNIJON2' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]</font><br/>

Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.<br/>

<a name="WARNING182"></a><font color="orange">WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_43_1_RNI440B' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]</font><br/>

Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.<br/>

<a name="INFO167"></a><font color="blue">INFO: [Timing 38-35] Done setting XDC timing constraints.</font><br/>

<br/>

Phase 2.1.1.2 IO & Clk Clean Up<br/>

Phase 2.1.1.2 IO & Clk Clean Up | Checksum: b21586cd<br/>

<br/>

Time (s): cpu = 00:05:56 ; elapsed = 00:04:49 . Memory (MB): peak = 6073.898 ; gain = 28.008 ; free physical = 14887 ; free virtual = 22937<br/>

<br/>

Phase 2.1.1.3 Implementation Feasibility check On IDelay<br/>

Phase 2.1.1.3 Implementation Feasibility check On IDelay | Checksum: b21586cd<br/>

<br/>

Time (s): cpu = 00:06:01 ; elapsed = 00:04:53 . Memory (MB): peak = 6073.898 ; gain = 28.008 ; free physical = 14887 ; free virtual = 22937<br/>

<br/>

Phase 2.1.1.4 Commit IO Placement<br/>

Phase 2.1.1.4 Commit IO Placement | Checksum: 0a97c508<br/>

<br/>

Time (s): cpu = 00:06:01 ; elapsed = 00:04:53 . Memory (MB): peak = 6073.898 ; gain = 28.008 ; free physical = 14887 ; free virtual = 22937<br/>

Phase 2.1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: d5a35cfa<br/>

<br/>

Time (s): cpu = 00:06:01 ; elapsed = 00:04:54 . Memory (MB): peak = 6073.898 ; gain = 28.008 ; free physical = 14887 ; free virtual = 22937<br/>

<br/>

Phase 2.1.2 Build Placer Netlist Model<br/>

<br/>

Phase 2.1.2.1 Place Init Design<br/>

<br/>

Phase 2.1.2.1.1 Init Lut Pin Assignment<br/>

Phase 2.1.2.1.1 Init Lut Pin Assignment | Checksum: 117afdaf1<br/>

<br/>

Time (s): cpu = 00:06:35 ; elapsed = 00:05:24 . Memory (MB): peak = 6073.898 ; gain = 28.008 ; free physical = 14343 ; free virtual = 22392<br/>

Phase 2.1.2.1 Place Init Design | Checksum: 1c712d54c<br/>

<br/>

Time (s): cpu = 00:14:52 ; elapsed = 00:08:19 . Memory (MB): peak = 6073.898 ; gain = 28.008 ; free physical = 14376 ; free virtual = 22425<br/>

Phase 2.1.2 Build Placer Netlist Model | Checksum: 1c712d54c<br/>

<br/>

Time (s): cpu = 00:14:53 ; elapsed = 00:08:19 . Memory (MB): peak = 6073.898 ; gain = 28.008 ; free physical = 14376 ; free virtual = 22425<br/>

<br/>

Phase 2.1.3 Constrain Clocks/Macros<br/>

<br/>

Phase 2.1.3.1 Constrain Global/Regional Clocks<br/>

Phase 2.1.3.1 Constrain Global/Regional Clocks | Checksum: 1c712d54c<br/>

<br/>

Time (s): cpu = 00:14:54 ; elapsed = 00:08:20 . Memory (MB): peak = 6073.898 ; gain = 28.008 ; free physical = 14356 ; free virtual = 22405<br/>

Phase 2.1.3 Constrain Clocks/Macros | Checksum: 1c712d54c<br/>

<br/>

Time (s): cpu = 00:14:55 ; elapsed = 00:08:21 . Memory (MB): peak = 6073.898 ; gain = 28.008 ; free physical = 14356 ; free virtual = 22405<br/>

Phase 2.1 Placer Initialization Core | Checksum: 1c712d54c<br/>

<br/>

Time (s): cpu = 00:14:56 ; elapsed = 00:08:22 . Memory (MB): peak = 6073.898 ; gain = 28.008 ; free physical = 14356 ; free virtual = 22405<br/>

Phase 2 Placer Initialization | Checksum: 1c712d54c<br/>

<br/>

Time (s): cpu = 00:14:56 ; elapsed = 00:08:23 . Memory (MB): peak = 6073.898 ; gain = 28.008 ; free physical = 14356 ; free virtual = 22405<br/>

<br/>

Phase 3 Global Placement<br/>

Phase 3 Global Placement | Checksum: 2c5448407<br/>

<br/>

Time (s): cpu = 00:41:52 ; elapsed = 00:21:59 . Memory (MB): peak = 6113.914 ; gain = 68.023 ; free physical = 12452 ; free virtual = 20598<br/>

<br/>

Phase 4 Detail Placement<br/>

<br/>

Phase 4.1 Commit Multi Column Macros<br/>

Phase 4.1 Commit Multi Column Macros | Checksum: 2c5448407<br/>

<br/>

Time (s): cpu = 00:42:00 ; elapsed = 00:22:03 . Memory (MB): peak = 6113.914 ; gain = 68.023 ; free physical = 12452 ; free virtual = 20598<br/>

<br/>

Phase 4.2 Commit Most Macros & LUTRAMs<br/>

Phase 4.2 Commit Most Macros & LUTRAMs | Checksum: 246189119<br/>

<br/>

Time (s): cpu = 00:50:09 ; elapsed = 00:25:42 . Memory (MB): peak = 6113.914 ; gain = 68.023 ; free physical = 12265 ; free virtual = 20411<br/>

<br/>

Phase 4.3 Area Swap Optimization<br/>

Phase 4.3 Area Swap Optimization | Checksum: 2496861c5<br/>

<br/>

Time (s): cpu = 00:50:26 ; elapsed = 00:25:56 . Memory (MB): peak = 6113.914 ; gain = 68.023 ; free physical = 12265 ; free virtual = 20412<br/>

<br/>

Phase 4.4 Timing Path Optimizer<br/>

Phase 4.4 Timing Path Optimizer | Checksum: 227bd5885<br/>

<br/>

Time (s): cpu = 00:53:47 ; elapsed = 00:27:07 . Memory (MB): peak = 6113.914 ; gain = 68.023 ; free physical = 12206 ; free virtual = 20353<br/>

<br/>

Phase 4.5 Commit Small Macros & Core Logic<br/>

<br/>

Phase 4.5.1 setBudgets<br/>

Phase 4.5.1 setBudgets | Checksum: 2047e6bda<br/>

<br/>

Time (s): cpu = 00:53:55 ; elapsed = 00:27:16 . Memory (MB): peak = 6113.914 ; gain = 68.023 ; free physical = 12190 ; free virtual = 20337<br/>

<br/>

Phase 4.5.2 Commit Slice Clusters<br/>

Phase 4.5.2 Commit Slice Clusters | Checksum: 17e7e1f4c<br/>

<br/>

Time (s): cpu = 01:20:51 ; elapsed = 00:36:38 . Memory (MB): peak = 6299.184 ; gain = 253.293 ; free physical = 11265 ; free virtual = 19429<br/>

Phase 4.5 Commit Small Macros & Core Logic | Checksum: 17e7e1f4c<br/>

<br/>

Time (s): cpu = 01:20:56 ; elapsed = 00:36:42 . Memory (MB): peak = 6299.184 ; gain = 253.293 ; free physical = 11262 ; free virtual = 19428<br/>

<br/>

Phase 4.6 Clock Restriction Legalization for Leaf Columns<br/>

Phase 4.6 Clock Restriction Legalization for Leaf Columns | Checksum: 17e7e1f4c<br/>

<br/>

Time (s): cpu = 01:21:08 ; elapsed = 00:36:51 . Memory (MB): peak = 6308.980 ; gain = 263.090 ; free physical = 11248 ; free virtual = 19419<br/>

<br/>

Phase 4.7 Clock Restriction Legalization for Non-Clock Pins<br/>

Phase 4.7 Clock Restriction Legalization for Non-Clock Pins | Checksum: 17e7e1f4c<br/>

<br/>

Time (s): cpu = 01:21:16 ; elapsed = 00:36:59 . Memory (MB): peak = 6320.980 ; gain = 275.090 ; free physical = 11234 ; free virtual = 19410<br/>

<br/>

Phase 4.8 Place Remaining<br/>

Phase 4.8 Place Remaining | Checksum: 26cb2d9f1<br/>

<br/>

Time (s): cpu = 01:21:20 ; elapsed = 00:37:03 . Memory (MB): peak = 6320.980 ; gain = 275.090 ; free physical = 11232 ; free virtual = 19410<br/>

<br/>

Phase 4.9 Re-assign LUT pins<br/>

Phase 4.9 Re-assign LUT pins | Checksum: 26cb2d9f1<br/>

<br/>

Time (s): cpu = 01:21:54 ; elapsed = 00:37:35 . Memory (MB): peak = 6320.980 ; gain = 275.090 ; free physical = 11219 ; free virtual = 19409<br/>

Phase 4 Detail Placement | Checksum: 26cb2d9f1<br/>

<br/>

Time (s): cpu = 01:22:00 ; elapsed = 00:37:40 . Memory (MB): peak = 6320.980 ; gain = 275.090 ; free physical = 11219 ; free virtual = 19408<br/>

<br/>

Phase 5 Post Placement Optimization and Clean-Up<br/>

<br/>

Phase 5.1 PCOPT Shape updates<br/>

Phase 5.1 PCOPT Shape updates | Checksum: 26b600391<br/>

<br/>

Time (s): cpu = 01:22:10 ; elapsed = 00:37:47 . Memory (MB): peak = 6485.660 ; gain = 439.770 ; free physical = 11138 ; free virtual = 19328<br/>

<br/>

Phase 5.2 Post Placement Optimization<br/>

<br/>

Phase 5.2.1 Post Placement Timing Optimization<br/>

<br/>

Phase 5.2.1.1 Restore Best Placement<br/>

Phase 5.2.1.1 Restore Best Placement | Checksum: 25494a321<br/>

<br/>

Time (s): cpu = 01:31:55 ; elapsed = 00:44:18 . Memory (MB): peak = 6566.715 ; gain = 520.824 ; free physical = 20159 ; free virtual = 28498<br/>

<a name="INFO168"></a><font color="blue">INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.352. For the most accurate timing information please run report_timing.</font><br/>

Phase 5.2.1 Post Placement Timing Optimization | Checksum: 25494a321<br/>

<br/>

Time (s): cpu = 01:32:00 ; elapsed = 00:44:23 . Memory (MB): peak = 6566.715 ; gain = 520.824 ; free physical = 20092 ; free virtual = 28432<br/>

Phase 5.2 Post Placement Optimization | Checksum: 25494a321<br/>

<br/>

Time (s): cpu = 01:32:05 ; elapsed = 00:44:28 . Memory (MB): peak = 6566.715 ; gain = 520.824 ; free physical = 20037 ; free virtual = 28377<br/>

<br/>

Phase 5.3 Post Placement Cleanup<br/>

Phase 5.3 Post Placement Cleanup | Checksum: 25494a321<br/>

<br/>

Time (s): cpu = 01:32:09 ; elapsed = 00:44:33 . Memory (MB): peak = 6566.715 ; gain = 520.824 ; free physical = 19977 ; free virtual = 28316<br/>

<br/>

Phase 5.4 Placer Reporting<br/>

<br/>

Phase 5.4.1 Restore STA<br/>

Phase 5.4.1 Restore STA | Checksum: 25494a321<br/>

<br/>

Time (s): cpu = 01:32:17 ; elapsed = 00:44:40 . Memory (MB): peak = 6566.715 ; gain = 520.824 ; free physical = 19881 ; free virtual = 28221<br/>

Phase 5.4 Placer Reporting | Checksum: 25494a321<br/>

<br/>

Time (s): cpu = 01:32:22 ; elapsed = 00:44:45 . Memory (MB): peak = 6566.715 ; gain = 520.824 ; free physical = 19829 ; free virtual = 28169<br/>

<br/>

Phase 5.5 Final Placement Cleanup<br/>

Phase 5.5 Final Placement Cleanup | Checksum: 21f9c16a5<br/>

<br/>

Time (s): cpu = 01:32:27 ; elapsed = 00:44:50 . Memory (MB): peak = 6566.715 ; gain = 520.824 ; free physical = 19765 ; free virtual = 28105<br/>

Phase 5 Post Placement Optimization and Clean-Up | Checksum: 21f9c16a5<br/>

<br/>

Time (s): cpu = 01:32:32 ; elapsed = 00:44:56 . Memory (MB): peak = 6566.715 ; gain = 520.824 ; free physical = 19710 ; free virtual = 28050<br/>

Ending Placer Task | Checksum: 18b2aeefe<br/>

<br/>

Time (s): cpu = 01:32:33 ; elapsed = 00:44:56 . Memory (MB): peak = 6566.715 ; gain = 520.824 ; free physical = 19652 ; free virtual = 27991<br/>

<a name="INFO169"></a><font color="blue">INFO: [Common 17-83] Releasing license: Implementation</font><br/>

168 Infos, 181 Warnings, 0 Critical Warnings and 0 Errors encountered.<br/>

place_design completed successfully<br/>

place_design: Time (s): cpu = 01:34:06 ; elapsed = 00:46:00 . Memory (MB): peak = 6566.715 ; gain = 522.824 ; free physical = 19641 ; free virtual = 27981<br/>

<a name="INFO170"></a><font color="blue">INFO: [Common 17-600] The following parameters have non-default value.</font><br/>

general.maxThreads<br/>

Writing placer database...<br/>

Writing XDEF routing.<br/>

Writing XDEF routing logical nets.<br/>

Writing XDEF routing special nets.<br/>

Write XDEF Complete: Time (s): cpu = 00:01:46 ; elapsed = 00:01:04 . Memory (MB): peak = 6566.719 ; gain = 0.000 ; free physical = 18450 ; free virtual = 27264<br/>

write_checkpoint: Time (s): cpu = 00:02:12 ; elapsed = 00:01:31 . Memory (MB): peak = 6566.719 ; gain = 0.004 ; free physical = 18718 ; free virtual = 27139<br/>

report_clock_utilization: Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 6566.719 ; gain = 0.000 ; free physical = 18717 ; free virtual = 27138<br/>

report_utilization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 6566.719 ; gain = 0.000 ; free physical = 18171 ; free virtual = 26593<br/>

report_utilization: Time (s): cpu = 00:00:14 ; elapsed = 00:00:16 . Memory (MB): peak = 6566.719 ; gain = 0.000 ; free physical = 18171 ; free virtual = 26593<br/>

Command: phys_opt_design -directive AggressiveExplore<br/>

Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'<br/>

<a name="INFO171"></a><font color="blue">INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'</font><br/>

<a name="INFO172"></a><font color="blue">INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore</font><br/>

<a name="WARNING183"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING184"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING185"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING186"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING187"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING188"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING189"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING190"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING191"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING192"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING193"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING194"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING195"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING196"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING197"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING198"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING199"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING200"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING201"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING202"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING203"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING204"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING205"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING206"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING207"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING208"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING209"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING210"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING211"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING212"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING213"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING214"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING215"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING216"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING217"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING218"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING219"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING220"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING221"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING222"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING223"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING224"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING225"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING226"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING227"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING228"></a><font color="orange">WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING229"></a><font color="orange">WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING230"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg1 and pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING231"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING232"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING233"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING234"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING235"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING236"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING237"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING238"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING239"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING240"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING241"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING242"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING243"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING244"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING245"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING246"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING247"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING248"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING249"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING250"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING251"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING252"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING253"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING254"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<br/>

Starting Physical Synthesis Task<br/>

<br/>

Phase 1 Physical Synthesis Initialization<br/>

Phase 1 Physical Synthesis Initialization | Checksum: 2be6807db<br/>

<br/>

Time (s): cpu = 00:05:17 ; elapsed = 00:02:21 . Memory (MB): peak = 6710.715 ; gain = 141.996 ; free physical = 16525 ; free virtual = 25048<br/>

Netlist sorting complete. Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:01 . Memory (MB): peak = 6710.715 ; gain = 0.000 ; free physical = 16523 ; free virtual = 25050<br/>

<a name="INFO173"></a><font color="blue">INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.352 | TNS=-5.728 |</font><br/>

<br/>

Phase 2 Fanout Optimization<br/>

<a name="INFO174"></a><font color="blue">INFO: [Physopt 32-76] Pass 1. Identified 50 candidate nets for fanout optimization.</font><br/>

<a name="INFO175"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[0]. Replicated 6 times.</font><br/>

<a name="INFO176"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_delay_calc_q3/N_4430. Replicated 1 times.</font><br/>

<a name="INFO177"></a><font color="blue">INFO: [Physopt 32-601] Processed net GAF1/GM/SSM100/RCM/IFGCM/N_17_0. Net driver GAF1/GM/SSM100/RCM/IFGCM/Test_ByteCountPlusByteLeft_s_31_RNIODRGA was replaced.</font><br/>

<a name="INFO178"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[1]. Replicated 6 times.</font><br/>

<a name="INFO179"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_17[0]. Replicated 7 times.</font><br/>

<a name="INFO180"></a><font color="blue">INFO: [Physopt 32-572] Net GAF1/FM/u_tx_IFG/u_TFFI/tf_rdreq_1 was not replicated.</font><br/>

Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.<br/>

<a name="INFO181"></a><font color="blue">INFO: [Physopt 32-572] Net GAF1/FM/u_tx_IFG/m1_0 was not replicated.</font><br/>

Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.<br/>

<a name="INFO182"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/N_2579. Replicated 8 times.</font><br/>

<a name="INFO183"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_19[0]. Replicated 5 times.</font><br/>

<a name="INFO184"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_16[1]. Replicated 6 times.</font><br/>

<a name="INFO185"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_18[1]. Replicated 5 times.</font><br/>

<a name="INFO186"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_5[2]. Replicated 1 times.</font><br/>

<a name="INFO187"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_13[1]. Replicated 5 times.</font><br/>

<a name="INFO188"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/AM/filter_controller_pi/filter_cache/un1_cache_data_q5_sm0. Replicated 8 times.</font><br/>

<a name="INFO189"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/AM/filter_controller_pi/filter_cache/N_47. Replicated 8 times.</font><br/>

<a name="INFO190"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/N_717. Replicated 8 times.</font><br/>

<a name="INFO191"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/IfgCntr_RNICOC39_0[5]. Replicated 4 times.</font><br/>

<a name="INFO192"></a><font color="blue">INFO: [Physopt 32-572] Net GAF1/GM/SSM100/RCM/IFGCM/m95_0_2 was not replicated.</font><br/>

Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.<br/>

<a name="INFO193"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_2[1]. Replicated 4 times.</font><br/>

<a name="INFO194"></a><font color="blue">INFO: [Physopt 32-572] Net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_7[1] was not replicated.</font><br/>

Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.<br/>

<a name="INFO195"></a><font color="blue">INFO: [Physopt 32-572] Net GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[1] was not replicated.</font><br/>

Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.<br/>

<a name="INFO196"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_15[1]. Replicated 4 times.</font><br/>

<a name="INFO197"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr[0]. Replicated 6 times.</font><br/>

<a name="INFO198"></a><font color="blue">INFO: [Physopt 32-572] Net GAF1/GM/FIM/PRBSGEN/cur_ptr_13[0] was not replicated.</font><br/>

Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.<br/>

<a name="INFO199"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[2]. Replicated 6 times.</font><br/>

<a name="INFO200"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_14[1]. Replicated 3 times.</font><br/>

<a name="INFO201"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_2[2]. Replicated 4 times.</font><br/>

<a name="INFO202"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_14[0]. Replicated 6 times.</font><br/>

<a name="INFO203"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_5[0]. Replicated 7 times.</font><br/>

<a name="INFO204"></a><font color="blue">INFO: [Physopt 32-572] Net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3[2] was not replicated.</font><br/>

Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.<br/>

<a name="INFO205"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr[1]. Replicated 6 times.</font><br/>

<a name="INFO206"></a><font color="blue">INFO: [Physopt 32-572] Net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_1[2] was not replicated.</font><br/>

Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.<br/>

<a name="INFO207"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_7[0]. Replicated 6 times.</font><br/>

<a name="INFO208"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_6[0]. Replicated 4 times.</font><br/>

<a name="INFO209"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_8[1]. Replicated 4 times.</font><br/>

<a name="INFO210"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_4[1]. Replicated 6 times.</font><br/>

<a name="INFO211"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_1[1]. Replicated 6 times.</font><br/>

<a name="INFO212"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_9[1]. Replicated 3 times.</font><br/>

<a name="INFO213"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/N_2900. Replicated 6 times.</font><br/>

<a name="INFO214"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stat_req_stream_ra[3]. Replicated 6 times.</font><br/>

<a name="INFO215"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_6[2]. Replicated 5 times.</font><br/>

<a name="INFO216"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/AM/filter_controller_pi/filter_cache/un1_cache_data_q5_sn_N_7 was not replicated.</font><br/>

<a name="INFO217"></a><font color="blue">INFO: [Physopt 32-29] End Pass 1. Optimized 32 nets. Created 170 new instances.</font><br/>

<br/>

<a name="INFO218"></a><font color="blue">INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.352 | TNS=-5.788 |</font><br/>

Phase 2 Fanout Optimization | Checksum: 12df3e636<br/>

<br/>

Time (s): cpu = 00:09:19 ; elapsed = 00:06:08 . Memory (MB): peak = 6820.520 ; gain = 251.801 ; free physical = 16014 ; free virtual = 24784<br/>

<br/>

Phase 3 Placement Based Optimization<br/>

<a name="INFO219"></a><font color="blue">INFO: [Physopt 32-660] Identified 63 candidate nets for placement-based optimization.</font><br/>

<a name="INFO220"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[3].  Re-placed instance GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[3]</font><br/>

<a name="INFO221"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_o5_3.  Re-placed instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_o5_3</font><br/>

<a name="INFO222"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_4_axb_7.  Did not re-place instance GAF1/GM/IPHM/CSCM/un3_TCPUDPAdderAll_29_RNIMFLL</font><br/>

<a name="INFO223"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[5].  Re-placed instance GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[5]</font><br/>

<a name="INFO224"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_axb_5.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_axb_5</font><br/>

<a name="INFO225"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[4].  Re-placed instance GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[4]</font><br/>

<a name="INFO226"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_axb_4.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_axb_4</font><br/>

<a name="INFO227"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_4_axb_11.  Did not re-place instance GAF1/GM/IPHM/CSCM/un3_TCPUDPAdderAll_49_RNI4ALM</font><br/>

<a name="INFO228"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_4_axb_15.  Did not re-place instance GAF1/GM/IPHM/CSCM/un3_TCPUDPAdderAll_69_RNIMOLM</font><br/>

<a name="INFO229"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_4_axb_19.  Did not re-place instance GAF1/GM/IPHM/CSCM/un3_TCPUDPAdderAll_89_RNI87MM</font><br/>

<a name="INFO230"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_4_axb_21.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_s_21_RNIMIKI</font><br/>

<a name="INFO231"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_o5_4.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_o5_4</font><br/>

<a name="INFO232"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_axb_3.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_axb_3</font><br/>

<a name="INFO233"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_4_axb_8.  Did not re-place instance GAF1/GM/IPHM/CSCM/un3_TCPUDPAdderAll_34_RNIMJLL</font><br/>

<a name="INFO234"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_4_axb_12.  Did not re-place instance GAF1/GM/IPHM/CSCM/un3_TCPUDPAdderAll_54_RNI4ELM</font><br/>

<a name="INFO235"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_4_axb_16.  Did not re-place instance GAF1/GM/IPHM/CSCM/un3_TCPUDPAdderAll_74_RNIMSLM</font><br/>

<a name="INFO236"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_4_axb_20.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_s_20_RNIO9C21</font><br/>

<a name="INFO237"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_4_axb_9.  Did not re-place instance GAF1/GM/IPHM/CSCM/un3_TCPUDPAdderAll_39_RNIVMLL</font><br/>

<a name="INFO238"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_4_axb_13.  Did not re-place instance GAF1/GM/IPHM/CSCM/un3_TCPUDPAdderAll_59_RNIDHLM</font><br/>

<a name="INFO239"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_4_axb_17.  Did not re-place instance GAF1/GM/IPHM/CSCM/un3_TCPUDPAdderAll_79_RNIVVLM</font><br/>

<a name="INFO240"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_o5_5.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_o5_5</font><br/>

<a name="INFO241"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[0].  Re-placed instance GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[0]</font><br/>

<a name="INFO242"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_axb_0.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_axb_0</font><br/>

<a name="INFO243"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_6303.  Re-placed instance GAF1/GM/FIM/PRBSGEN/cur_ptr_6_0[1]</font><br/>

<a name="INFO244"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSRdCnt_q2[0].  Did not re-place instance GAF1/GM/FIM/PRBSRdCnt_q2[0]</font><br/>

<a name="INFO245"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/nxt_ptr[0].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/nxt_ptr_axb_0</font><br/>

<a name="INFO246"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_cry_RNIH5RI[14].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_cry_RNIH5RI[14]</font><br/>

<a name="INFO247"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_9.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[9]</font><br/>

<a name="INFO248"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_1.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIBJUS1[1]</font><br/>

<a name="INFO249"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt8.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt8</font><br/>

<a name="INFO250"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4[0].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNI8GUS1[0]</font><br/>

<a name="INFO251"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_axb_6.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_axb_6</font><br/>

<a name="INFO252"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3[32].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3[32]</font><br/>

<a name="INFO253"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3_m0[32].  Re-placed instance GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3_m0[32]</font><br/>

<a name="INFO254"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_1.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[1]</font><br/>

<a name="INFO255"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt0.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt0</font><br/>

<a name="INFO256"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/un2_cur_ptr_axb_0.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/un2_cur_ptr_axb_0</font><br/>

<a name="INFO257"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_9[1]_repN.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_9[1]_replica</font><br/>

<a name="INFO258"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[17].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[17]</font><br/>

<a name="INFO259"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[11].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[11]</font><br/>

<a name="INFO260"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[13].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[13]</font><br/>

<a name="INFO261"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[21].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[21]</font><br/>

<a name="INFO262"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[16].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[16]</font><br/>

<a name="INFO263"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[19].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[19]</font><br/>

<a name="INFO264"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[25].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[25]</font><br/>

<a name="INFO265"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[12].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[12]</font><br/>

<a name="INFO266"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[20].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[20]</font><br/>

<a name="INFO267"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[18].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[18]</font><br/>

<a name="INFO268"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[24].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[24]</font><br/>

<a name="INFO269"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[27].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[27]</font><br/>

<a name="INFO270"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[15].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[15]</font><br/>

<a name="INFO271"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[22].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[22]</font><br/>

<a name="INFO272"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[29].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[29]</font><br/>

<a name="INFO273"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[26].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[26]</font><br/>

<a name="INFO274"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[23].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[23]</font><br/>

<a name="INFO275"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[14].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[14]</font><br/>

<a name="INFO276"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[28].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[28]</font><br/>

<a name="INFO277"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD4Data_q3[32].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD4Data_q3[32]</font><br/>

<a name="INFO278"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[30].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[30]</font><br/>

<a name="INFO279"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[31].  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll[31]</font><br/>

<a name="INFO280"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4[15].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4[15]</font><br/>

<a name="INFO281"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4[14].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4[14]</font><br/>

<a name="INFO282"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4[13].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4[13]</font><br/>

<a name="INFO283"></a><font color="blue">INFO: [Physopt 32-661] Optimized 7 nets.  Re-placed 7 instances.</font><br/>

<a name="INFO284"></a><font color="blue">INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.116 | TNS=-0.636 |</font><br/>

Phase 3 Placement Based Optimization | Checksum: 1aeef3f6b<br/>

<br/>

Time (s): cpu = 00:10:46 ; elapsed = 00:07:35 . Memory (MB): peak = 6820.520 ; gain = 251.801 ; free physical = 15731 ; free virtual = 24668<br/>

<br/>

Phase 4 Rewire<br/>

<a name="INFO285"></a><font color="blue">INFO: [Physopt 32-246] Starting Signal Push optimization...</font><br/>

<a name="INFO286"></a><font color="blue">INFO: [Physopt 32-197] Pass 1. Identified 24 candidate nets for rewire optimization.</font><br/>

<a name="INFO287"></a><font color="blue">INFO: [Physopt 32-242] Processed net GAF1/AM/rx_phy_100g_pi/rx_cgmii_pi/data_from_cgmii[441]. Rewired (signal push) GAF1/AM/rx_phy_100g_pi/rx_cgmii_pi/fc_key_wr_vld_29802 to 6 loads. Replicated 1 times.</font><br/>

<a name="INFO288"></a><font color="blue">INFO: [Physopt 32-134] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_39[11]. Rewiring did not optimize the net.</font><br/>

<a name="INFO289"></a><font color="blue">INFO: [Physopt 32-134] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_1. Rewiring did not optimize the net.</font><br/>

<a name="INFO290"></a><font color="blue">INFO: [Physopt 32-134] Processed net GAF1/FM/u_tx_IFG/ct_rd_sof_1_sqmuxa_31. Rewiring did not optimize the net.</font><br/>

<a name="INFO291"></a><font color="blue">INFO: [Physopt 32-134] Processed net GAF1/FM/u_tx_IFG/un2_tf_rdreq_1lto32_0_a2_0. Rewiring did not optimize the net.</font><br/>

<a name="INFO292"></a><font color="blue">INFO: [Physopt 32-134] Processed net GAF1/FM/u_tx_IFG/u_TFFI/tf_rdreq_1. Rewiring did not optimize the net.</font><br/>

<a name="INFO293"></a><font color="blue">INFO: [Physopt 32-242] Processed net GAF1/FM/u_tx_IFG/u_mrkr_eof_1/un1_o_mrkr. Rewired (signal push) GAF1/FM/u_tx_IFG/u_mrkr_eof_1/un1_i_vb_cry_5 to 6 loads. Replicated 0 times.</font><br/>

<a name="INFO294"></a><font color="blue">INFO: [Physopt 32-242] Processed net GAF1/GM/DSGM/FTGM/RIT5Mask/Mask_Byte5827. Rewired (signal push) GAF1/GM/DSGM/FTGM/RIT5Mask/RIT5OS_q3[1] to 9 loads. Replicated 1 times.</font><br/>

<a name="INFO295"></a><font color="blue">INFO: [Physopt 32-134] Processed net GAF1/FM/u_tx_mac_x512/u_tx_ifcs/u_fcs32_eqns_x512/N_1423. Rewiring did not optimize the net.</font><br/>

<a name="INFO296"></a><font color="blue">INFO: [Physopt 32-242] Processed net GAF1/FM/u_tx_mac_x512/u_tx_ifcs/u_fcs32_eqns_x512/q_247_0_a2_10[14]. Rewired (signal push) GAF1/FM/u_tx_mac_x512/u_tx_ifcs/u_fcs32_eqns_x512/N_1423 to 1 loads. Replicated 0 times.</font><br/>

<a name="INFO297"></a><font color="blue">INFO: [Physopt 32-242] Processed net GAF1/FM/u_tx_IFG/N_3968. Rewired (signal push) GAF1/FM/u_tx_IFG/tf_rdreq_1 to 2 loads. Replicated 1 times.</font><br/>

<a name="INFO298"></a><font color="blue">INFO: [Physopt 32-242] Processed net GAF1/FM/u_tx_IFG/u_mrkr_eoif_1/un1_o_mrkr. Rewired (signal push) GAF1/FM/u_tx_IFG/u_mrkr_eoif_1/tf_rdreq_1 to 6 loads. Replicated 0 times.</font><br/>

<a name="INFO299"></a><font color="blue">INFO: [Physopt 32-242] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/u_vfd_lfsr/un2_dec3_x0_7_0. Rewired (signal push) GAF1/GM/DSGM/VFDPM/u_VFD4/u_vfd_lfsr/N_663 to 1 loads. Replicated 0 times.</font><br/>

<a name="INFO300"></a><font color="blue">INFO: [Physopt 32-134] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/u_vfd_lfsr/un2_dec3_x0_7. Rewiring did not optimize the net.</font><br/>

<a name="INFO301"></a><font color="blue">INFO: [Physopt 32-242] Processed net GAF1/GM/DSGM/VFDPM/u_VFD1/u_vfd_lfsr/un2_dec3_x0_5_1. Rewired (signal push) GAF1/GM/DSGM/VFDPM/u_VFD1/u_vfd_lfsr/un2_dec3_x0_1 to 1 loads. Replicated 0 times.</font><br/>

<a name="INFO302"></a><font color="blue">INFO: [Physopt 32-242] Processed net GAF1/GM/DSGM/VFDPM/u_VFD1/u_vfd_lfsr/un2_dec3_x0_1_1. Rewired (signal push) GAF1/GM/DSGM/VFDPM/u_VFD1/u_vfd_lfsr/un2_dec3_x0_4 to 1 loads. Replicated 0 times.</font><br/>

<a name="INFO303"></a><font color="blue">INFO: [Physopt 32-242] Processed net GAF1/GM/DSGM/FTGM/RIT6Mask/N_7_0. Rewired (signal push) GAF1/GM/DSGM/FTGM/RIT6Mask/RIT6OS_q3_Dup2[5] to 3 loads. Replicated 1 times.</font><br/>

<a name="INFO304"></a><font color="blue">INFO: [Physopt 32-242] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/O3. Rewired (signal push) GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/addra[13] to 3 loads. Replicated 0 times.</font><br/>

<a name="INFO305"></a><font color="blue">INFO: [Physopt 32-242] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_a2_2_1. Rewired (signal push) GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_7 to 1 loads. Replicated 1 times.</font><br/>

<a name="INFO306"></a><font color="blue">INFO: [Physopt 32-242] Processed net GAF1/AM/rx_phy_100g_pi/rx_cgmii_pi/data_from_cgmii[313]. Rewired (signal push) GAF1/AM/rx_phy_100g_pi/rx_cgmii_pi/fc_key_wr_vld_29802 to 2 loads. Replicated 1 times.</font><br/>

<a name="INFO307"></a><font color="blue">INFO: [Physopt 32-242] Processed net GAF1/GM/DSGM/FTGM/RIT3Mask/Mask_Byte5827. Rewired (signal push) GAF1/GM/DSGM/FTGM/RIT3Mask/N_115 to 7 loads. Replicated 1 times.</font><br/>

<a name="INFO308"></a><font color="blue">INFO: [Physopt 32-242] Processed net GAF1/GM/FIM/Data_q5_2_0[134]. Rewired (signal push) GAF1/GM/FIM/BCData_q4[134] to 1 loads. Replicated 0 times.</font><br/>

<a name="INFO309"></a><font color="blue">INFO: [Physopt 32-242] Processed net GAF1/AM/rx_phy_100g_pi/rx_cgmii_pi/data_from_cgmii[377]. Rewired (signal push) GAF1/AM/rx_phy_100g_pi/rx_cgmii_pi/fc_key_wr_vld_29802 to 6 loads. Replicated 1 times.</font><br/>

<a name="INFO310"></a><font color="blue">INFO: [Physopt 32-242] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_seq_to_ram17_2_0_a2_2_2_x. Rewired (signal push) GAF1/AM/stats_controller_pi/stats_seqchk_pi/un3_in_seq_cnt_tmp_2_s_14 to 1 loads. Replicated 0 times.</font><br/>

<a name="INFO311"></a><font color="blue">INFO: [Physopt 32-29] End Pass 1. Optimized 17 nets. Created 8 new instances.</font><br/>

<br/>

<a name="INFO312"></a><font color="blue">INFO: [Physopt 32-238] Finished Signal Push optimization...</font><br/>

<br/>

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6946.531 ; gain = 0.000 ; free physical = 14920 ; free virtual = 24148<br/>

<a name="INFO313"></a><font color="blue">INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.116 | TNS=-0.617 |</font><br/>

Phase 4 Rewire | Checksum: 2a0f55a46<br/>

<br/>

Time (s): cpu = 00:13:17 ; elapsed = 00:10:06 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 14903 ; free virtual = 24147<br/>

<br/>

Phase 5 Critical Cell Optimization<br/>

<a name="INFO314"></a><font color="blue">INFO: [Physopt 32-701] Net GAF1/GM/DSGM/FTGM/SeqNumDataIn[0] has constraints that cannot be copied, and hence, it cannot be replicated.</font><br/>

<a name="INFO315"></a><font color="blue">INFO: [Physopt 32-701] Net GAF1/GM/DSGM/VFDPM/u_VFD4/u_vfd_lfsr/CO_Wr_x1_u_1 has constraints that cannot be copied, and hence, it cannot be replicated.</font><br/>

<a name="INFO316"></a><font color="blue">INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.</font><br/>

<a name="INFO317"></a><font color="blue">INFO: [Physopt 32-572] Net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_9 was not replicated.</font><br/>

Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.<br/>

<a name="INFO318"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4[0] was not replicated.</font><br/>

<a name="INFO319"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_1 was not replicated.</font><br/>

<a name="INFO320"></a><font color="blue">INFO: [Physopt 32-572] Net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_3 was not replicated.</font><br/>

Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.<br/>

<a name="INFO321"></a><font color="blue">INFO: [Physopt 32-572] Net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_7 was not replicated.</font><br/>

Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.<br/>

<a name="INFO322"></a><font color="blue">INFO: [Physopt 32-572] Net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_4 was not replicated.</font><br/>

Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.<br/>

<a name="INFO323"></a><font color="blue">INFO: [Physopt 32-572] Net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_10 was not replicated.</font><br/>

Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.<br/>

<a name="INFO324"></a><font color="blue">INFO: [Physopt 32-572] Net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_13 was not replicated.</font><br/>

Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.<br/>

<a name="INFO325"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/sys_ritent_raddr[1][15]. Replicated 1 times.</font><br/>

<a name="INFO326"></a><font color="blue">INFO: [Physopt 32-572] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10] was not replicated.</font><br/>

Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.<br/>

<a name="INFO327"></a><font color="blue">INFO: [Physopt 32-572] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3] was not replicated.</font><br/>

Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.<br/>

<a name="INFO328"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/GM/SSM100/RCM/IFGCM/CurrFrameStart_q2[5]. Replicated 1 times.</font><br/>

<a name="INFO329"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/SSM100/RCM/IFGCM/N_9_0 was not replicated.</font><br/>

<a name="INFO330"></a><font color="blue">INFO: [Physopt 32-601] Processed net GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[7]. Net driver GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[7] was replaced.</font><br/>

<a name="INFO331"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_1 was not replicated.</font><br/>

<a name="INFO332"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/AM/stats_controller_pi/stats_seqchk_pi/mp2_to_cache_54 was not replicated.</font><br/>

<a name="INFO333"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[204] was not replicated.</font><br/>

<a name="INFO334"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_81 was not replicated.</font><br/>

<a name="INFO335"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[181] was not replicated.</font><br/>

<a name="INFO336"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_58 was not replicated.</font><br/>

<a name="INFO337"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1] was not replicated.</font><br/>

<a name="INFO338"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/FM/u_tx_IFG/ct_rd_sof_1_sqmuxa_31 was not replicated.</font><br/>

<a name="INFO339"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/FM/u_tx_IFG/un2_tf_rdreq_1lto32_0_a2_0 was not replicated.</font><br/>

<a name="INFO340"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/FM/u_tx_IFG/IfgCntr[22] was not replicated.</font><br/>

<a name="INFO341"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4] was not replicated.</font><br/>

<a name="INFO342"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9] was not replicated.</font><br/>

<a name="INFO343"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0] was not replicated.</font><br/>

<a name="INFO344"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6] was not replicated.</font><br/>

<a name="INFO345"></a><font color="blue">INFO: [Physopt 32-232] Optimized 3 nets. Created 2 new instances.</font><br/>

<a name="INFO346"></a><font color="blue">INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.116 | TNS=-0.597 |</font><br/>

Phase 5 Critical Cell Optimization | Checksum: 232770972<br/>

<br/>

Time (s): cpu = 00:13:51 ; elapsed = 00:10:39 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 14813 ; free virtual = 24131<br/>

<br/>

Phase 6 Fanout Optimization<br/>

<a name="INFO347"></a><font color="blue">INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.</font><br/>

<a name="INFO348"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/AM/filter_controller_pi/fc_key_wr_vld_29802. Replicated 3 times.</font><br/>

<a name="INFO349"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/N_6303. Replicated 1 times.</font><br/>

<a name="INFO350"></a><font color="blue">INFO: [Physopt 32-572] Net GAF1/FM/u_tx_IFG/N_717_repN_2 was not replicated.</font><br/>

Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.<br/>

<a name="INFO351"></a><font color="blue">INFO: [Physopt 32-29] End Pass 1. Optimized 2 nets. Created 4 new instances.</font><br/>

<br/>

<a name="INFO352"></a><font color="blue">INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.116 | TNS=-0.597 |</font><br/>

Phase 6 Fanout Optimization | Checksum: 14a4b909d<br/>

<br/>

Time (s): cpu = 00:14:10 ; elapsed = 00:11:00 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 14751 ; free virtual = 24130<br/>

<br/>

Phase 7 Placement Based Optimization<br/>

<a name="INFO353"></a><font color="blue">INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.</font><br/>

<a name="INFO354"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_cry_RNIH5RI[14].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_cry_RNIH5RI[14]</font><br/>

<a name="INFO355"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_9.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[9]</font><br/>

<a name="INFO356"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_1.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIBJUS1[1]</font><br/>

<a name="INFO357"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt8.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt8</font><br/>

<a name="INFO358"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4[0].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNI8GUS1[0]</font><br/>

<a name="INFO359"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_1.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[1]</font><br/>

<a name="INFO360"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt0.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt0</font><br/>

<a name="INFO361"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_5.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNINVUS1[5]</font><br/>

<a name="INFO362"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIKSUS1[4]</font><br/>

<a name="INFO363"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_3.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[3]</font><br/>

<a name="INFO364"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt2</font><br/>

<a name="INFO365"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_3.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIHPUS1[3]</font><br/>

<a name="INFO366"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIEMUS1[2]</font><br/>

<a name="INFO367"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_7.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[7]</font><br/>

<a name="INFO368"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt6.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt6</font><br/>

<a name="INFO369"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[4]</font><br/>

<a name="INFO370"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt4</font><br/>

<a name="INFO371"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[10]</font><br/>

<a name="INFO372"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt10</font><br/>

<a name="INFO373"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_13.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[13]</font><br/>

<a name="INFO374"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt12.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt12</font><br/>

<a name="INFO375"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0</font><br/>

<a name="INFO376"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0</font><br/>

<a name="INFO377"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_15.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_15</font><br/>

<a name="INFO378"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_8.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_8</font><br/>

<a name="INFO379"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[13].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_13_RNI30SF</font><br/>

<a name="INFO380"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[17].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_17_RNI70SF</font><br/>

<a name="INFO381"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt4</font><br/>

<a name="INFO382"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[21].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_21_RNI21SF</font><br/>

<a name="INFO383"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[25].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_25_RNI61SF</font><br/>

<a name="INFO384"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/CIM/CPU_Data_Rd_137[11].  Did not re-place instance GAF1/CIM/CPU_Data_Rd_137_0_iv[11]</font><br/>

<a name="INFO385"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_1_1[11].  Did not re-place instance GAF1/CIM/CPU_Data_Rd_137_0_iv_1_1[11]</font><br/>

<a name="INFO386"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_45_2[11].  Re-placed instance GAF1/CIM/CPU_Data_Rd_137_0_iv_45_2[11]</font><br/>

<a name="INFO387"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_7[11].  Re-placed instance GAF1/CIM/CPU_Data_Rd_137_0_iv_7[11]</font><br/>

<a name="INFO388"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_22_0[11].  Did not re-place instance GAF1/CIM/CPU_Data_Rd_137_0_iv_22_0[11]</font><br/>

<a name="INFO389"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_39[11].  Did not re-place instance GAF1/CIM/CPU_Data_Rd_137_0_iv_39[11]</font><br/>

<a name="INFO390"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_39_0[11].  Did not re-place instance GAF1/CIM/CPU_Data_Rd_137_0_iv_39_0[11]</font><br/>

<a name="INFO391"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD6Data_q3_3[31].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD6Data_q3_3[31]</font><br/>

<a name="INFO392"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/VFD6Data_q3_3_m0[31].  Re-placed instance GAF1/GM/DSGM/VFDPM/VFD6Data_q3_3_m0[31]</font><br/>

<a name="INFO393"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt6.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt6</font><br/>

<a name="INFO394"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_1.  Re-placed instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_1</font><br/>

<a name="INFO395"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/mp2_to_cache_54.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/out_seq_0_iv_0_0_o2_RNIER282[0]</font><br/>

<a name="INFO396"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[204].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[204]</font><br/>

<a name="INFO397"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_81.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_u[204]</font><br/>

<a name="INFO398"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_39719.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[204]</font><br/>

<a name="INFO399"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/N_4422.  Re-placed instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/out_seq_0_iv_0_0_o2[0]</font><br/>

<a name="INFO400"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/N_4431.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/out_seq_2_sqmuxa_0_a2_0_o2</font><br/>

<a name="INFO401"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_1_0.  Re-placed instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_1_0</font><br/>

<a name="INFO402"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[181].  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_q1[181]</font><br/>

<a name="INFO403"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_58.  Re-placed instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_12_RNI03MG1[181]</font><br/>

<a name="INFO404"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/N_40475.  Did not re-place instance GAF1/AM/stats_controller_pi/stats_cache_4mp/mp2_from_cache_1_7[181]</font><br/>

<a name="INFO405"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_1_4.  Re-placed instance GAF1/AM/stats_controller_pi/stats_seqchk_pi/un1_ram_oos_or_lost_1_4</font><br/>

<a name="INFO406"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/CIM/CPU_Data_Rd_137[16].  Did not re-place instance GAF1/CIM/CPU_Data_Rd_137_0_iv[16]</font><br/>

<a name="INFO407"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_21[16].  Did not re-place instance GAF1/CIM/CPU_Data_Rd_137_0_iv_21[16]</font><br/>

<a name="INFO408"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_38_2[16].  Did not re-place instance GAF1/CIM/CPU_Data_Rd_137_0_iv_38_2[16]</font><br/>

<a name="INFO409"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_43[16].  Did not re-place instance GAF1/CIM/CPU_Data_Rd_137_0_iv_43[16]</font><br/>

<a name="INFO410"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_43_2[16].  Did not re-place instance GAF1/CIM/CPU_Data_Rd_137_0_iv_43_2[16]</font><br/>

<a name="INFO411"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_7[16].  Re-placed instance GAF1/CIM/CPU_Data_Rd_137_0_iv_7[16]</font><br/>

<a name="INFO412"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0</font><br/>

<a name="INFO413"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_6.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_6</font><br/>

<a name="INFO414"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[9].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_9_RNIOED2</font><br/>

<a name="INFO415"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/u_TFFI/tf_rdreq_1.  Did not re-place instance GAF1/FM/u_tx_IFG/u_TFFI/o_frame_ready_RNIBJF58</font><br/>

<a name="INFO416"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_1809.  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr_RNICBGV8[5]</font><br/>

<a name="INFO417"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/m1_0.  Did not re-place instance GAF1/FM/u_tx_IFG/tf_rd_sof_0_a2_1_RNIH3V47</font><br/>

<a name="INFO418"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/ct_rd_sof_1_sqmuxa_31.  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr_RNICJFC3[22]</font><br/>

<a name="INFO419"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/un2_tf_rdreq_1lto32_0_a2_0.  Did not re-place instance GAF1/FM/u_tx_IFG/un2_tf_rdreq_1lto32_0_a2_0</font><br/>

<a name="INFO420"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/IfgCntr[22].  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr[22]</font><br/>

<a name="INFO421"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2057.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_9[438]</font><br/>

<a name="INFO422"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_2826.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_11[438]</font><br/>

<a name="INFO423"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[438].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[438]</font><br/>

<a name="INFO424"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0</font><br/>

<a name="INFO425"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_9.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_9</font><br/>

<a name="INFO426"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0</font><br/>

<a name="INFO427"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_14.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_14</font><br/>

<a name="INFO428"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0</font><br/>

<a name="INFO429"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_5.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_5</font><br/>

<a name="INFO430"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0</font><br/>

<a name="INFO431"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_11.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_11</font><br/>

<a name="INFO432"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt2</font><br/>

<a name="INFO433"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/IfgCntr[25].  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr[25]</font><br/>

<a name="INFO434"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/IfgCntr[29].  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr[29]</font><br/>

<a name="INFO435"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/ct_rd_sof_1_sqmuxa_31_0_a2_0.  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr_RNIV1M81[26]</font><br/>

<a name="INFO436"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0</font><br/>

<a name="INFO437"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_12.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_12</font><br/>

<a name="INFO438"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3[27].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3[27]</font><br/>

<a name="INFO439"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3_m0[27].  Re-placed instance GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3_m0[27]</font><br/>

<a name="INFO440"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/FillEndOftMatch_q1.  Re-placed instance GAF1/GM/FIM/FillEndOftMatch_q1</font><br/>

<a name="INFO441"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/BCByteCnt_q1[9].  Did not re-place instance GAF1/GM/FIM/BCByteCnt_q1[9]</font><br/>

<a name="INFO442"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_6871.  Did not re-place instance GAF1/GM/FIM/PRBSRdCnt_q2_5_2[5]</font><br/>

<a name="INFO443"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSRdCnt_q2_5_1_cry_1_RNO.  Re-placed instance GAF1/GM/FIM/PRBSRdCnt_q2_5_1_cry_1_RNO</font><br/>

<a name="INFO444"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/un1_FillEndOftMatch_q1_df9.  Did not re-place instance GAF1/GM/FIM/un1_FillEndOftMatch_q1_df9</font><br/>

<a name="INFO445"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt12.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt12</font><br/>

<a name="INFO446"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0</font><br/>

<a name="INFO447"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_10.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_10</font><br/>

<a name="INFO448"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_df0.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_df0</font><br/>

<a name="INFO449"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/BCByteCnt_q1[11].  Did not re-place instance GAF1/GM/FIM/BCByteCnt_q1[11]</font><br/>

<a name="INFO450"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/un1_FillEndOftMatch_q1_df11.  Did not re-place instance GAF1/GM/FIM/un1_FillEndOftMatch_q1_df11</font><br/>

<a name="INFO451"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[3].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[3]</font><br/>

<a name="INFO452"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_105.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_108</font><br/>

<a name="INFO453"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/IPHM/CSCM/N_6647.  Re-placed instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_6654</font><br/>

<a name="INFO454"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[446].  Did not re-place instance GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[446]</font><br/>

<a name="INFO455"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/IPHM/CSCM/N_4567.  Re-placed instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_4572</font><br/>

<a name="INFO456"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_53.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_55</font><br/>

<a name="INFO457"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[24].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_222</font><br/>

<a name="INFO458"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18[47].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_RNO[47]</font><br/>

<a name="INFO459"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_24.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_24</font><br/>

<a name="INFO460"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2[886].  Did not re-place instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_9088</font><br/>

<a name="INFO461"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/FTGM/RIT2Content_q3_3[1].  Re-placed instance GAF1/GM/DSGM/FTGM/RIT2Content_q3_3[1]</font><br/>

<a name="INFO462"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/CIM/CPU_Data_Rd_137[15].  Did not re-place instance GAF1/CIM/CPU_Data_Rd_137_0_iv[15]</font><br/>

<a name="INFO463"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_0_1[15].  Re-placed instance GAF1/CIM/CPU_Data_Rd_137_0_iv_0_1[15]</font><br/>

<a name="INFO464"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_1_2[15].  Re-placed instance GAF1/CIM/CPU_Data_Rd_137_0_iv_1_2[15]</font><br/>

<a name="INFO465"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_39_1[15].  Re-placed instance GAF1/CIM/CPU_Data_Rd_137_0_iv_39_1[15]</font><br/>

<a name="INFO466"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_8[15].  Re-placed instance GAF1/CIM/CPU_Data_Rd_137_0_iv_8[15]</font><br/>

<a name="INFO467"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[29].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_29_RNIA1SF</font><br/>

<a name="INFO468"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2016.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_9[397]</font><br/>

<a name="INFO469"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2785.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_11[397]</font><br/>

<a name="INFO470"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[397].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[397]</font><br/>

<a name="INFO471"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[9].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[9]</font><br/>

<a name="INFO472"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_58.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_60</font><br/>

<a name="INFO473"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_166.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_170</font><br/>

<a name="INFO474"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[21].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_219</font><br/>

<a name="INFO475"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_21.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_21</font><br/>

<a name="INFO476"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[12].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[12]</font><br/>

<a name="INFO477"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_62.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_64</font><br/>

<a name="INFO478"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/PRBSOut_q3[59].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/q[59]</font><br/>

<a name="INFO479"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_2108.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_2112</font><br/>

<a name="INFO480"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_3132.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3138</font><br/>

<a name="INFO481"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_3644.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3651</font><br/>

<a name="INFO482"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_8879.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[59]</font><br/>

<a name="INFO483"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt0.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt0</font><br/>

<a name="INFO484"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSRdCnt_q2_5[6].  Did not re-place instance GAF1/GM/FIM/PRBSRdCnt_q2_5[6]</font><br/>

<a name="INFO485"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[13].  Did not re-place instance GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[13]</font><br/>

<a name="INFO486"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_o5_13.  Re-placed instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_o5_13</font><br/>

<a name="INFO487"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_4_axb_19.  Did not re-place instance GAF1/GM/IPHM/CSCM/un3_TCPUDPAdderAll_89_RNI87MM</font><br/>

<a name="INFO488"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/FTGM/RIT2Content_q3_3[38].  Re-placed instance GAF1/GM/DSGM/FTGM/RIT2Content_q3_3[38]</font><br/>

<a name="INFO489"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/Data_q5_2[183].  Did not re-place instance GAF1/GM/FIM/Data_q5_2[183]</font><br/>

<a name="INFO490"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/Data_q5_2_0[183].  Re-placed instance GAF1/GM/FIM/Data_q5_2_0[183]</font><br/>

<a name="INFO491"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/PRBSOut_q3[27].  Re-placed instance GAF1/GM/FIM/PRBSGEN/q[27]</font><br/>

<a name="INFO492"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_2060.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_2064</font><br/>

<a name="INFO493"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_3084.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3090</font><br/>

<a name="INFO494"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/N_3596.  Did not re-place instance GAF1/GM/FIM/ShiftedPRBSOut_q4_2.TBMaskToBeXORed_q4_2_3603</font><br/>

<a name="INFO495"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/N_8831.  Re-placed instance GAF1/GM/FIM/ShiftedPRBSOut_q4_5_0[11]</font><br/>

<a name="INFO496"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/N_109.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1.VFDShiftCount_x1_112</font><br/>

<a name="INFO497"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/N_13.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1.VFDShiftCount_x1_14</font><br/>

<a name="INFO498"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDCount_x1[11].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDCount_x1[11]</font><br/>

<a name="INFO499"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1[20].  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1.VFDShiftCount_x1_218</font><br/>

<a name="INFO500"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_18[43].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_RNO[43]</font><br/>

<a name="INFO501"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_18_0_axb_20.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDRecycleMask_x1_RNINMES[20]</font><br/>

<a name="INFO502"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/N_157.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1.VFDShiftCount_x1_161</font><br/>

<a name="INFO503"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_18[47].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_RNO[47]</font><br/>

<a name="INFO504"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/un33_VFDValue_out_d_x2_axb_12.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/un33_VFDValue_out_d_x2_axb_12</font><br/>

<a name="INFO505"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0</font><br/>

<a name="INFO506"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_7.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_7</font><br/>

<a name="INFO507"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2090.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_9[471]</font><br/>

<a name="INFO508"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[471].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[471]</font><br/>

<a name="INFO509"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/IPHM/CSCM/N_6663.  Re-placed instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_6670</font><br/>

<a name="INFO510"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/IPHM/CSCM/N_4615.  Re-placed instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_4620</font><br/>

<a name="INFO511"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[502].  Did not re-place instance GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[502]</font><br/>

<a name="INFO512"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2[902].  Did not re-place instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_9104</font><br/>

<a name="INFO513"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[14].  Did not re-place instance GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[14]</font><br/>

<a name="INFO514"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_axb_14.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_axb_14</font><br/>

<a name="INFO515"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt10</font><br/>

<a name="INFO516"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/N_19.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1.VFDShiftCount_x1_20</font><br/>

<a name="INFO517"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDCount_x1[17].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDCount_x1[17]</font><br/>

<a name="INFO518"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/N_121.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1.VFDShiftCount_x1_124</font><br/>

<a name="INFO519"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1[24].  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1.VFDShiftCount_x1_222</font><br/>

<a name="INFO520"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/un33_VFDValue_out_d_x2_axb_24.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/un33_VFDValue_out_d_x2_axb_24</font><br/>

<a name="INFO521"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[12].  Did not re-place instance GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[12]</font><br/>

<a name="INFO522"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_o5_12.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_o5_12</font><br/>

<a name="INFO523"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD2Data_q3_3[2].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD2Data_q3_3[2]</font><br/>

<a name="INFO524"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/VFD2Data_q3_3_m0[2].  Re-placed instance GAF1/GM/DSGM/VFDPM/VFD2Data_q3_3_m0[2]</font><br/>

<a name="INFO525"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2275.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_10[208]</font><br/>

<a name="INFO526"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_1955.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_9[336]</font><br/>

<a name="INFO527"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_2724.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_11[336]</font><br/>

<a name="INFO528"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[336].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[336]</font><br/>

<a name="INFO529"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2201.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_10[134]</font><br/>

<a name="INFO530"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_1751.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_8[454]</font><br/>

<a name="INFO531"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[454].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[454]</font><br/>

<a name="INFO532"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2231.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_10[164]</font><br/>

<a name="INFO533"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_1975.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_9[356]</font><br/>

<a name="INFO534"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_2744.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_11[356]</font><br/>

<a name="INFO535"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[356].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[356]</font><br/>

<a name="INFO536"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/PRBSOut_q3[19].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/q[19]</font><br/>

<a name="INFO537"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/BCByteCnt_q1[7].  Did not re-place instance GAF1/GM/FIM/BCByteCnt_q1[7]</font><br/>

<a name="INFO538"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/un1_FillEndOftMatch_q1_df7.  Did not re-place instance GAF1/GM/FIM/un1_FillEndOftMatch_q1_df7</font><br/>

<a name="INFO539"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2226.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_10[159]</font><br/>

<a name="INFO540"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_1970.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_9[351]</font><br/>

<a name="INFO541"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2739.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_11[351]</font><br/>

<a name="INFO542"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[351].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[351]</font><br/>

<a name="INFO543"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3[10].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3[10]</font><br/>

<a name="INFO544"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3_m0[10].  Re-placed instance GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3_m0[10]</font><br/>

<a name="INFO545"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2407.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_10[340]</font><br/>

<a name="INFO546"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2087.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_9[468]</font><br/>

<a name="INFO547"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[468].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[468]</font><br/>

<a name="INFO548"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/SSM100/FrameLenCntrTC.  Re-placed instance GAF1/GM/SSM100/FrameLenCntrTC</font><br/>

<a name="INFO549"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/FrameEndOSMatch.  Re-placed instance GAF1/GM/FIM/FrameEndOSMatch_q1</font><br/>

<a name="INFO550"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/un2_FrameEndOftMatch_q1_df7.  Did not re-place instance GAF1/GM/FIM/un2_FrameEndOftMatch_q1_df7</font><br/>

<a name="INFO551"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/N_6.  Did not re-place instance GAF1/GM/SSM100/SSNextState_1_0_.m5</font><br/>

<a name="INFO552"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/N_7.  Did not re-place instance GAF1/GM/SSM100/SSNextState_1_0_.m6</font><br/>

<a name="INFO553"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/SSNextState[0].  Did not re-place instance GAF1/GM/SSM100/SSNextState_1_0_.m8</font><br/>

<a name="INFO554"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/FbDataIn_q_6_[291].  Did not re-place instance GAF1/GM/IPHM/CSCM/FbDataIn_q_6__207_DOUT[0]</font><br/>

<a name="INFO555"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/N_4924.  Did not re-place instance GAF1/GM/IPHM/CSCM/ShiftedTB_q6_q5.PCSCM.ShiftedData_q1_q0_2_4929</font><br/>

<a name="INFO556"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/ShiftedTB_q6_q5[1019].  Did not re-place instance GAF1/GM/IPHM/CSCM/ShiftedTB_q6_q5.PCSCM.ShiftedData_q1_q0_2_9221</font><br/>

<a name="INFO557"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3[28].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3[28]</font><br/>

<a name="INFO558"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3_m0[28].  Re-placed instance GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3_m0[28]</font><br/>

<a name="INFO559"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2429.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_10[362]</font><br/>

<a name="INFO560"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2878.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_11[490]</font><br/>

<a name="INFO561"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[490].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[490]</font><br/>

<a name="INFO562"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/un1_FillEndOftMatch_q1_lt9.  Did not re-place instance GAF1/GM/FIM/un1_FillEndOftMatch_q1_lt9</font><br/>

<a name="INFO563"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD5Data_q3_3[12].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD5Data_q3_3[12]</font><br/>

<a name="INFO564"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/VFD5Data_q3_3_m0[12].  Re-placed instance GAF1/GM/DSGM/VFDPM/VFD5Data_q3_3_m0[12]</font><br/>

<a name="INFO565"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_4_RNO.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_4_RNO</font><br/>

<a name="INFO566"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_1954.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_9[335]</font><br/>

<a name="INFO567"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_2723.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_11[335]</font><br/>

<a name="INFO568"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[335].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[335]</font><br/>

<a name="INFO569"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_11.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIUGBG1[11]</font><br/>

<a name="INFO570"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_df2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_df2</font><br/>

<a name="INFO571"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/un1_FillEndOftMatch_q1_lt11.  Did not re-place instance GAF1/GM/FIM/un1_FillEndOftMatch_q1_lt11</font><br/>

<a name="INFO572"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_i_a2_22[12].  Re-placed instance GAF1/CIM/CPU_Data_Rd_137_0_iv_i_a2_22[12]</font><br/>

<a name="INFO573"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_i_a2_40[12].  Re-placed instance GAF1/CIM/CPU_Data_Rd_137_0_iv_i_a2_40[12]</font><br/>

<a name="INFO574"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_i_a2_45[12].  Re-placed instance GAF1/CIM/CPU_Data_Rd_137_0_iv_i_a2_45[12]</font><br/>

<a name="INFO575"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_i_a2_45_3[12].  Did not re-place instance GAF1/CIM/CPU_Data_Rd_137_0_iv_i_a2_45_3[12]</font><br/>

<a name="INFO576"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/CIM/CPU_Data_Rd_137_0_iv_i_a2_8[12].  Re-placed instance GAF1/CIM/CPU_Data_Rd_137_0_iv_i_a2_8[12]</font><br/>

<a name="INFO577"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/CIM/N_5747_i.  Did not re-place instance GAF1/CIM/CPU_Data_Rd_1_RNO[27]</font><br/>

<a name="INFO578"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/CIM/N_5840_i.  Did not re-place instance GAF1/CIM/CPU_Data_Rd_1_RNO[12]</font><br/>

<a name="INFO579"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/CIM/m44_0_18_2.  Did not re-place instance GAF1/CIM/CPU_Data_Rd_1_RNO_30[27]</font><br/>

<a name="INFO580"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/CIM/m44_0_34_0.  Re-placed instance GAF1/CIM/CPU_Data_Rd_1_RNO_13[27]</font><br/>

<a name="INFO581"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/CIM/m44_0_38_2.  Re-placed instance GAF1/CIM/CPU_Data_Rd_1_RNO_3[27]</font><br/>

<a name="INFO582"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/CIM/m44_0_5.  Re-placed instance GAF1/CIM/CPU_Data_Rd_1_RNO_41[27]</font><br/>

<a name="INFO583"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIRDBG1[10]</font><br/>

<a name="INFO584"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2264.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_10[197]</font><br/>

<a name="INFO585"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_2713.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_11[325]</font><br/>

<a name="INFO586"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[325].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[325]</font><br/>

<a name="INFO587"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[14].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[14]</font><br/>

<a name="INFO588"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[15].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[15]</font><br/>

<a name="INFO589"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_66.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_68</font><br/>

<a name="INFO590"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3[24].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3[24]</font><br/>

<a name="INFO591"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3_m0[24].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3_m0[24]</font><br/>

<a name="INFO592"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[18].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[18]</font><br/>

<a name="INFO593"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_70.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_72</font><br/>

<a name="INFO594"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2421.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_10[354]</font><br/>

<a name="INFO595"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_2101.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_9[482]</font><br/>

<a name="INFO596"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[482].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[482]</font><br/>

<a name="INFO597"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[60].  Did not re-place instance GAF1/GM/IPHM/FbDataWithIPLenAndID_q3[60]</font><br/>

<a name="INFO598"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/IPHM/CSCM/N_10806.  Re-placed instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.m237_1</font><br/>

<a name="INFO599"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2[548].  Did not re-place instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.ShiftedData_q1_q0_2_8750</font><br/>

<a name="INFO600"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/IPHM/CSCM/m360_2.  Re-placed instance GAF1/GM/IPHM/CSCM/ShiftedTCPUDPIn_q1_q0_2.PCSCM.m360_2</font><br/>

<a name="INFO601"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD2Data_q3_3[5].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD2Data_q3_3[5]</font><br/>

<a name="INFO602"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/VFD2Data_q3_3_m0[5].  Re-placed instance GAF1/GM/DSGM/VFDPM/VFD2Data_q3_3_m0[5]</font><br/>

<a name="INFO603"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3[11].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3[11]</font><br/>

<a name="INFO604"></a><font color="blue">INFO: [Physopt 32-661] Optimized 70 nets.  Re-placed 70 instances.</font><br/>

<a name="INFO605"></a><font color="blue">INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.116 | TNS=-0.590 |</font><br/>

Phase 7 Placement Based Optimization | Checksum: 21f2f721d<br/>

<br/>

Time (s): cpu = 00:19:56 ; elapsed = 00:16:45 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 13291 ; free virtual = 23184<br/>

<br/>

Phase 8 Rewire<br/>

<a name="INFO606"></a><font color="blue">INFO: [Physopt 32-246] Starting Signal Push optimization...</font><br/>

<a name="INFO607"></a><font color="blue">INFO: [Physopt 32-197] Pass 1. Identified 3 candidate nets for rewire optimization.</font><br/>

<a name="INFO608"></a><font color="blue">INFO: [Physopt 32-134] Processed net GAF1/FM/u_tx_IFG/ct_rd_sof_1_sqmuxa_31. Rewiring did not optimize the net.</font><br/>

<a name="INFO609"></a><font color="blue">INFO: [Physopt 32-134] Processed net GAF1/FM/u_tx_IFG/un2_tf_rdreq_1lto32_0_a2_0. Rewiring did not optimize the net.</font><br/>

<a name="INFO610"></a><font color="blue">INFO: [Physopt 32-134] Processed net GAF1/FM/u_tx_IFG/u_TFFI/tf_rdreq_1. Rewiring did not optimize the net.</font><br/>

<a name="INFO611"></a><font color="blue">INFO: [Physopt 32-29] End Pass 1. Optimized 0 net. Created 0 new instance.</font><br/>

<br/>

<a name="INFO612"></a><font color="blue">INFO: [Physopt 32-238] Finished Signal Push optimization...</font><br/>

<br/>

Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 6946.531 ; gain = 0.000 ; free physical = 13290 ; free virtual = 23183<br/>

Phase 8 Rewire | Checksum: 1ca979b7a<br/>

<br/>

Time (s): cpu = 00:20:56 ; elapsed = 00:17:45 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 13291 ; free virtual = 23184<br/>

<br/>

Phase 9 Critical Cell Optimization<br/>

<a name="INFO613"></a><font color="blue">INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.</font><br/>

<a name="INFO614"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7] was not replicated.</font><br/>

<a name="INFO615"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5] was not replicated.</font><br/>

<a name="INFO616"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[3] was not replicated.</font><br/>

<a name="INFO617"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/N_105 was not replicated.</font><br/>

<a name="INFO618"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/N_53 was not replicated.</font><br/>

<a name="INFO619"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[24] was not replicated.</font><br/>

<a name="INFO620"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[9] was not replicated.</font><br/>

<a name="INFO621"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/N_58 was not replicated.</font><br/>

<a name="INFO622"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/N_166 was not replicated.</font><br/>

<a name="INFO623"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[21] was not replicated.</font><br/>

<a name="INFO624"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[12] was not replicated.</font><br/>

<a name="INFO625"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/N_62 was not replicated.</font><br/>

<a name="INFO626"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/FIM/PRBSGEN/N_11476 was not replicated.</font><br/>

<a name="INFO627"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/FIM/PRBSGEN/N_6671 was not replicated.</font><br/>

<a name="INFO628"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/FIM/PRBSGEN/N_9789 was not replicated.</font><br/>

<a name="INFO629"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/FIM/PRBSGEN/N_8230 was not replicated.</font><br/>

<a name="INFO630"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2] was not replicated.</font><br/>

<a name="INFO631"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[14] was not replicated.</font><br/>

<a name="INFO632"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[12] was not replicated.</font><br/>

<a name="INFO633"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/IPHM/CSCM/FbDataIn_q_6_[291] was not replicated.</font><br/>

<a name="INFO634"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/FIM/PRBSGEN/dmx_6484 was not replicated.</font><br/>

<a name="INFO635"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/FIM/PRBSGEN/N_9661 was not replicated.</font><br/>

<a name="INFO636"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[14] was not replicated.</font><br/>

<a name="INFO637"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[15] was not replicated.</font><br/>

<a name="INFO638"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/N_66 was not replicated.</font><br/>

<a name="INFO639"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[18] was not replicated.</font><br/>

<a name="INFO640"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/N_70 was not replicated.</font><br/>

<a name="INFO641"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/FM/u_tx_IFG/ct_rd_sof_1_sqmuxa_31 was not replicated.</font><br/>

<a name="INFO642"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/FM/u_tx_IFG/un2_tf_rdreq_1lto32_0_a2_0 was not replicated.</font><br/>

<a name="INFO643"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/FM/u_tx_IFG/IfgCntr[22] was not replicated.</font><br/>

<a name="INFO644"></a><font color="blue">INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.</font><br/>

Phase 9 Critical Cell Optimization | Checksum: 1ca979b7a<br/>

<br/>

Time (s): cpu = 00:21:03 ; elapsed = 00:17:52 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 13291 ; free virtual = 23184<br/>

<br/>

Phase 10 Fanout Optimization<br/>

<a name="INFO645"></a><font color="blue">INFO: [Physopt 32-64] No nets found for fanout-optimization.</font><br/>

Phase 10 Fanout Optimization | Checksum: 1ca979b7a<br/>

<br/>

Time (s): cpu = 00:21:09 ; elapsed = 00:17:58 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 13291 ; free virtual = 23184<br/>

<br/>

Phase 11 Placement Based Optimization<br/>

<a name="INFO646"></a><font color="blue">INFO: [Physopt 32-660] Identified 250 candidate nets for placement-based optimization.</font><br/>

<a name="INFO647"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_cry_RNIH5RI[14].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_cry_RNIH5RI[14]</font><br/>

<a name="INFO648"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_9.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[9]</font><br/>

<a name="INFO649"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_1.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIBJUS1[1]</font><br/>

<a name="INFO650"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt8.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt8</font><br/>

<a name="INFO651"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4[0].  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNI8GUS1[0]</font><br/>

<a name="INFO652"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_1.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[1]</font><br/>

<a name="INFO653"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt0.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt0</font><br/>

<a name="INFO654"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_5.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNINVUS1[5]</font><br/>

<a name="INFO655"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIKSUS1[4]</font><br/>

<a name="INFO656"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_3.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[3]</font><br/>

<a name="INFO657"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt2</font><br/>

<a name="INFO658"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_3.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIHPUS1[3]</font><br/>

<a name="INFO659"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIEMUS1[2]</font><br/>

<a name="INFO660"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_7.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[7]</font><br/>

<a name="INFO661"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt6.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt6</font><br/>

<a name="INFO662"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[4]</font><br/>

<a name="INFO663"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt4</font><br/>

<a name="INFO664"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[10]</font><br/>

<a name="INFO665"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt10</font><br/>

<a name="INFO666"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead_13.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/LengthRead[13]</font><br/>

<a name="INFO667"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt12.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt12</font><br/>

<a name="INFO668"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[15]_INST_0</font><br/>

<a name="INFO669"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[3].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[8]_INST_0</font><br/>

<a name="INFO670"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_15.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_15</font><br/>

<a name="INFO671"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_8.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_8</font><br/>

<a name="INFO672"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[13].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_13_RNI30SF</font><br/>

<a name="INFO673"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[17].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_17_RNI70SF</font><br/>

<a name="INFO674"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt4.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt4</font><br/>

<a name="INFO675"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[21].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_21_RNI21SF</font><br/>

<a name="INFO676"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[25].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_25_RNI61SF</font><br/>

<a name="INFO677"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt6.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_lt6</font><br/>

<a name="INFO678"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[1].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6]_INST_0</font><br/>

<a name="INFO679"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_6.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_6</font><br/>

<a name="INFO680"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[9].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_9_RNIOED2</font><br/>

<a name="INFO681"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[4].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9]_INST_0</font><br/>

<a name="INFO682"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_9.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_9</font><br/>

<a name="INFO683"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[9].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[14]_INST_0</font><br/>

<a name="INFO684"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_14.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_14</font><br/>

<a name="INFO685"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[0].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5]_INST_0</font><br/>

<a name="INFO686"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_5.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_5</font><br/>

<a name="INFO687"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[6].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[11]_INST_0</font><br/>

<a name="INFO688"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_11.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_11</font><br/>

<a name="INFO689"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt2</font><br/>

<a name="INFO690"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[12]_INST_0</font><br/>

<a name="INFO691"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_12.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_12</font><br/>

<a name="INFO692"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt12.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt12</font><br/>

<a name="INFO693"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[5].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[10]_INST_0</font><br/>

<a name="INFO694"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_10.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_10</font><br/>

<a name="INFO695"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_df0.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_df0</font><br/>

<a name="INFO696"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[3].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[3]</font><br/>

<a name="INFO697"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_105.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_108</font><br/>

<a name="INFO698"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_53.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_55</font><br/>

<a name="INFO699"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[24].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_222</font><br/>

<a name="INFO700"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18[47].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_RNO[47]</font><br/>

<a name="INFO701"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_24.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_24</font><br/>

<a name="INFO702"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[29].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_29_RNIA1SF</font><br/>

<a name="INFO703"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[9].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[9]</font><br/>

<a name="INFO704"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_58.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_60</font><br/>

<a name="INFO705"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_166.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_170</font><br/>

<a name="INFO706"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[21].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_219</font><br/>

<a name="INFO707"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_21.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_21</font><br/>

<a name="INFO708"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[12].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[12]</font><br/>

<a name="INFO709"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_62.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_64</font><br/>

<a name="INFO710"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt0.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt0</font><br/>

<a name="INFO711"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_5[1].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_5[1]</font><br/>

<a name="INFO712"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_11476.  Re-placed instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_11484</font><br/>

<a name="INFO713"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_6671.  Re-placed instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_6676</font><br/>

<a name="INFO714"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_9789.  Re-placed instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_9796</font><br/>

<a name="INFO715"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_8230.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_8236</font><br/>

<a name="INFO716"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1074].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_11228_RNIMEDK2</font><br/>

<a name="INFO717"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[2].  Did not re-place instance GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/doutb[7]_INST_0</font><br/>

<a name="INFO718"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_7.  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_axb_7</font><br/>

<a name="INFO719"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[14].  Did not re-place instance GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[14]</font><br/>

<a name="INFO720"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_axb_14.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_axb_14</font><br/>

<a name="INFO721"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_4_axb_19.  Did not re-place instance GAF1/GM/IPHM/CSCM/un3_TCPUDPAdderAll_89_RNI87MM</font><br/>

<a name="INFO722"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un5_RecycleLength_q3_lt10</font><br/>

<a name="INFO723"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[12].  Did not re-place instance GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[12]</font><br/>

<a name="INFO724"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_o5_12.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_o5_12</font><br/>

<a name="INFO725"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/FbDataIn_q_6_[291].  Did not re-place instance GAF1/GM/IPHM/CSCM/FbDataIn_q_6__207_DOUT[0]</font><br/>

<a name="INFO726"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/N_4924.  Did not re-place instance GAF1/GM/IPHM/CSCM/ShiftedTB_q6_q5.PCSCM.ShiftedData_q1_q0_2_4929</font><br/>

<a name="INFO727"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/ShiftedTB_q6_q5[1019].  Did not re-place instance GAF1/GM/IPHM/CSCM/ShiftedTB_q6_q5.PCSCM.ShiftedData_q1_q0_2_9221</font><br/>

<a name="INFO728"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_3[1].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_3[1]</font><br/>

<a name="INFO729"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/dmx_6484.  Re-placed instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_6484</font><br/>

<a name="INFO730"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_9661.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_9668</font><br/>

<a name="INFO731"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_11220.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_11228</font><br/>

<a name="INFO732"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_4_RNO.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_cry_4_RNO</font><br/>

<a name="INFO733"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_11.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIUGBG1[11]</font><br/>

<a name="INFO734"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_df2.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_df2</font><br/>

<a name="INFO735"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIRDBG1[10]</font><br/>

<a name="INFO736"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[14].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[14]</font><br/>

<a name="INFO737"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[15].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[15]</font><br/>

<a name="INFO738"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_66.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_68</font><br/>

<a name="INFO739"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3[24].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3[24]</font><br/>

<a name="INFO740"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3_m0[24].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3_m0[24]</font><br/>

<a name="INFO741"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[18].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[18]</font><br/>

<a name="INFO742"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_70.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_72</font><br/>

<a name="INFO743"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3[11].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3[11]</font><br/>

<a name="INFO744"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3_m0[11].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3_m0[11]</font><br/>

<a name="INFO745"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/u_TFFI/tf_rdreq_1.  Did not re-place instance GAF1/FM/u_tx_IFG/u_TFFI/o_frame_ready_RNIBJF58</font><br/>

<a name="INFO746"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/m1_0.  Did not re-place instance GAF1/FM/u_tx_IFG/tf_rd_sof_0_a2_1_RNIH3V47</font><br/>

<a name="INFO747"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/ct_rd_sof_1_sqmuxa_31.  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr_RNICJFC3[22]</font><br/>

<a name="INFO748"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/un2_tf_rdreq_1lto32_0_a2_0.  Did not re-place instance GAF1/FM/u_tx_IFG/un2_tf_rdreq_1lto32_0_a2_0</font><br/>

<a name="INFO749"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/IfgCntr[22].  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr[22]</font><br/>

<a name="INFO750"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_1972.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_9[353]</font><br/>

<a name="INFO751"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_2741.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_11[353]</font><br/>

<a name="INFO752"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[353].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[353]</font><br/>

<a name="INFO753"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_6610.  Re-placed instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_6615</font><br/>

<a name="INFO754"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_9792.  Re-placed instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_9799</font><br/>

<a name="INFO755"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg[349].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/lfsr_reg[349]</font><br/>

<a name="INFO756"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_18022.  Re-placed instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_9799_RNIUQ562</font><br/>

<a name="INFO757"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1205].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_9799_RNIFFFD6</font><br/>

<a name="INFO758"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumAddr[11].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumAddr[11]</font><br/>

<a name="INFO759"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/IncAmount_qxu[2].  Did not re-place instance GAF1/GM/DSGM/FTGM/IncAmount_16749_m1</font><br/>

<a name="INFO760"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/un1_SeqNumCacheHit_0_N_7.  Did not re-place instance GAF1/GM/DSGM/FTGM/un1_SeqNumCacheHit_0_I_34</font><br/>

<a name="INFO761"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFDAddr_q4[3].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFDAddr_q4[3]</font><br/>

<a name="INFO762"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD2Data_q3_3[2].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD2Data_q3_3[2]</font><br/>

<a name="INFO763"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/un1_vfd_use_upd_q4_0_N_7.  Did not re-place instance GAF1/GM/DSGM/VFDPM/un1_vfd_use_upd_q4_0_I_11_RNO</font><br/>

<a name="INFO764"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_3_7[1].  Did not re-place instance GAF1/GM/DSGM/VFDPM/L_RITCurrPtr_q6_DOUT_7[0]</font><br/>

<a name="INFO765"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/RIT2Content_q3_3[8].  Did not re-place instance GAF1/GM/DSGM/FTGM/RIT2Content_q3_3[8]</font><br/>

<a name="INFO766"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/N_1171.  Re-placed instance GAF1/GM/DSGM/VFDPM/RITEntValue_q5_3[136]</font><br/>

<a name="INFO767"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/IncAmount_qxu[1].  Did not re-place instance GAF1/GM/DSGM/FTGM/IncAmount_16748_m1</font><br/>

<a name="INFO768"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3[26].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3[26]</font><br/>

<a name="INFO769"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3_m0[26].  Re-placed instance GAF1/GM/DSGM/VFDPM/VFD3Data_q3_3_m0[26]</font><br/>

<a name="INFO770"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[6].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[6]</font><br/>

<a name="INFO771"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/N_127.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1.VFDShiftCount_x1_130</font><br/>

<a name="INFO772"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/N_25.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1.VFDShiftCount_x1_26</font><br/>

<a name="INFO773"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDCount_x1[23].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDCount_x1[23]</font><br/>

<a name="INFO774"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1[30].  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDShiftCount_x1.VFDShiftCount_x1_228</font><br/>

<a name="INFO775"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_18[43].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_RNO[43]</font><br/>

<a name="INFO776"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_18_0_axb_30.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDRecycleMask_x1_RNIRTHS[30]</font><br/>

<a name="INFO777"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD2Data_q3_3[4].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD2Data_q3_3[4]</font><br/>

<a name="INFO778"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_axb_15.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_axb_15</font><br/>

<a name="INFO779"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_2015.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_9[396]</font><br/>

<a name="INFO780"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_2784.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_11[396]</font><br/>

<a name="INFO781"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[396].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[396]</font><br/>

<a name="INFO782"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2335.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_10[268]</font><br/>

<a name="INFO783"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2328.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_10[261]</font><br/>

<a name="INFO784"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_2008.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_9[389]</font><br/>

<a name="INFO785"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2777.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_11[389]</font><br/>

<a name="INFO786"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[389].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[389]</font><br/>

<a name="INFO787"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/N_782.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD2/Step_x1_RNI5S805[2]</font><br/>

<a name="INFO788"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/VFDCount_x1[16].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD2/VFDCount_x1[16]</font><br/>

<a name="INFO789"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/N_774.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD2/VFDCount_x1_RNITIGC1[16]</font><br/>

<a name="INFO790"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/N_99.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD2/VFDValue_out_d_x2_1_cry_20_RNO</font><br/>

<a name="INFO791"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/VFDValue_out_d_x2_9[31].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD2/VFDValue_out_d_x2_9[31]</font><br/>

<a name="INFO792"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_2262.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_10[195]</font><br/>

<a name="INFO793"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/FM/u_tx_IFG/N_1942.  Re-placed instance GAF1/FM/u_tx_IFG/nxt_data_9[323]</font><br/>

<a name="INFO794"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_2711.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_11[323]</font><br/>

<a name="INFO795"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[323].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[323]</font><br/>

<a name="INFO796"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_20458.  Re-placed instance GAF1/GM/FIM/PRBSGEN/dmx.m966</font><br/>

<a name="INFO797"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_20612.  Re-placed instance GAF1/GM/FIM/PRBSGEN/dmx.m1172</font><br/>

<a name="INFO798"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_10121.  Re-placed instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_10128</font><br/>

<a name="INFO799"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg[686].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/lfsr_reg[686]</font><br/>

<a name="INFO800"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg[646].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/lfsr_reg[646]</font><br/>

<a name="INFO801"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/FIM/PRBSGEN/N_11808.  Re-placed instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_11816</font><br/>

<a name="INFO802"></a><font color="blue">INFO: [Common 17-14] Message 'Physopt 32-663' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.</font><br/>

<a name="INFO803"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1406].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_13888_RNI42NQ1</font><br/>

<a name="INFO804"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[1].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[1]</font><br/>

<a name="INFO805"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_75.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_77</font><br/>

<a name="INFO806"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[34].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_232</font><br/>

<a name="INFO807"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_axb_34.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDRecycleMask_x1_RNI7P7F1[34]</font><br/>

<a name="INFO808"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD6Data_q3_3[27].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD6Data_q3_3[27]</font><br/>

<a name="INFO809"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_9.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNI3CVS1[9]</font><br/>

<a name="INFO810"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD1Data_q3_3[1].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD1Data_q3_3[1]</font><br/>

<a name="INFO811"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg[654].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/lfsr_reg[654]</font><br/>

<a name="INFO812"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_112.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_115</font><br/>

<a name="INFO813"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[11].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[11]</font><br/>

<a name="INFO814"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_18[47].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/VFDValue_out_d_x2_RNO[47]</font><br/>

<a name="INFO815"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD5/un33_VFDValue_out_d_x2_axb_38.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD5/un33_VFDValue_out_d_x2_axb_38</font><br/>

<a name="INFO816"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_12.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_13</font><br/>

<a name="INFO817"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[23].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_221</font><br/>

<a name="INFO818"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_axb_23.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_221_RNIVE4F1</font><br/>

<a name="INFO819"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[1].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[1]</font><br/>

<a name="INFO820"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[26].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_224</font><br/>

<a name="INFO821"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_26.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_26</font><br/>

<a name="INFO822"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg[1230].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/lfsr_reg[1230]</font><br/>

<a name="INFO823"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/N_20974.  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_10704_RNIABGF5</font><br/>

<a name="INFO824"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/vfd4_ram_dina_2[32].  Did not re-place instance GAF1/GM/DSGM/VFDPM/vfd4_ram_dina_2[32]</font><br/>

<a name="INFO825"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD4Data_q3[12].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD4Data_q3[12]</font><br/>

<a name="INFO826"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/u_vfd_lfsr/un5_VFDIncrement_x0.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD4/u_vfd_lfsr/un5_VFDIncrement_x0</font><br/>

<a name="INFO827"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/u_vfd_lfsr/CO_Wr_x1_2_0_N_35.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD4/u_vfd_lfsr/CO_Wr_x1_2_0_I_50</font><br/>

<a name="INFO828"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/u_vfd_lfsr/VFDSeedCount_Update_x0_axb_1.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD4/u_vfd_lfsr/un5_VFDIncrement_x0_RNIIDUB1</font><br/>

<a name="INFO829"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/u_vfd_lfsr/inc3_x0_1_0_N_35.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD4/u_vfd_lfsr/inc3_x0_1_0_I_50</font><br/>

<a name="INFO830"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD4/un1_inc3_x0_axb_12.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD4/un1_inc3_x0_axb_12</font><br/>

<a name="INFO831"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_2761.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_11[373]</font><br/>

<a name="INFO832"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[373].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[373]</font><br/>

<a name="INFO833"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[499].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[499]</font><br/>

<a name="INFO834"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFDAddr_q4[4].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFDAddr_q4[4]</font><br/>

<a name="INFO835"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg[1222].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/lfsr_reg[1222]</font><br/>

<a name="INFO836"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_8.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNI09VS1[8]</font><br/>

<a name="INFO837"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_5698.  Did not re-place instance GAF1/FM/u_tx_IFG/cur_data_6[354]</font><br/>

<a name="INFO838"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/cur_data[354].  Did not re-place instance GAF1/FM/u_tx_IFG/cur_data[354]</font><br/>

<a name="INFO839"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/cur_ptr_13[0].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/cur_ptr_13[0]</font><br/>

<a name="INFO840"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/dmx_i[1398].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/dmx.dmx_12320_RNIQSHR1</font><br/>

<a name="INFO841"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/IPHM/CSCM/TCPUDPAdderAll_0_o5_14.  Did not re-place instance GAF1/GM/IPHM/CSCM/TCPUDPAdderAll.TCPUDPAdderAll_0_o5_14</font><br/>

<a name="INFO842"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_df10.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/un3_RecycleLength_q3_df10</font><br/>

<a name="INFO843"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_7.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIT5VS1[7]</font><br/>

<a name="INFO844"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[12].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_12_RNI20SF</font><br/>

<a name="INFO845"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[16].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_16_RNI60SF</font><br/>

<a name="INFO846"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3[12].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3[12]</font><br/>

<a name="INFO847"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/OHPM/DLGM/IDLGM/Length_q4_4_axb_6.  Did not re-place instance GAF1/GM/DSGM/OHPM/DLGM/IDLGM/InitialLength_q3_RNIQ2VS1[6]</font><br/>

<a name="INFO848"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3[9].  Did not re-place instance GAF1/GM/DSGM/VFDPM/VFD4Data_q3_3[9]</font><br/>

<a name="INFO849"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[20].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_20_RNI11SF</font><br/>

<a name="INFO850"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD2/VFDValue_out_d_x2_9[29].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD2/VFDValue_out_d_x2_9[29]</font><br/>

<a name="INFO851"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/SFPGA_RTBM/Token[10].  Did not re-place instance GAF1/GM/SSM100/RCM/SFPGA_RTBM/Token[10]</font><br/>

<a name="INFO852"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/SFPGA_RTBM/SFPGA_Status[0].  Did not re-place instance GAF1/GM/SSM100/RCM/SFPGA_RTBM/StatusOut[0]</font><br/>

<a name="INFO853"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/SFPGA_RTBM/un10_Triggered_df10.  Did not re-place instance GAF1/GM/SSM100/RCM/SFPGA_RTBM/un10_Triggered_df10</font><br/>

<a name="INFO854"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/FTGM/SeqNumDataIn_i[24].  Did not re-place instance GAF1/GM/DSGM/FTGM/SeqNumDataIn_s_24_RNI51SF</font><br/>

<a name="INFO855"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[16].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[16]</font><br/>

<a name="INFO856"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_68.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_70</font><br/>

<a name="INFO857"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_axb_19.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_217_RNIJQ1F1</font><br/>

<a name="INFO858"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg[678].  Did not re-place instance GAF1/GM/FIM/PRBSGEN/lfsr_reg[678]</font><br/>

<a name="INFO859"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[16].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_214</font><br/>

<a name="INFO860"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_axb_16.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_214_RNI7H1F1</font><br/>

<a name="INFO861"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[2].  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[2]</font><br/>

<a name="INFO862"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_101.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_104</font><br/>

<a name="INFO863"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1_104_d.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_104_d</font><br/>

<a name="INFO864"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_12.  Did not re-place instance GAF1/GM/DSGM/VFDPM/u_VFD6/un33_VFDValue_out_d_x2_axb_12</font><br/>

<a name="INFO865"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/SFPGA_RTBM/QuantaBP[14].  Did not re-place instance GAF1/GM/SSM100/RCM/SFPGA_RTBM/QuantaBP[14]</font><br/>

<a name="INFO866"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/GM/SSM100/RCM/SFPGA_RTBM/un10_Triggered_df14.  Did not re-place instance GAF1/GM/SSM100/RCM/SFPGA_RTBM/un10_Triggered_df14</font><br/>

<a name="INFO867"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_1809.  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr_RNICBGV8[5]</font><br/>

<a name="INFO868"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/IfgCntr[25].  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr[25]</font><br/>

<a name="INFO869"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_2037.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_9[418]</font><br/>

<a name="INFO870"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/N_2806.  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data_11[418]</font><br/>

<a name="INFO871"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/nxt_data[418].  Did not re-place instance GAF1/FM/u_tx_IFG/nxt_data[418]</font><br/>

<a name="INFO872"></a><font color="blue">INFO: [Physopt 32-662] Processed net GAF1/FM/u_tx_IFG/IfgCntr[29].  Did not re-place instance GAF1/FM/u_tx_IFG/IfgCntr[29]</font><br/>

<a name="INFO873"></a><font color="blue">INFO: [Physopt 32-661] Optimized 48 nets.  Re-placed 48 instances.</font><br/>

<a name="INFO874"></a><font color="blue">INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.116 | TNS=-0.590 |</font><br/>

Phase 11 Placement Based Optimization | Checksum: 1734670a0<br/>

<br/>

Time (s): cpu = 00:26:42 ; elapsed = 00:23:31 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 13291 ; free virtual = 23184<br/>

<br/>

Phase 12 Rewire<br/>

<a name="INFO875"></a><font color="blue">INFO: [Physopt 32-246] Starting Signal Push optimization...</font><br/>

<a name="INFO876"></a><font color="blue">INFO: [Physopt 32-197] Pass 1. Identified 3 candidate nets for rewire optimization.</font><br/>

<a name="INFO877"></a><font color="blue">INFO: [Physopt 32-134] Processed net GAF1/FM/u_tx_IFG/ct_rd_sof_1_sqmuxa_31. Rewiring did not optimize the net.</font><br/>

<a name="INFO878"></a><font color="blue">INFO: [Physopt 32-134] Processed net GAF1/FM/u_tx_IFG/un2_tf_rdreq_1lto32_0_a2_0. Rewiring did not optimize the net.</font><br/>

<a name="INFO879"></a><font color="blue">INFO: [Physopt 32-134] Processed net GAF1/FM/u_tx_IFG/u_TFFI/tf_rdreq_1. Rewiring did not optimize the net.</font><br/>

<a name="INFO880"></a><font color="blue">INFO: [Physopt 32-29] End Pass 1. Optimized 0 net. Created 0 new instance.</font><br/>

<br/>

<a name="INFO881"></a><font color="blue">INFO: [Physopt 32-238] Finished Signal Push optimization...</font><br/>

<br/>

Netlist sorting complete. Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.79 . Memory (MB): peak = 6946.531 ; gain = 0.000 ; free physical = 18836 ; free virtual = 28773<br/>

Phase 12 Rewire | Checksum: 1b6515546<br/>

<br/>

Time (s): cpu = 00:27:45 ; elapsed = 00:24:33 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 18818 ; free virtual = 28772<br/>

<br/>

Phase 13 Critical Cell Optimization<br/>

<a name="INFO882"></a><font color="blue">INFO: [Physopt 32-46] Identified 30 candidate nets for critical-cell optimization.</font><br/>

<a name="INFO883"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/FTGM/SeqNumAddr[11] was not replicated.</font><br/>

<a name="INFO884"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/VFDAddr_q4[3] was not replicated.</font><br/>

<a name="INFO885"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[6] was not replicated.</font><br/>

<a name="INFO886"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/N_112 was not replicated.</font><br/>

<a name="INFO887"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[11] was not replicated.</font><br/>

<a name="INFO888"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[1] was not replicated.</font><br/>

<a name="INFO889"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/VFDAddr_q4[4] was not replicated.</font><br/>

<a name="INFO890"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/FM/u_tx_IFG/ct_rd_sof_1_sqmuxa_31 was not replicated.</font><br/>

<a name="INFO891"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/FM/u_tx_IFG/un2_tf_rdreq_1lto32_0_a2_0 was not replicated.</font><br/>

<a name="INFO892"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/FM/u_tx_IFG/IfgCntr[22] was not replicated.</font><br/>

<a name="INFO893"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/FTGM/FDPData2CSCM[487] was not replicated.</font><br/>

<a name="INFO894"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/FTGM/PCSCM/N_5640 was not replicated.</font><br/>

<a name="INFO895"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/VFDAddr_q4[1] was not replicated.</font><br/>

<a name="INFO896"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/FM/u_tx_IFG/N_2217 was not replicated.</font><br/>

<a name="INFO897"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/N_52 was not replicated.</font><br/>

<a name="INFO898"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/N_104 was not replicated.</font><br/>

<a name="INFO899"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/N_99 was not replicated.</font><br/>

<a name="INFO900"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[26] was not replicated.</font><br/>

<a name="INFO901"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/FM/u_tx_IFG/N_2259 was not replicated.</font><br/>

<a name="INFO902"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/FTGM/RIT4Content_q3_3[14] was not replicated.</font><br/>

<a name="INFO903"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/N_1305 was not replicated.</font><br/>

<a name="INFO904"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[4] was not replicated.</font><br/>

<a name="INFO905"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/IPHM/CSCM/PsuedoHdrCS_q4[2] was not replicated.</font><br/>

<a name="INFO906"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1_246_1 was not replicated.</font><br/>

<a name="INFO907"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/FTGM/RIT1Content_q3_3[59] was not replicated.</font><br/>

<a name="INFO908"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDCount_x1[28] was not replicated.</font><br/>

<a name="INFO909"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/N_1094 was not replicated.</font><br/>

<a name="INFO910"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[34] was not replicated.</font><br/>

<a name="INFO911"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/DSGM/VFDPM/u_VFD6/N_79 was not replicated.</font><br/>

<a name="INFO912"></a><font color="blue">INFO: [Physopt 32-571] Net GAF1/GM/IPHM/TCPUDPVb_q_3__5[1] was not replicated.</font><br/>

<a name="INFO913"></a><font color="blue">INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.</font><br/>

Phase 13 Critical Cell Optimization | Checksum: 1b6515546<br/>

<br/>

Time (s): cpu = 00:27:51 ; elapsed = 00:24:39 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 18805 ; free virtual = 28771<br/>

<br/>

Phase 14 DSP Register Optimization<br/>

<a name="INFO914"></a><font color="blue">INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.</font><br/>

Phase 14 DSP Register Optimization | Checksum: 1b6515546<br/>

<br/>

Time (s): cpu = 00:27:56 ; elapsed = 00:24:44 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 18791 ; free virtual = 28771<br/>

<br/>

Phase 15 BRAM Register Optimization<br/>

<a name="INFO915"></a><font color="blue">INFO: [Physopt 32-527] Pass 1: Identified 22 candidate cells for BRAM register optimization</font><br/>

<a name="INFO916"></a><font color="blue">INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram. 72 registers were pushed in.</font><br/>

<a name="INFO917"></a><font color="blue">INFO: [Physopt 32-666] Processed cell GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram. No change.</font><br/>

<a name="INFO918"></a><font color="blue">INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/v6_noinit.ram/NO_BMM_INFO.SDP.WIDE_PRIM36.ram. 72 registers were pushed in.</font><br/>

<a name="INFO919"></a><font color="blue">INFO: [Physopt 32-666] Processed cell pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36.ram. No change.</font><br/>

<a name="INFO920"></a><font color="blue">INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram. 1 register was pushed out.</font><br/>

<a name="INFO921"></a><font color="blue">INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.</font><br/>

<a name="INFO922"></a><font color="blue">INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.</font><br/>

<a name="INFO923"></a><font color="blue">INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.</font><br/>

<a name="INFO924"></a><font color="blue">INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.</font><br/>

<a name="INFO925"></a><font color="blue">INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.</font><br/>

<a name="INFO926"></a><font color="blue">INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 2 registers were pushed out.</font><br/>

<a name="INFO927"></a><font color="blue">INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 2 registers were pushed out.</font><br/>

<a name="INFO928"></a><font color="blue">INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.</font><br/>

<a name="INFO929"></a><font color="blue">INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.</font><br/>

<a name="INFO930"></a><font color="blue">INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[5].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.</font><br/>

<a name="INFO931"></a><font color="blue">INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.</font><br/>

<a name="INFO932"></a><font color="blue">INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.</font><br/>

<a name="INFO933"></a><font color="blue">INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.</font><br/>

<a name="INFO934"></a><font color="blue">INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/FTGM/SEQRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.</font><br/>

<a name="INFO935"></a><font color="blue">INFO: [Physopt 32-665] Processed cell GAF1/GM/DSGM/OHPM/DLGM/IDLGM/DLORAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM18.ram. 16 registers were pushed out.</font><br/>

<a name="INFO936"></a><font color="blue">INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/TSSM/STATSRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[15].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.</font><br/>

<a name="INFO937"></a><font color="blue">INFO: [Physopt 32-665] Processed cell GAF1/GM/SSM100/TSSM/STATSRAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram. 9 registers were pushed out.</font><br/>

<a name="INFO938"></a><font color="blue">INFO: [Physopt 32-541] End Pass 1. Optimized 20 cells. Created 147 new registers and deleted 144 existing registers</font><br/>

<a name="INFO939"></a><font color="blue">INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.043 | TNS=0.000 |</font><br/>

Phase 15 BRAM Register Optimization | Checksum: 22ed6b911<br/>

<br/>

Time (s): cpu = 00:31:36 ; elapsed = 00:28:22 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 18955 ; free virtual = 27420<br/>

<br/>

Phase 16 Shift Register Optimization<br/>

<a name="INFO940"></a><font color="blue">INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.</font><br/>

Phase 16 Shift Register Optimization | Checksum: 22ed6b911<br/>

<br/>

Time (s): cpu = 00:31:41 ; elapsed = 00:28:27 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 18944 ; free virtual = 27409<br/>

<br/>

Phase 17 DSP Register Optimization<br/>

<a name="INFO941"></a><font color="blue">INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.</font><br/>

Phase 17 DSP Register Optimization | Checksum: 22ed6b911<br/>

<br/>

Time (s): cpu = 00:31:46 ; elapsed = 00:28:32 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 18934 ; free virtual = 27399<br/>

<br/>

Phase 18 BRAM Register Optimization<br/>

<a name="INFO942"></a><font color="blue">INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.</font><br/>

Phase 18 BRAM Register Optimization | Checksum: 22ed6b911<br/>

<br/>

Time (s): cpu = 00:31:50 ; elapsed = 00:28:36 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 18922 ; free virtual = 27387<br/>

<br/>

Phase 19 Shift Register Optimization<br/>

<a name="INFO943"></a><font color="blue">INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.</font><br/>

Phase 19 Shift Register Optimization | Checksum: 22ed6b911<br/>

<br/>

Time (s): cpu = 00:31:54 ; elapsed = 00:28:40 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 18892 ; free virtual = 27357<br/>

<br/>

Phase 20 Critical Pin Optimization<br/>

<a name="INFO944"></a><font color="blue">INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.</font><br/>

Phase 20 Critical Pin Optimization | Checksum: 22ed6b911<br/>

<br/>

Time (s): cpu = 00:31:59 ; elapsed = 00:28:45 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 18849 ; free virtual = 27314<br/>

<br/>

Phase 21 Very High Fanout Optimization<br/>

<a name="INFO945"></a><font color="blue">INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[8] has constraints that cannot be copied, and hence, it cannot be replicated.</font><br/>

<a name="INFO946"></a><font color="blue">INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[9] has constraints that cannot be copied, and hence, it cannot be replicated.</font><br/>

<a name="INFO947"></a><font color="blue">INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[10] has constraints that cannot be copied, and hence, it cannot be replicated.</font><br/>

<a name="INFO948"></a><font color="blue">INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[11] has constraints that cannot be copied, and hence, it cannot be replicated.</font><br/>

<a name="INFO949"></a><font color="blue">INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToBRAM[12] has constraints that cannot be copied, and hence, it cannot be replicated.</font><br/>

<a name="INFO950"></a><font color="blue">INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_2_d0 has constraints that cannot be copied, and hence, it cannot be replicated.</font><br/>

<a name="INFO951"></a><font color="blue">INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_3_d0 has constraints that cannot be copied, and hence, it cannot be replicated.</font><br/>

<a name="INFO952"></a><font color="blue">INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[4] has constraints that cannot be copied, and hence, it cannot be replicated.</font><br/>

<a name="INFO953"></a><font color="blue">INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[5] has constraints that cannot be copied, and hence, it cannot be replicated.</font><br/>

<a name="INFO954"></a><font color="blue">INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[6] has constraints that cannot be copied, and hence, it cannot be replicated.</font><br/>

<a name="INFO955"></a><font color="blue">INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT[7] has constraints that cannot be copied, and hence, it cannot be replicated.</font><br/>

<a name="INFO956"></a><font color="blue">INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_1[2] has constraints that cannot be copied, and hence, it cannot be replicated.</font><br/>

<a name="INFO957"></a><font color="blue">INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_1[3] has constraints that cannot be copied, and hence, it cannot be replicated.</font><br/>

<a name="INFO958"></a><font color="blue">INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_2[2] has constraints that cannot be copied, and hence, it cannot be replicated.</font><br/>

<a name="INFO959"></a><font color="blue">INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_2[3] has constraints that cannot be copied, and hence, it cannot be replicated.</font><br/>

<a name="INFO960"></a><font color="blue">INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT_3[8] has constraints that cannot be copied, and hence, it cannot be replicated.</font><br/>

<a name="INFO961"></a><font color="blue">INFO: [Physopt 32-701] Net GAF1/CIM/cpu_to_an_addr_3_0 has constraints that cannot be copied, and hence, it cannot be replicated.</font><br/>

<a name="INFO962"></a><font color="blue">INFO: [Physopt 32-701] Net GAF1/CIM/CPU_AddrToANLT_5[6] has constraints that cannot be copied, and hence, it cannot be replicated.</font><br/>

<a name="INFO963"></a><font color="blue">INFO: [Physopt 32-76] Pass 1. Identified 100 candidate nets for fanout optimization.</font><br/>

<a name="INFO964"></a><font color="blue">INFO: [Physopt 32-572] Net GAF1/FM/u_tx_IFG/u_TFFI/tf_rdreq_1 was not replicated.</font><br/>

Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.<br/>

<a name="INFO965"></a><font color="blue">INFO: [Physopt 32-572] Net GAF1/FM/u_tx_IFG/m1_0 was not replicated.</font><br/>

Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.<br/>

<a name="INFO966"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/GM/DSGM/VFDPM/vfd_wr_cache_q2. Replicated 1 times.</font><br/>

<a name="INFO967"></a><font color="blue">INFO: [Physopt 32-601] Processed net GAF1/FM/u_tx_IFG/nxt_state16_3. Net driver GAF1/FM/u_tx_IFG/nxt_state16_3_0_a2 was replaced.</font><br/>

<a name="INFO968"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]. Replicated 1 times.</font><br/>

<a name="INFO969"></a><font color="blue">INFO: [Physopt 32-601] Processed net GAF1/GM/DSGM/VFDPM/N_9430. Net driver GAF1/GM/DSGM/VFDPM/vfd_cache0_hit_RNINFUE was replaced.</font><br/>

<a name="INFO970"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]. Replicated 2 times.</font><br/>

<a name="INFO971"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp1_from_cache_sn_N_13_mux. Replicated 1 times.</font><br/>

<a name="INFO972"></a><font color="blue">INFO: [Physopt 32-601] Processed net GAF1/GM/FIM/ShiftedPRBSOut_q415_i. Net driver GAF1/GM/FIM/ShiftedPRBSOut_q415_i was replaced.</font><br/>

<a name="INFO973"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp1_sel_mask_11_RNIHSS9[3]. Replicated 1 times.</font><br/>

<a name="INFO974"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/mp1_sel_mask_20_RNIMKR6[1]. Replicated 1 times.</font><br/>

<a name="INFO975"></a><font color="blue">INFO: [Physopt 32-601] Processed net GAF1/GM/SSM100/BaseContentValidOut_2_i_a2. Net driver GAF1/GM/SSM100/BaseContentValidOut_2_i_a2 was replaced.</font><br/>

<a name="INFO976"></a><font color="blue">INFO: [Physopt 32-572] Net GAF1/FM/u_tx_IFG/u_tx_pause_cntr/m81_2 was not replicated.</font><br/>

Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.<br/>

<a name="INFO977"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/AM/stats_controller_pi/wait_ram_stats_1_sqmuxa_i. Replicated 1 times.</font><br/>

<a name="INFO978"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/GM/FIM/PRBSGEN/lfsr_reg_5_i. Replicated 1 times.</font><br/>

<a name="INFO979"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_mac_x512/all_x21_31494. Replicated 1 times.</font><br/>

<a name="INFO980"></a><font color="blue">INFO: [Physopt 32-572] Net GAF1/GM/SDBHM/CPU_FPBCValidOut_2 was not replicated.</font><br/>

Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.<br/>

<a name="INFO981"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/E[0]. Replicated 1 times.</font><br/>

<a name="INFO982"></a><font color="blue">INFO: [Physopt 32-601] Processed net GAF1/AM/stats_maintenance_pi/cpu_rd_data_1_sn_m14. Net driver GAF1/AM/stats_maintenance_pi/cpu_rd_data_1_sn_m14 was replaced.</font><br/>

<a name="INFO983"></a><font color="blue">INFO: [Physopt 32-601] Processed net GAF1/GM/FIM/un1_FillStart_q3_1_i. Net driver GAF1/GM/FIM/pausing_q3_RNI5UVO was replaced.</font><br/>

<a name="INFO984"></a><font color="blue">INFO: [Physopt 32-601] Processed net GAF1/AM/stats_controller_pi/stats_cache_4mp/user_wr_overflow_out_9477. Net driver GAF1/AM/stats_controller_pi/stats_cache_4mp/user_wr_overflow_out_9477 was replaced.</font><br/>

<a name="INFO985"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_mac_x512/u_tx_ifcs/u_fcs32_eqns_x512/valid1_i. Replicated 1 times.</font><br/>

<a name="INFO986"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/AM/port_stats_proc/jumbo_frame_cnt_a20. Replicated 3 times.</font><br/>

<a name="INFO987"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/AM/port_stats_proc/jumbo_frame_cnt_b4. Replicated 2 times.</font><br/>

<a name="INFO988"></a><font color="blue">INFO: [Physopt 32-572] Net GAF1/FM/cnt7_RNIQV7O1[2] was not replicated.</font><br/>

Resolution: phys_opt_design can be forced to replicate a net driver using the option -force_replication_on_nets &lt;list of net objects&gt;.<br/>

<a name="INFO989"></a><font color="blue">INFO: [Physopt 32-601] Processed net GAF1/AM/stats_maintenance_pi/main_req_ana_rxclk_DOUT_RNIEE9R[0]. Net driver GAF1/AM/stats_maintenance_pi/main_req_ana_rxclk_DOUT_RNIEE9R[0] was replaced.</font><br/>

<a name="INFO990"></a><font color="blue">INFO: [Physopt 32-601] Processed net GAF1/FM/u_tx_mac_x512/u_tx_fcs/u_fcs32_eqns_x512/valid1_i. Net driver GAF1/FM/u_tx_mac_x512/u_tx_fcs/u_fcs32_eqns_x512/valid1_i_0 was replaced.</font><br/>

<a name="INFO991"></a><font color="blue">INFO: [Physopt 32-81] Processed net pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rst_cpllreset. Replicated 7 times.</font><br/>

<a name="INFO992"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_DECODER/i_CHECKER0/my_ena_checked. Replicated 2 times.</font><br/>

<a name="INFO993"></a><font color="blue">INFO: [Physopt 32-81] Processed net ddr3/ddr3_ctrl/burst_counter_ddr3[2]. Replicated 2 times.</font><br/>

<a name="INFO994"></a><font color="blue">INFO: [Physopt 32-81] Processed net ddr3/ddr3_ctrl/burst_counter_ddr3[1]. Replicated 2 times.</font><br/>

<a name="INFO995"></a><font color="blue">INFO: [Physopt 32-601] Processed net GAF1/AM/stats_maintenance_pi/ana_ssample_rdy_1_sqmuxa. Net driver GAF1/AM/stats_maintenance_pi/ana_ssample_rdy_1_sqmuxa was replaced.</font><br/>

<a name="INFO996"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_ADAPTER/i_SHIFTER/ena_d1_0. Replicated 2 times.</font><br/>

<a name="INFO997"></a><font color="blue">INFO: [Physopt 32-601] Processed net GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_DECODER/i_fsm/ena_d3. Net driver GAF1/FM/u_hsec_top/i_HSEC_CORES/i_RX_TOP/i_DESTRIPE/i_DECODER/i_fsm/ena_d3 was replaced.</font><br/>

<a name="INFO998"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/AM/filter_controller_pi/filter_cache/updated_addr_q9_9469. Replicated 4 times.</font><br/>

<a name="INFO999"></a><font color="blue">INFO: [Physopt 32-601] Processed net GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/O1[0]. Net driver GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_reg[0] was replaced.</font><br/>

<a name="INFO1000"></a><font color="blue">INFO: [Physopt 32-81] Processed net GAF1/FM/u_tx_mac_x512/u_tx_fcs/N_143. Replicated 1 times.</font><br/>

<a name="INFO1001"></a><font color="blue">INFO: [Physopt 32-29] End Pass 1. Optimized 20 nets. Created 37 new instances.</font><br/>

<br/>

<a name="INFO1002"></a><font color="blue">INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.043 | TNS=0.000 |</font><br/>

Phase 21 Very High Fanout Optimization | Checksum: 2e37f49a3<br/>

<br/>

Time (s): cpu = 00:43:16 ; elapsed = 00:39:58 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 15773 ; free virtual = 23749<br/>

<br/>

Phase 22 BRAM Enable Optimization<br/>

Phase 22 BRAM Enable Optimization | Checksum: 2e37f49a3<br/>

<br/>

Time (s): cpu = 00:43:22 ; elapsed = 00:40:04 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 15768 ; free virtual = 23744<br/>

Netlist sorting complete. Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 6946.531 ; gain = 0.000 ; free physical = 15768 ; free virtual = 23744<br/>

<a name="INFO1003"></a><font color="blue">INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.043 | TNS=0.000 |</font><br/>

<a name="WARNING255"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING256"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING257"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING258"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING259"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING260"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING261"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING262"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING263"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING264"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING265"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING266"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING267"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING268"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING269"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING270"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING271"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING272"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING273"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING274"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING275"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING276"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING277"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING278"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING279"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING280"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING281"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING282"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="INFO1004"></a><font color="blue">INFO: [Common 17-14] Message 'Constraints 18-1079' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.</font><br/>

Ending Physical Synthesis Task | Checksum: 2875bc426<br/>

<br/>

Time (s): cpu = 00:43:59 ; elapsed = 00:40:40 . Memory (MB): peak = 6946.531 ; gain = 377.812 ; free physical = 15697 ; free virtual = 23673<br/>

<a name="INFO1005"></a><font color="blue">INFO: [Common 17-83] Releasing license: Implementation</font><br/>

1004 Infos, 281 Warnings, 0 Critical Warnings and 0 Errors encountered.<br/>

phys_opt_design completed successfully<br/>

phys_opt_design: Time (s): cpu = 00:53:19 ; elapsed = 00:44:39 . Memory (MB): peak = 6946.531 ; gain = 379.812 ; free physical = 15697 ; free virtual = 23673<br/>

<a name="INFO1006"></a><font color="blue">INFO: [Common 17-600] The following parameters have non-default value.</font><br/>

general.maxThreads<br/>

Writing placer database...<br/>

Writing XDEF routing.<br/>

Writing XDEF routing logical nets.<br/>

Writing XDEF routing special nets.<br/>

Write XDEF Complete: Time (s): cpu = 00:01:47 ; elapsed = 00:01:03 . Memory (MB): peak = 6946.531 ; gain = 0.000 ; free physical = 14662 ; free virtual = 23079<br/>

write_checkpoint: Time (s): cpu = 00:02:13 ; elapsed = 00:01:30 . Memory (MB): peak = 6946.531 ; gain = 0.000 ; free physical = 15030 ; free virtual = 23087<br/>

Command: route_design -directive Explore<br/>

Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'<br/>

<a name="INFO1007"></a><font color="blue">INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'</font><br/>

<a name="INFO1008"></a><font color="blue">INFO: [Drc 23-27] Running DRC with 4 threads</font><br/>

<a name="INFO1009"></a><font color="blue">INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors</font><br/>

<a name="INFO1010"></a><font color="blue">INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.</font><br/>

Running DRC as a precondition to command route_design<br/>

<a name="INFO1011"></a><font color="blue">INFO: [Drc 23-27] Running DRC with 4 threads</font><br/>

<a name="INFO1012"></a><font color="blue">INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors</font><br/>

<a name="INFO1013"></a><font color="blue">INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.</font><br/>

<br/>

<br/>

Starting Routing Task<br/>

<a name="INFO1014"></a><font color="blue">INFO: [Route 35-270] Using Router directive 'Explore'.</font><br/>

<a name="INFO1015"></a><font color="blue">INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs</font><br/>

<br/>

Phase 1 Build RT Design<br/>

Phase 1 Build RT Design | Checksum: 4e6a268b<br/>

<br/>

Time (s): cpu = 00:05:19 ; elapsed = 00:03:10 . Memory (MB): peak = 7055.215 ; gain = 108.684 ; free physical = 15134 ; free virtual = 23237<br/>

<br/>

Phase 2 Router Initialization<br/>

<br/>

Phase 2.1 Create Timer<br/>

Phase 2.1 Create Timer | Checksum: 4e6a268b<br/>

<br/>

Time (s): cpu = 00:05:33 ; elapsed = 00:03:24 . Memory (MB): peak = 7055.219 ; gain = 108.688 ; free physical = 15135 ; free virtual = 23238<br/>

<br/>

Phase 2.2 Pre Route Cleanup<br/>

Phase 2.2 Pre Route Cleanup | Checksum: 4e6a268b<br/>

<br/>

Time (s): cpu = 00:05:36 ; elapsed = 00:03:27 . Memory (MB): peak = 7055.219 ; gain = 108.688 ; free physical = 15135 ; free virtual = 23238<br/>

<br/>

Phase 2.3 Update Timing<br/>

Phase 2.3 Update Timing | Checksum: ff23b46b<br/>

<br/>

Time (s): cpu = 00:13:36 ; elapsed = 00:06:58 . Memory (MB): peak = 7316.504 ; gain = 369.973 ; free physical = 14918 ; free virtual = 23021<br/>

<a name="INFO1016"></a><font color="blue">INFO: [Route 35-57] Estimated Timing Summary | WNS=0.00158| TNS=0      | WHS=-0.5   | THS=-2.22e+04|</font><br/>

<br/>

Phase 2 Router Initialization | Checksum: 1dabbbf88<br/>

<br/>

Time (s): cpu = 00:17:48 ; elapsed = 00:08:51 . Memory (MB): peak = 7375.551 ; gain = 429.020 ; free physical = 14547 ; free virtual = 22650<br/>

<br/>

Phase 3 Initial Routing<br/>

<br/>

Phase 3.1 Update Timing<br/>

Phase 3.1 Update Timing | Checksum: ec13f142<br/>

<br/>

Time (s): cpu = 00:28:39 ; elapsed = 00:13:00 . Memory (MB): peak = 7398.551 ; gain = 452.020 ; free physical = 14452 ; free virtual = 22555<br/>

Phase 3 Initial Routing | Checksum: 12348c99a<br/>

<br/>

Time (s): cpu = 00:33:15 ; elapsed = 00:14:53 . Memory (MB): peak = 7398.551 ; gain = 452.020 ; free physical = 14388 ; free virtual = 22491<br/>

<br/>

Phase 4 Rip-up And Reroute<br/>

<br/>

Phase 4.1 Global Iteration 0<br/>

Phase 4.1 Global Iteration 0 | Checksum: 126dbac25<br/>

<br/>

Time (s): cpu = 00:33:17 ; elapsed = 00:14:54 . Memory (MB): peak = 7398.551 ; gain = 452.020 ; free physical = 14388 ; free virtual = 22491<br/>

<br/>

Phase 4.2 Global Iteration 1<br/>

 Number of Nodes with overlaps = 130855<br/>

 Number of Nodes with overlaps = 21286<br/>

 Number of Nodes with overlaps = 3436<br/>

 Number of Nodes with overlaps = 433<br/>

 Number of Nodes with overlaps = 74<br/>

 Number of Nodes with overlaps = 14<br/>

 Number of Nodes with overlaps = 7<br/>

 Number of Nodes with overlaps = 2<br/>

 Number of Nodes with overlaps = 1<br/>

 Number of Nodes with overlaps = 1<br/>

 Number of Nodes with overlaps = 0<br/>

<br/>

Phase 4.2.1 Update Timing<br/>

Phase 4.2.1 Update Timing | Checksum: 17d59f0a0<br/>

<br/>

Time (s): cpu = 01:15:32 ; elapsed = 00:31:22 . Memory (MB): peak = 7398.551 ; gain = 452.020 ; free physical = 15611 ; free virtual = 23714<br/>

<a name="INFO1017"></a><font color="blue">INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.402 | TNS=-253   | WHS=N/A    | THS=N/A    |</font><br/>

<br/>

<br/>

Phase 4.2.2 GlobIterForTiming<br/>

<br/>

Phase 4.2.2.1 Update Timing<br/>

Phase 4.2.2.1 Update Timing | Checksum: 16858c9c4<br/>

<br/>

Time (s): cpu = 01:15:58 ; elapsed = 00:31:40 . Memory (MB): peak = 7398.551 ; gain = 452.020 ; free physical = 15599 ; free virtual = 23702<br/>

<br/>

Phase 4.2.2.2 Fast Budgeting<br/>

Phase 4.2.2.2 Fast Budgeting | Checksum: 1e29287fb<br/>

<br/>

Time (s): cpu = 01:16:30 ; elapsed = 00:32:12 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15247 ; free virtual = 23350<br/>

Phase 4.2.2 GlobIterForTiming | Checksum: 1586fc942<br/>

<br/>

Time (s): cpu = 01:16:50 ; elapsed = 00:32:31 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15240 ; free virtual = 23343<br/>

Phase 4.2 Global Iteration 1 | Checksum: 1586fc942<br/>

<br/>

Time (s): cpu = 01:16:52 ; elapsed = 00:32:32 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15240 ; free virtual = 23343<br/>

<br/>

Phase 4.3 Global Iteration 2<br/>

 Number of Nodes with overlaps = 13928<br/>

 Number of Nodes with overlaps = 4323<br/>

 Number of Nodes with overlaps = 853<br/>

 Number of Nodes with overlaps = 272<br/>

 Number of Nodes with overlaps = 41<br/>

 Number of Nodes with overlaps = 20<br/>

 Number of Nodes with overlaps = 10<br/>

 Number of Nodes with overlaps = 5<br/>

 Number of Nodes with overlaps = 3<br/>

 Number of Nodes with overlaps = 3<br/>

 Number of Nodes with overlaps = 0<br/>

<br/>

Phase 4.3.1 Update Timing<br/>

Phase 4.3.1 Update Timing | Checksum: 1408a755e<br/>

<br/>

Time (s): cpu = 01:25:19 ; elapsed = 00:37:00 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15498 ; free virtual = 23602<br/>

<a name="INFO1018"></a><font color="blue">INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.339 | TNS=-98.4  | WHS=N/A    | THS=N/A    |</font><br/>

<br/>

<br/>

Phase 4.3.2 GlobIterForTiming<br/>

<br/>

Phase 4.3.2.1 Update Timing<br/>

Phase 4.3.2.1 Update Timing | Checksum: 16c2228b9<br/>

<br/>

Time (s): cpu = 01:25:41 ; elapsed = 00:37:14 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15545 ; free virtual = 23648<br/>

<br/>

Phase 4.3.2.2 Fast Budgeting<br/>

Phase 4.3.2.2 Fast Budgeting | Checksum: 1d6c133bc<br/>

<br/>

Time (s): cpu = 01:26:11 ; elapsed = 00:37:44 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15326 ; free virtual = 23429<br/>

Phase 4.3.2 GlobIterForTiming | Checksum: 7b67e23d<br/>

<br/>

Time (s): cpu = 01:26:39 ; elapsed = 00:38:11 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15315 ; free virtual = 23418<br/>

Phase 4.3 Global Iteration 2 | Checksum: 7b67e23d<br/>

<br/>

Time (s): cpu = 01:26:41 ; elapsed = 00:38:12 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15314 ; free virtual = 23418<br/>

<br/>

Phase 4.4 Global Iteration 3<br/>

 Number of Nodes with overlaps = 1307<br/>

 Number of Nodes with overlaps = 259<br/>

 Number of Nodes with overlaps = 44<br/>

 Number of Nodes with overlaps = 7<br/>

 Number of Nodes with overlaps = 7<br/>

 Number of Nodes with overlaps = 2<br/>

 Number of Nodes with overlaps = 0<br/>

<br/>

Phase 4.4.1 Update Timing<br/>

Phase 4.4.1 Update Timing | Checksum: 19d31f415<br/>

<br/>

Time (s): cpu = 01:29:41 ; elapsed = 00:40:12 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15238 ; free virtual = 23341<br/>

<a name="INFO1019"></a><font color="blue">INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.276 | TNS=-4.95  | WHS=N/A    | THS=N/A    |</font><br/>

<br/>

<br/>

Phase 4.4.2 GlobIterForTiming<br/>

<br/>

Phase 4.4.2.1 Update Timing<br/>

Phase 4.4.2.1 Update Timing | Checksum: cd2e91e0<br/>

<br/>

Time (s): cpu = 01:30:03 ; elapsed = 00:40:27 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15239 ; free virtual = 23342<br/>

<br/>

Phase 4.4.2.2 Fast Budgeting<br/>

Phase 4.4.2.2 Fast Budgeting | Checksum: f6a3a7d9<br/>

<br/>

Time (s): cpu = 01:30:34 ; elapsed = 00:40:58 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15312 ; free virtual = 23416<br/>

Phase 4.4.2 GlobIterForTiming | Checksum: 1e222ed99<br/>

<br/>

Time (s): cpu = 01:30:46 ; elapsed = 00:41:08 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15312 ; free virtual = 23416<br/>

Phase 4.4 Global Iteration 3 | Checksum: 1e222ed99<br/>

<br/>

Time (s): cpu = 01:30:48 ; elapsed = 00:41:10 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15312 ; free virtual = 23416<br/>

<br/>

Phase 4.5 Global Iteration 4<br/>

 Number of Nodes with overlaps = 10375<br/>

 Number of Nodes with overlaps = 1908<br/>

 Number of Nodes with overlaps = 498<br/>

 Number of Nodes with overlaps = 245<br/>

 Number of Nodes with overlaps = 99<br/>

 Number of Nodes with overlaps = 55<br/>

 Number of Nodes with overlaps = 27<br/>

 Number of Nodes with overlaps = 4<br/>

 Number of Nodes with overlaps = 2<br/>

 Number of Nodes with overlaps = 7<br/>

 Number of Nodes with overlaps = 6<br/>

 Number of Nodes with overlaps = 2<br/>

<a name="INFO1020"></a><font color="blue">INFO: [Route 35-325] The following overlapped nodes exist in the design and there is low overall congestion. </font><br/>

Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. <br/>

1. INT_L_X90Y121/IMUX_L43<br/>

Overlapping nets: 2<br/>

	GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[1]<br/>

	GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[0]<br/>

2. INT_L_X56Y306/IMUX_L13<br/>

Overlapping nets: 2<br/>

	GAF1/AM/path_rx100g_proc_pi1of2/filter_params_top_100g_pi/loop_pi[2].filter_params_16b_100g_pi/target_offset_q2[9]<br/>

	GAF1/AM/path_rx100g_proc_pi1of2/filter_params_top_100g_pi/loop_pi[2].filter_params_16b_100g_pi/target_offset_q2[11]<br/>

<br/>

 Number of Nodes with overlaps = 1<br/>

 Number of Nodes with overlaps = 0<br/>

<br/>

Phase 4.5.1 Update Timing<br/>

Phase 4.5.1 Update Timing | Checksum: cccf8d42<br/>

<br/>

Time (s): cpu = 01:38:35 ; elapsed = 00:45:53 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15470 ; free virtual = 23574<br/>

<a name="INFO1021"></a><font color="blue">INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.093 | TNS=-0.585 | WHS=N/A    | THS=N/A    |</font><br/>

<br/>

<br/>

Phase 4.5.2 GlobIterForTiming<br/>

<br/>

Phase 4.5.2.1 Update Timing<br/>

Phase 4.5.2.1 Update Timing | Checksum: 1ed8e3b2c<br/>

<br/>

Time (s): cpu = 01:38:56 ; elapsed = 00:46:07 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15467 ; free virtual = 23571<br/>

<br/>

Phase 4.5.2.2 Fast Budgeting<br/>

Phase 4.5.2.2 Fast Budgeting | Checksum: 1be787672<br/>

<br/>

Time (s): cpu = 01:39:27 ; elapsed = 00:46:39 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15192 ; free virtual = 23295<br/>

Phase 4.5.2 GlobIterForTiming | Checksum: 10c4267b3<br/>

<br/>

Time (s): cpu = 01:39:50 ; elapsed = 00:46:58 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15222 ; free virtual = 23325<br/>

Phase 4.5 Global Iteration 4 | Checksum: 10c4267b3<br/>

<br/>

Time (s): cpu = 01:39:51 ; elapsed = 00:46:59 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15222 ; free virtual = 23325<br/>

<br/>

Phase 4.6 Global Iteration 5<br/>

 Number of Nodes with overlaps = 5249<br/>

 Number of Nodes with overlaps = 631<br/>

 Number of Nodes with overlaps = 183<br/>

 Number of Nodes with overlaps = 56<br/>

 Number of Nodes with overlaps = 10<br/>

 Number of Nodes with overlaps = 1<br/>

 Number of Nodes with overlaps = 0<br/>

<br/>

Phase 4.6.1 Update Timing<br/>

Phase 4.6.1 Update Timing | Checksum: 260ed15ee<br/>

<br/>

Time (s): cpu = 01:43:18 ; elapsed = 00:48:54 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15521 ; free virtual = 23624<br/>

<a name="INFO1022"></a><font color="blue">INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.135 | TNS=-0.306 | WHS=N/A    | THS=N/A    |</font><br/>

<br/>

Phase 4.6 Global Iteration 5 | Checksum: 11045a584<br/>

<br/>

Time (s): cpu = 01:43:21 ; elapsed = 00:48:56 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15521 ; free virtual = 23624<br/>

Phase 4 Rip-up And Reroute | Checksum: 11045a584<br/>

<br/>

Time (s): cpu = 01:43:22 ; elapsed = 00:48:58 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15521 ; free virtual = 23624<br/>

<br/>

Phase 5 Delay CleanUp<br/>

<br/>

Phase 5.1 Update Timing<br/>

Phase 5.1 Update Timing | Checksum: 19c427b35<br/>

<br/>

Time (s): cpu = 01:44:58 ; elapsed = 00:49:30 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15431 ; free virtual = 23534<br/>

<a name="INFO1023"></a><font color="blue">INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0114| TNS=-0.0184| WHS=N/A    | THS=N/A    |</font><br/>

<br/>

 Number of Nodes with overlaps = 0<br/>

Phase 5 Delay CleanUp | Checksum: 16fde9d9d<br/>

<br/>

Time (s): cpu = 01:45:13 ; elapsed = 00:49:36 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15429 ; free virtual = 23532<br/>

<br/>

Phase 6 Clock Skew Optimization<br/>

Phase 6 Clock Skew Optimization | Checksum: 16fde9d9d<br/>

<br/>

Time (s): cpu = 01:45:14 ; elapsed = 00:49:37 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15429 ; free virtual = 23532<br/>

<br/>

Phase 7 Post Hold Fix<br/>

<br/>

Phase 7.1 Update Timing<br/>

Phase 7.1 Update Timing | Checksum: 18233c6f1<br/>

<br/>

Time (s): cpu = 01:47:46 ; elapsed = 00:50:28 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15403 ; free virtual = 23507<br/>

<a name="INFO1024"></a><font color="blue">INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0114| TNS=-0.0114| WHS=-0.055 | THS=-0.122 |</font><br/>

<br/>

Phase 7 Post Hold Fix | Checksum: de06b0f1<br/>

<br/>

Time (s): cpu = 01:48:03 ; elapsed = 00:50:35 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15393 ; free virtual = 23496<br/>

<br/>

Phase 8 Timing Verification<br/>

<br/>

Phase 8.1 Update Timing<br/>

Phase 8.1 Update Timing | Checksum: b23093dd<br/>

<br/>

Time (s): cpu = 01:50:33 ; elapsed = 00:51:23 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15172 ; free virtual = 23276<br/>

<a name="INFO1025"></a><font color="blue">INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0114| TNS=-0.0114| WHS=N/A    | THS=N/A    |</font><br/>

<br/>

Phase 8 Timing Verification | Checksum: b23093dd<br/>

<br/>

Time (s): cpu = 01:50:35 ; elapsed = 00:51:25 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15172 ; free virtual = 23275<br/>

<br/>

Phase 9 Route finalize<br/>

<br/>

Router Utilization Summary<br/>

  Global Vertical Routing Utilization    = 25.1734 %<br/>

  Global Horizontal Routing Utilization  = 27.0946 %<br/>

  Routable Net Status*<br/>

  *Does not include unroutable nets such as driverless and loadless.<br/>

  Run report_route_status for detailed report.<br/>

  Number of Failed Nets               = 0<br/>

  Number of Unrouted Nets             = 0<br/>

  Number of Partially Routed Nets     = 0<br/>

  Number of Node Overlaps             = 0<br/>

<br/>

Congestion Report<br/>

North Dir 2x2 Area, Max Cong = 88.0631%, Congestion bounded by tiles (Lower Left Tile -&gt; Upper Right Tile):<br/>

   INT_L_X138Y206 -&gt; INT_R_X139Y207<br/>

   INT_L_X50Y202 -&gt; INT_R_X51Y203<br/>

   INT_L_X52Y202 -&gt; INT_R_X53Y203<br/>

   INT_L_X52Y200 -&gt; INT_R_X53Y201<br/>

   INT_L_X48Y198 -&gt; INT_R_X49Y199<br/>

South Dir 8x8 Area, Max Cong = 85.8812%, Congestion bounded by tiles (Lower Left Tile -&gt; Upper Right Tile):<br/>

   INT_L_X64Y204 -&gt; INT_R_X71Y211<br/>

   INT_L_X64Y196 -&gt; INT_R_X71Y203<br/>

East Dir 8x8 Area, Max Cong = 91.0386%, Congestion bounded by tiles (Lower Left Tile -&gt; Upper Right Tile):<br/>

   INT_L_X104Y204 -&gt; INT_R_X111Y211<br/>

   INT_L_X112Y204 -&gt; INT_R_X119Y211<br/>

   INT_L_X112Y196 -&gt; INT_R_X119Y203<br/>

   INT_L_X112Y188 -&gt; INT_R_X119Y195<br/>

West Dir 8x8 Area, Max Cong = 85.2941%, Congestion bounded by tiles (Lower Left Tile -&gt; Upper Right Tile):<br/>

   INT_L_X48Y188 -&gt; INT_R_X55Y195<br/>

Phase 9 Route finalize | Checksum: b23093dd<br/>

<br/>

Time (s): cpu = 01:50:40 ; elapsed = 00:51:27 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15172 ; free virtual = 23275<br/>

<br/>

Phase 10 Verifying routed nets<br/>

<br/>

 Verification completed successfully<br/>

Phase 10 Verifying routed nets | Checksum: b23093dd<br/>

<br/>

Time (s): cpu = 01:50:42 ; elapsed = 00:51:29 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15171 ; free virtual = 23274<br/>

<br/>

Phase 11 Depositing Routes<br/>

Phase 11 Depositing Routes | Checksum: bfd40887<br/>

<br/>

Time (s): cpu = 01:51:29 ; elapsed = 00:52:16 . Memory (MB): peak = 7426.949 ; gain = 480.418 ; free physical = 15138 ; free virtual = 23242<br/>

<br/>

Phase 12 Incr Placement Change<br/>

Netlist sorting complete. Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.79 . Memory (MB): peak = 7426.949 ; gain = 0.000 ; free physical = 15066 ; free virtual = 23170<br/>

<a name="INFO1026"></a><font color="blue">INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.009. For the most accurate timing information please run report_timing.</font><br/>

Phase 12 Incr Placement Change | Checksum: bfd40887<br/>

<br/>

Time (s): cpu = 02:02:42 ; elapsed = 00:57:53 . Memory (MB): peak = 7761.871 ; gain = 815.340 ; free physical = 14687 ; free virtual = 22791<br/>

<br/>

Phase 13 Build RT Design<br/>

Phase 13 Build RT Design | Checksum: d745602b<br/>

<br/>

Time (s): cpu = 02:04:15 ; elapsed = 00:59:26 . Memory (MB): peak = 7761.871 ; gain = 815.340 ; free physical = 14667 ; free virtual = 22770<br/>

<br/>

Phase 14 Router Initialization<br/>

<br/>

Phase 14.1 Create Timer<br/>

Phase 14.1 Create Timer | Checksum: 167636d65<br/>

<br/>

Time (s): cpu = 02:04:48 ; elapsed = 00:59:59 . Memory (MB): peak = 7761.875 ; gain = 815.344 ; free physical = 14523 ; free virtual = 22626<br/>

<br/>

Phase 14.2 Pre Route Cleanup<br/>

Phase 14.2 Pre Route Cleanup | Checksum: 4bf33adc<br/>

<br/>

Time (s): cpu = 02:04:53 ; elapsed = 01:00:04 . Memory (MB): peak = 7761.875 ; gain = 815.344 ; free physical = 14523 ; free virtual = 22626<br/>

 Number of Nodes with overlaps = 0<br/>

<br/>

Phase 14.3 Update Timing<br/>

Phase 14.3 Update Timing | Checksum: 1edd4b712<br/>

<br/>

Time (s): cpu = 02:13:45 ; elapsed = 01:03:53 . Memory (MB): peak = 7761.875 ; gain = 815.344 ; free physical = 14290 ; free virtual = 22393<br/>

<a name="INFO1027"></a><font color="blue">INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0934| TNS=-0.646 | WHS=-0.5   | THS=-2.21e+04|</font><br/>

<br/>

Phase 14 Router Initialization | Checksum: 232898602<br/>

<br/>

Time (s): cpu = 02:18:19 ; elapsed = 01:05:47 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13986 ; free virtual = 22089<br/>

<br/>

Phase 15 Initial Routing<br/>

Phase 15 Initial Routing | Checksum: 1b174a248<br/>

<br/>

Time (s): cpu = 02:18:47 ; elapsed = 01:05:56 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13956 ; free virtual = 22060<br/>

<br/>

Phase 16 Rip-up And Reroute<br/>

<br/>

Phase 16.1 Global Iteration 0<br/>

 Number of Nodes with overlaps = 278<br/>

 Number of Nodes with overlaps = 49<br/>

 Number of Nodes with overlaps = 10<br/>

 Number of Nodes with overlaps = 1<br/>

 Number of Nodes with overlaps = 0<br/>

<br/>

Phase 16.1.1 Update Timing<br/>

Phase 16.1.1 Update Timing | Checksum: 1ef818dd4<br/>

<br/>

Time (s): cpu = 02:22:42 ; elapsed = 01:07:40 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13935 ; free virtual = 22038<br/>

<a name="INFO1028"></a><font color="blue">INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0904| TNS=-0.502 | WHS=N/A    | THS=N/A    |</font><br/>

<br/>

<br/>

Phase 16.1.2 GlobIterForTiming<br/>

<br/>

Phase 16.1.2.1 Update Timing<br/>

Phase 16.1.2.1 Update Timing | Checksum: 25a0d58e8<br/>

<br/>

Time (s): cpu = 02:23:02 ; elapsed = 01:07:54 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13935 ; free virtual = 22038<br/>

<br/>

Phase 16.1.2.2 Fast Budgeting<br/>

Phase 16.1.2.2 Fast Budgeting | Checksum: 285de84b5<br/>

<br/>

Time (s): cpu = 02:23:32 ; elapsed = 01:08:24 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13932 ; free virtual = 22035<br/>

Phase 16.1.2 GlobIterForTiming | Checksum: 1bc923441<br/>

<br/>

Time (s): cpu = 02:23:45 ; elapsed = 01:08:35 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13931 ; free virtual = 22035<br/>

Phase 16.1 Global Iteration 0 | Checksum: 1bc923441<br/>

<br/>

Time (s): cpu = 02:23:46 ; elapsed = 01:08:36 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13930 ; free virtual = 22034<br/>

<br/>

Phase 16.2 Global Iteration 1<br/>

 Number of Nodes with overlaps = 2613<br/>

 Number of Nodes with overlaps = 415<br/>

 Number of Nodes with overlaps = 131<br/>

 Number of Nodes with overlaps = 50<br/>

 Number of Nodes with overlaps = 20<br/>

 Number of Nodes with overlaps = 7<br/>

 Number of Nodes with overlaps = 4<br/>

 Number of Nodes with overlaps = 3<br/>

 Number of Nodes with overlaps = 2<br/>

 Number of Nodes with overlaps = 0<br/>

<br/>

Phase 16.2.1 Update Timing<br/>

Phase 16.2.1 Update Timing | Checksum: e3e6b20e<br/>

<br/>

Time (s): cpu = 02:27:12 ; elapsed = 01:10:46 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13967 ; free virtual = 22071<br/>

<a name="INFO1029"></a><font color="blue">INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.157 | TNS=-0.553 | WHS=N/A    | THS=N/A    |</font><br/>

<br/>

Phase 16.2 Global Iteration 1 | Checksum: 2b3f356d1<br/>

<br/>

Time (s): cpu = 02:27:14 ; elapsed = 01:10:48 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13967 ; free virtual = 22071<br/>

Phase 16 Rip-up And Reroute | Checksum: 2b3f356d1<br/>

<br/>

Time (s): cpu = 02:27:16 ; elapsed = 01:10:50 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13967 ; free virtual = 22071<br/>

<br/>

Phase 17 Delay CleanUp<br/>

<br/>

Phase 17.1 Update Timing<br/>

Phase 17.1 Update Timing | Checksum: 23ed8f7f6<br/>

<br/>

Time (s): cpu = 02:28:52 ; elapsed = 01:11:22 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13967 ; free virtual = 22070<br/>

<a name="INFO1030"></a><font color="blue">INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.0114| TNS=-0.0114| WHS=N/A    | THS=N/A    |</font><br/>

<br/>

 Number of Nodes with overlaps = 0<br/>

Phase 17 Delay CleanUp | Checksum: 146de5e1e<br/>

<br/>

Time (s): cpu = 02:29:06 ; elapsed = 01:11:27 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13967 ; free virtual = 22070<br/>

<br/>

Phase 18 Clock Skew Optimization<br/>

Phase 18 Clock Skew Optimization | Checksum: 146de5e1e<br/>

<br/>

Time (s): cpu = 02:29:07 ; elapsed = 01:11:28 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13967 ; free virtual = 22070<br/>

<br/>

Phase 19 Post Hold Fix<br/>

<br/>

Phase 19.1 Update Timing<br/>

Phase 19.1 Update Timing | Checksum: 17c04eb18<br/>

<br/>

Time (s): cpu = 02:31:40 ; elapsed = 01:12:21 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13962 ; free virtual = 22066<br/>

<a name="INFO1031"></a><font color="blue">INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.00642| TNS=-0.00642| WHS=0.02   | THS=0      |</font><br/>

<br/>

Phase 19 Post Hold Fix | Checksum: 197e82c55<br/>

<br/>

Time (s): cpu = 02:31:43 ; elapsed = 01:12:23 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13962 ; free virtual = 22065<br/>

<br/>

Phase 20 Timing Verification<br/>

<br/>

Phase 20.1 Update Timing<br/>

Phase 20.1 Update Timing | Checksum: 13e747392<br/>

<br/>

Time (s): cpu = 02:34:22 ; elapsed = 01:13:14 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13961 ; free virtual = 22064<br/>

<a name="INFO1032"></a><font color="blue">INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.00642| TNS=-0.00642| WHS=N/A    | THS=N/A    |</font><br/>

<br/>

Phase 20 Timing Verification | Checksum: 13e747392<br/>

<br/>

Time (s): cpu = 02:34:24 ; elapsed = 01:13:16 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13961 ; free virtual = 22064<br/>

<br/>

Phase 21 Route finalize<br/>

<br/>

Router Utilization Summary<br/>

  Global Vertical Routing Utilization    = 25.211 %<br/>

  Global Horizontal Routing Utilization  = 27.1202 %<br/>

  Routable Net Status*<br/>

  *Does not include unroutable nets such as driverless and loadless.<br/>

  Run report_route_status for detailed report.<br/>

  Number of Failed Nets               = 0<br/>

  Number of Unrouted Nets             = 0<br/>

  Number of Partially Routed Nets     = 0<br/>

  Number of Node Overlaps             = 0<br/>

<br/>

Congestion Report<br/>

North Dir 2x2 Area, Max Cong = 90.3153%, Congestion bounded by tiles (Lower Left Tile -&gt; Upper Right Tile):<br/>

   INT_L_X138Y206 -&gt; INT_R_X139Y207<br/>

   INT_L_X50Y202 -&gt; INT_R_X51Y203<br/>

   INT_L_X52Y202 -&gt; INT_R_X53Y203<br/>

   INT_L_X52Y200 -&gt; INT_R_X53Y201<br/>

   INT_L_X48Y198 -&gt; INT_R_X49Y199<br/>

South Dir 8x8 Area, Max Cong = 85.8671%, Congestion bounded by tiles (Lower Left Tile -&gt; Upper Right Tile):<br/>

   INT_L_X64Y204 -&gt; INT_R_X71Y211<br/>

   INT_L_X64Y196 -&gt; INT_R_X71Y203<br/>

East Dir 8x8 Area, Max Cong = 91.0386%, Congestion bounded by tiles (Lower Left Tile -&gt; Upper Right Tile):<br/>

   INT_L_X104Y204 -&gt; INT_R_X111Y211<br/>

   INT_L_X112Y204 -&gt; INT_R_X119Y211<br/>

   INT_L_X112Y196 -&gt; INT_R_X119Y203<br/>

   INT_L_X112Y188 -&gt; INT_R_X119Y195<br/>

West Dir 8x8 Area, Max Cong = 85.3401%, Congestion bounded by tiles (Lower Left Tile -&gt; Upper Right Tile):<br/>

   INT_L_X48Y188 -&gt; INT_R_X55Y195<br/>

Phase 21 Route finalize | Checksum: 13e747392<br/>

<br/>

Time (s): cpu = 02:34:30 ; elapsed = 01:13:19 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13961 ; free virtual = 22064<br/>

<br/>

Phase 22 Verifying routed nets<br/>

<br/>

 Verification completed successfully<br/>

Phase 22 Verifying routed nets | Checksum: 13e747392<br/>

<br/>

Time (s): cpu = 02:34:31 ; elapsed = 01:13:21 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13961 ; free virtual = 22064<br/>

<br/>

Phase 23 Depositing Routes<br/>

Phase 23 Depositing Routes | Checksum: f58a29ea<br/>

<br/>

Time (s): cpu = 02:37:49 ; elapsed = 01:16:38 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13958 ; free virtual = 22061<br/>

<br/>

Phase 24 Post Router Timing<br/>

<a name="INFO1033"></a><font color="blue">INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.005 | TNS=-0.005 | WHS=0.021  | THS=0.000  |</font><br/>

<br/>

<a name="WARNING283"></a><font color="orange">WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.</font><br/>

Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.<br/>

<a name="INFO1034"></a><font color="blue">INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.</font><br/>

Phase 24 Post Router Timing | Checksum: f58a29ea<br/>

<br/>

Time (s): cpu = 02:44:14 ; elapsed = 01:18:33 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13886 ; free virtual = 21989<br/>

<a name="INFO1035"></a><font color="blue">INFO: [Route 35-16] Router Completed Successfully</font><br/>

<br/>

Routing Is Done.<br/>

<br/>

Time (s): cpu = 02:44:18 ; elapsed = 01:18:37 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13886 ; free virtual = 21990<br/>

<a name="INFO1036"></a><font color="blue">INFO: [Common 17-83] Releasing license: Implementation</font><br/>

1035 Infos, 282 Warnings, 0 Critical Warnings and 0 Errors encountered.<br/>

route_design completed successfully<br/>

route_design: Time (s): cpu = 02:46:00 ; elapsed = 01:19:41 . Memory (MB): peak = 7840.926 ; gain = 894.395 ; free physical = 13886 ; free virtual = 21990<br/>

<a name="INFO1037"></a><font color="blue">INFO: [Common 17-600] The following parameters have non-default value.</font><br/>

general.maxThreads<br/>

source /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/tcl_scripts/xadc_almost_empty_fix.tcl<br/>

Writing placer database...<br/>

Writing XDEF routing.<br/>

Writing XDEF routing logical nets.<br/>

Writing XDEF routing special nets.<br/>

Write XDEF Complete: Time (s): cpu = 00:01:44 ; elapsed = 00:01:03 . Memory (MB): peak = 7850.930 ; gain = 0.000 ; free physical = 13249 ; free virtual = 21946<br/>

write_checkpoint: Time (s): cpu = 00:02:13 ; elapsed = 00:01:33 . Memory (MB): peak = 7850.934 ; gain = 10.008 ; free physical = 13732 ; free virtual = 21959<br/>

<a name="INFO1038"></a><font color="blue">INFO: [Drc 23-27] Running DRC with 4 threads</font><br/>

<a name="INFO1039"></a><font color="blue">INFO: [Coretcl 2-168] The results of DRC are in file /tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2/ColossusFX2_BLADE100G_drc_routed.rpt.</font><br/>

report_drc: Time (s): cpu = 00:03:07 ; elapsed = 00:01:12 . Memory (MB): peak = 7850.934 ; gain = 0.000 ; free physical = 13805 ; free virtual = 22033<br/>

<a name="INFO1040"></a><font color="blue">INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.</font><br/>

<a name="INFO1041"></a><font color="blue">INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs</font><br/>

report_timing_summary: Time (s): cpu = 00:07:48 ; elapsed = 00:03:03 . Memory (MB): peak = 8432.930 ; gain = 581.996 ; free physical = 13145 ; free virtual = 21384<br/>

<a name="INFO1042"></a><font color="blue">INFO: [Power 33-23] Power model is not available for USR_ACCESS_7series_inst</font><br/>

Running Vector-less Activity Propagation...<br/>

<br/>

Finished Running Vector-less Activity Propagation<br/>

<a name="WARNING284"></a><font color="orange">WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.</font><br/>

Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets GAF1/FM/u_hsec_top/i_GT_IF/i_TRANSCEIVER_WRAPPER_RX_STARTUP_FSM/dbg_core_stats_5]'  to set the static_probability to '1'  if desired.<br/>

<a name="WARNING285"></a><font color="orange">WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.</font><br/>

Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets ddr3_reset_i]'  to set the static_probability to '1'  if desired.<br/>

report_power: Time (s): cpu = 00:02:45 ; elapsed = 00:01:29 . Memory (MB): peak = 8482.930 ; gain = 50.000 ; free physical = 13106 ; free virtual = 21346<br/>

Command: phys_opt_design -directive AggressiveExplore<br/>

Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'<br/>

<a name="INFO1043"></a><font color="blue">INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'</font><br/>

<a name="INFO1044"></a><font color="blue">INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)</font><br/>

<a name="INFO1045"></a><font color="blue">INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveExplore</font><br/>

<a name="INFO1046"></a><font color="blue">INFO: [Drc 23-27] Running DRC with 4 threads</font><br/>

<a name="INFO1047"></a><font color="blue">INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors</font><br/>

<a name="INFO1048"></a><font color="blue">INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.</font><br/>

<a name="WARNING286"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING287"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING288"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING289"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING290"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING291"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING292"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING293"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING294"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING295"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING296"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING297"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING298"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING299"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING300"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING301"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING302"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING303"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING304"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING305"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING306"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING307"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING308"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING309"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING310"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING311"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING312"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING313"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING314"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING315"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING316"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING317"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING318"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING319"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING320"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING321"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING322"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING323"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING324"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING325"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING326"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING327"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING328"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING329"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING330"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING331"></a><font color="orange">WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING332"></a><font color="orange">WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING333"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg1 and pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING334"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING335"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING336"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING337"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING338"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING339"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING340"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING341"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING342"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING343"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING344"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING345"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING346"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING347"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING348"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING349"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING350"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING351"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING352"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING353"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING354"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING355"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING356"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING357"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<br/>

Starting Physical Synthesis Task<br/>

<br/>

Phase 1 Physical Synthesis Initialization<br/>

Phase 1 Physical Synthesis Initialization | Checksum: 2106bb40b<br/>

----- Checksum: : 1d0bd0401 : 3faeb00a <br/>

<br/>

Time (s): cpu = 00:05:42 ; elapsed = 00:02:29 . Memory (MB): peak = 8813.902 ; gain = 309.070 ; free physical = 12815 ; free virtual = 21055<br/>

Netlist sorting complete. Time (s): cpu = 00:00:00.89 ; elapsed = 00:00:00.99 . Memory (MB): peak = 8813.902 ; gain = 0.000 ; free physical = 12814 ; free virtual = 21054<br/>

<br/>

Phase 2 Critical Path Optimization<br/>

<a name="INFO1049"></a><font color="blue">INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.005 | TNS=-0.005 | WHS=0.021 | THS=0.000 |</font><br/>

<a name="INFO1050"></a><font color="blue">INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2[47]. Optimizations did not improve timing on the net.</font><br/>

<a name="INFO1051"></a><font color="blue">INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/Step_x1[0]. Optimizations did not improve timing on the net.</font><br/>

<a name="INFO1052"></a><font color="blue">INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_302. Optimizations did not improve timing on the net.</font><br/>

<a name="INFO1053"></a><font color="blue">INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_cry_43. Optimizations did not improve timing on the net.</font><br/>

<a name="INFO1054"></a><font color="blue">INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_cry_39. Optimizations did not improve timing on the net.</font><br/>

<a name="INFO1055"></a><font color="blue">INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_cry_35. Optimizations did not improve timing on the net.</font><br/>

<a name="INFO1056"></a><font color="blue">INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_cry_31. Optimizations did not improve timing on the net.</font><br/>

<a name="INFO1057"></a><font color="blue">INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_cry_27. Optimizations did not improve timing on the net.</font><br/>

<a name="INFO1058"></a><font color="blue">INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDValue_out_d_x2_18_0_axb_27. Optimizations did not improve timing on the net.</font><br/>

<a name="INFO1059"></a><font color="blue">INFO: [Physopt 32-702] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1[27]. Optimizations did not improve timing on the net.</font><br/>

<a name="INFO1060"></a><font color="blue">INFO: [Physopt 32-663] Processed net GAF1/GM/DSGM/VFDPM/u_VFD6/N_124.  Re-placed instance GAF1/GM/DSGM/VFDPM/u_VFD6/VFDShiftCount_x1.VFDShiftCount_x1_127</font><br/>

<a name="INFO1061"></a><font color="blue">INFO: [Physopt 32-668] Current Timing Summary | WNS=0.014 | TNS=0.000 | WHS=0.021 | THS=0.000 |</font><br/>

Phase 2 Critical Path Optimization | Checksum: 269ccc97a<br/>

----- Checksum: : 1c442c915 : a58a0065 <br/>

<br/>

Time (s): cpu = 00:19:33 ; elapsed = 00:10:36 . Memory (MB): peak = 9596.191 ; gain = 1091.359 ; free physical = 12123 ; free virtual = 20363<br/>

Netlist sorting complete. Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.73 . Memory (MB): peak = 9596.191 ; gain = 0.000 ; free physical = 12123 ; free virtual = 20363<br/>

<a name="INFO1062"></a><font color="blue">INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=0.014 | TNS=0.000 | WHS=0.021 | THS=0.000 |</font><br/>

<a name="WARNING358"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING359"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING360"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING361"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING362"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING363"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING364"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING365"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING366"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING367"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING368"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING369"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING370"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING371"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING372"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING373"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING374"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING375"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING376"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING377"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING378"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING379"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING380"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING381"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING382"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING383"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING384"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING385"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="INFO1063"></a><font color="blue">INFO: [Common 17-14] Message 'Constraints 18-1079' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.</font><br/>

Ending Physical Synthesis Task | Checksum: 2b30990b7<br/>

----- Checksum: : 20d7f9052 : a58a0065 <br/>

<br/>

Time (s): cpu = 00:20:11 ; elapsed = 00:11:14 . Memory (MB): peak = 9596.191 ; gain = 1091.359 ; free physical = 12123 ; free virtual = 20363<br/>

<a name="INFO1064"></a><font color="blue">INFO: [Common 17-83] Releasing license: Implementation</font><br/>

1063 Infos, 384 Warnings, 0 Critical Warnings and 0 Errors encountered.<br/>

phys_opt_design completed successfully<br/>

phys_opt_design: Time (s): cpu = 00:21:50 ; elapsed = 00:12:09 . Memory (MB): peak = 9596.191 ; gain = 1113.262 ; free physical = 12124 ; free virtual = 20364<br/>

<a name="INFO1065"></a><font color="blue">INFO: [Common 17-600] The following parameters have non-default value.</font><br/>

general.maxThreads<br/>

Writing placer database...<br/>

Writing XDEF routing.<br/>

Writing XDEF routing logical nets.<br/>

Writing XDEF routing special nets.<br/>

Write XDEF Complete: Time (s): cpu = 00:01:46 ; elapsed = 00:01:05 . Memory (MB): peak = 9596.195 ; gain = 0.000 ; free physical = 11493 ; free virtual = 20327<br/>

write_checkpoint: Time (s): cpu = 00:02:16 ; elapsed = 00:01:36 . Memory (MB): peak = 9596.195 ; gain = 0.004 ; free physical = 11975 ; free virtual = 20339<br/>

<a name="INFO1066"></a><font color="blue">INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.</font><br/>

<a name="INFO1067"></a><font color="blue">INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs</font><br/>

report_timing_summary: Time (s): cpu = 00:08:37 ; elapsed = 00:03:18 . Memory (MB): peak = 9596.195 ; gain = 0.000 ; free physical = 11988 ; free virtual = 20364<br/>

<a name="INFO1068"></a><font color="blue">INFO: [Common 17-206] Exiting Vivado at Tue Oct 21 08:23:56 2014...</font><br/>

[Tue Oct 21 08:23:59 2014] impl_2 finished<br/>

wait_on_run: Time (s): cpu = 00:00:21 ; elapsed = 03:34:44 . Memory (MB): peak = 936.309 ; gain = 7.996 ; free physical = 11989 ; free virtual = 20364<br/>

# open_run impl_2<br/>

<a name="INFO1069"></a><font color="blue">INFO: [Netlist 29-17] Analyzing 12782 Unisim elements for replacement</font><br/>

<a name="INFO1070"></a><font color="blue">INFO: [Netlist 29-28] Unisim Transformation completed in 2 CPU seconds</font><br/>

<a name="INFO1071"></a><font color="blue">INFO: [Project 1-479] Netlist was created with Vivado 2014.3</font><br/>

Loading clock regions from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockRegion.xml<br/>

Loading clock buffers from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ClockBuffers.xml<br/>

Loading clock placement rules from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/ClockPlacerRules.xml<br/>

Loading package pin functions from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/PinFunctions.xml...<br/>

Loading package from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/virtex7/xc7vx690t/ffg1157/Package.xml<br/>

Loading io standards from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/./parts/xilinx/virtex7/IOStandards.xml<br/>

Loading device configuration modes from /net/storage_cal_ci/general/Development/Hardware/FPGA/Tools/Xilinx/Vivado/2014.3/data/parts/xilinx/virtex7/ConfigModes.xml<br/>

<a name="INFO1072"></a><font color="blue">INFO: [Project 1-570] Preparing netlist for logic optimization</font><br/>

<a name="WARNING386"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING387"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/CIM/CTSEQTSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING388"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING389"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/CTDBHM/CTPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING390"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING391"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING392"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING393"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TCFI/u_df/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING394"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING395"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_cf/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING396"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING397"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING398"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING399"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_IFG/u_TFFI/u_df1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING400"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING401"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/FM/u_tx_mac_x512/TSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING402"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING403"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/DSGM/FTGM/STRMNUMFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING404"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING405"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/DSGM/VFDPM/u_afifo_4xW_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING406"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING407"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SDBHM/DPPTRFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING408"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING409"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/BEFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING410"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING411"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/C_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING412"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_reg_reg and GAF1/GM/SSM100/C_IFGFIFO/U0/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/rsync.ric.wr_rst_fb_reg[4] are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING413"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING414"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING415"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING416"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING417"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING418"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING419"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING420"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and GAF1/GM/SSM100/DSG_PADFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING421"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING422"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_ALFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING423"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING424"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_BCFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING425"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING426"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/SFPGA_FPFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING427"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING428"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/PBCSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING429"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING430"></a><font color="orange">WARNING: [Constraints 18-1079] Register GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and GAF1/GM/SSM100/TSSM/SSFIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING431"></a><font color="orange">WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING432"></a><font color="orange">WARNING: [Constraints 18-1079] Register TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and TSTop_U1/BAR0Intf/u_i2c_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING433"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg1 and pcie_i/PCIeCoreTop/pcie3x8_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2 are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING434"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING435"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[0].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING436"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING437"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[1].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING438"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING439"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[2].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING440"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING441"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/desc_ff/LP1[3].descff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING442"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING443"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/tdbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING444"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING445"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_desc_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING446"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING447"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_rx/trnrx_reg_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING448"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING449"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/desc_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING450"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING451"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg and pcie_i/pcie_tx/maint_rdff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING452"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING453"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/rbuf_hdr_ff1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING454"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING455"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/reg_rd_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING456"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

<a name="WARNING457"></a><font color="orange">WARNING: [Constraints 18-1079] Register pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_reg and pcie_i/pcie_tx/txd_rqst_ff/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_asreg_d1_reg are from the same synchronizer and have the ASYNC_REG property set, but could not be placed into the same slice due to constraints or mismatched control signals on the registers.</font><br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-21733-fpga-imp-01/dcp/ColossusFX2_1x100G_early.xdc]<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-21733-fpga-imp-01/dcp/ColossusFX2_1x100G_early.xdc]<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-21733-fpga-imp-01/dcp/ColossusFX2_1x100G.xdc]<br/>

<a name="INFO1073"></a><font color="blue">INFO: [Timing 38-35] Done setting XDC timing constraints. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:615]</font><br/>

<a name="INFO1074"></a><font color="blue">INFO: [Timing 38-2] Deriving generated clocks [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:615]</font><br/>

get_clocks: Time (s): cpu = 00:01:29 ; elapsed = 00:00:43 . Memory (MB): peak = 3667.895 ; gain = 1014.293 ; free physical = 17201 ; free virtual = 26170<br/>

<a name="WARNING458"></a><font color="orange">WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_43_1_RNI440B' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]</font><br/>

Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.<br/>

<a name="WARNING459"></a><font color="orange">WARNING: [Constraints 18-402] set_max_delay: 'ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_ddr3_infrastructure/rstdiv0_sync_r1_42_RNIJON2' is not a valid startpoint. [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/ColossusFX2_BLADE100G.xdc:1098]</font><br/>

Resolution: A valid start point is a main or generated clock pin or port, a clock pin of a sequential cell, or a primary input or inout port. Please validate that all the objects returned by your query belong to this list.<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-21733-fpga-imp-01/dcp/ColossusFX2_1x100G.xdc]<br/>

Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-21733-fpga-imp-01/dcp/ColossusFX2_1x100G_late.xdc]<br/>

Finished Parsing XDC File [/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/.Xil/Vivado-21733-fpga-imp-01/dcp/ColossusFX2_1x100G_late.xdc]<br/>

Reading XDEF placement.<br/>

Reading placer database...<br/>

Reading XDEF routing.<br/>

Read XDEF File: Time (s): cpu = 00:01:47 ; elapsed = 00:01:52 . Memory (MB): peak = 4366.777 ; gain = 580.594 ; free physical = 16529 ; free virtual = 25499<br/>

Restored from archive | CPU: 112.450000 secs | Memory: 536.442726 MB |<br/>

Finished XDEF File Restore: Time (s): cpu = 00:01:47 ; elapsed = 00:01:52 . Memory (MB): peak = 4366.777 ; gain = 580.594 ; free physical = 16529 ; free virtual = 25499<br/>

<a name="INFO1075"></a><font color="blue">INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).</font><br/>

<a name="INFO1076"></a><font color="blue">INFO: [Project 1-111] Unisim Transformation Summary:</font><br/>

  A total of 2682 instances were transformed.<br/>

  FDRS =&gt; FDRS (inverted pins: S) (FDRE, LUT2, VCC): 3 instances<br/>

  IOBUF =&gt; IOBUF (IBUF, OBUFT): 3 instances<br/>

  IOBUFDS_DCIEN =&gt; IOBUFDS_DCIEN (IBUFDS_IBUFDISABLE_INT, IBUFDS_IBUFDISABLE_INT, INV, OBUFTDS_DCIEN, OBUFTDS_DCIEN): 2 instances<br/>

  IOBUF_DCIEN =&gt; IOBUF_DCIEN (IBUF_IBUFDISABLE, OBUFT_DCIEN): 16 instances<br/>

  LUT6_2 =&gt; LUT6_2 (LUT5, LUT6): 768 instances<br/>

  OBUFDS =&gt; OBUFDS_DUAL_BUF (INV, OBUFDS, OBUFDS): 1 instances<br/>

  RAM128X1D =&gt; RAM128X1D (RAMD64E, RAMD64E, MUXF7, MUXF7, RAMD64E, RAMD64E): 326 instances<br/>

  RAM32M =&gt; RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 839 instances<br/>

  RAM64M =&gt; RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 169 instances<br/>

  RAM64X1D =&gt; RAM64X1D (RAMD64E, RAMD64E): 483 instances<br/>

  ROM256X1 =&gt; ROM256X1 (LUT6, LUT6, LUT6, LUT6, MUXF7, MUXF7, MUXF8): 72 instances<br/>

<br/>

open_run: Time (s): cpu = 00:05:39 ; elapsed = 00:05:01 . Memory (MB): peak = 4366.777 ; gain = 3430.469 ; free physical = 17140 ; free virtual = 25516<br/>

# set_property BITSTREAM.CONFIG.USR_ACCESS 17102114 [current_design]<br/>

# write_verilog -force colossus_iob_imp_funcsim.v -mode funcsim<br/>

write_verilog: Time (s): cpu = 00:02:14 ; elapsed = 00:02:16 . Memory (MB): peak = 4367.777 ; gain = 1.000 ; free physical = 16931 ; free virtual = 25478<br/>

# write_verilog -force colossus_iob_imp_timesim.v -mode timesim -sdf_anno true<br/>

IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset<br/>

IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10<br/>

IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10<br/>

IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10<br/>

IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10<br/>

IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset<br/>

IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10<br/>

IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10<br/>

IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10<br/>

IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10<br/>

IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset<br/>

IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10<br/>

IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10<br/>

IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10<br/>

IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10<br/>

IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset<br/>

IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10<br/>

IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10<br/>

IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10<br/>

IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10<br/>

IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset<br/>

IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10<br/>

IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10<br/>

IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10<br/>

IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10<br/>

IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset<br/>

IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10<br/>

IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10<br/>

IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10<br/>

IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10<br/>

IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset<br/>

IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10<br/>

IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10<br/>

IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10<br/>

IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10<br/>

IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset<br/>

IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10<br/>

IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10<br/>

IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10<br/>

IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10<br/>

IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset<br/>

IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10<br/>

IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10<br/>

IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10<br/>

IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10<br/>

IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset<br/>

IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10<br/>

IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10<br/>

IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10<br/>

IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10<br/>

IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset<br/>

IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10<br/>

IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10<br/>

IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10<br/>

IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10<br/>

IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset<br/>

IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10<br/>

IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10<br/>

IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10<br/>

IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10<br/>

IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset<br/>

IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10<br/>

IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10<br/>

IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10<br/>

IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10<br/>

IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset<br/>

IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10<br/>

IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10<br/>

IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10<br/>

IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10<br/>

IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset<br/>

IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10<br/>

IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10<br/>

IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10<br/>

IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10<br/>

IODELAY Calculation MHz, Uncertainty, Jitter, Tap, Leakage, Offset<br/>

IODELAY Slowmax Calculation 200, 1.075, 5e-12, 0, 1, 5.93e-10<br/>

IODELAY Slowmin Calculation 200, 0.922, 5e-12, 0, 1, 5e-10<br/>

IODELAY Fastmax Calculation 200, 1.094, 5e-12, 0, 1, 3.31e-10<br/>

IODELAY Fastmin Calculation 200, 0.922, 5e-12, 0, 1, 2.64e-10<br/>

write_verilog: Time (s): cpu = 00:02:23 ; elapsed = 00:02:25 . Memory (MB): peak = 4367.777 ; gain = 0.000 ; free physical = 16730 ; free virtual = 25461<br/>

# write_sdf -force colossus_iob_imp_timesim.sdf<br/>

write_sdf: Time (s): cpu = 00:05:27 ; elapsed = 00:06:17 . Memory (MB): peak = 5270.066 ; gain = 902.289 ; free physical = 15025 ; free virtual = 24542<br/>

# archive_project hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-17.zip -force -include_config_settings<br/>

<a name="INFO1077"></a><font color="blue">INFO: [Coretcl 2-137] starting archive...</font><br/>

Scanning sources...<br/>

Finished scanning sources<br/>

<a name="INFO1078"></a><font color="blue">INFO: [Coretcl 2-1211] Creating project copy for archival...</font><br/>

<a name="INFO1079"></a><font color="blue">INFO: [Coretcl 2-1213] Including run results for 'impl_2'</font><br/>

<a name="INFO1080"></a><font color="blue">INFO: [Coretcl 2-1213] Including run results for 'impl_1'</font><br/>

<a name="INFO1081"></a><font color="blue">INFO: [Coretcl 2-1213] Including run results for 'impl_3'</font><br/>

<a name="INFO1082"></a><font color="blue">INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...</font><br/>

<a name="INFO1083"></a><font color="blue">INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'</font><br/>

<a name="INFO1084"></a><font color="blue">INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'</font><br/>

<a name="INFO1085"></a><font color="blue">INFO: [Coretcl 2-1209] Adding archive summary file to the project...</font><br/>

<a name="INFO1086"></a><font color="blue">INFO: [Coretcl 2-1214] Preparing project files for archive...</font><br/>

<a name="INFO1087"></a><font color="blue">INFO: [Coretcl 2-1210] Compressing project files and data...</font><br/>

<a name="INFO1088"></a><font color="blue">INFO: [Coretcl 2-1215] Project archived (/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-17.zip)</font><br/>

<a name="INFO1089"></a><font color="blue">INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources-&gt;Text-&gt;archive_project_summary.txt', or open this file from the archived project directory.</font><br/>

archive_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:29 . Memory (MB): peak = 5270.070 ; gain = 0.004 ; free physical = 14542 ; free virtual = 24528<br/>

# write_bitstream ./VivadoBlade_14_3.runs/impl_2/colossus_fx2_100g.bit<br/>

Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'<br/>

<a name="INFO1090"></a><font color="blue">INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'</font><br/>

Running DRC as a precondition to command write_bitstream<br/>

<a name="INFO1091"></a><font color="blue">INFO: [Drc 23-27] Running DRC with 4 threads</font><br/>

<a name="WARNING460"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[0].gen_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.</font><br/>

<a name="WARNING461"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (BUFC-1) Input Buffer Connections - Input buffer ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs/IBUFDS/IBUFDS_S (in ddr3/u_ddr3_intf/u_ddr3_intf_mig/u_memc_ui_top_std/mem_intfc0/ddr_phy_top0/u_ddr_mc_phy_wrapper/gen_dqs_iobuf_HP.gen_dqs_iobuf[1].gen_dqs_diff.u_iobuf_dqs macro) has no loads. An input buffer must drive an internal load.</font><br/>

<a name="WARNING462"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (CFGBVS-1) Missing CFGBVS and CONFIG_VOLTAGE Design Properties - Neither the CFGBVS nor CONFIG_VOLTAGE voltage property is set in the current_design.  Configuration bank voltage select (CFGBVS) must be set to VCCO or GND, and CONFIG_VOLTAGE must be set to the correct configuration voltage, in order to determine the I/O voltage support for the pins in bank 0.  It is suggested to specify these either using the 'Edit Device Properties' function in the GUI or directly in the XDC file using the following syntax:</font><br/>

<br/>

 set_property CFGBVS value1 [current_design]<br/>

 #where value1 is either VCCO or GND<br/>

<br/>

 set_property CONFIG_VOLTAGE value2 [current_design]<br/>

 #where value2 is the voltage provided to configuration bank 0<br/>

<br/>

Refer to the device configuration user guide for more information.<br/>

<a name="WARNING463"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING464"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/A (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING465"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/B (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING466"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/C (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING467"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING468"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING469"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/A (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING470"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/B (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING471"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/C (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING472"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING473"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING474"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/A (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING475"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/B (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING476"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/C (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING477"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING478"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING479"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/A (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING480"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/B (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING481"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/C (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING482"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A1' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING483"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING484"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/A (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING485"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/B (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING486"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/C (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING487"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING488"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING489"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/A (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING490"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/B (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING491"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/C (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING492"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING493"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING494"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/A (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING495"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/B (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING496"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/C (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING497"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING498"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING499"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/A (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING500"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/B (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING501"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/C (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING502"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A2' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING503"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING504"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/A (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING505"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/B (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING506"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/C (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING507"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING508"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING509"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/A (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING510"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/B (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING511"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/C (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING512"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING513"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING514"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/A (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING515"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/B (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING516"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/C (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING517"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING518"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING519"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/A (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING520"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/B (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING521"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/C (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING522"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A3' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING523"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING524"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/A (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING525"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/B (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING526"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/C (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING527"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING528"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING529"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/A (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING530"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/B (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING531"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/C (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING532"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING533"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING534"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/A (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING535"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/B (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING536"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/C (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING537"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING538"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING539"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/A (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING540"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/B (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING541"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/C (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING542"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A4' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_1256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING543"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING544"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/A (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING545"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/B (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING546"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8/C (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING547"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3/D (in GAF1/AM/ana_load_balancer_100g_pi/grey_cntr_9bit_pi0/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING548"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING549"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/A (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING550"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/B (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING551"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8/C (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING552"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3/D (in GAF1/AM/filter_controller_pi/grey_cntr_9bit_port1of2/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING553"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING554"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/A (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING555"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/B (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING556"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8/C (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_00_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING557"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3/D (in GAF1/AM/grey_cntr_9bit_ts/grey_out_1_0256_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING558"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3/D (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_3 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="WARNING559"></a><font color="orange">WARNING: [Drc 23-20] Rule violation (PDCN-1569) LUT equation term check - Used physical LUT pin 'A5' of cell GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8/A (in GAF1/AM/stats_controller_pi/grey_cntr_9bit_port1of2/grey_out_10_8 macro) is not included in the LUT equation: 'O6=0'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.</font><br/>

<a name="INFO1092"></a><font color="blue">INFO: [Common 17-14] Message 'Drc 23-20' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.</font><br/>

<a name="INFO1093"></a><font color="blue">INFO: [Vivado 12-3199] DRC finished with 0 Errors, 124 Warnings, 57 Advisories</font><br/>

<a name="INFO1094"></a><font color="blue">INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.</font><br/>

Loading data files...<br/>

Loading site data...<br/>

Loading route data...<br/>

Processing options...<br/>

Creating bitmap...<br/>

Creating bitstream...<br/>

Bitstream compression saved 74267104 bits.<br/>

Writing bitstream ./VivadoBlade_14_3.runs/impl_2/colossus_fx2_100g.bit...<br/>

<a name="INFO1095"></a><font color="blue">INFO: [Vivado 12-1842] Bitgen Completed Successfully.</font><br/>

<a name="INFO1096"></a><font color="blue">INFO: [Common 17-83] Releasing license: Implementation</font><br/>

write_bitstream: Time (s): cpu = 00:12:52 ; elapsed = 00:11:05 . Memory (MB): peak = 6078.852 ; gain = 808.781 ; free physical = 13738 ; free virtual = 23746<br/>

# close_project<br/>

close_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 6078.852 ; gain = 0.000 ; free physical = 13739 ; free virtual = 23747<br/>

# exit<br/>

<a name="INFO1097"></a><font color="blue">INFO: [Common 17-206] Exiting Vivado at Tue Oct 21 08:51:41 2014...</font><br/>

[File exists] check if file exists [VivadoBlade/version_*.txt]<br/>

Run condition [File exists] preventing perform for step [[ArtifactDeployer] - Deploy artifacts from workspace to remote directories]<br/>

[File exists] check if file exists [VivadoBlade/VivadoBlade_14_3.runs/impl_2/colossus_fx2_100g.bit]<br/>

Run condition [File exists] enabling perform for step [BuilderChain]<br/>

[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson8756917731877561886.sh<br/>

+ cd VivadoBlade/VivadoBlade_14_3.runs/impl_2/<br/>

+ md5sum -b colossus_fx2_100g.bit<br/>

[ArtifactDeployer] - Starting deployment from the build step ...<br/>

[ArtifactDeployer] - 2 file(s) have been copied from the '/tmp/workspace/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA/VivadoBlade/VivadoBlade_14_3.runs/impl_2' to '/net/storage_cal_ci/builds/dev/fpga/colossus/hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA-17'.<br/>

[ArtifactDeployer] - Stopping deployment from the build step ...<br/>

[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson2554479127946265498.sh<br/>

Files match condition: Matched [2] files<br/>

Run condition [Files match] enabling perform for step [BuilderChain]<br/>

[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson7788904642655163539.sh<br/>

+ cd VivadoBlade<br/>

+ tar zcvf colossus_iob_imp_sim.tar.gz ./colossus_iob_imp_funcsim.v ./colossus_iob_imp_timesim.v ./colossus_iob_imp_timesim.sdf<br/>

./colossus_iob_imp_funcsim.v<br/>

./colossus_iob_imp_timesim.v<br/>

./colossus_iob_imp_timesim.sdf<br/>

[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh /tmp/hudson8199174860925229758.sh<br/>

Parsing timing reports for errors...<br/>

colossus_fx2_100g.bit<br/>

colossus_fx2_100g.bit.md5<br/>

ColossusFX2_BLADE100G_clock_utilization_placed.rpt<br/>

ColossusFX2_BLADE100G_control_sets_placed.rpt<br/>

ColossusFX2_BLADE100G_drc_opted.rpt<br/>

ColossusFX2_BLADE100G_drc_routed.pb<br/>

ColossusFX2_BLADE100G_drc_routed.rpt<br/>

ColossusFX2_BLADE100G_io_placed.rpt<br/>

ColossusFX2_BLADE100G_opt.dcp<br/>

ColossusFX2_BLADE100G_physopt.dcp<br/>

ColossusFX2_BLADE100G_placed.dcp<br/>

ColossusFX2_BLADE100G_postroute_physopt.dcp<br/>

ColossusFX2_BLADE100G_power_routed.rpt<br/>

ColossusFX2_BLADE100G_power_summary_routed.pb<br/>

ColossusFX2_BLADE100G_routed.dcp<br/>

ColossusFX2_BLADE100G_route_status.pb<br/>

ColossusFX2_BLADE100G_route_status.rpt<br/>

ColossusFX2_BLADE100G.tcl<br/>

ColossusFX2_BLADE100G_timing_summary_postroute_physopted.rpt<br/>

ColossusFX2_BLADE100G_timing_summary_postroute_physopted.rpx<br/>

ColossusFX2_BLADE100G_timing_summary_routed.rpt<br/>

ColossusFX2_BLADE100G_timing_summary_routed.rpx<br/>

ColossusFX2_BLADE100G_utilization_placed.pb<br/>

ColossusFX2_BLADE100G_utilization_placed.rpt<br/>

ColossusFX2_BLADE100G.vdi<br/>

gen_run.xml<br/>

htr.txt<br/>

init_design.pb<br/>

ISEWrap.js<br/>

ISEWrap.sh<br/>

opt_design.pb<br/>

phys_opt_design.pb<br/>

place_design.pb<br/>

post_route_phys_opt_design.pb<br/>

project.wdf<br/>

route_design.pb<br/>

rundef.js<br/>

runme.bat<br/>

runme.log<br/>

runme.sh<br/>

vivado.jou<br/>

vivado.pb<br/>

Checking ColossusFX2_BLADE100G_timing_summary_postroute_physopted.rpt<br/>

[Current build status] check if current [SUCCESS] is worse or equals then [SUCCESS] and better or equals then [SUCCESS]<br/>

Run condition [Current build status] enabling perform for step [BuilderChain]<br/>

[hw_imp_colossus_fx2_100g_iob_vivado_2014_3_EA] $ /bin/sh -xe /tmp/hudson9117050018276638874.sh<br/>

	</body>
</html>
