|toplevel
SW[0] => SW[0].IN2
SW[1] => ~NO_FANOUT~
SW[2] => ~NO_FANOUT~
SW[3] => ~NO_FANOUT~
SW[4] => ~NO_FANOUT~
SW[5] => ~NO_FANOUT~
SW[6] => ~NO_FANOUT~
SW[7] => ~NO_FANOUT~
SW[8] => ~NO_FANOUT~
SW[9] => ~NO_FANOUT~
SW[10] => ~NO_FANOUT~
SW[11] => ~NO_FANOUT~
SW[12] => ~NO_FANOUT~
SW[13] => resetwire.IN1
SW[13] => resetwireg1.IN1
SW[13] => resetwireg2.IN1
SW[13] => resetwirepac.IN1
SW[13] => resetlevgame.IN1
SW[14] => SW[14].IN2
SW[15] => SW[15].IN2
SW[16] => SW[16].IN2
SW[17] => SW[17].IN2
CLOCK_50 => CLOCK_50.IN17
PS2_CLK <> PS2_Demo:U5.port2
PS2_DAT <> PS2_Demo:U5.port3


|toplevel|gameovermod:m1
CLOCK_50 => ghostover2~reg0.CLK
CLOCK_50 => ghostover1~reg0.CLK
CLOCK_50 => gameover~reg0.CLK
xpositionW[0] => LessThan4.IN8
xpositionW[0] => LessThan6.IN8
xpositionW[0] => Add3.IN16
xpositionW[0] => Equal0.IN7
xpositionW[0] => LessThan12.IN8
xpositionW[0] => LessThan14.IN8
xpositionW[0] => Add7.IN16
xpositionW[0] => Equal2.IN7
xpositionW[0] => Add6.IN8
xpositionW[0] => Add2.IN8
xpositionW[1] => LessThan4.IN7
xpositionW[1] => LessThan6.IN7
xpositionW[1] => Add3.IN15
xpositionW[1] => Equal0.IN6
xpositionW[1] => LessThan12.IN7
xpositionW[1] => LessThan14.IN7
xpositionW[1] => Add7.IN15
xpositionW[1] => Equal2.IN6
xpositionW[1] => Add6.IN7
xpositionW[1] => Add2.IN7
xpositionW[2] => LessThan4.IN6
xpositionW[2] => LessThan6.IN6
xpositionW[2] => Add3.IN14
xpositionW[2] => Equal0.IN5
xpositionW[2] => LessThan12.IN6
xpositionW[2] => LessThan14.IN6
xpositionW[2] => Add7.IN14
xpositionW[2] => Equal2.IN5
xpositionW[2] => Add6.IN6
xpositionW[2] => Add2.IN6
xpositionW[3] => LessThan4.IN5
xpositionW[3] => LessThan6.IN5
xpositionW[3] => Add3.IN13
xpositionW[3] => Equal0.IN4
xpositionW[3] => LessThan12.IN5
xpositionW[3] => LessThan14.IN5
xpositionW[3] => Add7.IN13
xpositionW[3] => Equal2.IN4
xpositionW[3] => Add6.IN5
xpositionW[3] => Add2.IN5
xpositionW[4] => LessThan4.IN4
xpositionW[4] => LessThan6.IN4
xpositionW[4] => Add3.IN12
xpositionW[4] => Equal0.IN3
xpositionW[4] => LessThan12.IN4
xpositionW[4] => LessThan14.IN4
xpositionW[4] => Add7.IN12
xpositionW[4] => Equal2.IN3
xpositionW[4] => Add6.IN4
xpositionW[4] => Add2.IN4
xpositionW[5] => LessThan4.IN3
xpositionW[5] => LessThan6.IN3
xpositionW[5] => Add3.IN11
xpositionW[5] => Equal0.IN2
xpositionW[5] => LessThan12.IN3
xpositionW[5] => LessThan14.IN3
xpositionW[5] => Add7.IN11
xpositionW[5] => Equal2.IN2
xpositionW[5] => Add6.IN3
xpositionW[5] => Add2.IN3
xpositionW[6] => LessThan4.IN2
xpositionW[6] => LessThan6.IN2
xpositionW[6] => Add3.IN10
xpositionW[6] => Equal0.IN1
xpositionW[6] => LessThan12.IN2
xpositionW[6] => LessThan14.IN2
xpositionW[6] => Add7.IN10
xpositionW[6] => Equal2.IN1
xpositionW[6] => Add6.IN2
xpositionW[6] => Add2.IN2
xpositionW[7] => LessThan4.IN1
xpositionW[7] => LessThan6.IN1
xpositionW[7] => Add3.IN9
xpositionW[7] => Equal0.IN0
xpositionW[7] => LessThan12.IN1
xpositionW[7] => LessThan14.IN1
xpositionW[7] => Add7.IN9
xpositionW[7] => Equal2.IN0
xpositionW[7] => Add6.IN1
xpositionW[7] => Add2.IN1
xpositionG[0] => LessThan4.IN16
xpositionG[0] => Add2.IN16
xpositionG[0] => LessThan6.IN16
xpositionG[0] => Equal0.IN15
xpositionG[0] => Add3.IN8
xpositionG[1] => LessThan4.IN15
xpositionG[1] => Add2.IN15
xpositionG[1] => LessThan6.IN15
xpositionG[1] => Equal0.IN14
xpositionG[1] => Add3.IN7
xpositionG[2] => LessThan4.IN14
xpositionG[2] => Add2.IN14
xpositionG[2] => LessThan6.IN14
xpositionG[2] => Equal0.IN13
xpositionG[2] => Add3.IN6
xpositionG[3] => LessThan4.IN13
xpositionG[3] => Add2.IN13
xpositionG[3] => LessThan6.IN13
xpositionG[3] => Equal0.IN12
xpositionG[3] => Add3.IN5
xpositionG[4] => LessThan4.IN12
xpositionG[4] => Add2.IN12
xpositionG[4] => LessThan6.IN12
xpositionG[4] => Equal0.IN11
xpositionG[4] => Add3.IN4
xpositionG[5] => LessThan4.IN11
xpositionG[5] => Add2.IN11
xpositionG[5] => LessThan6.IN11
xpositionG[5] => Equal0.IN10
xpositionG[5] => Add3.IN3
xpositionG[6] => LessThan4.IN10
xpositionG[6] => Add2.IN10
xpositionG[6] => LessThan6.IN10
xpositionG[6] => Equal0.IN9
xpositionG[6] => Add3.IN2
xpositionG[7] => LessThan4.IN9
xpositionG[7] => Add2.IN9
xpositionG[7] => LessThan6.IN9
xpositionG[7] => Equal0.IN8
xpositionG[7] => Add3.IN1
ypositionW[0] => LessThan0.IN7
ypositionW[0] => LessThan2.IN7
ypositionW[0] => Add1.IN14
ypositionW[0] => Equal1.IN6
ypositionW[0] => LessThan8.IN7
ypositionW[0] => LessThan10.IN7
ypositionW[0] => Add5.IN14
ypositionW[0] => Equal3.IN6
ypositionW[0] => Add4.IN7
ypositionW[0] => Add0.IN7
ypositionW[1] => LessThan0.IN6
ypositionW[1] => LessThan2.IN6
ypositionW[1] => Add1.IN13
ypositionW[1] => Equal1.IN5
ypositionW[1] => LessThan8.IN6
ypositionW[1] => LessThan10.IN6
ypositionW[1] => Add5.IN13
ypositionW[1] => Equal3.IN5
ypositionW[1] => Add4.IN6
ypositionW[1] => Add0.IN6
ypositionW[2] => LessThan0.IN5
ypositionW[2] => LessThan2.IN5
ypositionW[2] => Add1.IN12
ypositionW[2] => Equal1.IN4
ypositionW[2] => LessThan8.IN5
ypositionW[2] => LessThan10.IN5
ypositionW[2] => Add5.IN12
ypositionW[2] => Equal3.IN4
ypositionW[2] => Add4.IN5
ypositionW[2] => Add0.IN5
ypositionW[3] => LessThan0.IN4
ypositionW[3] => LessThan2.IN4
ypositionW[3] => Add1.IN11
ypositionW[3] => Equal1.IN3
ypositionW[3] => LessThan8.IN4
ypositionW[3] => LessThan10.IN4
ypositionW[3] => Add5.IN11
ypositionW[3] => Equal3.IN3
ypositionW[3] => Add4.IN4
ypositionW[3] => Add0.IN4
ypositionW[4] => LessThan0.IN3
ypositionW[4] => LessThan2.IN3
ypositionW[4] => Add1.IN10
ypositionW[4] => Equal1.IN2
ypositionW[4] => LessThan8.IN3
ypositionW[4] => LessThan10.IN3
ypositionW[4] => Add5.IN10
ypositionW[4] => Equal3.IN2
ypositionW[4] => Add4.IN3
ypositionW[4] => Add0.IN3
ypositionW[5] => LessThan0.IN2
ypositionW[5] => LessThan2.IN2
ypositionW[5] => Add1.IN9
ypositionW[5] => Equal1.IN1
ypositionW[5] => LessThan8.IN2
ypositionW[5] => LessThan10.IN2
ypositionW[5] => Add5.IN9
ypositionW[5] => Equal3.IN1
ypositionW[5] => Add4.IN2
ypositionW[5] => Add0.IN2
ypositionW[6] => LessThan0.IN1
ypositionW[6] => LessThan2.IN1
ypositionW[6] => Add1.IN8
ypositionW[6] => Equal1.IN0
ypositionW[6] => LessThan8.IN1
ypositionW[6] => LessThan10.IN1
ypositionW[6] => Add5.IN8
ypositionW[6] => Equal3.IN0
ypositionW[6] => Add4.IN1
ypositionW[6] => Add0.IN1
ypositionG[0] => LessThan0.IN14
ypositionG[0] => Add0.IN14
ypositionG[0] => LessThan2.IN14
ypositionG[0] => Equal1.IN13
ypositionG[0] => Add1.IN7
ypositionG[1] => LessThan0.IN13
ypositionG[1] => Add0.IN13
ypositionG[1] => LessThan2.IN13
ypositionG[1] => Equal1.IN12
ypositionG[1] => Add1.IN6
ypositionG[2] => LessThan0.IN12
ypositionG[2] => Add0.IN12
ypositionG[2] => LessThan2.IN12
ypositionG[2] => Equal1.IN11
ypositionG[2] => Add1.IN5
ypositionG[3] => LessThan0.IN11
ypositionG[3] => Add0.IN11
ypositionG[3] => LessThan2.IN11
ypositionG[3] => Equal1.IN10
ypositionG[3] => Add1.IN4
ypositionG[4] => LessThan0.IN10
ypositionG[4] => Add0.IN10
ypositionG[4] => LessThan2.IN10
ypositionG[4] => Equal1.IN9
ypositionG[4] => Add1.IN3
ypositionG[5] => LessThan0.IN9
ypositionG[5] => Add0.IN9
ypositionG[5] => LessThan2.IN9
ypositionG[5] => Equal1.IN8
ypositionG[5] => Add1.IN2
ypositionG[6] => LessThan0.IN8
ypositionG[6] => Add0.IN8
ypositionG[6] => LessThan2.IN8
ypositionG[6] => Equal1.IN7
ypositionG[6] => Add1.IN1
xpositionG2[0] => LessThan12.IN16
xpositionG2[0] => Add6.IN16
xpositionG2[0] => LessThan14.IN16
xpositionG2[0] => Equal2.IN15
xpositionG2[0] => Add7.IN8
xpositionG2[1] => LessThan12.IN15
xpositionG2[1] => Add6.IN15
xpositionG2[1] => LessThan14.IN15
xpositionG2[1] => Equal2.IN14
xpositionG2[1] => Add7.IN7
xpositionG2[2] => LessThan12.IN14
xpositionG2[2] => Add6.IN14
xpositionG2[2] => LessThan14.IN14
xpositionG2[2] => Equal2.IN13
xpositionG2[2] => Add7.IN6
xpositionG2[3] => LessThan12.IN13
xpositionG2[3] => Add6.IN13
xpositionG2[3] => LessThan14.IN13
xpositionG2[3] => Equal2.IN12
xpositionG2[3] => Add7.IN5
xpositionG2[4] => LessThan12.IN12
xpositionG2[4] => Add6.IN12
xpositionG2[4] => LessThan14.IN12
xpositionG2[4] => Equal2.IN11
xpositionG2[4] => Add7.IN4
xpositionG2[5] => LessThan12.IN11
xpositionG2[5] => Add6.IN11
xpositionG2[5] => LessThan14.IN11
xpositionG2[5] => Equal2.IN10
xpositionG2[5] => Add7.IN3
xpositionG2[6] => LessThan12.IN10
xpositionG2[6] => Add6.IN10
xpositionG2[6] => LessThan14.IN10
xpositionG2[6] => Equal2.IN9
xpositionG2[6] => Add7.IN2
xpositionG2[7] => LessThan12.IN9
xpositionG2[7] => Add6.IN9
xpositionG2[7] => LessThan14.IN9
xpositionG2[7] => Equal2.IN8
xpositionG2[7] => Add7.IN1
ypositionG2[0] => LessThan8.IN14
ypositionG2[0] => Add4.IN14
ypositionG2[0] => LessThan10.IN14
ypositionG2[0] => Equal3.IN13
ypositionG2[0] => Add5.IN7
ypositionG2[1] => LessThan8.IN13
ypositionG2[1] => Add4.IN13
ypositionG2[1] => LessThan10.IN13
ypositionG2[1] => Equal3.IN12
ypositionG2[1] => Add5.IN6
ypositionG2[2] => LessThan8.IN12
ypositionG2[2] => Add4.IN12
ypositionG2[2] => LessThan10.IN12
ypositionG2[2] => Equal3.IN11
ypositionG2[2] => Add5.IN5
ypositionG2[3] => LessThan8.IN11
ypositionG2[3] => Add4.IN11
ypositionG2[3] => LessThan10.IN11
ypositionG2[3] => Equal3.IN10
ypositionG2[3] => Add5.IN4
ypositionG2[4] => LessThan8.IN10
ypositionG2[4] => Add4.IN10
ypositionG2[4] => LessThan10.IN10
ypositionG2[4] => Equal3.IN9
ypositionG2[4] => Add5.IN3
ypositionG2[5] => LessThan8.IN9
ypositionG2[5] => Add4.IN9
ypositionG2[5] => LessThan10.IN9
ypositionG2[5] => Equal3.IN8
ypositionG2[5] => Add5.IN2
ypositionG2[6] => LessThan8.IN8
ypositionG2[6] => Add4.IN8
ypositionG2[6] => LessThan10.IN8
ypositionG2[6] => Equal3.IN7
ypositionG2[6] => Add5.IN1
pacpill => gameover~reg0.ENA
pacpill => ghostover1~reg0.ENA
pacpill => ghostover2~reg0.ENA


|toplevel|xycounter:U0
left => always0.IN0
left => always0.IN1
left => always0.IN1
right => always0.IN1
right => always0.IN1
right => always0.IN1
up => always0.IN0
up => always0.IN1
up => always0.IN1
down => always0.IN1
down => always0.IN1
down => always0.IN1
clock => clock.IN2
enable => ~NO_FANOUT~
reset => yposition[0]~reg0.ACLR
reset => yposition[1]~reg0.ACLR
reset => yposition[2]~reg0.PRESET
reset => yposition[3]~reg0.ACLR
reset => yposition[4]~reg0.ACLR
reset => yposition[5]~reg0.PRESET
reset => yposition[6]~reg0.PRESET
reset => xposition[0]~reg0.ACLR
reset => xposition[1]~reg0.PRESET
reset => xposition[2]~reg0.ACLR
reset => xposition[3]~reg0.PRESET
reset => xposition[4]~reg0.ACLR
reset => xposition[5]~reg0.ACLR
reset => xposition[6]~reg0.ACLR
reset => xposition[7]~reg0.ACLR
reset => direction.000_1291.ACLR
reset => direction.001_1252.ACLR
reset => direction.010_1213.ACLR
reset => direction.011_1174.ACLR
reset => direction.100_1135.PRESET
statein[0] => Equal0.IN3
statein[0] => Equal1.IN3
statein[0] => Equal2.IN1
statein[0] => Equal3.IN3
statein[0] => Equal4.IN3
statein[0] => Equal5.IN2
statein[0] => Equal6.IN3
statein[0] => Equal7.IN3
statein[0] => Equal8.IN0
statein[0] => Equal9.IN2
statein[0] => Equal10.IN3
statein[0] => Equal11.IN2
statein[0] => Equal12.IN3
statein[0] => Equal13.IN1
statein[0] => Equal14.IN1
statein[1] => Equal0.IN2
statein[1] => Equal1.IN2
statein[1] => Equal2.IN3
statein[1] => Equal3.IN1
statein[1] => Equal4.IN1
statein[1] => Equal5.IN1
statein[1] => Equal6.IN2
statein[1] => Equal7.IN2
statein[1] => Equal8.IN3
statein[1] => Equal9.IN1
statein[1] => Equal10.IN2
statein[1] => Equal11.IN3
statein[1] => Equal12.IN0
statein[1] => Equal13.IN3
statein[1] => Equal14.IN0
statein[2] => Equal0.IN1
statein[2] => Equal1.IN0
statein[2] => Equal2.IN0
statein[2] => Equal3.IN0
statein[2] => Equal4.IN2
statein[2] => Equal5.IN3
statein[2] => Equal6.IN1
statein[2] => Equal7.IN1
statein[2] => Equal8.IN2
statein[2] => Equal9.IN0
statein[2] => Equal10.IN1
statein[2] => Equal11.IN1
statein[2] => Equal12.IN2
statein[2] => Equal13.IN2
statein[2] => Equal14.IN3
statein[3] => Equal0.IN0
statein[3] => Equal1.IN1
statein[3] => Equal2.IN2
statein[3] => Equal3.IN2
statein[3] => Equal4.IN0
statein[3] => Equal5.IN0
statein[3] => Equal6.IN0
statein[3] => Equal7.IN0
statein[3] => Equal8.IN1
statein[3] => Equal9.IN3
statein[3] => Equal10.IN0
statein[3] => Equal11.IN0
statein[3] => Equal12.IN1
statein[3] => Equal13.IN0
statein[3] => Equal14.IN2
enabledelay1 => ~NO_FANOUT~
enabledelay2 => direction.001.IN1
enabledelay3 => xposition.OUTPUTSELECT
enabledelay3 => xposition.OUTPUTSELECT
enabledelay3 => xposition.OUTPUTSELECT
enabledelay3 => xposition.OUTPUTSELECT
enabledelay3 => xposition.OUTPUTSELECT
enabledelay3 => xposition.OUTPUTSELECT
enabledelay3 => xposition.OUTPUTSELECT
enabledelay3 => xposition.OUTPUTSELECT
enabledelay3 => yposition.OUTPUTSELECT
enabledelay3 => yposition.OUTPUTSELECT
enabledelay3 => yposition.OUTPUTSELECT
enabledelay3 => yposition.OUTPUTSELECT
enabledelay3 => yposition.OUTPUTSELECT
enabledelay3 => yposition.OUTPUTSELECT
enabledelay3 => yposition.OUTPUTSELECT
enabledelay4 => enabledelay4.IN2


|toplevel|xycounter:U0|modulox:m1531
xpositionW[0] => Mod0.IN11
xpositionW[1] => Mod0.IN10
xpositionW[2] => Mod0.IN9
xpositionW[3] => Mod0.IN8
xpositionW[4] => Mod0.IN7
xpositionW[5] => Mod0.IN6
xpositionW[6] => Mod0.IN5
xpositionW[7] => Mod0.IN4
enable => is0$latch.LATCH_ENABLE
CLOCK_50 => ~NO_FANOUT~


|toplevel|xycounter:U0|moduloy:m1596
ypositionW[0] => Mod0.IN10
ypositionW[1] => Mod0.IN9
ypositionW[2] => Mod0.IN8
ypositionW[3] => Mod0.IN7
ypositionW[4] => Mod0.IN6
ypositionW[5] => Mod0.IN5
ypositionW[6] => Mod0.IN4
enable => is0$latch.LATCH_ENABLE
CLOCK_50 => ~NO_FANOUT~


|toplevel|xycounterG:GHOST
left => always0.IN0
left => always0.IN1
left => always0.IN1
right => always0.IN1
right => always0.IN1
right => always0.IN1
up => always0.IN0
up => always0.IN1
up => always0.IN1
down => always0.IN1
down => always0.IN1
down => always0.IN1
clock => clock.IN2
enable => ~NO_FANOUT~
reset => yposition[0]~reg0.ACLR
reset => yposition[1]~reg0.ACLR
reset => yposition[2]~reg0.ACLR
reset => yposition[3]~reg0.PRESET
reset => yposition[4]~reg0.ACLR
reset => yposition[5]~reg0.PRESET
reset => yposition[6]~reg0.ACLR
reset => xposition[0]~reg0.ACLR
reset => xposition[1]~reg0.PRESET
reset => xposition[2]~reg0.ACLR
reset => xposition[3]~reg0.ACLR
reset => xposition[4]~reg0.PRESET
reset => xposition[5]~reg0.PRESET
reset => xposition[6]~reg0.ACLR
reset => xposition[7]~reg0.ACLR
reset => direction.000_1291.ACLR
reset => direction.001_1252.ACLR
reset => direction.010_1213.ACLR
reset => direction.011_1174.ACLR
reset => direction.100_1135.PRESET
statein[0] => Equal0.IN3
statein[0] => Equal1.IN3
statein[0] => Equal2.IN1
statein[0] => Equal3.IN3
statein[0] => Equal4.IN3
statein[0] => Equal5.IN2
statein[0] => Equal6.IN3
statein[0] => Equal7.IN3
statein[0] => Equal8.IN0
statein[0] => Equal9.IN2
statein[0] => Equal10.IN3
statein[0] => Equal11.IN2
statein[0] => Equal12.IN3
statein[0] => Equal13.IN1
statein[0] => Equal14.IN1
statein[1] => Equal0.IN2
statein[1] => Equal1.IN2
statein[1] => Equal2.IN3
statein[1] => Equal3.IN1
statein[1] => Equal4.IN1
statein[1] => Equal5.IN1
statein[1] => Equal6.IN2
statein[1] => Equal7.IN2
statein[1] => Equal8.IN3
statein[1] => Equal9.IN1
statein[1] => Equal10.IN2
statein[1] => Equal11.IN3
statein[1] => Equal12.IN0
statein[1] => Equal13.IN3
statein[1] => Equal14.IN0
statein[2] => Equal0.IN1
statein[2] => Equal1.IN0
statein[2] => Equal2.IN0
statein[2] => Equal3.IN0
statein[2] => Equal4.IN2
statein[2] => Equal5.IN3
statein[2] => Equal6.IN1
statein[2] => Equal7.IN1
statein[2] => Equal8.IN2
statein[2] => Equal9.IN0
statein[2] => Equal10.IN1
statein[2] => Equal11.IN1
statein[2] => Equal12.IN2
statein[2] => Equal13.IN2
statein[2] => Equal14.IN3
statein[3] => Equal0.IN0
statein[3] => Equal1.IN1
statein[3] => Equal2.IN2
statein[3] => Equal3.IN2
statein[3] => Equal4.IN0
statein[3] => Equal5.IN0
statein[3] => Equal6.IN0
statein[3] => Equal7.IN0
statein[3] => Equal8.IN1
statein[3] => Equal9.IN3
statein[3] => Equal10.IN0
statein[3] => Equal11.IN0
statein[3] => Equal12.IN1
statein[3] => Equal13.IN0
statein[3] => Equal14.IN2
enabledelay1 => ~NO_FANOUT~
enabledelay2 => direction.001.IN1
enabledelay3 => xposition.OUTPUTSELECT
enabledelay3 => xposition.OUTPUTSELECT
enabledelay3 => xposition.OUTPUTSELECT
enabledelay3 => xposition.OUTPUTSELECT
enabledelay3 => xposition.OUTPUTSELECT
enabledelay3 => xposition.OUTPUTSELECT
enabledelay3 => xposition.OUTPUTSELECT
enabledelay3 => xposition.OUTPUTSELECT
enabledelay3 => yposition.OUTPUTSELECT
enabledelay3 => yposition.OUTPUTSELECT
enabledelay3 => yposition.OUTPUTSELECT
enabledelay3 => yposition.OUTPUTSELECT
enabledelay3 => yposition.OUTPUTSELECT
enabledelay3 => yposition.OUTPUTSELECT
enabledelay3 => yposition.OUTPUTSELECT
enabledelay4 => enabledelay4.IN2


|toplevel|xycounterG:GHOST|modulox:Ulaa
xpositionW[0] => Mod0.IN11
xpositionW[1] => Mod0.IN10
xpositionW[2] => Mod0.IN9
xpositionW[3] => Mod0.IN8
xpositionW[4] => Mod0.IN7
xpositionW[5] => Mod0.IN6
xpositionW[6] => Mod0.IN5
xpositionW[7] => Mod0.IN4
enable => is0$latch.LATCH_ENABLE
CLOCK_50 => ~NO_FANOUT~


|toplevel|xycounterG:GHOST|moduloy:Unaa
ypositionW[0] => Mod0.IN10
ypositionW[1] => Mod0.IN9
ypositionW[2] => Mod0.IN8
ypositionW[3] => Mod0.IN7
ypositionW[4] => Mod0.IN6
ypositionW[5] => Mod0.IN5
ypositionW[6] => Mod0.IN4
enable => is0$latch.LATCH_ENABLE
CLOCK_50 => ~NO_FANOUT~


|toplevel|xycounterG2:GHOST2
left => always0.IN0
left => always0.IN1
left => always0.IN1
right => always0.IN1
right => always0.IN1
right => always0.IN1
up => always0.IN0
up => always0.IN1
up => always0.IN1
down => always0.IN1
down => always0.IN1
down => always0.IN1
clock => clock.IN2
enable => ~NO_FANOUT~
reset => yposition[0]~reg0.ACLR
reset => yposition[1]~reg0.ACLR
reset => yposition[2]~reg0.ACLR
reset => yposition[3]~reg0.PRESET
reset => yposition[4]~reg0.ACLR
reset => yposition[5]~reg0.PRESET
reset => yposition[6]~reg0.ACLR
reset => xposition[0]~reg0.ACLR
reset => xposition[1]~reg0.ACLR
reset => xposition[2]~reg0.PRESET
reset => xposition[3]~reg0.ACLR
reset => xposition[4]~reg0.ACLR
reset => xposition[5]~reg0.PRESET
reset => xposition[6]~reg0.PRESET
reset => xposition[7]~reg0.ACLR
reset => direction.000_1291.ACLR
reset => direction.001_1252.ACLR
reset => direction.010_1213.ACLR
reset => direction.011_1174.ACLR
reset => direction.100_1135.PRESET
statein[0] => Equal0.IN3
statein[0] => Equal1.IN3
statein[0] => Equal2.IN1
statein[0] => Equal3.IN3
statein[0] => Equal4.IN3
statein[0] => Equal5.IN2
statein[0] => Equal6.IN3
statein[0] => Equal7.IN3
statein[0] => Equal8.IN0
statein[0] => Equal9.IN2
statein[0] => Equal10.IN3
statein[0] => Equal11.IN2
statein[0] => Equal12.IN3
statein[0] => Equal13.IN1
statein[0] => Equal14.IN1
statein[1] => Equal0.IN2
statein[1] => Equal1.IN2
statein[1] => Equal2.IN3
statein[1] => Equal3.IN1
statein[1] => Equal4.IN1
statein[1] => Equal5.IN1
statein[1] => Equal6.IN2
statein[1] => Equal7.IN2
statein[1] => Equal8.IN3
statein[1] => Equal9.IN1
statein[1] => Equal10.IN2
statein[1] => Equal11.IN3
statein[1] => Equal12.IN0
statein[1] => Equal13.IN3
statein[1] => Equal14.IN0
statein[2] => Equal0.IN1
statein[2] => Equal1.IN0
statein[2] => Equal2.IN0
statein[2] => Equal3.IN0
statein[2] => Equal4.IN2
statein[2] => Equal5.IN3
statein[2] => Equal6.IN1
statein[2] => Equal7.IN1
statein[2] => Equal8.IN2
statein[2] => Equal9.IN0
statein[2] => Equal10.IN1
statein[2] => Equal11.IN1
statein[2] => Equal12.IN2
statein[2] => Equal13.IN2
statein[2] => Equal14.IN3
statein[3] => Equal0.IN0
statein[3] => Equal1.IN1
statein[3] => Equal2.IN2
statein[3] => Equal3.IN2
statein[3] => Equal4.IN0
statein[3] => Equal5.IN0
statein[3] => Equal6.IN0
statein[3] => Equal7.IN0
statein[3] => Equal8.IN1
statein[3] => Equal9.IN3
statein[3] => Equal10.IN0
statein[3] => Equal11.IN0
statein[3] => Equal12.IN1
statein[3] => Equal13.IN0
statein[3] => Equal14.IN2
enabledelay1 => ~NO_FANOUT~
enabledelay2 => direction.001.IN1
enabledelay3 => xposition.OUTPUTSELECT
enabledelay3 => xposition.OUTPUTSELECT
enabledelay3 => xposition.OUTPUTSELECT
enabledelay3 => xposition.OUTPUTSELECT
enabledelay3 => xposition.OUTPUTSELECT
enabledelay3 => xposition.OUTPUTSELECT
enabledelay3 => xposition.OUTPUTSELECT
enabledelay3 => xposition.OUTPUTSELECT
enabledelay3 => yposition.OUTPUTSELECT
enabledelay3 => yposition.OUTPUTSELECT
enabledelay3 => yposition.OUTPUTSELECT
enabledelay3 => yposition.OUTPUTSELECT
enabledelay3 => yposition.OUTPUTSELECT
enabledelay3 => yposition.OUTPUTSELECT
enabledelay3 => yposition.OUTPUTSELECT
enabledelay4 => enabledelay4.IN2


|toplevel|xycounterG2:GHOST2|modulox:U7
xpositionW[0] => Mod0.IN11
xpositionW[1] => Mod0.IN10
xpositionW[2] => Mod0.IN9
xpositionW[3] => Mod0.IN8
xpositionW[4] => Mod0.IN7
xpositionW[5] => Mod0.IN6
xpositionW[6] => Mod0.IN5
xpositionW[7] => Mod0.IN4
enable => is0$latch.LATCH_ENABLE
CLOCK_50 => ~NO_FANOUT~


|toplevel|xycounterG2:GHOST2|moduloy:U8
ypositionW[0] => Mod0.IN10
ypositionW[1] => Mod0.IN9
ypositionW[2] => Mod0.IN8
ypositionW[3] => Mod0.IN7
ypositionW[4] => Mod0.IN6
ypositionW[5] => Mod0.IN5
ypositionW[6] => Mod0.IN4
enable => is0$latch.LATCH_ENABLE
CLOCK_50 => ~NO_FANOUT~


|toplevel|statecollision:U1
xposition[0] => Equal1.IN31
xposition[0] => Equal4.IN31
xposition[0] => Equal5.IN31
xposition[0] => Equal6.IN31
xposition[0] => Equal7.IN31
xposition[0] => Equal8.IN31
xposition[0] => Equal9.IN31
xposition[0] => Equal10.IN31
xposition[0] => Equal13.IN31
xposition[0] => Equal15.IN31
xposition[0] => Equal17.IN31
xposition[0] => Equal19.IN31
xposition[0] => Equal21.IN31
xposition[0] => Equal22.IN31
xposition[1] => Equal1.IN30
xposition[1] => Equal4.IN30
xposition[1] => Equal5.IN1
xposition[1] => Equal6.IN30
xposition[1] => Equal7.IN3
xposition[1] => Equal8.IN30
xposition[1] => Equal9.IN2
xposition[1] => Equal10.IN30
xposition[1] => Equal13.IN30
xposition[1] => Equal15.IN1
xposition[1] => Equal17.IN30
xposition[1] => Equal19.IN4
xposition[1] => Equal21.IN2
xposition[1] => Equal22.IN3
xposition[2] => Equal1.IN29
xposition[2] => Equal4.IN2
xposition[2] => Equal5.IN30
xposition[2] => Equal6.IN1
xposition[2] => Equal7.IN2
xposition[2] => Equal8.IN29
xposition[2] => Equal9.IN30
xposition[2] => Equal10.IN3
xposition[2] => Equal13.IN29
xposition[2] => Equal15.IN30
xposition[2] => Equal17.IN2
xposition[2] => Equal19.IN3
xposition[2] => Equal21.IN1
xposition[2] => Equal22.IN30
xposition[3] => Equal1.IN28
xposition[3] => Equal4.IN1
xposition[3] => Equal5.IN0
xposition[3] => Equal6.IN29
xposition[3] => Equal7.IN1
xposition[3] => Equal8.IN1
xposition[3] => Equal9.IN29
xposition[3] => Equal10.IN2
xposition[3] => Equal13.IN3
xposition[3] => Equal15.IN29
xposition[3] => Equal17.IN29
xposition[3] => Equal19.IN2
xposition[3] => Equal21.IN30
xposition[3] => Equal22.IN2
xposition[4] => Equal1.IN1
xposition[4] => Equal4.IN29
xposition[4] => Equal5.IN29
xposition[4] => Equal6.IN0
xposition[4] => Equal7.IN0
xposition[4] => Equal8.IN28
xposition[4] => Equal9.IN1
xposition[4] => Equal10.IN1
xposition[4] => Equal13.IN2
xposition[4] => Equal15.IN28
xposition[4] => Equal17.IN28
xposition[4] => Equal19.IN30
xposition[4] => Equal21.IN29
xposition[4] => Equal22.IN1
xposition[5] => Equal1.IN27
xposition[5] => Equal4.IN28
xposition[5] => Equal5.IN28
xposition[5] => Equal6.IN28
xposition[5] => Equal7.IN30
xposition[5] => Equal8.IN0
xposition[5] => Equal9.IN0
xposition[5] => Equal10.IN0
xposition[5] => Equal13.IN1
xposition[5] => Equal15.IN27
xposition[5] => Equal17.IN1
xposition[5] => Equal19.IN1
xposition[5] => Equal21.IN28
xposition[5] => Equal22.IN29
xposition[6] => Equal1.IN0
xposition[6] => Equal4.IN27
xposition[6] => Equal5.IN27
xposition[6] => Equal6.IN27
xposition[6] => Equal7.IN29
xposition[6] => Equal8.IN27
xposition[6] => Equal9.IN28
xposition[6] => Equal10.IN29
xposition[6] => Equal13.IN0
xposition[6] => Equal15.IN26
xposition[6] => Equal17.IN0
xposition[6] => Equal19.IN0
xposition[6] => Equal21.IN0
xposition[6] => Equal22.IN0
xposition[7] => Equal1.IN26
xposition[7] => Equal4.IN0
xposition[7] => Equal5.IN26
xposition[7] => Equal6.IN26
xposition[7] => Equal7.IN28
xposition[7] => Equal8.IN26
xposition[7] => Equal9.IN27
xposition[7] => Equal10.IN28
xposition[7] => Equal13.IN28
xposition[7] => Equal15.IN0
xposition[7] => Equal17.IN27
xposition[7] => Equal19.IN29
xposition[7] => Equal21.IN27
xposition[7] => Equal22.IN28
yposition[0] => Equal0.IN31
yposition[0] => Equal2.IN31
yposition[0] => Equal3.IN31
yposition[0] => Equal11.IN31
yposition[0] => Equal12.IN31
yposition[0] => Equal14.IN31
yposition[0] => Equal16.IN31
yposition[0] => Equal18.IN31
yposition[0] => Equal20.IN31
yposition[0] => Equal23.IN31
yposition[1] => Equal0.IN30
yposition[1] => Equal2.IN30
yposition[1] => Equal3.IN3
yposition[1] => Equal11.IN2
yposition[1] => Equal12.IN30
yposition[1] => Equal14.IN2
yposition[1] => Equal16.IN1
yposition[1] => Equal18.IN3
yposition[1] => Equal20.IN30
yposition[1] => Equal23.IN30
yposition[2] => Equal0.IN2
yposition[2] => Equal2.IN29
yposition[2] => Equal3.IN30
yposition[2] => Equal11.IN1
yposition[2] => Equal12.IN3
yposition[2] => Equal14.IN30
yposition[2] => Equal16.IN30
yposition[2] => Equal18.IN2
yposition[2] => Equal20.IN1
yposition[2] => Equal23.IN29
yposition[3] => Equal0.IN29
yposition[3] => Equal2.IN28
yposition[3] => Equal3.IN2
yposition[3] => Equal11.IN30
yposition[3] => Equal12.IN2
yposition[3] => Equal14.IN29
yposition[3] => Equal16.IN0
yposition[3] => Equal18.IN1
yposition[3] => Equal20.IN29
yposition[3] => Equal23.IN1
yposition[4] => Equal0.IN28
yposition[4] => Equal2.IN1
yposition[4] => Equal3.IN1
yposition[4] => Equal11.IN29
yposition[4] => Equal12.IN1
yposition[4] => Equal14.IN1
yposition[4] => Equal16.IN29
yposition[4] => Equal18.IN0
yposition[4] => Equal20.IN0
yposition[4] => Equal23.IN28
yposition[5] => Equal0.IN1
yposition[5] => Equal2.IN27
yposition[5] => Equal3.IN29
yposition[5] => Equal11.IN28
yposition[5] => Equal12.IN0
yposition[5] => Equal14.IN0
yposition[5] => Equal16.IN28
yposition[5] => Equal18.IN30
yposition[5] => Equal20.IN28
yposition[5] => Equal23.IN0
yposition[6] => Equal0.IN0
yposition[6] => Equal2.IN0
yposition[6] => Equal3.IN0
yposition[6] => Equal11.IN0
yposition[6] => Equal12.IN29
yposition[6] => Equal14.IN28
yposition[6] => Equal16.IN27
yposition[6] => Equal18.IN29
yposition[6] => Equal20.IN27
yposition[6] => Equal23.IN27
clock => statein[0].CLK
clock => statein[1].CLK
clock => statein[2].CLK
clock => statein[3].CLK
enable => ~NO_FANOUT~
reset => statein[0].PRESET
reset => statein[1].PRESET
reset => statein[2].PRESET
reset => statein[3].ACLR


|toplevel|statecollisionG:GHOST1
xposition[0] => Equal1.IN31
xposition[0] => Equal4.IN31
xposition[0] => Equal5.IN31
xposition[0] => Equal6.IN31
xposition[0] => Equal7.IN31
xposition[0] => Equal8.IN31
xposition[0] => Equal9.IN31
xposition[0] => Equal10.IN31
xposition[0] => Equal13.IN31
xposition[0] => Equal15.IN31
xposition[0] => Equal17.IN31
xposition[0] => Equal19.IN31
xposition[0] => Equal21.IN31
xposition[0] => Equal22.IN31
xposition[1] => Equal1.IN30
xposition[1] => Equal4.IN30
xposition[1] => Equal5.IN1
xposition[1] => Equal6.IN30
xposition[1] => Equal7.IN3
xposition[1] => Equal8.IN30
xposition[1] => Equal9.IN2
xposition[1] => Equal10.IN30
xposition[1] => Equal13.IN30
xposition[1] => Equal15.IN1
xposition[1] => Equal17.IN30
xposition[1] => Equal19.IN4
xposition[1] => Equal21.IN2
xposition[1] => Equal22.IN3
xposition[2] => Equal1.IN29
xposition[2] => Equal4.IN2
xposition[2] => Equal5.IN30
xposition[2] => Equal6.IN1
xposition[2] => Equal7.IN2
xposition[2] => Equal8.IN29
xposition[2] => Equal9.IN30
xposition[2] => Equal10.IN3
xposition[2] => Equal13.IN29
xposition[2] => Equal15.IN30
xposition[2] => Equal17.IN2
xposition[2] => Equal19.IN3
xposition[2] => Equal21.IN1
xposition[2] => Equal22.IN30
xposition[3] => Equal1.IN28
xposition[3] => Equal4.IN1
xposition[3] => Equal5.IN0
xposition[3] => Equal6.IN29
xposition[3] => Equal7.IN1
xposition[3] => Equal8.IN1
xposition[3] => Equal9.IN29
xposition[3] => Equal10.IN2
xposition[3] => Equal13.IN3
xposition[3] => Equal15.IN29
xposition[3] => Equal17.IN29
xposition[3] => Equal19.IN2
xposition[3] => Equal21.IN30
xposition[3] => Equal22.IN2
xposition[4] => Equal1.IN1
xposition[4] => Equal4.IN29
xposition[4] => Equal5.IN29
xposition[4] => Equal6.IN0
xposition[4] => Equal7.IN0
xposition[4] => Equal8.IN28
xposition[4] => Equal9.IN1
xposition[4] => Equal10.IN1
xposition[4] => Equal13.IN2
xposition[4] => Equal15.IN28
xposition[4] => Equal17.IN28
xposition[4] => Equal19.IN30
xposition[4] => Equal21.IN29
xposition[4] => Equal22.IN1
xposition[5] => Equal1.IN27
xposition[5] => Equal4.IN28
xposition[5] => Equal5.IN28
xposition[5] => Equal6.IN28
xposition[5] => Equal7.IN30
xposition[5] => Equal8.IN0
xposition[5] => Equal9.IN0
xposition[5] => Equal10.IN0
xposition[5] => Equal13.IN1
xposition[5] => Equal15.IN27
xposition[5] => Equal17.IN1
xposition[5] => Equal19.IN1
xposition[5] => Equal21.IN28
xposition[5] => Equal22.IN29
xposition[6] => Equal1.IN0
xposition[6] => Equal4.IN27
xposition[6] => Equal5.IN27
xposition[6] => Equal6.IN27
xposition[6] => Equal7.IN29
xposition[6] => Equal8.IN27
xposition[6] => Equal9.IN28
xposition[6] => Equal10.IN29
xposition[6] => Equal13.IN0
xposition[6] => Equal15.IN26
xposition[6] => Equal17.IN0
xposition[6] => Equal19.IN0
xposition[6] => Equal21.IN0
xposition[6] => Equal22.IN0
xposition[7] => Equal1.IN26
xposition[7] => Equal4.IN0
xposition[7] => Equal5.IN26
xposition[7] => Equal6.IN26
xposition[7] => Equal7.IN28
xposition[7] => Equal8.IN26
xposition[7] => Equal9.IN27
xposition[7] => Equal10.IN28
xposition[7] => Equal13.IN28
xposition[7] => Equal15.IN0
xposition[7] => Equal17.IN27
xposition[7] => Equal19.IN29
xposition[7] => Equal21.IN27
xposition[7] => Equal22.IN28
yposition[0] => Equal0.IN31
yposition[0] => Equal2.IN31
yposition[0] => Equal3.IN31
yposition[0] => Equal11.IN31
yposition[0] => Equal12.IN31
yposition[0] => Equal14.IN31
yposition[0] => Equal16.IN31
yposition[0] => Equal18.IN31
yposition[0] => Equal20.IN31
yposition[0] => Equal23.IN31
yposition[1] => Equal0.IN30
yposition[1] => Equal2.IN30
yposition[1] => Equal3.IN3
yposition[1] => Equal11.IN2
yposition[1] => Equal12.IN30
yposition[1] => Equal14.IN2
yposition[1] => Equal16.IN1
yposition[1] => Equal18.IN3
yposition[1] => Equal20.IN30
yposition[1] => Equal23.IN30
yposition[2] => Equal0.IN2
yposition[2] => Equal2.IN29
yposition[2] => Equal3.IN30
yposition[2] => Equal11.IN1
yposition[2] => Equal12.IN3
yposition[2] => Equal14.IN30
yposition[2] => Equal16.IN30
yposition[2] => Equal18.IN2
yposition[2] => Equal20.IN1
yposition[2] => Equal23.IN29
yposition[3] => Equal0.IN29
yposition[3] => Equal2.IN28
yposition[3] => Equal3.IN2
yposition[3] => Equal11.IN30
yposition[3] => Equal12.IN2
yposition[3] => Equal14.IN29
yposition[3] => Equal16.IN0
yposition[3] => Equal18.IN1
yposition[3] => Equal20.IN29
yposition[3] => Equal23.IN1
yposition[4] => Equal0.IN28
yposition[4] => Equal2.IN1
yposition[4] => Equal3.IN1
yposition[4] => Equal11.IN29
yposition[4] => Equal12.IN1
yposition[4] => Equal14.IN1
yposition[4] => Equal16.IN29
yposition[4] => Equal18.IN0
yposition[4] => Equal20.IN0
yposition[4] => Equal23.IN28
yposition[5] => Equal0.IN1
yposition[5] => Equal2.IN27
yposition[5] => Equal3.IN29
yposition[5] => Equal11.IN28
yposition[5] => Equal12.IN0
yposition[5] => Equal14.IN0
yposition[5] => Equal16.IN28
yposition[5] => Equal18.IN30
yposition[5] => Equal20.IN28
yposition[5] => Equal23.IN0
yposition[6] => Equal0.IN0
yposition[6] => Equal2.IN0
yposition[6] => Equal3.IN0
yposition[6] => Equal11.IN0
yposition[6] => Equal12.IN29
yposition[6] => Equal14.IN28
yposition[6] => Equal16.IN27
yposition[6] => Equal18.IN29
yposition[6] => Equal20.IN27
yposition[6] => Equal23.IN27
clock => statein[0].CLK
clock => statein[1].CLK
clock => statein[2].CLK
clock => statein[3].CLK
enable => ~NO_FANOUT~
reset => statein[0].PRESET
reset => statein[1].ACLR
reset => statein[2].PRESET
reset => statein[3].PRESET


|toplevel|statecollisionG2:GHOST23
xposition[0] => Equal1.IN31
xposition[0] => Equal4.IN31
xposition[0] => Equal5.IN31
xposition[0] => Equal6.IN31
xposition[0] => Equal7.IN31
xposition[0] => Equal8.IN31
xposition[0] => Equal9.IN31
xposition[0] => Equal10.IN31
xposition[0] => Equal13.IN31
xposition[0] => Equal15.IN31
xposition[0] => Equal17.IN31
xposition[0] => Equal19.IN31
xposition[0] => Equal21.IN31
xposition[0] => Equal22.IN31
xposition[1] => Equal1.IN30
xposition[1] => Equal4.IN30
xposition[1] => Equal5.IN1
xposition[1] => Equal6.IN30
xposition[1] => Equal7.IN3
xposition[1] => Equal8.IN30
xposition[1] => Equal9.IN2
xposition[1] => Equal10.IN30
xposition[1] => Equal13.IN30
xposition[1] => Equal15.IN1
xposition[1] => Equal17.IN30
xposition[1] => Equal19.IN4
xposition[1] => Equal21.IN2
xposition[1] => Equal22.IN3
xposition[2] => Equal1.IN29
xposition[2] => Equal4.IN2
xposition[2] => Equal5.IN30
xposition[2] => Equal6.IN1
xposition[2] => Equal7.IN2
xposition[2] => Equal8.IN29
xposition[2] => Equal9.IN30
xposition[2] => Equal10.IN3
xposition[2] => Equal13.IN29
xposition[2] => Equal15.IN30
xposition[2] => Equal17.IN2
xposition[2] => Equal19.IN3
xposition[2] => Equal21.IN1
xposition[2] => Equal22.IN30
xposition[3] => Equal1.IN28
xposition[3] => Equal4.IN1
xposition[3] => Equal5.IN0
xposition[3] => Equal6.IN29
xposition[3] => Equal7.IN1
xposition[3] => Equal8.IN1
xposition[3] => Equal9.IN29
xposition[3] => Equal10.IN2
xposition[3] => Equal13.IN3
xposition[3] => Equal15.IN29
xposition[3] => Equal17.IN29
xposition[3] => Equal19.IN2
xposition[3] => Equal21.IN30
xposition[3] => Equal22.IN2
xposition[4] => Equal1.IN1
xposition[4] => Equal4.IN29
xposition[4] => Equal5.IN29
xposition[4] => Equal6.IN0
xposition[4] => Equal7.IN0
xposition[4] => Equal8.IN28
xposition[4] => Equal9.IN1
xposition[4] => Equal10.IN1
xposition[4] => Equal13.IN2
xposition[4] => Equal15.IN28
xposition[4] => Equal17.IN28
xposition[4] => Equal19.IN30
xposition[4] => Equal21.IN29
xposition[4] => Equal22.IN1
xposition[5] => Equal1.IN27
xposition[5] => Equal4.IN28
xposition[5] => Equal5.IN28
xposition[5] => Equal6.IN28
xposition[5] => Equal7.IN30
xposition[5] => Equal8.IN0
xposition[5] => Equal9.IN0
xposition[5] => Equal10.IN0
xposition[5] => Equal13.IN1
xposition[5] => Equal15.IN27
xposition[5] => Equal17.IN1
xposition[5] => Equal19.IN1
xposition[5] => Equal21.IN28
xposition[5] => Equal22.IN29
xposition[6] => Equal1.IN0
xposition[6] => Equal4.IN27
xposition[6] => Equal5.IN27
xposition[6] => Equal6.IN27
xposition[6] => Equal7.IN29
xposition[6] => Equal8.IN27
xposition[6] => Equal9.IN28
xposition[6] => Equal10.IN29
xposition[6] => Equal13.IN0
xposition[6] => Equal15.IN26
xposition[6] => Equal17.IN0
xposition[6] => Equal19.IN0
xposition[6] => Equal21.IN0
xposition[6] => Equal22.IN0
xposition[7] => Equal1.IN26
xposition[7] => Equal4.IN0
xposition[7] => Equal5.IN26
xposition[7] => Equal6.IN26
xposition[7] => Equal7.IN28
xposition[7] => Equal8.IN26
xposition[7] => Equal9.IN27
xposition[7] => Equal10.IN28
xposition[7] => Equal13.IN28
xposition[7] => Equal15.IN0
xposition[7] => Equal17.IN27
xposition[7] => Equal19.IN29
xposition[7] => Equal21.IN27
xposition[7] => Equal22.IN28
yposition[0] => Equal0.IN31
yposition[0] => Equal2.IN31
yposition[0] => Equal3.IN31
yposition[0] => Equal11.IN31
yposition[0] => Equal12.IN31
yposition[0] => Equal14.IN31
yposition[0] => Equal16.IN31
yposition[0] => Equal18.IN31
yposition[0] => Equal20.IN31
yposition[0] => Equal23.IN31
yposition[1] => Equal0.IN30
yposition[1] => Equal2.IN30
yposition[1] => Equal3.IN3
yposition[1] => Equal11.IN2
yposition[1] => Equal12.IN30
yposition[1] => Equal14.IN2
yposition[1] => Equal16.IN1
yposition[1] => Equal18.IN3
yposition[1] => Equal20.IN30
yposition[1] => Equal23.IN30
yposition[2] => Equal0.IN2
yposition[2] => Equal2.IN29
yposition[2] => Equal3.IN30
yposition[2] => Equal11.IN1
yposition[2] => Equal12.IN3
yposition[2] => Equal14.IN30
yposition[2] => Equal16.IN30
yposition[2] => Equal18.IN2
yposition[2] => Equal20.IN1
yposition[2] => Equal23.IN29
yposition[3] => Equal0.IN29
yposition[3] => Equal2.IN28
yposition[3] => Equal3.IN2
yposition[3] => Equal11.IN30
yposition[3] => Equal12.IN2
yposition[3] => Equal14.IN29
yposition[3] => Equal16.IN0
yposition[3] => Equal18.IN1
yposition[3] => Equal20.IN29
yposition[3] => Equal23.IN1
yposition[4] => Equal0.IN28
yposition[4] => Equal2.IN1
yposition[4] => Equal3.IN1
yposition[4] => Equal11.IN29
yposition[4] => Equal12.IN1
yposition[4] => Equal14.IN1
yposition[4] => Equal16.IN29
yposition[4] => Equal18.IN0
yposition[4] => Equal20.IN0
yposition[4] => Equal23.IN28
yposition[5] => Equal0.IN1
yposition[5] => Equal2.IN27
yposition[5] => Equal3.IN29
yposition[5] => Equal11.IN28
yposition[5] => Equal12.IN0
yposition[5] => Equal14.IN0
yposition[5] => Equal16.IN28
yposition[5] => Equal18.IN30
yposition[5] => Equal20.IN28
yposition[5] => Equal23.IN0
yposition[6] => Equal0.IN0
yposition[6] => Equal2.IN0
yposition[6] => Equal3.IN0
yposition[6] => Equal11.IN0
yposition[6] => Equal12.IN29
yposition[6] => Equal14.IN28
yposition[6] => Equal16.IN27
yposition[6] => Equal18.IN29
yposition[6] => Equal20.IN27
yposition[6] => Equal23.IN27
clock => statein[0].CLK
clock => statein[1].CLK
clock => statein[2].CLK
clock => statein[3].CLK
enable => ~NO_FANOUT~
reset => statein[0].PRESET
reset => statein[1].PRESET
reset => statein[2].ACLR
reset => statein[3].PRESET


|toplevel|enablercount:U2
CLOCK_50 => enabledelay5~reg0.CLK
CLOCK_50 => enabledelay4~reg0.CLK
CLOCK_50 => enabledelay3~reg0.CLK
CLOCK_50 => enabledelay2~reg0.CLK
CLOCK_50 => enabledelay1~reg0.CLK
CLOCK_50 => enable~reg0.CLK
CLOCK_50 => count[0].CLK
CLOCK_50 => count[1].CLK
CLOCK_50 => count[2].CLK
CLOCK_50 => count[3].CLK
CLOCK_50 => count[4].CLK
CLOCK_50 => count[5].CLK
CLOCK_50 => count[6].CLK
CLOCK_50 => count[7].CLK
CLOCK_50 => count[8].CLK
CLOCK_50 => count[9].CLK
CLOCK_50 => count[10].CLK
CLOCK_50 => count[11].CLK
CLOCK_50 => count[12].CLK
CLOCK_50 => count[13].CLK
CLOCK_50 => count[14].CLK
CLOCK_50 => count[15].CLK
CLOCK_50 => count[16].CLK
CLOCK_50 => count[17].CLK
CLOCK_50 => count[18].CLK
CLOCK_50 => count[19].CLK
CLOCK_50 => count[20].CLK
CLOCK_50 => count[21].CLK
CLOCK_50 => count[22].CLK
CLOCK_50 => count[23].CLK
CLOCK_50 => count[24].CLK
CLOCK_50 => count[25].CLK
CLOCK_50 => count[26].CLK
CLOCK_50 => count[27].CLK
CLOCK_50 => count[28].CLK
CLOCK_50 => count[29].CLK
CLOCK_50 => count[30].CLK
CLOCK_50 => count[31].CLK
CLOCK_50 => count[32].CLK
reset => count[0].ACLR
reset => count[1].ACLR
reset => count[2].ACLR
reset => count[3].ACLR
reset => count[4].ACLR
reset => count[5].ACLR
reset => count[6].ACLR
reset => count[7].ACLR
reset => count[8].ACLR
reset => count[9].ACLR
reset => count[10].ACLR
reset => count[11].ACLR
reset => count[12].ACLR
reset => count[13].ACLR
reset => count[14].ACLR
reset => count[15].ACLR
reset => count[16].ACLR
reset => count[17].ACLR
reset => count[18].ACLR
reset => count[19].ACLR
reset => count[20].ACLR
reset => count[21].ACLR
reset => count[22].ACLR
reset => count[23].ACLR
reset => count[24].ACLR
reset => count[25].ACLR
reset => count[26].ACLR
reset => count[27].ACLR
reset => count[28].ACLR
reset => count[29].ACLR
reset => count[30].ACLR
reset => count[31].ACLR
reset => count[32].ACLR
reset => enabledelay5~reg0.ACLR
reset => enabledelay4~reg0.ACLR
reset => enabledelay3~reg0.ACLR
reset => enabledelay2~reg0.ACLR
reset => enabledelay1~reg0.ACLR
reset => enable~reg0.ACLR
divider[0] => Equal0.IN2
divider[0] => Equal2.IN0
divider[0] => Equal4.IN2
divider[0] => Equal6.IN1
divider[0] => Equal8.IN2
divider[0] => Equal10.IN1
divider[0] => Equal12.IN2
divider[0] => Equal14.IN2
divider[1] => Equal0.IN1
divider[1] => Equal2.IN2
divider[1] => Equal4.IN0
divider[1] => Equal6.IN0
divider[1] => Equal8.IN1
divider[1] => Equal10.IN2
divider[1] => Equal12.IN1
divider[1] => Equal14.IN1
divider[2] => Equal0.IN0
divider[2] => Equal2.IN1
divider[2] => Equal4.IN1
divider[2] => Equal6.IN2
divider[2] => Equal8.IN0
divider[2] => Equal10.IN0
divider[2] => Equal12.IN0
divider[2] => Equal14.IN0


|toplevel|keyboard:U3
CLOCK_50 => keydown~reg0.CLK
CLOCK_50 => keyup~reg0.CLK
CLOCK_50 => keyright~reg0.CLK
CLOCK_50 => keyleft~reg0.CLK
received_data[0] => Decoder0.IN6
received_data[1] => Decoder0.IN5
received_data[2] => Decoder0.IN4
received_data[3] => Decoder0.IN3
received_data[4] => Decoder0.IN2
received_data[5] => Decoder0.IN1
received_data[6] => Decoder0.IN0
reset => ~NO_FANOUT~


|toplevel|ghostai:U9
keyleft => ghostleft.DATAB
keyright => ghostleft.DATAB
keyup => ghostup.DATAB
keydown => ghostup.DATAB
CLOCK_50 => ~NO_FANOUT~
enabledelay5 => ghostdown~reg0.CLK
enabledelay5 => ghostup~reg0.CLK
enabledelay5 => ghostright~reg0.CLK
enabledelay5 => ghostleft~reg0.CLK
xpositionW[0] => LessThan0.IN8
xpositionW[0] => LessThan2.IN8
xpositionW[1] => LessThan0.IN7
xpositionW[1] => LessThan2.IN7
xpositionW[2] => LessThan0.IN6
xpositionW[2] => LessThan2.IN6
xpositionW[3] => LessThan0.IN5
xpositionW[3] => LessThan2.IN5
xpositionW[4] => LessThan0.IN4
xpositionW[4] => LessThan2.IN4
xpositionW[5] => LessThan0.IN3
xpositionW[5] => LessThan2.IN3
xpositionW[6] => LessThan0.IN2
xpositionW[6] => LessThan2.IN2
xpositionW[7] => LessThan0.IN1
xpositionW[7] => LessThan2.IN1
ypositionW[0] => LessThan1.IN7
ypositionW[0] => LessThan3.IN7
ypositionW[1] => LessThan1.IN6
ypositionW[1] => LessThan3.IN6
ypositionW[2] => LessThan1.IN5
ypositionW[2] => LessThan3.IN5
ypositionW[3] => LessThan1.IN4
ypositionW[3] => LessThan3.IN4
ypositionW[4] => LessThan1.IN3
ypositionW[4] => LessThan3.IN3
ypositionW[5] => LessThan1.IN2
ypositionW[5] => LessThan3.IN2
ypositionW[6] => LessThan1.IN1
ypositionW[6] => LessThan3.IN1
xpositionG[0] => LessThan0.IN16
xpositionG[0] => LessThan2.IN16
xpositionG[1] => LessThan0.IN15
xpositionG[1] => LessThan2.IN15
xpositionG[2] => LessThan0.IN14
xpositionG[2] => LessThan2.IN14
xpositionG[3] => LessThan0.IN13
xpositionG[3] => LessThan2.IN13
xpositionG[4] => LessThan0.IN12
xpositionG[4] => LessThan2.IN12
xpositionG[5] => LessThan0.IN11
xpositionG[5] => LessThan2.IN11
xpositionG[6] => LessThan0.IN10
xpositionG[6] => LessThan2.IN10
xpositionG[7] => LessThan0.IN9
xpositionG[7] => LessThan2.IN9
ypositionG[0] => LessThan1.IN14
ypositionG[0] => LessThan3.IN14
ypositionG[1] => LessThan1.IN13
ypositionG[1] => LessThan3.IN13
ypositionG[2] => LessThan1.IN12
ypositionG[2] => LessThan3.IN12
ypositionG[3] => LessThan1.IN11
ypositionG[3] => LessThan3.IN11
ypositionG[4] => LessThan1.IN10
ypositionG[4] => LessThan3.IN10
ypositionG[5] => LessThan1.IN9
ypositionG[5] => LessThan3.IN9
ypositionG[6] => LessThan1.IN8
ypositionG[6] => LessThan3.IN8
selectai => ghostleft.OUTPUTSELECT
selectai => ghostup.OUTPUTSELECT
selectai => ghostleft.OUTPUTSELECT
selectai => ghostup.OUTPUTSELECT
statein[0] => Equal0.IN0
statein[0] => Equal1.IN2
statein[0] => Equal2.IN1
statein[0] => Equal3.IN3
statein[0] => Equal4.IN1
statein[0] => Equal5.IN2
statein[0] => Equal6.IN3
statein[0] => Equal7.IN3
statein[0] => Equal8.IN1
statein[0] => Equal9.IN3
statein[0] => Equal10.IN3
statein[0] => Equal11.IN2
statein[0] => Equal12.IN3
statein[0] => Equal13.IN3
statein[0] => Equal14.IN3
statein[1] => Equal0.IN3
statein[1] => Equal1.IN1
statein[1] => Equal2.IN0
statein[1] => Equal3.IN2
statein[1] => Equal4.IN3
statein[1] => Equal5.IN3
statein[1] => Equal6.IN2
statein[1] => Equal7.IN2
statein[1] => Equal8.IN3
statein[1] => Equal9.IN1
statein[1] => Equal10.IN1
statein[1] => Equal11.IN1
statein[1] => Equal12.IN2
statein[1] => Equal13.IN2
statein[1] => Equal14.IN0
statein[2] => Equal0.IN2
statein[2] => Equal1.IN0
statein[2] => Equal2.IN3
statein[2] => Equal3.IN1
statein[2] => Equal4.IN2
statein[2] => Equal5.IN1
statein[2] => Equal6.IN1
statein[2] => Equal7.IN0
statein[2] => Equal8.IN0
statein[2] => Equal9.IN0
statein[2] => Equal10.IN2
statein[2] => Equal11.IN3
statein[2] => Equal12.IN1
statein[2] => Equal13.IN1
statein[2] => Equal14.IN2
statein[3] => Equal0.IN1
statein[3] => Equal1.IN3
statein[3] => Equal2.IN2
statein[3] => Equal3.IN0
statein[3] => Equal4.IN0
statein[3] => Equal5.IN0
statein[3] => Equal6.IN0
statein[3] => Equal7.IN1
statein[3] => Equal8.IN2
statein[3] => Equal9.IN2
statein[3] => Equal10.IN0
statein[3] => Equal11.IN0
statein[3] => Equal12.IN0
statein[3] => Equal13.IN0
statein[3] => Equal14.IN1
random[0] => ~NO_FANOUT~
random[1] => ~NO_FANOUT~
random[2] => ~NO_FANOUT~
random[3] => ~NO_FANOUT~
pacpill => ghostleft.OUTPUTSELECT
pacpill => ghostright.OUTPUTSELECT
pacpill => ghostup.OUTPUTSELECT
pacpill => ghostdown.OUTPUTSELECT


|toplevel|ghostai2:U9a
keyleft => ghostleft.DATAB
keyright => ghostleft.DATAB
keyup => ghostup.DATAB
keydown => ghostup.DATAB
CLOCK_50 => ~NO_FANOUT~
enabledelay5 => ghostdown~reg0.CLK
enabledelay5 => ghostup~reg0.CLK
enabledelay5 => ghostright~reg0.CLK
enabledelay5 => ghostleft~reg0.CLK
xpositionW[0] => LessThan2.IN8
xpositionW[0] => LessThan3.IN8
xpositionW[1] => LessThan2.IN7
xpositionW[1] => LessThan3.IN7
xpositionW[2] => LessThan2.IN6
xpositionW[2] => LessThan3.IN6
xpositionW[3] => LessThan2.IN5
xpositionW[3] => LessThan3.IN5
xpositionW[4] => LessThan2.IN4
xpositionW[4] => LessThan3.IN4
xpositionW[5] => LessThan2.IN3
xpositionW[5] => LessThan3.IN3
xpositionW[6] => LessThan2.IN2
xpositionW[6] => LessThan3.IN2
xpositionW[7] => LessThan2.IN1
xpositionW[7] => LessThan3.IN1
ypositionW[0] => LessThan0.IN7
ypositionW[0] => LessThan1.IN7
ypositionW[1] => LessThan0.IN6
ypositionW[1] => LessThan1.IN6
ypositionW[2] => LessThan0.IN5
ypositionW[2] => LessThan1.IN5
ypositionW[3] => LessThan0.IN4
ypositionW[3] => LessThan1.IN4
ypositionW[4] => LessThan0.IN3
ypositionW[4] => LessThan1.IN3
ypositionW[5] => LessThan0.IN2
ypositionW[5] => LessThan1.IN2
ypositionW[6] => LessThan0.IN1
ypositionW[6] => LessThan1.IN1
xpositionG[0] => LessThan2.IN16
xpositionG[0] => LessThan3.IN16
xpositionG[1] => LessThan2.IN15
xpositionG[1] => LessThan3.IN15
xpositionG[2] => LessThan2.IN14
xpositionG[2] => LessThan3.IN14
xpositionG[3] => LessThan2.IN13
xpositionG[3] => LessThan3.IN13
xpositionG[4] => LessThan2.IN12
xpositionG[4] => LessThan3.IN12
xpositionG[5] => LessThan2.IN11
xpositionG[5] => LessThan3.IN11
xpositionG[6] => LessThan2.IN10
xpositionG[6] => LessThan3.IN10
xpositionG[7] => LessThan2.IN9
xpositionG[7] => LessThan3.IN9
ypositionG[0] => LessThan0.IN14
ypositionG[0] => LessThan1.IN14
ypositionG[1] => LessThan0.IN13
ypositionG[1] => LessThan1.IN13
ypositionG[2] => LessThan0.IN12
ypositionG[2] => LessThan1.IN12
ypositionG[3] => LessThan0.IN11
ypositionG[3] => LessThan1.IN11
ypositionG[4] => LessThan0.IN10
ypositionG[4] => LessThan1.IN10
ypositionG[5] => LessThan0.IN9
ypositionG[5] => LessThan1.IN9
ypositionG[6] => LessThan0.IN8
ypositionG[6] => LessThan1.IN8
selectai => ghostleft.OUTPUTSELECT
selectai => ghostup.OUTPUTSELECT
selectai => ghostleft.OUTPUTSELECT
selectai => ghostup.OUTPUTSELECT
statein[0] => Equal0.IN1
statein[0] => Equal1.IN3
statein[0] => Equal2.IN1
statein[0] => Equal3.IN0
statein[0] => Equal4.IN2
statein[0] => Equal5.IN3
statein[0] => Equal6.IN2
statein[0] => Equal7.IN3
statein[0] => Equal8.IN3
statein[0] => Equal9.IN1
statein[0] => Equal10.IN3
statein[0] => Equal11.IN3
statein[0] => Equal12.IN2
statein[0] => Equal13.IN3
statein[0] => Equal14.IN3
statein[1] => Equal0.IN0
statein[1] => Equal1.IN0
statein[1] => Equal2.IN3
statein[1] => Equal3.IN3
statein[1] => Equal4.IN1
statein[1] => Equal5.IN2
statein[1] => Equal6.IN3
statein[1] => Equal7.IN2
statein[1] => Equal8.IN2
statein[1] => Equal9.IN3
statein[1] => Equal10.IN1
statein[1] => Equal11.IN1
statein[1] => Equal12.IN1
statein[1] => Equal13.IN2
statein[1] => Equal14.IN2
statein[2] => Equal0.IN3
statein[2] => Equal1.IN2
statein[2] => Equal2.IN2
statein[2] => Equal3.IN2
statein[2] => Equal4.IN0
statein[2] => Equal5.IN1
statein[2] => Equal6.IN1
statein[2] => Equal7.IN1
statein[2] => Equal8.IN0
statein[2] => Equal9.IN0
statein[2] => Equal10.IN0
statein[2] => Equal11.IN2
statein[2] => Equal12.IN3
statein[2] => Equal13.IN1
statein[2] => Equal14.IN1
statein[3] => Equal0.IN2
statein[3] => Equal1.IN1
statein[3] => Equal2.IN0
statein[3] => Equal3.IN1
statein[3] => Equal4.IN3
statein[3] => Equal5.IN0
statein[3] => Equal6.IN0
statein[3] => Equal7.IN0
statein[3] => Equal8.IN1
statein[3] => Equal9.IN2
statein[3] => Equal10.IN2
statein[3] => Equal11.IN0
statein[3] => Equal12.IN0
statein[3] => Equal13.IN0
statein[3] => Equal14.IN0
random[0] => ~NO_FANOUT~
random[1] => ~NO_FANOUT~
random[2] => ~NO_FANOUT~
random[3] => ~NO_FANOUT~
pacpill => ghostleft.OUTPUTSELECT
pacpill => ghostright.OUTPUTSELECT
pacpill => ghostup.OUTPUTSELECT
pacpill => ghostdown.OUTPUTSELECT


|toplevel|scorecounter:sc
clock => ~NO_FANOUT~
resetwire => ~NO_FANOUT~
scorecount[0] => Mod0.IN13
scorecount[0] => Add0.IN20
scorecount[0] => Add1.IN20
scorecount[0] => Add2.IN20
scorecount[0] => Add3.IN20
scorecount[0] => Add4.IN20
scorecount[0] => Add5.IN20
scorecount[0] => Add6.IN20
scorecount[0] => Add7.IN20
scorecount[0] => Add8.IN20
scorecount[0] => Add9.IN20
scorecount[0] => Add12.IN20
scorecount[0] => Add15.IN20
scorecount[0] => Add18.IN20
scorecount[0] => Add21.IN20
scorecount[0] => Add24.IN20
scorecount[0] => Add27.IN20
scorecount[0] => Add30.IN20
scorecount[0] => Add33.IN20
scorecount[1] => Mod0.IN12
scorecount[1] => Add0.IN19
scorecount[1] => Add1.IN19
scorecount[1] => Add2.IN19
scorecount[1] => Add3.IN19
scorecount[1] => Add4.IN19
scorecount[1] => Add5.IN19
scorecount[1] => Add6.IN19
scorecount[1] => Add7.IN19
scorecount[1] => Add8.IN19
scorecount[1] => Add9.IN19
scorecount[1] => Add12.IN19
scorecount[1] => Add15.IN19
scorecount[1] => Add18.IN19
scorecount[1] => Add21.IN19
scorecount[1] => Add24.IN19
scorecount[1] => Add27.IN19
scorecount[1] => Add30.IN19
scorecount[1] => Add33.IN19
scorecount[2] => Mod0.IN11
scorecount[2] => Add0.IN18
scorecount[2] => Add1.IN18
scorecount[2] => Add2.IN18
scorecount[2] => Add3.IN18
scorecount[2] => Add4.IN18
scorecount[2] => Add5.IN18
scorecount[2] => Add6.IN18
scorecount[2] => Add7.IN18
scorecount[2] => Add8.IN18
scorecount[2] => Add9.IN18
scorecount[2] => Add12.IN18
scorecount[2] => Add15.IN18
scorecount[2] => Add18.IN18
scorecount[2] => Add21.IN18
scorecount[2] => Add24.IN18
scorecount[2] => Add27.IN18
scorecount[2] => Add30.IN18
scorecount[2] => Add33.IN18
scorecount[3] => Mod0.IN10
scorecount[3] => Add0.IN17
scorecount[3] => Add1.IN17
scorecount[3] => Add2.IN17
scorecount[3] => Add3.IN17
scorecount[3] => Add4.IN17
scorecount[3] => Add5.IN17
scorecount[3] => Add6.IN17
scorecount[3] => Add7.IN17
scorecount[3] => Add8.IN17
scorecount[3] => Add9.IN17
scorecount[3] => Add12.IN17
scorecount[3] => Add15.IN17
scorecount[3] => Add18.IN17
scorecount[3] => Add21.IN17
scorecount[3] => Add24.IN17
scorecount[3] => Add27.IN17
scorecount[3] => Add30.IN17
scorecount[3] => Add33.IN17
scorecount[4] => Mod0.IN9
scorecount[4] => Add0.IN16
scorecount[4] => Add1.IN16
scorecount[4] => Add2.IN16
scorecount[4] => Add3.IN16
scorecount[4] => Add4.IN16
scorecount[4] => Add5.IN16
scorecount[4] => Add6.IN16
scorecount[4] => Add7.IN16
scorecount[4] => Add8.IN16
scorecount[4] => Add9.IN16
scorecount[4] => Add12.IN16
scorecount[4] => Add15.IN16
scorecount[4] => Add18.IN16
scorecount[4] => Add21.IN16
scorecount[4] => Add24.IN16
scorecount[4] => Add27.IN16
scorecount[4] => Add30.IN16
scorecount[4] => Add33.IN16
scorecount[5] => Mod0.IN8
scorecount[5] => Add0.IN15
scorecount[5] => Add1.IN15
scorecount[5] => Add2.IN15
scorecount[5] => Add3.IN15
scorecount[5] => Add4.IN15
scorecount[5] => Add5.IN15
scorecount[5] => Add6.IN15
scorecount[5] => Add7.IN15
scorecount[5] => Add8.IN15
scorecount[5] => Add9.IN15
scorecount[5] => Add12.IN15
scorecount[5] => Add15.IN15
scorecount[5] => Add18.IN15
scorecount[5] => Add21.IN15
scorecount[5] => Add24.IN15
scorecount[5] => Add27.IN15
scorecount[5] => Add30.IN15
scorecount[5] => Add33.IN15
scorecount[6] => Mod0.IN7
scorecount[6] => Add0.IN14
scorecount[6] => Add1.IN14
scorecount[6] => Add2.IN14
scorecount[6] => Add3.IN14
scorecount[6] => Add4.IN14
scorecount[6] => Add5.IN14
scorecount[6] => Add6.IN14
scorecount[6] => Add7.IN14
scorecount[6] => Add8.IN14
scorecount[6] => Add9.IN14
scorecount[6] => Add12.IN14
scorecount[6] => Add15.IN14
scorecount[6] => Add18.IN14
scorecount[6] => Add21.IN14
scorecount[6] => Add24.IN14
scorecount[6] => Add27.IN14
scorecount[6] => Add30.IN14
scorecount[6] => Add33.IN14
scorecount[7] => Mod0.IN6
scorecount[7] => Add0.IN13
scorecount[7] => Add1.IN13
scorecount[7] => Add2.IN13
scorecount[7] => Add3.IN13
scorecount[7] => Add4.IN13
scorecount[7] => Add5.IN13
scorecount[7] => Add6.IN13
scorecount[7] => Add7.IN13
scorecount[7] => Add8.IN13
scorecount[7] => Add9.IN13
scorecount[7] => Add12.IN13
scorecount[7] => Add15.IN13
scorecount[7] => Add18.IN13
scorecount[7] => Add21.IN13
scorecount[7] => Add24.IN13
scorecount[7] => Add27.IN13
scorecount[7] => Add30.IN13
scorecount[7] => Add33.IN13
scorecount[8] => Mod0.IN5
scorecount[8] => Add0.IN12
scorecount[8] => Add1.IN12
scorecount[8] => Add2.IN12
scorecount[8] => Add3.IN12
scorecount[8] => Add4.IN12
scorecount[8] => Add5.IN12
scorecount[8] => Add6.IN12
scorecount[8] => Add7.IN12
scorecount[8] => Add8.IN12
scorecount[8] => Add9.IN12
scorecount[8] => Add12.IN12
scorecount[8] => Add15.IN12
scorecount[8] => Add18.IN12
scorecount[8] => Add21.IN12
scorecount[8] => Add24.IN12
scorecount[8] => Add27.IN12
scorecount[8] => Add30.IN12
scorecount[8] => Add33.IN12
scorecount[9] => Mod0.IN4
scorecount[9] => Add0.IN11
scorecount[9] => Add1.IN11
scorecount[9] => Add2.IN11
scorecount[9] => Add3.IN11
scorecount[9] => Add4.IN11
scorecount[9] => Add5.IN11
scorecount[9] => Add6.IN11
scorecount[9] => Add7.IN11
scorecount[9] => Add8.IN11
scorecount[9] => Add9.IN11
scorecount[9] => Add12.IN11
scorecount[9] => Add15.IN11
scorecount[9] => Add18.IN11
scorecount[9] => Add21.IN11
scorecount[9] => Add24.IN11
scorecount[9] => Add27.IN11
scorecount[9] => Add30.IN11
scorecount[9] => Add33.IN11


|toplevel|scorecounter:sc|hexerpoutput:H0
HEX0w[0] => Mux16.IN19
HEX0w[0] => Mux17.IN19
HEX0w[0] => Mux18.IN19
HEX0w[0] => Mux19.IN19
HEX0w[0] => Mux20.IN19
HEX0w[0] => Mux21.IN19
HEX0w[0] => Mux22.IN19
HEX0w[0] => Mux23.IN19
HEX0w[1] => Mux16.IN18
HEX0w[1] => Mux17.IN18
HEX0w[1] => Mux18.IN18
HEX0w[1] => Mux19.IN18
HEX0w[1] => Mux20.IN18
HEX0w[1] => Mux21.IN18
HEX0w[1] => Mux22.IN18
HEX0w[1] => Mux23.IN18
HEX0w[2] => Mux16.IN17
HEX0w[2] => Mux17.IN17
HEX0w[2] => Mux18.IN17
HEX0w[2] => Mux19.IN17
HEX0w[2] => Mux20.IN17
HEX0w[2] => Mux21.IN17
HEX0w[2] => Mux22.IN17
HEX0w[2] => Mux23.IN17
HEX0w[3] => Mux16.IN16
HEX0w[3] => Mux17.IN16
HEX0w[3] => Mux18.IN16
HEX0w[3] => Mux19.IN16
HEX0w[3] => Mux20.IN16
HEX0w[3] => Mux21.IN16
HEX0w[3] => Mux22.IN16
HEX0w[3] => Mux23.IN16
HEX1w[0] => Mux8.IN19
HEX1w[0] => Mux9.IN19
HEX1w[0] => Mux10.IN19
HEX1w[0] => Mux11.IN19
HEX1w[0] => Mux12.IN19
HEX1w[0] => Mux13.IN19
HEX1w[0] => Mux14.IN19
HEX1w[0] => Mux15.IN19
HEX1w[1] => Mux8.IN18
HEX1w[1] => Mux9.IN18
HEX1w[1] => Mux10.IN18
HEX1w[1] => Mux11.IN18
HEX1w[1] => Mux12.IN18
HEX1w[1] => Mux13.IN18
HEX1w[1] => Mux14.IN18
HEX1w[1] => Mux15.IN18
HEX1w[2] => Mux8.IN17
HEX1w[2] => Mux9.IN17
HEX1w[2] => Mux10.IN17
HEX1w[2] => Mux11.IN17
HEX1w[2] => Mux12.IN17
HEX1w[2] => Mux13.IN17
HEX1w[2] => Mux14.IN17
HEX1w[2] => Mux15.IN17
HEX1w[3] => Mux8.IN16
HEX1w[3] => Mux9.IN16
HEX1w[3] => Mux10.IN16
HEX1w[3] => Mux11.IN16
HEX1w[3] => Mux12.IN16
HEX1w[3] => Mux13.IN16
HEX1w[3] => Mux14.IN16
HEX1w[3] => Mux15.IN16
HEX2w[0] => Mux0.IN19
HEX2w[0] => Mux1.IN19
HEX2w[0] => Mux2.IN19
HEX2w[0] => Mux3.IN19
HEX2w[0] => Mux4.IN19
HEX2w[0] => Mux5.IN19
HEX2w[0] => Mux6.IN19
HEX2w[0] => Mux7.IN19
HEX2w[1] => Mux0.IN18
HEX2w[1] => Mux1.IN18
HEX2w[1] => Mux2.IN18
HEX2w[1] => Mux3.IN18
HEX2w[1] => Mux4.IN18
HEX2w[1] => Mux5.IN18
HEX2w[1] => Mux6.IN18
HEX2w[1] => Mux7.IN18
HEX2w[2] => Mux0.IN17
HEX2w[2] => Mux1.IN17
HEX2w[2] => Mux2.IN17
HEX2w[2] => Mux3.IN17
HEX2w[2] => Mux4.IN17
HEX2w[2] => Mux5.IN17
HEX2w[2] => Mux6.IN17
HEX2w[2] => Mux7.IN17
HEX2w[3] => Mux0.IN16
HEX2w[3] => Mux1.IN16
HEX2w[3] => Mux2.IN16
HEX2w[3] => Mux3.IN16
HEX2w[3] => Mux4.IN16
HEX2w[3] => Mux5.IN16
HEX2w[3] => Mux6.IN16
HEX2w[3] => Mux7.IN16


|toplevel|cherrypacpillLight:CCPPL
reset => always1.IN0
reset => always3.IN0
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter2.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
reset => counter.OUTPUTSELECT
CLOCK_50 => LEDR[0]~reg0.CLK
CLOCK_50 => LEDR[1]~reg0.CLK
CLOCK_50 => LEDR[2]~reg0.CLK
CLOCK_50 => LEDR[3]~reg0.CLK
CLOCK_50 => LEDR[4]~reg0.CLK
CLOCK_50 => LEDR[5]~reg0.CLK
CLOCK_50 => LEDR[6]~reg0.CLK
CLOCK_50 => LEDR[7]~reg0.CLK
CLOCK_50 => LEDR[8]~reg0.CLK
CLOCK_50 => LEDR[9]~reg0.CLK
CLOCK_50 => LEDR[10]~reg0.CLK
CLOCK_50 => LEDR[11]~reg0.CLK
CLOCK_50 => LEDR[12]~reg0.CLK
CLOCK_50 => LEDR[13]~reg0.CLK
CLOCK_50 => LEDR[14]~reg0.CLK
CLOCK_50 => LEDR[15]~reg0.CLK
CLOCK_50 => LEDR[16]~reg0.CLK
CLOCK_50 => LEDR[17]~reg0.CLK
CLOCK_50 => counter[0].CLK
CLOCK_50 => counter[1].CLK
CLOCK_50 => counter[2].CLK
CLOCK_50 => counter[3].CLK
CLOCK_50 => counter[4].CLK
CLOCK_50 => counter[5].CLK
CLOCK_50 => counter[6].CLK
CLOCK_50 => counter[7].CLK
CLOCK_50 => counter[8].CLK
CLOCK_50 => counter[9].CLK
CLOCK_50 => counter[10].CLK
CLOCK_50 => counter[11].CLK
CLOCK_50 => counter[12].CLK
CLOCK_50 => counter[13].CLK
CLOCK_50 => counter[14].CLK
CLOCK_50 => counter[15].CLK
CLOCK_50 => counter[16].CLK
CLOCK_50 => counter[17].CLK
CLOCK_50 => counter[18].CLK
CLOCK_50 => counter[19].CLK
CLOCK_50 => counter[20].CLK
CLOCK_50 => counter[21].CLK
CLOCK_50 => counter[22].CLK
CLOCK_50 => counter[23].CLK
CLOCK_50 => counter[24].CLK
CLOCK_50 => counter[25].CLK
CLOCK_50 => counter[26].CLK
CLOCK_50 => counter[27].CLK
CLOCK_50 => counter[28].CLK
CLOCK_50 => counter[29].CLK
CLOCK_50 => counter[30].CLK
CLOCK_50 => counter[31].CLK
CLOCK_50 => LEDG[0]~reg0.CLK
CLOCK_50 => LEDG[1]~reg0.CLK
CLOCK_50 => LEDG[2]~reg0.CLK
CLOCK_50 => LEDG[3]~reg0.CLK
CLOCK_50 => LEDG[4]~reg0.CLK
CLOCK_50 => LEDG[5]~reg0.CLK
CLOCK_50 => LEDG[6]~reg0.CLK
CLOCK_50 => LEDG[7]~reg0.CLK
CLOCK_50 => LEDG[8]~reg0.CLK
CLOCK_50 => counter2[0].CLK
CLOCK_50 => counter2[1].CLK
CLOCK_50 => counter2[2].CLK
CLOCK_50 => counter2[3].CLK
CLOCK_50 => counter2[4].CLK
CLOCK_50 => counter2[5].CLK
CLOCK_50 => counter2[6].CLK
CLOCK_50 => counter2[7].CLK
CLOCK_50 => counter2[8].CLK
CLOCK_50 => counter2[9].CLK
CLOCK_50 => counter2[10].CLK
CLOCK_50 => counter2[11].CLK
CLOCK_50 => counter2[12].CLK
CLOCK_50 => counter2[13].CLK
CLOCK_50 => counter2[14].CLK
CLOCK_50 => counter2[15].CLK
CLOCK_50 => counter2[16].CLK
CLOCK_50 => counter2[17].CLK
CLOCK_50 => counter2[18].CLK
CLOCK_50 => counter2[19].CLK
CLOCK_50 => counter2[20].CLK
CLOCK_50 => counter2[21].CLK
CLOCK_50 => counter2[22].CLK
CLOCK_50 => counter2[23].CLK
CLOCK_50 => counter2[24].CLK
CLOCK_50 => counter2[25].CLK
CLOCK_50 => counter2[26].CLK
CLOCK_50 => counter2[27].CLK
CLOCK_50 => counter2[28].CLK
CLOCK_50 => counter2[29].CLK
CLOCK_50 => counter2[30].CLK
CLOCK_50 => counter2[31].CLK
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => counter.OUTPUTSELECT
cherry => always3.IN1
pacpill => always1.IN1


|toplevel|update_food_reg:U29
enable_in => levelreg[0]~reg0.CLK
enable_in => levelreg[1]~reg0.CLK
enable_in => levelreg[2]~reg0.CLK
enable_in => pacpill[0]~reg0.CLK
enable_in => pacpill[1]~reg0.CLK
enable_in => cherry~reg0.CLK
enable_in => levelreset~reg0.CLK
enable_in => score[0].CLK
enable_in => score[1].CLK
enable_in => score[2].CLK
enable_in => score[3].CLK
enable_in => score[4].CLK
enable_in => score[5].CLK
enable_in => score[6].CLK
enable_in => score[7].CLK
enable_in => score[8].CLK
enable_in => score[9].CLK
enable_in => food_not_eaten[0]~reg0.CLK
enable_in => food_not_eaten[1]~reg0.CLK
enable_in => food_not_eaten[2]~reg0.CLK
enable_in => food_not_eaten[3]~reg0.CLK
enable_in => food_not_eaten[4]~reg0.CLK
enable_in => food_not_eaten[5]~reg0.CLK
enable_in => food_not_eaten[6]~reg0.CLK
enable_in => food_not_eaten[7]~reg0.CLK
enable_in => food_not_eaten[8]~reg0.CLK
enable_in => food_not_eaten[9]~reg0.CLK
enable_in => food_not_eaten[10]~reg0.CLK
enable_in => food_not_eaten[11]~reg0.CLK
enable_in => food_not_eaten[12]~reg0.CLK
enable_in => food_not_eaten[13]~reg0.CLK
enable_in => food_not_eaten[14]~reg0.CLK
enable_in => food_not_eaten[15]~reg0.CLK
enable_in => food_not_eaten[16]~reg0.CLK
enable_in => food_not_eaten[17]~reg0.CLK
enable_in => food_not_eaten[18]~reg0.CLK
enable_in => food_not_eaten[19]~reg0.CLK
enable_in => food_not_eaten[20]~reg0.CLK
enable_in => food_not_eaten[21]~reg0.CLK
enable_in => food_not_eaten[22]~reg0.CLK
enable_in => food_not_eaten[23]~reg0.CLK
enable_in => food_not_eaten[24]~reg0.CLK
enable_in => food_not_eaten[25]~reg0.CLK
enable_in => food_not_eaten[26]~reg0.CLK
enable_in => food_not_eaten[27]~reg0.CLK
enable_in => food_not_eaten[28]~reg0.CLK
enable_in => food_not_eaten[29]~reg0.CLK
enable_in => food_not_eaten[30]~reg0.CLK
enable_in => food_not_eaten[31]~reg0.CLK
enable_in => food_not_eaten[32]~reg0.CLK
enable_in => food_not_eaten[33]~reg0.CLK
enable_in => food_not_eaten[34]~reg0.CLK
enable_in => food_not_eaten[35]~reg0.CLK
enable_in => food_not_eaten[36]~reg0.CLK
enable_in => food_not_eaten[37]~reg0.CLK
enable_in => food_not_eaten[38]~reg0.CLK
enable_in => food_not_eaten[39]~reg0.CLK
enable_in => food_not_eaten[40]~reg0.CLK
enable_in => food_not_eaten[41]~reg0.CLK
enable_in => food_not_eaten[42]~reg0.CLK
enable_in => food_not_eaten[43]~reg0.CLK
enable_in => food_not_eaten[44]~reg0.CLK
enable_in => food_not_eaten[45]~reg0.CLK
enable_in => food_not_eaten[46]~reg0.CLK
enable_in => food_not_eaten[47]~reg0.CLK
enable_in => food_not_eaten[48]~reg0.CLK
enable_in => food_not_eaten[49]~reg0.CLK
enable_in => food_not_eaten[50]~reg0.CLK
enable_in => food_not_eaten[51]~reg0.CLK
enable_in => food_not_eaten[52]~reg0.CLK
enable_in => food_not_eaten[53]~reg0.CLK
enable_in => food_not_eaten[54]~reg0.CLK
enable_in => food_not_eaten[55]~reg0.CLK
enable_in => food_not_eaten[56]~reg0.CLK
enable_in => food_not_eaten[57]~reg0.CLK
enable_in => food_not_eaten[58]~reg0.CLK
enable_in => food_not_eaten[59]~reg0.CLK
enable_in => food_not_eaten[60]~reg0.CLK
enable_in => food_not_eaten[61]~reg0.CLK
enable_in => food_not_eaten[62]~reg0.CLK
enable_in => food_not_eaten[63]~reg0.CLK
enable_in => food_not_eaten[64]~reg0.CLK
enable_in => food_not_eaten[65]~reg0.CLK
enable_in => food_not_eaten[66]~reg0.CLK
enable_in => food_not_eaten[67]~reg0.CLK
enable_in => food_not_eaten[68]~reg0.CLK
enable_in => food_not_eaten[69]~reg0.CLK
enable_in => food_not_eaten[70]~reg0.CLK
enable_in => food_not_eaten[71]~reg0.CLK
enable_in => food_not_eaten[72]~reg0.CLK
enable_in => food_not_eaten[73]~reg0.CLK
enable_in => food_not_eaten[74]~reg0.CLK
enable_in => food_not_eaten[75]~reg0.CLK
enable_in => food_not_eaten[76]~reg0.CLK
enable_in => food_not_eaten[77]~reg0.CLK
enable_in => food_not_eaten[78]~reg0.CLK
enable_in => food_not_eaten[79]~reg0.CLK
enable_in => food_not_eaten[80]~reg0.CLK
enable_in => food_not_eaten[81]~reg0.CLK
enable_in => food_not_eaten[82]~reg0.CLK
enable_in => food_not_eaten[83]~reg0.CLK
enable_in => food_not_eaten[84]~reg0.CLK
enable_in => food_not_eaten[85]~reg0.CLK
enable_in => food_not_eaten[86]~reg0.CLK
enable_in => food_not_eaten[87]~reg0.CLK
enable_in => food_not_eaten[88]~reg0.CLK
enable_in => food_not_eaten[89]~reg0.CLK
enable_in => food_not_eaten[90]~reg0.CLK
enable_in => food_not_eaten[91]~reg0.CLK
enable_in => food_not_eaten[92]~reg0.CLK
enable_in => food_not_eaten[93]~reg0.CLK
xposition[0] => Equal10.IN7
xposition[0] => Equal11.IN7
xposition[0] => Equal12.IN7
xposition[0] => Equal13.IN7
xposition[0] => Equal14.IN7
xposition[0] => Equal15.IN7
xposition[0] => Equal16.IN7
xposition[0] => Equal17.IN7
xposition[0] => Equal18.IN7
xposition[0] => Equal19.IN7
xposition[0] => Equal20.IN7
xposition[0] => Equal21.IN7
xposition[0] => Equal22.IN7
xposition[0] => Equal23.IN7
xposition[1] => Equal10.IN1
xposition[1] => Equal11.IN6
xposition[1] => Equal12.IN3
xposition[1] => Equal13.IN6
xposition[1] => Equal14.IN2
xposition[1] => Equal15.IN6
xposition[1] => Equal16.IN2
xposition[1] => Equal17.IN6
xposition[1] => Equal18.IN3
xposition[1] => Equal19.IN6
xposition[1] => Equal20.IN4
xposition[1] => Equal21.IN6
xposition[1] => Equal22.IN1
xposition[1] => Equal23.IN6
xposition[2] => Equal10.IN6
xposition[2] => Equal11.IN1
xposition[2] => Equal12.IN2
xposition[2] => Equal13.IN5
xposition[2] => Equal14.IN6
xposition[2] => Equal15.IN3
xposition[2] => Equal16.IN1
xposition[2] => Equal17.IN5
xposition[2] => Equal18.IN6
xposition[2] => Equal19.IN2
xposition[2] => Equal20.IN3
xposition[2] => Equal21.IN5
xposition[2] => Equal22.IN6
xposition[2] => Equal23.IN2
xposition[3] => Equal10.IN0
xposition[3] => Equal11.IN5
xposition[3] => Equal12.IN1
xposition[3] => Equal13.IN1
xposition[3] => Equal14.IN5
xposition[3] => Equal15.IN2
xposition[3] => Equal16.IN6
xposition[3] => Equal17.IN4
xposition[3] => Equal18.IN2
xposition[3] => Equal19.IN5
xposition[3] => Equal20.IN2
xposition[3] => Equal21.IN3
xposition[3] => Equal22.IN5
xposition[3] => Equal23.IN1
xposition[4] => Equal10.IN5
xposition[4] => Equal11.IN0
xposition[4] => Equal12.IN0
xposition[4] => Equal13.IN4
xposition[4] => Equal14.IN1
xposition[4] => Equal15.IN1
xposition[4] => Equal16.IN5
xposition[4] => Equal17.IN1
xposition[4] => Equal18.IN1
xposition[4] => Equal19.IN4
xposition[4] => Equal20.IN6
xposition[4] => Equal21.IN2
xposition[4] => Equal22.IN4
xposition[4] => Equal23.IN5
xposition[5] => Equal10.IN4
xposition[5] => Equal11.IN4
xposition[5] => Equal12.IN6
xposition[5] => Equal13.IN0
xposition[5] => Equal14.IN0
xposition[5] => Equal15.IN0
xposition[5] => Equal16.IN4
xposition[5] => Equal17.IN3
xposition[5] => Equal18.IN5
xposition[5] => Equal19.IN1
xposition[5] => Equal20.IN1
xposition[5] => Equal21.IN1
xposition[5] => Equal22.IN3
xposition[5] => Equal23.IN4
xposition[6] => Equal10.IN3
xposition[6] => Equal11.IN3
xposition[6] => Equal12.IN5
xposition[6] => Equal13.IN3
xposition[6] => Equal14.IN4
xposition[6] => Equal15.IN5
xposition[6] => Equal16.IN0
xposition[6] => Equal17.IN0
xposition[6] => Equal18.IN0
xposition[6] => Equal19.IN0
xposition[6] => Equal20.IN0
xposition[6] => Equal21.IN0
xposition[6] => Equal22.IN2
xposition[6] => Equal23.IN3
xposition[7] => Equal10.IN2
xposition[7] => Equal11.IN2
xposition[7] => Equal12.IN4
xposition[7] => Equal13.IN2
xposition[7] => Equal14.IN3
xposition[7] => Equal15.IN4
xposition[7] => Equal16.IN3
xposition[7] => Equal17.IN2
xposition[7] => Equal18.IN4
xposition[7] => Equal19.IN3
xposition[7] => Equal20.IN5
xposition[7] => Equal21.IN4
xposition[7] => Equal22.IN0
xposition[7] => Equal23.IN0
yposition[0] => Equal1.IN6
yposition[0] => Equal2.IN6
yposition[0] => Equal3.IN6
yposition[0] => Equal4.IN6
yposition[0] => Equal5.IN6
yposition[0] => Equal6.IN6
yposition[0] => Equal7.IN6
yposition[0] => Equal8.IN6
yposition[0] => Equal9.IN6
yposition[0] => Equal24.IN6
yposition[1] => Equal1.IN1
yposition[1] => Equal2.IN5
yposition[1] => Equal3.IN3
yposition[1] => Equal4.IN5
yposition[1] => Equal5.IN2
yposition[1] => Equal6.IN5
yposition[1] => Equal7.IN2
yposition[1] => Equal8.IN5
yposition[1] => Equal9.IN3
yposition[1] => Equal24.IN5
yposition[2] => Equal1.IN5
yposition[2] => Equal2.IN1
yposition[2] => Equal3.IN2
yposition[2] => Equal4.IN4
yposition[2] => Equal5.IN5
yposition[2] => Equal6.IN3
yposition[2] => Equal7.IN1
yposition[2] => Equal8.IN4
yposition[2] => Equal9.IN5
yposition[2] => Equal24.IN2
yposition[3] => Equal1.IN0
yposition[3] => Equal2.IN4
yposition[3] => Equal3.IN1
yposition[3] => Equal4.IN1
yposition[3] => Equal5.IN4
yposition[3] => Equal6.IN2
yposition[3] => Equal7.IN5
yposition[3] => Equal8.IN3
yposition[3] => Equal9.IN2
yposition[3] => Equal24.IN4
yposition[4] => Equal1.IN4
yposition[4] => Equal2.IN0
yposition[4] => Equal3.IN0
yposition[4] => Equal4.IN3
yposition[4] => Equal5.IN1
yposition[4] => Equal6.IN1
yposition[4] => Equal7.IN4
yposition[4] => Equal8.IN1
yposition[4] => Equal9.IN1
yposition[4] => Equal24.IN3
yposition[5] => Equal1.IN3
yposition[5] => Equal2.IN3
yposition[5] => Equal3.IN5
yposition[5] => Equal4.IN0
yposition[5] => Equal5.IN0
yposition[5] => Equal6.IN0
yposition[5] => Equal7.IN3
yposition[5] => Equal8.IN2
yposition[5] => Equal9.IN4
yposition[5] => Equal24.IN1
yposition[6] => Equal1.IN2
yposition[6] => Equal2.IN2
yposition[6] => Equal3.IN4
yposition[6] => Equal4.IN2
yposition[6] => Equal5.IN3
yposition[6] => Equal6.IN4
yposition[6] => Equal7.IN0
yposition[6] => Equal8.IN0
yposition[6] => Equal9.IN0
yposition[6] => Equal24.IN0
reset => levelreg[0]~reg0.ACLR
reset => levelreg[1]~reg0.ACLR
reset => levelreg[2]~reg0.ACLR
reset => pacpill[0]~reg0.PRESET
reset => pacpill[1]~reg0.PRESET
reset => cherry~reg0.PRESET
reset => levelreset~reg0.ACLR
reset => score[0].ACLR
reset => score[1].ACLR
reset => score[2].ACLR
reset => score[3].ACLR
reset => score[4].ACLR
reset => score[5].ACLR
reset => score[6].ACLR
reset => score[7].ACLR
reset => score[8].ACLR
reset => score[9].ACLR
reset => food_not_eaten[0]~reg0.PRESET
reset => food_not_eaten[1]~reg0.PRESET
reset => food_not_eaten[2]~reg0.PRESET
reset => food_not_eaten[3]~reg0.ACLR
reset => food_not_eaten[4]~reg0.ACLR
reset => food_not_eaten[5]~reg0.ACLR
reset => food_not_eaten[6]~reg0.PRESET
reset => food_not_eaten[7]~reg0.PRESET
reset => food_not_eaten[8]~reg0.PRESET
reset => food_not_eaten[9]~reg0.PRESET
reset => food_not_eaten[10]~reg0.PRESET
reset => food_not_eaten[11]~reg0.PRESET
reset => food_not_eaten[12]~reg0.PRESET
reset => food_not_eaten[13]~reg0.PRESET
reset => food_not_eaten[14]~reg0.PRESET
reset => food_not_eaten[15]~reg0.PRESET
reset => food_not_eaten[16]~reg0.PRESET
reset => food_not_eaten[17]~reg0.PRESET
reset => food_not_eaten[18]~reg0.PRESET
reset => food_not_eaten[19]~reg0.PRESET
reset => food_not_eaten[20]~reg0.PRESET
reset => food_not_eaten[21]~reg0.PRESET
reset => food_not_eaten[22]~reg0.PRESET
reset => food_not_eaten[23]~reg0.PRESET
reset => food_not_eaten[24]~reg0.PRESET
reset => food_not_eaten[25]~reg0.PRESET
reset => food_not_eaten[26]~reg0.PRESET
reset => food_not_eaten[27]~reg0.PRESET
reset => food_not_eaten[28]~reg0.PRESET
reset => food_not_eaten[29]~reg0.PRESET
reset => food_not_eaten[30]~reg0.PRESET
reset => food_not_eaten[31]~reg0.PRESET
reset => food_not_eaten[32]~reg0.PRESET
reset => food_not_eaten[33]~reg0.PRESET
reset => food_not_eaten[34]~reg0.PRESET
reset => food_not_eaten[35]~reg0.PRESET
reset => food_not_eaten[36]~reg0.PRESET
reset => food_not_eaten[37]~reg0.PRESET
reset => food_not_eaten[38]~reg0.PRESET
reset => food_not_eaten[39]~reg0.PRESET
reset => food_not_eaten[40]~reg0.PRESET
reset => food_not_eaten[41]~reg0.PRESET
reset => food_not_eaten[42]~reg0.PRESET
reset => food_not_eaten[43]~reg0.PRESET
reset => food_not_eaten[44]~reg0.PRESET
reset => food_not_eaten[45]~reg0.PRESET
reset => food_not_eaten[46]~reg0.PRESET
reset => food_not_eaten[47]~reg0.PRESET
reset => food_not_eaten[48]~reg0.PRESET
reset => food_not_eaten[49]~reg0.PRESET
reset => food_not_eaten[50]~reg0.PRESET
reset => food_not_eaten[51]~reg0.PRESET
reset => food_not_eaten[52]~reg0.PRESET
reset => food_not_eaten[53]~reg0.PRESET
reset => food_not_eaten[54]~reg0.PRESET
reset => food_not_eaten[55]~reg0.PRESET
reset => food_not_eaten[56]~reg0.PRESET
reset => food_not_eaten[57]~reg0.PRESET
reset => food_not_eaten[58]~reg0.PRESET
reset => food_not_eaten[59]~reg0.PRESET
reset => food_not_eaten[60]~reg0.PRESET
reset => food_not_eaten[61]~reg0.PRESET
reset => food_not_eaten[62]~reg0.PRESET
reset => food_not_eaten[63]~reg0.PRESET
reset => food_not_eaten[64]~reg0.PRESET
reset => food_not_eaten[65]~reg0.PRESET
reset => food_not_eaten[66]~reg0.PRESET
reset => food_not_eaten[67]~reg0.PRESET
reset => food_not_eaten[68]~reg0.PRESET
reset => food_not_eaten[69]~reg0.PRESET
reset => food_not_eaten[70]~reg0.PRESET
reset => food_not_eaten[71]~reg0.PRESET
reset => food_not_eaten[72]~reg0.PRESET
reset => food_not_eaten[73]~reg0.PRESET
reset => food_not_eaten[74]~reg0.PRESET
reset => food_not_eaten[75]~reg0.PRESET
reset => food_not_eaten[76]~reg0.PRESET
reset => food_not_eaten[77]~reg0.PRESET
reset => food_not_eaten[78]~reg0.PRESET
reset => food_not_eaten[79]~reg0.PRESET
reset => food_not_eaten[80]~reg0.PRESET
reset => food_not_eaten[81]~reg0.PRESET
reset => food_not_eaten[82]~reg0.PRESET
reset => food_not_eaten[83]~reg0.PRESET
reset => food_not_eaten[84]~reg0.PRESET
reset => food_not_eaten[85]~reg0.PRESET
reset => food_not_eaten[86]~reg0.PRESET
reset => food_not_eaten[87]~reg0.PRESET
reset => food_not_eaten[88]~reg0.PRESET
reset => food_not_eaten[89]~reg0.PRESET
reset => food_not_eaten[90]~reg0.PRESET
reset => food_not_eaten[91]~reg0.PRESET
reset => food_not_eaten[92]~reg0.PRESET
reset => food_not_eaten[93]~reg0.PRESET


|toplevel|eatghosts:EG
CLOCK_50 => eatghost~reg0.CLK
CLOCK_50 => counter2[0].CLK
CLOCK_50 => counter2[1].CLK
CLOCK_50 => counter2[2].CLK
CLOCK_50 => counter2[3].CLK
CLOCK_50 => counter2[4].CLK
CLOCK_50 => counter2[5].CLK
CLOCK_50 => counter2[6].CLK
CLOCK_50 => counter2[7].CLK
CLOCK_50 => counter2[8].CLK
CLOCK_50 => counter2[9].CLK
CLOCK_50 => counter2[10].CLK
CLOCK_50 => counter2[11].CLK
CLOCK_50 => counter2[12].CLK
CLOCK_50 => counter2[13].CLK
CLOCK_50 => counter2[14].CLK
CLOCK_50 => counter2[15].CLK
CLOCK_50 => counter2[16].CLK
CLOCK_50 => counter2[17].CLK
CLOCK_50 => counter2[18].CLK
CLOCK_50 => counter2[19].CLK
CLOCK_50 => counter2[20].CLK
CLOCK_50 => counter2[21].CLK
CLOCK_50 => counter2[22].CLK
CLOCK_50 => counter2[23].CLK
CLOCK_50 => counter2[24].CLK
CLOCK_50 => counter2[25].CLK
CLOCK_50 => counter2[26].CLK
CLOCK_50 => counter2[27].CLK
CLOCK_50 => counter2[28].CLK
CLOCK_50 => counter2[29].CLK
CLOCK_50 => counter2[30].CLK
CLOCK_50 => counter2[31].CLK
CLOCK_50 => counter1[0].CLK
CLOCK_50 => counter1[1].CLK
CLOCK_50 => counter1[2].CLK
CLOCK_50 => counter1[3].CLK
CLOCK_50 => counter1[4].CLK
CLOCK_50 => counter1[5].CLK
CLOCK_50 => counter1[6].CLK
CLOCK_50 => counter1[7].CLK
CLOCK_50 => counter1[8].CLK
CLOCK_50 => counter1[9].CLK
CLOCK_50 => counter1[10].CLK
CLOCK_50 => counter1[11].CLK
CLOCK_50 => counter1[12].CLK
CLOCK_50 => counter1[13].CLK
CLOCK_50 => counter1[14].CLK
CLOCK_50 => counter1[15].CLK
CLOCK_50 => counter1[16].CLK
CLOCK_50 => counter1[17].CLK
CLOCK_50 => counter1[18].CLK
CLOCK_50 => counter1[19].CLK
CLOCK_50 => counter1[20].CLK
CLOCK_50 => counter1[21].CLK
CLOCK_50 => counter1[22].CLK
CLOCK_50 => counter1[23].CLK
CLOCK_50 => counter1[24].CLK
CLOCK_50 => counter1[25].CLK
CLOCK_50 => counter1[26].CLK
CLOCK_50 => counter1[27].CLK
CLOCK_50 => counter1[28].CLK
CLOCK_50 => counter1[29].CLK
CLOCK_50 => counter1[30].CLK
CLOCK_50 => counter1[31].CLK
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter1.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => counter2.OUTPUTSELECT
resetwire => eatghost~reg0.ENA
pacpill[0] => always0.IN1
pacpill[1] => always0.IN1


|toplevel|PS2_Demo:U5
CLOCK_50 => CLOCK_50.IN1
KEY[0] => last_data_received.OUTPUTSELECT
KEY[0] => last_data_received.OUTPUTSELECT
KEY[0] => last_data_received.OUTPUTSELECT
KEY[0] => last_data_received.OUTPUTSELECT
KEY[0] => last_data_received.OUTPUTSELECT
KEY[0] => last_data_received.OUTPUTSELECT
KEY[0] => last_data_received.OUTPUTSELECT
KEY[0] => last_data_received.OUTPUTSELECT
KEY[0] => _.IN1
KEY[1] => ~NO_FANOUT~
KEY[2] => ~NO_FANOUT~
KEY[3] => ~NO_FANOUT~
PS2_CLK <> PS2_Controller:PS2.PS2_CLK
PS2_DAT <> PS2_Controller:PS2.PS2_DAT


|toplevel|PS2_Demo:U5|PS2_Controller:PS2
CLOCK_50 => CLOCK_50.IN2
reset => reset.IN2
the_command[0] => the_command_w[0].IN1
the_command[1] => the_command_w[1].IN1
the_command[2] => the_command_w[2].IN1
the_command[3] => the_command_w[3].IN1
the_command[4] => the_command_w[4].IN1
the_command[5] => the_command_w[5].IN1
the_command[6] => the_command_w[6].IN1
the_command[7] => the_command_w[7].IN1
send_command => send_command_w.IN1
PS2_CLK <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_CLK
PS2_DAT <> Altera_UP_PS2_Command_Out:PS2_Command_Out.PS2_DAT


|toplevel|PS2_Demo:U5|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In
clk => received_data_en~reg0.CLK
clk => received_data[0]~reg0.CLK
clk => received_data[1]~reg0.CLK
clk => received_data[2]~reg0.CLK
clk => received_data[3]~reg0.CLK
clk => received_data[4]~reg0.CLK
clk => received_data[5]~reg0.CLK
clk => received_data[6]~reg0.CLK
clk => received_data[7]~reg0.CLK
clk => data_shift_reg[0].CLK
clk => data_shift_reg[1].CLK
clk => data_shift_reg[2].CLK
clk => data_shift_reg[3].CLK
clk => data_shift_reg[4].CLK
clk => data_shift_reg[5].CLK
clk => data_shift_reg[6].CLK
clk => data_shift_reg[7].CLK
clk => data_count[0].CLK
clk => data_count[1].CLK
clk => data_count[2].CLK
clk => data_count[3].CLK
clk => s_ps2_receiver~1.DATAIN
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => s_ps2_receiver.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_count.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => data_shift_reg.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data.OUTPUTSELECT
reset => received_data_en.OUTPUTSELECT
wait_for_incoming_data => always1.IN1
wait_for_incoming_data => ns_ps2_receiver.DATAA
wait_for_incoming_data => ns_ps2_receiver.DATAA
start_receiving_data => always1.IN1
ps2_clk_posedge => always1.IN0
ps2_clk_posedge => always1.IN1
ps2_clk_posedge => always2.IN0
ps2_clk_posedge => always5.IN0
ps2_clk_posedge => Selector4.IN3
ps2_clk_posedge => Selector0.IN4
ps2_clk_posedge => Selector4.IN1
ps2_clk_posedge => Selector3.IN2
ps2_clk_negedge => ~NO_FANOUT~
ps2_data => data_shift_reg.DATAB
ps2_data => always1.IN1


|toplevel|PS2_Demo:U5|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
clk => error_communication_timed_out~reg0.CLK
clk => command_was_sent~reg0.CLK
clk => cur_bit[0].CLK
clk => cur_bit[1].CLK
clk => cur_bit[2].CLK
clk => cur_bit[3].CLK
clk => transfer_counter[1].CLK
clk => transfer_counter[2].CLK
clk => transfer_counter[3].CLK
clk => transfer_counter[4].CLK
clk => transfer_counter[5].CLK
clk => transfer_counter[6].CLK
clk => transfer_counter[7].CLK
clk => transfer_counter[8].CLK
clk => transfer_counter[9].CLK
clk => transfer_counter[10].CLK
clk => transfer_counter[11].CLK
clk => transfer_counter[12].CLK
clk => transfer_counter[13].CLK
clk => transfer_counter[14].CLK
clk => transfer_counter[15].CLK
clk => transfer_counter[16].CLK
clk => transfer_counter[17].CLK
clk => waiting_counter[1].CLK
clk => waiting_counter[2].CLK
clk => waiting_counter[3].CLK
clk => waiting_counter[4].CLK
clk => waiting_counter[5].CLK
clk => waiting_counter[6].CLK
clk => waiting_counter[7].CLK
clk => waiting_counter[8].CLK
clk => waiting_counter[9].CLK
clk => waiting_counter[10].CLK
clk => waiting_counter[11].CLK
clk => waiting_counter[12].CLK
clk => waiting_counter[13].CLK
clk => waiting_counter[14].CLK
clk => waiting_counter[15].CLK
clk => waiting_counter[16].CLK
clk => waiting_counter[17].CLK
clk => waiting_counter[18].CLK
clk => waiting_counter[19].CLK
clk => waiting_counter[20].CLK
clk => command_initiate_counter[1].CLK
clk => command_initiate_counter[2].CLK
clk => command_initiate_counter[3].CLK
clk => command_initiate_counter[4].CLK
clk => command_initiate_counter[5].CLK
clk => command_initiate_counter[6].CLK
clk => command_initiate_counter[7].CLK
clk => command_initiate_counter[8].CLK
clk => command_initiate_counter[9].CLK
clk => command_initiate_counter[10].CLK
clk => command_initiate_counter[11].CLK
clk => command_initiate_counter[12].CLK
clk => command_initiate_counter[13].CLK
clk => ps2_command[0].CLK
clk => ps2_command[1].CLK
clk => ps2_command[2].CLK
clk => ps2_command[3].CLK
clk => ps2_command[4].CLK
clk => ps2_command[5].CLK
clk => ps2_command[6].CLK
clk => ps2_command[7].CLK
clk => ps2_command[8].CLK
clk => s_ps2_transmitter~1.DATAIN
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => s_ps2_transmitter.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => ps2_command.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => command_initiate_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => waiting_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => transfer_counter.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => cur_bit.OUTPUTSELECT
reset => command_was_sent.OUTPUTSELECT
reset => error_communication_timed_out.OUTPUTSELECT
the_command[0] => WideXor0.IN0
the_command[0] => ps2_command.DATAB
the_command[1] => WideXor0.IN1
the_command[1] => ps2_command.DATAB
the_command[2] => WideXor0.IN2
the_command[2] => ps2_command.DATAB
the_command[3] => WideXor0.IN3
the_command[3] => ps2_command.DATAB
the_command[4] => WideXor0.IN4
the_command[4] => ps2_command.DATAB
the_command[5] => WideXor0.IN5
the_command[5] => ps2_command.DATAB
the_command[6] => WideXor0.IN6
the_command[6] => ps2_command.DATAB
the_command[7] => WideXor0.IN7
the_command[7] => ps2_command.DATAB
send_command => Selector1.IN3
send_command => Selector6.IN2
send_command => Selector7.IN6
send_command => command_was_sent.OUTPUTSELECT
send_command => error_communication_timed_out.OUTPUTSELECT
send_command => Selector0.IN1
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_posedge => Selector6.IN3
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always1.IN1
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => ns_ps2_transmitter.OUTPUTSELECT
ps2_clk_negedge => always6.IN0
ps2_clk_negedge => Selector3.IN3
ps2_clk_negedge => Selector5.IN3
PS2_CLK <> PS2_CLK
PS2_DAT <> PS2_DAT


|toplevel|PS2_Demo:U5|Hexadecimal_To_Seven_Segment:Segment0
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0


|toplevel|PS2_Demo:U5|Hexadecimal_To_Seven_Segment:Segment1
hex_number[0] => Equal0.IN3
hex_number[0] => Equal1.IN0
hex_number[0] => Equal2.IN3
hex_number[0] => Equal3.IN1
hex_number[0] => Equal4.IN3
hex_number[0] => Equal5.IN1
hex_number[0] => Equal6.IN3
hex_number[0] => Equal7.IN2
hex_number[0] => Equal8.IN1
hex_number[0] => Equal9.IN3
hex_number[0] => Equal10.IN2
hex_number[0] => Equal11.IN3
hex_number[0] => Equal12.IN2
hex_number[0] => Equal13.IN3
hex_number[0] => Equal14.IN3
hex_number[1] => Equal0.IN2
hex_number[1] => Equal1.IN3
hex_number[1] => Equal2.IN0
hex_number[1] => Equal3.IN0
hex_number[1] => Equal4.IN2
hex_number[1] => Equal5.IN3
hex_number[1] => Equal6.IN1
hex_number[1] => Equal7.IN1
hex_number[1] => Equal8.IN3
hex_number[1] => Equal9.IN1
hex_number[1] => Equal10.IN1
hex_number[1] => Equal11.IN2
hex_number[1] => Equal12.IN3
hex_number[1] => Equal13.IN2
hex_number[1] => Equal14.IN2
hex_number[2] => Equal0.IN1
hex_number[2] => Equal1.IN2
hex_number[2] => Equal2.IN2
hex_number[2] => Equal3.IN3
hex_number[2] => Equal4.IN0
hex_number[2] => Equal5.IN0
hex_number[2] => Equal6.IN0
hex_number[2] => Equal7.IN0
hex_number[2] => Equal8.IN2
hex_number[2] => Equal9.IN2
hex_number[2] => Equal10.IN3
hex_number[2] => Equal11.IN1
hex_number[2] => Equal12.IN1
hex_number[2] => Equal13.IN1
hex_number[2] => Equal14.IN1
hex_number[3] => Equal0.IN0
hex_number[3] => Equal1.IN1
hex_number[3] => Equal2.IN1
hex_number[3] => Equal3.IN2
hex_number[3] => Equal4.IN1
hex_number[3] => Equal5.IN2
hex_number[3] => Equal6.IN2
hex_number[3] => Equal7.IN3
hex_number[3] => Equal8.IN0
hex_number[3] => Equal9.IN0
hex_number[3] => Equal10.IN0
hex_number[3] => Equal11.IN0
hex_number[3] => Equal12.IN0
hex_number[3] => Equal13.IN0
hex_number[3] => Equal14.IN0


|toplevel|animation:ANIM
clock => clock.IN11
new_x[0] => old_x.DATAB
new_x[1] => old_x.DATAB
new_x[2] => old_x.DATAB
new_x[3] => old_x.DATAB
new_x[4] => old_x.DATAB
new_x[5] => old_x.DATAB
new_x[6] => old_x.DATAB
new_x[7] => old_x.DATAB
new_y[0] => old_y.DATAB
new_y[1] => old_y.DATAB
new_y[2] => old_y.DATAB
new_y[3] => old_y.DATAB
new_y[4] => old_y.DATAB
new_y[5] => old_y.DATAB
new_y[6] => old_y.DATAB
new_xg[0] => old_xg.DATAB
new_xg[1] => old_xg.DATAB
new_xg[2] => old_xg.DATAB
new_xg[3] => old_xg.DATAB
new_xg[4] => old_xg.DATAB
new_xg[5] => old_xg.DATAB
new_xg[6] => old_xg.DATAB
new_xg[7] => old_xg.DATAB
new_yg[0] => old_yg.DATAB
new_yg[1] => old_yg.DATAB
new_yg[2] => old_yg.DATAB
new_yg[3] => old_yg.DATAB
new_yg[4] => old_yg.DATAB
new_yg[5] => old_yg.DATAB
new_yg[6] => old_yg.DATAB
new_xg2[0] => old_xg2.DATAB
new_xg2[1] => old_xg2.DATAB
new_xg2[2] => old_xg2.DATAB
new_xg2[3] => old_xg2.DATAB
new_xg2[4] => old_xg2.DATAB
new_xg2[5] => old_xg2.DATAB
new_xg2[6] => old_xg2.DATAB
new_xg2[7] => old_xg2.DATAB
new_yg2[0] => old_yg2.DATAB
new_yg2[1] => old_yg2.DATAB
new_yg2[2] => old_yg2.DATAB
new_yg2[3] => old_yg2.DATAB
new_yg2[4] => old_yg2.DATAB
new_yg2[5] => old_yg2.DATAB
new_yg2[6] => old_yg2.DATAB
enable => always0.IN1
enable => always0.IN1
enable => address9[0].OUTPUTSELECT
enable => address9[1].OUTPUTSELECT
enable => address9[2].OUTPUTSELECT
enable => address9[3].OUTPUTSELECT
enable => address9[4].OUTPUTSELECT
enable => address9[5].OUTPUTSELECT
enable => address9[6].OUTPUTSELECT
enable => address7[0].OUTPUTSELECT
enable => address7[1].OUTPUTSELECT
enable => address7[2].OUTPUTSELECT
enable => address7[3].OUTPUTSELECT
enable => address7[4].OUTPUTSELECT
enable => address7[5].OUTPUTSELECT
enable => address7[6].OUTPUTSELECT
enable => address8[0].OUTPUTSELECT
enable => address8[1].OUTPUTSELECT
enable => address8[2].OUTPUTSELECT
enable => address8[3].OUTPUTSELECT
enable => address8[4].OUTPUTSELECT
enable => address8[5].OUTPUTSELECT
enable => address8[6].OUTPUTSELECT
enable => address6[0].OUTPUTSELECT
enable => address6[1].OUTPUTSELECT
enable => address6[2].OUTPUTSELECT
enable => address6[3].OUTPUTSELECT
enable => address6[4].OUTPUTSELECT
enable => address6[5].OUTPUTSELECT
enable => address6[6].OUTPUTSELECT
enable => address5[0].OUTPUTSELECT
enable => address5[1].OUTPUTSELECT
enable => address5[2].OUTPUTSELECT
enable => address5[3].OUTPUTSELECT
enable => address5[4].OUTPUTSELECT
enable => address5[5].OUTPUTSELECT
enable => address5[6].OUTPUTSELECT
enable => address4[0].OUTPUTSELECT
enable => address4[1].OUTPUTSELECT
enable => address4[2].OUTPUTSELECT
enable => address4[3].OUTPUTSELECT
enable => address4[4].OUTPUTSELECT
enable => address4[5].OUTPUTSELECT
enable => address4[6].OUTPUTSELECT
enable => address3[0].OUTPUTSELECT
enable => address3[1].OUTPUTSELECT
enable => address3[2].OUTPUTSELECT
enable => address3[3].OUTPUTSELECT
enable => address3[4].OUTPUTSELECT
enable => address3[5].OUTPUTSELECT
enable => address3[6].OUTPUTSELECT
enable => address2[0].OUTPUTSELECT
enable => address2[1].OUTPUTSELECT
enable => address2[2].OUTPUTSELECT
enable => address2[3].OUTPUTSELECT
enable => address2[4].OUTPUTSELECT
enable => address2[5].OUTPUTSELECT
enable => address2[6].OUTPUTSELECT
enable => address[0].OUTPUTSELECT
enable => address[1].OUTPUTSELECT
enable => address[2].OUTPUTSELECT
enable => address[3].OUTPUTSELECT
enable => address[4].OUTPUTSELECT
enable => address[5].OUTPUTSELECT
enable => address[6].OUTPUTSELECT
enable => vga_y[0].OUTPUTSELECT
enable => vga_y[1].OUTPUTSELECT
enable => vga_y[2].OUTPUTSELECT
enable => vga_y[3].OUTPUTSELECT
enable => vga_y[4].OUTPUTSELECT
enable => vga_y[5].OUTPUTSELECT
enable => vga_y[6].OUTPUTSELECT
enable => vga_x[0].OUTPUTSELECT
enable => vga_x[1].OUTPUTSELECT
enable => vga_x[2].OUTPUTSELECT
enable => vga_x[3].OUTPUTSELECT
enable => vga_x[4].OUTPUTSELECT
enable => vga_x[5].OUTPUTSELECT
enable => vga_x[6].OUTPUTSELECT
enable => vga_x[7].OUTPUTSELECT
enable => cntr_y[0].ACLR
enable => cntr_y[1].ACLR
enable => cntr_y[2].ACLR
enable => cntr_y[3].ACLR
enable => cntr_y[4].ACLR
enable => cntr_y[5].ACLR
enable => cntr_y[6].ACLR
enable => cntr_x[0].ACLR
enable => cntr_x[1].ACLR
enable => cntr_x[2].ACLR
enable => cntr_x[3].ACLR
enable => cntr_x[4].ACLR
enable => cntr_x[5].ACLR
enable => cntr_x[6].ACLR
enable => cntr_x[7].ACLR
enable => color[0].ALOAD
enable => color[1].ALOAD
enable => color[2].ALOAD
enable => color[3].ALOAD
enable => color[4].ALOAD
enable => color[5].ALOAD
enable => address10[0].ACLR
enable => address10[1].PRESET
enable => address10[2].ACLR
enable => address10[3].ACLR
enable => address10[4].ACLR
enable => address10[5].ACLR
enable => address10[6].ACLR
enable => stater~4.DATAIN
enable => old_yg2[0].ENA
enable => food_cntr[6].ENA
enable => food_cntr[5].ENA
enable => food_cntr[4].ENA
enable => food_cntr[3].ENA
enable => food_cntr[2].ENA
enable => food_cntr[1].ENA
enable => food_cntr[0].ENA
enable => old_x[7].ENA
enable => old_x[6].ENA
enable => old_x[5].ENA
enable => old_x[4].ENA
enable => old_x[3].ENA
enable => old_x[2].ENA
enable => old_x[1].ENA
enable => old_x[0].ENA
enable => old_y[6].ENA
enable => old_y[5].ENA
enable => old_y[4].ENA
enable => old_y[3].ENA
enable => old_y[2].ENA
enable => old_y[1].ENA
enable => old_y[0].ENA
enable => old_xg[7].ENA
enable => old_xg[6].ENA
enable => old_xg[5].ENA
enable => old_xg[4].ENA
enable => old_xg[3].ENA
enable => old_xg[2].ENA
enable => old_xg[1].ENA
enable => old_xg[0].ENA
enable => old_yg[6].ENA
enable => old_yg[5].ENA
enable => old_yg[4].ENA
enable => old_yg[3].ENA
enable => old_yg[2].ENA
enable => old_yg[1].ENA
enable => old_yg[0].ENA
enable => old_xg2[7].ENA
enable => old_xg2[6].ENA
enable => old_xg2[5].ENA
enable => old_xg2[4].ENA
enable => old_xg2[3].ENA
enable => old_xg2[2].ENA
enable => old_xg2[1].ENA
enable => old_xg2[0].ENA
enable => old_yg2[6].ENA
enable => old_yg2[5].ENA
enable => old_yg2[4].ENA
enable => old_yg2[3].ENA
enable => old_yg2[2].ENA
enable => old_yg2[1].ENA
direction[0] => Equal96.IN2
direction[0] => Equal97.IN1
direction[0] => Equal98.IN2
direction[0] => Equal99.IN1
direction[0] => Equal100.IN2
direction[1] => Equal96.IN1
direction[1] => Equal97.IN0
direction[1] => Equal98.IN1
direction[1] => Equal99.IN2
direction[1] => Equal100.IN1
direction[2] => Equal96.IN0
direction[2] => Equal97.IN2
direction[2] => Equal98.IN0
direction[2] => Equal99.IN0
direction[2] => Equal100.IN0
food_not_eaten[0] => Mux0.IN127
food_not_eaten[1] => Mux0.IN126
food_not_eaten[2] => Mux0.IN125
food_not_eaten[3] => Mux0.IN124
food_not_eaten[4] => Mux0.IN123
food_not_eaten[5] => Mux0.IN122
food_not_eaten[6] => Mux0.IN121
food_not_eaten[7] => Mux0.IN120
food_not_eaten[8] => Mux0.IN119
food_not_eaten[9] => Mux0.IN118
food_not_eaten[10] => Mux0.IN117
food_not_eaten[11] => Mux0.IN116
food_not_eaten[12] => Mux0.IN115
food_not_eaten[13] => Mux0.IN114
food_not_eaten[14] => Mux0.IN113
food_not_eaten[15] => Mux0.IN112
food_not_eaten[16] => Mux0.IN111
food_not_eaten[17] => Mux0.IN110
food_not_eaten[18] => Mux0.IN109
food_not_eaten[19] => Mux0.IN108
food_not_eaten[20] => Mux0.IN107
food_not_eaten[21] => Mux0.IN106
food_not_eaten[22] => Mux0.IN105
food_not_eaten[23] => Mux0.IN104
food_not_eaten[24] => Mux0.IN103
food_not_eaten[25] => Mux0.IN102
food_not_eaten[26] => Mux0.IN101
food_not_eaten[27] => Mux0.IN100
food_not_eaten[28] => Mux0.IN99
food_not_eaten[29] => Mux0.IN98
food_not_eaten[30] => Mux0.IN97
food_not_eaten[31] => Mux0.IN96
food_not_eaten[32] => Mux0.IN95
food_not_eaten[33] => Mux0.IN94
food_not_eaten[34] => Mux0.IN93
food_not_eaten[35] => Mux0.IN92
food_not_eaten[36] => Mux0.IN91
food_not_eaten[37] => Mux0.IN90
food_not_eaten[38] => Mux0.IN89
food_not_eaten[39] => Mux0.IN88
food_not_eaten[40] => Mux0.IN87
food_not_eaten[41] => Mux0.IN86
food_not_eaten[42] => Mux0.IN85
food_not_eaten[43] => Mux0.IN84
food_not_eaten[44] => Mux0.IN83
food_not_eaten[45] => Mux0.IN82
food_not_eaten[46] => Mux0.IN81
food_not_eaten[47] => Mux0.IN80
food_not_eaten[48] => Mux0.IN79
food_not_eaten[49] => Mux0.IN78
food_not_eaten[50] => Mux0.IN77
food_not_eaten[51] => Mux0.IN76
food_not_eaten[52] => Mux0.IN75
food_not_eaten[53] => Mux0.IN74
food_not_eaten[54] => Mux0.IN73
food_not_eaten[55] => Mux0.IN72
food_not_eaten[56] => Mux0.IN71
food_not_eaten[57] => Mux0.IN70
food_not_eaten[58] => Mux0.IN69
food_not_eaten[59] => Mux0.IN68
food_not_eaten[60] => Mux0.IN67
food_not_eaten[61] => Mux0.IN66
food_not_eaten[62] => Mux0.IN65
food_not_eaten[63] => Mux0.IN64
food_not_eaten[64] => Mux0.IN63
food_not_eaten[65] => Mux0.IN62
food_not_eaten[66] => Mux0.IN61
food_not_eaten[67] => Mux0.IN60
food_not_eaten[68] => Mux0.IN59
food_not_eaten[69] => Mux0.IN58
food_not_eaten[70] => Mux0.IN57
food_not_eaten[71] => Mux0.IN56
food_not_eaten[72] => Mux0.IN55
food_not_eaten[73] => Mux0.IN54
food_not_eaten[74] => Mux0.IN53
food_not_eaten[75] => Mux0.IN52
food_not_eaten[76] => Mux0.IN51
food_not_eaten[77] => Mux0.IN50
food_not_eaten[78] => Mux0.IN49
food_not_eaten[79] => Mux0.IN48
food_not_eaten[80] => Mux0.IN47
food_not_eaten[81] => Mux0.IN46
food_not_eaten[82] => Mux0.IN45
food_not_eaten[83] => Mux0.IN44
food_not_eaten[84] => Mux0.IN43
food_not_eaten[85] => Mux0.IN42
food_not_eaten[86] => Mux0.IN41
food_not_eaten[87] => Mux0.IN40
food_not_eaten[88] => Mux0.IN39
food_not_eaten[89] => Mux0.IN38
food_not_eaten[90] => Mux0.IN37
food_not_eaten[91] => Mux0.IN36
food_not_eaten[92] => Mux0.IN35
food_not_eaten[93] => Mux0.IN34
eatghost => color.OUTPUTSELECT
eatghost => address6.OUTPUTSELECT
eatghost => address6.OUTPUTSELECT
eatghost => address6.OUTPUTSELECT
eatghost => address6.OUTPUTSELECT
eatghost => address6.OUTPUTSELECT
eatghost => address6.OUTPUTSELECT
eatghost => address6.OUTPUTSELECT
eatghost => address8.OUTPUTSELECT
eatghost => address8.OUTPUTSELECT
eatghost => address8.OUTPUTSELECT
eatghost => address8.OUTPUTSELECT
eatghost => address8.OUTPUTSELECT
eatghost => address8.OUTPUTSELECT
eatghost => address8.OUTPUTSELECT
eatghost => color.OUTPUTSELECT
eatghost => color.OUTPUTSELECT
eatghost => color.OUTPUTSELECT
eatghost => color.OUTPUTSELECT
eatghost => color.OUTPUTSELECT
eatghost => color.OUTPUTSELECT
eatghost => color.OUTPUTSELECT
eatghost => color.OUTPUTSELECT
eatghost => color.OUTPUTSELECT
eatghost => color.OUTPUTSELECT
eatghost => color.OUTPUTSELECT
eatghost => color.OUTPUTSELECT
eatghost => color.OUTPUTSELECT
eatghost => address7.OUTPUTSELECT
eatghost => address7.OUTPUTSELECT
eatghost => address7.OUTPUTSELECT
eatghost => address7.OUTPUTSELECT
eatghost => address7.OUTPUTSELECT
eatghost => address7.OUTPUTSELECT
eatghost => address7.OUTPUTSELECT
eatghost => address9.OUTPUTSELECT
eatghost => address9.OUTPUTSELECT
eatghost => address9.OUTPUTSELECT
eatghost => address9.OUTPUTSELECT
eatghost => address9.OUTPUTSELECT
eatghost => address9.OUTPUTSELECT
eatghost => address9.OUTPUTSELECT
cherry => stater.OUTPUTSELECT
cherry => stater.OUTPUTSELECT
cherry => stater.OUTPUTSELECT
cherry => stater.OUTPUTSELECT
cherry => stater.OUTPUTSELECT
cherry => stater.OUTPUTSELECT
cherry => stater.OUTPUTSELECT
cherry => stater.OUTPUTSELECT
cherry => stater.OUTPUTSELECT
cherry => color.OUTPUTSELECT
cherry => color.OUTPUTSELECT
cherry => color.OUTPUTSELECT
cherry => color.OUTPUTSELECT
cherry => color.OUTPUTSELECT
cherry => color.OUTPUTSELECT
cherry => cntr_x.OUTPUTSELECT
cherry => cntr_x.OUTPUTSELECT
cherry => cntr_x.OUTPUTSELECT
cherry => cntr_x.OUTPUTSELECT
cherry => cntr_x.OUTPUTSELECT
cherry => cntr_x.OUTPUTSELECT
cherry => cntr_x.OUTPUTSELECT
cherry => cntr_x.OUTPUTSELECT
cherry => cntr_y.OUTPUTSELECT
cherry => cntr_y.OUTPUTSELECT
cherry => cntr_y.OUTPUTSELECT
cherry => cntr_y.OUTPUTSELECT
cherry => cntr_y.OUTPUTSELECT
cherry => cntr_y.OUTPUTSELECT
cherry => cntr_y.OUTPUTSELECT
cherry => food_cntr.OUTPUTSELECT
cherry => food_cntr.OUTPUTSELECT
cherry => food_cntr.OUTPUTSELECT
cherry => food_cntr.OUTPUTSELECT
cherry => food_cntr.OUTPUTSELECT
cherry => food_cntr.OUTPUTSELECT
cherry => food_cntr.OUTPUTSELECT
cherry => vga_x.OUTPUTSELECT
cherry => vga_x.OUTPUTSELECT
cherry => vga_x.OUTPUTSELECT
cherry => vga_x.OUTPUTSELECT
cherry => vga_x.OUTPUTSELECT
cherry => vga_x.OUTPUTSELECT
cherry => vga_x.OUTPUTSELECT
cherry => vga_x.OUTPUTSELECT
cherry => vga_y.OUTPUTSELECT
cherry => vga_y.OUTPUTSELECT
cherry => vga_y.OUTPUTSELECT
cherry => vga_y.OUTPUTSELECT
cherry => vga_y.OUTPUTSELECT
cherry => vga_y.OUTPUTSELECT
cherry => vga_y.OUTPUTSELECT
cherry => address10.OUTPUTSELECT
cherry => address10.OUTPUTSELECT
cherry => address10.OUTPUTSELECT
cherry => address10.OUTPUTSELECT
cherry => address10.OUTPUTSELECT
cherry => address10.OUTPUTSELECT
cherry => address10.OUTPUTSELECT
pacpill[0] => food_cntr.OUTPUTSELECT
pacpill[0] => food_cntr.OUTPUTSELECT
pacpill[0] => food_cntr.OUTPUTSELECT
pacpill[0] => food_cntr.OUTPUTSELECT
pacpill[0] => food_cntr.OUTPUTSELECT
pacpill[0] => food_cntr.OUTPUTSELECT
pacpill[0] => food_cntr.OUTPUTSELECT
pacpill[0] => cntr_x.OUTPUTSELECT
pacpill[0] => cntr_x.OUTPUTSELECT
pacpill[0] => cntr_x.OUTPUTSELECT
pacpill[0] => cntr_x.OUTPUTSELECT
pacpill[0] => cntr_x.OUTPUTSELECT
pacpill[0] => cntr_x.OUTPUTSELECT
pacpill[0] => cntr_x.OUTPUTSELECT
pacpill[0] => cntr_x.OUTPUTSELECT
pacpill[0] => cntr_y.OUTPUTSELECT
pacpill[0] => cntr_y.OUTPUTSELECT
pacpill[0] => cntr_y.OUTPUTSELECT
pacpill[0] => cntr_y.OUTPUTSELECT
pacpill[0] => cntr_y.OUTPUTSELECT
pacpill[0] => cntr_y.OUTPUTSELECT
pacpill[0] => cntr_y.OUTPUTSELECT
pacpill[0] => vga_x.OUTPUTSELECT
pacpill[0] => vga_x.OUTPUTSELECT
pacpill[0] => vga_x.OUTPUTSELECT
pacpill[0] => vga_x.OUTPUTSELECT
pacpill[0] => vga_x.OUTPUTSELECT
pacpill[0] => vga_x.OUTPUTSELECT
pacpill[0] => vga_x.OUTPUTSELECT
pacpill[0] => vga_x.OUTPUTSELECT
pacpill[0] => vga_y.OUTPUTSELECT
pacpill[0] => vga_y.OUTPUTSELECT
pacpill[0] => vga_y.OUTPUTSELECT
pacpill[0] => vga_y.OUTPUTSELECT
pacpill[0] => vga_y.OUTPUTSELECT
pacpill[0] => vga_y.OUTPUTSELECT
pacpill[0] => vga_y.OUTPUTSELECT
pacpill[0] => color.OUTPUTSELECT
pacpill[0] => color.OUTPUTSELECT
pacpill[0] => color.OUTPUTSELECT
pacpill[0] => color.OUTPUTSELECT
pacpill[0] => color.OUTPUTSELECT
pacpill[0] => color.OUTPUTSELECT
pacpill[1] => food_cntr.OUTPUTSELECT
pacpill[1] => food_cntr.OUTPUTSELECT
pacpill[1] => food_cntr.OUTPUTSELECT
pacpill[1] => food_cntr.OUTPUTSELECT
pacpill[1] => food_cntr.OUTPUTSELECT
pacpill[1] => food_cntr.OUTPUTSELECT
pacpill[1] => food_cntr.OUTPUTSELECT
pacpill[1] => cntr_x.OUTPUTSELECT
pacpill[1] => cntr_x.OUTPUTSELECT
pacpill[1] => cntr_x.OUTPUTSELECT
pacpill[1] => cntr_x.OUTPUTSELECT
pacpill[1] => cntr_x.OUTPUTSELECT
pacpill[1] => cntr_x.OUTPUTSELECT
pacpill[1] => cntr_x.OUTPUTSELECT
pacpill[1] => cntr_x.OUTPUTSELECT
pacpill[1] => cntr_y.OUTPUTSELECT
pacpill[1] => cntr_y.OUTPUTSELECT
pacpill[1] => cntr_y.OUTPUTSELECT
pacpill[1] => cntr_y.OUTPUTSELECT
pacpill[1] => cntr_y.OUTPUTSELECT
pacpill[1] => cntr_y.OUTPUTSELECT
pacpill[1] => cntr_y.OUTPUTSELECT
pacpill[1] => vga_x.OUTPUTSELECT
pacpill[1] => vga_x.OUTPUTSELECT
pacpill[1] => vga_x.OUTPUTSELECT
pacpill[1] => vga_x.OUTPUTSELECT
pacpill[1] => vga_x.OUTPUTSELECT
pacpill[1] => vga_x.OUTPUTSELECT
pacpill[1] => vga_x.OUTPUTSELECT
pacpill[1] => vga_x.OUTPUTSELECT
pacpill[1] => vga_y.OUTPUTSELECT
pacpill[1] => vga_y.OUTPUTSELECT
pacpill[1] => vga_y.OUTPUTSELECT
pacpill[1] => vga_y.OUTPUTSELECT
pacpill[1] => vga_y.OUTPUTSELECT
pacpill[1] => vga_y.OUTPUTSELECT
pacpill[1] => vga_y.OUTPUTSELECT
pacpill[1] => color.OUTPUTSELECT
pacpill[1] => color.OUTPUTSELECT
pacpill[1] => color.OUTPUTSELECT
pacpill[1] => color.OUTPUTSELECT
pacpill[1] => color.OUTPUTSELECT
pacpill[1] => color.OUTPUTSELECT


|toplevel|animation:ANIM|vga_adapter:VGA
resetn => resetn.IN1
clock => clock.IN2
colour[0] => colour[0].IN1
colour[1] => colour[1].IN1
colour[2] => colour[2].IN1
colour[3] => colour[3].IN1
colour[4] => colour[4].IN1
colour[5] => colour[5].IN1
x[0] => x[0].IN1
x[1] => x[1].IN1
x[2] => x[2].IN1
x[3] => x[3].IN1
x[4] => x[4].IN1
x[5] => x[5].IN1
x[6] => x[6].IN1
x[7] => x[7].IN1
y[0] => y[0].IN1
y[1] => y[1].IN1
y[2] => y[2].IN1
y[3] => y[3].IN1
y[4] => y[4].IN1
y[5] => y[5].IN1
y[6] => y[6].IN1
plot => writeEn.IN1


|toplevel|animation:ANIM|vga_adapter:VGA|vga_address_translator:user_input_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4


|toplevel|animation:ANIM|vga_adapter:VGA|altsyncram:VideoMemory
wren_a => altsyncram_c3h1:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_c3h1:auto_generated.data_a[0]
data_a[1] => altsyncram_c3h1:auto_generated.data_a[1]
data_a[2] => altsyncram_c3h1:auto_generated.data_a[2]
data_a[3] => altsyncram_c3h1:auto_generated.data_a[3]
data_a[4] => altsyncram_c3h1:auto_generated.data_a[4]
data_a[5] => altsyncram_c3h1:auto_generated.data_a[5]
data_b[0] => ~NO_FANOUT~
data_b[1] => ~NO_FANOUT~
data_b[2] => ~NO_FANOUT~
data_b[3] => ~NO_FANOUT~
data_b[4] => ~NO_FANOUT~
data_b[5] => ~NO_FANOUT~
address_a[0] => altsyncram_c3h1:auto_generated.address_a[0]
address_a[1] => altsyncram_c3h1:auto_generated.address_a[1]
address_a[2] => altsyncram_c3h1:auto_generated.address_a[2]
address_a[3] => altsyncram_c3h1:auto_generated.address_a[3]
address_a[4] => altsyncram_c3h1:auto_generated.address_a[4]
address_a[5] => altsyncram_c3h1:auto_generated.address_a[5]
address_a[6] => altsyncram_c3h1:auto_generated.address_a[6]
address_a[7] => altsyncram_c3h1:auto_generated.address_a[7]
address_a[8] => altsyncram_c3h1:auto_generated.address_a[8]
address_a[9] => altsyncram_c3h1:auto_generated.address_a[9]
address_a[10] => altsyncram_c3h1:auto_generated.address_a[10]
address_a[11] => altsyncram_c3h1:auto_generated.address_a[11]
address_a[12] => altsyncram_c3h1:auto_generated.address_a[12]
address_a[13] => altsyncram_c3h1:auto_generated.address_a[13]
address_a[14] => altsyncram_c3h1:auto_generated.address_a[14]
address_b[0] => altsyncram_c3h1:auto_generated.address_b[0]
address_b[1] => altsyncram_c3h1:auto_generated.address_b[1]
address_b[2] => altsyncram_c3h1:auto_generated.address_b[2]
address_b[3] => altsyncram_c3h1:auto_generated.address_b[3]
address_b[4] => altsyncram_c3h1:auto_generated.address_b[4]
address_b[5] => altsyncram_c3h1:auto_generated.address_b[5]
address_b[6] => altsyncram_c3h1:auto_generated.address_b[6]
address_b[7] => altsyncram_c3h1:auto_generated.address_b[7]
address_b[8] => altsyncram_c3h1:auto_generated.address_b[8]
address_b[9] => altsyncram_c3h1:auto_generated.address_b[9]
address_b[10] => altsyncram_c3h1:auto_generated.address_b[10]
address_b[11] => altsyncram_c3h1:auto_generated.address_b[11]
address_b[12] => altsyncram_c3h1:auto_generated.address_b[12]
address_b[13] => altsyncram_c3h1:auto_generated.address_b[13]
address_b[14] => altsyncram_c3h1:auto_generated.address_b[14]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_c3h1:auto_generated.clock0
clock1 => altsyncram_c3h1:auto_generated.clock1
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|toplevel|animation:ANIM|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3h1:auto_generated
address_a[0] => altsyncram_ctr1:altsyncram1.address_b[0]
address_a[1] => altsyncram_ctr1:altsyncram1.address_b[1]
address_a[2] => altsyncram_ctr1:altsyncram1.address_b[2]
address_a[3] => altsyncram_ctr1:altsyncram1.address_b[3]
address_a[4] => altsyncram_ctr1:altsyncram1.address_b[4]
address_a[5] => altsyncram_ctr1:altsyncram1.address_b[5]
address_a[6] => altsyncram_ctr1:altsyncram1.address_b[6]
address_a[7] => altsyncram_ctr1:altsyncram1.address_b[7]
address_a[8] => altsyncram_ctr1:altsyncram1.address_b[8]
address_a[9] => altsyncram_ctr1:altsyncram1.address_b[9]
address_a[10] => altsyncram_ctr1:altsyncram1.address_b[10]
address_a[11] => altsyncram_ctr1:altsyncram1.address_b[11]
address_a[12] => altsyncram_ctr1:altsyncram1.address_b[12]
address_a[13] => altsyncram_ctr1:altsyncram1.address_b[13]
address_a[14] => altsyncram_ctr1:altsyncram1.address_b[14]
address_b[0] => altsyncram_ctr1:altsyncram1.address_a[0]
address_b[1] => altsyncram_ctr1:altsyncram1.address_a[1]
address_b[2] => altsyncram_ctr1:altsyncram1.address_a[2]
address_b[3] => altsyncram_ctr1:altsyncram1.address_a[3]
address_b[4] => altsyncram_ctr1:altsyncram1.address_a[4]
address_b[5] => altsyncram_ctr1:altsyncram1.address_a[5]
address_b[6] => altsyncram_ctr1:altsyncram1.address_a[6]
address_b[7] => altsyncram_ctr1:altsyncram1.address_a[7]
address_b[8] => altsyncram_ctr1:altsyncram1.address_a[8]
address_b[9] => altsyncram_ctr1:altsyncram1.address_a[9]
address_b[10] => altsyncram_ctr1:altsyncram1.address_a[10]
address_b[11] => altsyncram_ctr1:altsyncram1.address_a[11]
address_b[12] => altsyncram_ctr1:altsyncram1.address_a[12]
address_b[13] => altsyncram_ctr1:altsyncram1.address_a[13]
address_b[14] => altsyncram_ctr1:altsyncram1.address_a[14]
clock0 => altsyncram_ctr1:altsyncram1.clock1
clock1 => altsyncram_ctr1:altsyncram1.clock0
data_a[0] => altsyncram_ctr1:altsyncram1.data_b[0]
data_a[1] => altsyncram_ctr1:altsyncram1.data_b[1]
data_a[2] => altsyncram_ctr1:altsyncram1.data_b[2]
data_a[3] => altsyncram_ctr1:altsyncram1.data_b[3]
data_a[4] => altsyncram_ctr1:altsyncram1.data_b[4]
data_a[5] => altsyncram_ctr1:altsyncram1.data_b[5]
wren_a => altsyncram_ctr1:altsyncram1.clocken1
wren_a => altsyncram_ctr1:altsyncram1.wren_b


|toplevel|animation:ANIM|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3h1:auto_generated|altsyncram_ctr1:altsyncram1
address_a[0] => ram_block2a0.PORTAADDR
address_a[0] => ram_block2a1.PORTAADDR
address_a[0] => ram_block2a2.PORTAADDR
address_a[0] => ram_block2a3.PORTAADDR
address_a[0] => ram_block2a4.PORTAADDR
address_a[0] => ram_block2a5.PORTAADDR
address_a[0] => ram_block2a6.PORTAADDR
address_a[0] => ram_block2a7.PORTAADDR
address_a[0] => ram_block2a8.PORTAADDR
address_a[0] => ram_block2a9.PORTAADDR
address_a[0] => ram_block2a10.PORTAADDR
address_a[0] => ram_block2a11.PORTAADDR
address_a[0] => ram_block2a12.PORTAADDR
address_a[0] => ram_block2a13.PORTAADDR
address_a[0] => ram_block2a14.PORTAADDR
address_a[0] => ram_block2a15.PORTAADDR
address_a[0] => ram_block2a16.PORTAADDR
address_a[0] => ram_block2a17.PORTAADDR
address_a[0] => ram_block2a18.PORTAADDR
address_a[0] => ram_block2a19.PORTAADDR
address_a[0] => ram_block2a20.PORTAADDR
address_a[0] => ram_block2a21.PORTAADDR
address_a[0] => ram_block2a22.PORTAADDR
address_a[0] => ram_block2a23.PORTAADDR
address_a[0] => ram_block2a24.PORTAADDR
address_a[0] => ram_block2a25.PORTAADDR
address_a[0] => ram_block2a26.PORTAADDR
address_a[0] => ram_block2a27.PORTAADDR
address_a[0] => ram_block2a28.PORTAADDR
address_a[0] => ram_block2a29.PORTAADDR
address_a[1] => ram_block2a0.PORTAADDR1
address_a[1] => ram_block2a1.PORTAADDR1
address_a[1] => ram_block2a2.PORTAADDR1
address_a[1] => ram_block2a3.PORTAADDR1
address_a[1] => ram_block2a4.PORTAADDR1
address_a[1] => ram_block2a5.PORTAADDR1
address_a[1] => ram_block2a6.PORTAADDR1
address_a[1] => ram_block2a7.PORTAADDR1
address_a[1] => ram_block2a8.PORTAADDR1
address_a[1] => ram_block2a9.PORTAADDR1
address_a[1] => ram_block2a10.PORTAADDR1
address_a[1] => ram_block2a11.PORTAADDR1
address_a[1] => ram_block2a12.PORTAADDR1
address_a[1] => ram_block2a13.PORTAADDR1
address_a[1] => ram_block2a14.PORTAADDR1
address_a[1] => ram_block2a15.PORTAADDR1
address_a[1] => ram_block2a16.PORTAADDR1
address_a[1] => ram_block2a17.PORTAADDR1
address_a[1] => ram_block2a18.PORTAADDR1
address_a[1] => ram_block2a19.PORTAADDR1
address_a[1] => ram_block2a20.PORTAADDR1
address_a[1] => ram_block2a21.PORTAADDR1
address_a[1] => ram_block2a22.PORTAADDR1
address_a[1] => ram_block2a23.PORTAADDR1
address_a[1] => ram_block2a24.PORTAADDR1
address_a[1] => ram_block2a25.PORTAADDR1
address_a[1] => ram_block2a26.PORTAADDR1
address_a[1] => ram_block2a27.PORTAADDR1
address_a[1] => ram_block2a28.PORTAADDR1
address_a[1] => ram_block2a29.PORTAADDR1
address_a[2] => ram_block2a0.PORTAADDR2
address_a[2] => ram_block2a1.PORTAADDR2
address_a[2] => ram_block2a2.PORTAADDR2
address_a[2] => ram_block2a3.PORTAADDR2
address_a[2] => ram_block2a4.PORTAADDR2
address_a[2] => ram_block2a5.PORTAADDR2
address_a[2] => ram_block2a6.PORTAADDR2
address_a[2] => ram_block2a7.PORTAADDR2
address_a[2] => ram_block2a8.PORTAADDR2
address_a[2] => ram_block2a9.PORTAADDR2
address_a[2] => ram_block2a10.PORTAADDR2
address_a[2] => ram_block2a11.PORTAADDR2
address_a[2] => ram_block2a12.PORTAADDR2
address_a[2] => ram_block2a13.PORTAADDR2
address_a[2] => ram_block2a14.PORTAADDR2
address_a[2] => ram_block2a15.PORTAADDR2
address_a[2] => ram_block2a16.PORTAADDR2
address_a[2] => ram_block2a17.PORTAADDR2
address_a[2] => ram_block2a18.PORTAADDR2
address_a[2] => ram_block2a19.PORTAADDR2
address_a[2] => ram_block2a20.PORTAADDR2
address_a[2] => ram_block2a21.PORTAADDR2
address_a[2] => ram_block2a22.PORTAADDR2
address_a[2] => ram_block2a23.PORTAADDR2
address_a[2] => ram_block2a24.PORTAADDR2
address_a[2] => ram_block2a25.PORTAADDR2
address_a[2] => ram_block2a26.PORTAADDR2
address_a[2] => ram_block2a27.PORTAADDR2
address_a[2] => ram_block2a28.PORTAADDR2
address_a[2] => ram_block2a29.PORTAADDR2
address_a[3] => ram_block2a0.PORTAADDR3
address_a[3] => ram_block2a1.PORTAADDR3
address_a[3] => ram_block2a2.PORTAADDR3
address_a[3] => ram_block2a3.PORTAADDR3
address_a[3] => ram_block2a4.PORTAADDR3
address_a[3] => ram_block2a5.PORTAADDR3
address_a[3] => ram_block2a6.PORTAADDR3
address_a[3] => ram_block2a7.PORTAADDR3
address_a[3] => ram_block2a8.PORTAADDR3
address_a[3] => ram_block2a9.PORTAADDR3
address_a[3] => ram_block2a10.PORTAADDR3
address_a[3] => ram_block2a11.PORTAADDR3
address_a[3] => ram_block2a12.PORTAADDR3
address_a[3] => ram_block2a13.PORTAADDR3
address_a[3] => ram_block2a14.PORTAADDR3
address_a[3] => ram_block2a15.PORTAADDR3
address_a[3] => ram_block2a16.PORTAADDR3
address_a[3] => ram_block2a17.PORTAADDR3
address_a[3] => ram_block2a18.PORTAADDR3
address_a[3] => ram_block2a19.PORTAADDR3
address_a[3] => ram_block2a20.PORTAADDR3
address_a[3] => ram_block2a21.PORTAADDR3
address_a[3] => ram_block2a22.PORTAADDR3
address_a[3] => ram_block2a23.PORTAADDR3
address_a[3] => ram_block2a24.PORTAADDR3
address_a[3] => ram_block2a25.PORTAADDR3
address_a[3] => ram_block2a26.PORTAADDR3
address_a[3] => ram_block2a27.PORTAADDR3
address_a[3] => ram_block2a28.PORTAADDR3
address_a[3] => ram_block2a29.PORTAADDR3
address_a[4] => ram_block2a0.PORTAADDR4
address_a[4] => ram_block2a1.PORTAADDR4
address_a[4] => ram_block2a2.PORTAADDR4
address_a[4] => ram_block2a3.PORTAADDR4
address_a[4] => ram_block2a4.PORTAADDR4
address_a[4] => ram_block2a5.PORTAADDR4
address_a[4] => ram_block2a6.PORTAADDR4
address_a[4] => ram_block2a7.PORTAADDR4
address_a[4] => ram_block2a8.PORTAADDR4
address_a[4] => ram_block2a9.PORTAADDR4
address_a[4] => ram_block2a10.PORTAADDR4
address_a[4] => ram_block2a11.PORTAADDR4
address_a[4] => ram_block2a12.PORTAADDR4
address_a[4] => ram_block2a13.PORTAADDR4
address_a[4] => ram_block2a14.PORTAADDR4
address_a[4] => ram_block2a15.PORTAADDR4
address_a[4] => ram_block2a16.PORTAADDR4
address_a[4] => ram_block2a17.PORTAADDR4
address_a[4] => ram_block2a18.PORTAADDR4
address_a[4] => ram_block2a19.PORTAADDR4
address_a[4] => ram_block2a20.PORTAADDR4
address_a[4] => ram_block2a21.PORTAADDR4
address_a[4] => ram_block2a22.PORTAADDR4
address_a[4] => ram_block2a23.PORTAADDR4
address_a[4] => ram_block2a24.PORTAADDR4
address_a[4] => ram_block2a25.PORTAADDR4
address_a[4] => ram_block2a26.PORTAADDR4
address_a[4] => ram_block2a27.PORTAADDR4
address_a[4] => ram_block2a28.PORTAADDR4
address_a[4] => ram_block2a29.PORTAADDR4
address_a[5] => ram_block2a0.PORTAADDR5
address_a[5] => ram_block2a1.PORTAADDR5
address_a[5] => ram_block2a2.PORTAADDR5
address_a[5] => ram_block2a3.PORTAADDR5
address_a[5] => ram_block2a4.PORTAADDR5
address_a[5] => ram_block2a5.PORTAADDR5
address_a[5] => ram_block2a6.PORTAADDR5
address_a[5] => ram_block2a7.PORTAADDR5
address_a[5] => ram_block2a8.PORTAADDR5
address_a[5] => ram_block2a9.PORTAADDR5
address_a[5] => ram_block2a10.PORTAADDR5
address_a[5] => ram_block2a11.PORTAADDR5
address_a[5] => ram_block2a12.PORTAADDR5
address_a[5] => ram_block2a13.PORTAADDR5
address_a[5] => ram_block2a14.PORTAADDR5
address_a[5] => ram_block2a15.PORTAADDR5
address_a[5] => ram_block2a16.PORTAADDR5
address_a[5] => ram_block2a17.PORTAADDR5
address_a[5] => ram_block2a18.PORTAADDR5
address_a[5] => ram_block2a19.PORTAADDR5
address_a[5] => ram_block2a20.PORTAADDR5
address_a[5] => ram_block2a21.PORTAADDR5
address_a[5] => ram_block2a22.PORTAADDR5
address_a[5] => ram_block2a23.PORTAADDR5
address_a[5] => ram_block2a24.PORTAADDR5
address_a[5] => ram_block2a25.PORTAADDR5
address_a[5] => ram_block2a26.PORTAADDR5
address_a[5] => ram_block2a27.PORTAADDR5
address_a[5] => ram_block2a28.PORTAADDR5
address_a[5] => ram_block2a29.PORTAADDR5
address_a[6] => ram_block2a0.PORTAADDR6
address_a[6] => ram_block2a1.PORTAADDR6
address_a[6] => ram_block2a2.PORTAADDR6
address_a[6] => ram_block2a3.PORTAADDR6
address_a[6] => ram_block2a4.PORTAADDR6
address_a[6] => ram_block2a5.PORTAADDR6
address_a[6] => ram_block2a6.PORTAADDR6
address_a[6] => ram_block2a7.PORTAADDR6
address_a[6] => ram_block2a8.PORTAADDR6
address_a[6] => ram_block2a9.PORTAADDR6
address_a[6] => ram_block2a10.PORTAADDR6
address_a[6] => ram_block2a11.PORTAADDR6
address_a[6] => ram_block2a12.PORTAADDR6
address_a[6] => ram_block2a13.PORTAADDR6
address_a[6] => ram_block2a14.PORTAADDR6
address_a[6] => ram_block2a15.PORTAADDR6
address_a[6] => ram_block2a16.PORTAADDR6
address_a[6] => ram_block2a17.PORTAADDR6
address_a[6] => ram_block2a18.PORTAADDR6
address_a[6] => ram_block2a19.PORTAADDR6
address_a[6] => ram_block2a20.PORTAADDR6
address_a[6] => ram_block2a21.PORTAADDR6
address_a[6] => ram_block2a22.PORTAADDR6
address_a[6] => ram_block2a23.PORTAADDR6
address_a[6] => ram_block2a24.PORTAADDR6
address_a[6] => ram_block2a25.PORTAADDR6
address_a[6] => ram_block2a26.PORTAADDR6
address_a[6] => ram_block2a27.PORTAADDR6
address_a[6] => ram_block2a28.PORTAADDR6
address_a[6] => ram_block2a29.PORTAADDR6
address_a[7] => ram_block2a0.PORTAADDR7
address_a[7] => ram_block2a1.PORTAADDR7
address_a[7] => ram_block2a2.PORTAADDR7
address_a[7] => ram_block2a3.PORTAADDR7
address_a[7] => ram_block2a4.PORTAADDR7
address_a[7] => ram_block2a5.PORTAADDR7
address_a[7] => ram_block2a6.PORTAADDR7
address_a[7] => ram_block2a7.PORTAADDR7
address_a[7] => ram_block2a8.PORTAADDR7
address_a[7] => ram_block2a9.PORTAADDR7
address_a[7] => ram_block2a10.PORTAADDR7
address_a[7] => ram_block2a11.PORTAADDR7
address_a[7] => ram_block2a12.PORTAADDR7
address_a[7] => ram_block2a13.PORTAADDR7
address_a[7] => ram_block2a14.PORTAADDR7
address_a[7] => ram_block2a15.PORTAADDR7
address_a[7] => ram_block2a16.PORTAADDR7
address_a[7] => ram_block2a17.PORTAADDR7
address_a[7] => ram_block2a18.PORTAADDR7
address_a[7] => ram_block2a19.PORTAADDR7
address_a[7] => ram_block2a20.PORTAADDR7
address_a[7] => ram_block2a21.PORTAADDR7
address_a[7] => ram_block2a22.PORTAADDR7
address_a[7] => ram_block2a23.PORTAADDR7
address_a[7] => ram_block2a24.PORTAADDR7
address_a[7] => ram_block2a25.PORTAADDR7
address_a[7] => ram_block2a26.PORTAADDR7
address_a[7] => ram_block2a27.PORTAADDR7
address_a[7] => ram_block2a28.PORTAADDR7
address_a[7] => ram_block2a29.PORTAADDR7
address_a[8] => ram_block2a0.PORTAADDR8
address_a[8] => ram_block2a1.PORTAADDR8
address_a[8] => ram_block2a2.PORTAADDR8
address_a[8] => ram_block2a3.PORTAADDR8
address_a[8] => ram_block2a4.PORTAADDR8
address_a[8] => ram_block2a5.PORTAADDR8
address_a[8] => ram_block2a6.PORTAADDR8
address_a[8] => ram_block2a7.PORTAADDR8
address_a[8] => ram_block2a8.PORTAADDR8
address_a[8] => ram_block2a9.PORTAADDR8
address_a[8] => ram_block2a10.PORTAADDR8
address_a[8] => ram_block2a11.PORTAADDR8
address_a[8] => ram_block2a12.PORTAADDR8
address_a[8] => ram_block2a13.PORTAADDR8
address_a[8] => ram_block2a14.PORTAADDR8
address_a[8] => ram_block2a15.PORTAADDR8
address_a[8] => ram_block2a16.PORTAADDR8
address_a[8] => ram_block2a17.PORTAADDR8
address_a[8] => ram_block2a18.PORTAADDR8
address_a[8] => ram_block2a19.PORTAADDR8
address_a[8] => ram_block2a20.PORTAADDR8
address_a[8] => ram_block2a21.PORTAADDR8
address_a[8] => ram_block2a22.PORTAADDR8
address_a[8] => ram_block2a23.PORTAADDR8
address_a[8] => ram_block2a24.PORTAADDR8
address_a[8] => ram_block2a25.PORTAADDR8
address_a[8] => ram_block2a26.PORTAADDR8
address_a[8] => ram_block2a27.PORTAADDR8
address_a[8] => ram_block2a28.PORTAADDR8
address_a[8] => ram_block2a29.PORTAADDR8
address_a[9] => ram_block2a0.PORTAADDR9
address_a[9] => ram_block2a1.PORTAADDR9
address_a[9] => ram_block2a2.PORTAADDR9
address_a[9] => ram_block2a3.PORTAADDR9
address_a[9] => ram_block2a4.PORTAADDR9
address_a[9] => ram_block2a5.PORTAADDR9
address_a[9] => ram_block2a6.PORTAADDR9
address_a[9] => ram_block2a7.PORTAADDR9
address_a[9] => ram_block2a8.PORTAADDR9
address_a[9] => ram_block2a9.PORTAADDR9
address_a[9] => ram_block2a10.PORTAADDR9
address_a[9] => ram_block2a11.PORTAADDR9
address_a[9] => ram_block2a12.PORTAADDR9
address_a[9] => ram_block2a13.PORTAADDR9
address_a[9] => ram_block2a14.PORTAADDR9
address_a[9] => ram_block2a15.PORTAADDR9
address_a[9] => ram_block2a16.PORTAADDR9
address_a[9] => ram_block2a17.PORTAADDR9
address_a[9] => ram_block2a18.PORTAADDR9
address_a[9] => ram_block2a19.PORTAADDR9
address_a[9] => ram_block2a20.PORTAADDR9
address_a[9] => ram_block2a21.PORTAADDR9
address_a[9] => ram_block2a22.PORTAADDR9
address_a[9] => ram_block2a23.PORTAADDR9
address_a[9] => ram_block2a24.PORTAADDR9
address_a[9] => ram_block2a25.PORTAADDR9
address_a[9] => ram_block2a26.PORTAADDR9
address_a[9] => ram_block2a27.PORTAADDR9
address_a[9] => ram_block2a28.PORTAADDR9
address_a[9] => ram_block2a29.PORTAADDR9
address_a[10] => ram_block2a0.PORTAADDR10
address_a[10] => ram_block2a1.PORTAADDR10
address_a[10] => ram_block2a2.PORTAADDR10
address_a[10] => ram_block2a3.PORTAADDR10
address_a[10] => ram_block2a4.PORTAADDR10
address_a[10] => ram_block2a5.PORTAADDR10
address_a[10] => ram_block2a6.PORTAADDR10
address_a[10] => ram_block2a7.PORTAADDR10
address_a[10] => ram_block2a8.PORTAADDR10
address_a[10] => ram_block2a9.PORTAADDR10
address_a[10] => ram_block2a10.PORTAADDR10
address_a[10] => ram_block2a11.PORTAADDR10
address_a[10] => ram_block2a12.PORTAADDR10
address_a[10] => ram_block2a13.PORTAADDR10
address_a[10] => ram_block2a14.PORTAADDR10
address_a[10] => ram_block2a15.PORTAADDR10
address_a[10] => ram_block2a16.PORTAADDR10
address_a[10] => ram_block2a17.PORTAADDR10
address_a[10] => ram_block2a18.PORTAADDR10
address_a[10] => ram_block2a19.PORTAADDR10
address_a[10] => ram_block2a20.PORTAADDR10
address_a[10] => ram_block2a21.PORTAADDR10
address_a[10] => ram_block2a22.PORTAADDR10
address_a[10] => ram_block2a23.PORTAADDR10
address_a[10] => ram_block2a24.PORTAADDR10
address_a[10] => ram_block2a25.PORTAADDR10
address_a[10] => ram_block2a26.PORTAADDR10
address_a[10] => ram_block2a27.PORTAADDR10
address_a[10] => ram_block2a28.PORTAADDR10
address_a[10] => ram_block2a29.PORTAADDR10
address_a[11] => ram_block2a0.PORTAADDR11
address_a[11] => ram_block2a1.PORTAADDR11
address_a[11] => ram_block2a2.PORTAADDR11
address_a[11] => ram_block2a3.PORTAADDR11
address_a[11] => ram_block2a4.PORTAADDR11
address_a[11] => ram_block2a5.PORTAADDR11
address_a[11] => ram_block2a6.PORTAADDR11
address_a[11] => ram_block2a7.PORTAADDR11
address_a[11] => ram_block2a8.PORTAADDR11
address_a[11] => ram_block2a9.PORTAADDR11
address_a[11] => ram_block2a10.PORTAADDR11
address_a[11] => ram_block2a11.PORTAADDR11
address_a[11] => ram_block2a12.PORTAADDR11
address_a[11] => ram_block2a13.PORTAADDR11
address_a[11] => ram_block2a14.PORTAADDR11
address_a[11] => ram_block2a15.PORTAADDR11
address_a[11] => ram_block2a16.PORTAADDR11
address_a[11] => ram_block2a17.PORTAADDR11
address_a[11] => ram_block2a18.PORTAADDR11
address_a[11] => ram_block2a19.PORTAADDR11
address_a[11] => ram_block2a20.PORTAADDR11
address_a[11] => ram_block2a21.PORTAADDR11
address_a[11] => ram_block2a22.PORTAADDR11
address_a[11] => ram_block2a23.PORTAADDR11
address_a[11] => ram_block2a24.PORTAADDR11
address_a[11] => ram_block2a25.PORTAADDR11
address_a[11] => ram_block2a26.PORTAADDR11
address_a[11] => ram_block2a27.PORTAADDR11
address_a[11] => ram_block2a28.PORTAADDR11
address_a[11] => ram_block2a29.PORTAADDR11
address_a[12] => address_reg_a[0].DATAIN
address_a[12] => decode_6oa:decode3.data[0]
address_a[12] => decode_6oa:decode_a.data[0]
address_a[13] => address_reg_a[1].DATAIN
address_a[13] => decode_6oa:decode3.data[1]
address_a[13] => decode_6oa:decode_a.data[1]
address_a[14] => address_reg_a[2].DATAIN
address_a[14] => decode_6oa:decode3.data[2]
address_a[14] => decode_6oa:decode_a.data[2]
address_b[0] => ram_block2a0.PORTBADDR
address_b[0] => ram_block2a1.PORTBADDR
address_b[0] => ram_block2a2.PORTBADDR
address_b[0] => ram_block2a3.PORTBADDR
address_b[0] => ram_block2a4.PORTBADDR
address_b[0] => ram_block2a5.PORTBADDR
address_b[0] => ram_block2a6.PORTBADDR
address_b[0] => ram_block2a7.PORTBADDR
address_b[0] => ram_block2a8.PORTBADDR
address_b[0] => ram_block2a9.PORTBADDR
address_b[0] => ram_block2a10.PORTBADDR
address_b[0] => ram_block2a11.PORTBADDR
address_b[0] => ram_block2a12.PORTBADDR
address_b[0] => ram_block2a13.PORTBADDR
address_b[0] => ram_block2a14.PORTBADDR
address_b[0] => ram_block2a15.PORTBADDR
address_b[0] => ram_block2a16.PORTBADDR
address_b[0] => ram_block2a17.PORTBADDR
address_b[0] => ram_block2a18.PORTBADDR
address_b[0] => ram_block2a19.PORTBADDR
address_b[0] => ram_block2a20.PORTBADDR
address_b[0] => ram_block2a21.PORTBADDR
address_b[0] => ram_block2a22.PORTBADDR
address_b[0] => ram_block2a23.PORTBADDR
address_b[0] => ram_block2a24.PORTBADDR
address_b[0] => ram_block2a25.PORTBADDR
address_b[0] => ram_block2a26.PORTBADDR
address_b[0] => ram_block2a27.PORTBADDR
address_b[0] => ram_block2a28.PORTBADDR
address_b[0] => ram_block2a29.PORTBADDR
address_b[1] => ram_block2a0.PORTBADDR1
address_b[1] => ram_block2a1.PORTBADDR1
address_b[1] => ram_block2a2.PORTBADDR1
address_b[1] => ram_block2a3.PORTBADDR1
address_b[1] => ram_block2a4.PORTBADDR1
address_b[1] => ram_block2a5.PORTBADDR1
address_b[1] => ram_block2a6.PORTBADDR1
address_b[1] => ram_block2a7.PORTBADDR1
address_b[1] => ram_block2a8.PORTBADDR1
address_b[1] => ram_block2a9.PORTBADDR1
address_b[1] => ram_block2a10.PORTBADDR1
address_b[1] => ram_block2a11.PORTBADDR1
address_b[1] => ram_block2a12.PORTBADDR1
address_b[1] => ram_block2a13.PORTBADDR1
address_b[1] => ram_block2a14.PORTBADDR1
address_b[1] => ram_block2a15.PORTBADDR1
address_b[1] => ram_block2a16.PORTBADDR1
address_b[1] => ram_block2a17.PORTBADDR1
address_b[1] => ram_block2a18.PORTBADDR1
address_b[1] => ram_block2a19.PORTBADDR1
address_b[1] => ram_block2a20.PORTBADDR1
address_b[1] => ram_block2a21.PORTBADDR1
address_b[1] => ram_block2a22.PORTBADDR1
address_b[1] => ram_block2a23.PORTBADDR1
address_b[1] => ram_block2a24.PORTBADDR1
address_b[1] => ram_block2a25.PORTBADDR1
address_b[1] => ram_block2a26.PORTBADDR1
address_b[1] => ram_block2a27.PORTBADDR1
address_b[1] => ram_block2a28.PORTBADDR1
address_b[1] => ram_block2a29.PORTBADDR1
address_b[2] => ram_block2a0.PORTBADDR2
address_b[2] => ram_block2a1.PORTBADDR2
address_b[2] => ram_block2a2.PORTBADDR2
address_b[2] => ram_block2a3.PORTBADDR2
address_b[2] => ram_block2a4.PORTBADDR2
address_b[2] => ram_block2a5.PORTBADDR2
address_b[2] => ram_block2a6.PORTBADDR2
address_b[2] => ram_block2a7.PORTBADDR2
address_b[2] => ram_block2a8.PORTBADDR2
address_b[2] => ram_block2a9.PORTBADDR2
address_b[2] => ram_block2a10.PORTBADDR2
address_b[2] => ram_block2a11.PORTBADDR2
address_b[2] => ram_block2a12.PORTBADDR2
address_b[2] => ram_block2a13.PORTBADDR2
address_b[2] => ram_block2a14.PORTBADDR2
address_b[2] => ram_block2a15.PORTBADDR2
address_b[2] => ram_block2a16.PORTBADDR2
address_b[2] => ram_block2a17.PORTBADDR2
address_b[2] => ram_block2a18.PORTBADDR2
address_b[2] => ram_block2a19.PORTBADDR2
address_b[2] => ram_block2a20.PORTBADDR2
address_b[2] => ram_block2a21.PORTBADDR2
address_b[2] => ram_block2a22.PORTBADDR2
address_b[2] => ram_block2a23.PORTBADDR2
address_b[2] => ram_block2a24.PORTBADDR2
address_b[2] => ram_block2a25.PORTBADDR2
address_b[2] => ram_block2a26.PORTBADDR2
address_b[2] => ram_block2a27.PORTBADDR2
address_b[2] => ram_block2a28.PORTBADDR2
address_b[2] => ram_block2a29.PORTBADDR2
address_b[3] => ram_block2a0.PORTBADDR3
address_b[3] => ram_block2a1.PORTBADDR3
address_b[3] => ram_block2a2.PORTBADDR3
address_b[3] => ram_block2a3.PORTBADDR3
address_b[3] => ram_block2a4.PORTBADDR3
address_b[3] => ram_block2a5.PORTBADDR3
address_b[3] => ram_block2a6.PORTBADDR3
address_b[3] => ram_block2a7.PORTBADDR3
address_b[3] => ram_block2a8.PORTBADDR3
address_b[3] => ram_block2a9.PORTBADDR3
address_b[3] => ram_block2a10.PORTBADDR3
address_b[3] => ram_block2a11.PORTBADDR3
address_b[3] => ram_block2a12.PORTBADDR3
address_b[3] => ram_block2a13.PORTBADDR3
address_b[3] => ram_block2a14.PORTBADDR3
address_b[3] => ram_block2a15.PORTBADDR3
address_b[3] => ram_block2a16.PORTBADDR3
address_b[3] => ram_block2a17.PORTBADDR3
address_b[3] => ram_block2a18.PORTBADDR3
address_b[3] => ram_block2a19.PORTBADDR3
address_b[3] => ram_block2a20.PORTBADDR3
address_b[3] => ram_block2a21.PORTBADDR3
address_b[3] => ram_block2a22.PORTBADDR3
address_b[3] => ram_block2a23.PORTBADDR3
address_b[3] => ram_block2a24.PORTBADDR3
address_b[3] => ram_block2a25.PORTBADDR3
address_b[3] => ram_block2a26.PORTBADDR3
address_b[3] => ram_block2a27.PORTBADDR3
address_b[3] => ram_block2a28.PORTBADDR3
address_b[3] => ram_block2a29.PORTBADDR3
address_b[4] => ram_block2a0.PORTBADDR4
address_b[4] => ram_block2a1.PORTBADDR4
address_b[4] => ram_block2a2.PORTBADDR4
address_b[4] => ram_block2a3.PORTBADDR4
address_b[4] => ram_block2a4.PORTBADDR4
address_b[4] => ram_block2a5.PORTBADDR4
address_b[4] => ram_block2a6.PORTBADDR4
address_b[4] => ram_block2a7.PORTBADDR4
address_b[4] => ram_block2a8.PORTBADDR4
address_b[4] => ram_block2a9.PORTBADDR4
address_b[4] => ram_block2a10.PORTBADDR4
address_b[4] => ram_block2a11.PORTBADDR4
address_b[4] => ram_block2a12.PORTBADDR4
address_b[4] => ram_block2a13.PORTBADDR4
address_b[4] => ram_block2a14.PORTBADDR4
address_b[4] => ram_block2a15.PORTBADDR4
address_b[4] => ram_block2a16.PORTBADDR4
address_b[4] => ram_block2a17.PORTBADDR4
address_b[4] => ram_block2a18.PORTBADDR4
address_b[4] => ram_block2a19.PORTBADDR4
address_b[4] => ram_block2a20.PORTBADDR4
address_b[4] => ram_block2a21.PORTBADDR4
address_b[4] => ram_block2a22.PORTBADDR4
address_b[4] => ram_block2a23.PORTBADDR4
address_b[4] => ram_block2a24.PORTBADDR4
address_b[4] => ram_block2a25.PORTBADDR4
address_b[4] => ram_block2a26.PORTBADDR4
address_b[4] => ram_block2a27.PORTBADDR4
address_b[4] => ram_block2a28.PORTBADDR4
address_b[4] => ram_block2a29.PORTBADDR4
address_b[5] => ram_block2a0.PORTBADDR5
address_b[5] => ram_block2a1.PORTBADDR5
address_b[5] => ram_block2a2.PORTBADDR5
address_b[5] => ram_block2a3.PORTBADDR5
address_b[5] => ram_block2a4.PORTBADDR5
address_b[5] => ram_block2a5.PORTBADDR5
address_b[5] => ram_block2a6.PORTBADDR5
address_b[5] => ram_block2a7.PORTBADDR5
address_b[5] => ram_block2a8.PORTBADDR5
address_b[5] => ram_block2a9.PORTBADDR5
address_b[5] => ram_block2a10.PORTBADDR5
address_b[5] => ram_block2a11.PORTBADDR5
address_b[5] => ram_block2a12.PORTBADDR5
address_b[5] => ram_block2a13.PORTBADDR5
address_b[5] => ram_block2a14.PORTBADDR5
address_b[5] => ram_block2a15.PORTBADDR5
address_b[5] => ram_block2a16.PORTBADDR5
address_b[5] => ram_block2a17.PORTBADDR5
address_b[5] => ram_block2a18.PORTBADDR5
address_b[5] => ram_block2a19.PORTBADDR5
address_b[5] => ram_block2a20.PORTBADDR5
address_b[5] => ram_block2a21.PORTBADDR5
address_b[5] => ram_block2a22.PORTBADDR5
address_b[5] => ram_block2a23.PORTBADDR5
address_b[5] => ram_block2a24.PORTBADDR5
address_b[5] => ram_block2a25.PORTBADDR5
address_b[5] => ram_block2a26.PORTBADDR5
address_b[5] => ram_block2a27.PORTBADDR5
address_b[5] => ram_block2a28.PORTBADDR5
address_b[5] => ram_block2a29.PORTBADDR5
address_b[6] => ram_block2a0.PORTBADDR6
address_b[6] => ram_block2a1.PORTBADDR6
address_b[6] => ram_block2a2.PORTBADDR6
address_b[6] => ram_block2a3.PORTBADDR6
address_b[6] => ram_block2a4.PORTBADDR6
address_b[6] => ram_block2a5.PORTBADDR6
address_b[6] => ram_block2a6.PORTBADDR6
address_b[6] => ram_block2a7.PORTBADDR6
address_b[6] => ram_block2a8.PORTBADDR6
address_b[6] => ram_block2a9.PORTBADDR6
address_b[6] => ram_block2a10.PORTBADDR6
address_b[6] => ram_block2a11.PORTBADDR6
address_b[6] => ram_block2a12.PORTBADDR6
address_b[6] => ram_block2a13.PORTBADDR6
address_b[6] => ram_block2a14.PORTBADDR6
address_b[6] => ram_block2a15.PORTBADDR6
address_b[6] => ram_block2a16.PORTBADDR6
address_b[6] => ram_block2a17.PORTBADDR6
address_b[6] => ram_block2a18.PORTBADDR6
address_b[6] => ram_block2a19.PORTBADDR6
address_b[6] => ram_block2a20.PORTBADDR6
address_b[6] => ram_block2a21.PORTBADDR6
address_b[6] => ram_block2a22.PORTBADDR6
address_b[6] => ram_block2a23.PORTBADDR6
address_b[6] => ram_block2a24.PORTBADDR6
address_b[6] => ram_block2a25.PORTBADDR6
address_b[6] => ram_block2a26.PORTBADDR6
address_b[6] => ram_block2a27.PORTBADDR6
address_b[6] => ram_block2a28.PORTBADDR6
address_b[6] => ram_block2a29.PORTBADDR6
address_b[7] => ram_block2a0.PORTBADDR7
address_b[7] => ram_block2a1.PORTBADDR7
address_b[7] => ram_block2a2.PORTBADDR7
address_b[7] => ram_block2a3.PORTBADDR7
address_b[7] => ram_block2a4.PORTBADDR7
address_b[7] => ram_block2a5.PORTBADDR7
address_b[7] => ram_block2a6.PORTBADDR7
address_b[7] => ram_block2a7.PORTBADDR7
address_b[7] => ram_block2a8.PORTBADDR7
address_b[7] => ram_block2a9.PORTBADDR7
address_b[7] => ram_block2a10.PORTBADDR7
address_b[7] => ram_block2a11.PORTBADDR7
address_b[7] => ram_block2a12.PORTBADDR7
address_b[7] => ram_block2a13.PORTBADDR7
address_b[7] => ram_block2a14.PORTBADDR7
address_b[7] => ram_block2a15.PORTBADDR7
address_b[7] => ram_block2a16.PORTBADDR7
address_b[7] => ram_block2a17.PORTBADDR7
address_b[7] => ram_block2a18.PORTBADDR7
address_b[7] => ram_block2a19.PORTBADDR7
address_b[7] => ram_block2a20.PORTBADDR7
address_b[7] => ram_block2a21.PORTBADDR7
address_b[7] => ram_block2a22.PORTBADDR7
address_b[7] => ram_block2a23.PORTBADDR7
address_b[7] => ram_block2a24.PORTBADDR7
address_b[7] => ram_block2a25.PORTBADDR7
address_b[7] => ram_block2a26.PORTBADDR7
address_b[7] => ram_block2a27.PORTBADDR7
address_b[7] => ram_block2a28.PORTBADDR7
address_b[7] => ram_block2a29.PORTBADDR7
address_b[8] => ram_block2a0.PORTBADDR8
address_b[8] => ram_block2a1.PORTBADDR8
address_b[8] => ram_block2a2.PORTBADDR8
address_b[8] => ram_block2a3.PORTBADDR8
address_b[8] => ram_block2a4.PORTBADDR8
address_b[8] => ram_block2a5.PORTBADDR8
address_b[8] => ram_block2a6.PORTBADDR8
address_b[8] => ram_block2a7.PORTBADDR8
address_b[8] => ram_block2a8.PORTBADDR8
address_b[8] => ram_block2a9.PORTBADDR8
address_b[8] => ram_block2a10.PORTBADDR8
address_b[8] => ram_block2a11.PORTBADDR8
address_b[8] => ram_block2a12.PORTBADDR8
address_b[8] => ram_block2a13.PORTBADDR8
address_b[8] => ram_block2a14.PORTBADDR8
address_b[8] => ram_block2a15.PORTBADDR8
address_b[8] => ram_block2a16.PORTBADDR8
address_b[8] => ram_block2a17.PORTBADDR8
address_b[8] => ram_block2a18.PORTBADDR8
address_b[8] => ram_block2a19.PORTBADDR8
address_b[8] => ram_block2a20.PORTBADDR8
address_b[8] => ram_block2a21.PORTBADDR8
address_b[8] => ram_block2a22.PORTBADDR8
address_b[8] => ram_block2a23.PORTBADDR8
address_b[8] => ram_block2a24.PORTBADDR8
address_b[8] => ram_block2a25.PORTBADDR8
address_b[8] => ram_block2a26.PORTBADDR8
address_b[8] => ram_block2a27.PORTBADDR8
address_b[8] => ram_block2a28.PORTBADDR8
address_b[8] => ram_block2a29.PORTBADDR8
address_b[9] => ram_block2a0.PORTBADDR9
address_b[9] => ram_block2a1.PORTBADDR9
address_b[9] => ram_block2a2.PORTBADDR9
address_b[9] => ram_block2a3.PORTBADDR9
address_b[9] => ram_block2a4.PORTBADDR9
address_b[9] => ram_block2a5.PORTBADDR9
address_b[9] => ram_block2a6.PORTBADDR9
address_b[9] => ram_block2a7.PORTBADDR9
address_b[9] => ram_block2a8.PORTBADDR9
address_b[9] => ram_block2a9.PORTBADDR9
address_b[9] => ram_block2a10.PORTBADDR9
address_b[9] => ram_block2a11.PORTBADDR9
address_b[9] => ram_block2a12.PORTBADDR9
address_b[9] => ram_block2a13.PORTBADDR9
address_b[9] => ram_block2a14.PORTBADDR9
address_b[9] => ram_block2a15.PORTBADDR9
address_b[9] => ram_block2a16.PORTBADDR9
address_b[9] => ram_block2a17.PORTBADDR9
address_b[9] => ram_block2a18.PORTBADDR9
address_b[9] => ram_block2a19.PORTBADDR9
address_b[9] => ram_block2a20.PORTBADDR9
address_b[9] => ram_block2a21.PORTBADDR9
address_b[9] => ram_block2a22.PORTBADDR9
address_b[9] => ram_block2a23.PORTBADDR9
address_b[9] => ram_block2a24.PORTBADDR9
address_b[9] => ram_block2a25.PORTBADDR9
address_b[9] => ram_block2a26.PORTBADDR9
address_b[9] => ram_block2a27.PORTBADDR9
address_b[9] => ram_block2a28.PORTBADDR9
address_b[9] => ram_block2a29.PORTBADDR9
address_b[10] => ram_block2a0.PORTBADDR10
address_b[10] => ram_block2a1.PORTBADDR10
address_b[10] => ram_block2a2.PORTBADDR10
address_b[10] => ram_block2a3.PORTBADDR10
address_b[10] => ram_block2a4.PORTBADDR10
address_b[10] => ram_block2a5.PORTBADDR10
address_b[10] => ram_block2a6.PORTBADDR10
address_b[10] => ram_block2a7.PORTBADDR10
address_b[10] => ram_block2a8.PORTBADDR10
address_b[10] => ram_block2a9.PORTBADDR10
address_b[10] => ram_block2a10.PORTBADDR10
address_b[10] => ram_block2a11.PORTBADDR10
address_b[10] => ram_block2a12.PORTBADDR10
address_b[10] => ram_block2a13.PORTBADDR10
address_b[10] => ram_block2a14.PORTBADDR10
address_b[10] => ram_block2a15.PORTBADDR10
address_b[10] => ram_block2a16.PORTBADDR10
address_b[10] => ram_block2a17.PORTBADDR10
address_b[10] => ram_block2a18.PORTBADDR10
address_b[10] => ram_block2a19.PORTBADDR10
address_b[10] => ram_block2a20.PORTBADDR10
address_b[10] => ram_block2a21.PORTBADDR10
address_b[10] => ram_block2a22.PORTBADDR10
address_b[10] => ram_block2a23.PORTBADDR10
address_b[10] => ram_block2a24.PORTBADDR10
address_b[10] => ram_block2a25.PORTBADDR10
address_b[10] => ram_block2a26.PORTBADDR10
address_b[10] => ram_block2a27.PORTBADDR10
address_b[10] => ram_block2a28.PORTBADDR10
address_b[10] => ram_block2a29.PORTBADDR10
address_b[11] => ram_block2a0.PORTBADDR11
address_b[11] => ram_block2a1.PORTBADDR11
address_b[11] => ram_block2a2.PORTBADDR11
address_b[11] => ram_block2a3.PORTBADDR11
address_b[11] => ram_block2a4.PORTBADDR11
address_b[11] => ram_block2a5.PORTBADDR11
address_b[11] => ram_block2a6.PORTBADDR11
address_b[11] => ram_block2a7.PORTBADDR11
address_b[11] => ram_block2a8.PORTBADDR11
address_b[11] => ram_block2a9.PORTBADDR11
address_b[11] => ram_block2a10.PORTBADDR11
address_b[11] => ram_block2a11.PORTBADDR11
address_b[11] => ram_block2a12.PORTBADDR11
address_b[11] => ram_block2a13.PORTBADDR11
address_b[11] => ram_block2a14.PORTBADDR11
address_b[11] => ram_block2a15.PORTBADDR11
address_b[11] => ram_block2a16.PORTBADDR11
address_b[11] => ram_block2a17.PORTBADDR11
address_b[11] => ram_block2a18.PORTBADDR11
address_b[11] => ram_block2a19.PORTBADDR11
address_b[11] => ram_block2a20.PORTBADDR11
address_b[11] => ram_block2a21.PORTBADDR11
address_b[11] => ram_block2a22.PORTBADDR11
address_b[11] => ram_block2a23.PORTBADDR11
address_b[11] => ram_block2a24.PORTBADDR11
address_b[11] => ram_block2a25.PORTBADDR11
address_b[11] => ram_block2a26.PORTBADDR11
address_b[11] => ram_block2a27.PORTBADDR11
address_b[11] => ram_block2a28.PORTBADDR11
address_b[11] => ram_block2a29.PORTBADDR11
address_b[12] => address_reg_b[0].DATAIN
address_b[12] => decode_6oa:decode4.data[0]
address_b[12] => decode_6oa:decode_b.data[0]
address_b[13] => address_reg_b[1].DATAIN
address_b[13] => decode_6oa:decode4.data[1]
address_b[13] => decode_6oa:decode_b.data[1]
address_b[14] => address_reg_b[2].DATAIN
address_b[14] => decode_6oa:decode4.data[2]
address_b[14] => decode_6oa:decode_b.data[2]
clock0 => ram_block2a0.CLK0
clock0 => ram_block2a1.CLK0
clock0 => ram_block2a2.CLK0
clock0 => ram_block2a3.CLK0
clock0 => ram_block2a4.CLK0
clock0 => ram_block2a5.CLK0
clock0 => ram_block2a6.CLK0
clock0 => ram_block2a7.CLK0
clock0 => ram_block2a8.CLK0
clock0 => ram_block2a9.CLK0
clock0 => ram_block2a10.CLK0
clock0 => ram_block2a11.CLK0
clock0 => ram_block2a12.CLK0
clock0 => ram_block2a13.CLK0
clock0 => ram_block2a14.CLK0
clock0 => ram_block2a15.CLK0
clock0 => ram_block2a16.CLK0
clock0 => ram_block2a17.CLK0
clock0 => ram_block2a18.CLK0
clock0 => ram_block2a19.CLK0
clock0 => ram_block2a20.CLK0
clock0 => ram_block2a21.CLK0
clock0 => ram_block2a22.CLK0
clock0 => ram_block2a23.CLK0
clock0 => ram_block2a24.CLK0
clock0 => ram_block2a25.CLK0
clock0 => ram_block2a26.CLK0
clock0 => ram_block2a27.CLK0
clock0 => ram_block2a28.CLK0
clock0 => ram_block2a29.CLK0
clock0 => address_reg_a[2].CLK
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[2].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
clock1 => ram_block2a0.CLK1
clock1 => ram_block2a1.CLK1
clock1 => ram_block2a2.CLK1
clock1 => ram_block2a3.CLK1
clock1 => ram_block2a4.CLK1
clock1 => ram_block2a5.CLK1
clock1 => ram_block2a6.CLK1
clock1 => ram_block2a7.CLK1
clock1 => ram_block2a8.CLK1
clock1 => ram_block2a9.CLK1
clock1 => ram_block2a10.CLK1
clock1 => ram_block2a11.CLK1
clock1 => ram_block2a12.CLK1
clock1 => ram_block2a13.CLK1
clock1 => ram_block2a14.CLK1
clock1 => ram_block2a15.CLK1
clock1 => ram_block2a16.CLK1
clock1 => ram_block2a17.CLK1
clock1 => ram_block2a18.CLK1
clock1 => ram_block2a19.CLK1
clock1 => ram_block2a20.CLK1
clock1 => ram_block2a21.CLK1
clock1 => ram_block2a22.CLK1
clock1 => ram_block2a23.CLK1
clock1 => ram_block2a24.CLK1
clock1 => ram_block2a25.CLK1
clock1 => ram_block2a26.CLK1
clock1 => ram_block2a27.CLK1
clock1 => ram_block2a28.CLK1
clock1 => ram_block2a29.CLK1
clock1 => address_reg_b[2].CLK
clock1 => address_reg_b[1].CLK
clock1 => address_reg_b[0].CLK
clocken1 => ~NO_FANOUT~
data_a[0] => ram_block2a0.PORTADATAIN
data_a[0] => ram_block2a6.PORTADATAIN
data_a[0] => ram_block2a12.PORTADATAIN
data_a[0] => ram_block2a18.PORTADATAIN
data_a[0] => ram_block2a24.PORTADATAIN
data_a[1] => ram_block2a1.PORTADATAIN
data_a[1] => ram_block2a7.PORTADATAIN
data_a[1] => ram_block2a13.PORTADATAIN
data_a[1] => ram_block2a19.PORTADATAIN
data_a[1] => ram_block2a25.PORTADATAIN
data_a[2] => ram_block2a2.PORTADATAIN
data_a[2] => ram_block2a8.PORTADATAIN
data_a[2] => ram_block2a14.PORTADATAIN
data_a[2] => ram_block2a20.PORTADATAIN
data_a[2] => ram_block2a26.PORTADATAIN
data_a[3] => ram_block2a3.PORTADATAIN
data_a[3] => ram_block2a9.PORTADATAIN
data_a[3] => ram_block2a15.PORTADATAIN
data_a[3] => ram_block2a21.PORTADATAIN
data_a[3] => ram_block2a27.PORTADATAIN
data_a[4] => ram_block2a4.PORTADATAIN
data_a[4] => ram_block2a10.PORTADATAIN
data_a[4] => ram_block2a16.PORTADATAIN
data_a[4] => ram_block2a22.PORTADATAIN
data_a[4] => ram_block2a28.PORTADATAIN
data_a[5] => ram_block2a5.PORTADATAIN
data_a[5] => ram_block2a11.PORTADATAIN
data_a[5] => ram_block2a17.PORTADATAIN
data_a[5] => ram_block2a23.PORTADATAIN
data_a[5] => ram_block2a29.PORTADATAIN
data_b[0] => ram_block2a0.PORTBDATAIN
data_b[0] => ram_block2a6.PORTBDATAIN
data_b[0] => ram_block2a12.PORTBDATAIN
data_b[0] => ram_block2a18.PORTBDATAIN
data_b[0] => ram_block2a24.PORTBDATAIN
data_b[1] => ram_block2a1.PORTBDATAIN
data_b[1] => ram_block2a7.PORTBDATAIN
data_b[1] => ram_block2a13.PORTBDATAIN
data_b[1] => ram_block2a19.PORTBDATAIN
data_b[1] => ram_block2a25.PORTBDATAIN
data_b[2] => ram_block2a2.PORTBDATAIN
data_b[2] => ram_block2a8.PORTBDATAIN
data_b[2] => ram_block2a14.PORTBDATAIN
data_b[2] => ram_block2a20.PORTBDATAIN
data_b[2] => ram_block2a26.PORTBDATAIN
data_b[3] => ram_block2a3.PORTBDATAIN
data_b[3] => ram_block2a9.PORTBDATAIN
data_b[3] => ram_block2a15.PORTBDATAIN
data_b[3] => ram_block2a21.PORTBDATAIN
data_b[3] => ram_block2a27.PORTBDATAIN
data_b[4] => ram_block2a4.PORTBDATAIN
data_b[4] => ram_block2a10.PORTBDATAIN
data_b[4] => ram_block2a16.PORTBDATAIN
data_b[4] => ram_block2a22.PORTBDATAIN
data_b[4] => ram_block2a28.PORTBDATAIN
data_b[5] => ram_block2a5.PORTBDATAIN
data_b[5] => ram_block2a11.PORTBDATAIN
data_b[5] => ram_block2a17.PORTBDATAIN
data_b[5] => ram_block2a23.PORTBDATAIN
data_b[5] => ram_block2a29.PORTBDATAIN
wren_a => decode_6oa:decode3.enable
wren_b => decode_6oa:decode4.enable


|toplevel|animation:ANIM|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3h1:auto_generated|altsyncram_ctr1:altsyncram1|decode_6oa:decode3
data[0] => w_anode421w[1].IN0
data[0] => w_anode438w[1].IN1
data[0] => w_anode448w[1].IN0
data[0] => w_anode458w[1].IN1
data[0] => w_anode468w[1].IN0
data[0] => w_anode478w[1].IN1
data[0] => w_anode488w[1].IN0
data[0] => w_anode498w[1].IN1
data[1] => w_anode421w[2].IN0
data[1] => w_anode438w[2].IN0
data[1] => w_anode448w[2].IN1
data[1] => w_anode458w[2].IN1
data[1] => w_anode468w[2].IN0
data[1] => w_anode478w[2].IN0
data[1] => w_anode488w[2].IN1
data[1] => w_anode498w[2].IN1
data[2] => w_anode421w[3].IN0
data[2] => w_anode438w[3].IN0
data[2] => w_anode448w[3].IN0
data[2] => w_anode458w[3].IN0
data[2] => w_anode468w[3].IN1
data[2] => w_anode478w[3].IN1
data[2] => w_anode488w[3].IN1
data[2] => w_anode498w[3].IN1
enable => w_anode421w[1].IN0
enable => w_anode438w[1].IN0
enable => w_anode448w[1].IN0
enable => w_anode458w[1].IN0
enable => w_anode468w[1].IN0
enable => w_anode478w[1].IN0
enable => w_anode488w[1].IN0
enable => w_anode498w[1].IN0


|toplevel|animation:ANIM|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3h1:auto_generated|altsyncram_ctr1:altsyncram1|decode_6oa:decode4
data[0] => w_anode421w[1].IN0
data[0] => w_anode438w[1].IN1
data[0] => w_anode448w[1].IN0
data[0] => w_anode458w[1].IN1
data[0] => w_anode468w[1].IN0
data[0] => w_anode478w[1].IN1
data[0] => w_anode488w[1].IN0
data[0] => w_anode498w[1].IN1
data[1] => w_anode421w[2].IN0
data[1] => w_anode438w[2].IN0
data[1] => w_anode448w[2].IN1
data[1] => w_anode458w[2].IN1
data[1] => w_anode468w[2].IN0
data[1] => w_anode478w[2].IN0
data[1] => w_anode488w[2].IN1
data[1] => w_anode498w[2].IN1
data[2] => w_anode421w[3].IN0
data[2] => w_anode438w[3].IN0
data[2] => w_anode448w[3].IN0
data[2] => w_anode458w[3].IN0
data[2] => w_anode468w[3].IN1
data[2] => w_anode478w[3].IN1
data[2] => w_anode488w[3].IN1
data[2] => w_anode498w[3].IN1
enable => w_anode421w[1].IN0
enable => w_anode438w[1].IN0
enable => w_anode448w[1].IN0
enable => w_anode458w[1].IN0
enable => w_anode468w[1].IN0
enable => w_anode478w[1].IN0
enable => w_anode488w[1].IN0
enable => w_anode498w[1].IN0


|toplevel|animation:ANIM|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3h1:auto_generated|altsyncram_ctr1:altsyncram1|decode_6oa:decode_a
data[0] => w_anode421w[1].IN0
data[0] => w_anode438w[1].IN1
data[0] => w_anode448w[1].IN0
data[0] => w_anode458w[1].IN1
data[0] => w_anode468w[1].IN0
data[0] => w_anode478w[1].IN1
data[0] => w_anode488w[1].IN0
data[0] => w_anode498w[1].IN1
data[1] => w_anode421w[2].IN0
data[1] => w_anode438w[2].IN0
data[1] => w_anode448w[2].IN1
data[1] => w_anode458w[2].IN1
data[1] => w_anode468w[2].IN0
data[1] => w_anode478w[2].IN0
data[1] => w_anode488w[2].IN1
data[1] => w_anode498w[2].IN1
data[2] => w_anode421w[3].IN0
data[2] => w_anode438w[3].IN0
data[2] => w_anode448w[3].IN0
data[2] => w_anode458w[3].IN0
data[2] => w_anode468w[3].IN1
data[2] => w_anode478w[3].IN1
data[2] => w_anode488w[3].IN1
data[2] => w_anode498w[3].IN1
enable => w_anode421w[1].IN0
enable => w_anode438w[1].IN0
enable => w_anode448w[1].IN0
enable => w_anode458w[1].IN0
enable => w_anode468w[1].IN0
enable => w_anode478w[1].IN0
enable => w_anode488w[1].IN0
enable => w_anode498w[1].IN0


|toplevel|animation:ANIM|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3h1:auto_generated|altsyncram_ctr1:altsyncram1|decode_6oa:decode_b
data[0] => w_anode421w[1].IN0
data[0] => w_anode438w[1].IN1
data[0] => w_anode448w[1].IN0
data[0] => w_anode458w[1].IN1
data[0] => w_anode468w[1].IN0
data[0] => w_anode478w[1].IN1
data[0] => w_anode488w[1].IN0
data[0] => w_anode498w[1].IN1
data[1] => w_anode421w[2].IN0
data[1] => w_anode438w[2].IN0
data[1] => w_anode448w[2].IN1
data[1] => w_anode458w[2].IN1
data[1] => w_anode468w[2].IN0
data[1] => w_anode478w[2].IN0
data[1] => w_anode488w[2].IN1
data[1] => w_anode498w[2].IN1
data[2] => w_anode421w[3].IN0
data[2] => w_anode438w[3].IN0
data[2] => w_anode448w[3].IN0
data[2] => w_anode458w[3].IN0
data[2] => w_anode468w[3].IN1
data[2] => w_anode478w[3].IN1
data[2] => w_anode488w[3].IN1
data[2] => w_anode498w[3].IN1
enable => w_anode421w[1].IN0
enable => w_anode438w[1].IN0
enable => w_anode448w[1].IN0
enable => w_anode458w[1].IN0
enable => w_anode468w[1].IN0
enable => w_anode478w[1].IN0
enable => w_anode488w[1].IN0
enable => w_anode498w[1].IN0


|toplevel|animation:ANIM|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3h1:auto_generated|altsyncram_ctr1:altsyncram1|mux_kib:mux5
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => muxlut_result0w.IN0
data[25] => muxlut_result1w.IN0
data[26] => muxlut_result2w.IN0
data[27] => muxlut_result3w.IN0
data[28] => muxlut_result4w.IN0
data[29] => muxlut_result5w.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result1w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result2w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result3w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result4w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result5w.IN1


|toplevel|animation:ANIM|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_c3h1:auto_generated|altsyncram_ctr1:altsyncram1|mux_kib:mux6
data[0] => _.IN1
data[1] => _.IN1
data[2] => _.IN1
data[3] => _.IN1
data[4] => _.IN1
data[5] => _.IN1
data[6] => _.IN1
data[7] => _.IN1
data[8] => _.IN1
data[9] => _.IN1
data[10] => _.IN1
data[11] => _.IN1
data[12] => _.IN1
data[13] => _.IN1
data[14] => _.IN1
data[15] => _.IN1
data[16] => _.IN1
data[17] => _.IN1
data[18] => _.IN1
data[19] => _.IN1
data[20] => _.IN1
data[21] => _.IN1
data[22] => _.IN1
data[23] => _.IN1
data[24] => muxlut_result0w.IN0
data[25] => muxlut_result1w.IN0
data[26] => muxlut_result2w.IN0
data[27] => muxlut_result3w.IN0
data[28] => muxlut_result4w.IN0
data[29] => muxlut_result5w.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[0] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[1] => _.IN0
sel[2] => _.IN0
sel[2] => muxlut_result0w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result1w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result2w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result3w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result4w.IN1
sel[2] => _.IN0
sel[2] => muxlut_result5w.IN1


|toplevel|animation:ANIM|vga_adapter:VGA|vga_pll:mypll
clock_in => clock_input_bus[0].IN1


|toplevel|animation:ANIM|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
inclk[0] => pll.CLK
inclk[1] => pll.CLK1
fbin => ~NO_FANOUT~
pllena => ~NO_FANOUT~
clkswitch => ~NO_FANOUT~
areset => ~NO_FANOUT~
pfdena => ~NO_FANOUT~
clkena[0] => ~NO_FANOUT~
clkena[1] => ~NO_FANOUT~
clkena[2] => ~NO_FANOUT~
clkena[3] => ~NO_FANOUT~
clkena[4] => ~NO_FANOUT~
clkena[5] => ~NO_FANOUT~
extclkena[0] => ~NO_FANOUT~
extclkena[1] => ~NO_FANOUT~
extclkena[2] => ~NO_FANOUT~
extclkena[3] => ~NO_FANOUT~
scanclk => ~NO_FANOUT~
scanclkena => ~NO_FANOUT~
scanaclr => ~NO_FANOUT~
scanread => ~NO_FANOUT~
scanwrite => ~NO_FANOUT~
scandata => ~NO_FANOUT~
phasecounterselect[0] => ~NO_FANOUT~
phasecounterselect[1] => ~NO_FANOUT~
phasecounterselect[2] => ~NO_FANOUT~
phasecounterselect[3] => ~NO_FANOUT~
phaseupdown => ~NO_FANOUT~
phasestep => ~NO_FANOUT~
configupdate => ~NO_FANOUT~
fbmimicbidir <> <GND>


|toplevel|animation:ANIM|vga_adapter:VGA|vga_controller:controller
vga_clock => VGA_BLANK~reg0.CLK
vga_clock => VGA_VS~reg0.CLK
vga_clock => VGA_HS~reg0.CLK
vga_clock => VGA_BLANK1.CLK
vga_clock => VGA_VS1.CLK
vga_clock => VGA_HS1.CLK
vga_clock => yCounter[0].CLK
vga_clock => yCounter[1].CLK
vga_clock => yCounter[2].CLK
vga_clock => yCounter[3].CLK
vga_clock => yCounter[4].CLK
vga_clock => yCounter[5].CLK
vga_clock => yCounter[6].CLK
vga_clock => yCounter[7].CLK
vga_clock => yCounter[8].CLK
vga_clock => yCounter[9].CLK
vga_clock => xCounter[0].CLK
vga_clock => xCounter[1].CLK
vga_clock => xCounter[2].CLK
vga_clock => xCounter[3].CLK
vga_clock => xCounter[4].CLK
vga_clock => xCounter[5].CLK
vga_clock => xCounter[6].CLK
vga_clock => xCounter[7].CLK
vga_clock => xCounter[8].CLK
vga_clock => xCounter[9].CLK
vga_clock => VGA_CLK.DATAIN
resetn => xCounter[0].ACLR
resetn => xCounter[1].ACLR
resetn => xCounter[2].ACLR
resetn => xCounter[3].ACLR
resetn => xCounter[4].ACLR
resetn => xCounter[5].ACLR
resetn => xCounter[6].ACLR
resetn => xCounter[7].ACLR
resetn => xCounter[8].ACLR
resetn => xCounter[9].ACLR
resetn => yCounter[0].ACLR
resetn => yCounter[1].ACLR
resetn => yCounter[2].ACLR
resetn => yCounter[3].ACLR
resetn => yCounter[4].ACLR
resetn => yCounter[5].ACLR
resetn => yCounter[6].ACLR
resetn => yCounter[7].ACLR
resetn => yCounter[8].ACLR
resetn => yCounter[9].ACLR
pixel_colour[0] => VGA_B[0].DATAIN
pixel_colour[0] => VGA_B[8].DATAIN
pixel_colour[0] => VGA_B[6].DATAIN
pixel_colour[0] => VGA_B[4].DATAIN
pixel_colour[0] => VGA_B[2].DATAIN
pixel_colour[1] => VGA_B[1].DATAIN
pixel_colour[1] => VGA_B[9].DATAIN
pixel_colour[1] => VGA_B[7].DATAIN
pixel_colour[1] => VGA_B[5].DATAIN
pixel_colour[1] => VGA_B[3].DATAIN
pixel_colour[2] => VGA_G[0].DATAIN
pixel_colour[2] => VGA_G[8].DATAIN
pixel_colour[2] => VGA_G[6].DATAIN
pixel_colour[2] => VGA_G[4].DATAIN
pixel_colour[2] => VGA_G[2].DATAIN
pixel_colour[3] => VGA_G[1].DATAIN
pixel_colour[3] => VGA_G[9].DATAIN
pixel_colour[3] => VGA_G[7].DATAIN
pixel_colour[3] => VGA_G[5].DATAIN
pixel_colour[3] => VGA_G[3].DATAIN
pixel_colour[4] => VGA_R[0].DATAIN
pixel_colour[4] => VGA_R[8].DATAIN
pixel_colour[4] => VGA_R[6].DATAIN
pixel_colour[4] => VGA_R[4].DATAIN
pixel_colour[4] => VGA_R[2].DATAIN
pixel_colour[5] => VGA_R[1].DATAIN
pixel_colour[5] => VGA_R[9].DATAIN
pixel_colour[5] => VGA_R[7].DATAIN
pixel_colour[5] => VGA_R[5].DATAIN
pixel_colour[5] => VGA_R[3].DATAIN


|toplevel|animation:ANIM|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
x[0] => mem_address[0].DATAIN
x[1] => mem_address[1].DATAIN
x[2] => mem_address[2].DATAIN
x[3] => mem_address[3].DATAIN
x[4] => mem_address[4].DATAIN
x[5] => Add1.IN18
x[6] => Add1.IN17
x[7] => Add1.IN16
y[0] => Add0.IN14
y[0] => Add1.IN20
y[1] => Add0.IN13
y[1] => Add1.IN19
y[2] => Add0.IN11
y[2] => Add0.IN12
y[3] => Add0.IN9
y[3] => Add0.IN10
y[4] => Add0.IN7
y[4] => Add0.IN8
y[5] => Add0.IN5
y[5] => Add0.IN6
y[6] => Add0.IN3
y[6] => Add0.IN4


|toplevel|animation:ANIM|pacman_rom:PACROM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1


|toplevel|animation:ANIM|pacman_rom:PACROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_h771:auto_generated.address_a[0]
address_a[1] => altsyncram_h771:auto_generated.address_a[1]
address_a[2] => altsyncram_h771:auto_generated.address_a[2]
address_a[3] => altsyncram_h771:auto_generated.address_a[3]
address_a[4] => altsyncram_h771:auto_generated.address_a[4]
address_a[5] => altsyncram_h771:auto_generated.address_a[5]
address_a[6] => altsyncram_h771:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h771:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|toplevel|animation:ANIM|pacman_rom:PACROM|altsyncram:altsyncram_component|altsyncram_h771:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0


|toplevel|animation:ANIM|closedpac:PAC2ROM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1


|toplevel|animation:ANIM|closedpac:PAC2ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_po71:auto_generated.address_a[0]
address_a[1] => altsyncram_po71:auto_generated.address_a[1]
address_a[2] => altsyncram_po71:auto_generated.address_a[2]
address_a[3] => altsyncram_po71:auto_generated.address_a[3]
address_a[4] => altsyncram_po71:auto_generated.address_a[4]
address_a[5] => altsyncram_po71:auto_generated.address_a[5]
address_a[6] => altsyncram_po71:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_po71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|toplevel|animation:ANIM|closedpac:PAC2ROM|altsyncram:altsyncram_component|altsyncram_po71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0


|toplevel|animation:ANIM|pacmanleft:PAC3ROM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1


|toplevel|animation:ANIM|pacmanleft:PAC3ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ut71:auto_generated.address_a[0]
address_a[1] => altsyncram_ut71:auto_generated.address_a[1]
address_a[2] => altsyncram_ut71:auto_generated.address_a[2]
address_a[3] => altsyncram_ut71:auto_generated.address_a[3]
address_a[4] => altsyncram_ut71:auto_generated.address_a[4]
address_a[5] => altsyncram_ut71:auto_generated.address_a[5]
address_a[6] => altsyncram_ut71:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ut71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|toplevel|animation:ANIM|pacmanleft:PAC3ROM|altsyncram:altsyncram_component|altsyncram_ut71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0


|toplevel|animation:ANIM|pacmanupp:PAC4ROM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1


|toplevel|animation:ANIM|pacmanupp:PAC4ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_6a71:auto_generated.address_a[0]
address_a[1] => altsyncram_6a71:auto_generated.address_a[1]
address_a[2] => altsyncram_6a71:auto_generated.address_a[2]
address_a[3] => altsyncram_6a71:auto_generated.address_a[3]
address_a[4] => altsyncram_6a71:auto_generated.address_a[4]
address_a[5] => altsyncram_6a71:auto_generated.address_a[5]
address_a[6] => altsyncram_6a71:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_6a71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|toplevel|animation:ANIM|pacmanupp:PAC4ROM|altsyncram:altsyncram_component|altsyncram_6a71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0


|toplevel|animation:ANIM|pacmandownn:PAC5ROM
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1


|toplevel|animation:ANIM|pacmandownn:PAC5ROM|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_pg71:auto_generated.address_a[0]
address_a[1] => altsyncram_pg71:auto_generated.address_a[1]
address_a[2] => altsyncram_pg71:auto_generated.address_a[2]
address_a[3] => altsyncram_pg71:auto_generated.address_a[3]
address_a[4] => altsyncram_pg71:auto_generated.address_a[4]
address_a[5] => altsyncram_pg71:auto_generated.address_a[5]
address_a[6] => altsyncram_pg71:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_pg71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|toplevel|animation:ANIM|pacmandownn:PAC5ROM|altsyncram:altsyncram_component|altsyncram_pg71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0


|toplevel|animation:ANIM|ghostrom:GHOST
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1


|toplevel|animation:ANIM|ghostrom:GHOST|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m071:auto_generated.address_a[0]
address_a[1] => altsyncram_m071:auto_generated.address_a[1]
address_a[2] => altsyncram_m071:auto_generated.address_a[2]
address_a[3] => altsyncram_m071:auto_generated.address_a[3]
address_a[4] => altsyncram_m071:auto_generated.address_a[4]
address_a[5] => altsyncram_m071:auto_generated.address_a[5]
address_a[6] => altsyncram_m071:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m071:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|toplevel|animation:ANIM|ghostrom:GHOST|altsyncram:altsyncram_component|altsyncram_m071:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0


|toplevel|animation:ANIM|ghostrom:GHOST2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1


|toplevel|animation:ANIM|ghostrom:GHOST2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_m071:auto_generated.address_a[0]
address_a[1] => altsyncram_m071:auto_generated.address_a[1]
address_a[2] => altsyncram_m071:auto_generated.address_a[2]
address_a[3] => altsyncram_m071:auto_generated.address_a[3]
address_a[4] => altsyncram_m071:auto_generated.address_a[4]
address_a[5] => altsyncram_m071:auto_generated.address_a[5]
address_a[6] => altsyncram_m071:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_m071:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|toplevel|animation:ANIM|ghostrom:GHOST2|altsyncram:altsyncram_component|altsyncram_m071:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0


|toplevel|animation:ANIM|ghostromblue:GHOSTB
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1


|toplevel|animation:ANIM|ghostromblue:GHOSTB|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_uh71:auto_generated.address_a[0]
address_a[1] => altsyncram_uh71:auto_generated.address_a[1]
address_a[2] => altsyncram_uh71:auto_generated.address_a[2]
address_a[3] => altsyncram_uh71:auto_generated.address_a[3]
address_a[4] => altsyncram_uh71:auto_generated.address_a[4]
address_a[5] => altsyncram_uh71:auto_generated.address_a[5]
address_a[6] => altsyncram_uh71:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uh71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|toplevel|animation:ANIM|ghostromblue:GHOSTB|altsyncram:altsyncram_component|altsyncram_uh71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0


|toplevel|animation:ANIM|ghostromblue:GHOSTB2
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1


|toplevel|animation:ANIM|ghostromblue:GHOSTB2|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_uh71:auto_generated.address_a[0]
address_a[1] => altsyncram_uh71:auto_generated.address_a[1]
address_a[2] => altsyncram_uh71:auto_generated.address_a[2]
address_a[3] => altsyncram_uh71:auto_generated.address_a[3]
address_a[4] => altsyncram_uh71:auto_generated.address_a[4]
address_a[5] => altsyncram_uh71:auto_generated.address_a[5]
address_a[6] => altsyncram_uh71:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_uh71:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|toplevel|animation:ANIM|ghostromblue:GHOSTB2|altsyncram:altsyncram_component|altsyncram_uh71:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0


|toplevel|animation:ANIM|cherryrom:CHERRIE
address[0] => address[0].IN1
address[1] => address[1].IN1
address[2] => address[2].IN1
address[3] => address[3].IN1
address[4] => address[4].IN1
address[5] => address[5].IN1
address[6] => address[6].IN1
clock => clock.IN1


|toplevel|animation:ANIM|cherryrom:CHERRIE|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_u371:auto_generated.address_a[0]
address_a[1] => altsyncram_u371:auto_generated.address_a[1]
address_a[2] => altsyncram_u371:auto_generated.address_a[2]
address_a[3] => altsyncram_u371:auto_generated.address_a[3]
address_a[4] => altsyncram_u371:auto_generated.address_a[4]
address_a[5] => altsyncram_u371:auto_generated.address_a[5]
address_a[6] => altsyncram_u371:auto_generated.address_a[6]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_u371:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~


|toplevel|animation:ANIM|cherryrom:CHERRIE|altsyncram:altsyncram_component|altsyncram_u371:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0


