Running in Lattice mode


Starting:    C:\lscc\iCEcube2.2017.08\synpbase\bin64\mbin\synbatch.exe
Install:     C:\lscc\iCEcube2.2017.08\synpbase
Hostname:    SR-LT113
Date:        Thu Aug 16 00:33:16 2018
Version:     L-2016.09L+ice40

Arguments:   -product synplify_pro -batch Clocked_Logic_syn.prj
ProductType: synplify_pro





log file: "C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\Clocked_Logic.srr"
Running: Clocked_Logic_Implmnt in foreground

Running Clocked_Logic_syn|Clocked_Logic_Implmnt

Running: compile (Compile) on Clocked_Logic_syn|Clocked_Logic_Implmnt
# Thu Aug 16 00:33:16 2018

Running: compile_flow (Compile Process) on Clocked_Logic_syn|Clocked_Logic_Implmnt
# Thu Aug 16 00:33:16 2018

Running: compiler (Compile Input) on Clocked_Logic_syn|Clocked_Logic_Implmnt
# Thu Aug 16 00:33:16 2018
Copied C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\synwork\Clocked_Logic_comp.srs to C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\Clocked_Logic.srs

compiler completed
# Thu Aug 16 00:33:18 2018

Return Code: 0
Run Time:00h:00m:02s

Running: multi_srs_gen (Multi-srs Generator) on Clocked_Logic_syn|Clocked_Logic_Implmnt
# Thu Aug 16 00:33:18 2018

multi_srs_gen completed
# Thu Aug 16 00:33:18 2018

Return Code: 0
Run Time:00h:00m:00s
Copied C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\synwork\Clocked_Logic_mult.srs to C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\Clocked_Logic.srs
Complete: Compile Process on Clocked_Logic_syn|Clocked_Logic_Implmnt

Running: premap (Pre-mapping) on Clocked_Logic_syn|Clocked_Logic_Implmnt
# Thu Aug 16 00:33:18 2018

premap completed
# Thu Aug 16 00:33:20 2018

Return Code: 0
Run Time:00h:00m:02s
Complete: Compile on Clocked_Logic_syn|Clocked_Logic_Implmnt

Running: map (Map) on Clocked_Logic_syn|Clocked_Logic_Implmnt
# Thu Aug 16 00:33:20 2018
License granted for 4 parallel jobs

Running: fpga_mapper (Map & Optimize) on Clocked_Logic_syn|Clocked_Logic_Implmnt
# Thu Aug 16 00:33:20 2018
Copied C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\synwork\Clocked_Logic_m.srm to C:\git\FPGA\Clocked_Logic\Clocked_Logic_Implmnt\Clocked_Logic.srm

fpga_mapper completed with warnings
# Thu Aug 16 00:33:23 2018

Return Code: 1
Run Time:00h:00m:03s
Complete: Map on Clocked_Logic_syn|Clocked_Logic_Implmnt
Complete: Logic Synthesis on Clocked_Logic_syn|Clocked_Logic_Implmnt

exit status=0

exit status=0

