crtc_mask	,	V_739
prepare	,	V_323
CURSOR_FORMAT_MASK	,	V_552
DISPPLANE_TILED	,	V_221
IBX_ELD_VALIDB	,	V_539
HAS_eDP	,	V_43
private_flags	,	V_361
unpin_work	,	V_653
drm_vblank_put	,	F_356
SDVOC	,	V_736
SDVOB	,	V_733
aud_config	,	V_528
fbdev	,	V_603
clone_mask	,	V_715
DREF_NONSPREAD_CK505_ENABLE	,	V_483
G4X_AUD_CNTL_ST	,	V_524
VBLANK	,	F_182
pipeconf	,	V_441
state_string	,	F_47
has_panel	,	V_479
HAS_PCH_LPT	,	F_52
PIPEDSL	,	F_43
intel_pin_and_fence_fb_obj	,	F_119
mode_fits_in_fbdev	,	F_323
TRANS_VTOTAL	,	F_179
assert_pch_hdmi_disabled	,	F_83
quirk_pipea_force	,	F_427
fb_base	,	V_788
crtc_funcs	,	V_352
DPIO_BYTE	,	V_19
FDI_RX_CTL	,	F_60
drm_mode_set_name	,	F_332
gen6_update_ring_freq	,	F_444
DPLL_FPA01_P1_POST_DIV_MASK	,	V_624
"PLL[%d] not attached to this transcoder %d: %08x\n"	,	L_21
DPLLB_LVDS_P2_CLOCK_DIV_14	,	V_432
"Forcing lvds to dual link mode on %s\n"	,	L_3
"dot out of range\n"	,	L_12
cursor_width	,	V_567
BCS	,	V_686
size	,	V_578
assert_plane	,	F_66
drm_i915_get_pipe_from_crtc_id	,	V_706
IBX_AUD_CNTL_ST2	,	V_534
IS_845G	,	F_298
i945_get_display_clock_speed	,	F_226
CURSOR_POS_SIGN	,	V_568
DISPPLANE_SEL_PIPE_MASK	,	V_136
I915_GEM_PHYS_CURSOR_1	,	V_586
obj_to_crtc	,	F_397
is_tv	,	V_446
I915_GEM_PHYS_CURSOR_0	,	V_585
drm_crtc_helper_set_mode	,	F_326
GFP_ATOMIC	,	V_798
PCH_DP_D	,	V_160
PCH_DP_C	,	V_158
err_most	,	V_87
PCH_DP_B	,	V_156
"ELD on pipe %c\n"	,	L_108
FDI_PLL_BIOS_0	,	V_6
"applying lvds SSC disable quirk\n"	,	L_150
tile_offset	,	V_804
PIPESRC	,	F_259
drm_crtc	,	V_32
queue_flip	,	V_698
d	,	V_763
e	,	V_658
G4X_ELDV_DEVCL_DEVBLC	,	V_522
PF_WIN_POS	,	F_195
i	,	V_134
INTEL_OUTPUT_HDMI	,	V_49
drm_i915_gem_object	,	V_190
DP_PLL_FREQ_270MHZ	,	V_252
num_connectors	,	V_404
ENOENT	,	V_577
intel_crtc_dpms	,	F_210
m	,	V_61
n	,	V_67
assert_fdi_rx_disabled	,	F_106
PIPECONF_CXSR_DOWNCLOCK	,	V_460
p	,	V_63
PLL_P2_DIVIDE_BY_4	,	V_440
q	,	V_766
blue	,	V_593
DREF_CPU_SOURCE_OUTPUT_NONSPREAD	,	V_489
SBI_BUSY	,	V_171
x	,	V_207
timeval_to_ns	,	F_352
y	,	V_208
i9xx_update_pll	,	F_245
tv_usec	,	V_667
FDI_LINK_TRAIN_AUTO	,	V_276
intel_unregister_dsm_handler	,	F_454
HTOTAL	,	F_174
vlv_force_wake_put	,	V_760
dither	,	V_498
Start	,	V_211
refcount	,	V_176
lvds_downclock	,	V_451
red	,	V_591
FP_N_DIV_SHIFT	,	V_618
reg	,	V_8
ironlake_crtc_dpms	,	F_202
CPU_VGACNTRL	,	V_774
finish	,	V_576
eld	,	V_516
pp_reg	,	V_119
ret	,	V_195
TRANS_DP_BPC_MASK	,	V_314
CURSOR_ENABLE	,	V_553
FDI_PLL_FB_CLOCK_MASK	,	V_7
intel_framebuffer_create	,	F_312
trace_i915_flip_complete	,	F_360
intel_user_framebuffer_create_handle	,	F_416
FP1	,	F_243
FP0	,	F_242
intel_mode_get_pixel_multiplier	,	F_246
POSTING_READ	,	F_11
FDI_RX_PHASE_SYNC_POINTER_OVR	,	V_267
SDVO_MULTIPLIER_SHIFT_HIRES	,	V_424
DPLL_FPA01_P1_POST_DIV_MASK_I830_LVDS	,	V_626
intel_gen6_queue_flip	,	F_371
spin_unlock_irqrestore	,	F_9
framedur_ns	,	V_665
LVDS_PIPE	,	F_79
drm_select_eld	,	F_283
_CURABASE	,	V_551
cfb_plane	,	V_335
intel_display_print_error_state	,	F_470
PF_CTL	,	F_194
intel_encoder_prepare	,	F_217
alignment	,	V_194
DREF_CPU_SOURCE_OUTPUT_DOWNSPREAD	,	V_488
PIPECONF_FRAME_START_DELAY_MASK	,	V_700
"Unknown color depth %d\n"	,	L_56
atomic_add	,	F_379
drm_helper_mode_fill_fb_struct	,	F_419
vga_reg	,	V_773
pci_write_config_word	,	F_467
drm_gem_object_reference	,	F_378
drm_kms_helper_poll_fini	,	F_453
DISPPLANE_8BPP	,	V_216
intel_limits_i8xx_lvds	,	V_59
kmalloc	,	F_469
aud_cntrl_st2	,	V_530
end	,	V_596
"we currently only support 64x64 cursors\n"	,	L_115
"failed to release fence for cursor"	,	L_119
intel_fdi_link_freq	,	F_1
LVDS_VSYNC_POLARITY	,	V_416
iclk_virtual_root_freq	,	V_293
GC_DISPLAY_CLOCK_MASK	,	V_367
DPLL_VCO_ENABLE	,	V_105
FP_N_DIV_MASK	,	V_621
dev_private	,	V_5
port_sel	,	V_143
IS_PINEVIEW	,	F_22
CURSOR_MODE_64_ARGB_AX	,	V_558
intel_encoder_is_pch_edp	,	F_166
"FDI train 2 fail!\n"	,	L_67
i8xx_update_pll	,	F_252
valleyview_get_display_clock_speed	,	F_225
DRM_DEBUG	,	F_238
"FDI RX state assertion failure (expected %s, current %s)\n"	,	L_25
is_crt	,	V_493
ns_to_timeval	,	F_353
tries	,	V_262
ILK_eDP_A_DISABLE	,	V_718
IS_I830	,	F_88
"iCLKIP clock: found settings for %dKHz refresh rate: auxdiv=%x, divsel=%x, phasedir=%x, phaseinc=%x\n"	,	L_72
cur_pipe	,	V_135
gmch_m	,	V_384
intel_crtc_clock_get	,	F_329
gmch_n	,	V_385
agp	,	V_789
ironlake_enable_rc6	,	F_440
"intel_choose_pipe_bpp returned invalid value %d\n"	,	L_103
"probing DP_B\n"	,	L_142
IS_I915GM	,	F_425
"  VBLANK: %08x\n"	,	L_163
setup_timer	,	F_394
max_width	,	V_786
has_reduced_clock	,	V_444
intel_limits_ironlake_single_lvds	,	V_41
INTEL_AUDIO_DEVCL	,	V_521
drm_mode_config	,	V_70
assert_plane_enabled	,	F_152
event_lock	,	V_652
G4X_HDMIW_HDMIEDID	,	V_526
PFIT_CONTROL	,	V_720
SBI_SSCAUXDIV_FINALDIV2SEL	,	F_171
FDI_PCDCLK	,	V_281
CURBASE	,	F_292
intel_init_pm	,	F_447
gen6_fdi_link_train	,	F_156
IS_IRONLAKE_M	,	F_438
intel_best_encoder	,	F_462
"Pipe [%d]:\n"	,	L_156
intel_update_lvds	,	F_244
"  VTOTAL: %08x\n"	,	L_162
p2_slow	,	V_82
cursor_needs_physical	,	V_581
"FDI TX state assertion failure (expected %s, current %s)\n"	,	L_23
mode_config	,	V_71
phasedir	,	V_287
handle	,	V_574
out_unlock	,	V_14
intel_get_pch_pll	,	F_189
CPT_AUD_CONFIG_A	,	V_536
PIPE_VBLANK_INTERRUPT_STATUS	,	V_94
"FDI RX PLL assertion failure, should be active but is disabled\n"	,	L_28
connector	,	V_393
"p out of range\n"	,	L_5
TRANS_VBLANK	,	F_181
i915_gem_detach_phys_object	,	F_305
DPIO_RID	,	V_16
"m out of range\n"	,	L_9
"CRTC:%d reusing existing PCH PLL %x\n"	,	L_76
DPIO_BUSY	,	V_13
intel_framebuffer_init	,	F_315
DRM_INFO	,	F_13
"cursor off\n"	,	L_114
drm_helper_disable_unused_functions	,	F_328
VGA_RSRC_LEGACY_IO	,	V_776
"forcing bpc to 8 for HDMI\n"	,	L_90
pipeA_h	,	V_347
intel_decrease_pllclock	,	F_338
FDI_TX_ENABLE	,	V_114
DRM_FORMAT_RGB332	,	V_741
"  STRIDE: %08x\n"	,	L_167
FDI_RX_PHASE_SYNC_POINTER_EN	,	V_268
i915_gem_object_pin_fence	,	F_125
crtc_vtotal	,	V_463
INTEL_OUTPUT_SDVO	,	V_52
MI_WAIT_FOR_PLANE_A_FLIP	,	V_679
SBI_SSCAUXDIV6	,	V_302
intel_mode_funcs	,	V_785
PIXCLK_GATE_UNGATE	,	V_303
QUIRK_INVERT_BRIGHTNESS	,	V_761
GC_DISPLAY_CLOCK_333_MHZ	,	V_368
crtc_hsync_start	,	V_465
err	,	V_80
PIPECONF_INTERLACED_ILK	,	V_184
intel_crtc_page_flip	,	F_375
"plane %c assertion failure, should be disabled but not\n"	,	L_32
tc2reg	,	V_328
DP_A	,	V_248
DP_B	,	V_735
"upclocking LVDS\n"	,	L_129
DP_C	,	V_737
"framebuffer init failed %d\n"	,	L_148
DP_D	,	V_738
assert_fdi_rx_pll_enabled	,	F_62
snb_b_fdi_train_param	,	V_274
crtc_vsync_start	,	V_474
min_height	,	V_782
to_intel_crtc	,	F_100
PALETTE	,	F_287
FDI_LINK_TRAIN_PATTERN_1	,	V_266
hsw_fdi_link_train	,	V_755
PIPESTAT	,	F_39
TRANSCONF	,	F_72
FDI_LINK_TRAIN_PATTERN_2	,	V_269
this_err	,	V_84
trans_dp_ctl	,	V_146
intel_modeset_gem_init	,	F_450
FP_M1_DIV_SHIFT	,	V_616
PLL_REF_INPUT_TVCLKINBC	,	V_435
_PCH_DPLL	,	F_386
intel_sbi_write	,	F_92
nlanes	,	V_378
crtc_mode_set	,	V_510
mode	,	V_292
gtt_offset	,	V_222
intel_crtc_cursor_move	,	F_308
DP_PLL_FREQ_160MHZ	,	V_251
is_lvds	,	V_445
QUIRK_PIPEA_FORCE	,	V_130
intel_sanitize_pm	,	F_344
pitches	,	V_223
GC_CLOCK_100_200	,	V_373
pipe	,	V_89
DRM_FORMAT_VYUY	,	V_751
i9xx_crtc_prepare	,	F_213
"Dithering DP to 6bpc\n"	,	L_91
intel_find_pll_ironlake_dp	,	F_31
intel_crtc_load_lut	,	F_197
DRM_FORMAT_RGB565	,	V_742
PIPECONF	,	F_42
crtc_htotal	,	V_466
drm_crtc_helper_funcs	,	V_351
mod_timer	,	F_335
DDI_INIT_DISPLAY_DETECTED	,	V_722
old_fb_obj	,	V_655
pipe_name	,	F_64
GC_CLOCK_166_250	,	V_374
disable_pch_hdmi	,	F_117
pipeA_y	,	V_246
"LPT detected: no PLL for pipe %d necessary\n"	,	L_105
pipeA_x	,	V_245
intel_crtc_disable	,	F_211
pipeA_w	,	V_345
struct_mutex	,	V_238
disable_pch_dp	,	F_116
cursor_visible	,	V_549
IS_CRESTLINE	,	F_121
"failed to allocate framebuffer for load-detection\n"	,	L_125
list_for_each_entry	,	F_26
DPIO_REG	,	V_15
"FDI train done\n"	,	L_68
ironlake_fdi_pll_enable	,	F_159
SFUSE_STRAP_DDID_DETECTED	,	V_729
"using SSC reference clock of %d MHz\n"	,	L_94
PIPECONF_DITHER_TYPE_MASK	,	V_508
G4X_ELDV_DEVCTG	,	V_523
intel_finish_page_flip	,	F_361
intel_sanitize_modesetting	,	F_382
"probing DP_D\n"	,	L_146
FDI_TX_PLL_ENABLE	,	V_117
"failed to disable transcoder %d\n"	,	L_50
PANEL_UNLOCK_REGS	,	V_126
TRANS_STATE_ENABLE	,	V_188
FDI_LINK_TRAIN_NONE	,	V_255
PIPECONF_BPP_6	,	V_458
intel_connector	,	V_792
PIPECONF_DITHER_EN	,	V_457
busy	,	V_643
TRANS_PROGRESSIVE	,	V_187
FDI_PHASE_SYNC_OVR	,	F_149
update_wm	,	V_756
intel_dpio_read	,	F_4
DP_PLL_FREQ_MASK	,	V_249
lane	,	V_495
min_width	,	V_781
crtc_vblank_end	,	V_464
"enable PCH PLL %x (active %d, on? %d)for crtc %d\n"	,	L_44
PLL_P1_DIVIDE_BY_TWO	,	V_439
PIXCLK_GATE	,	V_288
ironlake_wait_for_vblank	,	F_33
pll	,	V_107
"PCH PLL state for reg %x assertion failure (expected %s, current %s), val=%08x\n"	,	L_20
"m2 out of range\n"	,	L_6
CPT_HDMIW_HDMIEDID_A	,	V_535
"Plane [%d]:\n"	,	L_165
i915_update_gfx_val	,	F_341
FP_M2_DIV_SHIFT	,	V_620
disable_fbc	,	V_228
IS_ERR	,	F_325
intel_gen3_queue_flip	,	F_369
"ELD on port %c\n"	,	L_110
ring	,	V_676
DIV_ROUND_UP	,	F_317
I915_MODIFY_DISPBASE	,	F_132
ADPA_PIPE_SELECT_MASK	,	V_155
DRM_MODE_DPMS_STANDBY	,	V_338
SBI_CTL_OP_CRRD	,	V_174
intel_panel_use_ssc	,	F_236
"CRTC:%d sharing existing PCH PLL %x (refcount %d, ative %d)\n"	,	L_78
TRANS_DP_HSYNC_ACTIVE_HIGH	,	V_318
intel_unpin_work_fn	,	F_348
len	,	V_518
PIPEFRAME	,	F_34
reduced_clock	,	V_406
drm_core_check_feature	,	F_343
DSPCNTR	,	F_67
state	,	V_103
file_priv	,	V_669
drm_vblank_pre_modeset	,	F_276
type_mask	,	V_712
CURBASE_IVB	,	F_295
i855_get_display_clock_speed	,	F_232
_PCH_FP0	,	F_387
intel_crtc_mode_fixup	,	F_223
LVDS_A3_POWER_MASK	,	V_397
intel_PLL_is_valid	,	F_27
intel_edp_link_config	,	F_263
_PCH_FP1	,	F_388
DRM_MODE_DPMS_OFF	,	V_340
drm_mode_object_find	,	F_396
intel_dual_link_lvds	,	V_26
was_interruptible	,	V_231
adjusted_mode	,	V_359
IS_I945GM	,	F_248
ironlake_enable_drps	,	F_439
"plane %d init failed: %d\n"	,	L_155
"unsupported depth, assuming 24 bits\n"	,	L_92
DPIO_CTL	,	V_21
ironlake_crtc_disable	,	F_199
PCH_LVDS	,	V_37
assert_pch_refclk_enabled	,	F_70
PIPECONF_INTERLACE_W_FIELD_INDICATION	,	V_462
DPLL_DAC_SERIAL_P2_CLOCK_DIV_10	,	V_431
GFP_KERNEL	,	V_599
intel_finish_page_flip_plane	,	F_362
enable_stall_check	,	V_697
intel_limits_g4x_display_port	,	V_54
MHz	,	F_264
frame_reg	,	V_91
intel_sbi_read	,	F_93
TRANS_INTERLACE_MASK	,	V_182
"applying pipe a force quirk\n"	,	L_149
TRANS_DP_CTL	,	F_74
TRANSDPLINK_N1	,	F_269
pch_pf_size	,	V_331
ironlake_disable_rc6	,	F_457
intel_enable_pipe	,	F_107
drm_mode_connector_attach_encoder	,	F_465
"Attempting to enable FDI_RX on Haswell pipe &gt; 0\n"	,	L_24
intel_disable_fbc	,	F_201
mutex_unlock	,	F_143
PIPE_LINK_M1	,	F_272
"  SURF: %08x\n"	,	L_171
MI_DISPLAY_FLIP	,	V_682
found	,	V_86
DPLL_MD	,	F_251
ILK_DISPLAY_CHICKEN_FUSES	,	V_717
BUG	,	F_122
pos	,	V_563
arg	,	V_639
intel_crtc_reset	,	F_384
dpd_is_edp	,	V_719
intel_attached_encoder	,	F_463
pch_dpll	,	V_110
lpt_program_iclkip	,	F_167
PLANE_C	,	V_692
DSPADDR	,	F_111
intel_limits_g4x_hdmi	,	V_51
i9xx_crtc_dpms	,	F_208
DREF_SSC_SOURCE_MASK	,	V_139
drm_vblank_off	,	F_200
release_fb	,	V_610
seq_file	,	V_809
idle_work	,	V_645
TRANSDPLINK_M1	,	F_268
get_display_clock_speed	,	V_454
drm_mode_crtc_set_gamma_size	,	F_391
DSPSURF	,	F_112
drm_gem_object_unreference_unlocked	,	F_307
FDI_RX_IMR	,	F_153
"CRTC:%d allocated PCH PLL %x\n"	,	L_79
DPIO_PKT	,	V_12
FDI_TX_CTL	,	F_58
mutex_lock	,	F_142
"CRTC:%d using pre-allocated PCH PLL %x\n"	,	L_77
intel_limits_pineview_sdvo	,	V_57
tvbl	,	V_661
INTEL_AUDIO_DEVBLC	,	V_520
intel_limits_g4x_dual_channel_lvds	,	V_47
assert_pch_pll_disabled	,	F_98
PIPE_LINK_N1	,	F_273
ERR_PTR	,	F_314
pipelined	,	V_193
intel_crtc_init	,	F_389
dmi_system_id	,	V_22
TRANSA_DPLLB_SEL	,	V_307
mdelay	,	F_45
DISPLAY_PLANE_ENABLE	,	V_133
PORT_ENABLE	,	V_149
intel_disable_pipe	,	F_109
divsel	,	V_284
CURSOR_Y_SHIFT	,	V_571
source	,	V_806
align	,	V_584
intel_default_queue_flip	,	F_374
err_interruptible	,	V_203
DPIO_OP_READ	,	V_17
LVDS_ENABLE_DITHER	,	V_414
"failed to downclock LVDS!\n"	,	L_132
FDI_LINK_TRAIN_PATTERN_MASK_CPT	,	V_256
TRANS_AUTOTRAIN_GEN_STALL_DIS	,	V_329
atomic_clear_mask	,	F_357
DRM_MODE_FLAG_PHSYNC	,	V_317
"eDP PLL enable for clock %d\n"	,	L_62
force_wake_put	,	V_759
dpa_ctl	,	V_247
IS_I85X	,	F_426
overlay	,	V_342
DPLLB_MODE_LVDS	,	V_421
SBI_CTL_OP_CRWR	,	V_172
intel_framebuffer_pitch_for_width	,	F_316
"failed to update base address\n"	,	L_61
WARN	,	F_50
"crtc %d/%d dpms on\n"	,	L_83
palreg	,	V_543
IS_I865G	,	F_299
pci_dev	,	V_762
intel_crtc_idle_timer	,	F_337
"Unknown DPLL mode %08x in programmed "	,	L_127
intel_pch_pll	,	V_106
is_cpu_edp	,	V_499
pineview_clock	,	F_24
PLLB_REF_INPUT_SPREADSPECTRUMIN	,	V_436
KHz	,	F_265
intel_modeset_init	,	F_445
intel_modeset_vga_set_state	,	F_466
intel_pipe_set_base	,	F_141
intel_gpu_idle_timer	,	F_333
TU_SIZE_MASK	,	V_280
FDI_COMPOSITE_SYNC	,	V_278
intel_trans_dp_port_sel	,	F_187
INTEL_GMCH_VGA_DISABLE	,	V_796
lowfreq_avail	,	V_408
intel_crtc_driving_pch	,	F_165
DRM_MODE_FLAG_PVSYNC	,	V_319
"on"	,	L_15
INTEL_OUTPUT_TVOUT	,	V_434
crtc_hsync_end	,	V_471
num_pch_pll	,	V_325
kzalloc	,	F_313
factor	,	V_497
PF_FILTER_MED_3x3	,	V_333
outb	,	F_433
pipestat_reg	,	V_92
pll_reg	,	V_109
has_ck505	,	V_480
vdisplay	,	V_348
green	,	V_592
start	,	V_595
display_bpc	,	V_394
hsync	,	V_630
DP_DETECTED	,	V_716
target	,	V_77
"buffer is to small\n"	,	L_116
DRM_MODE_ENCODER_DAC	,	V_282
SOUTH_CHICKEN1	,	V_261
sarea_priv	,	V_242
FDI_RX_IIR	,	F_155
intel_quirk	,	V_765
PORT_TRANS_SEL_MASK	,	V_150
PIPECONF_DOUBLE_WIDE	,	V_455
intel_crtc	,	V_108
adpa_pipe_enabled	,	F_80
"no plane for crtc: plane %d, num_pipes %d\n"	,	L_59
HSYNC	,	F_178
"LPT detected: skipping PCH PLL test\n"	,	L_18
intel_limits_ironlake_dual_lvds	,	V_39
DRM_MODE_FLAG_INTERLACE	,	V_461
"swapping pipes &amp; planes for FBC\n"	,	L_138
"Disabling SSC entirely\n"	,	L_102
list_empty	,	F_334
max_height	,	V_787
"timeout waiting for SBI to complete read transaction\n"	,	L_43
TRANSDATA_N1	,	F_267
intel_gen2_queue_flip	,	F_364
drm_device	,	V_1
drm_encoder_cleanup	,	F_221
VSYNC	,	F_184
MI_NOOP	,	V_681
intel_disable_pll	,	F_90
bios_lvds_val	,	V_29
intel_sdvo_init	,	F_406
"ELD on [CONNECTOR:%d:%s], [ENCODER:%d:%s]\n"	,	L_112
DRM_DEBUG_DRIVER	,	F_53
del_timer_sync	,	F_460
intel_enable_pch_pll	,	F_94
LVDS_A3_POWER_UP	,	V_398
intel_limits_ironlake_dac	,	V_45
assert_pipe	,	F_65
destroy	,	V_613
intel_user_framebuffer_create	,	F_420
TRANSB_DPLL_ENABLE	,	V_308
desired_divisor	,	V_295
link_m	,	V_386
crtc_vdisplay	,	V_472
link_n	,	V_387
free_work	,	V_695
crtc	,	V_33
DRM_FORMAT_YVYU	,	V_750
HAS_PCH_IBX	,	F_103
intel_enable_plane	,	F_113
"PLL state assertion failure (expected %s, current %s)\n"	,	L_17
pipesrc	,	V_685
PAGE_SIZE	,	V_601
DRM_FORMAT_ARGB8888	,	V_745
pipeconf_val	,	V_179
DRIVER_MODESET	,	V_650
has_pch_edp	,	V_478
i915gm_get_display_clock_speed	,	F_229
CURPOS	,	F_297
wait_for_atomic_us	,	F_6
assert_pll_enabled	,	F_108
FDI_PHASE_SYNC_EN	,	F_150
primary	,	V_239
to_intel_bo	,	F_301
"applying inverted panel brightness quirk\n"	,	L_151
i9xx_crtc_off	,	F_209
"mode set failed: pipe %d stuck\n"	,	L_82
"Couldn't find PLL settings for mode!\n"	,	L_95
DREF_CPU_SOURCE_OUTPUT_DISABLE	,	V_490
flags	,	V_9
"disable lvds on pipe %d val 0x%08x\n"	,	L_53
TRANS_VSYNC	,	F_183
"unknown plane in flip command\n"	,	L_135
DPIO_DATA	,	V_20
I965_PIPECONF_ACTIVE	,	V_95
enabled	,	V_102
HBLANK	,	F_176
"  SRC: %08x\n"	,	L_158
DISPPLANE_SEL_PIPE_SHIFT	,	V_137
drm_encoder_helper_funcs	,	V_356
eldv	,	V_517
assert_pch_pll_enabled	,	F_96
"m1 &lt;= m2\n"	,	L_8
PF_ENABLE	,	V_332
CURSOR_X_SHIFT	,	V_569
intel_limits_g4x_sdvo	,	V_53
display	,	V_227
"no such CRTC id\n"	,	L_139
intel_setup_overlay	,	F_451
GC_CLOCK_CONTROL_MASK	,	V_371
intel_helper_funcs	,	V_703
intel_crtc_update_cursor	,	F_198
interruptible	,	V_202
TRANS_HTOTAL	,	F_173
tiling_mode	,	V_196
TRANSDATA_M1	,	F_266
intel_pipe_has_type	,	F_17
"FDI_RX_IIR 0x%x\n"	,	L_63
intel_init_clock_gating	,	F_437
DISPPLANE_32BPP_30BIT_NO_ALPHA	,	V_224
TRANSB_DPLLB_SEL	,	V_309
width	,	V_565
vtotal	,	V_636
"\n"	,	L_113
DISPPLANE_15_16BPP	,	V_218
"  HBLANK: %08x\n"	,	L_160
do_intel_finish_page_flip	,	F_349
intel_disable_transcoder	,	F_104
is_pch_port	,	V_330
load_detect_mode	,	V_611
IS_MOBILE	,	F_87
num	,	V_376
"Audio directed to unknown port\n"	,	L_109
mode_cmd	,	V_598
"probing SDVOB\n"	,	L_140
"  POS: %08x\n"	,	L_169
intel_disable_plane	,	F_115
DPLL_DVO_HIGH_SPEED	,	V_425
cursor_y	,	V_562
i915_disable_vga	,	F_431
cursor_x	,	V_561
i915_lvds_channel_mode	,	V_25
fail_unpin	,	V_583
edp_bpc	,	V_399
IS_BROADWATER	,	F_120
PIPECONF_DITHER_TYPE_SP	,	V_459
i915_gem_alloc_object	,	F_321
visible	,	V_547
for_each_pipe	,	F_383
"Disabling pch HDMI %x on pipe %d\n"	,	L_52
PLANE_B	,	V_690
SUPPORTS_INTEGRATED_DP	,	F_410
drm_pending_vblank_event	,	V_657
PLANE_A	,	V_688
intel_limits_i8xx_dvo	,	V_60
SBI_DATA	,	V_170
SBI_SSCCTL6	,	V_290
"  HTOTAL: %08x\n"	,	L_159
ffs	,	F_330
SBI_SSCDIVINTPHASE_PROPAGATE	,	V_301
PLL_REF_SDVO_HDMI_MULTIPLIER_SHIFT	,	V_507
intel_encoder_commit	,	F_218
HDMID	,	V_165
HDMIB	,	V_163
HDMIC	,	V_164
MI_WAIT_FOR_PLANE_B_FLIP	,	V_678
LVDS_DETECTED	,	V_28
i845_update_cursor	,	F_289
pipe_to_crtc_mapping	,	V_180
"creating tmp fb for load-detection\n"	,	L_123
drm_connector	,	V_392
lvds_ssc_freq	,	V_405
G4X_ELD_ADDR	,	V_525
intel_modeset_init_hw	,	F_436
is_pch_edp	,	V_500
intel_crtc_cursor_set	,	F_300
p2_fast	,	V_81
intel_framebuffer	,	V_209
PORT_TRANS_SEL_CPT	,	F_76
fdi_link_train	,	V_304
htotal	,	V_633
intel_fdi_normal_train	,	F_146
TRANSC_DPLLB_SEL	,	V_311
CURSIZE	,	V_589
pch_port	,	V_189
"asserting PCH PLL %s with no PLL\n"	,	L_19
intel_update_linetime_watermarks	,	F_274
addr	,	V_575
DDI_BUF_CTL_A	,	V_721
LVDS_HSYNC_POLARITY	,	V_415
drm_vblank_count_and_time	,	F_351
"crtc %d/%d dpms off\n"	,	L_84
FP_M2_DIV_MASK	,	V_622
DRM_MODE_DPMS_SUSPEND	,	V_339
temp	,	V_250
intel_find_pll_g4x_dp	,	F_32
GC_LOW_FREQUENCY_ENABLE	,	V_366
DPLL_FPA01_P1_POST_DIV_MASK_PINEVIEW	,	V_623
drm_irq_uninstall	,	F_458
refclk	,	V_34
INTEL_OUTPUT_DISPLAYPORT	,	V_42
WARN_ON	,	F_95
SFUSE_STRAP	,	V_724
PCH_DREF_CONTROL	,	V_138
"reusing fbdev for load-detection framebuffer\n"	,	L_124
queue_work	,	F_336
min_t	,	F_280
"probing HDMI on SDVOC\n"	,	L_144
intel_ring_buffer	,	V_192
PIPECONF_PROGRESSIVE	,	V_467
funcs	,	V_612
intel_crtc_destroy	,	F_345
pending_flip_queue	,	V_232
HAS_PIPE_CXSR	,	F_255
last_line	,	V_96
plane	,	V_132
IS_PINEVIEW_M	,	F_423
intel_finish_fb	,	F_137
i915_gem_object_unpin	,	F_126
ident	,	V_24
TRANS_DP_PORT_SEL_NONE	,	V_336
den	,	V_377
gmch_ctrl	,	V_793
stride	,	V_802
cntl	,	V_548
INTELFB_CONN_LIMIT	,	V_701
write_eld	,	V_542
"failed to enable transcoder %d\n"	,	L_49
dev	,	V_2
encoder_funcs	,	V_357
SUPPORTS_TV	,	F_412
"clamping display bpc (was %d) to EDID reported max of %d\n"	,	L_88
pch_pll	,	V_175
PLL_REF_INPUT_DREFCLK	,	V_437
SBI_SSCDIVINTPHASE_DIVSEL	,	F_168
intel_eld_uptodate	,	F_278
dpio_lock	,	V_11
intel_limit_t	,	T_2
drm_framebuffer_init	,	F_418
ARRAY_SIZE	,	F_392
intel_release_load_detect_pipe	,	F_327
FDI_TX_ENHANCE_FRAME_ENABLE	,	V_254
FDI_LINK_TRAIN_VOL_EMP_MASK	,	V_271
PORT_DETECTED	,	V_731
IS_HASWELL	,	F_56
intel_unpin_fb_obj	,	F_127
intel_find_best_PLL	,	F_29
PIPE_DDI_FUNC_ENABLE	,	V_113
i9xx_misc_get_display_clock_speed	,	F_228
IS_I915G	,	F_424
PANEL_POWER_ON	,	V_125
active	,	V_177
intel_crtc_funcs	,	V_702
HAS_PCH_SPLIT	,	F_20
is_dual_link_lvds	,	F_14
"m1 out of range\n"	,	L_7
Offset	,	V_212
DSPPOS	,	F_258
intel_unpin_work	,	V_651
link_bw	,	V_496
INTEL_MODE_CRTC_TIMINGS_SET	,	V_362
FP_N_PINEVIEW_DIV_MASK	,	V_617
IBX_AUD_CONFIG_A	,	V_532
busaddr	,	V_588
DPLL_DAC_SERIAL_P2_CLOCK_DIV_5	,	V_429
"clamping display bpc (was %d) to LVDS (%d)\n"	,	L_86
pci_read_config_word	,	F_230
PLL_LOAD_PULSE_PHASE_SHIFT	,	V_433
DRM_FORMAT_UYVY	,	V_749
""	,	L_154
LVDS_PIPEB_SELECT	,	V_127
"FDI train 1 fail!\n"	,	L_65
RCS	,	V_677
TRANS_DP_PORT_SEL_MASK	,	V_147
hdisplay	,	V_346
idle_timer	,	V_641
DISPPLANE_32BPP_NO_ALPHA	,	V_220
"ELD size %d\n"	,	L_107
assert_pch_ports_disabled	,	F_84
PCH_ADPA	,	V_162
"cursor cannot be tiled\n"	,	L_117
vlv_force_wake_get	,	V_758
i9xx_crtc_commit	,	F_214
PCH_SDVOB	,	V_732
intel_init_quirks	,	F_430
"  CONF: %08x\n"	,	L_157
PIPE_BPC_MASK	,	V_181
IS_GEN2	,	F_23
GPU_IDLE_TIMEOUT	,	V_642
i915_get_display_clock_speed	,	F_227
EBUSY	,	V_696
ironlake_fdi_link_train	,	F_151
IS_GEN7	,	F_442
wait_for	,	F_35
sel	,	V_305
DREF_NONSPREAD_SOURCE_ENABLE	,	V_484
IS_GEN3	,	F_256
IS_GEN6	,	F_157
drm_vblank_get	,	F_377
IS_GEN5	,	F_2
INIT_WORK	,	F_376
"DPIO idle wait timed out\n"	,	L_1
subsystem_device	,	V_770
"%d display pipe%s available.\n"	,	L_152
"  SIZE: %08x\n"	,	L_168
DISPPLANE_16BPP	,	V_219
DRM_FORMAT_ARGB2101010	,	V_747
msb_divisor_value	,	V_296
INTEL_OUTPUT_LVDS	,	V_36
crtc_hblank_start	,	V_469
vblank	,	V_808
CURSOR_MODE	,	V_556
ironlake_write_eld	,	F_281
crtc_vblank_start	,	V_473
vsync_end	,	V_638
jiffies	,	V_99
"flip queue: crtc already busy\n"	,	L_136
"timeout waiting for SBI to become ready\n"	,	L_41
intel_mark_busy	,	F_342
DRM_DEBUG_KMS	,	F_37
ironlake_crtc_off	,	F_203
match_clock	,	V_78
pending_flip_obj	,	V_656
drm_crtc_cleanup	,	F_347
SR01	,	V_777
intel_prepare_ddi	,	F_448
plane_name	,	F_68
SBI_SSCDIVINTPHASE_DIVSEL_MASK	,	V_298
reg_edid	,	V_515
AUD_CONFIG_N_VALUE_INDEX	,	V_540
DP_PORT_EN	,	V_144
i915_gem_object_finish_gpu	,	F_140
TRANS_DP_OUTPUT_ENABLE	,	V_315
phaseinc	,	V_285
SFUSE_STRAP_DDIB_DETECTED	,	V_725
IRONLAKE_FDI_FREQ	,	V_360
bits_eldv	,	V_512
timeval	,	V_659
dslreg	,	V_327
lvds_downclock_avail	,	V_450
info	,	V_116
cursor_bo	,	V_590
"disable PCH PLL %x (active %d, on? %d) for crtc %d\n"	,	L_46
DRM_MODE_FLAG_NHSYNC	,	V_417
fp2	,	V_407
best_clock	,	V_79
lvds_reg	,	V_88
"clamping display bpc (was %d) to eDP (%d)\n"	,	L_87
trans_dp_ctl_reg	,	V_145
G4X_AUD_VID_DID	,	V_519
target_clock	,	V_494
hdmi_pipe_enabled	,	F_75
DRM_ERROR	,	F_7
vga_get_uninterruptible	,	F_432
dot_limit	,	V_83
drmmode_obj	,	V_709
line_mask	,	V_97
SBI_SSCDIVINTPHASE_INCVAL	,	F_170
intel_write_eld	,	F_282
assert_fdi_tx_disabled	,	F_105
fb	,	V_206
gcfgc	,	V_363
FDI_FE_ERRC_ENABLE	,	V_260
frame	,	V_90
TRANS_LEGACY_INTERLACED_ILK	,	V_185
work_struct	,	V_648
cursor	,	V_799
intel_update_fbc	,	F_144
needs_tv_clock	,	V_448
"plane %c assertion failure, should be off on pipe %c but is still active\n"	,	L_33
FDI_RX_CHICKEN	,	F_154
TRANS_DP_ENH_FRAMING	,	V_316
i9xx_crtc_enable	,	F_206
fp	,	V_322
timeout	,	V_98
intel_gen4_queue_flip	,	F_370
fp0_reg	,	V_326
"  CNTR: %08x\n"	,	L_166
"timeout waiting for SBI to complete write transaction\n"	,	L_42
cancel_work_sync	,	F_346
drm_av_sync_delay	,	F_286
retry	,	V_270
"vco out of range\n"	,	L_11
assert_fdi_tx_enabled	,	F_101
"ELD: DisplayPort detected\n"	,	L_111
i865_get_display_clock_speed	,	F_231
crtc_vsync_end	,	V_475
GC_CLOCK_100_133	,	V_375
prefer_shadow	,	V_784
"Cursor [%d]:\n"	,	L_173
counter	,	V_672
intel_dp_init	,	F_403
assert_transcoder_disabled	,	F_71
intel_crtc_dpms_overlay	,	F_204
wait_event	,	F_138
VGA_SR_DATA	,	V_779
PCI_ANY_ID	,	V_769
obj	,	V_191
FDI_FS_ERRC_ENABLE	,	V_259
intel_wait_for_vblank	,	F_38
wedged	,	V_233
TRANS_HSYNC	,	F_177
"downclocking LVDS\n"	,	L_131
PORT_A	,	V_723
ENOMEM	,	V_579
pipeB_h	,	V_350
intel_prepare_page_flip	,	F_363
PORT_D	,	V_730
PORT_C	,	V_728
PORT_B	,	V_726
crtc_hdisplay	,	V_468
bits_per_pixel	,	V_215
dev_priv	,	V_4
hook	,	V_771
DPLL_FPA01_P1_POST_DIV_MASK_I830	,	V_628
vtot	,	V_631
"pipe_off wait timed out\n"	,	L_14
FDI_RX_SYMBOL_LOCK	,	V_263
id	,	V_23
pitch	,	V_600
intel_get_pipe_from_crtc_id	,	F_395
m_n	,	V_382
IS_G33	,	F_249
intel_fb_funcs	,	V_752
PLL_REF_INPUT_MASK	,	V_627
"Y tiled not allowed for scan out buffers\n"	,	L_54
intel_crtc_mode_set	,	F_275
intel_load_detect_pipe	,	V_605
intel_crt_init	,	F_404
surface	,	V_803
"enabling CxSR downclocking\n"	,	L_97
TRANSA_DPLL_ENABLE	,	V_306
FP_CB_TUNE	,	V_506
encoder	,	V_73
DSPSTRIDE	,	F_131
intel_ddi_init	,	F_405
DREF_NONSPREAD_SOURCE_MASK	,	V_140
plane_bit	,	V_687
DPLL_FPA1_P1_POST_DIV_SHIFT	,	V_428
PIPECONF_BPP_MASK	,	V_456
intel_fb	,	V_210
has_cpu_edp	,	V_477
hpllcc	,	V_370
i830_get_display_clock_speed	,	F_233
intel_plane_init	,	F_449
intel_crtc_fb_gamma_get	,	F_310
MI_DISPLAY_FLIP_IVB_PLANE_B	,	V_691
MI_DISPLAY_FLIP_IVB_PLANE_A	,	V_689
fail_locked	,	V_582
fp1_reg	,	V_509
vga_put	,	F_435
intel_enable_transcoder	,	F_99
MI_DISPLAY_FLIP_IVB_PLANE_C	,	V_693
dot	,	V_68
assert_plane_disabled	,	F_212
list_add_tail	,	F_354
"FDI train done.\n"	,	L_69
GCFGC	,	V_365
ALIGN	,	F_318
intel_limits_i9xx_lvds	,	V_58
file	,	V_573
ivb_manual_fdi_link_train	,	F_158
intel_put_pch_pll	,	F_188
event_wait	,	V_671
u16	,	T_4
PIPE_B	,	V_128
cursor_addr	,	V_564
PIPE_A	,	V_121
"no pipe available for load-detect\n"	,	L_122
crtc_hblank_end	,	V_470
drm_gem_object_unreference	,	F_306
m1	,	V_69
"Can't update pipe %c in SAREA\n"	,	L_85
m2	,	V_62
max	,	V_76
flush_scheduled_work	,	F_459
"disabling CxSR downclocking\n"	,	L_98
DRM_MODE_OBJECT_CRTC	,	V_711
"probing DP_C\n"	,	L_145
ironlake_get_refclk	,	F_261
off	,	V_354
DPLL_FPA01_P1_POST_DIV_SHIFT_PINEVIEW	,	V_426
DISPPLANE_GAMMA_ENABLE	,	V_452
drm_mode_legacy_fb_format	,	F_322
pipeB_y	,	V_244
pipeB_x	,	V_243
intel_tv_init	,	F_413
pipeB_w	,	V_349
bits_elda	,	V_514
ironlake_compute_m_n	,	F_235
TRANSCODER_MASK	,	V_151
gen6_enable_rps	,	F_443
"DPIO read wait timed out\n"	,	L_2
CURSOR_MODE_DISABLE	,	V_560
__work	,	V_654
DPLL_MODE_MASK	,	V_625
QUIRK_LVDS_SSC_DISABLE	,	V_390
SBI_SSCDIVINTPHASE_INCVAL_MASK	,	V_299
hsync_end	,	V_635
vsync_start	,	V_637
wake_up	,	F_358
tv_sec	,	V_666
gen6_disable_rps	,	F_456
possible_crtcs	,	V_609
event_list	,	V_670
intel_limits_pineview_lvds	,	V_56
err_unpin	,	V_204
"LPT does not has PCH refclk, skipping check\n"	,	L_34
dmi_check_system	,	F_15
pdev	,	V_364
drm_encoder	,	V_355
intel_display_capture_error_state	,	F_468
u32	,	T_1
PP_CONTROL	,	V_124
INTEL_MODE_DP_FORCE_6BPC	,	V_403
limit	,	V_35
"failed to set mode on load-detect pipe\n"	,	L_126
"PLL[%d] not %s on this transcoder %d: %08x\n"	,	L_22
CURPOS_IVB	,	F_296
locked	,	V_122
intel_dual_link_lvds_callback	,	F_12
"disabling PCH PLL %x\n"	,	L_47
intel_clock_t	,	T_3
mm	,	V_201
intel_framebuffer_create_for_mode	,	F_320
"PCH LVDS enabled on transcoder %c, should be disabled\n"	,	L_40
"Disabling pch dp %x on pipe %d\n"	,	L_51
DISPPLANE_TRICKLE_FEED_DISABLE	,	V_225
FDI_RX_BIT_LOCK	,	V_264
"off"	,	L_16
ironlake_fdi_disable	,	F_163
ironlake_disable_drps	,	F_455
pipe_from_crtc_id	,	V_707
filp	,	V_753
VGA_SR_INDEX	,	V_778
num_pipe	,	V_237
entry	,	V_714
"s"	,	L_153
"  BASE: %08x\n"	,	L_174
intel_quirks	,	V_764
sr1	,	V_772
ADPA_DAC_ENABLE	,	V_154
SBI_SSCDIVINTPHASE_DIR	,	F_169
DPLL_FPA01_P1_POST_DIV_SHIFT	,	V_427
spin_lock_irqsave	,	F_5
intel_connector_attach_encoder	,	F_464
i915_powersave	,	V_409
DREF_SSC1_ENABLE	,	V_486
position	,	V_801
intel_gen7_queue_flip	,	F_372
LVDS_PORT_EN	,	V_152
DPLL_MD_UDI_MULTIPLIER_SHIFT	,	V_438
CPT_AUD_CNTRL_ST2	,	V_538
i9xx_crtc_mode_set	,	F_253
p1	,	V_64
p2	,	V_65
"PCH DP (0x%08x) enabled on transcoder %c, should be disabled\n"	,	L_37
"switching PLL %x off\n"	,	L_81
"Can't update plane %d in SAREA\n"	,	L_55
i915_gem_object_get_fence	,	F_124
drm_get_connector_name	,	F_284
drm_framebuffer	,	V_205
"forcing bpc to 12 for HDMI\n"	,	L_89
assert_pll	,	F_48
drm_mode_object	,	V_708
bpc	,	V_312
tnow	,	V_660
intel_limits_ironlake_single_lvds_100m	,	V_40
IS_G4X	,	F_21
ok	,	V_443
can_ssc	,	V_481
on	,	V_178
"enabling PCH PLL %x\n"	,	L_45
subsystem_vendor	,	V_768
bpp	,	V_401
find_pll	,	V_449
bps	,	V_505
"plane %c assertion failure (expected %s, current %s)\n"	,	L_31
"Haswell detected DAC encoder, assuming is PCH\n"	,	L_70
PIPE_12BPC	,	V_504
control	,	V_800
intel_pipe_set_base_atomic	,	F_135
MI_DISPLAY_FLIP_I915	,	V_683
GC_DISPLAY_CLOCK_190_200_MHZ	,	V_369
cleanup_pending	,	V_699
dspcntr	,	V_213
master	,	V_240
PIPE_8BPC	,	V_502
container_of	,	F_340
"No FB bound\n"	,	L_58
intel_increase_pllclock	,	F_136
pf	,	V_684
ironlake_crtc_commit	,	F_216
SBI_SSCCTL_DISABLE	,	V_291
drm_file	,	V_572
CURCNTR_IVB	,	F_294
DISPLAY_RATE_SELECT_FPA1	,	V_614
FDI_LINK_TRAIN_NONE_IVB	,	V_253
helper_private	,	V_353
i9xx_adjust_sdvo_tv_clock	,	F_240
LVDS_CLKB_POWER_MASK	,	V_30
intel_encoder_destroy	,	F_219
"preparing flip with no unpin work?\n"	,	L_134
handles	,	V_754
intel_flush_display_plane	,	F_110
I915_TILING_X	,	V_198
assert_pipe_enabled	,	F_114
FDI_RX_ENHANCE_FRAME_ENABLE	,	V_258
VGA_DISP_DISABLE	,	V_780
commit	,	V_704
has_edp_a	,	F_399
intel_disable_pch_ports	,	F_118
I915_WRITE	,	F_8
FDI_RX_TUSIZE1	,	F_160
"FDI train 1 done.\n"	,	L_64
reg_eldv	,	V_511
pi_value	,	V_297
pixel_format	,	V_602
ADPA_PIPE_SELECT	,	F_81
intel_crtc_gamma_set	,	F_311
intel_encoder_clones	,	F_398
"Writing base %08lX %08lX %d %d %d\n"	,	L_57
intel_ring_begin	,	F_365
HAS_PCH_CPT	,	F_54
ironlake_update_plane	,	F_134
fdi_m_n	,	V_381
I915_TILING_Y	,	V_199
pipe_bpp	,	V_391
intel_limits_ironlake_display_port	,	V_44
height	,	V_566
dp_pipe_enabled	,	F_73
lvds_border_bits	,	V_411
"failed to find PLL for pipe %d\n"	,	L_106
old	,	V_606
"Attempting to enable FDI on Haswell with pipe &gt; 0\n"	,	L_27
PIPE_6BPC	,	V_501
intel_crtc_mode_get	,	F_331
"  VSYNC: %08x\n"	,	L_164
drm_mode_config_init	,	F_446
intel_crtc_fb_gamma_set	,	F_309
intel_ring_emit	,	F_366
FP_M1_DIV_MASK	,	V_615
to_intel_encoder	,	F_220
uint8_t	,	T_6
drm_vblank_post_modeset	,	F_277
is_dp	,	V_447
intel_dpd_is_edp	,	F_402
device	,	V_767
link_clock	,	V_380
VSYNCSHIFT	,	F_186
flip_mask	,	V_675
wake_up_interruptible	,	F_355
FDI_LINK_TRAIN_PATTERN_2_CPT	,	V_275
INTEL_OUTPUT_EDP	,	V_283
drm_mode_set_crtcinfo	,	F_224
display_info	,	V_402
INTEL_GMCH_CTRL	,	V_795
_CURACNTR	,	V_550
intel_g4x_limit	,	F_18
PIPECONF_INTERLACE_MASK	,	V_183
seq_printf	,	F_471
cpt_phase_pointer_disable	,	F_162
min	,	V_75
INTEL_INFO	,	F_40
intel_wait_for_pipe_off	,	F_41
old_fb	,	V_230
cur_state	,	V_104
atomic_sub	,	F_381
dpms_mode	,	V_343
ironlake_crtc_enable	,	F_192
atomic_read	,	F_139
u8	,	T_8
CURSOR_GAMMA_ENABLE	,	V_554
IS_VALLEYVIEW	,	F_422
reg_elda	,	V_513
drm_i915_private	,	V_3
panel_pipe	,	V_120
cpt_phase_pointer_enable	,	F_148
uint32_t	,	T_5
"failed to upclock LVDS!\n"	,	L_130
DREF_SUPERSPREAD_SOURCE_MASK	,	V_141
lvds_bpc	,	V_396
SUPPORTS_DIGITAL_OUTPUTS	,	F_408
"Attempting to enable transcoder on Haswell with pipe &gt; 0\n"	,	L_48
CURSOR_FORMAT_ARGB	,	V_555
SBI_SSCDIVINTPHASE6	,	V_300
SBI_ADDR	,	V_169
load_detect_temp	,	V_608
INTEL_OUTPUT_ANALOG	,	V_50
DPLLB_LVDS_P2_CLOCK_DIV_7	,	V_430
SBI_READY	,	V_168
DSPSIZE	,	F_257
drm_get_encoder_name	,	F_285
cursor_height	,	V_570
intel_clock	,	F_25
max_n	,	V_85
has_lvds	,	V_476
"Using SSC on panel\n"	,	L_100
tu	,	V_383
IBX_HDMIW_HDMIEDID_A	,	V_531
intel_limit	,	F_19
mode_set_atomic	,	V_226
intel_setup_outputs	,	F_400
"bad PCH PLL refcount\n"	,	L_75
hotplug_work	,	V_790
"using pll %d for pipe %d\n"	,	L_80
drm_mode_debug_printmodeline	,	F_254
hsync_start	,	V_634
IBX_AUD_CNTL_ST_A	,	V_533
quirk_invert_brightness	,	F_429
TRANS_HBLANK	,	F_175
plane_to_crtc_mapping	,	V_673
"  HSYNC: %08x\n"	,	L_161
I915_TILING_NONE	,	V_197
drm_display_mode	,	V_358
is_sdvo	,	V_419
vsync	,	V_632
intel_limits_i9xx_sdvo	,	V_55
drm_crtc_init	,	F_390
MI_WAIT_FOR_EVENT	,	V_680
master_priv	,	V_236
SBI_CTL_STAT	,	V_167
i915_gem_attach_phys_object	,	F_304
PIPE_10BPC	,	V_503
LGC_PALETTE	,	F_288
intel_overlay_switch_off	,	F_205
"Prepared flip multiple times\n"	,	L_133
FDI_LINK_TRAIN_PATTERN_1_CPT	,	V_273
pixel_multiplier	,	V_423
intel_user_framebuffer_destroy	,	F_414
intel_dp_set_m_n	,	F_250
intel_idle_update	,	F_339
i9xx_crtc_disable	,	F_207
"panel assertion failure, pipe %c regs locked\n"	,	L_29
index_mask	,	V_713
possible_clones	,	V_740
DRM_MODE_DPMS_ON	,	V_337
BUG_ON	,	F_86
lvds_dither	,	V_413
pending	,	V_662
ironlake_crtc_prepare	,	F_215
"LPT detected: programming iCLKIP\n"	,	L_73
"pipe %c assertion failure (expected %s, current %s)\n"	,	L_30
do_gettimeofday	,	F_350
intel_modeset_cleanup	,	F_452
MCURSOR_PIPE_SELECT	,	V_557
driver_priv	,	V_241
wq	,	V_644
"mode\n"	,	L_128
hblank	,	V_807
ifb	,	V_604
DPLL_VGA_MODE_DIS	,	V_420
drm_mode_fb_cmd2	,	V_597
"[CONNECTOR:%d:%s], [ENCODER:%d:%s]\n"	,	L_121
DDI_FUNC_CTL	,	F_57
DISPPLANE_SEL_PIPE_B	,	V_453
"failed to attach phys object\n"	,	L_120
DRM_FORMAT_XRGB8888	,	V_743
intel_encoder	,	V_72
INTELPllInvalid	,	F_28
base	,	V_74
quirks	,	V_129
TRANS_VSYNCSHIFT	,	F_185
lut_b	,	V_546
TU_SIZE	,	F_270
IS_IVYBRIDGE	,	F_147
conf	,	V_805
VTOTAL	,	F_180
"unsupported pixel format %u\n"	,	L_147
FDI_LINK_TRAIN_NORMAL_CPT	,	V_257
possible_crtc	,	V_607
edp_encoder	,	V_492
"No PCH PLLs on this hardware, skipping initialisation\n"	,	L_137
intel_choose_pipe_bpp_dither	,	F_237
enable	,	V_341
lut_r	,	V_544
LVDS_B0B3_POWER_UP	,	V_412
lut_g	,	V_545
vlv_init_dpio	,	F_10
dpms	,	V_344
g4x_write_eld	,	F_279
PCH_PP_CONTROL	,	V_123
val	,	V_10
regno	,	V_594
intel_framebuffer_size_for_mode	,	F_319
i915_gem_object_pin_to_display_plane	,	F_123
assert_panel_unlocked	,	F_63
dpll	,	V_321
work	,	V_649
assert_pch_dp_disabled	,	F_82
PIPE_DATA_M1	,	F_161
lvds_use_ssc	,	V_389
assert_fdi_tx	,	F_55
_PCH_DPLL_B	,	V_112
DPLL	,	F_49
assert_fdi_rx_enabled	,	F_102
TRANSC_DPLL_ENABLE	,	V_310
fail	,	V_580
"FDI train 2 done.\n"	,	L_66
PF_WIN_SZ	,	F_196
intel_init_emon	,	F_441
intel_ironlake_limit	,	F_16
SBI_RESPONSE_SUCCESS	,	V_173
TRANS_DP_PORT_SEL_B	,	V_157
i915_gem_object_put_fence	,	F_303
FP_M2_PINEVIEW_DIV_MASK	,	V_619
WARN_ONCE	,	F_373
TRANS_DP_PORT_SEL_C	,	V_159
lvds_val	,	V_27
TRANS_DP_PORT_SEL_D	,	V_161
bridge_dev	,	V_794
trace_i915_flip_request	,	F_380
DSL_LINEMASK_GEN3	,	V_101
ENODEV	,	V_694
"vblank wait timed out\n"	,	L_13
kfree	,	F_222
PIPE_DATA_N1	,	F_271
"Using SSC on eDP\n"	,	L_101
I915_READ	,	F_3
LVDS_A0A2_CLKA_POWER_UP	,	V_410
drm_gem_handle_create	,	F_417
"FDI TX PLL assertion failure, should be active but is disabled\n"	,	L_26
MI_DISPLAY_FLIP_PLANE	,	F_367
phys_obj	,	V_587
intel_limits_ironlake_dual_lvds_100m	,	V_38
assert_pch_pll	,	F_51
hdmiw_hdmiedid	,	V_527
LVDS_CLKB_POWER_UP	,	V_31
gen	,	V_93
drm_crtc_helper_add	,	F_393
"setting pipe bpc to %d (max display bpc %d)\n"	,	L_93
update_plane	,	V_229
DPLLB_MODE_DAC_SERIAL	,	V_422
"probing HDMI on SDVOB\n"	,	L_141
time_after	,	F_46
iclk_pi_range	,	V_294
force_wake_get	,	V_757
DSPTILEOFF	,	F_133
i9xx_get_refclk	,	F_239
event	,	V_663
"p1 out of range\n"	,	L_4
pch_pf_pos	,	V_334
CPT_AUD_CNTL_ST_A	,	V_537
vco	,	V_66
auxdiv	,	V_286
to_intel_framebuffer	,	F_130
i915_gem_object_unpin_fence	,	F_128
active_list	,	V_640
assert_fdi_rx	,	F_59
assert_pipe_disabled	,	F_91
SFUSE_STRAP_DDIC_DETECTED	,	V_727
EINVAL	,	V_200
DRM_FORMAT_YUYV	,	V_748
drm_framebuffer_cleanup	,	F_415
DISPPLANE_PIXFORMAT_MASK	,	V_214
intel_cpt_verify_modeset	,	F_190
intel_dvo_init	,	F_411
depth	,	V_217
intel_lvds_init	,	F_401
fdi_reduce_ratio	,	F_234
assert_fdi_tx_pll_enabled	,	F_61
FDI_LINK_TRAIN_PATTERN_2_IVB	,	V_279
IBX_ELD_ADDRESS	,	V_541
ivb_update_cursor	,	F_293
DRM_MODE_FLAG_NVSYNC	,	V_418
DRM_FORMAT_XRGB2101010	,	V_746
udelay	,	F_89
vsyncshift	,	V_442
"Mode for pipe %c:\n"	,	L_96
DRM_FORMAT_XBGR8888	,	V_744
intel_init_display	,	F_421
DP_PIPE_MASK	,	V_148
DSL_LINEMASK_GEN2	,	V_100
"failed to move cursor bo into the GTT\n"	,	L_118
ironlake_pch_enable	,	F_172
"  TILEOFF: %08x\n"	,	L_172
data	,	V_705
DREF_CPU_SOURCE_OUTPUT_MASK	,	V_487
FDI_LINK_TRAIN_PATTERN_1_IVB	,	V_277
assert_planes_disabled	,	F_69
MCURSOR_GAMMA_ENABLE	,	V_559
"n out of range\n"	,	L_10
UINT_MAX	,	V_395
"transcoder assertion failed, should be off on pipe %c but is still active\n"	,	L_36
intel_disable_pch_pll	,	F_97
"PCH refclk assertion failure, should be active but is disabled\n"	,	L_35
ironlake_init_pch_refclk	,	F_260
IS_I945G	,	F_247
i9xx_update_pll_dividers	,	F_241
drm_i915_private_t	,	T_7
TRANS_DP_SYNC_MASK	,	V_313
I915_READ_NOTRACE	,	F_36
i9xx_update_plane	,	F_129
intel_pch_pll_init	,	F_385
SUPPORTS_INTEGRATED_HDMI	,	F_409
offset	,	V_674
TRANS_INTERLACED	,	V_186
pending_flip	,	V_234
"has_panel %d has_lvds %d has_pch_edp %d has_cpu_edp %d has_ck505 %d\n"	,	L_99
LVDS_PIPE_MASK	,	V_153
"PCH HDMI (0x%08x) enabled on transcoder %c, should be disabled\n"	,	L_38
VGACNTRL	,	V_775
drm_mode_config_cleanup	,	F_461
DPIO_PORTID	,	V_18
i9xx_update_cursor	,	F_290
edp	,	V_400
sequence	,	V_664
intel_crtc_wait_for_pending_flips	,	F_164
"Haswell detected encoder %d, assuming is CPU\n"	,	L_71
preferred_depth	,	V_783
TRANSCODER	,	F_77
lvds_pipe_enabled	,	F_78
rps_work	,	V_791
intel_get_load_detect_pipe	,	F_324
aud_cntl_st	,	V_529
CURCNTR	,	F_291
LVDS	,	V_46
intel_update_watermarks	,	F_193
schedule_work	,	F_359
PIPECONF_ENABLE	,	V_131
TRANS_ENABLE	,	V_142
ironlake_crtc_mode_set	,	F_262
htot	,	V_629
TRANS_CHICKEN2	,	F_191
intel_enable_pll	,	F_85
"pin &amp; fence failed\n"	,	L_60
intel_limits_g4x_single_channel_lvds	,	V_48
link	,	V_668
intel_display_error_state	,	V_797
TRANS_DP_VSYNC_ACTIVE_HIGH	,	V_320
drm_gem_object_lookup	,	F_302
FDI_RX_ENABLE	,	V_115
FDI_LINK_TRAIN_400MV_0DB_SNB_B	,	V_272
"  ADDR: %08x\n"	,	L_170
msecs_to_jiffies	,	F_44
DREF_SSC_SOURCE_ENABLE	,	V_485
fdi_lanes	,	V_265
quirk_ssc_force_disable	,	F_428
PIXCLK_GATE_GATE	,	V_289
FDI_RX_PLL_ENABLE	,	V_118
inb	,	F_434
value	,	V_166
pch_plls	,	V_324
CRTC_IDLE_TIMEOUT	,	V_646
"Wrong PCH DP port return. Guess port B\n"	,	L_74
intel_g4x_find_best_PLL	,	F_30
GC_CLOCK_133_200	,	V_372
PCH_DPLL_SEL	,	V_111
"probing SDVOC\n"	,	L_143
pixel_clock	,	V_379
"Mode for pipe %d:\n"	,	L_104
intel_hdmi_init	,	F_407
drm_i915_master_private	,	V_235
ironlake_set_pll_edp	,	F_145
i915_panel_use_ssc	,	V_388
intel_ring_advance	,	F_368
DREF_SSC_SOURCE_DISABLE	,	V_491
dpll_reg	,	V_647
SDVO_DETECTED	,	V_734
"PCH VGA enabled on transcoder %c, should be disabled\n"	,	L_39
crtc_id	,	V_710
display_clock_mode	,	V_482
