 
****************************************
Report : area
Design : SYS_TOP
Version: K-2015.06
Date   : Fri Aug 16 03:23:18 2024
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Labs/SYSTEM/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          772
Number of nets:                          2724
Number of cells:                         1919
Number of combinational cells:           1520
Number of sequential cells:               361
Number of macros/black boxes:               0
Number of buf/inv:                        345
Number of references:                      16

Combinational area:              15696.001480
Buf/Inv area:                     1793.290822
Noncombinational area:            9148.842419
Macro/Black Box area:                0.000000
Net Interconnect area:          707003.502930

Total cell area:                 24844.843899
Total area:                     731848.346829

Hierarchical area distribution
------------------------------

                                  Global cell area            Local cell area
                                  -------------------  ----------------------------- 
Hierarchical cell                 Absolute    Percent  Combi-      Noncombi-  Black-
                                  Total       Total    national    national   boxes   Design
--------------------------------  ----------  -------  ----------  ---------  ------  -----------------------------------
SYS_TOP                           24844.8439    100.0     24.7107     0.0000  0.0000  SYS_TOP
U0_ALU                             6916.6426     27.8   1264.9525   440.0858  0.0000  ALU
U0_ALU/add_47                       231.8099      0.9    231.8099     0.0000  0.0000  ALU_DW01_add_0
U0_ALU/div_56                      2600.5070     10.5   2600.5070     0.0000  0.0000  ALU_DW_div_uns_0
U0_ALU/mult_53                     2115.7066      8.5   1908.6074     0.0000  0.0000  ALU_DW02_mult_0
U0_ALU/mult_53/FS_1                 207.0992      0.8    207.0992     0.0000  0.0000  ALU_DW01_add_1
U0_ALU/sub_50                       263.5808      1.1    263.5808     0.0000  0.0000  ALU_DW01_sub_0
U0_CLKDIV_MUX                       132.9671      0.5    132.9671     0.0000  0.0000  CLKDIV_MUX
U0_CLK_GATE                          25.8874      0.1      9.4136    16.4738  0.0000  CLK_GATE
U0_ClkDiv                           795.4492      3.2    469.5033   234.1633  0.0000  ClkDiv_0
U0_ClkDiv/add_49                     91.7826      0.4     91.7826     0.0000  0.0000  ClkDiv_0_DW01_inc_0
U0_PULSE_GEN                         57.6583      0.2      5.8835    51.7748  0.0000  PULSE_GEN
U0_RST_SYNC                          51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_NUM_STAGES2_0
U0_RegFile                         6616.5841     26.6   2926.4530  3690.1312  0.0000  RegFile
U0_SYS_CTRL                         778.9754      3.1    673.0724   105.9030  0.0000  SYS_CTRL
U0_UART                            3953.7120     15.9      0.0000     0.0000  0.0000  UART
U0_UART/U0_UART_RX                 2680.5226     10.8      8.2369     0.0000  0.0000  UART_RX
U0_UART/U0_UART_RX/U0_data_sampling
                                    629.5345      2.5    511.8645   117.6700  0.0000  data_sampling
U0_UART/U0_UART_RX/U0_deserializer
                                    467.1499      1.9    247.1070   220.0429  0.0000  deserializer_DATA_WIDTH8
U0_UART/U0_UART_RX/U0_edge_bit_counter
                                    726.0239      2.9    461.2664   264.7575  0.0000  edge_bit_counter
U0_UART/U0_UART_RX/U0_par_chk       144.7341      0.6    118.8467    25.8874  0.0000  par_chk_DATA_WIDTH8
U0_UART/U0_UART_RX/U0_stp_chk        38.8311      0.2     11.7670    27.0641  0.0000  stp_chk
U0_UART/U0_UART_RX/U0_strt_chk       42.3612      0.2     11.7670    30.5942  0.0000  strt_chk
U0_UART/U0_UART_RX/U0_uart_fsm      623.6510      2.5    541.2820    82.3690  0.0000  uart_rx_fsm_DATA_WIDTH8
U0_UART/U0_UART_TX                 1273.1894      5.1      7.0602     0.0000  0.0000  UART_TX_DATA_WIDTH8
U0_UART/U0_UART_TX/U0_Serializer    525.9849      2.1    221.2196   304.7653  0.0000  Serializer_WIDTH8
U0_UART/U0_UART_TX/U0_fsm           222.3963      0.9    107.0797   115.3166  0.0000  uart_tx_fsm
U0_UART/U0_UART_TX/U0_mux            57.6583      0.2     27.0641    30.5942  0.0000  mux
U0_UART/U0_UART_TX/U0_parity_calc   460.0897      1.9    216.5128   243.5769  0.0000  parity_calc_WIDTH8
U0_UART_FIFO                       4230.2365     17.0     14.1204     0.0000  0.0000  Async_fifo_D_SIZE8_F_DEPTH8_P_SIZE4
U0_UART_FIFO/u_fifo_mem            3011.1753     12.1   1354.3817  1656.7936  0.0000  fifo_mem_D_SIZE8_F_DEPTH8_P_SIZE4
U0_UART_FIFO/u_fifo_rd              391.8411      1.6    178.8584   212.9827  0.0000  fifo_rd_P_SIZE4
U0_UART_FIFO/u_fifo_wr              382.4275      1.5    168.2681   214.1594  0.0000  fifo_wr_P_SIZE4
U0_UART_FIFO/u_r2w_sync             215.3361      0.9      8.2369   207.0992  0.0000  BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_1
U0_UART_FIFO/u_w2r_sync             215.3361      0.9      8.2369   207.0992  0.0000  BIT_SYNC_NUM_STAGES2_BUS_WIDTH4_0
U0_ref_sync                         413.0217      1.7    101.1962   311.8255  0.0000  DATA_SYNC_NUM_STAGES2_BUS_WIDTH8
U1_ClkDiv                           795.4492      3.2    469.5033   234.1633  0.0000  ClkDiv_1
U1_ClkDiv/add_49                     91.7826      0.4     91.7826     0.0000  0.0000  ClkDiv_1_DW01_inc_0
U1_RST_SYNC                          51.7748      0.2      0.0000    51.7748  0.0000  RST_SYNC_NUM_STAGES2_1
--------------------------------  ----------  -------  ----------  ---------  ------  -----------------------------------
Total                                                  15696.0015  9148.8424  0.0000

1
