# Reading pref.tcl
# do lab7_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+H:/Meu\ Drive/estudos/2021.2/CD\ II/labs/lab7/src {H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/xycounter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:08 on Jun 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src" H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/xycounter.sv 
# -- Compiling module xycounter
# 
# Top level modules:
# 	xycounter
# End time: 13:51:09 on Jun 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+H:/Meu\ Drive/estudos/2021.2/CD\ II/labs/lab7/src {H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/Mem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:09 on Jun 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src" H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/Mem.sv 
# -- Compiling module Mem
# 
# Top level modules:
# 	Mem
# End time: 13:51:09 on Jun 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+H:/Meu\ Drive/estudos/2021.2/CD\ II/labs/lab7/src {H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/VGATimer.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:09 on Jun 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src" H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/VGATimer.sv 
# -- Compiling module VGATimer
# 
# Top level modules:
# 	VGATimer
# End time: 13:51:10 on Jun 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+H:/Meu\ Drive/estudos/2021.2/CD\ II/labs/lab7/src {H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/VGADisplayDriver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:10 on Jun 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src" H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/VGADisplayDriver.sv 
# -- Compiling module VGADisplayDriver
# 
# Top level modules:
# 	VGADisplayDriver
# End time: 13:51:10 on Jun 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+H:/Meu\ Drive/estudos/2021.2/CD\ II/labs/lab7/src {H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:10 on Jun 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src" H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/top.sv 
# -- Compiling module top
# 
# Top level modules:
# 	top
# End time: 13:51:11 on Jun 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+H:/Meu\ Drive/estudos/2021.2/CD\ II/labs/lab7/fpga/../src {H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/fpga/../src/top_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:11 on Jun 19,2022
# vlog -reportprogress 300 -sv -work work "+incdir+H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/fpga/../src" H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/fpga/../src/top_tb.sv 
# -- Compiling module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 13:51:11 on Jun 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  top_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" top_tb 
# Start time: 13:51:11 on Jun 19,2022
# Loading sv_std.std
# Loading work.top_tb
# Loading work.top
# Loading work.VGADisplayDriver
# Loading work.VGATimer
# Loading work.xycounter
# Loading work.Mem
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Warning: (vsim-7) Failed to open readmem file "bmem_screen.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/Mem.sv(16)
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top_instance/vga_display_driver/bitmap_memory
# ** Warning: (vsim-7) Failed to open readmem file "smem_screen.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/Mem.sv(16)
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top_instance/screen_memory
# char_code char_addr
#  x    0
#  x    1
#  x    2
#  x    3
#  x    4
#  x    5
#  x    6
#  x    7
#  x    8
# ** Note: $finish    : H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/fpga/../src/top_tb.sv(35)
#    Time: 514 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/fpga/../src/top_tb.sv line 35
vlog -reportprogress 300 -work work {H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:44 on Jun 19,2022
# vlog -reportprogress 300 -work work H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/adder.sv 
# -- Compiling module adder
# 
# Top level modules:
# 	adder
# End time: 13:51:44 on Jun 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/addsub.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:44 on Jun 19,2022
# vlog -reportprogress 300 -work work H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/addsub.sv 
# -- Compiling module addsub
# 
# Top level modules:
# 	addsub
# End time: 13:51:44 on Jun 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/alu.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:44 on Jun 19,2022
# vlog -reportprogress 300 -work work H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/alu.sv 
# -- Compiling module alu
# 
# Top level modules:
# 	alu
# End time: 13:51:44 on Jun 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/comparator.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:45 on Jun 19,2022
# vlog -reportprogress 300 -work work H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/comparator.sv 
# -- Compiling module comparator
# 
# Top level modules:
# 	comparator
# End time: 13:51:45 on Jun 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/datapath.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:45 on Jun 19,2022
# vlog -reportprogress 300 -work work H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/datapath.sv 
# -- Compiling module datapath
# 
# Top level modules:
# 	datapath
# End time: 13:51:45 on Jun 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/de2_115top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:45 on Jun 19,2022
# vlog -reportprogress 300 -work work H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/de2_115top.sv 
# -- Compiling module de2_115top
# ** Error (suppressible): H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/de2_115top.sv(17): (vlog-2892) Net type of 'CLOCK_50' was not explicitly declared.
# End time: 13:51:46 on Jun 19,2022, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
vlog -reportprogress 300 -work work {H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/display10x4.svh}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:46 on Jun 19,2022
# vlog -reportprogress 300 -work work H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/display10x4.svh 
# End time: 13:51:46 on Jun 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/display640x480.svh}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:46 on Jun 19,2022
# vlog -reportprogress 300 -work work H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/display640x480.svh 
# End time: 13:51:46 on Jun 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/fulladder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:46 on Jun 19,2022
# vlog -reportprogress 300 -work work H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/fulladder.sv 
# -- Compiling module fulladder
# 
# Top level modules:
# 	fulladder
# End time: 13:51:46 on Jun 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/logical.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:46 on Jun 19,2022
# vlog -reportprogress 300 -work work H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/logical.sv 
# -- Compiling module logical
# 
# Top level modules:
# 	logical
# End time: 13:51:47 on Jun 19,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vlog -reportprogress 300 -work work {H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/Mem.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 13:51:47 on Jun 19,2022
# vlog -reportprogress 300 -work work H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/Mem.sv 
# -- Compiling module Mem
# 
# Top level modules:
# 	Mem
# End time: 13:51:47 on Jun 19,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" work.top_tb
# End time: 13:52:04 on Jun 19,2022, Elapsed time: 0:00:53
# Errors: 0, Warnings: 2
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" work.top_tb 
# Start time: 13:52:04 on Jun 19,2022
# Loading sv_std.std
# Loading work.top_tb
# Loading work.top
# Loading work.VGADisplayDriver
# Loading work.VGATimer
# Loading work.xycounter
# Loading work.Mem
add wave -position insertpoint sim:/top_tb/*
run -all
# ** Warning: (vsim-7) Failed to open readmem file "bmem_screen.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/Mem.sv(16)
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top_instance/vga_display_driver/bitmap_memory
# ** Warning: (vsim-7) Failed to open readmem file "smem_screen.mem" in read mode.
# No such file or directory. (errno = ENOENT)    : H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/src/Mem.sv(16)
#    Time: 0 ps  Iteration: 0  Instance: /top_tb/top_instance/screen_memory
# char_code char_addr
#  x    0
#  x    1
#  x    2
#  x    3
#  x    4
#  x    5
#  x    6
#  x    7
#  x    8
# ** Note: $finish    : H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/fpga/../src/top_tb.sv(35)
#    Time: 514 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/fpga/../src/top_tb.sv line 35
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=\"+acc\" work.top_tb
# End time: 13:58:27 on Jun 19,2022, Elapsed time: 0:06:23
# Errors: 0, Warnings: 0
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" work.top_tb 
# Start time: 13:58:27 on Jun 19,2022
# Loading sv_std.std
# Loading work.top_tb
# Loading work.top
# Loading work.VGADisplayDriver
# Loading work.VGATimer
# Loading work.xycounter
# Loading work.Mem
add wave -position insertpoint sim:/top_tb/*
run -all
# char_code char_addr
#  0    0
#  0    1
#  8    2
#  5    3
# 12    4
# 12    5
# 15    6
#  0    7
# 23    8
# ** Note: $finish    : H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/fpga/../src/top_tb.sv(35)
#    Time: 514 ns  Iteration: 0  Instance: /top_tb
# 1
# Break in Module top_tb at H:/Meu Drive/estudos/2021.2/CD II/labs/lab7/fpga/../src/top_tb.sv line 35
# End time: 14:03:30 on Jun 19,2022, Elapsed time: 0:05:03
# Errors: 0, Warnings: 0
