WARNING: physical memory size is smaller than virtual memory size

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 50000000
Number of CPUs: 1
Page size: 4096

Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s
Heartbeat CPU 0 instructions: 10000000 cycles: 2500120 heartbeat IPC: 3.99981 cumulative IPC: 3.99981 (Simulation time: 0 hr 2 min 53 sec) 
Warmup finished CPU 0 instructions: 10000000 cycles: 2500121 cumulative IPC: 3.99981 (Simulation time: 0 hr 2 min 53 sec) 

Warmup complete CPU 0 instructions: 10000000 cycles: 2500121 (Simulation time: 0 hr 2 min 53 sec) 

Heartbeat CPU 0 instructions: 20000000 cycles: 6900170 heartbeat IPC: 2.27271 cumulative IPC: 2.27271 (Simulation time: 0 hr 7 min 0 sec) 
Heartbeat CPU 0 instructions: 30000001 cycles: 11306630 heartbeat IPC: 2.2694 cumulative IPC: 2.27105 (Simulation time: 0 hr 10 min 59 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 15709389 heartbeat IPC: 2.27131 cumulative IPC: 2.27114 (Simulation time: 0 hr 15 min 2 sec) 
Heartbeat CPU 0 instructions: 50000002 cycles: 20098493 heartbeat IPC: 2.27837 cumulative IPC: 2.27294 (Simulation time: 0 hr 19 min 9 sec) 
Heartbeat CPU 0 instructions: 60000001 cycles: 24490510 heartbeat IPC: 2.27686 cumulative IPC: 2.27373 (Simulation time: 0 hr 22 min 41 sec) 
Simulation finished CPU 0 instructions: 50000001 cycles: 21990390 cumulative IPC: 2.27373 (Simulation time: 0 hr 22 min 41 sec) 

Simulation complete CPU 0 instructions: 50000001 cycles: 21990390 (Simulation time: 0 hr 22 min 41 sec) 


ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/kostr2010/cod/microarch-course/traces/621.wrf_s-575B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 2.27373 instructions: 50000001 cycles: 21990390
CPU 0 Branch Prediction Accuracy: 96.7434% MPKI: 4.33994 Average ROB Occupancy at Mispredict: 105.755
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 4.32532
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.01462

LLC TOTAL       ACCESS:       1239  HIT:          0  MISS:       1239
LLC LOAD         ACCESS:        457  HIT:          0  MISS:        457
LLC RFO          ACCESS:        746  HIT:          0  MISS:        746
LLC PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
LLC WRITE        ACCESS:          0  HIT:          0  MISS:          0
LLC TRANSLATION  ACCESS:         36  HIT:          0  MISS:         36
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 162.482 cycles
cpu0_DTLB TOTAL       ACCESS:    8618987  HIT:    8616277  MISS:       2710
cpu0_DTLB LOAD         ACCESS:    8618987  HIT:    8616277  MISS:       2710
cpu0_DTLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 11.6683 cycles
cpu0_ITLB TOTAL       ACCESS:     240812  HIT:     240812  MISS:          0
cpu0_ITLB LOAD         ACCESS:     240812  HIT:     240812  MISS:          0
cpu0_ITLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1D TOTAL       ACCESS:    9427245  HIT:    9423696  MISS:       3549
cpu0_L1D LOAD         ACCESS:    7491926  HIT:    7490445  MISS:       1481
cpu0_L1D RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITE        ACCESS:    1935269  HIT:    1933245  MISS:       2024
cpu0_L1D TRANSLATION  ACCESS:         50  HIT:          6  MISS:         44
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 68.0347 cycles
cpu0_L1I TOTAL       ACCESS:     281504  HIT:     280965  MISS:        539
cpu0_L1I LOAD         ACCESS:     281504  HIT:     280965  MISS:        539
cpu0_L1I RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: 6.22264 cycles
cpu0_L2C TOTAL       ACCESS:       2139  HIT:        900  MISS:       1239
cpu0_L2C LOAD         ACCESS:        813  HIT:        356  MISS:        457
cpu0_L2C RFO          ACCESS:        765  HIT:         19  MISS:        746
cpu0_L2C PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITE        ACCESS:        519  HIT:        519  MISS:          0
cpu0_L2C TRANSLATION  ACCESS:         42  HIT:          6  MISS:         36
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 183.482 cycles
cpu0_STLB TOTAL       ACCESS:       1755  HIT:       1707  MISS:         48
cpu0_STLB LOAD         ACCESS:       1755  HIT:       1707  MISS:         48
cpu0_STLB RFO          ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITE        ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 365.063 cycles

DRAM Statistics
Channel 0
 RQ ROW_BUFFER_HIT:        464
  ROW_BUFFER_MISS:        775
 AVG DBUS CONGESTED CYCLE:    3.82232
 WQ ROW_BUFFER_HIT:          0
  ROW_BUFFER_MISS:          0  FULL:          0

