C:/LogicDesign/week3/dut.v {1 {vlog -work work -stats=none C:/LogicDesign/week3/dut.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module mux2
-- Compiling module mux4

Top level modules:
	mux4

} {} {}} C:/LogicDesign/week3/tb.v {1 {vlog -work work -stats=none C:/LogicDesign/week3/tb.v
Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
-- Compiling module tb_a

Top level modules:
	tb_a

} {} {}}
