digraph "CFG for '_Z20kernelUpdateParticlePdS_S_S_iidd' function" {
	label="CFG for '_Z20kernelUpdateParticlePdS_S_S_iidd' function";

	Node0x48b2cc0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%8:\l  %9 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %10 = tail call align 4 dereferenceable(64) i8 addrspace(4)*\l... @llvm.amdgcn.dispatch.ptr()\l  %11 = getelementptr i8, i8 addrspace(4)* %10, i64 4\l  %12 = bitcast i8 addrspace(4)* %11 to i16 addrspace(4)*\l  %13 = load i16, i16 addrspace(4)* %12, align 4, !range !4, !invariant.load !5\l  %14 = zext i16 %13 to i32\l  %15 = mul i32 %9, %14\l  %16 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !6\l  %17 = add i32 %15, %16\l  %18 = mul nsw i32 %5, %4\l  %19 = icmp slt i32 %17, %18\l  br i1 %19, label %20, label %42\l|{<s0>T|<s1>F}}"];
	Node0x48b2cc0:s0 -> Node0x48b46b0;
	Node0x48b2cc0:s1 -> Node0x48b4740;
	Node0x48b46b0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%20:\l20:                                               \l  %21 = load double, double addrspace(4)* @d_OMEGA, align 8, !tbaa !7\l  %22 = sext i32 %17 to i64\l  %23 = getelementptr inbounds double, double addrspace(1)* %1, i64 %22\l  %24 = load double, double addrspace(1)* %23, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %25 = fmul contract double %21, %24\l  %26 = getelementptr inbounds double, double addrspace(1)* %2, i64 %22\l  %27 = load double, double addrspace(1)* %26, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %28 = getelementptr inbounds double, double addrspace(1)* %0, i64 %22\l  %29 = load double, double addrspace(1)* %28, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %30 = fsub contract double %27, %29\l  %31 = fmul contract double %30, %6\l  %32 = fadd contract double %25, %31\l  %33 = srem i32 %17, %5\l  %34 = sext i32 %33 to i64\l  %35 = getelementptr inbounds double, double addrspace(1)* %3, i64 %34\l  %36 = load double, double addrspace(1)* %35, align 8, !tbaa !7,\l... !amdgpu.noclobber !5\l  %37 = fsub contract double %36, %29\l  %38 = fmul contract double %37, %7\l  %39 = fadd contract double %32, %38\l  store double %39, double addrspace(1)* %23, align 8, !tbaa !7\l  %40 = load double, double addrspace(1)* %28, align 8, !tbaa !7\l  %41 = fadd contract double %40, %39\l  store double %41, double addrspace(1)* %28, align 8, !tbaa !7\l  br label %42\l}"];
	Node0x48b46b0 -> Node0x48b4740;
	Node0x48b4740 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%42:\l42:                                               \l  ret void\l}"];
}
