#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0000000000fcd910 .scope module, "testfixture2" "testfixture2" 2 6;
 .timescale -9 -11;
L_0000000000ff2970 .functor BUFZ 16, v0000000000faa460_0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0000000000fef260 .array "EVEN1_MEM", 31 0, 7 0;
v0000000000ff00c0 .array "EVEN2_MEM", 31 0, 7 0;
v0000000000feee00 .array "EVEN3_MEM", 31 0, 7 0;
v0000000000ff0020 .array "EVEN4_MEM", 31 0, 7 0;
v0000000000feeea0 .array "Exp_even01", 31 0, 7 0;
v0000000000fef6c0 .array "Exp_even02", 31 0, 7 0;
v0000000000fef800 .array "Exp_even03", 31 0, 7 0;
v0000000000fefda0 .array "Exp_even04", 31 0, 7 0;
v0000000000fef8a0 .array "Exp_memory", 767 0, 0 0;
v0000000000ff0200 .array "Exp_odd01", 31 0, 7 0;
v0000000000fee5e0 .array "Exp_odd02", 31 0, 7 0;
v0000000000fee680 .array "Exp_odd03", 31 0, 7 0;
v0000000000fef940 .array "Exp_odd04", 31 0, 7 0;
v0000000000feff80 .array "Exp_pixel", 233 0, 7 0;
v0000000000fb0880 .array "ODD1_MEM", 31 0, 7 0;
v0000000000fb1f00 .array "ODD2_MEM", 31 0, 7 0;
v0000000000fb1500 .array "ODD3_MEM", 31 0, 7 0;
v0000000000fb0920 .array "ODD4_MEM", 31 0, 7 0;
v0000000000fb04c0 .array "PIXEL_MEM", 233 0, 7 0;
v0000000000fb0d80 .array "Pat_memory", 34 0, 15 0;
v0000000000fb0a60 .array "Real_memory", 767 0, 0 0;
v0000000000fb0b00_0 .var "Real_so", 0 0;
v0000000000fb16e0 .array "Sti_memory", 34 0, 15 0;
v0000000000fb1140_0 .var/i "c", 31 0;
v0000000000fb1aa0_0 .var "clk", 0 0;
v0000000000fb0e20_0 .var/i "ee1", 31 0;
v0000000000fb1820_0 .var/i "ee1_err", 31 0;
v0000000000fb11e0_0 .var/i "ee2", 31 0;
v0000000000fb1e60_0 .var/i "ee2_err", 31 0;
v0000000000fb0ec0_0 .var/i "ee3", 31 0;
v0000000000fb0060_0 .var/i "ee3_err", 31 0;
v0000000000fb0f60_0 .var/i "ee4", 31 0;
v0000000000fb13c0_0 .var/i "ee4_err", 31 0;
v0000000000fb1dc0_0 .var/i "err_cnt", 31 0;
v0000000000fb1b40_0 .net "even1_wr", 0 0, v0000000000fee4a0_0;  1 drivers
v0000000000fb1780_0 .net "even2_wr", 0 0, v0000000000feeae0_0;  1 drivers
v0000000000fb01a0_0 .net "even3_wr", 0 0, v0000000000fefa80_0;  1 drivers
v0000000000fb1280_0 .net "even4_wr", 0 0, v0000000000fee720_0;  1 drivers
v0000000000fb18c0_0 .net "fill_mode", 0 0, L_0000000000faad20;  1 drivers
v0000000000fb1320_0 .var/i "i", 31 0;
v0000000000fb1460_0 .var/i "k", 31 0;
v0000000000fb15a0_0 .var "load", 0 0;
v0000000000fb1960_0 .net "low_en", 0 0, L_00000000013d4b00;  1 drivers
v0000000000fb0100_0 .net "msb_first", 0 0, L_00000000013d58c0;  1 drivers
v0000000000fb1a00_0 .net "odd1_wr", 0 0, v0000000000fef760_0;  1 drivers
v0000000000fb1be0_0 .net "odd2_wr", 0 0, v0000000000ff0160_0;  1 drivers
v0000000000fb0560_0 .net "odd3_wr", 0 0, v0000000000feed60_0;  1 drivers
v0000000000fb1c80_0 .net "odd4_wr", 0 0, v0000000000fef4e0_0;  1 drivers
v0000000000fb0420_0 .net "oem_addr", 4 0, v0000000000fee7c0_0;  1 drivers
v0000000000fb0240_0 .net "oem_dataout", 7 0, L_0000000000ff2dd0;  1 drivers
v0000000000fb1d20_0 .net "oem_finish", 0 0, v0000000000fee860_0;  1 drivers
v0000000000fb02e0_0 .var/i "oo1", 31 0;
v0000000000faa0a0_0 .var/i "oo1_err", 31 0;
v0000000000faa1e0_0 .var/i "oo2", 31 0;
v0000000000faa140_0 .var/i "oo2_err", 31 0;
v0000000000faa820_0 .var/i "oo3", 31 0;
v0000000000faa280_0 .var/i "oo3_err", 31 0;
v0000000000faa640_0 .var/i "oo4", 31 0;
v0000000000faa3c0_0 .var/i "oo4_err", 31 0;
v0000000000faa460_0 .var "pattern_in", 15 0;
v0000000000faaa00_0 .net "pi_data", 15 0, L_0000000000ff2970;  1 drivers
v0000000000faa6e0_0 .var "pi_end", 0 0;
v0000000000faadc0_0 .net "pi_length", 1 0, L_0000000000faabe0;  1 drivers
o0000000001380ef8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000faa780_0 .net "pixel_addr", 7 0, o0000000001380ef8;  0 drivers
o0000000001380f28 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000000000faa8c0_0 .net "pixel_dataout", 7 0, o0000000001380f28;  0 drivers
o0000000001380f58 .functor BUFZ 1, C4<z>; HiZ drive
v0000000000faae60_0 .net "pixel_wr", 0 0, o0000000001380f58;  0 drivers
v0000000000faac80_0 .var "reset", 0 0;
v0000000000faa500_0 .net "so_data", 0 0, v0000000000ff0340_0;  1 drivers
v0000000000faa000_0 .var "so_exp", 0 0;
v0000000000faa960_0 .var "so_pass", 0 0;
v0000000000faaaa0_0 .net "so_valid", 0 0, v0000000000fef620_0;  1 drivers
v0000000000faab40_0 .var "stimulus_in", 15 0;
E_0000000000fda4f0 .event edge, v0000000000fee860_0;
E_0000000000fd9cf0 .event edge, v0000000000fefbc0_0;
E_0000000000fda530 .event edge, v0000000000fefd00_0;
E_0000000000fda5b0 .event edge, v0000000000fef620_0;
E_0000000000fd9a30 .event posedge, v0000000000fee720_0;
E_0000000000fda630 .event posedge, v0000000000fefa80_0;
E_0000000000fda0b0 .event posedge, v0000000000feeae0_0;
E_0000000000fda770 .event posedge, v0000000000fee4a0_0;
E_0000000000fd97b0 .event posedge, v0000000000fef4e0_0;
E_0000000000fd97f0 .event posedge, v0000000000feed60_0;
E_0000000000fd98f0 .event posedge, v0000000000ff0160_0;
E_0000000000fd9a70 .event posedge, v0000000000fef760_0;
E_0000000000fd9ab0 .event posedge, v0000000000faae60_0;
L_0000000000faabe0 .part v0000000000faab40_0, 12, 2;
L_0000000000faad20 .part v0000000000faab40_0, 8, 1;
L_00000000013d58c0 .part v0000000000faab40_0, 4, 1;
L_00000000013d4b00 .part v0000000000faab40_0, 0, 1;
S_0000000000fc0990 .scope task, "record_outputs" "record_outputs" 2 211, 2 211 0, S_0000000000fcd910;
 .timescale -9 -11;
E_0000000000fd9b70 .event negedge, v0000000000fef3a0_0;
TD_testfixture2.record_outputs ;
T_0.0 ;
    %load/vec4 v0000000000faaaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz T_0.1, 8;
    %wait E_0000000000fd9b70;
    %load/vec4 v0000000000faaaa0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000000000faa500_0;
    %ix/getv/s 4, v0000000000fb1320_0;
    %store/vec4a v0000000000fb0a60, 4, 0;
    %ix/getv/s 4, v0000000000fb1320_0;
    %load/vec4a v0000000000fb0a60, 4;
    %store/vec4 v0000000000fb0b00_0, 0, 1;
    %load/vec4 v0000000000fb1320_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000fb1320_0, 0, 32;
T_0.2 ;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0000000000fcbe10 .scope module, "u_rtl" "STI_DAC" 2 71, 3 1 0, S_0000000000fcd910;
 .timescale -9 -11;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "load";
    .port_info 3 /INPUT 16 "pi_data";
    .port_info 4 /INPUT 2 "pi_length";
    .port_info 5 /INPUT 1 "pi_fill";
    .port_info 6 /INPUT 1 "pi_msb";
    .port_info 7 /INPUT 1 "pi_low";
    .port_info 8 /INPUT 1 "pi_end";
    .port_info 9 /OUTPUT 1 "so_data";
    .port_info 10 /OUTPUT 1 "so_valid";
    .port_info 11 /OUTPUT 1 "oem_finish";
    .port_info 12 /OUTPUT 8 "oem_dataout";
    .port_info 13 /OUTPUT 5 "oem_addr";
    .port_info 14 /OUTPUT 1 "odd1_wr";
    .port_info 15 /OUTPUT 1 "odd2_wr";
    .port_info 16 /OUTPUT 1 "odd3_wr";
    .port_info 17 /OUTPUT 1 "odd4_wr";
    .port_info 18 /OUTPUT 1 "even1_wr";
    .port_info 19 /OUTPUT 1 "even2_wr";
    .port_info 20 /OUTPUT 1 "even3_wr";
    .port_info 21 /OUTPUT 1 "even4_wr";
P_0000000000fcbfa0 .param/l "FINISH" 0 3 27, C4<011>;
P_0000000000fcbfd8 .param/l "IDLE" 0 3 24, C4<000>;
P_0000000000fcc010 .param/l "LOAD" 0 3 25, C4<001>;
P_0000000000fcc048 .param/l "SERIAL_OUT" 0 3 26, C4<010>;
L_0000000000ff2dd0 .functor BUFZ 8, v0000000000feefe0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000000000feefe0_0 .var "DAC_buffer", 7 0;
v0000000000fef3a0_0 .net "clk", 0 0, v0000000000fb1aa0_0;  1 drivers
v0000000000ff02a0_0 .var "counter_16bit", 3 0;
v0000000000fef080_0 .var "current_state", 2 0;
v0000000000fefe40_0 .var "data_buffer", 31 0;
v0000000000feef40_0 .var "data_buffer_index", 4 0;
v0000000000fef300_0 .var "delay_buffer", 4 0;
v0000000000fee4a0_0 .var "even1_wr", 0 0;
v0000000000feeae0_0 .var "even2_wr", 0 0;
v0000000000fefa80_0 .var "even3_wr", 0 0;
v0000000000fee720_0 .var "even4_wr", 0 0;
v0000000000fefbc0_0 .net "load", 0 0, v0000000000fb15a0_0;  1 drivers
v0000000000feea40_0 .var "mem_counter", 7 0;
v0000000000fef440_0 .var "next_state", 2 0;
v0000000000fef760_0 .var "odd1_wr", 0 0;
v0000000000ff0160_0 .var "odd2_wr", 0 0;
v0000000000feed60_0 .var "odd3_wr", 0 0;
v0000000000fef4e0_0 .var "odd4_wr", 0 0;
v0000000000fee900_0 .var "odd_even", 0 0;
v0000000000fee7c0_0 .var "oem_addr", 4 0;
v0000000000feeb80_0 .net "oem_dataout", 7 0, L_0000000000ff2dd0;  alias, 1 drivers
v0000000000fee860_0 .var "oem_finish", 0 0;
v0000000000fef9e0_0 .net "pi_data", 15 0, L_0000000000ff2970;  alias, 1 drivers
v0000000000fefb20_0 .net "pi_end", 0 0, v0000000000faa6e0_0;  1 drivers
v0000000000fefc60_0 .net "pi_fill", 0 0, L_0000000000faad20;  alias, 1 drivers
v0000000000fef580_0 .net "pi_length", 1 0, L_0000000000faabe0;  alias, 1 drivers
v0000000000feec20_0 .var "pi_length_bit", 4 0;
v0000000000feecc0_0 .net "pi_low", 0 0, L_00000000013d4b00;  alias, 1 drivers
v0000000000fefee0_0 .net "pi_msb", 0 0, L_00000000013d58c0;  alias, 1 drivers
v0000000000fefd00_0 .net "reset", 0 0, v0000000000faac80_0;  1 drivers
v0000000000fef1c0_0 .var "serial_counter", 4 0;
v0000000000ff0340_0 .var "so_data", 0 0;
v0000000000fef620_0 .var "so_valid", 0 0;
E_0000000000fd9bf0 .event posedge, v0000000000fefd00_0, v0000000000fef3a0_0;
E_0000000000fda030 .event edge, v0000000000fef580_0, v0000000000feecc0_0, v0000000000fef9e0_0, v0000000000fefc60_0;
E_0000000000fd9bb0 .event edge, v0000000000fef580_0;
E_0000000000fd9d30 .event edge, v0000000000fef080_0, v0000000000fefbc0_0, v0000000000fef1c0_0, v0000000000fefb20_0;
    .scope S_0000000000fcbe10;
T_1 ;
    %wait E_0000000000fd9bf0;
    %load/vec4 v0000000000fefd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000000000fef080_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000000000fef440_0;
    %assign/vec4 v0000000000fef080_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000000000fcbe10;
T_2 ;
    %wait E_0000000000fd9d30;
    %load/vec4 v0000000000fef080_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000000fef440_0, 0, 3;
    %jmp T_2.5;
T_2.0 ;
    %load/vec4 v0000000000fefbc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000000000fef440_0, 0, 3;
    %jmp T_2.7;
T_2.6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000000fef440_0, 0, 3;
T_2.7 ;
    %jmp T_2.5;
T_2.1 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000000fef440_0, 0, 3;
    %jmp T_2.5;
T_2.2 ;
    %load/vec4 v0000000000fef1c0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000fefb20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.8, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000000fef440_0, 0, 3;
    %jmp T_2.9;
T_2.8 ;
    %load/vec4 v0000000000fef1c0_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_2.10, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000000000fef440_0, 0, 3;
    %jmp T_2.11;
T_2.10 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0000000000fef440_0, 0, 3;
T_2.11 ;
T_2.9 ;
    %jmp T_2.5;
T_2.3 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0000000000fef440_0, 0, 3;
    %jmp T_2.5;
T_2.5 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0000000000fcbe10;
T_3 ;
    %wait E_0000000000fd9bb0;
    %load/vec4 v0000000000fef580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000000feec20_0, 0, 5;
    %jmp T_3.5;
T_3.0 ;
    %pushi/vec4 7, 0, 5;
    %store/vec4 v0000000000feec20_0, 0, 5;
    %jmp T_3.5;
T_3.1 ;
    %pushi/vec4 15, 0, 5;
    %store/vec4 v0000000000feec20_0, 0, 5;
    %jmp T_3.5;
T_3.2 ;
    %pushi/vec4 23, 0, 5;
    %store/vec4 v0000000000feec20_0, 0, 5;
    %jmp T_3.5;
T_3.3 ;
    %pushi/vec4 31, 0, 5;
    %store/vec4 v0000000000feec20_0, 0, 5;
    %jmp T_3.5;
T_3.5 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000000000fcbe10;
T_4 ;
    %wait E_0000000000fda030;
    %load/vec4 v0000000000fef580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fefe40_0, 0, 32;
    %jmp T_4.5;
T_4.0 ;
    %load/vec4 v0000000000feecc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.6, 8;
    %load/vec4 v0000000000fef9e0_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000fefe40_0, 4, 8;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000fefe40_0, 4, 24;
    %jmp T_4.7;
T_4.6 ;
    %load/vec4 v0000000000fef9e0_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000fefe40_0, 4, 8;
    %pushi/vec4 0, 0, 24;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000fefe40_0, 4, 24;
T_4.7 ;
    %jmp T_4.5;
T_4.1 ;
    %load/vec4 v0000000000fef9e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000fefe40_0, 4, 16;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000fefe40_0, 4, 16;
    %jmp T_4.5;
T_4.2 ;
    %load/vec4 v0000000000fefc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %load/vec4 v0000000000fef9e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000fefe40_0, 4, 16;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000fefe40_0, 4, 16;
    %jmp T_4.9;
T_4.8 ;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000fefe40_0, 4, 8;
    %load/vec4 v0000000000fef9e0_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000fefe40_0, 4, 16;
    %pushi/vec4 0, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000fefe40_0, 4, 8;
T_4.9 ;
    %jmp T_4.5;
T_4.3 ;
    %load/vec4 v0000000000fefc60_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.10, 8;
    %load/vec4 v0000000000fef9e0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000fefe40_0, 4, 16;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000fefe40_0, 4, 16;
    %jmp T_4.11;
T_4.10 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000fefe40_0, 4, 16;
    %load/vec4 v0000000000fef9e0_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0000000000fefe40_0, 4, 16;
T_4.11 ;
    %jmp T_4.5;
T_4.5 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000000000fcbe10;
T_5 ;
    %wait E_0000000000fd9bf0;
    %load/vec4 v0000000000fefd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000000000fef1c0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000000000fef440_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_5.2, 4;
    %load/vec4 v0000000000fef580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %jmp T_5.8;
T_5.4 ;
    %pushi/vec4 7, 0, 5;
    %assign/vec4 v0000000000fef1c0_0, 0;
    %jmp T_5.8;
T_5.5 ;
    %pushi/vec4 15, 0, 5;
    %assign/vec4 v0000000000fef1c0_0, 0;
    %jmp T_5.8;
T_5.6 ;
    %pushi/vec4 23, 0, 5;
    %assign/vec4 v0000000000fef1c0_0, 0;
    %jmp T_5.8;
T_5.7 ;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000000000fef1c0_0, 0;
    %jmp T_5.8;
T_5.8 ;
    %pop/vec4 1;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0000000000fef080_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_5.9, 4;
    %load/vec4 v0000000000fef1c0_0;
    %subi 1, 0, 5;
    %assign/vec4 v0000000000fef1c0_0, 0;
T_5.9 ;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000000000fcbe10;
T_6 ;
    %wait E_0000000000fd9bf0;
    %load/vec4 v0000000000fefd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fef620_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0000000000fef440_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_6.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000fef620_0, 0;
    %jmp T_6.3;
T_6.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fef620_0, 0;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000000000fcbe10;
T_7 ;
    %wait E_0000000000fd9bf0;
    %load/vec4 v0000000000fefd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0000000000feef40_0, 0, 5;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0000000000fef440_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0000000000fefee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.4, 8;
    %pushi/vec4 31, 0, 5;
    %assign/vec4 v0000000000feef40_0, 0;
    %jmp T_7.5;
T_7.4 ;
    %load/vec4 v0000000000fef580_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_7.9, 6;
    %jmp T_7.10;
T_7.6 ;
    %pushi/vec4 24, 0, 5;
    %assign/vec4 v0000000000feef40_0, 0;
    %jmp T_7.10;
T_7.7 ;
    %pushi/vec4 16, 0, 5;
    %assign/vec4 v0000000000feef40_0, 0;
    %jmp T_7.10;
T_7.8 ;
    %pushi/vec4 8, 0, 5;
    %assign/vec4 v0000000000feef40_0, 0;
    %jmp T_7.10;
T_7.9 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000feef40_0, 0;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
T_7.5 ;
    %jmp T_7.3;
T_7.2 ;
    %load/vec4 v0000000000fef440_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_7.11, 4;
    %load/vec4 v0000000000fefee0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.13, 8;
    %load/vec4 v0000000000feef40_0;
    %subi 1, 0, 5;
    %assign/vec4 v0000000000feef40_0, 0;
    %jmp T_7.14;
T_7.13 ;
    %load/vec4 v0000000000feef40_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000feef40_0, 0;
T_7.14 ;
T_7.11 ;
T_7.3 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000000000fcbe10;
T_8 ;
    %wait E_0000000000fd9bf0;
    %load/vec4 v0000000000fefd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ff0340_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000000000fefe40_0;
    %load/vec4 v0000000000feef40_0;
    %part/u 1;
    %assign/vec4 v0000000000ff0340_0, 0;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000000000fcbe10;
T_9 ;
    %wait E_0000000000fd9bf0;
    %load/vec4 v0000000000fefd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fee900_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000000000feea40_0;
    %parti/s 4, 0, 2;
    %cmpi/e 8, 0, 4;
    %jmp/0xz  T_9.2, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000fee900_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0000000000feea40_0;
    %parti/s 4, 0, 2;
    %cmpi/e 0, 0, 4;
    %jmp/0xz  T_9.4, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fee900_0, 0;
T_9.4 ;
T_9.3 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000000000fcbe10;
T_10 ;
    %wait E_0000000000fd9bf0;
    %load/vec4 v0000000000fefd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000feefe0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000000000fef620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v0000000000feefe0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %assign/vec4 v0000000000feefe0_0, 0;
    %load/vec4 v0000000000ff0340_0;
    %ix/load 4, 0, 0;
    %ix/load 5, 0, 0;
    %flag_set/imm 4, 0;
    %assign/vec4/off/d v0000000000feefe0_0, 4, 5;
    %jmp T_10.3;
T_10.2 ;
    %load/vec4 v0000000000fefb20_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000feefe0_0, 0;
T_10.4 ;
T_10.3 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0000000000fcbe10;
T_11 ;
    %wait E_0000000000fd9bf0;
    %load/vec4 v0000000000fefd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000000000ff02a0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000000000fef620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %load/vec4 v0000000000ff02a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000000000ff02a0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %load/vec4 v0000000000fefb20_0;
    %load/vec4 v0000000000fef080_0;
    %pushi/vec4 3, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.4, 8;
    %load/vec4 v0000000000ff02a0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000000000ff02a0_0, 0;
T_11.4 ;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000000000fcbe10;
T_12 ;
    %wait E_0000000000fd9bf0;
    %load/vec4 v0000000000fefd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0000000000feea40_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000000000ff02a0_0;
    %cmpi/e 7, 0, 4;
    %flag_mov 8, 4;
    %load/vec4 v0000000000ff02a0_0;
    %cmpi/e 15, 0, 4;
    %flag_or 4, 8;
    %jmp/0xz  T_12.2, 4;
    %load/vec4 v0000000000feea40_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000000000feea40_0, 0;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000000000fcbe10;
T_13 ;
    %wait E_0000000000fd9bf0;
    %load/vec4 v0000000000fefd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000fef300_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0000000000ff02a0_0;
    %cmpi/e 15, 0, 4;
    %jmp/0xz  T_13.2, 4;
    %load/vec4 v0000000000fef300_0;
    %addi 1, 0, 5;
    %assign/vec4 v0000000000fef300_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
    .scope S_0000000000fcbe10;
T_14 ;
    %wait E_0000000000fd9bf0;
    %load/vec4 v0000000000fefd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000000000fee7c0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000000000fef300_0;
    %assign/vec4 v0000000000fee7c0_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000000000fcbe10;
T_15 ;
    %wait E_0000000000fd9bf0;
    %load/vec4 v0000000000fefd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fee860_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0000000000feea40_0;
    %pushi/vec4 0, 0, 8;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000000000ff02a0_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000fefb20_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_15.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000fee860_0, 0;
T_15.2 ;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000000000fcbe10;
T_16 ;
    %wait E_0000000000fd9bf0;
    %load/vec4 v0000000000fefd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fef760_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v0000000000feea40_0;
    %cmpi/u 63, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000000000ff02a0_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000fee900_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000fef760_0, 0;
    %jmp T_16.3;
T_16.2 ;
    %load/vec4 v0000000000feea40_0;
    %cmpi/u 63, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000000000ff02a0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000fee900_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000fef760_0, 0;
    %jmp T_16.5;
T_16.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fef760_0, 0;
T_16.5 ;
T_16.3 ;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0000000000fcbe10;
T_17 ;
    %wait E_0000000000fd9bf0;
    %load/vec4 v0000000000fefd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fee4a0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000000000feea40_0;
    %cmpi/u 63, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000000000ff02a0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000fee900_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000fee4a0_0, 0;
    %jmp T_17.3;
T_17.2 ;
    %load/vec4 v0000000000feea40_0;
    %cmpi/u 63, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %load/vec4 v0000000000ff02a0_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000fee900_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000fee4a0_0, 0;
    %jmp T_17.5;
T_17.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fee4a0_0, 0;
T_17.5 ;
T_17.3 ;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_0000000000fcbe10;
T_18 ;
    %wait E_0000000000fd9bf0;
    %load/vec4 v0000000000fefd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ff0160_0, 0;
    %jmp T_18.1;
T_18.0 ;
    %pushi/vec4 63, 0, 8;
    %load/vec4 v0000000000feea40_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000000000feea40_0;
    %cmpi/u 127, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0000000000ff02a0_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000fee900_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ff0160_0, 0;
    %jmp T_18.3;
T_18.2 ;
    %pushi/vec4 63, 0, 8;
    %load/vec4 v0000000000feea40_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000000000feea40_0;
    %cmpi/u 127, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0000000000ff02a0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000fee900_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_18.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000ff0160_0, 0;
    %jmp T_18.5;
T_18.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000ff0160_0, 0;
T_18.5 ;
T_18.3 ;
T_18.1 ;
    %jmp T_18;
    .thread T_18;
    .scope S_0000000000fcbe10;
T_19 ;
    %wait E_0000000000fd9bf0;
    %load/vec4 v0000000000fefd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000feeae0_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %pushi/vec4 63, 0, 8;
    %load/vec4 v0000000000feea40_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000000000feea40_0;
    %cmpi/u 127, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0000000000ff02a0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000fee900_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000feeae0_0, 0;
    %jmp T_19.3;
T_19.2 ;
    %pushi/vec4 63, 0, 8;
    %load/vec4 v0000000000feea40_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000000000feea40_0;
    %cmpi/u 127, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0000000000ff02a0_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000fee900_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000feeae0_0, 0;
    %jmp T_19.5;
T_19.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000feeae0_0, 0;
T_19.5 ;
T_19.3 ;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000000000fcbe10;
T_20 ;
    %wait E_0000000000fd9bf0;
    %load/vec4 v0000000000fefd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000feed60_0, 0;
    %jmp T_20.1;
T_20.0 ;
    %pushi/vec4 127, 0, 8;
    %load/vec4 v0000000000feea40_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000000000feea40_0;
    %cmpi/u 191, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0000000000ff02a0_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000fee900_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000feed60_0, 0;
    %jmp T_20.3;
T_20.2 ;
    %pushi/vec4 127, 0, 8;
    %load/vec4 v0000000000feea40_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000000000feea40_0;
    %cmpi/u 191, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0000000000ff02a0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000fee900_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000feed60_0, 0;
    %jmp T_20.5;
T_20.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000feed60_0, 0;
T_20.5 ;
T_20.3 ;
T_20.1 ;
    %jmp T_20;
    .thread T_20;
    .scope S_0000000000fcbe10;
T_21 ;
    %wait E_0000000000fd9bf0;
    %load/vec4 v0000000000fefd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fefa80_0, 0;
    %jmp T_21.1;
T_21.0 ;
    %pushi/vec4 127, 0, 8;
    %load/vec4 v0000000000feea40_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000000000feea40_0;
    %cmpi/u 191, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0000000000ff02a0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000fee900_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000fefa80_0, 0;
    %jmp T_21.3;
T_21.2 ;
    %pushi/vec4 127, 0, 8;
    %load/vec4 v0000000000feea40_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000000000feea40_0;
    %cmpi/u 191, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0000000000ff02a0_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000fee900_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_21.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000fefa80_0, 0;
    %jmp T_21.5;
T_21.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fefa80_0, 0;
T_21.5 ;
T_21.3 ;
T_21.1 ;
    %jmp T_21;
    .thread T_21;
    .scope S_0000000000fcbe10;
T_22 ;
    %wait E_0000000000fd9bf0;
    %load/vec4 v0000000000fefd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fef4e0_0, 0;
    %jmp T_22.1;
T_22.0 ;
    %pushi/vec4 191, 0, 8;
    %load/vec4 v0000000000feea40_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000000000feea40_0;
    %cmpi/u 255, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0000000000ff02a0_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000fee900_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000fef4e0_0, 0;
    %jmp T_22.3;
T_22.2 ;
    %pushi/vec4 191, 0, 8;
    %load/vec4 v0000000000feea40_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000000000feea40_0;
    %cmpi/u 255, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0000000000ff02a0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000fee900_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_22.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000fef4e0_0, 0;
    %jmp T_22.5;
T_22.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fef4e0_0, 0;
T_22.5 ;
T_22.3 ;
T_22.1 ;
    %jmp T_22;
    .thread T_22;
    .scope S_0000000000fcbe10;
T_23 ;
    %wait E_0000000000fd9bf0;
    %load/vec4 v0000000000fefd00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fee720_0, 0;
    %jmp T_23.1;
T_23.0 ;
    %pushi/vec4 191, 0, 8;
    %load/vec4 v0000000000feea40_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000000000feea40_0;
    %cmpi/u 255, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0000000000ff02a0_0;
    %pushi/vec4 15, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000fee900_0;
    %pushi/vec4 0, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000fee720_0, 0;
    %jmp T_23.3;
T_23.2 ;
    %pushi/vec4 191, 0, 8;
    %load/vec4 v0000000000feea40_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0000000000feea40_0;
    %cmpi/u 255, 0, 8;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %and;
    %load/vec4 v0000000000ff02a0_0;
    %pushi/vec4 7, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0000000000fee900_0;
    %pushi/vec4 1, 0, 1;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_23.4, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0000000000fee720_0, 0;
    %jmp T_23.5;
T_23.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000000000fee720_0, 0;
T_23.5 ;
T_23.3 ;
T_23.1 ;
    %jmp T_23;
    .thread T_23;
    .scope S_0000000000fcd910;
T_24 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fb1aa0_0, 0, 1;
    %end;
    .thread T_24;
    .scope S_0000000000fcd910;
T_25 ;
    %wait E_0000000000fd9ab0;
    %load/vec4 v0000000000faa8c0_0;
    %load/vec4 v0000000000faa780_0;
    %pad/u 9;
    %ix/vec4 4;
    %store/vec4a v0000000000fb04c0, 4, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0000000000fcd910;
T_26 ;
    %wait E_0000000000fd9a70;
    %load/vec4 v0000000000fb0240_0;
    %load/vec4 v0000000000fb0420_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000fb0880, 4, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0000000000fcd910;
T_27 ;
    %wait E_0000000000fd98f0;
    %load/vec4 v0000000000fb0240_0;
    %load/vec4 v0000000000fb0420_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000fb1f00, 4, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0000000000fcd910;
T_28 ;
    %wait E_0000000000fd97f0;
    %load/vec4 v0000000000fb0240_0;
    %load/vec4 v0000000000fb0420_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000fb1500, 4, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_0000000000fcd910;
T_29 ;
    %wait E_0000000000fd97b0;
    %load/vec4 v0000000000fb0240_0;
    %load/vec4 v0000000000fb0420_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000fb0920, 4, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0000000000fcd910;
T_30 ;
    %wait E_0000000000fda770;
    %load/vec4 v0000000000fb0240_0;
    %load/vec4 v0000000000fb0420_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000fef260, 4, 0;
    %jmp T_30;
    .thread T_30;
    .scope S_0000000000fcd910;
T_31 ;
    %wait E_0000000000fda0b0;
    %load/vec4 v0000000000fb0240_0;
    %load/vec4 v0000000000fb0420_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000ff00c0, 4, 0;
    %jmp T_31;
    .thread T_31;
    .scope S_0000000000fcd910;
T_32 ;
    %wait E_0000000000fda630;
    %load/vec4 v0000000000fb0240_0;
    %load/vec4 v0000000000fb0420_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000feee00, 4, 0;
    %jmp T_32;
    .thread T_32;
    .scope S_0000000000fcd910;
T_33 ;
    %wait E_0000000000fd9a30;
    %load/vec4 v0000000000fb0240_0;
    %load/vec4 v0000000000fb0420_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000000000ff0020, 4, 0;
    %jmp T_33;
    .thread T_33;
    .scope S_0000000000fcd910;
T_34 ;
    %vpi_call 2 98 "$readmemh", "./dat/Pattern2.dat", v0000000000fb0d80 {0 0 0};
    %vpi_call 2 99 "$readmemh", "./dat/Stimulus2.dat", v0000000000fb16e0 {0 0 0};
    %vpi_call 2 100 "$readmemh", "./dat/Expected2_so.dat", v0000000000fef8a0 {0 0 0};
    %vpi_call 2 101 "$readmemh", "./dat/Expected2_pixel.dat", v0000000000feff80 {0 0 0};
    %vpi_call 2 102 "$readmemh", "./dat/Expected2_odd_1.dat", v0000000000ff0200 {0 0 0};
    %vpi_call 2 103 "$readmemh", "./dat/Expected2_odd_2.dat", v0000000000fee5e0 {0 0 0};
    %vpi_call 2 104 "$readmemh", "./dat/Expected2_odd_3.dat", v0000000000fee680 {0 0 0};
    %vpi_call 2 105 "$readmemh", "./dat/Expected2_odd_4.dat", v0000000000fef940 {0 0 0};
    %vpi_call 2 106 "$readmemh", "./dat/Expected2_even_1.dat", v0000000000feeea0 {0 0 0};
    %vpi_call 2 107 "$readmemh", "./dat/Expected2_even_2.dat", v0000000000fef6c0 {0 0 0};
    %vpi_call 2 108 "$readmemh", "./dat/Expected2_even_3.dat", v0000000000fef800 {0 0 0};
    %vpi_call 2 109 "$readmemh", "./dat/Expected2_even_4.dat", v0000000000fefda0 {0 0 0};
    %vpi_call 2 110 "$display", "--------------------------- Simulation Pattern is ready !!---------------------------" {0 0 0};
    %end;
    .thread T_34;
    .scope S_0000000000fcd910;
T_35 ;
    %delay 500, 0;
    %load/vec4 v0000000000fb1aa0_0;
    %inv;
    %store/vec4 v0000000000fb1aa0_0, 0, 1;
    %jmp T_35;
    .thread T_35;
    .scope S_0000000000fcd910;
T_36 ;
    %vpi_call 2 126 "$dumpfile", "STI_DAC.vcd" {0 0 0};
    %vpi_call 2 127 "$dumpvars" {0 0 0};
    %vpi_call 2 128 "$display", "--------------------------- [ testfixture2.v ] Simulation START !!---------------------------" {0 0 0};
    %vpi_call 2 129 "$timeformat", 32'sb11111111111111111111111111110111, 32'sb00000000000000000000000000000001, " ns", 32'sb00000000000000000000000000001001 {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fb1dc0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000faac80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fb15a0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000000faab40_0, 0, 16;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0000000000faa460_0, 0, 16;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000faac80_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000faa6e0_0, 0, 1;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000faac80_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fb1320_0, 0, 32;
    %vpi_call 2 143 "$display", "--------------------------- Simulation at parallel data input stage  !!---------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fb1460_0, 0, 32;
T_36.0 ;
    %load/vec4 v0000000000fb1460_0;
    %cmpi/s 34, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_36.1, 5;
    %wait E_0000000000fd9b70;
    %delay 200, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000fb15a0_0, 0, 1;
    %ix/getv/s 4, v0000000000fb1460_0;
    %load/vec4a v0000000000fb16e0, 4;
    %store/vec4 v0000000000faab40_0, 0, 16;
    %ix/getv/s 4, v0000000000fb1460_0;
    %load/vec4a v0000000000fb0d80, 4;
    %store/vec4 v0000000000faa460_0, 0, 16;
    %delay 1000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000000fb15a0_0, 0, 1;
    %load/vec4 v0000000000fb1460_0;
    %cmpi/e 34, 0, 32;
    %jmp/0xz  T_36.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000000faa6e0_0, 0, 1;
T_36.2 ;
T_36.4 ;
    %load/vec4 v0000000000faaaa0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_36.5, 6;
    %wait E_0000000000fda5b0;
    %jmp T_36.4;
T_36.5 ;
    %fork TD_testfixture2.record_outputs, S_0000000000fc0990;
    %join;
    %load/vec4 v0000000000fb1460_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000fb1460_0, 0, 32;
    %jmp T_36.0;
T_36.1 ;
    %vpi_call 2 161 "$display", "--------------------------- Simulation at serial data output and result verify !! ---------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fb1140_0, 0, 32;
T_36.6 ;
    %load/vec4 v0000000000fb1140_0;
    %cmpi/s 767, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_36.7, 5;
    %ix/getv/s 4, v0000000000fb1140_0;
    %load/vec4a v0000000000fb0a60, 4;
    %ix/getv/s 4, v0000000000fb1140_0;
    %load/vec4a v0000000000fef8a0, 4;
    %cmp/e;
    %jmp/0xz  T_36.8, 4;
    %ix/getv/s 4, v0000000000fb1140_0;
    %load/vec4a v0000000000fb0a60, 4;
    %store/vec4 v0000000000faa960_0, 0, 1;
    %ix/getv/s 4, v0000000000fb1140_0;
    %load/vec4a v0000000000fef8a0, 4;
    %store/vec4 v0000000000faa000_0, 0, 1;
    %jmp T_36.9;
T_36.8 ;
    %load/vec4 v0000000000fb1dc0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000fb1dc0_0, 0, 32;
    %vpi_call 2 167 "$display", "---------- ERROR at pattern No. %d,  REAL OUTPUT : so_data = %b,  EXPECTED OUTPUT so_data = %b\012", v0000000000fb1140_0, &A<v0000000000fb0a60, v0000000000fb1140_0 >, &A<v0000000000fef8a0, v0000000000fb1140_0 > {0 0 0};
T_36.9 ;
    %load/vec4 v0000000000fb1140_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000fb1140_0, 0, 32;
    %jmp T_36.6;
T_36.7 ;
    %delay 1000, 0;
    %vpi_call 2 172 "$display", "--------------------------- so_data simulation FINISH !!---------------------------" {0 0 0};
    %load/vec4 v0000000000fb1dc0_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_36.10, 4;
    %vpi_call 2 174 "$display", "============================================================================" {0 0 0};
    %vpi_call 2 175 "$display", "\012 (T_T)  The simulation result of so_data is FAIL!!! there were %d errors in all.\012", v0000000000fb1dc0_0 {0 0 0};
    %vpi_call 2 176 "$display", "============================================================================" {0 0 0};
    %jmp T_36.11;
T_36.10 ;
    %vpi_call 2 179 "$display", "============================================================================" {0 0 0};
    %vpi_call 2 180 "$display", "\012 \134(^o^)/  The simulation result of so_data is PASS!!!\012" {0 0 0};
    %vpi_call 2 181 "$display", "============================================================================" {0 0 0};
T_36.11 ;
T_36.12 ;
    %load/vec4 v0000000000fb1d20_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_36.13, 6;
    %wait E_0000000000fda4f0;
    %jmp T_36.12;
T_36.13 ;
    %delay 250, 0;
    %vpi_call 2 185 "$display", "--------------------------- OM-memory and EM-memory simulation FINISH !!---------------------------" {0 0 0};
    %load/vec4 v0000000000faa0a0_0;
    %cmpi/ne 0, 0, 32;
    %flag_mov 8, 4;
    %load/vec4 v0000000000faa140_0;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000faa280_0;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000faa3c0_0;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000fb1820_0;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000fb1e60_0;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000fb0060_0;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000000000fb13c0_0;
    %cmpi/ne 0, 0, 32;
    %flag_or 4, 8;
    %jmp/0xz  T_36.14, 4;
    %vpi_call 2 187 "$display", "============================================================================" {0 0 0};
    %vpi_call 2 188 "$display", "\012 (T_T)  The simulation result of OM-memory and EM-memory is FAIL!!! Please debug your RTL code !!.\012" {0 0 0};
    %vpi_call 2 189 "$display", "============================================================================" {0 0 0};
    %jmp T_36.15;
T_36.14 ;
    %vpi_call 2 192 "$display", "============================================================================" {0 0 0};
    %vpi_call 2 193 "$display", "\012 \134(^o^)/  The simulation result of OM-memory and EM-memory is PASS!!!\012" {0 0 0};
    %vpi_call 2 194 "$display", "============================================================================" {0 0 0};
T_36.15 ;
    %vpi_call 2 197 "$finish" {0 0 0};
    %end;
    .thread T_36;
    .scope S_0000000000fcd910;
T_37 ;
    %delay 10000000, 0;
    %vpi_call 2 203 "$display", "================================================================================================================" {0 0 0};
    %vpi_call 2 204 "$display", "--------------------------- (/`n`)/ ~#  There was something wrong with your code !! ---------------------------" {0 0 0};
    %vpi_call 2 205 "$display", "--------------------------- The simulation can't finished!!, Please check it !!! ---------------------------" {0 0 0};
    %vpi_call 2 206 "$display", "================================================================================================================" {0 0 0};
    %vpi_call 2 207 "$finish" {0 0 0};
    %end;
    .thread T_37;
    .scope S_0000000000fcd910;
T_38 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fb13c0_0, 0, 32;
T_38.0 ;
    %load/vec4 v0000000000faac80_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_38.1, 6;
    %wait E_0000000000fda530;
    %jmp T_38.0;
T_38.1 ;
T_38.2 ;
    %load/vec4 v0000000000faac80_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_38.3, 6;
    %wait E_0000000000fda530;
    %jmp T_38.2;
T_38.3 ;
T_38.4 ;
    %load/vec4 v0000000000fb15a0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_38.5, 6;
    %wait E_0000000000fd9cf0;
    %jmp T_38.4;
T_38.5 ;
T_38.6 ;
    %load/vec4 v0000000000fb15a0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_38.7, 6;
    %wait E_0000000000fd9cf0;
    %jmp T_38.6;
T_38.7 ;
T_38.8 ;
    %load/vec4 v0000000000fb1d20_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_38.9, 6;
    %wait E_0000000000fda4f0;
    %jmp T_38.8;
T_38.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fb0f60_0, 0, 32;
T_38.10 ;
    %load/vec4 v0000000000fb0f60_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_38.11, 5;
    %ix/getv/s 4, v0000000000fb0f60_0;
    %load/vec4a v0000000000fefda0, 4;
    %ix/getv/s 4, v0000000000fb0f60_0;
    %load/vec4a v0000000000ff0020, 4;
    %cmp/e;
    %jmp/0xz  T_38.12, 4;
    %jmp T_38.13;
T_38.12 ;
    %load/vec4 v0000000000fb13c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000fb13c0_0, 0, 32;
    %vpi_call 2 253 "$display", "---------- ERROR AT %t,  ERROR DATA : the real data at EVEN4_MEM address %d = %h, but the EXPECTED DATA  = %h\012", $realtime, v0000000000fb0f60_0, &A<v0000000000ff0020, v0000000000fb0f60_0 >, &A<v0000000000fefda0, v0000000000fb0f60_0 > {0 0 0};
T_38.13 ;
    %load/vec4 v0000000000fb0f60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000fb0f60_0, 0, 32;
    %jmp T_38.10;
T_38.11 ;
    %end;
    .thread T_38;
    .scope S_0000000000fcd910;
T_39 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fb0060_0, 0, 32;
T_39.0 ;
    %load/vec4 v0000000000faac80_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_39.1, 6;
    %wait E_0000000000fda530;
    %jmp T_39.0;
T_39.1 ;
T_39.2 ;
    %load/vec4 v0000000000faac80_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_39.3, 6;
    %wait E_0000000000fda530;
    %jmp T_39.2;
T_39.3 ;
T_39.4 ;
    %load/vec4 v0000000000fb15a0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_39.5, 6;
    %wait E_0000000000fd9cf0;
    %jmp T_39.4;
T_39.5 ;
T_39.6 ;
    %load/vec4 v0000000000fb15a0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_39.7, 6;
    %wait E_0000000000fd9cf0;
    %jmp T_39.6;
T_39.7 ;
T_39.8 ;
    %load/vec4 v0000000000fb1d20_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_39.9, 6;
    %wait E_0000000000fda4f0;
    %jmp T_39.8;
T_39.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fb0ec0_0, 0, 32;
T_39.10 ;
    %load/vec4 v0000000000fb0ec0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_39.11, 5;
    %ix/getv/s 4, v0000000000fb0ec0_0;
    %load/vec4a v0000000000fef800, 4;
    %ix/getv/s 4, v0000000000fb0ec0_0;
    %load/vec4a v0000000000feee00, 4;
    %cmp/e;
    %jmp/0xz  T_39.12, 4;
    %jmp T_39.13;
T_39.12 ;
    %load/vec4 v0000000000fb0060_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000fb0060_0, 0, 32;
    %vpi_call 2 266 "$display", "---------- ERROR AT %t,  ERROR DATA : the real data at EVEN3_MEM address %d = %h, but the EXPECTED DATA  = %h\012", $realtime, v0000000000fb0ec0_0, &A<v0000000000feee00, v0000000000fb0ec0_0 >, &A<v0000000000fef800, v0000000000fb0ec0_0 > {0 0 0};
T_39.13 ;
    %load/vec4 v0000000000fb0ec0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000fb0ec0_0, 0, 32;
    %jmp T_39.10;
T_39.11 ;
    %end;
    .thread T_39;
    .scope S_0000000000fcd910;
T_40 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fb1e60_0, 0, 32;
T_40.0 ;
    %load/vec4 v0000000000faac80_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_40.1, 6;
    %wait E_0000000000fda530;
    %jmp T_40.0;
T_40.1 ;
T_40.2 ;
    %load/vec4 v0000000000faac80_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_40.3, 6;
    %wait E_0000000000fda530;
    %jmp T_40.2;
T_40.3 ;
T_40.4 ;
    %load/vec4 v0000000000fb15a0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_40.5, 6;
    %wait E_0000000000fd9cf0;
    %jmp T_40.4;
T_40.5 ;
T_40.6 ;
    %load/vec4 v0000000000fb15a0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_40.7, 6;
    %wait E_0000000000fd9cf0;
    %jmp T_40.6;
T_40.7 ;
T_40.8 ;
    %load/vec4 v0000000000fb1d20_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_40.9, 6;
    %wait E_0000000000fda4f0;
    %jmp T_40.8;
T_40.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fb11e0_0, 0, 32;
T_40.10 ;
    %load/vec4 v0000000000fb11e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_40.11, 5;
    %ix/getv/s 4, v0000000000fb11e0_0;
    %load/vec4a v0000000000fef6c0, 4;
    %ix/getv/s 4, v0000000000fb11e0_0;
    %load/vec4a v0000000000ff00c0, 4;
    %cmp/e;
    %jmp/0xz  T_40.12, 4;
    %jmp T_40.13;
T_40.12 ;
    %load/vec4 v0000000000fb1e60_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000fb1e60_0, 0, 32;
    %vpi_call 2 279 "$display", "---------- ERROR AT %t,  ERROR DATA : the real data at EVEN2_MEM address %d = %h, but the EXPECTED DATA  = %h\012", $realtime, v0000000000fb11e0_0, &A<v0000000000ff00c0, v0000000000fb11e0_0 >, &A<v0000000000fef6c0, v0000000000fb11e0_0 > {0 0 0};
T_40.13 ;
    %load/vec4 v0000000000fb11e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000fb11e0_0, 0, 32;
    %jmp T_40.10;
T_40.11 ;
    %end;
    .thread T_40;
    .scope S_0000000000fcd910;
T_41 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fb1820_0, 0, 32;
T_41.0 ;
    %load/vec4 v0000000000faac80_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_41.1, 6;
    %wait E_0000000000fda530;
    %jmp T_41.0;
T_41.1 ;
T_41.2 ;
    %load/vec4 v0000000000faac80_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_41.3, 6;
    %wait E_0000000000fda530;
    %jmp T_41.2;
T_41.3 ;
T_41.4 ;
    %load/vec4 v0000000000fb15a0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_41.5, 6;
    %wait E_0000000000fd9cf0;
    %jmp T_41.4;
T_41.5 ;
T_41.6 ;
    %load/vec4 v0000000000fb15a0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_41.7, 6;
    %wait E_0000000000fd9cf0;
    %jmp T_41.6;
T_41.7 ;
T_41.8 ;
    %load/vec4 v0000000000fb1d20_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_41.9, 6;
    %wait E_0000000000fda4f0;
    %jmp T_41.8;
T_41.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fb0e20_0, 0, 32;
T_41.10 ;
    %load/vec4 v0000000000fb0e20_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_41.11, 5;
    %ix/getv/s 4, v0000000000fb0e20_0;
    %load/vec4a v0000000000feeea0, 4;
    %ix/getv/s 4, v0000000000fb0e20_0;
    %load/vec4a v0000000000fef260, 4;
    %cmp/e;
    %jmp/0xz  T_41.12, 4;
    %jmp T_41.13;
T_41.12 ;
    %load/vec4 v0000000000fb1820_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000fb1820_0, 0, 32;
    %vpi_call 2 292 "$display", "---------- ERROR AT %t,  ERROR DATA : the real data at EVEN1_MEM address %d = %h, but the EXPECTED DATA  = %h\012", $realtime, v0000000000fb0e20_0, &A<v0000000000fef260, v0000000000fb0e20_0 >, &A<v0000000000feeea0, v0000000000fb0e20_0 > {0 0 0};
T_41.13 ;
    %load/vec4 v0000000000fb0e20_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000fb0e20_0, 0, 32;
    %jmp T_41.10;
T_41.11 ;
    %end;
    .thread T_41;
    .scope S_0000000000fcd910;
T_42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000faa3c0_0, 0, 32;
T_42.0 ;
    %load/vec4 v0000000000faac80_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_42.1, 6;
    %wait E_0000000000fda530;
    %jmp T_42.0;
T_42.1 ;
T_42.2 ;
    %load/vec4 v0000000000faac80_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_42.3, 6;
    %wait E_0000000000fda530;
    %jmp T_42.2;
T_42.3 ;
T_42.4 ;
    %load/vec4 v0000000000fb15a0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_42.5, 6;
    %wait E_0000000000fd9cf0;
    %jmp T_42.4;
T_42.5 ;
T_42.6 ;
    %load/vec4 v0000000000fb15a0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_42.7, 6;
    %wait E_0000000000fd9cf0;
    %jmp T_42.6;
T_42.7 ;
T_42.8 ;
    %load/vec4 v0000000000fb1d20_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_42.9, 6;
    %wait E_0000000000fda4f0;
    %jmp T_42.8;
T_42.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000faa640_0, 0, 32;
T_42.10 ;
    %load/vec4 v0000000000faa640_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_42.11, 5;
    %ix/getv/s 4, v0000000000faa640_0;
    %load/vec4a v0000000000fef940, 4;
    %ix/getv/s 4, v0000000000faa640_0;
    %load/vec4a v0000000000fb0920, 4;
    %cmp/e;
    %jmp/0xz  T_42.12, 4;
    %jmp T_42.13;
T_42.12 ;
    %load/vec4 v0000000000faa3c0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000faa3c0_0, 0, 32;
    %vpi_call 2 307 "$display", "---------- ERROR AT %t,  ERROR DATA : the real data at ODD4_MEM address %d = %h, but the EXPECTED DATA  = %h\012", $realtime, v0000000000faa640_0, &A<v0000000000fb0920, v0000000000faa640_0 >, &A<v0000000000fef940, v0000000000faa640_0 > {0 0 0};
T_42.13 ;
    %load/vec4 v0000000000faa640_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000faa640_0, 0, 32;
    %jmp T_42.10;
T_42.11 ;
    %end;
    .thread T_42;
    .scope S_0000000000fcd910;
T_43 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000faa280_0, 0, 32;
T_43.0 ;
    %load/vec4 v0000000000faac80_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_43.1, 6;
    %wait E_0000000000fda530;
    %jmp T_43.0;
T_43.1 ;
T_43.2 ;
    %load/vec4 v0000000000faac80_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_43.3, 6;
    %wait E_0000000000fda530;
    %jmp T_43.2;
T_43.3 ;
T_43.4 ;
    %load/vec4 v0000000000fb15a0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_43.5, 6;
    %wait E_0000000000fd9cf0;
    %jmp T_43.4;
T_43.5 ;
T_43.6 ;
    %load/vec4 v0000000000fb15a0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_43.7, 6;
    %wait E_0000000000fd9cf0;
    %jmp T_43.6;
T_43.7 ;
T_43.8 ;
    %load/vec4 v0000000000fb1d20_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_43.9, 6;
    %wait E_0000000000fda4f0;
    %jmp T_43.8;
T_43.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000faa820_0, 0, 32;
T_43.10 ;
    %load/vec4 v0000000000faa820_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_43.11, 5;
    %ix/getv/s 4, v0000000000faa820_0;
    %load/vec4a v0000000000fee680, 4;
    %ix/getv/s 4, v0000000000faa820_0;
    %load/vec4a v0000000000fb1500, 4;
    %cmp/e;
    %jmp/0xz  T_43.12, 4;
    %jmp T_43.13;
T_43.12 ;
    %load/vec4 v0000000000faa280_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000faa280_0, 0, 32;
    %vpi_call 2 320 "$display", "---------- ERROR AT %t,  ERROR DATA : the real data at ODD3_MEM address %d = %h, but the EXPECTED DATA  = %h\012", $realtime, v0000000000faa820_0, &A<v0000000000fb1500, v0000000000faa820_0 >, &A<v0000000000fee680, v0000000000faa820_0 > {0 0 0};
T_43.13 ;
    %load/vec4 v0000000000faa820_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000faa820_0, 0, 32;
    %jmp T_43.10;
T_43.11 ;
    %end;
    .thread T_43;
    .scope S_0000000000fcd910;
T_44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000faa140_0, 0, 32;
T_44.0 ;
    %load/vec4 v0000000000faac80_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_44.1, 6;
    %wait E_0000000000fda530;
    %jmp T_44.0;
T_44.1 ;
T_44.2 ;
    %load/vec4 v0000000000faac80_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_44.3, 6;
    %wait E_0000000000fda530;
    %jmp T_44.2;
T_44.3 ;
T_44.4 ;
    %load/vec4 v0000000000fb15a0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_44.5, 6;
    %wait E_0000000000fd9cf0;
    %jmp T_44.4;
T_44.5 ;
T_44.6 ;
    %load/vec4 v0000000000fb15a0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_44.7, 6;
    %wait E_0000000000fd9cf0;
    %jmp T_44.6;
T_44.7 ;
T_44.8 ;
    %load/vec4 v0000000000fb1d20_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_44.9, 6;
    %wait E_0000000000fda4f0;
    %jmp T_44.8;
T_44.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000faa1e0_0, 0, 32;
T_44.10 ;
    %load/vec4 v0000000000faa1e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_44.11, 5;
    %ix/getv/s 4, v0000000000faa1e0_0;
    %load/vec4a v0000000000fee5e0, 4;
    %ix/getv/s 4, v0000000000faa1e0_0;
    %load/vec4a v0000000000fb1f00, 4;
    %cmp/e;
    %jmp/0xz  T_44.12, 4;
    %jmp T_44.13;
T_44.12 ;
    %load/vec4 v0000000000faa140_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000faa140_0, 0, 32;
    %vpi_call 2 333 "$display", "---------- ERROR AT %t,  ERROR DATA : the real data at ODD2_MEM address %d = %h, but the EXPECTED DATA  = %h\012", $realtime, v0000000000faa1e0_0, &A<v0000000000fb1f00, v0000000000faa1e0_0 >, &A<v0000000000fee5e0, v0000000000faa1e0_0 > {0 0 0};
T_44.13 ;
    %load/vec4 v0000000000faa1e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000faa1e0_0, 0, 32;
    %jmp T_44.10;
T_44.11 ;
    %end;
    .thread T_44;
    .scope S_0000000000fcd910;
T_45 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000faa0a0_0, 0, 32;
T_45.0 ;
    %load/vec4 v0000000000faac80_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_45.1, 6;
    %wait E_0000000000fda530;
    %jmp T_45.0;
T_45.1 ;
T_45.2 ;
    %load/vec4 v0000000000faac80_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_45.3, 6;
    %wait E_0000000000fda530;
    %jmp T_45.2;
T_45.3 ;
T_45.4 ;
    %load/vec4 v0000000000fb15a0_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_45.5, 6;
    %wait E_0000000000fd9cf0;
    %jmp T_45.4;
T_45.5 ;
T_45.6 ;
    %load/vec4 v0000000000fb15a0_0;
    %nor/r;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_45.7, 6;
    %wait E_0000000000fd9cf0;
    %jmp T_45.6;
T_45.7 ;
T_45.8 ;
    %load/vec4 v0000000000fb1d20_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_45.9, 6;
    %wait E_0000000000fda4f0;
    %jmp T_45.8;
T_45.9 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000000000fb02e0_0, 0, 32;
T_45.10 ;
    %load/vec4 v0000000000fb02e0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_45.11, 5;
    %ix/getv/s 4, v0000000000fb02e0_0;
    %load/vec4a v0000000000ff0200, 4;
    %ix/getv/s 4, v0000000000fb02e0_0;
    %load/vec4a v0000000000fb0880, 4;
    %cmp/e;
    %jmp/0xz  T_45.12, 4;
    %jmp T_45.13;
T_45.12 ;
    %load/vec4 v0000000000faa0a0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000faa0a0_0, 0, 32;
    %vpi_call 2 346 "$display", "---------- ERROR AT %t,  ERROR DATA : the real data at ODD1_MEM address %d = %h, but the EXPECTED DATA  = %h\012", $realtime, v0000000000fb02e0_0, &A<v0000000000fb0880, v0000000000fb02e0_0 >, &A<v0000000000ff0200, v0000000000fb02e0_0 > {0 0 0};
T_45.13 ;
    %load/vec4 v0000000000fb02e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0000000000fb02e0_0, 0, 32;
    %jmp T_45.10;
T_45.11 ;
    %end;
    .thread T_45;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    ".\testfixture2.v";
    "./STI_DAC.v";
