module SRAM2S_1024X16(CLK, CE0, A0, D0, WE0, WEM0, Q0, CE1, A1, D1, WE1, WEM1, Q1);
  wire [15:0] _00_;
  wire [15:0] _01_;
  wire [15:0] _02_;
  wire [15:0] _03_;
  wire [15:0] _04_;
  wire [15:0] _05_;
  wire [15:0] _06_;
  wire [15:0] _07_;
  wire [15:0] _08_;
  wire [15:0] _09_;
  wire [15:0] _10_;
  wire [15:0] _11_;
  wire [15:0] _12_;
  wire [15:0] _13_;
  input [9:0] A0;
  input [9:0] A1;
  input CE0;
  input CE1;
  input CLK;
  input [15:0] D0;
  input [15:0] D1;
  output [15:0] Q0;
  reg [15:0] Q0;
  output [15:0] Q1;
  reg [15:0] Q1;
  input WE0;
  input WE1;
  input [15:0] WEM0;
  input [15:0] WEM1;
  reg [15:0] mem_0;
  reg [15:0] mem_1;
  always @(posedge CLK)
      mem_0 <= _04_;
  always @(posedge CLK)
      Q1 <= _01_;
  always @(posedge CLK)
      mem_1 <= _05_;
  always @(posedge CLK)
      mem_0 <= _02_;
  always @(posedge CLK)
      Q0 <= _00_;
  always @(posedge CLK)
      mem_1 <= _03_;
  assign _06_ = A1[0] ? D1 : mem_1;
  assign _07_ = WE1 ? _06_ : mem_1;
  assign _05_ = CE1 ? _07_ : mem_1;
  assign _01_ = A1[0] ? mem_1 : mem_0;
  assign _08_ = A1[0] ? mem_0 : D1;
  assign _09_ = WE1 ? _08_ : mem_0;
  assign _04_ = CE1 ? _09_ : mem_0;
  assign _10_ = A0[0] ? D0 : mem_1;
  assign _11_ = WE0 ? _10_ : mem_1;
  assign _03_ = CE0 ? _11_ : mem_1;
  assign _00_ = A0[0] ? mem_1 : mem_0;
  assign _12_ = A0[0] ? mem_0 : D0;
  assign _13_ = WE0 ? _12_ : mem_0;
  assign _02_ = CE0 ? _13_ : mem_0;
endmodule
module SRAM2S_1024X32(CLK, CE0, A0, D0, WE0, WEM0, Q0, CE1, A1, D1, WE1, WEM1, Q1);
  wire [31:0] _00_;
  wire [31:0] _01_;
  wire [31:0] _02_;
  wire [31:0] _03_;
  wire [31:0] _04_;
  wire [31:0] _05_;
  wire [31:0] _06_;
  wire [31:0] _07_;
  wire [31:0] _08_;
  wire [31:0] _09_;
  wire [31:0] _10_;
  wire [31:0] _11_;
  wire [31:0] _12_;
  wire [31:0] _13_;
  input [9:0] A0;
  input [9:0] A1;
  input CE0;
  input CE1;
  input CLK;
  input [31:0] D0;
  input [31:0] D1;
  output [31:0] Q0;
  reg [31:0] Q0;
  output [31:0] Q1;
  reg [31:0] Q1;
  input WE0;
  input WE1;
  input [31:0] WEM0;
  input [31:0] WEM1;
  reg [31:0] mem_0;
  reg [31:0] mem_1;
  always @(posedge CLK)
      mem_0 <= _04_;
  always @(posedge CLK)
      Q1 <= _01_;
  always @(posedge CLK)
      mem_1 <= _05_;
  always @(posedge CLK)
      mem_0 <= _02_;
  always @(posedge CLK)
      Q0 <= _00_;
  always @(posedge CLK)
      mem_1 <= _03_;
  assign _06_ = A1[0] ? D1 : mem_1;
  assign _07_ = WE1 ? _06_ : mem_1;
  assign _05_ = CE1 ? _07_ : mem_1;
  assign _01_ = A1[0] ? mem_1 : mem_0;
  assign _08_ = A1[0] ? mem_0 : D1;
  assign _09_ = WE1 ? _08_ : mem_0;
  assign _04_ = CE1 ? _09_ : mem_0;
  assign _10_ = A0[0] ? D0 : mem_1;
  assign _11_ = WE0 ? _10_ : mem_1;
  assign _03_ = CE0 ? _11_ : mem_1;
  assign _00_ = A0[0] ? mem_1 : mem_0;
  assign _12_ = A0[0] ? mem_0 : D0;
  assign _13_ = WE0 ? _12_ : mem_0;
  assign _02_ = CE0 ? _13_ : mem_0;
endmodule
module SRAM2S_128X16(CLK, CE0, A0, D0, WE0, WEM0, Q0, CE1, A1, D1, WE1, WEM1, Q1);
  wire [15:0] _00_;
  wire [15:0] _01_;
  wire [15:0] _02_;
  wire [15:0] _03_;
  wire [15:0] _04_;
  wire [15:0] _05_;
  wire [15:0] _06_;
  wire [15:0] _07_;
  wire [15:0] _08_;
  wire [15:0] _09_;
  wire [15:0] _10_;
  wire [15:0] _11_;
  wire [15:0] _12_;
  wire [15:0] _13_;
  input [6:0] A0;
  input [6:0] A1;
  input CE0;
  input CE1;
  input CLK;
  input [15:0] D0;
  input [15:0] D1;
  output [15:0] Q0;
  reg [15:0] Q0;
  output [15:0] Q1;
  reg [15:0] Q1;
  input WE0;
  input WE1;
  input [15:0] WEM0;
  input [15:0] WEM1;
  reg [15:0] mem_0;
  reg [15:0] mem_1;
  always @(posedge CLK)
      mem_0 <= _04_;
  always @(posedge CLK)
      Q1 <= _01_;
  always @(posedge CLK)
      mem_1 <= _05_;
  always @(posedge CLK)
      mem_0 <= _02_;
  always @(posedge CLK)
      Q0 <= _00_;
  always @(posedge CLK)
      mem_1 <= _03_;
  assign _06_ = A1[0] ? D1 : mem_1;
  assign _07_ = WE1 ? _06_ : mem_1;
  assign _05_ = CE1 ? _07_ : mem_1;
  assign _01_ = A1[0] ? mem_1 : mem_0;
  assign _08_ = A1[0] ? mem_0 : D1;
  assign _09_ = WE1 ? _08_ : mem_0;
  assign _04_ = CE1 ? _09_ : mem_0;
  assign _10_ = A0[0] ? D0 : mem_1;
  assign _11_ = WE0 ? _10_ : mem_1;
  assign _03_ = CE0 ? _11_ : mem_1;
  assign _00_ = A0[0] ? mem_1 : mem_0;
  assign _12_ = A0[0] ? mem_0 : D0;
  assign _13_ = WE0 ? _12_ : mem_0;
  assign _02_ = CE0 ? _13_ : mem_0;
endmodule
module SRAM2S_8192X16(CLK, CE0, A0, D0, WE0, WEM0, Q0, CE1, A1, D1, WE1, WEM1, Q1);
  wire [15:0] _00_;
  wire [15:0] _01_;
  wire [15:0] _02_;
  wire [15:0] _03_;
  wire [15:0] _04_;
  wire [15:0] _05_;
  wire [15:0] _06_;
  wire [15:0] _07_;
  wire [15:0] _08_;
  wire [15:0] _09_;
  wire [15:0] _10_;
  wire [15:0] _11_;
  wire [15:0] _12_;
  wire [15:0] _13_;
  input [12:0] A0;
  input [12:0] A1;
  input CE0;
  input CE1;
  input CLK;
  input [15:0] D0;
  input [15:0] D1;
  output [15:0] Q0;
  reg [15:0] Q0;
  output [15:0] Q1;
  reg [15:0] Q1;
  input WE0;
  input WE1;
  input [15:0] WEM0;
  input [15:0] WEM1;
  reg [15:0] mem_0;
  reg [15:0] mem_1;
  always @(posedge CLK)
      mem_0 <= _04_;
  always @(posedge CLK)
      Q1 <= _01_;
  always @(posedge CLK)
      mem_1 <= _05_;
  always @(posedge CLK)
      mem_0 <= _02_;
  always @(posedge CLK)
      Q0 <= _00_;
  always @(posedge CLK)
      mem_1 <= _03_;
  assign _06_ = A1[0] ? D1 : mem_1;
  assign _07_ = WE1 ? _06_ : mem_1;
  assign _05_ = CE1 ? _07_ : mem_1;
  assign _01_ = A1[0] ? mem_1 : mem_0;
  assign _08_ = A1[0] ? mem_0 : D1;
  assign _09_ = WE1 ? _08_ : mem_0;
  assign _04_ = CE1 ? _09_ : mem_0;
  assign _10_ = A0[0] ? D0 : mem_1;
  assign _11_ = WE0 ? _10_ : mem_1;
  assign _03_ = CE0 ? _11_ : mem_1;
  assign _00_ = A0[0] ? mem_1 : mem_0;
  assign _12_ = A0[0] ? mem_0 : D0;
  assign _13_ = WE0 ? _12_ : mem_0;
  assign _02_ = CE0 ? _13_ : mem_0;
endmodule
module rbm_0_cmos32soi_identity_sync_read_1002x8m0(rtl_CE, rtl_A, mem_Q, CLK, mem_CE, mem_A, rtl_Q);
  input CLK;
  output [9:0] mem_A;
  output mem_CE;
  input [7:0] mem_Q;
  input [9:0] rtl_A;
  input rtl_CE;
  output [7:0] rtl_Q;
  assign mem_A = rtl_A;
  assign mem_CE = rtl_CE;
  assign rtl_Q = mem_Q;
endmodule
module rbm_0_cmos32soi_identity_sync_read_101x1m0(rtl_CE, rtl_A, mem_Q, CLK, mem_CE, mem_A, rtl_Q);
  input CLK;
  output [6:0] mem_A;
  output mem_CE;
  input mem_Q;
  input [6:0] rtl_A;
  input rtl_CE;
  output rtl_Q;
  assign mem_A = rtl_A;
  assign mem_CE = rtl_CE;
  assign rtl_Q = mem_Q;
endmodule
module rbm_0_cmos32soi_identity_sync_read_128x4m0(rtl_CE, rtl_A, mem_Q, CLK, mem_CE, mem_A, rtl_Q);
  input CLK;
  output [6:0] mem_A;
  output mem_CE;
  input [3:0] mem_Q;
  input [6:0] rtl_A;
  input rtl_CE;
  output [3:0] rtl_Q;
  assign mem_A = rtl_A;
  assign mem_CE = rtl_CE;
  assign rtl_Q = mem_Q;
endmodule
module rbm_0_cmos32soi_identity_sync_read_50601x1m0(rtl_CE, rtl_A, mem_Q, CLK, mem_CE, mem_A, rtl_Q);
  input CLK;
  output [15:0] mem_A;
  output mem_CE;
  input mem_Q;
  input [15:0] rtl_A;
  input rtl_CE;
  output rtl_Q;
  assign mem_A = rtl_A;
  assign mem_CE = rtl_CE;
  assign rtl_Q = mem_Q;
endmodule
module rbm_0_cmos32soi_identity_sync_read_50601x8m0(rtl_CE, rtl_A, mem_Q, CLK, mem_CE, mem_A, rtl_Q);
  input CLK;
  output [15:0] mem_A;
  output mem_CE;
  input [7:0] mem_Q;
  input [15:0] rtl_A;
  input rtl_CE;
  output [7:0] rtl_Q;
  assign mem_A = rtl_A;
  assign mem_CE = rtl_CE;
  assign rtl_Q = mem_Q;
endmodule
module rbm_0_cmos32soi_identity_sync_read_5x16m0(rtl_CE, rtl_A, mem_Q, CLK, mem_CE, mem_A, rtl_Q);
  input CLK;
  output [2:0] mem_A;
  output mem_CE;
  input [15:0] mem_Q;
  input [2:0] rtl_A;
  input rtl_CE;
  output [15:0] rtl_Q;
  assign mem_A = rtl_A;
  assign mem_CE = rtl_CE;
  assign rtl_Q = mem_Q;
endmodule
module rbm_0_cmos32soi_identity_sync_read_624x32m0(rtl_CE, rtl_A, mem_Q, CLK, mem_CE, mem_A, rtl_Q);
  input CLK;
  output [9:0] mem_A;
  output mem_CE;
  input [31:0] mem_Q;
  input [9:0] rtl_A;
  input rtl_CE;
  output [31:0] rtl_Q;
  assign mem_A = rtl_A;
  assign mem_CE = rtl_CE;
  assign rtl_Q = mem_Q;
endmodule
module rbm_0_cmos32soi_identity_sync_write_1002x8m0(rtl_CE, rtl_A, rtl_D, rtl_WE, CLK, mem_CE, mem_A, mem_D, mem_WE);
  input CLK;
  output [9:0] mem_A;
  output mem_CE;
  output [7:0] mem_D;
  output mem_WE;
  input [9:0] rtl_A;
  input rtl_CE;
  input [7:0] rtl_D;
  input rtl_WE;
  assign mem_A = rtl_A;
  assign mem_CE = rtl_CE;
  assign mem_D = rtl_D;
  assign mem_WE = rtl_WE;
endmodule
module rbm_0_cmos32soi_identity_sync_write_101x1m0(rtl_CE, rtl_A, rtl_D, rtl_WE, CLK, mem_CE, mem_A, mem_D, mem_WE);
  input CLK;
  output [6:0] mem_A;
  output mem_CE;
  output mem_D;
  output mem_WE;
  input [6:0] rtl_A;
  input rtl_CE;
  input rtl_D;
  input rtl_WE;
  assign mem_A = rtl_A;
  assign mem_CE = rtl_CE;
  assign mem_D = rtl_D;
  assign mem_WE = rtl_WE;
endmodule
module rbm_0_cmos32soi_identity_sync_write_128x4m0(rtl_CE, rtl_A, rtl_D, rtl_WE, CLK, mem_CE, mem_A, mem_D, mem_WE);
  input CLK;
  output [6:0] mem_A;
  output mem_CE;
  output [3:0] mem_D;
  output mem_WE;
  input [6:0] rtl_A;
  input rtl_CE;
  input [3:0] rtl_D;
  input rtl_WE;
  assign mem_A = rtl_A;
  assign mem_CE = rtl_CE;
  assign mem_D = rtl_D;
  assign mem_WE = rtl_WE;
endmodule
module rbm_0_cmos32soi_identity_sync_write_50601x1m0(rtl_CE, rtl_A, rtl_D, rtl_WE, CLK, mem_CE, mem_A, mem_D, mem_WE);
  input CLK;
  output [15:0] mem_A;
  output mem_CE;
  output mem_D;
  output mem_WE;
  input [15:0] rtl_A;
  input rtl_CE;
  input rtl_D;
  input rtl_WE;
  assign mem_A = rtl_A;
  assign mem_CE = rtl_CE;
  assign mem_D = rtl_D;
  assign mem_WE = rtl_WE;
endmodule
module rbm_0_cmos32soi_identity_sync_write_50601x8m0(rtl_CE, rtl_A, rtl_D, rtl_WE, CLK, mem_CE, mem_A, mem_D, mem_WE);
  input CLK;
  output [15:0] mem_A;
  output mem_CE;
  output [7:0] mem_D;
  output mem_WE;
  input [15:0] rtl_A;
  input rtl_CE;
  input [7:0] rtl_D;
  input rtl_WE;
  assign mem_A = rtl_A;
  assign mem_CE = rtl_CE;
  assign mem_D = rtl_D;
  assign mem_WE = rtl_WE;
endmodule
module rbm_0_cmos32soi_identity_sync_write_5x16m0(rtl_CE, rtl_A, rtl_D, rtl_WE, CLK, mem_CE, mem_A, mem_D, mem_WE);
  input CLK;
  output [2:0] mem_A;
  output mem_CE;
  output [15:0] mem_D;
  output mem_WE;
  input [2:0] rtl_A;
  input rtl_CE;
  input [15:0] rtl_D;
  input rtl_WE;
  assign mem_A = rtl_A;
  assign mem_CE = rtl_CE;
  assign mem_D = rtl_D;
  assign mem_WE = rtl_WE;
endmodule
module rbm_0_cmos32soi_identity_sync_write_624x32m0(rtl_CE, rtl_A, rtl_D, rtl_WE, CLK, mem_CE, mem_A, mem_D, mem_WE);
  input CLK;
  output [9:0] mem_A;
  output mem_CE;
  output [31:0] mem_D;
  output mem_WE;
  input [9:0] rtl_A;
  input rtl_CE;
  input [31:0] rtl_D;
  input rtl_WE;
  assign mem_A = rtl_A;
  assign mem_CE = rtl_CE;
  assign mem_D = rtl_D;
  assign mem_WE = rtl_WE;
endmodule
module rbm_0_cmos32soi_rbm_data_out_can_put_mod_process(data_out_valid, data_out_ready, data_out_can_put_sig);
  wire _0_;
  output data_out_can_put_sig;
  input data_out_ready;
  input data_out_valid;
  wire \rbm_0_cmos32soi_rbm_data_out_can_put_mod_process_combinational.ternaryMux_ln35_0_z ;
  wire \rbm_0_cmos32soi_rbm_data_out_can_put_mod_process_combinational.unary_nor_ln35_z ;
  assign _0_ = data_out_valid & \rbm_0_cmos32soi_rbm_data_out_can_put_mod_process_combinational.unary_nor_ln35_z ;
  assign \rbm_0_cmos32soi_rbm_data_out_can_put_mod_process_combinational.unary_nor_ln35_z = ~ data_out_ready;
  assign data_out_can_put_sig = ~ _0_;
  assign \rbm_0_cmos32soi_rbm_data_out_can_put_mod_process_combinational.ternaryMux_ln35_0_z = data_out_can_put_sig;
endmodule
module rbm_0_cmos32soi_rbm_data_out_sync_snd_back_method(clk, rst, data_out_ready, data_out_valid, data_out_set_valid_curr, data_out_sync_snd_set_valid_prev, data_out_sync_snd_reset_valid_prev, data_out_sync_snd_reset_valid_curr, data_out_sync_snd_valid_flop);
  input clk;
  input data_out_ready;
  input data_out_set_valid_curr;
  output data_out_sync_snd_reset_valid_curr;
  reg data_out_sync_snd_reset_valid_curr;
  wire data_out_sync_snd_reset_valid_curr_d;
  output data_out_sync_snd_reset_valid_prev;
  reg data_out_sync_snd_reset_valid_prev;
  wire data_out_sync_snd_reset_valid_prev_d;
  output data_out_sync_snd_set_valid_prev;
  reg data_out_sync_snd_set_valid_prev;
  wire data_out_sync_snd_set_valid_prev_d;
  output data_out_sync_snd_valid_flop;
  reg data_out_sync_snd_valid_flop;
  wire data_out_sync_snd_valid_flop_d;
  input data_out_valid;
  wire \rbm_0_cmos32soi_rbm_data_out_sync_snd_back_method_combinational.unary_nor_ln72_z ;
  input rst;
  assign \rbm_0_cmos32soi_rbm_data_out_sync_snd_back_method_combinational.unary_nor_ln72_z = ~ data_out_sync_snd_reset_valid_curr;
  always @(posedge clk)
    if (!rst)
      data_out_sync_snd_set_valid_prev <= 1'b0;
    else
      data_out_sync_snd_set_valid_prev <= data_out_set_valid_curr;
  always @(posedge clk)
    if (!rst)
      data_out_sync_snd_reset_valid_prev <= 1'b0;
    else
      data_out_sync_snd_reset_valid_prev <= data_out_sync_snd_reset_valid_curr;
  always @(posedge clk)
    if (!rst)
      data_out_sync_snd_reset_valid_curr <= 1'b0;
    else
      data_out_sync_snd_reset_valid_curr <= data_out_sync_snd_reset_valid_curr_d;
  always @(posedge clk)
    if (!rst)
      data_out_sync_snd_valid_flop <= 1'b0;
    else
      data_out_sync_snd_valid_flop <= data_out_valid;
  assign data_out_sync_snd_reset_valid_curr_d = data_out_ready ? \rbm_0_cmos32soi_rbm_data_out_sync_snd_back_method_combinational.unary_nor_ln72_z : data_out_sync_snd_reset_valid_curr;
  assign data_out_sync_snd_reset_valid_prev_d = data_out_sync_snd_reset_valid_curr;
  assign data_out_sync_snd_set_valid_prev_d = data_out_set_valid_curr;
  assign data_out_sync_snd_valid_flop_d = data_out_valid;
endmodule
module rbm_0_cmos32soi_rbm_data_out_sync_snd_valid_arb(data_out_set_valid_curr, data_out_sync_snd_set_valid_prev, data_out_sync_snd_reset_valid_curr, data_out_sync_snd_reset_valid_prev, data_out_sync_snd_valid_flop, data_out_valid);
  wire _0_;
  input data_out_set_valid_curr;
  input data_out_sync_snd_reset_valid_curr;
  input data_out_sync_snd_reset_valid_prev;
  input data_out_sync_snd_set_valid_prev;
  input data_out_sync_snd_valid_flop;
  output data_out_valid;
  wire \rbm_0_cmos32soi_rbm_data_out_sync_snd_valid_arb_combinational.mux_b_ln93_0_z ;
  wire \rbm_0_cmos32soi_rbm_data_out_sync_snd_valid_arb_combinational.mux_b_ln95_0_z ;
  wire \rbm_0_cmos32soi_rbm_data_out_sync_snd_valid_arb_combinational.ne_ln93_z ;
  wire \rbm_0_cmos32soi_rbm_data_out_sync_snd_valid_arb_combinational.ne_ln95_z ;
  assign \rbm_0_cmos32soi_rbm_data_out_sync_snd_valid_arb_combinational.mux_b_ln95_0_z = \rbm_0_cmos32soi_rbm_data_out_sync_snd_valid_arb_combinational.ne_ln95_z & data_out_sync_snd_valid_flop;
  assign \rbm_0_cmos32soi_rbm_data_out_sync_snd_valid_arb_combinational.ne_ln95_z = ~ _0_;
  assign data_out_valid = \rbm_0_cmos32soi_rbm_data_out_sync_snd_valid_arb_combinational.ne_ln93_z | \rbm_0_cmos32soi_rbm_data_out_sync_snd_valid_arb_combinational.mux_b_ln95_0_z ;
  assign \rbm_0_cmos32soi_rbm_data_out_sync_snd_valid_arb_combinational.ne_ln93_z = data_out_sync_snd_set_valid_prev ^ data_out_set_valid_curr;
  assign _0_ = data_out_sync_snd_reset_valid_prev ^ data_out_sync_snd_reset_valid_curr;
  assign \rbm_0_cmos32soi_rbm_data_out_sync_snd_valid_arb_combinational.mux_b_ln93_0_z = data_out_valid;
endmodule
module rbm_0_cmos32soi_round_(num_in, round__out);
  input [3:0] num_in;
  wire [3:0] \rbm_0_cmos32soi_round__combinational.add_ln11_z ;
  wire [3:0] \rbm_0_cmos32soi_round__combinational.mux_round__ln3_z ;
  output [3:0] round__out;
  assign \rbm_0_cmos32soi_round__combinational.add_ln11_z = num_in[3:1] + 1'b1;
  wire [3:0] fangyuan0;
  assign fangyuan0 = { 1'b0, num_in[3:1] };
  assign round__out = num_in[0] ? \rbm_0_cmos32soi_round__combinational.add_ln11_z : fangyuan0;
  assign \rbm_0_cmos32soi_round__combinational.mux_round__ln3_z = round__out;
endmodule
module rbm_0_cmos32soi_rtl(clk, rst, rd_grant, wr_grant, conf_done, conf_num_hidden, conf_num_visible, conf_num_users, conf_num_loops, conf_num_testusers, conf_num_movies, data_in_valid, data_in_data, data_out_ready, mt_Q1, pos_Q1, neg_Q1, predict_result_Q1, edges_Q1, edges_Q2, visibleEnergies_Q2, visibleEnergies_Q3, data_Q1, data_Q2, hidden_unit_Q2, hidden_unit_Q3, rd_index, rd_length, rd_request, wr_index, wr_length, wr_request, done, data_in_ready, data_out_valid, data_out_data, mt_CE0, mt_A0, mt_D0, mt_WE0, mt_CE1, mt_A1, pos_CE0, pos_A0, pos_D0, pos_WE0, pos_CE1, pos_A1, neg_CE0, neg_A0, neg_D0, neg_WE0, neg_CE1, neg_A1, predict_result_CE0, predict_result_A0, predict_result_D0, predict_result_WE0, predict_result_CE1, predict_result_A1, edges_CE0, edges_A0, edges_D0, edges_WE0, edges_CE1, edges_A1, edges_CE2, edges_A2, visibleEnergies_CE0, visibleEnergies_A0, visibleEnergies_D0, visibleEnergies_WE0, visibleEnergies_CE1, visibleEnergies_A1, visibleEnergies_D1, visibleEnergies_WE1, visibleEnergies_CE2, visibleEnergies_A2, visibleEnergies_CE3, visibleEnergies_A3, data_CE0, data_A0, data_D0, data_WE0, data_CE1, data_A1, data_CE2, data_A2, hidden_unit_CE0, hidden_unit_A0, hidden_unit_D0, hidden_unit_WE0, hidden_unit_CE1, hidden_unit_A1, hidden_unit_D1, hidden_unit_WE1, hidden_unit_CE2, hidden_unit_A2, hidden_unit_CE3, hidden_unit_A3);
  wire [15:0] _00000_;
  wire [63:0] _00001_;
  wire [63:0] _00002_;
  wire [1:0] _00003_;
  wire [7:0] _00004_;
  wire [1:0] _00005_;
  wire [8:0] _00006_;
  wire [7:0] _00007_;
  wire [15:0] _00008_;
  wire [9:0] _00009_;
  wire [15:0] _00010_;
  wire [15:0] _00011_;
  wire [30:0] _00012_;
  wire [30:0] _00013_;
  wire [14:0] _00014_;
  wire [30:0] _00015_;
  wire _00016_;
  wire _00017_;
  wire _00018_;
  wire [31:0] _00019_;
  wire _00020_;
  wire _00021_;
  wire _00022_;
  wire _00023_;
  wire _00024_;
  wire _00025_;
  wire _00026_;
  wire [31:0] _00027_;
  wire _00028_;
  wire _00029_;
  wire [17:0] _00030_;
  wire _00031_;
  wire _00032_;
  wire _00033_;
  wire _00034_;
  wire _00035_;
  wire _00036_;
  wire [159:0] _00037_;
  wire [159:0] _00038_;
  wire [500:0] _00039_;
  wire [500:0] _00040_;
  wire [500:0] _00041_;
  wire [31:0] _00042_;
  wire [31:0] _00043_;
  wire [31:0] _00044_;
  wire [9:0] _00045_;
  wire [9:0] _00046_;
  wire _00047_;
  wire _00048_;
  wire [31:0] _00049_;
  wire [15:0] _00050_;
  wire _00051_;
  wire _00052_;
  wire [15:0] _00053_;
  wire [8:0] _00054_;
  wire [500:0] _00055_;
  wire [63:0] _00056_;
  wire _00057_;
  wire [10:0] _00058_;
  wire _00059_;
  wire _00060_;
  wire [8:0] _00061_;
  wire [8:0] _00062_;
  wire [15:0] _00063_;
  wire [15:0] _00064_;
  wire [15:0] _00065_;
  wire [15:0] _00066_;
  wire [15:0] _00067_;
  wire [15:0] _00068_;
  wire _00069_;
  wire _00070_;
  wire _00071_;
  wire _00072_;
  wire _00073_;
  wire [3:0] _00074_;
  wire [31:0] _00075_;
  wire [31:0] _00076_;
  wire _00077_;
  wire [15:0] _00078_;
  wire [15:0] _00079_;
  wire [15:0] _00080_;
  wire [15:0] _00081_;
  wire [15:0] _00082_;
  wire [15:0] _00083_;
  wire [15:0] _00084_;
  wire [15:0] _00085_;
  wire [15:0] _00086_;
  wire [15:0] _00087_;
  wire [15:0] _00088_;
  wire [15:0] _00089_;
  wire [15:0] _00090_;
  wire [2:0] _00091_;
  wire [15:0] _00092_;
  wire [38:0] _00093_;
  wire [6:0] _00094_;
  wire [94:0] _00095_;
  wire _00096_;
  wire _00097_;
  wire _00098_;
  wire _00099_;
  wire _00100_;
  wire [31:0] _00101_;
  wire [31:0] _00102_;
  wire _00103_;
  wire [12:0] _00104_;
  wire [11:0] _00105_;
  wire [20:0] _00106_;
  wire [11:0] _00107_;
  wire [11:0] _00108_;
  wire [12:0] _00109_;
  wire [10:0] _00110_;
  wire [13:0] _00111_;
  wire [17:0] _00112_;
  wire [13:0] _00113_;
  wire [38:0] _00114_;
  wire [15:0] _00115_;
  wire [38:0] _00116_;
  wire [56:0] _00117_;
  wire [15:0] _00118_;
  wire [38:0] _00119_;
  wire [23:0] _00120_;
  wire [15:0] _00121_;
  wire [38:0] _00122_;
  wire [27:0] _00123_;
  wire [38:0] _00124_;
  wire [30:0] _00125_;
  wire [38:0] _00126_;
  wire [51:0] _00127_;
  wire [35:0] _00128_;
  wire [38:0] _00129_;
  wire [41:0] _00130_;
  wire [33:0] _00131_;
  wire [47:0] _00132_;
  wire [38:0] _00133_;
  wire [55:0] _00134_;
  wire [51:0] _00135_;
  wire [62:0] _00136_;
  wire [63:0] _00137_;
  wire [90:0] _00138_;
  wire [70:0] _00139_;
  wire [2:0] _00140_;
  wire [2:0] _00141_;
  wire [1:0] _00142_;
  wire [6:0] _00143_;
  wire [1:0] _00144_;
  wire [76:0] _00145_;
  wire [82:0] _00146_;
  wire [65:0] _00147_;
  wire [92:0] _00148_;
  wire [94:0] _00149_;
  wire [2:0] _00150_;
  wire [3:0] _00151_;
  wire [6:0] _00152_;
  wire [94:0] _00153_;
  wire [15:0] _00154_;
  wire [4:0] _00155_;
  wire [6:0] _00156_;
  wire [94:0] _00157_;
  wire [38:0] _00158_;
  wire [6:0] _00159_;
  wire [94:0] _00160_;
  wire [5:0] _00161_;
  wire [38:0] _00162_;
  wire [6:0] _00163_;
  wire [94:0] _00164_;
  wire [8:0] _00165_;
  wire [94:0] _00166_;
  wire [15:0] _00167_;
  wire [38:0] _00168_;
  wire [15:0] _00169_;
  wire [38:0] _00170_;
  wire [94:0] _00171_;
  wire _00172_;
  wire _00173_;
  wire _00174_;
  wire _00175_;
  wire _00176_;
  wire _00177_;
  wire _00178_;
  wire _00179_;
  wire _00180_;
  wire _00181_;
  wire _00182_;
  wire _00183_;
  wire _00184_;
  wire _00185_;
  wire _00186_;
  wire _00187_;
  wire _00188_;
  wire _00189_;
  wire _00190_;
  wire _00191_;
  wire _00192_;
  wire _00193_;
  wire _00194_;
  wire _00195_;
  wire _00196_;
  wire _00197_;
  wire _00198_;
  wire _00199_;
  wire _00200_;
  wire _00201_;
  wire _00202_;
  wire _00203_;
  wire _00204_;
  wire _00205_;
  wire _00206_;
  wire _00207_;
  wire _00208_;
  wire _00209_;
  wire _00210_;
  wire _00211_;
  wire _00212_;
  wire _00213_;
  wire _00214_;
  wire _00215_;
  wire _00216_;
  wire _00217_;
  wire _00218_;
  wire _00219_;
  wire _00220_;
  wire _00221_;
  wire _00222_;
  wire _00223_;
  wire _00224_;
  wire _00225_;
  wire _00226_;
  wire _00227_;
  wire _00228_;
  wire _00229_;
  wire _00230_;
  wire _00231_;
  wire _00232_;
  wire _00233_;
  wire _00234_;
  wire _00235_;
  wire _00236_;
  wire _00237_;
  wire _00238_;
  wire _00239_;
  wire _00240_;
  wire _00241_;
  wire _00242_;
  wire _00243_;
  wire _00244_;
  wire _00245_;
  wire _00246_;
  wire _00247_;
  wire _00248_;
  wire _00249_;
  wire _00250_;
  wire _00251_;
  wire _00252_;
  wire _00253_;
  wire _00254_;
  wire _00255_;
  wire _00256_;
  wire _00257_;
  wire _00258_;
  wire _00259_;
  wire _00260_;
  wire _00261_;
  wire _00262_;
  wire _00263_;
  wire _00264_;
  wire _00265_;
  wire _00266_;
  wire _00267_;
  wire _00268_;
  wire _00269_;
  wire _00270_;
  wire _00271_;
  wire _00272_;
  wire _00273_;
  wire _00274_;
  wire _00275_;
  wire _00276_;
  wire _00277_;
  wire _00278_;
  wire _00279_;
  wire _00280_;
  wire _00281_;
  wire _00282_;
  wire _00283_;
  wire _00284_;
  wire _00285_;
  wire _00286_;
  wire _00287_;
  wire _00288_;
  wire _00289_;
  wire _00290_;
  wire _00291_;
  wire _00292_;
  wire _00293_;
  wire _00294_;
  wire _00295_;
  wire _00296_;
  wire _00297_;
  wire _00298_;
  wire _00299_;
  wire _00300_;
  wire _00301_;
  wire _00302_;
  wire _00303_;
  wire _00304_;
  wire _00305_;
  wire _00306_;
  wire _00307_;
  wire _00308_;
  wire _00309_;
  wire _00310_;
  wire _00311_;
  wire _00312_;
  wire _00313_;
  wire _00314_;
  wire _00315_;
  wire _00316_;
  wire _00317_;
  wire _00318_;
  wire _00319_;
  wire _00320_;
  wire _00321_;
  wire _00322_;
  wire _00323_;
  wire _00324_;
  wire _00325_;
  wire _00326_;
  wire _00327_;
  wire _00328_;
  wire _00329_;
  wire _00330_;
  wire _00331_;
  wire _00332_;
  wire _00333_;
  wire _00334_;
  wire _00335_;
  wire _00336_;
  wire _00337_;
  wire _00338_;
  wire _00339_;
  wire _00340_;
  wire _00341_;
  wire _00342_;
  wire _00343_;
  wire _00344_;
  wire _00345_;
  wire _00346_;
  wire _00347_;
  wire _00348_;
  wire _00349_;
  wire [63:0] _00350_;
  wire [63:0] _00351_;
  wire _00352_;
  wire _00353_;
  wire _00354_;
  wire _00355_;
  wire _00356_;
  wire _00357_;
  wire _00358_;
  wire _00359_;
  wire _00360_;
  wire _00361_;
  wire _00362_;
  wire _00363_;
  wire _00364_;
  wire _00365_;
  wire _00366_;
  wire _00367_;
  wire _00368_;
  wire _00369_;
  wire _00370_;
  wire _00371_;
  wire _00372_;
  wire _00373_;
  wire _00374_;
  wire _00375_;
  wire _00376_;
  wire _00377_;
  wire _00378_;
  wire _00379_;
  wire _00380_;
  wire _00381_;
  wire _00382_;
  wire _00383_;
  wire _00384_;
  wire _00385_;
  wire _00386_;
  wire _00387_;
  wire _00388_;
  wire _00389_;
  wire _00390_;
  wire _00391_;
  wire _00392_;
  wire _00393_;
  wire _00394_;
  wire _00395_;
  wire _00396_;
  wire _00397_;
  wire _00398_;
  wire _00399_;
  wire _00400_;
  wire _00401_;
  wire _00402_;
  wire _00403_;
  wire _00404_;
  wire _00405_;
  wire _00406_;
  wire _00407_;
  wire _00408_;
  wire _00409_;
  wire _00410_;
  wire _00411_;
  wire _00412_;
  wire _00413_;
  wire _00414_;
  wire _00415_;
  wire _00416_;
  wire _00417_;
  wire _00418_;
  wire _00419_;
  wire _00420_;
  wire _00421_;
  wire _00422_;
  wire _00423_;
  wire _00424_;
  wire _00425_;
  wire _00426_;
  wire _00427_;
  wire _00428_;
  wire _00429_;
  wire _00430_;
  wire _00431_;
  wire _00432_;
  wire _00433_;
  wire _00434_;
  wire _00435_;
  wire _00436_;
  wire _00437_;
  wire _00438_;
  wire _00439_;
  wire _00440_;
  wire _00441_;
  wire _00442_;
  wire _00443_;
  wire _00444_;
  wire _00445_;
  wire _00446_;
  wire _00447_;
  wire _00448_;
  wire _00449_;
  wire _00450_;
  wire _00451_;
  wire _00452_;
  wire _00453_;
  wire _00454_;
  wire _00455_;
  wire _00456_;
  wire _00457_;
  wire _00458_;
  wire _00459_;
  wire _00460_;
  wire _00461_;
  wire _00462_;
  wire _00463_;
  wire _00464_;
  wire _00465_;
  wire _00466_;
  wire _00467_;
  wire _00468_;
  wire _00469_;
  wire _00470_;
  wire _00471_;
  wire _00472_;
  wire _00473_;
  wire _00474_;
  wire _00475_;
  wire _00476_;
  wire _00477_;
  wire _00478_;
  wire _00479_;
  wire _00480_;
  wire _00481_;
  wire _00482_;
  wire _00483_;
  wire _00484_;
  wire _00485_;
  wire _00486_;
  wire _00487_;
  wire _00488_;
  wire _00489_;
  wire _00490_;
  wire _00491_;
  wire _00492_;
  wire _00493_;
  wire _00494_;
  wire _00495_;
  wire _00496_;
  wire _00497_;
  wire _00498_;
  wire _00499_;
  wire _00500_;
  wire _00501_;
  wire _00502_;
  wire _00503_;
  wire _00504_;
  wire _00505_;
  wire _00506_;
  wire _00507_;
  wire _00508_;
  wire _00509_;
  wire _00510_;
  wire _00511_;
  wire _00512_;
  wire _00513_;
  wire _00514_;
  wire _00515_;
  wire _00516_;
  wire _00517_;
  wire _00518_;
  wire _00519_;
  wire _00520_;
  wire _00521_;
  wire _00522_;
  wire _00523_;
  wire _00524_;
  wire _00525_;
  wire _00526_;
  wire _00527_;
  wire _00528_;
  wire _00529_;
  wire _00530_;
  wire _00531_;
  wire _00532_;
  wire _00533_;
  wire _00534_;
  wire _00535_;
  wire _00536_;
  wire _00537_;
  wire _00538_;
  wire _00539_;
  wire _00540_;
  wire _00541_;
  wire _00542_;
  wire _00543_;
  wire _00544_;
  wire _00545_;
  wire _00546_;
  wire _00547_;
  wire _00548_;
  wire _00549_;
  wire _00550_;
  wire _00551_;
  wire _00552_;
  wire _00553_;
  wire _00554_;
  wire _00555_;
  wire _00556_;
  wire _00557_;
  wire _00558_;
  wire _00559_;
  wire _00560_;
  wire _00561_;
  wire _00562_;
  wire _00563_;
  wire _00564_;
  wire _00565_;
  wire _00566_;
  wire _00567_;
  wire _00568_;
  wire _00569_;
  wire _00570_;
  wire _00571_;
  wire _00572_;
  wire _00573_;
  wire _00574_;
  wire _00575_;
  wire _00576_;
  wire _00577_;
  wire _00578_;
  wire _00579_;
  wire _00580_;
  wire _00581_;
  wire _00582_;
  wire _00583_;
  wire _00584_;
  wire _00585_;
  wire _00586_;
  wire _00587_;
  wire _00588_;
  wire _00589_;
  wire _00590_;
  wire _00591_;
  wire _00592_;
  wire _00593_;
  wire _00594_;
  wire _00595_;
  wire _00596_;
  wire _00597_;
  wire _00598_;
  wire _00599_;
  wire _00600_;
  wire _00601_;
  wire _00602_;
  wire _00603_;
  wire _00604_;
  wire _00605_;
  wire _00606_;
  wire _00607_;
  wire _00608_;
  wire _00609_;
  wire _00610_;
  wire _00611_;
  wire _00612_;
  wire _00613_;
  wire _00614_;
  wire _00615_;
  wire _00616_;
  wire _00617_;
  wire _00618_;
  wire _00619_;
  wire _00620_;
  wire _00621_;
  wire _00622_;
  wire _00623_;
  wire _00624_;
  wire _00625_;
  wire _00626_;
  wire _00627_;
  wire _00628_;
  wire _00629_;
  wire _00630_;
  wire _00631_;
  wire _00632_;
  wire _00633_;
  wire _00634_;
  wire _00635_;
  wire _00636_;
  wire _00637_;
  wire _00638_;
  wire _00639_;
  wire _00640_;
  wire _00641_;
  wire _00642_;
  wire _00643_;
  wire _00644_;
  wire _00645_;
  wire _00646_;
  wire _00647_;
  wire _00648_;
  wire _00649_;
  wire _00650_;
  wire _00651_;
  wire _00652_;
  wire _00653_;
  wire _00654_;
  wire _00655_;
  wire _00656_;
  wire _00657_;
  wire _00658_;
  wire _00659_;
  wire _00660_;
  wire _00661_;
  wire _00662_;
  wire _00663_;
  wire _00664_;
  wire _00665_;
  wire _00666_;
  wire _00667_;
  wire _00668_;
  wire _00669_;
  wire _00670_;
  wire _00671_;
  wire _00672_;
  wire _00673_;
  wire _00674_;
  wire _00675_;
  wire _00676_;
  wire _00677_;
  wire _00678_;
  wire _00679_;
  wire _00680_;
  wire _00681_;
  wire _00682_;
  wire _00683_;
  wire _00684_;
  wire _00685_;
  wire _00686_;
  wire _00687_;
  wire _00688_;
  wire _00689_;
  wire _00690_;
  wire _00691_;
  wire _00692_;
  wire _00693_;
  wire _00694_;
  wire _00695_;
  wire _00696_;
  wire _00697_;
  wire _00698_;
  wire _00699_;
  wire _00700_;
  wire _00701_;
  wire _00702_;
  wire _00703_;
  wire _00704_;
  wire _00705_;
  wire _00706_;
  wire _00707_;
  wire _00708_;
  wire _00709_;
  wire _00710_;
  wire _00711_;
  wire _00712_;
  wire _00713_;
  wire _00714_;
  wire _00715_;
  wire _00716_;
  wire _00717_;
  wire _00718_;
  wire _00719_;
  wire _00720_;
  wire _00721_;
  wire _00722_;
  wire _00723_;
  wire _00724_;
  wire _00725_;
  wire _00726_;
  wire _00727_;
  wire _00728_;
  wire _00729_;
  wire _00730_;
  wire _00731_;
  wire _00732_;
  wire _00733_;
  wire _00734_;
  wire _00735_;
  wire _00736_;
  wire _00737_;
  wire _00738_;
  wire _00739_;
  wire _00740_;
  wire _00741_;
  wire _00742_;
  wire _00743_;
  wire _00744_;
  wire _00745_;
  wire _00746_;
  wire _00747_;
  wire _00748_;
  wire _00749_;
  wire _00750_;
  wire _00751_;
  wire _00752_;
  wire _00753_;
  wire _00754_;
  wire _00755_;
  wire _00756_;
  wire _00757_;
  wire _00758_;
  wire _00759_;
  wire _00760_;
  wire _00761_;
  wire _00762_;
  wire _00763_;
  wire _00764_;
  wire _00765_;
  wire _00766_;
  wire _00767_;
  wire _00768_;
  wire _00769_;
  wire _00770_;
  wire _00771_;
  wire _00772_;
  wire _00773_;
  wire _00774_;
  wire _00775_;
  wire _00776_;
  wire _00777_;
  wire _00778_;
  wire _00779_;
  wire _00780_;
  wire _00781_;
  wire _00782_;
  wire _00783_;
  wire _00784_;
  wire _00785_;
  wire _00786_;
  wire _00787_;
  wire _00788_;
  wire _00789_;
  wire _00790_;
  wire _00791_;
  wire _00792_;
  wire _00793_;
  wire _00794_;
  wire _00795_;
  wire _00796_;
  wire _00797_;
  wire _00798_;
  wire _00799_;
  wire _00800_;
  wire _00801_;
  wire _00802_;
  wire _00803_;
  wire _00804_;
  wire _00805_;
  wire _00806_;
  wire _00807_;
  wire _00808_;
  wire _00809_;
  wire _00810_;
  wire _00811_;
  wire _00812_;
  wire _00813_;
  wire _00814_;
  wire _00815_;
  wire _00816_;
  wire _00817_;
  wire _00818_;
  wire _00819_;
  wire _00820_;
  wire _00821_;
  wire _00822_;
  wire _00823_;
  wire _00824_;
  wire _00825_;
  wire _00826_;
  wire _00827_;
  wire _00828_;
  wire _00829_;
  wire _00830_;
  wire _00831_;
  wire _00832_;
  wire _00833_;
  wire _00834_;
  wire _00835_;
  wire _00836_;
  wire _00837_;
  wire _00838_;
  wire _00839_;
  wire _00840_;
  wire _00841_;
  wire _00842_;
  wire _00843_;
  wire _00844_;
  wire _00845_;
  wire _00846_;
  wire _00847_;
  wire _00848_;
  wire _00849_;
  wire _00850_;
  wire _00851_;
  wire _00852_;
  wire _00853_;
  wire _00854_;
  wire _00855_;
  wire _00856_;
  wire _00857_;
  wire _00858_;
  wire _00859_;
  wire _00860_;
  wire _00861_;
  wire _00862_;
  wire _00863_;
  wire _00864_;
  wire _00865_;
  wire _00866_;
  wire _00867_;
  wire _00868_;
  wire _00869_;
  wire _00870_;
  wire _00871_;
  wire _00872_;
  wire _00873_;
  wire _00874_;
  wire _00875_;
  wire _00876_;
  wire _00877_;
  wire _00878_;
  wire _00879_;
  wire _00880_;
  wire _00881_;
  wire _00882_;
  wire _00883_;
  wire _00884_;
  wire _00885_;
  wire _00886_;
  wire _00887_;
  wire _00888_;
  wire _00889_;
  wire _00890_;
  wire _00891_;
  wire _00892_;
  wire _00893_;
  wire _00894_;
  wire _00895_;
  wire _00896_;
  wire _00897_;
  wire _00898_;
  wire _00899_;
  wire _00900_;
  wire _00901_;
  wire _00902_;
  wire _00903_;
  wire _00904_;
  wire _00905_;
  wire _00906_;
  wire _00907_;
  wire _00908_;
  wire _00909_;
  wire _00910_;
  wire _00911_;
  wire _00912_;
  wire _00913_;
  wire _00914_;
  wire _00915_;
  wire _00916_;
  wire _00917_;
  wire _00918_;
  wire _00919_;
  wire _00920_;
  wire _00921_;
  wire _00922_;
  wire _00923_;
  wire _00924_;
  wire _00925_;
  wire _00926_;
  wire _00927_;
  wire _00928_;
  wire _00929_;
  wire _00930_;
  wire _00931_;
  wire _00932_;
  wire _00933_;
  wire _00934_;
  wire _00935_;
  wire _00936_;
  wire _00937_;
  wire _00938_;
  wire _00939_;
  wire _00940_;
  wire _00941_;
  wire _00942_;
  wire _00943_;
  wire _00944_;
  wire _00945_;
  wire _00946_;
  wire _00947_;
  wire _00948_;
  wire _00949_;
  wire _00950_;
  wire _00951_;
  wire _00952_;
  wire _00953_;
  wire _00954_;
  wire _00955_;
  wire _00956_;
  wire _00957_;
  wire _00958_;
  wire _00959_;
  wire _00960_;
  wire _00961_;
  wire _00962_;
  wire _00963_;
  wire _00964_;
  wire _00965_;
  wire _00966_;
  wire _00967_;
  wire _00968_;
  wire _00969_;
  wire _00970_;
  wire _00971_;
  wire _00972_;
  wire _00973_;
  wire _00974_;
  wire _00975_;
  wire _00976_;
  wire _00977_;
  wire _00978_;
  wire _00979_;
  wire _00980_;
  wire _00981_;
  wire _00982_;
  wire _00983_;
  wire _00984_;
  wire _00985_;
  wire _00986_;
  wire _00987_;
  wire _00988_;
  wire _00989_;
  wire _00990_;
  wire _00991_;
  wire _00992_;
  wire _00993_;
  wire _00994_;
  wire _00995_;
  wire _00996_;
  wire _00997_;
  wire _00998_;
  wire _00999_;
  wire _01000_;
  wire _01001_;
  wire _01002_;
  wire _01003_;
  wire _01004_;
  wire _01005_;
  wire _01006_;
  wire _01007_;
  wire _01008_;
  wire _01009_;
  wire _01010_;
  wire _01011_;
  wire _01012_;
  wire _01013_;
  wire _01014_;
  wire _01015_;
  wire _01016_;
  wire _01017_;
  wire _01018_;
  wire _01019_;
  wire _01020_;
  wire _01021_;
  wire _01022_;
  wire _01023_;
  wire _01024_;
  wire _01025_;
  wire _01026_;
  wire _01027_;
  wire _01028_;
  wire _01029_;
  wire _01030_;
  wire _01031_;
  wire _01032_;
  wire _01033_;
  wire _01034_;
  wire _01035_;
  wire _01036_;
  wire _01037_;
  wire _01038_;
  wire _01039_;
  wire _01040_;
  wire _01041_;
  wire _01042_;
  wire _01043_;
  wire _01044_;
  wire _01045_;
  wire _01046_;
  wire _01047_;
  wire _01048_;
  wire _01049_;
  wire _01050_;
  wire _01051_;
  wire _01052_;
  wire _01053_;
  wire _01054_;
  wire _01055_;
  wire _01056_;
  wire _01057_;
  wire _01058_;
  wire _01059_;
  wire _01060_;
  wire _01061_;
  wire _01062_;
  wire _01063_;
  wire _01064_;
  wire _01065_;
  wire _01066_;
  wire _01067_;
  wire _01068_;
  wire _01069_;
  wire _01070_;
  wire _01071_;
  wire _01072_;
  wire _01073_;
  wire _01074_;
  wire _01075_;
  wire _01076_;
  wire _01077_;
  wire _01078_;
  wire _01079_;
  wire _01080_;
  wire _01081_;
  wire _01082_;
  wire _01083_;
  wire _01084_;
  wire _01085_;
  wire _01086_;
  wire _01087_;
  wire _01088_;
  wire _01089_;
  wire _01090_;
  wire _01091_;
  wire _01092_;
  wire _01093_;
  wire _01094_;
  wire _01095_;
  wire _01096_;
  wire _01097_;
  wire _01098_;
  wire _01099_;
  wire _01100_;
  wire _01101_;
  wire _01102_;
  wire _01103_;
  wire _01104_;
  wire _01105_;
  wire _01106_;
  wire _01107_;
  wire _01108_;
  wire _01109_;
  wire _01110_;
  wire _01111_;
  wire _01112_;
  wire _01113_;
  wire _01114_;
  wire _01115_;
  wire _01116_;
  wire _01117_;
  wire _01118_;
  wire _01119_;
  wire _01120_;
  wire _01121_;
  wire _01122_;
  wire _01123_;
  wire _01124_;
  wire _01125_;
  wire _01126_;
  wire _01127_;
  wire _01128_;
  wire _01129_;
  wire _01130_;
  wire _01131_;
  wire _01132_;
  wire _01133_;
  wire _01134_;
  wire _01135_;
  wire _01136_;
  wire _01137_;
  wire _01138_;
  wire _01139_;
  wire _01140_;
  wire _01141_;
  wire _01142_;
  wire _01143_;
  wire _01144_;
  wire _01145_;
  wire _01146_;
  wire _01147_;
  wire _01148_;
  wire _01149_;
  wire _01150_;
  wire _01151_;
  wire _01152_;
  wire _01153_;
  wire _01154_;
  wire _01155_;
  wire _01156_;
  wire _01157_;
  wire _01158_;
  wire _01159_;
  wire _01160_;
  wire _01161_;
  wire _01162_;
  wire _01163_;
  wire _01164_;
  wire _01165_;
  wire _01166_;
  wire _01167_;
  wire _01168_;
  wire _01169_;
  wire _01170_;
  wire _01171_;
  wire _01172_;
  wire _01173_;
  wire _01174_;
  wire _01175_;
  wire _01176_;
  wire _01177_;
  wire _01178_;
  wire _01179_;
  wire _01180_;
  wire _01181_;
  wire _01182_;
  wire _01183_;
  wire _01184_;
  wire _01185_;
  wire _01186_;
  wire _01187_;
  wire _01188_;
  wire _01189_;
  wire _01190_;
  wire _01191_;
  wire _01192_;
  wire _01193_;
  wire _01194_;
  wire _01195_;
  wire _01196_;
  wire _01197_;
  wire _01198_;
  wire _01199_;
  wire _01200_;
  wire _01201_;
  wire _01202_;
  wire _01203_;
  wire _01204_;
  wire _01205_;
  wire _01206_;
  wire _01207_;
  wire _01208_;
  wire _01209_;
  wire _01210_;
  wire _01211_;
  wire _01212_;
  wire _01213_;
  wire _01214_;
  wire _01215_;
  wire _01216_;
  wire _01217_;
  wire _01218_;
  wire _01219_;
  wire _01220_;
  wire _01221_;
  wire _01222_;
  wire _01223_;
  wire _01224_;
  wire _01225_;
  wire _01226_;
  wire _01227_;
  wire _01228_;
  wire _01229_;
  wire _01230_;
  wire _01231_;
  wire _01232_;
  wire _01233_;
  wire _01234_;
  wire _01235_;
  wire _01236_;
  wire _01237_;
  wire _01238_;
  wire _01239_;
  wire _01240_;
  wire _01241_;
  wire _01242_;
  wire _01243_;
  wire _01244_;
  wire _01245_;
  wire _01246_;
  wire _01247_;
  wire _01248_;
  wire _01249_;
  wire _01250_;
  wire _01251_;
  wire _01252_;
  wire _01253_;
  wire _01254_;
  wire _01255_;
  wire _01256_;
  wire _01257_;
  wire _01258_;
  wire _01259_;
  wire _01260_;
  wire _01261_;
  wire _01262_;
  wire _01263_;
  wire _01264_;
  wire _01265_;
  wire _01266_;
  wire _01267_;
  wire _01268_;
  wire _01269_;
  wire _01270_;
  wire _01271_;
  wire _01272_;
  wire _01273_;
  wire _01274_;
  wire _01275_;
  wire _01276_;
  wire _01277_;
  wire _01278_;
  wire _01279_;
  wire _01280_;
  wire _01281_;
  wire _01282_;
  wire _01283_;
  wire _01284_;
  wire _01285_;
  wire _01286_;
  wire _01287_;
  wire _01288_;
  wire _01289_;
  wire _01290_;
  wire _01291_;
  wire _01292_;
  wire _01293_;
  wire _01294_;
  wire _01295_;
  wire _01296_;
  wire _01297_;
  wire _01298_;
  wire _01299_;
  wire _01300_;
  wire _01301_;
  wire _01302_;
  wire _01303_;
  wire _01304_;
  wire _01305_;
  wire _01306_;
  wire _01307_;
  wire _01308_;
  wire _01309_;
  wire _01310_;
  wire _01311_;
  wire _01312_;
  wire _01313_;
  wire _01314_;
  wire _01315_;
  wire _01316_;
  wire _01317_;
  wire _01318_;
  wire _01319_;
  wire _01320_;
  wire _01321_;
  wire _01322_;
  wire _01323_;
  wire _01324_;
  wire _01325_;
  wire _01326_;
  wire _01327_;
  wire _01328_;
  wire _01329_;
  wire _01330_;
  wire _01331_;
  wire _01332_;
  wire _01333_;
  wire _01334_;
  wire _01335_;
  wire _01336_;
  wire _01337_;
  wire _01338_;
  wire _01339_;
  wire _01340_;
  wire _01341_;
  wire _01342_;
  wire _01343_;
  wire _01344_;
  wire _01345_;
  wire _01346_;
  wire _01347_;
  wire _01348_;
  wire _01349_;
  wire _01350_;
  wire _01351_;
  wire _01352_;
  wire _01353_;
  wire _01354_;
  wire _01355_;
  wire _01356_;
  wire _01357_;
  wire _01358_;
  wire _01359_;
  wire _01360_;
  wire _01361_;
  wire _01362_;
  wire _01363_;
  wire _01364_;
  wire _01365_;
  wire _01366_;
  wire _01367_;
  wire _01368_;
  wire _01369_;
  wire _01370_;
  wire _01371_;
  wire _01372_;
  wire _01373_;
  wire _01374_;
  wire _01375_;
  wire _01376_;
  wire _01377_;
  wire _01378_;
  wire _01379_;
  wire _01380_;
  wire _01381_;
  wire _01382_;
  wire _01383_;
  wire _01384_;
  wire _01385_;
  wire _01386_;
  wire _01387_;
  wire _01388_;
  wire _01389_;
  wire _01390_;
  wire _01391_;
  wire _01392_;
  wire _01393_;
  wire _01394_;
  wire _01395_;
  wire _01396_;
  wire _01397_;
  wire _01398_;
  wire _01399_;
  wire _01400_;
  wire _01401_;
  wire _01402_;
  wire _01403_;
  wire _01404_;
  wire _01405_;
  wire _01406_;
  wire _01407_;
  wire _01408_;
  wire _01409_;
  wire _01410_;
  wire _01411_;
  wire _01412_;
  wire _01413_;
  wire _01414_;
  wire _01415_;
  wire _01416_;
  wire _01417_;
  wire _01418_;
  wire _01419_;
  wire _01420_;
  wire _01421_;
  wire _01422_;
  wire _01423_;
  wire _01424_;
  wire _01425_;
  wire _01426_;
  wire _01427_;
  wire _01428_;
  wire _01429_;
  wire _01430_;
  wire _01431_;
  wire _01432_;
  wire _01433_;
  wire _01434_;
  wire _01435_;
  wire _01436_;
  wire _01437_;
  wire _01438_;
  wire _01439_;
  wire _01440_;
  wire _01441_;
  wire [2:0] _01442_;
  wire _01443_;
  wire _01444_;
  wire _01445_;
  wire _01446_;
  wire _01447_;
  wire _01448_;
  wire _01449_;
  wire _01450_;
  wire _01451_;
  wire _01452_;
  wire _01453_;
  wire _01454_;
  wire _01455_;
  wire _01456_;
  wire _01457_;
  wire _01458_;
  wire _01459_;
  wire _01460_;
  wire _01461_;
  wire _01462_;
  wire _01463_;
  wire _01464_;
  wire _01465_;
  wire _01466_;
  wire _01467_;
  wire _01468_;
  wire _01469_;
  wire _01470_;
  wire _01471_;
  wire _01472_;
  wire _01473_;
  wire _01474_;
  wire _01475_;
  wire _01476_;
  wire _01477_;
  wire _01478_;
  wire _01479_;
  wire _01480_;
  wire _01481_;
  wire _01482_;
  wire _01483_;
  wire _01484_;
  wire _01485_;
  wire _01486_;
  wire _01487_;
  wire _01488_;
  wire _01489_;
  wire _01490_;
  wire _01491_;
  wire _01492_;
  wire _01493_;
  wire _01494_;
  wire _01495_;
  wire _01496_;
  wire _01497_;
  wire _01498_;
  wire _01499_;
  wire _01500_;
  wire _01501_;
  wire _01502_;
  wire _01503_;
  wire _01504_;
  wire _01505_;
  wire _01506_;
  wire _01507_;
  wire _01508_;
  wire _01509_;
  wire _01510_;
  wire _01511_;
  wire _01512_;
  wire _01513_;
  wire _01514_;
  wire _01515_;
  wire _01516_;
  wire _01517_;
  wire _01518_;
  wire _01519_;
  wire _01520_;
  wire _01521_;
  wire _01522_;
  wire _01523_;
  wire _01524_;
  wire _01525_;
  wire _01526_;
  wire _01527_;
  wire _01528_;
  wire _01529_;
  wire _01530_;
  wire _01531_;
  wire _01532_;
  wire _01533_;
  wire _01534_;
  wire _01535_;
  wire _01536_;
  wire _01537_;
  wire _01538_;
  wire _01539_;
  wire _01540_;
  wire _01541_;
  wire _01542_;
  wire _01543_;
  wire _01544_;
  wire _01545_;
  wire _01546_;
  wire _01547_;
  wire _01548_;
  wire _01549_;
  wire _01550_;
  wire _01551_;
  wire _01552_;
  wire _01553_;
  wire _01554_;
  wire _01555_;
  wire _01556_;
  wire _01557_;
  wire _01558_;
  wire _01559_;
  wire _01560_;
  wire _01561_;
  wire _01562_;
  wire _01563_;
  wire _01564_;
  wire _01565_;
  wire _01566_;
  wire _01567_;
  wire _01568_;
  wire _01569_;
  wire _01570_;
  wire _01571_;
  wire _01572_;
  wire _01573_;
  wire _01574_;
  wire _01575_;
  wire _01576_;
  wire _01577_;
  wire _01578_;
  wire _01579_;
  wire _01580_;
  wire _01581_;
  wire _01582_;
  wire _01583_;
  wire _01584_;
  wire _01585_;
  wire _01586_;
  wire _01587_;
  wire _01588_;
  wire _01589_;
  wire _01590_;
  wire _01591_;
  wire _01592_;
  wire _01593_;
  wire _01594_;
  wire _01595_;
  wire _01596_;
  wire _01597_;
  wire _01598_;
  wire _01599_;
  wire _01600_;
  wire _01601_;
  wire _01602_;
  wire _01603_;
  wire _01604_;
  wire _01605_;
  wire _01606_;
  wire _01607_;
  wire _01608_;
  wire _01609_;
  wire _01610_;
  wire _01611_;
  wire _01612_;
  wire _01613_;
  wire _01614_;
  wire _01615_;
  wire _01616_;
  wire _01617_;
  wire _01618_;
  wire _01619_;
  wire _01620_;
  wire _01621_;
  wire _01622_;
  wire _01623_;
  wire _01624_;
  wire _01625_;
  wire _01626_;
  wire _01627_;
  wire _01628_;
  wire _01629_;
  wire _01630_;
  wire _01631_;
  wire _01632_;
  wire _01633_;
  wire _01634_;
  wire _01635_;
  wire _01636_;
  wire _01637_;
  wire _01638_;
  wire _01639_;
  wire _01640_;
  wire _01641_;
  wire _01642_;
  wire _01643_;
  wire _01644_;
  wire _01645_;
  wire _01646_;
  wire _01647_;
  wire _01648_;
  wire _01649_;
  wire _01650_;
  wire _01651_;
  wire _01652_;
  wire _01653_;
  wire _01654_;
  wire _01655_;
  wire _01656_;
  wire _01657_;
  wire _01658_;
  wire _01659_;
  wire _01660_;
  wire _01661_;
  wire _01662_;
  wire _01663_;
  wire _01664_;
  wire _01665_;
  wire _01666_;
  wire _01667_;
  wire _01668_;
  wire _01669_;
  wire _01670_;
  wire _01671_;
  wire _01672_;
  wire _01673_;
  wire _01674_;
  wire _01675_;
  wire _01676_;
  wire _01677_;
  wire _01678_;
  wire _01679_;
  wire _01680_;
  wire _01681_;
  wire _01682_;
  wire _01683_;
  wire _01684_;
  wire _01685_;
  wire _01686_;
  wire _01687_;
  wire _01688_;
  wire _01689_;
  wire _01690_;
  wire _01691_;
  wire _01692_;
  wire _01693_;
  wire _01694_;
  wire _01695_;
  wire _01696_;
  wire _01697_;
  wire _01698_;
  wire _01699_;
  wire _01700_;
  wire _01701_;
  wire _01702_;
  wire _01703_;
  wire _01704_;
  wire _01705_;
  wire _01706_;
  wire _01707_;
  wire _01708_;
  wire _01709_;
  wire _01710_;
  wire _01711_;
  wire _01712_;
  wire _01713_;
  wire _01714_;
  wire _01715_;
  wire _01716_;
  wire _01717_;
  wire _01718_;
  wire _01719_;
  wire _01720_;
  wire _01721_;
  wire _01722_;
  wire _01723_;
  wire _01724_;
  wire _01725_;
  wire _01726_;
  wire _01727_;
  wire _01728_;
  wire _01729_;
  wire _01730_;
  wire _01731_;
  wire _01732_;
  wire _01733_;
  wire _01734_;
  wire _01735_;
  wire _01736_;
  wire _01737_;
  wire _01738_;
  wire _01739_;
  wire _01740_;
  wire _01741_;
  wire _01742_;
  wire _01743_;
  wire _01744_;
  wire _01745_;
  wire _01746_;
  wire _01747_;
  wire _01748_;
  wire _01749_;
  wire _01750_;
  wire _01751_;
  wire _01752_;
  wire _01753_;
  wire _01754_;
  wire _01755_;
  wire _01756_;
  wire _01757_;
  wire _01758_;
  wire _01759_;
  wire _01760_;
  wire _01761_;
  wire _01762_;
  wire _01763_;
  wire _01764_;
  wire _01765_;
  wire _01766_;
  wire _01767_;
  wire _01768_;
  wire _01769_;
  wire _01770_;
  wire _01771_;
  wire _01772_;
  wire _01773_;
  wire _01774_;
  wire _01775_;
  wire _01776_;
  wire _01777_;
  wire _01778_;
  wire _01779_;
  wire _01780_;
  wire _01781_;
  wire _01782_;
  wire _01783_;
  wire _01784_;
  wire _01785_;
  wire _01786_;
  wire _01787_;
  wire _01788_;
  wire _01789_;
  wire _01790_;
  wire _01791_;
  wire _01792_;
  wire _01793_;
  wire _01794_;
  wire _01795_;
  wire _01796_;
  wire _01797_;
  wire _01798_;
  wire _01799_;
  wire _01800_;
  wire _01801_;
  wire _01802_;
  wire _01803_;
  wire _01804_;
  wire _01805_;
  wire _01806_;
  wire _01807_;
  wire _01808_;
  wire _01809_;
  wire _01810_;
  wire _01811_;
  wire _01812_;
  wire _01813_;
  wire _01814_;
  wire _01815_;
  wire _01816_;
  wire _01817_;
  wire _01818_;
  wire _01819_;
  wire _01820_;
  wire _01821_;
  wire _01822_;
  wire _01823_;
  wire _01824_;
  wire _01825_;
  wire _01826_;
  wire _01827_;
  wire _01828_;
  wire _01829_;
  wire _01830_;
  wire _01831_;
  wire _01832_;
  wire _01833_;
  wire _01834_;
  wire _01835_;
  wire _01836_;
  wire _01837_;
  wire _01838_;
  wire _01839_;
  wire _01840_;
  wire _01841_;
  wire _01842_;
  wire _01843_;
  wire _01844_;
  wire _01845_;
  wire _01846_;
  wire _01847_;
  wire _01848_;
  wire _01849_;
  wire _01850_;
  wire _01851_;
  wire _01852_;
  wire _01853_;
  wire _01854_;
  wire _01855_;
  wire _01856_;
  wire _01857_;
  wire _01858_;
  wire _01859_;
  wire _01860_;
  wire _01861_;
  wire _01862_;
  wire _01863_;
  wire _01864_;
  wire _01865_;
  wire _01866_;
  wire _01867_;
  wire _01868_;
  wire _01869_;
  wire _01870_;
  wire _01871_;
  wire _01872_;
  wire _01873_;
  wire _01874_;
  wire _01875_;
  wire _01876_;
  wire _01877_;
  wire _01878_;
  wire _01879_;
  wire _01880_;
  wire _01881_;
  wire _01882_;
  wire _01883_;
  wire _01884_;
  wire _01885_;
  wire _01886_;
  wire _01887_;
  wire _01888_;
  wire _01889_;
  wire _01890_;
  wire _01891_;
  wire _01892_;
  wire _01893_;
  wire _01894_;
  wire _01895_;
  wire _01896_;
  wire _01897_;
  wire _01898_;
  wire _01899_;
  wire _01900_;
  wire _01901_;
  wire _01902_;
  wire _01903_;
  wire _01904_;
  wire _01905_;
  wire _01906_;
  wire _01907_;
  wire _01908_;
  wire _01909_;
  wire _01910_;
  wire _01911_;
  wire _01912_;
  wire _01913_;
  wire _01914_;
  wire _01915_;
  wire _01916_;
  wire _01917_;
  wire _01918_;
  wire _01919_;
  wire _01920_;
  wire _01921_;
  wire _01922_;
  wire _01923_;
  wire _01924_;
  wire _01925_;
  wire _01926_;
  wire _01927_;
  wire _01928_;
  wire _01929_;
  wire _01930_;
  wire _01931_;
  wire _01932_;
  wire _01933_;
  wire _01934_;
  wire _01935_;
  wire _01936_;
  wire _01937_;
  wire _01938_;
  wire _01939_;
  wire _01940_;
  wire _01941_;
  wire _01942_;
  wire _01943_;
  wire _01944_;
  wire _01945_;
  wire _01946_;
  wire _01947_;
  wire _01948_;
  wire _01949_;
  wire _01950_;
  wire _01951_;
  wire _01952_;
  wire _01953_;
  wire _01954_;
  wire _01955_;
  wire _01956_;
  wire _01957_;
  wire _01958_;
  wire _01959_;
  wire _01960_;
  wire _01961_;
  wire _01962_;
  wire _01963_;
  wire _01964_;
  wire _01965_;
  wire _01966_;
  wire _01967_;
  wire _01968_;
  wire _01969_;
  wire _01970_;
  wire _01971_;
  wire _01972_;
  wire _01973_;
  wire _01974_;
  wire _01975_;
  wire _01976_;
  wire _01977_;
  wire _01978_;
  wire _01979_;
  wire _01980_;
  wire _01981_;
  wire _01982_;
  wire _01983_;
  wire _01984_;
  wire _01985_;
  wire _01986_;
  wire _01987_;
  wire _01988_;
  wire _01989_;
  wire _01990_;
  wire _01991_;
  wire _01992_;
  wire _01993_;
  wire _01994_;
  wire _01995_;
  wire _01996_;
  wire _01997_;
  wire _01998_;
  wire _01999_;
  wire _02000_;
  wire _02001_;
  wire _02002_;
  wire _02003_;
  wire _02004_;
  wire _02005_;
  wire _02006_;
  wire _02007_;
  wire _02008_;
  wire _02009_;
  wire _02010_;
  wire _02011_;
  wire _02012_;
  wire _02013_;
  wire _02014_;
  wire _02015_;
  wire _02016_;
  wire _02017_;
  wire _02018_;
  wire _02019_;
  wire _02020_;
  wire _02021_;
  wire _02022_;
  wire _02023_;
  wire _02024_;
  wire _02025_;
  wire _02026_;
  wire _02027_;
  wire _02028_;
  wire _02029_;
  wire _02030_;
  wire _02031_;
  wire _02032_;
  wire _02033_;
  wire _02034_;
  wire _02035_;
  wire _02036_;
  wire _02037_;
  wire _02038_;
  wire _02039_;
  wire _02040_;
  wire _02041_;
  wire _02042_;
  wire _02043_;
  wire _02044_;
  wire _02045_;
  wire _02046_;
  wire _02047_;
  wire [2:0] _02048_;
  wire _02049_;
  wire _02050_;
  wire _02051_;
  wire _02052_;
  wire _02053_;
  wire _02054_;
  wire _02055_;
  wire _02056_;
  wire _02057_;
  wire _02058_;
  wire _02059_;
  wire _02060_;
  wire _02061_;
  wire _02062_;
  wire _02063_;
  wire _02064_;
  wire _02065_;
  wire _02066_;
  wire _02067_;
  wire _02068_;
  wire _02069_;
  wire _02070_;
  wire _02071_;
  wire _02072_;
  wire _02073_;
  wire _02074_;
  wire _02075_;
  wire _02076_;
  wire _02077_;
  wire _02078_;
  wire _02079_;
  wire _02080_;
  wire _02081_;
  wire _02082_;
  wire _02083_;
  wire _02084_;
  wire _02085_;
  wire _02086_;
  wire _02087_;
  wire _02088_;
  wire _02089_;
  wire _02090_;
  wire _02091_;
  wire _02092_;
  wire _02093_;
  wire _02094_;
  wire _02095_;
  wire _02096_;
  wire _02097_;
  wire _02098_;
  wire _02099_;
  wire _02100_;
  wire _02101_;
  wire _02102_;
  wire _02103_;
  wire _02104_;
  wire _02105_;
  wire _02106_;
  wire _02107_;
  wire _02108_;
  wire _02109_;
  wire _02110_;
  wire _02111_;
  wire _02112_;
  wire _02113_;
  wire _02114_;
  wire _02115_;
  wire _02116_;
  wire _02117_;
  wire _02118_;
  wire _02119_;
  wire _02120_;
  wire _02121_;
  wire _02122_;
  wire _02123_;
  wire _02124_;
  wire _02125_;
  wire _02126_;
  wire _02127_;
  wire _02128_;
  wire _02129_;
  wire _02130_;
  wire _02131_;
  wire _02132_;
  wire _02133_;
  wire _02134_;
  wire _02135_;
  wire _02136_;
  wire _02137_;
  wire _02138_;
  wire _02139_;
  wire _02140_;
  wire _02141_;
  wire _02142_;
  wire _02143_;
  wire _02144_;
  wire _02145_;
  wire _02146_;
  wire _02147_;
  wire _02148_;
  wire _02149_;
  wire _02150_;
  wire _02151_;
  wire _02152_;
  wire _02153_;
  wire _02154_;
  wire _02155_;
  wire _02156_;
  wire _02157_;
  wire _02158_;
  wire _02159_;
  wire _02160_;
  wire _02161_;
  wire _02162_;
  wire _02163_;
  wire _02164_;
  wire _02165_;
  wire _02166_;
  wire _02167_;
  wire _02168_;
  wire _02169_;
  wire _02170_;
  wire _02171_;
  wire _02172_;
  wire _02173_;
  wire _02174_;
  wire _02175_;
  wire _02176_;
  wire _02177_;
  wire _02178_;
  wire _02179_;
  wire _02180_;
  wire _02181_;
  wire _02182_;
  wire _02183_;
  wire _02184_;
  wire _02185_;
  wire _02186_;
  wire _02187_;
  wire _02188_;
  wire _02189_;
  wire _02190_;
  wire _02191_;
  wire _02192_;
  wire _02193_;
  wire _02194_;
  wire _02195_;
  wire _02196_;
  wire _02197_;
  wire _02198_;
  wire _02199_;
  wire _02200_;
  wire _02201_;
  wire _02202_;
  wire _02203_;
  wire _02204_;
  wire _02205_;
  wire _02206_;
  wire _02207_;
  wire _02208_;
  wire _02209_;
  wire _02210_;
  wire _02211_;
  wire _02212_;
  wire _02213_;
  wire _02214_;
  wire _02215_;
  wire _02216_;
  wire _02217_;
  wire _02218_;
  wire _02219_;
  wire _02220_;
  wire _02221_;
  wire _02222_;
  wire _02223_;
  wire _02224_;
  wire _02225_;
  wire _02226_;
  wire _02227_;
  wire _02228_;
  wire _02229_;
  wire _02230_;
  wire _02231_;
  wire _02232_;
  wire _02233_;
  wire _02234_;
  wire _02235_;
  wire _02236_;
  wire _02237_;
  wire _02238_;
  wire _02239_;
  wire _02240_;
  wire _02241_;
  wire _02242_;
  wire _02243_;
  wire _02244_;
  wire _02245_;
  wire _02246_;
  wire _02247_;
  wire _02248_;
  wire _02249_;
  wire _02250_;
  wire _02251_;
  wire _02252_;
  wire _02253_;
  wire _02254_;
  wire _02255_;
  wire _02256_;
  wire _02257_;
  wire _02258_;
  wire _02259_;
  wire _02260_;
  wire _02261_;
  wire _02262_;
  wire _02263_;
  wire _02264_;
  wire _02265_;
  wire _02266_;
  wire _02267_;
  wire _02268_;
  wire _02269_;
  wire _02270_;
  wire _02271_;
  wire _02272_;
  wire _02273_;
  wire _02274_;
  wire _02275_;
  wire _02276_;
  wire _02277_;
  wire _02278_;
  wire _02279_;
  wire _02280_;
  wire _02281_;
  wire _02282_;
  wire _02283_;
  wire _02284_;
  wire _02285_;
  wire _02286_;
  wire _02287_;
  wire _02288_;
  wire _02289_;
  wire _02290_;
  wire _02291_;
  wire _02292_;
  wire _02293_;
  wire _02294_;
  wire _02295_;
  wire _02296_;
  wire _02297_;
  wire _02298_;
  wire _02299_;
  wire _02300_;
  wire _02301_;
  wire _02302_;
  wire _02303_;
  wire _02304_;
  wire _02305_;
  wire _02306_;
  wire _02307_;
  wire _02308_;
  wire _02309_;
  wire _02310_;
  wire _02311_;
  wire _02312_;
  wire _02313_;
  wire _02314_;
  wire _02315_;
  wire _02316_;
  wire _02317_;
  wire _02318_;
  wire _02319_;
  wire _02320_;
  wire _02321_;
  wire _02322_;
  wire _02323_;
  wire _02324_;
  wire _02325_;
  wire _02326_;
  wire _02327_;
  wire _02328_;
  wire _02329_;
  wire _02330_;
  wire _02331_;
  wire _02332_;
  wire _02333_;
  wire _02334_;
  wire _02335_;
  wire _02336_;
  wire _02337_;
  wire _02338_;
  wire _02339_;
  wire _02340_;
  wire _02341_;
  wire _02342_;
  wire _02343_;
  wire _02344_;
  wire _02345_;
  wire _02346_;
  wire _02347_;
  wire _02348_;
  wire _02349_;
  wire _02350_;
  wire _02351_;
  wire _02352_;
  wire _02353_;
  wire _02354_;
  wire _02355_;
  wire _02356_;
  wire _02357_;
  wire _02358_;
  wire _02359_;
  wire _02360_;
  wire _02361_;
  wire _02362_;
  wire _02363_;
  wire _02364_;
  wire _02365_;
  wire _02366_;
  wire _02367_;
  wire _02368_;
  wire _02369_;
  wire _02370_;
  wire _02371_;
  wire _02372_;
  wire _02373_;
  wire _02374_;
  wire _02375_;
  wire _02376_;
  wire _02377_;
  wire _02378_;
  wire _02379_;
  wire _02380_;
  wire _02381_;
  wire _02382_;
  wire _02383_;
  wire _02384_;
  wire _02385_;
  wire _02386_;
  wire _02387_;
  wire _02388_;
  wire _02389_;
  wire _02390_;
  wire _02391_;
  wire _02392_;
  wire _02393_;
  wire _02394_;
  wire _02395_;
  wire _02396_;
  wire _02397_;
  wire _02398_;
  wire _02399_;
  wire _02400_;
  wire _02401_;
  wire _02402_;
  wire _02403_;
  wire _02404_;
  wire _02405_;
  wire _02406_;
  wire _02407_;
  wire _02408_;
  wire _02409_;
  wire _02410_;
  wire _02411_;
  wire _02412_;
  wire _02413_;
  wire _02414_;
  wire _02415_;
  wire _02416_;
  wire _02417_;
  wire _02418_;
  wire _02419_;
  wire _02420_;
  wire _02421_;
  wire _02422_;
  wire _02423_;
  wire _02424_;
  wire _02425_;
  wire _02426_;
  wire _02427_;
  wire _02428_;
  wire _02429_;
  wire _02430_;
  wire _02431_;
  wire _02432_;
  wire _02433_;
  wire _02434_;
  wire _02435_;
  wire _02436_;
  wire _02437_;
  wire _02438_;
  wire _02439_;
  wire _02440_;
  wire _02441_;
  wire _02442_;
  wire _02443_;
  wire _02444_;
  wire _02445_;
  wire _02446_;
  wire _02447_;
  wire _02448_;
  wire _02449_;
  wire _02450_;
  wire _02451_;
  wire _02452_;
  wire _02453_;
  wire _02454_;
  wire _02455_;
  wire _02456_;
  wire _02457_;
  wire _02458_;
  wire _02459_;
  wire _02460_;
  wire _02461_;
  wire _02462_;
  wire _02463_;
  wire _02464_;
  wire _02465_;
  wire _02466_;
  wire _02467_;
  wire _02468_;
  wire _02469_;
  wire _02470_;
  wire _02471_;
  wire _02472_;
  wire _02473_;
  wire _02474_;
  wire _02475_;
  wire _02476_;
  wire _02477_;
  wire _02478_;
  wire _02479_;
  wire _02480_;
  wire _02481_;
  wire _02482_;
  wire _02483_;
  wire _02484_;
  wire _02485_;
  wire _02486_;
  wire _02487_;
  wire _02488_;
  wire _02489_;
  wire _02490_;
  wire _02491_;
  wire _02492_;
  wire _02493_;
  wire _02494_;
  wire _02495_;
  wire _02496_;
  wire _02497_;
  wire _02498_;
  wire _02499_;
  wire _02500_;
  wire _02501_;
  wire _02502_;
  wire _02503_;
  wire _02504_;
  wire _02505_;
  wire _02506_;
  wire _02507_;
  wire _02508_;
  wire _02509_;
  wire _02510_;
  wire _02511_;
  wire _02512_;
  wire _02513_;
  wire _02514_;
  wire _02515_;
  wire _02516_;
  wire _02517_;
  wire _02518_;
  wire _02519_;
  wire _02520_;
  wire _02521_;
  wire _02522_;
  wire _02523_;
  wire _02524_;
  wire _02525_;
  wire _02526_;
  wire _02527_;
  wire _02528_;
  wire _02529_;
  wire _02530_;
  wire _02531_;
  wire _02532_;
  wire _02533_;
  wire _02534_;
  wire _02535_;
  wire _02536_;
  wire _02537_;
  wire _02538_;
  wire _02539_;
  wire _02540_;
  wire _02541_;
  wire _02542_;
  wire _02543_;
  wire _02544_;
  wire _02545_;
  wire _02546_;
  wire _02547_;
  wire _02548_;
  wire _02549_;
  wire _02550_;
  wire _02551_;
  wire _02552_;
  wire _02553_;
  wire _02554_;
  wire _02555_;
  wire _02556_;
  wire _02557_;
  wire _02558_;
  wire _02559_;
  wire _02560_;
  wire _02561_;
  wire _02562_;
  wire _02563_;
  wire _02564_;
  wire _02565_;
  wire _02566_;
  wire _02567_;
  wire _02568_;
  wire _02569_;
  wire _02570_;
  wire _02571_;
  wire _02572_;
  wire _02573_;
  wire _02574_;
  wire _02575_;
  wire _02576_;
  wire _02577_;
  wire _02578_;
  wire _02579_;
  wire _02580_;
  wire _02581_;
  wire _02582_;
  wire _02583_;
  wire _02584_;
  wire _02585_;
  wire _02586_;
  wire _02587_;
  wire _02588_;
  wire _02589_;
  wire _02590_;
  wire _02591_;
  wire _02592_;
  wire _02593_;
  wire _02594_;
  wire _02595_;
  wire _02596_;
  wire _02597_;
  wire _02598_;
  wire _02599_;
  wire _02600_;
  wire _02601_;
  wire _02602_;
  wire _02603_;
  wire _02604_;
  wire _02605_;
  wire _02606_;
  wire _02607_;
  wire _02608_;
  wire _02609_;
  wire _02610_;
  wire _02611_;
  wire _02612_;
  wire _02613_;
  wire _02614_;
  wire _02615_;
  wire _02616_;
  wire _02617_;
  wire _02618_;
  wire _02619_;
  wire _02620_;
  wire _02621_;
  wire _02622_;
  wire _02623_;
  wire _02624_;
  wire _02625_;
  wire _02626_;
  wire _02627_;
  wire _02628_;
  wire _02629_;
  wire _02630_;
  wire _02631_;
  wire _02632_;
  wire _02633_;
  wire _02634_;
  wire _02635_;
  wire _02636_;
  wire _02637_;
  wire _02638_;
  wire _02639_;
  wire _02640_;
  wire _02641_;
  wire _02642_;
  wire _02643_;
  wire _02644_;
  wire _02645_;
  wire _02646_;
  wire _02647_;
  wire _02648_;
  wire _02649_;
  wire _02650_;
  wire _02651_;
  wire _02652_;
  wire _02653_;
  wire _02654_;
  wire _02655_;
  wire _02656_;
  wire _02657_;
  wire _02658_;
  wire _02659_;
  wire _02660_;
  wire _02661_;
  wire _02662_;
  wire _02663_;
  wire _02664_;
  wire _02665_;
  wire _02666_;
  wire _02667_;
  wire _02668_;
  wire _02669_;
  wire _02670_;
  wire _02671_;
  wire _02672_;
  wire _02673_;
  wire _02674_;
  wire _02675_;
  wire _02676_;
  wire _02677_;
  wire _02678_;
  wire _02679_;
  wire _02680_;
  wire _02681_;
  wire _02682_;
  wire _02683_;
  wire _02684_;
  wire _02685_;
  wire _02686_;
  wire _02687_;
  wire _02688_;
  wire _02689_;
  wire _02690_;
  wire _02691_;
  wire [2:0] _02692_;
  wire _02693_;
  wire _02694_;
  wire _02695_;
  wire _02696_;
  wire _02697_;
  wire _02698_;
  wire _02699_;
  wire _02700_;
  wire _02701_;
  wire _02702_;
  wire _02703_;
  wire _02704_;
  wire _02705_;
  wire _02706_;
  wire _02707_;
  wire _02708_;
  wire _02709_;
  wire _02710_;
  wire _02711_;
  wire _02712_;
  wire _02713_;
  wire _02714_;
  wire _02715_;
  wire _02716_;
  wire _02717_;
  wire _02718_;
  wire _02719_;
  wire _02720_;
  wire _02721_;
  wire _02722_;
  wire _02723_;
  wire _02724_;
  wire _02725_;
  wire _02726_;
  wire _02727_;
  wire _02728_;
  wire _02729_;
  wire _02730_;
  wire _02731_;
  wire _02732_;
  wire _02733_;
  wire _02734_;
  wire _02735_;
  wire _02736_;
  wire _02737_;
  wire _02738_;
  wire _02739_;
  wire _02740_;
  wire _02741_;
  wire _02742_;
  wire _02743_;
  wire _02744_;
  wire _02745_;
  wire _02746_;
  wire _02747_;
  wire _02748_;
  wire _02749_;
  wire _02750_;
  wire _02751_;
  wire _02752_;
  wire _02753_;
  wire _02754_;
  wire _02755_;
  wire _02756_;
  wire _02757_;
  wire _02758_;
  wire _02759_;
  wire _02760_;
  wire _02761_;
  wire _02762_;
  wire _02763_;
  wire _02764_;
  wire _02765_;
  wire _02766_;
  wire _02767_;
  wire _02768_;
  wire _02769_;
  wire _02770_;
  wire _02771_;
  wire _02772_;
  wire _02773_;
  wire _02774_;
  wire _02775_;
  wire _02776_;
  wire _02777_;
  wire _02778_;
  wire _02779_;
  wire _02780_;
  wire _02781_;
  wire _02782_;
  wire _02783_;
  wire _02784_;
  wire _02785_;
  wire _02786_;
  wire _02787_;
  wire _02788_;
  wire _02789_;
  wire _02790_;
  wire _02791_;
  wire _02792_;
  wire _02793_;
  wire _02794_;
  wire _02795_;
  wire _02796_;
  wire _02797_;
  wire _02798_;
  wire _02799_;
  wire _02800_;
  wire _02801_;
  wire _02802_;
  wire _02803_;
  wire _02804_;
  wire _02805_;
  wire _02806_;
  wire _02807_;
  wire _02808_;
  wire _02809_;
  wire _02810_;
  wire _02811_;
  wire _02812_;
  wire _02813_;
  wire _02814_;
  wire _02815_;
  wire _02816_;
  wire _02817_;
  wire _02818_;
  wire _02819_;
  wire _02820_;
  wire _02821_;
  wire _02822_;
  wire _02823_;
  wire _02824_;
  wire _02825_;
  wire _02826_;
  wire _02827_;
  wire _02828_;
  wire _02829_;
  wire _02830_;
  wire _02831_;
  wire _02832_;
  wire _02833_;
  wire _02834_;
  wire _02835_;
  wire _02836_;
  wire _02837_;
  wire _02838_;
  wire _02839_;
  wire _02840_;
  wire _02841_;
  wire _02842_;
  wire _02843_;
  wire _02844_;
  wire _02845_;
  wire _02846_;
  wire _02847_;
  wire _02848_;
  wire _02849_;
  wire _02850_;
  wire _02851_;
  wire _02852_;
  wire _02853_;
  wire _02854_;
  wire _02855_;
  wire _02856_;
  wire _02857_;
  wire _02858_;
  wire _02859_;
  wire _02860_;
  wire _02861_;
  wire _02862_;
  wire _02863_;
  wire _02864_;
  wire _02865_;
  wire _02866_;
  wire _02867_;
  wire _02868_;
  wire _02869_;
  wire _02870_;
  wire _02871_;
  wire _02872_;
  wire _02873_;
  wire _02874_;
  wire _02875_;
  wire _02876_;
  wire _02877_;
  wire _02878_;
  wire _02879_;
  wire _02880_;
  wire _02881_;
  wire _02882_;
  wire _02883_;
  wire _02884_;
  wire _02885_;
  wire _02886_;
  wire _02887_;
  wire _02888_;
  wire _02889_;
  wire _02890_;
  wire _02891_;
  wire _02892_;
  wire _02893_;
  wire _02894_;
  wire _02895_;
  wire _02896_;
  wire _02897_;
  wire _02898_;
  wire _02899_;
  wire _02900_;
  wire _02901_;
  wire _02902_;
  wire _02903_;
  wire _02904_;
  wire _02905_;
  wire _02906_;
  wire _02907_;
  wire _02908_;
  wire _02909_;
  wire _02910_;
  wire _02911_;
  wire _02912_;
  wire _02913_;
  wire _02914_;
  wire _02915_;
  wire _02916_;
  wire _02917_;
  wire _02918_;
  wire _02919_;
  wire _02920_;
  wire _02921_;
  wire _02922_;
  wire _02923_;
  wire _02924_;
  wire _02925_;
  wire _02926_;
  wire _02927_;
  wire _02928_;
  wire _02929_;
  wire _02930_;
  wire _02931_;
  wire _02932_;
  wire _02933_;
  wire _02934_;
  wire _02935_;
  wire _02936_;
  wire _02937_;
  wire _02938_;
  wire _02939_;
  wire _02940_;
  wire _02941_;
  wire _02942_;
  wire _02943_;
  wire _02944_;
  wire _02945_;
  wire _02946_;
  wire _02947_;
  wire _02948_;
  wire _02949_;
  wire _02950_;
  wire _02951_;
  wire _02952_;
  wire _02953_;
  wire _02954_;
  wire _02955_;
  wire _02956_;
  wire _02957_;
  wire _02958_;
  wire _02959_;
  wire _02960_;
  wire _02961_;
  wire _02962_;
  wire _02963_;
  wire _02964_;
  wire _02965_;
  wire _02966_;
  wire _02967_;
  wire _02968_;
  wire _02969_;
  wire _02970_;
  wire _02971_;
  wire _02972_;
  wire _02973_;
  wire _02974_;
  wire _02975_;
  wire _02976_;
  wire _02977_;
  wire _02978_;
  wire _02979_;
  wire _02980_;
  wire _02981_;
  wire _02982_;
  wire _02983_;
  wire _02984_;
  wire _02985_;
  wire _02986_;
  wire _02987_;
  wire _02988_;
  wire _02989_;
  wire _02990_;
  wire _02991_;
  wire _02992_;
  wire _02993_;
  wire _02994_;
  wire _02995_;
  wire _02996_;
  wire _02997_;
  wire _02998_;
  wire _02999_;
  wire _03000_;
  wire _03001_;
  wire _03002_;
  wire _03003_;
  wire _03004_;
  wire _03005_;
  wire _03006_;
  wire _03007_;
  wire _03008_;
  wire _03009_;
  wire _03010_;
  wire _03011_;
  wire _03012_;
  wire _03013_;
  wire _03014_;
  wire _03015_;
  wire _03016_;
  wire _03017_;
  wire _03018_;
  wire _03019_;
  wire _03020_;
  wire _03021_;
  wire _03022_;
  wire _03023_;
  wire _03024_;
  wire _03025_;
  wire _03026_;
  wire _03027_;
  wire _03028_;
  wire _03029_;
  wire _03030_;
  wire _03031_;
  wire _03032_;
  wire _03033_;
  wire _03034_;
  wire _03035_;
  wire _03036_;
  wire _03037_;
  wire _03038_;
  wire _03039_;
  wire _03040_;
  wire _03041_;
  wire _03042_;
  wire _03043_;
  wire _03044_;
  wire _03045_;
  wire _03046_;
  wire _03047_;
  wire _03048_;
  wire _03049_;
  wire _03050_;
  wire _03051_;
  wire _03052_;
  wire _03053_;
  wire _03054_;
  wire _03055_;
  wire _03056_;
  wire _03057_;
  wire _03058_;
  wire _03059_;
  wire _03060_;
  wire _03061_;
  wire _03062_;
  wire _03063_;
  wire _03064_;
  wire _03065_;
  wire _03066_;
  wire _03067_;
  wire _03068_;
  wire _03069_;
  wire _03070_;
  wire _03071_;
  wire _03072_;
  wire _03073_;
  wire _03074_;
  wire _03075_;
  wire _03076_;
  wire _03077_;
  wire _03078_;
  wire _03079_;
  wire _03080_;
  wire _03081_;
  wire _03082_;
  wire _03083_;
  wire _03084_;
  wire _03085_;
  wire _03086_;
  wire _03087_;
  wire _03088_;
  wire _03089_;
  wire _03090_;
  wire _03091_;
  wire _03092_;
  wire _03093_;
  wire _03094_;
  wire _03095_;
  wire _03096_;
  wire _03097_;
  wire _03098_;
  wire _03099_;
  wire _03100_;
  wire _03101_;
  wire _03102_;
  wire _03103_;
  wire _03104_;
  wire _03105_;
  wire _03106_;
  wire _03107_;
  wire _03108_;
  wire _03109_;
  wire _03110_;
  wire _03111_;
  wire _03112_;
  wire _03113_;
  wire _03114_;
  wire _03115_;
  wire _03116_;
  wire _03117_;
  wire _03118_;
  wire _03119_;
  wire _03120_;
  wire _03121_;
  wire _03122_;
  wire _03123_;
  wire _03124_;
  wire _03125_;
  wire _03126_;
  wire _03127_;
  wire _03128_;
  wire _03129_;
  wire _03130_;
  wire _03131_;
  wire _03132_;
  wire _03133_;
  wire _03134_;
  wire _03135_;
  wire _03136_;
  wire _03137_;
  wire _03138_;
  wire _03139_;
  wire _03140_;
  wire _03141_;
  wire _03142_;
  wire _03143_;
  wire _03144_;
  wire _03145_;
  wire _03146_;
  wire _03147_;
  wire _03148_;
  wire _03149_;
  wire _03150_;
  wire _03151_;
  wire _03152_;
  wire _03153_;
  wire _03154_;
  wire _03155_;
  wire _03156_;
  wire _03157_;
  wire _03158_;
  wire _03159_;
  wire _03160_;
  wire _03161_;
  wire _03162_;
  wire _03163_;
  wire _03164_;
  wire _03165_;
  wire _03166_;
  wire _03167_;
  wire _03168_;
  wire _03169_;
  wire _03170_;
  wire _03171_;
  wire _03172_;
  wire _03173_;
  wire _03174_;
  wire _03175_;
  wire _03176_;
  wire _03177_;
  wire _03178_;
  wire _03179_;
  wire _03180_;
  wire _03181_;
  wire _03182_;
  wire _03183_;
  wire _03184_;
  wire _03185_;
  wire _03186_;
  wire _03187_;
  wire _03188_;
  wire _03189_;
  wire _03190_;
  wire _03191_;
  wire _03192_;
  wire _03193_;
  wire _03194_;
  wire _03195_;
  wire _03196_;
  wire _03197_;
  wire _03198_;
  wire _03199_;
  wire _03200_;
  wire _03201_;
  wire _03202_;
  wire _03203_;
  wire _03204_;
  wire _03205_;
  wire _03206_;
  wire _03207_;
  wire _03208_;
  wire _03209_;
  wire _03210_;
  wire _03211_;
  wire _03212_;
  wire _03213_;
  wire _03214_;
  wire _03215_;
  wire _03216_;
  wire _03217_;
  wire _03218_;
  wire _03219_;
  wire _03220_;
  wire _03221_;
  wire _03222_;
  wire _03223_;
  wire _03224_;
  wire _03225_;
  wire _03226_;
  wire _03227_;
  wire _03228_;
  wire _03229_;
  wire _03230_;
  wire _03231_;
  wire _03232_;
  wire _03233_;
  wire _03234_;
  wire _03235_;
  wire _03236_;
  wire _03237_;
  wire _03238_;
  wire _03239_;
  wire _03240_;
  wire _03241_;
  wire _03242_;
  wire _03243_;
  wire _03244_;
  wire _03245_;
  wire _03246_;
  wire _03247_;
  wire _03248_;
  wire _03249_;
  wire _03250_;
  wire _03251_;
  wire _03252_;
  wire _03253_;
  wire _03254_;
  wire _03255_;
  wire _03256_;
  wire _03257_;
  wire _03258_;
  wire _03259_;
  wire _03260_;
  wire _03261_;
  wire _03262_;
  wire _03263_;
  wire _03264_;
  wire _03265_;
  wire _03266_;
  wire _03267_;
  wire _03268_;
  wire _03269_;
  wire _03270_;
  wire _03271_;
  wire _03272_;
  wire _03273_;
  wire _03274_;
  wire _03275_;
  wire _03276_;
  wire _03277_;
  wire _03278_;
  wire _03279_;
  wire _03280_;
  wire _03281_;
  wire _03282_;
  wire _03283_;
  wire _03284_;
  wire _03285_;
  wire _03286_;
  wire _03287_;
  wire _03288_;
  wire _03289_;
  wire _03290_;
  wire _03291_;
  wire _03292_;
  wire _03293_;
  wire _03294_;
  wire _03295_;
  wire _03296_;
  wire _03297_;
  wire _03298_;
  wire _03299_;
  wire _03300_;
  wire _03301_;
  wire _03302_;
  wire _03303_;
  wire _03304_;
  wire _03305_;
  wire _03306_;
  wire _03307_;
  wire _03308_;
  wire _03309_;
  wire _03310_;
  wire _03311_;
  wire _03312_;
  wire _03313_;
  wire _03314_;
  wire _03315_;
  wire _03316_;
  wire _03317_;
  wire _03318_;
  wire _03319_;
  wire _03320_;
  wire _03321_;
  wire _03322_;
  wire _03323_;
  wire _03324_;
  wire _03325_;
  wire _03326_;
  wire _03327_;
  wire _03328_;
  wire _03329_;
  wire _03330_;
  wire _03331_;
  wire _03332_;
  wire _03333_;
  wire _03334_;
  wire _03335_;
  wire _03336_;
  wire _03337_;
  wire _03338_;
  wire _03339_;
  wire _03340_;
  wire _03341_;
  wire _03342_;
  wire _03343_;
  wire _03344_;
  wire _03345_;
  wire _03346_;
  wire _03347_;
  wire _03348_;
  wire _03349_;
  wire _03350_;
  wire _03351_;
  wire _03352_;
  wire _03353_;
  wire _03354_;
  wire _03355_;
  wire _03356_;
  wire _03357_;
  wire ACTIVATE_HIDDEN_TRAIN_V_for_exit_1_or_0;
  wire ACTIVATE_VISIBLE_TRAIN_ENERGY_UPDATE_for_begin_or_0;
  wire RAND_LOOP1_for_begin_0_or_0;
  wire RAND_LOOP2_for_begin_0_or_0;
  wire RAND_LOOP2_for_begin_or_0;
  wire [9:0] add_ln114_0_z;
  wire [9:0] add_ln114_z;
  wire [9:0] add_ln117_0_z;
  wire [9:0] add_ln117_z;
  wire [31:0] add_ln153_0_z;
  wire [31:0] add_ln153_z;
  wire [15:0] add_ln176_0_z;
  wire [15:0] add_ln176_1_z;
  wire [7:0] add_ln176_z;
  wire [6:0] add_ln184_z;
  wire [8:0] add_ln191_z;
  wire [9:0] add_ln195_z;
  wire [15:0] add_ln200_z;
  reg [15:0] add_ln238_1_q;
  wire [9:0] add_ln240_z;
  wire add_ln271_11_d;
  wire add_ln271_11_sel_0;
  wire [1:0] add_ln271_12_d_0;
  wire [1:0] add_ln271_14_d_0;
  wire add_ln271_14_mux_0_sel;
  wire [4:0] add_ln271_16_d_0;
  wire add_ln271_21_d;
  wire add_ln271_21_sel;
  wire add_ln271_22_d;
  wire add_ln271_22_sel;
  wire add_ln271_23_d;
  wire add_ln271_23_sel;
  wire [30:0] add_ln271_24_d_0;
  wire add_ln271_55_d;
  wire [1:0] add_ln271_56_d_0;
  wire add_ln271_56_mux_0_sel;
  wire [4:0] add_ln271_58_d_0;
  wire add_ln271_58_mux_0_sel;
  wire add_ln271_63_d;
  wire add_ln271_63_sel;
  reg [63:0] add_ln271_q;
  wire [63:0] add_ln271_z;
  wire [31:0] add_ln271_z_0;
  wire [63:0] add_ln281_d;
  reg [63:0] add_ln281_q;
  reg [1:0] add_ln281_reg_0_0;
  wire [63:0] add_ln281_reg_0_d;
  wire add_ln281_sel;
  wire [63:0] add_ln281_z;
  reg [7:0] add_ln282_1_q;
  wire [8:0] add_ln282_z;
  wire [2:0] add_ln290_z;
  wire [6:0] add_ln294_z;
  wire [15:0] add_ln300_0_z;
  wire [9:0] add_ln300_z;
  wire [2:0] add_ln316_z;
  wire [2:0] add_ln328_z;
  wire [4:0] add_ln339_z;
  reg [1:0] add_ln356_1_q;
  wire [2:0] add_ln356_z;
  wire [40:0] add_ln365_d;
  reg [8:0] add_ln365_q;
  wire add_ln365_sel;
  wire [8:0] add_ln365_z;
  reg [7:0] add_ln388_1_q;
  wire [16:0] add_ln402_1_d;
  reg [15:0] add_ln402_1_q;
  wire [6:0] add_ln51_z;
  wire [16:0] add_ln566_z;
  wire [8:0] add_ln585_z;
  wire [15:0] add_ln623_z;
  wire [15:0] add_ln626_z;
  wire [31:0] add_ln638_z;
  wire [8:0] add_ln659_z;
  wire [9:0] add_ln665_z;
  wire [8:0] add_ln669_d;
  reg [9:0] add_ln669_q;
  wire add_ln669_sel;
  wire [9:0] add_ln669_z;
  wire [9:0] add_ln67_0_z;
  wire [9:0] add_ln67_z;
  wire [8:0] add_ln706_z;
  wire [31:0] add_ln708_1_d;
  reg [15:0] add_ln708_1_q;
  wire [16:0] add_ln708_z;
  wire [6:0] add_ln711_z;
  reg [15:0] add_ln713_1_q;
  wire [16:0] add_ln713_z;
  wire [15:0] add_ln715_1_z;
  reg [30:0] add_ln745_1_q;
  wire [31:0] add_ln745_z;
  wire [31:0] add_ln75_0_z;
  wire [31:0] add_ln75_z;
  wire [8:0] add_ln766_z;
  wire [9:0] add_ln770_z;
  wire [6:0] add_ln775_z;
  wire [15:0] add_ln781_z;
  wire [8:0] add_ln792_z;
  wire [9:0] add_ln796_z;
  wire [6:0] add_ln799_z;
  wire [15:0] add_ln811_z;
  reg [30:0] add_ln836_1_q;
  wire [31:0] add_ln836_z;
  wire [7:0] add_ln86_0_z;
  wire [7:0] add_ln86_z;
  wire [8:0] add_ln89_0_z;
  wire [8:0] add_ln89_z;
  wire [4:0] add_ln925_1_10_d_0;
  reg [14:0] add_ln925_1_q;
  wire [9:0] add_ln92_0_z;
  wire [9:0] add_ln92_z;
  reg [30:0] add_ln974_1_q;
  wire [31:0] add_ln974_z;
  wire [6:0] add_ln983_z;
  wire and_0_ln62_0_z;
  wire and_0_ln62_z;
  wire and_0_ln803_z;
  wire and_1_ln186_z;
  wire and_1_ln193_z;
  wire and_1_ln284_z;
  wire and_1_ln296_z;
  wire and_1_ln587_z;
  wire and_1_ln62_0_z;
  wire and_1_ln62_z;
  wire and_1_ln661_z;
  wire and_1_ln803_z;
  wire and_1_ln985_z;
  wire and_ln653_z;
  reg and_ln757_q;
  wire and_ln757_z;
  reg and_ln886_q;
  wire [2:0] case_mux_de_ln817_z;
  wire [2:0] case_mux_tmp_ln333_z;
  input clk;
  input conf_done;
  input [31:0] conf_num_hidden;
  input [31:0] conf_num_loops;
  input [31:0] conf_num_movies;
  input [31:0] conf_num_testusers;
  input [31:0] conf_num_users;
  input [31:0] conf_num_visible;
  wire ctrlAnd_0_ln111_0_z;
  wire ctrlAnd_0_ln111_z;
  wire ctrlAnd_0_ln186_z;
  wire ctrlAnd_0_ln193_z;
  wire ctrlAnd_0_ln198_z;
  wire ctrlAnd_0_ln237_0_z;
  wire ctrlAnd_0_ln237_z;
  wire ctrlAnd_0_ln272_z;
  wire ctrlAnd_0_ln284_z;
  wire ctrlAnd_0_ln290_z;
  wire ctrlAnd_0_ln296_z;
  wire ctrlAnd_0_ln316_z;
  wire ctrlAnd_0_ln328_z;
  wire ctrlAnd_0_ln356_z;
  wire ctrlAnd_0_ln51_z;
  wire ctrlAnd_0_ln550_z;
  wire ctrlAnd_0_ln569_z;
  wire ctrlAnd_0_ln570_z;
  wire ctrlAnd_0_ln575_z;
  wire ctrlAnd_0_ln587_z;
  wire ctrlAnd_0_ln600_z;
  wire ctrlAnd_0_ln604_z;
  wire ctrlAnd_0_ln607_z;
  wire ctrlAnd_0_ln614_z;
  wire ctrlAnd_0_ln617_z;
  wire ctrlAnd_0_ln629_z;
  wire ctrlAnd_0_ln62_0_z;
  wire ctrlAnd_0_ln62_z;
  wire ctrlAnd_0_ln643_z;
  wire ctrlAnd_0_ln644_z;
  wire ctrlAnd_0_ln649_z;
  wire ctrlAnd_0_ln661_z;
  wire ctrlAnd_0_ln67_0_z;
  wire ctrlAnd_0_ln67_z;
  wire ctrlAnd_0_ln706_z;
  wire ctrlAnd_0_ln708_z;
  wire ctrlAnd_0_ln711_z;
  wire ctrlAnd_0_ln713_z;
  wire ctrlAnd_0_ln735_z;
  wire ctrlAnd_0_ln745_z;
  wire ctrlAnd_0_ln750_z;
  wire ctrlAnd_0_ln753_z;
  wire ctrlAnd_0_ln766_z;
  wire ctrlAnd_0_ln768_z;
  wire ctrlAnd_0_ln772_z;
  wire ctrlAnd_0_ln775_z;
  wire ctrlAnd_0_ln777_z;
  wire ctrlAnd_0_ln792_z;
  wire ctrlAnd_0_ln794_z;
  wire ctrlAnd_0_ln799_z;
  wire ctrlAnd_0_ln801_z;
  wire ctrlAnd_0_ln803_z;
  wire ctrlAnd_0_ln86_0_z;
  wire ctrlAnd_0_ln86_z;
  wire ctrlAnd_0_ln941_z;
  wire ctrlAnd_0_ln954_z;
  wire ctrlAnd_0_ln963_z;
  wire ctrlAnd_0_ln966_z;
  wire ctrlAnd_0_ln978_z;
  wire ctrlAnd_0_ln985_z;
  wire ctrlAnd_1_ln111_0_z;
  wire ctrlAnd_1_ln111_z;
  wire ctrlAnd_1_ln186_z;
  wire ctrlAnd_1_ln193_z;
  wire ctrlAnd_1_ln198_z;
  wire ctrlAnd_1_ln237_0_z;
  wire ctrlAnd_1_ln237_z;
  wire ctrlAnd_1_ln238_z;
  wire ctrlAnd_1_ln272_z;
  wire ctrlAnd_1_ln284_z;
  wire ctrlAnd_1_ln290_z;
  wire ctrlAnd_1_ln296_z;
  wire ctrlAnd_1_ln316_z;
  wire ctrlAnd_1_ln328_z;
  wire ctrlAnd_1_ln356_z;
  wire ctrlAnd_1_ln402_z;
  wire ctrlAnd_1_ln51_z;
  wire ctrlAnd_1_ln550_z;
  wire ctrlAnd_1_ln569_z;
  wire ctrlAnd_1_ln570_z;
  wire ctrlAnd_1_ln575_z;
  wire ctrlAnd_1_ln587_z;
  wire ctrlAnd_1_ln59_0_z;
  wire ctrlAnd_1_ln59_z;
  wire ctrlAnd_1_ln600_z;
  wire ctrlAnd_1_ln604_z;
  wire ctrlAnd_1_ln607_z;
  wire ctrlAnd_1_ln614_z;
  wire ctrlAnd_1_ln617_z;
  wire ctrlAnd_1_ln629_z;
  wire ctrlAnd_1_ln62_0_z;
  wire ctrlAnd_1_ln62_z;
  wire ctrlAnd_1_ln643_z;
  wire ctrlAnd_1_ln644_z;
  wire ctrlAnd_1_ln649_z;
  wire ctrlAnd_1_ln661_z;
  wire ctrlAnd_1_ln67_0_z;
  wire ctrlAnd_1_ln67_z;
  wire ctrlAnd_1_ln684_z;
  wire ctrlAnd_1_ln706_z;
  wire ctrlAnd_1_ln708_z;
  wire ctrlAnd_1_ln711_z;
  wire ctrlAnd_1_ln713_z;
  wire ctrlAnd_1_ln735_z;
  wire ctrlAnd_1_ln745_z;
  wire ctrlAnd_1_ln750_z;
  wire ctrlAnd_1_ln753_z;
  wire ctrlAnd_1_ln766_z;
  wire ctrlAnd_1_ln768_z;
  wire ctrlAnd_1_ln772_z;
  wire ctrlAnd_1_ln775_z;
  wire ctrlAnd_1_ln777_z;
  wire ctrlAnd_1_ln792_z;
  wire ctrlAnd_1_ln794_z;
  wire ctrlAnd_1_ln799_z;
  wire ctrlAnd_1_ln803_z;
  wire ctrlAnd_1_ln86_0_z;
  wire ctrlAnd_1_ln86_z;
  wire ctrlAnd_1_ln941_z;
  wire ctrlAnd_1_ln954_z;
  wire ctrlAnd_1_ln963_z;
  wire ctrlAnd_1_ln966_z;
  wire ctrlAnd_1_ln978_z;
  wire ctrlAnd_1_ln985_z;
  wire ctrlOr_ln111_0_z;
  wire ctrlOr_ln111_z;
  wire ctrlOr_ln184_0_z;
  wire ctrlOr_ln191_0_z;
  wire ctrlOr_ln198_z;
  wire ctrlOr_ln237_0_z;
  wire ctrlOr_ln237_z;
  wire ctrlOr_ln272_z;
  wire ctrlOr_ln282_0_z;
  wire ctrlOr_ln290_z;
  wire ctrlOr_ln294_0_z;
  wire ctrlOr_ln316_z;
  wire ctrlOr_ln328_z;
  wire ctrlOr_ln356_z;
  wire ctrlOr_ln51_z;
  wire ctrlOr_ln569_z;
  wire ctrlOr_ln570_z;
  wire ctrlOr_ln575_z;
  wire ctrlOr_ln585_0_z;
  wire ctrlOr_ln598_z;
  wire ctrlOr_ln59_0_z;
  wire ctrlOr_ln59_z;
  wire ctrlOr_ln600_z;
  wire ctrlOr_ln604_z;
  wire ctrlOr_ln607_z;
  wire ctrlOr_ln614_z;
  wire ctrlOr_ln617_z;
  wire ctrlOr_ln62_0_z;
  wire ctrlOr_ln62_z;
  wire ctrlOr_ln632_z;
  wire ctrlOr_ln643_z;
  wire ctrlOr_ln644_z;
  wire ctrlOr_ln649_z;
  wire ctrlOr_ln659_0_z;
  wire ctrlOr_ln67_0_z;
  wire ctrlOr_ln67_z;
  wire ctrlOr_ln706_0_z;
  wire ctrlOr_ln706_z;
  wire ctrlOr_ln711_0_z;
  wire ctrlOr_ln711_z;
  wire ctrlOr_ln733_z;
  wire ctrlOr_ln745_z;
  wire ctrlOr_ln750_z;
  wire ctrlOr_ln753_z;
  wire ctrlOr_ln766_0_z;
  wire ctrlOr_ln766_z;
  wire ctrlOr_ln772_z;
  wire ctrlOr_ln775_0_z;
  wire ctrlOr_ln792_0_z;
  wire ctrlOr_ln792_z;
  wire ctrlOr_ln799_0_z;
  wire ctrlOr_ln799_z;
  wire ctrlOr_ln803_z;
  wire ctrlOr_ln86_0_z;
  wire ctrlOr_ln86_z;
  wire ctrlOr_ln951_z;
  wire ctrlOr_ln958_z;
  wire ctrlOr_ln963_z;
  wire ctrlOr_ln966_z;
  wire ctrlOr_ln978_z;
  wire ctrlOr_ln983_0_z;
  output [9:0] data_A0;
  output [9:0] data_A1;
  output [9:0] data_A2;
  output data_CE0;
  output data_CE1;
  output data_CE2;
  output [7:0] data_D0;
  input [7:0] data_Q1;
  input [7:0] data_Q2;
  output data_WE0;
  wire data_bridge0_rtl_CE_en;
  wire [9:0] data_bridge0_rtl_a;
  wire [7:0] data_bridge0_rtl_d;
  wire data_bridge1_rtl_CE_en;
  wire [7:0] data_bridge1_rtl_Q;
  wire [9:0] data_bridge1_rtl_a;
  input [31:0] data_in_data;
  output data_in_ready;
  reg data_in_ready;
  wire data_in_ready_d;
  wire data_in_ready_hold;
  wire data_in_ready_sel;
  wire data_in_ready_sel_0;
  input data_in_valid;
  wire data_out_can_put_sig;
  output [31:0] data_out_data;
  reg [31:0] data_out_data;
  wire [31:0] data_out_data_d;
  input data_out_ready;
  reg data_out_set_valid_curr;
  wire data_out_set_valid_curr_d;
  wire data_out_sync_snd_reset_valid_curr;
  wire data_out_sync_snd_reset_valid_prev;
  wire data_out_sync_snd_set_valid_prev;
  wire data_out_sync_snd_valid_flop;
  output data_out_valid;
  output done;
  reg done;
  wire done_d;
  output [15:0] edges_A0;
  output [15:0] edges_A1;
  output [15:0] edges_A2;
  output edges_CE0;
  output edges_CE1;
  output edges_CE2;
  output [7:0] edges_D0;
  input [7:0] edges_Q1;
  input [7:0] edges_Q2;
  output edges_WE0;
  wire edges_bridge0_rtl_CE_en;
  wire [7:0] edges_bridge0_rtl_d;
  wire edges_bridge1_rtl_CE_en;
  wire [7:0] edges_bridge1_rtl_Q;
  wire edges_bridge2_rtl_CE_en;
  wire [7:0] edges_bridge2_rtl_Q;
  wire [15:0] edges_bridge2_rtl_a;
  wire eq_ln186_z;
  wire eq_ln193_z;
  wire eq_ln198_z;
  wire eq_ln284_z;
  wire eq_ln296_z;
  wire eq_ln368_0_0_z;
  wire eq_ln368_0_z;
  wire eq_ln569_z;
  wire eq_ln587_z;
  wire eq_ln624_z;
  reg eq_ln629_0_Z_0_tag_0;
  wire [1:0] eq_ln629_0_Z_0_tag_d_0;
  wire eq_ln629_0_z;
  wire eq_ln629_z;
  wire eq_ln62_0_z;
  wire eq_ln62_z;
  wire eq_ln661_z;
  wire eq_ln708_z;
  wire eq_ln713_z;
  wire eq_ln735_z;
  wire eq_ln768_z;
  wire eq_ln777_z;
  wire eq_ln794_z;
  wire eq_ln801_z;
  wire eq_ln954_z;
  wire eq_ln985_z;
  wire ge_ln59_0_z;
  wire ge_ln59_z;
  wire gt_ln856_z;
  output [6:0] hidden_unit_A0;
  output [6:0] hidden_unit_A1;
  output [6:0] hidden_unit_A2;
  output [6:0] hidden_unit_A3;
  output hidden_unit_CE0;
  output hidden_unit_CE1;
  output hidden_unit_CE2;
  output hidden_unit_CE3;
  output hidden_unit_D0;
  output hidden_unit_D1;
  input hidden_unit_Q2;
  input hidden_unit_Q3;
  output hidden_unit_WE0;
  output hidden_unit_WE1;
  wire hidden_unit_bridge0_rtl_CE_en;
  wire [6:0] hidden_unit_bridge0_rtl_a;
  wire hidden_unit_bridge0_rtl_d;
  wire hidden_unit_bridge1_rtl_CE_en;
  wire [6:0] hidden_unit_bridge1_rtl_a;
  wire hidden_unit_bridge1_rtl_d;
  wire hidden_unit_bridge3_rtl_CE_en;
  wire hidden_unit_bridge3_rtl_Q;
  wire [6:0] hidden_unit_bridge3_rtl_a;
  wire ifBot_ln59_or_0;
  wire ifBot_ln803_or_0;
  wire if_ln184_z;
  wire if_ln186_z;
  wire if_ln191_z;
  wire if_ln193_z;
  wire if_ln282_z;
  wire if_ln284_z;
  wire if_ln294_z;
  wire if_ln296_z;
  wire if_ln585_z;
  wire if_ln587_z;
  wire if_ln659_z;
  wire if_ln661_z;
  wire if_ln768_1_or_0;
  wire if_ln794_1_or_0;
  wire if_ln801_1_or_0;
  wire if_ln983_z;
  wire if_ln985_z;
  reg init_done;
  wire init_done_d;
  wire le_ln820_z;
  wire [31:0] lsh_ln348_z;
  wire lt_ln111_0_z;
  wire lt_ln111_z;
  wire lt_ln184_z;
  wire lt_ln191_z;
  wire lt_ln282_z;
  wire lt_ln290_z;
  wire lt_ln294_z;
  wire lt_ln316_z;
  wire lt_ln328_z;
  reg lt_ln356_q;
  wire lt_ln356_z;
  reg lt_ln471_q;
  wire lt_ln471_z;
  reg lt_ln51_q;
  wire lt_ln51_z;
  wire lt_ln585_z;
  wire lt_ln659_z;
  wire lt_ln67_0_z;
  wire lt_ln67_z;
  wire lt_ln706_z;
  wire lt_ln711_z;
  wire lt_ln745_z;
  wire lt_ln766_z;
  wire lt_ln775_z;
  wire lt_ln786_0_z;
  wire lt_ln786_z;
  wire lt_ln792_z;
  wire lt_ln799_z;
  wire lt_ln86_0_z;
  wire lt_ln86_z;
  wire lt_ln983_z;
  reg [31:0] memread_pow2_ln359_q;
  wire [31:0] memread_pow2_ln359_z;
  wire [7:0] memread_rbm_data_ln240_rtl_Q;
  wire memread_rbm_edges_ln300_en;
  reg memread_rbm_hidden_unit_ln298_Q_0_tag_0;
  wire memread_rbm_hidden_unit_ln298_Q_0_tag_d;
  reg memread_rbm_hidden_unit_ln405_Q_0_tag_0;
  wire memread_rbm_hidden_unit_ln405_Q_0_tag_d;
  wire memread_rbm_hidden_unit_ln405_rtl_Q;
  wire [28:0] memread_rbm_mt_ln116_0_2_d;
  reg [17:0] memread_rbm_mt_ln116_0_2_q;
  reg memread_rbm_mt_ln116_0_Q_0_tag_0;
  wire memread_rbm_mt_ln116_0_Q_0_tag_d;
  reg memread_rbm_mt_ln116_Q_0_tag_0;
  wire memread_rbm_mt_ln116_Q_0_tag_d;
  reg memread_rbm_mt_ln134_0_Q_0_tag_0;
  wire memread_rbm_mt_ln134_0_Q_0_tag_d;
  reg memread_rbm_mt_ln134_Q_0_tag_0;
  wire memread_rbm_mt_ln134_Q_0_tag_d;
  reg memread_rbm_mt_ln91_0_Q_0_tag_0;
  wire memread_rbm_mt_ln91_0_Q_0_tag_d;
  reg memread_rbm_mt_ln91_Q_0_tag_0;
  wire memread_rbm_mt_ln91_Q_0_tag_d;
  wire memread_rbm_neg_ln813_rtl_Q;
  wire memread_rbm_pos_ln812_rtl_Q;
  wire [3:0] memread_rbm_predict_result_ln987_rtl_Q;
  wire memread_rbm_visible_unit_ln806_z;
  wire [48:0] memwrite_pow2_ln351_119_d_0;
  wire [63:0] memwrite_pow2_ln351_55_d_0;
  reg [159:0] memwrite_pow2_ln351_q;
  wire [159:0] memwrite_pow2_ln351_z;
  wire [48:0] memwrite_pow2_ln455_119_d_0;
  wire [63:0] memwrite_pow2_ln455_55_d_0;
  reg [159:0] memwrite_pow2_ln455_q;
  wire memwrite_rbm_mt_ln103_0_en;
  wire memwrite_rbm_mt_ln103_en;
  wire memwrite_rbm_mt_ln105_0_en;
  wire memwrite_rbm_mt_ln105_en;
  wire memwrite_rbm_mt_ln127_0_en;
  wire memwrite_rbm_mt_ln127_en;
  wire memwrite_rbm_mt_ln129_0_en;
  wire memwrite_rbm_mt_ln129_en;
  wire memwrite_rbm_mt_ln144_0_en;
  wire memwrite_rbm_mt_ln144_en;
  wire memwrite_rbm_mt_ln146_0_en;
  wire memwrite_rbm_mt_ln146_en;
  wire memwrite_rbm_predict_result_ln910_en;
  wire [63:0] memwrite_rbm_predict_vector_ln481_127_d_0;
  wire [63:0] memwrite_rbm_predict_vector_ln481_191_d_0;
  wire [63:0] memwrite_rbm_predict_vector_ln481_255_d_0;
  wire [63:0] memwrite_rbm_predict_vector_ln481_319_d_0;
  wire [63:0] memwrite_rbm_predict_vector_ln481_383_d_0;
  wire [63:0] memwrite_rbm_predict_vector_ln481_447_d_0;
  wire [63:0] memwrite_rbm_predict_vector_ln481_63_d_0;
  reg [500:0] memwrite_rbm_predict_vector_ln481_q;
  wire [9:0] memwrite_rbm_visible_unit_ln365_103_d_0;
  wire memwrite_rbm_visible_unit_ln365_103_mux_0_sel;
  wire [5:0] memwrite_rbm_visible_unit_ln365_104_d_0;
  wire [31:0] memwrite_rbm_visible_unit_ln365_10_d_0;
  wire [1:0] memwrite_rbm_visible_unit_ln365_119_d_0;
  wire [18:0] memwrite_rbm_visible_unit_ln365_121_d_0;
  wire memwrite_rbm_visible_unit_ln365_121_mux_0_sel;
  wire memwrite_rbm_visible_unit_ln365_140_d;
  wire memwrite_rbm_visible_unit_ln365_140_sel;
  wire [6:0] memwrite_rbm_visible_unit_ln365_141_d_0;
  wire memwrite_rbm_visible_unit_ln365_141_mux_0_sel;
  wire [7:0] memwrite_rbm_visible_unit_ln365_148_d_0;
  wire [24:0] memwrite_rbm_visible_unit_ln365_156_d_0;
  wire memwrite_rbm_visible_unit_ln365_156_mux_0_sel;
  wire memwrite_rbm_visible_unit_ln365_181_d;
  wire memwrite_rbm_visible_unit_ln365_182_d;
  wire [30:0] memwrite_rbm_visible_unit_ln365_183_d_0;
  wire memwrite_rbm_visible_unit_ln365_183_mux_0_sel;
  wire [25:0] memwrite_rbm_visible_unit_ln365_214_d_0;
  wire memwrite_rbm_visible_unit_ln365_214_mux_0_sel;
  wire memwrite_rbm_visible_unit_ln365_240_d;
  wire memwrite_rbm_visible_unit_ln365_240_sel;
  wire [22:0] memwrite_rbm_visible_unit_ln365_241_d_0;
  wire memwrite_rbm_visible_unit_ln365_241_mux_0_sel;
  wire memwrite_rbm_visible_unit_ln365_264_d;
  wire memwrite_rbm_visible_unit_ln365_265_d;
  wire memwrite_rbm_visible_unit_ln365_266_d;
  wire memwrite_rbm_visible_unit_ln365_267_d;
  wire [25:0] memwrite_rbm_visible_unit_ln365_268_d_0;
  wire memwrite_rbm_visible_unit_ln365_268_mux_0_sel;
  wire [8:0] memwrite_rbm_visible_unit_ln365_294_d_0;
  wire [63:0] memwrite_rbm_visible_unit_ln365_303_d_0;
  wire [63:0] memwrite_rbm_visible_unit_ln365_367_d_0;
  wire memwrite_rbm_visible_unit_ln365_42_d;
  wire memwrite_rbm_visible_unit_ln365_42_sel;
  wire [63:0] memwrite_rbm_visible_unit_ln365_431_d_0;
  wire [1:0] memwrite_rbm_visible_unit_ln365_43_d_0;
  wire memwrite_rbm_visible_unit_ln365_43_mux_0_sel;
  wire [1:0] memwrite_rbm_visible_unit_ln365_45_d_0;
  wire memwrite_rbm_visible_unit_ln365_45_mux_0_sel;
  wire [16:0] memwrite_rbm_visible_unit_ln365_47_d_0;
  wire memwrite_rbm_visible_unit_ln365_47_mux_0_sel;
  wire [5:0] memwrite_rbm_visible_unit_ln365_495_d_0;
  wire [1:0] memwrite_rbm_visible_unit_ln365_4_d_0;
  wire memwrite_rbm_visible_unit_ln365_4_mux_0_sel;
  wire [15:0] memwrite_rbm_visible_unit_ln365_63_d_0;
  wire [3:0] memwrite_rbm_visible_unit_ln365_6_d_0;
  wire memwrite_rbm_visible_unit_ln365_6_mux_0_sel;
  wire [15:0] memwrite_rbm_visible_unit_ln365_80_d_0;
  wire memwrite_rbm_visible_unit_ln365_80_mux_0_sel;
  wire memwrite_rbm_visible_unit_ln365_96_d;
  wire memwrite_rbm_visible_unit_ln365_96_sel;
  wire [5:0] memwrite_rbm_visible_unit_ln365_97_d_0;
  wire memwrite_rbm_visible_unit_ln365_97_mux_0_sel;
  wire [3:0] memwrite_rbm_visible_unit_ln365_d;
  reg [500:0] memwrite_rbm_visible_unit_ln365_q;
  wire memwrite_rbm_visible_unit_ln365_sel;
  wire [500:0] memwrite_rbm_visible_unit_ln365_z;
  wire [63:0] memwrite_rbm_visible_unit_ln369_128_d_0;
  wire [63:0] memwrite_rbm_visible_unit_ln369_192_d_0;
  wire [63:0] memwrite_rbm_visible_unit_ln369_256_d_0;
  wire [63:0] memwrite_rbm_visible_unit_ln369_320_d_0;
  wire [63:0] memwrite_rbm_visible_unit_ln369_384_d_0;
  wire [52:0] memwrite_rbm_visible_unit_ln369_448_d_0;
  wire [63:0] memwrite_rbm_visible_unit_ln369_64_d_0;
  wire [63:0] memwrite_rbm_visible_unit_ln369_d;
  reg [500:0] memwrite_rbm_visible_unit_ln369_q;
  wire memwrite_rbm_visible_unit_ln369_sel;
  wire [500:0] memwrite_rbm_visible_unit_ln369_z;
  output [9:0] mt_A0;
  output [9:0] mt_A1;
  output mt_CE0;
  output mt_CE1;
  output [31:0] mt_D0;
  input [31:0] mt_Q1;
  output mt_WE0;
  wire mt_bridge0_rtl_CE_en;
  wire [9:0] mt_bridge0_rtl_a;
  wire mt_bridge0_rtl_a_sel_0;
  wire mt_bridge0_rtl_a_sel_1;
  wire mt_bridge0_rtl_a_sel_2;
  wire mt_bridge0_rtl_a_sel_3;
  wire mt_bridge0_rtl_a_sel_4;
  wire [31:0] mt_bridge0_rtl_d;
  wire mt_bridge0_rtl_d_sel;
  wire mt_bridge0_rtl_d_sel_0;
  wire mt_bridge1_rtl_CE_en;
  wire [31:0] mt_bridge1_rtl_Q;
  wire [9:0] mt_bridge1_rtl_a;
  wire mt_bridge1_rtl_a_sel;
  wire mt_bridge1_rtl_a_sel_0;
  wire mt_bridge1_rtl_a_sel_1;
  wire mt_bridge1_rtl_a_sel_2;
  wire mt_bridge1_rtl_a_sel_3;
  wire mt_bridge1_rtl_a_sel_4;
  reg [31:0] mti_signal;
  wire [31:0] mti_signal_d;
  wire mti_signal_hold;
  wire [31:0] mul_ln636_z;
  wire [31:0] mul_ln638_d;
  reg [31:0] mul_ln638_q;
  wire [31:0] mul_ln638_z;
  wire [31:0] mul_ln74_0_z;
  wire [31:0] mul_ln74_z;
  wire [20:0] mul_ln971_11_d_0;
  wire [3:0] mul_ln971_7_d_0;
  wire [6:0] mul_ln971_d;
  reg [31:0] mul_ln971_q;
  wire mul_ln971_sel;
  wire [31:0] mul_ln971_z;
  reg [9:0] mult_ln195_q;
  wire [9:0] mult_ln195_z;
  wire [15:0] mult_ln200_z;
  wire [15:0] mult_ln300_z;
  wire [9:0] mult_ln665_d;
  reg [9:0] mult_ln665_q;
  wire mult_ln665_sel;
  wire [9:0] mult_ln665_z;
  wire [15:0] mult_ln715_1_z;
  wire [15:0] mult_ln781_z;
  wire [15:0] mult_ln808_z;
  wire [1:0] mux_add_ln356_Z_1_mux_0_v;
  wire [1:0] mux_add_ln356_Z_1_v_1;
  wire [8:0] mux_add_ln365_Z_0_mux_0_v;
  wire [8:0] mux_add_ln365_Z_v;
  wire [7:0] mux_add_ln585_Z_1_v_0;
  wire [7:0] mux_add_ln659_Z_1_v_0;
  wire [9:0] mux_add_ln665_Z_v;
  wire [9:0] mux_add_ln669_Z_0_mux_0_v;
  wire [9:0] mux_add_ln669_Z_v;
  wire [30:0] mux_add_ln745_Z_1_v_0;
  wire [5:0] mux_add_ln799_Z_1_v_0;
  wire [15:0] mux_add_ln811_Z_v;
  wire [30:0] mux_add_ln974_Z_1_v_0;
  reg mux_count_ln895_Z_7_tag_0;
  wire mux_count_ln895_Z_7_tag_d;
  wire [32:0] mux_current_loop_ln733_d_0;
  wire mux_current_loop_ln733_mux_0_sel;
  reg mux_current_loop_ln733_q;
  wire [31:0] mux_current_loop_ln733_z;
  wire [7:0] mux_de_ln817_z;
  wire [7:0] mux_dma_index_ln637_19_d_0;
  wire mux_dma_index_ln637_19_mux_0_sel;
  wire [2:0] mux_dma_index_ln637_1_d_0;
  wire mux_dma_index_ln637_1_mux_0_sel;
  wire [4:0] mux_dma_index_ln637_27_d_0;
  wire mux_dma_index_ln637_27_mux_0_sel;
  wire [15:0] mux_dma_index_ln637_d;
  reg [31:0] mux_dma_index_ln637_q;
  wire mux_dma_index_ln637_sel;
  wire [31:0] mux_dma_index_ln637_z;
  wire [31:0] mux_dp_ln345_z;
  wire mux_eq_ln629_0_Z_0_v;
  wire mux_eq_ln629_0_Z_0_v_0;
  wire [6:0] mux_h_ln184_z;
  wire [6:0] mux_h_ln294_z;
  wire [6:0] mux_h_ln400_z;
  wire [6:0] mux_h_ln711_z;
  wire [6:0] mux_h_ln775_z;
  wire [6:0] mux_h_ln799_z;
  wire [8:0] mux_i_0_ln659_z;
  wire [6:0] mux_i_ln51_z;
  wire [8:0] mux_i_ln585_z;
  wire [6:0] mux_i_ln983_z;
  wire [15:0] mux_index_ln598_z;
  wire [32:0] mux_index_ln624_d;
  reg [15:0] mux_index_ln624_q;
  wire mux_index_ln624_sel;
  wire [15:0] mux_index_ln624_z;
  reg mux_index_ln951_q;
  wire [31:0] mux_index_ln951_z;
  wire [2:0] mux_j_ln290_z;
  wire [2:0] mux_j_ln316_z;
  wire [2:0] mux_j_ln328_z;
  wire [3:0] mux_j_ln356_d_0;
  wire mux_j_ln356_mux_0_sel;
  reg mux_j_ln356_q;
  wire [2:0] mux_j_ln356_z;
  wire [9:0] mux_kk_ln111_0_z;
  wire [9:0] mux_kk_ln111_z;
  wire [7:0] mux_kk_ln86_0_z;
  wire [7:0] mux_kk_ln86_z;
  wire [15:0] mux_loop_count_ln598_z;
  reg [15:0] mux_loop_count_ln624_q;
  wire [15:0] mux_loop_count_ln624_z;
  wire mux_lt_ln356_Z_0_v;
  wire mux_lt_ln356_Z_0_v_0;
  wire mux_lt_ln799_Z_0_v;
  wire [15:0] mux_max_ln290_z;
  wire [15:0] mux_max_ln310_z;
  wire [31:0] mux_memread_pow2_ln359_Z_0_mux_0_v;
  wire [31:0] mux_memread_pow2_ln359_Z_v;
  wire [3:0] mux_memread_rbm_predict_result_ln987_Q_v;
  wire mux_mti_ln59_0_0_d;
  wire mux_mti_ln59_0_0_sel;
  wire [6:0] mux_mti_ln59_0_1_d_0;
  wire mux_mti_ln59_0_1_mux_0_sel;
  wire mux_mti_ln59_0_8_d;
  wire mux_mti_ln59_0_8_sel;
  reg [8:0] mux_mti_ln59_0_q;
  wire [31:0] mux_mti_ln59_0_z;
  wire [31:0] mux_mti_ln59_z;
  wire [9:0] mux_mti_ln67_0_z;
  wire [9:0] mux_mti_ln67_z;
  wire [31:0] mux_mul_ln638_Z_0_mux_0_v;
  wire [31:0] mux_mul_ln638_Z_0_mux_1_v;
  wire [31:0] mux_mul_ln638_Z_v;
  wire [31:0] mux_mul_ln971_Z_v;
  wire [9:0] mux_mult_ln195_Z_v;
  wire [9:0] mux_mult_ln665_Z_0_mux_0_v;
  wire [9:0] mux_mult_ln665_Z_v;
  wire [31:0] mux_mux_dma_index_ln637_Z_27_mux_0_v;
  wire [31:0] mux_mux_dma_index_ln637_Z_27_v_1;
  wire mux_mux_h_ln799_Z_0_v;
  wire mux_mux_i_0_ln659_Z_0_v;
  wire [8:0] mux_mux_i_ln585_Z_v;
  wire [15:0] mux_mux_index_ln624_Z_0_mux_0_v;
  wire [15:0] mux_mux_index_ln624_Z_v;
  wire mux_mux_index_ln951_Z_0_v;
  wire mux_mux_j_ln356_Z_0_v;
  wire mux_mux_j_ln356_Z_0_v_0;
  wire [15:0] mux_mux_loop_count_ln624_Z_0_mux_0_v;
  wire [15:0] mux_mux_loop_count_ln624_Z_v;
  wire mux_mux_user_ln745_Z_0_v;
  wire [63:0] mux_mux_visible_unit_ln356_Z_0_mux_0_v;
  wire [63:0] mux_mux_visible_unit_ln356_Z_128_mux_0_v;
  wire [63:0] mux_mux_visible_unit_ln356_Z_128_v_1;
  wire [63:0] mux_mux_visible_unit_ln356_Z_192_mux_0_v;
  wire [63:0] mux_mux_visible_unit_ln356_Z_192_v_1;
  wire [63:0] mux_mux_visible_unit_ln356_Z_256_mux_0_v;
  wire [63:0] mux_mux_visible_unit_ln356_Z_256_v_1;
  wire [63:0] mux_mux_visible_unit_ln356_Z_320_mux_0_v;
  wire [63:0] mux_mux_visible_unit_ln356_Z_320_v_1;
  wire [63:0] mux_mux_visible_unit_ln356_Z_384_mux_0_v;
  wire [63:0] mux_mux_visible_unit_ln356_Z_384_v_1;
  wire [52:0] mux_mux_visible_unit_ln356_Z_448_mux_0_v;
  wire [52:0] mux_mux_visible_unit_ln356_Z_448_v_1;
  wire [63:0] mux_mux_visible_unit_ln356_Z_64_mux_0_v;
  wire [63:0] mux_mux_visible_unit_ln356_Z_64_v_1;
  wire [63:0] mux_mux_visible_unit_ln356_Z_v;
  wire [63:0] mux_mux_visible_unit_ln745_Z_128_v_0;
  wire [63:0] mux_mux_visible_unit_ln745_Z_192_v_0;
  wire [63:0] mux_mux_visible_unit_ln745_Z_256_v_0;
  wire [63:0] mux_mux_visible_unit_ln745_Z_320_v_0;
  wire [63:0] mux_mux_visible_unit_ln745_Z_384_v_0;
  wire [52:0] mux_mux_visible_unit_ln745_Z_448_v_0;
  wire [63:0] mux_mux_visible_unit_ln745_Z_64_v_0;
  wire [63:0] mux_mux_visible_unit_ln745_Z_v;
  wire [31:0] mux_num_adj_ln51_z;
  wire [159:0] mux_pow2_ln282_z;
  wire [159:0] mux_pow2_ln328_z;
  wire [63:0] mux_predict_vector_ln471_0_100_d_0;
  wire [9:0] mux_predict_vector_ln471_0_101_d_0;
  wire mux_predict_vector_ln471_0_111_d;
  wire [30:0] mux_predict_vector_ln471_0_112_d_0;
  wire [7:0] mux_predict_vector_ln471_0_144_d_0;
  wire [1:0] mux_predict_vector_ln471_0_152_d_0;
  wire [6:0] mux_predict_vector_ln471_0_154_d_0;
  wire [63:0] mux_predict_vector_ln471_0_223_d_0;
  wire [12:0] mux_predict_vector_ln471_0_287_d_0;
  wire [31:0] mux_predict_vector_ln471_0_300_d_0;
  wire [3:0] mux_predict_vector_ln471_0_332_d_0;
  wire [31:0] mux_predict_vector_ln471_0_336_d_0;
  wire mux_predict_vector_ln471_0_368_d;
  wire [1:0] mux_predict_vector_ln471_0_369_d_0;
  wire [1:0] mux_predict_vector_ln471_0_371_d_0;
  wire [16:0] mux_predict_vector_ln471_0_373_d_0;
  wire [15:0] mux_predict_vector_ln471_0_389_d_0;
  wire [15:0] mux_predict_vector_ln471_0_406_d_0;
  wire [6:0] mux_predict_vector_ln471_0_422_d_0;
  wire [9:0] mux_predict_vector_ln471_0_429_d_0;
  wire [5:0] mux_predict_vector_ln471_0_430_d_0;
  wire [1:0] mux_predict_vector_ln471_0_445_d_0;
  wire [13:0] mux_predict_vector_ln471_0_447_d_0;
  wire [2:0] mux_predict_vector_ln471_0_461_d_0;
  wire [9:0] mux_predict_vector_ln471_0_464_d_0;
  wire [6:0] mux_predict_vector_ln471_0_474_d_0;
  wire [5:0] mux_predict_vector_ln471_0_475_d_0;
  wire [14:0] mux_predict_vector_ln471_0_487_d_0;
  wire [37:0] mux_predict_vector_ln471_0_62_d_0;
  reg [500:0] mux_predict_vector_ln471_0_q;
  wire [63:0] mux_quotient_ln51_z;
  wire [6:0] mux_rbm_0_cmos32soi_sigmoid_ln205_sigmoid_out_0_mux_0_v;
  wire [6:0] mux_rbm_0_cmos32soi_sigmoid_ln205_sigmoid_out_v;
  wire [15:0] mux_read_rbm_num_loops_ln556_Z_0_mux_0_v;
  wire [15:0] mux_read_rbm_num_loops_ln556_Z_0_mux_1_v;
  wire [15:0] mux_read_rbm_num_loops_ln556_Z_v;
  wire [15:0] mux_read_rbm_num_movies_ln945_Z_0_mux_0_v;
  wire [15:0] mux_read_rbm_num_movies_ln945_Z_v;
  wire [15:0] mux_read_rbm_num_testusers_ln554_Z_0_mux_0_v;
  wire [15:0] mux_read_rbm_num_testusers_ln554_Z_0_mux_1_v;
  wire [15:0] mux_read_rbm_num_testusers_ln554_Z_v;
  wire [15:0] mux_read_rbm_num_testusers_ln944_Z_0_mux_0_v;
  wire [15:0] mux_read_rbm_num_testusers_ln944_Z_v;
  wire [15:0] mux_read_rbm_num_users_ln555_Z_0_mux_0_v;
  wire [15:0] mux_read_rbm_num_users_ln555_Z_0_mux_1_v;
  wire [15:0] mux_read_rbm_num_users_ln555_Z_v;
  wire [15:0] mux_read_rbm_num_visible_ln553_Z_0_mux_0_v;
  wire [15:0] mux_read_rbm_num_visible_ln553_Z_0_mux_1_v;
  wire [15:0] mux_read_rbm_num_visible_ln553_Z_v;
  wire [63:0] mux_rem_ln51_z;
  wire [2:0] mux_rem_ln58_11_d_0;
  wire mux_rem_ln58_11_mux_0_sel;
  wire [6:0] mux_rem_ln58_14_d_0;
  wire mux_rem_ln58_14_mux_0_sel;
  wire [5:0] mux_rem_ln58_15_d_0;
  wire mux_rem_ln58_15_mux_0_sel;
  wire [3:0] mux_rem_ln58_27_d_0;
  wire mux_rem_ln58_27_mux_0_sel;
  wire [2:0] mux_rem_ln58_31_d_0;
  wire [9:0] mux_rem_ln58_34_d_0;
  wire mux_rem_ln58_34_mux_0_sel;
  wire [1:0] mux_rem_ln58_44_d_0;
  wire mux_rem_ln58_46_d;
  wire mux_rem_ln58_46_sel;
  wire [1:0] mux_rem_ln58_47_d_0;
  wire mux_rem_ln58_47_mux_0_sel;
  wire [4:0] mux_rem_ln58_49_d_0;
  wire mux_rem_ln58_49_mux_0_sel;
  wire mux_rem_ln58_54_d;
  wire mux_rem_ln58_54_sel;
  wire [7:0] mux_rem_ln58_55_d_0;
  wire mux_rem_ln58_55_mux_0_sel;
  wire mux_rem_ln58_63_d;
  wire mux_rem_ln58_63_sel;
  wire [10:0] mux_rem_ln58_d;
  reg [63:0] mux_rem_ln58_q;
  wire [63:0] mux_rem_ln58_z;
  wire [63:0] mux_sumOfpow2_ln328_z;
  wire [15:0] mux_sum_ln191_z;
  wire [15:0] mux_sum_ln198_z;
  reg mux_sum_ln236_14_q;
  wire [15:0] mux_sum_ln236_z;
  wire [15:0] mux_sum_ln294_z;
  wire [15:0] mux_sum_ln302_z;
  wire mux_ternaryMux_ln629_0_Z_0_v;
  wire mux_ternaryMux_ln629_0_Z_0_v_0;
  wire [31:0] mux_this__ln361_0_z;
  wire [63:0] mux_this__ln361_z;
  wire mux_this_ln361_0_2_0_d;
  wire mux_this_ln361_0_2_0_sel;
  wire [9:0] mux_this_ln361_0_2_1_d_0;
  wire mux_this_ln361_0_2_1_mux_0_sel;
  reg [10:0] mux_this_ln361_0_2_q;
  wire [5:0] mux_tmp_ln333_z;
  wire [41:0] mux_user_ln745_d_0;
  wire mux_user_ln745_mux_0_sel;
  reg mux_user_ln745_q;
  wire [31:0] mux_user_ln745_z;
  wire [63:0] mux_user_ln863_d_0;
  reg mux_user_ln863_q;
  wire [8:0] mux_v_ln191_z;
  wire [63:0] mux_v_ln282_d;
  reg [8:0] mux_v_ln282_q;
  wire mux_v_ln282_sel;
  wire [8:0] mux_v_ln282_z;
  wire [63:0] mux_v_ln388_d;
  reg [8:0] mux_v_ln388_q;
  wire [8:0] mux_v_ln706_z;
  wire [8:0] mux_v_ln766_z;
  wire [8:0] mux_v_ln792_z;
  wire [500:0] mux_visible_unit_ln282_z;
  wire [500:0] mux_visible_unit_ln356_z;
  wire [500:0] mux_visible_unit_ln733_z;
  wire [500:0] mux_visible_unit_ln745_z;
  wire [31:0] mux_xor_ln165_0_Z_v;
  wire ne_ln600_z;
  wire ne_ln772_z;
  wire ne_ln803_z;
  output [15:0] neg_A0;
  output [15:0] neg_A1;
  output neg_CE0;
  output neg_CE1;
  output neg_D0;
  input neg_Q1;
  output neg_WE0;
  reg [15:0] num_hidden;
  wire [15:0] num_hidden_d;
  reg [15:0] num_loops;
  wire [15:0] num_loops_d;
  reg [15:0] num_movies;
  wire [15:0] num_movies_d;
  reg [15:0] num_testusers;
  wire [15:0] num_testusers_d;
  reg [15:0] num_users;
  wire [15:0] num_users_d;
  reg [15:0] num_visible;
  wire [15:0] num_visible_d;
  wire or_and_0_ln186_Z_0_z;
  wire or_and_0_ln193_Z_0_z;
  wire or_and_0_ln284_Z_0_z;
  wire or_and_0_ln296_Z_0_z;
  wire or_and_0_ln587_Z_0_z;
  wire or_and_0_ln661_Z_0_z;
  wire or_and_0_ln985_Z_0_z;
  reg output_done;
  wire output_done_d;
  wire output_done_hold;
  reg output_start;
  wire output_start_d;
  wire output_start_hold;
  output [15:0] pos_A0;
  output [15:0] pos_A1;
  output pos_CE0;
  output pos_CE1;
  output pos_D0;
  input pos_Q1;
  output pos_WE0;
  reg predict_done;
  wire predict_done_d;
  reg predict_input_done;
  wire predict_input_done_d;
  wire predict_input_done_hold;
  output [6:0] predict_result_A0;
  output [6:0] predict_result_A1;
  output predict_result_CE0;
  output predict_result_CE1;
  output [3:0] predict_result_D0;
  input [3:0] predict_result_Q1;
  output predict_result_WE0;
  reg predict_start;
  wire predict_start_d;
  wire \rbm_0_cmos32soi_rbm_config_combinational.ctrlAnd_1_ln517_z ;
  wire \rbm_0_cmos32soi_rbm_config_combinational.ctrlOr_ln532_z ;
  wire \rbm_0_cmos32soi_rbm_config_combinational.write_rbm_num_testusers_ln525_en ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ACTIVATE_VISIBLE_PREDICT_ENERGY_UPDATE_for_begin_or_0 ;
  wire [15:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln176_0_z_0 ;
  wire [15:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln176_z_0 ;
  wire [6:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln229_z ;
  wire [8:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln236_z ;
  wire [16:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln238_z ;
  wire [15:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln244_z ;
  wire [63:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln271_0_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln281_reg_0_sel ;
  wire [63:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln281_z_0 ;
  wire [8:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln388_z ;
  wire [2:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln396_z ;
  wire [6:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln400_z ;
  wire [16:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln402_z ;
  wire [15:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln407_0_z ;
  wire [9:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln407_z ;
  wire [2:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln423_z ;
  wire [2:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln434_z ;
  wire [4:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln443_z ;
  wire [2:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln461_z ;
  wire [2:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln471_z ;
  wire [8:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z ;
  wire [6:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln51_z_0 ;
  wire [8:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln895_z ;
  wire [2:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln901_z ;
  wire [8:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln903_z ;
  wire [3:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln907_z ;
  wire [7:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln912_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln925_1_10_mux_0_sel ;
  wire [15:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln925_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.and_1_ln231_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.and_1_ln238_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.and_1_ln390_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.and_1_ln402_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.and_1_ln897_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.and_ln886_z ;
  wire [2:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.case_mux_tmp_ln439_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln231_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln238_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln242_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln390_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln396_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln402_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln423_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln434_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln461_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln471_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln51_z_0 ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln866_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln876_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln879_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln883_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln897_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln901_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln918_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln921_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln231_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln242_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln390_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln396_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln423_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln434_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln461_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln471_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln51_z_0 ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln847_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln866_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln876_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln879_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln883_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln897_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln901_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln918_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln921_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln229_0_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln236_0_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln242_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln388_0_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln396_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln400_0_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln423_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln434_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln461_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln51_z_0 ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln863_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln869_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln876_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln879_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln883_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln895_0_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln901_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln918_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln921_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln231_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln238_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln242_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln368_0_0_z_0 ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln368_0_z_0 ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln390_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln402_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln473_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln866_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln897_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.gt_ln856_z_0 ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln229_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln231_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln236_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln238_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln388_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln390_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln400_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln402_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln895_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln897_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.le_ln820_z_0 ;
  wire [31:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln229_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln236_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln388_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln396_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln400_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln423_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln434_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln461_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln51_z_0 ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln786_z_0 ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln895_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln901_z ;
  wire [31:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memread_pow2_ln463_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memread_rbm_edges_ln407_en ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memread_rbm_predict_vector_ln903_z ;
  wire [159:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z ;
  wire [500:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z ;
  wire [500:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z ;
  wire [500:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z ;
  wire [65:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mul_ln256_z ;
  wire [9:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mult_ln240_z ;
  wire [15:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mult_ln244_z ;
  wire [15:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mult_ln407_z ;
  wire [14:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_add_ln925_Z_1_v_0 ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_count_ln895_Z_7_tag_sel ;
  wire [7:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_count_ln895_z ;
  wire [31:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z ;
  wire [31:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_expectation_ln461_z ;
  wire [6:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_h_ln229_z ;
  wire [6:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_i_ln51_z_0 ;
  wire [8:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_i_ln895_z ;
  wire [2:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln396_z ;
  wire [2:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln423_z ;
  wire [2:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln434_z ;
  wire [2:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln461_z ;
  wire [2:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln471_z ;
  wire [2:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln901_z ;
  wire [15:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_max_ln396_z ;
  wire [15:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_max_ln417_z ;
  wire [9:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mult_ln240_Z_v ;
  wire [63:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_128_v_0 ;
  wire [63:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_192_v_0 ;
  wire [63:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_256_v_0 ;
  wire [63:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_320_v_0 ;
  wire [63:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_384_v_0 ;
  wire [52:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_448_v_0 ;
  wire [63:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_64_v_0 ;
  wire [63:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_v ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_user_ln863_Z_0_v ;
  wire [31:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_num_adj_ln51_z_0 ;
  wire [159:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_pow2_0_ln388_z ;
  wire [159:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_pow2_0_ln434_z ;
  wire [500:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z ;
  wire [500:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_368_sel ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_369_mux_0_sel ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_371_mux_0_sel ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_373_mux_0_sel ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_406_mux_0_sel ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_422_mux_0_sel ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_447_mux_0_sel ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_461_mux_0_sel ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_464_mux_0_sel ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_474_mux_0_sel ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_475_mux_0_sel ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_487_mux_0_sel ;
  wire [500:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_z ;
  wire [500:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z ;
  wire [500:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln863_z ;
  wire [3:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_prediction_ln901_z ;
  wire [3:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_prediction_ln905_z ;
  wire [63:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_quotient_ln51_z_0 ;
  wire [63:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_rem_ln51_z_0 ;
  wire [63:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_rem_ln58_z_0 ;
  wire [63:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_sumOfpow2_ln434_z ;
  wire [15:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_sum_ln242_z ;
  wire [15:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_sum_ln400_z ;
  wire [15:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_sum_ln409_z ;
  wire [31:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_this__ln361_0_z_0 ;
  wire [63:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_this__ln361_z_0 ;
  wire [5:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_user_ln863_mux_0_sel ;
  wire [15:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_user_ln863_z ;
  wire [8:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_v_ln236_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_v_ln388_sel ;
  wire [8:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_v_ln388_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.or_and_0_ln231_Z_0_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.or_and_0_ln238_Z_0_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.or_and_0_ln390_Z_0_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.or_and_0_ln402_Z_0_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.or_and_0_ln897_Z_0_z ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.predict_done_hold ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.predict_start_hold ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.rbm_0_cmos32soi_round_ln469_round_out_sel ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.read_rbm_num_testusers_ln850_sel ;
  wire [15:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.sub_ln196_0_z_0 ;
  wire [14:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.sub_ln196_z_0 ;
  wire [63:0] \rbm_0_cmos32soi_rbm_predict_rbm_combinational.sub_ln301_z_0 ;
  wire \rbm_0_cmos32soi_rbm_predict_rbm_combinational.xor_ln887_z ;
  wire [3:0] rbm_0_cmos32soi_round__ln469_z;
  wire [3:0] rbm_0_cmos32soi_round_ln469_round_out_d;
  reg [3:0] rbm_0_cmos32soi_round_ln469_round_out_q;
  wire [6:0] rbm_0_cmos32soi_sigmoid_ln205_z;
  wire [6:0] rbm_0_cmos32soi_sigmoid_ln250_z;
  input rd_grant;
  output [31:0] rd_index;
  reg [31:0] rd_index;
  wire [31:0] rd_index_d;
  wire rd_index_hold;
  output [31:0] rd_length;
  reg [31:0] rd_length;
  wire [31:0] rd_length_d;
  output rd_request;
  reg rd_request;
  wire rd_request_d;
  wire rd_request_hold;
  wire rd_request_sel;
  wire rd_request_sel_0;
  reg [15:0] read_rbm_num_hidden_ln688_q;
  reg [15:0] read_rbm_num_hidden_ln852_q;
  reg [15:0] read_rbm_num_loops_ln556_q;
  reg [15:0] read_rbm_num_loops_ln690_q;
  reg [15:0] read_rbm_num_movies_ln945_q;
  reg [15:0] read_rbm_num_testusers_ln554_q;
  wire [63:0] read_rbm_num_testusers_ln850_d;
  reg [15:0] read_rbm_num_testusers_ln850_q;
  wire [63:0] read_rbm_num_testusers_ln944_d;
  reg [15:0] read_rbm_num_testusers_ln944_q;
  wire read_rbm_num_testusers_ln944_sel;
  reg [15:0] read_rbm_num_users_ln555_q;
  reg [15:0] read_rbm_num_users_ln689_q;
  wire [63:0] read_rbm_num_visible_ln553_d;
  reg [15:0] read_rbm_num_visible_ln553_q;
  wire read_rbm_num_visible_ln553_sel;
  wire [63:0] read_rbm_num_visible_ln687_d;
  reg [15:0] read_rbm_num_visible_ln687_q;
  wire read_rbm_num_visible_ln687_sel;
  reg [15:0] read_rbm_num_visible_ln851_q;
  input rst;
  reg [2:0] state_rbm_0_cmos32soi_rbm_config;
  wire [2:0] state_rbm_0_cmos32soi_rbm_config_next;
  reg [15:0] state_rbm_0_cmos32soi_rbm_load;
  wire [15:0] state_rbm_0_cmos32soi_rbm_load_next;
  reg [38:0] state_rbm_0_cmos32soi_rbm_predict_rbm;
  wire [38:0] state_rbm_0_cmos32soi_rbm_predict_rbm_next;
  reg [6:0] state_rbm_0_cmos32soi_rbm_store;
  wire [6:0] state_rbm_0_cmos32soi_rbm_store_next;
  reg [94:0] state_rbm_0_cmos32soi_rbm_train_rbm;
  wire [94:0] state_rbm_0_cmos32soi_rbm_train_rbm_next;
  wire [15:0] sub_ln196_0_0_z;
  wire sub_ln196_0_1_d;
  reg sub_ln196_0_1_q;
  wire sub_ln196_0_1_sel;
  wire [14:0] sub_ln196_0_z;
  wire [7:0] sub_ln196_z;
  wire [63:0] sub_ln301_z;
  wire [9:0] sub_ln69_0_z;
  wire [9:0] sub_ln69_z;
  wire ternaryMux_ln624_0_z;
  reg ternaryMux_ln629_0_q;
  wire ternaryMux_ln629_0_z;
  wire ternaryMux_ln781_0_z;
  wire ternaryMux_ln808_0_z;
  wire ternaryMux_ln817_0_z;
  wire ternaryMux_ln821_0_z;
  reg train_done;
  wire train_done_d;
  reg train_input_done;
  wire train_input_done_d;
  wire train_input_done_hold;
  reg train_start;
  wire train_start_d;
  wire train_start_hold;
  wire unary_nor_ln817_z;
  wire unary_nor_ln95_z;
  wire unary_or_ln781_z;
  output [2:0] visibleEnergies_A0;
  output [2:0] visibleEnergies_A1;
  output [2:0] visibleEnergies_A2;
  output [2:0] visibleEnergies_A3;
  output visibleEnergies_CE0;
  output visibleEnergies_CE1;
  output visibleEnergies_CE2;
  output visibleEnergies_CE3;
  output [15:0] visibleEnergies_D0;
  output [15:0] visibleEnergies_D1;
  input [15:0] visibleEnergies_Q2;
  input [15:0] visibleEnergies_Q3;
  output visibleEnergies_WE0;
  output visibleEnergies_WE1;
  wire visibleEnergies_bridge0_rtl_CE_en;
  wire [15:0] visibleEnergies_bridge0_rtl_d;
  wire visibleEnergies_bridge1_rtl_CE_en;
  wire [15:0] visibleEnergies_bridge1_rtl_d;
  wire visibleEnergies_bridge2_rtl_CE_en;
  wire [15:0] visibleEnergies_bridge2_rtl_Q;
  wire [2:0] visibleEnergies_bridge2_rtl_a;
  wire visibleEnergies_bridge3_rtl_CE_en;
  wire [15:0] visibleEnergies_bridge3_rtl_Q;
  wire [2:0] visibleEnergies_bridge3_rtl_a;
  input wr_grant;
  output [31:0] wr_index;
  reg [31:0] wr_index;
  wire [31:0] wr_index_d;
  output [31:0] wr_length;
  reg [31:0] wr_length;
  wire [31:0] wr_length_d;
  output wr_request;
  reg wr_request;
  wire wr_request_d;
  wire wr_request_hold;
  wire write_rbm_data_out_data_ln274_en;
  wire [30:0] xor_ln101_0_z;
  wire [30:0] xor_ln101_z;
  wire [30:0] xor_ln125_0_z;
  wire [30:0] xor_ln125_z;
  wire [30:0] xor_ln142_0_z;
  wire [30:0] xor_ln142_z;
  wire [17:0] xor_ln157_0_z;
  wire [8:0] xor_ln157_z;
  wire [12:0] xor_ln160_0_z;
  wire [5:0] xor_ln160_z;
  wire [10:0] xor_ln163_0_z;
  wire [4:0] xor_ln163_z;
  wire xor_ln165_0_z;
  wire xor_ln165_10_z;
  wire xor_ln165_13_z;
  wire xor_ln165_1_z;
  wire xor_ln165_3_z;
  wire xor_ln165_6_z;
  wire xor_ln165_8_z;
  wire xor_ln165_9_z;
  wire [5:0] xor_ln165_z;
  wire xor_ln654_z;
  wire [1:0] xor_ln73_0_z;
  wire [1:0] xor_ln73_z;
  wire xor_ln758_z;
  assign add_ln638_z = mul_ln636_z + mul_ln638_q;
  assign add_ln669_z = read_rbm_num_visible_ln553_q[9:0] + mult_ln665_z;
  wire [6:0] fangyuan1;
  assign fangyuan1 = { mux_predict_vector_ln471_0_q[435:430], mux_predict_vector_ln471_0_q[422] };
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln407_0_z = mux_predict_vector_ln471_0_q[404:389] + fangyuan1;
  wire [63:0] fangyuan2;
  assign fangyuan2 = { mux_predict_vector_ln471_0_q[61:0], add_ln281_reg_0_0 };
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln281_z_0 = fangyuan2 + mux_predict_vector_ln471_0_q[367:336];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln238_z = num_visible + 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln402_z = num_hidden + 1'b1;
  wire [15:0] fangyuan3;
  assign fangyuan3 = { edges_bridge1_rtl_Q[7], edges_bridge1_rtl_Q[7], edges_bridge1_rtl_Q[7], edges_bridge1_rtl_Q[7], edges_bridge1_rtl_Q[7], edges_bridge1_rtl_Q[7], edges_bridge1_rtl_Q[7], edges_bridge1_rtl_Q[7], edges_bridge1_rtl_Q };
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln176_0_z_0 = mux_predict_vector_ln471_0_q[421:406] + fangyuan3;
  wire [15:0] fangyuan4;
  assign fangyuan4 = { mux_predict_vector_ln471_0_q[101], mux_sum_ln236_14_q, mux_predict_vector_ln471_0_q[500:487] };
  wire [15:0] fangyuan5;
  assign fangyuan5 = { edges_bridge1_rtl_Q[7], edges_bridge1_rtl_Q[7], edges_bridge1_rtl_Q[7], edges_bridge1_rtl_Q[7], edges_bridge1_rtl_Q[7], edges_bridge1_rtl_Q[7], edges_bridge1_rtl_Q[7], edges_bridge1_rtl_Q[7], edges_bridge1_rtl_Q };
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln176_z_0 = fangyuan4 + fangyuan5;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln443_z = visibleEnergies_bridge2_rtl_Q[5:1] + 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln912_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_count_ln895_z + 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln229_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_h_ln229_z + 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln400_z = mux_h_ln400_z + 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln51_z_0 = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_i_ln51_z_0 + 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln895_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_i_ln895_z + 3'b101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln423_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln423_z + 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln396_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln396_z + 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln407_z = mux_v_ln388_q + \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln396_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln434_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln434_z + 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln461_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln461_z + 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln471_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln471_z + 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z = mux_v_ln388_q + \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln471_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln901_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln901_z + 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln907_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln901_z + 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln903_z = mux_predict_vector_ln471_0_q[120:112] + \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln901_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln236_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_v_ln236_z + 1'b1;
  assign add_ln240_z = mux_predict_vector_ln471_0_q[473:464] + \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_v_ln236_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln925_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_user_ln863_z + 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln388_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_v_ln388_z + 3'b101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln244_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mult_ln244_z + mux_predict_vector_ln471_0_q[480:474];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln271_0_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_this__ln361_z_0 + _00350_[0];
  assign add_ln271_z_0 = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mul_ln256_z [65:34] + mux_predict_vector_ln471_0_q[96:65];
  assign add_ln983_z = mux_i_ln983_z + 1'b1;
  assign add_ln974_z = mux_index_ln951_z + 1'b1;
  wire [6:0] fangyuan6;
  assign fangyuan6 = { memwrite_rbm_visible_unit_ln365_q[109:104], memwrite_rbm_visible_unit_ln365_q[96] };
  assign add_ln300_0_z = memwrite_rbm_visible_unit_ln365_q[78:63] + fangyuan6;
  assign add_ln281_z = add_ln281_q + memwrite_rbm_visible_unit_ln365_q[41:10];
  wire [15:0] fangyuan7;
  assign fangyuan7 = { edges_bridge2_rtl_Q[7], edges_bridge2_rtl_Q[7], edges_bridge2_rtl_Q[7], edges_bridge2_rtl_Q[7], edges_bridge2_rtl_Q[7], edges_bridge2_rtl_Q[7], edges_bridge2_rtl_Q[7], edges_bridge2_rtl_Q[7], edges_bridge2_rtl_Q };
  assign add_ln176_1_z = memwrite_rbm_visible_unit_ln365_q[95:80] + fangyuan7;
  assign add_ln176_z = edges_bridge2_rtl_Q + 1'b1;
  wire [15:0] fangyuan8;
  assign fangyuan8 = { edges_bridge2_rtl_Q[7], edges_bridge2_rtl_Q[7], edges_bridge2_rtl_Q[7], edges_bridge2_rtl_Q[7], edges_bridge2_rtl_Q[7], edges_bridge2_rtl_Q[7], edges_bridge2_rtl_Q[7], edges_bridge2_rtl_Q[7], edges_bridge2_rtl_Q };
  assign add_ln176_0_z = memwrite_rbm_visible_unit_ln365_q[171:156] + fangyuan8;
  wire [9:0] fangyuan9;
  assign fangyuan9 = { mux_mti_ln59_0_q[8], add_ln271_q[21], mux_mti_ln59_0_q[7:0] };
  assign add_ln75_z = mul_ln74_z + fangyuan9;
  wire [9:0] fangyuan10;
  assign fangyuan10 = { mux_mti_ln59_0_q[8], mux_this_ln361_0_2_q[0], mux_mti_ln59_0_q[7:0] };
  assign add_ln75_0_z = mul_ln74_0_z + fangyuan10;
  assign add_ln339_z = visibleEnergies_bridge3_rtl_Q[5:1] + 1'b1;
  assign add_ln153_0_z = mux_mti_ln59_0_z + 1'b1;
  assign add_ln153_z = mux_mti_ln59_z + 1'b1;
  assign add_ln191_z = mux_v_ln191_z + 1'b1;
  assign add_ln195_z = mult_ln195_q + mux_v_ln191_z;
  assign add_ln766_z = mux_v_ln766_z + 1'b1;
  assign add_ln770_z = mult_ln195_q + mux_v_ln766_z;
  assign add_ln706_z = mux_v_ln706_z + 1'b1;
  assign add_ln711_z = mux_h_ln711_z + 1'b1;
  assign add_ln715_1_z = memwrite_rbm_visible_unit_ln365_q[292:277] + mux_h_ln711_z;
  assign add_ln316_z = mux_j_ln316_z + 1'b1;
  assign add_ln290_z = mux_j_ln290_z + 1'b1;
  assign add_ln300_z = mux_v_ln282_q + mux_j_ln290_z;
  assign add_ln328_z = mux_j_ln328_z + 1'b1;
  assign add_ln775_z = mux_h_ln775_z + 1'b1;
  assign add_ln781_z = memwrite_rbm_visible_unit_ln365_q[238:223] + mux_h_ln775_z;
  assign add_ln811_z = memwrite_rbm_visible_unit_ln365_q[137:122] + mux_h_ln799_z;
  assign add_ln799_z = mux_h_ln799_z + 1'b1;
  assign add_ln294_z = mux_h_ln294_z + 1'b1;
  assign add_ln117_z = mux_kk_ln111_z + 10'b1100011101;
  assign add_ln114_z = mux_kk_ln111_z + 1'b1;
  assign add_ln117_0_z = mux_kk_ln111_0_z + 10'b1100011101;
  assign add_ln114_0_z = mux_kk_ln111_0_z + 1'b1;
  assign add_ln89_z = mux_kk_ln86_z + 1'b1;
  assign add_ln92_z = mux_kk_ln86_z + 9'b110001101;
  assign add_ln86_z = mux_kk_ln86_z + 1'b1;
  assign add_ln89_0_z = mux_kk_ln86_0_z + 1'b1;
  assign add_ln92_0_z = mux_kk_ln86_0_z + 9'b110001101;
  assign add_ln86_0_z = mux_kk_ln86_0_z + 1'b1;
  assign add_ln67_z = mux_mti_ln67_z + 1'b1;
  assign add_ln67_0_z = mux_mti_ln67_0_z + 1'b1;
  assign add_ln836_z = mux_current_loop_ln733_z + 1'b1;
  assign add_ln184_z = mux_h_ln184_z + 1'b1;
  assign add_ln51_z = mux_i_ln51_z + 1'b1;
  assign add_ln356_z = mux_j_ln356_z + 1'b1;
  assign add_ln365_z = mux_v_ln282_q + mux_j_ln356_z;
  assign add_ln792_z = mux_v_ln792_z + 1'b1;
  assign add_ln796_z = mult_ln195_q + mux_v_ln792_z;
  assign add_ln745_z = mux_user_ln745_z + 1'b1;
  assign add_ln282_z = mux_v_ln282_z + 3'b101;
  assign add_ln200_z = mult_ln200_z + mux_rem_ln58_q[20:14];
  assign add_ln271_z = mux_this__ln361_z + _00351_[0];
  assign add_ln566_z = num_movies + num_movies[15:2];
  assign add_ln626_z = mux_loop_count_ln598_z + 1'b1;
  assign add_ln623_z = mux_index_ln598_z + 1'b1;
  assign add_ln585_z = mux_i_ln585_z + 1'b1;
  assign add_ln659_z = mux_i_0_ln659_z + 1'b1;
  assign add_ln665_z = mult_ln665_q + mux_i_0_ln659_z;
  assign and_1_ln661_z = if_ln661_z & lt_ln659_z;
  assign ctrlAnd_1_ln587_z = and_1_ln587_z & ctrlOr_ln585_0_z;
  assign ctrlAnd_0_ln587_z = or_and_0_ln587_Z_0_z & ctrlOr_ln585_0_z;
  assign ctrlAnd_1_ln661_z = and_1_ln661_z & ctrlOr_ln659_0_z;
  assign ctrlAnd_0_ln661_z = or_and_0_ln661_Z_0_z & ctrlOr_ln659_0_z;
  assign and_ln653_z = read_rbm_num_users_ln555_q[0] & mux_loop_count_ln624_z[0];
  assign ternaryMux_ln629_0_z = eq_ln629_z & eq_ln629_0_z;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln242_z = mux_predict_vector_ln471_0_q[111] & state_rbm_0_cmos32soi_rbm_predict_rbm[37];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.and_ln886_z = num_users[0] & num_loops[0];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln897_z = mux_predict_vector_ln471_0_q[153] & state_rbm_0_cmos32soi_rbm_predict_rbm[9];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln396_z = mux_predict_vector_ln471_0_q[405] & state_rbm_0_cmos32soi_rbm_predict_rbm[16];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln423_z = mux_predict_vector_ln471_0_q[463] & state_rbm_0_cmos32soi_rbm_predict_rbm[20];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln434_z = mux_predict_vector_ln471_0_q[335] & state_rbm_0_cmos32soi_rbm_predict_rbm[23];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln471_z = lt_ln471_q & state_rbm_0_cmos32soi_rbm_predict_rbm[28];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln51_z_0 = mux_predict_vector_ln471_0_q[139] & state_rbm_0_cmos32soi_rbm_predict_rbm[26];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln897_z = mux_predict_vector_ln471_0_q[152] & state_rbm_0_cmos32soi_rbm_predict_rbm[9];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln901_z = mux_predict_vector_ln471_0_q[147] & state_rbm_0_cmos32soi_rbm_predict_rbm[13];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memread_rbm_edges_ln407_en = memread_rbm_hidden_unit_ln405_Q_0_tag_0 & state_rbm_0_cmos32soi_rbm_predict_rbm[30];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln847_z = init_done & state_rbm_0_cmos32soi_rbm_predict_rbm[0];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln876_z = predict_input_done & state_rbm_0_cmos32soi_rbm_predict_rbm[3];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln876_z = _00353_ & state_rbm_0_cmos32soi_rbm_predict_rbm[3];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln879_z = _00353_ & state_rbm_0_cmos32soi_rbm_predict_rbm[4];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln879_z = predict_input_done & state_rbm_0_cmos32soi_rbm_predict_rbm[4];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln883_z = output_done & state_rbm_0_cmos32soi_rbm_predict_rbm[5];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln883_z = _00354_ & state_rbm_0_cmos32soi_rbm_predict_rbm[5];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln918_z = output_start & state_rbm_0_cmos32soi_rbm_predict_rbm[10];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln918_z = _00355_ & state_rbm_0_cmos32soi_rbm_predict_rbm[10];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln921_z = _00355_ & state_rbm_0_cmos32soi_rbm_predict_rbm[11];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln921_z = output_start & state_rbm_0_cmos32soi_rbm_predict_rbm[11];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln242_z = _00356_ & state_rbm_0_cmos32soi_rbm_predict_rbm[37];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln396_z = _00357_ & state_rbm_0_cmos32soi_rbm_predict_rbm[16];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln423_z = _00358_ & state_rbm_0_cmos32soi_rbm_predict_rbm[20];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln434_z = _00359_ & state_rbm_0_cmos32soi_rbm_predict_rbm[23];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln471_z = _00360_ & state_rbm_0_cmos32soi_rbm_predict_rbm[28];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln51_z_0 = _00361_ & state_rbm_0_cmos32soi_rbm_predict_rbm[26];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln901_z = _00362_ & state_rbm_0_cmos32soi_rbm_predict_rbm[13];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln461_z = _00377_ & \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln51_z_0 ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln461_z = mux_predict_vector_ln471_0_q[99] & \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln51_z_0 ;
  assign memwrite_rbm_predict_result_ln910_en = _00378_ & \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln901_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.and_1_ln231_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln231_z & \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln229_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.and_1_ln402_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln402_z & \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln400_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.and_1_ln897_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln897_z & \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln895_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.and_1_ln238_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln238_z & \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln236_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln866_z = _00381_ & \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln863_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln866_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln866_z & \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln863_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.and_1_ln390_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln390_z & \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln388_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln231_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.and_1_ln231_z & \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln229_0_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln231_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.or_and_0_ln231_Z_0_z & \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln229_0_z ;
  assign ctrlAnd_1_ln402_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.and_1_ln402_z & \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln400_0_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln402_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.or_and_0_ln402_Z_0_z & \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln400_0_z ;
  assign ctrlAnd_1_ln238_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.and_1_ln238_z & \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln236_0_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln238_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.or_and_0_ln238_Z_0_z & \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln236_0_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln390_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.and_1_ln390_z & \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln388_0_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln390_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.or_and_0_ln390_Z_0_z & \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln388_0_z ;
  assign ctrlAnd_1_ln941_z = init_done & state_rbm_0_cmos32soi_rbm_store[0];
  assign ctrlAnd_0_ln941_z = _00352_ & state_rbm_0_cmos32soi_rbm_store[0];
  assign ctrlAnd_1_ln963_z = predict_done & state_rbm_0_cmos32soi_rbm_store[2];
  assign ctrlAnd_0_ln963_z = _00382_ & state_rbm_0_cmos32soi_rbm_store[2];
  assign ctrlAnd_1_ln966_z = _00382_ & state_rbm_0_cmos32soi_rbm_store[3];
  assign ctrlAnd_0_ln966_z = predict_done & state_rbm_0_cmos32soi_rbm_store[3];
  assign ctrlAnd_1_ln978_z = wr_grant & state_rbm_0_cmos32soi_rbm_store[4];
  assign ctrlAnd_0_ln978_z = _00383_ & state_rbm_0_cmos32soi_rbm_store[4];
  assign ctrlAnd_1_ln272_z = data_out_can_put_sig & ctrlOr_ln272_z;
  assign ctrlAnd_0_ln272_z = _00386_ & ctrlOr_ln272_z;
  assign and_1_ln985_z = if_ln985_z & lt_ln983_z;
  assign write_rbm_data_out_data_ln274_en = rst & ctrlAnd_1_ln272_z;
  assign ctrlAnd_1_ln985_z = and_1_ln985_z & ctrlOr_ln983_0_z;
  assign ctrlAnd_0_ln985_z = or_and_0_ln985_Z_0_z & ctrlOr_ln983_0_z;
  assign ctrlAnd_1_ln954_z = _00387_ & ctrlOr_ln951_z;
  assign ctrlAnd_0_ln954_z = eq_ln954_z & ctrlOr_ln951_z;
  assign ctrlAnd_0_ln198_z = memwrite_rbm_visible_unit_ln365_q[181] & state_rbm_0_cmos32soi_rbm_train_rbm[91];
  assign ctrlAnd_0_ln111_z = mux_rem_ln58_q[46] & state_rbm_0_cmos32soi_rbm_train_rbm[81];
  assign ctrlAnd_0_ln111_0_z = add_ln271_q[23] & state_rbm_0_cmos32soi_rbm_train_rbm[46];
  assign ctrlAnd_0_ln290_z = memwrite_rbm_visible_unit_ln365_q[79] & state_rbm_0_cmos32soi_rbm_train_rbm[22];
  assign ctrlAnd_0_ln316_z = mux_rem_ln58_q[13] & state_rbm_0_cmos32soi_rbm_train_rbm[26];
  assign ctrlAnd_0_ln328_z = memwrite_rbm_visible_unit_ln365_q[9] & state_rbm_0_cmos32soi_rbm_train_rbm[29];
  assign ctrlAnd_0_ln356_z = lt_ln356_q & state_rbm_0_cmos32soi_rbm_train_rbm[55];
  assign ctrlAnd_0_ln51_z = lt_ln51_q & state_rbm_0_cmos32soi_rbm_train_rbm[54];
  assign ctrlAnd_0_ln67_z = mux_rem_ln58_q[43] & state_rbm_0_cmos32soi_rbm_train_rbm[69];
  assign ctrlAnd_0_ln67_0_z = mux_this_ln361_0_2_q[10] & state_rbm_0_cmos32soi_rbm_train_rbm[34];
  assign ctrlAnd_0_ln713_z = memwrite_rbm_visible_unit_ln365_q[295] & state_rbm_0_cmos32soi_rbm_train_rbm[94];
  assign ctrlAnd_0_ln735_z = memwrite_rbm_visible_unit_ln365_q[267] & state_rbm_0_cmos32soi_rbm_train_rbm[3];
  assign ctrlAnd_0_ln775_z = memwrite_rbm_visible_unit_ln365_q[263] & state_rbm_0_cmos32soi_rbm_train_rbm[64];
  assign ctrlAnd_0_ln799_z = memwrite_rbm_visible_unit_ln365_q[147] & state_rbm_0_cmos32soi_rbm_train_rbm[19];
  assign ctrlAnd_0_ln86_z = mux_rem_ln58_q[54] & state_rbm_0_cmos32soi_rbm_train_rbm[75];
  assign ctrlAnd_0_ln86_0_z = add_ln271_q[63] & state_rbm_0_cmos32soi_rbm_train_rbm[40];
  assign ctrlAnd_1_ln772_z = memwrite_rbm_visible_unit_ln365_q[266] & state_rbm_0_cmos32soi_rbm_train_rbm[61];
  assign memread_rbm_edges_ln300_en = memread_rbm_hidden_unit_ln298_Q_0_tag_0 & state_rbm_0_cmos32soi_rbm_train_rbm[57];
  assign memwrite_rbm_mt_ln103_0_en = memread_rbm_mt_ln91_0_Q_0_tag_0 & state_rbm_0_cmos32soi_rbm_train_rbm[39];
  assign memwrite_rbm_mt_ln103_en = memread_rbm_mt_ln91_Q_0_tag_0 & state_rbm_0_cmos32soi_rbm_train_rbm[74];
  assign memwrite_rbm_mt_ln127_0_en = memread_rbm_mt_ln116_0_Q_0_tag_0 & state_rbm_0_cmos32soi_rbm_train_rbm[45];
  assign memwrite_rbm_mt_ln127_en = memread_rbm_mt_ln116_Q_0_tag_0 & state_rbm_0_cmos32soi_rbm_train_rbm[80];
  assign memwrite_rbm_mt_ln144_0_en = memread_rbm_mt_ln134_0_Q_0_tag_0 & state_rbm_0_cmos32soi_rbm_train_rbm[50];
  assign memwrite_rbm_mt_ln144_en = memread_rbm_mt_ln134_Q_0_tag_0 & state_rbm_0_cmos32soi_rbm_train_rbm[85];
  assign ctrlAnd_1_ln111_0_z = _00388_ & state_rbm_0_cmos32soi_rbm_train_rbm[46];
  assign ctrlAnd_1_ln86_0_z = _00389_ & state_rbm_0_cmos32soi_rbm_train_rbm[40];
  assign ctrlAnd_1_ln684_z = init_done & state_rbm_0_cmos32soi_rbm_train_rbm[0];
  assign ctrlAnd_1_ln750_z = train_input_done & state_rbm_0_cmos32soi_rbm_train_rbm[6];
  assign ctrlAnd_0_ln750_z = _00390_ & state_rbm_0_cmos32soi_rbm_train_rbm[6];
  assign ctrlAnd_1_ln753_z = _00390_ & state_rbm_0_cmos32soi_rbm_train_rbm[7];
  assign ctrlAnd_0_ln753_z = train_input_done & state_rbm_0_cmos32soi_rbm_train_rbm[7];
  assign ctrlAnd_0_ln772_z = _00391_ & state_rbm_0_cmos32soi_rbm_train_rbm[61];
  assign ctrlAnd_1_ln111_z = _00392_ & state_rbm_0_cmos32soi_rbm_train_rbm[81];
  assign ctrlAnd_1_ln198_z = _00393_ & state_rbm_0_cmos32soi_rbm_train_rbm[91];
  assign ctrlAnd_1_ln290_z = _00394_ & state_rbm_0_cmos32soi_rbm_train_rbm[22];
  assign ctrlAnd_1_ln316_z = _00395_ & state_rbm_0_cmos32soi_rbm_train_rbm[26];
  assign ctrlAnd_1_ln328_z = _00396_ & state_rbm_0_cmos32soi_rbm_train_rbm[29];
  assign ctrlAnd_1_ln356_z = _00397_ & state_rbm_0_cmos32soi_rbm_train_rbm[55];
  assign ctrlAnd_1_ln51_z = _00398_ & state_rbm_0_cmos32soi_rbm_train_rbm[54];
  assign ctrlAnd_1_ln67_z = _00399_ & state_rbm_0_cmos32soi_rbm_train_rbm[69];
  assign ctrlAnd_1_ln67_0_z = _00400_ & state_rbm_0_cmos32soi_rbm_train_rbm[34];
  assign ctrlAnd_1_ln713_z = _00401_ & state_rbm_0_cmos32soi_rbm_train_rbm[94];
  assign ctrlAnd_1_ln735_z = _00402_ & state_rbm_0_cmos32soi_rbm_train_rbm[3];
  assign ctrlAnd_1_ln775_z = _00403_ & state_rbm_0_cmos32soi_rbm_train_rbm[64];
  assign ctrlAnd_1_ln799_z = _00404_ & state_rbm_0_cmos32soi_rbm_train_rbm[19];
  assign ctrlAnd_1_ln86_z = _00405_ & state_rbm_0_cmos32soi_rbm_train_rbm[75];
  assign ternaryMux_ln781_0_z = memwrite_rbm_visible_unit_ln365_q[240] & hidden_unit_bridge3_rtl_Q;
  assign ternaryMux_ln808_0_z = hidden_unit_bridge3_rtl_Q & memwrite_rbm_visible_unit_ln365_q[138];
  assign memwrite_rbm_mt_ln129_0_en = _00406_ & state_rbm_0_cmos32soi_rbm_train_rbm[45];
  assign memwrite_rbm_mt_ln129_en = _00407_ & state_rbm_0_cmos32soi_rbm_train_rbm[80];
  assign memwrite_rbm_mt_ln146_0_en = _00408_ & state_rbm_0_cmos32soi_rbm_train_rbm[50];
  assign memwrite_rbm_mt_ln146_en = _00409_ & state_rbm_0_cmos32soi_rbm_train_rbm[85];
  assign memwrite_rbm_mt_ln105_0_en = _00410_ & state_rbm_0_cmos32soi_rbm_train_rbm[39];
  assign memwrite_rbm_mt_ln105_en = _00411_ & state_rbm_0_cmos32soi_rbm_train_rbm[74];
  assign ctrlAnd_1_ln711_z = _00428_ & ctrlAnd_1_ln713_z;
  assign ctrlAnd_0_ln711_z = memwrite_rbm_visible_unit_ln365_q[302] & ctrlAnd_1_ln713_z;
  assign and_1_ln62_0_z = _00429_ & ge_ln59_0_z;
  assign and_0_ln62_0_z = eq_ln62_z & ge_ln59_0_z;
  assign ctrlAnd_1_ln59_0_z = _00430_ & ctrlOr_ln356_z;
  assign ternaryMux_ln821_0_z = _00431_ & memread_rbm_neg_ln813_rtl_Q;
  assign \rbm_0_cmos32soi_rbm_config_combinational.ctrlAnd_1_ln517_z = conf_done & state_rbm_0_cmos32soi_rbm_config[1];
  assign \rbm_0_cmos32soi_rbm_config_combinational.write_rbm_num_testusers_ln525_en = rst & \rbm_0_cmos32soi_rbm_config_combinational.ctrlAnd_1_ln517_z ;
  assign and_ln757_z = read_rbm_num_users_ln689_q[0] & mux_current_loop_ln733_z[0];
  assign ternaryMux_ln817_0_z = memread_rbm_pos_ln812_rtl_Q & unary_nor_ln817_z;
  assign ctrlAnd_1_ln62_0_z = and_1_ln62_0_z & ctrlOr_ln356_z;
  assign ctrlAnd_0_ln62_0_z = and_0_ln62_0_z & ctrlOr_ln356_z;
  assign ctrlAnd_1_ln706_z = _00450_ & ctrlOr_ln711_z;
  assign ctrlAnd_0_ln706_z = memwrite_rbm_visible_unit_ln365_q[293] & ctrlOr_ln711_z;
  assign and_1_ln193_z = if_ln193_z & lt_ln191_z;
  assign ctrlAnd_1_ln777_z = _00451_ & ctrlOr_ln775_0_z;
  assign ctrlAnd_0_ln777_z = eq_ln777_z & ctrlOr_ln775_0_z;
  assign and_1_ln803_z = memwrite_rbm_visible_unit_ln365_q[140] & _00452_;
  assign ctrlAnd_0_ln801_z = eq_ln801_z & ctrlOr_ln799_0_z;
  assign and_0_ln803_z = _00453_ & _00452_;
  assign and_1_ln296_z = if_ln296_z & lt_ln294_z;
  assign and_1_ln186_z = if_ln186_z & lt_ln184_z;
  assign and_1_ln284_z = if_ln284_z & lt_ln282_z;
  assign ctrlAnd_1_ln193_z = and_1_ln193_z & ctrlOr_ln191_0_z;
  assign ctrlAnd_0_ln193_z = or_and_0_ln193_Z_0_z & ctrlOr_ln191_0_z;
  assign ctrlAnd_1_ln803_z = and_1_ln803_z & ctrlOr_ln799_0_z;
  assign ctrlAnd_0_ln803_z = and_0_ln803_z & ctrlOr_ln799_0_z;
  assign ctrlAnd_1_ln296_z = and_1_ln296_z & ctrlOr_ln294_0_z;
  assign ctrlAnd_0_ln296_z = or_and_0_ln296_Z_0_z & ctrlOr_ln294_0_z;
  assign ctrlAnd_1_ln186_z = and_1_ln186_z & ctrlOr_ln184_0_z;
  assign ctrlAnd_0_ln186_z = or_and_0_ln186_Z_0_z & ctrlOr_ln184_0_z;
  assign ctrlAnd_1_ln284_z = and_1_ln284_z & ctrlOr_ln282_0_z;
  assign ctrlAnd_0_ln284_z = or_and_0_ln284_Z_0_z & ctrlOr_ln282_0_z;
  assign ctrlAnd_1_ln708_z = _00454_ & ctrlOr_ln706_0_z;
  assign ctrlAnd_0_ln708_z = eq_ln708_z & ctrlOr_ln706_0_z;
  assign ctrlAnd_1_ln59_z = _00430_ & ctrlAnd_0_ln193_z;
  assign ctrlAnd_1_ln62_z = and_1_ln62_0_z & ctrlAnd_0_ln193_z;
  assign ctrlAnd_0_ln62_z = and_0_ln62_0_z & ctrlAnd_0_ln193_z;
  assign ctrlAnd_1_ln766_z = _00455_ & ctrlOr_ln772_z;
  assign ctrlAnd_0_ln766_z = memwrite_rbm_visible_unit_ln365_q[239] & ctrlOr_ln772_z;
  assign ctrlAnd_1_ln792_z = _00456_ & ctrlOr_ln799_z;
  assign ctrlAnd_0_ln792_z = memwrite_rbm_visible_unit_ln365_q[139] & ctrlOr_ln799_z;
  assign ctrlAnd_1_ln768_z = _00457_ & ctrlOr_ln766_0_z;
  assign ctrlAnd_0_ln768_z = eq_ln768_z & ctrlOr_ln766_0_z;
  assign ctrlAnd_1_ln794_z = _00458_ & ctrlOr_ln792_0_z;
  assign ctrlAnd_0_ln794_z = eq_ln794_z & ctrlOr_ln792_0_z;
  assign ctrlAnd_1_ln745_z = _00459_ & ctrlOr_ln745_z;
  assign ctrlAnd_0_ln745_z = lt_ln745_z & ctrlOr_ln745_z;
  assign ctrlAnd_1_ln237_z = data_in_valid & state_rbm_0_cmos32soi_rbm_load[10];
  assign ctrlAnd_0_ln237_z = _00460_ & state_rbm_0_cmos32soi_rbm_load[10];
  assign ctrlAnd_1_ln237_0_z = data_in_valid & state_rbm_0_cmos32soi_rbm_load[14];
  assign ctrlAnd_0_ln237_0_z = _00460_ & state_rbm_0_cmos32soi_rbm_load[14];
  assign ctrlAnd_1_ln550_z = init_done & state_rbm_0_cmos32soi_rbm_load[0];
  assign ctrlAnd_0_ln550_z = _00352_ & state_rbm_0_cmos32soi_rbm_load[0];
  assign ctrlAnd_1_ln570_z = train_done & state_rbm_0_cmos32soi_rbm_load[1];
  assign ctrlAnd_0_ln570_z = _00461_ & state_rbm_0_cmos32soi_rbm_load[1];
  assign ctrlAnd_1_ln575_z = rd_grant & state_rbm_0_cmos32soi_rbm_load[2];
  assign ctrlAnd_0_ln575_z = _00462_ & state_rbm_0_cmos32soi_rbm_load[2];
  assign ctrlAnd_1_ln604_z = train_start & state_rbm_0_cmos32soi_rbm_load[4];
  assign ctrlAnd_0_ln604_z = _00463_ & state_rbm_0_cmos32soi_rbm_load[4];
  assign ctrlAnd_1_ln607_z = _00463_ & state_rbm_0_cmos32soi_rbm_load[5];
  assign ctrlAnd_0_ln607_z = train_start & state_rbm_0_cmos32soi_rbm_load[5];
  assign ctrlAnd_1_ln614_z = predict_start & state_rbm_0_cmos32soi_rbm_load[12];
  assign ctrlAnd_0_ln614_z = _00464_ & state_rbm_0_cmos32soi_rbm_load[12];
  assign ctrlAnd_1_ln617_z = _00464_ & state_rbm_0_cmos32soi_rbm_load[13];
  assign ctrlAnd_0_ln617_z = predict_start & state_rbm_0_cmos32soi_rbm_load[13];
  assign ctrlAnd_1_ln644_z = train_done & state_rbm_0_cmos32soi_rbm_load[7];
  assign ctrlAnd_0_ln644_z = _00461_ & state_rbm_0_cmos32soi_rbm_load[7];
  assign ctrlAnd_1_ln649_z = rd_grant & state_rbm_0_cmos32soi_rbm_load[8];
  assign ctrlAnd_0_ln649_z = _00462_ & state_rbm_0_cmos32soi_rbm_load[8];
  assign ctrlAnd_1_ln569_z = _00467_ & ctrlAnd_1_ln550_z;
  assign ctrlAnd_0_ln569_z = eq_ln569_z & ctrlAnd_1_ln550_z;
  assign ctrlAnd_1_ln629_z = _00468_ & ctrlOr_ln600_z;
  assign ctrlAnd_0_ln629_z = ternaryMux_ln629_0_q & ctrlOr_ln600_z;
  assign ctrlAnd_1_ln600_z = _00469_ & ctrlOr_ln598_z;
  assign ctrlAnd_0_ln600_z = ne_ln600_z & ctrlOr_ln598_z;
  assign ternaryMux_ln624_0_z = eq_ln624_z & ne_ln600_z;
  assign ctrlAnd_1_ln643_z = _00470_ & ctrlAnd_1_ln629_z;
  assign ctrlAnd_0_ln643_z = eq_ln629_0_Z_0_tag_0 & ctrlAnd_1_ln629_z;
  assign and_1_ln587_z = if_ln587_z & lt_ln585_z;
  wire [3:0] fangyuan11;
  assign fangyuan11 = { ctrlOr_ln59_0_z, ctrlAnd_0_ln62_0_z, ctrlAnd_1_ln284_z, ctrlAnd_0_ln284_z };
  assign _00173_ = | fangyuan11;
  wire [3:0] fangyuan12;
  assign fangyuan12 = { ctrlOr_ln803_z, ctrlAnd_1_ln794_z, ctrlOr_ln733_z, ctrlOr_ln750_z };
  assign _00174_ = | fangyuan12;
  wire [3:0] fangyuan13;
  assign fangyuan13 = { ctrlOr_ln803_z, ctrlAnd_0_ln803_z, ctrlOr_ln733_z, ctrlOr_ln750_z };
  assign _00175_ = | fangyuan13;
  wire [3:0] fangyuan14;
  assign fangyuan14 = { ctrlOr_ln803_z, ctrlAnd_0_ln803_z, ctrlAnd_1_ln794_z, ctrlOr_ln750_z };
  assign _00176_ = | fangyuan14;
  wire [3:0] fangyuan15;
  assign fangyuan15 = { ctrlOr_ln803_z, ctrlAnd_0_ln803_z, ctrlAnd_1_ln794_z, ctrlOr_ln733_z };
  assign _00177_ = | fangyuan15;
  wire [1:0] fangyuan16;
  assign fangyuan16 = { ctrlAnd_1_ln794_z, ctrlOr_ln733_z };
  assign _00178_ = | fangyuan16;
  wire [1:0] fangyuan17;
  assign fangyuan17 = { ctrlAnd_1_ln794_z, ctrlOr_ln750_z };
  assign _00179_ = | fangyuan17;
  wire [1:0] fangyuan18;
  assign fangyuan18 = { memwrite_rbm_visible_unit_ln369_sel, ctrlOr_ln750_z };
  assign _00181_ = | fangyuan18;
  wire [1:0] fangyuan19;
  assign fangyuan19 = { ctrlOr_ln328_z, mux_v_ln282_sel };
  assign _00182_ = | fangyuan19;
  wire [1:0] fangyuan20;
  assign fangyuan20 = { ctrlOr_ln711_0_z, ctrlAnd_1_ln708_z };
  assign _00183_ = | fangyuan20;
  wire [1:0] fangyuan21;
  assign fangyuan21 = { ctrlOr_ln711_0_z, ctrlOr_ln706_z };
  assign _00184_ = | fangyuan21;
  wire [3:0] fangyuan22;
  assign fangyuan22 = { ctrlAnd_0_ln198_z, ctrlAnd_1_ln193_z, ctrlAnd_0_ln62_z, ctrlOr_ln62_z };
  assign _00188_ = | fangyuan22;
  wire [3:0] fangyuan23;
  assign fangyuan23 = { ctrlAnd_0_ln198_z, ctrlAnd_1_ln193_z, ctrlOr_ln59_z, ctrlOr_ln62_z };
  assign _00189_ = | fangyuan23;
  wire [3:0] fangyuan24;
  assign fangyuan24 = { ctrlAnd_0_ln198_z, ctrlAnd_1_ln193_z, ctrlAnd_0_ln62_z, ctrlOr_ln59_z };
  assign _00190_ = | fangyuan24;
  wire [2:0] fangyuan25;
  assign fangyuan25 = { ctrlAnd_1_ln985_z, ctrlAnd_0_ln272_z, ctrlOr_ln958_z };
  assign _00191_ = | fangyuan25;
  wire [2:0] fangyuan26;
  assign fangyuan26 = { ctrlAnd_1_ln985_z, ctrlAnd_0_ln272_z, ctrlOr_ln963_z };
  assign _00192_ = | fangyuan26;
  wire [2:0] fangyuan27;
  assign fangyuan27 = { ctrlAnd_1_ln985_z, ctrlOr_ln978_z, ctrlOr_ln958_z };
  assign _00194_ = | fangyuan27;
  wire [2:0] fangyuan28;
  assign fangyuan28 = { ctrlAnd_1_ln985_z, ctrlOr_ln978_z, ctrlOr_ln963_z };
  assign _00195_ = | fangyuan28;
  wire [2:0] fangyuan29;
  assign fangyuan29 = { ctrlAnd_1_ln985_z, ctrlOr_ln963_z, ctrlOr_ln958_z };
  assign _00193_ = | fangyuan29;
  wire [1:0] fangyuan30;
  assign fangyuan30 = { ctrlAnd_0_ln941_z, ctrlOr_ln963_z };
  assign _00196_ = | fangyuan30;
  wire [1:0] fangyuan31;
  assign fangyuan31 = { ctrlOr_ln963_z, ctrlOr_ln958_z };
  assign _00197_ = | fangyuan31;
  wire [1:0] fangyuan32;
  assign fangyuan32 = { ctrlAnd_1_ln238_z, \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln242_z };
  assign _00199_ = | fangyuan32;
  wire [1:0] fangyuan33;
  assign fangyuan33 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln390_z };
  assign _00200_ = | fangyuan33;
  wire [1:0] fangyuan34;
  assign fangyuan34 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln461_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln461_z };
  assign _00202_ = | fangyuan34;
  wire [1:0] fangyuan35;
  assign fangyuan35 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln51_z_0 , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln461_z };
  assign _00203_ = | fangyuan35;
  wire [1:0] fangyuan36;
  assign fangyuan36 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln921_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln876_z };
  assign _00204_ = | fangyuan36;
  wire [1:0] fangyuan37;
  assign fangyuan37 = { ctrlAnd_1_ln238_z, \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln238_z };
  assign _00198_ = | fangyuan37;
  wire [1:0] fangyuan38;
  assign fangyuan38 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln390_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln390_z };
  assign _00201_ = | fangyuan38;
  wire [1:0] fangyuan39;
  assign fangyuan39 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln876_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln869_z };
  assign _00205_ = | fangyuan39;
  wire [1:0] fangyuan40;
  assign fangyuan40 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln390_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_user_ln863_mux_0_sel };
  assign _00206_ = | fangyuan40;
  wire [1:0] fangyuan41;
  assign fangyuan41 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln434_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_v_ln388_sel };
  assign _00207_ = | fangyuan41;
  wire [2:0] fangyuan42;
  assign fangyuan42 = { ctrlOr_ln617_z, ctrlOr_ln632_z, ctrlOr_ln649_z };
  assign _00209_ = | fangyuan42;
  wire [2:0] fangyuan43;
  assign fangyuan43 = { ctrlOr_ln617_z, ctrlOr_ln644_z, ctrlOr_ln649_z };
  assign _00211_ = | fangyuan43;
  wire [1:0] fangyuan44;
  assign fangyuan44 = { ctrlOr_ln649_z, ctrlOr_ln237_z };
  assign _00213_ = | fangyuan44;
  wire [1:0] fangyuan45;
  assign fangyuan45 = { ctrlAnd_0_ln661_z, ctrlOr_ln237_z };
  assign _00212_ = | fangyuan45;
  wire [2:0] fangyuan46;
  assign fangyuan46 = { ctrlOr_ln607_z, ctrlOr_ln632_z, ctrlOr_ln649_z };
  assign _00214_ = | fangyuan46;
  wire [2:0] fangyuan47;
  assign fangyuan47 = { ctrlOr_ln632_z, ctrlOr_ln644_z, ctrlOr_ln649_z };
  assign _00210_ = | fangyuan47;
  wire [2:0] fangyuan48;
  assign fangyuan48 = { ctrlOr_ln607_z, ctrlOr_ln644_z, ctrlOr_ln649_z };
  assign _00215_ = | fangyuan48;
  wire [1:0] fangyuan49;
  assign fangyuan49 = { ctrlOr_ln59_0_z, ctrlOr_ln62_0_z };
  assign _00216_ = | fangyuan49;
  wire [1:0] fangyuan50;
  assign fangyuan50 = { ctrlOr_ln575_z, ctrlOr_ln237_0_z };
  assign _00217_ = | fangyuan50;
  wire [1:0] fangyuan51;
  assign fangyuan51 = { ctrlAnd_0_ln587_z, ctrlOr_ln237_0_z };
  assign _00208_ = | fangyuan51;
  wire [1:0] fangyuan52;
  assign fangyuan52 = { ctrlAnd_0_ln550_z, ctrlOr_ln575_z };
  assign _00219_ = | fangyuan52;
  wire [1:0] fangyuan53;
  assign fangyuan53 = { ctrlOr_ln570_z, ctrlOr_ln575_z };
  assign _00218_ = | fangyuan53;
  wire [2:0] fangyuan54;
  assign fangyuan54 = { ctrlAnd_1_ln193_z, ctrlAnd_0_ln62_z, ctrlOr_ln62_z };
  assign _00185_ = | fangyuan54;
  wire [2:0] fangyuan55;
  assign fangyuan55 = { ctrlAnd_1_ln193_z, ctrlOr_ln59_z, ctrlOr_ln62_z };
  assign _00186_ = | fangyuan55;
  wire [2:0] fangyuan56;
  assign fangyuan56 = { ctrlAnd_1_ln193_z, ctrlAnd_0_ln62_z, ctrlOr_ln59_z };
  assign _00187_ = | fangyuan56;
  wire [3:0] fangyuan57;
  assign fangyuan57 = { ctrlAnd_1_ln193_z, ctrlAnd_0_ln62_z, ctrlOr_ln59_z, ctrlOr_ln62_z };
  assign _00172_ = | fangyuan57;
  wire [1:0] fangyuan58;
  assign fangyuan58 = { ctrlAnd_1_ln777_z, ctrlOr_ln766_z };
  assign _00220_ = | fangyuan58;
  wire [1:0] fangyuan59;
  assign fangyuan59 = { ctrlAnd_1_ln777_z, ctrlAnd_1_ln768_z };
  assign _00221_ = | fangyuan59;
  wire [1:0] fangyuan60;
  assign fangyuan60 = { ctrlAnd_0_ln62_0_z, ctrlOr_ln62_0_z };
  assign _00222_ = | fangyuan60;
  wire [1:0] fangyuan61;
  assign fangyuan61 = { ctrlAnd_0_ln772_z, ctrlAnd_1_ln768_z };
  assign _00223_ = | fangyuan61;
  wire [1:0] fangyuan62;
  assign fangyuan62 = { ctrlAnd_1_ln768_z, ctrlOr_ln766_z };
  assign _00180_ = | fangyuan62;
  wire [3:0] fangyuan63;
  assign fangyuan63 = { ctrlOr_ln59_0_z, ctrlAnd_0_ln62_0_z, ctrlOr_ln62_0_z, ctrlAnd_1_ln284_z };
  assign _00224_ = | fangyuan63;
  wire [3:0] fangyuan64;
  assign fangyuan64 = { ctrlAnd_0_ln62_0_z, ctrlOr_ln62_0_z, ctrlAnd_1_ln284_z, ctrlAnd_0_ln284_z };
  assign _00225_ = | fangyuan64;
  wire [3:0] fangyuan65;
  assign fangyuan65 = { ctrlOr_ln59_0_z, ctrlOr_ln62_0_z, ctrlAnd_1_ln284_z, ctrlAnd_0_ln284_z };
  assign _00226_ = | fangyuan65;
  wire [1:0] fangyuan66;
  assign fangyuan66 = { state_rbm_0_cmos32soi_rbm_store[5], state_rbm_0_cmos32soi_rbm_store[6] };
  assign _00232_ = | fangyuan66;
  wire [1:0] fangyuan67;
  assign fangyuan67 = { state_rbm_0_cmos32soi_rbm_predict_rbm[33], state_rbm_0_cmos32soi_rbm_predict_rbm[38] };
  assign _00233_ = | fangyuan67;
  wire [1:0] fangyuan68;
  assign fangyuan68 = { state_rbm_0_cmos32soi_rbm_predict_rbm[6], state_rbm_0_cmos32soi_rbm_predict_rbm[35] };
  assign _00234_ = | fangyuan68;
  wire [1:0] fangyuan69;
  assign fangyuan69 = { state_rbm_0_cmos32soi_rbm_predict_rbm[15], state_rbm_0_cmos32soi_rbm_predict_rbm[32] };
  assign _00235_ = | fangyuan69;
  wire [1:0] fangyuan70;
  assign fangyuan70 = { state_rbm_0_cmos32soi_rbm_load[3], state_rbm_0_cmos32soi_rbm_load[9] };
  assign _00236_ = | fangyuan70;
  wire [1:0] fangyuan71;
  assign fangyuan71 = { state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[92] };
  assign _00227_ = | fangyuan71;
  wire [1:0] fangyuan72;
  assign fangyuan72 = { state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[89] };
  assign _00228_ = | fangyuan72;
  wire [1:0] fangyuan73;
  assign fangyuan73 = { state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[64] };
  assign _00229_ = | fangyuan73;
  wire [1:0] fangyuan74;
  assign fangyuan74 = { state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[59] };
  assign _00230_ = | fangyuan74;
  wire [1:0] fangyuan75;
  assign fangyuan75 = { state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[19] };
  assign _00231_ = | fangyuan75;
  wire [93:0] fangyuan76;
  assign fangyuan76 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00237_ = | fangyuan76;
  wire [79:0] fangyuan77;
  assign fangyuan77 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00238_ = | fangyuan77;
  wire [89:0] fangyuan78;
  assign fangyuan78 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00239_ = | fangyuan78;
  wire [90:0] fangyuan79;
  assign fangyuan79 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00240_ = | fangyuan79;
  wire [93:0] fangyuan80;
  assign fangyuan80 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00241_ = | fangyuan80;
  wire [93:0] fangyuan81;
  assign fangyuan81 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00242_ = | fangyuan81;
  wire [93:0] fangyuan82;
  assign fangyuan82 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00243_ = | fangyuan82;
  wire [93:0] fangyuan83;
  assign fangyuan83 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00244_ = | fangyuan83;
  wire [92:0] fangyuan84;
  assign fangyuan84 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00245_ = | fangyuan84;
  wire [92:0] fangyuan85;
  assign fangyuan85 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00246_ = | fangyuan85;
  wire [93:0] fangyuan86;
  assign fangyuan86 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00247_ = | fangyuan86;
  wire [93:0] fangyuan87;
  assign fangyuan87 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00248_ = | fangyuan87;
  wire [93:0] fangyuan88;
  assign fangyuan88 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00249_ = | fangyuan88;
  wire [93:0] fangyuan89;
  assign fangyuan89 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00250_ = | fangyuan89;
  wire [93:0] fangyuan90;
  assign fangyuan90 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00251_ = | fangyuan90;
  wire [93:0] fangyuan91;
  assign fangyuan91 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00252_ = | fangyuan91;
  wire [93:0] fangyuan92;
  assign fangyuan92 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00253_ = | fangyuan92;
  wire [92:0] fangyuan93;
  assign fangyuan93 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00254_ = | fangyuan93;
  wire [93:0] fangyuan94;
  assign fangyuan94 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00255_ = | fangyuan94;
  wire [92:0] fangyuan95;
  assign fangyuan95 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00256_ = | fangyuan95;
  wire [93:0] fangyuan96;
  assign fangyuan96 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00257_ = | fangyuan96;
  wire [91:0] fangyuan97;
  assign fangyuan97 = { state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93] };
  assign _00258_ = | fangyuan97;
  wire [93:0] fangyuan98;
  assign fangyuan98 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00259_ = | fangyuan98;
  wire [92:0] fangyuan99;
  assign fangyuan99 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00260_ = | fangyuan99;
  wire [93:0] fangyuan100;
  assign fangyuan100 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00261_ = | fangyuan100;
  wire [93:0] fangyuan101;
  assign fangyuan101 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00262_ = | fangyuan101;
  wire [93:0] fangyuan102;
  assign fangyuan102 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00263_ = | fangyuan102;
  wire [91:0] fangyuan103;
  assign fangyuan103 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00264_ = | fangyuan103;
  wire [92:0] fangyuan104;
  assign fangyuan104 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00265_ = | fangyuan104;
  wire [93:0] fangyuan105;
  assign fangyuan105 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00266_ = | fangyuan105;
  wire [93:0] fangyuan106;
  assign fangyuan106 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00267_ = | fangyuan106;
  wire [93:0] fangyuan107;
  assign fangyuan107 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00268_ = | fangyuan107;
  wire [1:0] fangyuan108;
  assign fangyuan108 = { state_rbm_0_cmos32soi_rbm_store[2], state_rbm_0_cmos32soi_rbm_store[3] };
  assign _00269_ = | fangyuan108;
  wire [5:0] fangyuan109;
  assign fangyuan109 = { state_rbm_0_cmos32soi_rbm_store[1], state_rbm_0_cmos32soi_rbm_store[2], state_rbm_0_cmos32soi_rbm_store[3], state_rbm_0_cmos32soi_rbm_store[4], state_rbm_0_cmos32soi_rbm_store[5], state_rbm_0_cmos32soi_rbm_store[6] };
  assign _00270_ = | fangyuan109;
  wire [37:0] fangyuan110;
  assign fangyuan110 = { state_rbm_0_cmos32soi_rbm_predict_rbm[0], state_rbm_0_cmos32soi_rbm_predict_rbm[1], state_rbm_0_cmos32soi_rbm_predict_rbm[2], state_rbm_0_cmos32soi_rbm_predict_rbm[3], state_rbm_0_cmos32soi_rbm_predict_rbm[4], state_rbm_0_cmos32soi_rbm_predict_rbm[5], state_rbm_0_cmos32soi_rbm_predict_rbm[6], state_rbm_0_cmos32soi_rbm_predict_rbm[7], state_rbm_0_cmos32soi_rbm_predict_rbm[8], state_rbm_0_cmos32soi_rbm_predict_rbm[9], state_rbm_0_cmos32soi_rbm_predict_rbm[10], state_rbm_0_cmos32soi_rbm_predict_rbm[11], state_rbm_0_cmos32soi_rbm_predict_rbm[12], state_rbm_0_cmos32soi_rbm_predict_rbm[13], state_rbm_0_cmos32soi_rbm_predict_rbm[14], state_rbm_0_cmos32soi_rbm_predict_rbm[15], state_rbm_0_cmos32soi_rbm_predict_rbm[16], state_rbm_0_cmos32soi_rbm_predict_rbm[17], state_rbm_0_cmos32soi_rbm_predict_rbm[18], state_rbm_0_cmos32soi_rbm_predict_rbm[19], state_rbm_0_cmos32soi_rbm_predict_rbm[20], state_rbm_0_cmos32soi_rbm_predict_rbm[21], state_rbm_0_cmos32soi_rbm_predict_rbm[22], state_rbm_0_cmos32soi_rbm_predict_rbm[23], state_rbm_0_cmos32soi_rbm_predict_rbm[24], state_rbm_0_cmos32soi_rbm_predict_rbm[25], state_rbm_0_cmos32soi_rbm_predict_rbm[26], state_rbm_0_cmos32soi_rbm_predict_rbm[27], state_rbm_0_cmos32soi_rbm_predict_rbm[28], state_rbm_0_cmos32soi_rbm_predict_rbm[29], state_rbm_0_cmos32soi_rbm_predict_rbm[30], state_rbm_0_cmos32soi_rbm_predict_rbm[31], state_rbm_0_cmos32soi_rbm_predict_rbm[32], state_rbm_0_cmos32soi_rbm_predict_rbm[33], state_rbm_0_cmos32soi_rbm_predict_rbm[34], state_rbm_0_cmos32soi_rbm_predict_rbm[35], state_rbm_0_cmos32soi_rbm_predict_rbm[36], state_rbm_0_cmos32soi_rbm_predict_rbm[38] };
  assign _00271_ = | fangyuan110;
  wire [37:0] fangyuan111;
  assign fangyuan111 = { state_rbm_0_cmos32soi_rbm_predict_rbm[0], state_rbm_0_cmos32soi_rbm_predict_rbm[1], state_rbm_0_cmos32soi_rbm_predict_rbm[2], state_rbm_0_cmos32soi_rbm_predict_rbm[3], state_rbm_0_cmos32soi_rbm_predict_rbm[4], state_rbm_0_cmos32soi_rbm_predict_rbm[5], state_rbm_0_cmos32soi_rbm_predict_rbm[6], state_rbm_0_cmos32soi_rbm_predict_rbm[7], state_rbm_0_cmos32soi_rbm_predict_rbm[8], state_rbm_0_cmos32soi_rbm_predict_rbm[9], state_rbm_0_cmos32soi_rbm_predict_rbm[10], state_rbm_0_cmos32soi_rbm_predict_rbm[11], state_rbm_0_cmos32soi_rbm_predict_rbm[12], state_rbm_0_cmos32soi_rbm_predict_rbm[13], state_rbm_0_cmos32soi_rbm_predict_rbm[14], state_rbm_0_cmos32soi_rbm_predict_rbm[15], state_rbm_0_cmos32soi_rbm_predict_rbm[16], state_rbm_0_cmos32soi_rbm_predict_rbm[17], state_rbm_0_cmos32soi_rbm_predict_rbm[18], state_rbm_0_cmos32soi_rbm_predict_rbm[19], state_rbm_0_cmos32soi_rbm_predict_rbm[20], state_rbm_0_cmos32soi_rbm_predict_rbm[21], state_rbm_0_cmos32soi_rbm_predict_rbm[22], state_rbm_0_cmos32soi_rbm_predict_rbm[23], state_rbm_0_cmos32soi_rbm_predict_rbm[24], state_rbm_0_cmos32soi_rbm_predict_rbm[25], state_rbm_0_cmos32soi_rbm_predict_rbm[26], state_rbm_0_cmos32soi_rbm_predict_rbm[27], state_rbm_0_cmos32soi_rbm_predict_rbm[28], state_rbm_0_cmos32soi_rbm_predict_rbm[29], state_rbm_0_cmos32soi_rbm_predict_rbm[30], state_rbm_0_cmos32soi_rbm_predict_rbm[31], state_rbm_0_cmos32soi_rbm_predict_rbm[32], state_rbm_0_cmos32soi_rbm_predict_rbm[33], state_rbm_0_cmos32soi_rbm_predict_rbm[34], state_rbm_0_cmos32soi_rbm_predict_rbm[35], state_rbm_0_cmos32soi_rbm_predict_rbm[37], state_rbm_0_cmos32soi_rbm_predict_rbm[38] };
  assign _00272_ = | fangyuan111;
  wire [33:0] fangyuan112;
  assign fangyuan112 = { state_rbm_0_cmos32soi_rbm_predict_rbm[0], state_rbm_0_cmos32soi_rbm_predict_rbm[1], state_rbm_0_cmos32soi_rbm_predict_rbm[2], state_rbm_0_cmos32soi_rbm_predict_rbm[3], state_rbm_0_cmos32soi_rbm_predict_rbm[4], state_rbm_0_cmos32soi_rbm_predict_rbm[5], state_rbm_0_cmos32soi_rbm_predict_rbm[7], state_rbm_0_cmos32soi_rbm_predict_rbm[8], state_rbm_0_cmos32soi_rbm_predict_rbm[9], state_rbm_0_cmos32soi_rbm_predict_rbm[10], state_rbm_0_cmos32soi_rbm_predict_rbm[11], state_rbm_0_cmos32soi_rbm_predict_rbm[12], state_rbm_0_cmos32soi_rbm_predict_rbm[13], state_rbm_0_cmos32soi_rbm_predict_rbm[14], state_rbm_0_cmos32soi_rbm_predict_rbm[15], state_rbm_0_cmos32soi_rbm_predict_rbm[16], state_rbm_0_cmos32soi_rbm_predict_rbm[17], state_rbm_0_cmos32soi_rbm_predict_rbm[18], state_rbm_0_cmos32soi_rbm_predict_rbm[19], state_rbm_0_cmos32soi_rbm_predict_rbm[20], state_rbm_0_cmos32soi_rbm_predict_rbm[21], state_rbm_0_cmos32soi_rbm_predict_rbm[22], state_rbm_0_cmos32soi_rbm_predict_rbm[23], state_rbm_0_cmos32soi_rbm_predict_rbm[24], state_rbm_0_cmos32soi_rbm_predict_rbm[25], state_rbm_0_cmos32soi_rbm_predict_rbm[26], state_rbm_0_cmos32soi_rbm_predict_rbm[27], state_rbm_0_cmos32soi_rbm_predict_rbm[28], state_rbm_0_cmos32soi_rbm_predict_rbm[29], state_rbm_0_cmos32soi_rbm_predict_rbm[30], state_rbm_0_cmos32soi_rbm_predict_rbm[31], state_rbm_0_cmos32soi_rbm_predict_rbm[32], state_rbm_0_cmos32soi_rbm_predict_rbm[34], state_rbm_0_cmos32soi_rbm_predict_rbm[36] };
  assign _00273_ = | fangyuan112;
  wire [37:0] fangyuan113;
  assign fangyuan113 = { state_rbm_0_cmos32soi_rbm_predict_rbm[0], state_rbm_0_cmos32soi_rbm_predict_rbm[1], state_rbm_0_cmos32soi_rbm_predict_rbm[2], state_rbm_0_cmos32soi_rbm_predict_rbm[3], state_rbm_0_cmos32soi_rbm_predict_rbm[4], state_rbm_0_cmos32soi_rbm_predict_rbm[5], state_rbm_0_cmos32soi_rbm_predict_rbm[6], state_rbm_0_cmos32soi_rbm_predict_rbm[7], state_rbm_0_cmos32soi_rbm_predict_rbm[8], state_rbm_0_cmos32soi_rbm_predict_rbm[9], state_rbm_0_cmos32soi_rbm_predict_rbm[10], state_rbm_0_cmos32soi_rbm_predict_rbm[11], state_rbm_0_cmos32soi_rbm_predict_rbm[12], state_rbm_0_cmos32soi_rbm_predict_rbm[13], state_rbm_0_cmos32soi_rbm_predict_rbm[14], state_rbm_0_cmos32soi_rbm_predict_rbm[15], state_rbm_0_cmos32soi_rbm_predict_rbm[16], state_rbm_0_cmos32soi_rbm_predict_rbm[17], state_rbm_0_cmos32soi_rbm_predict_rbm[18], state_rbm_0_cmos32soi_rbm_predict_rbm[19], state_rbm_0_cmos32soi_rbm_predict_rbm[20], state_rbm_0_cmos32soi_rbm_predict_rbm[21], state_rbm_0_cmos32soi_rbm_predict_rbm[22], state_rbm_0_cmos32soi_rbm_predict_rbm[23], state_rbm_0_cmos32soi_rbm_predict_rbm[24], state_rbm_0_cmos32soi_rbm_predict_rbm[25], state_rbm_0_cmos32soi_rbm_predict_rbm[26], state_rbm_0_cmos32soi_rbm_predict_rbm[27], state_rbm_0_cmos32soi_rbm_predict_rbm[28], state_rbm_0_cmos32soi_rbm_predict_rbm[29], state_rbm_0_cmos32soi_rbm_predict_rbm[30], state_rbm_0_cmos32soi_rbm_predict_rbm[32], state_rbm_0_cmos32soi_rbm_predict_rbm[33], state_rbm_0_cmos32soi_rbm_predict_rbm[34], state_rbm_0_cmos32soi_rbm_predict_rbm[35], state_rbm_0_cmos32soi_rbm_predict_rbm[36], state_rbm_0_cmos32soi_rbm_predict_rbm[37], state_rbm_0_cmos32soi_rbm_predict_rbm[38] };
  assign _00274_ = | fangyuan113;
  wire [37:0] fangyuan114;
  assign fangyuan114 = { state_rbm_0_cmos32soi_rbm_predict_rbm[0], state_rbm_0_cmos32soi_rbm_predict_rbm[1], state_rbm_0_cmos32soi_rbm_predict_rbm[2], state_rbm_0_cmos32soi_rbm_predict_rbm[3], state_rbm_0_cmos32soi_rbm_predict_rbm[4], state_rbm_0_cmos32soi_rbm_predict_rbm[5], state_rbm_0_cmos32soi_rbm_predict_rbm[6], state_rbm_0_cmos32soi_rbm_predict_rbm[7], state_rbm_0_cmos32soi_rbm_predict_rbm[8], state_rbm_0_cmos32soi_rbm_predict_rbm[9], state_rbm_0_cmos32soi_rbm_predict_rbm[10], state_rbm_0_cmos32soi_rbm_predict_rbm[11], state_rbm_0_cmos32soi_rbm_predict_rbm[12], state_rbm_0_cmos32soi_rbm_predict_rbm[13], state_rbm_0_cmos32soi_rbm_predict_rbm[14], state_rbm_0_cmos32soi_rbm_predict_rbm[15], state_rbm_0_cmos32soi_rbm_predict_rbm[16], state_rbm_0_cmos32soi_rbm_predict_rbm[17], state_rbm_0_cmos32soi_rbm_predict_rbm[18], state_rbm_0_cmos32soi_rbm_predict_rbm[19], state_rbm_0_cmos32soi_rbm_predict_rbm[20], state_rbm_0_cmos32soi_rbm_predict_rbm[21], state_rbm_0_cmos32soi_rbm_predict_rbm[22], state_rbm_0_cmos32soi_rbm_predict_rbm[23], state_rbm_0_cmos32soi_rbm_predict_rbm[24], state_rbm_0_cmos32soi_rbm_predict_rbm[25], state_rbm_0_cmos32soi_rbm_predict_rbm[26], state_rbm_0_cmos32soi_rbm_predict_rbm[27], state_rbm_0_cmos32soi_rbm_predict_rbm[28], state_rbm_0_cmos32soi_rbm_predict_rbm[29], state_rbm_0_cmos32soi_rbm_predict_rbm[31], state_rbm_0_cmos32soi_rbm_predict_rbm[32], state_rbm_0_cmos32soi_rbm_predict_rbm[33], state_rbm_0_cmos32soi_rbm_predict_rbm[34], state_rbm_0_cmos32soi_rbm_predict_rbm[35], state_rbm_0_cmos32soi_rbm_predict_rbm[36], state_rbm_0_cmos32soi_rbm_predict_rbm[37], state_rbm_0_cmos32soi_rbm_predict_rbm[38] };
  assign _00275_ = | fangyuan114;
  wire [36:0] fangyuan115;
  assign fangyuan115 = { state_rbm_0_cmos32soi_rbm_predict_rbm[0], state_rbm_0_cmos32soi_rbm_predict_rbm[1], state_rbm_0_cmos32soi_rbm_predict_rbm[2], state_rbm_0_cmos32soi_rbm_predict_rbm[3], state_rbm_0_cmos32soi_rbm_predict_rbm[4], state_rbm_0_cmos32soi_rbm_predict_rbm[5], state_rbm_0_cmos32soi_rbm_predict_rbm[6], state_rbm_0_cmos32soi_rbm_predict_rbm[7], state_rbm_0_cmos32soi_rbm_predict_rbm[8], state_rbm_0_cmos32soi_rbm_predict_rbm[9], state_rbm_0_cmos32soi_rbm_predict_rbm[10], state_rbm_0_cmos32soi_rbm_predict_rbm[11], state_rbm_0_cmos32soi_rbm_predict_rbm[12], state_rbm_0_cmos32soi_rbm_predict_rbm[13], state_rbm_0_cmos32soi_rbm_predict_rbm[14], state_rbm_0_cmos32soi_rbm_predict_rbm[16], state_rbm_0_cmos32soi_rbm_predict_rbm[17], state_rbm_0_cmos32soi_rbm_predict_rbm[18], state_rbm_0_cmos32soi_rbm_predict_rbm[19], state_rbm_0_cmos32soi_rbm_predict_rbm[20], state_rbm_0_cmos32soi_rbm_predict_rbm[21], state_rbm_0_cmos32soi_rbm_predict_rbm[22], state_rbm_0_cmos32soi_rbm_predict_rbm[23], state_rbm_0_cmos32soi_rbm_predict_rbm[24], state_rbm_0_cmos32soi_rbm_predict_rbm[25], state_rbm_0_cmos32soi_rbm_predict_rbm[26], state_rbm_0_cmos32soi_rbm_predict_rbm[27], state_rbm_0_cmos32soi_rbm_predict_rbm[28], state_rbm_0_cmos32soi_rbm_predict_rbm[29], state_rbm_0_cmos32soi_rbm_predict_rbm[30], state_rbm_0_cmos32soi_rbm_predict_rbm[31], state_rbm_0_cmos32soi_rbm_predict_rbm[33], state_rbm_0_cmos32soi_rbm_predict_rbm[34], state_rbm_0_cmos32soi_rbm_predict_rbm[35], state_rbm_0_cmos32soi_rbm_predict_rbm[36], state_rbm_0_cmos32soi_rbm_predict_rbm[37], state_rbm_0_cmos32soi_rbm_predict_rbm[38] };
  assign _00276_ = | fangyuan115;
  wire [36:0] fangyuan116;
  assign fangyuan116 = { state_rbm_0_cmos32soi_rbm_predict_rbm[0], state_rbm_0_cmos32soi_rbm_predict_rbm[1], state_rbm_0_cmos32soi_rbm_predict_rbm[2], state_rbm_0_cmos32soi_rbm_predict_rbm[3], state_rbm_0_cmos32soi_rbm_predict_rbm[4], state_rbm_0_cmos32soi_rbm_predict_rbm[5], state_rbm_0_cmos32soi_rbm_predict_rbm[6], state_rbm_0_cmos32soi_rbm_predict_rbm[7], state_rbm_0_cmos32soi_rbm_predict_rbm[8], state_rbm_0_cmos32soi_rbm_predict_rbm[9], state_rbm_0_cmos32soi_rbm_predict_rbm[10], state_rbm_0_cmos32soi_rbm_predict_rbm[11], state_rbm_0_cmos32soi_rbm_predict_rbm[12], state_rbm_0_cmos32soi_rbm_predict_rbm[13], state_rbm_0_cmos32soi_rbm_predict_rbm[14], state_rbm_0_cmos32soi_rbm_predict_rbm[15], state_rbm_0_cmos32soi_rbm_predict_rbm[16], state_rbm_0_cmos32soi_rbm_predict_rbm[17], state_rbm_0_cmos32soi_rbm_predict_rbm[18], state_rbm_0_cmos32soi_rbm_predict_rbm[19], state_rbm_0_cmos32soi_rbm_predict_rbm[20], state_rbm_0_cmos32soi_rbm_predict_rbm[21], state_rbm_0_cmos32soi_rbm_predict_rbm[22], state_rbm_0_cmos32soi_rbm_predict_rbm[23], state_rbm_0_cmos32soi_rbm_predict_rbm[24], state_rbm_0_cmos32soi_rbm_predict_rbm[25], state_rbm_0_cmos32soi_rbm_predict_rbm[26], state_rbm_0_cmos32soi_rbm_predict_rbm[29], state_rbm_0_cmos32soi_rbm_predict_rbm[30], state_rbm_0_cmos32soi_rbm_predict_rbm[31], state_rbm_0_cmos32soi_rbm_predict_rbm[32], state_rbm_0_cmos32soi_rbm_predict_rbm[33], state_rbm_0_cmos32soi_rbm_predict_rbm[34], state_rbm_0_cmos32soi_rbm_predict_rbm[35], state_rbm_0_cmos32soi_rbm_predict_rbm[36], state_rbm_0_cmos32soi_rbm_predict_rbm[37], state_rbm_0_cmos32soi_rbm_predict_rbm[38] };
  assign _00277_ = | fangyuan116;
  wire [37:0] fangyuan117;
  assign fangyuan117 = { state_rbm_0_cmos32soi_rbm_predict_rbm[0], state_rbm_0_cmos32soi_rbm_predict_rbm[1], state_rbm_0_cmos32soi_rbm_predict_rbm[2], state_rbm_0_cmos32soi_rbm_predict_rbm[3], state_rbm_0_cmos32soi_rbm_predict_rbm[4], state_rbm_0_cmos32soi_rbm_predict_rbm[5], state_rbm_0_cmos32soi_rbm_predict_rbm[6], state_rbm_0_cmos32soi_rbm_predict_rbm[7], state_rbm_0_cmos32soi_rbm_predict_rbm[8], state_rbm_0_cmos32soi_rbm_predict_rbm[9], state_rbm_0_cmos32soi_rbm_predict_rbm[10], state_rbm_0_cmos32soi_rbm_predict_rbm[11], state_rbm_0_cmos32soi_rbm_predict_rbm[12], state_rbm_0_cmos32soi_rbm_predict_rbm[13], state_rbm_0_cmos32soi_rbm_predict_rbm[14], state_rbm_0_cmos32soi_rbm_predict_rbm[15], state_rbm_0_cmos32soi_rbm_predict_rbm[16], state_rbm_0_cmos32soi_rbm_predict_rbm[17], state_rbm_0_cmos32soi_rbm_predict_rbm[18], state_rbm_0_cmos32soi_rbm_predict_rbm[19], state_rbm_0_cmos32soi_rbm_predict_rbm[20], state_rbm_0_cmos32soi_rbm_predict_rbm[21], state_rbm_0_cmos32soi_rbm_predict_rbm[22], state_rbm_0_cmos32soi_rbm_predict_rbm[23], state_rbm_0_cmos32soi_rbm_predict_rbm[24], state_rbm_0_cmos32soi_rbm_predict_rbm[25], state_rbm_0_cmos32soi_rbm_predict_rbm[27], state_rbm_0_cmos32soi_rbm_predict_rbm[28], state_rbm_0_cmos32soi_rbm_predict_rbm[29], state_rbm_0_cmos32soi_rbm_predict_rbm[30], state_rbm_0_cmos32soi_rbm_predict_rbm[31], state_rbm_0_cmos32soi_rbm_predict_rbm[32], state_rbm_0_cmos32soi_rbm_predict_rbm[33], state_rbm_0_cmos32soi_rbm_predict_rbm[34], state_rbm_0_cmos32soi_rbm_predict_rbm[35], state_rbm_0_cmos32soi_rbm_predict_rbm[36], state_rbm_0_cmos32soi_rbm_predict_rbm[37], state_rbm_0_cmos32soi_rbm_predict_rbm[38] };
  assign _00278_ = | fangyuan117;
  wire [36:0] fangyuan118;
  assign fangyuan118 = { state_rbm_0_cmos32soi_rbm_predict_rbm[0], state_rbm_0_cmos32soi_rbm_predict_rbm[1], state_rbm_0_cmos32soi_rbm_predict_rbm[2], state_rbm_0_cmos32soi_rbm_predict_rbm[3], state_rbm_0_cmos32soi_rbm_predict_rbm[4], state_rbm_0_cmos32soi_rbm_predict_rbm[5], state_rbm_0_cmos32soi_rbm_predict_rbm[6], state_rbm_0_cmos32soi_rbm_predict_rbm[7], state_rbm_0_cmos32soi_rbm_predict_rbm[8], state_rbm_0_cmos32soi_rbm_predict_rbm[9], state_rbm_0_cmos32soi_rbm_predict_rbm[10], state_rbm_0_cmos32soi_rbm_predict_rbm[11], state_rbm_0_cmos32soi_rbm_predict_rbm[12], state_rbm_0_cmos32soi_rbm_predict_rbm[13], state_rbm_0_cmos32soi_rbm_predict_rbm[14], state_rbm_0_cmos32soi_rbm_predict_rbm[15], state_rbm_0_cmos32soi_rbm_predict_rbm[16], state_rbm_0_cmos32soi_rbm_predict_rbm[17], state_rbm_0_cmos32soi_rbm_predict_rbm[18], state_rbm_0_cmos32soi_rbm_predict_rbm[19], state_rbm_0_cmos32soi_rbm_predict_rbm[20], state_rbm_0_cmos32soi_rbm_predict_rbm[21], state_rbm_0_cmos32soi_rbm_predict_rbm[22], state_rbm_0_cmos32soi_rbm_predict_rbm[23], state_rbm_0_cmos32soi_rbm_predict_rbm[24], state_rbm_0_cmos32soi_rbm_predict_rbm[27], state_rbm_0_cmos32soi_rbm_predict_rbm[28], state_rbm_0_cmos32soi_rbm_predict_rbm[29], state_rbm_0_cmos32soi_rbm_predict_rbm[30], state_rbm_0_cmos32soi_rbm_predict_rbm[31], state_rbm_0_cmos32soi_rbm_predict_rbm[32], state_rbm_0_cmos32soi_rbm_predict_rbm[33], state_rbm_0_cmos32soi_rbm_predict_rbm[34], state_rbm_0_cmos32soi_rbm_predict_rbm[35], state_rbm_0_cmos32soi_rbm_predict_rbm[36], state_rbm_0_cmos32soi_rbm_predict_rbm[37], state_rbm_0_cmos32soi_rbm_predict_rbm[38] };
  assign _00279_ = | fangyuan118;
  wire [37:0] fangyuan119;
  assign fangyuan119 = { state_rbm_0_cmos32soi_rbm_predict_rbm[0], state_rbm_0_cmos32soi_rbm_predict_rbm[1], state_rbm_0_cmos32soi_rbm_predict_rbm[2], state_rbm_0_cmos32soi_rbm_predict_rbm[3], state_rbm_0_cmos32soi_rbm_predict_rbm[4], state_rbm_0_cmos32soi_rbm_predict_rbm[5], state_rbm_0_cmos32soi_rbm_predict_rbm[6], state_rbm_0_cmos32soi_rbm_predict_rbm[7], state_rbm_0_cmos32soi_rbm_predict_rbm[8], state_rbm_0_cmos32soi_rbm_predict_rbm[9], state_rbm_0_cmos32soi_rbm_predict_rbm[10], state_rbm_0_cmos32soi_rbm_predict_rbm[11], state_rbm_0_cmos32soi_rbm_predict_rbm[12], state_rbm_0_cmos32soi_rbm_predict_rbm[13], state_rbm_0_cmos32soi_rbm_predict_rbm[14], state_rbm_0_cmos32soi_rbm_predict_rbm[15], state_rbm_0_cmos32soi_rbm_predict_rbm[16], state_rbm_0_cmos32soi_rbm_predict_rbm[17], state_rbm_0_cmos32soi_rbm_predict_rbm[18], state_rbm_0_cmos32soi_rbm_predict_rbm[19], state_rbm_0_cmos32soi_rbm_predict_rbm[20], state_rbm_0_cmos32soi_rbm_predict_rbm[21], state_rbm_0_cmos32soi_rbm_predict_rbm[22], state_rbm_0_cmos32soi_rbm_predict_rbm[24], state_rbm_0_cmos32soi_rbm_predict_rbm[25], state_rbm_0_cmos32soi_rbm_predict_rbm[26], state_rbm_0_cmos32soi_rbm_predict_rbm[27], state_rbm_0_cmos32soi_rbm_predict_rbm[28], state_rbm_0_cmos32soi_rbm_predict_rbm[29], state_rbm_0_cmos32soi_rbm_predict_rbm[30], state_rbm_0_cmos32soi_rbm_predict_rbm[31], state_rbm_0_cmos32soi_rbm_predict_rbm[32], state_rbm_0_cmos32soi_rbm_predict_rbm[33], state_rbm_0_cmos32soi_rbm_predict_rbm[34], state_rbm_0_cmos32soi_rbm_predict_rbm[35], state_rbm_0_cmos32soi_rbm_predict_rbm[36], state_rbm_0_cmos32soi_rbm_predict_rbm[37], state_rbm_0_cmos32soi_rbm_predict_rbm[38] };
  assign _00280_ = | fangyuan119;
  wire [36:0] fangyuan120;
  assign fangyuan120 = { state_rbm_0_cmos32soi_rbm_predict_rbm[0], state_rbm_0_cmos32soi_rbm_predict_rbm[1], state_rbm_0_cmos32soi_rbm_predict_rbm[2], state_rbm_0_cmos32soi_rbm_predict_rbm[3], state_rbm_0_cmos32soi_rbm_predict_rbm[4], state_rbm_0_cmos32soi_rbm_predict_rbm[5], state_rbm_0_cmos32soi_rbm_predict_rbm[6], state_rbm_0_cmos32soi_rbm_predict_rbm[7], state_rbm_0_cmos32soi_rbm_predict_rbm[8], state_rbm_0_cmos32soi_rbm_predict_rbm[9], state_rbm_0_cmos32soi_rbm_predict_rbm[10], state_rbm_0_cmos32soi_rbm_predict_rbm[11], state_rbm_0_cmos32soi_rbm_predict_rbm[12], state_rbm_0_cmos32soi_rbm_predict_rbm[13], state_rbm_0_cmos32soi_rbm_predict_rbm[14], state_rbm_0_cmos32soi_rbm_predict_rbm[15], state_rbm_0_cmos32soi_rbm_predict_rbm[16], state_rbm_0_cmos32soi_rbm_predict_rbm[17], state_rbm_0_cmos32soi_rbm_predict_rbm[18], state_rbm_0_cmos32soi_rbm_predict_rbm[19], state_rbm_0_cmos32soi_rbm_predict_rbm[20], state_rbm_0_cmos32soi_rbm_predict_rbm[22], state_rbm_0_cmos32soi_rbm_predict_rbm[24], state_rbm_0_cmos32soi_rbm_predict_rbm[25], state_rbm_0_cmos32soi_rbm_predict_rbm[26], state_rbm_0_cmos32soi_rbm_predict_rbm[27], state_rbm_0_cmos32soi_rbm_predict_rbm[28], state_rbm_0_cmos32soi_rbm_predict_rbm[29], state_rbm_0_cmos32soi_rbm_predict_rbm[30], state_rbm_0_cmos32soi_rbm_predict_rbm[31], state_rbm_0_cmos32soi_rbm_predict_rbm[32], state_rbm_0_cmos32soi_rbm_predict_rbm[33], state_rbm_0_cmos32soi_rbm_predict_rbm[34], state_rbm_0_cmos32soi_rbm_predict_rbm[35], state_rbm_0_cmos32soi_rbm_predict_rbm[36], state_rbm_0_cmos32soi_rbm_predict_rbm[37], state_rbm_0_cmos32soi_rbm_predict_rbm[38] };
  assign _00281_ = | fangyuan120;
  wire [37:0] fangyuan121;
  assign fangyuan121 = { state_rbm_0_cmos32soi_rbm_predict_rbm[0], state_rbm_0_cmos32soi_rbm_predict_rbm[1], state_rbm_0_cmos32soi_rbm_predict_rbm[2], state_rbm_0_cmos32soi_rbm_predict_rbm[3], state_rbm_0_cmos32soi_rbm_predict_rbm[4], state_rbm_0_cmos32soi_rbm_predict_rbm[5], state_rbm_0_cmos32soi_rbm_predict_rbm[6], state_rbm_0_cmos32soi_rbm_predict_rbm[7], state_rbm_0_cmos32soi_rbm_predict_rbm[8], state_rbm_0_cmos32soi_rbm_predict_rbm[9], state_rbm_0_cmos32soi_rbm_predict_rbm[10], state_rbm_0_cmos32soi_rbm_predict_rbm[11], state_rbm_0_cmos32soi_rbm_predict_rbm[12], state_rbm_0_cmos32soi_rbm_predict_rbm[13], state_rbm_0_cmos32soi_rbm_predict_rbm[14], state_rbm_0_cmos32soi_rbm_predict_rbm[15], state_rbm_0_cmos32soi_rbm_predict_rbm[16], state_rbm_0_cmos32soi_rbm_predict_rbm[17], state_rbm_0_cmos32soi_rbm_predict_rbm[18], state_rbm_0_cmos32soi_rbm_predict_rbm[20], state_rbm_0_cmos32soi_rbm_predict_rbm[21], state_rbm_0_cmos32soi_rbm_predict_rbm[22], state_rbm_0_cmos32soi_rbm_predict_rbm[23], state_rbm_0_cmos32soi_rbm_predict_rbm[24], state_rbm_0_cmos32soi_rbm_predict_rbm[25], state_rbm_0_cmos32soi_rbm_predict_rbm[26], state_rbm_0_cmos32soi_rbm_predict_rbm[27], state_rbm_0_cmos32soi_rbm_predict_rbm[28], state_rbm_0_cmos32soi_rbm_predict_rbm[29], state_rbm_0_cmos32soi_rbm_predict_rbm[30], state_rbm_0_cmos32soi_rbm_predict_rbm[31], state_rbm_0_cmos32soi_rbm_predict_rbm[32], state_rbm_0_cmos32soi_rbm_predict_rbm[33], state_rbm_0_cmos32soi_rbm_predict_rbm[34], state_rbm_0_cmos32soi_rbm_predict_rbm[35], state_rbm_0_cmos32soi_rbm_predict_rbm[36], state_rbm_0_cmos32soi_rbm_predict_rbm[37], state_rbm_0_cmos32soi_rbm_predict_rbm[38] };
  assign _00282_ = | fangyuan121;
  wire [37:0] fangyuan122;
  assign fangyuan122 = { state_rbm_0_cmos32soi_rbm_predict_rbm[0], state_rbm_0_cmos32soi_rbm_predict_rbm[1], state_rbm_0_cmos32soi_rbm_predict_rbm[2], state_rbm_0_cmos32soi_rbm_predict_rbm[3], state_rbm_0_cmos32soi_rbm_predict_rbm[4], state_rbm_0_cmos32soi_rbm_predict_rbm[5], state_rbm_0_cmos32soi_rbm_predict_rbm[6], state_rbm_0_cmos32soi_rbm_predict_rbm[7], state_rbm_0_cmos32soi_rbm_predict_rbm[8], state_rbm_0_cmos32soi_rbm_predict_rbm[9], state_rbm_0_cmos32soi_rbm_predict_rbm[10], state_rbm_0_cmos32soi_rbm_predict_rbm[11], state_rbm_0_cmos32soi_rbm_predict_rbm[12], state_rbm_0_cmos32soi_rbm_predict_rbm[13], state_rbm_0_cmos32soi_rbm_predict_rbm[14], state_rbm_0_cmos32soi_rbm_predict_rbm[15], state_rbm_0_cmos32soi_rbm_predict_rbm[16], state_rbm_0_cmos32soi_rbm_predict_rbm[17], state_rbm_0_cmos32soi_rbm_predict_rbm[19], state_rbm_0_cmos32soi_rbm_predict_rbm[20], state_rbm_0_cmos32soi_rbm_predict_rbm[21], state_rbm_0_cmos32soi_rbm_predict_rbm[22], state_rbm_0_cmos32soi_rbm_predict_rbm[23], state_rbm_0_cmos32soi_rbm_predict_rbm[24], state_rbm_0_cmos32soi_rbm_predict_rbm[25], state_rbm_0_cmos32soi_rbm_predict_rbm[26], state_rbm_0_cmos32soi_rbm_predict_rbm[27], state_rbm_0_cmos32soi_rbm_predict_rbm[28], state_rbm_0_cmos32soi_rbm_predict_rbm[29], state_rbm_0_cmos32soi_rbm_predict_rbm[30], state_rbm_0_cmos32soi_rbm_predict_rbm[31], state_rbm_0_cmos32soi_rbm_predict_rbm[32], state_rbm_0_cmos32soi_rbm_predict_rbm[33], state_rbm_0_cmos32soi_rbm_predict_rbm[34], state_rbm_0_cmos32soi_rbm_predict_rbm[35], state_rbm_0_cmos32soi_rbm_predict_rbm[36], state_rbm_0_cmos32soi_rbm_predict_rbm[37], state_rbm_0_cmos32soi_rbm_predict_rbm[38] };
  assign _00283_ = | fangyuan122;
  wire [36:0] fangyuan123;
  assign fangyuan123 = { state_rbm_0_cmos32soi_rbm_predict_rbm[0], state_rbm_0_cmos32soi_rbm_predict_rbm[1], state_rbm_0_cmos32soi_rbm_predict_rbm[2], state_rbm_0_cmos32soi_rbm_predict_rbm[3], state_rbm_0_cmos32soi_rbm_predict_rbm[4], state_rbm_0_cmos32soi_rbm_predict_rbm[5], state_rbm_0_cmos32soi_rbm_predict_rbm[6], state_rbm_0_cmos32soi_rbm_predict_rbm[7], state_rbm_0_cmos32soi_rbm_predict_rbm[8], state_rbm_0_cmos32soi_rbm_predict_rbm[9], state_rbm_0_cmos32soi_rbm_predict_rbm[10], state_rbm_0_cmos32soi_rbm_predict_rbm[11], state_rbm_0_cmos32soi_rbm_predict_rbm[12], state_rbm_0_cmos32soi_rbm_predict_rbm[13], state_rbm_0_cmos32soi_rbm_predict_rbm[14], state_rbm_0_cmos32soi_rbm_predict_rbm[15], state_rbm_0_cmos32soi_rbm_predict_rbm[16], state_rbm_0_cmos32soi_rbm_predict_rbm[18], state_rbm_0_cmos32soi_rbm_predict_rbm[19], state_rbm_0_cmos32soi_rbm_predict_rbm[21], state_rbm_0_cmos32soi_rbm_predict_rbm[22], state_rbm_0_cmos32soi_rbm_predict_rbm[23], state_rbm_0_cmos32soi_rbm_predict_rbm[24], state_rbm_0_cmos32soi_rbm_predict_rbm[25], state_rbm_0_cmos32soi_rbm_predict_rbm[26], state_rbm_0_cmos32soi_rbm_predict_rbm[27], state_rbm_0_cmos32soi_rbm_predict_rbm[28], state_rbm_0_cmos32soi_rbm_predict_rbm[29], state_rbm_0_cmos32soi_rbm_predict_rbm[30], state_rbm_0_cmos32soi_rbm_predict_rbm[31], state_rbm_0_cmos32soi_rbm_predict_rbm[32], state_rbm_0_cmos32soi_rbm_predict_rbm[33], state_rbm_0_cmos32soi_rbm_predict_rbm[34], state_rbm_0_cmos32soi_rbm_predict_rbm[35], state_rbm_0_cmos32soi_rbm_predict_rbm[36], state_rbm_0_cmos32soi_rbm_predict_rbm[37], state_rbm_0_cmos32soi_rbm_predict_rbm[38] };
  assign _00284_ = | fangyuan123;
  wire [36:0] fangyuan124;
  assign fangyuan124 = { state_rbm_0_cmos32soi_rbm_predict_rbm[0], state_rbm_0_cmos32soi_rbm_predict_rbm[1], state_rbm_0_cmos32soi_rbm_predict_rbm[2], state_rbm_0_cmos32soi_rbm_predict_rbm[3], state_rbm_0_cmos32soi_rbm_predict_rbm[4], state_rbm_0_cmos32soi_rbm_predict_rbm[5], state_rbm_0_cmos32soi_rbm_predict_rbm[6], state_rbm_0_cmos32soi_rbm_predict_rbm[7], state_rbm_0_cmos32soi_rbm_predict_rbm[8], state_rbm_0_cmos32soi_rbm_predict_rbm[9], state_rbm_0_cmos32soi_rbm_predict_rbm[10], state_rbm_0_cmos32soi_rbm_predict_rbm[11], state_rbm_0_cmos32soi_rbm_predict_rbm[12], state_rbm_0_cmos32soi_rbm_predict_rbm[13], state_rbm_0_cmos32soi_rbm_predict_rbm[15], state_rbm_0_cmos32soi_rbm_predict_rbm[17], state_rbm_0_cmos32soi_rbm_predict_rbm[18], state_rbm_0_cmos32soi_rbm_predict_rbm[19], state_rbm_0_cmos32soi_rbm_predict_rbm[20], state_rbm_0_cmos32soi_rbm_predict_rbm[21], state_rbm_0_cmos32soi_rbm_predict_rbm[22], state_rbm_0_cmos32soi_rbm_predict_rbm[23], state_rbm_0_cmos32soi_rbm_predict_rbm[24], state_rbm_0_cmos32soi_rbm_predict_rbm[25], state_rbm_0_cmos32soi_rbm_predict_rbm[26], state_rbm_0_cmos32soi_rbm_predict_rbm[27], state_rbm_0_cmos32soi_rbm_predict_rbm[28], state_rbm_0_cmos32soi_rbm_predict_rbm[29], state_rbm_0_cmos32soi_rbm_predict_rbm[30], state_rbm_0_cmos32soi_rbm_predict_rbm[31], state_rbm_0_cmos32soi_rbm_predict_rbm[32], state_rbm_0_cmos32soi_rbm_predict_rbm[33], state_rbm_0_cmos32soi_rbm_predict_rbm[34], state_rbm_0_cmos32soi_rbm_predict_rbm[35], state_rbm_0_cmos32soi_rbm_predict_rbm[36], state_rbm_0_cmos32soi_rbm_predict_rbm[37], state_rbm_0_cmos32soi_rbm_predict_rbm[38] };
  assign _00285_ = | fangyuan124;
  wire [36:0] fangyuan125;
  assign fangyuan125 = { state_rbm_0_cmos32soi_rbm_predict_rbm[0], state_rbm_0_cmos32soi_rbm_predict_rbm[1], state_rbm_0_cmos32soi_rbm_predict_rbm[2], state_rbm_0_cmos32soi_rbm_predict_rbm[3], state_rbm_0_cmos32soi_rbm_predict_rbm[4], state_rbm_0_cmos32soi_rbm_predict_rbm[5], state_rbm_0_cmos32soi_rbm_predict_rbm[6], state_rbm_0_cmos32soi_rbm_predict_rbm[8], state_rbm_0_cmos32soi_rbm_predict_rbm[9], state_rbm_0_cmos32soi_rbm_predict_rbm[10], state_rbm_0_cmos32soi_rbm_predict_rbm[11], state_rbm_0_cmos32soi_rbm_predict_rbm[12], state_rbm_0_cmos32soi_rbm_predict_rbm[13], state_rbm_0_cmos32soi_rbm_predict_rbm[14], state_rbm_0_cmos32soi_rbm_predict_rbm[15], state_rbm_0_cmos32soi_rbm_predict_rbm[16], state_rbm_0_cmos32soi_rbm_predict_rbm[17], state_rbm_0_cmos32soi_rbm_predict_rbm[18], state_rbm_0_cmos32soi_rbm_predict_rbm[19], state_rbm_0_cmos32soi_rbm_predict_rbm[20], state_rbm_0_cmos32soi_rbm_predict_rbm[21], state_rbm_0_cmos32soi_rbm_predict_rbm[22], state_rbm_0_cmos32soi_rbm_predict_rbm[23], state_rbm_0_cmos32soi_rbm_predict_rbm[24], state_rbm_0_cmos32soi_rbm_predict_rbm[25], state_rbm_0_cmos32soi_rbm_predict_rbm[26], state_rbm_0_cmos32soi_rbm_predict_rbm[27], state_rbm_0_cmos32soi_rbm_predict_rbm[29], state_rbm_0_cmos32soi_rbm_predict_rbm[30], state_rbm_0_cmos32soi_rbm_predict_rbm[31], state_rbm_0_cmos32soi_rbm_predict_rbm[32], state_rbm_0_cmos32soi_rbm_predict_rbm[33], state_rbm_0_cmos32soi_rbm_predict_rbm[34], state_rbm_0_cmos32soi_rbm_predict_rbm[35], state_rbm_0_cmos32soi_rbm_predict_rbm[36], state_rbm_0_cmos32soi_rbm_predict_rbm[37], state_rbm_0_cmos32soi_rbm_predict_rbm[38] };
  assign _00286_ = | fangyuan125;
  wire [36:0] fangyuan126;
  assign fangyuan126 = { state_rbm_0_cmos32soi_rbm_predict_rbm[0], state_rbm_0_cmos32soi_rbm_predict_rbm[1], state_rbm_0_cmos32soi_rbm_predict_rbm[2], state_rbm_0_cmos32soi_rbm_predict_rbm[3], state_rbm_0_cmos32soi_rbm_predict_rbm[4], state_rbm_0_cmos32soi_rbm_predict_rbm[5], state_rbm_0_cmos32soi_rbm_predict_rbm[6], state_rbm_0_cmos32soi_rbm_predict_rbm[7], state_rbm_0_cmos32soi_rbm_predict_rbm[8], state_rbm_0_cmos32soi_rbm_predict_rbm[9], state_rbm_0_cmos32soi_rbm_predict_rbm[10], state_rbm_0_cmos32soi_rbm_predict_rbm[11], state_rbm_0_cmos32soi_rbm_predict_rbm[14], state_rbm_0_cmos32soi_rbm_predict_rbm[15], state_rbm_0_cmos32soi_rbm_predict_rbm[16], state_rbm_0_cmos32soi_rbm_predict_rbm[17], state_rbm_0_cmos32soi_rbm_predict_rbm[18], state_rbm_0_cmos32soi_rbm_predict_rbm[19], state_rbm_0_cmos32soi_rbm_predict_rbm[20], state_rbm_0_cmos32soi_rbm_predict_rbm[21], state_rbm_0_cmos32soi_rbm_predict_rbm[22], state_rbm_0_cmos32soi_rbm_predict_rbm[23], state_rbm_0_cmos32soi_rbm_predict_rbm[24], state_rbm_0_cmos32soi_rbm_predict_rbm[25], state_rbm_0_cmos32soi_rbm_predict_rbm[26], state_rbm_0_cmos32soi_rbm_predict_rbm[27], state_rbm_0_cmos32soi_rbm_predict_rbm[28], state_rbm_0_cmos32soi_rbm_predict_rbm[29], state_rbm_0_cmos32soi_rbm_predict_rbm[30], state_rbm_0_cmos32soi_rbm_predict_rbm[31], state_rbm_0_cmos32soi_rbm_predict_rbm[32], state_rbm_0_cmos32soi_rbm_predict_rbm[33], state_rbm_0_cmos32soi_rbm_predict_rbm[34], state_rbm_0_cmos32soi_rbm_predict_rbm[35], state_rbm_0_cmos32soi_rbm_predict_rbm[36], state_rbm_0_cmos32soi_rbm_predict_rbm[37], state_rbm_0_cmos32soi_rbm_predict_rbm[38] };
  assign _00287_ = | fangyuan126;
  wire [36:0] fangyuan127;
  assign fangyuan127 = { state_rbm_0_cmos32soi_rbm_predict_rbm[0], state_rbm_0_cmos32soi_rbm_predict_rbm[1], state_rbm_0_cmos32soi_rbm_predict_rbm[2], state_rbm_0_cmos32soi_rbm_predict_rbm[3], state_rbm_0_cmos32soi_rbm_predict_rbm[4], state_rbm_0_cmos32soi_rbm_predict_rbm[5], state_rbm_0_cmos32soi_rbm_predict_rbm[6], state_rbm_0_cmos32soi_rbm_predict_rbm[7], state_rbm_0_cmos32soi_rbm_predict_rbm[9], state_rbm_0_cmos32soi_rbm_predict_rbm[10], state_rbm_0_cmos32soi_rbm_predict_rbm[11], state_rbm_0_cmos32soi_rbm_predict_rbm[12], state_rbm_0_cmos32soi_rbm_predict_rbm[14], state_rbm_0_cmos32soi_rbm_predict_rbm[15], state_rbm_0_cmos32soi_rbm_predict_rbm[16], state_rbm_0_cmos32soi_rbm_predict_rbm[17], state_rbm_0_cmos32soi_rbm_predict_rbm[18], state_rbm_0_cmos32soi_rbm_predict_rbm[19], state_rbm_0_cmos32soi_rbm_predict_rbm[20], state_rbm_0_cmos32soi_rbm_predict_rbm[21], state_rbm_0_cmos32soi_rbm_predict_rbm[22], state_rbm_0_cmos32soi_rbm_predict_rbm[23], state_rbm_0_cmos32soi_rbm_predict_rbm[24], state_rbm_0_cmos32soi_rbm_predict_rbm[25], state_rbm_0_cmos32soi_rbm_predict_rbm[26], state_rbm_0_cmos32soi_rbm_predict_rbm[27], state_rbm_0_cmos32soi_rbm_predict_rbm[28], state_rbm_0_cmos32soi_rbm_predict_rbm[29], state_rbm_0_cmos32soi_rbm_predict_rbm[30], state_rbm_0_cmos32soi_rbm_predict_rbm[31], state_rbm_0_cmos32soi_rbm_predict_rbm[32], state_rbm_0_cmos32soi_rbm_predict_rbm[33], state_rbm_0_cmos32soi_rbm_predict_rbm[34], state_rbm_0_cmos32soi_rbm_predict_rbm[35], state_rbm_0_cmos32soi_rbm_predict_rbm[36], state_rbm_0_cmos32soi_rbm_predict_rbm[37], state_rbm_0_cmos32soi_rbm_predict_rbm[38] };
  assign _00288_ = | fangyuan127;
  wire [35:0] fangyuan128;
  assign fangyuan128 = { state_rbm_0_cmos32soi_rbm_predict_rbm[0], state_rbm_0_cmos32soi_rbm_predict_rbm[3], state_rbm_0_cmos32soi_rbm_predict_rbm[4], state_rbm_0_cmos32soi_rbm_predict_rbm[5], state_rbm_0_cmos32soi_rbm_predict_rbm[6], state_rbm_0_cmos32soi_rbm_predict_rbm[7], state_rbm_0_cmos32soi_rbm_predict_rbm[8], state_rbm_0_cmos32soi_rbm_predict_rbm[9], state_rbm_0_cmos32soi_rbm_predict_rbm[10], state_rbm_0_cmos32soi_rbm_predict_rbm[12], state_rbm_0_cmos32soi_rbm_predict_rbm[13], state_rbm_0_cmos32soi_rbm_predict_rbm[14], state_rbm_0_cmos32soi_rbm_predict_rbm[15], state_rbm_0_cmos32soi_rbm_predict_rbm[16], state_rbm_0_cmos32soi_rbm_predict_rbm[17], state_rbm_0_cmos32soi_rbm_predict_rbm[18], state_rbm_0_cmos32soi_rbm_predict_rbm[19], state_rbm_0_cmos32soi_rbm_predict_rbm[20], state_rbm_0_cmos32soi_rbm_predict_rbm[21], state_rbm_0_cmos32soi_rbm_predict_rbm[22], state_rbm_0_cmos32soi_rbm_predict_rbm[23], state_rbm_0_cmos32soi_rbm_predict_rbm[24], state_rbm_0_cmos32soi_rbm_predict_rbm[25], state_rbm_0_cmos32soi_rbm_predict_rbm[26], state_rbm_0_cmos32soi_rbm_predict_rbm[27], state_rbm_0_cmos32soi_rbm_predict_rbm[28], state_rbm_0_cmos32soi_rbm_predict_rbm[29], state_rbm_0_cmos32soi_rbm_predict_rbm[30], state_rbm_0_cmos32soi_rbm_predict_rbm[31], state_rbm_0_cmos32soi_rbm_predict_rbm[32], state_rbm_0_cmos32soi_rbm_predict_rbm[33], state_rbm_0_cmos32soi_rbm_predict_rbm[34], state_rbm_0_cmos32soi_rbm_predict_rbm[35], state_rbm_0_cmos32soi_rbm_predict_rbm[36], state_rbm_0_cmos32soi_rbm_predict_rbm[37], state_rbm_0_cmos32soi_rbm_predict_rbm[38] };
  assign _00289_ = | fangyuan128;
  wire [37:0] fangyuan129;
  assign fangyuan129 = { state_rbm_0_cmos32soi_rbm_predict_rbm[1], state_rbm_0_cmos32soi_rbm_predict_rbm[2], state_rbm_0_cmos32soi_rbm_predict_rbm[3], state_rbm_0_cmos32soi_rbm_predict_rbm[4], state_rbm_0_cmos32soi_rbm_predict_rbm[5], state_rbm_0_cmos32soi_rbm_predict_rbm[6], state_rbm_0_cmos32soi_rbm_predict_rbm[7], state_rbm_0_cmos32soi_rbm_predict_rbm[8], state_rbm_0_cmos32soi_rbm_predict_rbm[9], state_rbm_0_cmos32soi_rbm_predict_rbm[10], state_rbm_0_cmos32soi_rbm_predict_rbm[11], state_rbm_0_cmos32soi_rbm_predict_rbm[12], state_rbm_0_cmos32soi_rbm_predict_rbm[13], state_rbm_0_cmos32soi_rbm_predict_rbm[14], state_rbm_0_cmos32soi_rbm_predict_rbm[15], state_rbm_0_cmos32soi_rbm_predict_rbm[16], state_rbm_0_cmos32soi_rbm_predict_rbm[17], state_rbm_0_cmos32soi_rbm_predict_rbm[18], state_rbm_0_cmos32soi_rbm_predict_rbm[19], state_rbm_0_cmos32soi_rbm_predict_rbm[20], state_rbm_0_cmos32soi_rbm_predict_rbm[21], state_rbm_0_cmos32soi_rbm_predict_rbm[22], state_rbm_0_cmos32soi_rbm_predict_rbm[23], state_rbm_0_cmos32soi_rbm_predict_rbm[24], state_rbm_0_cmos32soi_rbm_predict_rbm[25], state_rbm_0_cmos32soi_rbm_predict_rbm[26], state_rbm_0_cmos32soi_rbm_predict_rbm[27], state_rbm_0_cmos32soi_rbm_predict_rbm[28], state_rbm_0_cmos32soi_rbm_predict_rbm[29], state_rbm_0_cmos32soi_rbm_predict_rbm[30], state_rbm_0_cmos32soi_rbm_predict_rbm[31], state_rbm_0_cmos32soi_rbm_predict_rbm[32], state_rbm_0_cmos32soi_rbm_predict_rbm[33], state_rbm_0_cmos32soi_rbm_predict_rbm[34], state_rbm_0_cmos32soi_rbm_predict_rbm[35], state_rbm_0_cmos32soi_rbm_predict_rbm[36], state_rbm_0_cmos32soi_rbm_predict_rbm[37], state_rbm_0_cmos32soi_rbm_predict_rbm[38] };
  assign _00290_ = | fangyuan129;
  wire [37:0] fangyuan130;
  assign fangyuan130 = { state_rbm_0_cmos32soi_rbm_predict_rbm[0], state_rbm_0_cmos32soi_rbm_predict_rbm[1], state_rbm_0_cmos32soi_rbm_predict_rbm[2], state_rbm_0_cmos32soi_rbm_predict_rbm[3], state_rbm_0_cmos32soi_rbm_predict_rbm[4], state_rbm_0_cmos32soi_rbm_predict_rbm[5], state_rbm_0_cmos32soi_rbm_predict_rbm[6], state_rbm_0_cmos32soi_rbm_predict_rbm[7], state_rbm_0_cmos32soi_rbm_predict_rbm[8], state_rbm_0_cmos32soi_rbm_predict_rbm[9], state_rbm_0_cmos32soi_rbm_predict_rbm[10], state_rbm_0_cmos32soi_rbm_predict_rbm[11], state_rbm_0_cmos32soi_rbm_predict_rbm[12], state_rbm_0_cmos32soi_rbm_predict_rbm[13], state_rbm_0_cmos32soi_rbm_predict_rbm[14], state_rbm_0_cmos32soi_rbm_predict_rbm[15], state_rbm_0_cmos32soi_rbm_predict_rbm[16], state_rbm_0_cmos32soi_rbm_predict_rbm[17], state_rbm_0_cmos32soi_rbm_predict_rbm[18], state_rbm_0_cmos32soi_rbm_predict_rbm[19], state_rbm_0_cmos32soi_rbm_predict_rbm[20], state_rbm_0_cmos32soi_rbm_predict_rbm[21], state_rbm_0_cmos32soi_rbm_predict_rbm[22], state_rbm_0_cmos32soi_rbm_predict_rbm[23], state_rbm_0_cmos32soi_rbm_predict_rbm[24], state_rbm_0_cmos32soi_rbm_predict_rbm[25], state_rbm_0_cmos32soi_rbm_predict_rbm[26], state_rbm_0_cmos32soi_rbm_predict_rbm[27], state_rbm_0_cmos32soi_rbm_predict_rbm[28], state_rbm_0_cmos32soi_rbm_predict_rbm[29], state_rbm_0_cmos32soi_rbm_predict_rbm[30], state_rbm_0_cmos32soi_rbm_predict_rbm[31], state_rbm_0_cmos32soi_rbm_predict_rbm[32], state_rbm_0_cmos32soi_rbm_predict_rbm[33], state_rbm_0_cmos32soi_rbm_predict_rbm[35], state_rbm_0_cmos32soi_rbm_predict_rbm[36], state_rbm_0_cmos32soi_rbm_predict_rbm[37], state_rbm_0_cmos32soi_rbm_predict_rbm[38] };
  assign _00291_ = | fangyuan130;
  wire [37:0] fangyuan131;
  assign fangyuan131 = { state_rbm_0_cmos32soi_rbm_predict_rbm[0], state_rbm_0_cmos32soi_rbm_predict_rbm[1], state_rbm_0_cmos32soi_rbm_predict_rbm[2], state_rbm_0_cmos32soi_rbm_predict_rbm[3], state_rbm_0_cmos32soi_rbm_predict_rbm[4], state_rbm_0_cmos32soi_rbm_predict_rbm[5], state_rbm_0_cmos32soi_rbm_predict_rbm[6], state_rbm_0_cmos32soi_rbm_predict_rbm[7], state_rbm_0_cmos32soi_rbm_predict_rbm[8], state_rbm_0_cmos32soi_rbm_predict_rbm[9], state_rbm_0_cmos32soi_rbm_predict_rbm[10], state_rbm_0_cmos32soi_rbm_predict_rbm[11], state_rbm_0_cmos32soi_rbm_predict_rbm[12], state_rbm_0_cmos32soi_rbm_predict_rbm[13], state_rbm_0_cmos32soi_rbm_predict_rbm[14], state_rbm_0_cmos32soi_rbm_predict_rbm[15], state_rbm_0_cmos32soi_rbm_predict_rbm[16], state_rbm_0_cmos32soi_rbm_predict_rbm[17], state_rbm_0_cmos32soi_rbm_predict_rbm[18], state_rbm_0_cmos32soi_rbm_predict_rbm[19], state_rbm_0_cmos32soi_rbm_predict_rbm[20], state_rbm_0_cmos32soi_rbm_predict_rbm[21], state_rbm_0_cmos32soi_rbm_predict_rbm[22], state_rbm_0_cmos32soi_rbm_predict_rbm[23], state_rbm_0_cmos32soi_rbm_predict_rbm[24], state_rbm_0_cmos32soi_rbm_predict_rbm[25], state_rbm_0_cmos32soi_rbm_predict_rbm[26], state_rbm_0_cmos32soi_rbm_predict_rbm[27], state_rbm_0_cmos32soi_rbm_predict_rbm[28], state_rbm_0_cmos32soi_rbm_predict_rbm[30], state_rbm_0_cmos32soi_rbm_predict_rbm[31], state_rbm_0_cmos32soi_rbm_predict_rbm[32], state_rbm_0_cmos32soi_rbm_predict_rbm[33], state_rbm_0_cmos32soi_rbm_predict_rbm[34], state_rbm_0_cmos32soi_rbm_predict_rbm[35], state_rbm_0_cmos32soi_rbm_predict_rbm[36], state_rbm_0_cmos32soi_rbm_predict_rbm[37], state_rbm_0_cmos32soi_rbm_predict_rbm[38] };
  assign _00292_ = | fangyuan131;
  wire [37:0] fangyuan132;
  assign fangyuan132 = { state_rbm_0_cmos32soi_rbm_predict_rbm[0], state_rbm_0_cmos32soi_rbm_predict_rbm[1], state_rbm_0_cmos32soi_rbm_predict_rbm[2], state_rbm_0_cmos32soi_rbm_predict_rbm[3], state_rbm_0_cmos32soi_rbm_predict_rbm[4], state_rbm_0_cmos32soi_rbm_predict_rbm[5], state_rbm_0_cmos32soi_rbm_predict_rbm[6], state_rbm_0_cmos32soi_rbm_predict_rbm[7], state_rbm_0_cmos32soi_rbm_predict_rbm[8], state_rbm_0_cmos32soi_rbm_predict_rbm[9], state_rbm_0_cmos32soi_rbm_predict_rbm[10], state_rbm_0_cmos32soi_rbm_predict_rbm[11], state_rbm_0_cmos32soi_rbm_predict_rbm[12], state_rbm_0_cmos32soi_rbm_predict_rbm[13], state_rbm_0_cmos32soi_rbm_predict_rbm[14], state_rbm_0_cmos32soi_rbm_predict_rbm[15], state_rbm_0_cmos32soi_rbm_predict_rbm[16], state_rbm_0_cmos32soi_rbm_predict_rbm[17], state_rbm_0_cmos32soi_rbm_predict_rbm[18], state_rbm_0_cmos32soi_rbm_predict_rbm[19], state_rbm_0_cmos32soi_rbm_predict_rbm[20], state_rbm_0_cmos32soi_rbm_predict_rbm[21], state_rbm_0_cmos32soi_rbm_predict_rbm[23], state_rbm_0_cmos32soi_rbm_predict_rbm[24], state_rbm_0_cmos32soi_rbm_predict_rbm[25], state_rbm_0_cmos32soi_rbm_predict_rbm[26], state_rbm_0_cmos32soi_rbm_predict_rbm[27], state_rbm_0_cmos32soi_rbm_predict_rbm[28], state_rbm_0_cmos32soi_rbm_predict_rbm[29], state_rbm_0_cmos32soi_rbm_predict_rbm[30], state_rbm_0_cmos32soi_rbm_predict_rbm[31], state_rbm_0_cmos32soi_rbm_predict_rbm[32], state_rbm_0_cmos32soi_rbm_predict_rbm[33], state_rbm_0_cmos32soi_rbm_predict_rbm[34], state_rbm_0_cmos32soi_rbm_predict_rbm[35], state_rbm_0_cmos32soi_rbm_predict_rbm[36], state_rbm_0_cmos32soi_rbm_predict_rbm[37], state_rbm_0_cmos32soi_rbm_predict_rbm[38] };
  assign _00293_ = | fangyuan132;
  wire [35:0] fangyuan133;
  assign fangyuan133 = { state_rbm_0_cmos32soi_rbm_predict_rbm[0], state_rbm_0_cmos32soi_rbm_predict_rbm[1], state_rbm_0_cmos32soi_rbm_predict_rbm[2], state_rbm_0_cmos32soi_rbm_predict_rbm[3], state_rbm_0_cmos32soi_rbm_predict_rbm[4], state_rbm_0_cmos32soi_rbm_predict_rbm[5], state_rbm_0_cmos32soi_rbm_predict_rbm[6], state_rbm_0_cmos32soi_rbm_predict_rbm[7], state_rbm_0_cmos32soi_rbm_predict_rbm[8], state_rbm_0_cmos32soi_rbm_predict_rbm[12], state_rbm_0_cmos32soi_rbm_predict_rbm[13], state_rbm_0_cmos32soi_rbm_predict_rbm[14], state_rbm_0_cmos32soi_rbm_predict_rbm[15], state_rbm_0_cmos32soi_rbm_predict_rbm[16], state_rbm_0_cmos32soi_rbm_predict_rbm[17], state_rbm_0_cmos32soi_rbm_predict_rbm[18], state_rbm_0_cmos32soi_rbm_predict_rbm[19], state_rbm_0_cmos32soi_rbm_predict_rbm[20], state_rbm_0_cmos32soi_rbm_predict_rbm[21], state_rbm_0_cmos32soi_rbm_predict_rbm[22], state_rbm_0_cmos32soi_rbm_predict_rbm[23], state_rbm_0_cmos32soi_rbm_predict_rbm[24], state_rbm_0_cmos32soi_rbm_predict_rbm[25], state_rbm_0_cmos32soi_rbm_predict_rbm[26], state_rbm_0_cmos32soi_rbm_predict_rbm[27], state_rbm_0_cmos32soi_rbm_predict_rbm[28], state_rbm_0_cmos32soi_rbm_predict_rbm[29], state_rbm_0_cmos32soi_rbm_predict_rbm[30], state_rbm_0_cmos32soi_rbm_predict_rbm[31], state_rbm_0_cmos32soi_rbm_predict_rbm[32], state_rbm_0_cmos32soi_rbm_predict_rbm[33], state_rbm_0_cmos32soi_rbm_predict_rbm[34], state_rbm_0_cmos32soi_rbm_predict_rbm[35], state_rbm_0_cmos32soi_rbm_predict_rbm[36], state_rbm_0_cmos32soi_rbm_predict_rbm[37], state_rbm_0_cmos32soi_rbm_predict_rbm[38] };
  assign _00294_ = | fangyuan133;
  wire [29:0] fangyuan134;
  assign fangyuan134 = { state_rbm_0_cmos32soi_rbm_predict_rbm[0], state_rbm_0_cmos32soi_rbm_predict_rbm[2], state_rbm_0_cmos32soi_rbm_predict_rbm[8], state_rbm_0_cmos32soi_rbm_predict_rbm[9], state_rbm_0_cmos32soi_rbm_predict_rbm[10], state_rbm_0_cmos32soi_rbm_predict_rbm[12], state_rbm_0_cmos32soi_rbm_predict_rbm[13], state_rbm_0_cmos32soi_rbm_predict_rbm[14], state_rbm_0_cmos32soi_rbm_predict_rbm[15], state_rbm_0_cmos32soi_rbm_predict_rbm[16], state_rbm_0_cmos32soi_rbm_predict_rbm[17], state_rbm_0_cmos32soi_rbm_predict_rbm[18], state_rbm_0_cmos32soi_rbm_predict_rbm[19], state_rbm_0_cmos32soi_rbm_predict_rbm[20], state_rbm_0_cmos32soi_rbm_predict_rbm[21], state_rbm_0_cmos32soi_rbm_predict_rbm[22], state_rbm_0_cmos32soi_rbm_predict_rbm[23], state_rbm_0_cmos32soi_rbm_predict_rbm[24], state_rbm_0_cmos32soi_rbm_predict_rbm[25], state_rbm_0_cmos32soi_rbm_predict_rbm[26], state_rbm_0_cmos32soi_rbm_predict_rbm[27], state_rbm_0_cmos32soi_rbm_predict_rbm[29], state_rbm_0_cmos32soi_rbm_predict_rbm[30], state_rbm_0_cmos32soi_rbm_predict_rbm[31], state_rbm_0_cmos32soi_rbm_predict_rbm[32], state_rbm_0_cmos32soi_rbm_predict_rbm[33], state_rbm_0_cmos32soi_rbm_predict_rbm[34], state_rbm_0_cmos32soi_rbm_predict_rbm[36], state_rbm_0_cmos32soi_rbm_predict_rbm[37], state_rbm_0_cmos32soi_rbm_predict_rbm[38] };
  assign _00295_ = | fangyuan134;
  wire [36:0] fangyuan135;
  assign fangyuan135 = { state_rbm_0_cmos32soi_rbm_predict_rbm[0], state_rbm_0_cmos32soi_rbm_predict_rbm[1], state_rbm_0_cmos32soi_rbm_predict_rbm[2], state_rbm_0_cmos32soi_rbm_predict_rbm[3], state_rbm_0_cmos32soi_rbm_predict_rbm[4], state_rbm_0_cmos32soi_rbm_predict_rbm[5], state_rbm_0_cmos32soi_rbm_predict_rbm[6], state_rbm_0_cmos32soi_rbm_predict_rbm[7], state_rbm_0_cmos32soi_rbm_predict_rbm[8], state_rbm_0_cmos32soi_rbm_predict_rbm[9], state_rbm_0_cmos32soi_rbm_predict_rbm[10], state_rbm_0_cmos32soi_rbm_predict_rbm[11], state_rbm_0_cmos32soi_rbm_predict_rbm[12], state_rbm_0_cmos32soi_rbm_predict_rbm[13], state_rbm_0_cmos32soi_rbm_predict_rbm[14], state_rbm_0_cmos32soi_rbm_predict_rbm[15], state_rbm_0_cmos32soi_rbm_predict_rbm[16], state_rbm_0_cmos32soi_rbm_predict_rbm[17], state_rbm_0_cmos32soi_rbm_predict_rbm[18], state_rbm_0_cmos32soi_rbm_predict_rbm[19], state_rbm_0_cmos32soi_rbm_predict_rbm[20], state_rbm_0_cmos32soi_rbm_predict_rbm[21], state_rbm_0_cmos32soi_rbm_predict_rbm[22], state_rbm_0_cmos32soi_rbm_predict_rbm[23], state_rbm_0_cmos32soi_rbm_predict_rbm[25], state_rbm_0_cmos32soi_rbm_predict_rbm[27], state_rbm_0_cmos32soi_rbm_predict_rbm[28], state_rbm_0_cmos32soi_rbm_predict_rbm[29], state_rbm_0_cmos32soi_rbm_predict_rbm[30], state_rbm_0_cmos32soi_rbm_predict_rbm[31], state_rbm_0_cmos32soi_rbm_predict_rbm[32], state_rbm_0_cmos32soi_rbm_predict_rbm[33], state_rbm_0_cmos32soi_rbm_predict_rbm[34], state_rbm_0_cmos32soi_rbm_predict_rbm[35], state_rbm_0_cmos32soi_rbm_predict_rbm[36], state_rbm_0_cmos32soi_rbm_predict_rbm[37], state_rbm_0_cmos32soi_rbm_predict_rbm[38] };
  assign _00296_ = | fangyuan135;
  wire [35:0] fangyuan136;
  assign fangyuan136 = { state_rbm_0_cmos32soi_rbm_predict_rbm[0], state_rbm_0_cmos32soi_rbm_predict_rbm[1], state_rbm_0_cmos32soi_rbm_predict_rbm[2], state_rbm_0_cmos32soi_rbm_predict_rbm[3], state_rbm_0_cmos32soi_rbm_predict_rbm[4], state_rbm_0_cmos32soi_rbm_predict_rbm[5], state_rbm_0_cmos32soi_rbm_predict_rbm[6], state_rbm_0_cmos32soi_rbm_predict_rbm[7], state_rbm_0_cmos32soi_rbm_predict_rbm[8], state_rbm_0_cmos32soi_rbm_predict_rbm[9], state_rbm_0_cmos32soi_rbm_predict_rbm[10], state_rbm_0_cmos32soi_rbm_predict_rbm[11], state_rbm_0_cmos32soi_rbm_predict_rbm[12], state_rbm_0_cmos32soi_rbm_predict_rbm[13], state_rbm_0_cmos32soi_rbm_predict_rbm[14], state_rbm_0_cmos32soi_rbm_predict_rbm[17], state_rbm_0_cmos32soi_rbm_predict_rbm[18], state_rbm_0_cmos32soi_rbm_predict_rbm[19], state_rbm_0_cmos32soi_rbm_predict_rbm[20], state_rbm_0_cmos32soi_rbm_predict_rbm[21], state_rbm_0_cmos32soi_rbm_predict_rbm[22], state_rbm_0_cmos32soi_rbm_predict_rbm[23], state_rbm_0_cmos32soi_rbm_predict_rbm[24], state_rbm_0_cmos32soi_rbm_predict_rbm[25], state_rbm_0_cmos32soi_rbm_predict_rbm[26], state_rbm_0_cmos32soi_rbm_predict_rbm[27], state_rbm_0_cmos32soi_rbm_predict_rbm[28], state_rbm_0_cmos32soi_rbm_predict_rbm[29], state_rbm_0_cmos32soi_rbm_predict_rbm[30], state_rbm_0_cmos32soi_rbm_predict_rbm[31], state_rbm_0_cmos32soi_rbm_predict_rbm[33], state_rbm_0_cmos32soi_rbm_predict_rbm[34], state_rbm_0_cmos32soi_rbm_predict_rbm[35], state_rbm_0_cmos32soi_rbm_predict_rbm[36], state_rbm_0_cmos32soi_rbm_predict_rbm[37], state_rbm_0_cmos32soi_rbm_predict_rbm[38] };
  assign _00297_ = | fangyuan136;
  wire [37:0] fangyuan137;
  assign fangyuan137 = { state_rbm_0_cmos32soi_rbm_predict_rbm[0], state_rbm_0_cmos32soi_rbm_predict_rbm[1], state_rbm_0_cmos32soi_rbm_predict_rbm[2], state_rbm_0_cmos32soi_rbm_predict_rbm[3], state_rbm_0_cmos32soi_rbm_predict_rbm[4], state_rbm_0_cmos32soi_rbm_predict_rbm[5], state_rbm_0_cmos32soi_rbm_predict_rbm[6], state_rbm_0_cmos32soi_rbm_predict_rbm[7], state_rbm_0_cmos32soi_rbm_predict_rbm[8], state_rbm_0_cmos32soi_rbm_predict_rbm[9], state_rbm_0_cmos32soi_rbm_predict_rbm[10], state_rbm_0_cmos32soi_rbm_predict_rbm[11], state_rbm_0_cmos32soi_rbm_predict_rbm[12], state_rbm_0_cmos32soi_rbm_predict_rbm[13], state_rbm_0_cmos32soi_rbm_predict_rbm[14], state_rbm_0_cmos32soi_rbm_predict_rbm[15], state_rbm_0_cmos32soi_rbm_predict_rbm[16], state_rbm_0_cmos32soi_rbm_predict_rbm[17], state_rbm_0_cmos32soi_rbm_predict_rbm[18], state_rbm_0_cmos32soi_rbm_predict_rbm[19], state_rbm_0_cmos32soi_rbm_predict_rbm[21], state_rbm_0_cmos32soi_rbm_predict_rbm[22], state_rbm_0_cmos32soi_rbm_predict_rbm[23], state_rbm_0_cmos32soi_rbm_predict_rbm[24], state_rbm_0_cmos32soi_rbm_predict_rbm[25], state_rbm_0_cmos32soi_rbm_predict_rbm[26], state_rbm_0_cmos32soi_rbm_predict_rbm[27], state_rbm_0_cmos32soi_rbm_predict_rbm[28], state_rbm_0_cmos32soi_rbm_predict_rbm[29], state_rbm_0_cmos32soi_rbm_predict_rbm[30], state_rbm_0_cmos32soi_rbm_predict_rbm[31], state_rbm_0_cmos32soi_rbm_predict_rbm[32], state_rbm_0_cmos32soi_rbm_predict_rbm[33], state_rbm_0_cmos32soi_rbm_predict_rbm[34], state_rbm_0_cmos32soi_rbm_predict_rbm[35], state_rbm_0_cmos32soi_rbm_predict_rbm[36], state_rbm_0_cmos32soi_rbm_predict_rbm[37], state_rbm_0_cmos32soi_rbm_predict_rbm[38] };
  assign _00298_ = | fangyuan137;
  wire [91:0] fangyuan138;
  assign fangyuan138 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93] };
  assign _00299_ = | fangyuan138;
  wire [91:0] fangyuan139;
  assign fangyuan139 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00300_ = | fangyuan139;
  wire [93:0] fangyuan140;
  assign fangyuan140 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00301_ = | fangyuan140;
  wire [93:0] fangyuan141;
  assign fangyuan141 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00302_ = | fangyuan141;
  wire [93:0] fangyuan142;
  assign fangyuan142 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00303_ = | fangyuan142;
  wire [93:0] fangyuan143;
  assign fangyuan143 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00304_ = | fangyuan143;
  wire [93:0] fangyuan144;
  assign fangyuan144 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00305_ = | fangyuan144;
  wire [93:0] fangyuan145;
  assign fangyuan145 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00306_ = | fangyuan145;
  wire [93:0] fangyuan146;
  assign fangyuan146 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00307_ = | fangyuan146;
  wire [93:0] fangyuan147;
  assign fangyuan147 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00308_ = | fangyuan147;
  wire [93:0] fangyuan148;
  assign fangyuan148 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00309_ = | fangyuan148;
  wire [93:0] fangyuan149;
  assign fangyuan149 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00310_ = | fangyuan149;
  wire [93:0] fangyuan150;
  assign fangyuan150 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00311_ = | fangyuan150;
  wire [90:0] fangyuan151;
  assign fangyuan151 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00312_ = | fangyuan151;
  wire [93:0] fangyuan152;
  assign fangyuan152 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00313_ = | fangyuan152;
  wire [93:0] fangyuan153;
  assign fangyuan153 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00314_ = | fangyuan153;
  wire [89:0] fangyuan154;
  assign fangyuan154 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00315_ = | fangyuan154;
  wire [91:0] fangyuan155;
  assign fangyuan155 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00316_ = | fangyuan155;
  wire [90:0] fangyuan156;
  assign fangyuan156 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00317_ = | fangyuan156;
  wire [93:0] fangyuan157;
  assign fangyuan157 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00318_ = | fangyuan157;
  wire [91:0] fangyuan158;
  assign fangyuan158 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00319_ = | fangyuan158;
  wire [92:0] fangyuan159;
  assign fangyuan159 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00320_ = | fangyuan159;
  wire [93:0] fangyuan160;
  assign fangyuan160 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00321_ = | fangyuan160;
  wire [91:0] fangyuan161;
  assign fangyuan161 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00322_ = | fangyuan161;
  wire [93:0] fangyuan162;
  assign fangyuan162 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00323_ = | fangyuan162;
  wire [93:0] fangyuan163;
  assign fangyuan163 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00324_ = | fangyuan163;
  wire [93:0] fangyuan164;
  assign fangyuan164 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00325_ = | fangyuan164;
  wire [93:0] fangyuan165;
  assign fangyuan165 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00326_ = | fangyuan165;
  wire [92:0] fangyuan166;
  assign fangyuan166 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00327_ = | fangyuan166;
  wire [93:0] fangyuan167;
  assign fangyuan167 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00328_ = | fangyuan167;
  wire [93:0] fangyuan168;
  assign fangyuan168 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00329_ = | fangyuan168;
  wire [93:0] fangyuan169;
  assign fangyuan169 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00330_ = | fangyuan169;
  wire [91:0] fangyuan170;
  assign fangyuan170 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00331_ = | fangyuan170;
  wire [3:0] fangyuan171;
  assign fangyuan171 = { state_rbm_0_cmos32soi_rbm_load[0], state_rbm_0_cmos32soi_rbm_load[1], state_rbm_0_cmos32soi_rbm_load[4], state_rbm_0_cmos32soi_rbm_load[6] };
  assign _00332_ = | fangyuan171;
  wire [12:0] fangyuan172;
  assign fangyuan172 = { state_rbm_0_cmos32soi_rbm_load[0], state_rbm_0_cmos32soi_rbm_load[1], state_rbm_0_cmos32soi_rbm_load[2], state_rbm_0_cmos32soi_rbm_load[3], state_rbm_0_cmos32soi_rbm_load[4], state_rbm_0_cmos32soi_rbm_load[7], state_rbm_0_cmos32soi_rbm_load[8], state_rbm_0_cmos32soi_rbm_load[9], state_rbm_0_cmos32soi_rbm_load[10], state_rbm_0_cmos32soi_rbm_load[11], state_rbm_0_cmos32soi_rbm_load[12], state_rbm_0_cmos32soi_rbm_load[14], state_rbm_0_cmos32soi_rbm_load[15] };
  assign _00333_ = | fangyuan172;
  wire [7:0] fangyuan173;
  assign fangyuan173 = { state_rbm_0_cmos32soi_rbm_load[6], state_rbm_0_cmos32soi_rbm_load[7], state_rbm_0_cmos32soi_rbm_load[8], state_rbm_0_cmos32soi_rbm_load[10], state_rbm_0_cmos32soi_rbm_load[11], state_rbm_0_cmos32soi_rbm_load[12], state_rbm_0_cmos32soi_rbm_load[13], state_rbm_0_cmos32soi_rbm_load[14] };
  assign _00334_ = | fangyuan173;
  wire [93:0] fangyuan174;
  assign fangyuan174 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00335_ = | fangyuan174;
  wire [93:0] fangyuan175;
  assign fangyuan175 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00336_ = | fangyuan175;
  wire [92:0] fangyuan176;
  assign fangyuan176 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00337_ = | fangyuan176;
  wire [93:0] fangyuan177;
  assign fangyuan177 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00338_ = | fangyuan177;
  wire [92:0] fangyuan178;
  assign fangyuan178 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00339_ = | fangyuan178;
  wire [93:0] fangyuan179;
  assign fangyuan179 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00340_ = | fangyuan179;
  wire [93:0] fangyuan180;
  assign fangyuan180 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00341_ = | fangyuan180;
  wire [92:0] fangyuan181;
  assign fangyuan181 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00342_ = | fangyuan181;
  wire [91:0] fangyuan182;
  assign fangyuan182 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00343_ = | fangyuan182;
  wire [92:0] fangyuan183;
  assign fangyuan183 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00344_ = | fangyuan183;
  wire [93:0] fangyuan184;
  assign fangyuan184 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00345_ = | fangyuan184;
  wire [91:0] fangyuan185;
  assign fangyuan185 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00346_ = | fangyuan185;
  wire [93:0] fangyuan186;
  assign fangyuan186 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[13], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[19], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00347_ = | fangyuan186;
  wire [92:0] fangyuan187;
  assign fangyuan187 = { state_rbm_0_cmos32soi_rbm_train_rbm[0], state_rbm_0_cmos32soi_rbm_train_rbm[1], state_rbm_0_cmos32soi_rbm_train_rbm[2], state_rbm_0_cmos32soi_rbm_train_rbm[3], state_rbm_0_cmos32soi_rbm_train_rbm[4], state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[8], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], state_rbm_0_cmos32soi_rbm_train_rbm[12], state_rbm_0_cmos32soi_rbm_train_rbm[14], state_rbm_0_cmos32soi_rbm_train_rbm[15], state_rbm_0_cmos32soi_rbm_train_rbm[16], state_rbm_0_cmos32soi_rbm_train_rbm[17], state_rbm_0_cmos32soi_rbm_train_rbm[18], state_rbm_0_cmos32soi_rbm_train_rbm[20], state_rbm_0_cmos32soi_rbm_train_rbm[21], state_rbm_0_cmos32soi_rbm_train_rbm[22], state_rbm_0_cmos32soi_rbm_train_rbm[23], state_rbm_0_cmos32soi_rbm_train_rbm[24], state_rbm_0_cmos32soi_rbm_train_rbm[25], state_rbm_0_cmos32soi_rbm_train_rbm[26], state_rbm_0_cmos32soi_rbm_train_rbm[27], state_rbm_0_cmos32soi_rbm_train_rbm[28], state_rbm_0_cmos32soi_rbm_train_rbm[29], state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[31], state_rbm_0_cmos32soi_rbm_train_rbm[32], state_rbm_0_cmos32soi_rbm_train_rbm[33], state_rbm_0_cmos32soi_rbm_train_rbm[34], state_rbm_0_cmos32soi_rbm_train_rbm[35], state_rbm_0_cmos32soi_rbm_train_rbm[36], state_rbm_0_cmos32soi_rbm_train_rbm[37], state_rbm_0_cmos32soi_rbm_train_rbm[38], state_rbm_0_cmos32soi_rbm_train_rbm[39], state_rbm_0_cmos32soi_rbm_train_rbm[40], state_rbm_0_cmos32soi_rbm_train_rbm[41], state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[43], state_rbm_0_cmos32soi_rbm_train_rbm[44], state_rbm_0_cmos32soi_rbm_train_rbm[45], state_rbm_0_cmos32soi_rbm_train_rbm[46], state_rbm_0_cmos32soi_rbm_train_rbm[47], state_rbm_0_cmos32soi_rbm_train_rbm[48], state_rbm_0_cmos32soi_rbm_train_rbm[49], state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[51], state_rbm_0_cmos32soi_rbm_train_rbm[52], state_rbm_0_cmos32soi_rbm_train_rbm[53], state_rbm_0_cmos32soi_rbm_train_rbm[54], state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[56], state_rbm_0_cmos32soi_rbm_train_rbm[57], state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[59], state_rbm_0_cmos32soi_rbm_train_rbm[60], state_rbm_0_cmos32soi_rbm_train_rbm[61], state_rbm_0_cmos32soi_rbm_train_rbm[62], state_rbm_0_cmos32soi_rbm_train_rbm[63], state_rbm_0_cmos32soi_rbm_train_rbm[64], state_rbm_0_cmos32soi_rbm_train_rbm[65], state_rbm_0_cmos32soi_rbm_train_rbm[66], state_rbm_0_cmos32soi_rbm_train_rbm[67], state_rbm_0_cmos32soi_rbm_train_rbm[68], state_rbm_0_cmos32soi_rbm_train_rbm[69], state_rbm_0_cmos32soi_rbm_train_rbm[70], state_rbm_0_cmos32soi_rbm_train_rbm[71], state_rbm_0_cmos32soi_rbm_train_rbm[72], state_rbm_0_cmos32soi_rbm_train_rbm[73], state_rbm_0_cmos32soi_rbm_train_rbm[74], state_rbm_0_cmos32soi_rbm_train_rbm[75], state_rbm_0_cmos32soi_rbm_train_rbm[76], state_rbm_0_cmos32soi_rbm_train_rbm[77], state_rbm_0_cmos32soi_rbm_train_rbm[78], state_rbm_0_cmos32soi_rbm_train_rbm[79], state_rbm_0_cmos32soi_rbm_train_rbm[80], state_rbm_0_cmos32soi_rbm_train_rbm[81], state_rbm_0_cmos32soi_rbm_train_rbm[82], state_rbm_0_cmos32soi_rbm_train_rbm[83], state_rbm_0_cmos32soi_rbm_train_rbm[84], state_rbm_0_cmos32soi_rbm_train_rbm[85], state_rbm_0_cmos32soi_rbm_train_rbm[86], state_rbm_0_cmos32soi_rbm_train_rbm[87], state_rbm_0_cmos32soi_rbm_train_rbm[88], state_rbm_0_cmos32soi_rbm_train_rbm[89], state_rbm_0_cmos32soi_rbm_train_rbm[90], state_rbm_0_cmos32soi_rbm_train_rbm[91], state_rbm_0_cmos32soi_rbm_train_rbm[92], state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  assign _00348_ = | fangyuan187;
  wire [2:0] fangyuan188;
  assign fangyuan188 = { state_rbm_0_cmos32soi_rbm_predict_rbm[33], state_rbm_0_cmos32soi_rbm_predict_rbm[37], state_rbm_0_cmos32soi_rbm_predict_rbm[38] };
  assign _00349_ = | fangyuan188;
  assign eq_ln629_z = mux_index_ln624_z == read_rbm_num_testusers_ln554_q;
  assign eq_ln629_0_z = mux_loop_count_ln624_z == read_rbm_num_loops_ln556_q;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln242_z = memread_rbm_data_ln240_rtl_Q == 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln368_0_0_z_0 = ! \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_num_adj_ln51_z_0 ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln368_0_z_0 = ! \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_quotient_ln51_z_0 ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln231_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_h_ln229_z == read_rbm_num_hidden_ln852_q;
  wire [16:0] fangyuan189;
  assign fangyuan189 = { add_ln402_1_q, _00379_ };
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln402_z = mux_h_ln400_z == fangyuan189;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln897_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_i_ln895_z == read_rbm_num_visible_ln851_q;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln473_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln471_z == rbm_0_cmos32soi_round_ln469_round_out_q;
  wire [16:0] fangyuan190;
  assign fangyuan190 = { add_ln238_1_q, _00380_ };
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln238_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_v_ln236_z == fangyuan190;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln866_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_user_ln863_z == read_rbm_num_testusers_ln850_q;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln390_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_v_ln388_z == read_rbm_num_visible_ln851_q;
  assign eq_ln985_z = mux_i_ln983_z == read_rbm_num_movies_ln945_q;
  assign eq_ln954_z = mux_index_ln951_z == mux_read_rbm_num_testusers_ln944_Z_v;
  assign eq_ln62_z = mti_signal == 10'b1001110001;
  assign ne_ln772_z = data_bridge1_rtl_Q == 2'b10;
  assign eq_ln198_z = data_bridge1_rtl_Q == 1'b1;
  assign eq_ln368_0_0_z = ! mux_num_adj_ln51_z;
  assign eq_ln368_0_z = ! mux_quotient_ln51_z;
  wire [16:0] fangyuan191;
  assign fangyuan191 = { add_ln708_1_q, _00432_ };
  assign eq_ln193_z = mux_v_ln191_z == fangyuan191;
  wire [16:0] fangyuan192;
  assign fangyuan192 = { add_ln708_1_q, _00432_ };
  assign eq_ln768_z = mux_v_ln766_z == fangyuan192;
  wire [16:0] fangyuan193;
  assign fangyuan193 = { add_ln708_1_q, _00432_ };
  assign eq_ln708_z = mux_v_ln706_z == fangyuan193;
  wire [16:0] fangyuan194;
  assign fangyuan194 = { add_ln713_1_q, _00433_ };
  assign eq_ln713_z = mux_h_ln711_z == fangyuan194;
  wire [16:0] fangyuan195;
  assign fangyuan195 = { add_ln713_1_q, _00433_ };
  assign eq_ln777_z = mux_h_ln775_z == fangyuan195;
  wire [16:0] fangyuan196;
  assign fangyuan196 = { add_ln713_1_q, _00433_ };
  assign eq_ln801_z = mux_h_ln799_z == fangyuan196;
  wire [16:0] fangyuan197;
  assign fangyuan197 = { add_ln713_1_q, _00433_ };
  assign eq_ln296_z = mux_h_ln294_z == fangyuan197;
  assign eq_ln735_z = mux_current_loop_ln733_z == read_rbm_num_loops_ln690_q;
  assign eq_ln186_z = mux_h_ln184_z == read_rbm_num_hidden_ln688_q;
  wire [16:0] fangyuan198;
  assign fangyuan198 = { add_ln708_1_q, _00432_ };
  assign eq_ln794_z = mux_v_ln792_z == fangyuan198;
  assign eq_ln284_z = mux_v_ln282_z == read_rbm_num_visible_ln687_q;
  assign eq_ln569_z = ! num_loops;
  assign eq_ln587_z = mux_i_ln585_z == read_rbm_num_visible_ln553_q;
  assign eq_ln661_z = mux_i_0_ln659_z == read_rbm_num_visible_ln553_q;
  assign eq_ln624_z = add_ln623_z == read_rbm_num_users_ln555_q;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln786_z_0 = mux_predict_vector_ln471_0_q[160:154] > 6'b100000;
  wire [63:0] fangyuan199;
  assign fangyuan199 = { mux_predict_vector_ln471_0_q[61:0], add_ln281_reg_0_0 };
  wire [64:0] fangyuan200;
  assign fangyuan200 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_rem_ln51_z_0 , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_num_adj_ln51_z_0 [31] };
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.le_ln820_z_0 = fangyuan199 > fangyuan200;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.gt_ln856_z_0 = $signed(\rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_sum_ln400_z ) > $signed(mux_predict_vector_ln471_0_q[386:371]);
  assign ge_ln59_0_z = $signed(mti_signal[31:4]) > $signed(7'b0100110);
  assign gt_ln856_z = $signed(mux_sum_ln294_z) > $signed(memwrite_rbm_visible_unit_ln365_q[60:45]);
  wire [64:0] fangyuan201;
  assign fangyuan201 = { mux_rem_ln51_z, mux_num_adj_ln51_z[31] };
  assign le_ln820_z = add_ln281_q > fangyuan201;
  assign lt_ln745_z = read_rbm_num_users_ln689_q > mux_user_ln745_z;
  wire [5:0] fangyuan202;
  assign fangyuan202 = { xor_ln163_z[4:2], xor_ln160_z[4], xor_ln163_z[1:0] };
  assign lt_ln786_z = mux_rem_ln58_q[33:27] > fangyuan202;
  wire [62:0] fangyuan203;
  assign fangyuan203 = { mux_xor_ln165_0_Z_v, 16'b0000000000000000, 15'b000000000000000 };
  assign lt_ln786_0_z = add_ln271_z > fangyuan203;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln229_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_h_ln229_z [6:2] <= 5'b11000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln400_z = mux_h_ln400_z <= 7'b1100100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln895_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_i_ln895_z [8:2] <= 7'b1111100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln236_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_v_ln236_z <= 9'b111110100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln388_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_v_ln388_z [8:2] <= 7'b1111100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln51_z_0 = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln51_z_0 <= 7'b1011110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln423_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln423_z <= 3'b100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln396_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln396_z <= 3'b100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln434_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln434_z <= 3'b100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln461_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln461_z <= 3'b100;
  assign lt_ln471_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln471_z <= 3'b100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln901_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln901_z <= 3'b100;
  assign lt_ln983_z = mux_i_ln983_z[6:2] <= 5'b11000;
  assign lt_ln191_z = mux_v_ln191_z <= 9'b111110100;
  assign lt_ln294_z = mux_h_ln294_z <= 7'b1100100;
  assign lt_ln184_z = mux_h_ln184_z[6:2] <= 5'b11000;
  assign lt_ln282_z = mux_v_ln282_z[8:2] <= 7'b1111100;
  assign lt_ln766_z = add_ln766_z <= 9'b111110100;
  assign lt_ln706_z = add_ln706_z <= 9'b111110100;
  assign lt_ln711_z = add_ln711_z <= 7'b1100100;
  assign lt_ln316_z = add_ln316_z <= 3'b100;
  assign lt_ln290_z = add_ln290_z <= 3'b100;
  assign lt_ln328_z = add_ln328_z <= 3'b100;
  assign lt_ln775_z = add_ln775_z <= 7'b1100100;
  assign lt_ln799_z = add_ln799_z <= 7'b1100100;
  assign lt_ln111_z = add_ln114_z <= 10'b1001101110;
  assign lt_ln111_0_z = add_ln114_0_z <= 10'b1001101110;
  assign lt_ln86_z = add_ln86_z <= 8'b11100010;
  assign lt_ln86_0_z = add_ln86_0_z <= 8'b11100010;
  assign lt_ln67_z = add_ln67_z[9:4] <= 6'b100110;
  assign lt_ln67_0_z = add_ln67_0_z[9:4] <= 6'b100110;
  assign lt_ln51_z = add_ln51_z <= 7'b1011110;
  assign lt_ln356_z = add_ln356_z <= 3'b100;
  assign lt_ln792_z = add_ln792_z <= 9'b111110100;
  assign lt_ln585_z = mux_i_ln585_z[8:2] <= 7'b1111100;
  assign lt_ln659_z = mux_i_0_ln659_z[8:2] <= 7'b1111100;
  assign _00352_ = ! init_done;
  assign _00353_ = ! predict_input_done;
  assign _00354_ = ! output_done;
  assign _00355_ = ! output_start;
  assign _00356_ = ! mux_predict_vector_ln471_0_q[111];
  assign _00357_ = ! mux_predict_vector_ln471_0_q[405];
  assign _00358_ = ! mux_predict_vector_ln471_0_q[463];
  assign _00359_ = ! mux_predict_vector_ln471_0_q[335];
  assign _00360_ = ! lt_ln471_q;
  assign _00361_ = ! mux_predict_vector_ln471_0_q[139];
  assign _00362_ = ! mux_predict_vector_ln471_0_q[147];
  assign _00363_ = ! mux_predict_vector_ln471_0_q[121];
  assign _00364_ = ! mux_predict_vector_ln471_0_q[474];
  assign _00365_ = ! mux_predict_vector_ln471_0_q[422];
  assign _00366_ = ! mux_predict_vector_ln471_0_q[100];
  assign _00367_ = ! mux_predict_vector_ln471_0_q[112];
  assign _00368_ = ! mux_predict_vector_ln471_0_q[368];
  assign _00369_ = ! mux_predict_vector_ln471_0_q[332];
  assign _00370_ = ! mux_predict_vector_ln471_0_q[62];
  assign _00371_ = ! mux_sum_ln236_14_q;
  assign _00372_ = ! mux_predict_vector_ln471_0_q[144];
  assign _00373_ = ! mux_predict_vector_ln471_0_q[102];
  assign _00374_ = ! mux_predict_vector_ln471_0_q[372];
  assign _00375_ = ! mux_user_ln863_q;
  assign _00376_ = ! mux_v_ln388_q[0];
  assign _00377_ = ! mux_predict_vector_ln471_0_q[99];
  assign _00378_ = ! mux_count_ln895_Z_7_tag_0;
  assign _00379_ = ! read_rbm_num_hidden_ln852_q[0];
  assign _00380_ = ! read_rbm_num_visible_ln851_q[0];
  assign _00350_[0] = ! \rbm_0_cmos32soi_rbm_predict_rbm_combinational.le_ln820_z_0 ;
  assign _00381_ = ! \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln866_z ;
  assign _00382_ = ! predict_done;
  assign _00383_ = ! wr_grant;
  assign _00384_ = ! mul_ln971_q[0];
  assign _00385_ = ! mux_index_ln951_q;
  assign _00386_ = ! data_out_can_put_sig;
  assign _00387_ = ! eq_ln954_z;
  assign _00388_ = ! add_ln271_q[23];
  assign _00389_ = ! add_ln271_q[63];
  assign _00390_ = ! train_input_done;
  assign _00391_ = ! memwrite_rbm_visible_unit_ln365_q[266];
  assign _00392_ = ! mux_rem_ln58_q[46];
  assign _00393_ = ! memwrite_rbm_visible_unit_ln365_q[181];
  assign _00394_ = ! memwrite_rbm_visible_unit_ln365_q[79];
  assign _00395_ = ! mux_rem_ln58_q[13];
  assign _00396_ = ! memwrite_rbm_visible_unit_ln365_q[9];
  assign _00397_ = ! lt_ln356_q;
  assign _00398_ = ! lt_ln51_q;
  assign _00399_ = ! mux_rem_ln58_q[43];
  assign _00400_ = ! mux_this_ln361_0_2_q[10];
  assign _00401_ = ! memwrite_rbm_visible_unit_ln365_q[295];
  assign _00402_ = ! memwrite_rbm_visible_unit_ln365_q[267];
  assign _00403_ = ! memwrite_rbm_visible_unit_ln365_q[263];
  assign _00404_ = ! memwrite_rbm_visible_unit_ln365_q[147];
  assign _00405_ = ! mux_rem_ln58_q[54];
  assign _00406_ = ! memread_rbm_mt_ln116_0_Q_0_tag_0;
  assign _00407_ = ! memread_rbm_mt_ln116_Q_0_tag_0;
  assign _00408_ = ! memread_rbm_mt_ln134_0_Q_0_tag_0;
  assign _00409_ = ! memread_rbm_mt_ln134_Q_0_tag_0;
  assign _00410_ = ! memread_rbm_mt_ln91_0_Q_0_tag_0;
  assign _00411_ = ! memread_rbm_mt_ln91_Q_0_tag_0;
  assign _00412_ = ! memwrite_rbm_visible_unit_ln365_q[172];
  assign _00413_ = ! memwrite_rbm_visible_unit_ln365_q[214];
  assign _00414_ = ! memwrite_rbm_visible_unit_ln365_q[268];
  assign _00415_ = ! memwrite_rbm_visible_unit_ln365_q[294];
  assign _00416_ = ! memwrite_rbm_visible_unit_ln365_q[42];
  assign _00417_ = ! memwrite_rbm_visible_unit_ln365_q[46];
  assign _00418_ = ! memwrite_rbm_visible_unit_ln365_q[6];
  assign _00419_ = ! memwrite_rbm_visible_unit_ln365_q[96];
  assign _00420_ = ! mux_mti_ln59_0_q[0];
  assign _00421_ = ! mux_current_loop_ln733_q;
  assign _00422_ = ! mux_rem_ln58_q[14];
  assign _00423_ = ! sub_ln196_0_1_q;
  assign _00424_ = ! mux_j_ln356_q;
  assign _00425_ = ! mux_rem_ln58_q[55];
  assign _00426_ = ! mux_user_ln745_q;
  assign _00427_ = ! mux_v_ln282_q[0];
  assign _00428_ = ! memwrite_rbm_visible_unit_ln365_q[302];
  assign _00429_ = ! eq_ln62_z;
  assign _00430_ = ! ge_ln59_0_z;
  assign _00431_ = ! memread_rbm_pos_ln812_rtl_Q;
  assign _00432_ = ! read_rbm_num_visible_ln687_q[0];
  assign _00433_ = ! read_rbm_num_hidden_ln688_q[0];
  assign _00434_ = ! add_ln271_q[11];
  assign _00435_ = ! add_ln271_q[51];
  assign _00436_ = ! add_ln271_q[52];
  assign _00437_ = ! add_ln271_q[43];
  assign _00438_ = ! add_ln271_q[48];
  assign _00439_ = ! add_ln271_q[37];
  assign _00440_ = ! add_ln271_q[39];
  assign _00441_ = ! add_ln271_q[30];
  assign _00442_ = ! add_ln271_q[31];
  assign _00443_ = ! add_ln271_q[36];
  assign _00444_ = ! add_ln271_q[26];
  assign _00445_ = ! add_ln271_q[27];
  assign _00446_ = ! add_ln271_q[28];
  assign _00447_ = ! add_ln271_q[24];
  assign _00448_ = ! add_ln271_q[25];
  assign _00449_ = ! add_ln271_q[15];
  assign _00450_ = ! memwrite_rbm_visible_unit_ln365_q[293];
  assign _00351_[0] = ! le_ln820_z;
  assign _00451_ = ! eq_ln777_z;
  assign _00452_ = ! eq_ln801_z;
  assign _00453_ = ! memwrite_rbm_visible_unit_ln365_q[140];
  assign _00454_ = ! eq_ln708_z;
  assign _00455_ = ! memwrite_rbm_visible_unit_ln365_q[239];
  assign _00456_ = ! memwrite_rbm_visible_unit_ln365_q[139];
  assign _00457_ = ! eq_ln768_z;
  assign _00458_ = ! eq_ln794_z;
  assign _00459_ = ! lt_ln745_z;
  assign _00460_ = ! data_in_valid;
  assign _00461_ = ! train_done;
  assign _00462_ = ! rd_grant;
  assign _00463_ = ! train_start;
  assign _00464_ = ! predict_start;
  assign _00465_ = ! add_ln669_q[0];
  assign _00466_ = ! mux_dma_index_ln637_q[0];
  assign _00467_ = ! eq_ln569_z;
  assign _00468_ = ! ternaryMux_ln629_0_q;
  assign _00469_ = ! ne_ln600_z;
  assign _00470_ = ! eq_ln629_0_Z_0_tag_0;
  assign mul_ln636_z = read_rbm_num_visible_ln553_q * mux_index_ln624_z;
  assign mult_ln665_z = xor_ln654_z * 9'b111110101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mult_ln244_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_v_ln236_z * 7'b1100101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mult_ln407_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln407_z * 7'b1100101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mult_ln240_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.xor_ln887_z * 9'b111110101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mul_ln256_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln271_0_z * mux_predict_vector_ln471_0_q[64:62];
  assign mul_ln971_z = mux_index_ln951_z * mux_read_rbm_num_movies_ln945_Z_v;
  wire [31:0] fangyuan204;
  assign fangyuan204 = { add_ln271_q[11:0], memread_rbm_mt_ln116_0_2_q, mux_rem_ln58_q[45:44] };
  assign mul_ln74_z = fangyuan204 * 31'b1101100000001111000100101100101;
  wire [31:0] fangyuan205;
  assign fangyuan205 = { add_ln271_q[11:0], memread_rbm_mt_ln116_0_2_q, add_ln271_q[13:12] };
  assign mul_ln74_0_z = fangyuan205 * 31'b1101100000001111000100101100101;
  assign mult_ln200_z = mux_v_ln191_z * 7'b1100101;
  assign mult_ln781_z = mux_v_ln766_z * 7'b1100101;
  assign mult_ln715_1_z = mux_v_ln706_z * 7'b1100101;
  assign mult_ln808_z = mux_v_ln792_z * 7'b1100101;
  assign mult_ln300_z = add_ln300_z * 7'b1100101;
  assign mult_ln195_z = xor_ln758_z * 9'b111110101;
  assign mul_ln638_z = num_visible * num_users;
  assign ne_ln600_z = mux_loop_count_ln598_z != read_rbm_num_loops_ln556_q;
  assign predict_input_done_hold = ~ _00471_;
  assign train_input_done_hold = ~ _00472_;
  assign rd_request_hold = ~ _00474_;
  assign data_in_ready_hold = ~ _00476_;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.predict_start_hold = ~ _00491_;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.predict_done_hold = ~ _00492_;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln231_z = ~ \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln231_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln229_z = ~ \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln229_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln402_z = ~ \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln402_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln400_z = ~ \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln400_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln897_z = ~ \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln897_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln895_z = ~ \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln895_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln238_z = ~ \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln238_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln236_z = ~ \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln236_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln390_z = ~ \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln390_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln388_z = ~ \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln388_z ;
  assign unary_nor_ln95_z = ~ data_out_set_valid_curr;
  assign output_start_hold = ~ _00613_;
  assign wr_request_hold = ~ _00614_;
  assign if_ln985_z = ~ eq_ln985_z;
  assign if_ln983_z = ~ lt_ln983_z;
  assign output_done_hold = ~ _00617_;
  assign mti_signal_hold = ~ _00635_;
  assign unary_nor_ln817_z = ~ memread_rbm_neg_ln813_rtl_Q;
  assign train_start_hold = ~ _00673_;
  assign if_ln193_z = ~ eq_ln193_z;
  assign if_ln191_z = ~ lt_ln191_z;
  assign if_ln296_z = ~ eq_ln296_z;
  assign if_ln294_z = ~ lt_ln294_z;
  assign if_ln186_z = ~ eq_ln186_z;
  assign if_ln184_z = ~ lt_ln184_z;
  assign if_ln284_z = ~ eq_ln284_z;
  assign if_ln282_z = ~ lt_ln282_z;
  assign if_ln587_z = ~ eq_ln587_z;
  assign if_ln585_z = ~ lt_ln585_z;
  assign if_ln661_z = ~ eq_ln661_z;
  assign if_ln659_z = ~ lt_ln659_z;
  assign rd_index_hold = ~ _01266_;
  assign or_and_0_ln661_Z_0_z = if_ln659_z | eq_ln661_z;
  assign _00471_ = ctrlAnd_1_ln614_z | ctrlAnd_1_ln600_z;
  assign ctrlOr_ln614_z = ctrlAnd_0_ln614_z | ctrlAnd_1_ln600_z;
  assign _00472_ = ctrlAnd_1_ln604_z | ctrlAnd_0_ln600_z;
  assign ctrlOr_ln604_z = ctrlAnd_0_ln604_z | ctrlAnd_0_ln600_z;
  assign ctrlOr_ln643_z = ctrlAnd_1_ln643_z | ctrlAnd_1_ln644_z;
  assign ctrlOr_ln644_z = ctrlAnd_0_ln644_z | ctrlAnd_0_ln643_z;
  assign rd_request_sel = ctrlOr_ln643_z | ctrlOr_ln569_z;
  assign _00473_ = rd_request_sel | ctrlAnd_1_ln649_z;
  assign _00474_ = _00473_ | ctrlAnd_1_ln575_z;
  assign ctrlOr_ln649_z = ctrlAnd_0_ln649_z | ctrlOr_ln643_z;
  assign ctrlOr_ln237_0_z = ctrlAnd_0_ln237_0_z | ctrlAnd_1_ln587_z;
  assign data_in_ready_sel = ctrlAnd_1_ln661_z | ctrlAnd_1_ln587_z;
  assign _00475_ = data_in_ready_sel | ctrlAnd_1_ln237_z;
  assign _00476_ = _00475_ | ctrlAnd_1_ln237_0_z;
  assign ctrlOr_ln237_z = ctrlAnd_0_ln237_z | ctrlAnd_1_ln661_z;
  assign _00477_ = ctrlOr_ln649_z | ctrlOr_ln644_z;
  assign _00478_ = _00477_ | ctrlOr_ln617_z;
  assign _00479_ = _00478_ | ctrlOr_ln607_z;
  assign _00480_ = _00479_ | ctrlOr_ln237_z;
  assign mult_ln665_sel = _00480_ | ctrlAnd_1_ln237_z;
  assign _00481_ = mult_ln665_sel | ctrlAnd_1_ln237_0_z;
  assign add_ln669_sel = _00481_ | ctrlAnd_0_ln661_z;
  assign mux_index_ln624_sel = mult_ln665_sel | ctrlAnd_0_ln661_z;
  assign _00482_ = _00478_ | ctrlOr_ln614_z;
  assign _00483_ = _00482_ | ctrlOr_ln607_z;
  assign _00484_ = _00483_ | ctrlOr_ln604_z;
  assign _00485_ = _00484_ | ctrlOr_ln237_z;
  assign _00486_ = _00485_ | ctrlOr_ln237_0_z;
  assign _00487_ = _00486_ | ctrlAnd_1_ln237_z;
  assign _00488_ = _00487_ | ctrlAnd_1_ln237_0_z;
  assign _00489_ = _00488_ | ctrlAnd_0_ln661_z;
  assign read_rbm_num_visible_ln553_sel = _00489_ | ctrlAnd_0_ln587_z;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ACTIVATE_VISIBLE_PREDICT_ENERGY_UPDATE_for_begin_or_0 = state_rbm_0_cmos32soi_rbm_predict_rbm[17] | state_rbm_0_cmos32soi_rbm_predict_rbm[20];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln229_0_z = state_rbm_0_cmos32soi_rbm_predict_rbm[35] | state_rbm_0_cmos32soi_rbm_predict_rbm[6];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln400_0_z = state_rbm_0_cmos32soi_rbm_predict_rbm[32] | state_rbm_0_cmos32soi_rbm_predict_rbm[15];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_406_mux_0_sel = state_rbm_0_cmos32soi_rbm_predict_rbm[29] | state_rbm_0_cmos32soi_rbm_predict_rbm[30];
  assign _00490_ = state_rbm_0_cmos32soi_rbm_predict_rbm[29] | state_rbm_0_cmos32soi_rbm_predict_rbm[31];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_422_mux_0_sel = _00490_ | state_rbm_0_cmos32soi_rbm_predict_rbm[30];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_461_mux_0_sel = state_rbm_0_cmos32soi_rbm_predict_rbm[18] | state_rbm_0_cmos32soi_rbm_predict_rbm[19];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_487_mux_0_sel = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln242_z | state_rbm_0_cmos32soi_rbm_predict_rbm[36];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln396_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln396_z | state_rbm_0_cmos32soi_rbm_predict_rbm[14];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln423_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln423_z | state_rbm_0_cmos32soi_rbm_predict_rbm[17];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln434_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln434_z | state_rbm_0_cmos32soi_rbm_predict_rbm[21];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln471_z | state_rbm_0_cmos32soi_rbm_predict_rbm[27];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln51_z_0 = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln51_z_0 | state_rbm_0_cmos32soi_rbm_predict_rbm[25];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln901_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln901_z | state_rbm_0_cmos32soi_rbm_predict_rbm[12];
  assign edges_bridge1_rtl_CE_en = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memread_rbm_edges_ln407_en | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln242_z ;
  assign visibleEnergies_bridge2_rtl_CE_en = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln434_z | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln423_z ;
  assign _00491_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln879_z | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln876_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln879_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln879_z | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln876_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln883_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln883_z | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln879_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_count_ln895_Z_7_tag_sel = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln901_z | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln897_z ;
  assign _00492_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln918_z | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln897_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln918_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln918_z | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln897_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln863_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln921_z | state_rbm_0_cmos32soi_rbm_predict_rbm[1];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln921_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln921_z | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln918_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln242_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln242_z | state_rbm_0_cmos32soi_rbm_predict_rbm[38];
  assign _00493_ = state_rbm_0_cmos32soi_rbm_predict_rbm[18] | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln423_z ;
  assign _00494_ = _00493_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln396_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_447_mux_0_sel = _00494_ | state_rbm_0_cmos32soi_rbm_predict_rbm[19];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln388_0_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln471_z | state_rbm_0_cmos32soi_rbm_predict_rbm[7];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln895_0_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln901_z | state_rbm_0_cmos32soi_rbm_predict_rbm[8];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln236_0_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln242_z | state_rbm_0_cmos32soi_rbm_predict_rbm[33];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.rbm_0_cmos32soi_round_ln469_round_out_sel = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln461_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln461_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln461_z | state_rbm_0_cmos32soi_rbm_predict_rbm[24];
  assign _00495_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln51_z_0 | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln461_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln281_reg_0_sel = _00495_ | state_rbm_0_cmos32soi_rbm_predict_rbm[22];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.or_and_0_ln231_Z_0_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln229_z | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln231_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.or_and_0_ln402_Z_0_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln400_z | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln402_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.or_and_0_ln897_Z_0_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln895_z | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln897_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.or_and_0_ln238_Z_0_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln236_z | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln238_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.or_and_0_ln390_Z_0_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.if_ln388_z | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln390_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln876_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln876_z | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln866_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln869_z = state_rbm_0_cmos32soi_rbm_predict_rbm[2] | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln866_z ;
  assign hidden_unit_bridge0_rtl_CE_en = state_rbm_0_cmos32soi_rbm_predict_rbm[34] | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln231_z ;
  assign _00496_ = state_rbm_0_cmos32soi_rbm_predict_rbm[18] | state_rbm_0_cmos32soi_rbm_predict_rbm[29];
  assign _00497_ = _00496_ | ctrlAnd_1_ln402_z;
  assign _00498_ = _00497_ | state_rbm_0_cmos32soi_rbm_predict_rbm[31];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_369_mux_0_sel = _00498_ | state_rbm_0_cmos32soi_rbm_predict_rbm[30];
  assign _00499_ = _00496_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln423_z ;
  assign _00500_ = _00499_ | ctrlAnd_1_ln402_z;
  assign _00501_ = _00500_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln396_z ;
  assign _00502_ = _00501_ | state_rbm_0_cmos32soi_rbm_predict_rbm[19];
  assign _00503_ = _00502_ | state_rbm_0_cmos32soi_rbm_predict_rbm[31];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_371_mux_0_sel = _00503_ | state_rbm_0_cmos32soi_rbm_predict_rbm[30];
  assign _00504_ = state_rbm_0_cmos32soi_rbm_predict_rbm[29] | ctrlAnd_1_ln402_z;
  assign _00505_ = _00504_ | state_rbm_0_cmos32soi_rbm_predict_rbm[31];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_373_mux_0_sel = _00505_ | state_rbm_0_cmos32soi_rbm_predict_rbm[30];
  assign _00506_ = _00497_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln402_z ;
  assign _00507_ = _00506_ | state_rbm_0_cmos32soi_rbm_predict_rbm[19];
  assign _00508_ = _00507_ | state_rbm_0_cmos32soi_rbm_predict_rbm[31];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_368_sel = _00508_ | state_rbm_0_cmos32soi_rbm_predict_rbm[30];
  assign _00509_ = _00496_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln51_z_0 ;
  assign _00510_ = _00509_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z ;
  assign _00511_ = _00510_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln461_z ;
  assign _00512_ = _00511_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln423_z ;
  assign _00513_ = _00512_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln396_z ;
  assign _00514_ = _00513_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln461_z ;
  assign _00515_ = _00514_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln434_z ;
  assign _00516_ = _00515_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln423_z ;
  assign _00517_ = _00516_ | ctrlAnd_1_ln402_z;
  assign _00518_ = _00517_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln396_z ;
  assign _00519_ = _00518_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln402_z ;
  assign _00520_ = _00519_ | state_rbm_0_cmos32soi_rbm_predict_rbm[19];
  assign _00521_ = _00520_ | state_rbm_0_cmos32soi_rbm_predict_rbm[31];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_v_ln388_sel = _00521_ | state_rbm_0_cmos32soi_rbm_predict_rbm[30];
  assign visibleEnergies_bridge0_rtl_CE_en = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln402_z | state_rbm_0_cmos32soi_rbm_predict_rbm[19];
  assign _00522_ = state_rbm_0_cmos32soi_rbm_predict_rbm[34] | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln883_z ;
  assign _00523_ = _00522_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln879_z ;
  assign _00524_ = _00523_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln883_z ;
  assign _00525_ = _00524_ | ctrlAnd_1_ln238_z;
  assign _00526_ = _00525_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln231_z ;
  assign _00527_ = _00526_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln242_z ;
  assign _00528_ = _00527_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln238_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_464_mux_0_sel = _00528_ | state_rbm_0_cmos32soi_rbm_predict_rbm[36];
  assign _00529_ = state_rbm_0_cmos32soi_rbm_predict_rbm[34] | ctrlAnd_1_ln238_z;
  assign _00530_ = _00529_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln242_z ;
  assign _00531_ = _00530_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln238_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_474_mux_0_sel = _00531_ | state_rbm_0_cmos32soi_rbm_predict_rbm[36];
  assign _00532_ = ctrlAnd_1_ln238_z | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln242_z ;
  assign _00533_ = _00532_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln238_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_475_mux_0_sel = _00533_ | state_rbm_0_cmos32soi_rbm_predict_rbm[36];
  assign _00534_ = _00496_ | state_rbm_0_cmos32soi_rbm_predict_rbm[34];
  assign _00535_ = _00534_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln921_z ;
  assign _00536_ = _00535_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln918_z ;
  assign _00537_ = _00536_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln901_z ;
  assign _00538_ = _00537_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln895_0_z ;
  assign _00539_ = _00538_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln883_z ;
  assign _00540_ = _00539_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln879_z ;
  assign _00541_ = _00540_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln51_z_0 ;
  assign _00542_ = _00541_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln461_z ;
  assign _00543_ = _00542_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln434_z ;
  assign _00544_ = _00543_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln423_z ;
  assign _00545_ = _00544_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln396_z ;
  assign _00546_ = _00545_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln897_z ;
  assign _00547_ = _00546_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln883_z ;
  assign _00548_ = _00547_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln461_z ;
  assign _00549_ = _00548_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln434_z ;
  assign _00550_ = _00549_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln423_z ;
  assign _00551_ = _00550_ | ctrlAnd_1_ln402_z;
  assign _00552_ = _00551_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln396_z ;
  assign _00553_ = _00552_ | ctrlAnd_1_ln238_z;
  assign _00554_ = _00553_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln231_z ;
  assign _00555_ = _00554_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln402_z ;
  assign _00556_ = _00555_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln242_z ;
  assign _00557_ = _00556_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln238_z ;
  assign _00558_ = _00557_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln231_z ;
  assign _00559_ = _00558_ | state_rbm_0_cmos32soi_rbm_predict_rbm[22];
  assign _00560_ = _00559_ | state_rbm_0_cmos32soi_rbm_predict_rbm[19];
  assign _00561_ = _00560_ | state_rbm_0_cmos32soi_rbm_predict_rbm[31];
  assign _00562_ = _00561_ | state_rbm_0_cmos32soi_rbm_predict_rbm[30];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_user_ln863_mux_0_sel = _00562_ | state_rbm_0_cmos32soi_rbm_predict_rbm[36];
  assign _00563_ = _00540_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln876_z ;
  assign _00564_ = _00563_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln51_z_0 ;
  assign _00565_ = _00564_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z ;
  assign _00566_ = _00565_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln461_z ;
  assign _00567_ = _00566_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln434_z ;
  assign _00568_ = _00567_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln423_z ;
  assign _00569_ = _00568_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln396_z ;
  assign _00570_ = _00569_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln897_z ;
  assign _00571_ = _00570_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln883_z ;
  assign _00572_ = _00571_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln461_z ;
  assign _00573_ = _00572_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln434_z ;
  assign _00574_ = _00573_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln423_z ;
  assign _00575_ = _00574_ | ctrlAnd_1_ln402_z;
  assign _00576_ = _00575_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln396_z ;
  assign _00577_ = _00576_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln390_z ;
  assign _00578_ = _00577_ | ctrlAnd_1_ln238_z;
  assign _00579_ = _00578_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln231_z ;
  assign _00580_ = _00579_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln402_z ;
  assign _00581_ = _00580_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln390_z ;
  assign _00582_ = _00581_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln242_z ;
  assign _00583_ = _00582_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln238_z ;
  assign _00584_ = _00583_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln231_z ;
  assign _00585_ = _00584_ | state_rbm_0_cmos32soi_rbm_predict_rbm[22];
  assign _00586_ = _00585_ | state_rbm_0_cmos32soi_rbm_predict_rbm[19];
  assign _00587_ = _00586_ | state_rbm_0_cmos32soi_rbm_predict_rbm[31];
  assign _00588_ = _00587_ | state_rbm_0_cmos32soi_rbm_predict_rbm[30];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.read_rbm_num_testusers_ln850_sel = _00588_ | state_rbm_0_cmos32soi_rbm_predict_rbm[36];
  assign _00589_ = _00541_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z ;
  assign _00590_ = _00589_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln461_z ;
  assign _00591_ = _00590_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln434_z ;
  assign _00592_ = _00591_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln423_z ;
  assign _00593_ = _00592_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln396_z ;
  assign _00594_ = _00593_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln897_z ;
  assign _00595_ = _00594_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln883_z ;
  assign _00596_ = _00595_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln461_z ;
  assign _00597_ = _00596_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln434_z ;
  assign _00598_ = _00597_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln423_z ;
  assign _00599_ = _00598_ | ctrlAnd_1_ln402_z;
  assign _00600_ = _00599_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln396_z ;
  assign _00601_ = _00600_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln390_z ;
  assign _00602_ = _00601_ | ctrlAnd_1_ln238_z;
  assign _00603_ = _00602_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln231_z ;
  assign _00604_ = _00603_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln402_z ;
  assign _00605_ = _00604_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln390_z ;
  assign _00606_ = _00605_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln242_z ;
  assign _00607_ = _00606_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln238_z ;
  assign _00608_ = _00607_ | \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln231_z ;
  assign _00609_ = _00608_ | state_rbm_0_cmos32soi_rbm_predict_rbm[22];
  assign _00610_ = _00609_ | state_rbm_0_cmos32soi_rbm_predict_rbm[19];
  assign _00611_ = _00610_ | state_rbm_0_cmos32soi_rbm_predict_rbm[31];
  assign _00612_ = _00611_ | state_rbm_0_cmos32soi_rbm_predict_rbm[30];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln925_1_10_mux_0_sel = _00612_ | state_rbm_0_cmos32soi_rbm_predict_rbm[36];
  assign ctrlOr_ln272_z = state_rbm_0_cmos32soi_rbm_store[6] | state_rbm_0_cmos32soi_rbm_store[5];
  assign _00613_ = ctrlAnd_1_ln966_z | ctrlAnd_1_ln963_z;
  assign ctrlOr_ln966_z = ctrlAnd_0_ln966_z | ctrlAnd_1_ln963_z;
  assign _00614_ = ctrlAnd_1_ln978_z | ctrlAnd_1_ln966_z;
  assign ctrlOr_ln978_z = ctrlAnd_0_ln978_z | ctrlAnd_1_ln966_z;
  assign or_and_0_ln985_Z_0_z = if_ln983_z | eq_ln985_z;
  assign ctrlOr_ln983_0_z = ctrlAnd_1_ln272_z | ctrlAnd_1_ln978_z;
  assign mul_ln971_sel = ctrlOr_ln966_z | ctrlAnd_0_ln272_z;
  assign _00615_ = ctrlOr_ln978_z | ctrlOr_ln966_z;
  assign _00616_ = _00615_ | ctrlAnd_1_ln985_z;
  assign read_rbm_num_testusers_ln944_sel = _00616_ | ctrlAnd_0_ln272_z;
  assign _00617_ = ctrlAnd_1_ln966_z | ctrlAnd_0_ln985_z;
  assign ctrlOr_ln951_z = ctrlAnd_0_ln985_z | ctrlAnd_1_ln941_z;
  assign ctrlOr_ln963_z = ctrlAnd_0_ln963_z | ctrlAnd_1_ln954_z;
  assign ctrlOr_ln958_z = state_rbm_0_cmos32soi_rbm_store[1] | ctrlAnd_0_ln954_z;
  assign _00618_ = state_rbm_0_cmos32soi_rbm_train_rbm[91] | state_rbm_0_cmos32soi_rbm_train_rbm[65];
  assign ACTIVATE_HIDDEN_TRAIN_V_for_exit_1_or_0 = _00618_ | state_rbm_0_cmos32soi_rbm_train_rbm[92];
  assign ACTIVATE_VISIBLE_TRAIN_ENERGY_UPDATE_for_begin_or_0 = state_rbm_0_cmos32soi_rbm_train_rbm[23] | state_rbm_0_cmos32soi_rbm_train_rbm[26];
  assign RAND_LOOP1_for_begin_0_or_0 = state_rbm_0_cmos32soi_rbm_train_rbm[34] | state_rbm_0_cmos32soi_rbm_train_rbm[31];
  assign RAND_LOOP2_for_begin_0_or_0 = state_rbm_0_cmos32soi_rbm_train_rbm[40] | state_rbm_0_cmos32soi_rbm_train_rbm[35];
  assign RAND_LOOP2_for_begin_or_0 = state_rbm_0_cmos32soi_rbm_train_rbm[70] | state_rbm_0_cmos32soi_rbm_train_rbm[75];
  assign _00619_ = state_rbm_0_cmos32soi_rbm_train_rbm[73] | state_rbm_0_cmos32soi_rbm_train_rbm[38];
  assign mt_bridge1_rtl_a_sel_0 = state_rbm_0_cmos32soi_rbm_train_rbm[72] | state_rbm_0_cmos32soi_rbm_train_rbm[37];
  assign _00620_ = mt_bridge1_rtl_a_sel_0 | state_rbm_0_cmos32soi_rbm_train_rbm[83];
  assign _00621_ = _00620_ | state_rbm_0_cmos32soi_rbm_train_rbm[48];
  assign _00622_ = _00621_ | state_rbm_0_cmos32soi_rbm_train_rbm[78];
  assign add_ln271_11_sel_0 = _00622_ | state_rbm_0_cmos32soi_rbm_train_rbm[43];
  assign mt_bridge1_rtl_a_sel = state_rbm_0_cmos32soi_rbm_train_rbm[71] | state_rbm_0_cmos32soi_rbm_train_rbm[36];
  assign _00623_ = state_rbm_0_cmos32soi_rbm_train_rbm[80] | state_rbm_0_cmos32soi_rbm_train_rbm[45];
  assign _00624_ = _00623_ | state_rbm_0_cmos32soi_rbm_train_rbm[79];
  assign _00625_ = _00624_ | state_rbm_0_cmos32soi_rbm_train_rbm[44];
  assign _00626_ = _00625_ | state_rbm_0_cmos32soi_rbm_train_rbm[78];
  assign _00627_ = _00626_ | state_rbm_0_cmos32soi_rbm_train_rbm[43];
  assign _00628_ = _00627_ | state_rbm_0_cmos32soi_rbm_train_rbm[77];
  assign add_ln271_22_sel = _00628_ | state_rbm_0_cmos32soi_rbm_train_rbm[42];
  assign _00629_ = state_rbm_0_cmos32soi_rbm_train_rbm[45] | state_rbm_0_cmos32soi_rbm_train_rbm[44];
  assign _00630_ = _00629_ | state_rbm_0_cmos32soi_rbm_train_rbm[43];
  assign add_ln271_23_sel = _00630_ | state_rbm_0_cmos32soi_rbm_train_rbm[42];
  assign add_ln271_56_mux_0_sel = state_rbm_0_cmos32soi_rbm_train_rbm[38] | state_rbm_0_cmos32soi_rbm_train_rbm[39];
  assign _00631_ = state_rbm_0_cmos32soi_rbm_train_rbm[38] | state_rbm_0_cmos32soi_rbm_train_rbm[37];
  assign add_ln271_58_mux_0_sel = _00631_ | state_rbm_0_cmos32soi_rbm_train_rbm[39];
  assign _00632_ = _00631_ | state_rbm_0_cmos32soi_rbm_train_rbm[36];
  assign add_ln271_63_sel = _00632_ | state_rbm_0_cmos32soi_rbm_train_rbm[39];
  assign ctrlOr_ln184_0_z = state_rbm_0_cmos32soi_rbm_train_rbm[89] | state_rbm_0_cmos32soi_rbm_train_rbm[8];
  assign ctrlOr_ln294_0_z = state_rbm_0_cmos32soi_rbm_train_rbm[59] | state_rbm_0_cmos32soi_rbm_train_rbm[21];
  assign _00633_ = state_rbm_0_cmos32soi_rbm_train_rbm[62] | state_rbm_0_cmos32soi_rbm_train_rbm[61];
  assign _00634_ = _00633_ | state_rbm_0_cmos32soi_rbm_train_rbm[64];
  assign if_ln768_1_or_0 = _00634_ | state_rbm_0_cmos32soi_rbm_train_rbm[9];
  assign if_ln801_1_or_0 = state_rbm_0_cmos32soi_rbm_train_rbm[13] | state_rbm_0_cmos32soi_rbm_train_rbm[19];
  assign if_ln794_1_or_0 = if_ln801_1_or_0 | state_rbm_0_cmos32soi_rbm_train_rbm[11];
  assign ifBot_ln803_or_0 = if_ln801_1_or_0 | state_rbm_0_cmos32soi_rbm_train_rbm[16];
  assign ifBot_ln59_or_0 = ACTIVATE_HIDDEN_TRAIN_V_for_exit_1_or_0 | state_rbm_0_cmos32soi_rbm_train_rbm[86];
  assign mt_bridge1_rtl_a_sel_1 = state_rbm_0_cmos32soi_rbm_train_rbm[78] | state_rbm_0_cmos32soi_rbm_train_rbm[43];
  assign mt_bridge1_rtl_a_sel_3 = state_rbm_0_cmos32soi_rbm_train_rbm[82] | state_rbm_0_cmos32soi_rbm_train_rbm[47];
  assign mt_bridge1_rtl_a_sel_4 = state_rbm_0_cmos32soi_rbm_train_rbm[83] | state_rbm_0_cmos32soi_rbm_train_rbm[48];
  assign _00635_ = state_rbm_0_cmos32soi_rbm_train_rbm[88] | state_rbm_0_cmos32soi_rbm_train_rbm[51];
  assign _00636_ = _00619_ | state_rbm_0_cmos32soi_rbm_train_rbm[72];
  assign _00637_ = _00636_ | state_rbm_0_cmos32soi_rbm_train_rbm[37];
  assign _00638_ = _00637_ | state_rbm_0_cmos32soi_rbm_train_rbm[71];
  assign _00639_ = _00638_ | state_rbm_0_cmos32soi_rbm_train_rbm[36];
  assign _00640_ = _00639_ | state_rbm_0_cmos32soi_rbm_train_rbm[67];
  assign _00641_ = _00640_ | state_rbm_0_cmos32soi_rbm_train_rbm[32];
  assign _00642_ = _00641_ | state_rbm_0_cmos32soi_rbm_train_rbm[79];
  assign _00643_ = _00642_ | state_rbm_0_cmos32soi_rbm_train_rbm[44];
  assign _00644_ = _00643_ | state_rbm_0_cmos32soi_rbm_train_rbm[78];
  assign _00645_ = _00644_ | state_rbm_0_cmos32soi_rbm_train_rbm[43];
  assign _00646_ = _00645_ | state_rbm_0_cmos32soi_rbm_train_rbm[77];
  assign mux_mti_ln59_0_1_mux_0_sel = _00646_ | state_rbm_0_cmos32soi_rbm_train_rbm[42];
  assign _00647_ = mt_bridge1_rtl_a_sel | state_rbm_0_cmos32soi_rbm_train_rbm[67];
  assign _00648_ = _00647_ | state_rbm_0_cmos32soi_rbm_train_rbm[32];
  assign _00649_ = _00648_ | state_rbm_0_cmos32soi_rbm_train_rbm[79];
  assign _00650_ = _00649_ | state_rbm_0_cmos32soi_rbm_train_rbm[44];
  assign _00651_ = _00650_ | state_rbm_0_cmos32soi_rbm_train_rbm[78];
  assign _00652_ = _00651_ | state_rbm_0_cmos32soi_rbm_train_rbm[43];
  assign _00653_ = _00652_ | state_rbm_0_cmos32soi_rbm_train_rbm[77];
  assign mux_mti_ln59_0_8_sel = _00653_ | state_rbm_0_cmos32soi_rbm_train_rbm[42];
  assign mux_rem_ln58_11_mux_0_sel = state_rbm_0_cmos32soi_rbm_train_rbm[25] | state_rbm_0_cmos32soi_rbm_train_rbm[24];
  assign mux_rem_ln58_34_mux_0_sel = state_rbm_0_cmos32soi_rbm_train_rbm[68] | state_rbm_0_cmos32soi_rbm_train_rbm[67];
  assign _00654_ = state_rbm_0_cmos32soi_rbm_train_rbm[80] | state_rbm_0_cmos32soi_rbm_train_rbm[79];
  assign _00655_ = _00654_ | state_rbm_0_cmos32soi_rbm_train_rbm[78];
  assign mux_rem_ln58_46_sel = _00655_ | state_rbm_0_cmos32soi_rbm_train_rbm[77];
  assign mux_rem_ln58_47_mux_0_sel = state_rbm_0_cmos32soi_rbm_train_rbm[73] | state_rbm_0_cmos32soi_rbm_train_rbm[74];
  assign _00656_ = state_rbm_0_cmos32soi_rbm_train_rbm[73] | state_rbm_0_cmos32soi_rbm_train_rbm[72];
  assign mux_rem_ln58_49_mux_0_sel = _00656_ | state_rbm_0_cmos32soi_rbm_train_rbm[74];
  assign _00657_ = _00656_ | state_rbm_0_cmos32soi_rbm_train_rbm[71];
  assign mux_rem_ln58_54_sel = _00657_ | state_rbm_0_cmos32soi_rbm_train_rbm[74];
  assign _00658_ = mt_bridge1_rtl_a_sel | state_rbm_0_cmos32soi_rbm_train_rbm[77];
  assign mux_rem_ln58_63_sel = _00658_ | state_rbm_0_cmos32soi_rbm_train_rbm[42];
  assign mux_this_ln361_0_2_1_mux_0_sel = state_rbm_0_cmos32soi_rbm_train_rbm[33] | state_rbm_0_cmos32soi_rbm_train_rbm[32];
  assign ctrlOr_ln111_z = ctrlAnd_0_ln111_z | state_rbm_0_cmos32soi_rbm_train_rbm[76];
  assign ctrlOr_ln111_0_z = ctrlAnd_0_ln111_0_z | state_rbm_0_cmos32soi_rbm_train_rbm[41];
  assign ctrlOr_ln290_z = ctrlAnd_0_ln290_z | state_rbm_0_cmos32soi_rbm_train_rbm[20];
  assign ctrlOr_ln316_z = ctrlAnd_0_ln316_z | state_rbm_0_cmos32soi_rbm_train_rbm[23];
  assign ctrlOr_ln328_z = ctrlAnd_0_ln328_z | state_rbm_0_cmos32soi_rbm_train_rbm[27];
  assign ctrlOr_ln356_z = ctrlAnd_0_ln356_z | state_rbm_0_cmos32soi_rbm_train_rbm[30];
  assign ctrlOr_ln51_z = ctrlAnd_0_ln51_z | state_rbm_0_cmos32soi_rbm_train_rbm[53];
  assign ctrlOr_ln67_z = ctrlAnd_0_ln67_z | state_rbm_0_cmos32soi_rbm_train_rbm[66];
  assign ctrlOr_ln67_0_z = ctrlAnd_0_ln67_0_z | state_rbm_0_cmos32soi_rbm_train_rbm[31];
  assign ctrlOr_ln775_0_z = ctrlAnd_0_ln775_z | state_rbm_0_cmos32soi_rbm_train_rbm[62];
  assign ctrlOr_ln799_0_z = ctrlAnd_0_ln799_z | state_rbm_0_cmos32soi_rbm_train_rbm[13];
  assign ctrlOr_ln86_z = ctrlAnd_0_ln86_z | state_rbm_0_cmos32soi_rbm_train_rbm[70];
  assign ctrlOr_ln86_0_z = ctrlAnd_0_ln86_0_z | state_rbm_0_cmos32soi_rbm_train_rbm[35];
  assign _00659_ = memwrite_rbm_mt_ln144_en | memwrite_rbm_mt_ln144_0_en;
  assign _00660_ = _00659_ | memwrite_rbm_mt_ln127_en;
  assign _00661_ = _00660_ | memwrite_rbm_mt_ln127_0_en;
  assign _00662_ = _00661_ | memwrite_rbm_mt_ln103_en;
  assign mt_bridge0_rtl_d_sel = _00662_ | memwrite_rbm_mt_ln103_0_en;
  assign _00663_ = ctrlAnd_1_ln111_0_z | state_rbm_0_cmos32soi_rbm_train_rbm[67];
  assign _00664_ = _00663_ | state_rbm_0_cmos32soi_rbm_train_rbm[49];
  assign _00665_ = _00664_ | state_rbm_0_cmos32soi_rbm_train_rbm[48];
  assign _00666_ = _00665_ | state_rbm_0_cmos32soi_rbm_train_rbm[47];
  assign _00667_ = _00666_ | state_rbm_0_cmos32soi_rbm_train_rbm[45];
  assign _00668_ = _00667_ | state_rbm_0_cmos32soi_rbm_train_rbm[79];
  assign _00669_ = _00668_ | state_rbm_0_cmos32soi_rbm_train_rbm[44];
  assign _00670_ = _00669_ | state_rbm_0_cmos32soi_rbm_train_rbm[78];
  assign _00671_ = _00670_ | state_rbm_0_cmos32soi_rbm_train_rbm[43];
  assign _00672_ = _00671_ | state_rbm_0_cmos32soi_rbm_train_rbm[77];
  assign add_ln271_21_sel = _00672_ | state_rbm_0_cmos32soi_rbm_train_rbm[42];
  assign visibleEnergies_bridge3_rtl_CE_en = ctrlOr_ln328_z | ctrlOr_ln316_z;
  assign _00673_ = ctrlAnd_1_ln753_z | ctrlAnd_1_ln750_z;
  assign ctrlOr_ln753_z = ctrlAnd_0_ln753_z | ctrlAnd_1_ln750_z;
  assign _00674_ = ctrlOr_ln86_0_z | ctrlOr_ln67_0_z;
  assign _00675_ = _00674_ | ctrlOr_ln111_0_z;
  assign _00676_ = _00675_ | ctrlAnd_1_ln86_0_z;
  assign _00677_ = _00676_ | ctrlAnd_1_ln111_0_z;
  assign _00678_ = _00677_ | state_rbm_0_cmos32soi_rbm_train_rbm[38];
  assign _00679_ = _00678_ | state_rbm_0_cmos32soi_rbm_train_rbm[37];
  assign _00680_ = _00679_ | state_rbm_0_cmos32soi_rbm_train_rbm[36];
  assign _00681_ = _00680_ | state_rbm_0_cmos32soi_rbm_train_rbm[33];
  assign _00682_ = _00681_ | state_rbm_0_cmos32soi_rbm_train_rbm[32];
  assign _00683_ = _00682_ | state_rbm_0_cmos32soi_rbm_train_rbm[52];
  assign _00684_ = _00683_ | state_rbm_0_cmos32soi_rbm_train_rbm[51];
  assign _00685_ = _00684_ | state_rbm_0_cmos32soi_rbm_train_rbm[49];
  assign _00686_ = _00685_ | state_rbm_0_cmos32soi_rbm_train_rbm[48];
  assign _00687_ = _00686_ | state_rbm_0_cmos32soi_rbm_train_rbm[47];
  assign _00688_ = _00687_ | state_rbm_0_cmos32soi_rbm_train_rbm[45];
  assign _00689_ = _00688_ | state_rbm_0_cmos32soi_rbm_train_rbm[44];
  assign _00690_ = _00689_ | state_rbm_0_cmos32soi_rbm_train_rbm[43];
  assign _00691_ = _00690_ | state_rbm_0_cmos32soi_rbm_train_rbm[42];
  assign add_ln365_sel = _00691_ | state_rbm_0_cmos32soi_rbm_train_rbm[39];
  assign mt_bridge1_rtl_a_sel_2 = ctrlAnd_1_ln111_z | ctrlAnd_1_ln111_0_z;
  assign _00692_ = mt_bridge1_rtl_a_sel_2 | state_rbm_0_cmos32soi_rbm_train_rbm[84];
  assign _00693_ = _00692_ | state_rbm_0_cmos32soi_rbm_train_rbm[49];
  assign _00694_ = _00693_ | state_rbm_0_cmos32soi_rbm_train_rbm[83];
  assign _00695_ = _00694_ | state_rbm_0_cmos32soi_rbm_train_rbm[48];
  assign _00696_ = _00695_ | state_rbm_0_cmos32soi_rbm_train_rbm[82];
  assign _00697_ = _00696_ | state_rbm_0_cmos32soi_rbm_train_rbm[47];
  assign _00698_ = _00697_ | state_rbm_0_cmos32soi_rbm_train_rbm[80];
  assign _00699_ = _00698_ | state_rbm_0_cmos32soi_rbm_train_rbm[45];
  assign _00700_ = _00699_ | state_rbm_0_cmos32soi_rbm_train_rbm[79];
  assign _00701_ = _00700_ | state_rbm_0_cmos32soi_rbm_train_rbm[44];
  assign _00702_ = _00701_ | state_rbm_0_cmos32soi_rbm_train_rbm[78];
  assign _00703_ = _00702_ | state_rbm_0_cmos32soi_rbm_train_rbm[43];
  assign _00704_ = _00703_ | state_rbm_0_cmos32soi_rbm_train_rbm[77];
  assign add_ln271_14_mux_0_sel = _00704_ | state_rbm_0_cmos32soi_rbm_train_rbm[42];
  assign _00705_ = state_rbm_0_cmos32soi_rbm_train_rbm[87] | ctrlAnd_1_ln111_z;
  assign _00706_ = _00705_ | ctrlAnd_1_ln111_0_z;
  assign _00707_ = _00706_ | state_rbm_0_cmos32soi_rbm_train_rbm[73];
  assign _00708_ = _00707_ | state_rbm_0_cmos32soi_rbm_train_rbm[38];
  assign _00709_ = _00708_ | state_rbm_0_cmos32soi_rbm_train_rbm[72];
  assign _00710_ = _00709_ | state_rbm_0_cmos32soi_rbm_train_rbm[37];
  assign _00711_ = _00710_ | state_rbm_0_cmos32soi_rbm_train_rbm[71];
  assign _00712_ = _00711_ | state_rbm_0_cmos32soi_rbm_train_rbm[36];
  assign _00713_ = _00712_ | state_rbm_0_cmos32soi_rbm_train_rbm[68];
  assign _00714_ = _00713_ | state_rbm_0_cmos32soi_rbm_train_rbm[33];
  assign _00715_ = _00714_ | state_rbm_0_cmos32soi_rbm_train_rbm[67];
  assign _00716_ = _00715_ | state_rbm_0_cmos32soi_rbm_train_rbm[32];
  assign _00717_ = _00716_ | state_rbm_0_cmos32soi_rbm_train_rbm[84];
  assign _00718_ = _00717_ | state_rbm_0_cmos32soi_rbm_train_rbm[49];
  assign _00719_ = _00718_ | state_rbm_0_cmos32soi_rbm_train_rbm[83];
  assign _00720_ = _00719_ | state_rbm_0_cmos32soi_rbm_train_rbm[48];
  assign _00721_ = _00720_ | state_rbm_0_cmos32soi_rbm_train_rbm[82];
  assign _00722_ = _00721_ | state_rbm_0_cmos32soi_rbm_train_rbm[47];
  assign _00723_ = _00722_ | state_rbm_0_cmos32soi_rbm_train_rbm[80];
  assign _00724_ = _00723_ | state_rbm_0_cmos32soi_rbm_train_rbm[45];
  assign _00725_ = _00724_ | state_rbm_0_cmos32soi_rbm_train_rbm[79];
  assign _00726_ = _00725_ | state_rbm_0_cmos32soi_rbm_train_rbm[44];
  assign _00727_ = _00726_ | state_rbm_0_cmos32soi_rbm_train_rbm[78];
  assign _00728_ = _00727_ | state_rbm_0_cmos32soi_rbm_train_rbm[43];
  assign _00729_ = _00728_ | state_rbm_0_cmos32soi_rbm_train_rbm[77];
  assign _00730_ = _00729_ | state_rbm_0_cmos32soi_rbm_train_rbm[42];
  assign _00731_ = _00730_ | state_rbm_0_cmos32soi_rbm_train_rbm[74];
  assign mux_mti_ln59_0_0_sel = _00731_ | state_rbm_0_cmos32soi_rbm_train_rbm[39];
  assign _00732_ = ctrlAnd_1_ln111_z | state_rbm_0_cmos32soi_rbm_train_rbm[71];
  assign _00733_ = _00732_ | state_rbm_0_cmos32soi_rbm_train_rbm[36];
  assign _00734_ = _00733_ | state_rbm_0_cmos32soi_rbm_train_rbm[32];
  assign _00735_ = _00734_ | state_rbm_0_cmos32soi_rbm_train_rbm[84];
  assign _00736_ = _00735_ | state_rbm_0_cmos32soi_rbm_train_rbm[83];
  assign _00737_ = _00736_ | state_rbm_0_cmos32soi_rbm_train_rbm[82];
  assign _00738_ = _00737_ | state_rbm_0_cmos32soi_rbm_train_rbm[80];
  assign _00739_ = _00738_ | state_rbm_0_cmos32soi_rbm_train_rbm[79];
  assign _00740_ = _00739_ | state_rbm_0_cmos32soi_rbm_train_rbm[44];
  assign _00741_ = _00740_ | state_rbm_0_cmos32soi_rbm_train_rbm[78];
  assign _00742_ = _00741_ | state_rbm_0_cmos32soi_rbm_train_rbm[43];
  assign _00743_ = _00742_ | state_rbm_0_cmos32soi_rbm_train_rbm[77];
  assign mux_this_ln361_0_2_0_sel = _00743_ | state_rbm_0_cmos32soi_rbm_train_rbm[42];
  assign ctrlOr_ln198_z = ctrlAnd_1_ln198_z | state_rbm_0_cmos32soi_rbm_train_rbm[92];
  assign _00744_ = ctrlOr_ln316_z | ctrlAnd_1_ln290_z;
  assign _00745_ = _00744_ | state_rbm_0_cmos32soi_rbm_train_rbm[25];
  assign sub_ln196_0_1_sel = _00745_ | state_rbm_0_cmos32soi_rbm_train_rbm[24];
  assign ctrlOr_ln282_0_z = ctrlAnd_1_ln356_z | state_rbm_0_cmos32soi_rbm_train_rbm[10];
  assign _00746_ = state_rbm_0_cmos32soi_rbm_train_rbm[17] | state_rbm_0_cmos32soi_rbm_train_rbm[15];
  assign _00747_ = _00746_ | ctrlAnd_1_ln51_z;
  assign _00748_ = _00747_ | state_rbm_0_cmos32soi_rbm_train_rbm[14];
  assign memwrite_rbm_visible_unit_ln365_103_mux_0_sel = _00748_ | state_rbm_0_cmos32soi_rbm_train_rbm[90];
  assign _00749_ = _00747_ | state_rbm_0_cmos32soi_rbm_train_rbm[18];
  assign memwrite_rbm_visible_unit_ln365_141_mux_0_sel = _00749_ | state_rbm_0_cmos32soi_rbm_train_rbm[14];
  assign _00750_ = ctrlAnd_1_ln51_z | ctrlAnd_0_ln198_z;
  assign memwrite_rbm_visible_unit_ln365_156_mux_0_sel = _00750_ | state_rbm_0_cmos32soi_rbm_train_rbm[90];
  assign memwrite_rbm_visible_unit_ln365_183_mux_0_sel = state_rbm_0_cmos32soi_rbm_train_rbm[87] | ctrlAnd_1_ln51_z;
  assign memwrite_rbm_visible_unit_ln365_241_mux_0_sel = ctrlAnd_1_ln51_z | state_rbm_0_cmos32soi_rbm_train_rbm[63];
  assign _00751_ = ctrlAnd_1_ln51_z | state_rbm_0_cmos32soi_rbm_train_rbm[77];
  assign memwrite_rbm_visible_unit_ln365_4_mux_0_sel = _00751_ | state_rbm_0_cmos32soi_rbm_train_rbm[42];
  assign memwrite_rbm_visible_unit_ln365_6_mux_0_sel = ctrlAnd_1_ln51_z | state_rbm_0_cmos32soi_rbm_train_rbm[28];
  assign _00752_ = state_rbm_0_cmos32soi_rbm_train_rbm[56] | ctrlAnd_1_ln51_z;
  assign memwrite_rbm_visible_unit_ln365_80_mux_0_sel = _00752_ | state_rbm_0_cmos32soi_rbm_train_rbm[57];
  assign _00753_ = _00746_ | state_rbm_0_cmos32soi_rbm_train_rbm[56];
  assign _00754_ = _00753_ | ctrlAnd_1_ln51_z;
  assign _00755_ = _00754_ | state_rbm_0_cmos32soi_rbm_train_rbm[18];
  assign _00756_ = _00755_ | state_rbm_0_cmos32soi_rbm_train_rbm[14];
  assign _00757_ = _00756_ | state_rbm_0_cmos32soi_rbm_train_rbm[63];
  assign _00758_ = _00757_ | state_rbm_0_cmos32soi_rbm_train_rbm[58];
  assign memwrite_rbm_visible_unit_ln365_96_sel = _00758_ | state_rbm_0_cmos32soi_rbm_train_rbm[57];
  assign _00759_ = _00752_ | state_rbm_0_cmos32soi_rbm_train_rbm[58];
  assign memwrite_rbm_visible_unit_ln365_97_mux_0_sel = _00759_ | state_rbm_0_cmos32soi_rbm_train_rbm[57];
  assign _00760_ = ctrlAnd_1_ln51_z | state_rbm_0_cmos32soi_rbm_train_rbm[71];
  assign _00761_ = _00760_ | state_rbm_0_cmos32soi_rbm_train_rbm[36];
  assign _00762_ = _00761_ | state_rbm_0_cmos32soi_rbm_train_rbm[77];
  assign memwrite_rbm_visible_unit_ln365_sel = _00762_ | state_rbm_0_cmos32soi_rbm_train_rbm[42];
  assign _00763_ = _00674_ | ctrlOr_ln51_z;
  assign _00764_ = _00763_ | ctrlOr_ln111_0_z;
  assign _00765_ = _00764_ | ctrlAnd_1_ln86_0_z;
  assign _00766_ = _00765_ | ctrlAnd_1_ln51_z;
  assign _00767_ = _00766_ | ctrlAnd_1_ln111_0_z;
  assign _00768_ = _00767_ | state_rbm_0_cmos32soi_rbm_train_rbm[38];
  assign _00769_ = _00768_ | state_rbm_0_cmos32soi_rbm_train_rbm[37];
  assign _00770_ = _00769_ | state_rbm_0_cmos32soi_rbm_train_rbm[36];
  assign _00771_ = _00770_ | state_rbm_0_cmos32soi_rbm_train_rbm[33];
  assign _00772_ = _00771_ | state_rbm_0_cmos32soi_rbm_train_rbm[32];
  assign _00773_ = _00772_ | state_rbm_0_cmos32soi_rbm_train_rbm[52];
  assign _00774_ = _00773_ | state_rbm_0_cmos32soi_rbm_train_rbm[51];
  assign _00775_ = _00774_ | state_rbm_0_cmos32soi_rbm_train_rbm[49];
  assign _00776_ = _00775_ | state_rbm_0_cmos32soi_rbm_train_rbm[48];
  assign _00777_ = _00776_ | state_rbm_0_cmos32soi_rbm_train_rbm[47];
  assign _00778_ = _00777_ | state_rbm_0_cmos32soi_rbm_train_rbm[45];
  assign _00779_ = _00778_ | state_rbm_0_cmos32soi_rbm_train_rbm[44];
  assign _00780_ = _00779_ | state_rbm_0_cmos32soi_rbm_train_rbm[43];
  assign _00781_ = _00780_ | state_rbm_0_cmos32soi_rbm_train_rbm[42];
  assign mux_j_ln356_mux_0_sel = _00781_ | state_rbm_0_cmos32soi_rbm_train_rbm[39];
  assign edges_bridge0_rtl_CE_en = ctrlAnd_1_ln713_z | state_rbm_0_cmos32soi_rbm_train_rbm[18];
  assign _00782_ = state_rbm_0_cmos32soi_rbm_train_rbm[85] | ctrlOr_ln86_z;
  assign _00783_ = _00782_ | ctrlOr_ln67_z;
  assign _00784_ = _00783_ | ctrlOr_ln111_z;
  assign _00785_ = _00784_ | ctrlAnd_1_ln86_z;
  assign _00786_ = _00785_ | ctrlAnd_1_ln111_z;
  assign _00787_ = _00786_ | state_rbm_0_cmos32soi_rbm_train_rbm[73];
  assign _00788_ = _00787_ | state_rbm_0_cmos32soi_rbm_train_rbm[72];
  assign _00789_ = _00788_ | state_rbm_0_cmos32soi_rbm_train_rbm[71];
  assign _00790_ = _00789_ | state_rbm_0_cmos32soi_rbm_train_rbm[68];
  assign _00791_ = _00790_ | state_rbm_0_cmos32soi_rbm_train_rbm[67];
  assign _00792_ = _00791_ | state_rbm_0_cmos32soi_rbm_train_rbm[84];
  assign _00793_ = _00792_ | state_rbm_0_cmos32soi_rbm_train_rbm[83];
  assign _00794_ = _00793_ | state_rbm_0_cmos32soi_rbm_train_rbm[82];
  assign _00795_ = _00794_ | state_rbm_0_cmos32soi_rbm_train_rbm[80];
  assign _00796_ = _00795_ | state_rbm_0_cmos32soi_rbm_train_rbm[79];
  assign _00797_ = _00796_ | state_rbm_0_cmos32soi_rbm_train_rbm[78];
  assign _00798_ = _00797_ | state_rbm_0_cmos32soi_rbm_train_rbm[77];
  assign mux_rem_ln58_27_mux_0_sel = _00798_ | state_rbm_0_cmos32soi_rbm_train_rbm[74];
  assign _00799_ = memwrite_rbm_mt_ln129_0_en | memwrite_rbm_mt_ln127_0_en;
  assign mt_bridge0_rtl_a_sel_3 = _00799_ | state_rbm_0_cmos32soi_rbm_train_rbm[33];
  assign _00800_ = memwrite_rbm_mt_ln129_en | memwrite_rbm_mt_ln127_en;
  assign mt_bridge0_rtl_a_sel_0 = _00800_ | state_rbm_0_cmos32soi_rbm_train_rbm[68];
  assign mt_bridge0_rtl_a_sel_4 = memwrite_rbm_mt_ln146_0_en | memwrite_rbm_mt_ln144_0_en;
  assign mt_bridge0_rtl_a_sel_2 = memwrite_rbm_mt_ln146_en | memwrite_rbm_mt_ln144_en;
  assign _00801_ = memwrite_rbm_mt_ln105_en | memwrite_rbm_mt_ln105_0_en;
  assign _00802_ = _00801_ | memwrite_rbm_mt_ln103_en;
  assign mt_bridge0_rtl_a_sel_1 = _00802_ | memwrite_rbm_mt_ln103_0_en;
  assign _00803_ = memwrite_rbm_mt_ln146_en | memwrite_rbm_mt_ln146_0_en;
  assign _00804_ = _00803_ | memwrite_rbm_mt_ln129_en;
  assign _00805_ = _00804_ | memwrite_rbm_mt_ln129_0_en;
  assign _00806_ = _00805_ | memwrite_rbm_mt_ln105_en;
  assign mt_bridge0_rtl_d_sel_0 = _00806_ | memwrite_rbm_mt_ln105_0_en;
  assign \rbm_0_cmos32soi_rbm_config_combinational.ctrlOr_ln532_z = state_rbm_0_cmos32soi_rbm_config[2] | \rbm_0_cmos32soi_rbm_config_combinational.ctrlAnd_1_ln517_z ;
  assign ctrlOr_ln191_0_z = ctrlOr_ln198_z | state_rbm_0_cmos32soi_rbm_train_rbm[65];
  assign ctrlOr_ln711_z = ctrlAnd_0_ln713_z | ctrlAnd_1_ln711_z;
  assign ctrlOr_ln711_0_z = ctrlAnd_0_ln711_z | state_rbm_0_cmos32soi_rbm_train_rbm[93];
  assign ctrlOr_ln59_0_z = ctrlAnd_1_ln59_0_z | state_rbm_0_cmos32soi_rbm_train_rbm[50];
  assign memwrite_rbm_visible_unit_ln365_268_mux_0_sel = ctrlOr_ln711_0_z | ctrlAnd_1_ln51_z;
  assign ctrlOr_ln62_0_z = ctrlAnd_1_ln62_0_z | ctrlAnd_1_ln67_0_z;
  assign or_and_0_ln193_Z_0_z = if_ln191_z | eq_ln193_z;
  assign or_and_0_ln296_Z_0_z = if_ln294_z | eq_ln296_z;
  assign or_and_0_ln186_Z_0_z = if_ln184_z | eq_ln186_z;
  assign or_and_0_ln284_Z_0_z = if_ln282_z | eq_ln284_z;
  assign ctrlOr_ln706_0_z = ctrlAnd_0_ln706_z | state_rbm_0_cmos32soi_rbm_train_rbm[1];
  assign _00807_ = _00674_ | ctrlOr_ln62_0_z;
  assign _00808_ = _00807_ | ctrlOr_ln59_0_z;
  assign _00809_ = _00808_ | ctrlOr_ln51_z;
  assign _00810_ = _00809_ | ctrlOr_ln111_0_z;
  assign _00811_ = _00810_ | ctrlAnd_1_ln86_0_z;
  assign _00812_ = _00811_ | ctrlAnd_1_ln51_z;
  assign _00813_ = _00812_ | ctrlAnd_1_ln111_0_z;
  assign _00814_ = _00813_ | ctrlAnd_0_ln62_0_z;
  assign _00815_ = _00814_ | state_rbm_0_cmos32soi_rbm_train_rbm[38];
  assign _00816_ = _00815_ | state_rbm_0_cmos32soi_rbm_train_rbm[37];
  assign _00817_ = _00816_ | state_rbm_0_cmos32soi_rbm_train_rbm[36];
  assign _00818_ = _00817_ | state_rbm_0_cmos32soi_rbm_train_rbm[33];
  assign _00819_ = _00818_ | state_rbm_0_cmos32soi_rbm_train_rbm[32];
  assign _00820_ = _00819_ | state_rbm_0_cmos32soi_rbm_train_rbm[52];
  assign _00821_ = _00820_ | state_rbm_0_cmos32soi_rbm_train_rbm[28];
  assign _00822_ = _00821_ | state_rbm_0_cmos32soi_rbm_train_rbm[51];
  assign _00823_ = _00822_ | state_rbm_0_cmos32soi_rbm_train_rbm[49];
  assign _00824_ = _00823_ | state_rbm_0_cmos32soi_rbm_train_rbm[48];
  assign _00825_ = _00824_ | state_rbm_0_cmos32soi_rbm_train_rbm[47];
  assign _00826_ = _00825_ | state_rbm_0_cmos32soi_rbm_train_rbm[45];
  assign _00827_ = _00826_ | state_rbm_0_cmos32soi_rbm_train_rbm[44];
  assign _00828_ = _00827_ | state_rbm_0_cmos32soi_rbm_train_rbm[43];
  assign _00829_ = _00828_ | state_rbm_0_cmos32soi_rbm_train_rbm[42];
  assign add_ln281_sel = _00829_ | state_rbm_0_cmos32soi_rbm_train_rbm[39];
  assign _00830_ = ctrlAnd_1_ln777_z | ctrlAnd_1_ln51_z;
  assign _00831_ = _00830_ | ctrlAnd_0_ln772_z;
  assign memwrite_rbm_visible_unit_ln365_240_sel = _00831_ | state_rbm_0_cmos32soi_rbm_train_rbm[63];
  assign memwrite_rbm_visible_unit_ln365_214_mux_0_sel = memwrite_rbm_visible_unit_ln365_240_sel | state_rbm_0_cmos32soi_rbm_train_rbm[60];
  assign _00832_ = ctrlAnd_0_ln777_z | ctrlAnd_1_ln772_z;
  assign ctrlOr_ln772_z = _00832_ | ctrlAnd_1_ln775_z;
  assign ctrlOr_ln799_z = ctrlAnd_0_ln801_z | ctrlAnd_1_ln799_z;
  assign ctrlOr_ln803_z = ctrlAnd_1_ln803_z | state_rbm_0_cmos32soi_rbm_train_rbm[16];
  assign _00833_ = ctrlAnd_1_ln777_z | ctrlAnd_1_ln296_z;
  assign hidden_unit_bridge3_rtl_CE_en = _00833_ | ctrlAnd_0_ln803_z;
  assign _00834_ = _00752_ | ctrlAnd_1_ln296_z;
  assign _00835_ = _00834_ | state_rbm_0_cmos32soi_rbm_train_rbm[24];
  assign _00836_ = _00835_ | state_rbm_0_cmos32soi_rbm_train_rbm[58];
  assign memwrite_rbm_visible_unit_ln365_43_mux_0_sel = _00836_ | state_rbm_0_cmos32soi_rbm_train_rbm[57];
  assign _00837_ = state_rbm_0_cmos32soi_rbm_train_rbm[56] | ctrlOr_ln316_z;
  assign _00838_ = _00837_ | ctrlAnd_1_ln51_z;
  assign _00839_ = _00838_ | ctrlAnd_1_ln296_z;
  assign _00840_ = _00839_ | ctrlAnd_1_ln290_z;
  assign _00841_ = _00840_ | state_rbm_0_cmos32soi_rbm_train_rbm[25];
  assign _00842_ = _00841_ | state_rbm_0_cmos32soi_rbm_train_rbm[24];
  assign _00843_ = _00842_ | state_rbm_0_cmos32soi_rbm_train_rbm[58];
  assign memwrite_rbm_visible_unit_ln365_45_mux_0_sel = _00843_ | state_rbm_0_cmos32soi_rbm_train_rbm[57];
  assign _00844_ = _00834_ | state_rbm_0_cmos32soi_rbm_train_rbm[58];
  assign memwrite_rbm_visible_unit_ln365_47_mux_0_sel = _00844_ | state_rbm_0_cmos32soi_rbm_train_rbm[57];
  assign _00845_ = _00834_ | ctrlAnd_0_ln296_z;
  assign _00846_ = _00845_ | state_rbm_0_cmos32soi_rbm_train_rbm[25];
  assign _00847_ = _00846_ | state_rbm_0_cmos32soi_rbm_train_rbm[24];
  assign _00848_ = _00847_ | state_rbm_0_cmos32soi_rbm_train_rbm[58];
  assign memwrite_rbm_visible_unit_ln365_42_sel = _00848_ | state_rbm_0_cmos32soi_rbm_train_rbm[57];
  assign _00849_ = state_rbm_0_cmos32soi_rbm_train_rbm[56] | ctrlOr_ln86_0_z;
  assign _00850_ = _00849_ | ctrlOr_ln67_0_z;
  assign _00851_ = _00850_ | ctrlOr_ln62_0_z;
  assign _00852_ = _00851_ | ctrlOr_ln59_0_z;
  assign _00853_ = _00852_ | ctrlOr_ln51_z;
  assign _00854_ = _00853_ | ctrlOr_ln316_z;
  assign _00855_ = _00854_ | ctrlOr_ln290_z;
  assign _00856_ = _00855_ | ctrlOr_ln111_0_z;
  assign _00857_ = _00856_ | ctrlAnd_1_ln86_0_z;
  assign _00858_ = _00857_ | ctrlAnd_1_ln51_z;
  assign _00859_ = _00858_ | ctrlAnd_1_ln328_z;
  assign _00860_ = _00859_ | ctrlAnd_1_ln316_z;
  assign _00861_ = _00860_ | ctrlAnd_1_ln296_z;
  assign _00862_ = _00861_ | ctrlAnd_1_ln290_z;
  assign _00863_ = _00862_ | ctrlAnd_1_ln111_0_z;
  assign _00864_ = _00863_ | ctrlAnd_0_ln62_0_z;
  assign _00865_ = _00864_ | ctrlAnd_0_ln296_z;
  assign _00866_ = _00865_ | state_rbm_0_cmos32soi_rbm_train_rbm[38];
  assign _00867_ = _00866_ | state_rbm_0_cmos32soi_rbm_train_rbm[37];
  assign _00868_ = _00867_ | state_rbm_0_cmos32soi_rbm_train_rbm[36];
  assign _00869_ = _00868_ | state_rbm_0_cmos32soi_rbm_train_rbm[33];
  assign _00870_ = _00869_ | state_rbm_0_cmos32soi_rbm_train_rbm[32];
  assign _00871_ = _00870_ | state_rbm_0_cmos32soi_rbm_train_rbm[52];
  assign _00872_ = _00871_ | state_rbm_0_cmos32soi_rbm_train_rbm[25];
  assign _00873_ = _00872_ | state_rbm_0_cmos32soi_rbm_train_rbm[24];
  assign _00874_ = _00873_ | state_rbm_0_cmos32soi_rbm_train_rbm[58];
  assign _00875_ = _00874_ | state_rbm_0_cmos32soi_rbm_train_rbm[57];
  assign _00876_ = _00875_ | state_rbm_0_cmos32soi_rbm_train_rbm[51];
  assign _00877_ = _00876_ | state_rbm_0_cmos32soi_rbm_train_rbm[49];
  assign _00878_ = _00877_ | state_rbm_0_cmos32soi_rbm_train_rbm[48];
  assign _00879_ = _00878_ | state_rbm_0_cmos32soi_rbm_train_rbm[47];
  assign _00880_ = _00879_ | state_rbm_0_cmos32soi_rbm_train_rbm[45];
  assign _00881_ = _00880_ | state_rbm_0_cmos32soi_rbm_train_rbm[44];
  assign _00882_ = _00881_ | state_rbm_0_cmos32soi_rbm_train_rbm[43];
  assign _00883_ = _00882_ | state_rbm_0_cmos32soi_rbm_train_rbm[42];
  assign mux_v_ln282_sel = _00883_ | state_rbm_0_cmos32soi_rbm_train_rbm[39];
  assign visibleEnergies_bridge1_rtl_CE_en = ctrlAnd_0_ln296_z | state_rbm_0_cmos32soi_rbm_train_rbm[25];
  assign hidden_unit_bridge1_rtl_CE_en = ctrlAnd_0_ln186_z | state_rbm_0_cmos32soi_rbm_train_rbm[88];
  assign ctrlOr_ln706_z = ctrlAnd_0_ln708_z | ctrlAnd_1_ln706_z;
  assign ctrlOr_ln59_z = ctrlAnd_1_ln59_z | state_rbm_0_cmos32soi_rbm_train_rbm[86];
  assign ctrlOr_ln62_z = ctrlAnd_1_ln62_z | ctrlAnd_1_ln67_z;
  assign _00884_ = _00803_ | memwrite_rbm_mt_ln144_en;
  assign _00885_ = _00884_ | memwrite_rbm_mt_ln144_0_en;
  assign _00886_ = _00885_ | memwrite_rbm_mt_ln129_en;
  assign _00887_ = _00886_ | memwrite_rbm_mt_ln129_0_en;
  assign _00888_ = _00887_ | memwrite_rbm_mt_ln127_en;
  assign _00889_ = _00888_ | memwrite_rbm_mt_ln127_0_en;
  assign _00890_ = _00889_ | memwrite_rbm_mt_ln105_en;
  assign _00891_ = _00890_ | memwrite_rbm_mt_ln105_0_en;
  assign _00892_ = _00891_ | memwrite_rbm_mt_ln103_en;
  assign _00893_ = _00892_ | memwrite_rbm_mt_ln103_0_en;
  assign _00894_ = _00893_ | ctrlAnd_0_ln62_z;
  assign _00895_ = _00894_ | ctrlAnd_0_ln62_0_z;
  assign _00896_ = _00895_ | state_rbm_0_cmos32soi_rbm_train_rbm[68];
  assign mt_bridge0_rtl_CE_en = _00896_ | state_rbm_0_cmos32soi_rbm_train_rbm[33];
  assign ctrlOr_ln766_0_z = ctrlAnd_0_ln766_z | state_rbm_0_cmos32soi_rbm_train_rbm[9];
  assign _00897_ = _00746_ | ctrlOr_ln803_z;
  assign _00898_ = _00897_ | ctrlAnd_1_ln51_z;
  assign _00899_ = _00898_ | ctrlAnd_0_ln803_z;
  assign _00900_ = _00899_ | state_rbm_0_cmos32soi_rbm_train_rbm[18];
  assign memwrite_rbm_visible_unit_ln365_140_sel = _00900_ | state_rbm_0_cmos32soi_rbm_train_rbm[14];
  assign memwrite_rbm_visible_unit_ln365_121_mux_0_sel = memwrite_rbm_visible_unit_ln365_140_sel | state_rbm_0_cmos32soi_rbm_train_rbm[12];
  assign _00901_ = _00897_ | ctrlAnd_0_ln803_z;
  assign _00902_ = _00901_ | state_rbm_0_cmos32soi_rbm_train_rbm[18];
  assign _00903_ = _00902_ | state_rbm_0_cmos32soi_rbm_train_rbm[14];
  assign mux_rem_ln58_55_mux_0_sel = _00903_ | state_rbm_0_cmos32soi_rbm_train_rbm[12];
  assign _00904_ = memread_rbm_edges_ln300_en | ctrlOr_ln803_z;
  assign edges_bridge2_rtl_CE_en = _00904_ | ctrlAnd_0_ln198_z;
  assign ctrlOr_ln792_0_z = ctrlAnd_0_ln792_z | state_rbm_0_cmos32soi_rbm_train_rbm[11];
  assign _00905_ = ctrlOr_ln86_z | ctrlOr_ln86_0_z;
  assign _00906_ = _00905_ | ctrlOr_ln67_z;
  assign _00907_ = _00906_ | ctrlOr_ln67_0_z;
  assign _00908_ = _00907_ | ctrlOr_ln59_z;
  assign _00909_ = _00908_ | ctrlOr_ln111_z;
  assign _00910_ = _00909_ | ctrlOr_ln111_0_z;
  assign _00911_ = _00910_ | ctrlAnd_1_ln111_z;
  assign _00912_ = _00911_ | ctrlAnd_1_ln111_0_z;
  assign _00913_ = _00912_ | state_rbm_0_cmos32soi_rbm_train_rbm[72];
  assign _00914_ = _00913_ | state_rbm_0_cmos32soi_rbm_train_rbm[37];
  assign _00915_ = _00914_ | state_rbm_0_cmos32soi_rbm_train_rbm[71];
  assign _00916_ = _00915_ | state_rbm_0_cmos32soi_rbm_train_rbm[36];
  assign _00917_ = _00916_ | state_rbm_0_cmos32soi_rbm_train_rbm[51];
  assign _00918_ = _00917_ | state_rbm_0_cmos32soi_rbm_train_rbm[83];
  assign _00919_ = _00918_ | state_rbm_0_cmos32soi_rbm_train_rbm[48];
  assign _00920_ = _00919_ | state_rbm_0_cmos32soi_rbm_train_rbm[82];
  assign _00921_ = _00920_ | state_rbm_0_cmos32soi_rbm_train_rbm[47];
  assign _00922_ = _00921_ | state_rbm_0_cmos32soi_rbm_train_rbm[78];
  assign _00923_ = _00922_ | state_rbm_0_cmos32soi_rbm_train_rbm[43];
  assign _00924_ = _00923_ | state_rbm_0_cmos32soi_rbm_train_rbm[77];
  assign mt_bridge1_rtl_CE_en = _00924_ | state_rbm_0_cmos32soi_rbm_train_rbm[42];
  assign _00925_ = state_rbm_0_cmos32soi_rbm_train_rbm[87] | state_rbm_0_cmos32soi_rbm_train_rbm[85];
  assign _00926_ = _00925_ | ctrlOr_ln86_z;
  assign _00927_ = _00926_ | ctrlOr_ln67_z;
  assign _00928_ = _00927_ | ctrlOr_ln62_z;
  assign _00929_ = _00928_ | ctrlOr_ln59_z;
  assign _00930_ = _00929_ | ctrlOr_ln111_z;
  assign _00931_ = _00930_ | ctrlAnd_1_ln86_z;
  assign _00932_ = _00931_ | ctrlAnd_1_ln193_z;
  assign _00933_ = _00932_ | ctrlAnd_1_ln111_z;
  assign _00934_ = _00933_ | ctrlAnd_0_ln62_z;
  assign _00935_ = _00934_ | ctrlAnd_0_ln198_z;
  assign _00936_ = _00935_ | state_rbm_0_cmos32soi_rbm_train_rbm[73];
  assign _00937_ = _00936_ | state_rbm_0_cmos32soi_rbm_train_rbm[72];
  assign _00938_ = _00937_ | state_rbm_0_cmos32soi_rbm_train_rbm[71];
  assign _00939_ = _00938_ | state_rbm_0_cmos32soi_rbm_train_rbm[68];
  assign _00940_ = _00939_ | state_rbm_0_cmos32soi_rbm_train_rbm[67];
  assign _00941_ = _00940_ | state_rbm_0_cmos32soi_rbm_train_rbm[90];
  assign _00942_ = _00941_ | state_rbm_0_cmos32soi_rbm_train_rbm[88];
  assign _00943_ = _00942_ | state_rbm_0_cmos32soi_rbm_train_rbm[84];
  assign _00944_ = _00943_ | state_rbm_0_cmos32soi_rbm_train_rbm[83];
  assign _00945_ = _00944_ | state_rbm_0_cmos32soi_rbm_train_rbm[82];
  assign _00946_ = _00945_ | state_rbm_0_cmos32soi_rbm_train_rbm[80];
  assign _00947_ = _00946_ | state_rbm_0_cmos32soi_rbm_train_rbm[79];
  assign _00948_ = _00947_ | state_rbm_0_cmos32soi_rbm_train_rbm[78];
  assign _00949_ = _00948_ | state_rbm_0_cmos32soi_rbm_train_rbm[77];
  assign mux_rem_ln58_14_mux_0_sel = _00949_ | state_rbm_0_cmos32soi_rbm_train_rbm[74];
  assign _00950_ = _00941_ | state_rbm_0_cmos32soi_rbm_train_rbm[84];
  assign _00951_ = _00950_ | state_rbm_0_cmos32soi_rbm_train_rbm[83];
  assign _00952_ = _00951_ | state_rbm_0_cmos32soi_rbm_train_rbm[82];
  assign _00953_ = _00952_ | state_rbm_0_cmos32soi_rbm_train_rbm[80];
  assign _00954_ = _00953_ | state_rbm_0_cmos32soi_rbm_train_rbm[79];
  assign _00955_ = _00954_ | state_rbm_0_cmos32soi_rbm_train_rbm[78];
  assign _00956_ = _00955_ | state_rbm_0_cmos32soi_rbm_train_rbm[77];
  assign mux_rem_ln58_15_mux_0_sel = _00956_ | state_rbm_0_cmos32soi_rbm_train_rbm[74];
  assign ctrlOr_ln766_z = ctrlAnd_0_ln768_z | ctrlAnd_1_ln766_z;
  assign _00957_ = ctrlAnd_1_ln794_z | ctrlAnd_1_ln768_z;
  assign data_bridge1_rtl_CE_en = _00957_ | ctrlAnd_1_ln193_z;
  assign ctrlOr_ln792_z = ctrlAnd_0_ln794_z | ctrlAnd_1_ln792_z;
  assign _00958_ = _00753_ | state_rbm_0_cmos32soi_rbm_train_rbm[87];
  assign _00959_ = _00958_ | state_rbm_0_cmos32soi_rbm_train_rbm[85];
  assign _00960_ = _00959_ | ctrlOr_ln86_z;
  assign _00961_ = _00960_ | ctrlOr_ln86_0_z;
  assign _00962_ = _00961_ | ctrlOr_ln803_z;
  assign _00963_ = _00962_ | ctrlOr_ln766_z;
  assign _00964_ = _00963_ | ctrlOr_ln753_z;
  assign _00965_ = _00964_ | ctrlOr_ln67_z;
  assign _00966_ = _00965_ | ctrlOr_ln67_0_z;
  assign _00967_ = _00966_ | ctrlOr_ln62_z;
  assign _00968_ = _00967_ | ctrlOr_ln59_z;
  assign _00969_ = _00968_ | ctrlOr_ln51_z;
  assign _00970_ = _00969_ | ctrlOr_ln328_z;
  assign _00971_ = _00970_ | ctrlOr_ln316_z;
  assign _00972_ = _00971_ | ctrlOr_ln290_z;
  assign _00973_ = _00972_ | ctrlOr_ln111_z;
  assign _00974_ = _00973_ | ctrlOr_ln111_0_z;
  assign _00975_ = _00974_ | ctrlAnd_1_ln86_z;
  assign _00976_ = _00975_ | ctrlAnd_1_ln86_0_z;
  assign _00977_ = _00976_ | ctrlAnd_1_ln794_z;
  assign _00978_ = _00977_ | ctrlAnd_1_ln777_z;
  assign _00979_ = _00978_ | ctrlAnd_1_ln768_z;
  assign _00980_ = _00979_ | ctrlAnd_1_ln753_z;
  assign _00981_ = _00980_ | ctrlAnd_1_ln735_z;
  assign _00982_ = _00981_ | ctrlAnd_1_ln328_z;
  assign _00983_ = _00982_ | ctrlAnd_1_ln316_z;
  assign _00984_ = _00983_ | ctrlAnd_1_ln296_z;
  assign _00985_ = _00984_ | ctrlAnd_1_ln290_z;
  assign _00986_ = _00985_ | ctrlAnd_1_ln193_z;
  assign _00987_ = _00986_ | ctrlAnd_1_ln186_z;
  assign _00988_ = _00987_ | ctrlAnd_1_ln111_z;
  assign _00989_ = _00988_ | ctrlAnd_1_ln111_0_z;
  assign _00990_ = _00989_ | ctrlAnd_0_ln803_z;
  assign _00991_ = _00990_ | ctrlAnd_0_ln772_z;
  assign _00992_ = _00991_ | ctrlAnd_0_ln62_z;
  assign _00993_ = _00992_ | ctrlAnd_0_ln296_z;
  assign _00994_ = _00993_ | ctrlAnd_0_ln198_z;
  assign _00995_ = _00994_ | ctrlAnd_0_ln186_z;
  assign _00996_ = _00995_ | state_rbm_0_cmos32soi_rbm_train_rbm[73];
  assign _00997_ = _00996_ | state_rbm_0_cmos32soi_rbm_train_rbm[38];
  assign _00998_ = _00997_ | state_rbm_0_cmos32soi_rbm_train_rbm[72];
  assign _00999_ = _00998_ | state_rbm_0_cmos32soi_rbm_train_rbm[37];
  assign _01000_ = _00999_ | state_rbm_0_cmos32soi_rbm_train_rbm[71];
  assign _01001_ = _01000_ | state_rbm_0_cmos32soi_rbm_train_rbm[36];
  assign _01002_ = _01001_ | state_rbm_0_cmos32soi_rbm_train_rbm[18];
  assign _01003_ = _01002_ | state_rbm_0_cmos32soi_rbm_train_rbm[68];
  assign _01004_ = _01003_ | state_rbm_0_cmos32soi_rbm_train_rbm[33];
  assign _01005_ = _01004_ | state_rbm_0_cmos32soi_rbm_train_rbm[14];
  assign _01006_ = _01005_ | state_rbm_0_cmos32soi_rbm_train_rbm[12];
  assign _01007_ = _01006_ | state_rbm_0_cmos32soi_rbm_train_rbm[63];
  assign _01008_ = _01007_ | state_rbm_0_cmos32soi_rbm_train_rbm[60];
  assign _01009_ = _01008_ | state_rbm_0_cmos32soi_rbm_train_rbm[67];
  assign _01010_ = _01009_ | state_rbm_0_cmos32soi_rbm_train_rbm[32];
  assign _01011_ = _01010_ | state_rbm_0_cmos32soi_rbm_train_rbm[52];
  assign _01012_ = _01011_ | state_rbm_0_cmos32soi_rbm_train_rbm[28];
  assign _01013_ = _01012_ | state_rbm_0_cmos32soi_rbm_train_rbm[25];
  assign _01014_ = _01013_ | state_rbm_0_cmos32soi_rbm_train_rbm[24];
  assign _01015_ = _01014_ | state_rbm_0_cmos32soi_rbm_train_rbm[58];
  assign _01016_ = _01015_ | state_rbm_0_cmos32soi_rbm_train_rbm[57];
  assign _01017_ = _01016_ | state_rbm_0_cmos32soi_rbm_train_rbm[90];
  assign _01018_ = _01017_ | state_rbm_0_cmos32soi_rbm_train_rbm[88];
  assign _01019_ = _01018_ | state_rbm_0_cmos32soi_rbm_train_rbm[51];
  assign _01020_ = _01019_ | state_rbm_0_cmos32soi_rbm_train_rbm[84];
  assign _01021_ = _01020_ | state_rbm_0_cmos32soi_rbm_train_rbm[49];
  assign _01022_ = _01021_ | state_rbm_0_cmos32soi_rbm_train_rbm[83];
  assign _01023_ = _01022_ | state_rbm_0_cmos32soi_rbm_train_rbm[48];
  assign _01024_ = _01023_ | state_rbm_0_cmos32soi_rbm_train_rbm[82];
  assign _01025_ = _01024_ | state_rbm_0_cmos32soi_rbm_train_rbm[47];
  assign _01026_ = _01025_ | state_rbm_0_cmos32soi_rbm_train_rbm[80];
  assign _01027_ = _01026_ | state_rbm_0_cmos32soi_rbm_train_rbm[45];
  assign _01028_ = _01027_ | state_rbm_0_cmos32soi_rbm_train_rbm[79];
  assign _01029_ = _01028_ | state_rbm_0_cmos32soi_rbm_train_rbm[44];
  assign _01030_ = _01029_ | state_rbm_0_cmos32soi_rbm_train_rbm[78];
  assign _01031_ = _01030_ | state_rbm_0_cmos32soi_rbm_train_rbm[43];
  assign _01032_ = _01031_ | state_rbm_0_cmos32soi_rbm_train_rbm[77];
  assign _01033_ = _01032_ | state_rbm_0_cmos32soi_rbm_train_rbm[42];
  assign _01034_ = _01033_ | state_rbm_0_cmos32soi_rbm_train_rbm[74];
  assign memwrite_rbm_visible_unit_ln369_sel = _01034_ | state_rbm_0_cmos32soi_rbm_train_rbm[39];
  assign _01035_ = _00967_ | ctrlOr_ln62_0_z;
  assign _01036_ = _01035_ | ctrlOr_ln59_z;
  assign _01037_ = _01036_ | ctrlOr_ln59_0_z;
  assign _01038_ = _01037_ | ctrlOr_ln51_z;
  assign _01039_ = _01038_ | ctrlOr_ln328_z;
  assign _01040_ = _01039_ | ctrlOr_ln316_z;
  assign _01041_ = _01040_ | ctrlOr_ln290_z;
  assign _01042_ = _01041_ | ctrlOr_ln111_z;
  assign _01043_ = _01042_ | ctrlOr_ln111_0_z;
  assign _01044_ = _01043_ | ctrlAnd_1_ln86_z;
  assign _01045_ = _01044_ | ctrlAnd_1_ln86_0_z;
  assign _01046_ = _01045_ | ctrlAnd_1_ln794_z;
  assign _01047_ = _01046_ | ctrlAnd_1_ln777_z;
  assign _01048_ = _01047_ | ctrlAnd_1_ln768_z;
  assign _01049_ = _01048_ | ctrlAnd_1_ln753_z;
  assign _01050_ = _01049_ | ctrlAnd_1_ln51_z;
  assign _01051_ = _01050_ | ctrlAnd_1_ln328_z;
  assign _01052_ = _01051_ | ctrlAnd_1_ln316_z;
  assign _01053_ = _01052_ | ctrlAnd_1_ln296_z;
  assign _01054_ = _01053_ | ctrlAnd_1_ln290_z;
  assign _01055_ = _01054_ | ctrlAnd_1_ln284_z;
  assign _01056_ = _01055_ | ctrlAnd_1_ln193_z;
  assign _01057_ = _01056_ | ctrlAnd_1_ln186_z;
  assign _01058_ = _01057_ | ctrlAnd_1_ln111_z;
  assign _01059_ = _01058_ | ctrlAnd_1_ln111_0_z;
  assign _01060_ = _01059_ | ctrlAnd_0_ln803_z;
  assign _01061_ = _01060_ | ctrlAnd_0_ln772_z;
  assign _01062_ = _01061_ | ctrlAnd_0_ln62_z;
  assign _01063_ = _01062_ | ctrlAnd_0_ln62_0_z;
  assign _01064_ = _01063_ | ctrlAnd_0_ln296_z;
  assign _01065_ = _01064_ | ctrlAnd_0_ln284_z;
  assign _01066_ = _01065_ | ctrlAnd_0_ln198_z;
  assign _01067_ = _01066_ | ctrlAnd_0_ln186_z;
  assign _01068_ = _01067_ | state_rbm_0_cmos32soi_rbm_train_rbm[73];
  assign _01069_ = _01068_ | state_rbm_0_cmos32soi_rbm_train_rbm[38];
  assign _01070_ = _01069_ | state_rbm_0_cmos32soi_rbm_train_rbm[72];
  assign _01071_ = _01070_ | state_rbm_0_cmos32soi_rbm_train_rbm[37];
  assign _01072_ = _01071_ | state_rbm_0_cmos32soi_rbm_train_rbm[71];
  assign _01073_ = _01072_ | state_rbm_0_cmos32soi_rbm_train_rbm[36];
  assign _01074_ = _01073_ | state_rbm_0_cmos32soi_rbm_train_rbm[18];
  assign _01075_ = _01074_ | state_rbm_0_cmos32soi_rbm_train_rbm[68];
  assign _01076_ = _01075_ | state_rbm_0_cmos32soi_rbm_train_rbm[33];
  assign _01077_ = _01076_ | state_rbm_0_cmos32soi_rbm_train_rbm[14];
  assign _01078_ = _01077_ | state_rbm_0_cmos32soi_rbm_train_rbm[12];
  assign _01079_ = _01078_ | state_rbm_0_cmos32soi_rbm_train_rbm[63];
  assign _01080_ = _01079_ | state_rbm_0_cmos32soi_rbm_train_rbm[60];
  assign _01081_ = _01080_ | state_rbm_0_cmos32soi_rbm_train_rbm[67];
  assign _01082_ = _01081_ | state_rbm_0_cmos32soi_rbm_train_rbm[32];
  assign _01083_ = _01082_ | state_rbm_0_cmos32soi_rbm_train_rbm[52];
  assign _01084_ = _01083_ | state_rbm_0_cmos32soi_rbm_train_rbm[28];
  assign _01085_ = _01084_ | state_rbm_0_cmos32soi_rbm_train_rbm[25];
  assign _01086_ = _01085_ | state_rbm_0_cmos32soi_rbm_train_rbm[24];
  assign _01087_ = _01086_ | state_rbm_0_cmos32soi_rbm_train_rbm[58];
  assign _01088_ = _01087_ | state_rbm_0_cmos32soi_rbm_train_rbm[57];
  assign _01089_ = _01088_ | state_rbm_0_cmos32soi_rbm_train_rbm[90];
  assign _01090_ = _01089_ | state_rbm_0_cmos32soi_rbm_train_rbm[88];
  assign _01091_ = _01090_ | state_rbm_0_cmos32soi_rbm_train_rbm[51];
  assign _01092_ = _01091_ | state_rbm_0_cmos32soi_rbm_train_rbm[84];
  assign _01093_ = _01092_ | state_rbm_0_cmos32soi_rbm_train_rbm[49];
  assign _01094_ = _01093_ | state_rbm_0_cmos32soi_rbm_train_rbm[83];
  assign _01095_ = _01094_ | state_rbm_0_cmos32soi_rbm_train_rbm[48];
  assign _01096_ = _01095_ | state_rbm_0_cmos32soi_rbm_train_rbm[82];
  assign _01097_ = _01096_ | state_rbm_0_cmos32soi_rbm_train_rbm[47];
  assign _01098_ = _01097_ | state_rbm_0_cmos32soi_rbm_train_rbm[80];
  assign _01099_ = _01098_ | state_rbm_0_cmos32soi_rbm_train_rbm[45];
  assign _01100_ = _01099_ | state_rbm_0_cmos32soi_rbm_train_rbm[79];
  assign _01101_ = _01100_ | state_rbm_0_cmos32soi_rbm_train_rbm[44];
  assign _01102_ = _01101_ | state_rbm_0_cmos32soi_rbm_train_rbm[78];
  assign _01103_ = _01102_ | state_rbm_0_cmos32soi_rbm_train_rbm[43];
  assign _01104_ = _01103_ | state_rbm_0_cmos32soi_rbm_train_rbm[77];
  assign _01105_ = _01104_ | state_rbm_0_cmos32soi_rbm_train_rbm[42];
  assign _01106_ = _01105_ | state_rbm_0_cmos32soi_rbm_train_rbm[74];
  assign mux_user_ln745_mux_0_sel = _01106_ | state_rbm_0_cmos32soi_rbm_train_rbm[39];
  assign ctrlOr_ln745_z = ctrlOr_ln792_z | state_rbm_0_cmos32soi_rbm_train_rbm[5];
  assign ctrlOr_ln733_z = ctrlAnd_1_ln745_z | state_rbm_0_cmos32soi_rbm_train_rbm[2];
  assign ctrlOr_ln750_z = ctrlAnd_0_ln750_z | ctrlAnd_0_ln745_z;
  assign _01107_ = _00964_ | ctrlOr_ln750_z;
  assign _01108_ = _01107_ | ctrlOr_ln67_z;
  assign _01109_ = _01108_ | ctrlOr_ln67_0_z;
  assign _01110_ = _01109_ | ctrlOr_ln62_z;
  assign _01111_ = _01110_ | ctrlOr_ln62_0_z;
  assign _01112_ = _01111_ | ctrlOr_ln59_z;
  assign _01113_ = _01112_ | ctrlOr_ln59_0_z;
  assign _01114_ = _01113_ | ctrlOr_ln51_z;
  assign _01115_ = _01114_ | ctrlOr_ln328_z;
  assign _01116_ = _01115_ | ctrlOr_ln316_z;
  assign _01117_ = _01116_ | ctrlOr_ln290_z;
  assign _01118_ = _01117_ | ctrlOr_ln111_z;
  assign _01119_ = _01118_ | ctrlOr_ln111_0_z;
  assign _01120_ = _01119_ | ctrlAnd_1_ln86_z;
  assign _01121_ = _01120_ | ctrlAnd_1_ln86_0_z;
  assign _01122_ = _01121_ | ctrlAnd_1_ln794_z;
  assign _01123_ = _01122_ | ctrlAnd_1_ln777_z;
  assign _01124_ = _01123_ | ctrlAnd_1_ln768_z;
  assign _01125_ = _01124_ | ctrlAnd_1_ln753_z;
  assign _01126_ = _01125_ | ctrlAnd_1_ln735_z;
  assign _01127_ = _01126_ | ctrlAnd_1_ln51_z;
  assign _01128_ = _01127_ | ctrlAnd_1_ln328_z;
  assign _01129_ = _01128_ | ctrlAnd_1_ln316_z;
  assign _01130_ = _01129_ | ctrlAnd_1_ln296_z;
  assign _01131_ = _01130_ | ctrlAnd_1_ln290_z;
  assign _01132_ = _01131_ | ctrlAnd_1_ln284_z;
  assign _01133_ = _01132_ | ctrlAnd_1_ln193_z;
  assign _01134_ = _01133_ | ctrlAnd_1_ln186_z;
  assign _01135_ = _01134_ | ctrlAnd_1_ln111_z;
  assign _01136_ = _01135_ | ctrlAnd_1_ln111_0_z;
  assign _01137_ = _01136_ | ctrlAnd_0_ln803_z;
  assign _01138_ = _01137_ | ctrlAnd_0_ln772_z;
  assign _01139_ = _01138_ | ctrlAnd_0_ln62_z;
  assign _01140_ = _01139_ | ctrlAnd_0_ln62_0_z;
  assign _01141_ = _01140_ | ctrlAnd_0_ln296_z;
  assign _01142_ = _01141_ | ctrlAnd_0_ln284_z;
  assign _01143_ = _01142_ | ctrlAnd_0_ln198_z;
  assign _01144_ = _01143_ | ctrlAnd_0_ln186_z;
  assign _01145_ = _01144_ | state_rbm_0_cmos32soi_rbm_train_rbm[73];
  assign _01146_ = _01145_ | state_rbm_0_cmos32soi_rbm_train_rbm[38];
  assign _01147_ = _01146_ | state_rbm_0_cmos32soi_rbm_train_rbm[72];
  assign _01148_ = _01147_ | state_rbm_0_cmos32soi_rbm_train_rbm[37];
  assign _01149_ = _01148_ | state_rbm_0_cmos32soi_rbm_train_rbm[71];
  assign _01150_ = _01149_ | state_rbm_0_cmos32soi_rbm_train_rbm[36];
  assign _01151_ = _01150_ | state_rbm_0_cmos32soi_rbm_train_rbm[18];
  assign _01152_ = _01151_ | state_rbm_0_cmos32soi_rbm_train_rbm[68];
  assign _01153_ = _01152_ | state_rbm_0_cmos32soi_rbm_train_rbm[33];
  assign _01154_ = _01153_ | state_rbm_0_cmos32soi_rbm_train_rbm[14];
  assign _01155_ = _01154_ | state_rbm_0_cmos32soi_rbm_train_rbm[12];
  assign _01156_ = _01155_ | state_rbm_0_cmos32soi_rbm_train_rbm[63];
  assign _01157_ = _01156_ | state_rbm_0_cmos32soi_rbm_train_rbm[60];
  assign _01158_ = _01157_ | state_rbm_0_cmos32soi_rbm_train_rbm[67];
  assign _01159_ = _01158_ | state_rbm_0_cmos32soi_rbm_train_rbm[32];
  assign _01160_ = _01159_ | state_rbm_0_cmos32soi_rbm_train_rbm[52];
  assign _01161_ = _01160_ | state_rbm_0_cmos32soi_rbm_train_rbm[28];
  assign _01162_ = _01161_ | state_rbm_0_cmos32soi_rbm_train_rbm[25];
  assign _01163_ = _01162_ | state_rbm_0_cmos32soi_rbm_train_rbm[24];
  assign _01164_ = _01163_ | state_rbm_0_cmos32soi_rbm_train_rbm[58];
  assign _01165_ = _01164_ | state_rbm_0_cmos32soi_rbm_train_rbm[57];
  assign _01166_ = _01165_ | state_rbm_0_cmos32soi_rbm_train_rbm[90];
  assign _01167_ = _01166_ | state_rbm_0_cmos32soi_rbm_train_rbm[88];
  assign _01168_ = _01167_ | state_rbm_0_cmos32soi_rbm_train_rbm[51];
  assign _01169_ = _01168_ | state_rbm_0_cmos32soi_rbm_train_rbm[84];
  assign _01170_ = _01169_ | state_rbm_0_cmos32soi_rbm_train_rbm[49];
  assign _01171_ = _01170_ | state_rbm_0_cmos32soi_rbm_train_rbm[83];
  assign _01172_ = _01171_ | state_rbm_0_cmos32soi_rbm_train_rbm[48];
  assign _01173_ = _01172_ | state_rbm_0_cmos32soi_rbm_train_rbm[82];
  assign _01174_ = _01173_ | state_rbm_0_cmos32soi_rbm_train_rbm[47];
  assign _01175_ = _01174_ | state_rbm_0_cmos32soi_rbm_train_rbm[80];
  assign _01176_ = _01175_ | state_rbm_0_cmos32soi_rbm_train_rbm[45];
  assign _01177_ = _01176_ | state_rbm_0_cmos32soi_rbm_train_rbm[79];
  assign _01178_ = _01177_ | state_rbm_0_cmos32soi_rbm_train_rbm[44];
  assign _01179_ = _01178_ | state_rbm_0_cmos32soi_rbm_train_rbm[78];
  assign _01180_ = _01179_ | state_rbm_0_cmos32soi_rbm_train_rbm[43];
  assign _01181_ = _01180_ | state_rbm_0_cmos32soi_rbm_train_rbm[77];
  assign _01182_ = _01181_ | state_rbm_0_cmos32soi_rbm_train_rbm[42];
  assign _01183_ = _01182_ | state_rbm_0_cmos32soi_rbm_train_rbm[74];
  assign mux_current_loop_ln733_mux_0_sel = _01183_ | state_rbm_0_cmos32soi_rbm_train_rbm[39];
  assign _01184_ = _01107_ | ctrlOr_ln733_z;
  assign _01185_ = _01184_ | ctrlOr_ln711_0_z;
  assign _01186_ = _01185_ | ctrlOr_ln706_z;
  assign _01187_ = _01186_ | ctrlOr_ln67_z;
  assign _01188_ = _01187_ | ctrlOr_ln67_0_z;
  assign _01189_ = _01188_ | ctrlOr_ln62_z;
  assign _01190_ = _01189_ | ctrlOr_ln62_0_z;
  assign _01191_ = _01190_ | ctrlOr_ln59_z;
  assign _01192_ = _01191_ | ctrlOr_ln59_0_z;
  assign _01193_ = _01192_ | ctrlOr_ln51_z;
  assign _01194_ = _01193_ | ctrlOr_ln328_z;
  assign _01195_ = _01194_ | ctrlOr_ln316_z;
  assign _01196_ = _01195_ | ctrlOr_ln290_z;
  assign _01197_ = _01196_ | ctrlOr_ln111_z;
  assign _01198_ = _01197_ | ctrlOr_ln111_0_z;
  assign _01199_ = _01198_ | ctrlAnd_1_ln86_z;
  assign _01200_ = _01199_ | ctrlAnd_1_ln86_0_z;
  assign _01201_ = _01200_ | ctrlAnd_1_ln794_z;
  assign _01202_ = _01201_ | ctrlAnd_1_ln777_z;
  assign _01203_ = _01202_ | ctrlAnd_1_ln768_z;
  assign _01204_ = _01203_ | ctrlAnd_1_ln753_z;
  assign _01205_ = _01204_ | ctrlAnd_1_ln735_z;
  assign _01206_ = _01205_ | ctrlAnd_1_ln708_z;
  assign _01207_ = _01206_ | ctrlAnd_1_ln51_z;
  assign _01208_ = _01207_ | ctrlAnd_1_ln328_z;
  assign _01209_ = _01208_ | ctrlAnd_1_ln316_z;
  assign _01210_ = _01209_ | ctrlAnd_1_ln296_z;
  assign _01211_ = _01210_ | ctrlAnd_1_ln290_z;
  assign _01212_ = _01211_ | ctrlAnd_1_ln284_z;
  assign _01213_ = _01212_ | ctrlAnd_1_ln193_z;
  assign _01214_ = _01213_ | ctrlAnd_1_ln186_z;
  assign _01215_ = _01214_ | ctrlAnd_1_ln111_z;
  assign _01216_ = _01215_ | ctrlAnd_1_ln111_0_z;
  assign _01217_ = _01216_ | ctrlAnd_0_ln803_z;
  assign _01218_ = _01217_ | ctrlAnd_0_ln772_z;
  assign _01219_ = _01218_ | ctrlAnd_0_ln62_z;
  assign _01220_ = _01219_ | ctrlAnd_0_ln62_0_z;
  assign _01221_ = _01220_ | ctrlAnd_0_ln296_z;
  assign _01222_ = _01221_ | ctrlAnd_0_ln284_z;
  assign _01223_ = _01222_ | ctrlAnd_0_ln198_z;
  assign _01224_ = _01223_ | ctrlAnd_0_ln186_z;
  assign _01225_ = _01224_ | state_rbm_0_cmos32soi_rbm_train_rbm[73];
  assign _01226_ = _01225_ | state_rbm_0_cmos32soi_rbm_train_rbm[38];
  assign _01227_ = _01226_ | state_rbm_0_cmos32soi_rbm_train_rbm[72];
  assign _01228_ = _01227_ | state_rbm_0_cmos32soi_rbm_train_rbm[37];
  assign _01229_ = _01228_ | state_rbm_0_cmos32soi_rbm_train_rbm[71];
  assign _01230_ = _01229_ | state_rbm_0_cmos32soi_rbm_train_rbm[36];
  assign _01231_ = _01230_ | state_rbm_0_cmos32soi_rbm_train_rbm[18];
  assign _01232_ = _01231_ | state_rbm_0_cmos32soi_rbm_train_rbm[68];
  assign _01233_ = _01232_ | state_rbm_0_cmos32soi_rbm_train_rbm[33];
  assign _01234_ = _01233_ | state_rbm_0_cmos32soi_rbm_train_rbm[14];
  assign _01235_ = _01234_ | state_rbm_0_cmos32soi_rbm_train_rbm[12];
  assign _01236_ = _01235_ | state_rbm_0_cmos32soi_rbm_train_rbm[63];
  assign _01237_ = _01236_ | state_rbm_0_cmos32soi_rbm_train_rbm[60];
  assign _01238_ = _01237_ | state_rbm_0_cmos32soi_rbm_train_rbm[67];
  assign _01239_ = _01238_ | state_rbm_0_cmos32soi_rbm_train_rbm[32];
  assign _01240_ = _01239_ | state_rbm_0_cmos32soi_rbm_train_rbm[52];
  assign _01241_ = _01240_ | state_rbm_0_cmos32soi_rbm_train_rbm[28];
  assign _01242_ = _01241_ | state_rbm_0_cmos32soi_rbm_train_rbm[25];
  assign _01243_ = _01242_ | state_rbm_0_cmos32soi_rbm_train_rbm[24];
  assign _01244_ = _01243_ | state_rbm_0_cmos32soi_rbm_train_rbm[58];
  assign _01245_ = _01244_ | state_rbm_0_cmos32soi_rbm_train_rbm[57];
  assign _01246_ = _01245_ | state_rbm_0_cmos32soi_rbm_train_rbm[90];
  assign _01247_ = _01246_ | state_rbm_0_cmos32soi_rbm_train_rbm[88];
  assign _01248_ = _01247_ | state_rbm_0_cmos32soi_rbm_train_rbm[51];
  assign _01249_ = _01248_ | state_rbm_0_cmos32soi_rbm_train_rbm[84];
  assign _01250_ = _01249_ | state_rbm_0_cmos32soi_rbm_train_rbm[49];
  assign _01251_ = _01250_ | state_rbm_0_cmos32soi_rbm_train_rbm[83];
  assign _01252_ = _01251_ | state_rbm_0_cmos32soi_rbm_train_rbm[48];
  assign _01253_ = _01252_ | state_rbm_0_cmos32soi_rbm_train_rbm[82];
  assign _01254_ = _01253_ | state_rbm_0_cmos32soi_rbm_train_rbm[47];
  assign _01255_ = _01254_ | state_rbm_0_cmos32soi_rbm_train_rbm[80];
  assign _01256_ = _01255_ | state_rbm_0_cmos32soi_rbm_train_rbm[45];
  assign _01257_ = _01256_ | state_rbm_0_cmos32soi_rbm_train_rbm[79];
  assign _01258_ = _01257_ | state_rbm_0_cmos32soi_rbm_train_rbm[44];
  assign _01259_ = _01258_ | state_rbm_0_cmos32soi_rbm_train_rbm[78];
  assign _01260_ = _01259_ | state_rbm_0_cmos32soi_rbm_train_rbm[43];
  assign _01261_ = _01260_ | state_rbm_0_cmos32soi_rbm_train_rbm[77];
  assign _01262_ = _01261_ | state_rbm_0_cmos32soi_rbm_train_rbm[42];
  assign _01263_ = _01262_ | state_rbm_0_cmos32soi_rbm_train_rbm[74];
  assign read_rbm_num_visible_ln687_sel = _01263_ | state_rbm_0_cmos32soi_rbm_train_rbm[39];
  assign ctrlOr_ln598_z = state_rbm_0_cmos32soi_rbm_load[9] | state_rbm_0_cmos32soi_rbm_load[3];
  assign _01264_ = state_rbm_0_cmos32soi_rbm_load[9] | state_rbm_0_cmos32soi_rbm_load[11];
  assign _01265_ = _01264_ | state_rbm_0_cmos32soi_rbm_load[3];
  assign data_bridge0_rtl_CE_en = _01265_ | state_rbm_0_cmos32soi_rbm_load[15];
  assign data_in_ready_sel_0 = ctrlAnd_1_ln237_z | ctrlAnd_1_ln237_0_z;
  assign ctrlOr_ln585_0_z = state_rbm_0_cmos32soi_rbm_load[15] | ctrlAnd_1_ln575_z;
  assign ctrlOr_ln607_z = ctrlAnd_0_ln607_z | ctrlAnd_1_ln604_z;
  assign ctrlOr_ln600_z = ctrlAnd_1_ln617_z | ctrlAnd_1_ln607_z;
  assign ctrlOr_ln617_z = ctrlAnd_0_ln617_z | ctrlAnd_1_ln614_z;
  assign rd_request_sel_0 = ctrlAnd_1_ln649_z | ctrlAnd_1_ln575_z;
  assign ctrlOr_ln659_0_z = state_rbm_0_cmos32soi_rbm_load[11] | ctrlAnd_1_ln649_z;
  assign ctrlOr_ln569_z = ctrlAnd_1_ln569_z | ctrlAnd_1_ln570_z;
  assign ctrlOr_ln570_z = ctrlAnd_0_ln570_z | ctrlAnd_0_ln569_z;
  assign mux_dma_index_ln637_19_mux_0_sel = ctrlOr_ln617_z | ctrlOr_ln607_z;
  assign mux_dma_index_ln637_sel = mux_dma_index_ln637_19_mux_0_sel | ctrlAnd_1_ln237_z;
  assign mux_dma_index_ln637_1_mux_0_sel = mux_dma_index_ln637_sel | ctrlAnd_1_ln237_0_z;
  assign mux_dma_index_ln637_27_mux_0_sel = mux_dma_index_ln637_19_mux_0_sel | ctrlAnd_1_ln237_0_z;
  assign ctrlOr_ln575_z = ctrlAnd_0_ln575_z | ctrlOr_ln569_z;
  assign _01266_ = ctrlAnd_1_ln629_z | ctrlAnd_1_ln550_z;
  assign ctrlOr_ln632_z = state_rbm_0_cmos32soi_rbm_load[6] | ctrlAnd_0_ln629_z;
  assign or_and_0_ln587_Z_0_z = if_ln585_z | eq_ln587_z;
  always @(posedge clk)
      train_start <= _00100_;
  always @(posedge clk)
      train_done <= _00098_;
  always @(posedge clk)
      state_rbm_0_cmos32soi_rbm_train_rbm <= _00095_;
  always @(posedge clk)
      memread_rbm_mt_ln116_0_Q_0_tag_0 <= _00031_;
  always @(posedge clk)
      memread_rbm_mt_ln116_Q_0_tag_0 <= _00032_;
  always @(posedge clk)
      memread_rbm_mt_ln134_0_Q_0_tag_0 <= _00033_;
  always @(posedge clk)
      memread_rbm_mt_ln134_Q_0_tag_0 <= _00034_;
  always @(posedge clk)
      memread_rbm_mt_ln91_0_Q_0_tag_0 <= _00035_;
  always @(posedge clk)
      memread_rbm_mt_ln91_Q_0_tag_0 <= _00036_;
  always @(posedge clk)
      memread_rbm_hidden_unit_ln298_Q_0_tag_0 <= _00028_;
  always @(posedge clk)
      mti_signal <= _00042_;
  always @(posedge clk)
      lt_ln51_q <= _00026_;
  always @(posedge clk)
      mux_this_ln361_0_2_q <= _00058_;
  always @(posedge clk)
      memread_rbm_mt_ln116_0_2_q <= _00030_;
  always @(posedge clk)
      memread_pow2_ln359_q <= _00027_;
  always @(posedge clk)
      add_ln365_q <= _00006_;
  always @(posedge clk)
      lt_ln356_q <= _00024_;
  always @(posedge clk)
      mux_j_ln356_q <= _00052_;
  always @(posedge clk)
      add_ln356_1_q <= _00005_;
  always @(posedge clk)
      add_ln281_q <= _00002_;
  always @(posedge clk)
      add_ln271_q <= _00001_;
  always @(posedge clk)
      sub_ln196_0_1_q <= _00096_;
  always @(posedge clk)
      mux_v_ln282_q <= _00061_;
  always @(posedge clk)
      memwrite_pow2_ln351_q <= _00037_;
  always @(posedge clk)
      add_ln282_1_q <= _00004_;
  always @(posedge clk)
      mux_mti_ln59_0_q <= _00054_;
  always @(posedge clk)
      mux_rem_ln58_q <= _00056_;
  always @(posedge clk)
      memwrite_rbm_visible_unit_ln365_q <= _00040_;
  always @(posedge clk)
      memwrite_rbm_visible_unit_ln369_q <= _00041_;
  always @(posedge clk)
      mult_ln195_q <= _00045_;
  always @(posedge clk)
      mux_user_ln745_q <= _00059_;
  always @(posedge clk)
      add_ln745_1_q <= _00012_;
  always @(posedge clk)
      and_ln757_q <= _00016_;
  always @(posedge clk)
      mux_current_loop_ln733_q <= _00048_;
  always @(posedge clk)
      add_ln836_1_q <= _00013_;
  always @(posedge clk)
      read_rbm_num_loops_ln690_q <= _00081_;
  always @(posedge clk)
      read_rbm_num_users_ln689_q <= _00087_;
  always @(posedge clk)
      read_rbm_num_visible_ln687_q <= _00089_;
  always @(posedge clk)
      read_rbm_num_hidden_ln688_q <= _00078_;
  always @(posedge clk)
      add_ln713_1_q <= _00011_;
  always @(posedge clk)
      add_ln708_1_q <= _00010_;
  always @(posedge clk)
      wr_index <= _00101_;
  always @(posedge clk)
      wr_length <= _00102_;
  always @(posedge clk)
      wr_request <= _00103_;
  always @(posedge clk)
      done <= _00021_;
  always @(posedge clk)
      data_out_data <= _00019_;
  always @(posedge clk)
      output_start <= _00070_;
  always @(posedge clk)
      output_done <= _00069_;
  always @(posedge clk)
      data_out_set_valid_curr <= _00020_;
  always @(posedge clk)
      state_rbm_0_cmos32soi_rbm_store <= _00094_;
  always @(posedge clk)
      mul_ln971_q <= _00044_;
  always @(posedge clk)
      mux_index_ln951_q <= _00051_;
  always @(posedge clk)
      read_rbm_num_movies_ln945_q <= _00082_;
  always @(posedge clk)
      read_rbm_num_testusers_ln944_q <= _00085_;
  always @(posedge clk)
      add_ln974_1_q <= _00015_;
  always @(posedge clk)
      predict_start <= _00073_;
  always @(posedge clk)
      predict_done <= _00071_;
  always @(posedge clk)
      state_rbm_0_cmos32soi_rbm_predict_rbm <= _00093_;
  always @(posedge clk)
      memread_rbm_hidden_unit_ln405_Q_0_tag_0 <= _00029_;
  always @(posedge clk)
      mux_count_ln895_Z_7_tag_0 <= _00047_;
  always @(posedge clk)
      lt_ln471_q <= _00025_;
  always @(posedge clk)
      add_ln281_reg_0_0 <= _00003_;
  always @(posedge clk)
      mux_sum_ln236_14_q <= _00057_;
  always @(posedge clk)
      mux_v_ln388_q <= _00062_;
  always @(posedge clk)
      memwrite_pow2_ln455_q <= _00038_;
  always @(posedge clk)
      add_ln388_1_q <= _00007_;
  always @(posedge clk)
      mux_predict_vector_ln471_0_q <= _00055_;
  always @(posedge clk)
      mux_user_ln863_q <= _00060_;
  always @(posedge clk)
      memwrite_rbm_predict_vector_ln481_q <= _00039_;
  always @(posedge clk)
      read_rbm_num_hidden_ln852_q <= _00079_;
  always @(posedge clk)
      read_rbm_num_testusers_ln850_q <= _00084_;
  always @(posedge clk)
      read_rbm_num_visible_ln851_q <= _00090_;
  always @(posedge clk)
      add_ln238_1_q <= _00000_;
  always @(posedge clk)
      and_ln886_q <= _00017_;
  always @(posedge clk)
      add_ln402_1_q <= _00008_;
  always @(posedge clk)
      add_ln925_1_q <= _00014_;
  always @(posedge clk)
      rbm_0_cmos32soi_round_ln469_round_out_q <= _00074_;
  always @(posedge clk)
      rd_index <= _00075_;
  always @(posedge clk)
      rd_length <= _00076_;
  always @(posedge clk)
      rd_request <= _00077_;
  always @(posedge clk)
      data_in_ready <= _00018_;
  always @(posedge clk)
      train_input_done <= _00099_;
  always @(posedge clk)
      predict_input_done <= _00072_;
  always @(posedge clk)
      state_rbm_0_cmos32soi_rbm_load <= _00092_;
  always @(posedge clk)
      read_rbm_num_testusers_ln554_q <= _00083_;
  always @(posedge clk)
      read_rbm_num_users_ln555_q <= _00086_;
  always @(posedge clk)
      read_rbm_num_visible_ln553_q <= _00088_;
  always @(posedge clk)
      read_rbm_num_loops_ln556_q <= _00080_;
  always @(posedge clk)
      mul_ln638_q <= _00043_;
  always @(posedge clk)
      ternaryMux_ln629_0_q <= _00097_;
  always @(posedge clk)
      eq_ln629_0_Z_0_tag_0 <= _00022_;
  always @(posedge clk)
      mult_ln665_q <= _00046_;
  always @(posedge clk)
      mux_dma_index_ln637_q <= _00049_;
  always @(posedge clk)
      mux_index_ln624_q <= _00050_;
  always @(posedge clk)
      mux_loop_count_ln624_q <= _00053_;
  always @(posedge clk)
      add_ln669_q <= _00009_;
  always @(posedge clk)
      num_hidden <= _00063_;
  always @(posedge clk)
      num_visible <= _00068_;
  always @(posedge clk)
      num_users <= _00067_;
  always @(posedge clk)
      num_loops <= _00064_;
  always @(posedge clk)
      num_testusers <= _00066_;
  always @(posedge clk)
      num_movies <= _00065_;
  always @(posedge clk)
      init_done <= _00023_;
  always @(posedge clk)
      state_rbm_0_cmos32soi_rbm_config <= _00091_;
  assign _00135_[35] = _00173_ ? 1'b0 : 1'b1;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[13] = _00237_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[176] = _01267_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[176];
  assign _01267_ = add_ln365_q == 8'b10110000;
  assign memwrite_rbm_visible_unit_ln365_z[172] = _01268_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[172];
  assign _01268_ = add_ln365_q == 8'b10101100;
  assign memwrite_rbm_visible_unit_ln365_z[168] = _01269_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[168];
  assign _01269_ = add_ln365_q == 8'b10101000;
  assign memwrite_rbm_visible_unit_ln365_z[164] = _01270_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[164];
  assign _01270_ = add_ln365_q == 8'b10100100;
  assign _00134_[54] = ctrlAnd_1_ln51_z ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[160] = _01271_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[160];
  assign _01271_ = add_ln365_q == 8'b10100000;
  assign memwrite_rbm_visible_unit_ln365_z[156] = _01272_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[156];
  assign _01272_ = add_ln365_q == 8'b10011100;
  assign memwrite_rbm_visible_unit_ln365_z[152] = _01273_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[152];
  assign _01273_ = add_ln365_q == 8'b10011000;
  wire [7:0] fangyuan206;
  assign fangyuan206 = { 7'b0000000, ctrlAnd_1_ln735_z };
  wire [95:0] fangyuan207;
  assign fangyuan207 = { 6'b000000, _00160_[6], 6'b000000, ctrlOr_ln753_z, _00164_[6], 5'b00000, ctrlAnd_1_ln753_z, _00166_[7], 4'b0000, _00171_[10], 6'b000000, _00106_[11], 6'b000000, ctrlAnd_1_ln794_z, 5'b00000, _00109_[6], 1'b0, _00112_[12], 5'b00000, _00112_[6], 2'b00, _00135_[11], 8'b00000000, _00136_[10], 7'b0000000, _00137_[10], 8'b00000000, _00147_[9], 12'b000000000000 };
  wire [11:0] fangyuan208;
  assign fangyuan208 = { state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[6], state_rbm_0_cmos32soi_rbm_train_rbm[7], state_rbm_0_cmos32soi_rbm_train_rbm[9], state_rbm_0_cmos32soi_rbm_train_rbm[10], state_rbm_0_cmos32soi_rbm_train_rbm[11], _00231_, state_rbm_0_cmos32soi_rbm_train_rbm[55], state_rbm_0_cmos32soi_rbm_train_rbm[61], _00229_, _00228_, _00238_ };
  always @(fangyuan206 or fangyuan207 or fangyuan208) begin
    casez (fangyuan208)
      12'b???????????1 :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[12:5] = fangyuan207 [7:0] ;
      12'b??????????1? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[12:5] = fangyuan207 [15:8] ;
      12'b?????????1?? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[12:5] = fangyuan207 [23:16] ;
      12'b????????1??? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[12:5] = fangyuan207 [31:24] ;
      12'b???????1???? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[12:5] = fangyuan207 [39:32] ;
      12'b??????1????? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[12:5] = fangyuan207 [47:40] ;
      12'b?????1?????? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[12:5] = fangyuan207 [55:48] ;
      12'b????1??????? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[12:5] = fangyuan207 [63:56] ;
      12'b???1???????? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[12:5] = fangyuan207 [71:64] ;
      12'b??1????????? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[12:5] = fangyuan207 [79:72] ;
      12'b?1?????????? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[12:5] = fangyuan207 [87:80] ;
      12'b1??????????? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[12:5] = fangyuan207 [95:88] ;
      default:
        state_rbm_0_cmos32soi_rbm_train_rbm_next[12:5] = fangyuan206 ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln365_z[148] = _01274_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[148];
  assign _01274_ = add_ln365_q == 8'b10010100;
  assign memwrite_rbm_visible_unit_ln365_z[144] = _01275_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[144];
  assign _01275_ = add_ln365_q == 8'b10010000;
  assign memwrite_rbm_visible_unit_ln365_z[140] = _01276_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[140];
  assign _01276_ = add_ln365_q == 8'b10001100;
  wire [3:0] fangyuan209;
  assign fangyuan209 = { ctrlOr_ln733_z, _00109_[3], _00112_[3], 1'b0 };
  wire [3:0] fangyuan210;
  assign fangyuan210 = { state_rbm_0_cmos32soi_rbm_train_rbm[5], state_rbm_0_cmos32soi_rbm_train_rbm[11], _00231_, _00239_ };
  always @(1'b1 or fangyuan209 or fangyuan210) begin
    casez (fangyuan210)
      4'b???1 :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[3] = fangyuan209 [0:0] ;
      4'b??1? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[3] = fangyuan209 [1:1] ;
      4'b?1?? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[3] = fangyuan209 [2:2] ;
      4'b1??? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[3] = fangyuan209 [3:3] ;
      default:
        state_rbm_0_cmos32soi_rbm_train_rbm_next[3] = 1'b1 ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln365_z[136] = _01277_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[136];
  assign _01277_ = add_ln365_q == 8'b10001000;
  assign memwrite_rbm_visible_unit_ln365_z[132] = _01278_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[132];
  assign _01278_ = add_ln365_q == 8'b10000100;
  assign memwrite_rbm_visible_unit_ln365_z[128] = _01279_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[128];
  assign _01279_ = add_ln365_q == 8'b10000000;
  wire [2:0] fangyuan211;
  assign fangyuan211 = { _00148_[87], _00138_[87], 1'b0 };
  wire [2:0] fangyuan212;
  assign fangyuan212 = { state_rbm_0_cmos32soi_rbm_train_rbm[91], _00227_, _00240_ };
  always @(1'b1 or fangyuan211 or fangyuan212) begin
    casez (fangyuan212)
      3'b??1 :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[87] = fangyuan211 [0:0] ;
      3'b?1? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[87] = fangyuan211 [1:1] ;
      3'b1?? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[87] = fangyuan211 [2:2] ;
      default:
        state_rbm_0_cmos32soi_rbm_train_rbm_next[87] = 1'b1 ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln365_z[124] = _01280_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[124];
  assign _01280_ = add_ln365_q == 7'b1111100;
  assign memwrite_rbm_visible_unit_ln365_z[120] = _01281_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[120];
  assign _01281_ = add_ln365_q == 7'b1111000;
  assign memwrite_rbm_visible_unit_ln365_z[116] = _01282_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[116];
  assign _01282_ = add_ln365_q == 7'b1110100;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[83] = _00241_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[112] = _01283_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[112];
  assign _01283_ = add_ln365_q == 7'b1110000;
  assign memwrite_rbm_visible_unit_ln365_z[108] = _01284_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[108];
  assign _01284_ = add_ln365_q == 7'b1101100;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[79] = _00242_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[104] = _01285_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[104];
  assign _01285_ = add_ln365_q == 7'b1101000;
  assign memwrite_rbm_visible_unit_ln365_z[100] = _01286_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[100];
  assign _01286_ = add_ln365_q == 7'b1100100;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[75] = _00243_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[96] = _01287_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[96];
  assign _01287_ = add_ln365_q == 7'b1100000;
  assign memwrite_rbm_visible_unit_ln365_z[92] = _01288_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[92];
  assign _01288_ = add_ln365_q == 7'b1011100;
  assign memwrite_rbm_visible_unit_ln365_z[88] = _01289_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[88];
  assign _01289_ = add_ln365_q == 7'b1011000;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[73] = _00244_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[84] = _01290_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[84];
  assign _01290_ = add_ln365_q == 7'b1010100;
  assign memwrite_rbm_visible_unit_ln365_z[80] = _01291_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[80];
  assign _01291_ = add_ln365_q == 7'b1010000;
  assign memwrite_rbm_visible_unit_ln365_z[76] = _01292_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[76];
  assign _01292_ = add_ln365_q == 7'b1001100;
  assign memwrite_rbm_visible_unit_ln365_z[72] = _01293_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[72];
  assign _01293_ = add_ln365_q == 7'b1001000;
  assign memwrite_rbm_visible_unit_ln365_z[68] = _01294_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[68];
  assign _01294_ = add_ln365_q == 7'b1000100;
  assign _00132_[42] = ctrlAnd_1_ln111_0_z ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[64] = _01295_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[64];
  assign _01295_ = add_ln365_q == 7'b1000000;
  assign memwrite_rbm_visible_unit_ln365_z[60] = _01296_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[60];
  assign _01296_ = add_ln365_q == 6'b111100;
  wire [1:0] fangyuan213;
  assign fangyuan213 = { _00145_[71], 1'b0 };
  wire [1:0] fangyuan214;
  assign fangyuan214 = { state_rbm_0_cmos32soi_rbm_train_rbm[75], _00245_ };
  always @(1'b1 or fangyuan213 or fangyuan214) begin
    casez (fangyuan214)
      2'b?1 :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[71] = fangyuan213 [0:0] ;
      2'b1? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[71] = fangyuan213 [1:1] ;
      default:
        state_rbm_0_cmos32soi_rbm_train_rbm_next[71] = 1'b1 ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln365_z[56] = _01297_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[56];
  assign _01297_ = add_ln365_q == 6'b111000;
  assign memwrite_rbm_visible_unit_ln365_z[52] = _01298_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[52];
  assign _01298_ = add_ln365_q == 6'b110100;
  wire [1:0] fangyuan215;
  assign fangyuan215 = { _00139_[67], 1'b0 };
  wire [1:0] fangyuan216;
  assign fangyuan216 = { state_rbm_0_cmos32soi_rbm_train_rbm[69], _00246_ };
  always @(1'b1 or fangyuan215 or fangyuan216) begin
    casez (fangyuan216)
      2'b?1 :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[67] = fangyuan215 [0:0] ;
      2'b1? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[67] = fangyuan215 [1:1] ;
      default:
        state_rbm_0_cmos32soi_rbm_train_rbm_next[67] = 1'b1 ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln365_z[48] = _01299_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[48];
  assign _01299_ = add_ln365_q == 6'b110000;
  assign memwrite_rbm_visible_unit_ln365_z[44] = _01300_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[44];
  assign _01300_ = add_ln365_q == 6'b101100;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[61] = _00247_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[40] = _01301_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[40];
  assign _01301_ = add_ln365_q == 6'b101000;
  assign memwrite_rbm_visible_unit_ln365_z[36] = _01302_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[36];
  assign _01302_ = add_ln365_q == 6'b100100;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[57] = _00248_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[32] = _01303_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[32];
  assign _01303_ = add_ln365_q == 6'b100000;
  assign memwrite_rbm_visible_unit_ln365_z[28] = _01304_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[28];
  assign _01304_ = add_ln365_q == 5'b11100;
  assign memwrite_rbm_visible_unit_ln365_z[24] = _01305_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[24];
  assign _01305_ = add_ln365_q == 5'b11000;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[52] = _00249_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[20] = _01306_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[20];
  assign _01306_ = add_ln365_q == 5'b10100;
  assign memwrite_rbm_visible_unit_ln365_z[16] = _01307_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[16];
  assign _01307_ = add_ln365_q == 5'b10000;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[48] = _00250_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[12] = _01308_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[12];
  assign _01308_ = add_ln365_q == 4'b1100;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[46] = _00251_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[8] = _01309_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[8];
  assign _01309_ = add_ln365_q == 4'b1000;
  assign memwrite_rbm_visible_unit_ln365_z[4] = _01310_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[4];
  assign _01310_ = add_ln365_q == 3'b100;
  assign memwrite_rbm_visible_unit_ln365_z[0] = _01311_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[0];
  assign _01311_ = ! add_ln365_q;
  assign memwrite_rbm_visible_unit_ln365_z[494] = _01312_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[494];
  assign _01312_ = add_ln365_q == 9'b111101110;
  assign memwrite_rbm_visible_unit_ln365_z[486] = _01313_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[486];
  assign _01313_ = add_ln365_q == 9'b111100110;
  assign memwrite_rbm_visible_unit_ln365_z[478] = _01314_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[478];
  assign _01314_ = add_ln365_q == 9'b111011110;
  assign memwrite_rbm_visible_unit_ln365_z[470] = _01315_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[470];
  assign _01315_ = add_ln365_q == 9'b111010110;
  assign memwrite_rbm_visible_unit_ln365_z[462] = _01316_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[462];
  assign _01316_ = add_ln365_q == 9'b111001110;
  assign memwrite_rbm_visible_unit_ln365_z[454] = _01317_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[454];
  assign _01317_ = add_ln365_q == 9'b111000110;
  assign memwrite_rbm_visible_unit_ln365_z[446] = _01318_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[446];
  assign _01318_ = add_ln365_q == 9'b110111110;
  assign memwrite_rbm_visible_unit_ln365_z[438] = _01319_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[438];
  assign _01319_ = add_ln365_q == 9'b110110110;
  assign memwrite_rbm_visible_unit_ln365_z[430] = _01320_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[430];
  assign _01320_ = add_ln365_q == 9'b110101110;
  assign memwrite_rbm_visible_unit_ln365_z[422] = _01321_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[422];
  assign _01321_ = add_ln365_q == 9'b110100110;
  assign memwrite_rbm_visible_unit_ln365_z[414] = _01322_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[414];
  assign _01322_ = add_ln365_q == 9'b110011110;
  assign memwrite_rbm_visible_unit_ln365_z[406] = _01323_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[406];
  assign _01323_ = add_ln365_q == 9'b110010110;
  assign memwrite_rbm_visible_unit_ln365_z[398] = _01324_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[398];
  assign _01324_ = add_ln365_q == 9'b110001110;
  assign memwrite_rbm_visible_unit_ln365_z[390] = _01325_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[390];
  assign _01325_ = add_ln365_q == 9'b110000110;
  assign memwrite_rbm_visible_unit_ln365_z[382] = _01326_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[382];
  assign _01326_ = add_ln365_q == 9'b101111110;
  assign memwrite_rbm_visible_unit_ln365_z[374] = _01327_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[374];
  assign _01327_ = add_ln365_q == 9'b101110110;
  assign _00130_[36] = ctrlAnd_1_ln86_0_z ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[366] = _01328_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[366];
  assign _01328_ = add_ln365_q == 9'b101101110;
  assign memwrite_rbm_visible_unit_ln365_z[358] = _01329_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[358];
  assign _01329_ = add_ln365_q == 9'b101100110;
  assign memwrite_rbm_visible_unit_ln365_z[350] = _01330_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[350];
  assign _01330_ = add_ln365_q == 9'b101011110;
  assign memwrite_rbm_visible_unit_ln365_z[342] = _01331_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[342];
  assign _01331_ = add_ln365_q == 9'b101010110;
  assign memwrite_rbm_visible_unit_ln365_z[334] = _01332_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[334];
  assign _01332_ = add_ln365_q == 9'b101001110;
  assign memwrite_rbm_visible_unit_ln365_z[326] = _01333_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[326];
  assign _01333_ = add_ln365_q == 9'b101000110;
  assign memwrite_rbm_visible_unit_ln365_z[318] = _01334_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[318];
  assign _01334_ = add_ln365_q == 9'b100111110;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[44] = _00252_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[310] = _01335_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[310];
  assign _01335_ = add_ln365_q == 9'b100110110;
  assign memwrite_rbm_visible_unit_ln365_z[302] = _01336_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[302];
  assign _01336_ = add_ln365_q == 9'b100101110;
  assign memwrite_rbm_visible_unit_ln365_z[294] = _01337_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[294];
  assign _01337_ = add_ln365_q == 9'b100100110;
  assign memwrite_rbm_visible_unit_ln365_z[286] = _01338_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[286];
  assign _01338_ = add_ln365_q == 9'b100011110;
  assign memwrite_rbm_visible_unit_ln365_z[278] = _01339_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[278];
  assign _01339_ = add_ln365_q == 9'b100010110;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[40] = _00253_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[270] = _01340_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[270];
  assign _01340_ = add_ln365_q == 9'b100001110;
  assign memwrite_rbm_visible_unit_ln365_z[262] = _01341_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[262];
  assign _01341_ = add_ln365_q == 9'b100000110;
  assign memwrite_rbm_visible_unit_ln365_z[254] = _01342_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[254];
  assign _01342_ = add_ln365_q == 8'b11111110;
  assign memwrite_rbm_visible_unit_ln365_z[246] = _01343_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[246];
  assign _01343_ = add_ln365_q == 8'b11110110;
  wire [1:0] fangyuan217;
  assign fangyuan217 = { _00130_[36], 1'b0 };
  wire [1:0] fangyuan218;
  assign fangyuan218 = { state_rbm_0_cmos32soi_rbm_train_rbm[40], _00254_ };
  always @(1'b1 or fangyuan217 or fangyuan218) begin
    casez (fangyuan218)
      2'b?1 :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[36] = fangyuan217 [0:0] ;
      2'b1? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[36] = fangyuan217 [1:1] ;
      default:
        state_rbm_0_cmos32soi_rbm_train_rbm_next[36] = 1'b1 ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln365_z[238] = _01344_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[238];
  assign _01344_ = add_ln365_q == 8'b11101110;
  assign memwrite_rbm_visible_unit_ln365_z[230] = _01345_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[230];
  assign _01345_ = add_ln365_q == 8'b11100110;
  assign memwrite_rbm_visible_unit_ln365_z[222] = _01346_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[222];
  assign _01346_ = add_ln365_q == 8'b11011110;
  assign memwrite_rbm_visible_unit_ln365_z[214] = _01347_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[214];
  assign _01347_ = add_ln365_q == 8'b11010110;
  assign memwrite_rbm_visible_unit_ln365_z[206] = _01348_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[206];
  assign _01348_ = add_ln365_q == 8'b11001110;
  assign memwrite_rbm_visible_unit_ln365_z[198] = _01349_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[198];
  assign _01349_ = add_ln365_q == 8'b11000110;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[25] = _00255_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[190] = _01350_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[190];
  assign _01350_ = add_ln365_q == 8'b10111110;
  assign memwrite_rbm_visible_unit_ln365_z[182] = _01351_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[182];
  assign _01351_ = add_ln365_q == 8'b10110110;
  assign memwrite_rbm_visible_unit_ln365_z[174] = _01352_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[174];
  assign _01352_ = add_ln365_q == 8'b10101110;
  assign memwrite_rbm_visible_unit_ln365_z[166] = _01353_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[166];
  assign _01353_ = add_ln365_q == 8'b10100110;
  assign memwrite_rbm_visible_unit_ln365_z[158] = _01354_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[158];
  assign _01354_ = add_ln365_q == 8'b10011110;
  assign memwrite_rbm_visible_unit_ln365_z[150] = _01355_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[150];
  assign _01355_ = add_ln365_q == 8'b10010110;
  assign memwrite_rbm_visible_unit_ln365_z[142] = _01356_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[142];
  assign _01356_ = add_ln365_q == 8'b10001110;
  assign memwrite_rbm_visible_unit_ln365_z[134] = _01357_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[134];
  assign _01357_ = add_ln365_q == 8'b10000110;
  assign _00128_[32] = ctrlOr_ln62_0_z ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[126] = _01358_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[126];
  assign _01358_ = add_ln365_q == 7'b1111110;
  assign memwrite_rbm_visible_unit_ln365_z[118] = _01359_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[118];
  assign _01359_ = add_ln365_q == 7'b1110110;
  assign memwrite_rbm_visible_unit_ln365_z[110] = _01360_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[110];
  assign _01360_ = add_ln365_q == 7'b1101110;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[20] = _00256_ ? 1'b0 : ctrlAnd_1_ln284_z;
  assign memwrite_rbm_visible_unit_ln365_z[102] = _01361_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[102];
  assign _01361_ = add_ln365_q == 7'b1100110;
  assign memwrite_rbm_visible_unit_ln365_z[94] = _01362_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[94];
  assign _01362_ = add_ln365_q == 7'b1011110;
  assign memwrite_rbm_visible_unit_ln365_z[86] = _01363_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[86];
  assign _01363_ = add_ln365_q == 7'b1010110;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[16] = _00257_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[78] = _01364_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[78];
  assign _01364_ = add_ln365_q == 7'b1001110;
  assign memwrite_rbm_visible_unit_ln365_z[70] = _01365_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[70];
  assign _01365_ = add_ln365_q == 7'b1000110;
  assign memwrite_rbm_visible_unit_ln365_z[62] = _01366_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[62];
  assign _01366_ = add_ln365_q == 6'b111110;
  wire [2:0] fangyuan219;
  assign fangyuan219 = { 1'b0, ctrlAnd_1_ln684_z, _00144_[0] };
  wire [8:0] fangyuan220;
  assign fangyuan220 = { _00153_[2], 5'b00000, _00149_[2], 2'b00 };
  wire [2:0] fangyuan221;
  assign fangyuan221 = { state_rbm_0_cmos32soi_rbm_train_rbm[1], _00258_, state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  always @(fangyuan219 or fangyuan220 or fangyuan221) begin
    casez (fangyuan221)
      3'b??1 :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[2:0] = fangyuan220 [2:0] ;
      3'b?1? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[2:0] = fangyuan220 [5:3] ;
      3'b1?? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[2:0] = fangyuan220 [8:6] ;
      default:
        state_rbm_0_cmos32soi_rbm_train_rbm_next[2:0] = fangyuan219 ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln365_z[54] = _01367_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[54];
  assign _01367_ = add_ln365_q == 6'b110110;
  assign memwrite_rbm_visible_unit_ln365_z[46] = _01368_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[46];
  assign _01368_ = add_ln365_q == 6'b101110;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[91] = _00259_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[38] = _01369_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[38];
  assign _01369_ = add_ln365_q == 6'b100110;
  assign memwrite_rbm_visible_unit_ln365_z[30] = _01370_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[30];
  assign _01370_ = add_ln365_q == 5'b11110;
  assign memwrite_rbm_visible_unit_ln365_z[22] = _01371_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[22];
  assign _01371_ = add_ln365_q == 5'b10110;
  assign memwrite_rbm_visible_unit_ln365_z[14] = _01372_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[14];
  assign _01372_ = add_ln365_q == 4'b1110;
  assign memwrite_rbm_visible_unit_ln365_z[6] = _01373_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[6];
  assign _01373_ = add_ln365_q == 3'b110;
  assign memwrite_rbm_visible_unit_ln365_z[499] = _01374_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[499];
  assign _01374_ = add_ln365_q == 9'b111110011;
  assign memwrite_rbm_visible_unit_ln365_z[482] = _01375_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[482];
  assign _01375_ = add_ln365_q == 9'b111100010;
  assign memwrite_rbm_visible_unit_ln365_z[466] = _01376_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[466];
  assign _01376_ = add_ln365_q == 9'b111010010;
  assign memwrite_rbm_visible_unit_ln365_z[450] = _01377_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[450];
  assign _01377_ = add_ln365_q == 9'b111000010;
  assign memwrite_rbm_visible_unit_ln365_z[434] = _01378_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[434];
  assign _01378_ = add_ln365_q == 9'b110110010;
  assign _00127_[31] = _00216_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[418] = _01379_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[418];
  assign _01379_ = add_ln365_q == 9'b110100010;
  assign memwrite_rbm_visible_unit_ln365_z[402] = _01380_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[402];
  assign _01380_ = add_ln365_q == 9'b110010010;
  assign memwrite_rbm_visible_unit_ln365_z[386] = _01381_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[386];
  assign _01381_ = add_ln365_q == 9'b110000010;
  assign memwrite_rbm_visible_unit_ln365_z[370] = _01382_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[370];
  assign _01382_ = add_ln365_q == 9'b101110010;
  assign memwrite_rbm_visible_unit_ln365_z[354] = _01383_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[354];
  assign _01383_ = add_ln365_q == 9'b101100010;
  assign memwrite_rbm_visible_unit_ln365_z[338] = _01384_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[338];
  assign _01384_ = add_ln365_q == 9'b101010010;
  assign memwrite_rbm_visible_unit_ln365_z[322] = _01385_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[322];
  assign _01385_ = add_ln365_q == 9'b101000010;
  assign memwrite_rbm_visible_unit_ln365_z[306] = _01386_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[306];
  assign _01386_ = add_ln365_q == 9'b100110010;
  assign memwrite_rbm_visible_unit_ln365_z[290] = _01387_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[290];
  assign _01387_ = add_ln365_q == 9'b100100010;
  assign memwrite_rbm_visible_unit_ln365_z[274] = _01388_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[274];
  assign _01388_ = add_ln365_q == 9'b100010010;
  assign memwrite_rbm_visible_unit_ln365_z[258] = _01389_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[258];
  assign _01389_ = add_ln365_q == 9'b100000010;
  assign memwrite_rbm_visible_unit_ln365_z[242] = _01390_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[242];
  assign _01390_ = add_ln365_q == 8'b11110010;
  assign memwrite_rbm_visible_unit_ln365_z[226] = _01391_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[226];
  assign _01391_ = add_ln365_q == 8'b11100010;
  assign memwrite_rbm_visible_unit_ln365_z[210] = _01392_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[210];
  assign _01392_ = add_ln365_q == 8'b11010010;
  assign _00127_[51] = _00222_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[194] = _01393_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[194];
  assign _01393_ = add_ln365_q == 8'b11000010;
  assign memwrite_rbm_visible_unit_ln365_z[178] = _01394_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[178];
  assign _01394_ = add_ln365_q == 8'b10110010;
  assign memwrite_rbm_visible_unit_ln365_z[162] = _01395_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[162];
  assign _01395_ = add_ln365_q == 8'b10100010;
  assign memwrite_rbm_visible_unit_ln365_z[146] = _01396_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[146];
  assign _01396_ = add_ln365_q == 8'b10010010;
  assign memwrite_rbm_visible_unit_ln365_z[130] = _01397_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[130];
  assign _01397_ = add_ln365_q == 8'b10000010;
  assign _00125_[28] = ctrlAnd_1_ln328_z ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[114] = _01398_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[114];
  assign _01398_ = add_ln365_q == 7'b1110010;
  assign memwrite_rbm_visible_unit_ln365_z[98] = _01399_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[98];
  assign _01399_ = add_ln365_q == 7'b1100010;
  assign memwrite_rbm_visible_unit_ln365_z[82] = _01400_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[82];
  assign _01400_ = add_ln365_q == 7'b1010010;
  assign memwrite_rbm_visible_unit_ln365_z[66] = _01401_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[66];
  assign _01401_ = add_ln365_q == 7'b1000010;
  wire [1:0] fangyuan222;
  assign fangyuan222 = { _00146_[77], 1'b0 };
  wire [1:0] fangyuan223;
  assign fangyuan223 = { state_rbm_0_cmos32soi_rbm_train_rbm[81], _00260_ };
  always @(1'b1 or fangyuan222 or fangyuan223) begin
    casez (fangyuan223)
      2'b?1 :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[77] = fangyuan222 [0:0] ;
      2'b1? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[77] = fangyuan222 [1:1] ;
      default:
        state_rbm_0_cmos32soi_rbm_train_rbm_next[77] = 1'b1 ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln365_z[50] = _01402_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[50];
  assign _01402_ = add_ln365_q == 6'b110010;
  assign memwrite_rbm_visible_unit_ln365_z[34] = _01403_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[34];
  assign _01403_ = add_ln365_q == 6'b100010;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[64] = _00261_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[18] = _01404_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[18];
  assign _01404_ = add_ln365_q == 5'b10010;
  assign memwrite_rbm_visible_unit_ln365_z[2] = _01405_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[2];
  assign _01405_ = add_ln365_q == 2'b10;
  assign memwrite_rbm_visible_unit_ln365_z[474] = _01406_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[474];
  assign _01406_ = add_ln365_q == 9'b111011010;
  assign memwrite_rbm_visible_unit_ln365_z[442] = _01407_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[442];
  assign _01407_ = add_ln365_q == 9'b110111010;
  assign memwrite_rbm_visible_unit_ln365_z[410] = _01408_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[410];
  assign _01408_ = add_ln365_q == 9'b110011010;
  assign memwrite_rbm_visible_unit_ln365_z[378] = _01409_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[378];
  assign _01409_ = add_ln365_q == 9'b101111010;
  assign memwrite_rbm_visible_unit_ln365_z[346] = _01410_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[346];
  assign _01410_ = add_ln365_q == 9'b101011010;
  assign memwrite_rbm_visible_unit_ln365_z[314] = _01411_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[314];
  assign _01411_ = add_ln365_q == 9'b100111010;
  assign memwrite_rbm_visible_unit_ln365_z[282] = _01412_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[282];
  assign _01412_ = add_ln365_q == 9'b100011010;
  assign memwrite_rbm_visible_unit_ln365_z[250] = _01413_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[250];
  assign _01413_ = add_ln365_q == 8'b11111010;
  assign memwrite_rbm_visible_unit_ln365_z[218] = _01414_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[218];
  assign _01414_ = add_ln365_q == 8'b11011010;
  assign memwrite_rbm_visible_unit_ln365_z[186] = _01415_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[186];
  assign _01415_ = add_ln365_q == 8'b10111010;
  assign _00123_[24] = ctrlAnd_1_ln316_z ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[154] = _01416_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[154];
  assign _01416_ = add_ln365_q == 8'b10011010;
  assign memwrite_rbm_visible_unit_ln365_z[122] = _01417_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[122];
  assign _01417_ = add_ln365_q == 7'b1111010;
  assign memwrite_rbm_visible_unit_ln365_z[90] = _01418_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[90];
  assign _01418_ = add_ln365_q == 7'b1011010;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[59] = _00262_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[58] = _01419_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[58];
  assign _01419_ = add_ln365_q == 6'b111010;
  assign memwrite_rbm_visible_unit_ln365_z[26] = _01420_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[26];
  assign _01420_ = add_ln365_q == 5'b11010;
  assign memwrite_rbm_visible_unit_ln365_z[490] = _01421_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[490];
  assign _01421_ = add_ln365_q == 9'b111101010;
  assign memwrite_rbm_visible_unit_ln365_z[426] = _01422_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[426];
  assign _01422_ = add_ln365_q == 9'b110101010;
  assign memwrite_rbm_visible_unit_ln365_z[362] = _01423_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[362];
  assign _01423_ = add_ln365_q == 9'b101101010;
  assign memwrite_rbm_visible_unit_ln365_z[298] = _01424_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[298];
  assign _01424_ = add_ln365_q == 9'b100101010;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[50] = _00263_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[234] = _01425_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[234];
  assign _01425_ = add_ln365_q == 8'b11101010;
  assign memwrite_rbm_visible_unit_ln365_z[170] = _01426_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[170];
  assign _01426_ = add_ln365_q == 8'b10101010;
  assign memwrite_rbm_visible_unit_ln365_z[106] = _01427_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[106];
  assign _01427_ = add_ln365_q == 7'b1101010;
  assign memwrite_rbm_visible_unit_ln365_z[42] = _01428_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[42];
  assign _01428_ = add_ln365_q == 6'b101010;
  assign memwrite_rbm_visible_unit_ln365_z[458] = _01429_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[458];
  assign _01429_ = add_ln365_q == 9'b111001010;
  assign memwrite_rbm_visible_unit_ln365_z[330] = _01430_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[330];
  assign _01430_ = add_ln365_q == 9'b101001010;
  wire [1:0] fangyuan224;
  assign fangyuan224 = { 1'b0, ctrlAnd_1_ln328_z };
  wire [5:0] fangyuan225;
  assign fangyuan225 = { _00127_[31], 1'b0, _00135_[31], 3'b000 };
  wire [2:0] fangyuan226;
  assign fangyuan226 = { state_rbm_0_cmos32soi_rbm_train_rbm[30], state_rbm_0_cmos32soi_rbm_train_rbm[55], _00264_ };
  always @(fangyuan224 or fangyuan225 or fangyuan226) begin
    casez (fangyuan226)
      3'b??1 :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[31:30] = fangyuan225 [1:0] ;
      3'b?1? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[31:30] = fangyuan225 [3:2] ;
      3'b1?? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[31:30] = fangyuan225 [5:4] ;
      default:
        state_rbm_0_cmos32soi_rbm_train_rbm_next[31:30] = fangyuan224 ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln365_z[202] = _01431_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[202];
  assign _01431_ = add_ln365_q == 8'b11001010;
  assign memwrite_rbm_visible_unit_ln365_z[74] = _01432_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[74];
  assign _01432_ = add_ln365_q == 7'b1001010;
  assign memwrite_rbm_visible_unit_ln365_z[394] = _01433_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[394];
  assign _01433_ = add_ln365_q == 9'b110001010;
  assign memwrite_rbm_visible_unit_ln365_z[138] = _01434_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[138];
  assign _01434_ = add_ln365_q == 8'b10001010;
  assign memwrite_rbm_visible_unit_ln365_z[266] = _01435_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[266];
  assign _01435_ = add_ln365_q == 9'b100001010;
  assign memwrite_rbm_visible_unit_ln365_z[10] = _01436_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[10];
  assign _01436_ = add_ln365_q == 4'b1010;
  assign memwrite_pow2_ln351_z[159] = _01437_ ? mux_dp_ln345_z[31] : memwrite_pow2_ln351_q[159];
  wire [2:0] fangyuan227;
  assign fangyuan227 = { memwrite_rbm_visible_unit_ln365_q[120:119], memwrite_rbm_visible_unit_ln365_q[6] };
  assign _01437_ = fangyuan227 == 3'b100;
  assign memwrite_pow2_ln351_z[155] = _01437_ ? mux_dp_ln345_z[27] : memwrite_pow2_ln351_q[155];
  assign memwrite_pow2_ln351_z[153] = _01437_ ? mux_dp_ln345_z[25] : memwrite_pow2_ln351_q[153];
  assign memwrite_pow2_ln351_z[151] = _01437_ ? mux_dp_ln345_z[23] : memwrite_pow2_ln351_q[151];
  assign memwrite_pow2_ln351_z[149] = _01437_ ? mux_dp_ln345_z[21] : memwrite_pow2_ln351_q[149];
  assign memwrite_pow2_ln351_z[147] = _01437_ ? mux_dp_ln345_z[19] : memwrite_pow2_ln351_q[147];
  assign memwrite_pow2_ln351_z[145] = _01437_ ? mux_dp_ln345_z[17] : memwrite_pow2_ln351_q[145];
  assign memwrite_pow2_ln351_z[143] = _01437_ ? mux_dp_ln345_z[15] : memwrite_pow2_ln351_q[143];
  assign memwrite_pow2_ln351_z[141] = _01437_ ? mux_dp_ln345_z[13] : memwrite_pow2_ln351_q[141];
  assign memwrite_pow2_ln351_z[139] = _01437_ ? mux_dp_ln345_z[11] : memwrite_pow2_ln351_q[139];
  assign memwrite_pow2_ln351_z[137] = _01437_ ? mux_dp_ln345_z[9] : memwrite_pow2_ln351_q[137];
  assign memwrite_pow2_ln351_z[135] = _01437_ ? mux_dp_ln345_z[7] : memwrite_pow2_ln351_q[135];
  assign memwrite_pow2_ln351_z[133] = _01437_ ? mux_dp_ln345_z[5] : memwrite_pow2_ln351_q[133];
  assign memwrite_pow2_ln351_z[131] = _01437_ ? mux_dp_ln345_z[3] : memwrite_pow2_ln351_q[131];
  assign memwrite_pow2_ln351_z[129] = _01437_ ? mux_dp_ln345_z[1] : memwrite_pow2_ln351_q[129];
  assign memwrite_pow2_ln351_z[127] = _01438_ ? mux_dp_ln345_z[31] : memwrite_pow2_ln351_q[127];
  wire [2:0] fangyuan228;
  assign fangyuan228 = { memwrite_rbm_visible_unit_ln365_q[120:119], memwrite_rbm_visible_unit_ln365_q[6] };
  assign _01438_ = fangyuan228 == 3'b011;
  assign memwrite_pow2_ln351_z[125] = _01438_ ? mux_dp_ln345_z[29] : memwrite_pow2_ln351_q[125];
  assign memwrite_pow2_ln351_z[123] = _01438_ ? mux_dp_ln345_z[27] : memwrite_pow2_ln351_q[123];
  assign memwrite_pow2_ln351_z[121] = _01438_ ? mux_dp_ln345_z[25] : memwrite_pow2_ln351_q[121];
  assign memwrite_pow2_ln351_z[119] = _01438_ ? mux_dp_ln345_z[23] : memwrite_pow2_ln351_q[119];
  assign memwrite_pow2_ln351_z[117] = _01438_ ? mux_dp_ln345_z[21] : memwrite_pow2_ln351_q[117];
  assign memwrite_pow2_ln351_z[115] = _01438_ ? mux_dp_ln345_z[19] : memwrite_pow2_ln351_q[115];
  assign memwrite_pow2_ln351_z[113] = _01438_ ? mux_dp_ln345_z[17] : memwrite_pow2_ln351_q[113];
  assign _00120_[21] = ctrlAnd_1_ln290_z ? 1'b0 : 1'b1;
  assign memwrite_pow2_ln351_z[111] = _01438_ ? mux_dp_ln345_z[15] : memwrite_pow2_ln351_q[111];
  assign memwrite_pow2_ln351_z[109] = _01438_ ? mux_dp_ln345_z[13] : memwrite_pow2_ln351_q[109];
  assign memwrite_pow2_ln351_z[107] = _01438_ ? mux_dp_ln345_z[11] : memwrite_pow2_ln351_q[107];
  assign memwrite_pow2_ln351_z[105] = _01438_ ? mux_dp_ln345_z[9] : memwrite_pow2_ln351_q[105];
  assign memwrite_pow2_ln351_z[103] = _01438_ ? mux_dp_ln345_z[7] : memwrite_pow2_ln351_q[103];
  assign memwrite_pow2_ln351_z[101] = _01438_ ? mux_dp_ln345_z[5] : memwrite_pow2_ln351_q[101];
  assign memwrite_pow2_ln351_z[99] = _01438_ ? mux_dp_ln345_z[3] : memwrite_pow2_ln351_q[99];
  assign memwrite_pow2_ln351_z[97] = _01438_ ? mux_dp_ln345_z[1] : memwrite_pow2_ln351_q[97];
  assign memwrite_pow2_ln351_z[95] = _01439_ ? mux_dp_ln345_z[31] : memwrite_pow2_ln351_q[95];
  wire [2:0] fangyuan229;
  assign fangyuan229 = { memwrite_rbm_visible_unit_ln365_q[120:119], memwrite_rbm_visible_unit_ln365_q[6] };
  assign _01439_ = fangyuan229 == 3'b010;
  assign memwrite_pow2_ln351_z[93] = _01439_ ? mux_dp_ln345_z[29] : memwrite_pow2_ln351_q[93];
  assign memwrite_pow2_ln351_z[91] = _01439_ ? mux_dp_ln345_z[27] : memwrite_pow2_ln351_q[91];
  assign memwrite_pow2_ln351_z[89] = _01439_ ? mux_dp_ln345_z[25] : memwrite_pow2_ln351_q[89];
  assign memwrite_pow2_ln351_z[87] = _01439_ ? mux_dp_ln345_z[23] : memwrite_pow2_ln351_q[87];
  assign memwrite_pow2_ln351_z[85] = _01439_ ? mux_dp_ln345_z[21] : memwrite_pow2_ln351_q[85];
  assign memwrite_pow2_ln351_z[83] = _01439_ ? mux_dp_ln345_z[19] : memwrite_pow2_ln351_q[83];
  assign memwrite_pow2_ln351_z[81] = _01439_ ? mux_dp_ln345_z[17] : memwrite_pow2_ln351_q[81];
  assign memwrite_pow2_ln351_z[79] = _01439_ ? mux_dp_ln345_z[15] : memwrite_pow2_ln351_q[79];
  assign memwrite_pow2_ln351_z[77] = _01439_ ? mux_dp_ln345_z[13] : memwrite_pow2_ln351_q[77];
  assign memwrite_pow2_ln351_z[75] = _01439_ ? mux_dp_ln345_z[11] : memwrite_pow2_ln351_q[75];
  assign memwrite_pow2_ln351_z[73] = _01439_ ? mux_dp_ln345_z[9] : memwrite_pow2_ln351_q[73];
  assign memwrite_pow2_ln351_z[71] = _01439_ ? mux_dp_ln345_z[7] : memwrite_pow2_ln351_q[71];
  assign memwrite_pow2_ln351_z[69] = _01439_ ? mux_dp_ln345_z[5] : memwrite_pow2_ln351_q[69];
  assign memwrite_pow2_ln351_z[67] = _01439_ ? mux_dp_ln345_z[3] : memwrite_pow2_ln351_q[67];
  assign memwrite_pow2_ln351_z[65] = _01439_ ? mux_dp_ln345_z[1] : memwrite_pow2_ln351_q[65];
  assign memwrite_pow2_ln351_z[63] = _01440_ ? mux_dp_ln345_z[31] : memwrite_pow2_ln351_q[63];
  wire [2:0] fangyuan230;
  assign fangyuan230 = { memwrite_rbm_visible_unit_ln365_q[120:119], memwrite_rbm_visible_unit_ln365_q[6] };
  assign _01440_ = fangyuan230 == 3'b001;
  assign memwrite_pow2_ln351_z[61] = _01440_ ? mux_dp_ln345_z[29] : memwrite_pow2_ln351_q[61];
  assign memwrite_pow2_ln351_z[59] = _01440_ ? mux_dp_ln345_z[27] : memwrite_pow2_ln351_q[59];
  assign memwrite_pow2_ln351_z[57] = _01440_ ? mux_dp_ln345_z[25] : memwrite_pow2_ln351_q[57];
  assign memwrite_pow2_ln351_z[55] = _01440_ ? mux_dp_ln345_z[23] : memwrite_pow2_ln351_q[55];
  assign memwrite_pow2_ln351_z[53] = _01440_ ? mux_dp_ln345_z[21] : memwrite_pow2_ln351_q[53];
  assign memwrite_pow2_ln351_z[51] = _01440_ ? mux_dp_ln345_z[19] : memwrite_pow2_ln351_q[51];
  assign memwrite_pow2_ln351_z[49] = _01440_ ? mux_dp_ln345_z[17] : memwrite_pow2_ln351_q[49];
  assign memwrite_pow2_ln351_z[47] = _01440_ ? mux_dp_ln345_z[15] : memwrite_pow2_ln351_q[47];
  assign memwrite_pow2_ln351_z[45] = _01440_ ? mux_dp_ln345_z[13] : memwrite_pow2_ln351_q[45];
  assign memwrite_pow2_ln351_z[43] = _01440_ ? mux_dp_ln345_z[11] : memwrite_pow2_ln351_q[43];
  assign memwrite_pow2_ln351_z[41] = _01440_ ? mux_dp_ln345_z[9] : memwrite_pow2_ln351_q[41];
  assign memwrite_pow2_ln351_z[39] = _01440_ ? mux_dp_ln345_z[7] : memwrite_pow2_ln351_q[39];
  assign memwrite_pow2_ln351_z[37] = _01440_ ? mux_dp_ln345_z[5] : memwrite_pow2_ln351_q[37];
  assign memwrite_pow2_ln351_z[35] = _01440_ ? mux_dp_ln345_z[3] : memwrite_pow2_ln351_q[35];
  assign memwrite_pow2_ln351_z[33] = _01440_ ? mux_dp_ln345_z[1] : memwrite_pow2_ln351_q[33];
  assign _00117_[22] = ctrlAnd_1_ln296_z ? 1'b0 : 1'b1;
  assign memwrite_pow2_ln351_z[31] = _01441_ ? mux_dp_ln345_z[31] : memwrite_pow2_ln351_q[31];
  wire [31:0] fangyuan231;
  assign fangyuan231 = { 24'b000000000000000000000000, memwrite_rbm_visible_unit_ln365_q[120:119], memwrite_rbm_visible_unit_ln365_q[6], 5'b00000 };
  assign _01441_ = ! fangyuan231;
  assign memwrite_pow2_ln351_z[29] = _01441_ ? mux_dp_ln345_z[29] : memwrite_pow2_ln351_q[29];
  assign memwrite_pow2_ln351_z[27] = _01441_ ? mux_dp_ln345_z[27] : memwrite_pow2_ln351_q[27];
  assign memwrite_pow2_ln351_z[25] = _01441_ ? mux_dp_ln345_z[25] : memwrite_pow2_ln351_q[25];
  assign memwrite_pow2_ln351_z[23] = _01441_ ? mux_dp_ln345_z[23] : memwrite_pow2_ln351_q[23];
  assign memwrite_pow2_ln351_z[21] = _01441_ ? mux_dp_ln345_z[21] : memwrite_pow2_ln351_q[21];
  assign memwrite_pow2_ln351_z[19] = _01441_ ? mux_dp_ln345_z[19] : memwrite_pow2_ln351_q[19];
  assign memwrite_pow2_ln351_z[17] = _01441_ ? mux_dp_ln345_z[17] : memwrite_pow2_ln351_q[17];
  assign memwrite_pow2_ln351_z[15] = _01441_ ? mux_dp_ln345_z[15] : memwrite_pow2_ln351_q[15];
  assign memwrite_pow2_ln351_z[13] = _01441_ ? mux_dp_ln345_z[13] : memwrite_pow2_ln351_q[13];
  assign memwrite_pow2_ln351_z[11] = _01441_ ? mux_dp_ln345_z[11] : memwrite_pow2_ln351_q[11];
  assign memwrite_pow2_ln351_z[9] = _01441_ ? mux_dp_ln345_z[9] : memwrite_pow2_ln351_q[9];
  assign memwrite_pow2_ln351_z[7] = _01441_ ? mux_dp_ln345_z[7] : memwrite_pow2_ln351_q[7];
  assign memwrite_pow2_ln351_z[5] = _01441_ ? mux_dp_ln345_z[5] : memwrite_pow2_ln351_q[5];
  assign memwrite_pow2_ln351_z[3] = _01441_ ? mux_dp_ln345_z[3] : memwrite_pow2_ln351_q[3];
  assign memwrite_pow2_ln351_z[1] = _01441_ ? mux_dp_ln345_z[1] : memwrite_pow2_ln351_q[1];
  assign memwrite_pow2_ln351_z[158] = _01437_ ? mux_dp_ln345_z[30] : memwrite_pow2_ln351_q[158];
  assign memwrite_pow2_ln351_z[154] = _01437_ ? mux_dp_ln345_z[26] : memwrite_pow2_ln351_q[154];
  assign memwrite_pow2_ln351_z[150] = _01437_ ? mux_dp_ln345_z[22] : memwrite_pow2_ln351_q[150];
  assign memwrite_pow2_ln351_z[146] = _01437_ ? mux_dp_ln345_z[18] : memwrite_pow2_ln351_q[146];
  assign memwrite_pow2_ln351_z[142] = _01437_ ? mux_dp_ln345_z[14] : memwrite_pow2_ln351_q[142];
  assign memwrite_pow2_ln351_z[138] = _01437_ ? mux_dp_ln345_z[10] : memwrite_pow2_ln351_q[138];
  assign memwrite_pow2_ln351_z[134] = _01437_ ? mux_dp_ln345_z[6] : memwrite_pow2_ln351_q[134];
  assign memwrite_pow2_ln351_z[130] = _01437_ ? mux_dp_ln345_z[2] : memwrite_pow2_ln351_q[130];
  assign memwrite_pow2_ln351_z[126] = _01438_ ? mux_dp_ln345_z[30] : memwrite_pow2_ln351_q[126];
  assign memwrite_pow2_ln351_z[124] = _01438_ ? mux_dp_ln345_z[28] : memwrite_pow2_ln351_q[124];
  assign memwrite_pow2_ln351_z[120] = _01438_ ? mux_dp_ln345_z[24] : memwrite_pow2_ln351_q[120];
  assign memwrite_pow2_ln351_z[116] = _01438_ ? mux_dp_ln345_z[20] : memwrite_pow2_ln351_q[116];
  assign memwrite_pow2_ln351_z[112] = _01438_ ? mux_dp_ln345_z[16] : memwrite_pow2_ln351_q[112];
  assign memwrite_pow2_ln351_z[108] = _01438_ ? mux_dp_ln345_z[12] : memwrite_pow2_ln351_q[108];
  assign memwrite_pow2_ln351_z[104] = _01438_ ? mux_dp_ln345_z[8] : memwrite_pow2_ln351_q[104];
  assign memwrite_pow2_ln351_z[100] = _01438_ ? mux_dp_ln345_z[4] : memwrite_pow2_ln351_q[100];
  assign memwrite_pow2_ln351_z[96] = _01438_ ? mux_dp_ln345_z[0] : memwrite_pow2_ln351_q[96];
  assign memwrite_pow2_ln351_z[92] = _01439_ ? mux_dp_ln345_z[28] : memwrite_pow2_ln351_q[92];
  wire [1:0] fangyuan232;
  assign fangyuan232 = { state_rbm_0_cmos32soi_rbm_train_rbm[4], _00265_ };
  always @(_00157_[4] or fangyuan232) begin
    casez (fangyuan232)
      2'b?1 :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[4] = 1'b0 ;
      2'b1? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[4] = 1'b1 ;
      default:
        state_rbm_0_cmos32soi_rbm_train_rbm_next[4] = _00157_[4] ;
    endcase
  end
  assign memwrite_pow2_ln351_z[88] = _01439_ ? mux_dp_ln345_z[24] : memwrite_pow2_ln351_q[88];
  assign memwrite_pow2_ln351_z[26] = _01441_ ? mux_dp_ln345_z[26] : memwrite_pow2_ln351_q[26];
  assign memwrite_pow2_ln351_z[84] = _01439_ ? mux_dp_ln345_z[20] : memwrite_pow2_ln351_q[84];
  assign memwrite_pow2_ln351_z[22] = _01441_ ? mux_dp_ln345_z[22] : memwrite_pow2_ln351_q[22];
  assign memwrite_pow2_ln351_z[80] = _01439_ ? mux_dp_ln345_z[16] : memwrite_pow2_ln351_q[80];
  assign memwrite_pow2_ln351_z[18] = _01441_ ? mux_dp_ln345_z[18] : memwrite_pow2_ln351_q[18];
  assign memwrite_pow2_ln351_z[76] = _01439_ ? mux_dp_ln345_z[12] : memwrite_pow2_ln351_q[76];
  assign memwrite_pow2_ln351_z[14] = _01441_ ? mux_dp_ln345_z[14] : memwrite_pow2_ln351_q[14];
  assign memwrite_pow2_ln351_z[72] = _01439_ ? mux_dp_ln345_z[8] : memwrite_pow2_ln351_q[72];
  assign memwrite_pow2_ln351_z[10] = _01441_ ? mux_dp_ln345_z[10] : memwrite_pow2_ln351_q[10];
  assign memwrite_pow2_ln351_z[68] = _01439_ ? mux_dp_ln345_z[4] : memwrite_pow2_ln351_q[68];
  assign memwrite_pow2_ln351_z[6] = _01441_ ? mux_dp_ln345_z[6] : memwrite_pow2_ln351_q[6];
  assign memwrite_pow2_ln351_z[64] = _01439_ ? mux_dp_ln345_z[0] : memwrite_pow2_ln351_q[64];
  assign memwrite_pow2_ln351_z[2] = _01441_ ? mux_dp_ln345_z[2] : memwrite_pow2_ln351_q[2];
  assign memwrite_pow2_ln351_z[60] = _01440_ ? mux_dp_ln345_z[28] : memwrite_pow2_ln351_q[60];
  assign memwrite_pow2_ln351_z[156] = _01437_ ? mux_dp_ln345_z[28] : memwrite_pow2_ln351_q[156];
  assign memwrite_pow2_ln351_z[56] = _01440_ ? mux_dp_ln345_z[24] : memwrite_pow2_ln351_q[56];
  assign memwrite_pow2_ln351_z[148] = _01437_ ? mux_dp_ln345_z[20] : memwrite_pow2_ln351_q[148];
  assign memwrite_pow2_ln351_z[52] = _01440_ ? mux_dp_ln345_z[20] : memwrite_pow2_ln351_q[52];
  assign memwrite_pow2_ln351_z[140] = _01437_ ? mux_dp_ln345_z[12] : memwrite_pow2_ln351_q[140];
  assign memwrite_pow2_ln351_z[48] = _01440_ ? mux_dp_ln345_z[16] : memwrite_pow2_ln351_q[48];
  assign memwrite_pow2_ln351_z[132] = _01437_ ? mux_dp_ln345_z[4] : memwrite_pow2_ln351_q[132];
  assign memwrite_pow2_ln351_z[44] = _01440_ ? mux_dp_ln345_z[12] : memwrite_pow2_ln351_q[44];
  assign memwrite_pow2_ln351_z[157] = _01437_ ? mux_dp_ln345_z[29] : memwrite_pow2_ln351_q[157];
  assign memwrite_pow2_ln351_z[40] = _01440_ ? mux_dp_ln345_z[8] : memwrite_pow2_ln351_q[40];
  assign memwrite_pow2_ln351_z[118] = _01438_ ? mux_dp_ln345_z[22] : memwrite_pow2_ln351_q[118];
  assign memwrite_pow2_ln351_z[36] = _01440_ ? mux_dp_ln345_z[4] : memwrite_pow2_ln351_q[36];
  assign memwrite_pow2_ln351_z[110] = _01438_ ? mux_dp_ln345_z[14] : memwrite_pow2_ln351_q[110];
  assign memwrite_pow2_ln351_z[32] = _01440_ ? mux_dp_ln345_z[0] : memwrite_pow2_ln351_q[32];
  assign _00112_[14] = _00174_ ? 1'b0 : 1'b1;
  assign memwrite_pow2_ln351_z[102] = _01438_ ? mux_dp_ln345_z[6] : memwrite_pow2_ln351_q[102];
  assign memwrite_pow2_ln351_z[28] = _01441_ ? mux_dp_ln345_z[28] : memwrite_pow2_ln351_q[28];
  assign memwrite_pow2_ln351_z[94] = _01439_ ? mux_dp_ln345_z[30] : memwrite_pow2_ln351_q[94];
  assign memwrite_pow2_ln351_z[20] = _01441_ ? mux_dp_ln345_z[20] : memwrite_pow2_ln351_q[20];
  assign memwrite_pow2_ln351_z[86] = _01439_ ? mux_dp_ln345_z[22] : memwrite_pow2_ln351_q[86];
  assign memwrite_pow2_ln351_z[12] = _01441_ ? mux_dp_ln345_z[12] : memwrite_pow2_ln351_q[12];
  assign memwrite_pow2_ln351_z[78] = _01439_ ? mux_dp_ln345_z[14] : memwrite_pow2_ln351_q[78];
  assign memwrite_pow2_ln351_z[4] = _01441_ ? mux_dp_ln345_z[4] : memwrite_pow2_ln351_q[4];
  assign _00112_[12] = _00175_ ? 1'b0 : 1'b1;
  assign memwrite_pow2_ln351_z[70] = _01439_ ? mux_dp_ln345_z[6] : memwrite_pow2_ln351_q[70];
  assign memwrite_pow2_ln351_z[152] = _01437_ ? mux_dp_ln345_z[24] : memwrite_pow2_ln351_q[152];
  assign memwrite_pow2_ln351_z[62] = _01440_ ? mux_dp_ln345_z[30] : memwrite_pow2_ln351_q[62];
  assign memwrite_pow2_ln351_z[136] = _01437_ ? mux_dp_ln345_z[8] : memwrite_pow2_ln351_q[136];
  assign memwrite_pow2_ln351_z[54] = _01440_ ? mux_dp_ln345_z[22] : memwrite_pow2_ln351_q[54];
  assign memwrite_pow2_ln351_z[122] = _01438_ ? mux_dp_ln345_z[26] : memwrite_pow2_ln351_q[122];
  assign memwrite_pow2_ln351_z[46] = _01440_ ? mux_dp_ln345_z[14] : memwrite_pow2_ln351_q[46];
  assign memwrite_pow2_ln351_z[106] = _01438_ ? mux_dp_ln345_z[10] : memwrite_pow2_ln351_q[106];
  assign memwrite_pow2_ln351_z[38] = _01440_ ? mux_dp_ln345_z[6] : memwrite_pow2_ln351_q[38];
  assign memwrite_pow2_ln351_z[90] = _01439_ ? mux_dp_ln345_z[26] : memwrite_pow2_ln351_q[90];
  assign memwrite_pow2_ln351_z[24] = _01441_ ? mux_dp_ln345_z[24] : memwrite_pow2_ln351_q[24];
  assign memwrite_pow2_ln351_z[74] = _01439_ ? mux_dp_ln345_z[10] : memwrite_pow2_ln351_q[74];
  assign memwrite_pow2_ln351_z[8] = _01441_ ? mux_dp_ln345_z[8] : memwrite_pow2_ln351_q[8];
  assign memwrite_pow2_ln351_z[58] = _01440_ ? mux_dp_ln345_z[26] : memwrite_pow2_ln351_q[58];
  assign memwrite_pow2_ln351_z[144] = _01437_ ? mux_dp_ln345_z[16] : memwrite_pow2_ln351_q[144];
  assign memwrite_pow2_ln351_z[42] = _01440_ ? mux_dp_ln345_z[10] : memwrite_pow2_ln351_q[42];
  assign memwrite_pow2_ln351_z[114] = _01438_ ? mux_dp_ln345_z[18] : memwrite_pow2_ln351_q[114];
  assign memwrite_pow2_ln351_z[16] = _01441_ ? mux_dp_ln345_z[16] : memwrite_pow2_ln351_q[16];
  assign memwrite_pow2_ln351_z[82] = _01439_ ? mux_dp_ln345_z[18] : memwrite_pow2_ln351_q[82];
  assign memwrite_pow2_ln351_z[128] = _01437_ ? mux_dp_ln345_z[0] : memwrite_pow2_ln351_q[128];
  assign memwrite_pow2_ln351_z[50] = _01440_ ? mux_dp_ln345_z[18] : memwrite_pow2_ln351_q[50];
  assign memwrite_pow2_ln351_z[66] = _01439_ ? mux_dp_ln345_z[2] : memwrite_pow2_ln351_q[66];
  assign memwrite_pow2_ln351_z[0] = _01441_ ? mux_dp_ln345_z[0] : memwrite_pow2_ln351_q[0];
  assign memwrite_pow2_ln351_z[98] = _01438_ ? mux_dp_ln345_z[2] : memwrite_pow2_ln351_q[98];
  assign memwrite_pow2_ln351_z[34] = _01440_ ? mux_dp_ln345_z[2] : memwrite_pow2_ln351_q[34];
  assign memwrite_pow2_ln351_z[30] = _01441_ ? mux_dp_ln345_z[30] : memwrite_pow2_ln351_q[30];
  wire [15:0] fangyuan233;
  assign fangyuan233 = { sub_ln196_z, edges_bridge2_rtl_Q };
  wire [1:0] fangyuan234;
  assign fangyuan234 = { case_mux_de_ln817_z[1], case_mux_de_ln817_z[2] };
  always @(add_ln176_z or fangyuan233 or fangyuan234) begin
    casez (fangyuan234)
      2'b?1 :
        mux_de_ln817_z = fangyuan233 [7:0] ;
      2'b1? :
        mux_de_ln817_z = fangyuan233 [15:8] ;
      default:
        mux_de_ln817_z = add_ln176_z ;
    endcase
  end
  wire [3:0] fangyuan235;
  assign fangyuan235 = { lt_ln356_z, add_ln356_z[2:1], mux_j_ln356_z[0] };
  wire [11:0] fangyuan236;
  assign fangyuan236 = { lt_ln356_q, add_ln356_1_q, mux_j_ln356_q, mux_lt_ln356_Z_0_v, mux_add_ln356_Z_1_v_1, mux_mux_j_ln356_Z_0_v, mux_lt_ln356_Z_0_v_0, mux_add_ln356_Z_1_mux_0_v, mux_mux_j_ln356_Z_0_v_0 };
  wire [2:0] fangyuan237;
  assign fangyuan237 = { mux_j_ln356_mux_0_sel, ctrlOr_ln62_0_z, ctrlOr_ln59_0_z };
  always @(fangyuan235 or fangyuan236 or fangyuan237) begin
    casez (fangyuan237)
      3'b??1 :
        mux_j_ln356_d_0 = fangyuan236 [3:0] ;
      3'b?1? :
        mux_j_ln356_d_0 = fangyuan236 [7:4] ;
      3'b1?? :
        mux_j_ln356_d_0 = fangyuan236 [11:8] ;
      default:
        mux_j_ln356_d_0 = fangyuan235 ;
    endcase
  end
  wire [40:0] fangyuan238;
  assign fangyuan238 = { memread_pow2_ln359_z, add_ln365_z };
  wire [163:0] fangyuan239;
  assign fangyuan239 = { memread_pow2_ln359_q, add_ln365_q, mux_memread_pow2_ln359_Z_v, mux_add_ln365_Z_v, mux_memread_pow2_ln359_Z_0_mux_0_v, mux_add_ln365_Z_0_mux_0_v, mux_xor_ln165_0_Z_v[12:11], mux_xor_ln165_0_Z_v[7], mux_xor_ln165_0_Z_v[5:4], mux_xor_ln165_0_Z_v[2], mux_xor_ln165_0_Z_v[6], mux_xor_ln165_0_Z_v[9], mux_xor_ln165_0_Z_v[31:29], mux_xor_ln165_0_Z_v[27:22], mux_xor_ln165_0_Z_v[18:17], mux_xor_ln165_0_Z_v[0], mux_xor_ln165_0_Z_v[1], mux_xor_ln165_0_Z_v[8], mux_xor_ln165_0_Z_v[10], mux_xor_ln165_0_Z_v[13], mux_xor_ln165_0_Z_v[28], mux_xor_ln165_0_Z_v[21], mux_xor_ln165_0_Z_v[19], mux_xor_ln165_0_Z_v[14], mux_xor_ln165_0_Z_v[3], mux_xor_ln165_0_Z_v[20], mux_xor_ln165_0_Z_v[16:15], add_ln365_q };
  wire [3:0] fangyuan240;
  assign fangyuan240 = { add_ln365_sel, ctrlOr_ln62_0_z, ctrlOr_ln59_0_z, ctrlOr_ln51_z };
  always @(fangyuan238 or fangyuan239 or fangyuan240) begin
    casez (fangyuan240)
      4'b???1 :
        add_ln365_d = fangyuan239 [40:0] ;
      4'b??1? :
        add_ln365_d = fangyuan239 [81:41] ;
      4'b?1?? :
        add_ln365_d = fangyuan239 [122:82] ;
      4'b1??? :
        add_ln365_d = fangyuan239 [163:123] ;
      default:
        add_ln365_d = fangyuan238 ;
    endcase
  end
  wire [1:0] fangyuan241;
  assign fangyuan241 = { add_ln271_q[11], add_ln271_z[11] };
  wire [1:0] fangyuan242;
  assign fangyuan242 = { add_ln271_11_sel_0, ctrlOr_ln51_z };
  always @(mt_bridge1_rtl_Q[31] or fangyuan241 or fangyuan242) begin
    casez (fangyuan242)
      2'b?1 :
        add_ln271_11_d = fangyuan241 [0:0] ;
      2'b1? :
        add_ln271_11_d = fangyuan241 [1:1] ;
      default:
        add_ln271_11_d = mt_bridge1_rtl_Q[31] ;
    endcase
  end
  wire [28:0] fangyuan243;
  assign fangyuan243 = { add_ln271_z[10:0], mux_this__ln361_0_z[31:14] };
  assign memread_rbm_mt_ln116_0_2_d = ctrlOr_ln51_z ? fangyuan243 : mt_bridge1_rtl_Q[30:2];
  wire [1:0] fangyuan244;
  assign fangyuan244 = { add_ln271_q[63], add_ln271_z[63] };
  wire [1:0] fangyuan245;
  assign fangyuan245 = { add_ln271_63_sel, ctrlOr_ln51_z };
  always @(lt_ln86_0_z or fangyuan244 or fangyuan245) begin
    casez (fangyuan245)
      2'b?1 :
        add_ln271_63_d = fangyuan244 [0:0] ;
      2'b1? :
        add_ln271_63_d = fangyuan244 [1:1] ;
      default:
        add_ln271_63_d = lt_ln86_0_z ;
    endcase
  end
  wire [9:0] fangyuan246;
  assign fangyuan246 = { add_ln271_q[62:58], add_ln271_z[62:58] };
  wire [1:0] fangyuan247;
  assign fangyuan247 = { add_ln271_58_mux_0_sel, ctrlOr_ln51_z };
  always @(add_ln271_q[20:16] or fangyuan246 or fangyuan247) begin
    casez (fangyuan247)
      2'b?1 :
        add_ln271_58_d_0 = fangyuan246 [4:0] ;
      2'b1? :
        add_ln271_58_d_0 = fangyuan246 [9:5] ;
      default:
        add_ln271_58_d_0 = add_ln271_q[20:16] ;
    endcase
  end
  wire [1:0] fangyuan248;
  assign fangyuan248 = { _00449_, add_ln271_q[14] };
  wire [3:0] fangyuan249;
  assign fangyuan249 = { add_ln271_q[57:56], add_ln271_z[57:56] };
  wire [1:0] fangyuan250;
  assign fangyuan250 = { add_ln271_56_mux_0_sel, ctrlOr_ln51_z };
  always @(fangyuan248 or fangyuan249 or fangyuan250) begin
    casez (fangyuan250)
      2'b?1 :
        add_ln271_56_d_0 = fangyuan249 [1:0] ;
      2'b1? :
        add_ln271_56_d_0 = fangyuan249 [3:2] ;
      default:
        add_ln271_56_d_0 = fangyuan248 ;
    endcase
  end
  assign add_ln271_55_d = ctrlOr_ln51_z ? add_ln271_z[55] : mt_bridge1_rtl_Q[1];
  assign add_ln271_24_d_0 = ctrlOr_ln51_z ? add_ln271_z[54:24] : xor_ln101_z;
  wire [1:0] fangyuan251;
  assign fangyuan251 = { add_ln271_q[23], add_ln271_z[23] };
  wire [1:0] fangyuan252;
  assign fangyuan252 = { add_ln271_23_sel, ctrlOr_ln51_z };
  always @(lt_ln111_0_z or fangyuan251 or fangyuan252) begin
    casez (fangyuan252)
      2'b?1 :
        add_ln271_23_d = fangyuan251 [0:0] ;
      2'b1? :
        add_ln271_23_d = fangyuan251 [1:1] ;
      default:
        add_ln271_23_d = lt_ln111_0_z ;
    endcase
  end
  wire [2:0] fangyuan253;
  assign fangyuan253 = { add_ln271_q[22], add_ln114_0_z[9], add_ln271_z[22] };
  wire [2:0] fangyuan254;
  assign fangyuan254 = { add_ln271_22_sel, ctrlOr_ln111_0_z, ctrlOr_ln51_z };
  always @(add_ln114_z[9] or fangyuan253 or fangyuan254) begin
    casez (fangyuan254)
      3'b??1 :
        add_ln271_22_d = fangyuan253 [0:0] ;
      3'b?1? :
        add_ln271_22_d = fangyuan253 [1:1] ;
      3'b1?? :
        add_ln271_22_d = fangyuan253 [2:2] ;
      default:
        add_ln271_22_d = add_ln114_z[9] ;
    endcase
  end
  wire [6:0] fangyuan255;
  assign fangyuan255 = { add_ln271_q[21], add_ln89_z[8], mux_kk_ln111_z[8], add_ln89_0_z[8], add_ln114_0_z[8], mux_mti_ln59_0_z[8], add_ln271_z[21] };
  wire [6:0] fangyuan256;
  assign fangyuan256 = { add_ln271_21_sel, ctrlOr_ln86_z, ctrlOr_ln111_z, ctrlOr_ln86_0_z, ctrlOr_ln111_0_z, ctrlOr_ln59_0_z, ctrlOr_ln51_z };
  always @(mux_mti_ln67_z[8] or fangyuan255 or fangyuan256) begin
    casez (fangyuan256)
      7'b??????1 :
        add_ln271_21_d = fangyuan255 [0:0] ;
      7'b?????1? :
        add_ln271_21_d = fangyuan255 [1:1] ;
      7'b????1?? :
        add_ln271_21_d = fangyuan255 [2:2] ;
      7'b???1??? :
        add_ln271_21_d = fangyuan255 [3:3] ;
      7'b??1???? :
        add_ln271_21_d = fangyuan255 [4:4] ;
      7'b?1????? :
        add_ln271_21_d = fangyuan255 [5:5] ;
      7'b1?????? :
        add_ln271_21_d = fangyuan255 [6:6] ;
      default:
        add_ln271_21_d = mux_mti_ln67_z[8] ;
    endcase
  end
  wire [24:0] fangyuan257;
  assign fangyuan257 = { add_ln114_z[7:3], add_ln271_q[20:16], add_ln89_0_z[7:3], add_ln114_0_z[7:3], add_ln271_z[20:16] };
  wire [4:0] fangyuan258;
  assign fangyuan258 = { ctrlOr_ln111_z, add_ln271_14_mux_0_sel, ctrlOr_ln86_0_z, ctrlOr_ln111_0_z, ctrlOr_ln51_z };
  always @(add_ln89_z[7:3] or fangyuan257 or fangyuan258) begin
    casez (fangyuan258)
      5'b????1 :
        add_ln271_16_d_0 = fangyuan257 [4:0] ;
      5'b???1? :
        add_ln271_16_d_0 = fangyuan257 [9:5] ;
      5'b??1?? :
        add_ln271_16_d_0 = fangyuan257 [14:10] ;
      5'b?1??? :
        add_ln271_16_d_0 = fangyuan257 [19:15] ;
      5'b1???? :
        add_ln271_16_d_0 = fangyuan257 [24:20] ;
      default:
        add_ln271_16_d_0 = add_ln89_z[7:3] ;
    endcase
  end
  wire [11:0] fangyuan259;
  assign fangyuan259 = { _00449_, add_ln271_q[14], add_ln114_z[2:1], add_ln271_q[15:14], add_ln89_0_z[2:1], add_ln114_0_z[2:1], add_ln271_z[15:14] };
  wire [5:0] fangyuan260;
  assign fangyuan260 = { mt_bridge1_rtl_a_sel, ctrlOr_ln111_z, add_ln271_14_mux_0_sel, ctrlOr_ln86_0_z, ctrlOr_ln111_0_z, ctrlOr_ln51_z };
  always @(add_ln89_z[2:1] or fangyuan259 or fangyuan260) begin
    casez (fangyuan260)
      6'b?????1 :
        add_ln271_14_d_0 = fangyuan259 [1:0] ;
      6'b????1? :
        add_ln271_14_d_0 = fangyuan259 [3:2] ;
      6'b???1?? :
        add_ln271_14_d_0 = fangyuan259 [5:4] ;
      6'b??1??? :
        add_ln271_14_d_0 = fangyuan259 [7:6] ;
      6'b?1???? :
        add_ln271_14_d_0 = fangyuan259 [9:8] ;
      6'b1????? :
        add_ln271_14_d_0 = fangyuan259 [11:10] ;
      default:
        add_ln271_14_d_0 = add_ln89_z[2:1] ;
    endcase
  end
  wire [2:0] fangyuan261;
  assign fangyuan261 = { lt_ln316_z, add_ln316_z[2:1] };
  wire [8:0] fangyuan262;
  assign fangyuan262 = { mux_rem_ln58_q[13:11], add_ln153_0_z[14:12], mux_rem_ln58_z[13:11] };
  wire [2:0] fangyuan263;
  assign fangyuan263 = { mux_rem_ln58_11_mux_0_sel, ctrlOr_ln59_0_z, ctrlOr_ln51_z };
  always @(fangyuan261 or fangyuan262 or fangyuan263) begin
    casez (fangyuan263)
      3'b??1 :
        mux_rem_ln58_11_d_0 = fangyuan262 [2:0] ;
      3'b?1? :
        mux_rem_ln58_11_d_0 = fangyuan262 [5:3] ;
      3'b1?? :
        mux_rem_ln58_11_d_0 = fangyuan262 [8:6] ;
      default:
        mux_rem_ln58_11_d_0 = fangyuan261 ;
    endcase
  end
  wire [4:0] fangyuan264;
  assign fangyuan264 = { mux_rem_ln58_q[63], add_ln117_z[3], add_ln92_0_z[3], add_ln117_0_z[3], mux_rem_ln58_z[63] };
  wire [4:0] fangyuan265;
  assign fangyuan265 = { mux_rem_ln58_63_sel, ctrlOr_ln111_z, ctrlOr_ln86_0_z, ctrlOr_ln111_0_z, ctrlOr_ln51_z };
  always @(add_ln92_z[3] or fangyuan264 or fangyuan265) begin
    casez (fangyuan265)
      5'b????1 :
        mux_rem_ln58_63_d = fangyuan264 [0:0] ;
      5'b???1? :
        mux_rem_ln58_63_d = fangyuan264 [1:1] ;
      5'b??1?? :
        mux_rem_ln58_63_d = fangyuan264 [2:2] ;
      5'b?1??? :
        mux_rem_ln58_63_d = fangyuan264 [3:3] ;
      5'b1???? :
        mux_rem_ln58_63_d = fangyuan264 [4:4] ;
      default:
        mux_rem_ln58_63_d = add_ln92_z[3] ;
    endcase
  end
  wire [2:0] fangyuan266;
  assign fangyuan266 = { mux_rem_ln58_q[54], xor_ln163_0_z[10], mux_rem_ln58_z[54] };
  wire [2:0] fangyuan267;
  assign fangyuan267 = { mux_rem_ln58_54_sel, state_rbm_0_cmos32soi_rbm_train_rbm[52], ctrlOr_ln51_z };
  always @(lt_ln86_z or fangyuan266 or fangyuan267) begin
    casez (fangyuan267)
      3'b??1 :
        mux_rem_ln58_54_d = fangyuan266 [0:0] ;
      3'b?1? :
        mux_rem_ln58_54_d = fangyuan266 [1:1] ;
      3'b1?? :
        mux_rem_ln58_54_d = fangyuan266 [2:2] ;
      default:
        mux_rem_ln58_54_d = lt_ln86_z ;
    endcase
  end
  wire [14:0] fangyuan268;
  assign fangyuan268 = { mux_rem_ln58_q[53:49], xor_ln163_0_z[9:5], mux_rem_ln58_z[53:49] };
  wire [2:0] fangyuan269;
  assign fangyuan269 = { mux_rem_ln58_49_mux_0_sel, state_rbm_0_cmos32soi_rbm_train_rbm[52], ctrlOr_ln51_z };
  always @(add_ln271_q[20:16] or fangyuan268 or fangyuan269) begin
    casez (fangyuan269)
      3'b??1 :
        mux_rem_ln58_49_d_0 = fangyuan268 [4:0] ;
      3'b?1? :
        mux_rem_ln58_49_d_0 = fangyuan268 [9:5] ;
      3'b1?? :
        mux_rem_ln58_49_d_0 = fangyuan268 [14:10] ;
      default:
        mux_rem_ln58_49_d_0 = add_ln271_q[20:16] ;
    endcase
  end
  wire [1:0] fangyuan270;
  assign fangyuan270 = { _00449_, add_ln271_q[14] };
  wire [5:0] fangyuan271;
  assign fangyuan271 = { mux_rem_ln58_q[48:47], xor_ln163_0_z[4:3], mux_rem_ln58_z[48:47] };
  wire [2:0] fangyuan272;
  assign fangyuan272 = { mux_rem_ln58_47_mux_0_sel, state_rbm_0_cmos32soi_rbm_train_rbm[52], ctrlOr_ln51_z };
  always @(fangyuan270 or fangyuan271 or fangyuan272) begin
    casez (fangyuan272)
      3'b??1 :
        mux_rem_ln58_47_d_0 = fangyuan271 [1:0] ;
      3'b?1? :
        mux_rem_ln58_47_d_0 = fangyuan271 [3:2] ;
      3'b1?? :
        mux_rem_ln58_47_d_0 = fangyuan271 [5:4] ;
      default:
        mux_rem_ln58_47_d_0 = fangyuan270 ;
    endcase
  end
  wire [2:0] fangyuan273;
  assign fangyuan273 = { mux_rem_ln58_q[46], xor_ln163_0_z[2], mux_rem_ln58_z[46] };
  wire [2:0] fangyuan274;
  assign fangyuan274 = { mux_rem_ln58_46_sel, state_rbm_0_cmos32soi_rbm_train_rbm[52], ctrlOr_ln51_z };
  always @(lt_ln111_z or fangyuan273 or fangyuan274) begin
    casez (fangyuan274)
      3'b??1 :
        mux_rem_ln58_46_d = fangyuan273 [0:0] ;
      3'b?1? :
        mux_rem_ln58_46_d = fangyuan273 [1:1] ;
      3'b1?? :
        mux_rem_ln58_46_d = fangyuan273 [2:2] ;
      default:
        mux_rem_ln58_46_d = lt_ln111_z ;
    endcase
  end
  wire [3:0] fangyuan275;
  assign fangyuan275 = { xor_ln163_0_z[1:0], mux_rem_ln58_z[45:44] };
  wire [1:0] fangyuan276;
  assign fangyuan276 = { state_rbm_0_cmos32soi_rbm_train_rbm[52], ctrlOr_ln51_z };
  always @(xor_ln73_z or fangyuan275 or fangyuan276) begin
    casez (fangyuan276)
      2'b?1 :
        mux_rem_ln58_44_d_0 = fangyuan275 [1:0] ;
      2'b1? :
        mux_rem_ln58_44_d_0 = fangyuan275 [3:2] ;
      default:
        mux_rem_ln58_44_d_0 = xor_ln73_z ;
    endcase
  end
  wire [9:0] fangyuan277;
  assign fangyuan277 = { lt_ln67_z, add_ln67_z[9:1] };
  wire [29:0] fangyuan278;
  assign fangyuan278 = { mux_rem_ln58_q[43:34], xor_ln165_0_z, xor_ln165_1_z, xor_ln165_8_z, xor_ln165_10_z, xor_ln165_13_z, xor_ln160_0_z[11], xor_ln160_0_z[7:6], xor_ln160_0_z[4], xor_ln165_3_z, mux_rem_ln58_z[43:34] };
  wire [2:0] fangyuan279;
  assign fangyuan279 = { mux_rem_ln58_34_mux_0_sel, state_rbm_0_cmos32soi_rbm_train_rbm[52], ctrlOr_ln51_z };
  always @(fangyuan277 or fangyuan278 or fangyuan279) begin
    casez (fangyuan279)
      3'b??1 :
        mux_rem_ln58_34_d_0 = fangyuan278 [9:0] ;
      3'b?1? :
        mux_rem_ln58_34_d_0 = fangyuan278 [19:10] ;
      3'b1?? :
        mux_rem_ln58_34_d_0 = fangyuan278 [29:20] ;
      default:
        mux_rem_ln58_34_d_0 = fangyuan277 ;
    endcase
  end
  assign mux_dp_ln345_z = mux_tmp_ln333_z[5] ? 32'd0 : lsh_ln348_z;
  assign mux_rbm_0_cmos32soi_sigmoid_ln205_sigmoid_out_0_mux_0_v = state_rbm_0_cmos32soi_rbm_train_rbm[86] ? mux_rem_ln58_q[33:27] : rbm_0_cmos32soi_sigmoid_ln205_z;
  assign mux_rbm_0_cmos32soi_sigmoid_ln205_sigmoid_out_v = state_rbm_0_cmos32soi_rbm_train_rbm[69] ? mux_rem_ln58_q[33:27] : rbm_0_cmos32soi_sigmoid_ln205_z;
  assign _01442_ = ternaryMux_ln821_0_z ? 3'b010 : 3'b100;
  assign case_mux_de_ln817_z = ternaryMux_ln817_0_z ? 3'b001 : _01442_;
  assign mux_mult_ln195_Z_v = state_rbm_0_cmos32soi_rbm_train_rbm[6] ? mult_ln195_q : mult_ln195_z;
  assign mux_lt_ln356_Z_0_v_0 = state_rbm_0_cmos32soi_rbm_train_rbm[50] ? lt_ln356_q : lt_ln356_z;
  assign mux_lt_ln356_Z_0_v = state_rbm_0_cmos32soi_rbm_train_rbm[34] ? lt_ln356_q : lt_ln356_z;
  wire [9:0] fangyuan280;
  assign fangyuan280 = { lt_ln67_0_z, add_ln67_0_z[9:1] };
  wire [19:0] fangyuan281;
  assign fangyuan281 = { mux_this_ln361_0_2_q[10:1], mux_this__ln361_0_z[13:4] };
  wire [1:0] fangyuan282;
  assign fangyuan282 = { mux_this_ln361_0_2_1_mux_0_sel, ctrlOr_ln51_z };
  always @(fangyuan280 or fangyuan281 or fangyuan282) begin
    casez (fangyuan282)
      2'b?1 :
        mux_this_ln361_0_2_1_d_0 = fangyuan281 [9:0] ;
      2'b1? :
        mux_this_ln361_0_2_1_d_0 = fangyuan281 [19:10] ;
      default:
        mux_this_ln361_0_2_1_d_0 = fangyuan280 ;
    endcase
  end
  assign mux_lt_ln799_Z_0_v = state_rbm_0_cmos32soi_rbm_train_rbm[16] ? memwrite_rbm_visible_unit_ln365_q[147] : lt_ln799_z;
  assign edges_bridge2_rtl_a = ifBot_ln803_or_0 ? mux_add_ln811_Z_v : memwrite_rbm_visible_unit_ln365_q[118:103];
  wire [7:0] fangyuan283;
  assign fangyuan283 = { mux_mti_ln59_0_q[8], add_ln92_z[9], mux_kk_ln111_z[9], mux_mti_ln67_0_z[9], add_ln92_0_z[9], mux_kk_ln111_0_z[9], mux_mti_ln59_0_z[9], mux_this__ln361_0_z[3] };
  wire [7:0] fangyuan284;
  assign fangyuan284 = { mux_mti_ln59_0_8_sel, ctrlOr_ln86_z, ctrlOr_ln111_z, ctrlOr_ln67_0_z, ctrlOr_ln86_0_z, ctrlOr_ln111_0_z, ctrlOr_ln59_0_z, ctrlOr_ln51_z };
  always @(mux_mti_ln67_z[9] or fangyuan283 or fangyuan284) begin
    casez (fangyuan284)
      8'b???????1 :
        mux_mti_ln59_0_8_d = fangyuan283 [0:0] ;
      8'b??????1? :
        mux_mti_ln59_0_8_d = fangyuan283 [1:1] ;
      8'b?????1?? :
        mux_mti_ln59_0_8_d = fangyuan283 [2:2] ;
      8'b????1??? :
        mux_mti_ln59_0_8_d = fangyuan283 [3:3] ;
      8'b???1???? :
        mux_mti_ln59_0_8_d = fangyuan283 [4:4] ;
      8'b??1????? :
        mux_mti_ln59_0_8_d = fangyuan283 [5:5] ;
      8'b?1?????? :
        mux_mti_ln59_0_8_d = fangyuan283 [6:6] ;
      8'b1??????? :
        mux_mti_ln59_0_8_d = fangyuan283 [7:7] ;
      default:
        mux_mti_ln59_0_8_d = mux_mti_ln67_z[9] ;
    endcase
  end
  wire [55:0] fangyuan285;
  assign fangyuan285 = { mux_mti_ln59_0_q[7:1], mux_kk_ln86_z[7:1], mux_kk_ln111_z[7:1], mux_mti_ln67_0_z[7:1], mux_kk_ln86_0_z[7:1], mux_kk_ln111_0_z[7:1], mux_mti_ln59_0_z[7:1], mux_this__ln361_0_z[1:0], add_ln51_z[6:2] };
  wire [7:0] fangyuan286;
  assign fangyuan286 = { mux_mti_ln59_0_1_mux_0_sel, ctrlOr_ln86_z, ctrlOr_ln111_z, ctrlOr_ln67_0_z, ctrlOr_ln86_0_z, ctrlOr_ln111_0_z, ctrlOr_ln59_0_z, ctrlOr_ln51_z };
  always @(mux_mti_ln67_z[7:1] or fangyuan285 or fangyuan286) begin
    casez (fangyuan286)
      8'b???????1 :
        mux_mti_ln59_0_1_d_0 = fangyuan285 [6:0] ;
      8'b??????1? :
        mux_mti_ln59_0_1_d_0 = fangyuan285 [13:7] ;
      8'b?????1?? :
        mux_mti_ln59_0_1_d_0 = fangyuan285 [20:14] ;
      8'b????1??? :
        mux_mti_ln59_0_1_d_0 = fangyuan285 [27:21] ;
      8'b???1???? :
        mux_mti_ln59_0_1_d_0 = fangyuan285 [34:28] ;
      8'b??1????? :
        mux_mti_ln59_0_1_d_0 = fangyuan285 [41:35] ;
      8'b?1?????? :
        mux_mti_ln59_0_1_d_0 = fangyuan285 [48:42] ;
      8'b1??????? :
        mux_mti_ln59_0_1_d_0 = fangyuan285 [55:49] ;
      default:
        mux_mti_ln59_0_1_d_0 = mux_mti_ln67_z[7:1] ;
    endcase
  end
  wire [63:0] fangyuan287;
  assign fangyuan287 = { mux_rem_ln51_z[62:0], mux_num_adj_ln51_z[31] };
  assign mux_rem_ln58_z = le_ln820_z ? fangyuan287 : sub_ln301_z;
  wire [5:0] fangyuan288;
  assign fangyuan288 = { mux_this_ln361_0_2_q[0], add_ln114_z[8], mux_mti_ln67_0_z[8], add_ln92_0_z[8], mux_kk_ln111_0_z[8], mux_this__ln361_0_z[2] };
  wire [5:0] fangyuan289;
  assign fangyuan289 = { mux_this_ln361_0_2_0_sel, ctrlOr_ln111_z, ctrlOr_ln67_0_z, ctrlOr_ln86_0_z, ctrlOr_ln111_0_z, ctrlOr_ln51_z };
  always @(add_ln92_z[8] or fangyuan288 or fangyuan289) begin
    casez (fangyuan289)
      6'b?????1 :
        mux_this_ln361_0_2_0_d = fangyuan288 [0:0] ;
      6'b????1? :
        mux_this_ln361_0_2_0_d = fangyuan288 [1:1] ;
      6'b???1?? :
        mux_this_ln361_0_2_0_d = fangyuan288 [2:2] ;
      6'b??1??? :
        mux_this_ln361_0_2_0_d = fangyuan288 [3:3] ;
      6'b?1???? :
        mux_this_ln361_0_2_0_d = fangyuan288 [4:4] ;
      6'b1????? :
        mux_this_ln361_0_2_0_d = fangyuan288 [5:5] ;
      default:
        mux_this_ln361_0_2_0_d = add_ln92_z[8] ;
    endcase
  end
  assign mux_max_ln310_z = gt_ln856_z ? mux_sum_ln294_z : memwrite_rbm_visible_unit_ln365_q[60:45];
  wire [30:0] fangyuan290;
  assign fangyuan290 = { _01473_, _01472_, _01471_, _01470_, _01469_, _01468_, _01467_, _01466_, _01465_, _01464_, _01463_, _01462_, _01461_, _01460_, _01459_, _01458_, _01457_, _01456_, _01455_, _01454_, _01453_, _01452_, _01451_, _01450_, _01449_, _01448_, _01447_, _01446_, _01445_, _01444_, _01443_ };
  always @(32'd1 or fangyuan290) begin
    casez (fangyuan290)
      31'b??????????????????????????????1 :
        lsh_ln348_z = 32'b10000000000000000000000000000000 ;
      31'b?????????????????????????????1? :
        lsh_ln348_z = 32'b01000000000000000000000000000000 ;
      31'b????????????????????????????1?? :
        lsh_ln348_z = 32'b00100000000000000000000000000000 ;
      31'b???????????????????????????1??? :
        lsh_ln348_z = 32'b00010000000000000000000000000000 ;
      31'b??????????????????????????1???? :
        lsh_ln348_z = 32'b00001000000000000000000000000000 ;
      31'b?????????????????????????1????? :
        lsh_ln348_z = 32'b00000100000000000000000000000000 ;
      31'b????????????????????????1?????? :
        lsh_ln348_z = 32'b00000010000000000000000000000000 ;
      31'b???????????????????????1??????? :
        lsh_ln348_z = 32'b00000001000000000000000000000000 ;
      31'b??????????????????????1???????? :
        lsh_ln348_z = 32'b00000000100000000000000000000000 ;
      31'b?????????????????????1????????? :
        lsh_ln348_z = 32'b00000000010000000000000000000000 ;
      31'b????????????????????1?????????? :
        lsh_ln348_z = 32'b00000000001000000000000000000000 ;
      31'b???????????????????1??????????? :
        lsh_ln348_z = 32'b00000000000100000000000000000000 ;
      31'b??????????????????1???????????? :
        lsh_ln348_z = 32'b00000000000010000000000000000000 ;
      31'b?????????????????1????????????? :
        lsh_ln348_z = 32'b00000000000001000000000000000000 ;
      31'b????????????????1?????????????? :
        lsh_ln348_z = 32'b00000000000000100000000000000000 ;
      31'b???????????????1??????????????? :
        lsh_ln348_z = 32'b00000000000000010000000000000000 ;
      31'b??????????????1???????????????? :
        lsh_ln348_z = 32'b00000000000000001000000000000000 ;
      31'b?????????????1????????????????? :
        lsh_ln348_z = 32'b00000000000000000100000000000000 ;
      31'b????????????1?????????????????? :
        lsh_ln348_z = 32'b00000000000000000010000000000000 ;
      31'b???????????1??????????????????? :
        lsh_ln348_z = 32'b00000000000000000001000000000000 ;
      31'b??????????1???????????????????? :
        lsh_ln348_z = 32'b00000000000000000000100000000000 ;
      31'b?????????1????????????????????? :
        lsh_ln348_z = 32'b00000000000000000000010000000000 ;
      31'b????????1?????????????????????? :
        lsh_ln348_z = 32'b00000000000000000000001000000000 ;
      31'b???????1??????????????????????? :
        lsh_ln348_z = 32'b00000000000000000000000100000000 ;
      31'b??????1???????????????????????? :
        lsh_ln348_z = 32'b00000000000000000000000010000000 ;
      31'b?????1????????????????????????? :
        lsh_ln348_z = 32'b00000000000000000000000001000000 ;
      31'b????1?????????????????????????? :
        lsh_ln348_z = 32'b00000000000000000000000000100000 ;
      31'b???1??????????????????????????? :
        lsh_ln348_z = 32'b00000000000000000000000000010000 ;
      31'b??1???????????????????????????? :
        lsh_ln348_z = 32'b00000000000000000000000000001000 ;
      31'b?1????????????????????????????? :
        lsh_ln348_z = 32'b00000000000000000000000000000100 ;
      31'b1?????????????????????????????? :
        lsh_ln348_z = 32'b00000000000000000000000000000010 ;
      default:
        lsh_ln348_z = 32'd1 ;
    endcase
  end
  assign _01443_ = mux_tmp_ln333_z[4:0] == 5'b11111;
  assign _01444_ = mux_tmp_ln333_z[4:0] == 5'b11110;
  assign _01445_ = mux_tmp_ln333_z[4:0] == 5'b11101;
  assign _01446_ = mux_tmp_ln333_z[4:0] == 5'b11100;
  assign _01447_ = mux_tmp_ln333_z[4:0] == 5'b11011;
  assign _01448_ = mux_tmp_ln333_z[4:0] == 5'b11010;
  assign _01449_ = mux_tmp_ln333_z[4:0] == 5'b11001;
  assign _01450_ = mux_tmp_ln333_z[4:0] == 5'b11000;
  assign _01451_ = mux_tmp_ln333_z[4:0] == 5'b10111;
  assign _01452_ = mux_tmp_ln333_z[4:0] == 5'b10110;
  assign _01453_ = mux_tmp_ln333_z[4:0] == 5'b10101;
  assign _01454_ = mux_tmp_ln333_z[4:0] == 5'b10100;
  assign _01455_ = mux_tmp_ln333_z[4:0] == 5'b10011;
  assign _01456_ = mux_tmp_ln333_z[4:0] == 5'b10010;
  assign _01457_ = mux_tmp_ln333_z[4:0] == 5'b10001;
  assign _01458_ = mux_tmp_ln333_z[4:0] == 5'b10000;
  assign _01459_ = mux_tmp_ln333_z[4:0] == 4'b1111;
  assign _01460_ = mux_tmp_ln333_z[4:0] == 4'b1110;
  assign _01461_ = mux_tmp_ln333_z[4:0] == 4'b1101;
  assign _01462_ = mux_tmp_ln333_z[4:0] == 4'b1100;
  assign _01463_ = mux_tmp_ln333_z[4:0] == 4'b1011;
  assign _01464_ = mux_tmp_ln333_z[4:0] == 4'b1010;
  assign _01465_ = mux_tmp_ln333_z[4:0] == 4'b1001;
  assign _01466_ = mux_tmp_ln333_z[4:0] == 4'b1000;
  assign _01467_ = mux_tmp_ln333_z[4:0] == 3'b111;
  assign _01468_ = mux_tmp_ln333_z[4:0] == 3'b110;
  assign _01469_ = mux_tmp_ln333_z[4:0] == 3'b101;
  assign _01470_ = mux_tmp_ln333_z[4:0] == 3'b100;
  assign _01471_ = mux_tmp_ln333_z[4:0] == 2'b11;
  assign _01472_ = mux_tmp_ln333_z[4:0] == 2'b10;
  assign _01473_ = mux_tmp_ln333_z[4:0] == 1'b1;
  assign mux_add_ln745_Z_1_v_0 = state_rbm_0_cmos32soi_rbm_train_rbm[6] ? add_ln745_1_q : add_ln745_z[31:1];
  wire [19:0] fangyuan291;
  assign fangyuan291 = { add_ln770_z, add_ln796_z };
  wire [1:0] fangyuan292;
  assign fangyuan292 = { if_ln768_1_or_0, if_ln794_1_or_0 };
  always @(add_ln195_z or fangyuan291 or fangyuan292) begin
    casez (fangyuan292)
      2'b?1 :
        data_bridge1_rtl_a = fangyuan291 [9:0] ;
      2'b1? :
        data_bridge1_rtl_a = fangyuan291 [19:10] ;
      default:
        data_bridge1_rtl_a = add_ln195_z ;
    endcase
  end
  assign mux_add_ln365_Z_v = state_rbm_0_cmos32soi_rbm_train_rbm[34] ? add_ln365_q : add_ln365_z;
  assign mux_add_ln365_Z_0_mux_0_v = state_rbm_0_cmos32soi_rbm_train_rbm[50] ? add_ln365_q : add_ln365_z;
  assign mux_memread_pow2_ln359_Z_v = state_rbm_0_cmos32soi_rbm_train_rbm[34] ? memread_pow2_ln359_q : memread_pow2_ln359_z;
  assign mux_memread_pow2_ln359_Z_0_mux_0_v = state_rbm_0_cmos32soi_rbm_train_rbm[50] ? memread_pow2_ln359_q : memread_pow2_ln359_z;
  assign mux_add_ln356_Z_1_v_1 = state_rbm_0_cmos32soi_rbm_train_rbm[34] ? add_ln356_1_q : add_ln356_z[2:1];
  assign mux_add_ln356_Z_1_mux_0_v = state_rbm_0_cmos32soi_rbm_train_rbm[50] ? add_ln356_1_q : add_ln356_z[2:1];
  wire [149:0] fangyuan293;
  assign fangyuan293 = { 2'b00, mux_kk_ln86_z, 1'b0, add_ln271_q[21:14], _00420_, mux_mti_ln59_0_q[8], mux_this_ln361_0_2_q[0], memwrite_rbm_visible_unit_ln365_q[3:0], mux_rem_ln58_q[63], add_ln271_q[15:14], _00420_, mux_kk_ln111_z, add_ln271_q[22], mux_this_ln361_0_2_q[0], add_ln271_q[20:14], _00420_, memwrite_rbm_visible_unit_ln365_q[5:0], mux_rem_ln58_q[63], _00449_, add_ln271_q[14], _00420_, 30'b100110111100000000000110001100, mux_mti_ln59_z[9:0], sub_ln69_0_z, 2'b00, mux_kk_ln86_0_z, mux_kk_ln111_0_z, add_ln271_q[22:14], _00420_, mux_mti_ln59_0_q[8], add_ln271_q[21], mux_mti_ln59_0_q[7:0] };
  wire [14:0] fangyuan294;
  assign fangyuan294 = { RAND_LOOP2_for_begin_or_0, mt_bridge1_rtl_a_sel, mt_bridge1_rtl_a_sel_0, ctrlOr_ln111_z, state_rbm_0_cmos32soi_rbm_train_rbm[77], mt_bridge1_rtl_a_sel_1, mt_bridge1_rtl_a_sel_2, mt_bridge1_rtl_a_sel_3, mt_bridge1_rtl_a_sel_4, ifBot_ln59_or_0, RAND_LOOP1_for_begin_0_or_0, RAND_LOOP2_for_begin_0_or_0, ctrlOr_ln111_0_z, state_rbm_0_cmos32soi_rbm_train_rbm[42], state_rbm_0_cmos32soi_rbm_train_rbm[51] };
  always @(sub_ln69_z or fangyuan293 or fangyuan294) begin
    casez (fangyuan294)
      15'b??????????????1 :
        mt_bridge1_rtl_a = fangyuan293 [9:0] ;
      15'b?????????????1? :
        mt_bridge1_rtl_a = fangyuan293 [19:10] ;
      15'b????????????1?? :
        mt_bridge1_rtl_a = fangyuan293 [29:20] ;
      15'b???????????1??? :
        mt_bridge1_rtl_a = fangyuan293 [39:30] ;
      15'b??????????1???? :
        mt_bridge1_rtl_a = fangyuan293 [49:40] ;
      15'b?????????1????? :
        mt_bridge1_rtl_a = fangyuan293 [59:50] ;
      15'b????????1?????? :
        mt_bridge1_rtl_a = fangyuan293 [69:60] ;
      15'b???????1??????? :
        mt_bridge1_rtl_a = fangyuan293 [79:70] ;
      15'b??????1???????? :
        mt_bridge1_rtl_a = fangyuan293 [89:80] ;
      15'b?????1????????? :
        mt_bridge1_rtl_a = fangyuan293 [99:90] ;
      15'b????1?????????? :
        mt_bridge1_rtl_a = fangyuan293 [109:100] ;
      15'b???1??????????? :
        mt_bridge1_rtl_a = fangyuan293 [119:110] ;
      15'b??1???????????? :
        mt_bridge1_rtl_a = fangyuan293 [129:120] ;
      15'b?1????????????? :
        mt_bridge1_rtl_a = fangyuan293 [139:130] ;
      15'b1?????????????? :
        mt_bridge1_rtl_a = fangyuan293 [149:140] ;
      default:
        mt_bridge1_rtl_a = sub_ln69_z ;
    endcase
  end
  assign _00112_[3] = _00176_ ? 1'b0 : 1'b1;
  assign mux_add_ln799_Z_1_v_0 = state_rbm_0_cmos32soi_rbm_train_rbm[16] ? memwrite_rbm_visible_unit_ln365_q[146:141] : add_ln799_z[6:1];
  assign mux_add_ln811_Z_v = state_rbm_0_cmos32soi_rbm_train_rbm[16] ? memwrite_rbm_visible_unit_ln365_q[118:103] : add_ln811_z;
  wire [127:0] fangyuan295;
  assign fangyuan295 = { add_ln75_z, _00434_, add_ln271_q[54:53], _00436_, _00435_, add_ln271_q[50:49], _00438_, add_ln271_q[47:44], _00437_, add_ln271_q[42:40], _00440_, add_ln271_q[38], _00439_, _00443_, add_ln271_q[35:32], _00442_, _00441_, add_ln271_q[29], _00446_, _00445_, _00444_, _00448_, _00447_, add_ln271_q[11], add_ln271_q[54:24], add_ln75_0_z };
  wire [3:0] fangyuan296;
  assign fangyuan296 = { state_rbm_0_cmos32soi_rbm_train_rbm[68], mt_bridge0_rtl_d_sel, mt_bridge0_rtl_d_sel_0, state_rbm_0_cmos32soi_rbm_train_rbm[33] };
  always @(32'd5489 or fangyuan295 or fangyuan296) begin
    casez (fangyuan296)
      4'b???1 :
        mt_bridge0_rtl_d = fangyuan295 [31:0] ;
      4'b??1? :
        mt_bridge0_rtl_d = fangyuan295 [63:32] ;
      4'b?1?? :
        mt_bridge0_rtl_d = fangyuan295 [95:64] ;
      4'b1??? :
        mt_bridge0_rtl_d = fangyuan295 [127:96] ;
      default:
        mt_bridge0_rtl_d = 32'd5489 ;
    endcase
  end
  wire [49:0] fangyuan297;
  assign fangyuan297 = { mux_mti_ln59_0_q[8], add_ln271_q[21], mux_mti_ln59_0_q[7:0], 2'b00, mux_mti_ln59_0_q[7:0], 1'b1, mux_this_ln361_0_2_q[0], add_ln271_q[20:14], _00420_, mux_mti_ln59_0_q[8], mux_this_ln361_0_2_q[0], mux_mti_ln59_0_q[7:0], 1'b1, add_ln271_q[21:14], _00420_ };
  wire [4:0] fangyuan298;
  assign fangyuan298 = { mt_bridge0_rtl_a_sel_0, mt_bridge0_rtl_a_sel_1, mt_bridge0_rtl_a_sel_2, mt_bridge0_rtl_a_sel_3, mt_bridge0_rtl_a_sel_4 };
  always @(10'b0000000000 or fangyuan297 or fangyuan298) begin
    casez (fangyuan298)
      5'b????1 :
        mt_bridge0_rtl_a = fangyuan297 [9:0] ;
      5'b???1? :
        mt_bridge0_rtl_a = fangyuan297 [19:10] ;
      5'b??1?? :
        mt_bridge0_rtl_a = fangyuan297 [29:20] ;
      5'b?1??? :
        mt_bridge0_rtl_a = fangyuan297 [39:30] ;
      5'b1???? :
        mt_bridge0_rtl_a = fangyuan297 [49:40] ;
      default:
        mt_bridge0_rtl_a = 10'b0000000000 ;
    endcase
  end
  wire [63:0] fangyuan299;
  assign fangyuan299 = { mux_quotient_ln51_z[62:0], 1'b0 };
  assign mux_this__ln361_z = eq_ln368_0_z ? mux_quotient_ln51_z : fangyuan299;
  wire [31:0] fangyuan300;
  assign fangyuan300 = { mux_num_adj_ln51_z[30:0], 1'b0 };
  assign mux_this__ln361_0_z = eq_ln368_0_0_z ? mux_num_adj_ln51_z : fangyuan300;
  wire [1:0] fangyuan301;
  assign fangyuan301 = { 1'b0, train_start };
  wire [1:0] fangyuan302;
  assign fangyuan302 = { ctrlAnd_1_ln753_z, train_start_hold };
  always @(1'b1 or fangyuan301 or fangyuan302) begin
    casez (fangyuan302)
      2'b?1 :
        train_start_d = fangyuan301 [0:0] ;
      2'b1? :
        train_start_d = fangyuan301 [1:1] ;
      default:
        train_start_d = 1'b1 ;
    endcase
  end
  wire [5:0] fangyuan303;
  assign fangyuan303 = { visibleEnergies_bridge3_rtl_Q[15], visibleEnergies_bridge3_rtl_Q[5:1] };
  wire [11:0] fangyuan304;
  assign fangyuan304 = { 1'b0, add_ln339_z, 6'b111111 };
  wire [1:0] fangyuan305;
  assign fangyuan305 = { case_mux_tmp_ln333_z[1], case_mux_tmp_ln333_z[2] };
  always @(fangyuan303 or fangyuan304 or fangyuan305) begin
    casez (fangyuan305)
      2'b?1 :
        mux_tmp_ln333_z = fangyuan304 [5:0] ;
      2'b1? :
        mux_tmp_ln333_z = fangyuan304 [11:6] ;
      default:
        mux_tmp_ln333_z = fangyuan303 ;
    endcase
  end
  assign mux_sum_ln191_z = state_rbm_0_cmos32soi_rbm_train_rbm[65] ? 16'b0000000000000000 : mux_sum_ln198_z;
  assign mux_mux_user_ln745_Z_0_v = state_rbm_0_cmos32soi_rbm_train_rbm[6] ? mux_user_ln745_q : mux_user_ln745_z[0];
  assign mux_mux_j_ln356_Z_0_v_0 = state_rbm_0_cmos32soi_rbm_train_rbm[50] ? mux_j_ln356_q : mux_j_ln356_z[0];
  assign mux_mux_j_ln356_Z_0_v = state_rbm_0_cmos32soi_rbm_train_rbm[34] ? mux_j_ln356_q : mux_j_ln356_z[0];
  wire [13:0] fangyuan306;
  assign fangyuan306 = { mux_h_ln294_z, mux_h_ln799_z };
  wire [1:0] fangyuan307;
  assign fangyuan307 = { ctrlOr_ln294_0_z, if_ln801_1_or_0 };
  always @(mux_h_ln775_z or fangyuan306 or fangyuan307) begin
    casez (fangyuan307)
      2'b?1 :
        hidden_unit_bridge3_rtl_a = fangyuan306 [6:0] ;
      2'b1? :
        hidden_unit_bridge3_rtl_a = fangyuan306 [13:7] ;
      default:
        hidden_unit_bridge3_rtl_a = mux_h_ln775_z ;
    endcase
  end
  assign mux_mux_h_ln799_Z_0_v = state_rbm_0_cmos32soi_rbm_train_rbm[16] ? memwrite_rbm_visible_unit_ln365_q[96] : mux_h_ln799_z[0];
  assign visibleEnergies_bridge3_rtl_a = ACTIVATE_VISIBLE_TRAIN_ENERGY_UPDATE_for_begin_or_0 ? mux_j_ln316_z : mux_j_ln328_z;
  assign mux_mux_visible_unit_ln356_Z_v = state_rbm_0_cmos32soi_rbm_train_rbm[34] ? memwrite_rbm_visible_unit_ln369_q[63:0] : mux_visible_unit_ln356_z[63:0];
  assign mux_mux_visible_unit_ln356_Z_64_v_1 = state_rbm_0_cmos32soi_rbm_train_rbm[34] ? memwrite_rbm_visible_unit_ln369_q[127:64] : mux_visible_unit_ln356_z[127:64];
  assign mux_mux_visible_unit_ln356_Z_64_mux_0_v = state_rbm_0_cmos32soi_rbm_train_rbm[50] ? memwrite_rbm_visible_unit_ln369_q[127:64] : mux_visible_unit_ln356_z[127:64];
  assign mux_mux_visible_unit_ln356_Z_448_v_1 = state_rbm_0_cmos32soi_rbm_train_rbm[34] ? memwrite_rbm_visible_unit_ln369_q[500:448] : mux_visible_unit_ln356_z[500:448];
  assign mux_mux_visible_unit_ln356_Z_448_mux_0_v = state_rbm_0_cmos32soi_rbm_train_rbm[50] ? memwrite_rbm_visible_unit_ln369_q[500:448] : mux_visible_unit_ln356_z[500:448];
  assign mux_mux_visible_unit_ln356_Z_384_v_1 = state_rbm_0_cmos32soi_rbm_train_rbm[34] ? memwrite_rbm_visible_unit_ln369_q[447:384] : mux_visible_unit_ln356_z[447:384];
  assign mux_mux_visible_unit_ln356_Z_384_mux_0_v = state_rbm_0_cmos32soi_rbm_train_rbm[50] ? memwrite_rbm_visible_unit_ln369_q[447:384] : mux_visible_unit_ln356_z[447:384];
  assign mux_mux_visible_unit_ln356_Z_320_v_1 = state_rbm_0_cmos32soi_rbm_train_rbm[34] ? memwrite_rbm_visible_unit_ln369_q[383:320] : mux_visible_unit_ln356_z[383:320];
  assign mux_mux_visible_unit_ln356_Z_320_mux_0_v = state_rbm_0_cmos32soi_rbm_train_rbm[50] ? memwrite_rbm_visible_unit_ln369_q[383:320] : mux_visible_unit_ln356_z[383:320];
  assign mux_mux_visible_unit_ln356_Z_256_v_1 = state_rbm_0_cmos32soi_rbm_train_rbm[34] ? memwrite_rbm_visible_unit_ln369_q[319:256] : mux_visible_unit_ln356_z[319:256];
  assign mux_mux_visible_unit_ln356_Z_256_mux_0_v = state_rbm_0_cmos32soi_rbm_train_rbm[50] ? memwrite_rbm_visible_unit_ln369_q[319:256] : mux_visible_unit_ln356_z[319:256];
  assign mux_mux_visible_unit_ln356_Z_192_v_1 = state_rbm_0_cmos32soi_rbm_train_rbm[34] ? memwrite_rbm_visible_unit_ln369_q[255:192] : mux_visible_unit_ln356_z[255:192];
  assign mux_mux_visible_unit_ln356_Z_192_mux_0_v = state_rbm_0_cmos32soi_rbm_train_rbm[50] ? memwrite_rbm_visible_unit_ln369_q[255:192] : mux_visible_unit_ln356_z[255:192];
  assign mux_mux_visible_unit_ln356_Z_128_v_1 = state_rbm_0_cmos32soi_rbm_train_rbm[34] ? memwrite_rbm_visible_unit_ln369_q[191:128] : mux_visible_unit_ln356_z[191:128];
  assign mux_mux_visible_unit_ln356_Z_128_mux_0_v = state_rbm_0_cmos32soi_rbm_train_rbm[50] ? memwrite_rbm_visible_unit_ln369_q[191:128] : mux_visible_unit_ln356_z[191:128];
  assign mux_mux_visible_unit_ln356_Z_0_mux_0_v = state_rbm_0_cmos32soi_rbm_train_rbm[50] ? memwrite_rbm_visible_unit_ln369_q[63:0] : mux_visible_unit_ln356_z[63:0];
  assign visibleEnergies_bridge1_rtl_d = state_rbm_0_cmos32soi_rbm_train_rbm[25] ? memwrite_rbm_visible_unit_ln365_q[95:80] : mux_sum_ln294_z;
  assign memwrite_rbm_visible_unit_ln369_z[500] = _01474_ ? 1'b1 : mux_visible_unit_ln282_z[500];
  assign _01474_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111110100;
  assign memwrite_rbm_visible_unit_ln369_z[497] = _01475_ ? 1'b1 : mux_visible_unit_ln282_z[497];
  assign _01475_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111110001;
  assign memwrite_rbm_visible_unit_ln369_z[495] = _01476_ ? 1'b1 : mux_visible_unit_ln282_z[495];
  assign _01476_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111101111;
  assign memwrite_rbm_visible_unit_ln369_z[493] = _01477_ ? 1'b1 : mux_visible_unit_ln282_z[493];
  assign _01477_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111101101;
  assign memwrite_rbm_visible_unit_ln369_z[491] = _01478_ ? 1'b1 : mux_visible_unit_ln282_z[491];
  assign _01478_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111101011;
  assign memwrite_rbm_visible_unit_ln369_z[489] = _01479_ ? 1'b1 : mux_visible_unit_ln282_z[489];
  assign _01479_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111101001;
  assign memwrite_rbm_visible_unit_ln369_z[487] = _01480_ ? 1'b1 : mux_visible_unit_ln282_z[487];
  assign _01480_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111100111;
  assign memwrite_rbm_visible_unit_ln369_z[485] = _01481_ ? 1'b1 : mux_visible_unit_ln282_z[485];
  assign _01481_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111100101;
  assign memwrite_rbm_visible_unit_ln369_z[483] = _01482_ ? 1'b1 : mux_visible_unit_ln282_z[483];
  assign _01482_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111100011;
  assign memwrite_rbm_visible_unit_ln369_z[481] = _01483_ ? 1'b1 : mux_visible_unit_ln282_z[481];
  assign _01483_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111100001;
  assign memwrite_rbm_visible_unit_ln369_z[479] = _01484_ ? 1'b1 : mux_visible_unit_ln282_z[479];
  assign _01484_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111011111;
  assign memwrite_rbm_visible_unit_ln369_z[477] = _01485_ ? 1'b1 : mux_visible_unit_ln282_z[477];
  assign _01485_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111011101;
  assign memwrite_rbm_visible_unit_ln369_z[475] = _01486_ ? 1'b1 : mux_visible_unit_ln282_z[475];
  assign _01486_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111011011;
  assign memwrite_rbm_visible_unit_ln369_z[473] = _01487_ ? 1'b1 : mux_visible_unit_ln282_z[473];
  assign _01487_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111011001;
  assign memwrite_rbm_visible_unit_ln369_z[471] = _01488_ ? 1'b1 : mux_visible_unit_ln282_z[471];
  assign _01488_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111010111;
  assign memwrite_rbm_visible_unit_ln369_z[469] = _01489_ ? 1'b1 : mux_visible_unit_ln282_z[469];
  assign _01489_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111010101;
  assign memwrite_rbm_visible_unit_ln369_z[467] = _01490_ ? 1'b1 : mux_visible_unit_ln282_z[467];
  assign _01490_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111010011;
  assign memwrite_rbm_visible_unit_ln369_z[465] = _01491_ ? 1'b1 : mux_visible_unit_ln282_z[465];
  assign _01491_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111010001;
  assign memwrite_rbm_visible_unit_ln369_z[463] = _01492_ ? 1'b1 : mux_visible_unit_ln282_z[463];
  assign _01492_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111001111;
  assign memwrite_rbm_visible_unit_ln369_z[461] = _01493_ ? 1'b1 : mux_visible_unit_ln282_z[461];
  assign _01493_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111001101;
  assign memwrite_rbm_visible_unit_ln369_z[459] = _01494_ ? 1'b1 : mux_visible_unit_ln282_z[459];
  assign _01494_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111001011;
  assign memwrite_rbm_visible_unit_ln369_z[457] = _01495_ ? 1'b1 : mux_visible_unit_ln282_z[457];
  assign _01495_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111001001;
  assign memwrite_rbm_visible_unit_ln369_z[455] = _01496_ ? 1'b1 : mux_visible_unit_ln282_z[455];
  assign _01496_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111000111;
  assign memwrite_rbm_visible_unit_ln369_z[453] = _01497_ ? 1'b1 : mux_visible_unit_ln282_z[453];
  assign _01497_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111000101;
  assign memwrite_rbm_visible_unit_ln369_z[451] = _01498_ ? 1'b1 : mux_visible_unit_ln282_z[451];
  assign _01498_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111000011;
  assign memwrite_rbm_visible_unit_ln369_z[449] = _01499_ ? 1'b1 : mux_visible_unit_ln282_z[449];
  assign _01499_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111000001;
  assign memwrite_rbm_visible_unit_ln369_z[447] = _01500_ ? 1'b1 : mux_visible_unit_ln282_z[447];
  assign _01500_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110111111;
  assign memwrite_rbm_visible_unit_ln369_z[445] = _01501_ ? 1'b1 : mux_visible_unit_ln282_z[445];
  assign _01501_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110111101;
  assign memwrite_rbm_visible_unit_ln369_z[443] = _01502_ ? 1'b1 : mux_visible_unit_ln282_z[443];
  assign _01502_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110111011;
  assign memwrite_rbm_visible_unit_ln369_z[441] = _01503_ ? 1'b1 : mux_visible_unit_ln282_z[441];
  assign _01503_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110111001;
  assign memwrite_rbm_visible_unit_ln369_z[439] = _01504_ ? 1'b1 : mux_visible_unit_ln282_z[439];
  assign _01504_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110110111;
  assign memwrite_rbm_visible_unit_ln369_z[437] = _01505_ ? 1'b1 : mux_visible_unit_ln282_z[437];
  assign _01505_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110110101;
  assign memwrite_rbm_visible_unit_ln369_z[435] = _01506_ ? 1'b1 : mux_visible_unit_ln282_z[435];
  assign _01506_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110110011;
  assign memwrite_rbm_visible_unit_ln369_z[433] = _01507_ ? 1'b1 : mux_visible_unit_ln282_z[433];
  assign _01507_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110110001;
  assign memwrite_rbm_visible_unit_ln369_z[431] = _01508_ ? 1'b1 : mux_visible_unit_ln282_z[431];
  assign _01508_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110101111;
  assign memwrite_rbm_visible_unit_ln369_z[429] = _01509_ ? 1'b1 : mux_visible_unit_ln282_z[429];
  assign _01509_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110101101;
  assign memwrite_rbm_visible_unit_ln369_z[427] = _01510_ ? 1'b1 : mux_visible_unit_ln282_z[427];
  assign _01510_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110101011;
  assign memwrite_rbm_visible_unit_ln369_z[425] = _01511_ ? 1'b1 : mux_visible_unit_ln282_z[425];
  assign _01511_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110101001;
  assign _00112_[6] = _00177_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln369_z[423] = _01512_ ? 1'b1 : mux_visible_unit_ln282_z[423];
  assign _01512_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110100111;
  assign memwrite_rbm_visible_unit_ln369_z[421] = _01513_ ? 1'b1 : mux_visible_unit_ln282_z[421];
  assign _01513_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110100101;
  assign memwrite_rbm_visible_unit_ln369_z[419] = _01514_ ? 1'b1 : mux_visible_unit_ln282_z[419];
  assign _01514_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110100011;
  assign memwrite_rbm_visible_unit_ln369_z[417] = _01515_ ? 1'b1 : mux_visible_unit_ln282_z[417];
  assign _01515_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110100001;
  assign memwrite_rbm_visible_unit_ln369_z[415] = _01516_ ? 1'b1 : mux_visible_unit_ln282_z[415];
  assign _01516_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110011111;
  assign memwrite_rbm_visible_unit_ln369_z[413] = _01517_ ? 1'b1 : mux_visible_unit_ln282_z[413];
  assign _01517_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110011101;
  assign memwrite_rbm_visible_unit_ln369_z[411] = _01518_ ? 1'b1 : mux_visible_unit_ln282_z[411];
  assign _01518_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110011011;
  assign memwrite_rbm_visible_unit_ln369_z[409] = _01519_ ? 1'b1 : mux_visible_unit_ln282_z[409];
  assign _01519_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110011001;
  assign memwrite_rbm_visible_unit_ln369_z[407] = _01520_ ? 1'b1 : mux_visible_unit_ln282_z[407];
  assign _01520_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110010111;
  assign memwrite_rbm_visible_unit_ln369_z[405] = _01521_ ? 1'b1 : mux_visible_unit_ln282_z[405];
  assign _01521_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110010101;
  assign memwrite_rbm_visible_unit_ln369_z[403] = _01522_ ? 1'b1 : mux_visible_unit_ln282_z[403];
  assign _01522_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110010011;
  assign memwrite_rbm_visible_unit_ln369_z[401] = _01523_ ? 1'b1 : mux_visible_unit_ln282_z[401];
  assign _01523_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110010001;
  assign memwrite_rbm_visible_unit_ln369_z[399] = _01524_ ? 1'b1 : mux_visible_unit_ln282_z[399];
  assign _01524_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110001111;
  assign memwrite_rbm_visible_unit_ln369_z[397] = _01525_ ? 1'b1 : mux_visible_unit_ln282_z[397];
  assign _01525_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110001101;
  assign memwrite_rbm_visible_unit_ln369_z[395] = _01526_ ? 1'b1 : mux_visible_unit_ln282_z[395];
  assign _01526_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110001011;
  assign memwrite_rbm_visible_unit_ln369_z[393] = _01527_ ? 1'b1 : mux_visible_unit_ln282_z[393];
  assign _01527_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110001001;
  assign memwrite_rbm_visible_unit_ln369_z[391] = _01528_ ? 1'b1 : mux_visible_unit_ln282_z[391];
  assign _01528_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110000111;
  assign memwrite_rbm_visible_unit_ln369_z[389] = _01529_ ? 1'b1 : mux_visible_unit_ln282_z[389];
  assign _01529_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110000101;
  assign memwrite_rbm_visible_unit_ln369_z[387] = _01530_ ? 1'b1 : mux_visible_unit_ln282_z[387];
  assign _01530_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110000011;
  assign memwrite_rbm_visible_unit_ln369_z[385] = _01531_ ? 1'b1 : mux_visible_unit_ln282_z[385];
  assign _01531_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110000001;
  assign memwrite_rbm_visible_unit_ln369_z[383] = _01532_ ? 1'b1 : mux_visible_unit_ln282_z[383];
  assign _01532_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101111111;
  assign memwrite_rbm_visible_unit_ln369_z[381] = _01533_ ? 1'b1 : mux_visible_unit_ln282_z[381];
  assign _01533_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101111101;
  assign memwrite_rbm_visible_unit_ln369_z[379] = _01534_ ? 1'b1 : mux_visible_unit_ln282_z[379];
  assign _01534_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101111011;
  assign memwrite_rbm_visible_unit_ln369_z[377] = _01535_ ? 1'b1 : mux_visible_unit_ln282_z[377];
  assign _01535_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101111001;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[81] = _00266_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln369_z[375] = _01536_ ? 1'b1 : mux_visible_unit_ln282_z[375];
  assign _01536_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101110111;
  assign memwrite_rbm_visible_unit_ln369_z[373] = _01537_ ? 1'b1 : mux_visible_unit_ln282_z[373];
  assign _01537_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101110101;
  assign memwrite_rbm_visible_unit_ln369_z[371] = _01538_ ? 1'b1 : mux_visible_unit_ln282_z[371];
  assign _01538_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101110011;
  assign memwrite_rbm_visible_unit_ln369_z[369] = _01539_ ? 1'b1 : mux_visible_unit_ln282_z[369];
  assign _01539_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101110001;
  assign memwrite_rbm_visible_unit_ln369_z[367] = _01540_ ? 1'b1 : mux_visible_unit_ln282_z[367];
  assign _01540_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101101111;
  assign memwrite_rbm_visible_unit_ln369_z[365] = _01541_ ? 1'b1 : mux_visible_unit_ln282_z[365];
  assign _01541_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101101101;
  assign memwrite_rbm_visible_unit_ln369_z[363] = _01542_ ? 1'b1 : mux_visible_unit_ln282_z[363];
  assign _01542_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101101011;
  assign memwrite_rbm_visible_unit_ln369_z[361] = _01543_ ? 1'b1 : mux_visible_unit_ln282_z[361];
  assign _01543_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101101001;
  assign memwrite_rbm_visible_unit_ln369_z[359] = _01544_ ? 1'b1 : mux_visible_unit_ln282_z[359];
  assign _01544_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101100111;
  assign memwrite_rbm_visible_unit_ln369_z[357] = _01545_ ? 1'b1 : mux_visible_unit_ln282_z[357];
  assign _01545_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101100101;
  assign memwrite_rbm_visible_unit_ln369_z[355] = _01546_ ? 1'b1 : mux_visible_unit_ln282_z[355];
  assign _01546_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101100011;
  assign memwrite_rbm_visible_unit_ln369_z[353] = _01547_ ? 1'b1 : mux_visible_unit_ln282_z[353];
  assign _01547_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101100001;
  assign memwrite_rbm_visible_unit_ln369_z[351] = _01548_ ? 1'b1 : mux_visible_unit_ln282_z[351];
  assign _01548_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101011111;
  assign memwrite_rbm_visible_unit_ln369_z[349] = _01549_ ? 1'b1 : mux_visible_unit_ln282_z[349];
  assign _01549_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101011101;
  assign memwrite_rbm_visible_unit_ln369_z[347] = _01550_ ? 1'b1 : mux_visible_unit_ln282_z[347];
  assign _01550_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101011011;
  assign memwrite_rbm_visible_unit_ln369_z[345] = _01551_ ? 1'b1 : mux_visible_unit_ln282_z[345];
  assign _01551_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101011001;
  assign memwrite_rbm_visible_unit_ln369_z[343] = _01552_ ? 1'b1 : mux_visible_unit_ln282_z[343];
  assign _01552_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101010111;
  assign memwrite_rbm_visible_unit_ln369_z[341] = _01553_ ? 1'b1 : mux_visible_unit_ln282_z[341];
  assign _01553_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101010101;
  assign memwrite_rbm_visible_unit_ln369_z[339] = _01554_ ? 1'b1 : mux_visible_unit_ln282_z[339];
  assign _01554_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101010011;
  assign memwrite_rbm_visible_unit_ln369_z[337] = _01555_ ? 1'b1 : mux_visible_unit_ln282_z[337];
  assign _01555_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101010001;
  assign memwrite_rbm_visible_unit_ln369_z[335] = _01556_ ? 1'b1 : mux_visible_unit_ln282_z[335];
  assign _01556_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101001111;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[18] = _00267_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln369_z[333] = _01557_ ? 1'b1 : mux_visible_unit_ln282_z[333];
  assign _01557_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101001101;
  assign memwrite_rbm_visible_unit_ln369_z[331] = _01558_ ? 1'b1 : mux_visible_unit_ln282_z[331];
  assign _01558_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101001011;
  assign memwrite_rbm_visible_unit_ln369_z[329] = _01559_ ? 1'b1 : mux_visible_unit_ln282_z[329];
  assign _01559_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101001001;
  assign memwrite_rbm_visible_unit_ln369_z[327] = _01560_ ? 1'b1 : mux_visible_unit_ln282_z[327];
  assign _01560_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101000111;
  assign memwrite_rbm_visible_unit_ln369_z[325] = _01561_ ? 1'b1 : mux_visible_unit_ln282_z[325];
  assign _01561_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101000101;
  assign memwrite_rbm_visible_unit_ln369_z[323] = _01562_ ? 1'b1 : mux_visible_unit_ln282_z[323];
  assign _01562_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101000011;
  assign memwrite_rbm_visible_unit_ln369_z[321] = _01563_ ? 1'b1 : mux_visible_unit_ln282_z[321];
  assign _01563_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101000001;
  assign memwrite_rbm_visible_unit_ln369_z[319] = _01564_ ? 1'b1 : mux_visible_unit_ln282_z[319];
  assign _01564_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100111111;
  assign memwrite_rbm_visible_unit_ln369_z[317] = _01565_ ? 1'b1 : mux_visible_unit_ln282_z[317];
  assign _01565_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100111101;
  assign memwrite_rbm_visible_unit_ln369_z[315] = _01566_ ? 1'b1 : mux_visible_unit_ln282_z[315];
  assign _01566_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100111011;
  assign memwrite_rbm_visible_unit_ln369_z[313] = _01567_ ? 1'b1 : mux_visible_unit_ln282_z[313];
  assign _01567_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100111001;
  assign memwrite_rbm_visible_unit_ln369_z[311] = _01568_ ? 1'b1 : mux_visible_unit_ln282_z[311];
  assign _01568_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100110111;
  assign memwrite_rbm_visible_unit_ln369_z[309] = _01569_ ? 1'b1 : mux_visible_unit_ln282_z[309];
  assign _01569_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100110101;
  assign memwrite_rbm_visible_unit_ln369_z[307] = _01570_ ? 1'b1 : mux_visible_unit_ln282_z[307];
  assign _01570_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100110011;
  assign memwrite_rbm_visible_unit_ln369_z[305] = _01571_ ? 1'b1 : mux_visible_unit_ln282_z[305];
  assign _01571_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100110001;
  assign memwrite_rbm_visible_unit_ln369_z[303] = _01572_ ? 1'b1 : mux_visible_unit_ln282_z[303];
  assign _01572_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100101111;
  assign memwrite_rbm_visible_unit_ln369_z[301] = _01573_ ? 1'b1 : mux_visible_unit_ln282_z[301];
  assign _01573_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100101101;
  assign memwrite_rbm_visible_unit_ln369_z[299] = _01574_ ? 1'b1 : mux_visible_unit_ln282_z[299];
  assign _01574_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100101011;
  assign memwrite_rbm_visible_unit_ln369_z[297] = _01575_ ? 1'b1 : mux_visible_unit_ln282_z[297];
  assign _01575_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100101001;
  assign memwrite_rbm_visible_unit_ln369_z[295] = _01576_ ? 1'b1 : mux_visible_unit_ln282_z[295];
  assign _01576_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100100111;
  assign memwrite_rbm_visible_unit_ln369_z[293] = _01577_ ? 1'b1 : mux_visible_unit_ln282_z[293];
  assign _01577_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100100101;
  assign memwrite_rbm_visible_unit_ln369_z[291] = _01578_ ? 1'b1 : mux_visible_unit_ln282_z[291];
  assign _01578_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100100011;
  assign memwrite_rbm_visible_unit_ln369_z[289] = _01579_ ? 1'b1 : mux_visible_unit_ln282_z[289];
  assign _01579_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100100001;
  assign memwrite_rbm_visible_unit_ln369_z[287] = _01580_ ? 1'b1 : mux_visible_unit_ln282_z[287];
  assign _01580_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100011111;
  assign memwrite_rbm_visible_unit_ln369_z[285] = _01581_ ? 1'b1 : mux_visible_unit_ln282_z[285];
  assign _01581_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100011101;
  assign memwrite_rbm_visible_unit_ln369_z[283] = _01582_ ? 1'b1 : mux_visible_unit_ln282_z[283];
  assign _01582_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100011011;
  assign memwrite_rbm_visible_unit_ln369_z[281] = _01583_ ? 1'b1 : mux_visible_unit_ln282_z[281];
  assign _01583_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100011001;
  assign memwrite_rbm_visible_unit_ln369_z[279] = _01584_ ? 1'b1 : mux_visible_unit_ln282_z[279];
  assign _01584_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100010111;
  assign memwrite_rbm_visible_unit_ln369_z[277] = _01585_ ? 1'b1 : mux_visible_unit_ln282_z[277];
  assign _01585_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100010101;
  assign memwrite_rbm_visible_unit_ln369_z[275] = _01586_ ? 1'b1 : mux_visible_unit_ln282_z[275];
  assign _01586_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100010011;
  assign memwrite_rbm_visible_unit_ln369_z[273] = _01587_ ? 1'b1 : mux_visible_unit_ln282_z[273];
  assign _01587_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100010001;
  assign memwrite_rbm_visible_unit_ln369_z[271] = _01588_ ? 1'b1 : mux_visible_unit_ln282_z[271];
  assign _01588_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100001111;
  assign memwrite_rbm_visible_unit_ln369_z[269] = _01589_ ? 1'b1 : mux_visible_unit_ln282_z[269];
  assign _01589_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100001101;
  assign memwrite_rbm_visible_unit_ln369_z[267] = _01590_ ? 1'b1 : mux_visible_unit_ln282_z[267];
  assign _01590_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100001011;
  assign memwrite_rbm_visible_unit_ln369_z[265] = _01591_ ? 1'b1 : mux_visible_unit_ln282_z[265];
  assign _01591_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100001001;
  assign memwrite_rbm_visible_unit_ln369_z[263] = _01592_ ? 1'b1 : mux_visible_unit_ln282_z[263];
  assign _01592_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100000111;
  assign memwrite_rbm_visible_unit_ln369_z[261] = _01593_ ? 1'b1 : mux_visible_unit_ln282_z[261];
  assign _01593_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100000101;
  assign memwrite_rbm_visible_unit_ln369_z[259] = _01594_ ? 1'b1 : mux_visible_unit_ln282_z[259];
  assign _01594_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100000011;
  assign memwrite_rbm_visible_unit_ln369_z[257] = _01595_ ? 1'b1 : mux_visible_unit_ln282_z[257];
  assign _01595_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100000001;
  assign memwrite_rbm_visible_unit_ln369_z[255] = _01596_ ? 1'b1 : mux_visible_unit_ln282_z[255];
  assign _01596_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11111111;
  assign memwrite_rbm_visible_unit_ln369_z[253] = _01597_ ? 1'b1 : mux_visible_unit_ln282_z[253];
  assign _01597_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11111101;
  assign memwrite_rbm_visible_unit_ln369_z[251] = _01598_ ? 1'b1 : mux_visible_unit_ln282_z[251];
  assign _01598_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11111011;
  assign memwrite_rbm_visible_unit_ln369_z[249] = _01599_ ? 1'b1 : mux_visible_unit_ln282_z[249];
  assign _01599_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11111001;
  assign memwrite_rbm_visible_unit_ln369_z[247] = _01600_ ? 1'b1 : mux_visible_unit_ln282_z[247];
  assign _01600_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11110111;
  assign memwrite_rbm_visible_unit_ln369_z[245] = _01601_ ? 1'b1 : mux_visible_unit_ln282_z[245];
  assign _01601_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11110101;
  assign memwrite_rbm_visible_unit_ln369_z[243] = _01602_ ? 1'b1 : mux_visible_unit_ln282_z[243];
  assign _01602_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11110011;
  assign memwrite_rbm_visible_unit_ln369_z[241] = _01603_ ? 1'b1 : mux_visible_unit_ln282_z[241];
  assign _01603_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11110001;
  assign memwrite_rbm_visible_unit_ln369_z[239] = _01604_ ? 1'b1 : mux_visible_unit_ln282_z[239];
  assign _01604_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11101111;
  assign memwrite_rbm_visible_unit_ln369_z[237] = _01605_ ? 1'b1 : mux_visible_unit_ln282_z[237];
  assign _01605_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11101101;
  assign memwrite_rbm_visible_unit_ln369_z[235] = _01606_ ? 1'b1 : mux_visible_unit_ln282_z[235];
  assign _01606_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11101011;
  assign memwrite_rbm_visible_unit_ln369_z[233] = _01607_ ? 1'b1 : mux_visible_unit_ln282_z[233];
  assign _01607_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11101001;
  assign memwrite_rbm_visible_unit_ln369_z[231] = _01608_ ? 1'b1 : mux_visible_unit_ln282_z[231];
  assign _01608_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11100111;
  assign memwrite_rbm_visible_unit_ln369_z[229] = _01609_ ? 1'b1 : mux_visible_unit_ln282_z[229];
  assign _01609_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11100101;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[38] = _00268_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln369_z[227] = _01610_ ? 1'b1 : mux_visible_unit_ln282_z[227];
  assign _01610_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11100011;
  assign memwrite_rbm_visible_unit_ln369_z[225] = _01611_ ? 1'b1 : mux_visible_unit_ln282_z[225];
  assign _01611_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11100001;
  assign memwrite_rbm_visible_unit_ln369_z[223] = _01612_ ? 1'b1 : mux_visible_unit_ln282_z[223];
  assign _01612_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11011111;
  assign memwrite_rbm_visible_unit_ln369_z[221] = _01613_ ? 1'b1 : mux_visible_unit_ln282_z[221];
  assign _01613_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11011101;
  assign memwrite_rbm_visible_unit_ln369_z[219] = _01614_ ? 1'b1 : mux_visible_unit_ln282_z[219];
  assign _01614_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11011011;
  assign memwrite_rbm_visible_unit_ln369_z[217] = _01615_ ? 1'b1 : mux_visible_unit_ln282_z[217];
  assign _01615_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11011001;
  assign memwrite_rbm_visible_unit_ln369_z[215] = _01616_ ? 1'b1 : mux_visible_unit_ln282_z[215];
  assign _01616_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11010111;
  assign memwrite_rbm_visible_unit_ln369_z[213] = _01617_ ? 1'b1 : mux_visible_unit_ln282_z[213];
  assign _01617_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11010101;
  assign memwrite_rbm_visible_unit_ln369_z[211] = _01618_ ? 1'b1 : mux_visible_unit_ln282_z[211];
  assign _01618_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11010011;
  assign memwrite_rbm_visible_unit_ln369_z[209] = _01619_ ? 1'b1 : mux_visible_unit_ln282_z[209];
  assign _01619_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11010001;
  assign _00109_[6] = _00178_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln369_z[207] = _01620_ ? 1'b1 : mux_visible_unit_ln282_z[207];
  assign _01620_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11001111;
  assign memwrite_rbm_visible_unit_ln369_z[205] = _01621_ ? 1'b1 : mux_visible_unit_ln282_z[205];
  assign _01621_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11001101;
  assign memwrite_rbm_visible_unit_ln369_z[203] = _01622_ ? 1'b1 : mux_visible_unit_ln282_z[203];
  assign _01622_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11001011;
  assign memwrite_rbm_visible_unit_ln369_z[201] = _01623_ ? 1'b1 : mux_visible_unit_ln282_z[201];
  assign _01623_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11001001;
  assign memwrite_rbm_visible_unit_ln369_z[199] = _01624_ ? 1'b1 : mux_visible_unit_ln282_z[199];
  assign _01624_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11000111;
  assign memwrite_rbm_visible_unit_ln369_z[197] = _01625_ ? 1'b1 : mux_visible_unit_ln282_z[197];
  assign _01625_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11000101;
  assign memwrite_rbm_visible_unit_ln369_z[195] = _01626_ ? 1'b1 : mux_visible_unit_ln282_z[195];
  assign _01626_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11000011;
  assign memwrite_rbm_visible_unit_ln369_z[193] = _01627_ ? 1'b1 : mux_visible_unit_ln282_z[193];
  assign _01627_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11000001;
  assign memwrite_rbm_visible_unit_ln369_z[191] = _01628_ ? 1'b1 : mux_visible_unit_ln282_z[191];
  assign _01628_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10111111;
  assign memwrite_rbm_visible_unit_ln369_z[189] = _01629_ ? 1'b1 : mux_visible_unit_ln282_z[189];
  assign _01629_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10111101;
  assign memwrite_rbm_visible_unit_ln369_z[187] = _01630_ ? 1'b1 : mux_visible_unit_ln282_z[187];
  assign _01630_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10111011;
  assign memwrite_rbm_visible_unit_ln369_z[185] = _01631_ ? 1'b1 : mux_visible_unit_ln282_z[185];
  assign _01631_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10111001;
  assign _00109_[3] = _00179_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln369_z[183] = _01632_ ? 1'b1 : mux_visible_unit_ln282_z[183];
  assign _01632_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10110111;
  assign memwrite_rbm_visible_unit_ln369_z[181] = _01633_ ? 1'b1 : mux_visible_unit_ln282_z[181];
  assign _01633_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10110101;
  assign memwrite_rbm_visible_unit_ln369_z[179] = _01634_ ? 1'b1 : mux_visible_unit_ln282_z[179];
  assign _01634_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10110011;
  assign memwrite_rbm_visible_unit_ln369_z[177] = _01635_ ? 1'b1 : mux_visible_unit_ln282_z[177];
  assign _01635_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10110001;
  assign memwrite_rbm_visible_unit_ln369_z[175] = _01636_ ? 1'b1 : mux_visible_unit_ln282_z[175];
  assign _01636_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10101111;
  assign memwrite_rbm_visible_unit_ln369_z[173] = _01637_ ? 1'b1 : mux_visible_unit_ln282_z[173];
  assign _01637_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10101101;
  assign memwrite_rbm_visible_unit_ln369_z[171] = _01638_ ? 1'b1 : mux_visible_unit_ln282_z[171];
  assign _01638_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10101011;
  assign memwrite_rbm_visible_unit_ln369_z[169] = _01639_ ? 1'b1 : mux_visible_unit_ln282_z[169];
  assign _01639_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10101001;
  assign _00106_[11] = ctrlAnd_1_ln284_z ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln369_z[167] = _01640_ ? 1'b1 : mux_visible_unit_ln282_z[167];
  assign _01640_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10100111;
  assign memwrite_rbm_visible_unit_ln369_z[165] = _01641_ ? 1'b1 : mux_visible_unit_ln282_z[165];
  assign _01641_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10100101;
  assign memwrite_rbm_visible_unit_ln369_z[163] = _01642_ ? 1'b1 : mux_visible_unit_ln282_z[163];
  assign _01642_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10100011;
  assign memwrite_rbm_visible_unit_ln369_z[161] = _01643_ ? 1'b1 : mux_visible_unit_ln282_z[161];
  assign _01643_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10100001;
  assign memwrite_rbm_visible_unit_ln369_z[159] = _01644_ ? 1'b1 : mux_visible_unit_ln282_z[159];
  assign _01644_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10011111;
  assign memwrite_rbm_visible_unit_ln369_z[157] = _01645_ ? 1'b1 : mux_visible_unit_ln282_z[157];
  assign _01645_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10011101;
  assign memwrite_rbm_visible_unit_ln369_z[155] = _01646_ ? 1'b1 : mux_visible_unit_ln282_z[155];
  assign _01646_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10011011;
  assign memwrite_rbm_visible_unit_ln369_z[153] = _01647_ ? 1'b1 : mux_visible_unit_ln282_z[153];
  assign _01647_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10011001;
  assign memwrite_rbm_visible_unit_ln369_z[151] = _01648_ ? 1'b1 : mux_visible_unit_ln282_z[151];
  assign _01648_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10010111;
  assign memwrite_rbm_visible_unit_ln369_z[149] = _01649_ ? 1'b1 : mux_visible_unit_ln282_z[149];
  assign _01649_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10010101;
  assign memwrite_rbm_visible_unit_ln369_z[147] = _01650_ ? 1'b1 : mux_visible_unit_ln282_z[147];
  assign _01650_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10010011;
  assign memwrite_rbm_visible_unit_ln369_z[145] = _01651_ ? 1'b1 : mux_visible_unit_ln282_z[145];
  assign _01651_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10010001;
  assign memwrite_rbm_visible_unit_ln369_z[143] = _01652_ ? 1'b1 : mux_visible_unit_ln282_z[143];
  assign _01652_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10001111;
  assign _00171_[10] = ctrlAnd_1_ln768_z ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln369_z[141] = _01653_ ? 1'b1 : mux_visible_unit_ln282_z[141];
  assign _01653_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10001101;
  assign memwrite_rbm_visible_unit_ln369_z[139] = _01654_ ? 1'b1 : mux_visible_unit_ln282_z[139];
  assign _01654_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10001011;
  assign memwrite_rbm_visible_unit_ln369_z[137] = _01655_ ? 1'b1 : mux_visible_unit_ln282_z[137];
  assign _01655_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10001001;
  assign memwrite_rbm_visible_unit_ln369_z[135] = _01656_ ? 1'b1 : mux_visible_unit_ln282_z[135];
  assign _01656_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10000111;
  assign memwrite_rbm_visible_unit_ln369_z[133] = _01657_ ? 1'b1 : mux_visible_unit_ln282_z[133];
  assign _01657_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10000101;
  assign memwrite_rbm_visible_unit_ln369_z[131] = _01658_ ? 1'b1 : mux_visible_unit_ln282_z[131];
  assign _01658_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10000011;
  assign memwrite_rbm_visible_unit_ln369_z[129] = _01659_ ? 1'b1 : mux_visible_unit_ln282_z[129];
  assign _01659_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10000001;
  assign memwrite_rbm_visible_unit_ln369_z[127] = _01660_ ? 1'b1 : mux_visible_unit_ln282_z[127];
  assign _01660_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1111111;
  assign memwrite_rbm_visible_unit_ln369_z[125] = _01661_ ? 1'b1 : mux_visible_unit_ln282_z[125];
  assign _01661_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1111101;
  assign memwrite_rbm_visible_unit_ln369_z[123] = _01662_ ? 1'b1 : mux_visible_unit_ln282_z[123];
  assign _01662_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1111011;
  assign memwrite_rbm_visible_unit_ln369_z[121] = _01663_ ? 1'b1 : mux_visible_unit_ln282_z[121];
  assign _01663_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1111001;
  assign _00147_[9] = ctrlAnd_1_ln186_z ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln369_z[119] = _01664_ ? 1'b1 : mux_visible_unit_ln282_z[119];
  assign _01664_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1110111;
  assign memwrite_rbm_visible_unit_ln369_z[117] = _01665_ ? 1'b1 : mux_visible_unit_ln282_z[117];
  assign _01665_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1110101;
  assign memwrite_rbm_visible_unit_ln369_z[115] = _01666_ ? 1'b1 : mux_visible_unit_ln282_z[115];
  assign _01666_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1110011;
  assign memwrite_rbm_visible_unit_ln369_z[113] = _01667_ ? 1'b1 : mux_visible_unit_ln282_z[113];
  assign _01667_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1110001;
  assign memwrite_rbm_visible_unit_ln369_z[111] = _01668_ ? 1'b1 : mux_visible_unit_ln282_z[111];
  assign _01668_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1101111;
  assign memwrite_rbm_visible_unit_ln369_z[109] = _01669_ ? 1'b1 : mux_visible_unit_ln282_z[109];
  assign _01669_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1101101;
  assign memwrite_rbm_visible_unit_ln369_z[107] = _01670_ ? 1'b1 : mux_visible_unit_ln282_z[107];
  assign _01670_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1101011;
  assign memwrite_rbm_visible_unit_ln369_z[105] = _01671_ ? 1'b1 : mux_visible_unit_ln282_z[105];
  assign _01671_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1101001;
  assign memwrite_rbm_visible_unit_ln369_z[103] = _01672_ ? 1'b1 : mux_visible_unit_ln282_z[103];
  assign _01672_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1100111;
  assign memwrite_rbm_visible_unit_ln369_z[101] = _01673_ ? 1'b1 : mux_visible_unit_ln282_z[101];
  assign _01673_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1100101;
  assign _00166_[7] = ctrlAnd_1_ln753_z ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln369_z[99] = _01674_ ? 1'b1 : mux_visible_unit_ln282_z[99];
  assign _01674_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1100011;
  assign memwrite_rbm_visible_unit_ln369_z[97] = _01675_ ? 1'b1 : mux_visible_unit_ln282_z[97];
  assign _01675_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1100001;
  assign memwrite_rbm_visible_unit_ln369_z[95] = _01676_ ? 1'b1 : mux_visible_unit_ln282_z[95];
  assign _01676_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1011111;
  assign memwrite_rbm_visible_unit_ln369_z[93] = _01677_ ? 1'b1 : mux_visible_unit_ln282_z[93];
  assign _01677_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1011101;
  assign memwrite_rbm_visible_unit_ln369_z[91] = _01678_ ? 1'b1 : mux_visible_unit_ln282_z[91];
  assign _01678_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1011011;
  assign memwrite_rbm_visible_unit_ln369_z[89] = _01679_ ? 1'b1 : mux_visible_unit_ln282_z[89];
  assign _01679_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1011001;
  assign memwrite_rbm_visible_unit_ln369_z[87] = _01680_ ? 1'b1 : mux_visible_unit_ln282_z[87];
  assign _01680_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1010111;
  assign memwrite_rbm_visible_unit_ln369_z[85] = _01681_ ? 1'b1 : mux_visible_unit_ln282_z[85];
  assign _01681_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1010101;
  assign memwrite_rbm_visible_unit_ln369_z[83] = _01682_ ? 1'b1 : mux_visible_unit_ln282_z[83];
  assign _01682_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1010011;
  assign _00164_[6] = ctrlOr_ln753_z ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln369_z[81] = _01683_ ? 1'b1 : mux_visible_unit_ln282_z[81];
  assign _01683_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1010001;
  assign memwrite_rbm_visible_unit_ln369_z[79] = _01684_ ? 1'b1 : mux_visible_unit_ln282_z[79];
  assign _01684_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1001111;
  assign memwrite_rbm_visible_unit_ln369_z[77] = _01685_ ? 1'b1 : mux_visible_unit_ln282_z[77];
  assign _01685_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1001101;
  assign memwrite_rbm_visible_unit_ln369_z[75] = _01686_ ? 1'b1 : mux_visible_unit_ln282_z[75];
  assign _01686_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1001011;
  assign memwrite_rbm_visible_unit_ln369_z[73] = _01687_ ? 1'b1 : mux_visible_unit_ln282_z[73];
  assign _01687_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1001001;
  assign memwrite_rbm_visible_unit_ln369_z[71] = _01688_ ? 1'b1 : mux_visible_unit_ln282_z[71];
  assign _01688_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1000111;
  assign memwrite_rbm_visible_unit_ln369_z[69] = _01689_ ? 1'b1 : mux_visible_unit_ln282_z[69];
  assign _01689_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1000101;
  assign memwrite_rbm_visible_unit_ln369_z[67] = _01690_ ? 1'b1 : mux_visible_unit_ln282_z[67];
  assign _01690_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1000011;
  assign memwrite_rbm_visible_unit_ln369_z[65] = _01691_ ? 1'b1 : mux_visible_unit_ln282_z[65];
  assign _01691_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1000001;
  assign memwrite_rbm_visible_unit_ln369_z[63] = _01692_ ? 1'b1 : mux_visible_unit_ln282_z[63];
  assign _01692_ = read_rbm_num_visible_ln687_q[8:0] == 6'b111111;
  assign memwrite_rbm_visible_unit_ln369_z[61] = _01693_ ? 1'b1 : mux_visible_unit_ln282_z[61];
  assign _01693_ = read_rbm_num_visible_ln687_q[8:0] == 6'b111101;
  assign memwrite_rbm_visible_unit_ln369_z[59] = _01694_ ? 1'b1 : mux_visible_unit_ln282_z[59];
  assign _01694_ = read_rbm_num_visible_ln687_q[8:0] == 6'b111011;
  assign memwrite_rbm_visible_unit_ln369_z[57] = _01695_ ? 1'b1 : mux_visible_unit_ln282_z[57];
  assign _01695_ = read_rbm_num_visible_ln687_q[8:0] == 6'b111001;
  assign _00160_[6] = ctrlOr_ln733_z ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln369_z[55] = _01696_ ? 1'b1 : mux_visible_unit_ln282_z[55];
  assign _01696_ = read_rbm_num_visible_ln687_q[8:0] == 6'b110111;
  assign memwrite_rbm_visible_unit_ln369_z[53] = _01697_ ? 1'b1 : mux_visible_unit_ln282_z[53];
  assign _01697_ = read_rbm_num_visible_ln687_q[8:0] == 6'b110101;
  assign memwrite_rbm_visible_unit_ln369_z[51] = _01698_ ? 1'b1 : mux_visible_unit_ln282_z[51];
  assign _01698_ = read_rbm_num_visible_ln687_q[8:0] == 6'b110011;
  assign memwrite_rbm_visible_unit_ln369_z[49] = _01699_ ? 1'b1 : mux_visible_unit_ln282_z[49];
  assign _01699_ = read_rbm_num_visible_ln687_q[8:0] == 6'b110001;
  assign memwrite_rbm_visible_unit_ln369_z[47] = _01700_ ? 1'b1 : mux_visible_unit_ln282_z[47];
  assign _01700_ = read_rbm_num_visible_ln687_q[8:0] == 6'b101111;
  assign memwrite_rbm_visible_unit_ln369_z[45] = _01701_ ? 1'b1 : mux_visible_unit_ln282_z[45];
  assign _01701_ = read_rbm_num_visible_ln687_q[8:0] == 6'b101101;
  assign memwrite_rbm_visible_unit_ln369_z[43] = _01702_ ? 1'b1 : mux_visible_unit_ln282_z[43];
  assign _01702_ = read_rbm_num_visible_ln687_q[8:0] == 6'b101011;
  assign memwrite_rbm_visible_unit_ln369_z[41] = _01703_ ? 1'b1 : mux_visible_unit_ln282_z[41];
  assign _01703_ = read_rbm_num_visible_ln687_q[8:0] == 6'b101001;
  assign _00157_[4] = ctrlAnd_1_ln735_z ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln369_z[39] = _01704_ ? 1'b1 : mux_visible_unit_ln282_z[39];
  assign _01704_ = read_rbm_num_visible_ln687_q[8:0] == 6'b100111;
  assign memwrite_rbm_visible_unit_ln369_z[37] = _01705_ ? 1'b1 : mux_visible_unit_ln282_z[37];
  assign _01705_ = read_rbm_num_visible_ln687_q[8:0] == 6'b100101;
  assign memwrite_rbm_visible_unit_ln369_z[35] = _01706_ ? 1'b1 : mux_visible_unit_ln282_z[35];
  assign _01706_ = read_rbm_num_visible_ln687_q[8:0] == 6'b100011;
  assign memwrite_rbm_visible_unit_ln369_z[33] = _01707_ ? 1'b1 : mux_visible_unit_ln282_z[33];
  assign _01707_ = read_rbm_num_visible_ln687_q[8:0] == 6'b100001;
  assign memwrite_rbm_visible_unit_ln369_z[31] = _01708_ ? 1'b1 : mux_visible_unit_ln282_z[31];
  assign _01708_ = read_rbm_num_visible_ln687_q[8:0] == 5'b11111;
  assign memwrite_rbm_visible_unit_ln369_z[29] = _01709_ ? 1'b1 : mux_visible_unit_ln282_z[29];
  assign _01709_ = read_rbm_num_visible_ln687_q[8:0] == 5'b11101;
  assign memwrite_rbm_visible_unit_ln369_z[27] = _01710_ ? 1'b1 : mux_visible_unit_ln282_z[27];
  assign _01710_ = read_rbm_num_visible_ln687_q[8:0] == 5'b11011;
  assign memwrite_rbm_visible_unit_ln369_z[25] = _01711_ ? 1'b1 : mux_visible_unit_ln282_z[25];
  assign _01711_ = read_rbm_num_visible_ln687_q[8:0] == 5'b11001;
  assign memwrite_rbm_visible_unit_ln369_z[23] = _01712_ ? 1'b1 : mux_visible_unit_ln282_z[23];
  assign _01712_ = read_rbm_num_visible_ln687_q[8:0] == 5'b10111;
  assign memwrite_rbm_visible_unit_ln369_z[21] = _01713_ ? 1'b1 : mux_visible_unit_ln282_z[21];
  assign _01713_ = read_rbm_num_visible_ln687_q[8:0] == 5'b10101;
  assign memwrite_rbm_visible_unit_ln369_z[19] = _01714_ ? 1'b1 : mux_visible_unit_ln282_z[19];
  assign _01714_ = read_rbm_num_visible_ln687_q[8:0] == 5'b10011;
  assign memwrite_rbm_visible_unit_ln369_z[17] = _01715_ ? 1'b1 : mux_visible_unit_ln282_z[17];
  assign _01715_ = read_rbm_num_visible_ln687_q[8:0] == 5'b10001;
  assign memwrite_rbm_visible_unit_ln369_z[15] = _01716_ ? 1'b1 : mux_visible_unit_ln282_z[15];
  assign _01716_ = read_rbm_num_visible_ln687_q[8:0] == 4'b1111;
  assign memwrite_rbm_visible_unit_ln369_z[13] = _01717_ ? 1'b1 : mux_visible_unit_ln282_z[13];
  assign _01717_ = read_rbm_num_visible_ln687_q[8:0] == 4'b1101;
  assign _00153_[2] = ctrlAnd_1_ln708_z ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln369_z[11] = _01718_ ? 1'b1 : mux_visible_unit_ln282_z[11];
  assign _01718_ = read_rbm_num_visible_ln687_q[8:0] == 4'b1011;
  assign memwrite_rbm_visible_unit_ln369_z[9] = _01719_ ? 1'b1 : mux_visible_unit_ln282_z[9];
  assign _01719_ = read_rbm_num_visible_ln687_q[8:0] == 4'b1001;
  assign memwrite_rbm_visible_unit_ln369_z[7] = _01720_ ? 1'b1 : mux_visible_unit_ln282_z[7];
  assign _01720_ = read_rbm_num_visible_ln687_q[8:0] == 3'b111;
  assign memwrite_rbm_visible_unit_ln369_z[5] = _01721_ ? 1'b1 : mux_visible_unit_ln282_z[5];
  assign _01721_ = read_rbm_num_visible_ln687_q[8:0] == 3'b101;
  assign memwrite_rbm_visible_unit_ln369_z[3] = _01722_ ? 1'b1 : mux_visible_unit_ln282_z[3];
  assign _01722_ = read_rbm_num_visible_ln687_q[8:0] == 2'b11;
  assign memwrite_rbm_visible_unit_ln369_z[1] = _01723_ ? 1'b1 : mux_visible_unit_ln282_z[1];
  assign _01723_ = read_rbm_num_visible_ln687_q[8:0] == 1'b1;
  assign memwrite_rbm_visible_unit_ln369_z[498] = _01724_ ? 1'b1 : mux_visible_unit_ln282_z[498];
  assign _01724_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111110010;
  assign memwrite_rbm_visible_unit_ln369_z[496] = _01725_ ? 1'b1 : mux_visible_unit_ln282_z[496];
  assign _01725_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111110000;
  assign memwrite_rbm_visible_unit_ln369_z[492] = _01726_ ? 1'b1 : mux_visible_unit_ln282_z[492];
  assign _01726_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111101100;
  assign memwrite_rbm_visible_unit_ln369_z[488] = _01727_ ? 1'b1 : mux_visible_unit_ln282_z[488];
  assign _01727_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111101000;
  assign memwrite_rbm_visible_unit_ln369_z[484] = _01728_ ? 1'b1 : mux_visible_unit_ln282_z[484];
  assign _01728_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111100100;
  assign memwrite_rbm_visible_unit_ln369_z[480] = _01729_ ? 1'b1 : mux_visible_unit_ln282_z[480];
  assign _01729_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111100000;
  assign memwrite_rbm_visible_unit_ln369_z[476] = _01730_ ? 1'b1 : mux_visible_unit_ln282_z[476];
  assign _01730_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111011100;
  assign memwrite_rbm_visible_unit_ln369_z[472] = _01731_ ? 1'b1 : mux_visible_unit_ln282_z[472];
  assign _01731_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111011000;
  assign memwrite_rbm_visible_unit_ln369_z[468] = _01732_ ? 1'b1 : mux_visible_unit_ln282_z[468];
  assign _01732_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111010100;
  assign memwrite_rbm_visible_unit_ln369_z[464] = _01733_ ? 1'b1 : mux_visible_unit_ln282_z[464];
  assign _01733_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111010000;
  assign memwrite_rbm_visible_unit_ln369_z[460] = _01734_ ? 1'b1 : mux_visible_unit_ln282_z[460];
  assign _01734_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111001100;
  assign memwrite_rbm_visible_unit_ln369_z[456] = _01735_ ? 1'b1 : mux_visible_unit_ln282_z[456];
  assign _01735_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111001000;
  assign memwrite_rbm_visible_unit_ln369_z[452] = _01736_ ? 1'b1 : mux_visible_unit_ln282_z[452];
  assign _01736_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111000100;
  assign memwrite_rbm_visible_unit_ln369_z[448] = _01737_ ? 1'b1 : mux_visible_unit_ln282_z[448];
  assign _01737_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111000000;
  assign memwrite_rbm_visible_unit_ln369_z[444] = _01738_ ? 1'b1 : mux_visible_unit_ln282_z[444];
  assign _01738_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110111100;
  assign memwrite_rbm_visible_unit_ln369_z[440] = _01739_ ? 1'b1 : mux_visible_unit_ln282_z[440];
  assign _01739_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110111000;
  assign memwrite_rbm_visible_unit_ln369_z[436] = _01740_ ? 1'b1 : mux_visible_unit_ln282_z[436];
  assign _01740_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110110100;
  assign memwrite_rbm_visible_unit_ln369_z[432] = _01741_ ? 1'b1 : mux_visible_unit_ln282_z[432];
  assign _01741_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110110000;
  assign memwrite_rbm_visible_unit_ln369_z[428] = _01742_ ? 1'b1 : mux_visible_unit_ln282_z[428];
  assign _01742_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110101100;
  assign memwrite_rbm_visible_unit_ln369_z[424] = _01743_ ? 1'b1 : mux_visible_unit_ln282_z[424];
  assign _01743_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110101000;
  assign memwrite_rbm_visible_unit_ln369_z[420] = _01744_ ? 1'b1 : mux_visible_unit_ln282_z[420];
  assign _01744_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110100100;
  assign memwrite_rbm_visible_unit_ln369_z[416] = _01745_ ? 1'b1 : mux_visible_unit_ln282_z[416];
  assign _01745_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110100000;
  assign memwrite_rbm_visible_unit_ln369_z[412] = _01746_ ? 1'b1 : mux_visible_unit_ln282_z[412];
  assign _01746_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110011100;
  assign memwrite_rbm_visible_unit_ln369_z[408] = _01747_ ? 1'b1 : mux_visible_unit_ln282_z[408];
  assign _01747_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110011000;
  assign memwrite_rbm_visible_unit_ln369_z[404] = _01748_ ? 1'b1 : mux_visible_unit_ln282_z[404];
  assign _01748_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110010100;
  assign memwrite_rbm_visible_unit_ln369_z[400] = _01749_ ? 1'b1 : mux_visible_unit_ln282_z[400];
  assign _01749_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110010000;
  assign memwrite_rbm_visible_unit_ln369_z[396] = _01750_ ? 1'b1 : mux_visible_unit_ln282_z[396];
  assign _01750_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110001100;
  assign _00144_[0] = ctrlAnd_1_ln684_z ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln369_z[392] = _01751_ ? 1'b1 : mux_visible_unit_ln282_z[392];
  assign _01751_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110001000;
  assign memwrite_rbm_visible_unit_ln369_z[388] = _01752_ ? 1'b1 : mux_visible_unit_ln282_z[388];
  assign _01752_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110000100;
  assign memwrite_rbm_visible_unit_ln369_z[384] = _01753_ ? 1'b1 : mux_visible_unit_ln282_z[384];
  assign _01753_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110000000;
  assign memwrite_rbm_visible_unit_ln369_z[380] = _01754_ ? 1'b1 : mux_visible_unit_ln282_z[380];
  assign _01754_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101111100;
  assign memwrite_rbm_visible_unit_ln369_z[376] = _01755_ ? 1'b1 : mux_visible_unit_ln282_z[376];
  assign _01755_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101111000;
  assign memwrite_rbm_visible_unit_ln369_z[372] = _01756_ ? 1'b1 : mux_visible_unit_ln282_z[372];
  assign _01756_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101110100;
  assign memwrite_rbm_visible_unit_ln369_z[368] = _01757_ ? 1'b1 : mux_visible_unit_ln282_z[368];
  assign _01757_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101110000;
  assign memwrite_rbm_visible_unit_ln369_z[364] = _01758_ ? 1'b1 : mux_visible_unit_ln282_z[364];
  assign _01758_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101101100;
  assign memwrite_rbm_visible_unit_ln369_z[360] = _01759_ ? 1'b1 : mux_visible_unit_ln282_z[360];
  assign _01759_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101101000;
  assign memwrite_rbm_visible_unit_ln369_z[356] = _01760_ ? 1'b1 : mux_visible_unit_ln282_z[356];
  assign _01760_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101100100;
  assign memwrite_rbm_visible_unit_ln369_z[352] = _01761_ ? 1'b1 : mux_visible_unit_ln282_z[352];
  assign _01761_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101100000;
  assign memwrite_rbm_visible_unit_ln369_z[348] = _01762_ ? 1'b1 : mux_visible_unit_ln282_z[348];
  assign _01762_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101011100;
  assign memwrite_rbm_visible_unit_ln369_z[344] = _01763_ ? 1'b1 : mux_visible_unit_ln282_z[344];
  assign _01763_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101011000;
  assign memwrite_rbm_visible_unit_ln369_z[340] = _01764_ ? 1'b1 : mux_visible_unit_ln282_z[340];
  assign _01764_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101010100;
  assign memwrite_rbm_visible_unit_ln369_z[336] = _01765_ ? 1'b1 : mux_visible_unit_ln282_z[336];
  assign _01765_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101010000;
  wire [31:0] fangyuan308;
  assign fangyuan308 = { add_ln713_1_q, add_ln708_1_q };
  wire [31:0] fangyuan309;
  assign fangyuan309 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln402_z [16:1], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln238_z [16:1] };
  assign add_ln708_1_d = read_rbm_num_visible_ln687_sel ? fangyuan308 : fangyuan309;
  wire [63:0] fangyuan310;
  assign fangyuan310 = { read_rbm_num_loops_ln690_q, read_rbm_num_users_ln689_q, read_rbm_num_hidden_ln688_q, read_rbm_num_visible_ln687_q };
  wire [63:0] fangyuan311;
  assign fangyuan311 = { num_loops, num_users, num_hidden, num_visible };
  assign read_rbm_num_visible_ln687_d = read_rbm_num_visible_ln687_sel ? fangyuan310 : fangyuan311;
  wire [32:0] fangyuan312;
  assign fangyuan312 = { and_ln757_q, add_ln836_1_q, mux_current_loop_ln733_q };
  wire [32:0] fangyuan313;
  assign fangyuan313 = { and_ln757_z, add_ln836_z[31:1], mux_current_loop_ln733_z[0] };
  assign mux_current_loop_ln733_d_0 = mux_current_loop_ln733_mux_0_sel ? fangyuan312 : fangyuan313;
  wire [41:0] fangyuan314;
  assign fangyuan314 = { mult_ln195_q, add_ln745_1_q, mux_user_ln745_q };
  wire [41:0] fangyuan315;
  assign fangyuan315 = { mux_mult_ln195_Z_v, mux_add_ln745_Z_1_v_0, mux_mux_user_ln745_Z_0_v };
  assign mux_user_ln745_d_0 = mux_user_ln745_mux_0_sel ? fangyuan314 : fangyuan315;
  wire [383:0] fangyuan316;
  assign fangyuan316 = { memwrite_rbm_visible_unit_ln369_q[63:0], mux_visible_unit_ln282_z[63:0], mux_visible_unit_ln356_z[63:0], mux_mux_visible_unit_ln356_Z_v, mux_mux_visible_unit_ln356_Z_0_mux_0_v, memwrite_rbm_visible_unit_ln369_z[63:0] };
  wire [5:0] fangyuan317;
  assign fangyuan317 = { _00181_, ctrlAnd_1_ln284_z, ctrlAnd_0_ln62_0_z, ctrlOr_ln62_0_z, ctrlOr_ln59_0_z, ctrlAnd_0_ln284_z };
  always @(mux_visible_unit_ln733_z[63:0] or fangyuan316 or fangyuan317) begin
    casez (fangyuan317)
      6'b?????1 :
        memwrite_rbm_visible_unit_ln369_d = fangyuan316 [63:0] ;
      6'b????1? :
        memwrite_rbm_visible_unit_ln369_d = fangyuan316 [127:64] ;
      6'b???1?? :
        memwrite_rbm_visible_unit_ln369_d = fangyuan316 [191:128] ;
      6'b??1??? :
        memwrite_rbm_visible_unit_ln369_d = fangyuan316 [255:192] ;
      6'b?1???? :
        memwrite_rbm_visible_unit_ln369_d = fangyuan316 [319:256] ;
      6'b1????? :
        memwrite_rbm_visible_unit_ln369_d = fangyuan316 [383:320] ;
      default:
        memwrite_rbm_visible_unit_ln369_d = mux_visible_unit_ln733_z[63:0] ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln369_z[332] = _01766_ ? 1'b1 : mux_visible_unit_ln282_z[332];
  assign _01766_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101001100;
  wire [383:0] fangyuan318;
  assign fangyuan318 = { memwrite_rbm_visible_unit_ln369_q[127:64], mux_visible_unit_ln282_z[127:64], mux_visible_unit_ln356_z[127:64], mux_mux_visible_unit_ln356_Z_64_v_1, mux_mux_visible_unit_ln356_Z_64_mux_0_v, memwrite_rbm_visible_unit_ln369_z[127:64] };
  wire [5:0] fangyuan319;
  assign fangyuan319 = { _00181_, ctrlAnd_1_ln284_z, ctrlAnd_0_ln62_0_z, ctrlOr_ln62_0_z, ctrlOr_ln59_0_z, ctrlAnd_0_ln284_z };
  always @(mux_visible_unit_ln733_z[127:64] or fangyuan318 or fangyuan319) begin
    casez (fangyuan319)
      6'b?????1 :
        memwrite_rbm_visible_unit_ln369_64_d_0 = fangyuan318 [63:0] ;
      6'b????1? :
        memwrite_rbm_visible_unit_ln369_64_d_0 = fangyuan318 [127:64] ;
      6'b???1?? :
        memwrite_rbm_visible_unit_ln369_64_d_0 = fangyuan318 [191:128] ;
      6'b??1??? :
        memwrite_rbm_visible_unit_ln369_64_d_0 = fangyuan318 [255:192] ;
      6'b?1???? :
        memwrite_rbm_visible_unit_ln369_64_d_0 = fangyuan318 [319:256] ;
      6'b1????? :
        memwrite_rbm_visible_unit_ln369_64_d_0 = fangyuan318 [383:320] ;
      default:
        memwrite_rbm_visible_unit_ln369_64_d_0 = mux_visible_unit_ln733_z[127:64] ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln369_z[328] = _01767_ ? 1'b1 : mux_visible_unit_ln282_z[328];
  assign _01767_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101001000;
  wire [317:0] fangyuan320;
  assign fangyuan320 = { memwrite_rbm_visible_unit_ln369_q[500:448], mux_visible_unit_ln282_z[500:448], mux_visible_unit_ln356_z[500:448], mux_mux_visible_unit_ln356_Z_448_v_1, mux_mux_visible_unit_ln356_Z_448_mux_0_v, memwrite_rbm_visible_unit_ln369_z[500:448] };
  wire [5:0] fangyuan321;
  assign fangyuan321 = { _00181_, ctrlAnd_1_ln284_z, ctrlAnd_0_ln62_0_z, ctrlOr_ln62_0_z, ctrlOr_ln59_0_z, ctrlAnd_0_ln284_z };
  always @(mux_visible_unit_ln733_z[500:448] or fangyuan320 or fangyuan321) begin
    casez (fangyuan321)
      6'b?????1 :
        memwrite_rbm_visible_unit_ln369_448_d_0 = fangyuan320 [52:0] ;
      6'b????1? :
        memwrite_rbm_visible_unit_ln369_448_d_0 = fangyuan320 [105:53] ;
      6'b???1?? :
        memwrite_rbm_visible_unit_ln369_448_d_0 = fangyuan320 [158:106] ;
      6'b??1??? :
        memwrite_rbm_visible_unit_ln369_448_d_0 = fangyuan320 [211:159] ;
      6'b?1???? :
        memwrite_rbm_visible_unit_ln369_448_d_0 = fangyuan320 [264:212] ;
      6'b1????? :
        memwrite_rbm_visible_unit_ln369_448_d_0 = fangyuan320 [317:265] ;
      default:
        memwrite_rbm_visible_unit_ln369_448_d_0 = mux_visible_unit_ln733_z[500:448] ;
    endcase
  end
  wire [383:0] fangyuan322;
  assign fangyuan322 = { memwrite_rbm_visible_unit_ln369_q[447:384], mux_visible_unit_ln282_z[447:384], mux_visible_unit_ln356_z[447:384], mux_mux_visible_unit_ln356_Z_384_v_1, mux_mux_visible_unit_ln356_Z_384_mux_0_v, memwrite_rbm_visible_unit_ln369_z[447:384] };
  wire [5:0] fangyuan323;
  assign fangyuan323 = { _00181_, ctrlAnd_1_ln284_z, ctrlAnd_0_ln62_0_z, ctrlOr_ln62_0_z, ctrlOr_ln59_0_z, ctrlAnd_0_ln284_z };
  always @(mux_visible_unit_ln733_z[447:384] or fangyuan322 or fangyuan323) begin
    casez (fangyuan323)
      6'b?????1 :
        memwrite_rbm_visible_unit_ln369_384_d_0 = fangyuan322 [63:0] ;
      6'b????1? :
        memwrite_rbm_visible_unit_ln369_384_d_0 = fangyuan322 [127:64] ;
      6'b???1?? :
        memwrite_rbm_visible_unit_ln369_384_d_0 = fangyuan322 [191:128] ;
      6'b??1??? :
        memwrite_rbm_visible_unit_ln369_384_d_0 = fangyuan322 [255:192] ;
      6'b?1???? :
        memwrite_rbm_visible_unit_ln369_384_d_0 = fangyuan322 [319:256] ;
      6'b1????? :
        memwrite_rbm_visible_unit_ln369_384_d_0 = fangyuan322 [383:320] ;
      default:
        memwrite_rbm_visible_unit_ln369_384_d_0 = mux_visible_unit_ln733_z[447:384] ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln369_z[324] = _01768_ ? 1'b1 : mux_visible_unit_ln282_z[324];
  assign _01768_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101000100;
  wire [383:0] fangyuan324;
  assign fangyuan324 = { memwrite_rbm_visible_unit_ln369_q[383:320], mux_visible_unit_ln282_z[383:320], mux_visible_unit_ln356_z[383:320], mux_mux_visible_unit_ln356_Z_320_v_1, mux_mux_visible_unit_ln356_Z_320_mux_0_v, memwrite_rbm_visible_unit_ln369_z[383:320] };
  wire [5:0] fangyuan325;
  assign fangyuan325 = { _00181_, ctrlAnd_1_ln284_z, ctrlAnd_0_ln62_0_z, ctrlOr_ln62_0_z, ctrlOr_ln59_0_z, ctrlAnd_0_ln284_z };
  always @(mux_visible_unit_ln733_z[383:320] or fangyuan324 or fangyuan325) begin
    casez (fangyuan325)
      6'b?????1 :
        memwrite_rbm_visible_unit_ln369_320_d_0 = fangyuan324 [63:0] ;
      6'b????1? :
        memwrite_rbm_visible_unit_ln369_320_d_0 = fangyuan324 [127:64] ;
      6'b???1?? :
        memwrite_rbm_visible_unit_ln369_320_d_0 = fangyuan324 [191:128] ;
      6'b??1??? :
        memwrite_rbm_visible_unit_ln369_320_d_0 = fangyuan324 [255:192] ;
      6'b?1???? :
        memwrite_rbm_visible_unit_ln369_320_d_0 = fangyuan324 [319:256] ;
      6'b1????? :
        memwrite_rbm_visible_unit_ln369_320_d_0 = fangyuan324 [383:320] ;
      default:
        memwrite_rbm_visible_unit_ln369_320_d_0 = mux_visible_unit_ln733_z[383:320] ;
    endcase
  end
  wire [383:0] fangyuan326;
  assign fangyuan326 = { memwrite_rbm_visible_unit_ln369_q[319:256], mux_visible_unit_ln282_z[319:256], mux_visible_unit_ln356_z[319:256], mux_mux_visible_unit_ln356_Z_256_v_1, mux_mux_visible_unit_ln356_Z_256_mux_0_v, memwrite_rbm_visible_unit_ln369_z[319:256] };
  wire [5:0] fangyuan327;
  assign fangyuan327 = { _00181_, ctrlAnd_1_ln284_z, ctrlAnd_0_ln62_0_z, ctrlOr_ln62_0_z, ctrlOr_ln59_0_z, ctrlAnd_0_ln284_z };
  always @(mux_visible_unit_ln733_z[319:256] or fangyuan326 or fangyuan327) begin
    casez (fangyuan327)
      6'b?????1 :
        memwrite_rbm_visible_unit_ln369_256_d_0 = fangyuan326 [63:0] ;
      6'b????1? :
        memwrite_rbm_visible_unit_ln369_256_d_0 = fangyuan326 [127:64] ;
      6'b???1?? :
        memwrite_rbm_visible_unit_ln369_256_d_0 = fangyuan326 [191:128] ;
      6'b??1??? :
        memwrite_rbm_visible_unit_ln369_256_d_0 = fangyuan326 [255:192] ;
      6'b?1???? :
        memwrite_rbm_visible_unit_ln369_256_d_0 = fangyuan326 [319:256] ;
      6'b1????? :
        memwrite_rbm_visible_unit_ln369_256_d_0 = fangyuan326 [383:320] ;
      default:
        memwrite_rbm_visible_unit_ln369_256_d_0 = mux_visible_unit_ln733_z[319:256] ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln369_z[320] = _01769_ ? 1'b1 : mux_visible_unit_ln282_z[320];
  assign _01769_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101000000;
  wire [383:0] fangyuan328;
  assign fangyuan328 = { memwrite_rbm_visible_unit_ln369_q[255:192], mux_visible_unit_ln282_z[255:192], mux_visible_unit_ln356_z[255:192], mux_mux_visible_unit_ln356_Z_192_v_1, mux_mux_visible_unit_ln356_Z_192_mux_0_v, memwrite_rbm_visible_unit_ln369_z[255:192] };
  wire [5:0] fangyuan329;
  assign fangyuan329 = { _00181_, ctrlAnd_1_ln284_z, ctrlAnd_0_ln62_0_z, ctrlOr_ln62_0_z, ctrlOr_ln59_0_z, ctrlAnd_0_ln284_z };
  always @(mux_visible_unit_ln733_z[255:192] or fangyuan328 or fangyuan329) begin
    casez (fangyuan329)
      6'b?????1 :
        memwrite_rbm_visible_unit_ln369_192_d_0 = fangyuan328 [63:0] ;
      6'b????1? :
        memwrite_rbm_visible_unit_ln369_192_d_0 = fangyuan328 [127:64] ;
      6'b???1?? :
        memwrite_rbm_visible_unit_ln369_192_d_0 = fangyuan328 [191:128] ;
      6'b??1??? :
        memwrite_rbm_visible_unit_ln369_192_d_0 = fangyuan328 [255:192] ;
      6'b?1???? :
        memwrite_rbm_visible_unit_ln369_192_d_0 = fangyuan328 [319:256] ;
      6'b1????? :
        memwrite_rbm_visible_unit_ln369_192_d_0 = fangyuan328 [383:320] ;
      default:
        memwrite_rbm_visible_unit_ln369_192_d_0 = mux_visible_unit_ln733_z[255:192] ;
    endcase
  end
  wire [383:0] fangyuan330;
  assign fangyuan330 = { memwrite_rbm_visible_unit_ln369_q[191:128], mux_visible_unit_ln282_z[191:128], mux_visible_unit_ln356_z[191:128], mux_mux_visible_unit_ln356_Z_128_v_1, mux_mux_visible_unit_ln356_Z_128_mux_0_v, memwrite_rbm_visible_unit_ln369_z[191:128] };
  wire [5:0] fangyuan331;
  assign fangyuan331 = { _00181_, ctrlAnd_1_ln284_z, ctrlAnd_0_ln62_0_z, ctrlOr_ln62_0_z, ctrlOr_ln59_0_z, ctrlAnd_0_ln284_z };
  always @(mux_visible_unit_ln733_z[191:128] or fangyuan330 or fangyuan331) begin
    casez (fangyuan331)
      6'b?????1 :
        memwrite_rbm_visible_unit_ln369_128_d_0 = fangyuan330 [63:0] ;
      6'b????1? :
        memwrite_rbm_visible_unit_ln369_128_d_0 = fangyuan330 [127:64] ;
      6'b???1?? :
        memwrite_rbm_visible_unit_ln369_128_d_0 = fangyuan330 [191:128] ;
      6'b??1??? :
        memwrite_rbm_visible_unit_ln369_128_d_0 = fangyuan330 [255:192] ;
      6'b?1???? :
        memwrite_rbm_visible_unit_ln369_128_d_0 = fangyuan330 [319:256] ;
      6'b1????? :
        memwrite_rbm_visible_unit_ln369_128_d_0 = fangyuan330 [383:320] ;
      default:
        memwrite_rbm_visible_unit_ln369_128_d_0 = mux_visible_unit_ln733_z[191:128] ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln369_z[316] = _01770_ ? 1'b1 : mux_visible_unit_ln282_z[316];
  assign _01770_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100111100;
  wire [1:0] fangyuan332;
  assign fangyuan332 = { memwrite_rbm_visible_unit_ln365_z[267], memwrite_rbm_visible_unit_ln365_q[267] };
  wire [1:0] fangyuan333;
  assign fangyuan333 = { ctrlOr_ln51_z, ctrlAnd_1_ln51_z };
  always @(eq_ln735_z or fangyuan332 or fangyuan333) begin
    casez (fangyuan333)
      2'b?1 :
        memwrite_rbm_visible_unit_ln365_267_d = fangyuan332 [0:0] ;
      2'b1? :
        memwrite_rbm_visible_unit_ln365_267_d = fangyuan332 [1:1] ;
      default:
        memwrite_rbm_visible_unit_ln365_267_d = eq_ln735_z ;
    endcase
  end
  wire [7:0] fangyuan334;
  assign fangyuan334 = { xor_ln165_z, xor_ln165_6_z, xor_ln165_9_z };
  wire [23:0] fangyuan335;
  assign fangyuan335 = { mux_rem_ln58_z[62:55], add_ln792_z[7:1], mux_v_ln792_z[0], mux_rem_ln58_q[62:55] };
  wire [2:0] fangyuan336;
  assign fangyuan336 = { ctrlOr_ln51_z, ctrlAnd_1_ln794_z, mux_rem_ln58_55_mux_0_sel };
  always @(fangyuan334 or fangyuan335 or fangyuan336) begin
    casez (fangyuan336)
      3'b??1 :
        mux_rem_ln58_55_d_0 = fangyuan335 [7:0] ;
      3'b?1? :
        mux_rem_ln58_55_d_0 = fangyuan335 [15:8] ;
      3'b1?? :
        mux_rem_ln58_55_d_0 = fangyuan335 [23:16] ;
      default:
        mux_rem_ln58_55_d_0 = fangyuan334 ;
    endcase
  end
  wire [37:0] fangyuan337;
  assign fangyuan337 = { memwrite_rbm_visible_unit_ln365_q[139:121], lt_ln792_z, memread_rbm_visible_unit_ln806_z, mult_ln808_z, add_ln792_z[8] };
  wire [1:0] fangyuan338;
  assign fangyuan338 = { memwrite_rbm_visible_unit_ln365_121_mux_0_sel, ctrlAnd_1_ln794_z };
  always @(memwrite_rbm_visible_unit_ln365_z[139:121] or fangyuan337 or fangyuan338) begin
    casez (fangyuan338)
      2'b?1 :
        memwrite_rbm_visible_unit_ln365_121_d_0 = fangyuan337 [18:0] ;
      2'b1? :
        memwrite_rbm_visible_unit_ln365_121_d_0 = fangyuan337 [37:19] ;
      default:
        memwrite_rbm_visible_unit_ln365_121_d_0 = memwrite_rbm_visible_unit_ln365_z[139:121] ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln369_z[312] = _01771_ ? 1'b1 : mux_visible_unit_ln282_z[312];
  assign _01771_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100111000;
  wire [25:0] fangyuan339;
  assign fangyuan339 = { lt_ln766_z, mult_ln781_z, add_ln766_z[8:1], mux_v_ln766_z[0] };
  wire [51:0] fangyuan340;
  assign fangyuan340 = { memwrite_rbm_visible_unit_ln365_q[239:214], memwrite_rbm_visible_unit_ln365_z[239:214] };
  wire [1:0] fangyuan341;
  assign fangyuan341 = { memwrite_rbm_visible_unit_ln365_214_mux_0_sel, ctrlOr_ln51_z };
  always @(fangyuan339 or fangyuan340 or fangyuan341) begin
    casez (fangyuan341)
      2'b?1 :
        memwrite_rbm_visible_unit_ln365_214_d_0 = fangyuan340 [25:0] ;
      2'b1? :
        memwrite_rbm_visible_unit_ln365_214_d_0 = fangyuan340 [51:26] ;
      default:
        memwrite_rbm_visible_unit_ln365_214_d_0 = fangyuan339 ;
    endcase
  end
  wire [17:0] fangyuan342;
  assign fangyuan342 = { mux_rem_ln58_q[20:15], add_ln153_0_z[21:16], mux_rem_ln58_z[20:15] };
  wire [2:0] fangyuan343;
  assign fangyuan343 = { mux_rem_ln58_15_mux_0_sel, ctrlOr_ln59_0_z, ctrlOr_ln51_z };
  always @(mux_h_ln184_z[6:1] or fangyuan342 or fangyuan343) begin
    casez (fangyuan343)
      3'b??1 :
        mux_rem_ln58_15_d_0 = fangyuan342 [5:0] ;
      3'b?1? :
        mux_rem_ln58_15_d_0 = fangyuan342 [11:6] ;
      3'b1?? :
        mux_rem_ln58_15_d_0 = fangyuan342 [17:12] ;
      default:
        mux_rem_ln58_15_d_0 = mux_h_ln184_z[6:1] ;
    endcase
  end
  wire [6:0] fangyuan344;
  assign fangyuan344 = { add_ln184_z[6:1], mux_h_ln184_z[0] };
  wire [20:0] fangyuan345;
  assign fangyuan345 = { mux_rem_ln58_q[26:21], mux_rem_ln58_q[14], add_ln153_0_z[27:22], add_ln153_0_z[15], mux_rem_ln58_z[26:21], mux_rem_ln58_z[14] };
  wire [2:0] fangyuan346;
  assign fangyuan346 = { mux_rem_ln58_14_mux_0_sel, ctrlOr_ln59_0_z, ctrlOr_ln51_z };
  always @(fangyuan344 or fangyuan345 or fangyuan346) begin
    casez (fangyuan346)
      3'b??1 :
        mux_rem_ln58_14_d_0 = fangyuan345 [6:0] ;
      3'b?1? :
        mux_rem_ln58_14_d_0 = fangyuan345 [13:7] ;
      3'b1?? :
        mux_rem_ln58_14_d_0 = fangyuan345 [20:14] ;
      default:
        mux_rem_ln58_14_d_0 = fangyuan344 ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln369_z[308] = _01772_ ? 1'b1 : mux_visible_unit_ln282_z[308];
  assign _01772_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100110100;
  wire [1:0] fangyuan347;
  assign fangyuan347 = { memwrite_rbm_visible_unit_ln365_q[140], ne_ln772_z };
  wire [1:0] fangyuan348;
  assign fangyuan348 = { memwrite_rbm_visible_unit_ln365_140_sel, state_rbm_0_cmos32soi_rbm_train_rbm[12] };
  always @(memwrite_rbm_visible_unit_ln365_z[140] or fangyuan347 or fangyuan348) begin
    casez (fangyuan348)
      2'b?1 :
        memwrite_rbm_visible_unit_ln365_140_d = fangyuan347 [0:0] ;
      2'b1? :
        memwrite_rbm_visible_unit_ln365_140_d = fangyuan347 [1:1] ;
      default:
        memwrite_rbm_visible_unit_ln365_140_d = memwrite_rbm_visible_unit_ln365_z[140] ;
    endcase
  end
  wire [14:0] fangyuan349;
  assign fangyuan349 = { mux_rem_ln58_q[33:31], mux_rbm_0_cmos32soi_sigmoid_ln205_sigmoid_out_v[6:4], mux_rbm_0_cmos32soi_sigmoid_ln205_sigmoid_out_0_mux_0_v[6:4], xor_ln157_0_z[17], xor_ln157_0_z[13:12], mux_rem_ln58_z[33:31] };
  wire [4:0] fangyuan350;
  assign fangyuan350 = { mux_rem_ln58_27_mux_0_sel, ctrlOr_ln62_z, ctrlOr_ln59_z, state_rbm_0_cmos32soi_rbm_train_rbm[52], ctrlOr_ln51_z };
  always @(rbm_0_cmos32soi_sigmoid_ln205_z[6:4] or fangyuan349 or fangyuan350) begin
    casez (fangyuan350)
      5'b????1 :
        mux_rem_ln58_31_d_0 = fangyuan349 [2:0] ;
      5'b???1? :
        mux_rem_ln58_31_d_0 = fangyuan349 [5:3] ;
      5'b??1?? :
        mux_rem_ln58_31_d_0 = fangyuan349 [8:6] ;
      5'b?1??? :
        mux_rem_ln58_31_d_0 = fangyuan349 [11:9] ;
      5'b1???? :
        mux_rem_ln58_31_d_0 = fangyuan349 [14:12] ;
      default:
        mux_rem_ln58_31_d_0 = rbm_0_cmos32soi_sigmoid_ln205_z[6:4] ;
    endcase
  end
  wire [19:0] fangyuan351;
  assign fangyuan351 = { mux_rem_ln58_q[30:27], mux_rbm_0_cmos32soi_sigmoid_ln205_sigmoid_out_v[3:0], mux_rbm_0_cmos32soi_sigmoid_ln205_sigmoid_out_0_mux_0_v[3:0], add_ln153_0_z[31:28], mux_rem_ln58_z[30:27] };
  wire [4:0] fangyuan352;
  assign fangyuan352 = { mux_rem_ln58_27_mux_0_sel, ctrlOr_ln62_z, ctrlOr_ln59_z, ctrlOr_ln59_0_z, ctrlOr_ln51_z };
  always @(rbm_0_cmos32soi_sigmoid_ln205_z[3:0] or fangyuan351 or fangyuan352) begin
    casez (fangyuan352)
      5'b????1 :
        mux_rem_ln58_27_d_0 = fangyuan351 [3:0] ;
      5'b???1? :
        mux_rem_ln58_27_d_0 = fangyuan351 [7:4] ;
      5'b??1?? :
        mux_rem_ln58_27_d_0 = fangyuan351 [11:8] ;
      5'b?1??? :
        mux_rem_ln58_27_d_0 = fangyuan351 [15:12] ;
      5'b1???? :
        mux_rem_ln58_27_d_0 = fangyuan351 [19:16] ;
      default:
        mux_rem_ln58_27_d_0 = rbm_0_cmos32soi_sigmoid_ln205_z[3:0] ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln369_z[304] = _01773_ ? 1'b1 : mux_visible_unit_ln282_z[304];
  assign _01773_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100110000;
  wire [8:0] fangyuan353;
  assign fangyuan353 = { mux_mti_ln59_0_q[0], mux_kk_ln86_z[0], mux_kk_ln111_z[0], mux_mti_ln59_z[0], mux_mti_ln67_0_z[0], mux_kk_ln86_0_z[0], mux_kk_ln111_0_z[0], mux_mti_ln59_0_z[0], add_ln51_z[1] };
  wire [8:0] fangyuan354;
  assign fangyuan354 = { mux_mti_ln59_0_0_sel, ctrlOr_ln86_z, ctrlOr_ln111_z, ctrlOr_ln59_z, ctrlOr_ln67_0_z, ctrlOr_ln86_0_z, ctrlOr_ln111_0_z, ctrlOr_ln59_0_z, ctrlOr_ln51_z };
  always @(mux_mti_ln67_z[0] or fangyuan353 or fangyuan354) begin
    casez (fangyuan354)
      9'b????????1 :
        mux_mti_ln59_0_0_d = fangyuan353 [0:0] ;
      9'b???????1? :
        mux_mti_ln59_0_0_d = fangyuan353 [1:1] ;
      9'b??????1?? :
        mux_mti_ln59_0_0_d = fangyuan353 [2:2] ;
      9'b?????1??? :
        mux_mti_ln59_0_0_d = fangyuan353 [3:3] ;
      9'b????1???? :
        mux_mti_ln59_0_0_d = fangyuan353 [4:4] ;
      9'b???1????? :
        mux_mti_ln59_0_0_d = fangyuan353 [5:5] ;
      9'b??1?????? :
        mux_mti_ln59_0_0_d = fangyuan353 [6:6] ;
      9'b?1??????? :
        mux_mti_ln59_0_0_d = fangyuan353 [7:7] ;
      9'b1???????? :
        mux_mti_ln59_0_0_d = fangyuan353 [8:8] ;
      default:
        mux_mti_ln59_0_0_d = mux_mti_ln67_z[0] ;
    endcase
  end
  wire [61:0] fangyuan355;
  assign fangyuan355 = { memwrite_rbm_visible_unit_ln365_q[213:183], memwrite_rbm_visible_unit_ln365_z[213:183] };
  wire [1:0] fangyuan356;
  assign fangyuan356 = { memwrite_rbm_visible_unit_ln365_183_mux_0_sel, ctrlOr_ln51_z };
  always @(add_ln153_z[31:1] or fangyuan355 or fangyuan356) begin
    casez (fangyuan356)
      2'b?1 :
        memwrite_rbm_visible_unit_ln365_183_d_0 = fangyuan355 [30:0] ;
      2'b1? :
        memwrite_rbm_visible_unit_ln365_183_d_0 = fangyuan355 [61:31] ;
      default:
        memwrite_rbm_visible_unit_ln365_183_d_0 = add_ln153_z[31:1] ;
    endcase
  end
  wire [48:0] fangyuan357;
  assign fangyuan357 = { add_ln282_z[8:1], mux_pow2_ln282_z[159:119] };
  wire [97:0] fangyuan358;
  assign fangyuan358 = { add_ln282_1_q, memwrite_pow2_ln351_q[159:119], add_ln282_1_q, memwrite_pow2_ln351_z[159:119] };
  wire [1:0] fangyuan359;
  assign fangyuan359 = { _00182_, state_rbm_0_cmos32soi_rbm_train_rbm[28] };
  always @(fangyuan357 or fangyuan358 or fangyuan359) begin
    casez (fangyuan359)
      2'b?1 :
        memwrite_pow2_ln351_119_d_0 = fangyuan358 [48:0] ;
      2'b1? :
        memwrite_pow2_ln351_119_d_0 = fangyuan358 [97:49] ;
      default:
        memwrite_pow2_ln351_119_d_0 = fangyuan357 ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln369_z[300] = _01774_ ? 1'b1 : mux_visible_unit_ln282_z[300];
  assign _01774_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100101100;
  wire [63:0] fangyuan360;
  assign fangyuan360 = { mux_pow2_ln282_z[54:0], mux_v_ln282_z };
  wire [127:0] fangyuan361;
  assign fangyuan361 = { memwrite_pow2_ln351_q[54:0], mux_v_ln282_q, memwrite_pow2_ln351_z[54:0], mux_v_ln282_q };
  wire [1:0] fangyuan362;
  assign fangyuan362 = { _00182_, state_rbm_0_cmos32soi_rbm_train_rbm[28] };
  always @(fangyuan360 or fangyuan361 or fangyuan362) begin
    casez (fangyuan362)
      2'b?1 :
        mux_v_ln282_d = fangyuan361 [63:0] ;
      2'b1? :
        mux_v_ln282_d = fangyuan361 [127:64] ;
      default:
        mux_v_ln282_d = fangyuan360 ;
    endcase
  end
  wire [127:0] fangyuan363;
  assign fangyuan363 = { memwrite_pow2_ln351_q[118:55], memwrite_pow2_ln351_z[118:55] };
  wire [1:0] fangyuan364;
  assign fangyuan364 = { _00182_, state_rbm_0_cmos32soi_rbm_train_rbm[28] };
  always @(mux_pow2_ln282_z[118:55] or fangyuan363 or fangyuan364) begin
    casez (fangyuan364)
      2'b?1 :
        memwrite_pow2_ln351_55_d_0 = fangyuan363 [63:0] ;
      2'b1? :
        memwrite_pow2_ln351_55_d_0 = fangyuan363 [127:64] ;
      default:
        memwrite_pow2_ln351_55_d_0 = mux_pow2_ln282_z[118:55] ;
    endcase
  end
  wire [2:0] fangyuan365;
  assign fangyuan365 = { memwrite_rbm_visible_unit_ln365_q[42], mux_j_ln316_z[0], memwrite_rbm_visible_unit_ln365_z[42] };
  wire [2:0] fangyuan366;
  assign fangyuan366 = { memwrite_rbm_visible_unit_ln365_42_sel, ctrlOr_ln316_z, ctrlOr_ln51_z };
  always @(mux_j_ln290_z[0] or fangyuan365 or fangyuan366) begin
    casez (fangyuan366)
      3'b??1 :
        memwrite_rbm_visible_unit_ln365_42_d = fangyuan365 [0:0] ;
      3'b?1? :
        memwrite_rbm_visible_unit_ln365_42_d = fangyuan365 [1:1] ;
      3'b1?? :
        memwrite_rbm_visible_unit_ln365_42_d = fangyuan365 [2:2] ;
      default:
        memwrite_rbm_visible_unit_ln365_42_d = mux_j_ln290_z[0] ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln369_z[296] = _01775_ ? 1'b1 : mux_visible_unit_ln282_z[296];
  assign _01775_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100101000;
  wire [16:0] fangyuan367;
  assign fangyuan367 = { lt_ln290_z, add_ln290_z[2:1], mux_max_ln290_z[15:2] };
  wire [50:0] fangyuan368;
  assign fangyuan368 = { memwrite_rbm_visible_unit_ln365_q[79], memwrite_rbm_visible_unit_ln365_q[62:47], memwrite_rbm_visible_unit_ln365_q[79], memwrite_rbm_visible_unit_ln365_q[62:61], mux_max_ln310_z[15:2], memwrite_rbm_visible_unit_ln365_z[79], memwrite_rbm_visible_unit_ln365_z[62:47] };
  wire [2:0] fangyuan369;
  assign fangyuan369 = { memwrite_rbm_visible_unit_ln365_47_mux_0_sel, ctrlAnd_0_ln296_z, ctrlOr_ln51_z };
  always @(fangyuan367 or fangyuan368 or fangyuan369) begin
    casez (fangyuan369)
      3'b??1 :
        memwrite_rbm_visible_unit_ln365_47_d_0 = fangyuan368 [16:0] ;
      3'b?1? :
        memwrite_rbm_visible_unit_ln365_47_d_0 = fangyuan368 [33:17] ;
      3'b1?? :
        memwrite_rbm_visible_unit_ln365_47_d_0 = fangyuan368 [50:34] ;
      default:
        memwrite_rbm_visible_unit_ln365_47_d_0 = fangyuan367 ;
    endcase
  end
  wire [31:0] fangyuan370;
  assign fangyuan370 = { memwrite_rbm_visible_unit_ln365_q[78:63], memwrite_rbm_visible_unit_ln365_z[78:63] };
  wire [1:0] fangyuan371;
  assign fangyuan371 = { memwrite_rbm_visible_unit_ln365_47_mux_0_sel, ctrlOr_ln51_z };
  always @(mult_ln300_z or fangyuan370 or fangyuan371) begin
    casez (fangyuan371)
      2'b?1 :
        memwrite_rbm_visible_unit_ln365_63_d_0 = fangyuan370 [15:0] ;
      2'b1? :
        memwrite_rbm_visible_unit_ln365_63_d_0 = fangyuan370 [31:16] ;
      default:
        memwrite_rbm_visible_unit_ln365_63_d_0 = mult_ln300_z ;
    endcase
  end
  wire [5:0] fangyuan372;
  assign fangyuan372 = { memwrite_rbm_visible_unit_ln365_q[46:45], mux_max_ln310_z[1:0], memwrite_rbm_visible_unit_ln365_z[46:45] };
  wire [2:0] fangyuan373;
  assign fangyuan373 = { memwrite_rbm_visible_unit_ln365_45_mux_0_sel, ctrlAnd_0_ln296_z, ctrlOr_ln51_z };
  always @(mux_max_ln290_z[1:0] or fangyuan372 or fangyuan373) begin
    casez (fangyuan373)
      3'b??1 :
        memwrite_rbm_visible_unit_ln365_45_d_0 = fangyuan372 [1:0] ;
      3'b?1? :
        memwrite_rbm_visible_unit_ln365_45_d_0 = fangyuan372 [3:2] ;
      3'b1?? :
        memwrite_rbm_visible_unit_ln365_45_d_0 = fangyuan372 [5:4] ;
      default:
        memwrite_rbm_visible_unit_ln365_45_d_0 = mux_max_ln290_z[1:0] ;
    endcase
  end
  wire [5:0] fangyuan374;
  assign fangyuan374 = { memwrite_rbm_visible_unit_ln365_q[44:43], mux_j_ln316_z[2:1], memwrite_rbm_visible_unit_ln365_z[44:43] };
  wire [2:0] fangyuan375;
  assign fangyuan375 = { memwrite_rbm_visible_unit_ln365_43_mux_0_sel, ctrlOr_ln316_z, ctrlOr_ln51_z };
  always @(mux_j_ln290_z[2:1] or fangyuan374 or fangyuan375) begin
    casez (fangyuan375)
      3'b??1 :
        memwrite_rbm_visible_unit_ln365_43_d_0 = fangyuan374 [1:0] ;
      3'b?1? :
        memwrite_rbm_visible_unit_ln365_43_d_0 = fangyuan374 [3:2] ;
      3'b1?? :
        memwrite_rbm_visible_unit_ln365_43_d_0 = fangyuan374 [5:4] ;
      default:
        memwrite_rbm_visible_unit_ln365_43_d_0 = mux_j_ln290_z[2:1] ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln369_z[292] = _01776_ ? 1'b1 : mux_visible_unit_ln282_z[292];
  assign _01776_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100100100;
  wire [4:0] fangyuan376;
  assign fangyuan376 = { memwrite_rbm_visible_unit_ln365_q[96], mux_h_ln294_z[0], memwrite_rbm_visible_unit_ln365_z[96], mux_h_ln799_z[0], mux_mux_h_ln799_Z_0_v };
  wire [4:0] fangyuan377;
  assign fangyuan377 = { memwrite_rbm_visible_unit_ln365_96_sel, ctrlAnd_1_ln296_z, ctrlOr_ln51_z, ctrlAnd_0_ln803_z, ctrlOr_ln803_z };
  always @(mux_h_ln775_z[0] or fangyuan376 or fangyuan377) begin
    casez (fangyuan377)
      5'b????1 :
        memwrite_rbm_visible_unit_ln365_96_d = fangyuan376 [0:0] ;
      5'b???1? :
        memwrite_rbm_visible_unit_ln365_96_d = fangyuan376 [1:1] ;
      5'b??1?? :
        memwrite_rbm_visible_unit_ln365_96_d = fangyuan376 [2:2] ;
      5'b?1??? :
        memwrite_rbm_visible_unit_ln365_96_d = fangyuan376 [3:3] ;
      5'b1???? :
        memwrite_rbm_visible_unit_ln365_96_d = fangyuan376 [4:4] ;
      default:
        memwrite_rbm_visible_unit_ln365_96_d = mux_h_ln775_z[0] ;
    endcase
  end
  wire [20:0] fangyuan378;
  assign fangyuan378 = { memwrite_rbm_visible_unit_ln365_q[147:141], lt_ln799_z, add_ln799_z[6:1], mux_lt_ln799_Z_0_v, mux_add_ln799_Z_1_v_0 };
  wire [2:0] fangyuan379;
  assign fangyuan379 = { memwrite_rbm_visible_unit_ln365_141_mux_0_sel, ctrlAnd_0_ln803_z, ctrlOr_ln803_z };
  always @(memwrite_rbm_visible_unit_ln365_z[147:141] or fangyuan378 or fangyuan379) begin
    casez (fangyuan379)
      3'b??1 :
        memwrite_rbm_visible_unit_ln365_141_d_0 = fangyuan378 [6:0] ;
      3'b?1? :
        memwrite_rbm_visible_unit_ln365_141_d_0 = fangyuan378 [13:7] ;
      3'b1?? :
        memwrite_rbm_visible_unit_ln365_141_d_0 = fangyuan378 [20:14] ;
      default:
        memwrite_rbm_visible_unit_ln365_141_d_0 = memwrite_rbm_visible_unit_ln365_z[147:141] ;
    endcase
  end
  wire [41:0] fangyuan380;
  assign fangyuan380 = { add_ln200_z[6:1], memwrite_rbm_visible_unit_ln365_q[109:104], mux_h_ln294_z[6:1], add_ln300_0_z[6:1], memwrite_rbm_visible_unit_ln365_z[109:104], add_ln811_z[6:1], mux_add_ln811_Z_v[6:1] };
  wire [6:0] fangyuan381;
  assign fangyuan381 = { ctrlAnd_1_ln193_z, memwrite_rbm_visible_unit_ln365_103_mux_0_sel, ctrlAnd_1_ln296_z, state_rbm_0_cmos32soi_rbm_train_rbm[56], ctrlOr_ln51_z, ctrlAnd_0_ln803_z, ctrlOr_ln803_z };
  always @(add_ln715_1_z[6:1] or fangyuan380 or fangyuan381) begin
    casez (fangyuan381)
      7'b??????1 :
        memwrite_rbm_visible_unit_ln365_104_d_0 = fangyuan380 [5:0] ;
      7'b?????1? :
        memwrite_rbm_visible_unit_ln365_104_d_0 = fangyuan380 [11:6] ;
      7'b????1?? :
        memwrite_rbm_visible_unit_ln365_104_d_0 = fangyuan380 [17:12] ;
      7'b???1??? :
        memwrite_rbm_visible_unit_ln365_104_d_0 = fangyuan380 [23:18] ;
      7'b??1???? :
        memwrite_rbm_visible_unit_ln365_104_d_0 = fangyuan380 [29:24] ;
      7'b?1????? :
        memwrite_rbm_visible_unit_ln365_104_d_0 = fangyuan380 [35:30] ;
      7'b1?????? :
        memwrite_rbm_visible_unit_ln365_104_d_0 = fangyuan380 [41:36] ;
      default:
        memwrite_rbm_visible_unit_ln365_104_d_0 = add_ln715_1_z[6:1] ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln369_z[288] = _01777_ ? 1'b1 : mux_visible_unit_ln282_z[288];
  assign _01777_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100100000;
  wire [9:0] fangyuan382;
  assign fangyuan382 = { add_ln715_1_z[15:7], add_ln715_1_z[0] };
  wire [59:0] fangyuan383;
  assign fangyuan383 = { add_ln200_z[15:7], add_ln200_z[0], memwrite_rbm_visible_unit_ln365_q[118:110], memwrite_rbm_visible_unit_ln365_q[103], add_ln300_0_z[15:7], add_ln300_0_z[0], memwrite_rbm_visible_unit_ln365_z[118:110], memwrite_rbm_visible_unit_ln365_z[103], add_ln811_z[15:7], add_ln811_z[0], mux_add_ln811_Z_v[15:7], mux_add_ln811_Z_v[0] };
  wire [5:0] fangyuan384;
  assign fangyuan384 = { ctrlAnd_1_ln193_z, memwrite_rbm_visible_unit_ln365_103_mux_0_sel, state_rbm_0_cmos32soi_rbm_train_rbm[56], ctrlOr_ln51_z, ctrlAnd_0_ln803_z, ctrlOr_ln803_z };
  always @(fangyuan382 or fangyuan383 or fangyuan384) begin
    casez (fangyuan384)
      6'b?????1 :
        memwrite_rbm_visible_unit_ln365_103_d_0 = fangyuan383 [9:0] ;
      6'b????1? :
        memwrite_rbm_visible_unit_ln365_103_d_0 = fangyuan383 [19:10] ;
      6'b???1?? :
        memwrite_rbm_visible_unit_ln365_103_d_0 = fangyuan383 [29:20] ;
      6'b??1??? :
        memwrite_rbm_visible_unit_ln365_103_d_0 = fangyuan383 [39:30] ;
      6'b?1???? :
        memwrite_rbm_visible_unit_ln365_103_d_0 = fangyuan383 [49:40] ;
      6'b1????? :
        memwrite_rbm_visible_unit_ln365_103_d_0 = fangyuan383 [59:50] ;
      default:
        memwrite_rbm_visible_unit_ln365_103_d_0 = fangyuan382 ;
    endcase
  end
  wire [19:0] fangyuan385;
  assign fangyuan385 = { memwrite_rbm_visible_unit_ln365_q[3:0], add_ln117_z[7:4], add_ln92_0_z[7:4], add_ln117_0_z[7:4], memwrite_rbm_visible_unit_ln365_z[3:0] };
  wire [4:0] fangyuan386;
  assign fangyuan386 = { memwrite_rbm_visible_unit_ln365_sel, ctrlOr_ln111_z, ctrlOr_ln86_0_z, ctrlOr_ln111_0_z, ctrlOr_ln51_z };
  always @(add_ln92_z[7:4] or fangyuan385 or fangyuan386) begin
    casez (fangyuan386)
      5'b????1 :
        memwrite_rbm_visible_unit_ln365_d = fangyuan385 [3:0] ;
      5'b???1? :
        memwrite_rbm_visible_unit_ln365_d = fangyuan385 [7:4] ;
      5'b??1?? :
        memwrite_rbm_visible_unit_ln365_d = fangyuan385 [11:8] ;
      5'b?1??? :
        memwrite_rbm_visible_unit_ln365_d = fangyuan385 [15:12] ;
      5'b1???? :
        memwrite_rbm_visible_unit_ln365_d = fangyuan385 [19:16] ;
      default:
        memwrite_rbm_visible_unit_ln365_d = add_ln92_z[7:4] ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln369_z[284] = _01778_ ? 1'b1 : mux_visible_unit_ln282_z[284];
  assign _01778_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100011100;
  wire [11:0] fangyuan387;
  assign fangyuan387 = { memwrite_rbm_visible_unit_ln365_q[102:97], memwrite_rbm_visible_unit_ln365_z[102:97] };
  wire [1:0] fangyuan388;
  assign fangyuan388 = { memwrite_rbm_visible_unit_ln365_97_mux_0_sel, ctrlOr_ln51_z };
  always @(add_ln294_z[6:1] or fangyuan387 or fangyuan388) begin
    casez (fangyuan388)
      2'b?1 :
        memwrite_rbm_visible_unit_ln365_97_d_0 = fangyuan387 [5:0] ;
      2'b1? :
        memwrite_rbm_visible_unit_ln365_97_d_0 = fangyuan387 [11:6] ;
      default:
        memwrite_rbm_visible_unit_ln365_97_d_0 = add_ln294_z[6:1] ;
    endcase
  end
  wire [63:0] fangyuan389;
  assign fangyuan389 = { memwrite_rbm_visible_unit_ln365_q[95:80], mux_sum_ln302_z, sub_ln196_0_0_z, memwrite_rbm_visible_unit_ln365_z[95:80] };
  wire [3:0] fangyuan390;
  assign fangyuan390 = { memwrite_rbm_visible_unit_ln365_80_mux_0_sel, state_rbm_0_cmos32soi_rbm_train_rbm[58], state_rbm_0_cmos32soi_rbm_train_rbm[24], ctrlOr_ln51_z };
  always @(mux_sum_ln294_z or fangyuan389 or fangyuan390) begin
    casez (fangyuan390)
      4'b???1 :
        memwrite_rbm_visible_unit_ln365_80_d_0 = fangyuan389 [15:0] ;
      4'b??1? :
        memwrite_rbm_visible_unit_ln365_80_d_0 = fangyuan389 [31:16] ;
      4'b?1?? :
        memwrite_rbm_visible_unit_ln365_80_d_0 = fangyuan389 [47:32] ;
      4'b1??? :
        memwrite_rbm_visible_unit_ln365_80_d_0 = fangyuan389 [63:48] ;
      default:
        memwrite_rbm_visible_unit_ln365_80_d_0 = mux_sum_ln294_z ;
    endcase
  end
  wire [3:0] fangyuan391;
  assign fangyuan391 = { lt_ln328_z, add_ln328_z[2:1], mux_j_ln328_z[0] };
  wire [7:0] fangyuan392;
  assign fangyuan392 = { memwrite_rbm_visible_unit_ln365_q[9:6], memwrite_rbm_visible_unit_ln365_z[9:6] };
  wire [1:0] fangyuan393;
  assign fangyuan393 = { memwrite_rbm_visible_unit_ln365_6_mux_0_sel, ctrlOr_ln51_z };
  always @(fangyuan391 or fangyuan392 or fangyuan393) begin
    casez (fangyuan393)
      2'b?1 :
        memwrite_rbm_visible_unit_ln365_6_d_0 = fangyuan392 [3:0] ;
      2'b1? :
        memwrite_rbm_visible_unit_ln365_6_d_0 = fangyuan392 [7:4] ;
      default:
        memwrite_rbm_visible_unit_ln365_6_d_0 = fangyuan391 ;
    endcase
  end
  wire [5:0] fangyuan394;
  assign fangyuan394 = { memwrite_rbm_visible_unit_ln365_q[5:4], add_ln117_0_z[9:8], memwrite_rbm_visible_unit_ln365_z[5:4] };
  wire [2:0] fangyuan395;
  assign fangyuan395 = { memwrite_rbm_visible_unit_ln365_4_mux_0_sel, ctrlOr_ln111_0_z, ctrlOr_ln51_z };
  always @(add_ln117_z[9:8] or fangyuan394 or fangyuan395) begin
    casez (fangyuan395)
      3'b??1 :
        memwrite_rbm_visible_unit_ln365_4_d_0 = fangyuan394 [1:0] ;
      3'b?1? :
        memwrite_rbm_visible_unit_ln365_4_d_0 = fangyuan394 [3:2] ;
      3'b1?? :
        memwrite_rbm_visible_unit_ln365_4_d_0 = fangyuan394 [5:4] ;
      default:
        memwrite_rbm_visible_unit_ln365_4_d_0 = add_ln117_z[9:8] ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln369_z[280] = _01779_ ? 1'b1 : mux_visible_unit_ln282_z[280];
  assign _01779_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100011000;
  assign memwrite_rbm_visible_unit_ln365_495_d_0 = ctrlAnd_1_ln51_z ? memwrite_rbm_visible_unit_ln365_q[500:495] : memwrite_rbm_visible_unit_ln365_z[500:495];
  assign memwrite_rbm_visible_unit_ln365_431_d_0 = ctrlAnd_1_ln51_z ? memwrite_rbm_visible_unit_ln365_q[494:431] : memwrite_rbm_visible_unit_ln365_z[494:431];
  assign memwrite_rbm_visible_unit_ln365_367_d_0 = ctrlAnd_1_ln51_z ? memwrite_rbm_visible_unit_ln365_q[430:367] : memwrite_rbm_visible_unit_ln365_z[430:367];
  assign memwrite_rbm_visible_unit_ln365_303_d_0 = ctrlAnd_1_ln51_z ? memwrite_rbm_visible_unit_ln365_q[366:303] : memwrite_rbm_visible_unit_ln365_z[366:303];
  wire [8:0] fangyuan396;
  assign fangyuan396 = { lt_ln711_z, add_ln711_z[6:1], eq_ln713_z, mux_h_ln711_z[0] };
  wire [17:0] fangyuan397;
  assign fangyuan397 = { memwrite_rbm_visible_unit_ln365_z[302:294], memwrite_rbm_visible_unit_ln365_q[302:294] };
  wire [1:0] fangyuan398;
  assign fangyuan398 = { ctrlOr_ln51_z, ctrlAnd_1_ln51_z };
  always @(fangyuan396 or fangyuan397 or fangyuan398) begin
    casez (fangyuan398)
      2'b?1 :
        memwrite_rbm_visible_unit_ln365_294_d_0 = fangyuan397 [8:0] ;
      2'b1? :
        memwrite_rbm_visible_unit_ln365_294_d_0 = fangyuan397 [17:9] ;
      default:
        memwrite_rbm_visible_unit_ln365_294_d_0 = fangyuan396 ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln369_z[276] = _01780_ ? 1'b1 : mux_visible_unit_ln282_z[276];
  assign _01780_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100010100;
  wire [25:0] fangyuan399;
  assign fangyuan399 = { lt_ln706_z, mult_ln715_1_z, add_ln706_z[8:1], mux_v_ln706_z[0] };
  wire [51:0] fangyuan400;
  assign fangyuan400 = { memwrite_rbm_visible_unit_ln365_q[293:268], memwrite_rbm_visible_unit_ln365_z[293:268] };
  wire [1:0] fangyuan401;
  assign fangyuan401 = { memwrite_rbm_visible_unit_ln365_268_mux_0_sel, ctrlOr_ln51_z };
  always @(fangyuan399 or fangyuan400 or fangyuan401) begin
    casez (fangyuan401)
      2'b?1 :
        memwrite_rbm_visible_unit_ln365_268_d_0 = fangyuan400 [25:0] ;
      2'b1? :
        memwrite_rbm_visible_unit_ln365_268_d_0 = fangyuan400 [51:26] ;
      default:
        memwrite_rbm_visible_unit_ln365_268_d_0 = fangyuan399 ;
    endcase
  end
  wire [1:0] fangyuan402;
  assign fangyuan402 = { memwrite_rbm_visible_unit_ln365_z[266], memwrite_rbm_visible_unit_ln365_q[266] };
  wire [1:0] fangyuan403;
  assign fangyuan403 = { ctrlOr_ln51_z, ctrlAnd_1_ln51_z };
  always @(ne_ln772_z or fangyuan402 or fangyuan403) begin
    casez (fangyuan403)
      2'b?1 :
        memwrite_rbm_visible_unit_ln365_266_d = fangyuan402 [0:0] ;
      2'b1? :
        memwrite_rbm_visible_unit_ln365_266_d = fangyuan402 [1:1] ;
      default:
        memwrite_rbm_visible_unit_ln365_266_d = ne_ln772_z ;
    endcase
  end
  wire [1:0] fangyuan404;
  assign fangyuan404 = { memwrite_rbm_visible_unit_ln365_z[265], memwrite_rbm_visible_unit_ln365_q[265] };
  wire [1:0] fangyuan405;
  assign fangyuan405 = { ctrlOr_ln51_z, ctrlAnd_1_ln51_z };
  always @(lt_ln786_z or fangyuan404 or fangyuan405) begin
    casez (fangyuan405)
      2'b?1 :
        memwrite_rbm_visible_unit_ln365_265_d = fangyuan404 [0:0] ;
      2'b1? :
        memwrite_rbm_visible_unit_ln365_265_d = fangyuan404 [1:1] ;
      default:
        memwrite_rbm_visible_unit_ln365_265_d = lt_ln786_z ;
    endcase
  end
  wire [1:0] fangyuan406;
  assign fangyuan406 = { memwrite_rbm_visible_unit_ln365_z[264], memwrite_rbm_visible_unit_ln365_q[264] };
  wire [1:0] fangyuan407;
  assign fangyuan407 = { ctrlOr_ln51_z, ctrlAnd_1_ln51_z };
  always @(ternaryMux_ln781_0_z or fangyuan406 or fangyuan407) begin
    casez (fangyuan407)
      2'b?1 :
        memwrite_rbm_visible_unit_ln365_264_d = fangyuan406 [0:0] ;
      2'b1? :
        memwrite_rbm_visible_unit_ln365_264_d = fangyuan406 [1:1] ;
      default:
        memwrite_rbm_visible_unit_ln365_264_d = ternaryMux_ln781_0_z ;
    endcase
  end
  wire [22:0] fangyuan408;
  assign fangyuan408 = { lt_ln775_z, add_ln781_z, add_ln775_z[6:1] };
  wire [45:0] fangyuan409;
  assign fangyuan409 = { memwrite_rbm_visible_unit_ln365_q[263:241], memwrite_rbm_visible_unit_ln365_z[263:241] };
  wire [1:0] fangyuan410;
  assign fangyuan410 = { memwrite_rbm_visible_unit_ln365_241_mux_0_sel, ctrlOr_ln51_z };
  always @(fangyuan408 or fangyuan409 or fangyuan410) begin
    casez (fangyuan410)
      2'b?1 :
        memwrite_rbm_visible_unit_ln365_241_d_0 = fangyuan409 [22:0] ;
      2'b1? :
        memwrite_rbm_visible_unit_ln365_241_d_0 = fangyuan409 [45:23] ;
      default:
        memwrite_rbm_visible_unit_ln365_241_d_0 = fangyuan408 ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln369_z[272] = _01781_ ? 1'b1 : mux_visible_unit_ln282_z[272];
  assign _01781_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100010000;
  wire [1:0] fangyuan411;
  assign fangyuan411 = { memwrite_rbm_visible_unit_ln365_q[240], memwrite_rbm_visible_unit_ln365_z[240] };
  wire [1:0] fangyuan412;
  assign fangyuan412 = { memwrite_rbm_visible_unit_ln365_240_sel, ctrlOr_ln51_z };
  always @(unary_or_ln781_z or fangyuan411 or fangyuan412) begin
    casez (fangyuan412)
      2'b?1 :
        memwrite_rbm_visible_unit_ln365_240_d = fangyuan411 [0:0] ;
      2'b1? :
        memwrite_rbm_visible_unit_ln365_240_d = fangyuan411 [1:1] ;
      default:
        memwrite_rbm_visible_unit_ln365_240_d = unary_or_ln781_z ;
    endcase
  end
  wire [1:0] fangyuan413;
  assign fangyuan413 = { memwrite_rbm_visible_unit_ln365_q[182], ternaryMux_ln808_0_z };
  wire [1:0] fangyuan414;
  assign fangyuan414 = { ctrlAnd_1_ln51_z, state_rbm_0_cmos32soi_rbm_train_rbm[14] };
  always @(memwrite_rbm_visible_unit_ln365_z[182] or fangyuan413 or fangyuan414) begin
    casez (fangyuan414)
      2'b?1 :
        memwrite_rbm_visible_unit_ln365_182_d = fangyuan413 [0:0] ;
      2'b1? :
        memwrite_rbm_visible_unit_ln365_182_d = fangyuan413 [1:1] ;
      default:
        memwrite_rbm_visible_unit_ln365_182_d = memwrite_rbm_visible_unit_ln365_z[182] ;
    endcase
  end
  wire [1:0] fangyuan415;
  assign fangyuan415 = { memwrite_rbm_visible_unit_ln365_z[181], memwrite_rbm_visible_unit_ln365_q[181] };
  wire [1:0] fangyuan416;
  assign fangyuan416 = { ctrlOr_ln51_z, ctrlAnd_1_ln51_z };
  always @(eq_ln198_z or fangyuan415 or fangyuan416) begin
    casez (fangyuan416)
      2'b?1 :
        memwrite_rbm_visible_unit_ln365_181_d = fangyuan415 [0:0] ;
      2'b1? :
        memwrite_rbm_visible_unit_ln365_181_d = fangyuan415 [1:1] ;
      default:
        memwrite_rbm_visible_unit_ln365_181_d = eq_ln198_z ;
    endcase
  end
  wire [24:0] fangyuan417;
  assign fangyuan417 = { add_ln191_z[8:1], mux_v_ln191_z[0], mux_sum_ln191_z };
  wire [49:0] fangyuan418;
  assign fangyuan418 = { memwrite_rbm_visible_unit_ln365_q[180:156], memwrite_rbm_visible_unit_ln365_z[180:156] };
  wire [1:0] fangyuan419;
  assign fangyuan419 = { memwrite_rbm_visible_unit_ln365_156_mux_0_sel, ctrlOr_ln51_z };
  always @(fangyuan417 or fangyuan418 or fangyuan419) begin
    casez (fangyuan419)
      2'b?1 :
        memwrite_rbm_visible_unit_ln365_156_d_0 = fangyuan418 [24:0] ;
      2'b1? :
        memwrite_rbm_visible_unit_ln365_156_d_0 = fangyuan418 [49:25] ;
      default:
        memwrite_rbm_visible_unit_ln365_156_d_0 = fangyuan417 ;
    endcase
  end
  wire [15:0] fangyuan420;
  assign fangyuan420 = { memwrite_rbm_visible_unit_ln365_q[155:148], mux_de_ln817_z };
  wire [1:0] fangyuan421;
  assign fangyuan421 = { ctrlAnd_1_ln51_z, state_rbm_0_cmos32soi_rbm_train_rbm[17] };
  always @(memwrite_rbm_visible_unit_ln365_z[155:148] or fangyuan420 or fangyuan421) begin
    casez (fangyuan421)
      2'b?1 :
        memwrite_rbm_visible_unit_ln365_148_d_0 = fangyuan420 [7:0] ;
      2'b1? :
        memwrite_rbm_visible_unit_ln365_148_d_0 = fangyuan420 [15:8] ;
      default:
        memwrite_rbm_visible_unit_ln365_148_d_0 = memwrite_rbm_visible_unit_ln365_z[155:148] ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln369_z[268] = _01782_ ? 1'b1 : mux_visible_unit_ln282_z[268];
  assign _01782_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100001100;
  wire [3:0] fangyuan422;
  assign fangyuan422 = { memwrite_rbm_visible_unit_ln365_z[120:119], memwrite_rbm_visible_unit_ln365_q[120:119] };
  wire [1:0] fangyuan423;
  assign fangyuan423 = { ctrlOr_ln51_z, ctrlAnd_1_ln51_z };
  always @(mux_j_ln328_z[2:1] or fangyuan422 or fangyuan423) begin
    casez (fangyuan423)
      2'b?1 :
        memwrite_rbm_visible_unit_ln365_119_d_0 = fangyuan422 [1:0] ;
      2'b1? :
        memwrite_rbm_visible_unit_ln365_119_d_0 = fangyuan422 [3:2] ;
      default:
        memwrite_rbm_visible_unit_ln365_119_d_0 = mux_j_ln328_z[2:1] ;
    endcase
  end
  wire [63:0] fangyuan424;
  assign fangyuan424 = { memwrite_rbm_visible_unit_ln365_z[41:10], memwrite_rbm_visible_unit_ln365_q[41:10] };
  wire [1:0] fangyuan425;
  assign fangyuan425 = { ctrlOr_ln51_z, ctrlAnd_1_ln51_z };
  always @(mux_dp_ln345_z or fangyuan424 or fangyuan425) begin
    casez (fangyuan425)
      2'b?1 :
        memwrite_rbm_visible_unit_ln365_10_d_0 = fangyuan424 [31:0] ;
      2'b1? :
        memwrite_rbm_visible_unit_ln365_10_d_0 = fangyuan424 [63:32] ;
      default:
        memwrite_rbm_visible_unit_ln365_10_d_0 = mux_dp_ln345_z ;
    endcase
  end
  wire [1:0] fangyuan426;
  assign fangyuan426 = { sub_ln196_0_1_q, mux_i_ln51_z[0] };
  wire [1:0] fangyuan427;
  assign fangyuan427 = { sub_ln196_0_1_sel, ctrlOr_ln51_z };
  always @(sub_ln196_0_z[1] or fangyuan426 or fangyuan427) begin
    casez (fangyuan427)
      2'b?1 :
        sub_ln196_0_1_d = fangyuan426 [0:0] ;
      2'b1? :
        sub_ln196_0_1_d = fangyuan426 [1:1] ;
      default:
        sub_ln196_0_1_d = sub_ln196_0_z[1] ;
    endcase
  end
  wire [32:0] fangyuan428;
  assign fangyuan428 = { mux_rem_ln58_q[10:0], add_ln153_0_z[11:1], mux_rem_ln58_z[10:0] };
  wire [2:0] fangyuan429;
  assign fangyuan429 = { sub_ln196_0_1_sel, ctrlOr_ln59_0_z, ctrlOr_ln51_z };
  always @(sub_ln196_0_z[14:4] or fangyuan428 or fangyuan429) begin
    casez (fangyuan429)
      3'b??1 :
        mux_rem_ln58_d = fangyuan428 [10:0] ;
      3'b?1? :
        mux_rem_ln58_d = fangyuan428 [21:11] ;
      3'b1?? :
        mux_rem_ln58_d = fangyuan428 [32:22] ;
      default:
        mux_rem_ln58_d = sub_ln196_0_z[14:4] ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln369_z[264] = _01783_ ? 1'b1 : mux_visible_unit_ln282_z[264];
  assign _01783_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100001000;
  wire [5:0] fangyuan430;
  assign fangyuan430 = { add_ln271_q[13:12], xor_ln73_z, add_ln271_z[13:12] };
  wire [2:0] fangyuan431;
  assign fangyuan431 = { sub_ln196_0_1_sel, state_rbm_0_cmos32soi_rbm_train_rbm[32], ctrlOr_ln51_z };
  always @(sub_ln196_0_z[3:2] or fangyuan430 or fangyuan431) begin
    casez (fangyuan431)
      3'b??1 :
        add_ln271_12_d_0 = fangyuan430 [1:0] ;
      3'b?1? :
        add_ln271_12_d_0 = fangyuan430 [3:2] ;
      3'b1?? :
        add_ln271_12_d_0 = fangyuan430 [5:4] ;
      default:
        add_ln271_12_d_0 = sub_ln196_0_z[3:2] ;
    endcase
  end
  wire [127:0] fangyuan432;
  assign fangyuan432 = { add_ln281_q, add_ln281_z };
  wire [1:0] fangyuan433;
  assign fangyuan433 = { add_ln281_sel, ctrlAnd_1_ln328_z };
  always @(mux_sumOfpow2_ln328_z or fangyuan432 or fangyuan433) begin
    casez (fangyuan433)
      2'b?1 :
        add_ln281_d = fangyuan432 [63:0] ;
      2'b1? :
        add_ln281_d = fangyuan432 [127:64] ;
      default:
        add_ln281_d = mux_sumOfpow2_ln328_z ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln365_z[500] = _01784_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[500];
  assign _01784_ = add_ln365_q == 9'b111110100;
  assign memwrite_rbm_visible_unit_ln365_z[497] = _01785_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[497];
  assign _01785_ = add_ln365_q == 9'b111110001;
  assign memwrite_rbm_visible_unit_ln369_z[260] = _01786_ ? 1'b1 : mux_visible_unit_ln282_z[260];
  assign _01786_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100000100;
  assign memwrite_rbm_visible_unit_ln365_z[495] = _01787_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[495];
  assign _01787_ = add_ln365_q == 9'b111101111;
  assign memwrite_rbm_visible_unit_ln365_z[493] = _01788_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[493];
  assign _01788_ = add_ln365_q == 9'b111101101;
  assign memwrite_rbm_visible_unit_ln365_z[491] = _01790_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[491];
  assign memwrite_rbm_visible_unit_ln369_z[256] = _01789_ ? 1'b1 : mux_visible_unit_ln282_z[256];
  assign _01789_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100000000;
  assign _01790_ = add_ln365_q == 9'b111101011;
  assign memwrite_rbm_visible_unit_ln365_z[489] = _01791_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[489];
  assign _01791_ = add_ln365_q == 9'b111101001;
  assign memwrite_rbm_visible_unit_ln369_z[252] = _01792_ ? 1'b1 : mux_visible_unit_ln282_z[252];
  assign _01792_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11111100;
  assign memwrite_rbm_visible_unit_ln365_z[487] = _01793_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[487];
  assign _01793_ = add_ln365_q == 9'b111100111;
  assign memwrite_rbm_visible_unit_ln365_z[485] = _01794_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[485];
  assign _01794_ = add_ln365_q == 9'b111100101;
  assign memwrite_rbm_visible_unit_ln369_z[248] = _01795_ ? 1'b1 : mux_visible_unit_ln282_z[248];
  assign _01795_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11111000;
  assign memwrite_rbm_visible_unit_ln365_z[483] = _01796_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[483];
  assign _01796_ = add_ln365_q == 9'b111100011;
  assign memwrite_rbm_visible_unit_ln369_z[244] = _01797_ ? 1'b1 : mux_visible_unit_ln282_z[244];
  assign _01797_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11110100;
  assign memwrite_rbm_visible_unit_ln365_z[481] = _01798_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[481];
  assign _01798_ = add_ln365_q == 9'b111100001;
  assign memwrite_rbm_visible_unit_ln369_z[240] = _01799_ ? 1'b1 : mux_visible_unit_ln282_z[240];
  assign _01799_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11110000;
  assign memwrite_rbm_visible_unit_ln365_z[479] = _01800_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[479];
  assign _01800_ = add_ln365_q == 9'b111011111;
  assign memwrite_rbm_visible_unit_ln369_z[236] = _01801_ ? 1'b1 : mux_visible_unit_ln282_z[236];
  assign _01801_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11101100;
  assign memwrite_rbm_visible_unit_ln365_z[477] = _01802_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[477];
  assign _01802_ = add_ln365_q == 9'b111011101;
  assign memwrite_rbm_visible_unit_ln369_z[232] = _01803_ ? 1'b1 : mux_visible_unit_ln282_z[232];
  assign _01803_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11101000;
  assign memwrite_rbm_visible_unit_ln365_z[475] = _01804_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[475];
  assign _01804_ = add_ln365_q == 9'b111011011;
  assign memwrite_rbm_visible_unit_ln369_z[228] = _01805_ ? 1'b1 : mux_visible_unit_ln282_z[228];
  assign _01805_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11100100;
  assign memwrite_rbm_visible_unit_ln365_z[473] = _01806_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[473];
  assign _01806_ = add_ln365_q == 9'b111011001;
  assign memwrite_rbm_visible_unit_ln369_z[224] = _01807_ ? 1'b1 : mux_visible_unit_ln282_z[224];
  assign _01807_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11100000;
  assign memwrite_rbm_visible_unit_ln365_z[471] = _01808_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[471];
  assign _01808_ = add_ln365_q == 9'b111010111;
  assign memwrite_rbm_visible_unit_ln369_z[220] = _01809_ ? 1'b1 : mux_visible_unit_ln282_z[220];
  assign _01809_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11011100;
  assign memwrite_rbm_visible_unit_ln365_z[469] = _01810_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[469];
  assign _01810_ = add_ln365_q == 9'b111010101;
  assign memwrite_rbm_visible_unit_ln369_z[216] = _01811_ ? 1'b1 : mux_visible_unit_ln282_z[216];
  assign _01811_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11011000;
  assign memwrite_rbm_visible_unit_ln369_z[212] = _01812_ ? 1'b1 : mux_visible_unit_ln282_z[212];
  assign _01812_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11010100;
  assign memwrite_rbm_visible_unit_ln365_z[467] = _01813_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[467];
  assign _01813_ = add_ln365_q == 9'b111010011;
  assign memwrite_rbm_visible_unit_ln369_z[208] = _01814_ ? 1'b1 : mux_visible_unit_ln282_z[208];
  assign _01814_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11010000;
  assign memwrite_rbm_visible_unit_ln365_z[465] = _01815_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[465];
  assign _01815_ = add_ln365_q == 9'b111010001;
  assign memwrite_rbm_visible_unit_ln369_z[204] = _01816_ ? 1'b1 : mux_visible_unit_ln282_z[204];
  assign _01816_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11001100;
  assign memwrite_rbm_visible_unit_ln365_z[463] = _01817_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[463];
  assign _01817_ = add_ln365_q == 9'b111001111;
  assign memwrite_rbm_visible_unit_ln369_z[200] = _01818_ ? 1'b1 : mux_visible_unit_ln282_z[200];
  assign _01818_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11001000;
  assign memwrite_rbm_visible_unit_ln369_z[196] = _01819_ ? 1'b1 : mux_visible_unit_ln282_z[196];
  assign _01819_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11000100;
  assign memwrite_rbm_visible_unit_ln365_z[461] = _01820_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[461];
  assign _01820_ = add_ln365_q == 9'b111001101;
  assign memwrite_rbm_visible_unit_ln369_z[192] = _01821_ ? 1'b1 : mux_visible_unit_ln282_z[192];
  assign _01821_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11000000;
  assign memwrite_rbm_visible_unit_ln365_z[459] = _01822_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[459];
  assign _01822_ = add_ln365_q == 9'b111001011;
  assign memwrite_rbm_visible_unit_ln369_z[188] = _01823_ ? 1'b1 : mux_visible_unit_ln282_z[188];
  assign _01823_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10111100;
  assign memwrite_rbm_visible_unit_ln365_z[457] = _01824_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[457];
  assign _01824_ = add_ln365_q == 9'b111001001;
  assign memwrite_rbm_visible_unit_ln369_z[184] = _01825_ ? 1'b1 : mux_visible_unit_ln282_z[184];
  assign _01825_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10111000;
  assign memwrite_rbm_visible_unit_ln369_z[180] = _01826_ ? 1'b1 : mux_visible_unit_ln282_z[180];
  assign _01826_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10110100;
  assign memwrite_rbm_visible_unit_ln365_z[455] = _01827_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[455];
  assign _01827_ = add_ln365_q == 9'b111000111;
  assign memwrite_rbm_visible_unit_ln369_z[176] = _01828_ ? 1'b1 : mux_visible_unit_ln282_z[176];
  assign _01828_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10110000;
  assign memwrite_rbm_visible_unit_ln365_z[453] = _01829_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[453];
  assign _01829_ = add_ln365_q == 9'b111000101;
  assign memwrite_rbm_visible_unit_ln369_z[172] = _01830_ ? 1'b1 : mux_visible_unit_ln282_z[172];
  assign _01830_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10101100;
  assign memwrite_rbm_visible_unit_ln369_z[168] = _01831_ ? 1'b1 : mux_visible_unit_ln282_z[168];
  assign _01831_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10101000;
  assign memwrite_rbm_visible_unit_ln365_z[451] = _01832_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[451];
  assign _01832_ = add_ln365_q == 9'b111000011;
  assign memwrite_rbm_visible_unit_ln369_z[164] = _01833_ ? 1'b1 : mux_visible_unit_ln282_z[164];
  assign _01833_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10100100;
  assign memwrite_rbm_visible_unit_ln369_z[160] = _01834_ ? 1'b1 : mux_visible_unit_ln282_z[160];
  assign _01834_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10100000;
  assign memwrite_rbm_visible_unit_ln365_z[449] = _01835_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[449];
  assign _01835_ = add_ln365_q == 9'b111000001;
  assign memwrite_rbm_visible_unit_ln369_z[156] = _01836_ ? 1'b1 : mux_visible_unit_ln282_z[156];
  assign _01836_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10011100;
  assign memwrite_rbm_visible_unit_ln365_z[447] = _01837_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[447];
  assign _01837_ = add_ln365_q == 9'b110111111;
  assign memwrite_rbm_visible_unit_ln369_z[152] = _01838_ ? 1'b1 : mux_visible_unit_ln282_z[152];
  assign _01838_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10011000;
  assign memwrite_rbm_visible_unit_ln369_z[148] = _01839_ ? 1'b1 : mux_visible_unit_ln282_z[148];
  assign _01839_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10010100;
  assign memwrite_rbm_visible_unit_ln365_z[445] = _01840_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[445];
  assign _01840_ = add_ln365_q == 9'b110111101;
  assign memwrite_rbm_visible_unit_ln369_z[144] = _01841_ ? 1'b1 : mux_visible_unit_ln282_z[144];
  assign _01841_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10010000;
  assign memwrite_rbm_visible_unit_ln365_z[443] = _01842_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[443];
  assign _01842_ = add_ln365_q == 9'b110111011;
  assign memwrite_rbm_visible_unit_ln369_z[140] = _01843_ ? 1'b1 : mux_visible_unit_ln282_z[140];
  assign _01843_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10001100;
  assign memwrite_rbm_visible_unit_ln369_z[136] = _01844_ ? 1'b1 : mux_visible_unit_ln282_z[136];
  assign _01844_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10001000;
  assign memwrite_rbm_visible_unit_ln365_z[441] = _01845_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[441];
  assign _01845_ = add_ln365_q == 9'b110111001;
  assign memwrite_rbm_visible_unit_ln369_z[132] = _01846_ ? 1'b1 : mux_visible_unit_ln282_z[132];
  assign _01846_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10000100;
  assign memwrite_rbm_visible_unit_ln369_z[128] = _01847_ ? 1'b1 : mux_visible_unit_ln282_z[128];
  assign _01847_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10000000;
  assign memwrite_rbm_visible_unit_ln365_z[439] = _01848_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[439];
  assign _01848_ = add_ln365_q == 9'b110110111;
  assign memwrite_rbm_visible_unit_ln369_z[124] = _01849_ ? 1'b1 : mux_visible_unit_ln282_z[124];
  assign _01849_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1111100;
  assign memwrite_rbm_visible_unit_ln369_z[120] = _01850_ ? 1'b1 : mux_visible_unit_ln282_z[120];
  assign _01850_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1111000;
  assign memwrite_rbm_visible_unit_ln365_z[437] = _01851_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[437];
  assign _01851_ = add_ln365_q == 9'b110110101;
  assign memwrite_rbm_visible_unit_ln369_z[116] = _01852_ ? 1'b1 : mux_visible_unit_ln282_z[116];
  assign _01852_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1110100;
  assign memwrite_rbm_visible_unit_ln365_z[435] = _01853_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[435];
  assign _01853_ = add_ln365_q == 9'b110110011;
  assign memwrite_rbm_visible_unit_ln369_z[112] = _01854_ ? 1'b1 : mux_visible_unit_ln282_z[112];
  assign _01854_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1110000;
  assign memwrite_rbm_visible_unit_ln369_z[108] = _01855_ ? 1'b1 : mux_visible_unit_ln282_z[108];
  assign _01855_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1101100;
  assign memwrite_rbm_visible_unit_ln365_z[433] = _01856_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[433];
  assign _01856_ = add_ln365_q == 9'b110110001;
  assign memwrite_rbm_visible_unit_ln369_z[104] = _01857_ ? 1'b1 : mux_visible_unit_ln282_z[104];
  assign _01857_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1101000;
  assign memwrite_rbm_visible_unit_ln369_z[100] = _01858_ ? 1'b1 : mux_visible_unit_ln282_z[100];
  assign _01858_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1100100;
  assign memwrite_rbm_visible_unit_ln365_z[431] = _01859_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[431];
  assign _01859_ = add_ln365_q == 9'b110101111;
  assign memwrite_rbm_visible_unit_ln369_z[96] = _01860_ ? 1'b1 : mux_visible_unit_ln282_z[96];
  assign _01860_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1100000;
  assign memwrite_rbm_visible_unit_ln369_z[92] = _01861_ ? 1'b1 : mux_visible_unit_ln282_z[92];
  assign _01861_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1011100;
  assign memwrite_rbm_visible_unit_ln365_z[429] = _01862_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[429];
  assign _01862_ = add_ln365_q == 9'b110101101;
  assign memwrite_rbm_visible_unit_ln369_z[88] = _01863_ ? 1'b1 : mux_visible_unit_ln282_z[88];
  assign _01863_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1011000;
  assign memwrite_rbm_visible_unit_ln365_z[427] = _01865_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[427];
  assign memwrite_rbm_visible_unit_ln369_z[84] = _01864_ ? 1'b1 : mux_visible_unit_ln282_z[84];
  assign _01864_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1010100;
  assign _01865_ = add_ln365_q == 9'b110101011;
  assign memwrite_rbm_visible_unit_ln369_z[80] = _01866_ ? 1'b1 : mux_visible_unit_ln282_z[80];
  assign _01866_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1010000;
  assign memwrite_rbm_visible_unit_ln365_z[425] = _01867_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[425];
  assign _01867_ = add_ln365_q == 9'b110101001;
  assign memwrite_rbm_visible_unit_ln369_z[76] = _01868_ ? 1'b1 : mux_visible_unit_ln282_z[76];
  assign _01868_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1001100;
  assign memwrite_rbm_visible_unit_ln369_z[72] = _01869_ ? 1'b1 : mux_visible_unit_ln282_z[72];
  assign _01869_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1001000;
  assign memwrite_rbm_visible_unit_ln365_z[423] = _01870_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[423];
  assign _01870_ = add_ln365_q == 9'b110100111;
  assign memwrite_rbm_visible_unit_ln369_z[68] = _01871_ ? 1'b1 : mux_visible_unit_ln282_z[68];
  assign _01871_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1000100;
  assign memwrite_rbm_visible_unit_ln369_z[64] = _01872_ ? 1'b1 : mux_visible_unit_ln282_z[64];
  assign _01872_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1000000;
  assign memwrite_rbm_visible_unit_ln365_z[421] = _01873_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[421];
  assign _01873_ = add_ln365_q == 9'b110100101;
  assign memwrite_rbm_visible_unit_ln369_z[60] = _01874_ ? 1'b1 : mux_visible_unit_ln282_z[60];
  assign _01874_ = read_rbm_num_visible_ln687_q[8:0] == 6'b111100;
  assign memwrite_rbm_visible_unit_ln369_z[56] = _01875_ ? 1'b1 : mux_visible_unit_ln282_z[56];
  assign _01875_ = read_rbm_num_visible_ln687_q[8:0] == 6'b111000;
  assign memwrite_rbm_visible_unit_ln365_z[419] = _01876_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[419];
  assign _01876_ = add_ln365_q == 9'b110100011;
  assign memwrite_rbm_visible_unit_ln369_z[52] = _01877_ ? 1'b1 : mux_visible_unit_ln282_z[52];
  assign _01877_ = read_rbm_num_visible_ln687_q[8:0] == 6'b110100;
  assign memwrite_rbm_visible_unit_ln369_z[48] = _01878_ ? 1'b1 : mux_visible_unit_ln282_z[48];
  assign _01878_ = read_rbm_num_visible_ln687_q[8:0] == 6'b110000;
  assign memwrite_rbm_visible_unit_ln365_z[417] = _01879_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[417];
  assign _01879_ = add_ln365_q == 9'b110100001;
  assign memwrite_rbm_visible_unit_ln369_z[44] = _01880_ ? 1'b1 : mux_visible_unit_ln282_z[44];
  assign _01880_ = read_rbm_num_visible_ln687_q[8:0] == 6'b101100;
  assign memwrite_rbm_visible_unit_ln369_z[40] = _01881_ ? 1'b1 : mux_visible_unit_ln282_z[40];
  assign _01881_ = read_rbm_num_visible_ln687_q[8:0] == 6'b101000;
  assign memwrite_rbm_visible_unit_ln365_z[415] = _01882_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[415];
  assign _01882_ = add_ln365_q == 9'b110011111;
  assign memwrite_rbm_visible_unit_ln369_z[36] = _01883_ ? 1'b1 : mux_visible_unit_ln282_z[36];
  assign _01883_ = read_rbm_num_visible_ln687_q[8:0] == 6'b100100;
  assign memwrite_rbm_visible_unit_ln369_z[32] = _01884_ ? 1'b1 : mux_visible_unit_ln282_z[32];
  assign _01884_ = read_rbm_num_visible_ln687_q[8:0] == 6'b100000;
  assign memwrite_rbm_visible_unit_ln365_z[413] = _01885_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[413];
  assign _01885_ = add_ln365_q == 9'b110011101;
  assign memwrite_rbm_visible_unit_ln369_z[28] = _01886_ ? 1'b1 : mux_visible_unit_ln282_z[28];
  assign _01886_ = read_rbm_num_visible_ln687_q[8:0] == 5'b11100;
  assign memwrite_rbm_visible_unit_ln369_z[24] = _01887_ ? 1'b1 : mux_visible_unit_ln282_z[24];
  assign _01887_ = read_rbm_num_visible_ln687_q[8:0] == 5'b11000;
  assign memwrite_rbm_visible_unit_ln365_z[411] = _01888_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[411];
  assign _01888_ = add_ln365_q == 9'b110011011;
  assign memwrite_rbm_visible_unit_ln369_z[20] = _01889_ ? 1'b1 : mux_visible_unit_ln282_z[20];
  assign _01889_ = read_rbm_num_visible_ln687_q[8:0] == 5'b10100;
  assign memwrite_rbm_visible_unit_ln365_z[409] = _01891_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[409];
  assign memwrite_rbm_visible_unit_ln369_z[16] = _01890_ ? 1'b1 : mux_visible_unit_ln282_z[16];
  assign _01890_ = read_rbm_num_visible_ln687_q[8:0] == 5'b10000;
  assign _01891_ = add_ln365_q == 9'b110011001;
  assign memwrite_rbm_visible_unit_ln369_z[12] = _01892_ ? 1'b1 : mux_visible_unit_ln282_z[12];
  assign _01892_ = read_rbm_num_visible_ln687_q[8:0] == 4'b1100;
  assign memwrite_rbm_visible_unit_ln365_z[407] = _01893_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[407];
  assign _01893_ = add_ln365_q == 9'b110010111;
  assign memwrite_rbm_visible_unit_ln369_z[8] = _01894_ ? 1'b1 : mux_visible_unit_ln282_z[8];
  assign _01894_ = read_rbm_num_visible_ln687_q[8:0] == 4'b1000;
  assign memwrite_rbm_visible_unit_ln369_z[4] = _01895_ ? 1'b1 : mux_visible_unit_ln282_z[4];
  assign _01895_ = read_rbm_num_visible_ln687_q[8:0] == 3'b100;
  assign memwrite_rbm_visible_unit_ln365_z[405] = _01896_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[405];
  assign _01896_ = add_ln365_q == 9'b110010101;
  assign memwrite_rbm_visible_unit_ln369_z[0] = _01897_ ? 1'b1 : mux_visible_unit_ln282_z[0];
  assign _01897_ = ! read_rbm_num_visible_ln687_q[8:0];
  assign memwrite_rbm_visible_unit_ln369_z[494] = _01898_ ? 1'b1 : mux_visible_unit_ln282_z[494];
  assign _01898_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111101110;
  assign memwrite_rbm_visible_unit_ln369_z[486] = _01899_ ? 1'b1 : mux_visible_unit_ln282_z[486];
  assign _01899_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111100110;
  assign memwrite_rbm_visible_unit_ln369_z[478] = _01900_ ? 1'b1 : mux_visible_unit_ln282_z[478];
  assign _01900_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111011110;
  assign memwrite_rbm_visible_unit_ln369_z[470] = _01901_ ? 1'b1 : mux_visible_unit_ln282_z[470];
  assign _01901_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111010110;
  assign memwrite_rbm_visible_unit_ln369_z[462] = _01902_ ? 1'b1 : mux_visible_unit_ln282_z[462];
  assign _01902_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111001110;
  assign memwrite_rbm_visible_unit_ln369_z[454] = _01903_ ? 1'b1 : mux_visible_unit_ln282_z[454];
  assign _01903_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111000110;
  assign memwrite_rbm_visible_unit_ln369_z[446] = _01904_ ? 1'b1 : mux_visible_unit_ln282_z[446];
  assign _01904_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110111110;
  assign memwrite_rbm_visible_unit_ln369_z[438] = _01905_ ? 1'b1 : mux_visible_unit_ln282_z[438];
  assign _01905_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110110110;
  assign memwrite_rbm_visible_unit_ln369_z[430] = _01906_ ? 1'b1 : mux_visible_unit_ln282_z[430];
  assign _01906_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110101110;
  assign memwrite_rbm_visible_unit_ln369_z[422] = _01907_ ? 1'b1 : mux_visible_unit_ln282_z[422];
  assign _01907_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110100110;
  assign memwrite_rbm_visible_unit_ln369_z[414] = _01908_ ? 1'b1 : mux_visible_unit_ln282_z[414];
  assign _01908_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110011110;
  assign memwrite_rbm_visible_unit_ln369_z[406] = _01909_ ? 1'b1 : mux_visible_unit_ln282_z[406];
  assign _01909_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110010110;
  assign memwrite_rbm_visible_unit_ln369_z[398] = _01910_ ? 1'b1 : mux_visible_unit_ln282_z[398];
  assign _01910_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110001110;
  assign memwrite_rbm_visible_unit_ln369_z[390] = _01911_ ? 1'b1 : mux_visible_unit_ln282_z[390];
  assign _01911_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110000110;
  assign memwrite_rbm_visible_unit_ln365_z[403] = _01912_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[403];
  assign _01912_ = add_ln365_q == 9'b110010011;
  assign memwrite_rbm_visible_unit_ln369_z[382] = _01913_ ? 1'b1 : mux_visible_unit_ln282_z[382];
  assign _01913_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101111110;
  assign memwrite_rbm_visible_unit_ln369_z[374] = _01914_ ? 1'b1 : mux_visible_unit_ln282_z[374];
  assign _01914_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101110110;
  assign memwrite_rbm_visible_unit_ln369_z[366] = _01915_ ? 1'b1 : mux_visible_unit_ln282_z[366];
  assign _01915_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101101110;
  assign memwrite_rbm_visible_unit_ln369_z[358] = _01916_ ? 1'b1 : mux_visible_unit_ln282_z[358];
  assign _01916_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101100110;
  assign memwrite_rbm_visible_unit_ln369_z[350] = _01917_ ? 1'b1 : mux_visible_unit_ln282_z[350];
  assign _01917_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101011110;
  assign memwrite_rbm_visible_unit_ln369_z[342] = _01918_ ? 1'b1 : mux_visible_unit_ln282_z[342];
  assign _01918_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101010110;
  assign memwrite_rbm_visible_unit_ln369_z[334] = _01919_ ? 1'b1 : mux_visible_unit_ln282_z[334];
  assign _01919_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101001110;
  assign memwrite_rbm_visible_unit_ln365_z[401] = _01920_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[401];
  assign _01920_ = add_ln365_q == 9'b110010001;
  assign memwrite_rbm_visible_unit_ln369_z[326] = _01921_ ? 1'b1 : mux_visible_unit_ln282_z[326];
  assign _01921_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101000110;
  assign memwrite_rbm_visible_unit_ln369_z[318] = _01922_ ? 1'b1 : mux_visible_unit_ln282_z[318];
  assign _01922_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100111110;
  assign memwrite_rbm_visible_unit_ln369_z[310] = _01923_ ? 1'b1 : mux_visible_unit_ln282_z[310];
  assign _01923_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100110110;
  assign memwrite_rbm_visible_unit_ln369_z[302] = _01924_ ? 1'b1 : mux_visible_unit_ln282_z[302];
  assign _01924_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100101110;
  assign memwrite_rbm_visible_unit_ln369_z[294] = _01925_ ? 1'b1 : mux_visible_unit_ln282_z[294];
  assign _01925_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100100110;
  assign memwrite_rbm_visible_unit_ln365_z[399] = _01926_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[399];
  assign _01926_ = add_ln365_q == 9'b110001111;
  assign memwrite_rbm_visible_unit_ln369_z[286] = _01927_ ? 1'b1 : mux_visible_unit_ln282_z[286];
  assign _01927_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100011110;
  assign memwrite_rbm_visible_unit_ln369_z[278] = _01928_ ? 1'b1 : mux_visible_unit_ln282_z[278];
  assign _01928_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100010110;
  assign memwrite_rbm_visible_unit_ln369_z[270] = _01929_ ? 1'b1 : mux_visible_unit_ln282_z[270];
  assign _01929_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100001110;
  assign memwrite_rbm_visible_unit_ln369_z[262] = _01930_ ? 1'b1 : mux_visible_unit_ln282_z[262];
  assign _01930_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100000110;
  assign memwrite_rbm_visible_unit_ln369_z[254] = _01931_ ? 1'b1 : mux_visible_unit_ln282_z[254];
  assign _01931_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11111110;
  assign memwrite_rbm_visible_unit_ln365_z[397] = _01932_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[397];
  assign _01932_ = add_ln365_q == 9'b110001101;
  assign memwrite_rbm_visible_unit_ln369_z[246] = _01933_ ? 1'b1 : mux_visible_unit_ln282_z[246];
  assign _01933_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11110110;
  assign memwrite_rbm_visible_unit_ln369_z[238] = _01934_ ? 1'b1 : mux_visible_unit_ln282_z[238];
  assign _01934_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11101110;
  assign memwrite_rbm_visible_unit_ln369_z[230] = _01935_ ? 1'b1 : mux_visible_unit_ln282_z[230];
  assign _01935_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11100110;
  assign memwrite_rbm_visible_unit_ln369_z[222] = _01936_ ? 1'b1 : mux_visible_unit_ln282_z[222];
  assign _01936_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11011110;
  assign memwrite_rbm_visible_unit_ln365_z[395] = _01937_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[395];
  assign _01937_ = add_ln365_q == 9'b110001011;
  assign memwrite_rbm_visible_unit_ln369_z[214] = _01938_ ? 1'b1 : mux_visible_unit_ln282_z[214];
  assign _01938_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11010110;
  assign memwrite_rbm_visible_unit_ln369_z[206] = _01939_ ? 1'b1 : mux_visible_unit_ln282_z[206];
  assign _01939_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11001110;
  assign memwrite_rbm_visible_unit_ln369_z[198] = _01940_ ? 1'b1 : mux_visible_unit_ln282_z[198];
  assign _01940_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11000110;
  assign memwrite_rbm_visible_unit_ln365_z[393] = _01941_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[393];
  assign _01941_ = add_ln365_q == 9'b110001001;
  assign memwrite_rbm_visible_unit_ln369_z[190] = _01942_ ? 1'b1 : mux_visible_unit_ln282_z[190];
  assign _01942_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10111110;
  assign memwrite_rbm_visible_unit_ln369_z[182] = _01943_ ? 1'b1 : mux_visible_unit_ln282_z[182];
  assign _01943_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10110110;
  assign memwrite_rbm_visible_unit_ln369_z[174] = _01944_ ? 1'b1 : mux_visible_unit_ln282_z[174];
  assign _01944_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10101110;
  assign memwrite_rbm_visible_unit_ln369_z[166] = _01945_ ? 1'b1 : mux_visible_unit_ln282_z[166];
  assign _01945_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10100110;
  assign memwrite_rbm_visible_unit_ln365_z[391] = _01946_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[391];
  assign _01946_ = add_ln365_q == 9'b110000111;
  assign memwrite_rbm_visible_unit_ln369_z[158] = _01947_ ? 1'b1 : mux_visible_unit_ln282_z[158];
  assign _01947_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10011110;
  assign memwrite_rbm_visible_unit_ln369_z[150] = _01948_ ? 1'b1 : mux_visible_unit_ln282_z[150];
  assign _01948_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10010110;
  assign memwrite_rbm_visible_unit_ln369_z[142] = _01949_ ? 1'b1 : mux_visible_unit_ln282_z[142];
  assign _01949_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10001110;
  assign memwrite_rbm_visible_unit_ln365_z[389] = _01950_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[389];
  assign _01950_ = add_ln365_q == 9'b110000101;
  assign memwrite_rbm_visible_unit_ln369_z[134] = _01951_ ? 1'b1 : mux_visible_unit_ln282_z[134];
  assign _01951_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10000110;
  assign memwrite_rbm_visible_unit_ln369_z[126] = _01952_ ? 1'b1 : mux_visible_unit_ln282_z[126];
  assign _01952_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1111110;
  assign memwrite_rbm_visible_unit_ln369_z[118] = _01953_ ? 1'b1 : mux_visible_unit_ln282_z[118];
  assign _01953_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1110110;
  assign memwrite_rbm_visible_unit_ln365_z[387] = _01954_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[387];
  assign _01954_ = add_ln365_q == 9'b110000011;
  assign memwrite_rbm_visible_unit_ln369_z[110] = _01955_ ? 1'b1 : mux_visible_unit_ln282_z[110];
  assign _01955_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1101110;
  assign memwrite_rbm_visible_unit_ln369_z[102] = _01956_ ? 1'b1 : mux_visible_unit_ln282_z[102];
  assign _01956_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1100110;
  assign memwrite_rbm_visible_unit_ln369_z[94] = _01957_ ? 1'b1 : mux_visible_unit_ln282_z[94];
  assign _01957_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1011110;
  assign memwrite_rbm_visible_unit_ln365_z[385] = _01958_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[385];
  assign _01958_ = add_ln365_q == 9'b110000001;
  assign memwrite_rbm_visible_unit_ln369_z[86] = _01959_ ? 1'b1 : mux_visible_unit_ln282_z[86];
  assign _01959_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1010110;
  assign memwrite_rbm_visible_unit_ln369_z[78] = _01960_ ? 1'b1 : mux_visible_unit_ln282_z[78];
  assign _01960_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1001110;
  assign memwrite_rbm_visible_unit_ln369_z[70] = _01961_ ? 1'b1 : mux_visible_unit_ln282_z[70];
  assign _01961_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1000110;
  assign memwrite_rbm_visible_unit_ln365_z[383] = _01962_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[383];
  assign _01962_ = add_ln365_q == 9'b101111111;
  assign memwrite_rbm_visible_unit_ln369_z[62] = _01963_ ? 1'b1 : mux_visible_unit_ln282_z[62];
  assign _01963_ = read_rbm_num_visible_ln687_q[8:0] == 6'b111110;
  assign memwrite_rbm_visible_unit_ln369_z[54] = _01964_ ? 1'b1 : mux_visible_unit_ln282_z[54];
  assign _01964_ = read_rbm_num_visible_ln687_q[8:0] == 6'b110110;
  assign memwrite_rbm_visible_unit_ln365_z[381] = _01966_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[381];
  assign memwrite_rbm_visible_unit_ln369_z[46] = _01965_ ? 1'b1 : mux_visible_unit_ln282_z[46];
  assign _01965_ = read_rbm_num_visible_ln687_q[8:0] == 6'b101110;
  assign _01966_ = add_ln365_q == 9'b101111101;
  assign memwrite_rbm_visible_unit_ln369_z[38] = _01967_ ? 1'b1 : mux_visible_unit_ln282_z[38];
  assign _01967_ = read_rbm_num_visible_ln687_q[8:0] == 6'b100110;
  assign memwrite_rbm_visible_unit_ln369_z[30] = _01968_ ? 1'b1 : mux_visible_unit_ln282_z[30];
  assign _01968_ = read_rbm_num_visible_ln687_q[8:0] == 5'b11110;
  assign memwrite_rbm_visible_unit_ln365_z[379] = _01969_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[379];
  assign _01969_ = add_ln365_q == 9'b101111011;
  assign memwrite_rbm_visible_unit_ln369_z[22] = _01970_ ? 1'b1 : mux_visible_unit_ln282_z[22];
  assign _01970_ = read_rbm_num_visible_ln687_q[8:0] == 5'b10110;
  assign memwrite_rbm_visible_unit_ln369_z[14] = _01971_ ? 1'b1 : mux_visible_unit_ln282_z[14];
  assign _01971_ = read_rbm_num_visible_ln687_q[8:0] == 4'b1110;
  assign memwrite_rbm_visible_unit_ln369_z[6] = _01972_ ? 1'b1 : mux_visible_unit_ln282_z[6];
  assign _01972_ = read_rbm_num_visible_ln687_q[8:0] == 3'b110;
  assign memwrite_rbm_visible_unit_ln369_z[499] = _01973_ ? 1'b1 : mux_visible_unit_ln282_z[499];
  assign _01973_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111110011;
  assign memwrite_rbm_visible_unit_ln369_z[482] = _01974_ ? 1'b1 : mux_visible_unit_ln282_z[482];
  assign _01974_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111100010;
  assign memwrite_rbm_visible_unit_ln369_z[466] = _01975_ ? 1'b1 : mux_visible_unit_ln282_z[466];
  assign _01975_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111010010;
  assign memwrite_rbm_visible_unit_ln365_z[377] = _01976_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[377];
  assign _01976_ = add_ln365_q == 9'b101111001;
  assign memwrite_rbm_visible_unit_ln369_z[450] = _01977_ ? 1'b1 : mux_visible_unit_ln282_z[450];
  assign _01977_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111000010;
  assign memwrite_rbm_visible_unit_ln369_z[434] = _01978_ ? 1'b1 : mux_visible_unit_ln282_z[434];
  assign _01978_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110110010;
  assign memwrite_rbm_visible_unit_ln369_z[418] = _01979_ ? 1'b1 : mux_visible_unit_ln282_z[418];
  assign _01979_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110100010;
  assign memwrite_rbm_visible_unit_ln369_z[402] = _01980_ ? 1'b1 : mux_visible_unit_ln282_z[402];
  assign _01980_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110010010;
  assign memwrite_rbm_visible_unit_ln369_z[386] = _01981_ ? 1'b1 : mux_visible_unit_ln282_z[386];
  assign _01981_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110000010;
  assign memwrite_rbm_visible_unit_ln369_z[370] = _01982_ ? 1'b1 : mux_visible_unit_ln282_z[370];
  assign _01982_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101110010;
  assign memwrite_rbm_visible_unit_ln369_z[354] = _01983_ ? 1'b1 : mux_visible_unit_ln282_z[354];
  assign _01983_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101100010;
  assign memwrite_rbm_visible_unit_ln369_z[338] = _01984_ ? 1'b1 : mux_visible_unit_ln282_z[338];
  assign _01984_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101010010;
  assign memwrite_rbm_visible_unit_ln369_z[322] = _01985_ ? 1'b1 : mux_visible_unit_ln282_z[322];
  assign _01985_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101000010;
  assign memwrite_rbm_visible_unit_ln369_z[306] = _01986_ ? 1'b1 : mux_visible_unit_ln282_z[306];
  assign _01986_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100110010;
  assign memwrite_rbm_visible_unit_ln365_z[375] = _01987_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[375];
  assign _01987_ = add_ln365_q == 9'b101110111;
  assign memwrite_rbm_visible_unit_ln369_z[290] = _01988_ ? 1'b1 : mux_visible_unit_ln282_z[290];
  assign _01988_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100100010;
  assign memwrite_rbm_visible_unit_ln369_z[274] = _01989_ ? 1'b1 : mux_visible_unit_ln282_z[274];
  assign _01989_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100010010;
  assign memwrite_rbm_visible_unit_ln369_z[258] = _01990_ ? 1'b1 : mux_visible_unit_ln282_z[258];
  assign _01990_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100000010;
  assign memwrite_rbm_visible_unit_ln369_z[242] = _01991_ ? 1'b1 : mux_visible_unit_ln282_z[242];
  assign _01991_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11110010;
  assign memwrite_rbm_visible_unit_ln369_z[226] = _01992_ ? 1'b1 : mux_visible_unit_ln282_z[226];
  assign _01992_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11100010;
  assign memwrite_rbm_visible_unit_ln365_z[373] = _01993_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[373];
  assign _01993_ = add_ln365_q == 9'b101110101;
  assign memwrite_rbm_visible_unit_ln369_z[210] = _01994_ ? 1'b1 : mux_visible_unit_ln282_z[210];
  assign _01994_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11010010;
  assign memwrite_rbm_visible_unit_ln369_z[194] = _01995_ ? 1'b1 : mux_visible_unit_ln282_z[194];
  assign _01995_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11000010;
  assign memwrite_rbm_visible_unit_ln369_z[178] = _01996_ ? 1'b1 : mux_visible_unit_ln282_z[178];
  assign _01996_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10110010;
  assign memwrite_rbm_visible_unit_ln369_z[162] = _01997_ ? 1'b1 : mux_visible_unit_ln282_z[162];
  assign _01997_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10100010;
  assign memwrite_rbm_visible_unit_ln365_z[371] = _01998_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[371];
  assign _01998_ = add_ln365_q == 9'b101110011;
  assign memwrite_rbm_visible_unit_ln369_z[146] = _01999_ ? 1'b1 : mux_visible_unit_ln282_z[146];
  assign _01999_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10010010;
  assign memwrite_rbm_visible_unit_ln369_z[130] = _02000_ ? 1'b1 : mux_visible_unit_ln282_z[130];
  assign _02000_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10000010;
  assign memwrite_rbm_visible_unit_ln369_z[114] = _02001_ ? 1'b1 : mux_visible_unit_ln282_z[114];
  assign _02001_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1110010;
  assign memwrite_rbm_visible_unit_ln365_z[369] = _02003_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[369];
  assign memwrite_rbm_visible_unit_ln369_z[98] = _02002_ ? 1'b1 : mux_visible_unit_ln282_z[98];
  assign _02002_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1100010;
  assign _02003_ = add_ln365_q == 9'b101110001;
  assign memwrite_rbm_visible_unit_ln369_z[82] = _02004_ ? 1'b1 : mux_visible_unit_ln282_z[82];
  assign _02004_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1010010;
  assign memwrite_rbm_visible_unit_ln369_z[66] = _02005_ ? 1'b1 : mux_visible_unit_ln282_z[66];
  assign _02005_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1000010;
  assign memwrite_rbm_visible_unit_ln369_z[50] = _02006_ ? 1'b1 : mux_visible_unit_ln282_z[50];
  assign _02006_ = read_rbm_num_visible_ln687_q[8:0] == 6'b110010;
  assign memwrite_rbm_visible_unit_ln365_z[367] = _02007_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[367];
  assign _02007_ = add_ln365_q == 9'b101101111;
  assign memwrite_rbm_visible_unit_ln369_z[34] = _02008_ ? 1'b1 : mux_visible_unit_ln282_z[34];
  assign _02008_ = read_rbm_num_visible_ln687_q[8:0] == 6'b100010;
  assign memwrite_rbm_visible_unit_ln369_z[18] = _02009_ ? 1'b1 : mux_visible_unit_ln282_z[18];
  assign _02009_ = read_rbm_num_visible_ln687_q[8:0] == 5'b10010;
  assign memwrite_rbm_visible_unit_ln365_z[365] = _02010_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[365];
  assign _02010_ = add_ln365_q == 9'b101101101;
  assign memwrite_rbm_visible_unit_ln369_z[2] = _02011_ ? 1'b1 : mux_visible_unit_ln282_z[2];
  assign _02011_ = read_rbm_num_visible_ln687_q[8:0] == 2'b10;
  assign memwrite_rbm_visible_unit_ln369_z[474] = _02012_ ? 1'b1 : mux_visible_unit_ln282_z[474];
  assign _02012_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111011010;
  assign memwrite_rbm_visible_unit_ln369_z[442] = _02013_ ? 1'b1 : mux_visible_unit_ln282_z[442];
  assign _02013_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110111010;
  assign memwrite_rbm_visible_unit_ln369_z[410] = _02014_ ? 1'b1 : mux_visible_unit_ln282_z[410];
  assign _02014_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110011010;
  assign memwrite_rbm_visible_unit_ln369_z[378] = _02015_ ? 1'b1 : mux_visible_unit_ln282_z[378];
  assign _02015_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101111010;
  assign memwrite_rbm_visible_unit_ln369_z[346] = _02016_ ? 1'b1 : mux_visible_unit_ln282_z[346];
  assign _02016_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101011010;
  assign memwrite_rbm_visible_unit_ln369_z[314] = _02017_ ? 1'b1 : mux_visible_unit_ln282_z[314];
  assign _02017_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100111010;
  assign memwrite_rbm_visible_unit_ln369_z[282] = _02018_ ? 1'b1 : mux_visible_unit_ln282_z[282];
  assign _02018_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100011010;
  assign memwrite_rbm_visible_unit_ln369_z[250] = _02019_ ? 1'b1 : mux_visible_unit_ln282_z[250];
  assign _02019_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11111010;
  assign memwrite_rbm_visible_unit_ln365_z[363] = _02020_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[363];
  assign _02020_ = add_ln365_q == 9'b101101011;
  assign memwrite_rbm_visible_unit_ln369_z[218] = _02021_ ? 1'b1 : mux_visible_unit_ln282_z[218];
  assign _02021_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11011010;
  assign memwrite_rbm_visible_unit_ln369_z[186] = _02022_ ? 1'b1 : mux_visible_unit_ln282_z[186];
  assign _02022_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10111010;
  assign memwrite_rbm_visible_unit_ln369_z[154] = _02023_ ? 1'b1 : mux_visible_unit_ln282_z[154];
  assign _02023_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10011010;
  assign memwrite_rbm_visible_unit_ln369_z[122] = _02024_ ? 1'b1 : mux_visible_unit_ln282_z[122];
  assign _02024_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1111010;
  assign memwrite_rbm_visible_unit_ln365_z[361] = _02025_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[361];
  assign _02025_ = add_ln365_q == 9'b101101001;
  assign memwrite_rbm_visible_unit_ln369_z[90] = _02026_ ? 1'b1 : mux_visible_unit_ln282_z[90];
  assign _02026_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1011010;
  assign memwrite_rbm_visible_unit_ln369_z[58] = _02027_ ? 1'b1 : mux_visible_unit_ln282_z[58];
  assign _02027_ = read_rbm_num_visible_ln687_q[8:0] == 6'b111010;
  assign memwrite_rbm_visible_unit_ln369_z[26] = _02028_ ? 1'b1 : mux_visible_unit_ln282_z[26];
  assign _02028_ = read_rbm_num_visible_ln687_q[8:0] == 5'b11010;
  assign memwrite_rbm_visible_unit_ln369_z[490] = _02029_ ? 1'b1 : mux_visible_unit_ln282_z[490];
  assign _02029_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111101010;
  assign memwrite_rbm_visible_unit_ln369_z[426] = _02030_ ? 1'b1 : mux_visible_unit_ln282_z[426];
  assign _02030_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110101010;
  assign memwrite_rbm_visible_unit_ln369_z[362] = _02031_ ? 1'b1 : mux_visible_unit_ln282_z[362];
  assign _02031_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101101010;
  assign memwrite_rbm_visible_unit_ln365_z[359] = _02033_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[359];
  assign memwrite_rbm_visible_unit_ln369_z[298] = _02032_ ? 1'b1 : mux_visible_unit_ln282_z[298];
  assign _02032_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100101010;
  assign _02033_ = add_ln365_q == 9'b101100111;
  assign memwrite_rbm_visible_unit_ln369_z[234] = _02034_ ? 1'b1 : mux_visible_unit_ln282_z[234];
  assign _02034_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11101010;
  assign memwrite_rbm_visible_unit_ln369_z[170] = _02035_ ? 1'b1 : mux_visible_unit_ln282_z[170];
  assign _02035_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10101010;
  assign memwrite_rbm_visible_unit_ln369_z[106] = _02036_ ? 1'b1 : mux_visible_unit_ln282_z[106];
  assign _02036_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1101010;
  assign memwrite_rbm_visible_unit_ln365_z[357] = _02038_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[357];
  assign memwrite_rbm_visible_unit_ln369_z[42] = _02037_ ? 1'b1 : mux_visible_unit_ln282_z[42];
  assign _02037_ = read_rbm_num_visible_ln687_q[8:0] == 6'b101010;
  assign _02038_ = add_ln365_q == 9'b101100101;
  assign memwrite_rbm_visible_unit_ln369_z[458] = _02039_ ? 1'b1 : mux_visible_unit_ln282_z[458];
  assign _02039_ = read_rbm_num_visible_ln687_q[8:0] == 9'b111001010;
  assign memwrite_rbm_visible_unit_ln369_z[330] = _02040_ ? 1'b1 : mux_visible_unit_ln282_z[330];
  assign _02040_ = read_rbm_num_visible_ln687_q[8:0] == 9'b101001010;
  assign memwrite_rbm_visible_unit_ln369_z[202] = _02041_ ? 1'b1 : mux_visible_unit_ln282_z[202];
  assign _02041_ = read_rbm_num_visible_ln687_q[8:0] == 8'b11001010;
  assign memwrite_rbm_visible_unit_ln369_z[74] = _02042_ ? 1'b1 : mux_visible_unit_ln282_z[74];
  assign _02042_ = read_rbm_num_visible_ln687_q[8:0] == 7'b1001010;
  assign memwrite_rbm_visible_unit_ln369_z[394] = _02043_ ? 1'b1 : mux_visible_unit_ln282_z[394];
  assign _02043_ = read_rbm_num_visible_ln687_q[8:0] == 9'b110001010;
  assign memwrite_rbm_visible_unit_ln369_z[138] = _02044_ ? 1'b1 : mux_visible_unit_ln282_z[138];
  assign _02044_ = read_rbm_num_visible_ln687_q[8:0] == 8'b10001010;
  assign memwrite_rbm_visible_unit_ln365_z[355] = _02045_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[355];
  assign _02045_ = add_ln365_q == 9'b101100011;
  assign memwrite_rbm_visible_unit_ln369_z[266] = _02046_ ? 1'b1 : mux_visible_unit_ln282_z[266];
  assign _02046_ = read_rbm_num_visible_ln687_q[8:0] == 9'b100001010;
  assign memwrite_rbm_visible_unit_ln369_z[10] = _02047_ ? 1'b1 : mux_visible_unit_ln282_z[10];
  assign _02047_ = read_rbm_num_visible_ln687_q[8:0] == 4'b1010;
  assign train_done_d = ctrlAnd_0_ln735_z ? 1'b1 : train_done;
  assign _02048_ = visibleEnergies_bridge3_rtl_Q[15] ? 3'b100 : 3'b010;
  assign case_mux_tmp_ln333_z = visibleEnergies_bridge3_rtl_Q[0] ? _02048_ : 3'b001;
  assign mux_sum_ln198_z = state_rbm_0_cmos32soi_rbm_train_rbm[92] ? add_ln176_0_z : memwrite_rbm_visible_unit_ln365_q[171:156];
  assign mux_sum_ln302_z = memread_rbm_hidden_unit_ln298_Q_0_tag_0 ? add_ln176_1_z : memwrite_rbm_visible_unit_ln365_q[95:80];
  wire [8:0] fangyuan434;
  assign fangyuan434 = { add_ln282_1_q, _00427_ };
  assign mux_v_ln282_z = state_rbm_0_cmos32soi_rbm_train_rbm[10] ? 9'b000000000 : fangyuan434;
  wire [31:0] fangyuan435;
  assign fangyuan435 = { add_ln745_1_q, _00426_ };
  assign mux_user_ln745_z = state_rbm_0_cmos32soi_rbm_train_rbm[5] ? 32'd0 : fangyuan435;
  wire [8:0] fangyuan436;
  assign fangyuan436 = { memwrite_rbm_visible_unit_ln365_q[121], mux_rem_ln58_q[62:56], _00425_ };
  assign mux_v_ln792_z = state_rbm_0_cmos32soi_rbm_train_rbm[11] ? 9'b000000000 : fangyuan436;
  assign mux_visible_unit_ln733_z = state_rbm_0_cmos32soi_rbm_train_rbm[2] ? 501'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : memwrite_rbm_visible_unit_ln369_q;
  wire [2:0] fangyuan437;
  assign fangyuan437 = { add_ln356_1_q, _00424_ };
  assign mux_j_ln356_z = state_rbm_0_cmos32soi_rbm_train_rbm[30] ? 3'b000 : fangyuan437;
  wire [6:0] fangyuan438;
  assign fangyuan438 = { mux_mti_ln59_0_q[5:0], _00423_ };
  assign mux_i_ln51_z = state_rbm_0_cmos32soi_rbm_train_rbm[53] ? 7'b0000000 : fangyuan438;
  wire [6:0] fangyuan439;
  assign fangyuan439 = { mux_rem_ln58_q[26:21], _00422_ };
  assign mux_h_ln184_z = state_rbm_0_cmos32soi_rbm_train_rbm[8] ? 7'b0000000 : fangyuan439;
  wire [31:0] fangyuan440;
  assign fangyuan440 = { add_ln836_1_q, _00421_ };
  assign mux_current_loop_ln733_z = state_rbm_0_cmos32soi_rbm_train_rbm[2] ? 32'd0 : fangyuan440;
  wire [31:0] fangyuan441;
  assign fangyuan441 = { memwrite_rbm_visible_unit_ln365_q[213:183], _00420_ };
  wire [63:0] fangyuan442;
  assign fangyuan442 = { mux_rem_ln58_q[30:0], _00420_, mti_signal };
  wire [1:0] fangyuan443;
  assign fangyuan443 = { state_rbm_0_cmos32soi_rbm_train_rbm[51], mti_signal_hold };
  always @(fangyuan441 or fangyuan442 or fangyuan443) begin
    casez (fangyuan443)
      2'b?1 :
        mti_signal_d = fangyuan442 [31:0] ;
      2'b1? :
        mti_signal_d = fangyuan442 [63:32] ;
      default:
        mti_signal_d = fangyuan441 ;
    endcase
  end
  wire [9:0] fangyuan444;
  assign fangyuan444 = { mux_this_ln361_0_2_q[9:1], _00420_ };
  assign mux_mti_ln67_0_z = state_rbm_0_cmos32soi_rbm_train_rbm[31] ? 10'b0000000001 : fangyuan444;
  wire [9:0] fangyuan445;
  assign fangyuan445 = { mux_rem_ln58_q[42:34], _00420_ };
  assign mux_mti_ln67_z = state_rbm_0_cmos32soi_rbm_train_rbm[66] ? 10'b0000000001 : fangyuan445;
  wire [7:0] fangyuan446;
  assign fangyuan446 = { add_ln271_q[62:56], _00420_ };
  assign mux_kk_ln86_0_z = state_rbm_0_cmos32soi_rbm_train_rbm[35] ? 8'b00000000 : fangyuan446;
  wire [7:0] fangyuan447;
  assign fangyuan447 = { mux_rem_ln58_q[53:47], _00420_ };
  assign mux_kk_ln86_z = state_rbm_0_cmos32soi_rbm_train_rbm[70] ? 8'b00000000 : fangyuan447;
  wire [9:0] fangyuan448;
  assign fangyuan448 = { add_ln271_q[22:14], _00420_ };
  assign mux_kk_ln111_0_z = state_rbm_0_cmos32soi_rbm_train_rbm[41] ? 10'b0011100011 : fangyuan448;
  wire [9:0] fangyuan449;
  assign fangyuan449 = { add_ln271_q[22], mux_this_ln361_0_2_q[0], add_ln271_q[20:14], _00420_ };
  assign mux_kk_ln111_z = state_rbm_0_cmos32soi_rbm_train_rbm[76] ? 10'b0011100011 : fangyuan449;
  wire [6:0] fangyuan450;
  assign fangyuan450 = { memwrite_rbm_visible_unit_ln365_q[102:97], _00419_ };
  assign mux_h_ln294_z = state_rbm_0_cmos32soi_rbm_train_rbm[21] ? 7'b0000000 : fangyuan450;
  wire [6:0] fangyuan451;
  assign fangyuan451 = { memwrite_rbm_visible_unit_ln365_q[146:141], _00419_ };
  assign mux_h_ln799_z = state_rbm_0_cmos32soi_rbm_train_rbm[13] ? 7'b0000000 : fangyuan451;
  wire [6:0] fangyuan452;
  assign fangyuan452 = { memwrite_rbm_visible_unit_ln365_q[246:241], _00419_ };
  assign mux_h_ln775_z = state_rbm_0_cmos32soi_rbm_train_rbm[62] ? 7'b0000000 : fangyuan452;
  wire [2:0] fangyuan453;
  assign fangyuan453 = { memwrite_rbm_visible_unit_ln365_q[8:7], _00418_ };
  assign mux_j_ln328_z = state_rbm_0_cmos32soi_rbm_train_rbm[27] ? 3'b000 : fangyuan453;
  wire [2:0] fangyuan454;
  assign fangyuan454 = { memwrite_rbm_visible_unit_ln365_q[62:61], _00416_ };
  assign mux_j_ln290_z = state_rbm_0_cmos32soi_rbm_train_rbm[20] ? 3'b000 : fangyuan454;
  wire [2:0] fangyuan455;
  assign fangyuan455 = { mux_rem_ln58_q[12:11], _00416_ };
  assign mux_j_ln316_z = state_rbm_0_cmos32soi_rbm_train_rbm[23] ? 3'b000 : fangyuan455;
  wire [6:0] fangyuan456;
  assign fangyuan456 = { memwrite_rbm_visible_unit_ln365_q[301:296], _00415_ };
  assign mux_h_ln711_z = state_rbm_0_cmos32soi_rbm_train_rbm[93] ? 7'b0000000 : fangyuan456;
  wire [8:0] fangyuan457;
  assign fangyuan457 = { memwrite_rbm_visible_unit_ln365_q[276:269], _00414_ };
  assign mux_v_ln706_z = state_rbm_0_cmos32soi_rbm_train_rbm[1] ? 9'b000000000 : fangyuan457;
  wire [8:0] fangyuan458;
  assign fangyuan458 = { memwrite_rbm_visible_unit_ln365_q[222:215], _00413_ };
  assign mux_v_ln766_z = state_rbm_0_cmos32soi_rbm_train_rbm[9] ? 9'b000000000 : fangyuan458;
  wire [8:0] fangyuan459;
  assign fangyuan459 = { memwrite_rbm_visible_unit_ln365_q[180:173], _00412_ };
  assign mux_v_ln191_z = state_rbm_0_cmos32soi_rbm_train_rbm[65] ? 9'b000000000 : fangyuan459;
  assign memread_rbm_hidden_unit_ln298_Q_0_tag_d = state_rbm_0_cmos32soi_rbm_train_rbm[57] ? memread_rbm_hidden_unit_ln298_Q_0_tag_0 : hidden_unit_bridge3_rtl_Q;
  wire [31:0] fangyuan460;
  assign fangyuan460 = { mux_rem_ln58_q[54:52], mux_rem_ln58_q[38], mux_rem_ln58_q[51:46], mux_rem_ln58_q[37], mux_rem_ln58_q[33], mux_rem_ln58_q[36], mux_rem_ln58_q[45:44], mux_rem_ln58_q[32:31], mux_rem_ln58_q[35], mux_rem_ln58_q[39], mux_rem_ln58_q[62:61], mux_rem_ln58_q[40], mux_rem_ln58_q[55], mux_rem_ln58_q[41], mux_rem_ln58_q[60], mux_rem_ln58_q[56], mux_rem_ln58_q[59:58], mux_rem_ln58_q[34], mux_rem_ln58_q[57], mux_rem_ln58_q[42], mux_rem_ln58_q[43] };
  wire [31:0] fangyuan461;
  assign fangyuan461 = { memread_pow2_ln359_q[23:21], memread_pow2_ln359_q[7], memread_pow2_ln359_q[20:15], memread_pow2_ln359_q[6], memread_pow2_ln359_q[2], memread_pow2_ln359_q[5], memread_pow2_ln359_q[14:13], memread_pow2_ln359_q[1:0], memread_pow2_ln359_q[4], memread_pow2_ln359_q[8], memread_pow2_ln359_q[31:30], memread_pow2_ln359_q[9], memread_pow2_ln359_q[24], memread_pow2_ln359_q[10], memread_pow2_ln359_q[29], memread_pow2_ln359_q[25], memread_pow2_ln359_q[28:27], memread_pow2_ln359_q[3], memread_pow2_ln359_q[26], memread_pow2_ln359_q[11], memread_pow2_ln359_q[12] };
  assign mux_xor_ln165_0_Z_v = state_rbm_0_cmos32soi_rbm_train_rbm[53] ? fangyuan460 : fangyuan461;
  assign mux_rem_ln51_z = state_rbm_0_cmos32soi_rbm_train_rbm[53] ? 64'b0000000000000000000000000000000000000000000000000000000000000000 : mux_rem_ln58_q;
  assign mux_quotient_ln51_z = state_rbm_0_cmos32soi_rbm_train_rbm[53] ? 64'b0000000000000000000000000000000000000000000000000000000000000000 : add_ln271_q;
  wire [31:0] fangyuan462;
  assign fangyuan462 = { memread_rbm_mt_ln116_0_2_q, mux_this_ln361_0_2_q[10:1], mux_mti_ln59_0_q[8], mux_this_ln361_0_2_q[0], mux_mti_ln59_0_q[7:6] };
  assign mux_num_adj_ln51_z = state_rbm_0_cmos32soi_rbm_train_rbm[53] ? memread_pow2_ln359_q : fangyuan462;
  assign mux_visible_unit_ln356_z = state_rbm_0_cmos32soi_rbm_train_rbm[30] ? memwrite_rbm_visible_unit_ln369_q : memwrite_rbm_visible_unit_ln365_q;
  assign mux_sumOfpow2_ln328_z = state_rbm_0_cmos32soi_rbm_train_rbm[27] ? 64'b0000000000000000000000000000000000000000000000000000000000000000 : add_ln281_z;
  assign mux_sum_ln294_z = state_rbm_0_cmos32soi_rbm_train_rbm[21] ? 16'b0000000000000000 : memwrite_rbm_visible_unit_ln365_q[95:80];
  assign mux_max_ln290_z = state_rbm_0_cmos32soi_rbm_train_rbm[20] ? 16'b1111110000011000 : memwrite_rbm_visible_unit_ln365_q[60:45];
  assign mux_pow2_ln282_z = state_rbm_0_cmos32soi_rbm_train_rbm[10] ? 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : memwrite_pow2_ln351_q;
  assign mux_visible_unit_ln282_z = state_rbm_0_cmos32soi_rbm_train_rbm[10] ? memwrite_rbm_visible_unit_ln369_q : memwrite_rbm_visible_unit_ln365_q;
  assign edges_bridge0_rtl_d = state_rbm_0_cmos32soi_rbm_train_rbm[94] ? 8'b00000000 : memwrite_rbm_visible_unit_ln365_q[155:148];
  assign memread_rbm_mt_ln91_Q_0_tag_d = state_rbm_0_cmos32soi_rbm_train_rbm[73] ? memread_rbm_mt_ln91_Q_0_tag_0 : mt_bridge1_rtl_Q[0];
  assign memread_rbm_mt_ln91_0_Q_0_tag_d = state_rbm_0_cmos32soi_rbm_train_rbm[38] ? memread_rbm_mt_ln91_0_Q_0_tag_0 : mt_bridge1_rtl_Q[0];
  assign memread_rbm_mt_ln134_Q_0_tag_d = state_rbm_0_cmos32soi_rbm_train_rbm[84] ? memread_rbm_mt_ln134_Q_0_tag_0 : mt_bridge1_rtl_Q[0];
  assign memread_rbm_mt_ln134_0_Q_0_tag_d = state_rbm_0_cmos32soi_rbm_train_rbm[49] ? memread_rbm_mt_ln134_0_Q_0_tag_0 : mt_bridge1_rtl_Q[0];
  assign memread_rbm_mt_ln116_Q_0_tag_d = state_rbm_0_cmos32soi_rbm_train_rbm[79] ? memread_rbm_mt_ln116_Q_0_tag_0 : mt_bridge1_rtl_Q[0];
  assign memread_rbm_mt_ln116_0_Q_0_tag_d = state_rbm_0_cmos32soi_rbm_train_rbm[44] ? memread_rbm_mt_ln116_0_Q_0_tag_0 : mt_bridge1_rtl_Q[0];
  assign hidden_unit_bridge1_rtl_a = state_rbm_0_cmos32soi_rbm_train_rbm[88] ? mux_rem_ln58_q[20:14] : read_rbm_num_hidden_ln688_q[6:0];
  assign hidden_unit_bridge1_rtl_d = state_rbm_0_cmos32soi_rbm_train_rbm[88] ? memwrite_rbm_visible_unit_ln365_q[265] : 1'b1;
  assign mux_mti_ln59_z = state_rbm_0_cmos32soi_rbm_train_rbm[86] ? 32'd0 : mti_signal;
  assign mux_mti_ln59_0_z = state_rbm_0_cmos32soi_rbm_train_rbm[50] ? 32'd0 : mti_signal;
  assign _00010_ = rst ? add_ln708_1_d[15:0] : 16'b0000000000000000;
  assign _00011_ = rst ? add_ln708_1_d[31:16] : 16'b0000000000000000;
  assign _00078_ = rst ? read_rbm_num_visible_ln687_d[31:16] : 16'b0000000000000000;
  assign _00089_ = rst ? read_rbm_num_visible_ln687_d[15:0] : 16'b0000000000000000;
  assign _00087_ = rst ? read_rbm_num_visible_ln687_d[47:32] : 16'b0000000000000000;
  assign _00081_ = rst ? read_rbm_num_visible_ln687_d[63:48] : 16'b0000000000000000;
  assign _00013_ = rst ? mux_current_loop_ln733_d_0[31:1] : 31'b0000000000000000000000000000000;
  assign _00048_ = rst ? mux_current_loop_ln733_d_0[0] : 1'b0;
  assign _00016_ = rst ? mux_current_loop_ln733_d_0[32] : 1'b0;
  assign _00012_ = rst ? mux_user_ln745_d_0[31:1] : 31'b0000000000000000000000000000000;
  assign _00059_ = rst ? mux_user_ln745_d_0[0] : 1'b0;
  assign _00045_ = rst ? mux_user_ln745_d_0[41:32] : 10'b0000000000;
  wire [500:0] fangyuan463;
  assign fangyuan463 = { memwrite_rbm_visible_unit_ln369_448_d_0, memwrite_rbm_visible_unit_ln369_384_d_0, memwrite_rbm_visible_unit_ln369_320_d_0, memwrite_rbm_visible_unit_ln369_256_d_0, memwrite_rbm_visible_unit_ln369_192_d_0, memwrite_rbm_visible_unit_ln369_128_d_0, memwrite_rbm_visible_unit_ln369_64_d_0, memwrite_rbm_visible_unit_ln369_d };
  assign _00041_ = rst ? fangyuan463 : 501'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire [500:0] fangyuan464;
  assign fangyuan464 = { memwrite_rbm_visible_unit_ln365_495_d_0, memwrite_rbm_visible_unit_ln365_431_d_0, memwrite_rbm_visible_unit_ln365_367_d_0, memwrite_rbm_visible_unit_ln365_303_d_0, memwrite_rbm_visible_unit_ln365_294_d_0, memwrite_rbm_visible_unit_ln365_268_d_0, memwrite_rbm_visible_unit_ln365_267_d, memwrite_rbm_visible_unit_ln365_266_d, memwrite_rbm_visible_unit_ln365_265_d, memwrite_rbm_visible_unit_ln365_264_d, memwrite_rbm_visible_unit_ln365_241_d_0, memwrite_rbm_visible_unit_ln365_240_d, memwrite_rbm_visible_unit_ln365_214_d_0, memwrite_rbm_visible_unit_ln365_183_d_0, memwrite_rbm_visible_unit_ln365_182_d, memwrite_rbm_visible_unit_ln365_181_d, memwrite_rbm_visible_unit_ln365_156_d_0, memwrite_rbm_visible_unit_ln365_148_d_0, memwrite_rbm_visible_unit_ln365_141_d_0, memwrite_rbm_visible_unit_ln365_140_d, memwrite_rbm_visible_unit_ln365_121_d_0, memwrite_rbm_visible_unit_ln365_119_d_0, memwrite_rbm_visible_unit_ln365_103_d_0[9:1], memwrite_rbm_visible_unit_ln365_104_d_0, memwrite_rbm_visible_unit_ln365_103_d_0[0], memwrite_rbm_visible_unit_ln365_97_d_0, memwrite_rbm_visible_unit_ln365_96_d, memwrite_rbm_visible_unit_ln365_80_d_0, memwrite_rbm_visible_unit_ln365_47_d_0[16], memwrite_rbm_visible_unit_ln365_63_d_0, memwrite_rbm_visible_unit_ln365_47_d_0[15:0], memwrite_rbm_visible_unit_ln365_45_d_0, memwrite_rbm_visible_unit_ln365_43_d_0, memwrite_rbm_visible_unit_ln365_42_d, memwrite_rbm_visible_unit_ln365_10_d_0, memwrite_rbm_visible_unit_ln365_6_d_0, memwrite_rbm_visible_unit_ln365_4_d_0, memwrite_rbm_visible_unit_ln365_d };
  assign _00040_ = rst ? fangyuan464 : 501'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  wire [63:0] fangyuan465;
  assign fangyuan465 = { mux_rem_ln58_63_d, mux_rem_ln58_55_d_0, mux_rem_ln58_54_d, mux_rem_ln58_49_d_0, mux_rem_ln58_47_d_0, mux_rem_ln58_46_d, mux_rem_ln58_44_d_0, mux_rem_ln58_34_d_0, mux_rem_ln58_31_d_0, mux_rem_ln58_27_d_0, mux_rem_ln58_14_d_0[6:1], mux_rem_ln58_15_d_0, mux_rem_ln58_14_d_0[0], mux_rem_ln58_11_d_0, mux_rem_ln58_d };
  assign _00056_ = rst ? fangyuan465 : 64'b0000000000000000000000000000000000000000000000000000000000000000;
  wire [8:0] fangyuan466;
  assign fangyuan466 = { mux_mti_ln59_0_8_d, mux_mti_ln59_0_1_d_0, mux_mti_ln59_0_0_d };
  assign _00054_ = rst ? fangyuan466 : 9'b000000000;
  assign _00004_ = rst ? memwrite_pow2_ln351_119_d_0[48:41] : 8'b00000000;
  wire [159:0] fangyuan467;
  assign fangyuan467 = { memwrite_pow2_ln351_119_d_0[40:0], memwrite_pow2_ln351_55_d_0, mux_v_ln282_d[63:9] };
  assign _00037_ = rst ? fangyuan467 : 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign _00061_ = rst ? mux_v_ln282_d[8:0] : 9'b000000000;
  assign _00096_ = rst ? sub_ln196_0_1_d : 1'b0;
  wire [63:0] fangyuan468;
  assign fangyuan468 = { add_ln271_63_d, add_ln271_58_d_0, add_ln271_56_d_0, add_ln271_55_d, add_ln271_24_d_0, add_ln271_23_d, add_ln271_22_d, add_ln271_21_d, add_ln271_16_d_0, add_ln271_14_d_0, add_ln271_12_d_0, add_ln271_11_d, memread_rbm_mt_ln116_0_2_d[28:18] };
  assign _00001_ = rst ? fangyuan468 : 64'b0000000000000000000000000000000000000000000000000000000000000000;
  assign _00002_ = rst ? add_ln281_d : 64'b0000000000000000000000000000000000000000000000000000000000000000;
  assign _00005_ = rst ? mux_j_ln356_d_0[2:1] : 2'b00;
  assign _00052_ = rst ? mux_j_ln356_d_0[0] : 1'b0;
  assign _00024_ = rst ? mux_j_ln356_d_0[3] : 1'b0;
  assign _00006_ = rst ? add_ln365_d[8:0] : 9'b000000000;
  assign _00027_ = rst ? add_ln365_d[40:9] : 32'd0;
  assign _00030_ = rst ? memread_rbm_mt_ln116_0_2_d[17:0] : 18'b000000000000000000;
  wire [10:0] fangyuan469;
  assign fangyuan469 = { mux_this_ln361_0_2_1_d_0, mux_this_ln361_0_2_0_d };
  assign _00058_ = rst ? fangyuan469 : 11'b00000000000;
  assign _00026_ = rst ? lt_ln51_z : 1'b0;
  assign _00042_ = rst ? mti_signal_d : 32'd625;
  assign _00028_ = rst ? memread_rbm_hidden_unit_ln298_Q_0_tag_d : 1'b0;
  assign _00036_ = rst ? memread_rbm_mt_ln91_Q_0_tag_d : 1'b0;
  assign _00035_ = rst ? memread_rbm_mt_ln91_0_Q_0_tag_d : 1'b0;
  assign _00034_ = rst ? memread_rbm_mt_ln134_Q_0_tag_d : 1'b0;
  assign _00033_ = rst ? memread_rbm_mt_ln134_0_Q_0_tag_d : 1'b0;
  assign _00032_ = rst ? memread_rbm_mt_ln116_Q_0_tag_d : 1'b0;
  assign _00031_ = rst ? memread_rbm_mt_ln116_0_Q_0_tag_d : 1'b0;
  assign _00095_ = rst ? state_rbm_0_cmos32soi_rbm_train_rbm_next : 95'b00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001;
  assign _00098_ = rst ? train_done_d : 1'b0;
  assign _00100_ = rst ? train_start_d : 1'b0;
  wire [4:0] fangyuan470;
  assign fangyuan470 = { 4'b0000, ctrlOr_ln963_z };
  wire [24:0] fangyuan471;
  assign fangyuan471 = { 8'b00000000, ctrlOr_ln966_z, _00152_[2], 2'b00, ctrlOr_ln978_z, _00156_[3], 2'b00, ctrlAnd_1_ln985_z, _00159_[4], 1'b0, _00159_[2], _00159_[4], ctrlAnd_1_ln985_z, 2'b00, _00163_[2] };
  wire [4:0] fangyuan472;
  assign fangyuan472 = { state_rbm_0_cmos32soi_rbm_store[1], state_rbm_0_cmos32soi_rbm_store[2], state_rbm_0_cmos32soi_rbm_store[3], state_rbm_0_cmos32soi_rbm_store[4], _00232_ };
  always @(fangyuan470 or fangyuan471 or fangyuan472) begin
    casez (fangyuan472)
      5'b????1 :
        state_rbm_0_cmos32soi_rbm_store_next[6:2] = fangyuan471 [4:0] ;
      5'b???1? :
        state_rbm_0_cmos32soi_rbm_store_next[6:2] = fangyuan471 [9:5] ;
      5'b??1?? :
        state_rbm_0_cmos32soi_rbm_store_next[6:2] = fangyuan471 [14:10] ;
      5'b?1??? :
        state_rbm_0_cmos32soi_rbm_store_next[6:2] = fangyuan471 [19:15] ;
      5'b1???? :
        state_rbm_0_cmos32soi_rbm_store_next[6:2] = fangyuan471 [24:20] ;
      default:
        state_rbm_0_cmos32soi_rbm_store_next[6:2] = fangyuan470 ;
    endcase
  end
  assign _00163_[2] = _00191_ ? 1'b0 : 1'b1;
  assign _00163_[1] = _00192_ ? 1'b0 : 1'b1;
  wire [3:0] fangyuan473;
  assign fangyuan473 = { 2'b10, _00159_[1], _00163_[1] };
  wire [3:0] fangyuan474;
  assign fangyuan474 = { state_rbm_0_cmos32soi_rbm_store[1], _00269_, state_rbm_0_cmos32soi_rbm_store[4], _00232_ };
  always @(_00143_[1] or fangyuan473 or fangyuan474) begin
    casez (fangyuan474)
      4'b???1 :
        state_rbm_0_cmos32soi_rbm_store_next[1] = fangyuan473 [0:0] ;
      4'b??1? :
        state_rbm_0_cmos32soi_rbm_store_next[1] = fangyuan473 [1:1] ;
      4'b?1?? :
        state_rbm_0_cmos32soi_rbm_store_next[1] = fangyuan473 [2:2] ;
      4'b1??? :
        state_rbm_0_cmos32soi_rbm_store_next[1] = fangyuan473 [3:3] ;
      default:
        state_rbm_0_cmos32soi_rbm_store_next[1] = _00143_[1] ;
    endcase
  end
  assign state_rbm_0_cmos32soi_rbm_store_next[0] = _00270_ ? 1'b0 : _00143_[0];
  assign _00159_[4] = _00193_ ? 1'b0 : 1'b1;
  assign _00159_[2] = _00194_ ? 1'b0 : 1'b1;
  assign _00159_[1] = _00195_ ? 1'b0 : 1'b1;
  assign _00156_[3] = ctrlOr_ln978_z ? 1'b0 : 1'b1;
  assign _00152_[2] = ctrlOr_ln966_z ? 1'b0 : 1'b1;
  assign _00143_[1] = _00196_ ? 1'b0 : 1'b1;
  assign _00143_[0] = _00197_ ? 1'b0 : 1'b1;
  assign done_d = ctrlAnd_0_ln954_z ? 1'b1 : done;
  wire [63:0] fangyuan475;
  assign fangyuan475 = { add_ln974_1_q, mux_index_ln951_q, read_rbm_num_movies_ln945_q, read_rbm_num_testusers_ln944_q };
  wire [63:0] fangyuan476;
  assign fangyuan476 = { mux_add_ln974_Z_1_v_0, mux_mux_index_ln951_Z_0_v, mux_read_rbm_num_movies_ln945_Z_0_mux_0_v, mux_read_rbm_num_testusers_ln944_Z_0_mux_0_v };
  assign read_rbm_num_testusers_ln944_d = read_rbm_num_testusers_ln944_sel ? fangyuan475 : fangyuan476;
  wire [13:0] fangyuan477;
  assign fangyuan477 = { mul_ln971_q[6:0], add_ln983_z[6:1], mux_i_ln983_z[0] };
  wire [1:0] fangyuan478;
  assign fangyuan478 = { mul_ln971_sel, ctrlAnd_1_ln985_z };
  always @(mux_mul_ln971_Z_v[6:0] or fangyuan477 or fangyuan478) begin
    casez (fangyuan478)
      2'b?1 :
        mul_ln971_d = fangyuan477 [6:0] ;
      2'b1? :
        mul_ln971_d = fangyuan477 [13:7] ;
      default:
        mul_ln971_d = mux_mul_ln971_Z_v[6:0] ;
    endcase
  end
  wire [7:0] fangyuan479;
  assign fangyuan479 = { mul_ln971_q[10:7], mux_memread_rbm_predict_result_ln987_Q_v };
  wire [1:0] fangyuan480;
  assign fangyuan480 = { ctrlOr_ln966_z, ctrlAnd_0_ln272_z };
  always @(mux_mul_ln971_Z_v[10:7] or fangyuan479 or fangyuan480) begin
    casez (fangyuan480)
      2'b?1 :
        mul_ln971_7_d_0 = fangyuan479 [3:0] ;
      2'b1? :
        mul_ln971_7_d_0 = fangyuan479 [7:4] ;
      default:
        mul_ln971_7_d_0 = mux_mul_ln971_Z_v[10:7] ;
    endcase
  end
  assign mul_ln971_11_d_0 = ctrlOr_ln966_z ? mul_ln971_q[31:11] : mux_mul_ln971_Z_v[31:11];
  wire [1:0] fangyuan481;
  assign fangyuan481 = { 1'b1, output_done };
  wire [1:0] fangyuan482;
  assign fangyuan482 = { ctrlAnd_0_ln985_z, output_done_hold };
  always @(1'b0 or fangyuan481 or fangyuan482) begin
    casez (fangyuan482)
      2'b?1 :
        output_done_d = fangyuan481 [0:0] ;
      2'b1? :
        output_done_d = fangyuan481 [1:1] ;
      default:
        output_done_d = 1'b0 ;
    endcase
  end
  wire [31:0] fangyuan483;
  assign fangyuan483 = { 28'b0000000000000000000000000000, mux_memread_rbm_predict_result_ln987_Q_v };
  assign data_out_data_d = write_rbm_data_out_data_ln274_en ? fangyuan483 : data_out_data;
  assign data_out_set_valid_curr_d = ctrlAnd_1_ln272_z ? unary_nor_ln95_z : data_out_set_valid_curr;
  assign mux_add_ln974_Z_1_v_0 = state_rbm_0_cmos32soi_rbm_store[2] ? add_ln974_1_q : add_ln974_z[31:1];
  assign mux_mul_ln971_Z_v = state_rbm_0_cmos32soi_rbm_store[2] ? mul_ln971_q : mul_ln971_z;
  wire [1:0] fangyuan484;
  assign fangyuan484 = { 1'b0, wr_request };
  wire [1:0] fangyuan485;
  assign fangyuan485 = { ctrlAnd_1_ln978_z, wr_request_hold };
  always @(1'b1 or fangyuan484 or fangyuan485) begin
    casez (fangyuan485)
      2'b?1 :
        wr_request_d = fangyuan484 [0:0] ;
      2'b1? :
        wr_request_d = fangyuan484 [1:1] ;
      default:
        wr_request_d = 1'b1 ;
    endcase
  end
  assign wr_index_d = ctrlAnd_1_ln966_z ? mul_ln971_q : wr_index;
  wire [31:0] fangyuan486;
  assign fangyuan486 = { 16'b0000000000000000, num_movies };
  assign wr_length_d = ctrlAnd_1_ln966_z ? fangyuan486 : wr_length;
  wire [1:0] fangyuan487;
  assign fangyuan487 = { 1'b0, output_start };
  wire [1:0] fangyuan488;
  assign fangyuan488 = { ctrlAnd_1_ln966_z, output_start_hold };
  always @(1'b1 or fangyuan487 or fangyuan488) begin
    casez (fangyuan488)
      2'b?1 :
        output_start_d = fangyuan487 [0:0] ;
      2'b1? :
        output_start_d = fangyuan487 [1:1] ;
      default:
        output_start_d = 1'b1 ;
    endcase
  end
  assign mux_mux_index_ln951_Z_0_v = state_rbm_0_cmos32soi_rbm_store[2] ? mux_index_ln951_q : mux_index_ln951_z[0];
  assign mux_read_rbm_num_testusers_ln944_Z_0_mux_0_v = state_rbm_0_cmos32soi_rbm_store[2] ? read_rbm_num_testusers_ln944_q : mux_read_rbm_num_testusers_ln944_Z_v;
  assign mux_read_rbm_num_movies_ln945_Z_0_mux_0_v = state_rbm_0_cmos32soi_rbm_store[2] ? read_rbm_num_movies_ln945_q : mux_read_rbm_num_movies_ln945_Z_v;
  assign mux_memread_rbm_predict_result_ln987_Q_v = state_rbm_0_cmos32soi_rbm_store[5] ? memread_rbm_predict_result_ln987_rtl_Q : mul_ln971_q[10:7];
  wire [31:0] fangyuan489;
  assign fangyuan489 = { add_ln974_1_q, _00385_ };
  assign mux_index_ln951_z = state_rbm_0_cmos32soi_rbm_store[0] ? 32'd0 : fangyuan489;
  wire [6:0] fangyuan490;
  assign fangyuan490 = { mul_ln971_q[6:1], _00384_ };
  assign mux_i_ln983_z = state_rbm_0_cmos32soi_rbm_store[4] ? 7'b0000000 : fangyuan490;
  assign mux_read_rbm_num_testusers_ln944_Z_v = state_rbm_0_cmos32soi_rbm_store[0] ? num_testusers : read_rbm_num_testusers_ln944_q;
  assign mux_read_rbm_num_movies_ln945_Z_v = state_rbm_0_cmos32soi_rbm_store[0] ? num_movies : read_rbm_num_movies_ln945_q;
  assign _00015_ = rst ? read_rbm_num_testusers_ln944_d[63:33] : 31'b0000000000000000000000000000000;
  assign _00085_ = rst ? read_rbm_num_testusers_ln944_d[15:0] : 16'b0000000000000000;
  assign _00082_ = rst ? read_rbm_num_testusers_ln944_d[31:16] : 16'b0000000000000000;
  assign _00051_ = rst ? read_rbm_num_testusers_ln944_d[32] : 1'b0;
  wire [31:0] fangyuan491;
  assign fangyuan491 = { mul_ln971_11_d_0, mul_ln971_7_d_0, mul_ln971_d };
  assign _00044_ = rst ? fangyuan491 : 32'd0;
  assign _00094_ = rst ? state_rbm_0_cmos32soi_rbm_store_next : 7'b0000001;
  assign _00020_ = rst ? data_out_set_valid_curr_d : 1'b0;
  assign _00069_ = rst ? output_done_d : 1'b1;
  assign _00070_ = rst ? output_start_d : 1'b0;
  assign _00019_ = rst ? data_out_data_d : 32'd0;
  assign _00021_ = rst ? done_d : 1'b0;
  assign _00103_ = rst ? wr_request_d : 1'b0;
  assign _00102_ = rst ? wr_length_d : 32'd0;
  assign _00101_ = rst ? wr_index_d : 32'd0;
  assign state_rbm_0_cmos32soi_rbm_predict_rbm_next[38] = _00271_ ? 1'b0 : _00133_[38];
  assign memwrite_rbm_visible_unit_ln365_z[353] = _02049_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[353];
  assign _00129_[34] = ctrlAnd_1_ln238_z ? 1'b0 : 1'b1;
  assign _02049_ = add_ln365_q == 9'b101100001;
  assign state_rbm_0_cmos32soi_rbm_predict_rbm_next[37] = _00272_ ? 1'b0 : 1'b1;
  assign _00133_[34] = _00199_ ? 1'b0 : 1'b1;
  assign state_rbm_0_cmos32soi_rbm_predict_rbm_next[36] = _00349_ ? ctrlAnd_1_ln238_z : 1'b0;
  wire [1:0] fangyuan492;
  assign fangyuan492 = { 1'b0, \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln231_z };
  wire [5:0] fangyuan493;
  assign fangyuan493 = { 2'b00, _00133_[34], 1'b0, _00129_[34], 1'b0 };
  wire [2:0] fangyuan494;
  assign fangyuan494 = { _00273_, state_rbm_0_cmos32soi_rbm_predict_rbm[37], _00233_ };
  always @(fangyuan492 or fangyuan493 or fangyuan494) begin
    casez (fangyuan494)
      3'b??1 :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[34:33] = fangyuan493 [1:0] ;
      3'b?1? :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[34:33] = fangyuan493 [3:2] ;
      3'b1?? :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[34:33] = fangyuan493 [5:4] ;
      default:
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[34:33] = fangyuan492 ;
    endcase
  end
  assign state_rbm_0_cmos32soi_rbm_predict_rbm_next[32] = _00274_ ? 1'b0 : 1'b1;
  assign _00131_[7] = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln231_z ? 1'b0 : 1'b1;
  assign state_rbm_0_cmos32soi_rbm_predict_rbm_next[31] = _00275_ ? 1'b0 : 1'b1;
  assign state_rbm_0_cmos32soi_rbm_predict_rbm_next[29] = _00276_ ? 1'b0 : ctrlAnd_1_ln402_z;
  wire [1:0] fangyuan495;
  assign fangyuan495 = { _00126_[28], 1'b0 };
  wire [1:0] fangyuan496;
  assign fangyuan496 = { state_rbm_0_cmos32soi_rbm_predict_rbm[28], _00277_ };
  always @(1'b1 or fangyuan495 or fangyuan496) begin
    casez (fangyuan496)
      2'b?1 :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[28] = fangyuan495 [0:0] ;
      2'b1? :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[28] = fangyuan495 [1:1] ;
      default:
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[28] = 1'b1 ;
    endcase
  end
  assign state_rbm_0_cmos32soi_rbm_predict_rbm_next[27] = _00278_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln461_z ;
  assign _00114_[16] = ctrlAnd_1_ln402_z ? 1'b0 : 1'b1;
  wire [1:0] fangyuan497;
  assign fangyuan497 = { _00124_[26], 1'b0 };
  wire [1:0] fangyuan498;
  assign fangyuan498 = { state_rbm_0_cmos32soi_rbm_predict_rbm[26], _00279_ };
  always @(1'b1 or fangyuan497 or fangyuan498) begin
    casez (fangyuan498)
      2'b?1 :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[26] = fangyuan497 [0:0] ;
      2'b1? :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[26] = fangyuan497 [1:1] ;
      default:
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[26] = 1'b1 ;
    endcase
  end
  assign state_rbm_0_cmos32soi_rbm_predict_rbm_next[24] = _00280_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln434_z ;
  wire [1:0] fangyuan499;
  assign fangyuan499 = { _00122_[22], 1'b0 };
  wire [1:0] fangyuan500;
  assign fangyuan500 = { state_rbm_0_cmos32soi_rbm_predict_rbm[23], _00281_ };
  always @(1'b1 or fangyuan499 or fangyuan500) begin
    casez (fangyuan500)
      2'b?1 :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[22] = fangyuan499 [0:0] ;
      2'b1? :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[22] = fangyuan499 [1:1] ;
      default:
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[22] = 1'b1 ;
    endcase
  end
  assign state_rbm_0_cmos32soi_rbm_predict_rbm_next[20] = _00282_ ? 1'b0 : 1'b1;
  assign state_rbm_0_cmos32soi_rbm_predict_rbm_next[19] = _00283_ ? 1'b0 : 1'b1;
  assign _00126_[8] = _00200_ ? 1'b0 : 1'b1;
  assign _00126_[28] = _00201_ ? 1'b0 : 1'b1;
  wire [1:0] fangyuan501;
  assign fangyuan501 = { _00119_[18], 1'b0 };
  wire [1:0] fangyuan502;
  assign fangyuan502 = { state_rbm_0_cmos32soi_rbm_predict_rbm[20], _00284_ };
  always @(1'b1 or fangyuan501 or fangyuan502) begin
    casez (fangyuan502)
      2'b?1 :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[18] = fangyuan501 [0:0] ;
      2'b1? :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[18] = fangyuan501 [1:1] ;
      default:
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[18] = 1'b1 ;
    endcase
  end
  wire [1:0] fangyuan503;
  assign fangyuan503 = { _00116_[15], 1'b0 };
  wire [1:0] fangyuan504;
  assign fangyuan504 = { state_rbm_0_cmos32soi_rbm_predict_rbm[16], _00285_ };
  always @(1'b1 or fangyuan503 or fangyuan504) begin
    casez (fangyuan504)
      2'b?1 :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[15] = fangyuan503 [0:0] ;
      2'b1? :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[15] = fangyuan503 [1:1] ;
      default:
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[15] = 1'b1 ;
    endcase
  end
  assign state_rbm_0_cmos32soi_rbm_predict_rbm_next[14] = _00286_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln390_z ;
  assign _00124_[26] = _00202_ ? 1'b0 : 1'b1;
  assign _00124_[25] = _00203_ ? 1'b0 : 1'b1;
  wire [1:0] fangyuan505;
  assign fangyuan505 = { _00111_[13], 1'b0 };
  wire [1:0] fangyuan506;
  assign fangyuan506 = { state_rbm_0_cmos32soi_rbm_predict_rbm[13], _00287_ };
  always @(1'b1 or fangyuan505 or fangyuan506) begin
    casez (fangyuan506)
      2'b?1 :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[13] = fangyuan505 [0:0] ;
      2'b1? :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[13] = fangyuan505 [1:1] ;
      default:
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[13] = 1'b1 ;
    endcase
  end
  wire [1:0] fangyuan507;
  assign fangyuan507 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln895_0_z , 1'b0 };
  wire [1:0] fangyuan508;
  assign fangyuan508 = { state_rbm_0_cmos32soi_rbm_predict_rbm[13], _00288_ };
  always @(1'b1 or fangyuan507 or fangyuan508) begin
    casez (fangyuan508)
      2'b?1 :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[9] = fangyuan507 [0:0] ;
      2'b1? :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[9] = fangyuan507 [1:1] ;
      default:
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[9] = 1'b1 ;
    endcase
  end
  wire [2:0] fangyuan509;
  assign fangyuan509 = { 1'b1, _00108_[2], 1'b0 };
  wire [2:0] fangyuan510;
  assign fangyuan510 = { state_rbm_0_cmos32soi_rbm_predict_rbm[2], state_rbm_0_cmos32soi_rbm_predict_rbm[11], _00289_ };
  always @(_00151_[2] or fangyuan509 or fangyuan510) begin
    casez (fangyuan510)
      3'b??1 :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[2] = fangyuan509 [0:0] ;
      3'b?1? :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[2] = fangyuan509 [1:1] ;
      3'b1?? :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[2] = fangyuan509 [2:2] ;
      default:
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[2] = _00151_[2] ;
    endcase
  end
  wire [1:0] fangyuan511;
  assign fangyuan511 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln847_z , _00142_[0] };
  assign state_rbm_0_cmos32soi_rbm_predict_rbm_next[1:0] = _00290_ ? 2'b00 : fangyuan511;
  assign _00122_[22] = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln434_z ? 1'b0 : 1'b1;
  assign state_rbm_0_cmos32soi_rbm_predict_rbm_next[35] = _00291_ ? 1'b0 : 1'b1;
  assign state_rbm_0_cmos32soi_rbm_predict_rbm_next[30] = _00292_ ? 1'b0 : 1'b1;
  assign _00119_[18] = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln423_z ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[351] = _02050_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[351];
  assign state_rbm_0_cmos32soi_rbm_predict_rbm_next[23] = _00293_ ? 1'b0 : 1'b1;
  assign _02050_ = add_ln365_q == 9'b101011111;
  wire [2:0] fangyuan512;
  assign fangyuan512 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln897_z , 1'b0, _00170_[10] };
  wire [8:0] fangyuan513;
  assign fangyuan513 = { 1'b0, \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln921_z , _00105_[10], 1'b0, _00108_[11], 4'b0000 };
  wire [2:0] fangyuan514;
  assign fangyuan514 = { state_rbm_0_cmos32soi_rbm_predict_rbm[10], state_rbm_0_cmos32soi_rbm_predict_rbm[11], _00294_ };
  always @(fangyuan512 or fangyuan513 or fangyuan514) begin
    casez (fangyuan514)
      3'b??1 :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[12:10] = fangyuan513 [2:0] ;
      3'b?1? :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[12:10] = fangyuan513 [5:3] ;
      3'b1?? :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[12:10] = fangyuan513 [8:6] ;
      default:
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[12:10] = fangyuan512 ;
    endcase
  end
  assign _00116_[15] = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln396_z ? 1'b0 : 1'b1;
  wire [5:0] fangyuan515;
  assign fangyuan515 = { 5'b00000, \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln876_z };
  wire [41:0] fangyuan516;
  assign fangyuan516 = { 4'b0000, \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln879_z , _00155_[3], 3'b000, \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln883_z , _00158_[4], 3'b000, \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln883_z , _00162_[5], 2'b00, _00168_[8], 5'b00000, _00126_[8], 6'b000000, _00131_[7], 10'b0000000000 };
  wire [6:0] fangyuan517;
  assign fangyuan517 = { state_rbm_0_cmos32soi_rbm_predict_rbm[3], state_rbm_0_cmos32soi_rbm_predict_rbm[4], state_rbm_0_cmos32soi_rbm_predict_rbm[5], state_rbm_0_cmos32soi_rbm_predict_rbm[7], state_rbm_0_cmos32soi_rbm_predict_rbm[28], _00234_, _00295_ };
  always @(fangyuan515 or fangyuan516 or fangyuan517) begin
    casez (fangyuan517)
      7'b??????1 :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[8:3] = fangyuan516 [5:0] ;
      7'b?????1? :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[8:3] = fangyuan516 [11:6] ;
      7'b????1?? :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[8:3] = fangyuan516 [17:12] ;
      7'b???1??? :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[8:3] = fangyuan516 [23:18] ;
      7'b??1???? :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[8:3] = fangyuan516 [29:24] ;
      7'b?1????? :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[8:3] = fangyuan516 [35:30] ;
      7'b1?????? :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[8:3] = fangyuan516 [41:36] ;
      default:
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[8:3] = fangyuan515 ;
    endcase
  end
  assign _00111_[13] = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln895_0_z ? 1'b0 : 1'b1;
  wire [1:0] fangyuan518;
  assign fangyuan518 = { _00124_[25], 1'b0 };
  wire [1:0] fangyuan519;
  assign fangyuan519 = { state_rbm_0_cmos32soi_rbm_predict_rbm[26], _00296_ };
  always @(1'b1 or fangyuan518 or fangyuan519) begin
    casez (fangyuan519)
      2'b?1 :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[25] = fangyuan518 [0:0] ;
      2'b1? :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[25] = fangyuan518 [1:1] ;
      default:
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[25] = 1'b1 ;
    endcase
  end
  wire [1:0] fangyuan520;
  assign fangyuan520 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln396_z , 1'b0 };
  wire [3:0] fangyuan521;
  assign fangyuan521 = { 1'b0, _00114_[16], 2'b00 };
  wire [1:0] fangyuan522;
  assign fangyuan522 = { _00235_, _00297_ };
  always @(fangyuan520 or fangyuan521 or fangyuan522) begin
    casez (fangyuan522)
      2'b?1 :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[17:16] = fangyuan521 [1:0] ;
      2'b1? :
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[17:16] = fangyuan521 [3:2] ;
      default:
        state_rbm_0_cmos32soi_rbm_predict_rbm_next[17:16] = fangyuan520 ;
    endcase
  end
  assign _00108_[2] = _00204_ ? 1'b0 : 1'b1;
  assign _00108_[11] = _00205_ ? 1'b0 : 1'b1;
  assign _00105_[10] = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln921_z ? 1'b0 : 1'b1;
  assign _00133_[38] = _00198_ ? 1'b0 : 1'b1;
  assign _00170_[10] = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln897_z ? 1'b0 : 1'b1;
  assign _00168_[8] = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln390_z ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[349] = _02051_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[349];
  assign _02051_ = add_ln365_q == 9'b101011101;
  assign state_rbm_0_cmos32soi_rbm_predict_rbm_next[21] = _00298_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln423_z ;
  assign _00162_[5] = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln883_z ? 1'b0 : 1'b1;
  assign _00158_[4] = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln883_z ? 1'b0 : 1'b1;
  assign _00155_[3] = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln879_z ? 1'b0 : 1'b1;
  assign _00151_[2] = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln876_z ? 1'b0 : 1'b1;
  assign _00142_[0] = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln847_z ? 1'b0 : 1'b1;
  assign rbm_0_cmos32soi_round_ln469_round_out_d = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.rbm_0_cmos32soi_round_ln469_round_out_sel ? rbm_0_cmos32soi_round_ln469_round_out_q : rbm_0_cmos32soi_round__ln469_z;
  assign add_ln925_1_10_d_0 = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln925_1_10_mux_0_sel ? add_ln925_1_q[14:10] : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_add_ln925_Z_1_v_0 [14:10];
  wire [16:0] fangyuan523;
  assign fangyuan523 = { and_ln886_q, add_ln402_1_q };
  wire [16:0] fangyuan524;
  assign fangyuan524 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.and_ln886_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln402_z [16:1] };
  assign add_ln402_1_d = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.read_rbm_num_testusers_ln850_sel ? fangyuan523 : fangyuan524;
  wire [63:0] fangyuan525;
  assign fangyuan525 = { add_ln238_1_q, read_rbm_num_hidden_ln852_q, read_rbm_num_visible_ln851_q, read_rbm_num_testusers_ln850_q };
  wire [63:0] fangyuan526;
  assign fangyuan526 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln238_z [16:1], num_hidden, num_visible, num_testusers };
  assign read_rbm_num_testusers_ln850_d = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.read_rbm_num_testusers_ln850_sel ? fangyuan525 : fangyuan526;
  wire [63:0] fangyuan527;
  assign fangyuan527 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_128_v_0 [62:0], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_64_v_0 [63] };
  wire [191:0] fangyuan528;
  assign fangyuan528 = { memwrite_rbm_predict_vector_ln481_q[190:127], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [190:127], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [190:127] };
  wire [2:0] fangyuan529;
  assign fangyuan529 = { _00206_, \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln390_z };
  always @(fangyuan527 or fangyuan528 or fangyuan529) begin
    casez (fangyuan529)
      3'b??1 :
        memwrite_rbm_predict_vector_ln481_127_d_0 = fangyuan528 [63:0] ;
      3'b?1? :
        memwrite_rbm_predict_vector_ln481_127_d_0 = fangyuan528 [127:64] ;
      3'b1?? :
        memwrite_rbm_predict_vector_ln481_127_d_0 = fangyuan528 [191:128] ;
      default:
        memwrite_rbm_predict_vector_ln481_127_d_0 = fangyuan527 ;
    endcase
  end
  wire [63:0] fangyuan530;
  assign fangyuan530 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_v [62:0], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_user_ln863_Z_0_v };
  wire [191:0] fangyuan531;
  assign fangyuan531 = { memwrite_rbm_predict_vector_ln481_q[62:0], mux_user_ln863_q, \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [62:0], mux_user_ln863_q, \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [62:0], mux_user_ln863_q };
  wire [2:0] fangyuan532;
  assign fangyuan532 = { _00206_, \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln390_z };
  always @(fangyuan530 or fangyuan531 or fangyuan532) begin
    casez (fangyuan532)
      3'b??1 :
        mux_user_ln863_d_0 = fangyuan531 [63:0] ;
      3'b?1? :
        mux_user_ln863_d_0 = fangyuan531 [127:64] ;
      3'b1?? :
        mux_user_ln863_d_0 = fangyuan531 [191:128] ;
      default:
        mux_user_ln863_d_0 = fangyuan530 ;
    endcase
  end
  wire [63:0] fangyuan533;
  assign fangyuan533 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_64_v_0 [62:0], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_v [63] };
  wire [191:0] fangyuan534;
  assign fangyuan534 = { memwrite_rbm_predict_vector_ln481_q[126:63], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [126:63], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [126:63] };
  wire [2:0] fangyuan535;
  assign fangyuan535 = { _00206_, \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln390_z };
  always @(fangyuan533 or fangyuan534 or fangyuan535) begin
    casez (fangyuan535)
      3'b??1 :
        memwrite_rbm_predict_vector_ln481_63_d_0 = fangyuan534 [63:0] ;
      3'b?1? :
        memwrite_rbm_predict_vector_ln481_63_d_0 = fangyuan534 [127:64] ;
      3'b1?? :
        memwrite_rbm_predict_vector_ln481_63_d_0 = fangyuan534 [191:128] ;
      default:
        memwrite_rbm_predict_vector_ln481_63_d_0 = fangyuan533 ;
    endcase
  end
  wire [63:0] fangyuan536;
  assign fangyuan536 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_add_ln925_Z_1_v_0 [9:0], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_448_v_0 , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_384_v_0 [63] };
  wire [191:0] fangyuan537;
  assign fangyuan537 = { add_ln925_1_q[9:0], memwrite_rbm_predict_vector_ln481_q[500:447], add_ln925_1_q[9:0], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [500:447], add_ln925_1_q[9:0], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [500:447] };
  wire [2:0] fangyuan538;
  assign fangyuan538 = { _00206_, \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln390_z };
  always @(fangyuan536 or fangyuan537 or fangyuan538) begin
    casez (fangyuan538)
      3'b??1 :
        memwrite_rbm_predict_vector_ln481_447_d_0 = fangyuan537 [63:0] ;
      3'b?1? :
        memwrite_rbm_predict_vector_ln481_447_d_0 = fangyuan537 [127:64] ;
      3'b1?? :
        memwrite_rbm_predict_vector_ln481_447_d_0 = fangyuan537 [191:128] ;
      default:
        memwrite_rbm_predict_vector_ln481_447_d_0 = fangyuan536 ;
    endcase
  end
  wire [63:0] fangyuan539;
  assign fangyuan539 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_384_v_0 [62:0], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_320_v_0 [63] };
  wire [191:0] fangyuan540;
  assign fangyuan540 = { memwrite_rbm_predict_vector_ln481_q[446:383], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [446:383], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [446:383] };
  wire [2:0] fangyuan541;
  assign fangyuan541 = { _00206_, \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln390_z };
  always @(fangyuan539 or fangyuan540 or fangyuan541) begin
    casez (fangyuan541)
      3'b??1 :
        memwrite_rbm_predict_vector_ln481_383_d_0 = fangyuan540 [63:0] ;
      3'b?1? :
        memwrite_rbm_predict_vector_ln481_383_d_0 = fangyuan540 [127:64] ;
      3'b1?? :
        memwrite_rbm_predict_vector_ln481_383_d_0 = fangyuan540 [191:128] ;
      default:
        memwrite_rbm_predict_vector_ln481_383_d_0 = fangyuan539 ;
    endcase
  end
  wire [63:0] fangyuan542;
  assign fangyuan542 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_320_v_0 [62:0], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_256_v_0 [63] };
  wire [191:0] fangyuan543;
  assign fangyuan543 = { memwrite_rbm_predict_vector_ln481_q[382:319], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [382:319], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [382:319] };
  wire [2:0] fangyuan544;
  assign fangyuan544 = { _00206_, \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln390_z };
  always @(fangyuan542 or fangyuan543 or fangyuan544) begin
    casez (fangyuan544)
      3'b??1 :
        memwrite_rbm_predict_vector_ln481_319_d_0 = fangyuan543 [63:0] ;
      3'b?1? :
        memwrite_rbm_predict_vector_ln481_319_d_0 = fangyuan543 [127:64] ;
      3'b1?? :
        memwrite_rbm_predict_vector_ln481_319_d_0 = fangyuan543 [191:128] ;
      default:
        memwrite_rbm_predict_vector_ln481_319_d_0 = fangyuan542 ;
    endcase
  end
  wire [63:0] fangyuan545;
  assign fangyuan545 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_256_v_0 [62:0], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_192_v_0 [63] };
  wire [191:0] fangyuan546;
  assign fangyuan546 = { memwrite_rbm_predict_vector_ln481_q[318:255], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [318:255], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [318:255] };
  wire [2:0] fangyuan547;
  assign fangyuan547 = { _00206_, \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln390_z };
  always @(fangyuan545 or fangyuan546 or fangyuan547) begin
    casez (fangyuan547)
      3'b??1 :
        memwrite_rbm_predict_vector_ln481_255_d_0 = fangyuan546 [63:0] ;
      3'b?1? :
        memwrite_rbm_predict_vector_ln481_255_d_0 = fangyuan546 [127:64] ;
      3'b1?? :
        memwrite_rbm_predict_vector_ln481_255_d_0 = fangyuan546 [191:128] ;
      default:
        memwrite_rbm_predict_vector_ln481_255_d_0 = fangyuan545 ;
    endcase
  end
  wire [63:0] fangyuan548;
  assign fangyuan548 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_192_v_0 [62:0], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_128_v_0 [63] };
  wire [191:0] fangyuan549;
  assign fangyuan549 = { memwrite_rbm_predict_vector_ln481_q[254:191], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [254:191], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [254:191] };
  wire [2:0] fangyuan550;
  assign fangyuan550 = { _00206_, \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln390_z };
  always @(fangyuan548 or fangyuan549 or fangyuan550) begin
    casez (fangyuan550)
      3'b??1 :
        memwrite_rbm_predict_vector_ln481_191_d_0 = fangyuan549 [63:0] ;
      3'b?1? :
        memwrite_rbm_predict_vector_ln481_191_d_0 = fangyuan549 [127:64] ;
      3'b1?? :
        memwrite_rbm_predict_vector_ln481_191_d_0 = fangyuan549 [191:128] ;
      default:
        memwrite_rbm_predict_vector_ln481_191_d_0 = fangyuan548 ;
    endcase
  end
  wire [11:0] fangyuan551;
  assign fangyuan551 = { mux_predict_vector_ln471_0_q[480:475], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [480:475] };
  wire [1:0] fangyuan552;
  assign fangyuan552 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_475_mux_0_sel , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z };
  always @(\rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_h_ln229_z [6:1] or fangyuan551 or fangyuan552) begin
    casez (fangyuan552)
      2'b?1 :
        mux_predict_vector_ln471_0_475_d_0 = fangyuan551 [5:0] ;
      2'b1? :
        mux_predict_vector_ln471_0_475_d_0 = fangyuan551 [11:6] ;
      default:
        mux_predict_vector_ln471_0_475_d_0 = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_h_ln229_z [6:1] ;
    endcase
  end
  wire [6:0] fangyuan553;
  assign fangyuan553 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln229_z [6:1], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_h_ln229_z [0] };
  wire [13:0] fangyuan554;
  assign fangyuan554 = { mux_predict_vector_ln471_0_q[486:481], mux_predict_vector_ln471_0_q[474], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [486:481], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [474] };
  wire [1:0] fangyuan555;
  assign fangyuan555 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_474_mux_0_sel , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z };
  always @(fangyuan553 or fangyuan554 or fangyuan555) begin
    casez (fangyuan555)
      2'b?1 :
        mux_predict_vector_ln471_0_474_d_0 = fangyuan554 [6:0] ;
      2'b1? :
        mux_predict_vector_ln471_0_474_d_0 = fangyuan554 [13:7] ;
      default:
        mux_predict_vector_ln471_0_474_d_0 = fangyuan553 ;
    endcase
  end
  wire [19:0] fangyuan556;
  assign fangyuan556 = { mux_predict_vector_ln471_0_q[473:464], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [473:464] };
  wire [1:0] fangyuan557;
  assign fangyuan557 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_464_mux_0_sel , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z };
  always @(\rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mult_ln240_Z_v or fangyuan556 or fangyuan557) begin
    casez (fangyuan557)
      2'b?1 :
        mux_predict_vector_ln471_0_464_d_0 = fangyuan556 [9:0] ;
      2'b1? :
        mux_predict_vector_ln471_0_464_d_0 = fangyuan556 [19:10] ;
      default:
        mux_predict_vector_ln471_0_464_d_0 = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mult_ln240_Z_v ;
    endcase
  end
  wire [48:0] fangyuan558;
  assign fangyuan558 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln388_z [8:1], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_pow2_0_ln388_z [159:119] };
  wire [97:0] fangyuan559;
  assign fangyuan559 = { add_ln388_1_q, memwrite_pow2_ln455_q[159:119], add_ln388_1_q, \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [159:119] };
  wire [1:0] fangyuan560;
  assign fangyuan560 = { _00207_, state_rbm_0_cmos32soi_rbm_predict_rbm[22] };
  always @(fangyuan558 or fangyuan559 or fangyuan560) begin
    casez (fangyuan560)
      2'b?1 :
        memwrite_pow2_ln455_119_d_0 = fangyuan559 [48:0] ;
      2'b1? :
        memwrite_pow2_ln455_119_d_0 = fangyuan559 [97:49] ;
      default:
        memwrite_pow2_ln455_119_d_0 = fangyuan558 ;
    endcase
  end
  wire [63:0] fangyuan561;
  assign fangyuan561 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_pow2_0_ln388_z [54:0], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_v_ln388_z };
  wire [127:0] fangyuan562;
  assign fangyuan562 = { memwrite_pow2_ln455_q[54:0], mux_v_ln388_q, \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [54:0], mux_v_ln388_q };
  wire [1:0] fangyuan563;
  assign fangyuan563 = { _00207_, state_rbm_0_cmos32soi_rbm_predict_rbm[22] };
  always @(fangyuan561 or fangyuan562 or fangyuan563) begin
    casez (fangyuan563)
      2'b?1 :
        mux_v_ln388_d = fangyuan562 [63:0] ;
      2'b1? :
        mux_v_ln388_d = fangyuan562 [127:64] ;
      default:
        mux_v_ln388_d = fangyuan561 ;
    endcase
  end
  wire [127:0] fangyuan564;
  assign fangyuan564 = { memwrite_pow2_ln455_q[118:55], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [118:55] };
  wire [1:0] fangyuan565;
  assign fangyuan565 = { _00207_, state_rbm_0_cmos32soi_rbm_predict_rbm[22] };
  always @(\rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_pow2_0_ln388_z [118:55] or fangyuan564 or fangyuan565) begin
    casez (fangyuan565)
      2'b?1 :
        memwrite_pow2_ln455_55_d_0 = fangyuan564 [63:0] ;
      2'b1? :
        memwrite_pow2_ln455_55_d_0 = fangyuan564 [127:64] ;
      default:
        memwrite_pow2_ln455_55_d_0 = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_pow2_0_ln388_z [118:55] ;
    endcase
  end
  wire [2:0] fangyuan566;
  assign fangyuan566 = { mux_predict_vector_ln471_0_q[368], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln423_z [0], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [368] };
  wire [2:0] fangyuan567;
  assign fangyuan567 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_368_sel , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln423_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z };
  always @(\rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln396_z [0] or fangyuan566 or fangyuan567) begin
    casez (fangyuan567)
      3'b??1 :
        mux_predict_vector_ln471_0_368_d = fangyuan566 [0:0] ;
      3'b?1? :
        mux_predict_vector_ln471_0_368_d = fangyuan566 [1:1] ;
      3'b1?? :
        mux_predict_vector_ln471_0_368_d = fangyuan566 [2:2] ;
      default:
        mux_predict_vector_ln471_0_368_d = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln396_z [0] ;
    endcase
  end
  wire [16:0] fangyuan568;
  assign fangyuan568 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln396_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln396_z [2:1], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_max_ln396_z [15:2] };
  wire [50:0] fangyuan569;
  assign fangyuan569 = { mux_predict_vector_ln471_0_q[405], mux_predict_vector_ln471_0_q[388:373], mux_predict_vector_ln471_0_q[405], mux_predict_vector_ln471_0_q[388:387], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_max_ln417_z [15:2], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [405], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [388:373] };
  wire [2:0] fangyuan570;
  assign fangyuan570 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_373_mux_0_sel , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln402_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z };
  always @(fangyuan568 or fangyuan569 or fangyuan570) begin
    casez (fangyuan570)
      3'b??1 :
        mux_predict_vector_ln471_0_373_d_0 = fangyuan569 [16:0] ;
      3'b?1? :
        mux_predict_vector_ln471_0_373_d_0 = fangyuan569 [33:17] ;
      3'b1?? :
        mux_predict_vector_ln471_0_373_d_0 = fangyuan569 [50:34] ;
      default:
        mux_predict_vector_ln471_0_373_d_0 = fangyuan568 ;
    endcase
  end
  wire [31:0] fangyuan571;
  assign fangyuan571 = { mux_predict_vector_ln471_0_q[404:389], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [404:389] };
  wire [1:0] fangyuan572;
  assign fangyuan572 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_373_mux_0_sel , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z };
  always @(\rbm_0_cmos32soi_rbm_predict_rbm_combinational.mult_ln407_z or fangyuan571 or fangyuan572) begin
    casez (fangyuan572)
      2'b?1 :
        mux_predict_vector_ln471_0_389_d_0 = fangyuan571 [15:0] ;
      2'b1? :
        mux_predict_vector_ln471_0_389_d_0 = fangyuan571 [31:16] ;
      default:
        mux_predict_vector_ln471_0_389_d_0 = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mult_ln407_z ;
    endcase
  end
  wire [5:0] fangyuan573;
  assign fangyuan573 = { mux_predict_vector_ln471_0_q[372:371], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_max_ln417_z [1:0], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [372:371] };
  wire [2:0] fangyuan574;
  assign fangyuan574 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_371_mux_0_sel , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_0_ln402_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z };
  always @(\rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_max_ln396_z [1:0] or fangyuan573 or fangyuan574) begin
    casez (fangyuan574)
      3'b??1 :
        mux_predict_vector_ln471_0_371_d_0 = fangyuan573 [1:0] ;
      3'b?1? :
        mux_predict_vector_ln471_0_371_d_0 = fangyuan573 [3:2] ;
      3'b1?? :
        mux_predict_vector_ln471_0_371_d_0 = fangyuan573 [5:4] ;
      default:
        mux_predict_vector_ln471_0_371_d_0 = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_max_ln396_z [1:0] ;
    endcase
  end
  wire [5:0] fangyuan575;
  assign fangyuan575 = { mux_predict_vector_ln471_0_q[370:369], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln423_z [2:1], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [370:369] };
  wire [2:0] fangyuan576;
  assign fangyuan576 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_369_mux_0_sel , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln423_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z };
  always @(\rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln396_z [2:1] or fangyuan575 or fangyuan576) begin
    casez (fangyuan576)
      3'b??1 :
        mux_predict_vector_ln471_0_369_d_0 = fangyuan575 [1:0] ;
      3'b?1? :
        mux_predict_vector_ln471_0_369_d_0 = fangyuan575 [3:2] ;
      3'b1?? :
        mux_predict_vector_ln471_0_369_d_0 = fangyuan575 [5:4] ;
      default:
        mux_predict_vector_ln471_0_369_d_0 = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln396_z [2:1] ;
    endcase
  end
  wire [63:0] fangyuan577;
  assign fangyuan577 = { add_ln271_z_0[18:0], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_rem_ln58_z_0 [63:19] };
  assign mux_predict_vector_ln471_0_223_d_0 = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [286:223] : fangyuan577;
  assign mux_predict_vector_ln471_0_287_d_0 = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [299:287] : add_ln271_z_0[31:19];
  wire [13:0] fangyuan578;
  assign fangyuan578 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln271_0_z [20:14], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [160:154] };
  wire [1:0] fangyuan579;
  assign fangyuan579 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln51_z_0 , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z };
  always @(rbm_0_cmos32soi_sigmoid_ln250_z or fangyuan578 or fangyuan579) begin
    casez (fangyuan579)
      2'b?1 :
        mux_predict_vector_ln471_0_154_d_0 = fangyuan578 [6:0] ;
      2'b1? :
        mux_predict_vector_ln471_0_154_d_0 = fangyuan578 [13:7] ;
      default:
        mux_predict_vector_ln471_0_154_d_0 = rbm_0_cmos32soi_sigmoid_ln250_z ;
    endcase
  end
  wire [29:0] fangyuan580;
  assign fangyuan580 = { mux_sum_ln236_14_q, mux_predict_vector_ln471_0_q[500:487], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln471_z [0], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [500:487] };
  wire [1:0] fangyuan581;
  assign fangyuan581 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_487_mux_0_sel , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z };
  always @(mux_sum_ln236_z[14:0] or fangyuan580 or fangyuan581) begin
    casez (fangyuan581)
      2'b?1 :
        mux_predict_vector_ln471_0_487_d_0 = fangyuan580 [14:0] ;
      2'b1? :
        mux_predict_vector_ln471_0_487_d_0 = fangyuan580 [29:15] ;
      default:
        mux_predict_vector_ln471_0_487_d_0 = mux_sum_ln236_z[14:0] ;
    endcase
  end
  wire [23:0] fangyuan582;
  assign fangyuan582 = { mux_predict_vector_ln471_0_q[435:430], mux_h_ln400_z[6:1], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln407_0_z [6:1], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [435:430] };
  wire [3:0] fangyuan583;
  assign fangyuan583 = { state_rbm_0_cmos32soi_rbm_predict_rbm[36], ctrlAnd_1_ln402_z, state_rbm_0_cmos32soi_rbm_predict_rbm[29], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z };
  always @(\rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln244_z [6:1] or fangyuan582 or fangyuan583) begin
    casez (fangyuan583)
      4'b???1 :
        mux_predict_vector_ln471_0_430_d_0 = fangyuan582 [5:0] ;
      4'b??1? :
        mux_predict_vector_ln471_0_430_d_0 = fangyuan582 [11:6] ;
      4'b?1?? :
        mux_predict_vector_ln471_0_430_d_0 = fangyuan582 [17:12] ;
      4'b1??? :
        mux_predict_vector_ln471_0_430_d_0 = fangyuan582 [23:18] ;
      default:
        mux_predict_vector_ln471_0_430_d_0 = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln244_z [6:1] ;
    endcase
  end
  wire [9:0] fangyuan584;
  assign fangyuan584 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln244_z [15:7], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln244_z [0] };
  wire [29:0] fangyuan585;
  assign fangyuan585 = { mux_predict_vector_ln471_0_q[444:436], mux_predict_vector_ln471_0_q[429], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln407_0_z [15:7], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln407_0_z [0], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [444:436], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [429] };
  wire [2:0] fangyuan586;
  assign fangyuan586 = { state_rbm_0_cmos32soi_rbm_predict_rbm[36], state_rbm_0_cmos32soi_rbm_predict_rbm[29], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z };
  always @(fangyuan584 or fangyuan585 or fangyuan586) begin
    casez (fangyuan586)
      3'b??1 :
        mux_predict_vector_ln471_0_429_d_0 = fangyuan585 [9:0] ;
      3'b?1? :
        mux_predict_vector_ln471_0_429_d_0 = fangyuan585 [19:10] ;
      3'b1?? :
        mux_predict_vector_ln471_0_429_d_0 = fangyuan585 [29:20] ;
      default:
        mux_predict_vector_ln471_0_429_d_0 = fangyuan584 ;
    endcase
  end
  wire [9:0] fangyuan587;
  assign fangyuan587 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln236_z [8:1], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_v_ln236_z [0], mux_sum_ln236_z[15] };
  wire [29:0] fangyuan588;
  assign fangyuan588 = { mux_predict_vector_ln471_0_q[110:101], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_this__ln361_0_z_0 [3:0], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln51_z_0 [6:1], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [110:101] };
  wire [2:0] fangyuan589;
  assign fangyuan589 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_487_mux_0_sel , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln51_z_0 , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z };
  always @(fangyuan587 or fangyuan588 or fangyuan589) begin
    casez (fangyuan589)
      3'b??1 :
        mux_predict_vector_ln471_0_101_d_0 = fangyuan588 [9:0] ;
      3'b?1? :
        mux_predict_vector_ln471_0_101_d_0 = fangyuan588 [19:10] ;
      3'b1?? :
        mux_predict_vector_ln471_0_101_d_0 = fangyuan588 [29:20] ;
      default:
        mux_predict_vector_ln471_0_101_d_0 = fangyuan587 ;
    endcase
  end
  wire [15:0] fangyuan590;
  assign fangyuan590 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [151:144], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_prediction_ln905_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln901_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln901_z [2:1], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln901_z [0] };
  wire [1:0] fangyuan591;
  assign fangyuan591 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln901_z };
  always @(\rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln271_0_z [11:4] or fangyuan590 or fangyuan591) begin
    casez (fangyuan591)
      2'b?1 :
        mux_predict_vector_ln471_0_144_d_0 = fangyuan590 [7:0] ;
      2'b1? :
        mux_predict_vector_ln471_0_144_d_0 = fangyuan590 [15:8] ;
      default:
        mux_predict_vector_ln471_0_144_d_0 = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln271_0_z [11:4] ;
    endcase
  end
  wire [27:0] fangyuan592;
  assign fangyuan592 = { mux_predict_vector_ln471_0_q[460:447], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [460:447] };
  wire [1:0] fangyuan593;
  assign fangyuan593 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_447_mux_0_sel , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z };
  always @(\rbm_0_cmos32soi_rbm_predict_rbm_combinational.sub_ln196_z_0 [14:1] or fangyuan592 or fangyuan593) begin
    casez (fangyuan593)
      2'b?1 :
        mux_predict_vector_ln471_0_447_d_0 = fangyuan592 [13:0] ;
      2'b1? :
        mux_predict_vector_ln471_0_447_d_0 = fangyuan592 [27:14] ;
      default:
        mux_predict_vector_ln471_0_447_d_0 = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.sub_ln196_z_0 [14:1] ;
    endcase
  end
  wire [6:0] fangyuan594;
  assign fangyuan594 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln400_z [6:1], mux_h_ln400_z[0] };
  wire [13:0] fangyuan595;
  assign fangyuan595 = { mux_predict_vector_ln471_0_q[428:422], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [428:422] };
  wire [1:0] fangyuan596;
  assign fangyuan596 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_422_mux_0_sel , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z };
  always @(fangyuan594 or fangyuan595 or fangyuan596) begin
    casez (fangyuan596)
      2'b?1 :
        mux_predict_vector_ln471_0_422_d_0 = fangyuan595 [6:0] ;
      2'b1? :
        mux_predict_vector_ln471_0_422_d_0 = fangyuan595 [13:7] ;
      default:
        mux_predict_vector_ln471_0_422_d_0 = fangyuan594 ;
    endcase
  end
  wire [63:0] fangyuan597;
  assign fangyuan597 = { mux_predict_vector_ln471_0_q[421:406], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_sum_ln409_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.sub_ln196_0_z_0 , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [421:406] };
  wire [3:0] fangyuan598;
  assign fangyuan598 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_406_mux_0_sel , state_rbm_0_cmos32soi_rbm_predict_rbm[31], state_rbm_0_cmos32soi_rbm_predict_rbm[18], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z };
  always @(\rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_sum_ln400_z or fangyuan597 or fangyuan598) begin
    casez (fangyuan598)
      4'b???1 :
        mux_predict_vector_ln471_0_406_d_0 = fangyuan597 [15:0] ;
      4'b??1? :
        mux_predict_vector_ln471_0_406_d_0 = fangyuan597 [31:16] ;
      4'b?1?? :
        mux_predict_vector_ln471_0_406_d_0 = fangyuan597 [47:32] ;
      4'b1??? :
        mux_predict_vector_ln471_0_406_d_0 = fangyuan597 [63:48] ;
      default:
        mux_predict_vector_ln471_0_406_d_0 = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_sum_ln400_z ;
    endcase
  end
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [159] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [31] : memwrite_pow2_ln455_q[159];
  wire [2:0] fangyuan599;
  assign fangyuan599 = { mux_predict_vector_ln471_0_q[446:445], mux_predict_vector_ln471_0_q[332] };
  assign _02052_ = fangyuan599 == 3'b100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [155] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [27] : memwrite_pow2_ln455_q[155];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [153] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [25] : memwrite_pow2_ln455_q[153];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [151] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [23] : memwrite_pow2_ln455_q[151];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [149] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [21] : memwrite_pow2_ln455_q[149];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [147] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [19] : memwrite_pow2_ln455_q[147];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [145] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [17] : memwrite_pow2_ln455_q[145];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [143] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [15] : memwrite_pow2_ln455_q[143];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [141] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [13] : memwrite_pow2_ln455_q[141];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [139] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [11] : memwrite_pow2_ln455_q[139];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [137] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [9] : memwrite_pow2_ln455_q[137];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [135] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [7] : memwrite_pow2_ln455_q[135];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [133] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [5] : memwrite_pow2_ln455_q[133];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [131] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [3] : memwrite_pow2_ln455_q[131];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [129] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [1] : memwrite_pow2_ln455_q[129];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [127] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [31] : memwrite_pow2_ln455_q[127];
  wire [2:0] fangyuan600;
  assign fangyuan600 = { mux_predict_vector_ln471_0_q[446:445], mux_predict_vector_ln471_0_q[332] };
  assign _02053_ = fangyuan600 == 3'b011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [125] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [29] : memwrite_pow2_ln455_q[125];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [123] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [27] : memwrite_pow2_ln455_q[123];
  assign memwrite_rbm_visible_unit_ln365_z[347] = _02054_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[347];
  assign _02054_ = add_ln365_q == 9'b101011011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [121] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [25] : memwrite_pow2_ln455_q[121];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [119] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [23] : memwrite_pow2_ln455_q[119];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [117] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [21] : memwrite_pow2_ln455_q[117];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [115] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [19] : memwrite_pow2_ln455_q[115];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [113] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [17] : memwrite_pow2_ln455_q[113];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [111] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [15] : memwrite_pow2_ln455_q[111];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [109] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [13] : memwrite_pow2_ln455_q[109];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [107] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [11] : memwrite_pow2_ln455_q[107];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [105] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [9] : memwrite_pow2_ln455_q[105];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [103] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [7] : memwrite_pow2_ln455_q[103];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [101] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [5] : memwrite_pow2_ln455_q[101];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [99] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [3] : memwrite_pow2_ln455_q[99];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [97] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [1] : memwrite_pow2_ln455_q[97];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [95] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [31] : memwrite_pow2_ln455_q[95];
  wire [2:0] fangyuan601;
  assign fangyuan601 = { mux_predict_vector_ln471_0_q[446:445], mux_predict_vector_ln471_0_q[332] };
  assign _02055_ = fangyuan601 == 3'b010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [93] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [29] : memwrite_pow2_ln455_q[93];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [91] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [27] : memwrite_pow2_ln455_q[91];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [89] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [25] : memwrite_pow2_ln455_q[89];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [87] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [23] : memwrite_pow2_ln455_q[87];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [85] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [21] : memwrite_pow2_ln455_q[85];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [83] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [19] : memwrite_pow2_ln455_q[83];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [81] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [17] : memwrite_pow2_ln455_q[81];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [79] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [15] : memwrite_pow2_ln455_q[79];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [77] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [13] : memwrite_pow2_ln455_q[77];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [75] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [11] : memwrite_pow2_ln455_q[75];
  assign memwrite_rbm_visible_unit_ln365_z[345] = _02056_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[345];
  assign _02056_ = add_ln365_q == 9'b101011001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [73] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [9] : memwrite_pow2_ln455_q[73];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [71] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [7] : memwrite_pow2_ln455_q[71];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [69] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [5] : memwrite_pow2_ln455_q[69];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [67] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [3] : memwrite_pow2_ln455_q[67];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [65] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [1] : memwrite_pow2_ln455_q[65];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [63] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [31] : memwrite_pow2_ln455_q[63];
  wire [2:0] fangyuan602;
  assign fangyuan602 = { mux_predict_vector_ln471_0_q[446:445], mux_predict_vector_ln471_0_q[332] };
  assign _02057_ = fangyuan602 == 3'b001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [61] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [29] : memwrite_pow2_ln455_q[61];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [59] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [27] : memwrite_pow2_ln455_q[59];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [57] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [25] : memwrite_pow2_ln455_q[57];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [55] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [23] : memwrite_pow2_ln455_q[55];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [53] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [21] : memwrite_pow2_ln455_q[53];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [51] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [19] : memwrite_pow2_ln455_q[51];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [49] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [17] : memwrite_pow2_ln455_q[49];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [47] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [15] : memwrite_pow2_ln455_q[47];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [45] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [13] : memwrite_pow2_ln455_q[45];
  assign memwrite_rbm_visible_unit_ln365_z[343] = _02058_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[343];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [43] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [11] : memwrite_pow2_ln455_q[43];
  assign _02058_ = add_ln365_q == 9'b101010111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [41] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [9] : memwrite_pow2_ln455_q[41];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [39] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [7] : memwrite_pow2_ln455_q[39];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [37] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [5] : memwrite_pow2_ln455_q[37];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [35] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [3] : memwrite_pow2_ln455_q[35];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [33] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [1] : memwrite_pow2_ln455_q[33];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [31] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [31] : memwrite_pow2_ln455_q[31];
  wire [31:0] fangyuan603;
  assign fangyuan603 = { 24'b000000000000000000000000, mux_predict_vector_ln471_0_q[446:445], mux_predict_vector_ln471_0_q[332], 5'b00000 };
  assign _02059_ = ! fangyuan603;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [29] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [29] : memwrite_pow2_ln455_q[29];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [27] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [27] : memwrite_pow2_ln455_q[27];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [25] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [25] : memwrite_pow2_ln455_q[25];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [23] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [23] : memwrite_pow2_ln455_q[23];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [21] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [21] : memwrite_pow2_ln455_q[21];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [19] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [19] : memwrite_pow2_ln455_q[19];
  assign memwrite_rbm_visible_unit_ln365_z[341] = _02060_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[341];
  assign _02060_ = add_ln365_q == 9'b101010101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [17] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [17] : memwrite_pow2_ln455_q[17];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [15] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [15] : memwrite_pow2_ln455_q[15];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [13] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [13] : memwrite_pow2_ln455_q[13];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [11] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [11] : memwrite_pow2_ln455_q[11];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [9] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [9] : memwrite_pow2_ln455_q[9];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [7] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [7] : memwrite_pow2_ln455_q[7];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [5] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [5] : memwrite_pow2_ln455_q[5];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [3] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [3] : memwrite_pow2_ln455_q[3];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [1] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [1] : memwrite_pow2_ln455_q[1];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [158] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [30] : memwrite_pow2_ln455_q[158];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [154] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [26] : memwrite_pow2_ln455_q[154];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [150] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [22] : memwrite_pow2_ln455_q[150];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [146] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [18] : memwrite_pow2_ln455_q[146];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [142] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [14] : memwrite_pow2_ln455_q[142];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [138] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [10] : memwrite_pow2_ln455_q[138];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [134] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [6] : memwrite_pow2_ln455_q[134];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [130] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [2] : memwrite_pow2_ln455_q[130];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [126] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [30] : memwrite_pow2_ln455_q[126];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [124] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [28] : memwrite_pow2_ln455_q[124];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [120] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [24] : memwrite_pow2_ln455_q[120];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [116] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [20] : memwrite_pow2_ln455_q[116];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [112] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [16] : memwrite_pow2_ln455_q[112];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [108] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [12] : memwrite_pow2_ln455_q[108];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [104] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [8] : memwrite_pow2_ln455_q[104];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [100] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [4] : memwrite_pow2_ln455_q[100];
  assign memwrite_rbm_visible_unit_ln365_z[339] = _02061_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[339];
  assign _02061_ = add_ln365_q == 9'b101010011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [96] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [0] : memwrite_pow2_ln455_q[96];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [92] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [28] : memwrite_pow2_ln455_q[92];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [88] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [24] : memwrite_pow2_ln455_q[88];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [26] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [26] : memwrite_pow2_ln455_q[26];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [84] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [20] : memwrite_pow2_ln455_q[84];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [22] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [22] : memwrite_pow2_ln455_q[22];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [80] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [16] : memwrite_pow2_ln455_q[80];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [18] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [18] : memwrite_pow2_ln455_q[18];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [76] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [12] : memwrite_pow2_ln455_q[76];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [14] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [14] : memwrite_pow2_ln455_q[14];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [72] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [8] : memwrite_pow2_ln455_q[72];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [10] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [10] : memwrite_pow2_ln455_q[10];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [68] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [4] : memwrite_pow2_ln455_q[68];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [6] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [6] : memwrite_pow2_ln455_q[6];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [64] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [0] : memwrite_pow2_ln455_q[64];
  assign memwrite_rbm_visible_unit_ln365_z[337] = _02062_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[337];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [2] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [2] : memwrite_pow2_ln455_q[2];
  assign _02062_ = add_ln365_q == 9'b101010001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [60] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [28] : memwrite_pow2_ln455_q[60];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [156] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [28] : memwrite_pow2_ln455_q[156];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [56] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [24] : memwrite_pow2_ln455_q[56];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [148] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [20] : memwrite_pow2_ln455_q[148];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [52] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [20] : memwrite_pow2_ln455_q[52];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [140] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [12] : memwrite_pow2_ln455_q[140];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [48] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [16] : memwrite_pow2_ln455_q[48];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [132] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [4] : memwrite_pow2_ln455_q[132];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [44] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [12] : memwrite_pow2_ln455_q[44];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [157] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [29] : memwrite_pow2_ln455_q[157];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [40] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [8] : memwrite_pow2_ln455_q[40];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [118] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [22] : memwrite_pow2_ln455_q[118];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [36] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [4] : memwrite_pow2_ln455_q[36];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [110] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [14] : memwrite_pow2_ln455_q[110];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [32] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [0] : memwrite_pow2_ln455_q[32];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [102] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [6] : memwrite_pow2_ln455_q[102];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [28] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [28] : memwrite_pow2_ln455_q[28];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [94] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [30] : memwrite_pow2_ln455_q[94];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [20] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [20] : memwrite_pow2_ln455_q[20];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [86] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [22] : memwrite_pow2_ln455_q[86];
  assign memwrite_rbm_visible_unit_ln365_z[335] = _02063_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[335];
  assign _02063_ = add_ln365_q == 9'b101001111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [12] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [12] : memwrite_pow2_ln455_q[12];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [78] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [14] : memwrite_pow2_ln455_q[78];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [4] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [4] : memwrite_pow2_ln455_q[4];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [70] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [6] : memwrite_pow2_ln455_q[70];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [152] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [24] : memwrite_pow2_ln455_q[152];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [62] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [30] : memwrite_pow2_ln455_q[62];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [136] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [8] : memwrite_pow2_ln455_q[136];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [54] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [22] : memwrite_pow2_ln455_q[54];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [122] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [26] : memwrite_pow2_ln455_q[122];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [46] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [14] : memwrite_pow2_ln455_q[46];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [106] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [10] : memwrite_pow2_ln455_q[106];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [38] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [6] : memwrite_pow2_ln455_q[38];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [90] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [26] : memwrite_pow2_ln455_q[90];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [24] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [24] : memwrite_pow2_ln455_q[24];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [74] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [10] : memwrite_pow2_ln455_q[74];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [8] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [8] : memwrite_pow2_ln455_q[8];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [58] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [26] : memwrite_pow2_ln455_q[58];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [144] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [16] : memwrite_pow2_ln455_q[144];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [42] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [10] : memwrite_pow2_ln455_q[42];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [114] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [18] : memwrite_pow2_ln455_q[114];
  assign memwrite_rbm_visible_unit_ln365_z[333] = _02064_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[333];
  assign _02064_ = add_ln365_q == 9'b101001101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [16] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [16] : memwrite_pow2_ln455_q[16];
  wire [1:0] fangyuan604;
  assign fangyuan604 = { 1'b1, ctrlOr_ln711_0_z };
  wire [1:0] fangyuan605;
  assign fangyuan605 = { state_rbm_0_cmos32soi_rbm_train_rbm[93], state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  always @(1'b0 or fangyuan604 or fangyuan605) begin
    casez (fangyuan605)
      2'b?1 :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[94] = fangyuan604 [0:0] ;
      2'b1? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[94] = fangyuan604 [1:1] ;
      default:
        state_rbm_0_cmos32soi_rbm_train_rbm_next[94] = 1'b0 ;
    endcase
  end
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [82] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [18] : memwrite_pow2_ln455_q[82];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [128] = _02052_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [0] : memwrite_pow2_ln455_q[128];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [50] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [18] : memwrite_pow2_ln455_q[50];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [66] = _02055_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [2] : memwrite_pow2_ln455_q[66];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [0] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [0] : memwrite_pow2_ln455_q[0];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [98] = _02053_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [2] : memwrite_pow2_ln455_q[98];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [34] = _02057_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [2] : memwrite_pow2_ln455_q[34];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_pow2_ln455_z [30] = _02059_ ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z [30] : memwrite_pow2_ln455_q[30];
  assign mux_predict_vector_ln471_0_336_d_0 = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [367:336] : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_prediction_ln905_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memread_rbm_predict_vector_ln903_z ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln907_z : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_prediction_ln901_z ;
  wire [63:0] fangyuan606;
  assign fangyuan606 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [222:161], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [139], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [100] };
  wire [63:0] fangyuan607;
  assign fangyuan607 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_rem_ln58_z_0 [18:0], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln271_0_z [63:21], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln51_z_0 , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_i_ln51_z_0 [0] };
  assign mux_predict_vector_ln471_0_100_d_0 = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z ? fangyuan606 : fangyuan607;
  wire [191:0] fangyuan608;
  assign fangyuan608 = { mux_predict_vector_ln471_0_q[61:0], add_ln281_reg_0_0, \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln281_z_0 , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [61:0], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln471_z [2:1] };
  wire [2:0] fangyuan609;
  assign fangyuan609 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln281_reg_0_sel , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln434_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z };
  always @(\rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_sumOfpow2_ln434_z or fangyuan608 or fangyuan609) begin
    casez (fangyuan609)
      3'b??1 :
        add_ln281_reg_0_d = fangyuan608 [63:0] ;
      3'b?1? :
        add_ln281_reg_0_d = fangyuan608 [127:64] ;
      3'b1?? :
        add_ln281_reg_0_d = fangyuan608 [191:128] ;
      default:
        add_ln281_reg_0_d = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_sumOfpow2_ln434_z ;
    endcase
  end
  wire [37:0] fangyuan610;
  assign fangyuan610 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln461_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln461_z [2:1], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_expectation_ln461_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln461_z };
  wire [75:0] fangyuan611;
  assign fangyuan611 = { mux_predict_vector_ln471_0_q[99:62], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [99:62] };
  wire [1:0] fangyuan612;
  assign fangyuan612 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln51_z_0 , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z };
  always @(fangyuan610 or fangyuan611 or fangyuan612) begin
    casez (fangyuan612)
      2'b?1 :
        mux_predict_vector_ln471_0_62_d_0 = fangyuan611 [37:0] ;
      2'b1? :
        mux_predict_vector_ln471_0_62_d_0 = fangyuan611 [75:38] ;
      default:
        mux_predict_vector_ln471_0_62_d_0 = fangyuan610 ;
    endcase
  end
  wire [2:0] fangyuan613;
  assign fangyuan613 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln423_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln423_z [2:1] };
  wire [5:0] fangyuan614;
  assign fangyuan614 = { mux_predict_vector_ln471_0_q[463:461], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [463:461] };
  wire [1:0] fangyuan615;
  assign fangyuan615 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_461_mux_0_sel , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z };
  always @(fangyuan613 or fangyuan614 or fangyuan615) begin
    casez (fangyuan615)
      2'b?1 :
        mux_predict_vector_ln471_0_461_d_0 = fangyuan614 [2:0] ;
      2'b1? :
        mux_predict_vector_ln471_0_461_d_0 = fangyuan614 [5:3] ;
      default:
        mux_predict_vector_ln471_0_461_d_0 = fangyuan613 ;
    endcase
  end
  assign mux_predict_vector_ln471_0_445_d_0 = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [446:445] : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln434_z [2:1];
  wire [3:0] fangyuan616;
  assign fangyuan616 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln434_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln434_z [2:1], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln434_z [0] };
  wire [7:0] fangyuan617;
  assign fangyuan617 = { mux_predict_vector_ln471_0_q[335:332], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [335:332] };
  wire [1:0] fangyuan618;
  assign fangyuan618 = { state_rbm_0_cmos32soi_rbm_predict_rbm[22], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z };
  always @(fangyuan616 or fangyuan617 or fangyuan618) begin
    casez (fangyuan618)
      2'b?1 :
        mux_predict_vector_ln471_0_332_d_0 = fangyuan617 [3:0] ;
      2'b1? :
        mux_predict_vector_ln471_0_332_d_0 = fangyuan617 [7:4] ;
      default:
        mux_predict_vector_ln471_0_332_d_0 = fangyuan616 ;
    endcase
  end
  assign mux_predict_vector_ln471_0_300_d_0 = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [331:300] : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memread_pow2_ln463_z ;
  wire [3:0] fangyuan619;
  assign fangyuan619 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [153:152], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.and_1_ln897_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.or_and_0_ln897_Z_0_z };
  wire [1:0] fangyuan620;
  assign fangyuan620 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln895_0_z };
  always @(\rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln271_0_z [13:12] or fangyuan619 or fangyuan620) begin
    casez (fangyuan620)
      2'b?1 :
        mux_predict_vector_ln471_0_152_d_0 = fangyuan619 [1:0] ;
      2'b1? :
        mux_predict_vector_ln471_0_152_d_0 = fangyuan619 [3:2] ;
      default:
        mux_predict_vector_ln471_0_152_d_0 = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln271_0_z [13:12] ;
    endcase
  end
  wire [30:0] fangyuan621;
  assign fangyuan621 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln271_0_z [3:0], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_this__ln361_0_z_0 [31:5] };
  wire [92:0] fangyuan622;
  assign fangyuan622 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [143:140], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [138:112], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln895_z [8:1], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln912_z [7:1], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_count_ln895_z [6:0], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_i_ln895_z , mux_predict_vector_ln471_0_q[143:140], mux_predict_vector_ln471_0_q[138:112] };
  wire [2:0] fangyuan623;
  assign fangyuan623 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln895_0_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_count_ln895_Z_7_tag_sel };
  always @(fangyuan621 or fangyuan622 or fangyuan623) begin
    casez (fangyuan623)
      3'b??1 :
        mux_predict_vector_ln471_0_112_d_0 = fangyuan622 [30:0] ;
      3'b?1? :
        mux_predict_vector_ln471_0_112_d_0 = fangyuan622 [61:31] ;
      3'b1?? :
        mux_predict_vector_ln471_0_112_d_0 = fangyuan622 [92:62] ;
      default:
        mux_predict_vector_ln471_0_112_d_0 = fangyuan621 ;
    endcase
  end
  wire [1:0] fangyuan624;
  assign fangyuan624 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_this__ln361_0_z_0 [4], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z [111] };
  wire [1:0] fangyuan625;
  assign fangyuan625 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln51_z_0 , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlOr_ln471_z };
  always @(\rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln242_z or fangyuan624 or fangyuan625) begin
    casez (fangyuan625)
      2'b?1 :
        mux_predict_vector_ln471_0_111_d = fangyuan624 [0:0] ;
      2'b1? :
        mux_predict_vector_ln471_0_111_d = fangyuan624 [1:1] ;
      default:
        mux_predict_vector_ln471_0_111_d = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln242_z ;
    endcase
  end
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_dp_ln449_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [5] ? 32'd0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mult_ln240_Z_v = state_rbm_0_cmos32soi_rbm_predict_rbm[3] ? mux_predict_vector_ln471_0_q[473:464] : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mult_ln240_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln473_z ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_max_ln417_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.gt_ln856_z_0 ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_sum_ln400_z : mux_predict_vector_ln471_0_q[386:371];
  wire [30:0] fangyuan626;
  assign fangyuan626 = { _02095_, _02094_, _02093_, _02092_, _02091_, _02090_, _02089_, _02088_, _02087_, _02086_, _02085_, _02084_, _02083_, _02082_, _02081_, _02080_, _02079_, _02078_, _02077_, _02076_, _02075_, _02074_, _02073_, _02072_, _02071_, _02070_, _02069_, _02068_, _02067_, _02066_, _02065_ };
  always @(32'd1 or fangyuan626) begin
    casez (fangyuan626)
      31'b??????????????????????????????1 :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b10000000000000000000000000000000 ;
      31'b?????????????????????????????1? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b01000000000000000000000000000000 ;
      31'b????????????????????????????1?? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b00100000000000000000000000000000 ;
      31'b???????????????????????????1??? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b00010000000000000000000000000000 ;
      31'b??????????????????????????1???? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b00001000000000000000000000000000 ;
      31'b?????????????????????????1????? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b00000100000000000000000000000000 ;
      31'b????????????????????????1?????? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b00000010000000000000000000000000 ;
      31'b???????????????????????1??????? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b00000001000000000000000000000000 ;
      31'b??????????????????????1???????? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b00000000100000000000000000000000 ;
      31'b?????????????????????1????????? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b00000000010000000000000000000000 ;
      31'b????????????????????1?????????? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b00000000001000000000000000000000 ;
      31'b???????????????????1??????????? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b00000000000100000000000000000000 ;
      31'b??????????????????1???????????? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b00000000000010000000000000000000 ;
      31'b?????????????????1????????????? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b00000000000001000000000000000000 ;
      31'b????????????????1?????????????? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b00000000000000100000000000000000 ;
      31'b???????????????1??????????????? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b00000000000000010000000000000000 ;
      31'b??????????????1???????????????? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b00000000000000001000000000000000 ;
      31'b?????????????1????????????????? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b00000000000000000100000000000000 ;
      31'b????????????1?????????????????? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b00000000000000000010000000000000 ;
      31'b???????????1??????????????????? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b00000000000000000001000000000000 ;
      31'b??????????1???????????????????? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b00000000000000000000100000000000 ;
      31'b?????????1????????????????????? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b00000000000000000000010000000000 ;
      31'b????????1?????????????????????? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b00000000000000000000001000000000 ;
      31'b???????1??????????????????????? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b00000000000000000000000100000000 ;
      31'b??????1???????????????????????? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b00000000000000000000000010000000 ;
      31'b?????1????????????????????????? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b00000000000000000000000001000000 ;
      31'b????1?????????????????????????? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b00000000000000000000000000100000 ;
      31'b???1??????????????????????????? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b00000000000000000000000000010000 ;
      31'b??1???????????????????????????? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b00000000000000000000000000001000 ;
      31'b?1????????????????????????????? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b00000000000000000000000000000100 ;
      31'b1?????????????????????????????? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'b00000000000000000000000000000010 ;
      default:
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lsh_ln452_z = 32'd1 ;
    endcase
  end
  assign _02065_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 5'b11111;
  assign _02066_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 5'b11110;
  assign _02067_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 5'b11101;
  assign _02068_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 5'b11100;
  assign _02069_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 5'b11011;
  assign _02070_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 5'b11010;
  assign _02071_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 5'b11001;
  assign _02072_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 5'b11000;
  assign _02073_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 5'b10111;
  assign _02074_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 5'b10110;
  assign _02075_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 5'b10101;
  assign _02076_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 5'b10100;
  assign _02077_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 5'b10011;
  assign _02078_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 5'b10010;
  assign _02079_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 5'b10001;
  assign _02080_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 5'b10000;
  assign _02081_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 4'b1111;
  assign _02082_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 4'b1110;
  assign _02083_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 4'b1101;
  assign _02084_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 4'b1100;
  assign _02085_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 4'b1011;
  assign _02086_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 4'b1010;
  assign _02087_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 4'b1001;
  assign _02088_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 4'b1000;
  assign _02089_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 3'b111;
  assign _02090_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 3'b110;
  assign _02091_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 3'b101;
  assign _02092_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 3'b100;
  assign _02093_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 2'b11;
  assign _02094_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 2'b10;
  assign _02095_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z [4:0] == 1'b1;
  wire [63:0] fangyuan627;
  assign fangyuan627 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_rem_ln51_z_0 [62:0], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_num_adj_ln51_z_0 [31] };
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_rem_ln58_z_0 = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.le_ln820_z_0 ? fangyuan627 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.sub_ln301_z_0 ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_add_ln925_Z_1_v_0 = state_rbm_0_cmos32soi_rbm_predict_rbm[3] ? add_ln925_1_q : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln925_z [15:1];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [500] = _02096_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [500];
  assign _02096_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111110100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [497] = _02097_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [497];
  assign _02097_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111110001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [495] = _02098_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [495];
  assign _02098_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111101111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [493] = _02099_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [493];
  assign _02099_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111101101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [491] = _02100_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [491];
  assign _02100_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111101011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [489] = _02101_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [489];
  assign _02101_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111101001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [487] = _02102_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [487];
  assign _02102_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111100111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [485] = _02103_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [485];
  assign _02103_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111100101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [483] = _02104_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [483];
  assign _02104_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111100011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [481] = _02105_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [481];
  assign _02105_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111100001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [479] = _02106_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [479];
  assign _02106_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111011111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [477] = _02107_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [477];
  assign _02107_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111011101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [475] = _02108_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [475];
  assign _02108_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111011011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [473] = _02109_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [473];
  assign _02109_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111011001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [471] = _02110_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [471];
  assign _02110_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111010111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [469] = _02111_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [469];
  assign _02111_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111010101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [467] = _02112_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [467];
  assign _02112_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111010011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [465] = _02113_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [465];
  assign _02113_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111010001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [463] = _02114_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [463];
  assign _02114_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111001111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [461] = _02115_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [461];
  assign _02115_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111001101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [459] = _02116_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [459];
  assign _02116_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111001011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [457] = _02117_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [457];
  assign _02117_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111001001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [455] = _02118_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [455];
  assign _02118_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111000111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [453] = _02119_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [453];
  assign _02119_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111000101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [451] = _02120_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [451];
  assign _02120_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111000011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [449] = _02121_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [449];
  assign _02121_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111000001;
  assign memwrite_rbm_visible_unit_ln365_z[331] = _02122_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[331];
  assign _02122_ = add_ln365_q == 9'b101001011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [447] = _02123_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [447];
  assign _02123_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110111111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [445] = _02124_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [445];
  assign _02124_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110111101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [443] = _02125_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [443];
  assign _02125_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110111011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [441] = _02126_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [441];
  assign _02126_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110111001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [439] = _02127_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [439];
  assign _02127_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110110111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [437] = _02128_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [437];
  assign _02128_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110110101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [435] = _02129_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [435];
  assign _02129_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110110011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [433] = _02130_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [433];
  assign _02130_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110110001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [431] = _02131_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [431];
  assign _02131_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110101111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [429] = _02132_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [429];
  assign _02132_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110101101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [427] = _02133_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [427];
  assign _02133_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110101011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [425] = _02134_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [425];
  assign _02134_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110101001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [423] = _02135_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [423];
  assign _02135_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110100111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [421] = _02136_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [421];
  assign _02136_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110100101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [419] = _02137_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [419];
  assign _02137_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110100011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [417] = _02138_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [417];
  assign _02138_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110100001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [415] = _02139_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [415];
  assign _02139_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110011111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [413] = _02140_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [413];
  assign _02140_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110011101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [411] = _02141_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [411];
  assign _02141_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110011011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [409] = _02142_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [409];
  assign _02142_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110011001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [407] = _02143_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [407];
  assign _02143_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110010111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [405] = _02144_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [405];
  assign _02144_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110010101;
  assign memwrite_rbm_visible_unit_ln365_z[329] = _02145_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[329];
  assign _02145_ = add_ln365_q == 9'b101001001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [403] = _02146_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [403];
  assign _02146_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110010011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [401] = _02147_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [401];
  assign _02147_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110010001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [399] = _02148_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [399];
  assign _02148_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110001111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [397] = _02149_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [397];
  assign _02149_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110001101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [395] = _02150_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [395];
  assign _02150_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110001011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [393] = _02151_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [393];
  assign _02151_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110001001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [391] = _02152_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [391];
  assign _02152_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110000111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [389] = _02153_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [389];
  assign _02153_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110000101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [387] = _02154_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [387];
  assign _02154_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110000011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [385] = _02155_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [385];
  assign _02155_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110000001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [383] = _02156_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [383];
  assign _02156_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101111111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [381] = _02157_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [381];
  assign _02157_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101111101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [379] = _02158_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [379];
  assign _02158_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101111011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [377] = _02159_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [377];
  assign _02159_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101111001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [375] = _02160_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [375];
  assign _02160_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101110111;
  assign memwrite_rbm_visible_unit_ln365_z[327] = _02161_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[327];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [373] = _02162_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [373];
  assign _02161_ = add_ln365_q == 9'b101000111;
  assign _02162_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101110101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [371] = _02163_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [371];
  assign _02163_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101110011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [369] = _02164_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [369];
  assign _02164_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101110001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [367] = _02165_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [367];
  assign _02165_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101101111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [365] = _02166_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [365];
  assign _02166_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101101101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [363] = _02167_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [363];
  assign _02167_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101101011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [361] = _02168_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [361];
  assign _02168_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101101001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [359] = _02169_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [359];
  assign _02169_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101100111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [357] = _02170_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [357];
  assign _02170_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101100101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [355] = _02171_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [355];
  assign _02171_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101100011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [353] = _02172_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [353];
  assign _02172_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101100001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [351] = _02173_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [351];
  assign _02173_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101011111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [349] = _02174_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [349];
  assign _02174_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101011101;
  assign memwrite_rbm_visible_unit_ln365_z[325] = _02175_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[325];
  assign _02175_ = add_ln365_q == 9'b101000101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [347] = _02176_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [347];
  assign _02176_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101011011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [345] = _02177_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [345];
  assign _02177_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101011001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [343] = _02178_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [343];
  assign _02178_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101010111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [341] = _02179_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [341];
  assign _02179_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101010101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [339] = _02180_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [339];
  assign _02180_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101010011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [337] = _02181_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [337];
  assign _02181_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101010001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [335] = _02182_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [335];
  assign _02182_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101001111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [333] = _02183_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [333];
  assign _02183_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101001101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [331] = _02184_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [331];
  assign _02184_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101001011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [329] = _02185_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [329];
  assign _02185_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101001001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [327] = _02186_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [327];
  assign _02186_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101000111;
  assign memwrite_rbm_visible_unit_ln365_z[323] = _02187_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[323];
  assign _02187_ = add_ln365_q == 9'b101000011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [325] = _02188_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [325];
  assign _02188_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101000101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [323] = _02189_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [323];
  assign _02189_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101000011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [321] = _02190_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [321];
  assign _02190_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101000001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [319] = _02191_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [319];
  assign _02191_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100111111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [317] = _02192_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [317];
  assign _02192_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100111101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [315] = _02193_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [315];
  assign _00149_[2] = _00183_ ? 1'b0 : 1'b1;
  assign _02193_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100111011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [313] = _02194_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [313];
  assign _02194_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100111001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [311] = _02195_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [311];
  assign _02195_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100110111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [309] = _02196_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [309];
  assign _02196_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100110101;
  assign memwrite_rbm_visible_unit_ln365_z[321] = _02197_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[321];
  assign _02197_ = add_ln365_q == 9'b101000001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [307] = _02198_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [307];
  assign _02198_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100110011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [305] = _02199_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [305];
  assign _02199_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100110001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [303] = _02200_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [303];
  assign _02200_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100101111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [301] = _02201_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [301];
  assign _02201_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100101101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [299] = _02202_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [299];
  assign _02202_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100101011;
  assign _00149_[93] = _00184_ ? 1'b0 : 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [297] = _02203_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [297];
  assign _02203_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100101001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [295] = _02204_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [295];
  assign _02204_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100100111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [293] = _02205_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [293];
  assign _02205_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100100101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [291] = _02206_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [291];
  assign _02206_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100100011;
  assign memwrite_rbm_visible_unit_ln365_z[319] = _02207_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[319];
  assign _02207_ = add_ln365_q == 9'b100111111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [289] = _02208_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [289];
  assign _02208_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100100001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [287] = _02209_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [287];
  assign _02209_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100011111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [285] = _02210_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [285];
  assign _02210_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100011101;
  wire [1:0] fangyuan628;
  assign fangyuan628 = { ctrlAnd_1_ln708_z, 1'b0 };
  wire [5:0] fangyuan629;
  assign fangyuan629 = { 1'b0, _00148_[92], 2'b00, _00149_[93], 1'b0 };
  wire [2:0] fangyuan630;
  assign fangyuan630 = { state_rbm_0_cmos32soi_rbm_train_rbm[91], _00299_, state_rbm_0_cmos32soi_rbm_train_rbm[94] };
  always @(fangyuan628 or fangyuan629 or fangyuan630) begin
    casez (fangyuan630)
      3'b??1 :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[93:92] = fangyuan629 [1:0] ;
      3'b?1? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[93:92] = fangyuan629 [3:2] ;
      3'b1?? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[93:92] = fangyuan629 [5:4] ;
      default:
        state_rbm_0_cmos32soi_rbm_train_rbm_next[93:92] = fangyuan628 ;
    endcase
  end
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [283] = _02211_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [283];
  assign _02211_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100011011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [281] = _02212_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [281];
  assign _02212_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100011001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [279] = _02213_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [279];
  assign _02213_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100010111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [277] = _02214_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [277];
  assign _02214_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100010101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [275] = _02215_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [275];
  assign _02215_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100010011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [273] = _02216_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [273];
  assign _02216_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100010001;
  assign memwrite_rbm_visible_unit_ln365_z[317] = _02217_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[317];
  assign _02217_ = add_ln365_q == 9'b100111101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [271] = _02218_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [271];
  assign _02218_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100001111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [269] = _02219_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [269];
  assign _02219_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100001101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [267] = _02220_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [267];
  assign _02220_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100001011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [265] = _02221_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [265];
  assign _02221_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100001001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [263] = _02222_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [263];
  assign _02222_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100000111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [261] = _02223_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [261];
  assign _02223_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100000101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [259] = _02224_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [259];
  assign _02224_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100000011;
  assign memwrite_rbm_visible_unit_ln365_z[315] = _02226_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[315];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [257] = _02225_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [257];
  assign _02225_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100000001;
  assign _02226_ = add_ln365_q == 9'b100111011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [255] = _02227_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [255];
  assign _02227_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11111111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [253] = _02228_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [253];
  assign _02228_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11111101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [251] = _02229_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [251];
  assign _02229_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11111011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [249] = _02230_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [249];
  assign _02230_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11111001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [247] = _02231_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [247];
  assign _02231_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11110111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [245] = _02232_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [245];
  assign _02232_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11110101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [243] = _02233_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [243];
  assign _02233_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11110011;
  assign memwrite_rbm_visible_unit_ln365_z[313] = _02234_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[313];
  assign _02234_ = add_ln365_q == 9'b100111001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [241] = _02235_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [241];
  assign _02235_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11110001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [239] = _02236_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [239];
  assign _02236_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11101111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [237] = _02237_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [237];
  assign _02237_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11101101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [235] = _02238_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [235];
  assign _02238_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11101011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [233] = _02239_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [233];
  assign _02239_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11101001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [231] = _02240_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [231];
  assign _02240_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11100111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [229] = _02241_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [229];
  assign _02241_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11100101;
  assign memwrite_rbm_visible_unit_ln365_z[311] = _02242_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[311];
  assign _02242_ = add_ln365_q == 9'b100110111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [227] = _02243_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [227];
  assign _02243_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11100011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [225] = _02244_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [225];
  assign _02244_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11100001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [223] = _02245_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [223];
  assign _02245_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11011111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [221] = _02246_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [221];
  assign _02246_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11011101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [219] = _02247_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [219];
  assign _02247_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11011011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [217] = _02248_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [217];
  assign _02248_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11011001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [215] = _02249_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [215];
  assign _02249_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11010111;
  assign memwrite_rbm_visible_unit_ln365_z[309] = _02250_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[309];
  assign _02250_ = add_ln365_q == 9'b100110101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [213] = _02251_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [213];
  assign _02251_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11010101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [211] = _02252_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [211];
  assign _02252_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11010011;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[90] = _00300_ ? 1'b0 : ctrlAnd_1_ln193_z;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [209] = _02253_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [209];
  assign _02253_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11010001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [207] = _02254_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [207];
  assign _02254_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11001111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [205] = _02255_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [205];
  assign _02255_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11001101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [203] = _02256_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [203];
  assign _02256_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11001011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [201] = _02257_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [201];
  assign _02257_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11001001;
  assign memwrite_rbm_visible_unit_ln365_z[307] = _02258_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[307];
  assign _02258_ = add_ln365_q == 9'b100110011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [199] = _02259_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [199];
  assign _02259_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11000111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [197] = _02260_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [197];
  assign _02260_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11000101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [195] = _02261_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [195];
  assign _02261_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11000011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [193] = _02262_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [193];
  assign _02262_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11000001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [191] = _02263_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [191];
  assign _02263_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10111111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [189] = _02264_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [189];
  assign _02264_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10111101;
  assign memwrite_rbm_visible_unit_ln365_z[305] = _02265_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[305];
  assign _02265_ = add_ln365_q == 9'b100110001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [187] = _02266_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [187];
  assign _02266_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10111011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [185] = _02267_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [185];
  assign _02267_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10111001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [183] = _02268_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [183];
  assign _02268_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10110111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [181] = _02269_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [181];
  assign _02269_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10110101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [179] = _02270_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [179];
  assign _02270_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10110011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [177] = _02271_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [177];
  assign _02271_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10110001;
  assign memwrite_rbm_visible_unit_ln365_z[303] = _02272_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[303];
  assign _02272_ = add_ln365_q == 9'b100101111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [175] = _02273_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [175];
  assign _02273_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10101111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [173] = _02274_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [173];
  assign _02274_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10101101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [171] = _02275_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [171];
  assign _02275_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10101011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [169] = _02276_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [169];
  assign _02276_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10101001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [167] = _02277_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [167];
  assign _02277_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10100111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [165] = _02278_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [165];
  assign _02278_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10100101;
  assign memwrite_rbm_visible_unit_ln365_z[301] = _02279_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[301];
  assign _02279_ = add_ln365_q == 9'b100101101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [163] = _02280_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [163];
  assign _02280_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10100011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [161] = _02281_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [161];
  assign _02281_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10100001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [159] = _02282_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [159];
  assign _02282_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10011111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [157] = _02283_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [157];
  assign _02283_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10011101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [155] = _02284_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [155];
  assign _02284_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10011011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [153] = _02285_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [153];
  assign _02285_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10011001;
  assign memwrite_rbm_visible_unit_ln365_z[299] = _02286_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[299];
  assign _02286_ = add_ln365_q == 9'b100101011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [151] = _02287_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [151];
  assign _02287_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10010111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [149] = _02288_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [149];
  assign _02288_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10010101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [147] = _02289_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [147];
  assign _02289_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10010011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [145] = _02290_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [145];
  assign _02290_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10010001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [143] = _02291_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [143];
  assign _02291_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10001111;
  assign _00138_[87] = _00185_ ? 1'b0 : 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [141] = _02292_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [141];
  assign _02292_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10001101;
  assign memwrite_rbm_visible_unit_ln365_z[297] = _02293_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[297];
  assign _02293_ = add_ln365_q == 9'b100101001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [139] = _02294_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [139];
  assign _02294_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10001011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [137] = _02295_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [137];
  assign _02295_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10001001;
  assign _00138_[66] = _00186_ ? 1'b0 : 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [135] = _02296_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [135];
  assign _02296_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10000111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [133] = _02297_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [133];
  assign _02297_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10000101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [131] = _02298_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [131];
  assign _02298_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10000011;
  assign memwrite_rbm_visible_unit_ln365_z[295] = _02300_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[295];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [129] = _02299_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [129];
  assign _02299_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10000001;
  assign _02300_ = add_ln365_q == 9'b100100111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [127] = _02301_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [127];
  assign _02301_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1111111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [125] = _02302_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [125];
  assign _02302_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1111101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [123] = _02303_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [123];
  assign _02303_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1111011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [121] = _02304_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [121];
  assign _02304_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1111001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [119] = _02305_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [119];
  assign _02305_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1110111;
  assign memwrite_rbm_visible_unit_ln365_z[293] = _02306_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[293];
  assign _02306_ = add_ln365_q == 9'b100100101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [117] = _02307_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [117];
  assign _02307_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1110101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [115] = _02308_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [115];
  assign _02308_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1110011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [113] = _02309_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [113];
  assign _02309_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1110001;
  assign _00138_[70] = _00187_ ? 1'b0 : 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [111] = _02310_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [111];
  assign _02310_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1101111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [109] = _02311_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [109];
  assign _02311_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1101101;
  assign memwrite_rbm_visible_unit_ln365_z[291] = _02312_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[291];
  assign _02312_ = add_ln365_q == 9'b100100011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [107] = _02313_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [107];
  assign _02313_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1101011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [105] = _02314_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [105];
  assign _02314_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1101001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [103] = _02315_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [103];
  assign _02315_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1100111;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[89] = _00301_ ? 1'b0 : 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [101] = _02316_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [101];
  assign _02316_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1100101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [99] = _02317_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [99];
  assign _02317_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1100011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [97] = _02318_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [97];
  assign _02318_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1100001;
  assign memwrite_rbm_visible_unit_ln365_z[289] = _02319_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[289];
  assign _02319_ = add_ln365_q == 9'b100100001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [95] = _02320_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [95];
  assign _02320_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1011111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [93] = _02321_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [93];
  assign _02321_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1011101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [91] = _02322_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [91];
  assign _02322_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1011011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [89] = _02323_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [89];
  assign _02323_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1011001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [87] = _02324_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [87];
  assign _02324_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1010111;
  assign memwrite_rbm_visible_unit_ln365_z[287] = _02325_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[287];
  assign _02325_ = add_ln365_q == 9'b100011111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [85] = _02326_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [85];
  assign _02326_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1010101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [83] = _02327_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [83];
  assign _02327_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1010011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [81] = _02328_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [81];
  assign _02328_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1010001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [79] = _02329_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [79];
  assign _02329_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1001111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [77] = _02330_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [77];
  assign _02330_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1001101;
  assign memwrite_rbm_visible_unit_ln365_z[285] = _02331_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[285];
  assign _02331_ = add_ln365_q == 9'b100011101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [75] = _02332_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [75];
  assign _02332_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1001011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [73] = _02333_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [73];
  assign _02333_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1001001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [71] = _02334_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [71];
  assign _02334_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1000111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [69] = _02335_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [69];
  assign _02335_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1000101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [67] = _02336_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [67];
  assign _02336_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1000011;
  assign memwrite_rbm_visible_unit_ln365_z[283] = _02337_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[283];
  assign _02337_ = add_ln365_q == 9'b100011011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [65] = _02338_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [65];
  assign _02338_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1000001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [63] = _02339_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [63];
  assign _02339_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b111111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [61] = _02340_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [61];
  assign _02340_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b111101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [59] = _02341_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [59];
  assign _02341_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b111011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [57] = _02342_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [57];
  assign _02342_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b111001;
  assign memwrite_rbm_visible_unit_ln365_z[281] = _02343_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[281];
  assign _02343_ = add_ln365_q == 9'b100011001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [55] = _02344_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [55];
  assign _02344_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b110111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [53] = _02345_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [53];
  assign _02345_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b110101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [51] = _02346_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [51];
  assign _02346_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b110011;
  assign _00148_[87] = _00188_ ? 1'b0 : 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [49] = _02347_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [49];
  assign _02347_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b110001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [47] = _02348_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [47];
  assign _02348_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b101111;
  assign memwrite_rbm_visible_unit_ln365_z[279] = _02349_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[279];
  assign _02349_ = add_ln365_q == 9'b100010111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [45] = _02350_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [45];
  assign _02350_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b101101;
  assign _00148_[66] = _00189_ ? 1'b0 : 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [43] = _02351_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [43];
  assign _02351_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b101011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [41] = _02352_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [41];
  assign _02352_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b101001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [39] = _02353_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [39];
  assign _02353_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b100111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [37] = _02354_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [37];
  assign _02354_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b100101;
  assign memwrite_rbm_visible_unit_ln365_z[277] = _02355_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[277];
  assign _02355_ = add_ln365_q == 9'b100010101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [35] = _02356_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [35];
  assign _02356_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b100011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [33] = _02357_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [33];
  assign _02357_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b100001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [31] = _02358_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [31];
  assign _02358_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 5'b11111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [29] = _02359_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [29];
  assign _02359_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 5'b11101;
  assign _00148_[92] = _00172_ ? 1'b0 : 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [27] = _02360_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [27];
  assign _02360_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 5'b11011;
  assign memwrite_rbm_visible_unit_ln365_z[275] = _02361_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[275];
  assign _02361_ = add_ln365_q == 9'b100010011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [25] = _02362_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [25];
  assign _02362_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 5'b11001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [23] = _02363_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [23];
  assign _02363_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 5'b10111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [21] = _02364_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [21];
  assign _02364_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 5'b10101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [19] = _02365_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [19];
  assign _02365_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 5'b10011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [17] = _02366_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [17];
  assign _02366_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 5'b10001;
  assign memwrite_rbm_visible_unit_ln365_z[273] = _02367_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[273];
  assign _02367_ = add_ln365_q == 9'b100010001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [15] = _02368_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [15];
  assign _02368_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 4'b1111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [13] = _02369_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [13];
  assign _02369_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 4'b1101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [11] = _02370_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [11];
  assign _02370_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 4'b1011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [9] = _02371_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [9];
  assign _02371_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 4'b1001;
  assign memwrite_rbm_visible_unit_ln365_z[271] = _02372_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[271];
  assign _02372_ = add_ln365_q == 9'b100001111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [7] = _02373_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [7];
  assign _02373_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 3'b111;
  assign _00148_[70] = _00190_ ? 1'b0 : 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [5] = _02374_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [5];
  assign _02374_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 3'b101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [3] = _02375_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [3];
  assign _02375_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 2'b11;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[88] = _00302_ ? 1'b0 : 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [1] = _02376_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [1];
  assign _02376_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [498] = _02377_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [498];
  assign _02377_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111110010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [496] = _02378_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [496];
  assign _02378_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111110000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [492] = _02379_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [492];
  assign _02379_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111101100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [488] = _02380_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [488];
  assign _02380_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111101000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [484] = _02381_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [484];
  assign _02381_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111100100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [480] = _02382_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [480];
  assign _02382_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111100000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [476] = _02383_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [476];
  assign _02383_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111011100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [472] = _02384_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [472];
  assign _02384_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111011000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [468] = _02385_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [468];
  assign _02385_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111010100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [464] = _02386_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [464];
  assign _02386_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111010000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [460] = _02387_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [460];
  assign _02387_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111001100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [456] = _02388_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [456];
  assign _02388_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111001000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [452] = _02389_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [452];
  assign _02389_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111000100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [448] = _02390_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [448];
  assign _02390_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111000000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [444] = _02391_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [444];
  assign _02391_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110111100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [440] = _02392_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [440];
  assign _02392_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110111000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [436] = _02393_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [436];
  assign _02393_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110110100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [432] = _02394_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [432];
  assign _02394_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110110000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [428] = _02395_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [428];
  assign _02395_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110101100;
  assign memwrite_rbm_visible_unit_ln365_z[269] = _02396_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[269];
  assign _02396_ = add_ln365_q == 9'b100001101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [424] = _02397_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [424];
  assign _02397_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110101000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [420] = _02398_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [420];
  assign _02398_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110100100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [416] = _02399_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [416];
  assign _02399_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110100000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [412] = _02400_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [412];
  assign _02400_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110011100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [408] = _02401_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [408];
  assign _02401_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110011000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [404] = _02402_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [404];
  assign _02402_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110010100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [400] = _02403_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [400];
  assign _02403_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110010000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [396] = _02404_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [396];
  assign _02404_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110001100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [392] = _02405_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [392];
  assign _02405_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110001000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [388] = _02406_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [388];
  assign _02406_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110000100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [384] = _02407_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [384];
  assign _02407_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110000000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [380] = _02408_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [380];
  assign _02408_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101111100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [376] = _02409_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [376];
  assign _02409_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101111000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [372] = _02410_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [372];
  assign _02410_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101110100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [368] = _02411_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [368];
  assign _02411_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101110000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [364] = _02412_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [364];
  assign _02412_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101101100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [360] = _02413_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [360];
  assign _02413_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101101000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [356] = _02414_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [356];
  assign _02414_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101100100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [352] = _02415_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [352];
  assign _02415_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101100000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [348] = _02416_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [348];
  assign _02416_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101011100;
  assign memwrite_rbm_visible_unit_ln365_z[267] = _02417_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[267];
  assign _02417_ = add_ln365_q == 9'b100001011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [344] = _02418_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [344];
  assign _02418_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101011000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [340] = _02419_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [340];
  assign _02419_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101010100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [336] = _02420_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [336];
  assign _02420_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101010000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [332] = _02421_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [332];
  assign _02421_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101001100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [328] = _02422_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [328];
  assign _02422_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101001000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [324] = _02423_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [324];
  assign _02423_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101000100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [320] = _02424_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [320];
  assign _02424_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101000000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [316] = _02425_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [316];
  assign _02425_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100111100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [312] = _02426_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [312];
  assign _02426_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100111000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [308] = _02427_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [308];
  assign _02427_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100110100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [304] = _02428_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [304];
  assign _02428_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100110000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [300] = _02429_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [300];
  assign _02429_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100101100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [296] = _02430_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [296];
  assign _02430_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100101000;
  assign memwrite_rbm_visible_unit_ln365_z[265] = _02431_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[265];
  assign _02431_ = add_ln365_q == 9'b100001001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [292] = _02432_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [292];
  assign _02432_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100100100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [288] = _02433_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [288];
  assign _02433_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100100000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [284] = _02434_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [284];
  assign _02434_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100011100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [280] = _02435_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [280];
  assign _02435_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100011000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [276] = _02436_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [276];
  assign _02436_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100010100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [272] = _02437_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [272];
  assign _02437_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100010000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [268] = _02438_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [268];
  assign _02438_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100001100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [264] = _02439_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [264];
  assign _02439_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100001000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [260] = _02440_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [260];
  assign _02440_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100000100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [256] = _02441_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [256];
  assign _02441_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100000000;
  assign memwrite_rbm_visible_unit_ln365_z[263] = _02442_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[263];
  assign _02442_ = add_ln365_q == 9'b100000111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [252] = _02443_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [252];
  assign _02443_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11111100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [248] = _02444_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [248];
  assign _02444_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11111000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [244] = _02445_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [244];
  assign _02445_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11110100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [240] = _02446_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [240];
  assign _02446_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11110000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [236] = _02447_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [236];
  assign _02447_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11101100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [232] = _02448_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [232];
  assign _02448_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11101000;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[86] = _00303_ ? 1'b0 : 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [228] = _02449_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [228];
  assign _02449_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11100100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [224] = _02450_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [224];
  assign _02450_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11100000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [220] = _02451_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [220];
  assign _02451_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11011100;
  assign memwrite_rbm_visible_unit_ln365_z[261] = _02452_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[261];
  assign _02452_ = add_ln365_q == 9'b100000101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [216] = _02453_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [216];
  assign _02453_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11011000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [212] = _02454_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [212];
  assign _02454_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11010100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [208] = _02455_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [208];
  assign _02455_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11010000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [204] = _02456_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [204];
  assign _02456_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11001100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [200] = _02457_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [200];
  assign _02457_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11001000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [196] = _02458_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [196];
  assign _02458_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11000100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [192] = _02459_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [192];
  assign _02459_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11000000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [188] = _02460_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [188];
  assign _02460_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10111100;
  assign memwrite_rbm_visible_unit_ln365_z[259] = _02461_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[259];
  assign _02461_ = add_ln365_q == 9'b100000011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [184] = _02462_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [184];
  assign _02462_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10111000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [180] = _02463_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [180];
  assign _02463_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10110100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [176] = _02464_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [176];
  assign _02464_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10110000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [172] = _02465_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [172];
  assign _02465_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10101100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [168] = _02466_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [168];
  assign _02466_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10101000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [164] = _02467_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [164];
  assign _02467_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10100100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [160] = _02468_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [160];
  assign _02468_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10100000;
  assign memwrite_rbm_visible_unit_ln365_z[257] = _02470_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[257];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [156] = _02469_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [156];
  assign _02469_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10011100;
  assign _02470_ = add_ln365_q == 9'b100000001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [152] = _02471_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [152];
  assign _02471_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10011000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [148] = _02472_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [148];
  assign _02472_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10010100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [144] = _02473_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [144];
  assign _02473_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10010000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [140] = _02474_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [140];
  assign _02474_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10001100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [136] = _02475_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [136];
  assign _02475_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10001000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [132] = _02476_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [132];
  assign _02476_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10000100;
  assign memwrite_rbm_visible_unit_ln365_z[255] = _02477_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[255];
  assign _02477_ = add_ln365_q == 8'b11111111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [128] = _02478_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [128];
  assign _02478_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10000000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [124] = _02479_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [124];
  assign _02479_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1111100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [120] = _02480_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [120];
  assign _02480_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1111000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [116] = _02481_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [116];
  assign _02481_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1110100;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[85] = _00304_ ? 1'b0 : 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [112] = _02482_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [112];
  assign _02482_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1110000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [108] = _02483_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [108];
  assign _02483_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1101100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [104] = _02484_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [104];
  assign _02484_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1101000;
  assign memwrite_rbm_visible_unit_ln365_z[253] = _02485_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[253];
  assign _02485_ = add_ln365_q == 8'b11111101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [100] = _02486_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [100];
  assign _02486_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1100100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [96] = _02487_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [96];
  assign _02487_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1100000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [92] = _02488_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [92];
  assign _02488_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1011100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [88] = _02489_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [88];
  assign _02489_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1011000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [84] = _02490_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [84];
  assign _02490_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1010100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [80] = _02491_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [80];
  assign _02491_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1010000;
  assign memwrite_rbm_visible_unit_ln365_z[251] = _02492_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[251];
  assign _02492_ = add_ln365_q == 8'b11111011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [76] = _02493_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [76];
  assign _02493_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1001100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [72] = _02494_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [72];
  assign _02494_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1001000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [68] = _02495_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [68];
  assign _02495_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1000100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [64] = _02496_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [64];
  assign _02496_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1000000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [60] = _02497_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [60];
  assign _02497_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b111100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [56] = _02498_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [56];
  assign _02498_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b111000;
  assign memwrite_rbm_visible_unit_ln365_z[249] = _02499_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[249];
  assign _02499_ = add_ln365_q == 8'b11111001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [52] = _02500_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [52];
  assign _02500_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b110100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [48] = _02501_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [48];
  assign _02501_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b110000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [44] = _02502_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [44];
  assign _02502_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b101100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [40] = _02503_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [40];
  assign _02503_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b101000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [36] = _02504_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [36];
  assign _02504_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b100100;
  assign memwrite_rbm_visible_unit_ln365_z[247] = _02505_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[247];
  assign _02505_ = add_ln365_q == 8'b11110111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [32] = _02506_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [32];
  assign _02506_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b100000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [28] = _02507_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [28];
  assign _02507_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 5'b11100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [24] = _02508_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [24];
  assign _02508_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 5'b11000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [20] = _02509_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [20];
  assign _02509_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 5'b10100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [16] = _02510_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [16];
  assign _02510_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 5'b10000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [12] = _02511_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [12];
  assign _02511_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 4'b1100;
  assign memwrite_rbm_visible_unit_ln365_z[245] = _02512_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[245];
  assign _02512_ = add_ln365_q == 8'b11110101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [8] = _02513_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [8];
  assign _02513_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 4'b1000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [4] = _02514_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [4];
  assign _02514_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 3'b100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [0] = _02515_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [0];
  assign _02515_ = ! \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [494] = _02516_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [494];
  assign _02516_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111101110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [486] = _02517_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [486];
  assign _02517_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111100110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [478] = _02518_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [478];
  assign _02518_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111011110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [470] = _02519_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [470];
  assign _02519_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111010110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [462] = _02520_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [462];
  assign _02520_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111001110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [454] = _02521_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [454];
  assign _02521_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111000110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [446] = _02522_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [446];
  assign _02522_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110111110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [438] = _02523_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [438];
  assign _02523_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110110110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [430] = _02524_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [430];
  assign _02524_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110101110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [422] = _02525_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [422];
  assign _02525_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110100110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [414] = _02526_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [414];
  assign _02526_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110011110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [406] = _02527_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [406];
  assign _02527_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110010110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [398] = _02528_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [398];
  assign _02528_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110001110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [390] = _02529_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [390];
  assign _02529_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110000110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [382] = _02530_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [382];
  assign _02530_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101111110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [374] = _02531_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [374];
  assign _02531_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101110110;
  assign memwrite_rbm_visible_unit_ln365_z[243] = _02532_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[243];
  assign _02532_ = add_ln365_q == 8'b11110011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [366] = _02533_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [366];
  assign _02533_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101101110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [358] = _02534_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [358];
  assign _02534_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101100110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [350] = _02535_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [350];
  assign _02535_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101011110;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[84] = _00305_ ? 1'b0 : 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [342] = _02536_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [342];
  assign _02536_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101010110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [334] = _02537_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [334];
  assign _02537_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101001110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [326] = _02538_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [326];
  assign _02538_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101000110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [318] = _02539_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [318];
  assign _02539_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100111110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [310] = _02540_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [310];
  assign _02540_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100110110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [302] = _02541_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [302];
  assign _02541_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100101110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [294] = _02542_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [294];
  assign _02542_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100100110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [286] = _02543_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [286];
  assign _02543_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100011110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [278] = _02544_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [278];
  assign _02544_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100010110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [270] = _02545_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [270];
  assign _02545_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100001110;
  assign memwrite_rbm_visible_unit_ln365_z[241] = _02547_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[241];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [262] = _02546_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [262];
  assign _02546_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100000110;
  assign _02547_ = add_ln365_q == 8'b11110001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [254] = _02548_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [254];
  assign _02548_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11111110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [246] = _02549_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [246];
  assign _02549_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11110110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [238] = _02550_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [238];
  assign _02550_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11101110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [230] = _02551_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [230];
  assign _02551_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11100110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [222] = _02552_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [222];
  assign _02552_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11011110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [214] = _02553_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [214];
  assign _02553_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11010110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [206] = _02554_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [206];
  assign _02554_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11001110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [198] = _02555_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [198];
  assign _02555_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11000110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [190] = _02556_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [190];
  assign _02556_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10111110;
  assign memwrite_rbm_visible_unit_ln365_z[239] = _02557_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[239];
  assign _02557_ = add_ln365_q == 8'b11101111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [182] = _02558_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [182];
  assign _02558_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10110110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [174] = _02559_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [174];
  assign _02559_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10101110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [166] = _02560_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [166];
  assign _02560_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10100110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [158] = _02561_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [158];
  assign _02561_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10011110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [150] = _02562_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [150];
  assign _02562_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10010110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [142] = _02563_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [142];
  assign _02563_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10001110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [134] = _02564_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [134];
  assign _02564_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10000110;
  assign memwrite_rbm_visible_unit_ln365_z[237] = _02565_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[237];
  assign _02565_ = add_ln365_q == 8'b11101101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [126] = _02566_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [126];
  assign _02566_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1111110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [118] = _02567_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [118];
  assign _02567_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1110110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [110] = _02568_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [110];
  assign _02568_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1101110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [102] = _02569_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [102];
  assign _02569_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1100110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [94] = _02570_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [94];
  assign _02570_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1011110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [86] = _02571_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [86];
  assign _02571_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1010110;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[82] = _00306_ ? 1'b0 : ctrlAnd_1_ln111_z;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [78] = _02572_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [78];
  assign _02572_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1001110;
  assign memwrite_rbm_visible_unit_ln365_z[235] = _02573_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[235];
  assign _02573_ = add_ln365_q == 8'b11101011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [70] = _02574_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [70];
  assign _02574_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1000110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [62] = _02575_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [62];
  assign _02575_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b111110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [54] = _02576_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [54];
  assign _02576_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b110110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [46] = _02577_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [46];
  assign _02577_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b101110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [38] = _02578_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [38];
  assign _02578_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b100110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [30] = _02579_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [30];
  assign _02579_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 5'b11110;
  assign memwrite_rbm_visible_unit_ln365_z[233] = _02580_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[233];
  assign _02580_ = add_ln365_q == 8'b11101001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [22] = _02581_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [22];
  assign _02581_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 5'b10110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [14] = _02582_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [14];
  assign _02582_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 4'b1110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [6] = _02583_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [6];
  assign _02583_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 3'b110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [499] = _02584_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [499];
  assign _02584_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111110011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [482] = _02585_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [482];
  assign _02585_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111100010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [466] = _02586_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [466];
  assign _02586_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111010010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [450] = _02587_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [450];
  assign _02587_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111000010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [434] = _02588_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [434];
  assign _02588_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110110010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [418] = _02589_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [418];
  assign _02589_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110100010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [402] = _02590_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [402];
  assign _02590_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110010010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [386] = _02591_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [386];
  assign _02591_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110000010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [370] = _02592_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [370];
  assign _02592_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101110010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [354] = _02593_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [354];
  assign _02593_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101100010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [338] = _02594_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [338];
  assign _02594_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101010010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [322] = _02595_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [322];
  assign _02595_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101000010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [306] = _02596_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [306];
  assign _02596_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100110010;
  assign memwrite_rbm_visible_unit_ln365_z[231] = _02597_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[231];
  assign _02597_ = add_ln365_q == 8'b11100111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [290] = _02598_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [290];
  assign _02598_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100100010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [274] = _02599_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [274];
  assign _02599_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100010010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [258] = _02600_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [258];
  assign _02600_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100000010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [242] = _02601_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [242];
  assign _02601_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11110010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [226] = _02602_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [226];
  assign _02602_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11100010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [210] = _02603_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [210];
  assign _02603_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11010010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [194] = _02604_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [194];
  assign _02604_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11000010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [178] = _02605_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [178];
  assign _02605_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10110010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [162] = _02606_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [162];
  assign _02606_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10100010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [146] = _02607_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [146];
  assign _02607_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10010010;
  assign memwrite_rbm_visible_unit_ln365_z[229] = _02608_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[229];
  assign _02608_ = add_ln365_q == 8'b11100101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [130] = _02609_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [130];
  assign _02609_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10000010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [114] = _02610_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [114];
  assign _02610_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1110010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [98] = _02611_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [98];
  assign _02611_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1100010;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[80] = _00307_ ? 1'b0 : 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [82] = _02612_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [82];
  assign _02612_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1010010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [66] = _02613_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [66];
  assign _02613_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1000010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [50] = _02614_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [50];
  assign _02614_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b110010;
  assign memwrite_rbm_visible_unit_ln365_z[227] = _02615_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[227];
  assign _02615_ = add_ln365_q == 8'b11100011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [34] = _02616_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [34];
  assign _02616_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b100010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [18] = _02617_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [18];
  assign _02617_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 5'b10010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [2] = _02618_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [2];
  assign _02618_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 2'b10;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [474] = _02619_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [474];
  assign _02619_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111011010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [442] = _02620_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [442];
  assign _02620_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110111010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [410] = _02621_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [410];
  assign _02621_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110011010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [378] = _02622_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [378];
  assign _02622_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101111010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [346] = _02623_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [346];
  assign _02623_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101011010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [314] = _02624_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [314];
  assign _02624_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100111010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [282] = _02625_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [282];
  assign _02625_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100011010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [250] = _02626_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [250];
  assign _02626_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11111010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [218] = _02627_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [218];
  assign _02627_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11011010;
  assign memwrite_rbm_visible_unit_ln365_z[225] = _02628_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[225];
  assign _02628_ = add_ln365_q == 8'b11100001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [186] = _02629_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [186];
  assign _02629_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10111010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [154] = _02630_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [154];
  assign _02630_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10011010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [122] = _02631_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [122];
  assign _02631_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1111010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [90] = _02632_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [90];
  assign _02632_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1011010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [58] = _02633_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [58];
  assign _02633_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b111010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [26] = _02634_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [26];
  assign _02634_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 5'b11010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [490] = _02635_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [490];
  assign _02635_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111101010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [426] = _02636_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [426];
  assign _02636_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110101010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [362] = _02637_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [362];
  assign _02637_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101101010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [298] = _02638_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [298];
  assign _02638_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100101010;
  assign memwrite_rbm_visible_unit_ln365_z[223] = _02639_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[223];
  assign _02639_ = add_ln365_q == 8'b11011111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [234] = _02640_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [234];
  assign _02640_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11101010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [170] = _02641_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [170];
  assign _02641_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10101010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [106] = _02642_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [106];
  assign _02642_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1101010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [42] = _02643_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [42];
  assign _02643_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 6'b101010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [458] = _02644_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [458];
  assign _02644_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b111001010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [330] = _02645_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [330];
  assign _02645_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b101001010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [202] = _02646_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [202];
  assign _02646_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b11001010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [74] = _02647_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [74];
  assign _02647_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 7'b1001010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [394] = _02648_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [394];
  assign _02648_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b110001010;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[78] = _00308_ ? 1'b0 : 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [138] = _02649_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [138];
  assign _02649_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 8'b10001010;
  assign memwrite_rbm_visible_unit_ln365_z[221] = _02650_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[221];
  assign _02650_ = add_ln365_q == 8'b11011101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [266] = _02651_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [266];
  assign _02651_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 9'b100001010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln474_z [10] = _02652_ ? 1'b1 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [10];
  assign _02652_ = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln474_z == 4'b1010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [500] = _02096_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [500];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [497] = _02097_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [497];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [495] = _02098_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [495];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [493] = _02099_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [493];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [491] = _02100_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [491];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [489] = _02101_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [489];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [487] = _02102_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [487];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [485] = _02103_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [485];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [483] = _02104_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [483];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [481] = _02105_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [481];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [479] = _02106_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [479];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [477] = _02107_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [477];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [475] = _02108_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [475];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [473] = _02109_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [473];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [471] = _02110_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [471];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [469] = _02111_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [469];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [467] = _02112_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [467];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [465] = _02113_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [465];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [463] = _02114_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [463];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [461] = _02115_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [461];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [459] = _02116_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [459];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [457] = _02117_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [457];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [455] = _02118_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [455];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [453] = _02119_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [453];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [451] = _02120_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [451];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [449] = _02121_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [449];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [447] = _02123_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [447];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [445] = _02124_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [445];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [443] = _02125_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [443];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [441] = _02126_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [441];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [439] = _02127_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [439];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [437] = _02128_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [437];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [435] = _02129_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [435];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [433] = _02130_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [433];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [431] = _02131_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [431];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [429] = _02132_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [429];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [427] = _02133_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [427];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [425] = _02134_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [425];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [423] = _02135_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [423];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [421] = _02136_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [421];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [419] = _02137_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [419];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [417] = _02138_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [417];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [415] = _02139_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [415];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [413] = _02140_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [413];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [411] = _02141_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [411];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [409] = _02142_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [409];
  assign memwrite_rbm_visible_unit_ln365_z[219] = _02653_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[219];
  assign _02653_ = add_ln365_q == 8'b11011011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [407] = _02143_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [407];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [405] = _02144_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [405];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [403] = _02146_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [403];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [401] = _02147_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [401];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [399] = _02148_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [399];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [397] = _02149_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [397];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [395] = _02150_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [395];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [393] = _02151_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [393];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [391] = _02152_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [391];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [389] = _02153_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [389];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [387] = _02154_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [387];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [385] = _02155_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [385];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [383] = _02156_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [383];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [381] = _02157_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [381];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [379] = _02158_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [379];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [377] = _02159_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [377];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [375] = _02160_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [375];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [373] = _02162_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [373];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [371] = _02163_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [371];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [369] = _02164_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [369];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [367] = _02165_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [367];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [365] = _02166_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [365];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [363] = _02167_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [363];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [361] = _02168_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [361];
  assign memwrite_rbm_visible_unit_ln365_z[217] = _02654_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[217];
  assign _02654_ = add_ln365_q == 8'b11011001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [359] = _02169_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [359];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [357] = _02170_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [357];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [355] = _02171_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [355];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [353] = _02172_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [353];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [351] = _02173_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [351];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [349] = _02174_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [349];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [347] = _02176_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [347];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [345] = _02177_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [345];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [343] = _02178_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [343];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [341] = _02179_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [341];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [339] = _02180_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [339];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [337] = _02181_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [337];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [335] = _02182_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [335];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [333] = _02183_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [333];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [331] = _02184_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [331];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [329] = _02185_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [329];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [327] = _02186_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [327];
  assign memwrite_rbm_visible_unit_ln365_z[215] = _02655_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[215];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [325] = _02188_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [325];
  assign _02655_ = add_ln365_q == 8'b11010111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [323] = _02189_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [323];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [321] = _02190_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [321];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [319] = _02191_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [319];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [317] = _02192_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [317];
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[76] = _00309_ ? 1'b0 : ctrlAnd_1_ln86_z;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [315] = _02193_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [315];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [313] = _02194_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [313];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [311] = _02195_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [311];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [309] = _02196_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [309];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [307] = _02198_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [307];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [305] = _02199_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [305];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [303] = _02200_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [303];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [301] = _02201_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [301];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [299] = _02202_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [299];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [297] = _02203_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [297];
  assign memwrite_rbm_visible_unit_ln365_z[213] = _02656_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[213];
  assign _02656_ = add_ln365_q == 8'b11010101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [295] = _02204_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [295];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [293] = _02205_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [293];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [291] = _02206_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [291];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [289] = _02208_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [289];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [287] = _02209_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [287];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [285] = _02210_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [285];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [283] = _02211_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [283];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [281] = _02212_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [281];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [279] = _02213_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [279];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [277] = _02214_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [277];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [275] = _02215_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [275];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [273] = _02216_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [273];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [271] = _02218_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [271];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [269] = _02219_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [269];
  assign memwrite_rbm_visible_unit_ln365_z[211] = _02657_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[211];
  assign _02657_ = add_ln365_q == 8'b11010011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [267] = _02220_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [267];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [265] = _02221_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [265];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [263] = _02222_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [263];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [261] = _02223_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [261];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [259] = _02224_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [259];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [257] = _02225_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [257];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [255] = _02227_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [255];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [253] = _02228_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [253];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [251] = _02229_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [251];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [249] = _02230_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [249];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [247] = _02231_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [247];
  assign memwrite_rbm_visible_unit_ln365_z[209] = _02658_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[209];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [245] = _02232_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [245];
  assign _02658_ = add_ln365_q == 8'b11010001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [243] = _02233_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [243];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [241] = _02235_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [241];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [239] = _02236_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [239];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [237] = _02237_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [237];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [235] = _02238_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [235];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [233] = _02239_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [233];
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[74] = _00310_ ? 1'b0 : 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [231] = _02240_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [231];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [229] = _02241_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [229];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [227] = _02243_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [227];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [225] = _02244_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [225];
  assign memwrite_rbm_visible_unit_ln365_z[207] = _02659_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[207];
  assign _02659_ = add_ln365_q == 8'b11001111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [223] = _02245_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [223];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [221] = _02246_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [221];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [219] = _02247_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [219];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [217] = _02248_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [217];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [215] = _02249_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [215];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [213] = _02251_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [213];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [211] = _02252_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [211];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [209] = _02253_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [209];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [207] = _02254_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [207];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [205] = _02255_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [205];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [203] = _02256_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [203];
  assign memwrite_rbm_visible_unit_ln365_z[205] = _02660_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[205];
  assign _02660_ = add_ln365_q == 8'b11001101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [201] = _02257_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [201];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [199] = _02259_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [199];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [197] = _02260_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [197];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [195] = _02261_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [195];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [193] = _02262_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [193];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [191] = _02263_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [191];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [189] = _02264_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [189];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [187] = _02266_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [187];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [185] = _02267_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [185];
  assign memwrite_rbm_visible_unit_ln365_z[203] = _02661_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[203];
  assign _02661_ = add_ln365_q == 8'b11001011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [183] = _02268_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [183];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [181] = _02269_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [181];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [179] = _02270_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [179];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [177] = _02271_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [177];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [175] = _02273_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [175];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [173] = _02274_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [173];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [171] = _02275_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [171];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [169] = _02276_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [169];
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[72] = _00311_ ? 1'b0 : 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [167] = _02277_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [167];
  assign memwrite_rbm_visible_unit_ln365_z[201] = _02662_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[201];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [165] = _02278_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [165];
  assign _02662_ = add_ln365_q == 8'b11001001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [163] = _02280_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [163];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [161] = _02281_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [161];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [159] = _02282_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [159];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [157] = _02283_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [157];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [155] = _02284_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [155];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [153] = _02285_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [153];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [151] = _02287_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [151];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [149] = _02288_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [149];
  assign memwrite_rbm_visible_unit_ln365_z[199] = _02663_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[199];
  assign _02663_ = add_ln365_q == 8'b11000111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [147] = _02289_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [147];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [145] = _02290_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [145];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [143] = _02291_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [143];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [141] = _02292_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [141];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [139] = _02294_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [139];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [137] = _02295_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [137];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [135] = _02296_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [135];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [133] = _02297_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [133];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [131] = _02298_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [131];
  assign memwrite_rbm_visible_unit_ln365_z[197] = _02664_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[197];
  assign _02664_ = add_ln365_q == 8'b11000101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [129] = _02299_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [129];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [127] = _02301_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [127];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [125] = _02302_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [125];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [123] = _02303_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [123];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [121] = _02304_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [121];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [119] = _02305_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [119];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [117] = _02307_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [117];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [115] = _02308_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [115];
  assign memwrite_rbm_visible_unit_ln365_z[195] = _02665_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[195];
  assign _02665_ = add_ln365_q == 8'b11000011;
  wire [2:0] fangyuan631;
  assign fangyuan631 = { _00148_[70], _00138_[70], 1'b0 };
  wire [2:0] fangyuan632;
  assign fangyuan632 = { state_rbm_0_cmos32soi_rbm_train_rbm[91], _00227_, _00312_ };
  always @(ctrlOr_ln62_z or fangyuan631 or fangyuan632) begin
    casez (fangyuan632)
      3'b??1 :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[70] = fangyuan631 [0:0] ;
      3'b?1? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[70] = fangyuan631 [1:1] ;
      3'b1?? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[70] = fangyuan631 [2:2] ;
      default:
        state_rbm_0_cmos32soi_rbm_train_rbm_next[70] = ctrlOr_ln62_z ;
    endcase
  end
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [113] = _02309_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [113];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [111] = _02310_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [111];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [109] = _02311_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [109];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [107] = _02313_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [107];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [105] = _02314_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [105];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [103] = _02315_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [103];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [101] = _02316_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [101];
  assign memwrite_rbm_visible_unit_ln365_z[193] = _02666_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[193];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [99] = _02317_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [99];
  assign _02666_ = add_ln365_q == 8'b11000001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [97] = _02318_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [97];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [95] = _02320_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [95];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [93] = _02321_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [93];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [91] = _02322_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [91];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [89] = _02323_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [89];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [87] = _02324_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [87];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [85] = _02326_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [85];
  assign memwrite_rbm_visible_unit_ln365_z[191] = _02667_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[191];
  assign _02667_ = add_ln365_q == 8'b10111111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [83] = _02327_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [83];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [81] = _02328_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [81];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [79] = _02329_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [79];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [77] = _02330_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [77];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [75] = _02332_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [75];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [73] = _02333_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [73];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [71] = _02334_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [71];
  assign memwrite_rbm_visible_unit_ln365_z[189] = _02668_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[189];
  assign _02668_ = add_ln365_q == 8'b10111101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [69] = _02335_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [69];
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[69] = _00313_ ? 1'b0 : 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [67] = _02336_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [67];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [65] = _02338_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [65];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [63] = _02339_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [63];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [61] = _02340_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [61];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [59] = _02341_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [59];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [57] = _02342_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [57];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [55] = _02344_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [55];
  assign memwrite_rbm_visible_unit_ln365_z[187] = _02669_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[187];
  assign _02669_ = add_ln365_q == 8'b10111011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [53] = _02345_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [53];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [51] = _02346_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [51];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [49] = _02347_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [49];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [47] = _02348_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [47];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [45] = _02350_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [45];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [43] = _02351_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [43];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [41] = _02352_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [41];
  assign memwrite_rbm_visible_unit_ln365_z[185] = _02670_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[185];
  assign _02670_ = add_ln365_q == 8'b10111001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [39] = _02353_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [39];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [37] = _02354_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [37];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [35] = _02356_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [35];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [33] = _02357_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [33];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [31] = _02358_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [31];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [29] = _02359_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [29];
  assign memwrite_rbm_visible_unit_ln365_z[183] = _02671_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[183];
  assign _02671_ = add_ln365_q == 8'b10110111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [27] = _02360_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [27];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [25] = _02362_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [25];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [23] = _02363_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [23];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [21] = _02364_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [21];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [19] = _02365_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [19];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [17] = _02366_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [17];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [15] = _02368_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [15];
  assign memwrite_rbm_visible_unit_ln365_z[181] = _02672_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[181];
  assign _02672_ = add_ln365_q == 8'b10110101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [13] = _02369_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [13];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [11] = _02370_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [11];
  assign _00146_[77] = ctrlAnd_1_ln111_z ? 1'b0 : 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [9] = _02371_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [9];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [7] = _02373_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [7];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [5] = _02374_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [5];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [3] = _02375_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [3];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [1] = _02376_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [1];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [498] = _02377_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [498];
  assign memwrite_rbm_visible_unit_ln365_z[179] = _02673_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[179];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [496] = _02378_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [496];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [492] = _02379_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [492];
  assign _02673_ = add_ln365_q == 8'b10110011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [488] = _02380_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [488];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [484] = _02381_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [484];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [480] = _02382_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [480];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [476] = _02383_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [476];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [472] = _02384_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [472];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [468] = _02385_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [468];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [464] = _02386_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [464];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [460] = _02387_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [460];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [456] = _02388_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [456];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [452] = _02389_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [452];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [448] = _02390_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [448];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [444] = _02391_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [444];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [440] = _02392_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [440];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [436] = _02393_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [436];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [432] = _02394_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [432];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [428] = _02395_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [428];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [424] = _02397_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [424];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [420] = _02398_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [420];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [416] = _02399_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [416];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [412] = _02400_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [412];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [408] = _02401_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [408];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [404] = _02402_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [404];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [400] = _02403_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [400];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [396] = _02404_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [396];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [392] = _02405_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [392];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [388] = _02406_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [388];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [384] = _02407_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [384];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [380] = _02408_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [380];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [376] = _02409_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [376];
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[68] = _00314_ ? 1'b0 : 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [372] = _02410_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [372];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [368] = _02411_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [368];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [364] = _02412_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [364];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [360] = _02413_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [360];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [356] = _02414_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [356];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [352] = _02415_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [352];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [348] = _02416_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [348];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [344] = _02418_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [344];
  assign memwrite_rbm_visible_unit_ln365_z[177] = _02674_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[177];
  assign _02674_ = add_ln365_q == 8'b10110001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [340] = _02419_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [340];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [336] = _02420_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [336];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [332] = _02421_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [332];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [328] = _02422_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [328];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [324] = _02423_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [324];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [320] = _02424_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [320];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [316] = _02425_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [316];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [312] = _02426_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [312];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [308] = _02427_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [308];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [304] = _02428_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [304];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [300] = _02429_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [300];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [296] = _02430_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [296];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [292] = _02432_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [292];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [288] = _02433_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [288];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [284] = _02434_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [284];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [280] = _02435_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [280];
  assign memwrite_rbm_visible_unit_ln365_z[175] = _02675_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[175];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [276] = _02436_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [276];
  assign _02675_ = add_ln365_q == 8'b10101111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [272] = _02437_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [272];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [268] = _02438_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [268];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [264] = _02439_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [264];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [260] = _02440_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [260];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [256] = _02441_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [256];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [252] = _02443_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [252];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [248] = _02444_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [248];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [244] = _02445_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [244];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [240] = _02446_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [240];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [236] = _02447_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [236];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [232] = _02448_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [232];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [228] = _02449_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [228];
  assign memwrite_rbm_visible_unit_ln365_z[173] = _02676_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[173];
  assign _02676_ = add_ln365_q == 8'b10101101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [224] = _02450_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [224];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [220] = _02451_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [220];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [216] = _02453_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [216];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [212] = _02454_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [212];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [208] = _02455_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [208];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [204] = _02456_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [204];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [200] = _02457_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [200];
  wire [1:0] fangyuan633;
  assign fangyuan633 = { 1'b0, ctrlAnd_1_ln186_z };
  wire [5:0] fangyuan634;
  assign fangyuan634 = { _00148_[66], 1'b0, _00138_[66], 3'b000 };
  wire [2:0] fangyuan635;
  assign fangyuan635 = { state_rbm_0_cmos32soi_rbm_train_rbm[91], _00227_, _00315_ };
  always @(fangyuan633 or fangyuan634 or fangyuan635) begin
    casez (fangyuan635)
      3'b??1 :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[66:65] = fangyuan634 [1:0] ;
      3'b?1? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[66:65] = fangyuan634 [3:2] ;
      3'b1?? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[66:65] = fangyuan634 [5:4] ;
      default:
        state_rbm_0_cmos32soi_rbm_train_rbm_next[66:65] = fangyuan633 ;
    endcase
  end
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [196] = _02458_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [196];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [192] = _02459_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [192];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [188] = _02460_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [188];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [184] = _02462_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [184];
  assign memwrite_rbm_visible_unit_ln365_z[171] = _02677_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[171];
  assign _02677_ = add_ln365_q == 8'b10101011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [180] = _02463_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [180];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [176] = _02464_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [176];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [172] = _02465_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [172];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [168] = _02466_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [168];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [164] = _02467_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [164];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [160] = _02468_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [160];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [156] = _02469_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [156];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [152] = _02471_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [152];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [148] = _02472_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [148];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [144] = _02473_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [144];
  assign memwrite_rbm_visible_unit_ln365_z[169] = _02678_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[169];
  assign _02678_ = add_ln365_q == 8'b10101001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [140] = _02474_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [140];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [136] = _02475_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [136];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [132] = _02476_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [132];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [128] = _02478_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [128];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [124] = _02479_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [124];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [120] = _02480_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [120];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [116] = _02481_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [116];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [112] = _02482_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [112];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [108] = _02483_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [108];
  assign memwrite_rbm_visible_unit_ln365_z[167] = _02679_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[167];
  assign _02679_ = add_ln365_q == 8'b10100111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [104] = _02484_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [104];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [100] = _02486_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [100];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [96] = _02487_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [96];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [92] = _02488_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [92];
  wire [1:0] fangyuan636;
  assign fangyuan636 = { 1'b0, _00136_[62] };
  wire [3:0] fangyuan637;
  assign fangyuan637 = { ctrlAnd_1_ln777_z, 3'b000 };
  wire [1:0] fangyuan638;
  assign fangyuan638 = { _00229_, _00316_ };
  always @(fangyuan636 or fangyuan637 or fangyuan638) begin
    casez (fangyuan638)
      2'b?1 :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[63:62] = fangyuan637 [1:0] ;
      2'b1? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[63:62] = fangyuan637 [3:2] ;
      default:
        state_rbm_0_cmos32soi_rbm_train_rbm_next[63:62] = fangyuan636 ;
    endcase
  end
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [88] = _02489_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [88];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [84] = _02490_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [84];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [80] = _02491_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [80];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [76] = _02493_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [76];
  assign memwrite_rbm_visible_unit_ln365_z[165] = _02680_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[165];
  assign _02680_ = add_ln365_q == 8'b10100101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [72] = _02494_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [72];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [68] = _02495_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [68];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [64] = _02496_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [64];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [60] = _02497_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [60];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [56] = _02498_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [56];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [52] = _02500_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [52];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [48] = _02501_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [48];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [44] = _02502_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [44];
  assign memwrite_rbm_visible_unit_ln365_z[163] = _02681_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[163];
  assign _02681_ = add_ln365_q == 8'b10100011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [40] = _02503_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [40];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [36] = _02504_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [36];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [32] = _02506_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [32];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [28] = _02507_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [28];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [24] = _02508_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [24];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [20] = _02509_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [20];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [16] = _02510_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [16];
  assign memwrite_rbm_visible_unit_ln365_z[161] = _02682_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[161];
  assign _02682_ = add_ln365_q == 8'b10100001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [12] = _02511_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [12];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [8] = _02513_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [8];
  wire [1:0] fangyuan639;
  assign fangyuan639 = { _00137_[60], 1'b0 };
  wire [1:0] fangyuan640;
  assign fangyuan640 = { _00229_, _00317_ };
  always @(ctrlAnd_1_ln768_z or fangyuan639 or fangyuan640) begin
    casez (fangyuan640)
      2'b?1 :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[60] = fangyuan639 [0:0] ;
      2'b1? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[60] = fangyuan639 [1:1] ;
      default:
        state_rbm_0_cmos32soi_rbm_train_rbm_next[60] = ctrlAnd_1_ln768_z ;
    endcase
  end
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [4] = _02514_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [4];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [0] = _02515_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [0];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [494] = _02516_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [494];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [486] = _02517_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [486];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [478] = _02518_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [478];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [470] = _02519_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [470];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [462] = _02520_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [462];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [454] = _02521_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [454];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [446] = _02522_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [446];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [438] = _02523_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [438];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [430] = _02524_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [430];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [422] = _02525_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [422];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [414] = _02526_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [414];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [406] = _02527_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [406];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [398] = _02528_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [398];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [390] = _02529_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [390];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [382] = _02530_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [382];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [374] = _02531_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [374];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [366] = _02533_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [366];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [358] = _02534_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [358];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [350] = _02535_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [350];
  assign memwrite_rbm_visible_unit_ln365_z[159] = _02683_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[159];
  assign _02683_ = add_ln365_q == 8'b10011111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [342] = _02536_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [342];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [334] = _02537_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [334];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [326] = _02538_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [326];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [318] = _02539_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [318];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [310] = _02540_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [310];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [302] = _02541_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [302];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [294] = _02542_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [294];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [286] = _02543_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [286];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [278] = _02544_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [278];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [270] = _02545_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [270];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [262] = _02546_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [262];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [254] = _02548_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [254];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [246] = _02549_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [246];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [238] = _02550_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [238];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [230] = _02551_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [230];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [222] = _02552_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [222];
  assign memwrite_rbm_visible_unit_ln365_z[157] = _02684_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[157];
  assign _02684_ = add_ln365_q == 8'b10011101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [214] = _02553_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [214];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [206] = _02554_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [206];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [198] = _02555_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [198];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [190] = _02556_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [190];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [182] = _02558_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [182];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [174] = _02559_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [174];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [166] = _02560_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [166];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [158] = _02561_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [158];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [150] = _02562_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [150];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [142] = _02563_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [142];
  assign memwrite_rbm_visible_unit_ln365_z[155] = _02685_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[155];
  assign _02685_ = add_ln365_q == 8'b10011011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [134] = _02564_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [134];
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[58] = _00318_ ? 1'b0 : 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [126] = _02566_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [126];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [118] = _02567_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [118];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [110] = _02568_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [110];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [102] = _02569_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [102];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [94] = _02570_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [94];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [86] = _02571_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [86];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [78] = _02572_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [78];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [70] = _02574_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [70];
  assign memwrite_rbm_visible_unit_ln365_z[153] = _02686_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[153];
  assign _02686_ = add_ln365_q == 8'b10011001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [62] = _02575_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [62];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [54] = _02576_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [54];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [46] = _02577_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [46];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [38] = _02578_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [38];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [30] = _02579_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [30];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [22] = _02581_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [22];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [14] = _02582_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [14];
  assign memwrite_rbm_visible_unit_ln365_z[151] = _02687_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[151];
  assign _02687_ = add_ln365_q == 8'b10010111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [6] = _02583_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [6];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [499] = _02584_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [499];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [482] = _02585_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [482];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [466] = _02586_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [466];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [450] = _02587_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [450];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [434] = _02588_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [434];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [418] = _02589_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [418];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [402] = _02590_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [402];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [386] = _02591_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [386];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [370] = _02592_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [370];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [354] = _02593_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [354];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [338] = _02594_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [338];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [322] = _02595_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [322];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [306] = _02596_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [306];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [290] = _02598_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [290];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [274] = _02599_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [274];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [258] = _02600_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [258];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [242] = _02601_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [242];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [226] = _02602_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [226];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [210] = _02603_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [210];
  wire [1:0] fangyuan641;
  assign fangyuan641 = { 1'b0, ctrlAnd_1_ln51_z };
  wire [3:0] fangyuan642;
  assign fangyuan642 = { ctrlAnd_1_ln296_z, 3'b000 };
  wire [1:0] fangyuan643;
  assign fangyuan643 = { _00230_, _00319_ };
  always @(fangyuan641 or fangyuan642 or fangyuan643) begin
    casez (fangyuan643)
      2'b?1 :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[56:55] = fangyuan642 [1:0] ;
      2'b1? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[56:55] = fangyuan642 [3:2] ;
      default:
        state_rbm_0_cmos32soi_rbm_train_rbm_next[56:55] = fangyuan641 ;
    endcase
  end
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [194] = _02604_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [194];
  assign memwrite_rbm_visible_unit_ln365_z[149] = _02688_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[149];
  assign _02688_ = add_ln365_q == 8'b10010101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [178] = _02605_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [178];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [162] = _02606_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [162];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [146] = _02607_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [146];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [130] = _02609_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [130];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [114] = _02610_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [114];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [98] = _02611_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [98];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [82] = _02612_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [82];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [66] = _02613_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [66];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [50] = _02614_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [50];
  assign memwrite_rbm_visible_unit_ln365_z[147] = _02689_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[147];
  assign _02689_ = add_ln365_q == 8'b10010011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [34] = _02616_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [34];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [18] = _02617_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [18];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [2] = _02618_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [2];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [474] = _02619_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [474];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [442] = _02620_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [442];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [410] = _02621_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [410];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [378] = _02622_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [378];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [346] = _02623_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [346];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [314] = _02624_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [314];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [282] = _02625_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [282];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [250] = _02626_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [250];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [218] = _02627_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [218];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [186] = _02629_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [186];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [154] = _02630_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [154];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [122] = _02631_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [122];
  assign memwrite_rbm_visible_unit_ln365_z[145] = _02690_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[145];
  assign _02690_ = add_ln365_q == 8'b10010001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [90] = _02632_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [90];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [58] = _02633_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [58];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [26] = _02634_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [26];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [490] = _02635_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [490];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [426] = _02636_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [426];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [362] = _02637_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [362];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [298] = _02638_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [298];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [234] = _02640_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [234];
  wire [1:0] fangyuan644;
  assign fangyuan644 = { _00134_[54], 1'b0 };
  wire [1:0] fangyuan645;
  assign fangyuan645 = { state_rbm_0_cmos32soi_rbm_train_rbm[54], _00320_ };
  always @(1'b1 or fangyuan644 or fangyuan645) begin
    casez (fangyuan645)
      2'b?1 :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[54] = fangyuan644 [0:0] ;
      2'b1? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[54] = fangyuan644 [1:1] ;
      default:
        state_rbm_0_cmos32soi_rbm_train_rbm_next[54] = 1'b1 ;
    endcase
  end
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [170] = _02641_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [170];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [106] = _02642_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [106];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [42] = _02643_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [42];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [458] = _02644_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [458];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [330] = _02645_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [330];
  assign memwrite_rbm_visible_unit_ln365_z[143] = _02691_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[143];
  assign _02691_ = add_ln365_q == 8'b10001111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [202] = _02646_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [202];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [74] = _02647_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [74];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [394] = _02648_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [394];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [138] = _02649_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [138];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [266] = _02651_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [266];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln476_z [10] = _02652_ ? 1'b0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z [10];
  assign mux_count_ln895_Z_7_tag_d = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_count_ln895_Z_7_tag_sel ? mux_count_ln895_Z_7_tag_0 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_count_ln895_z [7];
  wire [1:0] fangyuan646;
  assign fangyuan646 = { 1'b0, predict_done };
  wire [1:0] fangyuan647;
  assign fangyuan647 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln918_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.predict_done_hold };
  always @(1'b1 or fangyuan646 or fangyuan647) begin
    casez (fangyuan647)
      2'b?1 :
        predict_done_d = fangyuan646 [0:0] ;
      2'b1? :
        predict_done_d = fangyuan646 [1:1] ;
      default:
        predict_done_d = 1'b1 ;
    endcase
  end
  wire [1:0] fangyuan648;
  assign fangyuan648 = { 1'b0, predict_start };
  wire [1:0] fangyuan649;
  assign fangyuan649 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ctrlAnd_1_ln879_z , \rbm_0_cmos32soi_rbm_predict_rbm_combinational.predict_start_hold };
  always @(1'b1 or fangyuan648 or fangyuan649) begin
    casez (fangyuan649)
      2'b?1 :
        predict_start_d = fangyuan648 [0:0] ;
      2'b1? :
        predict_start_d = fangyuan648 [1:1] ;
      default:
        predict_start_d = 1'b1 ;
    endcase
  end
  wire [5:0] fangyuan650;
  assign fangyuan650 = { visibleEnergies_bridge2_rtl_Q[15], visibleEnergies_bridge2_rtl_Q[5:1] };
  wire [11:0] fangyuan651;
  assign fangyuan651 = { 1'b0, \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln443_z , 6'b111111 };
  wire [1:0] fangyuan652;
  assign fangyuan652 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.case_mux_tmp_ln439_z [1], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.case_mux_tmp_ln439_z [2] };
  always @(fangyuan650 or fangyuan651 or fangyuan652) begin
    casez (fangyuan652)
      2'b?1 :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z = fangyuan651 [5:0] ;
      2'b1? :
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z = fangyuan651 [11:6] ;
      default:
        \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_tmp_ln439_z = fangyuan650 ;
    endcase
  end
  assign mux_sum_ln236_z = state_rbm_0_cmos32soi_rbm_predict_rbm[33] ? 16'b0000000000000000 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_sum_ln242_z ;
  wire [63:0] fangyuan653;
  assign fangyuan653 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_quotient_ln51_z_0 [62:0], 1'b0 };
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_this__ln361_z_0 = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln368_0_z_0 ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_quotient_ln51_z_0 : fangyuan653;
  wire [31:0] fangyuan654;
  assign fangyuan654 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_num_adj_ln51_z_0 [30:0], 1'b0 };
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_this__ln361_0_z_0 = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.eq_ln368_0_0_z_0 ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_num_adj_ln51_z_0 : fangyuan654;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_user_ln863_Z_0_v = state_rbm_0_cmos32soi_rbm_predict_rbm[3] ? mux_user_ln863_q : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_user_ln863_z [0];
  assign visibleEnergies_bridge2_rtl_a = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.ACTIVATE_VISIBLE_PREDICT_ENERGY_UPDATE_for_begin_or_0 ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln423_z : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln434_z ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_128_v_0 = state_rbm_0_cmos32soi_rbm_predict_rbm[3] ? memwrite_rbm_predict_vector_ln481_q[191:128] : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln863_z [191:128];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_v = state_rbm_0_cmos32soi_rbm_predict_rbm[3] ? memwrite_rbm_predict_vector_ln481_q[63:0] : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln863_z [63:0];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_64_v_0 = state_rbm_0_cmos32soi_rbm_predict_rbm[3] ? memwrite_rbm_predict_vector_ln481_q[127:64] : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln863_z [127:64];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_448_v_0 = state_rbm_0_cmos32soi_rbm_predict_rbm[3] ? memwrite_rbm_predict_vector_ln481_q[500:448] : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln863_z [500:448];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_384_v_0 = state_rbm_0_cmos32soi_rbm_predict_rbm[3] ? memwrite_rbm_predict_vector_ln481_q[447:384] : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln863_z [447:384];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_320_v_0 = state_rbm_0_cmos32soi_rbm_predict_rbm[3] ? memwrite_rbm_predict_vector_ln481_q[383:320] : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln863_z [383:320];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_256_v_0 = state_rbm_0_cmos32soi_rbm_predict_rbm[3] ? memwrite_rbm_predict_vector_ln481_q[319:256] : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln863_z [319:256];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_mux_predict_vector_ln863_Z_192_v_0 = state_rbm_0_cmos32soi_rbm_predict_rbm[3] ? memwrite_rbm_predict_vector_ln481_q[255:192] : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln863_z [255:192];
  assign visibleEnergies_bridge0_rtl_d = state_rbm_0_cmos32soi_rbm_predict_rbm[19] ? mux_predict_vector_ln471_0_q[421:406] : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_sum_ln400_z ;
  assign _02692_ = visibleEnergies_bridge2_rtl_Q[15] ? 3'b100 : 3'b010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.case_mux_tmp_ln439_z = visibleEnergies_bridge2_rtl_Q[0] ? _02692_ : 3'b001;
  wire [15:0] fangyuan655;
  assign fangyuan655 = { mux_predict_vector_ln471_0_q[101], mux_sum_ln236_14_q, mux_predict_vector_ln471_0_q[500:487] };
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_sum_ln242_z = state_rbm_0_cmos32soi_rbm_predict_rbm[38] ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln176_z_0 : fangyuan655;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_sum_ln409_z = memread_rbm_hidden_unit_ln405_Q_0_tag_0 ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln176_0_z_0 : mux_predict_vector_ln471_0_q[421:406];
  wire [8:0] fangyuan656;
  assign fangyuan656 = { add_ln388_1_q, _00376_ };
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_v_ln388_z = state_rbm_0_cmos32soi_rbm_predict_rbm[7] ? 9'b000000000 : fangyuan656;
  wire [15:0] fangyuan657;
  assign fangyuan657 = { add_ln925_1_q, _00375_ };
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_user_ln863_z = state_rbm_0_cmos32soi_rbm_predict_rbm[1] ? 16'b0000000000000000 : fangyuan657;
  wire [8:0] fangyuan658;
  assign fangyuan658 = { mux_predict_vector_ln471_0_q[110:103], _00373_ };
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_v_ln236_z = state_rbm_0_cmos32soi_rbm_predict_rbm[33] ? 9'b000000000 : fangyuan658;
  wire [2:0] fangyuan659;
  assign fangyuan659 = { mux_predict_vector_ln471_0_q[146:145], _00372_ };
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln901_z = state_rbm_0_cmos32soi_rbm_predict_rbm[12] ? 3'b000 : fangyuan659;
  wire [2:0] fangyuan660;
  assign fangyuan660 = { add_ln281_reg_0_0, _00371_ };
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln471_z = state_rbm_0_cmos32soi_rbm_predict_rbm[27] ? 3'b000 : fangyuan660;
  wire [2:0] fangyuan661;
  assign fangyuan661 = { mux_predict_vector_ln471_0_q[98:97], _00370_ };
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln461_z = state_rbm_0_cmos32soi_rbm_predict_rbm[24] ? 3'b000 : fangyuan661;
  wire [2:0] fangyuan662;
  assign fangyuan662 = { mux_predict_vector_ln471_0_q[334:333], _00369_ };
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln434_z = state_rbm_0_cmos32soi_rbm_predict_rbm[21] ? 3'b000 : fangyuan662;
  wire [2:0] fangyuan663;
  assign fangyuan663 = { mux_predict_vector_ln471_0_q[388:387], _00368_ };
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln396_z = state_rbm_0_cmos32soi_rbm_predict_rbm[14] ? 3'b000 : fangyuan663;
  wire [2:0] fangyuan664;
  assign fangyuan664 = { mux_predict_vector_ln471_0_q[462:461], _00368_ };
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln423_z = state_rbm_0_cmos32soi_rbm_predict_rbm[17] ? 3'b000 : fangyuan664;
  wire [8:0] fangyuan665;
  assign fangyuan665 = { mux_predict_vector_ln471_0_q[143:140], mux_predict_vector_ln471_0_q[138:135], _00367_ };
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_i_ln895_z = state_rbm_0_cmos32soi_rbm_predict_rbm[8] ? 9'b000000000 : fangyuan665;
  wire [6:0] fangyuan666;
  assign fangyuan666 = { mux_predict_vector_ln471_0_q[106:101], _00366_ };
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_i_ln51_z_0 = state_rbm_0_cmos32soi_rbm_predict_rbm[25] ? 7'b0000000 : fangyuan666;
  wire [6:0] fangyuan667;
  assign fangyuan667 = { mux_predict_vector_ln471_0_q[428:423], _00365_ };
  assign mux_h_ln400_z = state_rbm_0_cmos32soi_rbm_predict_rbm[15] ? 7'b0000000 : fangyuan667;
  wire [6:0] fangyuan668;
  assign fangyuan668 = { mux_predict_vector_ln471_0_q[486:481], _00364_ };
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_h_ln229_z = state_rbm_0_cmos32soi_rbm_predict_rbm[6] ? 7'b0000000 : fangyuan668;
  wire [7:0] fangyuan669;
  assign fangyuan669 = { mux_predict_vector_ln471_0_q[134:128], _00363_ };
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_count_ln895_z = state_rbm_0_cmos32soi_rbm_predict_rbm[8] ? 8'b00000000 : fangyuan669;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [500] = _02693_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[500];
  assign _02693_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111110100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [497] = _02694_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[497];
  assign _02694_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111110001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [495] = _02695_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[495];
  assign _02695_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111101111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [493] = _02696_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[493];
  assign _02696_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111101101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [491] = _02697_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[491];
  assign _02697_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111101011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [489] = _02698_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[489];
  assign _02698_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111101001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [487] = _02699_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[487];
  assign _02699_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111100111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [485] = _02700_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[485];
  assign _02700_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111100101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [483] = _02701_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[483];
  assign _02701_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111100011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [481] = _02702_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[481];
  assign _02702_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111100001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [479] = _02703_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[479];
  assign _02703_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111011111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [477] = _02704_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[477];
  assign _02704_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111011101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [475] = _02705_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[475];
  assign _02705_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111011011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [473] = _02706_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[473];
  assign _02706_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111011001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [471] = _02707_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[471];
  assign _02707_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111010111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [469] = _02708_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[469];
  assign _02708_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111010101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [467] = _02709_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[467];
  assign _02709_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111010011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [465] = _02710_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[465];
  assign _02710_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111010001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [463] = _02711_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[463];
  assign _02711_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111001111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [461] = _02712_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[461];
  assign _02712_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111001101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [459] = _02713_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[459];
  assign _02713_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111001011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [457] = _02714_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[457];
  assign _02714_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111001001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [455] = _02715_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[455];
  assign _02715_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111000111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [453] = _02716_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[453];
  assign _02716_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111000101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [451] = _02717_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[451];
  assign _02717_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111000011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [449] = _02718_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[449];
  assign _02718_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111000001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [447] = _02719_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[447];
  assign _02719_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110111111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [445] = _02720_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[445];
  assign _02720_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110111101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [443] = _02721_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[443];
  assign _02721_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110111011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [441] = _02722_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[441];
  assign _02722_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110111001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [439] = _02723_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[439];
  assign _02723_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110110111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [437] = _02724_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[437];
  assign _02724_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110110101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [435] = _02725_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[435];
  assign _02725_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110110011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [433] = _02726_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[433];
  assign _02726_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110110001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [431] = _02727_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[431];
  assign _02727_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110101111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [429] = _02728_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[429];
  assign _02728_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110101101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [427] = _02729_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[427];
  assign _02729_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110101011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [425] = _02730_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[425];
  assign _02730_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110101001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [423] = _02731_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[423];
  assign _02731_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110100111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [421] = _02732_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[421];
  assign _02732_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110100101;
  assign memwrite_rbm_visible_unit_ln365_z[141] = _02733_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[141];
  assign _02733_ = add_ln365_q == 8'b10001101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [419] = _02734_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[419];
  assign _02734_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110100011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [417] = _02735_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[417];
  assign _02735_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110100001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [415] = _02736_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[415];
  assign _02736_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110011111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [413] = _02737_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[413];
  assign _02737_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110011101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [411] = _02738_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[411];
  assign _02738_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110011011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [409] = _02739_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[409];
  assign _02739_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110011001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [407] = _02740_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[407];
  assign _02740_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110010111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [405] = _02741_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[405];
  assign _02741_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110010101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [403] = _02742_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[403];
  assign _02742_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110010011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [401] = _02743_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[401];
  assign _02743_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110010001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [399] = _02744_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[399];
  assign _02744_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110001111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [397] = _02745_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[397];
  assign _02745_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110001101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [395] = _02746_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[395];
  assign _02746_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110001011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [393] = _02747_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[393];
  assign _02747_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110001001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [391] = _02748_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[391];
  assign _02748_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110000111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [389] = _02749_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[389];
  assign _02749_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110000101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [387] = _02750_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[387];
  assign _02750_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110000011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [385] = _02751_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[385];
  assign _02751_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110000001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [383] = _02752_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[383];
  assign _02752_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101111111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [381] = _02753_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[381];
  assign _02753_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101111101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [379] = _02754_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[379];
  assign _02754_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101111011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [377] = _02755_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[377];
  assign _02755_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101111001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [375] = _02756_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[375];
  assign _02756_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101110111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [373] = _02757_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[373];
  assign _02757_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101110101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [371] = _02758_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[371];
  assign _02758_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101110011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [369] = _02759_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[369];
  assign _02759_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101110001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [367] = _02760_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[367];
  assign _02760_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101101111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [365] = _02761_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[365];
  assign _02761_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101101101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [363] = _02762_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[363];
  assign _02762_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101101011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [361] = _02763_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[361];
  assign _02763_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101101001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [359] = _02764_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[359];
  assign _02764_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101100111;
  assign memwrite_rbm_visible_unit_ln365_z[139] = _02766_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[139];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [357] = _02765_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[357];
  assign _02765_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101100101;
  assign _02766_ = add_ln365_q == 8'b10001011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [355] = _02767_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[355];
  assign _02767_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101100011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [353] = _02768_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[353];
  assign _02768_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101100001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [351] = _02769_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[351];
  assign _02769_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101011111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [349] = _02770_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[349];
  assign _02770_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101011101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [347] = _02771_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[347];
  assign _02771_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101011011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [345] = _02772_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[345];
  assign _02772_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101011001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [343] = _02773_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[343];
  assign _02773_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101010111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [341] = _02774_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[341];
  assign _02774_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101010101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [339] = _02775_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[339];
  assign _02775_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101010011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [337] = _02776_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[337];
  assign _02776_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101010001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [335] = _02777_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[335];
  assign _02777_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101001111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [333] = _02778_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[333];
  assign _02778_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101001101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [331] = _02779_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[331];
  assign _02779_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101001011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [329] = _02780_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[329];
  assign _02780_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101001001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [327] = _02781_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[327];
  assign _02781_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101000111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [325] = _02782_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[325];
  assign _02782_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101000101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [323] = _02783_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[323];
  assign _02783_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101000011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [321] = _02784_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[321];
  assign _02784_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101000001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [319] = _02785_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[319];
  assign _02785_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100111111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [317] = _02786_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[317];
  assign _02786_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100111101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [315] = _02787_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[315];
  assign _02787_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100111011;
  assign memwrite_rbm_visible_unit_ln365_z[137] = _02788_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[137];
  assign _02788_ = add_ln365_q == 8'b10001001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [313] = _02789_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[313];
  assign _02789_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100111001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [311] = _02790_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[311];
  assign _02790_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100110111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [309] = _02791_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[309];
  assign _02791_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100110101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [307] = _02792_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[307];
  assign _02792_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100110011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [305] = _02793_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[305];
  assign _02793_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100110001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [303] = _02794_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[303];
  assign _02794_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100101111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [301] = _02795_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[301];
  assign _02795_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100101101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [299] = _02796_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[299];
  assign _02796_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100101011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [297] = _02797_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[297];
  assign _02797_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100101001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [295] = _02798_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[295];
  assign _02798_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100100111;
  assign _00145_[71] = ctrlAnd_1_ln86_z ? 1'b0 : 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [293] = _02799_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[293];
  assign _02799_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100100101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [291] = _02800_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[291];
  assign _02800_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100100011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [289] = _02801_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[289];
  assign _02801_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100100001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [287] = _02802_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[287];
  assign _02802_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100011111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [285] = _02803_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[285];
  assign _02803_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100011101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [283] = _02804_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[283];
  assign _02804_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100011011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [281] = _02805_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[281];
  assign _02805_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100011001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [279] = _02806_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[279];
  assign _02806_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100010111;
  assign memwrite_rbm_visible_unit_ln365_z[135] = _02807_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[135];
  assign _02807_ = add_ln365_q == 8'b10000111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [277] = _02808_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[277];
  assign _02808_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100010101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [275] = _02809_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[275];
  assign _02809_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100010011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [273] = _02810_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[273];
  assign _02810_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100010001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [271] = _02811_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[271];
  assign _02811_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100001111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [269] = _02812_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[269];
  assign _02812_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100001101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [267] = _02813_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[267];
  assign _02813_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100001011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [265] = _02814_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[265];
  assign _02814_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100001001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [263] = _02815_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[263];
  assign _02815_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100000111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [261] = _02816_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[261];
  assign _02816_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100000101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [259] = _02817_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[259];
  assign _02817_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100000011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [257] = _02818_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[257];
  assign _02818_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100000001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [255] = _02819_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[255];
  assign _02819_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11111111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [253] = _02820_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[253];
  assign _02820_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11111101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [251] = _02821_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[251];
  assign _02821_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11111011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [249] = _02822_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[249];
  assign _02822_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11111001;
  assign memwrite_rbm_visible_unit_ln365_z[133] = _02823_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[133];
  assign _02823_ = add_ln365_q == 8'b10000101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [247] = _02824_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[247];
  assign _02824_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11110111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [245] = _02825_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[245];
  assign _02825_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11110101;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[53] = _00321_ ? 1'b0 : 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [243] = _02826_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[243];
  assign _02826_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11110011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [241] = _02827_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[241];
  assign _02827_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11110001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [239] = _02828_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[239];
  assign _02828_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11101111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [237] = _02829_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[237];
  assign _02829_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11101101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [235] = _02830_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[235];
  assign _02830_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11101011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [233] = _02831_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[233];
  assign _02831_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11101001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [231] = _02832_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[231];
  assign _02832_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11100111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [229] = _02833_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[229];
  assign _02833_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11100101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [227] = _02834_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[227];
  assign _02834_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11100011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [225] = _02835_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[225];
  assign _02835_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11100001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [223] = _02836_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[223];
  assign _02836_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11011111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [221] = _02837_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[221];
  assign _02837_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11011101;
  assign memwrite_rbm_visible_unit_ln365_z[131] = _02838_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[131];
  assign _02838_ = add_ln365_q == 8'b10000011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [219] = _02839_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[219];
  assign _02839_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11011011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [217] = _02840_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[217];
  assign _02840_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11011001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [215] = _02841_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[215];
  assign _02841_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11010111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [213] = _02842_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[213];
  assign _02842_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11010101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [211] = _02843_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[211];
  assign _02843_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11010011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [209] = _02844_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[209];
  assign _02844_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11010001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [207] = _02845_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[207];
  assign _02845_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11001111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [205] = _02846_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[205];
  assign _02846_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11001101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [203] = _02847_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[203];
  assign _02847_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11001011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [201] = _02848_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[201];
  assign _02848_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11001001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [199] = _02849_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[199];
  assign _02849_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11000111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [197] = _02850_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[197];
  assign _02850_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11000101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [195] = _02851_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[195];
  assign _02851_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11000011;
  assign memwrite_rbm_visible_unit_ln365_z[129] = _02852_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[129];
  assign _02852_ = add_ln365_q == 8'b10000001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [193] = _02853_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[193];
  assign _02853_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11000001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [191] = _02854_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[191];
  assign _02854_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10111111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [189] = _02855_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[189];
  assign _02855_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10111101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [187] = _02856_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[187];
  assign _02856_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10111011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [185] = _02857_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[185];
  assign _02857_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10111001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [183] = _02858_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[183];
  assign _02858_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10110111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [181] = _02859_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[181];
  assign _02859_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10110101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [179] = _02860_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[179];
  assign _02860_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10110011;
  wire [2:0] fangyuan670;
  assign fangyuan670 = { 1'b1, _00135_[51], 1'b0 };
  wire [2:0] fangyuan671;
  assign fangyuan671 = { state_rbm_0_cmos32soi_rbm_train_rbm[50], state_rbm_0_cmos32soi_rbm_train_rbm[55], _00322_ };
  always @(_00127_[51] or fangyuan670 or fangyuan671) begin
    casez (fangyuan671)
      3'b??1 :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[51] = fangyuan670 [0:0] ;
      3'b?1? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[51] = fangyuan670 [1:1] ;
      3'b1?? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[51] = fangyuan670 [2:2] ;
      default:
        state_rbm_0_cmos32soi_rbm_train_rbm_next[51] = _00127_[51] ;
    endcase
  end
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [177] = _02861_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[177];
  assign _02861_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10110001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [175] = _02862_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[175];
  assign _02862_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10101111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [173] = _02863_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[173];
  assign _02863_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10101101;
  assign memwrite_rbm_visible_unit_ln365_z[127] = _02864_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[127];
  assign _02864_ = add_ln365_q == 7'b1111111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [171] = _02865_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[171];
  assign _02865_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10101011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [169] = _02866_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[169];
  assign _02866_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10101001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [167] = _02867_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[167];
  assign _02867_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10100111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [165] = _02868_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[165];
  assign _02868_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10100101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [163] = _02869_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[163];
  assign _02869_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10100011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [161] = _02870_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[161];
  assign _02870_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10100001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [159] = _02871_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[159];
  assign _02871_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10011111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [157] = _02872_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[157];
  assign _02872_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10011101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [155] = _02873_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[155];
  assign _02873_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10011011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [153] = _02874_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[153];
  assign _02874_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10011001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [151] = _02875_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[151];
  assign _02875_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10010111;
  assign memwrite_rbm_visible_unit_ln365_z[125] = _02876_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[125];
  assign _02876_ = add_ln365_q == 7'b1111101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [149] = _02877_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[149];
  assign _02877_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10010101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [147] = _02878_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[147];
  assign _02878_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10010011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [145] = _02879_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[145];
  assign _02879_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10010001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [143] = _02880_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[143];
  assign _02880_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10001111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [141] = _02881_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[141];
  assign _02881_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10001101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [139] = _02882_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[139];
  assign _02882_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10001011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [137] = _02883_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[137];
  assign _02883_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10001001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [135] = _02884_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[135];
  assign _02884_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10000111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [133] = _02885_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[133];
  assign _02885_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10000101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [131] = _02886_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[131];
  assign _02886_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10000011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [129] = _02887_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[129];
  assign _02887_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10000001;
  assign memwrite_rbm_visible_unit_ln365_z[123] = _02888_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[123];
  assign _02888_ = add_ln365_q == 7'b1111011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [127] = _02889_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[127];
  assign _02889_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1111111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [125] = _02890_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[125];
  assign _02890_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1111101;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[49] = _00323_ ? 1'b0 : 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [123] = _02891_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[123];
  assign _02891_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1111011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [121] = _02892_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[121];
  assign _02892_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1111001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [119] = _02893_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[119];
  assign _02893_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1110111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [117] = _02894_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[117];
  assign _02894_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1110101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [115] = _02895_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[115];
  assign _02895_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1110011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [113] = _02896_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[113];
  assign _02896_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1110001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [111] = _02897_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[111];
  assign _02897_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1101111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [109] = _02898_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[109];
  assign _02898_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1101101;
  assign memwrite_rbm_visible_unit_ln365_z[121] = _02899_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[121];
  assign _02899_ = add_ln365_q == 7'b1111001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [107] = _02900_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[107];
  assign _02900_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1101011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [105] = _02901_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[105];
  assign _02901_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1101001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [103] = _02902_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[103];
  assign _02902_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1100111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [101] = _02903_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[101];
  assign _02903_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1100101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [99] = _02904_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[99];
  assign _02904_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1100011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [97] = _02905_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[97];
  assign _02905_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1100001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [95] = _02906_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[95];
  assign _02906_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1011111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [93] = _02907_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[93];
  assign _02907_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1011101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [91] = _02908_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[91];
  assign _02908_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1011011;
  assign memwrite_rbm_visible_unit_ln365_z[119] = _02909_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[119];
  assign _02909_ = add_ln365_q == 7'b1110111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [89] = _02910_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[89];
  assign _02910_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1011001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [87] = _02911_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[87];
  assign _02911_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1010111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [85] = _02912_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[85];
  assign _02912_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1010101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [83] = _02913_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[83];
  assign _02913_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1010011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [81] = _02914_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[81];
  assign _02914_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1010001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [79] = _02915_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[79];
  assign _02915_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1001111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [77] = _02916_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[77];
  assign _02916_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1001101;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[47] = _00324_ ? 1'b0 : ctrlAnd_1_ln111_0_z;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [75] = _02917_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[75];
  assign _02917_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1001011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [73] = _02918_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[73];
  assign _02918_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1001001;
  assign memwrite_rbm_visible_unit_ln365_z[117] = _02919_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[117];
  assign _02919_ = add_ln365_q == 7'b1110101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [71] = _02920_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[71];
  assign _02920_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1000111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [69] = _02921_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[69];
  assign _02921_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1000101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [67] = _02922_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[67];
  assign _02922_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1000011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [65] = _02923_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[65];
  assign _02923_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1000001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [63] = _02924_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[63];
  assign _02924_ = read_rbm_num_visible_ln851_q[8:0] == 6'b111111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [61] = _02925_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[61];
  assign _02925_ = read_rbm_num_visible_ln851_q[8:0] == 6'b111101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [59] = _02926_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[59];
  assign _02926_ = read_rbm_num_visible_ln851_q[8:0] == 6'b111011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [57] = _02927_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[57];
  assign _02927_ = read_rbm_num_visible_ln851_q[8:0] == 6'b111001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [55] = _02928_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[55];
  assign _02928_ = read_rbm_num_visible_ln851_q[8:0] == 6'b110111;
  assign memwrite_rbm_visible_unit_ln365_z[115] = _02929_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[115];
  assign _02929_ = add_ln365_q == 7'b1110011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [53] = _02930_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[53];
  assign _02930_ = read_rbm_num_visible_ln851_q[8:0] == 6'b110101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [51] = _02931_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[51];
  assign _02931_ = read_rbm_num_visible_ln851_q[8:0] == 6'b110011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [49] = _02932_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[49];
  assign _02932_ = read_rbm_num_visible_ln851_q[8:0] == 6'b110001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [47] = _02933_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[47];
  assign _02933_ = read_rbm_num_visible_ln851_q[8:0] == 6'b101111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [45] = _02934_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[45];
  assign _02934_ = read_rbm_num_visible_ln851_q[8:0] == 6'b101101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [43] = _02935_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[43];
  assign _02935_ = read_rbm_num_visible_ln851_q[8:0] == 6'b101011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [41] = _02936_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[41];
  assign _02936_ = read_rbm_num_visible_ln851_q[8:0] == 6'b101001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [39] = _02937_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[39];
  assign _02937_ = read_rbm_num_visible_ln851_q[8:0] == 6'b100111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [37] = _02938_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[37];
  assign _02938_ = read_rbm_num_visible_ln851_q[8:0] == 6'b100101;
  assign memwrite_rbm_visible_unit_ln365_z[113] = _02939_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[113];
  assign _02939_ = add_ln365_q == 7'b1110001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [35] = _02940_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[35];
  assign _02940_ = read_rbm_num_visible_ln851_q[8:0] == 6'b100011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [33] = _02941_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[33];
  assign _02941_ = read_rbm_num_visible_ln851_q[8:0] == 6'b100001;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[45] = _00325_ ? 1'b0 : 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [31] = _02942_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[31];
  assign _02942_ = read_rbm_num_visible_ln851_q[8:0] == 5'b11111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [29] = _02943_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[29];
  assign _02943_ = read_rbm_num_visible_ln851_q[8:0] == 5'b11101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [27] = _02944_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[27];
  assign _02944_ = read_rbm_num_visible_ln851_q[8:0] == 5'b11011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [25] = _02945_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[25];
  assign _02945_ = read_rbm_num_visible_ln851_q[8:0] == 5'b11001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [23] = _02946_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[23];
  assign _02946_ = read_rbm_num_visible_ln851_q[8:0] == 5'b10111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [21] = _02947_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[21];
  assign _02947_ = read_rbm_num_visible_ln851_q[8:0] == 5'b10101;
  assign memwrite_rbm_visible_unit_ln365_z[111] = _02948_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[111];
  assign _02948_ = add_ln365_q == 7'b1101111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [19] = _02949_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[19];
  assign _02949_ = read_rbm_num_visible_ln851_q[8:0] == 5'b10011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [17] = _02950_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[17];
  assign _02950_ = read_rbm_num_visible_ln851_q[8:0] == 5'b10001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [15] = _02951_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[15];
  assign _02951_ = read_rbm_num_visible_ln851_q[8:0] == 4'b1111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [13] = _02952_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[13];
  assign _02952_ = read_rbm_num_visible_ln851_q[8:0] == 4'b1101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [11] = _02953_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[11];
  assign _02953_ = read_rbm_num_visible_ln851_q[8:0] == 4'b1011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [9] = _02954_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[9];
  assign _02954_ = read_rbm_num_visible_ln851_q[8:0] == 4'b1001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [7] = _02955_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[7];
  assign _02955_ = read_rbm_num_visible_ln851_q[8:0] == 3'b111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [5] = _02956_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[5];
  assign _02956_ = read_rbm_num_visible_ln851_q[8:0] == 3'b101;
  assign memwrite_rbm_visible_unit_ln365_z[109] = _02957_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[109];
  assign _02957_ = add_ln365_q == 7'b1101101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [3] = _02958_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[3];
  assign _02958_ = read_rbm_num_visible_ln851_q[8:0] == 2'b11;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [1] = _02959_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[1];
  assign _02959_ = read_rbm_num_visible_ln851_q[8:0] == 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [498] = _02960_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[498];
  assign _02960_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111110010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [496] = _02961_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[496];
  assign _02961_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111110000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [492] = _02962_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[492];
  assign _02962_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111101100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [488] = _02963_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[488];
  assign _02963_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111101000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [484] = _02964_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[484];
  assign _02964_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111100100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [480] = _02965_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[480];
  assign _02965_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111100000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [476] = _02966_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[476];
  assign _02966_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111011100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [472] = _02967_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[472];
  assign _02967_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111011000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [468] = _02968_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[468];
  assign _02968_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111010100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [464] = _02969_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[464];
  assign _02969_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111010000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [460] = _02970_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[460];
  assign _02970_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111001100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [456] = _02971_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[456];
  assign _02971_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111001000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [452] = _02972_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[452];
  assign _02972_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111000100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [448] = _02973_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[448];
  assign _02973_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111000000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [444] = _02974_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[444];
  assign _02974_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110111100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [440] = _02975_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[440];
  assign _02975_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110111000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [436] = _02976_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[436];
  assign _02976_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110110100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [432] = _02977_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[432];
  assign _02977_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110110000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [428] = _02978_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[428];
  assign _02978_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110101100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [424] = _02979_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[424];
  assign _02979_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110101000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [420] = _02980_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[420];
  assign _02980_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110100100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [416] = _02981_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[416];
  assign _02981_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110100000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [412] = _02982_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[412];
  assign _02982_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110011100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [408] = _02983_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[408];
  assign _02983_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110011000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [404] = _02984_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[404];
  assign _02984_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110010100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [400] = _02985_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[400];
  assign _02985_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110010000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [396] = _02986_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[396];
  assign _02986_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110001100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [392] = _02987_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[392];
  assign _02987_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110001000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [388] = _02988_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[388];
  assign _02988_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110000100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [384] = _02989_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[384];
  assign _02989_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110000000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [380] = _02990_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[380];
  assign _02990_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101111100;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[43] = _00326_ ? 1'b0 : 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [376] = _02991_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[376];
  assign _02991_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101111000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [372] = _02992_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[372];
  assign _02992_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101110100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [368] = _02993_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[368];
  assign _02993_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101110000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [364] = _02994_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[364];
  assign _02994_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101101100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [360] = _02995_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[360];
  assign _02995_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101101000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [356] = _02996_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[356];
  assign _02996_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101100100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [352] = _02997_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[352];
  assign _02997_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101100000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [348] = _02998_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[348];
  assign _02998_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101011100;
  assign memwrite_rbm_visible_unit_ln365_z[107] = _02999_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[107];
  assign _02999_ = add_ln365_q == 7'b1101011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [344] = _03000_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[344];
  assign _03000_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101011000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [340] = _03001_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[340];
  assign _03001_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101010100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [336] = _03002_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[336];
  assign _03002_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101010000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [332] = _03003_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[332];
  assign _03003_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101001100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [328] = _03004_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[328];
  assign _03004_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101001000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [324] = _03005_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[324];
  assign _03005_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101000100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [320] = _03006_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[320];
  assign _03006_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101000000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [316] = _03007_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[316];
  assign _03007_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100111100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [312] = _03008_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[312];
  assign _03008_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100111000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [308] = _03009_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[308];
  assign _03009_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100110100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [304] = _03010_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[304];
  assign _03010_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100110000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [300] = _03011_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[300];
  assign _03011_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100101100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [296] = _03012_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[296];
  assign _03012_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100101000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [292] = _03013_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[292];
  assign _03013_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100100100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [288] = _03014_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[288];
  assign _03014_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100100000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [284] = _03015_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[284];
  assign _03015_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100011100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [280] = _03016_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[280];
  assign _03016_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100011000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [276] = _03017_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[276];
  assign _03017_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100010100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [272] = _03018_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[272];
  assign _03018_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100010000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [268] = _03019_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[268];
  assign _03019_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100001100;
  assign memwrite_rbm_visible_unit_ln365_z[105] = _03020_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[105];
  assign _03020_ = add_ln365_q == 7'b1101001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [264] = _03021_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[264];
  assign _03021_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100001000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [260] = _03022_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[260];
  assign _03022_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100000100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [256] = _03023_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[256];
  assign _03023_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100000000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [252] = _03024_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[252];
  assign _03024_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11111100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [248] = _03025_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[248];
  assign _03025_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11111000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [244] = _03026_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[244];
  assign _03026_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11110100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [240] = _03027_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[240];
  assign _03027_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11110000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [236] = _03028_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[236];
  assign _03028_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11101100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [232] = _03029_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[232];
  assign _03029_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11101000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [228] = _03030_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[228];
  assign _03030_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11100100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [224] = _03031_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[224];
  assign _03031_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11100000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [220] = _03032_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[220];
  assign _03032_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11011100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [216] = _03033_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[216];
  assign _03033_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11011000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [212] = _03034_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[212];
  assign _03034_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11010100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [208] = _03035_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[208];
  assign _03035_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11010000;
  assign memwrite_rbm_visible_unit_ln365_z[103] = _03036_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[103];
  assign _03036_ = add_ln365_q == 7'b1100111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [204] = _03037_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[204];
  assign _03037_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11001100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [200] = _03038_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[200];
  assign _03038_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11001000;
  wire [1:0] fangyuan672;
  assign fangyuan672 = { _00132_[42], 1'b0 };
  wire [1:0] fangyuan673;
  assign fangyuan673 = { state_rbm_0_cmos32soi_rbm_train_rbm[46], _00327_ };
  always @(1'b1 or fangyuan672 or fangyuan673) begin
    casez (fangyuan673)
      2'b?1 :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[42] = fangyuan672 [0:0] ;
      2'b1? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[42] = fangyuan672 [1:1] ;
      default:
        state_rbm_0_cmos32soi_rbm_train_rbm_next[42] = 1'b1 ;
    endcase
  end
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [196] = _03039_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[196];
  assign _03039_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11000100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [192] = _03040_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[192];
  assign _03040_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11000000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [188] = _03041_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[188];
  assign _03041_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10111100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [184] = _03042_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[184];
  assign _03042_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10111000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [180] = _03043_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[180];
  assign _03043_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10110100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [176] = _03044_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[176];
  assign _03044_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10110000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [172] = _03045_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[172];
  assign _03045_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10101100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [168] = _03046_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[168];
  assign _03046_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10101000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [164] = _03047_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[164];
  assign _03047_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10100100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [160] = _03048_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[160];
  assign _03048_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10100000;
  assign memwrite_rbm_visible_unit_ln365_z[101] = _03049_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[101];
  assign _03049_ = add_ln365_q == 7'b1100101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [156] = _03050_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[156];
  assign _03050_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10011100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [152] = _03051_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[152];
  assign _03051_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10011000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [148] = _03052_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[148];
  assign _03052_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10010100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [144] = _03053_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[144];
  assign _03053_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10010000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [140] = _03054_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[140];
  assign _03054_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10001100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [136] = _03055_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[136];
  assign _03055_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10001000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [132] = _03056_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[132];
  assign _03056_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10000100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [128] = _03057_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[128];
  assign _03057_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10000000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [124] = _03058_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[124];
  assign _03058_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1111100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [120] = _03059_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[120];
  assign _03059_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1111000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [116] = _03060_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[116];
  assign _03060_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1110100;
  assign memwrite_rbm_visible_unit_ln365_z[99] = _03061_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[99];
  assign _03061_ = add_ln365_q == 7'b1100011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [112] = _03062_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[112];
  assign _03062_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1110000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [108] = _03063_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[108];
  assign _03063_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1101100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [104] = _03064_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[104];
  assign _03064_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1101000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [100] = _03065_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[100];
  assign _03065_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1100100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [96] = _03066_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[96];
  assign _03066_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1100000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [92] = _03067_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[92];
  assign _03067_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1011100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [88] = _03068_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[88];
  assign _03068_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1011000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [84] = _03069_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[84];
  assign _03069_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1010100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [80] = _03070_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[80];
  assign _03070_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1010000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [76] = _03071_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[76];
  assign _03071_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1001100;
  assign memwrite_rbm_visible_unit_ln365_z[97] = _03072_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[97];
  assign _03072_ = add_ln365_q == 7'b1100001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [72] = _03073_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[72];
  assign _03073_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1001000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [68] = _03074_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[68];
  assign _03074_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1000100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [64] = _03075_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[64];
  assign _03075_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1000000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [60] = _03076_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[60];
  assign _03076_ = read_rbm_num_visible_ln851_q[8:0] == 6'b111100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [56] = _03077_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[56];
  assign _03077_ = read_rbm_num_visible_ln851_q[8:0] == 6'b111000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [52] = _03078_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[52];
  assign _03078_ = read_rbm_num_visible_ln851_q[8:0] == 6'b110100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [48] = _03079_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[48];
  assign _03079_ = read_rbm_num_visible_ln851_q[8:0] == 6'b110000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [44] = _03080_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[44];
  assign _03080_ = read_rbm_num_visible_ln851_q[8:0] == 6'b101100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [40] = _03081_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[40];
  assign _03081_ = read_rbm_num_visible_ln851_q[8:0] == 6'b101000;
  assign _00139_[67] = ctrlOr_ln62_z ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[95] = _03082_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[95];
  assign _03082_ = add_ln365_q == 7'b1011111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [36] = _03083_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[36];
  assign _03083_ = read_rbm_num_visible_ln851_q[8:0] == 6'b100100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [32] = _03084_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[32];
  assign _03084_ = read_rbm_num_visible_ln851_q[8:0] == 6'b100000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [28] = _03085_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[28];
  assign _03085_ = read_rbm_num_visible_ln851_q[8:0] == 5'b11100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [24] = _03086_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[24];
  assign _03086_ = read_rbm_num_visible_ln851_q[8:0] == 5'b11000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [20] = _03087_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[20];
  assign _03087_ = read_rbm_num_visible_ln851_q[8:0] == 5'b10100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [16] = _03088_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[16];
  assign _03088_ = read_rbm_num_visible_ln851_q[8:0] == 5'b10000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [12] = _03089_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[12];
  assign _03089_ = read_rbm_num_visible_ln851_q[8:0] == 4'b1100;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [8] = _03090_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[8];
  assign _03090_ = read_rbm_num_visible_ln851_q[8:0] == 4'b1000;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [4] = _03091_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[4];
  assign _03091_ = read_rbm_num_visible_ln851_q[8:0] == 3'b100;
  assign memwrite_rbm_visible_unit_ln365_z[93] = _03092_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[93];
  assign _03092_ = add_ln365_q == 7'b1011101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [0] = _03093_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[0];
  assign _03093_ = ! read_rbm_num_visible_ln851_q[8:0];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [494] = _03094_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[494];
  assign _03094_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111101110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [486] = _03095_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[486];
  assign _03095_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111100110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [478] = _03096_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[478];
  assign _03096_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111011110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [470] = _03097_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[470];
  assign _03097_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111010110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [462] = _03098_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[462];
  assign _03098_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111001110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [454] = _03099_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[454];
  assign _03099_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111000110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [446] = _03100_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[446];
  assign _03100_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110111110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [438] = _03101_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[438];
  assign _03101_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110110110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [430] = _03102_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[430];
  assign _03102_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110101110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [422] = _03103_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[422];
  assign _03103_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110100110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [414] = _03104_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[414];
  assign _03104_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110011110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [406] = _03105_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[406];
  assign _03105_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110010110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [398] = _03106_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[398];
  assign _03106_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110001110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [390] = _03107_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[390];
  assign _03107_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110000110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [382] = _03108_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[382];
  assign _03108_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101111110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [374] = _03109_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[374];
  assign _03109_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101110110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [366] = _03110_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[366];
  assign _03110_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101101110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [358] = _03111_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[358];
  assign _03111_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101100110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [350] = _03112_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[350];
  assign _03112_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101011110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [342] = _03113_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[342];
  assign _03113_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101010110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [334] = _03114_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[334];
  assign _03114_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101001110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [326] = _03115_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[326];
  assign _03115_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101000110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [318] = _03116_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[318];
  assign _03116_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100111110;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[41] = _00328_ ? 1'b0 : ctrlAnd_1_ln86_0_z;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [310] = _03117_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[310];
  assign _03117_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100110110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [302] = _03118_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[302];
  assign _03118_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100101110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [294] = _03119_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[294];
  assign _03119_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100100110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [286] = _03120_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[286];
  assign _03120_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100011110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [278] = _03121_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[278];
  assign _03121_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100010110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [270] = _03122_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[270];
  assign _03122_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100001110;
  assign memwrite_rbm_visible_unit_ln365_z[91] = _03123_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[91];
  assign _03123_ = add_ln365_q == 7'b1011011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [262] = _03124_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[262];
  assign _03124_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100000110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [254] = _03125_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[254];
  assign _03125_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11111110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [246] = _03126_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[246];
  assign _03126_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11110110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [238] = _03127_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[238];
  assign _03127_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11101110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [230] = _03128_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[230];
  assign _03128_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11100110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [222] = _03129_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[222];
  assign _03129_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11011110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [214] = _03130_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[214];
  assign _03130_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11010110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [206] = _03131_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[206];
  assign _03131_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11001110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [198] = _03132_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[198];
  assign _03132_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11000110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [190] = _03133_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[190];
  assign _03133_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10111110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [182] = _03134_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[182];
  assign _03134_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10110110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [174] = _03135_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[174];
  assign _03135_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10101110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [166] = _03136_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[166];
  assign _03136_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10100110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [158] = _03137_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[158];
  assign _03137_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10011110;
  assign memwrite_rbm_visible_unit_ln365_z[89] = _03138_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[89];
  assign _03138_ = add_ln365_q == 7'b1011001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [150] = _03139_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[150];
  assign _03139_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10010110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [142] = _03140_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[142];
  assign _03140_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10001110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [134] = _03141_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[134];
  assign _03141_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10000110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [126] = _03142_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[126];
  assign _03142_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1111110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [118] = _03143_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[118];
  assign _03143_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1110110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [110] = _03144_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[110];
  assign _03144_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1101110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [102] = _03145_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[102];
  assign _03145_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1100110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [94] = _03146_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[94];
  assign _03146_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1011110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [86] = _03147_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[86];
  assign _03147_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1010110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [78] = _03148_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[78];
  assign _03148_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1001110;
  assign memwrite_rbm_visible_unit_ln365_z[87] = _03150_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[87];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [70] = _03149_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[70];
  assign _03149_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1000110;
  assign _03150_ = add_ln365_q == 7'b1010111;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[39] = _00329_ ? 1'b0 : 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [62] = _03151_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[62];
  assign _03151_ = read_rbm_num_visible_ln851_q[8:0] == 6'b111110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [54] = _03152_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[54];
  assign _03152_ = read_rbm_num_visible_ln851_q[8:0] == 6'b110110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [46] = _03153_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[46];
  assign _03153_ = read_rbm_num_visible_ln851_q[8:0] == 6'b101110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [38] = _03154_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[38];
  assign _03154_ = read_rbm_num_visible_ln851_q[8:0] == 6'b100110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [30] = _03155_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[30];
  assign _03155_ = read_rbm_num_visible_ln851_q[8:0] == 5'b11110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [22] = _03156_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[22];
  assign _03156_ = read_rbm_num_visible_ln851_q[8:0] == 5'b10110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [14] = _03157_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[14];
  assign _03157_ = read_rbm_num_visible_ln851_q[8:0] == 4'b1110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [6] = _03158_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[6];
  assign _03158_ = read_rbm_num_visible_ln851_q[8:0] == 3'b110;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [499] = _03159_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[499];
  assign _03159_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111110011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [482] = _03160_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[482];
  assign _03160_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111100010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [466] = _03161_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[466];
  assign _03161_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111010010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [450] = _03162_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[450];
  assign _03162_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111000010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [434] = _03163_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[434];
  assign _03163_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110110010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [418] = _03164_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[418];
  assign _03164_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110100010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [402] = _03165_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[402];
  assign _03165_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110010010;
  assign memwrite_rbm_visible_unit_ln365_z[85] = _03166_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[85];
  assign _03166_ = add_ln365_q == 7'b1010101;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [386] = _03167_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[386];
  assign _03167_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110000010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [370] = _03168_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[370];
  assign _03168_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101110010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [354] = _03169_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[354];
  assign _03169_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101100010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [338] = _03170_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[338];
  assign _03170_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101010010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [322] = _03171_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[322];
  assign _03171_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101000010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [306] = _03172_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[306];
  assign _03172_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100110010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [290] = _03173_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[290];
  assign _03173_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100100010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [274] = _03174_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[274];
  assign _03174_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100010010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [258] = _03175_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[258];
  assign _03175_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100000010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [242] = _03176_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[242];
  assign _03176_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11110010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [226] = _03177_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[226];
  assign _03177_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11100010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [210] = _03178_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[210];
  assign _03178_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11010010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [194] = _03179_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[194];
  assign _03179_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11000010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [178] = _03180_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[178];
  assign _03180_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10110010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [162] = _03181_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[162];
  assign _03181_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10100010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [146] = _03182_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[146];
  assign _03182_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10010010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [130] = _03183_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[130];
  assign _03183_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10000010;
  assign memwrite_rbm_visible_unit_ln365_z[83] = _03184_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[83];
  assign _03184_ = add_ln365_q == 7'b1010011;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [114] = _03185_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[114];
  assign _03185_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1110010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [98] = _03186_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[98];
  assign _03186_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1100010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [82] = _03187_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[82];
  assign _03187_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1010010;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[37] = _00330_ ? 1'b0 : 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [66] = _03188_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[66];
  assign _03188_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1000010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [50] = _03189_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[50];
  assign _03189_ = read_rbm_num_visible_ln851_q[8:0] == 6'b110010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [34] = _03190_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[34];
  assign _03190_ = read_rbm_num_visible_ln851_q[8:0] == 6'b100010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [18] = _03191_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[18];
  assign _03191_ = read_rbm_num_visible_ln851_q[8:0] == 5'b10010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [2] = _03192_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[2];
  assign _03192_ = read_rbm_num_visible_ln851_q[8:0] == 2'b10;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [474] = _03193_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[474];
  assign _03193_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111011010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [442] = _03194_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[442];
  assign _03194_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110111010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [410] = _03195_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[410];
  assign _03195_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110011010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [378] = _03196_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[378];
  assign _03196_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101111010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [346] = _03197_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[346];
  assign _03197_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101011010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [314] = _03198_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[314];
  assign _03198_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100111010;
  assign memwrite_rbm_visible_unit_ln365_z[81] = _03199_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[81];
  assign _03199_ = add_ln365_q == 7'b1010001;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [282] = _03200_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[282];
  assign _03200_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100011010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [250] = _03201_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[250];
  assign _03201_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11111010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [218] = _03202_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[218];
  assign _03202_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11011010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [186] = _03203_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[186];
  assign _03203_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10111010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [154] = _03204_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[154];
  assign _03204_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10011010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [122] = _03205_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[122];
  assign _03205_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1111010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [90] = _03206_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[90];
  assign _03206_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1011010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [58] = _03207_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[58];
  assign _03207_ = read_rbm_num_visible_ln851_q[8:0] == 6'b111010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [26] = _03208_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[26];
  assign _03208_ = read_rbm_num_visible_ln851_q[8:0] == 5'b11010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [490] = _03209_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[490];
  assign _03209_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111101010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [426] = _03210_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[426];
  assign _03210_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110101010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [362] = _03211_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[362];
  assign _03211_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101101010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [298] = _03212_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[298];
  assign _03212_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100101010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [234] = _03213_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[234];
  assign _03213_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11101010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [170] = _03214_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[170];
  assign _03214_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10101010;
  assign memwrite_rbm_visible_unit_ln365_z[79] = _03215_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[79];
  assign _03215_ = add_ln365_q == 7'b1001111;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [106] = _03216_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[106];
  assign _03216_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1101010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [42] = _03217_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[42];
  assign _03217_ = read_rbm_num_visible_ln851_q[8:0] == 6'b101010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [458] = _03218_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[458];
  assign _03218_ = read_rbm_num_visible_ln851_q[8:0] == 9'b111001010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [330] = _03219_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[330];
  assign _03219_ = read_rbm_num_visible_ln851_q[8:0] == 9'b101001010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [202] = _03220_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[202];
  assign _03220_ = read_rbm_num_visible_ln851_q[8:0] == 8'b11001010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [74] = _03221_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[74];
  assign _03221_ = read_rbm_num_visible_ln851_q[8:0] == 7'b1001010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [394] = _03222_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[394];
  assign _03222_ = read_rbm_num_visible_ln851_q[8:0] == 9'b110001010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [138] = _03223_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[138];
  assign _03223_ = read_rbm_num_visible_ln851_q[8:0] == 8'b10001010;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [266] = _03224_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[266];
  assign _03224_ = read_rbm_num_visible_ln851_q[8:0] == 9'b100001010;
  wire [1:0] fangyuan674;
  assign fangyuan674 = { _00135_[35], 1'b0 };
  wire [1:0] fangyuan675;
  assign fangyuan675 = { state_rbm_0_cmos32soi_rbm_train_rbm[55], _00331_ };
  always @(ctrlOr_ln62_0_z or fangyuan674 or fangyuan675) begin
    casez (fangyuan675)
      2'b?1 :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[35] = fangyuan674 [0:0] ;
      2'b1? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[35] = fangyuan674 [1:1] ;
      default:
        state_rbm_0_cmos32soi_rbm_train_rbm_next[35] = ctrlOr_ln62_0_z ;
    endcase
  end
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memwrite_rbm_predict_vector_ln481_z [10] = _03225_ ? 1'b1 : memwrite_rbm_predict_vector_ln481_q[10];
  assign _03225_ = read_rbm_num_visible_ln851_q[8:0] == 4'b1010;
  assign memread_rbm_hidden_unit_ln405_Q_0_tag_d = state_rbm_0_cmos32soi_rbm_predict_rbm[30] ? memread_rbm_hidden_unit_ln405_Q_0_tag_0 : memread_rbm_hidden_unit_ln405_rtl_Q;
  assign hidden_unit_bridge0_rtl_d = state_rbm_0_cmos32soi_rbm_predict_rbm[34] ? \rbm_0_cmos32soi_rbm_predict_rbm_combinational.lt_ln786_z_0 : 1'b1;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_prediction_ln901_z = state_rbm_0_cmos32soi_rbm_predict_rbm[12] ? 4'b0000 : mux_predict_vector_ln471_0_q[151:148];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln863_z = state_rbm_0_cmos32soi_rbm_predict_rbm[1] ? 501'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : memwrite_rbm_predict_vector_ln481_q;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_z = state_rbm_0_cmos32soi_rbm_predict_rbm[27] ? memwrite_rbm_predict_vector_ln481_q : mux_predict_vector_ln471_0_q;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_expectation_ln461_z = state_rbm_0_cmos32soi_rbm_predict_rbm[24] ? 32'd0 : mux_predict_vector_ln471_0_q[299:268];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_sumOfpow2_ln434_z = state_rbm_0_cmos32soi_rbm_predict_rbm[21] ? 64'b0000000000000000000000000000000000000000000000000000000000000000 : \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln281_z_0 ;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_sum_ln400_z = state_rbm_0_cmos32soi_rbm_predict_rbm[15] ? 16'b0000000000000000 : mux_predict_vector_ln471_0_q[421:406];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_max_ln396_z = state_rbm_0_cmos32soi_rbm_predict_rbm[14] ? 16'b1111110000011000 : mux_predict_vector_ln471_0_q[386:371];
  assign hidden_unit_bridge0_rtl_a = state_rbm_0_cmos32soi_rbm_predict_rbm[34] ? mux_predict_vector_ln471_0_q[480:474] : read_rbm_num_hidden_ln852_q[6:0];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_rem_ln51_z_0 = state_rbm_0_cmos32soi_rbm_predict_rbm[25] ? 64'b0000000000000000000000000000000000000000000000000000000000000000 : mux_predict_vector_ln471_0_q[267:204];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_quotient_ln51_z_0 = state_rbm_0_cmos32soi_rbm_predict_rbm[25] ? 64'b0000000000000000000000000000000000000000000000000000000000000000 : mux_predict_vector_ln471_0_q[203:140];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_num_adj_ln51_z_0 = state_rbm_0_cmos32soi_rbm_predict_rbm[25] ? mux_predict_vector_ln471_0_q[331:300] : mux_predict_vector_ln471_0_q[138:107];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_pow2_0_ln388_z = state_rbm_0_cmos32soi_rbm_predict_rbm[7] ? 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 : memwrite_pow2_ln455_q;
  assign _00074_ = rst ? rbm_0_cmos32soi_round_ln469_round_out_d : 4'b0000;
  wire [14:0] fangyuan676;
  assign fangyuan676 = { add_ln925_1_10_d_0, memwrite_rbm_predict_vector_ln481_447_d_0[63:54] };
  assign _00014_ = rst ? fangyuan676 : 15'b000000000000000;
  assign _00008_ = rst ? add_ln402_1_d[15:0] : 16'b0000000000000000;
  assign _00017_ = rst ? add_ln402_1_d[16] : 1'b0;
  assign _00000_ = rst ? read_rbm_num_testusers_ln850_d[63:48] : 16'b0000000000000000;
  assign _00090_ = rst ? read_rbm_num_testusers_ln850_d[31:16] : 16'b0000000000000000;
  assign _00084_ = rst ? read_rbm_num_testusers_ln850_d[15:0] : 16'b0000000000000000;
  assign _00079_ = rst ? read_rbm_num_testusers_ln850_d[47:32] : 16'b0000000000000000;
  wire [500:0] fangyuan677;
  assign fangyuan677 = { memwrite_rbm_predict_vector_ln481_447_d_0[53:0], memwrite_rbm_predict_vector_ln481_383_d_0, memwrite_rbm_predict_vector_ln481_319_d_0, memwrite_rbm_predict_vector_ln481_255_d_0, memwrite_rbm_predict_vector_ln481_191_d_0, memwrite_rbm_predict_vector_ln481_127_d_0, memwrite_rbm_predict_vector_ln481_63_d_0, mux_user_ln863_d_0[63:1] };
  assign _00039_ = rst ? fangyuan677 : 501'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign _00060_ = rst ? mux_user_ln863_d_0[0] : 1'b0;
  wire [500:0] fangyuan678;
  assign fangyuan678 = { mux_predict_vector_ln471_0_487_d_0[13:0], mux_predict_vector_ln471_0_474_d_0[6:1], mux_predict_vector_ln471_0_475_d_0, mux_predict_vector_ln471_0_474_d_0[0], mux_predict_vector_ln471_0_464_d_0, mux_predict_vector_ln471_0_461_d_0, mux_predict_vector_ln471_0_447_d_0, mux_predict_vector_ln471_0_445_d_0, mux_predict_vector_ln471_0_429_d_0[9:1], mux_predict_vector_ln471_0_430_d_0, mux_predict_vector_ln471_0_429_d_0[0], mux_predict_vector_ln471_0_422_d_0, mux_predict_vector_ln471_0_406_d_0, mux_predict_vector_ln471_0_373_d_0[16], mux_predict_vector_ln471_0_389_d_0, mux_predict_vector_ln471_0_373_d_0[15:0], mux_predict_vector_ln471_0_371_d_0, mux_predict_vector_ln471_0_369_d_0, mux_predict_vector_ln471_0_368_d, mux_predict_vector_ln471_0_336_d_0, mux_predict_vector_ln471_0_332_d_0, mux_predict_vector_ln471_0_300_d_0, mux_predict_vector_ln471_0_287_d_0, mux_predict_vector_ln471_0_223_d_0, mux_predict_vector_ln471_0_100_d_0[63:2], mux_predict_vector_ln471_0_154_d_0, mux_predict_vector_ln471_0_152_d_0, mux_predict_vector_ln471_0_144_d_0, mux_predict_vector_ln471_0_112_d_0[30:27], mux_predict_vector_ln471_0_100_d_0[1], mux_predict_vector_ln471_0_112_d_0[26:0], mux_predict_vector_ln471_0_111_d, mux_predict_vector_ln471_0_101_d_0, mux_predict_vector_ln471_0_100_d_0[0], mux_predict_vector_ln471_0_62_d_0, add_ln281_reg_0_d[63:2] };
  assign _00055_ = rst ? fangyuan678 : 501'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign _00007_ = rst ? memwrite_pow2_ln455_119_d_0[48:41] : 8'b00000000;
  wire [159:0] fangyuan679;
  assign fangyuan679 = { memwrite_pow2_ln455_119_d_0[40:0], memwrite_pow2_ln455_55_d_0, mux_v_ln388_d[63:9] };
  assign _00038_ = rst ? fangyuan679 : 160'b0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
  assign _00062_ = rst ? mux_v_ln388_d[8:0] : 9'b000000000;
  assign _00057_ = rst ? mux_predict_vector_ln471_0_487_d_0[14] : 1'b0;
  assign _00003_ = rst ? add_ln281_reg_0_d[1:0] : 2'b00;
  assign _00025_ = rst ? lt_ln471_z : 1'b0;
  assign _00047_ = rst ? mux_count_ln895_Z_7_tag_d : 1'b0;
  assign _00029_ = rst ? memread_rbm_hidden_unit_ln405_Q_0_tag_d : 1'b0;
  assign _00093_ = rst ? state_rbm_0_cmos32soi_rbm_predict_rbm_next : 39'b000000000000000000000000000000000000001;
  assign _00071_ = rst ? predict_done_d : 1'b0;
  assign _00073_ = rst ? predict_start_d : 1'b0;
  wire [8:0] fangyuan680;
  assign fangyuan680 = { 1'b0, ctrlOr_ln237_0_z, 7'b0000000 };
  wire [89:0] fangyuan681;
  assign fangyuan681 = { 7'b0000000, ctrlOr_ln649_z, _00165_[7], 16'b0000000000000000, ctrlOr_ln649_z, _00167_[7], 5'b00000, ctrlOr_ln237_z, _00169_[9:8], 4'b0000, ctrlOr_ln614_z, 9'b000000000, ctrlAnd_1_ln237_z, _00107_[10], 8'b00000000, ctrlOr_ln237_z, _00110_[9], 4'b0000, ctrlOr_ln617_z, _00113_[12], 7'b0000000, _00115_[13], 4'b0000, ctrlOr_ln649_z, _00115_[7], ctrlAnd_1_ln237_0_z, _00118_[14], 7'b0000000 };
  wire [9:0] fangyuan682;
  assign fangyuan682 = { state_rbm_0_cmos32soi_rbm_load[5], _00332_, state_rbm_0_cmos32soi_rbm_load[7], state_rbm_0_cmos32soi_rbm_load[8], _00236_, state_rbm_0_cmos32soi_rbm_load[10], state_rbm_0_cmos32soi_rbm_load[11], state_rbm_0_cmos32soi_rbm_load[12], state_rbm_0_cmos32soi_rbm_load[13], state_rbm_0_cmos32soi_rbm_load[14] };
  always @(fangyuan680 or fangyuan681 or fangyuan682) begin
    casez (fangyuan682)
      10'b?????????1 :
        state_rbm_0_cmos32soi_rbm_load_next[15:7] = fangyuan681 [8:0] ;
      10'b????????1? :
        state_rbm_0_cmos32soi_rbm_load_next[15:7] = fangyuan681 [17:9] ;
      10'b???????1?? :
        state_rbm_0_cmos32soi_rbm_load_next[15:7] = fangyuan681 [26:18] ;
      10'b??????1??? :
        state_rbm_0_cmos32soi_rbm_load_next[15:7] = fangyuan681 [35:27] ;
      10'b?????1???? :
        state_rbm_0_cmos32soi_rbm_load_next[15:7] = fangyuan681 [44:36] ;
      10'b????1????? :
        state_rbm_0_cmos32soi_rbm_load_next[15:7] = fangyuan681 [53:45] ;
      10'b???1?????? :
        state_rbm_0_cmos32soi_rbm_load_next[15:7] = fangyuan681 [62:54] ;
      10'b??1??????? :
        state_rbm_0_cmos32soi_rbm_load_next[15:7] = fangyuan681 [71:63] ;
      10'b?1???????? :
        state_rbm_0_cmos32soi_rbm_load_next[15:7] = fangyuan681 [80:72] ;
      10'b1????????? :
        state_rbm_0_cmos32soi_rbm_load_next[15:7] = fangyuan681 [89:81] ;
      default:
        state_rbm_0_cmos32soi_rbm_load_next[15:7] = fangyuan680 ;
    endcase
  end
  assign _00121_[3] = ctrlOr_ln237_0_z ? 1'b0 : 1'b1;
  wire [2:0] fangyuan683;
  assign fangyuan683 = { 1'b1, _00115_[6], 1'b0 };
  wire [2:0] fangyuan684;
  assign fangyuan684 = { state_rbm_0_cmos32soi_rbm_load[6], state_rbm_0_cmos32soi_rbm_load[13], _00333_ };
  always @(_00165_[6] or fangyuan683 or fangyuan684) begin
    casez (fangyuan684)
      3'b??1 :
        state_rbm_0_cmos32soi_rbm_load_next[6] = fangyuan683 [0:0] ;
      3'b?1? :
        state_rbm_0_cmos32soi_rbm_load_next[6] = fangyuan683 [1:1] ;
      3'b1?? :
        state_rbm_0_cmos32soi_rbm_load_next[6] = fangyuan683 [2:2] ;
      default:
        state_rbm_0_cmos32soi_rbm_load_next[6] = _00165_[6] ;
    endcase
  end
  assign _00118_[14] = ctrlAnd_1_ln237_0_z ? 1'b0 : 1'b1;
  wire [5:0] fangyuan685;
  assign fangyuan685 = { 3'b000, ctrlOr_ln575_z, _00141_[1:0] };
  wire [41:0] fangyuan686;
  assign fangyuan686 = { 3'b000, ctrlOr_ln575_z, _00150_[1], 3'b000, _00154_[3:2], 2'b00, ctrlOr_ln607_z, _00161_[4], 4'b0000, _00115_[13], 6'b000000, _00104_[4], 12'b000000000000, _00121_[3], 3'b000 };
  wire [6:0] fangyuan687;
  assign fangyuan687 = { state_rbm_0_cmos32soi_rbm_load[1], state_rbm_0_cmos32soi_rbm_load[2], state_rbm_0_cmos32soi_rbm_load[4], state_rbm_0_cmos32soi_rbm_load[5], _00236_, _00334_, state_rbm_0_cmos32soi_rbm_load[15] };
  always @(fangyuan685 or fangyuan686 or fangyuan687) begin
    casez (fangyuan687)
      7'b??????1 :
        state_rbm_0_cmos32soi_rbm_load_next[5:0] = fangyuan686 [5:0] ;
      7'b?????1? :
        state_rbm_0_cmos32soi_rbm_load_next[5:0] = fangyuan686 [11:6] ;
      7'b????1?? :
        state_rbm_0_cmos32soi_rbm_load_next[5:0] = fangyuan686 [17:12] ;
      7'b???1??? :
        state_rbm_0_cmos32soi_rbm_load_next[5:0] = fangyuan686 [23:18] ;
      7'b??1???? :
        state_rbm_0_cmos32soi_rbm_load_next[5:0] = fangyuan686 [29:24] ;
      7'b?1????? :
        state_rbm_0_cmos32soi_rbm_load_next[5:0] = fangyuan686 [35:30] ;
      7'b1?????? :
        state_rbm_0_cmos32soi_rbm_load_next[5:0] = fangyuan686 [41:36] ;
      default:
        state_rbm_0_cmos32soi_rbm_load_next[5:0] = fangyuan685 ;
    endcase
  end
  assign _00115_[7] = _00209_ ? 1'b0 : 1'b1;
  assign _00115_[13] = _00210_ ? 1'b0 : 1'b1;
  assign _00115_[6] = _00211_ ? 1'b0 : 1'b1;
  assign _00113_[12] = ctrlOr_ln617_z ? 1'b0 : 1'b1;
  assign _00110_[9] = ctrlOr_ln237_z ? 1'b0 : 1'b1;
  assign _00107_[10] = ctrlAnd_1_ln237_z ? 1'b0 : 1'b1;
  assign _00104_[4] = ctrlOr_ln614_z ? 1'b0 : 1'b1;
  assign _00169_[9] = _00213_ ? 1'b0 : 1'b1;
  assign _00169_[8] = _00212_ ? 1'b0 : 1'b1;
  assign _00167_[7] = ctrlOr_ln649_z ? 1'b0 : 1'b1;
  assign _00165_[7] = _00214_ ? 1'b0 : 1'b1;
  assign _00165_[6] = _00215_ ? 1'b0 : 1'b1;
  assign _00161_[4] = ctrlOr_ln607_z ? 1'b0 : 1'b1;
  assign _00154_[3] = _00217_ ? 1'b0 : 1'b1;
  assign _00154_[2] = _00208_ ? 1'b0 : 1'b1;
  assign _00150_[1] = ctrlOr_ln575_z ? 1'b0 : 1'b1;
  assign _00141_[1] = _00219_ ? 1'b0 : 1'b1;
  assign _00141_[0] = _00218_ ? 1'b0 : 1'b1;
  wire [26:0] fangyuan688;
  assign fangyuan688 = { add_ln669_q[8:0], mux_add_ln669_Z_v[8:0], mux_add_ln669_Z_0_mux_0_v[8:0] };
  wire [2:0] fangyuan689;
  assign fangyuan689 = { add_ln669_sel, ctrlOr_ln614_z, ctrlOr_ln604_z };
  always @(mux_mux_i_ln585_Z_v or fangyuan688 or fangyuan689) begin
    casez (fangyuan689)
      3'b??1 :
        add_ln669_d = fangyuan688 [8:0] ;
      3'b?1? :
        add_ln669_d = fangyuan688 [17:9] ;
      3'b1?? :
        add_ln669_d = fangyuan688 [26:18] ;
      default:
        add_ln669_d = mux_mux_i_ln585_Z_v ;
    endcase
  end
  wire [32:0] fangyuan690;
  assign fangyuan690 = { mux_add_ln669_Z_v[9], mux_mux_loop_count_ln624_Z_v, mux_mux_index_ln624_Z_v };
  wire [65:0] fangyuan691;
  assign fangyuan691 = { add_ln669_q[9], mux_loop_count_ln624_q, mux_index_ln624_q, mux_add_ln669_Z_0_mux_0_v[9], mux_mux_loop_count_ln624_Z_0_mux_0_v, mux_mux_index_ln624_Z_0_mux_0_v };
  wire [1:0] fangyuan692;
  assign fangyuan692 = { mux_index_ln624_sel, ctrlOr_ln604_z };
  always @(fangyuan690 or fangyuan691 or fangyuan692) begin
    casez (fangyuan692)
      2'b?1 :
        mux_index_ln624_d = fangyuan691 [32:0] ;
      2'b1? :
        mux_index_ln624_d = fangyuan691 [65:33] ;
      default:
        mux_index_ln624_d = fangyuan690 ;
    endcase
  end
  wire [23:0] fangyuan693;
  assign fangyuan693 = { mux_mux_dma_index_ln637_Z_27_v_1[15:8], mux_dma_index_ln637_q[26:19], mux_mux_dma_index_ln637_Z_27_mux_0_v[15:8] };
  wire [2:0] fangyuan694;
  assign fangyuan694 = { ctrlOr_ln614_z, mux_dma_index_ln637_19_mux_0_sel, ctrlOr_ln604_z };
  always @(data_in_data[7:0] or fangyuan693 or fangyuan694) begin
    casez (fangyuan694)
      3'b??1 :
        mux_dma_index_ln637_19_d_0 = fangyuan693 [7:0] ;
      3'b?1? :
        mux_dma_index_ln637_19_d_0 = fangyuan693 [15:8] ;
      3'b1?? :
        mux_dma_index_ln637_19_d_0 = fangyuan693 [23:16] ;
      default:
        mux_dma_index_ln637_19_d_0 = data_in_data[7:0] ;
    endcase
  end
  wire [47:0] fangyuan695;
  assign fangyuan695 = { mux_dma_index_ln637_q[18:4], mux_dma_index_ln637_q[0], mux_mux_dma_index_ln637_Z_27_mux_0_v[31:16], mux_add_ln665_Z_v, mux_add_ln659_Z_1_v_0[7:3], mux_mux_i_0_ln659_Z_0_v };
  wire [2:0] fangyuan696;
  assign fangyuan696 = { mux_dma_index_ln637_sel, ctrlOr_ln604_z, ctrlOr_ln237_z };
  always @(mux_mux_dma_index_ln637_Z_27_v_1[31:16] or fangyuan695 or fangyuan696) begin
    casez (fangyuan696)
      3'b??1 :
        mux_dma_index_ln637_d = fangyuan695 [15:0] ;
      3'b?1? :
        mux_dma_index_ln637_d = fangyuan695 [31:16] ;
      3'b1?? :
        mux_dma_index_ln637_d = fangyuan695 [47:32] ;
      default:
        mux_dma_index_ln637_d = mux_mux_dma_index_ln637_Z_27_v_1[31:16] ;
    endcase
  end
  wire [14:0] fangyuan697;
  assign fangyuan697 = { mux_dma_index_ln637_q[31:27], mux_mux_dma_index_ln637_Z_27_v_1[4:0], mux_mux_dma_index_ln637_Z_27_mux_0_v[4:0] };
  wire [2:0] fangyuan698;
  assign fangyuan698 = { mux_dma_index_ln637_27_mux_0_sel, ctrlOr_ln614_z, ctrlOr_ln604_z };
  always @(mux_add_ln585_Z_1_v_0[4:0] or fangyuan697 or fangyuan698) begin
    casez (fangyuan698)
      3'b??1 :
        mux_dma_index_ln637_27_d_0 = fangyuan697 [4:0] ;
      3'b?1? :
        mux_dma_index_ln637_27_d_0 = fangyuan697 [9:5] ;
      3'b1?? :
        mux_dma_index_ln637_27_d_0 = fangyuan697 [14:10] ;
      default:
        mux_dma_index_ln637_27_d_0 = mux_add_ln585_Z_1_v_0[4:0] ;
    endcase
  end
  wire [11:0] fangyuan699;
  assign fangyuan699 = { mux_dma_index_ln637_q[3:1], mux_mux_dma_index_ln637_Z_27_v_1[7:5], mux_mux_dma_index_ln637_Z_27_mux_0_v[7:5], mux_add_ln659_Z_1_v_0[2:0] };
  wire [3:0] fangyuan700;
  assign fangyuan700 = { mux_dma_index_ln637_1_mux_0_sel, ctrlOr_ln614_z, ctrlOr_ln604_z, ctrlOr_ln237_z };
  always @(mux_add_ln585_Z_1_v_0[7:5] or fangyuan699 or fangyuan700) begin
    casez (fangyuan700)
      4'b???1 :
        mux_dma_index_ln637_1_d_0 = fangyuan699 [2:0] ;
      4'b??1? :
        mux_dma_index_ln637_1_d_0 = fangyuan699 [5:3] ;
      4'b?1?? :
        mux_dma_index_ln637_1_d_0 = fangyuan699 [8:6] ;
      4'b1??? :
        mux_dma_index_ln637_1_d_0 = fangyuan699 [11:9] ;
      default:
        mux_dma_index_ln637_1_d_0 = mux_add_ln585_Z_1_v_0[7:5] ;
    endcase
  end
  assign mux_add_ln669_Z_0_mux_0_v = state_rbm_0_cmos32soi_rbm_load[4] ? add_ln669_q : add_ln669_z;
  assign mux_add_ln669_Z_v = state_rbm_0_cmos32soi_rbm_load[12] ? add_ln669_q : add_ln669_z;
  wire [19:0] fangyuan701;
  assign fangyuan701 = { mult_ln665_q, mux_mult_ln665_Z_0_mux_0_v };
  wire [1:0] fangyuan702;
  assign fangyuan702 = { mult_ln665_sel, ctrlOr_ln604_z };
  always @(mux_mult_ln665_Z_v or fangyuan701 or fangyuan702) begin
    casez (fangyuan702)
      2'b?1 :
        mult_ln665_d = fangyuan701 [9:0] ;
      2'b1? :
        mult_ln665_d = fangyuan701 [19:10] ;
      default:
        mult_ln665_d = mux_mult_ln665_Z_v ;
    endcase
  end
  wire [31:0] fangyuan703;
  assign fangyuan703 = { mux_dma_index_ln637_q[18:4], mux_dma_index_ln637_q[0], mux_dma_index_ln637_q[26:19], mux_dma_index_ln637_q[3:1], mux_dma_index_ln637_q[31:27] };
  wire [31:0] fangyuan704;
  assign fangyuan704 = { mux_dma_index_ln637_z[18:4], mux_dma_index_ln637_z[0], mux_dma_index_ln637_z[26:19], mux_dma_index_ln637_z[3:1], mux_dma_index_ln637_z[31:27] };
  assign mux_mux_dma_index_ln637_Z_27_mux_0_v = state_rbm_0_cmos32soi_rbm_load[4] ? fangyuan703 : fangyuan704;
  wire [31:0] fangyuan705;
  assign fangyuan705 = { mux_dma_index_ln637_q[18:4], mux_dma_index_ln637_q[0], mux_dma_index_ln637_q[26:19], mux_dma_index_ln637_q[3:1], mux_dma_index_ln637_q[31:27] };
  wire [31:0] fangyuan706;
  assign fangyuan706 = { mux_dma_index_ln637_z[18:4], mux_dma_index_ln637_z[0], mux_dma_index_ln637_z[26:19], mux_dma_index_ln637_z[3:1], mux_dma_index_ln637_z[31:27] };
  assign mux_mux_dma_index_ln637_Z_27_v_1 = state_rbm_0_cmos32soi_rbm_load[12] ? fangyuan705 : fangyuan706;
  wire [1:0] fangyuan707;
  assign fangyuan707 = { mux_ternaryMux_ln629_0_Z_0_v, mux_eq_ln629_0_Z_0_v };
  wire [3:0] fangyuan708;
  assign fangyuan708 = { ternaryMux_ln629_0_q, eq_ln629_0_Z_0_tag_0, mux_ternaryMux_ln629_0_Z_0_v_0, mux_eq_ln629_0_Z_0_v_0 };
  wire [1:0] fangyuan709;
  assign fangyuan709 = { mux_dma_index_ln637_19_mux_0_sel, ctrlOr_ln604_z };
  always @(fangyuan707 or fangyuan708 or fangyuan709) begin
    casez (fangyuan709)
      2'b?1 :
        eq_ln629_0_Z_0_tag_d_0 = fangyuan708 [1:0] ;
      2'b1? :
        eq_ln629_0_Z_0_tag_d_0 = fangyuan708 [3:2] ;
      default:
        eq_ln629_0_Z_0_tag_d_0 = fangyuan707 ;
    endcase
  end
  assign mux_mult_ln665_Z_v = state_rbm_0_cmos32soi_rbm_load[12] ? mult_ln665_q : mult_ln665_z;
  assign mux_mult_ln665_Z_0_mux_0_v = state_rbm_0_cmos32soi_rbm_load[4] ? mult_ln665_q : mult_ln665_z;
  wire [63:0] fangyuan710;
  assign fangyuan710 = { mux_mul_ln638_Z_0_mux_1_v, mul_ln638_q };
  wire [1:0] fangyuan711;
  assign fangyuan711 = { ctrlOr_ln575_z, read_rbm_num_visible_ln553_sel };
  always @(mux_mul_ln638_Z_v or fangyuan710 or fangyuan711) begin
    casez (fangyuan711)
      2'b?1 :
        mul_ln638_d = fangyuan710 [31:0] ;
      2'b1? :
        mul_ln638_d = fangyuan710 [63:32] ;
      default:
        mul_ln638_d = mux_mul_ln638_Z_v ;
    endcase
  end
  wire [63:0] fangyuan712;
  assign fangyuan712 = { mux_read_rbm_num_loops_ln556_Z_v, mux_read_rbm_num_users_ln555_Z_v, mux_read_rbm_num_testusers_ln554_Z_v, mux_read_rbm_num_visible_ln553_Z_v };
  wire [127:0] fangyuan713;
  assign fangyuan713 = { mux_read_rbm_num_loops_ln556_Z_0_mux_1_v, mux_read_rbm_num_users_ln555_Z_0_mux_1_v, mux_read_rbm_num_testusers_ln554_Z_0_mux_1_v, mux_read_rbm_num_visible_ln553_Z_0_mux_1_v, read_rbm_num_loops_ln556_q, read_rbm_num_users_ln555_q, read_rbm_num_testusers_ln554_q, read_rbm_num_visible_ln553_q };
  wire [1:0] fangyuan714;
  assign fangyuan714 = { ctrlOr_ln575_z, read_rbm_num_visible_ln553_sel };
  always @(fangyuan712 or fangyuan713 or fangyuan714) begin
    casez (fangyuan714)
      2'b?1 :
        read_rbm_num_visible_ln553_d = fangyuan713 [63:0] ;
      2'b1? :
        read_rbm_num_visible_ln553_d = fangyuan713 [127:64] ;
      default:
        read_rbm_num_visible_ln553_d = fangyuan712 ;
    endcase
  end
  assign mux_dma_index_ln637_z = eq_ln629_0_z ? add_ln638_z : mul_ln636_z;
  assign mux_ternaryMux_ln629_0_Z_0_v_0 = state_rbm_0_cmos32soi_rbm_load[4] ? ternaryMux_ln629_0_q : ternaryMux_ln629_0_z;
  assign mux_ternaryMux_ln629_0_Z_0_v = state_rbm_0_cmos32soi_rbm_load[12] ? ternaryMux_ln629_0_q : ternaryMux_ln629_0_z;
  wire [1:0] fangyuan715;
  assign fangyuan715 = { 1'b0, data_in_ready };
  wire [1:0] fangyuan716;
  assign fangyuan716 = { data_in_ready_sel_0, data_in_ready_hold };
  always @(1'b1 or fangyuan715 or fangyuan716) begin
    casez (fangyuan716)
      2'b?1 :
        data_in_ready_d = fangyuan715 [0:0] ;
      2'b1? :
        data_in_ready_d = fangyuan715 [1:1] ;
      default:
        data_in_ready_d = 1'b1 ;
    endcase
  end
  wire [1:0] fangyuan717;
  assign fangyuan717 = { 1'b0, rd_request };
  wire [1:0] fangyuan718;
  assign fangyuan718 = { rd_request_sel_0, rd_request_hold };
  always @(1'b1 or fangyuan717 or fangyuan718) begin
    casez (fangyuan718)
      2'b?1 :
        rd_request_d = fangyuan717 [0:0] ;
      2'b1? :
        rd_request_d = fangyuan717 [1:1] ;
      default:
        rd_request_d = 1'b1 ;
    endcase
  end
  assign mux_eq_ln629_0_Z_0_v_0 = state_rbm_0_cmos32soi_rbm_load[4] ? eq_ln629_0_Z_0_tag_0 : eq_ln629_0_z;
  assign mux_eq_ln629_0_Z_0_v = state_rbm_0_cmos32soi_rbm_load[12] ? eq_ln629_0_Z_0_tag_0 : eq_ln629_0_z;
  assign mux_mux_index_ln624_Z_v = state_rbm_0_cmos32soi_rbm_load[12] ? mux_index_ln624_q : mux_index_ln624_z;
  assign mux_mux_index_ln624_Z_0_mux_0_v = state_rbm_0_cmos32soi_rbm_load[4] ? mux_index_ln624_q : mux_index_ln624_z;
  assign mux_mux_loop_count_ln624_Z_v = state_rbm_0_cmos32soi_rbm_load[12] ? mux_loop_count_ln624_q : mux_loop_count_ln624_z;
  assign mux_mux_loop_count_ln624_Z_0_mux_0_v = state_rbm_0_cmos32soi_rbm_load[4] ? mux_loop_count_ln624_q : mux_loop_count_ln624_z;
  wire [1:0] fangyuan719;
  assign fangyuan719 = { 1'b0, train_input_done };
  wire [1:0] fangyuan720;
  assign fangyuan720 = { ctrlAnd_1_ln604_z, train_input_done_hold };
  always @(1'b1 or fangyuan719 or fangyuan720) begin
    casez (fangyuan720)
      2'b?1 :
        train_input_done_d = fangyuan719 [0:0] ;
      2'b1? :
        train_input_done_d = fangyuan719 [1:1] ;
      default:
        train_input_done_d = 1'b1 ;
    endcase
  end
  wire [1:0] fangyuan721;
  assign fangyuan721 = { 1'b0, predict_input_done };
  wire [1:0] fangyuan722;
  assign fangyuan722 = { ctrlAnd_1_ln614_z, predict_input_done_hold };
  always @(1'b1 or fangyuan721 or fangyuan722) begin
    casez (fangyuan722)
      2'b?1 :
        predict_input_done_d = fangyuan721 [0:0] ;
      2'b1? :
        predict_input_done_d = fangyuan721 [1:1] ;
      default:
        predict_input_done_d = 1'b1 ;
    endcase
  end
  wire [63:0] fangyuan723;
  assign fangyuan723 = { mux_dma_index_ln637_q, rd_index };
  wire [1:0] fangyuan724;
  assign fangyuan724 = { ctrlAnd_1_ln629_z, rd_index_hold };
  always @(32'd0 or fangyuan723 or fangyuan724) begin
    casez (fangyuan724)
      2'b?1 :
        rd_index_d = fangyuan723 [31:0] ;
      2'b1? :
        rd_index_d = fangyuan723 [63:32] ;
      default:
        rd_index_d = 32'd0 ;
    endcase
  end
  wire [31:0] fangyuan725;
  assign fangyuan725 = { 13'b0000000000000, add_ln566_z, num_movies[1:0] };
  wire [63:0] fangyuan726;
  assign fangyuan726 = { 13'b0000000000000, rd_length[18:0], rd_length };
  wire [1:0] fangyuan727;
  assign fangyuan727 = { ctrlAnd_1_ln629_z, rd_index_hold };
  always @(fangyuan725 or fangyuan726 or fangyuan727) begin
    casez (fangyuan727)
      2'b?1 :
        rd_length_d = fangyuan726 [31:0] ;
      2'b1? :
        rd_length_d = fangyuan726 [63:32] ;
      default:
        rd_length_d = fangyuan725 ;
    endcase
  end
  assign mux_index_ln624_z = ternaryMux_ln624_0_z ? 16'b0000000000000000 : add_ln623_z;
  assign mux_loop_count_ln624_z = ternaryMux_ln624_0_z ? add_ln626_z : mux_loop_count_ln598_z;
  assign mux_add_ln665_Z_v = state_rbm_0_cmos32soi_rbm_load[10] ? mux_dma_index_ln637_q[18:9] : add_ln665_z;
  assign mux_add_ln659_Z_1_v_0 = state_rbm_0_cmos32soi_rbm_load[10] ? mux_dma_index_ln637_q[8:1] : add_ln659_z[8:1];
  wire [7:0] fangyuan728;
  assign fangyuan728 = { mux_dma_index_ln637_q[3:1], mux_dma_index_ln637_q[31:27] };
  assign mux_add_ln585_Z_1_v_0 = state_rbm_0_cmos32soi_rbm_load[14] ? fangyuan728 : add_ln585_z[8:1];
  assign mux_mul_ln638_Z_0_mux_1_v = state_rbm_0_cmos32soi_rbm_load[2] ? mul_ln638_q : mux_mul_ln638_Z_0_mux_0_v;
  assign mux_mux_i_0_ln659_Z_0_v = state_rbm_0_cmos32soi_rbm_load[10] ? mux_dma_index_ln637_q[0] : mux_i_0_ln659_z[0];
  assign mux_read_rbm_num_visible_ln553_Z_0_mux_1_v = state_rbm_0_cmos32soi_rbm_load[2] ? read_rbm_num_visible_ln553_q : mux_read_rbm_num_visible_ln553_Z_0_mux_0_v;
  assign mux_read_rbm_num_users_ln555_Z_0_mux_1_v = state_rbm_0_cmos32soi_rbm_load[2] ? read_rbm_num_users_ln555_q : mux_read_rbm_num_users_ln555_Z_0_mux_0_v;
  assign mux_read_rbm_num_testusers_ln554_Z_0_mux_1_v = state_rbm_0_cmos32soi_rbm_load[2] ? read_rbm_num_testusers_ln554_q : mux_read_rbm_num_testusers_ln554_Z_0_mux_0_v;
  assign mux_read_rbm_num_loops_ln556_Z_0_mux_1_v = state_rbm_0_cmos32soi_rbm_load[2] ? read_rbm_num_loops_ln556_q : mux_read_rbm_num_loops_ln556_Z_0_mux_0_v;
  assign mux_mux_i_ln585_Z_v = state_rbm_0_cmos32soi_rbm_load[14] ? add_ln669_q[8:0] : mux_i_ln585_z;
  assign mux_mul_ln638_Z_0_mux_0_v = state_rbm_0_cmos32soi_rbm_load[1] ? mul_ln638_q : mul_ln638_z;
  assign mux_mul_ln638_Z_v = state_rbm_0_cmos32soi_rbm_load[0] ? mul_ln638_z : mul_ln638_q;
  wire [8:0] fangyuan729;
  assign fangyuan729 = { mux_dma_index_ln637_q[8:1], _00466_ };
  assign mux_i_0_ln659_z = state_rbm_0_cmos32soi_rbm_load[8] ? 9'b000000000 : fangyuan729;
  assign mux_read_rbm_num_visible_ln553_Z_v = state_rbm_0_cmos32soi_rbm_load[0] ? num_visible : read_rbm_num_visible_ln553_q;
  assign memwrite_rbm_visible_unit_ln365_z[77] = _03226_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[77];
  assign mux_read_rbm_num_users_ln555_Z_v = state_rbm_0_cmos32soi_rbm_load[0] ? num_users : read_rbm_num_users_ln555_q;
  assign mux_read_rbm_num_testusers_ln554_Z_v = state_rbm_0_cmos32soi_rbm_load[0] ? num_testusers : read_rbm_num_testusers_ln554_q;
  assign mux_read_rbm_num_loops_ln556_Z_v = state_rbm_0_cmos32soi_rbm_load[0] ? num_loops : read_rbm_num_loops_ln556_q;
  assign mux_read_rbm_num_visible_ln553_Z_0_mux_0_v = state_rbm_0_cmos32soi_rbm_load[1] ? read_rbm_num_visible_ln553_q : num_visible;
  assign mux_read_rbm_num_users_ln555_Z_0_mux_0_v = state_rbm_0_cmos32soi_rbm_load[1] ? read_rbm_num_users_ln555_q : num_users;
  assign mux_read_rbm_num_testusers_ln554_Z_0_mux_0_v = state_rbm_0_cmos32soi_rbm_load[1] ? read_rbm_num_testusers_ln554_q : num_testusers;
  assign mux_read_rbm_num_loops_ln556_Z_0_mux_0_v = state_rbm_0_cmos32soi_rbm_load[1] ? read_rbm_num_loops_ln556_q : num_loops;
  assign _03226_ = add_ln365_q == 7'b1001101;
  wire [8:0] fangyuan730;
  assign fangyuan730 = { mux_dma_index_ln637_q[3:1], mux_dma_index_ln637_q[31:27], _00465_ };
  assign mux_i_ln585_z = state_rbm_0_cmos32soi_rbm_load[2] ? 9'b000000000 : fangyuan730;
  assign data_bridge0_rtl_d = ctrlOr_ln598_z ? 8'b00000001 : mux_dma_index_ln637_q[26:19];
  assign mux_index_ln598_z = state_rbm_0_cmos32soi_rbm_load[3] ? 16'b0000000000000000 : mux_index_ln624_q;
  assign mux_loop_count_ln598_z = state_rbm_0_cmos32soi_rbm_load[3] ? 16'b0000000000000000 : mux_loop_count_ln624_q;
  wire [9:0] fangyuan731;
  assign fangyuan731 = { 1'b0, add_ln669_q[8:0] };
  wire [29:0] fangyuan732;
  assign fangyuan732 = { read_rbm_num_visible_ln553_q[9:0], mux_dma_index_ln637_q[18:9], add_ln669_q };
  wire [2:0] fangyuan733;
  assign fangyuan733 = { state_rbm_0_cmos32soi_rbm_load[3], state_rbm_0_cmos32soi_rbm_load[11], state_rbm_0_cmos32soi_rbm_load[9] };
  always @(fangyuan731 or fangyuan732 or fangyuan733) begin
    casez (fangyuan733)
      3'b??1 :
        data_bridge0_rtl_a = fangyuan732 [9:0] ;
      3'b?1? :
        data_bridge0_rtl_a = fangyuan732 [19:10] ;
      3'b1?? :
        data_bridge0_rtl_a = fangyuan732 [29:20] ;
      default:
        data_bridge0_rtl_a = fangyuan731 ;
    endcase
  end
  wire [9:0] fangyuan734;
  assign fangyuan734 = { mux_index_ln624_d[32], add_ln669_d };
  assign _00009_ = rst ? fangyuan734 : 10'b0000000000;
  assign _00053_ = rst ? mux_index_ln624_d[31:16] : 16'b0000000000000000;
  assign _00050_ = rst ? mux_index_ln624_d[15:0] : 16'b0000000000000000;
  wire [31:0] fangyuan735;
  assign fangyuan735 = { mux_dma_index_ln637_27_d_0, mux_dma_index_ln637_19_d_0, mux_dma_index_ln637_d[15:1], mux_dma_index_ln637_1_d_0, mux_dma_index_ln637_d[0] };
  assign _00049_ = rst ? fangyuan735 : 32'd0;
  assign _00046_ = rst ? mult_ln665_d : 10'b0000000000;
  assign _00022_ = rst ? eq_ln629_0_Z_0_tag_d_0[0] : 1'b0;
  assign _00097_ = rst ? eq_ln629_0_Z_0_tag_d_0[1] : 1'b0;
  assign _00043_ = rst ? mul_ln638_d : 32'd0;
  assign _00080_ = rst ? read_rbm_num_visible_ln553_d[63:48] : 16'b0000000000000000;
  assign _00088_ = rst ? read_rbm_num_visible_ln553_d[15:0] : 16'b0000000000000000;
  assign _00086_ = rst ? read_rbm_num_visible_ln553_d[47:32] : 16'b0000000000000000;
  assign _00083_ = rst ? read_rbm_num_visible_ln553_d[31:16] : 16'b0000000000000000;
  assign _00092_ = rst ? state_rbm_0_cmos32soi_rbm_load_next : 16'b0000000000000001;
  assign _00072_ = rst ? predict_input_done_d : 1'b0;
  assign _00099_ = rst ? train_input_done_d : 1'b0;
  assign _00018_ = rst ? data_in_ready_d : 1'b0;
  assign _00077_ = rst ? rd_request_d : 1'b0;
  assign _00076_ = rst ? rd_length_d : 32'd0;
  assign _00075_ = rst ? rd_index_d : 32'd0;
  wire [1:0] fangyuan736;
  assign fangyuan736 = { \rbm_0_cmos32soi_rbm_config_combinational.ctrlOr_ln532_z , 1'b1 };
  wire [1:0] fangyuan737;
  assign fangyuan737 = { state_rbm_0_cmos32soi_rbm_config[1], state_rbm_0_cmos32soi_rbm_config[2] };
  always @(1'b0 or fangyuan736 or fangyuan737) begin
    casez (fangyuan737)
      2'b?1 :
        state_rbm_0_cmos32soi_rbm_config_next[2] = fangyuan736 [0:0] ;
      2'b1? :
        state_rbm_0_cmos32soi_rbm_config_next[2] = fangyuan736 [1:1] ;
      default:
        state_rbm_0_cmos32soi_rbm_config_next[2] = 1'b0 ;
    endcase
  end
  assign _00140_[1] = \rbm_0_cmos32soi_rbm_config_combinational.ctrlOr_ln532_z ? 1'b0 : 1'b1;
  wire [1:0] fangyuan738;
  assign fangyuan738 = { _00140_[1], 1'b0 };
  wire [1:0] fangyuan739;
  assign fangyuan739 = { state_rbm_0_cmos32soi_rbm_config[1], state_rbm_0_cmos32soi_rbm_config[2] };
  always @(1'b1 or fangyuan738 or fangyuan739) begin
    casez (fangyuan739)
      2'b?1 :
        state_rbm_0_cmos32soi_rbm_config_next[1] = fangyuan738 [0:0] ;
      2'b1? :
        state_rbm_0_cmos32soi_rbm_config_next[1] = fangyuan738 [1:1] ;
      default:
        state_rbm_0_cmos32soi_rbm_config_next[1] = 1'b1 ;
    endcase
  end
  assign num_testusers_d = \rbm_0_cmos32soi_rbm_config_combinational.write_rbm_num_testusers_ln525_en ? conf_num_testusers[15:0] : num_testusers;
  assign init_done_d = \rbm_0_cmos32soi_rbm_config_combinational.ctrlAnd_1_ln517_z ? 1'b1 : init_done;
  assign num_visible_d = \rbm_0_cmos32soi_rbm_config_combinational.ctrlAnd_1_ln517_z ? conf_num_visible[15:0] : num_visible;
  assign num_users_d = \rbm_0_cmos32soi_rbm_config_combinational.ctrlAnd_1_ln517_z ? conf_num_users[15:0] : num_users;
  assign num_movies_d = \rbm_0_cmos32soi_rbm_config_combinational.ctrlAnd_1_ln517_z ? conf_num_movies[15:0] : num_movies;
  assign num_loops_d = \rbm_0_cmos32soi_rbm_config_combinational.ctrlAnd_1_ln517_z ? conf_num_loops[15:0] : num_loops;
  assign num_hidden_d = \rbm_0_cmos32soi_rbm_config_combinational.ctrlAnd_1_ln517_z ? conf_num_hidden[15:0] : num_hidden;
  wire [2:0] fangyuan740;
  assign fangyuan740 = { state_rbm_0_cmos32soi_rbm_config_next[2:1], 1'b0 };
  assign _00091_ = rst ? fangyuan740 : 3'b001;
  assign _00023_ = rst ? init_done_d : 1'b0;
  assign _00065_ = rst ? num_movies_d : 16'b0000000000000000;
  assign _00066_ = rst ? num_testusers_d : 16'b0000000000000000;
  assign _00064_ = rst ? num_loops_d : 16'b0000000000000000;
  assign _00067_ = rst ? num_users_d : 16'b0000000000000000;
  assign _00068_ = rst ? num_visible_d : 16'b0000000000000000;
  assign _00063_ = rst ? num_hidden_d : 16'b0000000000000000;
  assign memwrite_rbm_visible_unit_ln365_z[75] = _03227_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[75];
  assign _03227_ = add_ln365_q == 7'b1001011;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[34] = _00335_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[73] = _03228_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[73];
  assign _03228_ = add_ln365_q == 7'b1001001;
  assign memwrite_rbm_visible_unit_ln365_z[71] = _03229_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[71];
  assign _03229_ = add_ln365_q == 7'b1000111;
  assign memwrite_rbm_visible_unit_ln365_z[69] = _03230_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[69];
  assign _03230_ = add_ln365_q == 7'b1000101;
  assign memwrite_rbm_visible_unit_ln365_z[67] = _03231_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[67];
  assign _03231_ = add_ln365_q == 7'b1000011;
  assign memwrite_rbm_visible_unit_ln365_z[65] = _03232_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[65];
  assign _03232_ = add_ln365_q == 7'b1000001;
  assign memwrite_rbm_visible_unit_ln365_z[63] = _03233_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[63];
  assign _03233_ = add_ln365_q == 6'b111111;
  assign memwrite_rbm_visible_unit_ln365_z[61] = _03234_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[61];
  assign _03234_ = add_ln365_q == 6'b111101;
  assign memwrite_rbm_visible_unit_ln365_z[59] = _03235_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[59];
  assign _03235_ = add_ln365_q == 6'b111011;
  assign memwrite_rbm_visible_unit_ln365_z[57] = _03236_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[57];
  assign _03236_ = add_ln365_q == 6'b111001;
  assign memwrite_rbm_visible_unit_ln365_z[55] = _03237_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[55];
  assign _03237_ = add_ln365_q == 6'b110111;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[33] = _00336_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[53] = _03238_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[53];
  assign _03238_ = add_ln365_q == 6'b110101;
  assign memwrite_rbm_visible_unit_ln365_z[51] = _03239_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[51];
  assign _03239_ = add_ln365_q == 6'b110011;
  assign memwrite_rbm_visible_unit_ln365_z[49] = _03240_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[49];
  assign _03240_ = add_ln365_q == 6'b110001;
  assign _00137_[60] = _00220_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[47] = _03241_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[47];
  assign _03241_ = add_ln365_q == 6'b101111;
  assign _00137_[10] = _00221_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[45] = _03242_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[45];
  assign _03242_ = add_ln365_q == 6'b101101;
  assign memwrite_rbm_visible_unit_ln365_z[43] = _03243_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[43];
  assign _03243_ = add_ln365_q == 6'b101011;
  assign memwrite_rbm_visible_unit_ln365_z[41] = _03244_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[41];
  assign _03244_ = add_ln365_q == 6'b101001;
  wire [1:0] fangyuan741;
  assign fangyuan741 = { _00128_[32], 1'b0 };
  wire [1:0] fangyuan742;
  assign fangyuan742 = { state_rbm_0_cmos32soi_rbm_train_rbm[34], _00337_ };
  always @(1'b1 or fangyuan741 or fangyuan742) begin
    casez (fangyuan742)
      2'b?1 :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[32] = fangyuan741 [0:0] ;
      2'b1? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[32] = fangyuan741 [1:1] ;
      default:
        state_rbm_0_cmos32soi_rbm_train_rbm_next[32] = 1'b1 ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln365_z[39] = _03245_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[39];
  assign _03245_ = add_ln365_q == 6'b100111;
  assign memwrite_rbm_visible_unit_ln365_z[37] = _03246_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[37];
  assign _03246_ = add_ln365_q == 6'b100101;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[29] = _00338_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[35] = _03247_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[35];
  assign _03247_ = add_ln365_q == 6'b100011;
  assign memwrite_rbm_visible_unit_ln365_z[33] = _03248_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[33];
  assign _03248_ = add_ln365_q == 6'b100001;
  wire [1:0] fangyuan743;
  assign fangyuan743 = { _00125_[28], 1'b0 };
  wire [1:0] fangyuan744;
  assign fangyuan744 = { state_rbm_0_cmos32soi_rbm_train_rbm[29], _00339_ };
  always @(1'b1 or fangyuan743 or fangyuan744) begin
    casez (fangyuan744)
      2'b?1 :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[28] = fangyuan743 [0:0] ;
      2'b1? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[28] = fangyuan743 [1:1] ;
      default:
        state_rbm_0_cmos32soi_rbm_train_rbm_next[28] = 1'b1 ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln365_z[31] = _03249_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[31];
  assign _03249_ = add_ln365_q == 5'b11111;
  assign memwrite_rbm_visible_unit_ln365_z[29] = _03250_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[29];
  assign _03250_ = add_ln365_q == 5'b11101;
  assign memwrite_rbm_visible_unit_ln365_z[27] = _03251_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[27];
  assign _03251_ = add_ln365_q == 5'b11011;
  assign memwrite_rbm_visible_unit_ln365_z[25] = _03252_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[25];
  assign _03252_ = add_ln365_q == 5'b11001;
  assign memwrite_rbm_visible_unit_ln365_z[23] = _03253_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[23];
  assign _03253_ = add_ln365_q == 5'b10111;
  assign memwrite_rbm_visible_unit_ln365_z[21] = _03254_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[21];
  assign _03254_ = add_ln365_q == 5'b10101;
  assign memwrite_rbm_visible_unit_ln365_z[19] = _03255_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[19];
  assign _03255_ = add_ln365_q == 5'b10011;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[27] = _00340_ ? 1'b0 : ctrlAnd_1_ln316_z;
  assign memwrite_rbm_visible_unit_ln365_z[17] = _03256_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[17];
  assign _03256_ = add_ln365_q == 5'b10001;
  assign memwrite_rbm_visible_unit_ln365_z[15] = _03257_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[15];
  assign _03257_ = add_ln365_q == 4'b1111;
  assign memwrite_rbm_visible_unit_ln365_z[13] = _03258_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[13];
  assign _03258_ = add_ln365_q == 4'b1101;
  assign _00136_[10] = _00223_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[11] = _03259_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[11];
  assign _03259_ = add_ln365_q == 4'b1011;
  assign memwrite_rbm_visible_unit_ln365_z[9] = _03260_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[9];
  assign _03260_ = add_ln365_q == 4'b1001;
  assign _00136_[62] = _00180_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[7] = _03261_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[7];
  assign _03261_ = add_ln365_q == 3'b111;
  assign memwrite_rbm_visible_unit_ln365_z[5] = _03262_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[5];
  assign _03262_ = add_ln365_q == 3'b101;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[26] = _00341_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[3] = _03263_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[3];
  assign _03263_ = add_ln365_q == 2'b11;
  assign memwrite_rbm_visible_unit_ln365_z[1] = _03264_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[1];
  assign _03264_ = add_ln365_q == 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[498] = _03265_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[498];
  assign _03265_ = add_ln365_q == 9'b111110010;
  assign memwrite_rbm_visible_unit_ln365_z[496] = _03266_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[496];
  assign _03266_ = add_ln365_q == 9'b111110000;
  assign memwrite_rbm_visible_unit_ln365_z[492] = _03267_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[492];
  assign _03267_ = add_ln365_q == 9'b111101100;
  assign memwrite_rbm_visible_unit_ln365_z[488] = _03268_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[488];
  assign _03268_ = add_ln365_q == 9'b111101000;
  assign memwrite_rbm_visible_unit_ln365_z[484] = _03269_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[484];
  assign _03269_ = add_ln365_q == 9'b111100100;
  assign memwrite_rbm_visible_unit_ln365_z[480] = _03270_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[480];
  assign _03270_ = add_ln365_q == 9'b111100000;
  assign memwrite_rbm_visible_unit_ln365_z[476] = _03271_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[476];
  assign _03271_ = add_ln365_q == 9'b111011100;
  wire [1:0] fangyuan745;
  assign fangyuan745 = { _00123_[24], 1'b0 };
  wire [1:0] fangyuan746;
  assign fangyuan746 = { state_rbm_0_cmos32soi_rbm_train_rbm[26], _00342_ };
  always @(1'b1 or fangyuan745 or fangyuan746) begin
    casez (fangyuan746)
      2'b?1 :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[24] = fangyuan745 [0:0] ;
      2'b1? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[24] = fangyuan745 [1:1] ;
      default:
        state_rbm_0_cmos32soi_rbm_train_rbm_next[24] = 1'b1 ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln365_z[472] = _03272_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[472];
  assign _03272_ = add_ln365_q == 9'b111011000;
  assign memwrite_rbm_visible_unit_ln365_z[468] = _03273_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[468];
  assign _03273_ = add_ln365_q == 9'b111010100;
  assign memwrite_rbm_visible_unit_ln365_z[464] = _03274_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[464];
  assign _03274_ = add_ln365_q == 9'b111010000;
  assign memwrite_rbm_visible_unit_ln365_z[460] = _03275_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[460];
  assign _03275_ = add_ln365_q == 9'b111001100;
  assign memwrite_rbm_visible_unit_ln365_z[456] = _03276_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[456];
  assign _03276_ = add_ln365_q == 9'b111001000;
  assign memwrite_rbm_visible_unit_ln365_z[452] = _03277_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[452];
  assign _03277_ = add_ln365_q == 9'b111000100;
  assign memwrite_rbm_visible_unit_ln365_z[448] = _03278_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[448];
  assign _03278_ = add_ln365_q == 9'b111000000;
  assign memwrite_rbm_visible_unit_ln365_z[444] = _03279_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[444];
  assign _03279_ = add_ln365_q == 9'b110111100;
  assign memwrite_rbm_visible_unit_ln365_z[440] = _03280_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[440];
  assign _03280_ = add_ln365_q == 9'b110111000;
  assign memwrite_rbm_visible_unit_ln365_z[436] = _03281_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[436];
  assign _03281_ = add_ln365_q == 9'b110110100;
  assign memwrite_rbm_visible_unit_ln365_z[432] = _03282_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[432];
  assign _03282_ = add_ln365_q == 9'b110110000;
  assign memwrite_rbm_visible_unit_ln365_z[428] = _03283_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[428];
  assign _03283_ = add_ln365_q == 9'b110101100;
  assign memwrite_rbm_visible_unit_ln365_z[424] = _03284_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[424];
  assign _03284_ = add_ln365_q == 9'b110101000;
  assign memwrite_rbm_visible_unit_ln365_z[420] = _03285_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[420];
  assign _03285_ = add_ln365_q == 9'b110100100;
  assign memwrite_rbm_visible_unit_ln365_z[416] = _03286_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[416];
  assign _03286_ = add_ln365_q == 9'b110100000;
  assign memwrite_rbm_visible_unit_ln365_z[412] = _03287_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[412];
  assign _03287_ = add_ln365_q == 9'b110011100;
  wire [1:0] fangyuan747;
  assign fangyuan747 = { ctrlAnd_1_ln290_z, 1'b0 };
  wire [3:0] fangyuan748;
  assign fangyuan748 = { 1'b0, _00117_[22], 2'b00 };
  wire [1:0] fangyuan749;
  assign fangyuan749 = { _00230_, _00343_ };
  always @(fangyuan747 or fangyuan748 or fangyuan749) begin
    casez (fangyuan749)
      2'b?1 :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[23:22] = fangyuan748 [1:0] ;
      2'b1? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[23:22] = fangyuan748 [3:2] ;
      default:
        state_rbm_0_cmos32soi_rbm_train_rbm_next[23:22] = fangyuan747 ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln365_z[408] = _03288_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[408];
  assign _03288_ = add_ln365_q == 9'b110011000;
  assign memwrite_rbm_visible_unit_ln365_z[404] = _03289_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[404];
  assign _03289_ = add_ln365_q == 9'b110010100;
  assign memwrite_rbm_visible_unit_ln365_z[400] = _03290_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[400];
  assign _03290_ = add_ln365_q == 9'b110010000;
  assign memwrite_rbm_visible_unit_ln365_z[396] = _03291_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[396];
  assign _03291_ = add_ln365_q == 9'b110001100;
  assign memwrite_rbm_visible_unit_ln365_z[392] = _03292_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[392];
  assign _03292_ = add_ln365_q == 9'b110001000;
  assign memwrite_rbm_visible_unit_ln365_z[388] = _03293_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[388];
  assign _03293_ = add_ln365_q == 9'b110000100;
  assign memwrite_rbm_visible_unit_ln365_z[384] = _03294_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[384];
  assign _03294_ = add_ln365_q == 9'b110000000;
  assign memwrite_rbm_visible_unit_ln365_z[380] = _03295_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[380];
  assign _03295_ = add_ln365_q == 9'b101111100;
  assign memwrite_rbm_visible_unit_ln365_z[376] = _03296_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[376];
  assign _03296_ = add_ln365_q == 9'b101111000;
  assign memwrite_rbm_visible_unit_ln365_z[372] = _03297_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[372];
  assign _03297_ = add_ln365_q == 9'b101110100;
  assign memwrite_rbm_visible_unit_ln365_z[368] = _03298_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[368];
  assign _03298_ = add_ln365_q == 9'b101110000;
  assign memwrite_rbm_visible_unit_ln365_z[364] = _03299_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[364];
  assign _03299_ = add_ln365_q == 9'b101101100;
  assign memwrite_rbm_visible_unit_ln365_z[360] = _03300_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[360];
  assign _03300_ = add_ln365_q == 9'b101101000;
  assign memwrite_rbm_visible_unit_ln365_z[356] = _03301_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[356];
  assign _03301_ = add_ln365_q == 9'b101100100;
  assign memwrite_rbm_visible_unit_ln365_z[352] = _03302_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[352];
  assign _03302_ = add_ln365_q == 9'b101100000;
  assign memwrite_rbm_visible_unit_ln365_z[348] = _03303_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[348];
  assign _03303_ = add_ln365_q == 9'b101011100;
  assign memwrite_rbm_visible_unit_ln365_z[344] = _03304_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[344];
  assign _03304_ = add_ln365_q == 9'b101011000;
  assign memwrite_rbm_visible_unit_ln365_z[340] = _03305_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[340];
  assign _03305_ = add_ln365_q == 9'b101010100;
  assign memwrite_rbm_visible_unit_ln365_z[336] = _03306_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[336];
  assign _03306_ = add_ln365_q == 9'b101010000;
  wire [1:0] fangyuan750;
  assign fangyuan750 = { _00120_[21], 1'b0 };
  wire [1:0] fangyuan751;
  assign fangyuan751 = { state_rbm_0_cmos32soi_rbm_train_rbm[22], _00344_ };
  always @(1'b1 or fangyuan750 or fangyuan751) begin
    casez (fangyuan751)
      2'b?1 :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[21] = fangyuan750 [0:0] ;
      2'b1? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[21] = fangyuan750 [1:1] ;
      default:
        state_rbm_0_cmos32soi_rbm_train_rbm_next[21] = 1'b1 ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln365_z[332] = _03307_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[332];
  assign _03307_ = add_ln365_q == 9'b101001100;
  assign memwrite_rbm_visible_unit_ln365_z[328] = _03308_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[328];
  assign _03308_ = add_ln365_q == 9'b101001000;
  assign memwrite_rbm_visible_unit_ln365_z[324] = _03309_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[324];
  assign _03309_ = add_ln365_q == 9'b101000100;
  assign memwrite_rbm_visible_unit_ln365_z[320] = _03310_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[320];
  assign _03310_ = add_ln365_q == 9'b101000000;
  assign memwrite_rbm_visible_unit_ln365_z[316] = _03311_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[316];
  assign _03311_ = add_ln365_q == 9'b100111100;
  assign memwrite_rbm_visible_unit_ln365_z[312] = _03312_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[312];
  assign _03312_ = add_ln365_q == 9'b100111000;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[19] = _00345_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[308] = _03313_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[308];
  assign _03313_ = add_ln365_q == 9'b100110100;
  assign memwrite_rbm_visible_unit_ln365_z[304] = _03314_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[304];
  assign _03314_ = add_ln365_q == 9'b100110000;
  assign memwrite_rbm_visible_unit_ln365_z[300] = _03315_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[300];
  assign _03315_ = add_ln365_q == 9'b100101100;
  assign memwrite_rbm_visible_unit_ln365_z[296] = _03316_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[296];
  assign _03316_ = add_ln365_q == 9'b100101000;
  assign memwrite_rbm_visible_unit_ln365_z[292] = _03317_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[292];
  assign _03317_ = add_ln365_q == 9'b100100100;
  wire [1:0] fangyuan752;
  assign fangyuan752 = { ctrlOr_ln803_z, 1'b0 };
  wire [1:0] fangyuan753;
  assign fangyuan753 = { _00231_, _00346_ };
  always @(1'b1 or fangyuan752 or fangyuan753) begin
    casez (fangyuan753)
      2'b?1 :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[17] = fangyuan752 [0:0] ;
      2'b1? :
        state_rbm_0_cmos32soi_rbm_train_rbm_next[17] = fangyuan752 [1:1] ;
      default:
        state_rbm_0_cmos32soi_rbm_train_rbm_next[17] = 1'b1 ;
    endcase
  end
  assign memwrite_rbm_visible_unit_ln365_z[288] = _03318_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[288];
  assign _03318_ = add_ln365_q == 9'b100100000;
  assign memwrite_rbm_visible_unit_ln365_z[284] = _03319_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[284];
  assign _03319_ = add_ln365_q == 9'b100011100;
  assign memwrite_rbm_visible_unit_ln365_z[280] = _03320_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[280];
  assign _03320_ = add_ln365_q == 9'b100011000;
  assign memwrite_rbm_visible_unit_ln365_z[276] = _03321_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[276];
  assign _03321_ = add_ln365_q == 9'b100010100;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[15] = _00347_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[272] = _03322_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[272];
  assign _03322_ = add_ln365_q == 9'b100010000;
  assign memwrite_rbm_visible_unit_ln365_z[268] = _03323_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[268];
  assign _03323_ = add_ln365_q == 9'b100001100;
  assign memwrite_rbm_visible_unit_ln365_z[264] = _03324_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[264];
  assign _03324_ = add_ln365_q == 9'b100001000;
  assign memwrite_rbm_visible_unit_ln365_z[260] = _03325_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[260];
  assign _03325_ = add_ln365_q == 9'b100000100;
  assign state_rbm_0_cmos32soi_rbm_train_rbm_next[14] = _00348_ ? 1'b0 : _00112_[14];
  assign memwrite_rbm_visible_unit_ln365_z[256] = _03326_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[256];
  assign _03326_ = add_ln365_q == 9'b100000000;
  assign memwrite_rbm_visible_unit_ln365_z[252] = _03327_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[252];
  assign _03327_ = add_ln365_q == 8'b11111100;
  assign memwrite_rbm_visible_unit_ln365_z[248] = _03328_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[248];
  assign _03328_ = add_ln365_q == 8'b11111000;
  assign memwrite_rbm_visible_unit_ln365_z[244] = _03329_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[244];
  assign _03329_ = add_ln365_q == 8'b11110100;
  assign memwrite_rbm_visible_unit_ln365_z[240] = _03330_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[240];
  assign _03330_ = add_ln365_q == 8'b11110000;
  assign memwrite_rbm_visible_unit_ln365_z[236] = _03331_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[236];
  assign _03331_ = add_ln365_q == 8'b11101100;
  assign memwrite_rbm_visible_unit_ln365_z[232] = _03332_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[232];
  assign _03332_ = add_ln365_q == 8'b11101000;
  assign _00135_[11] = _00224_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[228] = _03333_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[228];
  assign _03333_ = add_ln365_q == 8'b11100100;
  assign memwrite_rbm_visible_unit_ln365_z[224] = _03334_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[224];
  assign _03334_ = add_ln365_q == 8'b11100000;
  assign _00135_[51] = _00225_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[220] = _03335_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[220];
  assign _03335_ = add_ln365_q == 8'b11011100;
  assign memwrite_rbm_visible_unit_ln365_z[216] = _03336_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[216];
  assign _03336_ = add_ln365_q == 8'b11011000;
  assign memwrite_rbm_visible_unit_ln365_z[212] = _03337_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[212];
  assign _03337_ = add_ln365_q == 8'b11010100;
  assign memwrite_rbm_visible_unit_ln365_z[208] = _03338_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[208];
  assign _03338_ = add_ln365_q == 8'b11010000;
  assign memwrite_rbm_visible_unit_ln365_z[204] = _03339_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[204];
  assign _03339_ = add_ln365_q == 8'b11001100;
  assign memwrite_rbm_visible_unit_ln365_z[200] = _03340_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[200];
  assign _03340_ = add_ln365_q == 8'b11001000;
  assign _00135_[31] = _00226_ ? 1'b0 : 1'b1;
  assign memwrite_rbm_visible_unit_ln365_z[196] = _03341_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[196];
  assign _03341_ = add_ln365_q == 8'b11000100;
  assign memwrite_rbm_visible_unit_ln365_z[192] = _03342_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[192];
  assign _03342_ = add_ln365_q == 8'b11000000;
  assign memwrite_rbm_visible_unit_ln365_z[188] = _03343_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[188];
  assign _03343_ = add_ln365_q == 8'b10111100;
  assign memwrite_rbm_visible_unit_ln365_z[184] = _03344_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[184];
  assign _03344_ = add_ln365_q == 8'b10111000;
  assign memwrite_rbm_visible_unit_ln365_z[180] = _03345_ ? lt_ln786_0_z : memwrite_rbm_visible_unit_ln369_q[180];
  assign _03345_ = add_ln365_q == 8'b10110100;
  wire [7:0] fangyuan754;
  assign fangyuan754 = { data_bridge1_rtl_Q[0], data_bridge1_rtl_Q[1], data_bridge1_rtl_Q[2], data_bridge1_rtl_Q[3], data_bridge1_rtl_Q[4], data_bridge1_rtl_Q[5], data_bridge1_rtl_Q[6], data_bridge1_rtl_Q[7] };
  assign unary_or_ln781_z = | fangyuan754;
  wire [2:0] fangyuan755;
  assign fangyuan755 = { mt_bridge1_rtl_Q[25], mt_bridge1_rtl_Q[21], mt_bridge1_rtl_Q[3] };
  assign xor_ln165_3_z = ^ fangyuan755;
  wire [9:0] fangyuan756;
  assign fangyuan756 = { 2'b00, \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_j_ln461_z , 5'b00000 };
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memread_pow2_ln463_z = memwrite_pow2_ln455_q[$signed(fangyuan756) +: 32];
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.memread_rbm_predict_vector_ln903_z = memwrite_rbm_predict_vector_ln481_q[\rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln903_z +: 1];
  wire [9:0] fangyuan757;
  assign fangyuan757 = { 2'b00, mux_j_ln356_z, 5'b00000 };
  assign memread_pow2_ln359_z = memwrite_pow2_ln351_q[$signed(fangyuan757) +: 32];
  assign memread_rbm_visible_unit_ln806_z = memwrite_rbm_visible_unit_ln369_q[mux_v_ln792_z +: 1];
  wire [15:0] fangyuan758;
  assign fangyuan758 = { mux_predict_vector_ln471_0_q[460:447], _00374_, mux_predict_vector_ln471_0_q[371] };
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.sub_ln196_0_z_0 = visibleEnergies_bridge2_rtl_Q - fangyuan758;
  wire [63:0] fangyuan759;
  assign fangyuan759 = { \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_rem_ln51_z_0 [62:0], \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_num_adj_ln51_z_0 [31] };
  wire [63:0] fangyuan760;
  assign fangyuan760 = { mux_predict_vector_ln471_0_q[61:0], add_ln281_reg_0_0 };
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.sub_ln301_z_0 = fangyuan759 - fangyuan760;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.sub_ln196_z_0 = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_max_ln417_z [15:1] - 5'b11111;
  assign sub_ln196_z = edges_bridge2_rtl_Q - 1'b1;
  wire [15:0] fangyuan761;
  assign fangyuan761 = { mux_rem_ln58_q[10:0], add_ln271_q[13:12], sub_ln196_0_1_q, _00417_, memwrite_rbm_visible_unit_ln365_q[45] };
  assign sub_ln196_0_0_z = visibleEnergies_bridge3_rtl_Q - fangyuan761;
  wire [63:0] fangyuan762;
  assign fangyuan762 = { mux_rem_ln51_z[62:0], mux_num_adj_ln51_z[31] };
  assign sub_ln301_z = fangyuan762 - add_ln281_q;
  assign sub_ln69_z = mux_mti_ln67_z - 1'b1;
  assign sub_ln69_0_z = mux_mti_ln67_0_z - 1'b1;
  assign sub_ln196_0_z = mux_max_ln310_z[15:1] - 5'b11111;
  assign xor_ln654_z = mux_index_ln624_z[0] ^ and_ln653_z;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.xor_ln887_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_user_ln863_z [0] ^ and_ln886_q;
  wire [30:0] fangyuan763;
  assign fangyuan763 = { add_ln271_q[11:0], memread_rbm_mt_ln116_0_2_q, add_ln271_q[55] };
  assign xor_ln101_z = mt_bridge1_rtl_Q[30:0] ^ fangyuan763;
  wire [8:0] fangyuan764;
  assign fangyuan764 = { mt_bridge1_rtl_Q[20:19], mt_bridge1_rtl_Q[16:14], mt_bridge1_rtl_Q[12:11], mt_bridge1_rtl_Q[7], mt_bridge1_rtl_Q[5] };
  wire [8:0] fangyuan765;
  assign fangyuan765 = { mt_bridge1_rtl_Q[31:30], mt_bridge1_rtl_Q[27:25], mt_bridge1_rtl_Q[23:22], mt_bridge1_rtl_Q[18], mt_bridge1_rtl_Q[16] };
  assign xor_ln157_z = fangyuan764 ^ fangyuan765;
  wire [17:0] fangyuan766;
  assign fangyuan766 = { mt_bridge1_rtl_Q[20:14], mt_bridge1_rtl_Q[12:7], mt_bridge1_rtl_Q[5:2], mt_bridge1_rtl_Q[0] };
  wire [17:0] fangyuan767;
  assign fangyuan767 = { mt_bridge1_rtl_Q[31:25], mt_bridge1_rtl_Q[23:18], mt_bridge1_rtl_Q[16:13], mt_bridge1_rtl_Q[11] };
  assign xor_ln157_0_z = fangyuan766 ^ fangyuan767;
  assign xor_ln73_z = mt_bridge1_rtl_Q[1:0] ^ mt_bridge1_rtl_Q[31:30];
  wire [5:0] fangyuan768;
  assign fangyuan768 = { mt_bridge1_rtl_Q[31], mt_bridge1_rtl_Q[28:26], xor_ln157_z[4:3] };
  wire [5:0] fangyuan769;
  assign fangyuan769 = { mt_bridge1_rtl_Q[24], mt_bridge1_rtl_Q[21], xor_ln157_z[8:7], xor_ln157_z[1:0] };
  assign xor_ln160_z = fangyuan768 ^ fangyuan769;
  wire [12:0] fangyuan770;
  assign fangyuan770 = { mt_bridge1_rtl_Q[31], mt_bridge1_rtl_Q[28:26], mt_bridge1_rtl_Q[24], mt_bridge1_rtl_Q[21], xor_ln157_0_z[16:15], xor_ln157_0_z[11:10], xor_ln157_0_z[8:7], xor_ln157_0_z[5] };
  wire [12:0] fangyuan771;
  assign fangyuan771 = { mt_bridge1_rtl_Q[24], mt_bridge1_rtl_Q[21], xor_ln157_0_z[17:16], xor_ln157_0_z[14], xor_ln157_0_z[11:9], xor_ln157_0_z[5:4], xor_ln157_0_z[2:0] };
  assign xor_ln160_0_z = fangyuan770 ^ fangyuan771;
  assign _03346_ = mt_bridge1_rtl_Q[22] ^ mt_bridge1_rtl_Q[0];
  assign _03347_ = _03346_ ^ xor_ln157_0_z[15];
  assign xor_ln165_0_z = _03347_ ^ xor_ln157_0_z[2];
  assign _03348_ = mt_bridge1_rtl_Q[23] ^ mt_bridge1_rtl_Q[1];
  assign xor_ln165_1_z = _03348_ ^ xor_ln157_0_z[16];
  assign _03349_ = mt_bridge1_rtl_Q[28] ^ mt_bridge1_rtl_Q[10];
  assign xor_ln165_10_z = _03349_ ^ xor_ln157_0_z[2];
  assign _03350_ = mt_bridge1_rtl_Q[31] ^ mt_bridge1_rtl_Q[13];
  assign xor_ln165_13_z = _03350_ ^ xor_ln157_0_z[13];
  assign _03351_ = mt_bridge1_rtl_Q[30] ^ mt_bridge1_rtl_Q[26];
  assign _03352_ = _03351_ ^ mt_bridge1_rtl_Q[8];
  assign xor_ln165_8_z = _03352_ ^ xor_ln157_0_z[9];
  assign xor_ln758_z = mux_user_ln745_z[0] ^ and_ln757_q;
  wire [4:0] fangyuan772;
  assign fangyuan772 = { xor_ln160_z[5], mt_bridge1_rtl_Q[30:29], xor_ln160_z[3:2] };
  wire [4:0] fangyuan773;
  assign fangyuan773 = { xor_ln157_z[6:5], xor_ln160_z[1:0], xor_ln157_z[2] };
  assign xor_ln163_z = fangyuan772 ^ fangyuan773;
  wire [10:0] fangyuan774;
  assign fangyuan774 = { xor_ln160_0_z[12], mt_bridge1_rtl_Q[30:29], xor_ln160_0_z[10:9], mt_bridge1_rtl_Q[25], xor_ln160_0_z[8], mt_bridge1_rtl_Q[23:22], xor_ln160_0_z[5], xor_ln157_0_z[14] };
  wire [10:0] fangyuan775;
  assign fangyuan775 = { xor_ln157_0_z[13:12], xor_ln160_0_z[4:3], xor_ln157_0_z[9], xor_ln160_0_z[2:1], xor_ln157_0_z[6], xor_ln160_0_z[0], xor_ln157_0_z[2:1] };
  assign xor_ln163_0_z = fangyuan774 ^ fangyuan775;
  assign _03353_ = mt_bridge1_rtl_Q[28] ^ mt_bridge1_rtl_Q[24];
  assign _03354_ = _03353_ ^ mt_bridge1_rtl_Q[6];
  assign xor_ln165_6_z = _03354_ ^ xor_ln160_0_z[1];
  assign _03355_ = mt_bridge1_rtl_Q[31] ^ mt_bridge1_rtl_Q[27];
  assign _03356_ = _03355_ ^ mt_bridge1_rtl_Q[9];
  assign _03357_ = _03356_ ^ xor_ln157_0_z[1];
  assign xor_ln165_9_z = _03357_ ^ xor_ln160_0_z[3];
  wire [5:0] fangyuan776;
  assign fangyuan776 = { xor_ln160_0_z[3], xor_ln157_0_z[9], xor_ln160_0_z[0], xor_ln157_0_z[4:3], xor_ln157_0_z[1] };
  wire [5:0] fangyuan777;
  assign fangyuan777 = { xor_ln163_0_z[9:8], xor_ln163_0_z[5], xor_ln163_0_z[3:2], xor_ln157_0_z[17] };
  assign xor_ln165_z = fangyuan776 ^ fangyuan777;
  rbm_0_cmos32soi_identity_sync_write_1002x8m0 data_bridge0 (
    .CLK(clk),
    .mem_A(data_A0),
    .mem_CE(data_CE0),
    .mem_D(data_D0),
    .mem_WE(data_WE0),
    .rtl_A(data_bridge0_rtl_a),
    .rtl_CE(data_bridge0_rtl_CE_en),
    .rtl_D(data_bridge0_rtl_d),
    .rtl_WE(data_bridge0_rtl_CE_en)
  );
  rbm_0_cmos32soi_identity_sync_read_1002x8m0 data_bridge1 (
    .CLK(clk),
    .mem_A(data_A1),
    .mem_CE(data_CE1),
    .mem_Q(data_Q1),
    .rtl_A(data_bridge1_rtl_a),
    .rtl_CE(data_bridge1_rtl_CE_en),
    .rtl_Q(data_bridge1_rtl_Q)
  );
  rbm_0_cmos32soi_identity_sync_read_1002x8m0 data_bridge2 (
    .CLK(clk),
    .mem_A(data_A2),
    .mem_CE(data_CE2),
    .mem_Q(data_Q2),
    .rtl_A(add_ln240_z),
    .rtl_CE(ctrlAnd_1_ln238_z),
    .rtl_Q(memread_rbm_data_ln240_rtl_Q)
  );
  rbm_0_cmos32soi_identity_sync_write_50601x8m0 edges_bridge0 (
    .CLK(clk),
    .mem_A(edges_A0),
    .mem_CE(edges_CE0),
    .mem_D(edges_D0),
    .mem_WE(edges_WE0),
    .rtl_A(memwrite_rbm_visible_unit_ln365_q[118:103]),
    .rtl_CE(edges_bridge0_rtl_CE_en),
    .rtl_D(edges_bridge0_rtl_d),
    .rtl_WE(edges_bridge0_rtl_CE_en)
  );
  rbm_0_cmos32soi_identity_sync_read_50601x8m0 edges_bridge1 (
    .CLK(clk),
    .mem_A(edges_A1),
    .mem_CE(edges_CE1),
    .mem_Q(edges_Q1),
    .rtl_A(mux_predict_vector_ln471_0_q[444:429]),
    .rtl_CE(edges_bridge1_rtl_CE_en),
    .rtl_Q(edges_bridge1_rtl_Q)
  );
  rbm_0_cmos32soi_identity_sync_read_50601x8m0 edges_bridge2 (
    .CLK(clk),
    .mem_A(edges_A2),
    .mem_CE(edges_CE2),
    .mem_Q(edges_Q2),
    .rtl_A(edges_bridge2_rtl_a),
    .rtl_CE(edges_bridge2_rtl_CE_en),
    .rtl_Q(edges_bridge2_rtl_Q)
  );
  rbm_0_cmos32soi_identity_sync_write_101x1m0 hidden_unit_bridge0 (
    .CLK(clk),
    .mem_A(hidden_unit_A0),
    .mem_CE(hidden_unit_CE0),
    .mem_D(hidden_unit_D0),
    .mem_WE(hidden_unit_WE0),
    .rtl_A(hidden_unit_bridge0_rtl_a),
    .rtl_CE(hidden_unit_bridge0_rtl_CE_en),
    .rtl_D(hidden_unit_bridge0_rtl_d),
    .rtl_WE(hidden_unit_bridge0_rtl_CE_en)
  );
  rbm_0_cmos32soi_identity_sync_write_101x1m0 hidden_unit_bridge1 (
    .CLK(clk),
    .mem_A(hidden_unit_A1),
    .mem_CE(hidden_unit_CE1),
    .mem_D(hidden_unit_D1),
    .mem_WE(hidden_unit_WE1),
    .rtl_A(hidden_unit_bridge1_rtl_a),
    .rtl_CE(hidden_unit_bridge1_rtl_CE_en),
    .rtl_D(hidden_unit_bridge1_rtl_d),
    .rtl_WE(hidden_unit_bridge1_rtl_CE_en)
  );
  rbm_0_cmos32soi_identity_sync_read_101x1m0 hidden_unit_bridge2 (
    .CLK(clk),
    .mem_A(hidden_unit_A2),
    .mem_CE(hidden_unit_CE2),
    .mem_Q(hidden_unit_Q2),
    .rtl_A(mux_h_ln400_z),
    .rtl_CE(ctrlAnd_1_ln402_z),
    .rtl_Q(memread_rbm_hidden_unit_ln405_rtl_Q)
  );
  rbm_0_cmos32soi_identity_sync_read_101x1m0 hidden_unit_bridge3 (
    .CLK(clk),
    .mem_A(hidden_unit_A3),
    .mem_CE(hidden_unit_CE3),
    .mem_Q(hidden_unit_Q3),
    .rtl_A(hidden_unit_bridge3_rtl_a),
    .rtl_CE(hidden_unit_bridge3_rtl_CE_en),
    .rtl_Q(hidden_unit_bridge3_rtl_Q)
  );
  rbm_0_cmos32soi_identity_sync_write_624x32m0 mt_bridge0 (
    .CLK(clk),
    .mem_A(mt_A0),
    .mem_CE(mt_CE0),
    .mem_D(mt_D0),
    .mem_WE(mt_WE0),
    .rtl_A(mt_bridge0_rtl_a),
    .rtl_CE(mt_bridge0_rtl_CE_en),
    .rtl_D(mt_bridge0_rtl_d),
    .rtl_WE(mt_bridge0_rtl_CE_en)
  );
  rbm_0_cmos32soi_identity_sync_read_624x32m0 mt_bridge1 (
    .CLK(clk),
    .mem_A(mt_A1),
    .mem_CE(mt_CE1),
    .mem_Q(mt_Q1),
    .rtl_A(mt_bridge1_rtl_a),
    .rtl_CE(mt_bridge1_rtl_CE_en),
    .rtl_Q(mt_bridge1_rtl_Q)
  );
  rbm_0_cmos32soi_identity_sync_write_50601x1m0 neg_bridge0 (
    .CLK(clk),
    .mem_A(neg_A0),
    .mem_CE(neg_CE0),
    .mem_D(neg_D0),
    .mem_WE(neg_WE0),
    .rtl_A(memwrite_rbm_visible_unit_ln365_q[118:103]),
    .rtl_CE(state_rbm_0_cmos32soi_rbm_train_rbm[15]),
    .rtl_D(memwrite_rbm_visible_unit_ln365_q[182]),
    .rtl_WE(state_rbm_0_cmos32soi_rbm_train_rbm[15])
  );
  rbm_0_cmos32soi_identity_sync_read_50601x1m0 neg_bridge1 (
    .CLK(clk),
    .mem_A(neg_A1),
    .mem_CE(neg_CE1),
    .mem_Q(neg_Q1),
    .rtl_A(mux_add_ln811_Z_v),
    .rtl_CE(ctrlOr_ln803_z),
    .rtl_Q(memread_rbm_neg_ln813_rtl_Q)
  );
  rbm_0_cmos32soi_identity_sync_write_50601x1m0 pos_bridge0 (
    .CLK(clk),
    .mem_A(pos_A0),
    .mem_CE(pos_CE0),
    .mem_D(pos_D0),
    .mem_WE(pos_WE0),
    .rtl_A(memwrite_rbm_visible_unit_ln365_q[262:247]),
    .rtl_CE(state_rbm_0_cmos32soi_rbm_train_rbm[64]),
    .rtl_D(memwrite_rbm_visible_unit_ln365_q[264]),
    .rtl_WE(state_rbm_0_cmos32soi_rbm_train_rbm[64])
  );
  rbm_0_cmos32soi_identity_sync_read_50601x1m0 pos_bridge1 (
    .CLK(clk),
    .mem_A(pos_A1),
    .mem_CE(pos_CE1),
    .mem_Q(pos_Q1),
    .rtl_A(mux_add_ln811_Z_v),
    .rtl_CE(ctrlOr_ln803_z),
    .rtl_Q(memread_rbm_pos_ln812_rtl_Q)
  );
  rbm_0_cmos32soi_identity_sync_write_128x4m0 predict_result_bridge0 (
    .CLK(clk),
    .mem_A(predict_result_A0),
    .mem_CE(predict_result_CE0),
    .mem_D(predict_result_D0),
    .mem_WE(predict_result_WE0),
    .rtl_A(mux_predict_vector_ln471_0_q[127:121]),
    .rtl_CE(memwrite_rbm_predict_result_ln910_en),
    .rtl_D(mux_predict_vector_ln471_0_q[151:148]),
    .rtl_WE(memwrite_rbm_predict_result_ln910_en)
  );
  rbm_0_cmos32soi_identity_sync_read_128x4m0 predict_result_bridge1 (
    .CLK(clk),
    .mem_A(predict_result_A1),
    .mem_CE(predict_result_CE1),
    .mem_Q(predict_result_Q1),
    .rtl_A(mux_i_ln983_z),
    .rtl_CE(ctrlAnd_1_ln985_z),
    .rtl_Q(memread_rbm_predict_result_ln987_rtl_Q)
  );
  rbm_0_cmos32soi_rbm_data_out_can_put_mod_process rbm_0_cmos32soi_rbm_data_out_can_put_mod_process (
    .data_out_can_put_sig(data_out_can_put_sig),
    .data_out_ready(data_out_ready),
    .data_out_valid(data_out_valid)
  );
  rbm_0_cmos32soi_rbm_data_out_sync_snd_back_method rbm_0_cmos32soi_rbm_data_out_sync_snd_back_method (
    .clk(clk),
    .data_out_ready(data_out_ready),
    .data_out_set_valid_curr(data_out_set_valid_curr),
    .data_out_sync_snd_reset_valid_curr(data_out_sync_snd_reset_valid_curr),
    .data_out_sync_snd_reset_valid_prev(data_out_sync_snd_reset_valid_prev),
    .data_out_sync_snd_set_valid_prev(data_out_sync_snd_set_valid_prev),
    .data_out_sync_snd_valid_flop(data_out_sync_snd_valid_flop),
    .data_out_valid(data_out_valid),
    .rst(rst)
  );
  rbm_0_cmos32soi_rbm_data_out_sync_snd_valid_arb rbm_0_cmos32soi_rbm_data_out_sync_snd_valid_arb (
    .data_out_set_valid_curr(data_out_set_valid_curr),
    .data_out_sync_snd_reset_valid_curr(data_out_sync_snd_reset_valid_curr),
    .data_out_sync_snd_reset_valid_prev(data_out_sync_snd_reset_valid_prev),
    .data_out_sync_snd_set_valid_prev(data_out_sync_snd_set_valid_prev),
    .data_out_sync_snd_valid_flop(data_out_sync_snd_valid_flop),
    .data_out_valid(data_out_valid)
  );
  rbm_0_cmos32soi_round_ rbm_0_cmos32soi_round_ (
    .num_in(add_ln271_z_0[31:28]),
    .round__out(rbm_0_cmos32soi_round__ln469_z)
  );
  rbm_0_cmos32soi_sigmoid rbm_0_cmos32soi_sigmoid (
    .sigmoid_out(rbm_0_cmos32soi_sigmoid_ln205_z),
    .sum_in(mux_sum_ln191_z)
  );
  rbm_0_cmos32soi_sigmoid_0 rbm_0_cmos32soi_sigmoid_0 (
    .sigmoid_out(rbm_0_cmos32soi_sigmoid_ln250_z),
    .sum_in(mux_sum_ln236_z)
  );
  rbm_0_cmos32soi_identity_sync_write_5x16m0 visibleEnergies_bridge0 (
    .CLK(clk),
    .mem_A(visibleEnergies_A0),
    .mem_CE(visibleEnergies_CE0),
    .mem_D(visibleEnergies_D0),
    .mem_WE(visibleEnergies_WE0),
    .rtl_A(mux_predict_vector_ln471_0_q[370:368]),
    .rtl_CE(visibleEnergies_bridge0_rtl_CE_en),
    .rtl_D(visibleEnergies_bridge0_rtl_d),
    .rtl_WE(visibleEnergies_bridge0_rtl_CE_en)
  );
  rbm_0_cmos32soi_identity_sync_write_5x16m0 visibleEnergies_bridge1 (
    .CLK(clk),
    .mem_A(visibleEnergies_A1),
    .mem_CE(visibleEnergies_CE1),
    .mem_D(visibleEnergies_D1),
    .mem_WE(visibleEnergies_WE1),
    .rtl_A(memwrite_rbm_visible_unit_ln365_q[44:42]),
    .rtl_CE(visibleEnergies_bridge1_rtl_CE_en),
    .rtl_D(visibleEnergies_bridge1_rtl_d),
    .rtl_WE(visibleEnergies_bridge1_rtl_CE_en)
  );
  rbm_0_cmos32soi_identity_sync_read_5x16m0 visibleEnergies_bridge2 (
    .CLK(clk),
    .mem_A(visibleEnergies_A2),
    .mem_CE(visibleEnergies_CE2),
    .mem_Q(visibleEnergies_Q2),
    .rtl_A(visibleEnergies_bridge2_rtl_a),
    .rtl_CE(visibleEnergies_bridge2_rtl_CE_en),
    .rtl_Q(visibleEnergies_bridge2_rtl_Q)
  );
  rbm_0_cmos32soi_identity_sync_read_5x16m0 visibleEnergies_bridge3 (
    .CLK(clk),
    .mem_A(visibleEnergies_A3),
    .mem_CE(visibleEnergies_CE3),
    .mem_Q(visibleEnergies_Q3),
    .rtl_A(visibleEnergies_bridge3_rtl_a),
    .rtl_CE(visibleEnergies_bridge3_rtl_CE_en),
    .rtl_Q(visibleEnergies_bridge3_rtl_Q)
  );
  assign add_ln708_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln238_z ;
  assign add_ln713_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.add_ln402_z ;
  assign and_0_ln62_z = and_0_ln62_0_z;
  assign and_1_ln62_z = and_1_ln62_0_z;
  assign eq_ln62_0_z = eq_ln62_z;
  assign ge_ln59_z = ge_ln59_0_z;
  assign mux_mux_visible_unit_ln745_Z_128_v_0 = memwrite_rbm_visible_unit_ln369_q[191:128];
  assign mux_mux_visible_unit_ln745_Z_192_v_0 = memwrite_rbm_visible_unit_ln369_q[255:192];
  assign mux_mux_visible_unit_ln745_Z_256_v_0 = memwrite_rbm_visible_unit_ln369_q[319:256];
  assign mux_mux_visible_unit_ln745_Z_320_v_0 = memwrite_rbm_visible_unit_ln369_q[383:320];
  assign mux_mux_visible_unit_ln745_Z_384_v_0 = memwrite_rbm_visible_unit_ln369_q[447:384];
  assign mux_mux_visible_unit_ln745_Z_448_v_0 = memwrite_rbm_visible_unit_ln369_q[500:448];
  assign mux_mux_visible_unit_ln745_Z_64_v_0 = memwrite_rbm_visible_unit_ln369_q[127:64];
  assign mux_mux_visible_unit_ln745_Z_v = memwrite_rbm_visible_unit_ln369_q[63:0];
  assign mux_pow2_ln328_z = memwrite_pow2_ln351_q;
  assign mux_visible_unit_ln745_z = memwrite_rbm_visible_unit_ln369_q;
  assign ne_ln803_z = ne_ln772_z;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_pow2_0_ln434_z = memwrite_pow2_ln455_q;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_z = memwrite_rbm_predict_vector_ln481_q;
  assign \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln471_0_z = \rbm_0_cmos32soi_rbm_predict_rbm_combinational.mux_predict_vector_ln388_0_z ;
  assign state_rbm_0_cmos32soi_rbm_config_next[0] = 1'b0;
  assign xor_ln101_0_z = xor_ln101_z;
  assign xor_ln125_0_z = xor_ln101_z;
  assign xor_ln125_z = xor_ln101_z;
  assign xor_ln142_0_z = xor_ln101_z;
  assign xor_ln142_z = xor_ln101_z;
  assign xor_ln73_0_z = xor_ln73_z;
endmodule
module rbm_0_cmos32soi_sigmoid(sum_in, sigmoid_out);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire [2:0] _09_;
  wire [2:0] _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire [5:0] \rbm_0_cmos32soi_sigmoid_combinational.add_ln281_0_z ;
  wire [3:0] \rbm_0_cmos32soi_sigmoid_combinational.add_ln281_1_z ;
  wire [1:0] \rbm_0_cmos32soi_sigmoid_combinational.add_ln281_3_z ;
  wire [5:0] \rbm_0_cmos32soi_sigmoid_combinational.add_ln281_z ;
  wire \rbm_0_cmos32soi_sigmoid_combinational.and_case_mux_prob_ln24_0_0_z ;
  wire \rbm_0_cmos32soi_sigmoid_combinational.and_case_mux_prob_ln24_1_0_z ;
  wire \rbm_0_cmos32soi_sigmoid_combinational.and_case_mux_prob_ln24_2_z ;
  wire \rbm_0_cmos32soi_sigmoid_combinational.and_if_ln22_z ;
  wire [2:0] \rbm_0_cmos32soi_sigmoid_combinational.case_mux_prob_ln24_z ;
  wire [2:0] \rbm_0_cmos32soi_sigmoid_combinational.case_mux_prob_ln34_z ;
  wire \rbm_0_cmos32soi_sigmoid_combinational.ge_ln890_0_0_z ;
  wire \rbm_0_cmos32soi_sigmoid_combinational.ge_ln890_0_z ;
  wire \rbm_0_cmos32soi_sigmoid_combinational.ge_ln890_1_z ;
  wire \rbm_0_cmos32soi_sigmoid_combinational.ge_ln890_z ;
  wire \rbm_0_cmos32soi_sigmoid_combinational.gt_ln842_0_z ;
  wire \rbm_0_cmos32soi_sigmoid_combinational.gt_ln842_z ;
  wire \rbm_0_cmos32soi_sigmoid_combinational.le_ln794_0_0_z ;
  wire \rbm_0_cmos32soi_sigmoid_combinational.le_ln794_1_0_z ;
  wire \rbm_0_cmos32soi_sigmoid_combinational.le_ln794_z ;
  wire \rbm_0_cmos32soi_sigmoid_combinational.lt_ln746_0_z ;
  wire \rbm_0_cmos32soi_sigmoid_combinational.lt_ln746_z ;
  wire [6:0] \rbm_0_cmos32soi_sigmoid_combinational.mux_prob_ln20_z ;
  wire [4:0] \rbm_0_cmos32soi_sigmoid_combinational.mux_prob_ln34_z ;
  wire \rbm_0_cmos32soi_sigmoid_combinational.ternaryMux_ln24_0_z ;
  wire \rbm_0_cmos32soi_sigmoid_combinational.ternaryMux_ln29_0_z ;
  wire \rbm_0_cmos32soi_sigmoid_combinational.ternaryMux_ln34_0_z ;
  wire \rbm_0_cmos32soi_sigmoid_combinational.ternaryMux_ln39_0_z ;
  wire \rbm_0_cmos32soi_sigmoid_combinational.xor_ln281_2_z ;
  output [6:0] sigmoid_out;
  input [15:0] sum_in;
  assign \rbm_0_cmos32soi_sigmoid_combinational.add_ln281_z = sum_in[6:1] + 5'b11011;
  assign \rbm_0_cmos32soi_sigmoid_combinational.add_ln281_0_z = sum_in[6:1] + 3'b101;
  assign \rbm_0_cmos32soi_sigmoid_combinational.add_ln281_1_z = sum_in[4:1] + 3'b101;
  assign \rbm_0_cmos32soi_sigmoid_combinational.add_ln281_3_z = sum_in[3:2] + 1'b1;
  assign \rbm_0_cmos32soi_sigmoid_combinational.gt_ln842_0_z = sum_in[15] & \rbm_0_cmos32soi_sigmoid_combinational.le_ln794_1_0_z ;
  assign \rbm_0_cmos32soi_sigmoid_combinational.ternaryMux_ln29_0_z = \rbm_0_cmos32soi_sigmoid_combinational.gt_ln842_0_z & \rbm_0_cmos32soi_sigmoid_combinational.gt_ln842_z ;
  assign \rbm_0_cmos32soi_sigmoid_combinational.and_if_ln22_z = _04_ & _05_;
  assign \rbm_0_cmos32soi_sigmoid_combinational.ternaryMux_ln24_0_z = _04_ & \rbm_0_cmos32soi_sigmoid_combinational.ge_ln890_1_z ;
  assign \rbm_0_cmos32soi_sigmoid_combinational.ternaryMux_ln34_0_z = _06_ & \rbm_0_cmos32soi_sigmoid_combinational.ge_ln890_0_z ;
  assign _00_ = sum_in[15] & \rbm_0_cmos32soi_sigmoid_combinational.le_ln794_0_0_z ;
  assign \rbm_0_cmos32soi_sigmoid_combinational.ternaryMux_ln39_0_z = _00_ & _07_;
  assign _01_ = \rbm_0_cmos32soi_sigmoid_combinational.gt_ln842_z & \rbm_0_cmos32soi_sigmoid_combinational.case_mux_prob_ln24_z [2];
  assign \rbm_0_cmos32soi_sigmoid_combinational.and_case_mux_prob_ln24_1_0_z = _01_ & _04_;
  assign _02_ = \rbm_0_cmos32soi_sigmoid_combinational.gt_ln842_z & \rbm_0_cmos32soi_sigmoid_combinational.case_mux_prob_ln24_z [0];
  assign \rbm_0_cmos32soi_sigmoid_combinational.and_case_mux_prob_ln24_2_z = _02_ & _04_;
  assign _03_ = \rbm_0_cmos32soi_sigmoid_combinational.gt_ln842_z & \rbm_0_cmos32soi_sigmoid_combinational.case_mux_prob_ln24_z [1];
  assign \rbm_0_cmos32soi_sigmoid_combinational.and_case_mux_prob_ln24_0_0_z = _03_ & _04_;
  assign \rbm_0_cmos32soi_sigmoid_combinational.ge_ln890_z = $signed(sum_in[15:1]) > $signed(4'b0100);
  assign \rbm_0_cmos32soi_sigmoid_combinational.ge_ln890_1_z = $signed(sum_in) > $signed(4'b0100);
  assign \rbm_0_cmos32soi_sigmoid_combinational.gt_ln842_z = $signed(sum_in) > $signed(5'b10110);
  assign \rbm_0_cmos32soi_sigmoid_combinational.ge_ln890_0_0_z = ! _13_;
  assign \rbm_0_cmos32soi_sigmoid_combinational.le_ln794_1_0_z = ! _11_;
  assign \rbm_0_cmos32soi_sigmoid_combinational.le_ln794_0_0_z = ! _12_;
  assign _04_ = ! \rbm_0_cmos32soi_sigmoid_combinational.ge_ln890_z ;
  assign _05_ = ! \rbm_0_cmos32soi_sigmoid_combinational.gt_ln842_z ;
  assign _06_ = ! \rbm_0_cmos32soi_sigmoid_combinational.ge_ln890_1_z ;
  assign _07_ = ! \rbm_0_cmos32soi_sigmoid_combinational.gt_ln842_0_z ;
  assign \rbm_0_cmos32soi_sigmoid_combinational.xor_ln281_2_z = ~ sum_in[1];
  assign \rbm_0_cmos32soi_sigmoid_combinational.ge_ln890_0_z = ~ _08_;
  assign _08_ = sum_in[15] | \rbm_0_cmos32soi_sigmoid_combinational.ge_ln890_0_0_z ;
  wire [27:0] fangyuan778;
  assign fangyuan778 = { 7'b0000000, \rbm_0_cmos32soi_sigmoid_combinational.add_ln281_z , sum_in[0], \rbm_0_cmos32soi_sigmoid_combinational.add_ln281_0_z , sum_in[0], \rbm_0_cmos32soi_sigmoid_combinational.mux_prob_ln34_z , 2'b00 };
  wire [3:0] fangyuan779;
  assign fangyuan779 = { \rbm_0_cmos32soi_sigmoid_combinational.and_if_ln22_z , \rbm_0_cmos32soi_sigmoid_combinational.and_case_mux_prob_ln24_2_z , \rbm_0_cmos32soi_sigmoid_combinational.and_case_mux_prob_ln24_0_0_z , \rbm_0_cmos32soi_sigmoid_combinational.and_case_mux_prob_ln24_1_0_z };
  always @(7'b1000000 or fangyuan778 or fangyuan779) begin
    casez (fangyuan779)
      4'b???1 :
        sigmoid_out = fangyuan778 [6:0] ;
      4'b??1? :
        sigmoid_out = fangyuan778 [13:7] ;
      4'b?1?? :
        sigmoid_out = fangyuan778 [20:14] ;
      4'b1??? :
        sigmoid_out = fangyuan778 [27:21] ;
      default:
        sigmoid_out = 7'b1000000 ;
    endcase
  end
  wire [4:0] fangyuan780;
  assign fangyuan780 = { \rbm_0_cmos32soi_sigmoid_combinational.add_ln281_1_z , sum_in[0] };
  wire [9:0] fangyuan781;
  assign fangyuan781 = { 2'b00, sum_in[1], \rbm_0_cmos32soi_sigmoid_combinational.xor_ln281_2_z , sum_in[0], \rbm_0_cmos32soi_sigmoid_combinational.add_ln281_3_z , sum_in[1:0], 1'b0 };
  wire [1:0] fangyuan782;
  assign fangyuan782 = { \rbm_0_cmos32soi_sigmoid_combinational.case_mux_prob_ln34_z [1], \rbm_0_cmos32soi_sigmoid_combinational.case_mux_prob_ln34_z [2] };
  always @(fangyuan780 or fangyuan781 or fangyuan782) begin
    casez (fangyuan782)
      2'b?1 :
        \rbm_0_cmos32soi_sigmoid_combinational.mux_prob_ln34_z = fangyuan781 [4:0] ;
      2'b1? :
        \rbm_0_cmos32soi_sigmoid_combinational.mux_prob_ln34_z = fangyuan781 [9:5] ;
      default:
        \rbm_0_cmos32soi_sigmoid_combinational.mux_prob_ln34_z = fangyuan780 ;
    endcase
  end
  assign _09_ = \rbm_0_cmos32soi_sigmoid_combinational.ternaryMux_ln39_0_z ? 3'b010 : 3'b100;
  assign \rbm_0_cmos32soi_sigmoid_combinational.case_mux_prob_ln34_z = \rbm_0_cmos32soi_sigmoid_combinational.ternaryMux_ln34_0_z ? 3'b001 : _09_;
  assign _10_ = \rbm_0_cmos32soi_sigmoid_combinational.ternaryMux_ln29_0_z ? 3'b010 : 3'b100;
  assign \rbm_0_cmos32soi_sigmoid_combinational.case_mux_prob_ln24_z = \rbm_0_cmos32soi_sigmoid_combinational.ternaryMux_ln24_0_z ? 3'b001 : _10_;
  wire [12:0] fangyuan783;
  assign fangyuan783 = { sum_in[2], sum_in[3], sum_in[4], sum_in[5], sum_in[6], sum_in[7], sum_in[8], sum_in[9], sum_in[10], sum_in[11], sum_in[12], sum_in[13], sum_in[14] };
  assign _11_ = & fangyuan783;
  wire [14:0] fangyuan784;
  assign fangyuan784 = { sum_in[0], sum_in[1], sum_in[2], sum_in[3], sum_in[4], sum_in[5], sum_in[6], sum_in[7], sum_in[8], sum_in[9], sum_in[10], sum_in[11], sum_in[12], sum_in[13], sum_in[14] };
  assign _12_ = & fangyuan784;
  wire [13:0] fangyuan785;
  assign fangyuan785 = { sum_in[1], sum_in[2], sum_in[3], sum_in[4], sum_in[5], sum_in[6], sum_in[7], sum_in[8], sum_in[9], sum_in[10], sum_in[11], sum_in[12], sum_in[13], sum_in[14] };
  assign _13_ = | fangyuan785;
  assign \rbm_0_cmos32soi_sigmoid_combinational.le_ln794_z = \rbm_0_cmos32soi_sigmoid_combinational.gt_ln842_z ;
  assign \rbm_0_cmos32soi_sigmoid_combinational.lt_ln746_0_z = \rbm_0_cmos32soi_sigmoid_combinational.ge_ln890_1_z ;
  assign \rbm_0_cmos32soi_sigmoid_combinational.lt_ln746_z = \rbm_0_cmos32soi_sigmoid_combinational.ge_ln890_z ;
  assign \rbm_0_cmos32soi_sigmoid_combinational.mux_prob_ln20_z = sigmoid_out;
endmodule
module rbm_0_cmos32soi_sigmoid_0(sum_in, sigmoid_out);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire [2:0] _09_;
  wire [2:0] _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire [5:0] \rbm_0_cmos32soi_sigmoid_0_combinational.add_ln281_0_z ;
  wire [3:0] \rbm_0_cmos32soi_sigmoid_0_combinational.add_ln281_1_z ;
  wire [1:0] \rbm_0_cmos32soi_sigmoid_0_combinational.add_ln281_3_z ;
  wire [5:0] \rbm_0_cmos32soi_sigmoid_0_combinational.add_ln281_z ;
  wire \rbm_0_cmos32soi_sigmoid_0_combinational.and_case_mux_prob_ln24_0_0_z ;
  wire \rbm_0_cmos32soi_sigmoid_0_combinational.and_case_mux_prob_ln24_1_0_z ;
  wire \rbm_0_cmos32soi_sigmoid_0_combinational.and_case_mux_prob_ln24_2_z ;
  wire \rbm_0_cmos32soi_sigmoid_0_combinational.and_if_ln22_z ;
  wire [2:0] \rbm_0_cmos32soi_sigmoid_0_combinational.case_mux_prob_ln24_z ;
  wire [2:0] \rbm_0_cmos32soi_sigmoid_0_combinational.case_mux_prob_ln34_z ;
  wire \rbm_0_cmos32soi_sigmoid_0_combinational.ge_ln890_0_0_z ;
  wire \rbm_0_cmos32soi_sigmoid_0_combinational.ge_ln890_0_z ;
  wire \rbm_0_cmos32soi_sigmoid_0_combinational.ge_ln890_1_z ;
  wire \rbm_0_cmos32soi_sigmoid_0_combinational.ge_ln890_z ;
  wire \rbm_0_cmos32soi_sigmoid_0_combinational.gt_ln842_0_z ;
  wire \rbm_0_cmos32soi_sigmoid_0_combinational.gt_ln842_z ;
  wire \rbm_0_cmos32soi_sigmoid_0_combinational.le_ln794_0_0_z ;
  wire \rbm_0_cmos32soi_sigmoid_0_combinational.le_ln794_1_0_z ;
  wire \rbm_0_cmos32soi_sigmoid_0_combinational.le_ln794_z ;
  wire \rbm_0_cmos32soi_sigmoid_0_combinational.lt_ln746_0_z ;
  wire \rbm_0_cmos32soi_sigmoid_0_combinational.lt_ln746_z ;
  wire [6:0] \rbm_0_cmos32soi_sigmoid_0_combinational.mux_prob_ln20_z ;
  wire [4:0] \rbm_0_cmos32soi_sigmoid_0_combinational.mux_prob_ln34_z ;
  wire \rbm_0_cmos32soi_sigmoid_0_combinational.ternaryMux_ln24_0_z ;
  wire \rbm_0_cmos32soi_sigmoid_0_combinational.ternaryMux_ln29_0_z ;
  wire \rbm_0_cmos32soi_sigmoid_0_combinational.ternaryMux_ln34_0_z ;
  wire \rbm_0_cmos32soi_sigmoid_0_combinational.ternaryMux_ln39_0_z ;
  wire \rbm_0_cmos32soi_sigmoid_0_combinational.xor_ln281_2_z ;
  output [6:0] sigmoid_out;
  input [15:0] sum_in;
  assign \rbm_0_cmos32soi_sigmoid_0_combinational.add_ln281_z = sum_in[6:1] + 5'b11011;
  assign \rbm_0_cmos32soi_sigmoid_0_combinational.add_ln281_0_z = sum_in[6:1] + 3'b101;
  assign \rbm_0_cmos32soi_sigmoid_0_combinational.add_ln281_1_z = sum_in[4:1] + 3'b101;
  assign \rbm_0_cmos32soi_sigmoid_0_combinational.add_ln281_3_z = sum_in[3:2] + 1'b1;
  assign \rbm_0_cmos32soi_sigmoid_0_combinational.gt_ln842_0_z = sum_in[15] & \rbm_0_cmos32soi_sigmoid_0_combinational.le_ln794_1_0_z ;
  assign \rbm_0_cmos32soi_sigmoid_0_combinational.ternaryMux_ln29_0_z = \rbm_0_cmos32soi_sigmoid_0_combinational.gt_ln842_0_z & \rbm_0_cmos32soi_sigmoid_0_combinational.gt_ln842_z ;
  assign \rbm_0_cmos32soi_sigmoid_0_combinational.and_if_ln22_z = _04_ & _05_;
  assign \rbm_0_cmos32soi_sigmoid_0_combinational.ternaryMux_ln24_0_z = _04_ & \rbm_0_cmos32soi_sigmoid_0_combinational.ge_ln890_1_z ;
  assign \rbm_0_cmos32soi_sigmoid_0_combinational.ternaryMux_ln34_0_z = _06_ & \rbm_0_cmos32soi_sigmoid_0_combinational.ge_ln890_0_z ;
  assign _00_ = sum_in[15] & \rbm_0_cmos32soi_sigmoid_0_combinational.le_ln794_0_0_z ;
  assign \rbm_0_cmos32soi_sigmoid_0_combinational.ternaryMux_ln39_0_z = _00_ & _07_;
  assign _01_ = \rbm_0_cmos32soi_sigmoid_0_combinational.gt_ln842_z & \rbm_0_cmos32soi_sigmoid_0_combinational.case_mux_prob_ln24_z [2];
  assign \rbm_0_cmos32soi_sigmoid_0_combinational.and_case_mux_prob_ln24_1_0_z = _01_ & _04_;
  assign _02_ = \rbm_0_cmos32soi_sigmoid_0_combinational.gt_ln842_z & \rbm_0_cmos32soi_sigmoid_0_combinational.case_mux_prob_ln24_z [0];
  assign \rbm_0_cmos32soi_sigmoid_0_combinational.and_case_mux_prob_ln24_2_z = _02_ & _04_;
  assign _03_ = \rbm_0_cmos32soi_sigmoid_0_combinational.gt_ln842_z & \rbm_0_cmos32soi_sigmoid_0_combinational.case_mux_prob_ln24_z [1];
  assign \rbm_0_cmos32soi_sigmoid_0_combinational.and_case_mux_prob_ln24_0_0_z = _03_ & _04_;
  assign \rbm_0_cmos32soi_sigmoid_0_combinational.ge_ln890_z = $signed(sum_in[15:1]) > $signed(4'b0100);
  assign \rbm_0_cmos32soi_sigmoid_0_combinational.ge_ln890_1_z = $signed(sum_in) > $signed(4'b0100);
  assign \rbm_0_cmos32soi_sigmoid_0_combinational.gt_ln842_z = $signed(sum_in) > $signed(5'b10110);
  assign \rbm_0_cmos32soi_sigmoid_0_combinational.ge_ln890_0_0_z = ! _13_;
  assign \rbm_0_cmos32soi_sigmoid_0_combinational.le_ln794_1_0_z = ! _11_;
  assign \rbm_0_cmos32soi_sigmoid_0_combinational.le_ln794_0_0_z = ! _12_;
  assign _04_ = ! \rbm_0_cmos32soi_sigmoid_0_combinational.ge_ln890_z ;
  assign _05_ = ! \rbm_0_cmos32soi_sigmoid_0_combinational.gt_ln842_z ;
  assign _06_ = ! \rbm_0_cmos32soi_sigmoid_0_combinational.ge_ln890_1_z ;
  assign _07_ = ! \rbm_0_cmos32soi_sigmoid_0_combinational.gt_ln842_0_z ;
  assign \rbm_0_cmos32soi_sigmoid_0_combinational.xor_ln281_2_z = ~ sum_in[1];
  assign \rbm_0_cmos32soi_sigmoid_0_combinational.ge_ln890_0_z = ~ _08_;
  assign _08_ = sum_in[15] | \rbm_0_cmos32soi_sigmoid_0_combinational.ge_ln890_0_0_z ;
  wire [27:0] fangyuan786;
  assign fangyuan786 = { 7'b0000000, \rbm_0_cmos32soi_sigmoid_0_combinational.add_ln281_z , sum_in[0], \rbm_0_cmos32soi_sigmoid_0_combinational.add_ln281_0_z , sum_in[0], \rbm_0_cmos32soi_sigmoid_0_combinational.mux_prob_ln34_z , 2'b00 };
  wire [3:0] fangyuan787;
  assign fangyuan787 = { \rbm_0_cmos32soi_sigmoid_0_combinational.and_if_ln22_z , \rbm_0_cmos32soi_sigmoid_0_combinational.and_case_mux_prob_ln24_2_z , \rbm_0_cmos32soi_sigmoid_0_combinational.and_case_mux_prob_ln24_0_0_z , \rbm_0_cmos32soi_sigmoid_0_combinational.and_case_mux_prob_ln24_1_0_z };
  always @(7'b1000000 or fangyuan786 or fangyuan787) begin
    casez (fangyuan787)
      4'b???1 :
        sigmoid_out = fangyuan786 [6:0] ;
      4'b??1? :
        sigmoid_out = fangyuan786 [13:7] ;
      4'b?1?? :
        sigmoid_out = fangyuan786 [20:14] ;
      4'b1??? :
        sigmoid_out = fangyuan786 [27:21] ;
      default:
        sigmoid_out = 7'b1000000 ;
    endcase
  end
  wire [4:0] fangyuan788;
  assign fangyuan788 = { \rbm_0_cmos32soi_sigmoid_0_combinational.add_ln281_1_z , sum_in[0] };
  wire [9:0] fangyuan789;
  assign fangyuan789 = { 2'b00, sum_in[1], \rbm_0_cmos32soi_sigmoid_0_combinational.xor_ln281_2_z , sum_in[0], \rbm_0_cmos32soi_sigmoid_0_combinational.add_ln281_3_z , sum_in[1:0], 1'b0 };
  wire [1:0] fangyuan790;
  assign fangyuan790 = { \rbm_0_cmos32soi_sigmoid_0_combinational.case_mux_prob_ln34_z [1], \rbm_0_cmos32soi_sigmoid_0_combinational.case_mux_prob_ln34_z [2] };
  always @(fangyuan788 or fangyuan789 or fangyuan790) begin
    casez (fangyuan790)
      2'b?1 :
        \rbm_0_cmos32soi_sigmoid_0_combinational.mux_prob_ln34_z = fangyuan789 [4:0] ;
      2'b1? :
        \rbm_0_cmos32soi_sigmoid_0_combinational.mux_prob_ln34_z = fangyuan789 [9:5] ;
      default:
        \rbm_0_cmos32soi_sigmoid_0_combinational.mux_prob_ln34_z = fangyuan788 ;
    endcase
  end
  assign _09_ = \rbm_0_cmos32soi_sigmoid_0_combinational.ternaryMux_ln39_0_z ? 3'b010 : 3'b100;
  assign \rbm_0_cmos32soi_sigmoid_0_combinational.case_mux_prob_ln34_z = \rbm_0_cmos32soi_sigmoid_0_combinational.ternaryMux_ln34_0_z ? 3'b001 : _09_;
  assign _10_ = \rbm_0_cmos32soi_sigmoid_0_combinational.ternaryMux_ln29_0_z ? 3'b010 : 3'b100;
  assign \rbm_0_cmos32soi_sigmoid_0_combinational.case_mux_prob_ln24_z = \rbm_0_cmos32soi_sigmoid_0_combinational.ternaryMux_ln24_0_z ? 3'b001 : _10_;
  wire [12:0] fangyuan791;
  assign fangyuan791 = { sum_in[2], sum_in[3], sum_in[4], sum_in[5], sum_in[6], sum_in[7], sum_in[8], sum_in[9], sum_in[10], sum_in[11], sum_in[12], sum_in[13], sum_in[14] };
  assign _11_ = & fangyuan791;
  wire [14:0] fangyuan792;
  assign fangyuan792 = { sum_in[0], sum_in[1], sum_in[2], sum_in[3], sum_in[4], sum_in[5], sum_in[6], sum_in[7], sum_in[8], sum_in[9], sum_in[10], sum_in[11], sum_in[12], sum_in[13], sum_in[14] };
  assign _12_ = & fangyuan792;
  wire [13:0] fangyuan793;
  assign fangyuan793 = { sum_in[1], sum_in[2], sum_in[3], sum_in[4], sum_in[5], sum_in[6], sum_in[7], sum_in[8], sum_in[9], sum_in[10], sum_in[11], sum_in[12], sum_in[13], sum_in[14] };
  assign _13_ = | fangyuan793;
  assign \rbm_0_cmos32soi_sigmoid_0_combinational.le_ln794_z = \rbm_0_cmos32soi_sigmoid_0_combinational.gt_ln842_z ;
  assign \rbm_0_cmos32soi_sigmoid_0_combinational.lt_ln746_0_z = \rbm_0_cmos32soi_sigmoid_0_combinational.ge_ln890_1_z ;
  assign \rbm_0_cmos32soi_sigmoid_0_combinational.lt_ln746_z = \rbm_0_cmos32soi_sigmoid_0_combinational.ge_ln890_z ;
  assign \rbm_0_cmos32soi_sigmoid_0_combinational.mux_prob_ln20_z = sigmoid_out;
endmodule
module rbm_0_data(CLK, rbm_0_data_CE0, rbm_0_data_A0, rbm_0_data_D0, rbm_0_data_WE0, rbm_0_data_WEM0, rbm_0_data_CE2, rbm_0_data_A2, rbm_0_data_Q2, rbm_0_data_CE1, rbm_0_data_A1, rbm_0_data_Q1);
  input CLK;
  wire [15:0] \Q0_out[0] ;
  wire [15:0] \Q0_out[1] ;
  wire [15:0] \Q1_out[0] ;
  wire [15:0] \Q1_out[1] ;
  wire [9:0] mem_0_A0;
  wire [9:0] mem_0_A1;
  wire mem_0_CE0;
  wire mem_0_CE1;
  wire [7:0] mem_0_D0;
  wire [15:0] mem_0_Q0;
  wire [15:0] mem_0_Q1;
  wire mem_0_WE0;
  wire [7:0] mem_0_WEM0;
  wire [9:0] mem_1_A0;
  wire [9:0] mem_1_A1;
  wire mem_1_CE0;
  wire mem_1_CE1;
  wire [15:0] mem_1_D0;
  wire [15:0] mem_1_Q0;
  wire [15:0] mem_1_Q1;
  wire mem_1_WE0;
  wire [15:0] mem_1_WEM0;
  input [9:0] rbm_0_data_A0;
  input [9:0] rbm_0_data_A1;
  input [9:0] rbm_0_data_A2;
  input rbm_0_data_CE0;
  input rbm_0_data_CE1;
  input rbm_0_data_CE2;
  input [7:0] rbm_0_data_D0;
  output [7:0] rbm_0_data_Q1;
  output [7:0] rbm_0_data_Q2;
  input rbm_0_data_WE0;
  input [7:0] rbm_0_data_WEM0;
  reg sel_Q1_rbm_0_data_1;
  always @(posedge CLK)
      sel_Q1_rbm_0_data_1 <= rbm_0_data_CE1;
  assign rbm_0_data_Q1 = sel_Q1_rbm_0_data_1 ? \Q1_out[1] [7:0] : \Q1_out[0] [7:0];
  assign mem_0_A0 = rbm_0_data_CE0 ? rbm_0_data_A0 : 10'b0000000000;
  assign mem_0_D0 = rbm_0_data_CE0 ? rbm_0_data_D0 : 8'b00000000;
  assign mem_0_WE0 = rbm_0_data_CE0 ? rbm_0_data_WE0 : 1'b0;
  assign mem_0_WEM0 = rbm_0_data_CE0 ? rbm_0_data_WEM0 : 8'b00000000;
  assign mem_0_A1 = rbm_0_data_CE2 ? rbm_0_data_A2 : 10'b0000000000;
  assign mem_1_A1 = rbm_0_data_CE1 ? rbm_0_data_A1 : 10'b0000000000;
  wire [15:0] fangyuan814;
  assign fangyuan814 = { 8'b00000000, mem_0_D0 };
  wire [15:0] fangyuan815;
  assign fangyuan815 = { 8'b00000000, mem_0_WEM0 };
  SRAM2S_1024X16 mem_0 (
    .A0(mem_0_A0),
    .A1(mem_0_A1),
    .CE0(rbm_0_data_CE0),
    .CE1(rbm_0_data_CE2),
    .CLK(CLK),
    .D0(fangyuan814),
    .D1(16'b0000000000000000),
    .Q0(mem_0_Q0),
    .Q1(\Q1_out[0] ),
    .WE0(mem_0_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan815),
    .WEM1(16'b0000000000000000)
  );
  wire [15:0] fangyuan816;
  assign fangyuan816 = { 8'b00000000, mem_0_D0 };
  wire [15:0] fangyuan817;
  assign fangyuan817 = { 8'b00000000, mem_0_WEM0 };
  SRAM2S_1024X16 mem_1 (
    .A0(mem_0_A0),
    .A1(mem_1_A1),
    .CE0(rbm_0_data_CE0),
    .CE1(rbm_0_data_CE1),
    .CLK(CLK),
    .D0(fangyuan816),
    .D1(16'b0000000000000000),
    .Q0(mem_1_Q0),
    .Q1(\Q1_out[1] ),
    .WE0(mem_0_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan817),
    .WEM1(16'b0000000000000000)
  );
  assign \Q0_out[0] = mem_0_Q0;
  assign \Q0_out[1] = mem_1_Q0;
  assign mem_0_CE0 = rbm_0_data_CE0;
  assign mem_0_CE1 = rbm_0_data_CE2;
  assign mem_0_Q1 = \Q1_out[0] ;
  assign mem_1_A0 = mem_0_A0;
  assign mem_1_CE0 = rbm_0_data_CE0;
  assign mem_1_CE1 = rbm_0_data_CE1;
  assign mem_1_D0 = { 8'b00000000, mem_0_D0 };
  assign mem_1_Q1 = \Q1_out[1] ;
  assign mem_1_WE0 = mem_0_WE0;
  assign mem_1_WEM0 = { 8'b00000000, mem_0_WEM0 };
  assign rbm_0_data_Q2 = \Q1_out[0] [7:0];
endmodule
module rbm_0_edges(CLK, rbm_0_edges_CE0, rbm_0_edges_A0, rbm_0_edges_D0, rbm_0_edges_WE0, rbm_0_edges_WEM0, rbm_0_edges_CE2, rbm_0_edges_A2, rbm_0_edges_Q2, rbm_0_edges_CE1, rbm_0_edges_A1, rbm_0_edges_Q1);
  wire [3:0] _000_;
  wire [3:0] _001_;
  wire [31:0] _002_;
  wire [31:0] _003_;
  wire [31:0] _004_;
  wire [31:0] _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire _022_;
  wire _023_;
  wire _024_;
  wire _025_;
  wire _026_;
  wire _027_;
  wire _028_;
  wire _029_;
  wire _030_;
  wire _031_;
  wire _032_;
  wire _033_;
  wire _034_;
  wire _035_;
  wire _036_;
  wire _037_;
  wire _038_;
  wire _039_;
  wire _040_;
  wire _041_;
  wire _042_;
  wire _043_;
  wire _044_;
  wire _045_;
  wire _046_;
  wire _047_;
  wire _048_;
  wire _049_;
  wire _050_;
  wire _051_;
  wire _052_;
  wire [31:0] _053_;
  wire [31:0] _054_;
  wire [31:0] _055_;
  wire [31:0] _056_;
  wire [31:0] _057_;
  wire [31:0] _058_;
  input CLK;
  wire [15:0] \Q0_out[0] ;
  wire [15:0] \Q0_out[10] ;
  wire [15:0] \Q0_out[11] ;
  wire [15:0] \Q0_out[12] ;
  wire [15:0] \Q0_out[13] ;
  wire [15:0] \Q0_out[1] ;
  wire [15:0] \Q0_out[2] ;
  wire [15:0] \Q0_out[3] ;
  wire [15:0] \Q0_out[4] ;
  wire [15:0] \Q0_out[5] ;
  wire [15:0] \Q0_out[6] ;
  wire [15:0] \Q0_out[7] ;
  wire [15:0] \Q0_out[8] ;
  wire [15:0] \Q0_out[9] ;
  wire [15:0] \Q1_out[0] ;
  wire [15:0] \Q1_out[10] ;
  wire [15:0] \Q1_out[11] ;
  wire [15:0] \Q1_out[12] ;
  wire [15:0] \Q1_out[13] ;
  wire [15:0] \Q1_out[1] ;
  wire [15:0] \Q1_out[2] ;
  wire [15:0] \Q1_out[3] ;
  wire [15:0] \Q1_out[4] ;
  wire [15:0] \Q1_out[5] ;
  wire [15:0] \Q1_out[6] ;
  wire [15:0] \Q1_out[7] ;
  wire [15:0] \Q1_out[8] ;
  wire [15:0] \Q1_out[9] ;
  wire [12:0] mem_0_A0;
  wire [12:0] mem_0_A1;
  wire mem_0_CE0;
  wire mem_0_CE1;
  wire [7:0] mem_0_D0;
  wire [15:0] mem_0_Q0;
  wire [15:0] mem_0_Q1;
  wire mem_0_WE0;
  wire [7:0] mem_0_WEM0;
  wire [12:0] mem_10_A0;
  wire [12:0] mem_10_A1;
  wire mem_10_CE0;
  wire mem_10_CE1;
  wire [7:0] mem_10_D0;
  wire [15:0] mem_10_Q0;
  wire [15:0] mem_10_Q1;
  wire mem_10_WE0;
  wire [7:0] mem_10_WEM0;
  wire [12:0] mem_11_A0;
  wire [12:0] mem_11_A1;
  wire mem_11_CE0;
  wire mem_11_CE1;
  wire [15:0] mem_11_D0;
  wire [15:0] mem_11_Q0;
  wire [15:0] mem_11_Q1;
  wire mem_11_WE0;
  wire [15:0] mem_11_WEM0;
  wire [12:0] mem_12_A0;
  wire [12:0] mem_12_A1;
  wire mem_12_CE0;
  wire mem_12_CE1;
  wire [7:0] mem_12_D0;
  wire [15:0] mem_12_Q0;
  wire [15:0] mem_12_Q1;
  wire mem_12_WE0;
  wire [7:0] mem_12_WEM0;
  wire [12:0] mem_13_A0;
  wire [12:0] mem_13_A1;
  wire mem_13_CE0;
  wire mem_13_CE1;
  wire [15:0] mem_13_D0;
  wire [15:0] mem_13_Q0;
  wire [15:0] mem_13_Q1;
  wire mem_13_WE0;
  wire [15:0] mem_13_WEM0;
  wire [12:0] mem_1_A0;
  wire [12:0] mem_1_A1;
  wire mem_1_CE0;
  wire mem_1_CE1;
  wire [15:0] mem_1_D0;
  wire [15:0] mem_1_Q0;
  wire [15:0] mem_1_Q1;
  wire mem_1_WE0;
  wire [15:0] mem_1_WEM0;
  wire [12:0] mem_2_A0;
  wire [12:0] mem_2_A1;
  wire mem_2_CE0;
  wire mem_2_CE1;
  wire [7:0] mem_2_D0;
  wire [15:0] mem_2_Q0;
  wire [15:0] mem_2_Q1;
  wire mem_2_WE0;
  wire [7:0] mem_2_WEM0;
  wire [12:0] mem_3_A0;
  wire [12:0] mem_3_A1;
  wire mem_3_CE0;
  wire mem_3_CE1;
  wire [15:0] mem_3_D0;
  wire [15:0] mem_3_Q0;
  wire [15:0] mem_3_Q1;
  wire mem_3_WE0;
  wire [15:0] mem_3_WEM0;
  wire [12:0] mem_4_A0;
  wire [12:0] mem_4_A1;
  wire mem_4_CE0;
  wire mem_4_CE1;
  wire [15:0] mem_4_D0;
  wire [15:0] mem_4_Q0;
  wire [15:0] mem_4_Q1;
  wire mem_4_WE0;
  wire [15:0] mem_4_WEM0;
  wire [12:0] mem_5_A0;
  wire [12:0] mem_5_A1;
  wire mem_5_CE0;
  wire mem_5_CE1;
  wire [15:0] mem_5_D0;
  wire [15:0] mem_5_Q0;
  wire [15:0] mem_5_Q1;
  wire mem_5_WE0;
  wire [15:0] mem_5_WEM0;
  wire [12:0] mem_6_A0;
  wire [12:0] mem_6_A1;
  wire mem_6_CE0;
  wire mem_6_CE1;
  wire [7:0] mem_6_D0;
  wire [15:0] mem_6_Q0;
  wire [15:0] mem_6_Q1;
  wire mem_6_WE0;
  wire [7:0] mem_6_WEM0;
  wire [12:0] mem_7_A0;
  wire [12:0] mem_7_A1;
  wire mem_7_CE0;
  wire mem_7_CE1;
  wire [15:0] mem_7_D0;
  wire [15:0] mem_7_Q0;
  wire [15:0] mem_7_Q1;
  wire mem_7_WE0;
  wire [15:0] mem_7_WEM0;
  wire [12:0] mem_8_A0;
  wire [12:0] mem_8_A1;
  wire mem_8_CE0;
  wire mem_8_CE1;
  wire [7:0] mem_8_D0;
  wire [15:0] mem_8_Q0;
  wire [15:0] mem_8_Q1;
  wire mem_8_WE0;
  wire [7:0] mem_8_WEM0;
  wire [12:0] mem_9_A0;
  wire [12:0] mem_9_A1;
  wire mem_9_CE0;
  wire mem_9_CE1;
  wire [15:0] mem_9_D0;
  wire [15:0] mem_9_Q0;
  wire [15:0] mem_9_Q1;
  wire mem_9_WE0;
  wire [15:0] mem_9_WEM0;
  input [15:0] rbm_0_edges_A0;
  input [15:0] rbm_0_edges_A1;
  input [15:0] rbm_0_edges_A2;
  input rbm_0_edges_CE0;
  input rbm_0_edges_CE1;
  input rbm_0_edges_CE2;
  input [7:0] rbm_0_edges_D0;
  output [7:0] rbm_0_edges_Q1;
  output [7:0] rbm_0_edges_Q2;
  input rbm_0_edges_WE0;
  input [7:0] rbm_0_edges_WEM0;
  reg [3:0] sel_Q1_rbm_0_edges_1;
  reg [3:0] sel_Q1_rbm_0_edges_2;
  assign mem_10_CE1 = rbm_0_edges_CE2 & _007_;
  assign mem_8_CE1 = rbm_0_edges_CE2 & _008_;
  assign mem_6_CE1 = rbm_0_edges_CE2 & _009_;
  assign mem_4_CE1 = rbm_0_edges_CE2 & _010_;
  assign mem_2_CE1 = rbm_0_edges_CE2 & _011_;
  assign mem_9_CE1 = rbm_0_edges_CE1 & _014_;
  assign mem_7_CE1 = rbm_0_edges_CE1 & _015_;
  assign mem_5_CE1 = rbm_0_edges_CE1 & _016_;
  assign mem_3_CE1 = rbm_0_edges_CE1 & _017_;
  assign mem_1_CE1 = rbm_0_edges_CE1 & _018_;
  assign mem_0_CE0 = rbm_0_edges_CE0 & _019_;
  assign mem_0_CE1 = rbm_0_edges_CE2 & _020_;
  assign mem_2_CE0 = rbm_0_edges_CE0 & _021_;
  assign mem_4_CE0 = rbm_0_edges_CE0 & _022_;
  assign mem_6_CE0 = rbm_0_edges_CE0 & _023_;
  assign mem_8_CE0 = rbm_0_edges_CE0 & _024_;
  assign mem_10_CE0 = rbm_0_edges_CE0 & _025_;
  assign mem_11_CE1 = rbm_0_edges_CE1 & _013_;
  assign mem_12_CE0 = rbm_0_edges_CE0 & _026_;
  assign mem_12_CE1 = rbm_0_edges_CE2 & _006_;
  assign mem_13_CE1 = rbm_0_edges_CE1 & _012_;
  assign _006_ = rbm_0_edges_A2[15:13] == 3'b110;
  assign _007_ = rbm_0_edges_A2[15:13] == 3'b101;
  assign _008_ = rbm_0_edges_A2[15:13] == 3'b100;
  assign _009_ = rbm_0_edges_A2[15:13] == 2'b11;
  assign _010_ = rbm_0_edges_A2[15:13] == 2'b10;
  assign _011_ = rbm_0_edges_A2[15:13] == 1'b1;
  assign _012_ = rbm_0_edges_A1[15:13] == 3'b110;
  assign _013_ = rbm_0_edges_A1[15:13] == 3'b101;
  assign _014_ = rbm_0_edges_A1[15:13] == 3'b100;
  assign _015_ = rbm_0_edges_A1[15:13] == 2'b11;
  assign _016_ = rbm_0_edges_A1[15:13] == 2'b10;
  assign _017_ = rbm_0_edges_A1[15:13] == 1'b1;
  assign _018_ = ! rbm_0_edges_A1[15:13];
  assign _019_ = ! rbm_0_edges_A0[15:13];
  assign _020_ = ! rbm_0_edges_A2[15:13];
  assign _021_ = rbm_0_edges_A0[15:13] == 1'b1;
  assign _022_ = rbm_0_edges_A0[15:13] == 2'b10;
  assign _023_ = rbm_0_edges_A0[15:13] == 2'b11;
  assign _024_ = rbm_0_edges_A0[15:13] == 3'b100;
  assign _025_ = rbm_0_edges_A0[15:13] == 3'b101;
  assign _026_ = rbm_0_edges_A0[15:13] == 3'b110;
  always @(posedge CLK)
      sel_Q1_rbm_0_edges_2 <= _001_;
  always @(posedge CLK)
      sel_Q1_rbm_0_edges_1 <= _000_;
  wire [103:0] fangyuan794;
  assign fangyuan794 = { \Q1_out[1] [7:0], \Q1_out[2] [7:0], \Q1_out[3] [7:0], \Q1_out[4] [7:0], \Q1_out[5] [7:0], \Q1_out[6] [7:0], \Q1_out[7] [7:0], \Q1_out[8] [7:0], \Q1_out[9] [7:0], \Q1_out[10] [7:0], \Q1_out[11] [7:0], \Q1_out[12] [7:0], \Q1_out[13] [7:0] };
  wire [12:0] fangyuan795;
  assign fangyuan795 = { _039_, _038_, _037_, _036_, _035_, _034_, _033_, _032_, _031_, _030_, _029_, _028_, _027_ };
  always @(\Q1_out[0] [7:0] or fangyuan794 or fangyuan795) begin
    casez (fangyuan795)
      13'b????????????1 :
        rbm_0_edges_Q1 = fangyuan794 [7:0] ;
      13'b???????????1? :
        rbm_0_edges_Q1 = fangyuan794 [15:8] ;
      13'b??????????1?? :
        rbm_0_edges_Q1 = fangyuan794 [23:16] ;
      13'b?????????1??? :
        rbm_0_edges_Q1 = fangyuan794 [31:24] ;
      13'b????????1???? :
        rbm_0_edges_Q1 = fangyuan794 [39:32] ;
      13'b???????1????? :
        rbm_0_edges_Q1 = fangyuan794 [47:40] ;
      13'b??????1?????? :
        rbm_0_edges_Q1 = fangyuan794 [55:48] ;
      13'b?????1??????? :
        rbm_0_edges_Q1 = fangyuan794 [63:56] ;
      13'b????1???????? :
        rbm_0_edges_Q1 = fangyuan794 [71:64] ;
      13'b???1????????? :
        rbm_0_edges_Q1 = fangyuan794 [79:72] ;
      13'b??1?????????? :
        rbm_0_edges_Q1 = fangyuan794 [87:80] ;
      13'b?1??????????? :
        rbm_0_edges_Q1 = fangyuan794 [95:88] ;
      13'b1???????????? :
        rbm_0_edges_Q1 = fangyuan794 [103:96] ;
      default:
        rbm_0_edges_Q1 = \Q1_out[0] [7:0] ;
    endcase
  end
  assign _027_ = sel_Q1_rbm_0_edges_1 == 4'b1101;
  assign _028_ = sel_Q1_rbm_0_edges_1 == 4'b1100;
  assign _029_ = sel_Q1_rbm_0_edges_1 == 4'b1011;
  assign _030_ = sel_Q1_rbm_0_edges_1 == 4'b1010;
  assign _031_ = sel_Q1_rbm_0_edges_1 == 4'b1001;
  assign _032_ = sel_Q1_rbm_0_edges_1 == 4'b1000;
  assign _033_ = sel_Q1_rbm_0_edges_1 == 3'b111;
  assign _034_ = sel_Q1_rbm_0_edges_1 == 3'b110;
  assign _035_ = sel_Q1_rbm_0_edges_1 == 3'b101;
  assign _036_ = sel_Q1_rbm_0_edges_1 == 3'b100;
  assign _037_ = sel_Q1_rbm_0_edges_1 == 2'b11;
  assign _038_ = sel_Q1_rbm_0_edges_1 == 2'b10;
  assign _039_ = sel_Q1_rbm_0_edges_1 == 1'b1;
  wire [103:0] fangyuan796;
  assign fangyuan796 = { \Q1_out[1] [7:0], \Q1_out[2] [7:0], \Q1_out[3] [7:0], \Q1_out[4] [7:0], \Q1_out[5] [7:0], \Q1_out[6] [7:0], \Q1_out[7] [7:0], \Q1_out[8] [7:0], \Q1_out[9] [7:0], \Q1_out[10] [7:0], \Q1_out[11] [7:0], \Q1_out[12] [7:0], \Q1_out[13] [7:0] };
  wire [12:0] fangyuan797;
  assign fangyuan797 = { _052_, _051_, _050_, _049_, _048_, _047_, _046_, _045_, _044_, _043_, _042_, _041_, _040_ };
  always @(\Q1_out[0] [7:0] or fangyuan796 or fangyuan797) begin
    casez (fangyuan797)
      13'b????????????1 :
        rbm_0_edges_Q2 = fangyuan796 [7:0] ;
      13'b???????????1? :
        rbm_0_edges_Q2 = fangyuan796 [15:8] ;
      13'b??????????1?? :
        rbm_0_edges_Q2 = fangyuan796 [23:16] ;
      13'b?????????1??? :
        rbm_0_edges_Q2 = fangyuan796 [31:24] ;
      13'b????????1???? :
        rbm_0_edges_Q2 = fangyuan796 [39:32] ;
      13'b???????1????? :
        rbm_0_edges_Q2 = fangyuan796 [47:40] ;
      13'b??????1?????? :
        rbm_0_edges_Q2 = fangyuan796 [55:48] ;
      13'b?????1??????? :
        rbm_0_edges_Q2 = fangyuan796 [63:56] ;
      13'b????1???????? :
        rbm_0_edges_Q2 = fangyuan796 [71:64] ;
      13'b???1????????? :
        rbm_0_edges_Q2 = fangyuan796 [79:72] ;
      13'b??1?????????? :
        rbm_0_edges_Q2 = fangyuan796 [87:80] ;
      13'b?1??????????? :
        rbm_0_edges_Q2 = fangyuan796 [95:88] ;
      13'b1???????????? :
        rbm_0_edges_Q2 = fangyuan796 [103:96] ;
      default:
        rbm_0_edges_Q2 = \Q1_out[0] [7:0] ;
    endcase
  end
  assign _040_ = sel_Q1_rbm_0_edges_2 == 4'b1101;
  assign _041_ = sel_Q1_rbm_0_edges_2 == 4'b1100;
  assign _042_ = sel_Q1_rbm_0_edges_2 == 4'b1011;
  assign _043_ = sel_Q1_rbm_0_edges_2 == 4'b1010;
  assign _044_ = sel_Q1_rbm_0_edges_2 == 4'b1001;
  assign _045_ = sel_Q1_rbm_0_edges_2 == 4'b1000;
  assign _046_ = sel_Q1_rbm_0_edges_2 == 3'b111;
  assign _047_ = sel_Q1_rbm_0_edges_2 == 3'b110;
  assign _048_ = sel_Q1_rbm_0_edges_2 == 3'b101;
  assign _049_ = sel_Q1_rbm_0_edges_2 == 3'b100;
  assign _050_ = sel_Q1_rbm_0_edges_2 == 2'b11;
  assign _051_ = sel_Q1_rbm_0_edges_2 == 2'b10;
  assign _052_ = sel_Q1_rbm_0_edges_2 == 1'b1;
  assign _002_[1:0] = mem_2_CE1 ? 2'b10 : 2'b00;
  wire [2:0] fangyuan798;
  assign fangyuan798 = { 1'b0, _002_[1:0] };
  assign _003_[2:0] = mem_4_CE1 ? 3'b100 : fangyuan798;
  assign _053_[2:0] = mem_6_CE1 ? 3'b110 : _003_[2:0];
  wire [3:0] fangyuan799;
  assign fangyuan799 = { 1'b0, _053_[2:0] };
  assign _054_[3:0] = mem_8_CE1 ? 4'b1000 : fangyuan799;
  assign _004_[3:0] = mem_10_CE1 ? 4'b1010 : _054_[3:0];
  assign _001_ = mem_12_CE1 ? 4'b1100 : _004_[3:0];
  wire [1:0] fangyuan800;
  assign fangyuan800 = { 1'b0, mem_1_CE1 };
  assign _055_[1:0] = mem_3_CE1 ? 2'b11 : fangyuan800;
  wire [2:0] fangyuan801;
  assign fangyuan801 = { 1'b0, _055_[1:0] };
  assign _056_[2:0] = mem_5_CE1 ? 3'b101 : fangyuan801;
  assign _057_[2:0] = mem_7_CE1 ? 3'b111 : _056_[2:0];
  wire [3:0] fangyuan802;
  assign fangyuan802 = { 1'b0, _057_[2:0] };
  assign _005_[3:0] = mem_9_CE1 ? 4'b1001 : fangyuan802;
  assign _058_[3:0] = mem_11_CE1 ? 4'b1011 : _005_[3:0];
  assign _000_ = mem_13_CE1 ? 4'b1101 : _058_[3:0];
  assign mem_0_A0 = mem_0_CE0 ? rbm_0_edges_A0[12:0] : 13'b0000000000000;
  assign mem_0_D0 = mem_0_CE0 ? rbm_0_edges_D0 : 8'b00000000;
  assign mem_0_WE0 = mem_0_CE0 ? rbm_0_edges_WE0 : 1'b0;
  assign mem_0_WEM0 = mem_0_CE0 ? rbm_0_edges_WEM0 : 8'b00000000;
  assign mem_0_A1 = mem_0_CE1 ? rbm_0_edges_A2[12:0] : 13'b0000000000000;
  assign mem_1_A1 = mem_1_CE1 ? rbm_0_edges_A1[12:0] : 13'b0000000000000;
  assign mem_2_A0 = mem_2_CE0 ? rbm_0_edges_A0[12:0] : 13'b0000000000000;
  assign mem_2_D0 = mem_2_CE0 ? rbm_0_edges_D0 : 8'b00000000;
  assign mem_2_WE0 = mem_2_CE0 ? rbm_0_edges_WE0 : 1'b0;
  assign mem_2_WEM0 = mem_2_CE0 ? rbm_0_edges_WEM0 : 8'b00000000;
  assign mem_2_A1 = mem_2_CE1 ? rbm_0_edges_A2[12:0] : 13'b0000000000000;
  assign mem_3_A1 = mem_3_CE1 ? rbm_0_edges_A1[12:0] : 13'b0000000000000;
  assign mem_4_A0 = mem_4_CE0 ? rbm_0_edges_A0[12:0] : 13'b0000000000000;
  assign mem_4_D0[7:0] = mem_4_CE0 ? rbm_0_edges_D0 : 8'b00000000;
  assign mem_4_WE0 = mem_4_CE0 ? rbm_0_edges_WE0 : 1'b0;
  assign mem_4_WEM0[7:0] = mem_4_CE0 ? rbm_0_edges_WEM0 : 8'b00000000;
  assign mem_4_A1 = mem_4_CE1 ? rbm_0_edges_A2[12:0] : 13'b0000000000000;
  assign mem_5_A1 = mem_5_CE1 ? rbm_0_edges_A1[12:0] : 13'b0000000000000;
  assign mem_6_A0 = mem_6_CE0 ? rbm_0_edges_A0[12:0] : 13'b0000000000000;
  assign mem_6_D0 = mem_6_CE0 ? rbm_0_edges_D0 : 8'b00000000;
  assign mem_6_WE0 = mem_6_CE0 ? rbm_0_edges_WE0 : 1'b0;
  assign mem_6_WEM0 = mem_6_CE0 ? rbm_0_edges_WEM0 : 8'b00000000;
  assign mem_6_A1 = mem_6_CE1 ? rbm_0_edges_A2[12:0] : 13'b0000000000000;
  assign mem_7_A1 = mem_7_CE1 ? rbm_0_edges_A1[12:0] : 13'b0000000000000;
  assign mem_8_A0 = mem_8_CE0 ? rbm_0_edges_A0[12:0] : 13'b0000000000000;
  assign mem_8_D0 = mem_8_CE0 ? rbm_0_edges_D0 : 8'b00000000;
  assign mem_8_WE0 = mem_8_CE0 ? rbm_0_edges_WE0 : 1'b0;
  assign mem_8_WEM0 = mem_8_CE0 ? rbm_0_edges_WEM0 : 8'b00000000;
  assign mem_8_A1 = mem_8_CE1 ? rbm_0_edges_A2[12:0] : 13'b0000000000000;
  assign mem_9_A1 = mem_9_CE1 ? rbm_0_edges_A1[12:0] : 13'b0000000000000;
  assign mem_10_A0 = mem_10_CE0 ? rbm_0_edges_A0[12:0] : 13'b0000000000000;
  assign mem_10_D0 = mem_10_CE0 ? rbm_0_edges_D0 : 8'b00000000;
  assign mem_10_WE0 = mem_10_CE0 ? rbm_0_edges_WE0 : 1'b0;
  assign mem_10_WEM0 = mem_10_CE0 ? rbm_0_edges_WEM0 : 8'b00000000;
  assign mem_10_A1 = mem_10_CE1 ? rbm_0_edges_A2[12:0] : 13'b0000000000000;
  assign mem_11_A1 = mem_11_CE1 ? rbm_0_edges_A1[12:0] : 13'b0000000000000;
  assign mem_12_A0 = mem_12_CE0 ? rbm_0_edges_A0[12:0] : 13'b0000000000000;
  assign mem_12_D0 = mem_12_CE0 ? rbm_0_edges_D0 : 8'b00000000;
  assign mem_12_WE0 = mem_12_CE0 ? rbm_0_edges_WE0 : 1'b0;
  assign mem_12_WEM0 = mem_12_CE0 ? rbm_0_edges_WEM0 : 8'b00000000;
  assign mem_12_A1 = mem_12_CE1 ? rbm_0_edges_A2[12:0] : 13'b0000000000000;
  assign mem_13_A1 = mem_13_CE1 ? rbm_0_edges_A1[12:0] : 13'b0000000000000;
  wire [15:0] fangyuan818;
  assign fangyuan818 = { 8'b00000000, mem_0_D0 };
  wire [15:0] fangyuan819;
  assign fangyuan819 = { 8'b00000000, mem_0_WEM0 };
  SRAM2S_8192X16 mem_0 (
    .A0(mem_0_A0),
    .A1(mem_0_A1),
    .CE0(mem_0_CE0),
    .CE1(mem_0_CE1),
    .CLK(CLK),
    .D0(fangyuan818),
    .D1(16'b0000000000000000),
    .Q0(mem_0_Q0),
    .Q1(\Q1_out[0] ),
    .WE0(mem_0_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan819),
    .WEM1(16'b0000000000000000)
  );
  wire [15:0] fangyuan820;
  assign fangyuan820 = { 8'b00000000, mem_0_D0 };
  wire [15:0] fangyuan821;
  assign fangyuan821 = { 8'b00000000, mem_0_WEM0 };
  SRAM2S_8192X16 mem_1 (
    .A0(mem_0_A0),
    .A1(mem_1_A1),
    .CE0(mem_0_CE0),
    .CE1(mem_1_CE1),
    .CLK(CLK),
    .D0(fangyuan820),
    .D1(16'b0000000000000000),
    .Q0(mem_1_Q0),
    .Q1(\Q1_out[1] ),
    .WE0(mem_0_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan821),
    .WEM1(16'b0000000000000000)
  );
  wire [15:0] fangyuan822;
  assign fangyuan822 = { 8'b00000000, mem_10_D0 };
  wire [15:0] fangyuan823;
  assign fangyuan823 = { 8'b00000000, mem_10_WEM0 };
  SRAM2S_8192X16 mem_10 (
    .A0(mem_10_A0),
    .A1(mem_10_A1),
    .CE0(mem_10_CE0),
    .CE1(mem_10_CE1),
    .CLK(CLK),
    .D0(fangyuan822),
    .D1(16'b0000000000000000),
    .Q0(mem_10_Q0),
    .Q1(\Q1_out[10] ),
    .WE0(mem_10_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan823),
    .WEM1(16'b0000000000000000)
  );
  wire [15:0] fangyuan824;
  assign fangyuan824 = { 8'b00000000, mem_10_D0 };
  wire [15:0] fangyuan825;
  assign fangyuan825 = { 8'b00000000, mem_10_WEM0 };
  SRAM2S_8192X16 mem_11 (
    .A0(mem_10_A0),
    .A1(mem_11_A1),
    .CE0(mem_10_CE0),
    .CE1(mem_11_CE1),
    .CLK(CLK),
    .D0(fangyuan824),
    .D1(16'b0000000000000000),
    .Q0(mem_11_Q0),
    .Q1(\Q1_out[11] ),
    .WE0(mem_10_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan825),
    .WEM1(16'b0000000000000000)
  );
  wire [15:0] fangyuan826;
  assign fangyuan826 = { 8'b00000000, mem_12_D0 };
  wire [15:0] fangyuan827;
  assign fangyuan827 = { 8'b00000000, mem_12_WEM0 };
  SRAM2S_8192X16 mem_12 (
    .A0(mem_12_A0),
    .A1(mem_12_A1),
    .CE0(mem_12_CE0),
    .CE1(mem_12_CE1),
    .CLK(CLK),
    .D0(fangyuan826),
    .D1(16'b0000000000000000),
    .Q0(mem_12_Q0),
    .Q1(\Q1_out[12] ),
    .WE0(mem_12_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan827),
    .WEM1(16'b0000000000000000)
  );
  wire [15:0] fangyuan828;
  assign fangyuan828 = { 8'b00000000, mem_12_D0 };
  wire [15:0] fangyuan829;
  assign fangyuan829 = { 8'b00000000, mem_12_WEM0 };
  SRAM2S_8192X16 mem_13 (
    .A0(mem_12_A0),
    .A1(mem_13_A1),
    .CE0(mem_12_CE0),
    .CE1(mem_13_CE1),
    .CLK(CLK),
    .D0(fangyuan828),
    .D1(16'b0000000000000000),
    .Q0(mem_13_Q0),
    .Q1(\Q1_out[13] ),
    .WE0(mem_12_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan829),
    .WEM1(16'b0000000000000000)
  );
  wire [15:0] fangyuan830;
  assign fangyuan830 = { 8'b00000000, mem_2_D0 };
  wire [15:0] fangyuan831;
  assign fangyuan831 = { 8'b00000000, mem_2_WEM0 };
  SRAM2S_8192X16 mem_2 (
    .A0(mem_2_A0),
    .A1(mem_2_A1),
    .CE0(mem_2_CE0),
    .CE1(mem_2_CE1),
    .CLK(CLK),
    .D0(fangyuan830),
    .D1(16'b0000000000000000),
    .Q0(mem_2_Q0),
    .Q1(\Q1_out[2] ),
    .WE0(mem_2_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan831),
    .WEM1(16'b0000000000000000)
  );
  wire [15:0] fangyuan832;
  assign fangyuan832 = { 8'b00000000, mem_2_D0 };
  wire [15:0] fangyuan833;
  assign fangyuan833 = { 8'b00000000, mem_2_WEM0 };
  SRAM2S_8192X16 mem_3 (
    .A0(mem_2_A0),
    .A1(mem_3_A1),
    .CE0(mem_2_CE0),
    .CE1(mem_3_CE1),
    .CLK(CLK),
    .D0(fangyuan832),
    .D1(16'b0000000000000000),
    .Q0(mem_3_Q0),
    .Q1(\Q1_out[3] ),
    .WE0(mem_2_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan833),
    .WEM1(16'b0000000000000000)
  );
  wire [15:0] fangyuan834;
  assign fangyuan834 = { 8'b00000000, mem_4_D0[7:0] };
  wire [15:0] fangyuan835;
  assign fangyuan835 = { 8'b00000000, mem_4_WEM0[7:0] };
  SRAM2S_8192X16 mem_4 (
    .A0(mem_4_A0),
    .A1(mem_4_A1),
    .CE0(mem_4_CE0),
    .CE1(mem_4_CE1),
    .CLK(CLK),
    .D0(fangyuan834),
    .D1(16'b0000000000000000),
    .Q0(mem_4_Q0),
    .Q1(\Q1_out[4] ),
    .WE0(mem_4_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan835),
    .WEM1(16'b0000000000000000)
  );
  wire [15:0] fangyuan836;
  assign fangyuan836 = { 8'b00000000, mem_4_D0[7:0] };
  wire [15:0] fangyuan837;
  assign fangyuan837 = { 8'b00000000, mem_4_WEM0[7:0] };
  SRAM2S_8192X16 mem_5 (
    .A0(mem_4_A0),
    .A1(mem_5_A1),
    .CE0(mem_4_CE0),
    .CE1(mem_5_CE1),
    .CLK(CLK),
    .D0(fangyuan836),
    .D1(16'b0000000000000000),
    .Q0(mem_5_Q0),
    .Q1(\Q1_out[5] ),
    .WE0(mem_4_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan837),
    .WEM1(16'b0000000000000000)
  );
  wire [15:0] fangyuan838;
  assign fangyuan838 = { 8'b00000000, mem_6_D0 };
  wire [15:0] fangyuan839;
  assign fangyuan839 = { 8'b00000000, mem_6_WEM0 };
  SRAM2S_8192X16 mem_6 (
    .A0(mem_6_A0),
    .A1(mem_6_A1),
    .CE0(mem_6_CE0),
    .CE1(mem_6_CE1),
    .CLK(CLK),
    .D0(fangyuan838),
    .D1(16'b0000000000000000),
    .Q0(mem_6_Q0),
    .Q1(\Q1_out[6] ),
    .WE0(mem_6_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan839),
    .WEM1(16'b0000000000000000)
  );
  wire [15:0] fangyuan840;
  assign fangyuan840 = { 8'b00000000, mem_6_D0 };
  wire [15:0] fangyuan841;
  assign fangyuan841 = { 8'b00000000, mem_6_WEM0 };
  SRAM2S_8192X16 mem_7 (
    .A0(mem_6_A0),
    .A1(mem_7_A1),
    .CE0(mem_6_CE0),
    .CE1(mem_7_CE1),
    .CLK(CLK),
    .D0(fangyuan840),
    .D1(16'b0000000000000000),
    .Q0(mem_7_Q0),
    .Q1(\Q1_out[7] ),
    .WE0(mem_6_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan841),
    .WEM1(16'b0000000000000000)
  );
  wire [15:0] fangyuan842;
  assign fangyuan842 = { 8'b00000000, mem_8_D0 };
  wire [15:0] fangyuan843;
  assign fangyuan843 = { 8'b00000000, mem_8_WEM0 };
  SRAM2S_8192X16 mem_8 (
    .A0(mem_8_A0),
    .A1(mem_8_A1),
    .CE0(mem_8_CE0),
    .CE1(mem_8_CE1),
    .CLK(CLK),
    .D0(fangyuan842),
    .D1(16'b0000000000000000),
    .Q0(mem_8_Q0),
    .Q1(\Q1_out[8] ),
    .WE0(mem_8_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan843),
    .WEM1(16'b0000000000000000)
  );
  wire [15:0] fangyuan844;
  assign fangyuan844 = { 8'b00000000, mem_8_D0 };
  wire [15:0] fangyuan845;
  assign fangyuan845 = { 8'b00000000, mem_8_WEM0 };
  SRAM2S_8192X16 mem_9 (
    .A0(mem_8_A0),
    .A1(mem_9_A1),
    .CE0(mem_8_CE0),
    .CE1(mem_9_CE1),
    .CLK(CLK),
    .D0(fangyuan844),
    .D1(16'b0000000000000000),
    .Q0(mem_9_Q0),
    .Q1(\Q1_out[9] ),
    .WE0(mem_8_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan845),
    .WEM1(16'b0000000000000000)
  );
  assign \Q0_out[0] = mem_0_Q0;
  assign \Q0_out[10] = mem_10_Q0;
  assign \Q0_out[11] = mem_11_Q0;
  assign \Q0_out[12] = mem_12_Q0;
  assign \Q0_out[13] = mem_13_Q0;
  assign \Q0_out[1] = mem_1_Q0;
  assign \Q0_out[2] = mem_2_Q0;
  assign \Q0_out[3] = mem_3_Q0;
  assign \Q0_out[4] = mem_4_Q0;
  assign \Q0_out[5] = mem_5_Q0;
  assign \Q0_out[6] = mem_6_Q0;
  assign \Q0_out[7] = mem_7_Q0;
  assign \Q0_out[8] = mem_8_Q0;
  assign \Q0_out[9] = mem_9_Q0;
  assign mem_0_Q1 = \Q1_out[0] ;
  assign mem_10_Q1 = \Q1_out[10] ;
  assign mem_11_A0 = mem_10_A0;
  assign mem_11_CE0 = mem_10_CE0;
  assign mem_11_D0 = { 8'b00000000, mem_10_D0 };
  assign mem_11_Q1 = \Q1_out[11] ;
  assign mem_11_WE0 = mem_10_WE0;
  assign mem_11_WEM0 = { 8'b00000000, mem_10_WEM0 };
  assign mem_12_Q1 = \Q1_out[12] ;
  assign mem_13_A0 = mem_12_A0;
  assign mem_13_CE0 = mem_12_CE0;
  assign mem_13_D0 = { 8'b00000000, mem_12_D0 };
  assign mem_13_Q1 = \Q1_out[13] ;
  assign mem_13_WE0 = mem_12_WE0;
  assign mem_13_WEM0 = { 8'b00000000, mem_12_WEM0 };
  assign mem_1_A0 = mem_0_A0;
  assign mem_1_CE0 = mem_0_CE0;
  assign mem_1_D0 = { 8'b00000000, mem_0_D0 };
  assign mem_1_Q1 = \Q1_out[1] ;
  assign mem_1_WE0 = mem_0_WE0;
  assign mem_1_WEM0 = { 8'b00000000, mem_0_WEM0 };
  assign mem_2_Q1 = \Q1_out[2] ;
  assign mem_3_A0 = mem_2_A0;
  assign mem_3_CE0 = mem_2_CE0;
  assign mem_3_D0 = { 8'b00000000, mem_2_D0 };
  assign mem_3_Q1 = \Q1_out[3] ;
  assign mem_3_WE0 = mem_2_WE0;
  assign mem_3_WEM0 = { 8'b00000000, mem_2_WEM0 };
  assign mem_4_D0[15:8] = 8'b00000000;
  assign mem_4_Q1 = \Q1_out[4] ;
  assign mem_4_WEM0[15:8] = 8'b00000000;
  assign mem_5_A0 = mem_4_A0;
  assign mem_5_CE0 = mem_4_CE0;
  assign mem_5_D0 = { 8'b00000000, mem_4_D0[7:0] };
  assign mem_5_Q1 = \Q1_out[5] ;
  assign mem_5_WE0 = mem_4_WE0;
  assign mem_5_WEM0 = { 8'b00000000, mem_4_WEM0[7:0] };
  assign mem_6_Q1 = \Q1_out[6] ;
  assign mem_7_A0 = mem_6_A0;
  assign mem_7_CE0 = mem_6_CE0;
  assign mem_7_D0 = { 8'b00000000, mem_6_D0 };
  assign mem_7_Q1 = \Q1_out[7] ;
  assign mem_7_WE0 = mem_6_WE0;
  assign mem_7_WEM0 = { 8'b00000000, mem_6_WEM0 };
  assign mem_8_Q1 = \Q1_out[8] ;
  assign mem_9_A0 = mem_8_A0;
  assign mem_9_CE0 = mem_8_CE0;
  assign mem_9_D0 = { 8'b00000000, mem_8_D0 };
  assign mem_9_Q1 = \Q1_out[9] ;
  assign mem_9_WE0 = mem_8_WE0;
  assign mem_9_WEM0 = { 8'b00000000, mem_8_WEM0 };
endmodule
module rbm_0_hidden_unit(CLK, rbm_0_hidden_unit_CE1, rbm_0_hidden_unit_A1, rbm_0_hidden_unit_D1, rbm_0_hidden_unit_WE1, rbm_0_hidden_unit_WEM1, rbm_0_hidden_unit_CE3, rbm_0_hidden_unit_A3, rbm_0_hidden_unit_Q3, rbm_0_hidden_unit_CE0, rbm_0_hidden_unit_A0, rbm_0_hidden_unit_D0, rbm_0_hidden_unit_WE0, rbm_0_hidden_unit_WEM0, rbm_0_hidden_unit_CE2, rbm_0_hidden_unit_A2, rbm_0_hidden_unit_Q2);
  wire [15:0] _00_;
  wire [15:0] _01_;
  wire [6:0] _02_;
  wire _03_;
  input CLK;
  wire [15:0] \Q0_out[0] ;
  wire [15:0] \Q0_out[1] ;
  wire [15:0] \Q1_out[0] ;
  wire [15:0] \Q1_out[1] ;
  wire [6:0] mem_0_A0;
  wire [6:0] mem_0_A1;
  wire mem_0_CE0;
  wire mem_0_CE1;
  wire mem_0_D0;
  wire [15:0] mem_0_Q0;
  wire [15:0] mem_0_Q1;
  wire mem_0_WE0;
  wire mem_0_WEM0;
  wire [6:0] mem_1_A0;
  wire [6:0] mem_1_A1;
  wire mem_1_CE0;
  wire mem_1_CE1;
  wire [15:0] mem_1_D0;
  wire [15:0] mem_1_Q0;
  wire [15:0] mem_1_Q1;
  wire mem_1_WE0;
  wire [15:0] mem_1_WEM0;
  input [6:0] rbm_0_hidden_unit_A0;
  input [6:0] rbm_0_hidden_unit_A1;
  input [6:0] rbm_0_hidden_unit_A2;
  input [6:0] rbm_0_hidden_unit_A3;
  input rbm_0_hidden_unit_CE0;
  input rbm_0_hidden_unit_CE1;
  input rbm_0_hidden_unit_CE2;
  input rbm_0_hidden_unit_CE3;
  input rbm_0_hidden_unit_D0;
  input rbm_0_hidden_unit_D1;
  output rbm_0_hidden_unit_Q2;
  output rbm_0_hidden_unit_Q3;
  input rbm_0_hidden_unit_WE0;
  input rbm_0_hidden_unit_WE1;
  input rbm_0_hidden_unit_WEM0;
  input rbm_0_hidden_unit_WEM1;
  reg sel_Q1_rbm_0_hidden_unit_2;
  always @(posedge CLK)
      sel_Q1_rbm_0_hidden_unit_2 <= rbm_0_hidden_unit_CE2;
  assign rbm_0_hidden_unit_Q2 = sel_Q1_rbm_0_hidden_unit_2 ? \Q1_out[1] [0] : \Q1_out[0] [0];
  assign mem_0_CE0 = rbm_0_hidden_unit_CE0 ? 1'b1 : rbm_0_hidden_unit_CE1;
  assign _02_ = rbm_0_hidden_unit_CE1 ? rbm_0_hidden_unit_A1 : 7'b0000000;
  assign mem_0_A0 = rbm_0_hidden_unit_CE0 ? rbm_0_hidden_unit_A0 : _02_;
  assign _00_[0] = rbm_0_hidden_unit_CE1 ? rbm_0_hidden_unit_D1 : 1'b0;
  assign mem_0_D0 = rbm_0_hidden_unit_CE0 ? rbm_0_hidden_unit_D0 : _00_[0];
  assign _03_ = rbm_0_hidden_unit_CE1 ? rbm_0_hidden_unit_WE1 : 1'b0;
  assign mem_0_WE0 = rbm_0_hidden_unit_CE0 ? rbm_0_hidden_unit_WE0 : _03_;
  assign _01_[0] = rbm_0_hidden_unit_CE1 ? rbm_0_hidden_unit_WEM1 : 1'b0;
  assign mem_0_WEM0 = rbm_0_hidden_unit_CE0 ? rbm_0_hidden_unit_WEM0 : _01_[0];
  assign mem_0_A1 = rbm_0_hidden_unit_CE3 ? rbm_0_hidden_unit_A3 : 7'b0000000;
  assign mem_1_A1 = rbm_0_hidden_unit_CE2 ? rbm_0_hidden_unit_A2 : 7'b0000000;
  wire [22:0] fangyuan846;
  assign fangyuan846 = { 15'b000000000000000, mem_0_D0 };
  wire [22:0] fangyuan847;
  assign fangyuan847 = { 15'b000000000000000, mem_0_WEM0 };
  SRAM2S_128X16 mem_0 (
    .A0(mem_0_A0),
    .A1(mem_0_A1),
    .CE0(mem_0_CE0),
    .CE1(rbm_0_hidden_unit_CE3),
    .CLK(CLK),
    .D0(fangyuan846),
    .D1(16'b0000000000000000),
    .Q0(mem_0_Q0),
    .Q1(\Q1_out[0] ),
    .WE0(mem_0_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan847),
    .WEM1(16'b0000000000000000)
  );
  wire [22:0] fangyuan848;
  assign fangyuan848 = { 15'b000000000000000, mem_0_D0 };
  wire [22:0] fangyuan849;
  assign fangyuan849 = { 15'b000000000000000, mem_0_WEM0 };
  SRAM2S_128X16 mem_1 (
    .A0(mem_0_A0),
    .A1(mem_1_A1),
    .CE0(mem_0_CE0),
    .CE1(rbm_0_hidden_unit_CE2),
    .CLK(CLK),
    .D0(fangyuan848),
    .D1(16'b0000000000000000),
    .Q0(mem_1_Q0),
    .Q1(\Q1_out[1] ),
    .WE0(mem_0_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan849),
    .WEM1(16'b0000000000000000)
  );
  assign \Q0_out[0] = mem_0_Q0;
  assign \Q0_out[1] = mem_1_Q0;
  assign mem_0_CE1 = rbm_0_hidden_unit_CE3;
  assign mem_0_Q1 = \Q1_out[0] ;
  assign mem_1_A0 = mem_0_A0;
  assign mem_1_CE0 = mem_0_CE0;
  assign mem_1_CE1 = rbm_0_hidden_unit_CE2;
  assign mem_1_D0 = { 15'b000000000000000, mem_0_D0 };
  assign mem_1_Q1 = \Q1_out[1] ;
  assign mem_1_WE0 = mem_0_WE0;
  assign mem_1_WEM0 = { 15'b000000000000000, mem_0_WEM0 };
  assign rbm_0_hidden_unit_Q3 = \Q1_out[0] [0];
endmodule
module rbm_0_mt(CLK, rbm_0_mt_CE0, rbm_0_mt_A0, rbm_0_mt_D0, rbm_0_mt_WE0, rbm_0_mt_WEM0, rbm_0_mt_CE1, rbm_0_mt_A1, rbm_0_mt_Q1);
  input CLK;
  wire [9:0] mem_0_A0;
  wire [9:0] mem_0_A1;
  wire mem_0_CE0;
  wire mem_0_CE1;
  wire [31:0] mem_0_D0;
  wire [31:0] mem_0_Q0;
  wire [31:0] mem_0_Q1;
  wire mem_0_WE0;
  wire [31:0] mem_0_WEM0;
  input [9:0] rbm_0_mt_A0;
  input [9:0] rbm_0_mt_A1;
  input rbm_0_mt_CE0;
  input rbm_0_mt_CE1;
  input [31:0] rbm_0_mt_D0;
  output [31:0] rbm_0_mt_Q1;
  input rbm_0_mt_WE0;
  input [31:0] rbm_0_mt_WEM0;
  assign mem_0_A0 = rbm_0_mt_CE0 ? rbm_0_mt_A0 : 10'b0000000000;
  assign mem_0_D0 = rbm_0_mt_CE0 ? rbm_0_mt_D0 : 32'd0;
  assign mem_0_WE0 = rbm_0_mt_CE0 ? rbm_0_mt_WE0 : 1'b0;
  assign mem_0_WEM0 = rbm_0_mt_CE0 ? rbm_0_mt_WEM0 : 32'd0;
  assign mem_0_A1 = rbm_0_mt_CE1 ? rbm_0_mt_A1 : 10'b0000000000;
  SRAM2S_1024X32 mem_0 (
    .A0(mem_0_A0),
    .A1(mem_0_A1),
    .CE0(rbm_0_mt_CE0),
    .CE1(rbm_0_mt_CE1),
    .CLK(CLK),
    .D0(mem_0_D0),
    .D1(32'd0),
    .Q0(mem_0_Q0),
    .Q1(mem_0_Q1),
    .WE0(mem_0_WE0),
    .WE1(1'b0),
    .WEM0(mem_0_WEM0),
    .WEM1(32'd0)
  );
  assign mem_0_CE0 = rbm_0_mt_CE0;
  assign mem_0_CE1 = rbm_0_mt_CE1;
  assign rbm_0_mt_Q1 = mem_0_Q1;
endmodule
module rbm_0_neg(CLK, rbm_0_neg_CE0, rbm_0_neg_A0, rbm_0_neg_D0, rbm_0_neg_WE0, rbm_0_neg_WEM0, rbm_0_neg_CE1, rbm_0_neg_A1, rbm_0_neg_Q1);
  wire [2:0] _000_;
  wire [31:0] _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire [31:0] _022_;
  wire [31:0] _023_;
  wire [31:0] _024_;
  input CLK;
  wire [15:0] \Q0_out[0] ;
  wire [15:0] \Q0_out[1] ;
  wire [15:0] \Q0_out[2] ;
  wire [15:0] \Q0_out[3] ;
  wire [15:0] \Q0_out[4] ;
  wire [15:0] \Q0_out[5] ;
  wire [15:0] \Q0_out[6] ;
  wire [15:0] \Q1_out[0] ;
  wire [15:0] \Q1_out[1] ;
  wire [15:0] \Q1_out[2] ;
  wire [15:0] \Q1_out[3] ;
  wire [15:0] \Q1_out[4] ;
  wire [15:0] \Q1_out[5] ;
  wire [15:0] \Q1_out[6] ;
  wire [12:0] mem_0_A0;
  wire [12:0] mem_0_A1;
  wire mem_0_CE0;
  wire mem_0_CE1;
  wire mem_0_D0;
  wire [15:0] mem_0_Q0;
  wire [15:0] mem_0_Q1;
  wire mem_0_WE0;
  wire mem_0_WEM0;
  wire [12:0] mem_1_A0;
  wire [12:0] mem_1_A1;
  wire mem_1_CE0;
  wire mem_1_CE1;
  wire mem_1_D0;
  wire [15:0] mem_1_Q0;
  wire [15:0] mem_1_Q1;
  wire mem_1_WE0;
  wire mem_1_WEM0;
  wire [12:0] mem_2_A0;
  wire [12:0] mem_2_A1;
  wire mem_2_CE0;
  wire mem_2_CE1;
  wire mem_2_D0;
  wire [15:0] mem_2_Q0;
  wire [15:0] mem_2_Q1;
  wire mem_2_WE0;
  wire mem_2_WEM0;
  wire [12:0] mem_3_A0;
  wire [12:0] mem_3_A1;
  wire mem_3_CE0;
  wire mem_3_CE1;
  wire mem_3_D0;
  wire [15:0] mem_3_Q0;
  wire [15:0] mem_3_Q1;
  wire mem_3_WE0;
  wire mem_3_WEM0;
  wire [12:0] mem_4_A0;
  wire [12:0] mem_4_A1;
  wire mem_4_CE0;
  wire mem_4_CE1;
  wire mem_4_D0;
  wire [15:0] mem_4_Q0;
  wire [15:0] mem_4_Q1;
  wire mem_4_WE0;
  wire mem_4_WEM0;
  wire [12:0] mem_5_A0;
  wire [12:0] mem_5_A1;
  wire mem_5_CE0;
  wire mem_5_CE1;
  wire mem_5_D0;
  wire [15:0] mem_5_Q0;
  wire [15:0] mem_5_Q1;
  wire mem_5_WE0;
  wire mem_5_WEM0;
  wire [12:0] mem_6_A0;
  wire [12:0] mem_6_A1;
  wire mem_6_CE0;
  wire mem_6_CE1;
  wire mem_6_D0;
  wire [15:0] mem_6_Q0;
  wire [15:0] mem_6_Q1;
  wire mem_6_WE0;
  wire mem_6_WEM0;
  input [15:0] rbm_0_neg_A0;
  input [15:0] rbm_0_neg_A1;
  input rbm_0_neg_CE0;
  input rbm_0_neg_CE1;
  input rbm_0_neg_D0;
  output rbm_0_neg_Q1;
  input rbm_0_neg_WE0;
  input rbm_0_neg_WEM0;
  reg [2:0] sel_Q1_rbm_0_neg_1;
  assign mem_4_CE1 = rbm_0_neg_CE1 & _004_;
  assign mem_3_CE1 = rbm_0_neg_CE1 & _005_;
  assign mem_2_CE1 = rbm_0_neg_CE1 & _006_;
  assign mem_1_CE1 = rbm_0_neg_CE1 & _007_;
  assign mem_0_CE0 = rbm_0_neg_CE0 & _008_;
  assign mem_0_CE1 = rbm_0_neg_CE1 & _009_;
  assign mem_1_CE0 = rbm_0_neg_CE0 & _010_;
  assign mem_2_CE0 = rbm_0_neg_CE0 & _011_;
  assign mem_3_CE0 = rbm_0_neg_CE0 & _012_;
  assign mem_4_CE0 = rbm_0_neg_CE0 & _013_;
  assign mem_5_CE0 = rbm_0_neg_CE0 & _014_;
  assign mem_5_CE1 = rbm_0_neg_CE1 & _003_;
  assign mem_6_CE0 = rbm_0_neg_CE0 & _015_;
  assign mem_6_CE1 = rbm_0_neg_CE1 & _002_;
  assign _002_ = rbm_0_neg_A1[15:13] == 3'b110;
  assign _003_ = rbm_0_neg_A1[15:13] == 3'b101;
  assign _004_ = rbm_0_neg_A1[15:13] == 3'b100;
  assign _005_ = rbm_0_neg_A1[15:13] == 2'b11;
  assign _006_ = rbm_0_neg_A1[15:13] == 2'b10;
  assign _007_ = rbm_0_neg_A1[15:13] == 1'b1;
  assign _008_ = ! rbm_0_neg_A0[15:13];
  assign _009_ = ! rbm_0_neg_A1[15:13];
  assign _010_ = rbm_0_neg_A0[15:13] == 1'b1;
  assign _011_ = rbm_0_neg_A0[15:13] == 2'b10;
  assign _012_ = rbm_0_neg_A0[15:13] == 2'b11;
  assign _013_ = rbm_0_neg_A0[15:13] == 3'b100;
  assign _014_ = rbm_0_neg_A0[15:13] == 3'b101;
  assign _015_ = rbm_0_neg_A0[15:13] == 3'b110;
  always @(posedge CLK)
      sel_Q1_rbm_0_neg_1 <= _000_;
  wire [5:0] fangyuan803;
  assign fangyuan803 = { \Q1_out[1] [0], \Q1_out[2] [0], \Q1_out[3] [0], \Q1_out[4] [0], \Q1_out[5] [0], \Q1_out[6] [0] };
  wire [5:0] fangyuan804;
  assign fangyuan804 = { _021_, _020_, _019_, _018_, _017_, _016_ };
  always @(\Q1_out[0] [0] or fangyuan803 or fangyuan804) begin
    casez (fangyuan804)
      6'b?????1 :
        rbm_0_neg_Q1 = fangyuan803 [0:0] ;
      6'b????1? :
        rbm_0_neg_Q1 = fangyuan803 [1:1] ;
      6'b???1?? :
        rbm_0_neg_Q1 = fangyuan803 [2:2] ;
      6'b??1??? :
        rbm_0_neg_Q1 = fangyuan803 [3:3] ;
      6'b?1???? :
        rbm_0_neg_Q1 = fangyuan803 [4:4] ;
      6'b1????? :
        rbm_0_neg_Q1 = fangyuan803 [5:5] ;
      default:
        rbm_0_neg_Q1 = \Q1_out[0] [0] ;
    endcase
  end
  assign _016_ = sel_Q1_rbm_0_neg_1 == 3'b110;
  assign _017_ = sel_Q1_rbm_0_neg_1 == 3'b101;
  assign _018_ = sel_Q1_rbm_0_neg_1 == 3'b100;
  assign _019_ = sel_Q1_rbm_0_neg_1 == 2'b11;
  assign _020_ = sel_Q1_rbm_0_neg_1 == 2'b10;
  assign _021_ = sel_Q1_rbm_0_neg_1 == 1'b1;
  wire [1:0] fangyuan805;
  assign fangyuan805 = { 1'b0, mem_1_CE1 };
  assign _001_[1:0] = mem_2_CE1 ? 2'b10 : fangyuan805;
  assign _022_[1:0] = mem_3_CE1 ? 2'b11 : _001_[1:0];
  wire [2:0] fangyuan806;
  assign fangyuan806 = { 1'b0, _022_[1:0] };
  assign _023_[2:0] = mem_4_CE1 ? 3'b100 : fangyuan806;
  assign _024_[2:0] = mem_5_CE1 ? 3'b101 : _023_[2:0];
  assign _000_ = mem_6_CE1 ? 3'b110 : _024_[2:0];
  assign mem_0_A0 = mem_0_CE0 ? rbm_0_neg_A0[12:0] : 13'b0000000000000;
  assign mem_0_D0 = mem_0_CE0 ? rbm_0_neg_D0 : 1'b0;
  assign mem_0_WE0 = mem_0_CE0 ? rbm_0_neg_WE0 : 1'b0;
  assign mem_0_WEM0 = mem_0_CE0 ? rbm_0_neg_WEM0 : 1'b0;
  assign mem_0_A1 = mem_0_CE1 ? rbm_0_neg_A1[12:0] : 13'b0000000000000;
  assign mem_1_A0 = mem_1_CE0 ? rbm_0_neg_A0[12:0] : 13'b0000000000000;
  assign mem_1_D0 = mem_1_CE0 ? rbm_0_neg_D0 : 1'b0;
  assign mem_1_WE0 = mem_1_CE0 ? rbm_0_neg_WE0 : 1'b0;
  assign mem_1_WEM0 = mem_1_CE0 ? rbm_0_neg_WEM0 : 1'b0;
  assign mem_1_A1 = mem_1_CE1 ? rbm_0_neg_A1[12:0] : 13'b0000000000000;
  assign mem_2_A0 = mem_2_CE0 ? rbm_0_neg_A0[12:0] : 13'b0000000000000;
  assign mem_2_D0 = mem_2_CE0 ? rbm_0_neg_D0 : 1'b0;
  assign mem_2_WE0 = mem_2_CE0 ? rbm_0_neg_WE0 : 1'b0;
  assign mem_2_WEM0 = mem_2_CE0 ? rbm_0_neg_WEM0 : 1'b0;
  assign mem_2_A1 = mem_2_CE1 ? rbm_0_neg_A1[12:0] : 13'b0000000000000;
  assign mem_3_A0 = mem_3_CE0 ? rbm_0_neg_A0[12:0] : 13'b0000000000000;
  assign mem_3_D0 = mem_3_CE0 ? rbm_0_neg_D0 : 1'b0;
  assign mem_3_WE0 = mem_3_CE0 ? rbm_0_neg_WE0 : 1'b0;
  assign mem_3_WEM0 = mem_3_CE0 ? rbm_0_neg_WEM0 : 1'b0;
  assign mem_3_A1 = mem_3_CE1 ? rbm_0_neg_A1[12:0] : 13'b0000000000000;
  assign mem_4_A0 = mem_4_CE0 ? rbm_0_neg_A0[12:0] : 13'b0000000000000;
  assign mem_4_D0 = mem_4_CE0 ? rbm_0_neg_D0 : 1'b0;
  assign mem_4_WE0 = mem_4_CE0 ? rbm_0_neg_WE0 : 1'b0;
  assign mem_4_WEM0 = mem_4_CE0 ? rbm_0_neg_WEM0 : 1'b0;
  assign mem_4_A1 = mem_4_CE1 ? rbm_0_neg_A1[12:0] : 13'b0000000000000;
  assign mem_5_A0 = mem_5_CE0 ? rbm_0_neg_A0[12:0] : 13'b0000000000000;
  assign mem_5_D0 = mem_5_CE0 ? rbm_0_neg_D0 : 1'b0;
  assign mem_5_WE0 = mem_5_CE0 ? rbm_0_neg_WE0 : 1'b0;
  assign mem_5_WEM0 = mem_5_CE0 ? rbm_0_neg_WEM0 : 1'b0;
  assign mem_5_A1 = mem_5_CE1 ? rbm_0_neg_A1[12:0] : 13'b0000000000000;
  assign mem_6_A0 = mem_6_CE0 ? rbm_0_neg_A0[12:0] : 13'b0000000000000;
  assign mem_6_D0 = mem_6_CE0 ? rbm_0_neg_D0 : 1'b0;
  assign mem_6_WE0 = mem_6_CE0 ? rbm_0_neg_WE0 : 1'b0;
  assign mem_6_WEM0 = mem_6_CE0 ? rbm_0_neg_WEM0 : 1'b0;
  assign mem_6_A1 = mem_6_CE1 ? rbm_0_neg_A1[12:0] : 13'b0000000000000;
  wire [22:0] fangyuan850;
  assign fangyuan850 = { 15'b000000000000000, mem_0_D0 };
  wire [22:0] fangyuan851;
  assign fangyuan851 = { 15'b000000000000000, mem_0_WEM0 };
  SRAM2S_8192X16 mem_0 (
    .A0(mem_0_A0),
    .A1(mem_0_A1),
    .CE0(mem_0_CE0),
    .CE1(mem_0_CE1),
    .CLK(CLK),
    .D0(fangyuan850),
    .D1(16'b0000000000000000),
    .Q0(mem_0_Q0),
    .Q1(\Q1_out[0] ),
    .WE0(mem_0_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan851),
    .WEM1(16'b0000000000000000)
  );
  wire [30:0] fangyuan852;
  assign fangyuan852 = { 15'b000000000000000, mem_1_D0 };
  wire [30:0] fangyuan853;
  assign fangyuan853 = { 15'b000000000000000, mem_1_WEM0 };
  SRAM2S_8192X16 mem_1 (
    .A0(mem_1_A0),
    .A1(mem_1_A1),
    .CE0(mem_1_CE0),
    .CE1(mem_1_CE1),
    .CLK(CLK),
    .D0(fangyuan852),
    .D1(16'b0000000000000000),
    .Q0(mem_1_Q0),
    .Q1(\Q1_out[1] ),
    .WE0(mem_1_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan853),
    .WEM1(16'b0000000000000000)
  );
  wire [22:0] fangyuan854;
  assign fangyuan854 = { 15'b000000000000000, mem_2_D0 };
  wire [22:0] fangyuan855;
  assign fangyuan855 = { 15'b000000000000000, mem_2_WEM0 };
  SRAM2S_8192X16 mem_2 (
    .A0(mem_2_A0),
    .A1(mem_2_A1),
    .CE0(mem_2_CE0),
    .CE1(mem_2_CE1),
    .CLK(CLK),
    .D0(fangyuan854),
    .D1(16'b0000000000000000),
    .Q0(mem_2_Q0),
    .Q1(\Q1_out[2] ),
    .WE0(mem_2_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan855),
    .WEM1(16'b0000000000000000)
  );
  wire [30:0] fangyuan856;
  assign fangyuan856 = { 15'b000000000000000, mem_3_D0 };
  wire [30:0] fangyuan857;
  assign fangyuan857 = { 15'b000000000000000, mem_3_WEM0 };
  SRAM2S_8192X16 mem_3 (
    .A0(mem_3_A0),
    .A1(mem_3_A1),
    .CE0(mem_3_CE0),
    .CE1(mem_3_CE1),
    .CLK(CLK),
    .D0(fangyuan856),
    .D1(16'b0000000000000000),
    .Q0(mem_3_Q0),
    .Q1(\Q1_out[3] ),
    .WE0(mem_3_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan857),
    .WEM1(16'b0000000000000000)
  );
  wire [30:0] fangyuan858;
  assign fangyuan858 = { 15'b000000000000000, mem_4_D0 };
  wire [30:0] fangyuan859;
  assign fangyuan859 = { 15'b000000000000000, mem_4_WEM0 };
  SRAM2S_8192X16 mem_4 (
    .A0(mem_4_A0),
    .A1(mem_4_A1),
    .CE0(mem_4_CE0),
    .CE1(mem_4_CE1),
    .CLK(CLK),
    .D0(fangyuan858),
    .D1(16'b0000000000000000),
    .Q0(mem_4_Q0),
    .Q1(\Q1_out[4] ),
    .WE0(mem_4_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan859),
    .WEM1(16'b0000000000000000)
  );
  wire [30:0] fangyuan860;
  assign fangyuan860 = { 15'b000000000000000, mem_5_D0 };
  wire [30:0] fangyuan861;
  assign fangyuan861 = { 15'b000000000000000, mem_5_WEM0 };
  SRAM2S_8192X16 mem_5 (
    .A0(mem_5_A0),
    .A1(mem_5_A1),
    .CE0(mem_5_CE0),
    .CE1(mem_5_CE1),
    .CLK(CLK),
    .D0(fangyuan860),
    .D1(16'b0000000000000000),
    .Q0(mem_5_Q0),
    .Q1(\Q1_out[5] ),
    .WE0(mem_5_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan861),
    .WEM1(16'b0000000000000000)
  );
  wire [22:0] fangyuan862;
  assign fangyuan862 = { 15'b000000000000000, mem_6_D0 };
  wire [22:0] fangyuan863;
  assign fangyuan863 = { 15'b000000000000000, mem_6_WEM0 };
  SRAM2S_8192X16 mem_6 (
    .A0(mem_6_A0),
    .A1(mem_6_A1),
    .CE0(mem_6_CE0),
    .CE1(mem_6_CE1),
    .CLK(CLK),
    .D0(fangyuan862),
    .D1(16'b0000000000000000),
    .Q0(mem_6_Q0),
    .Q1(\Q1_out[6] ),
    .WE0(mem_6_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan863),
    .WEM1(16'b0000000000000000)
  );
  assign \Q0_out[0] = mem_0_Q0;
  assign \Q0_out[1] = mem_1_Q0;
  assign \Q0_out[2] = mem_2_Q0;
  assign \Q0_out[3] = mem_3_Q0;
  assign \Q0_out[4] = mem_4_Q0;
  assign \Q0_out[5] = mem_5_Q0;
  assign \Q0_out[6] = mem_6_Q0;
  assign mem_0_Q1 = \Q1_out[0] ;
  assign mem_1_Q1 = \Q1_out[1] ;
  assign mem_2_Q1 = \Q1_out[2] ;
  assign mem_3_Q1 = \Q1_out[3] ;
  assign mem_4_Q1 = \Q1_out[4] ;
  assign mem_5_Q1 = \Q1_out[5] ;
  assign mem_6_Q1 = \Q1_out[6] ;
endmodule
module rbm_0_pos(CLK, rbm_0_pos_CE0, rbm_0_pos_A0, rbm_0_pos_D0, rbm_0_pos_WE0, rbm_0_pos_WEM0, rbm_0_pos_CE1, rbm_0_pos_A1, rbm_0_pos_Q1);
  wire [2:0] _000_;
  wire [31:0] _001_;
  wire _002_;
  wire _003_;
  wire _004_;
  wire _005_;
  wire _006_;
  wire _007_;
  wire _008_;
  wire _009_;
  wire _010_;
  wire _011_;
  wire _012_;
  wire _013_;
  wire _014_;
  wire _015_;
  wire _016_;
  wire _017_;
  wire _018_;
  wire _019_;
  wire _020_;
  wire _021_;
  wire [31:0] _022_;
  wire [31:0] _023_;
  wire [31:0] _024_;
  input CLK;
  wire [15:0] \Q0_out[0] ;
  wire [15:0] \Q0_out[1] ;
  wire [15:0] \Q0_out[2] ;
  wire [15:0] \Q0_out[3] ;
  wire [15:0] \Q0_out[4] ;
  wire [15:0] \Q0_out[5] ;
  wire [15:0] \Q0_out[6] ;
  wire [15:0] \Q1_out[0] ;
  wire [15:0] \Q1_out[1] ;
  wire [15:0] \Q1_out[2] ;
  wire [15:0] \Q1_out[3] ;
  wire [15:0] \Q1_out[4] ;
  wire [15:0] \Q1_out[5] ;
  wire [15:0] \Q1_out[6] ;
  wire [12:0] mem_0_A0;
  wire [12:0] mem_0_A1;
  wire mem_0_CE0;
  wire mem_0_CE1;
  wire mem_0_D0;
  wire [15:0] mem_0_Q0;
  wire [15:0] mem_0_Q1;
  wire mem_0_WE0;
  wire mem_0_WEM0;
  wire [12:0] mem_1_A0;
  wire [12:0] mem_1_A1;
  wire mem_1_CE0;
  wire mem_1_CE1;
  wire mem_1_D0;
  wire [15:0] mem_1_Q0;
  wire [15:0] mem_1_Q1;
  wire mem_1_WE0;
  wire mem_1_WEM0;
  wire [12:0] mem_2_A0;
  wire [12:0] mem_2_A1;
  wire mem_2_CE0;
  wire mem_2_CE1;
  wire mem_2_D0;
  wire [15:0] mem_2_Q0;
  wire [15:0] mem_2_Q1;
  wire mem_2_WE0;
  wire mem_2_WEM0;
  wire [12:0] mem_3_A0;
  wire [12:0] mem_3_A1;
  wire mem_3_CE0;
  wire mem_3_CE1;
  wire mem_3_D0;
  wire [15:0] mem_3_Q0;
  wire [15:0] mem_3_Q1;
  wire mem_3_WE0;
  wire mem_3_WEM0;
  wire [12:0] mem_4_A0;
  wire [12:0] mem_4_A1;
  wire mem_4_CE0;
  wire mem_4_CE1;
  wire mem_4_D0;
  wire [15:0] mem_4_Q0;
  wire [15:0] mem_4_Q1;
  wire mem_4_WE0;
  wire mem_4_WEM0;
  wire [12:0] mem_5_A0;
  wire [12:0] mem_5_A1;
  wire mem_5_CE0;
  wire mem_5_CE1;
  wire mem_5_D0;
  wire [15:0] mem_5_Q0;
  wire [15:0] mem_5_Q1;
  wire mem_5_WE0;
  wire mem_5_WEM0;
  wire [12:0] mem_6_A0;
  wire [12:0] mem_6_A1;
  wire mem_6_CE0;
  wire mem_6_CE1;
  wire mem_6_D0;
  wire [15:0] mem_6_Q0;
  wire [15:0] mem_6_Q1;
  wire mem_6_WE0;
  wire mem_6_WEM0;
  input [15:0] rbm_0_pos_A0;
  input [15:0] rbm_0_pos_A1;
  input rbm_0_pos_CE0;
  input rbm_0_pos_CE1;
  input rbm_0_pos_D0;
  output rbm_0_pos_Q1;
  input rbm_0_pos_WE0;
  input rbm_0_pos_WEM0;
  reg [2:0] sel_Q1_rbm_0_pos_1;
  assign mem_4_CE1 = rbm_0_pos_CE1 & _004_;
  assign mem_3_CE1 = rbm_0_pos_CE1 & _005_;
  assign mem_2_CE1 = rbm_0_pos_CE1 & _006_;
  assign mem_1_CE1 = rbm_0_pos_CE1 & _007_;
  assign mem_0_CE0 = rbm_0_pos_CE0 & _008_;
  assign mem_0_CE1 = rbm_0_pos_CE1 & _009_;
  assign mem_1_CE0 = rbm_0_pos_CE0 & _010_;
  assign mem_2_CE0 = rbm_0_pos_CE0 & _011_;
  assign mem_3_CE0 = rbm_0_pos_CE0 & _012_;
  assign mem_4_CE0 = rbm_0_pos_CE0 & _013_;
  assign mem_5_CE0 = rbm_0_pos_CE0 & _014_;
  assign mem_5_CE1 = rbm_0_pos_CE1 & _003_;
  assign mem_6_CE0 = rbm_0_pos_CE0 & _015_;
  assign mem_6_CE1 = rbm_0_pos_CE1 & _002_;
  assign _002_ = rbm_0_pos_A1[15:13] == 3'b110;
  assign _003_ = rbm_0_pos_A1[15:13] == 3'b101;
  assign _004_ = rbm_0_pos_A1[15:13] == 3'b100;
  assign _005_ = rbm_0_pos_A1[15:13] == 2'b11;
  assign _006_ = rbm_0_pos_A1[15:13] == 2'b10;
  assign _007_ = rbm_0_pos_A1[15:13] == 1'b1;
  assign _008_ = ! rbm_0_pos_A0[15:13];
  assign _009_ = ! rbm_0_pos_A1[15:13];
  assign _010_ = rbm_0_pos_A0[15:13] == 1'b1;
  assign _011_ = rbm_0_pos_A0[15:13] == 2'b10;
  assign _012_ = rbm_0_pos_A0[15:13] == 2'b11;
  assign _013_ = rbm_0_pos_A0[15:13] == 3'b100;
  assign _014_ = rbm_0_pos_A0[15:13] == 3'b101;
  assign _015_ = rbm_0_pos_A0[15:13] == 3'b110;
  always @(posedge CLK)
      sel_Q1_rbm_0_pos_1 <= _000_;
  wire [5:0] fangyuan807;
  assign fangyuan807 = { \Q1_out[1] [0], \Q1_out[2] [0], \Q1_out[3] [0], \Q1_out[4] [0], \Q1_out[5] [0], \Q1_out[6] [0] };
  wire [5:0] fangyuan808;
  assign fangyuan808 = { _021_, _020_, _019_, _018_, _017_, _016_ };
  always @(\Q1_out[0] [0] or fangyuan807 or fangyuan808) begin
    casez (fangyuan808)
      6'b?????1 :
        rbm_0_pos_Q1 = fangyuan807 [0:0] ;
      6'b????1? :
        rbm_0_pos_Q1 = fangyuan807 [1:1] ;
      6'b???1?? :
        rbm_0_pos_Q1 = fangyuan807 [2:2] ;
      6'b??1??? :
        rbm_0_pos_Q1 = fangyuan807 [3:3] ;
      6'b?1???? :
        rbm_0_pos_Q1 = fangyuan807 [4:4] ;
      6'b1????? :
        rbm_0_pos_Q1 = fangyuan807 [5:5] ;
      default:
        rbm_0_pos_Q1 = \Q1_out[0] [0] ;
    endcase
  end
  assign _016_ = sel_Q1_rbm_0_pos_1 == 3'b110;
  assign _017_ = sel_Q1_rbm_0_pos_1 == 3'b101;
  assign _018_ = sel_Q1_rbm_0_pos_1 == 3'b100;
  assign _019_ = sel_Q1_rbm_0_pos_1 == 2'b11;
  assign _020_ = sel_Q1_rbm_0_pos_1 == 2'b10;
  assign _021_ = sel_Q1_rbm_0_pos_1 == 1'b1;
  wire [1:0] fangyuan809;
  assign fangyuan809 = { 1'b0, mem_1_CE1 };
  assign _001_[1:0] = mem_2_CE1 ? 2'b10 : fangyuan809;
  assign _022_[1:0] = mem_3_CE1 ? 2'b11 : _001_[1:0];
  wire [2:0] fangyuan810;
  assign fangyuan810 = { 1'b0, _022_[1:0] };
  assign _023_[2:0] = mem_4_CE1 ? 3'b100 : fangyuan810;
  assign _024_[2:0] = mem_5_CE1 ? 3'b101 : _023_[2:0];
  assign _000_ = mem_6_CE1 ? 3'b110 : _024_[2:0];
  assign mem_0_A0 = mem_0_CE0 ? rbm_0_pos_A0[12:0] : 13'b0000000000000;
  assign mem_0_D0 = mem_0_CE0 ? rbm_0_pos_D0 : 1'b0;
  assign mem_0_WE0 = mem_0_CE0 ? rbm_0_pos_WE0 : 1'b0;
  assign mem_0_WEM0 = mem_0_CE0 ? rbm_0_pos_WEM0 : 1'b0;
  assign mem_0_A1 = mem_0_CE1 ? rbm_0_pos_A1[12:0] : 13'b0000000000000;
  assign mem_1_A0 = mem_1_CE0 ? rbm_0_pos_A0[12:0] : 13'b0000000000000;
  assign mem_1_D0 = mem_1_CE0 ? rbm_0_pos_D0 : 1'b0;
  assign mem_1_WE0 = mem_1_CE0 ? rbm_0_pos_WE0 : 1'b0;
  assign mem_1_WEM0 = mem_1_CE0 ? rbm_0_pos_WEM0 : 1'b0;
  assign mem_1_A1 = mem_1_CE1 ? rbm_0_pos_A1[12:0] : 13'b0000000000000;
  assign mem_2_A0 = mem_2_CE0 ? rbm_0_pos_A0[12:0] : 13'b0000000000000;
  assign mem_2_D0 = mem_2_CE0 ? rbm_0_pos_D0 : 1'b0;
  assign mem_2_WE0 = mem_2_CE0 ? rbm_0_pos_WE0 : 1'b0;
  assign mem_2_WEM0 = mem_2_CE0 ? rbm_0_pos_WEM0 : 1'b0;
  assign mem_2_A1 = mem_2_CE1 ? rbm_0_pos_A1[12:0] : 13'b0000000000000;
  assign mem_3_A0 = mem_3_CE0 ? rbm_0_pos_A0[12:0] : 13'b0000000000000;
  assign mem_3_D0 = mem_3_CE0 ? rbm_0_pos_D0 : 1'b0;
  assign mem_3_WE0 = mem_3_CE0 ? rbm_0_pos_WE0 : 1'b0;
  assign mem_3_WEM0 = mem_3_CE0 ? rbm_0_pos_WEM0 : 1'b0;
  assign mem_3_A1 = mem_3_CE1 ? rbm_0_pos_A1[12:0] : 13'b0000000000000;
  assign mem_4_A0 = mem_4_CE0 ? rbm_0_pos_A0[12:0] : 13'b0000000000000;
  assign mem_4_D0 = mem_4_CE0 ? rbm_0_pos_D0 : 1'b0;
  assign mem_4_WE0 = mem_4_CE0 ? rbm_0_pos_WE0 : 1'b0;
  assign mem_4_WEM0 = mem_4_CE0 ? rbm_0_pos_WEM0 : 1'b0;
  assign mem_4_A1 = mem_4_CE1 ? rbm_0_pos_A1[12:0] : 13'b0000000000000;
  assign mem_5_A0 = mem_5_CE0 ? rbm_0_pos_A0[12:0] : 13'b0000000000000;
  assign mem_5_D0 = mem_5_CE0 ? rbm_0_pos_D0 : 1'b0;
  assign mem_5_WE0 = mem_5_CE0 ? rbm_0_pos_WE0 : 1'b0;
  assign mem_5_WEM0 = mem_5_CE0 ? rbm_0_pos_WEM0 : 1'b0;
  assign mem_5_A1 = mem_5_CE1 ? rbm_0_pos_A1[12:0] : 13'b0000000000000;
  assign mem_6_A0 = mem_6_CE0 ? rbm_0_pos_A0[12:0] : 13'b0000000000000;
  assign mem_6_D0 = mem_6_CE0 ? rbm_0_pos_D0 : 1'b0;
  assign mem_6_WE0 = mem_6_CE0 ? rbm_0_pos_WE0 : 1'b0;
  assign mem_6_WEM0 = mem_6_CE0 ? rbm_0_pos_WEM0 : 1'b0;
  assign mem_6_A1 = mem_6_CE1 ? rbm_0_pos_A1[12:0] : 13'b0000000000000;
  wire [22:0] fangyuan864;
  assign fangyuan864 = { 15'b000000000000000, mem_0_D0 };
  wire [22:0] fangyuan865;
  assign fangyuan865 = { 15'b000000000000000, mem_0_WEM0 };
  SRAM2S_8192X16 mem_0 (
    .A0(mem_0_A0),
    .A1(mem_0_A1),
    .CE0(mem_0_CE0),
    .CE1(mem_0_CE1),
    .CLK(CLK),
    .D0(fangyuan864),
    .D1(16'b0000000000000000),
    .Q0(mem_0_Q0),
    .Q1(\Q1_out[0] ),
    .WE0(mem_0_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan865),
    .WEM1(16'b0000000000000000)
  );
  wire [30:0] fangyuan866;
  assign fangyuan866 = { 15'b000000000000000, mem_1_D0 };
  wire [30:0] fangyuan867;
  assign fangyuan867 = { 15'b000000000000000, mem_1_WEM0 };
  SRAM2S_8192X16 mem_1 (
    .A0(mem_1_A0),
    .A1(mem_1_A1),
    .CE0(mem_1_CE0),
    .CE1(mem_1_CE1),
    .CLK(CLK),
    .D0(fangyuan866),
    .D1(16'b0000000000000000),
    .Q0(mem_1_Q0),
    .Q1(\Q1_out[1] ),
    .WE0(mem_1_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan867),
    .WEM1(16'b0000000000000000)
  );
  wire [22:0] fangyuan868;
  assign fangyuan868 = { 15'b000000000000000, mem_2_D0 };
  wire [22:0] fangyuan869;
  assign fangyuan869 = { 15'b000000000000000, mem_2_WEM0 };
  SRAM2S_8192X16 mem_2 (
    .A0(mem_2_A0),
    .A1(mem_2_A1),
    .CE0(mem_2_CE0),
    .CE1(mem_2_CE1),
    .CLK(CLK),
    .D0(fangyuan868),
    .D1(16'b0000000000000000),
    .Q0(mem_2_Q0),
    .Q1(\Q1_out[2] ),
    .WE0(mem_2_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan869),
    .WEM1(16'b0000000000000000)
  );
  wire [30:0] fangyuan870;
  assign fangyuan870 = { 15'b000000000000000, mem_3_D0 };
  wire [30:0] fangyuan871;
  assign fangyuan871 = { 15'b000000000000000, mem_3_WEM0 };
  SRAM2S_8192X16 mem_3 (
    .A0(mem_3_A0),
    .A1(mem_3_A1),
    .CE0(mem_3_CE0),
    .CE1(mem_3_CE1),
    .CLK(CLK),
    .D0(fangyuan870),
    .D1(16'b0000000000000000),
    .Q0(mem_3_Q0),
    .Q1(\Q1_out[3] ),
    .WE0(mem_3_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan871),
    .WEM1(16'b0000000000000000)
  );
  wire [30:0] fangyuan872;
  assign fangyuan872 = { 15'b000000000000000, mem_4_D0 };
  wire [30:0] fangyuan873;
  assign fangyuan873 = { 15'b000000000000000, mem_4_WEM0 };
  SRAM2S_8192X16 mem_4 (
    .A0(mem_4_A0),
    .A1(mem_4_A1),
    .CE0(mem_4_CE0),
    .CE1(mem_4_CE1),
    .CLK(CLK),
    .D0(fangyuan872),
    .D1(16'b0000000000000000),
    .Q0(mem_4_Q0),
    .Q1(\Q1_out[4] ),
    .WE0(mem_4_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan873),
    .WEM1(16'b0000000000000000)
  );
  wire [30:0] fangyuan874;
  assign fangyuan874 = { 15'b000000000000000, mem_5_D0 };
  wire [30:0] fangyuan875;
  assign fangyuan875 = { 15'b000000000000000, mem_5_WEM0 };
  SRAM2S_8192X16 mem_5 (
    .A0(mem_5_A0),
    .A1(mem_5_A1),
    .CE0(mem_5_CE0),
    .CE1(mem_5_CE1),
    .CLK(CLK),
    .D0(fangyuan874),
    .D1(16'b0000000000000000),
    .Q0(mem_5_Q0),
    .Q1(\Q1_out[5] ),
    .WE0(mem_5_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan875),
    .WEM1(16'b0000000000000000)
  );
  wire [22:0] fangyuan876;
  assign fangyuan876 = { 15'b000000000000000, mem_6_D0 };
  wire [22:0] fangyuan877;
  assign fangyuan877 = { 15'b000000000000000, mem_6_WEM0 };
  SRAM2S_8192X16 mem_6 (
    .A0(mem_6_A0),
    .A1(mem_6_A1),
    .CE0(mem_6_CE0),
    .CE1(mem_6_CE1),
    .CLK(CLK),
    .D0(fangyuan876),
    .D1(16'b0000000000000000),
    .Q0(mem_6_Q0),
    .Q1(\Q1_out[6] ),
    .WE0(mem_6_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan877),
    .WEM1(16'b0000000000000000)
  );
  assign \Q0_out[0] = mem_0_Q0;
  assign \Q0_out[1] = mem_1_Q0;
  assign \Q0_out[2] = mem_2_Q0;
  assign \Q0_out[3] = mem_3_Q0;
  assign \Q0_out[4] = mem_4_Q0;
  assign \Q0_out[5] = mem_5_Q0;
  assign \Q0_out[6] = mem_6_Q0;
  assign mem_0_Q1 = \Q1_out[0] ;
  assign mem_1_Q1 = \Q1_out[1] ;
  assign mem_2_Q1 = \Q1_out[2] ;
  assign mem_3_Q1 = \Q1_out[3] ;
  assign mem_4_Q1 = \Q1_out[4] ;
  assign mem_5_Q1 = \Q1_out[5] ;
  assign mem_6_Q1 = \Q1_out[6] ;
endmodule
module rbm_0_predict_result(CLK, rbm_0_predict_result_CE1, rbm_0_predict_result_A1, rbm_0_predict_result_Q1, rbm_0_predict_result_CE0, rbm_0_predict_result_A0, rbm_0_predict_result_D0, rbm_0_predict_result_WE0, rbm_0_predict_result_WEM0);
  input CLK;
  wire [6:0] mem_0_A0;
  wire [6:0] mem_0_A1;
  wire mem_0_CE0;
  wire mem_0_CE1;
  wire [3:0] mem_0_D0;
  wire [15:0] mem_0_Q0;
  wire [15:0] mem_0_Q1;
  wire mem_0_WE0;
  wire [3:0] mem_0_WEM0;
  input [6:0] rbm_0_predict_result_A0;
  input [6:0] rbm_0_predict_result_A1;
  input rbm_0_predict_result_CE0;
  input rbm_0_predict_result_CE1;
  input [3:0] rbm_0_predict_result_D0;
  output [3:0] rbm_0_predict_result_Q1;
  input rbm_0_predict_result_WE0;
  input [3:0] rbm_0_predict_result_WEM0;
  assign mem_0_A0 = rbm_0_predict_result_CE0 ? rbm_0_predict_result_A0 : 7'b0000000;
  assign mem_0_D0 = rbm_0_predict_result_CE0 ? rbm_0_predict_result_D0 : 4'b0000;
  assign mem_0_WE0 = rbm_0_predict_result_CE0 ? rbm_0_predict_result_WE0 : 1'b0;
  assign mem_0_WEM0 = rbm_0_predict_result_CE0 ? rbm_0_predict_result_WEM0 : 4'b0000;
  assign mem_0_A1 = rbm_0_predict_result_CE1 ? rbm_0_predict_result_A1 : 7'b0000000;
  wire [19:0] fangyuan878;
  assign fangyuan878 = { 12'b000000000000, mem_0_D0 };
  wire [19:0] fangyuan879;
  assign fangyuan879 = { 12'b000000000000, mem_0_WEM0 };
  SRAM2S_128X16 mem_0 (
    .A0(mem_0_A0),
    .A1(mem_0_A1),
    .CE0(rbm_0_predict_result_CE0),
    .CE1(rbm_0_predict_result_CE1),
    .CLK(CLK),
    .D0(fangyuan878),
    .D1(16'b0000000000000000),
    .Q0(mem_0_Q0),
    .Q1(mem_0_Q1),
    .WE0(mem_0_WE0),
    .WE1(1'b0),
    .WEM0(fangyuan879),
    .WEM1(16'b0000000000000000)
  );
  assign mem_0_CE0 = rbm_0_predict_result_CE0;
  assign mem_0_CE1 = rbm_0_predict_result_CE1;
  assign rbm_0_predict_result_Q1 = mem_0_Q1[3:0];
endmodule
module rbm_0_top_cmos32soi_rtl(clk, conf_done, conf_num_hidden, conf_num_loops, conf_num_movies, conf_num_testusers, conf_num_users, conf_num_visible, data_in_data, data_in_ready, data_in_valid, data_out_data, data_out_ready, data_out_valid, done, rd_grant, rd_index, rd_length, rd_request, rst, wr_grant, wr_index, wr_length, wr_request);
  input clk;
  input conf_done;
  input [31:0] conf_num_hidden;
  input [31:0] conf_num_loops;
  input [31:0] conf_num_movies;
  input [31:0] conf_num_testusers;
  input [31:0] conf_num_users;
  input [31:0] conf_num_visible;
  wire [9:0] data_A0;
  wire [9:0] data_A1;
  wire [9:0] data_A2;
  wire data_CE0;
  wire data_CE1;
  wire data_CE2;
  wire [7:0] data_D0;
  wire [7:0] data_Q1;
  wire [7:0] data_Q2;
  wire data_WE0;
  input [31:0] data_in_data;
  output data_in_ready;
  input data_in_valid;
  output [31:0] data_out_data;
  input data_out_ready;
  output data_out_valid;
  output done;
  wire [15:0] edges_A0;
  wire [15:0] edges_A1;
  wire [15:0] edges_A2;
  wire edges_CE0;
  wire edges_CE1;
  wire edges_CE2;
  wire [7:0] edges_D0;
  wire [7:0] edges_Q1;
  wire [7:0] edges_Q2;
  wire edges_WE0;
  wire [6:0] hidden_unit_A0;
  wire [6:0] hidden_unit_A1;
  wire [6:0] hidden_unit_A2;
  wire [6:0] hidden_unit_A3;
  wire hidden_unit_CE0;
  wire hidden_unit_CE1;
  wire hidden_unit_CE2;
  wire hidden_unit_CE3;
  wire hidden_unit_D0;
  wire hidden_unit_D1;
  wire hidden_unit_Q2;
  wire hidden_unit_Q3;
  wire hidden_unit_WE0;
  wire hidden_unit_WE1;
  wire [9:0] mt_A0;
  wire [9:0] mt_A1;
  wire mt_CE0;
  wire mt_CE1;
  wire [31:0] mt_D0;
  wire [31:0] mt_Q1;
  wire mt_WE0;
  wire [15:0] neg_A0;
  wire [15:0] neg_A1;
  wire neg_CE0;
  wire neg_CE1;
  wire neg_D0;
  wire neg_Q1;
  wire neg_WE0;
  wire [15:0] pos_A0;
  wire [15:0] pos_A1;
  wire pos_CE0;
  wire pos_CE1;
  wire pos_D0;
  wire pos_Q1;
  wire pos_WE0;
  wire [6:0] predict_result_A0;
  wire [6:0] predict_result_A1;
  wire predict_result_CE0;
  wire predict_result_CE1;
  wire [3:0] predict_result_D0;
  wire [3:0] predict_result_Q1;
  wire predict_result_WE0;
  input rd_grant;
  output [31:0] rd_index;
  output [31:0] rd_length;
  output rd_request;
  input rst;
  wire [2:0] visibleEnergies_A0;
  wire [2:0] visibleEnergies_A1;
  wire [2:0] visibleEnergies_A2;
  wire [2:0] visibleEnergies_A3;
  wire visibleEnergies_CE0;
  wire visibleEnergies_CE1;
  wire visibleEnergies_CE2;
  wire visibleEnergies_CE3;
  wire [15:0] visibleEnergies_D0;
  wire [15:0] visibleEnergies_D1;
  wire [15:0] visibleEnergies_Q2;
  wire [15:0] visibleEnergies_Q3;
  wire visibleEnergies_WE0;
  wire visibleEnergies_WE1;
  input wr_grant;
  output [31:0] wr_index;
  output [31:0] wr_length;
  output wr_request;
  rbm_0_cmos32soi_rtl acc_0 (
    .clk(clk),
    .conf_done(conf_done),
    .conf_num_hidden(conf_num_hidden),
    .conf_num_loops(conf_num_loops),
    .conf_num_movies(conf_num_movies),
    .conf_num_testusers(conf_num_testusers),
    .conf_num_users(conf_num_users),
    .conf_num_visible(conf_num_visible),
    .data_A0(data_A0),
    .data_A1(data_A1),
    .data_A2(data_A2),
    .data_CE0(data_CE0),
    .data_CE1(data_CE1),
    .data_CE2(data_CE2),
    .data_D0(data_D0),
    .data_Q1(data_Q1),
    .data_Q2(data_Q2),
    .data_WE0(data_WE0),
    .data_in_data(data_in_data),
    .data_in_ready(data_in_ready),
    .data_in_valid(data_in_valid),
    .data_out_data(data_out_data),
    .data_out_ready(data_out_ready),
    .data_out_valid(data_out_valid),
    .done(done),
    .edges_A0(edges_A0),
    .edges_A1(edges_A1),
    .edges_A2(edges_A2),
    .edges_CE0(edges_CE0),
    .edges_CE1(edges_CE1),
    .edges_CE2(edges_CE2),
    .edges_D0(edges_D0),
    .edges_Q1(edges_Q1),
    .edges_Q2(edges_Q2),
    .edges_WE0(edges_WE0),
    .hidden_unit_A0(hidden_unit_A0),
    .hidden_unit_A1(hidden_unit_A1),
    .hidden_unit_A2(hidden_unit_A2),
    .hidden_unit_A3(hidden_unit_A3),
    .hidden_unit_CE0(hidden_unit_CE0),
    .hidden_unit_CE1(hidden_unit_CE1),
    .hidden_unit_CE2(hidden_unit_CE2),
    .hidden_unit_CE3(hidden_unit_CE3),
    .hidden_unit_D0(hidden_unit_D0),
    .hidden_unit_D1(hidden_unit_D1),
    .hidden_unit_Q2(hidden_unit_Q2),
    .hidden_unit_Q3(hidden_unit_Q3),
    .hidden_unit_WE0(hidden_unit_WE0),
    .hidden_unit_WE1(hidden_unit_WE1),
    .mt_A0(mt_A0),
    .mt_A1(mt_A1),
    .mt_CE0(mt_CE0),
    .mt_CE1(mt_CE1),
    .mt_D0(mt_D0),
    .mt_Q1(mt_Q1),
    .mt_WE0(mt_WE0),
    .neg_A0(neg_A0),
    .neg_A1(neg_A1),
    .neg_CE0(neg_CE0),
    .neg_CE1(neg_CE1),
    .neg_D0(neg_D0),
    .neg_Q1(neg_Q1),
    .neg_WE0(neg_WE0),
    .pos_A0(pos_A0),
    .pos_A1(pos_A1),
    .pos_CE0(pos_CE0),
    .pos_CE1(pos_CE1),
    .pos_D0(pos_D0),
    .pos_Q1(pos_Q1),
    .pos_WE0(pos_WE0),
    .predict_result_A0(predict_result_A0),
    .predict_result_A1(predict_result_A1),
    .predict_result_CE0(predict_result_CE0),
    .predict_result_CE1(predict_result_CE1),
    .predict_result_D0(predict_result_D0),
    .predict_result_Q1(predict_result_Q1),
    .predict_result_WE0(predict_result_WE0),
    .rd_grant(rd_grant),
    .rd_index(rd_index),
    .rd_length(rd_length),
    .rd_request(rd_request),
    .rst(rst),
    .visibleEnergies_A0(visibleEnergies_A0),
    .visibleEnergies_A1(visibleEnergies_A1),
    .visibleEnergies_A2(visibleEnergies_A2),
    .visibleEnergies_A3(visibleEnergies_A3),
    .visibleEnergies_CE0(visibleEnergies_CE0),
    .visibleEnergies_CE1(visibleEnergies_CE1),
    .visibleEnergies_CE2(visibleEnergies_CE2),
    .visibleEnergies_CE3(visibleEnergies_CE3),
    .visibleEnergies_D0(visibleEnergies_D0),
    .visibleEnergies_D1(visibleEnergies_D1),
    .visibleEnergies_Q2(visibleEnergies_Q2),
    .visibleEnergies_Q3(visibleEnergies_Q3),
    .visibleEnergies_WE0(visibleEnergies_WE0),
    .visibleEnergies_WE1(visibleEnergies_WE1),
    .wr_grant(wr_grant),
    .wr_index(wr_index),
    .wr_length(wr_length),
    .wr_request(wr_request)
  );
  rbm_0_data mem_0 (
    .CLK(clk),
    .rbm_0_data_A0(data_A0),
    .rbm_0_data_A1(data_A1),
    .rbm_0_data_A2(data_A2),
    .rbm_0_data_CE0(data_CE0),
    .rbm_0_data_CE1(data_CE1),
    .rbm_0_data_CE2(data_CE2),
    .rbm_0_data_D0(data_D0),
    .rbm_0_data_Q1(data_Q1),
    .rbm_0_data_Q2(data_Q2),
    .rbm_0_data_WE0(data_WE0),
    .rbm_0_data_WEM0(8'b11111111)
  );
  rbm_0_edges mem_1 (
    .CLK(clk),
    .rbm_0_edges_A0(edges_A0),
    .rbm_0_edges_A1(edges_A1),
    .rbm_0_edges_A2(edges_A2),
    .rbm_0_edges_CE0(edges_CE0),
    .rbm_0_edges_CE1(edges_CE1),
    .rbm_0_edges_CE2(edges_CE2),
    .rbm_0_edges_D0(edges_D0),
    .rbm_0_edges_Q1(edges_Q1),
    .rbm_0_edges_Q2(edges_Q2),
    .rbm_0_edges_WE0(edges_WE0),
    .rbm_0_edges_WEM0(8'b11111111)
  );
  rbm_0_hidden_unit mem_2 (
    .CLK(clk),
    .rbm_0_hidden_unit_A0(hidden_unit_A0),
    .rbm_0_hidden_unit_A1(hidden_unit_A1),
    .rbm_0_hidden_unit_A2(hidden_unit_A2),
    .rbm_0_hidden_unit_A3(hidden_unit_A3),
    .rbm_0_hidden_unit_CE0(hidden_unit_CE0),
    .rbm_0_hidden_unit_CE1(hidden_unit_CE1),
    .rbm_0_hidden_unit_CE2(hidden_unit_CE2),
    .rbm_0_hidden_unit_CE3(hidden_unit_CE3),
    .rbm_0_hidden_unit_D0(hidden_unit_D0),
    .rbm_0_hidden_unit_D1(hidden_unit_D1),
    .rbm_0_hidden_unit_Q2(hidden_unit_Q2),
    .rbm_0_hidden_unit_Q3(hidden_unit_Q3),
    .rbm_0_hidden_unit_WE0(hidden_unit_WE0),
    .rbm_0_hidden_unit_WE1(hidden_unit_WE1),
    .rbm_0_hidden_unit_WEM0(1'b1),
    .rbm_0_hidden_unit_WEM1(1'b1)
  );
  rbm_0_mt mem_3 (
    .CLK(clk),
    .rbm_0_mt_A0(mt_A0),
    .rbm_0_mt_A1(mt_A1),
    .rbm_0_mt_CE0(mt_CE0),
    .rbm_0_mt_CE1(mt_CE1),
    .rbm_0_mt_D0(mt_D0),
    .rbm_0_mt_Q1(mt_Q1),
    .rbm_0_mt_WE0(mt_WE0),
    .rbm_0_mt_WEM0(32'd4294967295)
  );
  rbm_0_neg mem_4 (
    .CLK(clk),
    .rbm_0_neg_A0(neg_A0),
    .rbm_0_neg_A1(neg_A1),
    .rbm_0_neg_CE0(neg_CE0),
    .rbm_0_neg_CE1(neg_CE1),
    .rbm_0_neg_D0(neg_D0),
    .rbm_0_neg_Q1(neg_Q1),
    .rbm_0_neg_WE0(neg_WE0),
    .rbm_0_neg_WEM0(1'b1)
  );
  rbm_0_pos mem_5 (
    .CLK(clk),
    .rbm_0_pos_A0(pos_A0),
    .rbm_0_pos_A1(pos_A1),
    .rbm_0_pos_CE0(pos_CE0),
    .rbm_0_pos_CE1(pos_CE1),
    .rbm_0_pos_D0(pos_D0),
    .rbm_0_pos_Q1(pos_Q1),
    .rbm_0_pos_WE0(pos_WE0),
    .rbm_0_pos_WEM0(1'b1)
  );
  rbm_0_predict_result mem_6 (
    .CLK(clk),
    .rbm_0_predict_result_A0(predict_result_A0),
    .rbm_0_predict_result_A1(predict_result_A1),
    .rbm_0_predict_result_CE0(predict_result_CE0),
    .rbm_0_predict_result_CE1(predict_result_CE1),
    .rbm_0_predict_result_D0(predict_result_D0),
    .rbm_0_predict_result_Q1(predict_result_Q1),
    .rbm_0_predict_result_WE0(predict_result_WE0),
    .rbm_0_predict_result_WEM0(4'b1111)
  );
  rbm_0_visibleEnergies mem_7 (
    .CLK(clk),
    .rbm_0_visibleEnergies_A0(visibleEnergies_A0),
    .rbm_0_visibleEnergies_A1(visibleEnergies_A1),
    .rbm_0_visibleEnergies_A2(visibleEnergies_A2),
    .rbm_0_visibleEnergies_A3(visibleEnergies_A3),
    .rbm_0_visibleEnergies_CE0(visibleEnergies_CE0),
    .rbm_0_visibleEnergies_CE1(visibleEnergies_CE1),
    .rbm_0_visibleEnergies_CE2(visibleEnergies_CE2),
    .rbm_0_visibleEnergies_CE3(visibleEnergies_CE3),
    .rbm_0_visibleEnergies_D0(visibleEnergies_D0),
    .rbm_0_visibleEnergies_D1(visibleEnergies_D1),
    .rbm_0_visibleEnergies_Q2(visibleEnergies_Q2),
    .rbm_0_visibleEnergies_Q3(visibleEnergies_Q3),
    .rbm_0_visibleEnergies_WE0(visibleEnergies_WE0),
    .rbm_0_visibleEnergies_WE1(visibleEnergies_WE1),
    .rbm_0_visibleEnergies_WEM0(16'b1111111111111111),
    .rbm_0_visibleEnergies_WEM1(16'b1111111111111111)
  );
endmodule
module rbm_0_visibleEnergies(CLK, rbm_0_visibleEnergies_CE1, rbm_0_visibleEnergies_A1, rbm_0_visibleEnergies_D1, rbm_0_visibleEnergies_WE1, rbm_0_visibleEnergies_WEM1, rbm_0_visibleEnergies_CE3, rbm_0_visibleEnergies_A3, rbm_0_visibleEnergies_Q3, rbm_0_visibleEnergies_CE0, rbm_0_visibleEnergies_A0, rbm_0_visibleEnergies_D0, rbm_0_visibleEnergies_WE0, rbm_0_visibleEnergies_WEM0, rbm_0_visibleEnergies_CE2, rbm_0_visibleEnergies_A2, rbm_0_visibleEnergies_Q2);
  wire [6:0] _00_;
  wire [15:0] _01_;
  wire _02_;
  wire [15:0] _03_;
  input CLK;
  wire [15:0] \Q0_out[0] ;
  wire [15:0] \Q0_out[1] ;
  wire [15:0] \Q1_out[0] ;
  wire [15:0] \Q1_out[1] ;
  wire [2:0] mem_0_A0;
  wire [2:0] mem_0_A1;
  wire mem_0_CE0;
  wire mem_0_CE1;
  wire [15:0] mem_0_D0;
  wire [15:0] mem_0_Q0;
  wire [15:0] mem_0_Q1;
  wire mem_0_WE0;
  wire [15:0] mem_0_WEM0;
  wire [6:0] mem_1_A0;
  wire [2:0] mem_1_A1;
  wire mem_1_CE0;
  wire mem_1_CE1;
  wire [15:0] mem_1_D0;
  wire [15:0] mem_1_Q0;
  wire [15:0] mem_1_Q1;
  wire mem_1_WE0;
  wire [15:0] mem_1_WEM0;
  input [2:0] rbm_0_visibleEnergies_A0;
  input [2:0] rbm_0_visibleEnergies_A1;
  input [2:0] rbm_0_visibleEnergies_A2;
  input [2:0] rbm_0_visibleEnergies_A3;
  input rbm_0_visibleEnergies_CE0;
  input rbm_0_visibleEnergies_CE1;
  input rbm_0_visibleEnergies_CE2;
  input rbm_0_visibleEnergies_CE3;
  input [15:0] rbm_0_visibleEnergies_D0;
  input [15:0] rbm_0_visibleEnergies_D1;
  output [15:0] rbm_0_visibleEnergies_Q2;
  output [15:0] rbm_0_visibleEnergies_Q3;
  input rbm_0_visibleEnergies_WE0;
  input rbm_0_visibleEnergies_WE1;
  input [15:0] rbm_0_visibleEnergies_WEM0;
  input [15:0] rbm_0_visibleEnergies_WEM1;
  reg sel_Q1_rbm_0_visibleEnergies_2;
  always @(posedge CLK)
      sel_Q1_rbm_0_visibleEnergies_2 <= rbm_0_visibleEnergies_CE2;
  assign rbm_0_visibleEnergies_Q2 = sel_Q1_rbm_0_visibleEnergies_2 ? \Q1_out[1] : \Q1_out[0] ;
  assign mem_0_CE0 = rbm_0_visibleEnergies_CE0 ? 1'b1 : rbm_0_visibleEnergies_CE1;
  assign _00_[2:0] = rbm_0_visibleEnergies_CE1 ? rbm_0_visibleEnergies_A1 : 3'b000;
  assign mem_0_A0 = rbm_0_visibleEnergies_CE0 ? rbm_0_visibleEnergies_A0 : _00_[2:0];
  assign _01_ = rbm_0_visibleEnergies_CE1 ? rbm_0_visibleEnergies_D1 : 16'b0000000000000000;
  assign mem_0_D0 = rbm_0_visibleEnergies_CE0 ? rbm_0_visibleEnergies_D0 : _01_;
  assign _02_ = rbm_0_visibleEnergies_CE1 ? rbm_0_visibleEnergies_WE1 : 1'b0;
  assign mem_0_WE0 = rbm_0_visibleEnergies_CE0 ? rbm_0_visibleEnergies_WE0 : _02_;
  assign _03_ = rbm_0_visibleEnergies_CE1 ? rbm_0_visibleEnergies_WEM1 : 16'b0000000000000000;
  assign mem_0_WEM0 = rbm_0_visibleEnergies_CE0 ? rbm_0_visibleEnergies_WEM0 : _03_;
  assign mem_0_A1 = rbm_0_visibleEnergies_CE3 ? rbm_0_visibleEnergies_A3 : 3'b000;
  assign mem_1_A1 = rbm_0_visibleEnergies_CE2 ? rbm_0_visibleEnergies_A2 : 3'b000;
  wire [13:0] fangyuan880;
  assign fangyuan880 = { 4'b0000, mem_0_A0 };
  wire [13:0] fangyuan881;
  assign fangyuan881 = { 4'b0000, mem_0_A1 };
  SRAM2S_128X16 mem_0 (
    .A0(fangyuan880),
    .A1(fangyuan881),
    .CE0(mem_0_CE0),
    .CE1(rbm_0_visibleEnergies_CE3),
    .CLK(CLK),
    .D0(mem_0_D0),
    .D1(16'b0000000000000000),
    .Q0(mem_0_Q0),
    .Q1(\Q1_out[0] ),
    .WE0(mem_0_WE0),
    .WE1(1'b0),
    .WEM0(mem_0_WEM0),
    .WEM1(16'b0000000000000000)
  );
  wire [13:0] fangyuan882;
  assign fangyuan882 = { 4'b0000, mem_0_A0 };
  wire [13:0] fangyuan883;
  assign fangyuan883 = { 4'b0000, mem_1_A1 };
  SRAM2S_128X16 mem_1 (
    .A0(fangyuan882),
    .A1(fangyuan883),
    .CE0(mem_0_CE0),
    .CE1(rbm_0_visibleEnergies_CE2),
    .CLK(CLK),
    .D0(mem_0_D0),
    .D1(16'b0000000000000000),
    .Q0(mem_1_Q0),
    .Q1(\Q1_out[1] ),
    .WE0(mem_0_WE0),
    .WE1(1'b0),
    .WEM0(mem_0_WEM0),
    .WEM1(16'b0000000000000000)
  );
  assign \Q0_out[0] = mem_0_Q0;
  assign \Q0_out[1] = mem_1_Q0;
  assign mem_0_CE1 = rbm_0_visibleEnergies_CE3;
  assign mem_0_Q1 = \Q1_out[0] ;
  assign mem_1_A0 = { 4'b0000, mem_0_A0 };
  assign mem_1_CE0 = mem_0_CE0;
  assign mem_1_CE1 = rbm_0_visibleEnergies_CE2;
  assign mem_1_D0 = mem_0_D0;
  assign mem_1_Q1 = \Q1_out[1] ;
  assign mem_1_WE0 = mem_0_WE0;
  assign mem_1_WEM0 = mem_0_WEM0;
  assign rbm_0_visibleEnergies_Q3 = \Q1_out[0] ;
endmodule
