// Generated by CIRCT 42e53322a
module ripple_carry_adder(	// /tmp/tmp.erkcX3H9GP/22247_Verilog_codes_ripple_behavioural_ripple_adder.cleaned.mlir:2:3
  input  [3:0] A,	// /tmp/tmp.erkcX3H9GP/22247_Verilog_codes_ripple_behavioural_ripple_adder.cleaned.mlir:2:36
               B,	// /tmp/tmp.erkcX3H9GP/22247_Verilog_codes_ripple_behavioural_ripple_adder.cleaned.mlir:2:48
  input        Cin,	// /tmp/tmp.erkcX3H9GP/22247_Verilog_codes_ripple_behavioural_ripple_adder.cleaned.mlir:2:60
  output [3:0] S,	// /tmp/tmp.erkcX3H9GP/22247_Verilog_codes_ripple_behavioural_ripple_adder.cleaned.mlir:2:75
               Cout	// /tmp/tmp.erkcX3H9GP/22247_Verilog_codes_ripple_behavioural_ripple_adder.cleaned.mlir:2:87
);

  wire _GEN = A[0] & B[0] | B[0] & Cin | A[0] & Cin;	// /tmp/tmp.erkcX3H9GP/22247_Verilog_codes_ripple_behavioural_ripple_adder.cleaned.mlir:3:10, :4:10, :6:10, :7:10, :8:10, :9:10
  wire _GEN_0 = A[1] & B[1] | B[1] & _GEN | A[1] & _GEN;	// /tmp/tmp.erkcX3H9GP/22247_Verilog_codes_ripple_behavioural_ripple_adder.cleaned.mlir:9:10, :10:10, :11:10, :13:11, :14:11, :15:11, :16:11
  wire _GEN_1 = A[2] & B[2] | B[2] & _GEN_0 | A[2] & _GEN_0;	// /tmp/tmp.erkcX3H9GP/22247_Verilog_codes_ripple_behavioural_ripple_adder.cleaned.mlir:16:11, :17:11, :18:11, :20:11, :21:11, :22:11, :23:11
  assign S =
    {A[3] ^ B[3] ^ _GEN_1, A[2] ^ B[2] ^ _GEN_0, A[1] ^ B[1] ^ _GEN, A[0] ^ B[0] ^ Cin};	// /tmp/tmp.erkcX3H9GP/22247_Verilog_codes_ripple_behavioural_ripple_adder.cleaned.mlir:3:10, :4:10, :5:10, :9:10, :10:10, :11:10, :12:10, :16:11, :17:11, :18:11, :19:11, :23:11, :24:11, :25:11, :26:11, :31:11, :33:5
  assign Cout = {A[3] & B[3] | B[3] & _GEN_1 | A[3] & _GEN_1, _GEN_1, _GEN_0, _GEN};	// /tmp/tmp.erkcX3H9GP/22247_Verilog_codes_ripple_behavioural_ripple_adder.cleaned.mlir:9:10, :16:11, :23:11, :24:11, :25:11, :27:11, :28:11, :29:11, :30:11, :32:11, :33:5
endmodule

