INFO: [VRFC 10-163] Analyzing VHDL file "/home/benjamin/Repositories/PynqNet/Hardware/PmodNic2/PmodNic2.srcs/sim_1/new/CLK_TB.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'CLK_TB'
