/opt/intelFPGA/18.0/modelsim_ase/bin/vlib /home/feilong/Storages/fpga/000_vivado_sim_linux32/g709_fec_v2_3_3
/opt/intelFPGA/18.0/modelsim_ase/bin/vmap g709_fec_v2_3_3 /home/feilong/Storages/fpga/000_vivado_sim_linux32/g709_fec_v2_3_3
/opt/intelFPGA/18.0/modelsim_ase/bin/vcom  -32 -93 -work g709_fec_v2_3_3 -f /home/feilong/Storages/fpga/000_vivado_sim_linux32/g709_fec_v2_3_3/.cxl.vhdl.g709_fec_v2_3_3.g709_fec_v2_3_3.lin64.cmf
