Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Thu Jul 18 17:02:21 2019
| Host         : DESKTOP-IRIBVUK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.395        0.000                      0                   31        0.255        0.000                      0                   31        3.500        0.000                       0                    32  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)                     Period(ns)      Frequency(MHz)
-----        ------------                     ----------      --------------
sys_clk_pin  {0.000 4.000}                    8.000           125.000         
  clk_div    {0.000 500000000.000}            1000000000.000  0.000           


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                WNS(ns)         TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints         WHS(ns)         THS(ns)  THS Failing Endpoints  THS Total Endpoints        WPWS(ns)        TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                -------         -------  ---------------------  -------------------         -------         -------  ---------------------  -------------------        --------        --------  ----------------------  --------------------  
sys_clk_pin            4.395           0.000                      0                   27           0.255           0.000                      0                   27           3.500           0.000                       0                    28  
  clk_div     1000000000.000           0.000                      0                    4           0.266           0.000                      0                    4   500000000.000           0.000                       0                     4  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.395ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.395ns  (required time - arrival time)
  Source:                 div_0/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.573ns  (logic 2.057ns (57.573%)  route 1.516ns (42.426%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.058     6.132    div_0/clk
    SLICE_X112Y102       FDCE                                         r  div_0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDCE (Prop_fdce_C_Q)         0.518     6.650 r  div_0/cnt_reg[10]/Q
                         net (fo=4, routed)           0.701     7.351    div_0/cnt[10]
    SLICE_X110Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.025 r  div_0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.025    div_0/cnt0_carry__1_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.139 r  div_0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.139    div_0/cnt0_carry__2_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.253 r  div_0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.253    div_0/cnt0_carry__3_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.587 r  div_0/cnt0_carry__4/O[1]
                         net (fo=1, routed)           0.814     9.401    div_0/data0[22]
    SLICE_X111Y104       LUT6 (Prop_lut6_I0_O)        0.303     9.704 r  div_0/cnt[22]_i_1/O
                         net (fo=1, routed)           0.000     9.704    div_0/cnt_0[22]
    SLICE_X111Y104       FDCE                                         r  div_0/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.860    13.625    div_0/clk
    SLICE_X111Y104       FDCE                                         r  div_0/cnt_reg[22]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X111Y104       FDCE (Setup_fdce_C_D)        0.029    14.099    div_0/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                         14.099    
                         arrival time                          -9.704    
  -------------------------------------------------------------------
                         slack                                  4.395    

Slack (MET) :             4.564ns  (required time - arrival time)
  Source:                 div_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.890ns (26.486%)  route 2.470ns (73.514%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.058     6.132    div_0/clk
    SLICE_X112Y101       FDCE                                         r  div_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.518     6.650 f  div_0/cnt_reg[5]/Q
                         net (fo=3, routed)           1.123     7.772    div_0/cnt[5]
    SLICE_X109Y102       LUT4 (Prop_lut4_I0_O)        0.124     7.896 r  div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.263     8.159    div_0/cnt[25]_i_7_n_0
    SLICE_X109Y102       LUT5 (Prop_lut5_I4_O)        0.124     8.283 r  div_0/cnt[25]_i_4/O
                         net (fo=26, routed)          1.085     9.368    div_0/cnt[25]_i_4_n_0
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.124     9.492 r  div_0/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     9.492    div_0/cnt_0[18]
    SLICE_X109Y104       FDCE                                         r  div_0/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.857    13.622    div_0/clk
    SLICE_X109Y104       FDCE                                         r  div_0/cnt_reg[18]/C
                         clock pessimism              0.441    14.063    
                         clock uncertainty           -0.035    14.027    
    SLICE_X109Y104       FDCE (Setup_fdce_C_D)        0.029    14.056    div_0/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         14.056    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  4.564    

Slack (MET) :             4.566ns  (required time - arrival time)
  Source:                 div_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.360ns  (logic 0.890ns (26.486%)  route 2.470ns (73.514%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.058     6.132    div_0/clk
    SLICE_X112Y101       FDCE                                         r  div_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.518     6.650 f  div_0/cnt_reg[5]/Q
                         net (fo=3, routed)           1.123     7.772    div_0/cnt[5]
    SLICE_X109Y102       LUT4 (Prop_lut4_I0_O)        0.124     7.896 r  div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.263     8.159    div_0/cnt[25]_i_7_n_0
    SLICE_X109Y102       LUT5 (Prop_lut5_I4_O)        0.124     8.283 r  div_0/cnt[25]_i_4/O
                         net (fo=26, routed)          1.085     9.368    div_0/cnt[25]_i_4_n_0
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.124     9.492 r  div_0/cnt[21]_i_1/O
                         net (fo=1, routed)           0.000     9.492    div_0/cnt_0[21]
    SLICE_X109Y104       FDCE                                         r  div_0/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.857    13.622    div_0/clk
    SLICE_X109Y104       FDCE                                         r  div_0/cnt_reg[21]/C
                         clock pessimism              0.441    14.063    
                         clock uncertainty           -0.035    14.027    
    SLICE_X109Y104       FDCE (Setup_fdce_C_D)        0.031    14.058    div_0/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.058    
                         arrival time                          -9.492    
  -------------------------------------------------------------------
                         slack                                  4.566    

Slack (MET) :             4.567ns  (required time - arrival time)
  Source:                 div_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.359ns  (logic 0.890ns (26.494%)  route 2.469ns (73.506%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.622ns = ( 13.622 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.441ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.058     6.132    div_0/clk
    SLICE_X112Y101       FDCE                                         r  div_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.518     6.650 f  div_0/cnt_reg[5]/Q
                         net (fo=3, routed)           1.123     7.772    div_0/cnt[5]
    SLICE_X109Y102       LUT4 (Prop_lut4_I0_O)        0.124     7.896 r  div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.263     8.159    div_0/cnt[25]_i_7_n_0
    SLICE_X109Y102       LUT5 (Prop_lut5_I4_O)        0.124     8.283 r  div_0/cnt[25]_i_4/O
                         net (fo=26, routed)          1.084     9.367    div_0/cnt[25]_i_4_n_0
    SLICE_X109Y104       LUT6 (Prop_lut6_I5_O)        0.124     9.491 r  div_0/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     9.491    div_0/cnt_0[20]
    SLICE_X109Y104       FDCE                                         r  div_0/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.857    13.622    div_0/clk
    SLICE_X109Y104       FDCE                                         r  div_0/cnt_reg[20]/C
                         clock pessimism              0.441    14.063    
                         clock uncertainty           -0.035    14.027    
    SLICE_X109Y104       FDCE (Setup_fdce_C_D)        0.031    14.058    div_0/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         14.058    
                         arrival time                          -9.491    
  -------------------------------------------------------------------
                         slack                                  4.567    

Slack (MET) :             4.615ns  (required time - arrival time)
  Source:                 div_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.356ns  (logic 0.890ns (26.519%)  route 2.466ns (73.481%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.058     6.132    div_0/clk
    SLICE_X112Y101       FDCE                                         r  div_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.518     6.650 f  div_0/cnt_reg[5]/Q
                         net (fo=3, routed)           1.123     7.772    div_0/cnt[5]
    SLICE_X109Y102       LUT4 (Prop_lut4_I0_O)        0.124     7.896 r  div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.263     8.159    div_0/cnt[25]_i_7_n_0
    SLICE_X109Y102       LUT5 (Prop_lut5_I4_O)        0.124     8.283 r  div_0/cnt[25]_i_4/O
                         net (fo=26, routed)          1.080     9.364    div_0/cnt[25]_i_4_n_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I5_O)        0.124     9.488 r  div_0/cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     9.488    div_0/cnt_0[25]
    SLICE_X111Y104       FDCE                                         r  div_0/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.860    13.625    div_0/clk
    SLICE_X111Y104       FDCE                                         r  div_0/cnt_reg[25]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X111Y104       FDCE (Setup_fdce_C_D)        0.032    14.102    div_0/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.102    
                         arrival time                          -9.488    
  -------------------------------------------------------------------
                         slack                                  4.615    

Slack (MET) :             4.619ns  (required time - arrival time)
  Source:                 div_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.351ns  (logic 0.890ns (26.558%)  route 2.461ns (73.442%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.058     6.132    div_0/clk
    SLICE_X112Y101       FDCE                                         r  div_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.518     6.650 f  div_0/cnt_reg[5]/Q
                         net (fo=3, routed)           1.123     7.772    div_0/cnt[5]
    SLICE_X109Y102       LUT4 (Prop_lut4_I0_O)        0.124     7.896 r  div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.263     8.159    div_0/cnt[25]_i_7_n_0
    SLICE_X109Y102       LUT5 (Prop_lut5_I4_O)        0.124     8.283 r  div_0/cnt[25]_i_4/O
                         net (fo=26, routed)          1.075     9.359    div_0/cnt[25]_i_4_n_0
    SLICE_X111Y104       LUT6 (Prop_lut6_I5_O)        0.124     9.483 r  div_0/cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     9.483    div_0/cnt_0[24]
    SLICE_X111Y104       FDCE                                         r  div_0/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.860    13.625    div_0/clk
    SLICE_X111Y104       FDCE                                         r  div_0/cnt_reg[24]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X111Y104       FDCE (Setup_fdce_C_D)        0.031    14.101    div_0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -9.483    
  -------------------------------------------------------------------
                         slack                                  4.619    

Slack (MET) :             4.631ns  (required time - arrival time)
  Source:                 div_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.387ns  (logic 0.890ns (26.273%)  route 2.497ns (73.727%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.626ns = ( 13.626 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.058     6.132    div_0/clk
    SLICE_X112Y101       FDCE                                         r  div_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.518     6.650 f  div_0/cnt_reg[5]/Q
                         net (fo=3, routed)           1.123     7.772    div_0/cnt[5]
    SLICE_X109Y102       LUT4 (Prop_lut4_I0_O)        0.124     7.896 r  div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.263     8.159    div_0/cnt[25]_i_7_n_0
    SLICE_X109Y102       LUT5 (Prop_lut5_I4_O)        0.124     8.283 r  div_0/cnt[25]_i_4/O
                         net (fo=26, routed)          1.112     9.395    div_0/cnt[25]_i_4_n_0
    SLICE_X112Y102       LUT6 (Prop_lut6_I5_O)        0.124     9.519 r  div_0/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     9.519    div_0/cnt_0[9]
    SLICE_X112Y102       FDCE                                         r  div_0/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.861    13.626    div_0/clk
    SLICE_X112Y102       FDCE                                         r  div_0/cnt_reg[9]/C
                         clock pessimism              0.481    14.107    
                         clock uncertainty           -0.035    14.071    
    SLICE_X112Y102       FDCE (Setup_fdce_C_D)        0.079    14.150    div_0/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         14.150    
                         arrival time                          -9.519    
  -------------------------------------------------------------------
                         slack                                  4.631    

Slack (MET) :             4.665ns  (required time - arrival time)
  Source:                 div_0/cnt_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.305ns  (logic 1.961ns (59.336%)  route 1.344ns (40.664%))
  Logic Levels:           5  (CARRY4=4 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.058     6.132    div_0/clk
    SLICE_X112Y102       FDCE                                         r  div_0/cnt_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y102       FDCE (Prop_fdce_C_Q)         0.518     6.650 r  div_0/cnt_reg[10]/Q
                         net (fo=4, routed)           0.701     7.351    div_0/cnt[10]
    SLICE_X110Y102       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.674     8.025 r  div_0/cnt0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     8.025    div_0/cnt0_carry__1_n_0
    SLICE_X110Y103       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.139 r  div_0/cnt0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.139    div_0/cnt0_carry__2_n_0
    SLICE_X110Y104       CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.253 r  div_0/cnt0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.253    div_0/cnt0_carry__3_n_0
    SLICE_X110Y105       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.492 r  div_0/cnt0_carry__4/O[2]
                         net (fo=1, routed)           0.643     9.135    div_0/data0[23]
    SLICE_X111Y104       LUT6 (Prop_lut6_I0_O)        0.302     9.437 r  div_0/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     9.437    div_0/cnt_0[23]
    SLICE_X111Y104       FDCE                                         r  div_0/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.860    13.625    div_0/clk
    SLICE_X111Y104       FDCE                                         r  div_0/cnt_reg[23]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X111Y104       FDCE (Setup_fdce_C_D)        0.031    14.101    div_0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.101    
                         arrival time                          -9.437    
  -------------------------------------------------------------------
                         slack                                  4.665    

Slack (MET) :             4.687ns  (required time - arrival time)
  Source:                 div_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.333ns  (logic 0.890ns (26.704%)  route 2.443ns (73.296%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.058     6.132    div_0/clk
    SLICE_X112Y101       FDCE                                         r  div_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.518     6.650 f  div_0/cnt_reg[5]/Q
                         net (fo=3, routed)           1.123     7.772    div_0/cnt[5]
    SLICE_X109Y102       LUT4 (Prop_lut4_I0_O)        0.124     7.896 r  div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.263     8.159    div_0/cnt[25]_i_7_n_0
    SLICE_X109Y102       LUT5 (Prop_lut5_I4_O)        0.124     8.283 r  div_0/cnt[25]_i_4/O
                         net (fo=26, routed)          1.057     9.341    div_0/cnt[25]_i_4_n_0
    SLICE_X112Y103       LUT6 (Prop_lut6_I5_O)        0.124     9.465 r  div_0/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     9.465    div_0/cnt_0[15]
    SLICE_X112Y103       FDCE                                         r  div_0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.860    13.625    div_0/clk
    SLICE_X112Y103       FDCE                                         r  div_0/cnt_reg[15]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X112Y103       FDCE (Setup_fdce_C_D)        0.081    14.151    div_0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         14.151    
                         arrival time                          -9.465    
  -------------------------------------------------------------------
                         slack                                  4.687    

Slack (MET) :             4.699ns  (required time - arrival time)
  Source:                 div_0/cnt_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.318ns  (logic 0.890ns (26.821%)  route 2.428ns (73.179%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.625ns = ( 13.625 - 8.000 ) 
    Source Clock Delay      (SCD):    6.132ns
    Clock Pessimism Removal (CPR):    0.481ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.058     6.132    div_0/clk
    SLICE_X112Y101       FDCE                                         r  div_0/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y101       FDCE (Prop_fdce_C_Q)         0.518     6.650 f  div_0/cnt_reg[5]/Q
                         net (fo=3, routed)           1.123     7.772    div_0/cnt[5]
    SLICE_X109Y102       LUT4 (Prop_lut4_I0_O)        0.124     7.896 r  div_0/cnt[25]_i_7/O
                         net (fo=1, routed)           0.263     8.159    div_0/cnt[25]_i_7_n_0
    SLICE_X109Y102       LUT5 (Prop_lut5_I4_O)        0.124     8.283 r  div_0/cnt[25]_i_4/O
                         net (fo=26, routed)          1.043     9.326    div_0/cnt[25]_i_4_n_0
    SLICE_X112Y103       LUT6 (Prop_lut6_I5_O)        0.124     9.450 r  div_0/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     9.450    div_0/cnt_0[16]
    SLICE_X112Y103       FDCE                                         r  div_0/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293    11.673    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.764 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.860    13.625    div_0/clk
    SLICE_X112Y103       FDCE                                         r  div_0/cnt_reg[16]/C
                         clock pessimism              0.481    14.106    
                         clock uncertainty           -0.035    14.070    
    SLICE_X112Y103       FDCE (Setup_fdce_C_D)        0.079    14.149    div_0/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         14.149    
                         arrival time                          -9.450    
  -------------------------------------------------------------------
                         slack                                  4.699    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 div_0/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/clk_div_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.326%)  route 0.176ns (48.674%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    div_0/clk
    SLICE_X111Y104       FDCE                                         r  div_0/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  div_0/cnt_reg[24]/Q
                         net (fo=28, routed)          0.176     2.122    div_0/cnt[24]
    SLICE_X111Y103       LUT5 (Prop_lut5_I4_O)        0.045     2.167 r  div_0/clk_div_i_1/O
                         net (fo=1, routed)           0.000     2.167    div_0/p_0_in
    SLICE_X111Y103       FDCE                                         r  div_0/clk_div_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.336    div_0/clk
    SLICE_X111Y103       FDCE                                         r  div_0/clk_div_reg/C
                         clock pessimism             -0.516     1.821    
    SLICE_X111Y103       FDCE (Hold_fdce_C_D)         0.091     1.912    div_0/clk_div_reg
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           2.167    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 div_0/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.496%)  route 0.206ns (52.504%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    div_0/clk
    SLICE_X111Y104       FDCE                                         r  div_0/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.141     1.946 f  div_0/cnt_reg[25]/Q
                         net (fo=28, routed)          0.206     2.151    div_0/cnt[25]
    SLICE_X111Y104       LUT6 (Prop_lut6_I3_O)        0.045     2.196 r  div_0/cnt[25]_i_1/O
                         net (fo=1, routed)           0.000     2.196    div_0/cnt_0[25]
    SLICE_X111Y104       FDCE                                         r  div_0/cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.336    div_0/clk
    SLICE_X111Y104       FDCE                                         r  div_0/cnt_reg[25]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X111Y104       FDCE (Hold_fdce_C_D)         0.092     1.897    div_0/cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.196    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 div_0/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.186ns (42.464%)  route 0.252ns (57.536%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.337ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    div_0/clk
    SLICE_X111Y104       FDCE                                         r  div_0/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.141     1.946 f  div_0/cnt_reg[24]/Q
                         net (fo=28, routed)          0.252     2.198    div_0/cnt[24]
    SLICE_X112Y102       LUT6 (Prop_lut6_I4_O)        0.045     2.243 r  div_0/cnt[12]_i_1/O
                         net (fo=1, routed)           0.000     2.243    div_0/cnt_0[12]
    SLICE_X112Y102       FDCE                                         r  div_0/cnt_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.995     2.337    div_0/clk
    SLICE_X112Y102       FDCE                                         r  div_0/cnt_reg[12]/C
                         clock pessimism             -0.516     1.822    
    SLICE_X112Y102       FDCE (Hold_fdce_C_D)         0.121     1.943    div_0/cnt_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.943    
                         arrival time                           2.243    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 div_0/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.186ns (47.375%)  route 0.207ns (52.625%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    div_0/clk
    SLICE_X111Y104       FDCE                                         r  div_0/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.141     1.946 f  div_0/cnt_reg[25]/Q
                         net (fo=28, routed)          0.207     2.152    div_0/cnt[25]
    SLICE_X111Y104       LUT6 (Prop_lut6_I3_O)        0.045     2.197 r  div_0/cnt[24]_i_1/O
                         net (fo=1, routed)           0.000     2.197    div_0/cnt_0[24]
    SLICE_X111Y104       FDCE                                         r  div_0/cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.336    div_0/clk
    SLICE_X111Y104       FDCE                                         r  div_0/cnt_reg[24]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X111Y104       FDCE (Hold_fdce_C_D)         0.092     1.897    div_0/cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.197    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 div_0/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.400%)  route 0.243ns (56.600%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    div_0/clk
    SLICE_X111Y104       FDCE                                         r  div_0/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.141     1.946 f  div_0/cnt_reg[25]/Q
                         net (fo=28, routed)          0.243     2.188    div_0/cnt[25]
    SLICE_X111Y103       LUT6 (Prop_lut6_I3_O)        0.045     2.233 r  div_0/cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     2.233    div_0/cnt_0[17]
    SLICE_X111Y103       FDCE                                         r  div_0/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.336    div_0/clk
    SLICE_X111Y103       FDCE                                         r  div_0/cnt_reg[17]/C
                         clock pessimism             -0.516     1.821    
    SLICE_X111Y103       FDCE (Hold_fdce_C_D)         0.092     1.913    div_0/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.233    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.321ns  (arrival time - required time)
  Source:                 div_0/cnt_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.209ns (47.260%)  route 0.233ns (52.740%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.334ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.530ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    div_0/clk
    SLICE_X108Y102       FDCE                                         r  div_0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X108Y102       FDCE (Prop_fdce_C_Q)         0.164     1.969 f  div_0/cnt_reg[0]/Q
                         net (fo=3, routed)           0.233     2.202    div_0/cnt[0]
    SLICE_X108Y102       LUT6 (Prop_lut6_I5_O)        0.045     2.247 r  div_0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     2.247    div_0/cnt[0]_i_1_n_0
    SLICE_X108Y102       FDCE                                         r  div_0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.992     2.334    div_0/clk
    SLICE_X108Y102       FDCE                                         r  div_0/cnt_reg[0]/C
                         clock pessimism             -0.530     1.805    
    SLICE_X108Y102       FDCE (Hold_fdce_C_D)         0.121     1.926    div_0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.926    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.321    

Slack (MET) :             0.329ns  (arrival time - required time)
  Source:                 div_0/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.186ns (39.967%)  route 0.279ns (60.033%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    div_0/clk
    SLICE_X111Y104       FDCE                                         r  div_0/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.141     1.946 f  div_0/cnt_reg[25]/Q
                         net (fo=28, routed)          0.279     2.225    div_0/cnt[25]
    SLICE_X112Y103       LUT6 (Prop_lut6_I3_O)        0.045     2.270 r  div_0/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     2.270    div_0/cnt_0[14]
    SLICE_X112Y103       FDCE                                         r  div_0/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.336    div_0/clk
    SLICE_X112Y103       FDCE                                         r  div_0/cnt_reg[14]/C
                         clock pessimism             -0.516     1.821    
    SLICE_X112Y103       FDCE (Hold_fdce_C_D)         0.120     1.941    div_0/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.941    
                         arrival time                           2.270    
  -------------------------------------------------------------------
                         slack                                  0.329    

Slack (MET) :             0.332ns  (arrival time - required time)
  Source:                 div_0/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.186ns (39.626%)  route 0.283ns (60.374%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    div_0/clk
    SLICE_X111Y104       FDCE                                         r  div_0/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.141     1.946 f  div_0/cnt_reg[25]/Q
                         net (fo=28, routed)          0.283     2.229    div_0/cnt[25]
    SLICE_X112Y103       LUT6 (Prop_lut6_I3_O)        0.045     2.274 r  div_0/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     2.274    div_0/cnt_0[15]
    SLICE_X112Y103       FDCE                                         r  div_0/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.336    div_0/clk
    SLICE_X112Y103       FDCE                                         r  div_0/cnt_reg[15]/C
                         clock pessimism             -0.516     1.821    
    SLICE_X112Y103       FDCE (Hold_fdce_C_D)         0.121     1.942    div_0/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           2.274    
  -------------------------------------------------------------------
                         slack                                  0.332    

Slack (MET) :             0.340ns  (arrival time - required time)
  Source:                 div_0/cnt_reg[24]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.448ns  (logic 0.186ns (41.482%)  route 0.262ns (58.518%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    div_0/clk
    SLICE_X111Y104       FDCE                                         r  div_0/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.141     1.946 f  div_0/cnt_reg[24]/Q
                         net (fo=28, routed)          0.262     2.208    div_0/cnt[24]
    SLICE_X111Y103       LUT6 (Prop_lut6_I4_O)        0.045     2.253 r  div_0/cnt[19]_i_1/O
                         net (fo=1, routed)           0.000     2.253    div_0/cnt_0[19]
    SLICE_X111Y103       FDCE                                         r  div_0/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.336    div_0/clk
    SLICE_X111Y103       FDCE                                         r  div_0/cnt_reg[19]/C
                         clock pessimism             -0.516     1.821    
    SLICE_X111Y103       FDCE (Hold_fdce_C_D)         0.092     1.913    div_0/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.913    
                         arrival time                           2.253    
  -------------------------------------------------------------------
                         slack                                  0.340    

Slack (MET) :             0.351ns  (arrival time - required time)
  Source:                 div_0/cnt_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            div_0/cnt_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.186ns (42.023%)  route 0.257ns (57.977%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.336ns
    Source Clock Delay      (SCD):    1.805ns
    Clock Pessimism Removal (CPR):    0.532ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    div_0/clk
    SLICE_X111Y104       FDCE                                         r  div_0/cnt_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X111Y104       FDCE (Prop_fdce_C_Q)         0.141     1.946 f  div_0/cnt_reg[25]/Q
                         net (fo=28, routed)          0.257     2.202    div_0/cnt[25]
    SLICE_X111Y104       LUT6 (Prop_lut6_I3_O)        0.045     2.247 r  div_0/cnt[23]_i_1/O
                         net (fo=1, routed)           0.000     2.247    div_0/cnt_0[23]
    SLICE_X111Y104       FDCE                                         r  div_0/cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.336    div_0/clk
    SLICE_X111Y104       FDCE                                         r  div_0/cnt_reg[23]/C
                         clock pessimism             -0.532     1.805    
    SLICE_X111Y104       FDCE (Hold_fdce_C_D)         0.092     1.897    div_0/cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.247    
  -------------------------------------------------------------------
                         slack                                  0.351    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y103  div_0/clk_div_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X108Y102  div_0/cnt_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y102  div_0/cnt_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X108Y102  div_0/cnt_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y102  div_0/cnt_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X111Y103  div_0/cnt_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y103  div_0/cnt_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y103  div_0/cnt_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X112Y103  div_0/cnt_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y102  div_0/cnt_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y102  div_0/cnt_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y104  div_0/cnt_reg[18]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y104  div_0/cnt_reg[20]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y104  div_0/cnt_reg[21]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X109Y101  div_0/cnt_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y103  div_0/clk_div_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y103  div_0/clk_div_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y102  div_0/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y102  div_0/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y103  div_0/clk_div_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y103  div_0/clk_div_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y102  div_0/cnt_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y102  div_0/cnt_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y102  div_0/cnt_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X108Y102  div_0/cnt_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y102  div_0/cnt_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X112Y102  div_0/cnt_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y103  div_0/cnt_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X111Y103  div_0/cnt_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_div
  To Clock:  clk_div

Setup :            0  Failing Endpoints,  Worst Slack 1000000000.000ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.266ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack 500000000.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 led_0/led_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led_0/led_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.315ns  (logic 0.642ns (48.829%)  route 0.673ns (51.171%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.634ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.341ns
    Clock Pessimism Removal (CPR):    0.707ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.057     6.131    div_0/clk
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.456     6.587 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.755     7.341    led_0/CLK
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.518     7.859 f  led_0/led_reg[3]/Q
                         net (fo=4, routed)           0.673     8.532    led_0/Q[3]
    SLICE_X112Y105       LUT6 (Prop_lut6_I4_O)        0.124     8.656 r  led_0/led[0]_i_1/O
                         net (fo=1, routed)           0.000     8.656    led_0/led[0]_i_1_n_0
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.860 1000000000.000    div_0/clk
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.643 1000000000.000    led_0/CLK
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[0]/C
                         clock pessimism              0.707 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X112Y105       FDCE (Setup_fdce_C_D)        0.079 1000000000.000    led_0/led_reg[0]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -8.656    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 led_0/led_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led_0/led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.467ns  (logic 0.642ns (43.761%)  route 0.825ns (56.239%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.634ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.341ns
    Clock Pessimism Removal (CPR):    0.707ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.057     6.131    div_0/clk
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.456     6.587 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.755     7.341    led_0/CLK
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.518     7.859 r  led_0/led_reg[2]/Q
                         net (fo=4, routed)           0.825     8.684    led_0/Q[2]
    SLICE_X112Y105       LUT4 (Prop_lut4_I1_O)        0.124     8.808 r  led_0/led[1]_i_1/O
                         net (fo=1, routed)           0.000     8.808    led_0/led[1]_i_1_n_0
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.860 1000000000.000    div_0/clk
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.643 1000000000.000    led_0/CLK
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[1]/C
                         clock pessimism              0.707 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X112Y105       FDCE (Setup_fdce_C_D)        0.079 1000000000.000    led_0/led_reg[1]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 led_0/led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led_0/led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.340ns  (logic 0.642ns (47.922%)  route 0.698ns (52.078%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.634ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.341ns
    Clock Pessimism Removal (CPR):    0.707ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.057     6.131    div_0/clk
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.456     6.587 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.755     7.341    led_0/CLK
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.518     7.859 r  led_0/led_reg[1]/Q
                         net (fo=4, routed)           0.698     8.557    led_0/Q[1]
    SLICE_X112Y105       LUT4 (Prop_lut4_I2_O)        0.124     8.681 r  led_0/led[2]_i_1/O
                         net (fo=1, routed)           0.000     8.681    led_0/led[2]_i_1_n_0
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.860 1000000000.000    div_0/clk
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.643 1000000000.000    led_0/CLK
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[2]/C
                         clock pessimism              0.707 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X112Y105       FDCE (Setup_fdce_C_D)        0.077 1000000000.000    led_0/led_reg[2]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -8.681    
  -------------------------------------------------------------------
                         slack                              1000000000.000    

Slack (MET) :             1000000000.000ns  (required time - arrival time)
  Source:                 led_0/led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led_0/led_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            1000000000.000ns  (clk_div rise@1000000000.000ns - clk_div rise@0.000ns)
  Data Path Delay:        1.539ns  (logic 0.642ns (41.723%)  route 0.897ns (58.277%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    6.634ns = ( 1000000000.000 - 1000000000.000 ) 
    Source Clock Delay      (SCD):    7.341ns
    Clock Pessimism Removal (CPR):    0.707ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.522     3.973    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     4.074 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          2.057     6.131    div_0/clk
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.456     6.587 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.755     7.341    led_0/CLK
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.518     7.859 f  led_0/led_reg[0]/Q
                         net (fo=4, routed)           0.897     8.756    led_0/Q[0]
    SLICE_X112Y105       LUT6 (Prop_lut6_I3_O)        0.124     8.880 r  led_0/led[3]_i_1/O
                         net (fo=1, routed)           0.000     8.880    led_0/led[3]_i_1_n_0
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)1000000000.000 1000000000.000 r  
    H16                                               0.000 1000000000.000 r  clk (IN)
                         net (fo=0)                   0.000 1000000000.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380 1000000000.000 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.293 1000000000.000    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091 1000000000.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          1.860 1000000000.000    div_0/clk
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.367 1000000000.000 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.643 1000000000.000    led_0/CLK
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[3]/C
                         clock pessimism              0.707 1000000000.000    
                         clock uncertainty           -0.035 1000000000.000    
    SLICE_X112Y105       FDCE (Setup_fdce_C_D)        0.081 1000000000.000    led_0/led_reg[3]
  -------------------------------------------------------------------
                         required time                      1000000000.000    
                         arrival time                          -8.880    
  -------------------------------------------------------------------
                         slack                              1000000000.000    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 led_0/led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led_0/led_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (54.046%)  route 0.178ns (45.954%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.858ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    div_0/clk
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.296     2.241    led_0/CLK
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.164     2.405 r  led_0/led_reg[0]/Q
                         net (fo=4, routed)           0.178     2.583    led_0/Q[0]
    SLICE_X112Y105       LUT4 (Prop_lut4_I2_O)        0.045     2.628 r  led_0/led[1]_i_1/O
                         net (fo=1, routed)           0.000     2.628    led_0/led[1]_i_1_n_0
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.336    div_0/clk
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.175     2.511 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.347     2.858    led_0/CLK
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[1]/C
                         clock pessimism             -0.617     2.241    
    SLICE_X112Y105       FDCE (Hold_fdce_C_D)         0.121     2.362    led_0/led_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.362    
                         arrival time                           2.628    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 led_0/led_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led_0/led_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.209ns (52.817%)  route 0.187ns (47.183%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.858ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    div_0/clk
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.296     2.241    led_0/CLK
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.164     2.405 f  led_0/led_reg[0]/Q
                         net (fo=4, routed)           0.187     2.592    led_0/Q[0]
    SLICE_X112Y105       LUT6 (Prop_lut6_I2_O)        0.045     2.637 r  led_0/led[0]_i_1/O
                         net (fo=1, routed)           0.000     2.637    led_0/led[0]_i_1_n_0
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.336    div_0/clk
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.175     2.511 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.347     2.858    led_0/CLK
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[0]/C
                         clock pessimism             -0.617     2.241    
    SLICE_X112Y105       FDCE (Hold_fdce_C_D)         0.121     2.362    led_0/led_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.362    
                         arrival time                           2.637    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.342ns  (arrival time - required time)
  Source:                 led_0/led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led_0/led_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.172%)  route 0.254ns (54.828%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.858ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    div_0/clk
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.296     2.241    led_0/CLK
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.164     2.405 f  led_0/led_reg[1]/Q
                         net (fo=4, routed)           0.254     2.659    led_0/Q[1]
    SLICE_X112Y105       LUT6 (Prop_lut6_I4_O)        0.045     2.704 r  led_0/led[3]_i_1/O
                         net (fo=1, routed)           0.000     2.704    led_0/led[3]_i_1_n_0
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.336    div_0/clk
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.175     2.511 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.347     2.858    led_0/CLK
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[3]/C
                         clock pessimism             -0.617     2.241    
    SLICE_X112Y105       FDCE (Hold_fdce_C_D)         0.121     2.362    led_0/led_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.362    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 led_0/led_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Destination:            led_0/led_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_div  {rise@0.000ns fall@500000000.000ns period=1000000000.000ns})
  Path Group:             clk_div
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div rise@0.000ns - clk_div rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.209ns (45.172%)  route 0.254ns (54.828%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.858ns
    Source Clock Delay      (SCD):    2.241ns
    Clock Pessimism Removal (CPR):    0.617ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.842     1.060    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     1.086 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.718     1.805    div_0/clk
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.141     1.946 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.296     2.241    led_0/CLK
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y105       FDCE (Prop_fdce_C_Q)         0.164     2.405 r  led_0/led_reg[1]/Q
                         net (fo=4, routed)           0.254     2.659    led_0/Q[1]
    SLICE_X112Y105       LUT4 (Prop_lut4_I2_O)        0.045     2.704 r  led_0/led[2]_i_1/O
                         net (fo=1, routed)           0.000     2.704    led_0/led[2]_i_1_n_0
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div rise edge)    0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.907     1.313    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.342 r  clk_IBUF_BUFG_inst/O
                         net (fo=27, routed)          0.994     2.336    div_0/clk
    SLICE_X111Y103       FDCE (Prop_fdce_C_Q)         0.175     2.511 r  div_0/clk_div_reg/Q
                         net (fo=4, routed)           0.347     2.858    led_0/CLK
    SLICE_X112Y105       FDCE                                         r  led_0/led_reg[2]/C
                         clock pessimism             -0.617     2.241    
    SLICE_X112Y105       FDCE (Hold_fdce_C_D)         0.120     2.361    led_0/led_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.361    
                         arrival time                           2.704    
  -------------------------------------------------------------------
                         slack                                  0.343    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div
Waveform(ns):       { 0.000 500000000.000 }
Period(ns):         1000000000.000
Sources:            { div_0/clk_div_reg/Q }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)      Slack(ns)       Location        Pin
Min Period        n/a     FDCE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X112Y105  led_0/led_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X112Y105  led_0/led_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X112Y105  led_0/led_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         1000000000.000  1000000000.000  SLICE_X112Y105  led_0/led_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  led_0/led_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  led_0/led_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  led_0/led_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  led_0/led_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  led_0/led_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  led_0/led_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  led_0/led_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  led_0/led_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  led_0/led_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  led_0/led_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  led_0/led_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  led_0/led_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  led_0/led_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  led_0/led_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  led_0/led_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         500000000.000   500000000.000   SLICE_X112Y105  led_0/led_reg[3]/C



