# 4-bit ALU (Arithmetic Logic Unit) in Verilog

This project simulates a 4-bit ALU using Verilog and GTKWave on Windows.

## âœ… Features

- Inputs: `A`, `B` (4-bit), `opcode` (3-bit)
- Outputs: `result` (4-bit), `zero` flag
- Supported operations:
  - 000: A + B
  - 001: A - B
  - 010: A & B
  - 011: A | B
  - 100: A ^ B
  - 101: ~A (NOT)
  - 110: A < B (less than)
  - 111: A == B (equal)

## ðŸ›  Tools Used

- Icarus Verilog
- GTKWave
- Windows batch script

## ðŸ“‚ Project Structure

