0.7
2020.2
Oct 13 2023
20:47:58
A:/Masters_VT/Lab/Hicks/Fast_adder_4/Fast_adder_4.sim/sim_1/impl/timing/xsim/top_tb_time_impl.v,1721716928,verilog,,A:/Masters_VT/Lab/Hicks/Fast_adder_4/Fast_adder_4.srcs/sim_1/new/top_tb.v,,CFGLUT5_HD100;CFGLUT5_HD101;CFGLUT5_HD102;CFGLUT5_HD103;CFGLUT5_HD104;CFGLUT5_HD105;CFGLUT5_HD106;CFGLUT5_HD107;CFGLUT5_HD108;CFGLUT5_HD109;CFGLUT5_HD110;CFGLUT5_HD111;CFGLUT5_HD112;CFGLUT5_HD113;CFGLUT5_HD114;CFGLUT5_HD115;CFGLUT5_HD61;CFGLUT5_HD62;CFGLUT5_HD63;CFGLUT5_HD64;CFGLUT5_HD65;CFGLUT5_HD66;CFGLUT5_HD67;CFGLUT5_HD68;CFGLUT5_HD69;CFGLUT5_HD70;CFGLUT5_HD71;CFGLUT5_HD72;CFGLUT5_HD73;CFGLUT5_HD74;CFGLUT5_HD75;CFGLUT5_HD76;CFGLUT5_HD77;CFGLUT5_HD78;CFGLUT5_HD79;CFGLUT5_HD80;CFGLUT5_HD81;CFGLUT5_HD82;CFGLUT5_HD83;CFGLUT5_HD84;CFGLUT5_HD85;CFGLUT5_HD86;CFGLUT5_HD87;CFGLUT5_HD88;CFGLUT5_HD89;CFGLUT5_HD90;CFGLUT5_HD91;CFGLUT5_HD92;CFGLUT5_HD93;CFGLUT5_HD94;CFGLUT5_HD95;CFGLUT5_HD96;CFGLUT5_HD97;CFGLUT5_HD98;CFGLUT5_HD99;CFGLUT5_UNIQ_BASE_;RAM32M_HD116;RAM32M_HD117;RAM32M_HD118;RAM32M_HD119;RAM32M_HD120;RAM32M_UNIQ_BASE_;clk_x_pntrs;clk_x_pntrs_7;clocks;dbg_hub;debouncer;debouncer__1;dmem;dmem_13;fifo_generator_ramfifo;fifo_generator_ramfifo__parameterized0;fifo_generator_top;fifo_generator_top__parameterized0;fifo_generator_v13_1_5;fifo_generator_v13_1_5__parameterized0;fifo_generator_v13_1_5_synth;fifo_generator_v13_1_5_synth__parameterized0;glbl;ila_0;ila_0_blk_mem_gen_v8_4_7;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_generic_cstr;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_prim_width;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_prim_wrapper;ila_0_blk_mem_gen_v8_4_7_blk_mem_gen_top;ila_0_blk_mem_gen_v8_4_7_synth;ila_0_ila_v6_2_14_ila;ila_0_ila_v6_2_14_ila_cap_addrgen;ila_0_ila_v6_2_14_ila_cap_ctrl_legacy;ila_0_ila_v6_2_14_ila_cap_sample_counter;ila_0_ila_v6_2_14_ila_cap_window_counter;ila_0_ila_v6_2_14_ila_core;ila_0_ila_v6_2_14_ila_register;ila_0_ila_v6_2_14_ila_reset_ctrl;ila_0_ila_v6_2_14_ila_trace_memory;ila_0_ila_v6_2_14_ila_trig_match;ila_0_ila_v6_2_14_ila_trigger;ila_0_ltlib_v1_0_1_all_typeA;ila_0_ltlib_v1_0_1_all_typeA_11;ila_0_ltlib_v1_0_1_all_typeA_6;ila_0_ltlib_v1_0_1_all_typeA_8;ila_0_ltlib_v1_0_1_all_typeA__parameterized0;ila_0_ltlib_v1_0_1_all_typeA__parameterized0_1;ila_0_ltlib_v1_0_1_all_typeA__parameterized1;ila_0_ltlib_v1_0_1_all_typeA__parameterized1_31;ila_0_ltlib_v1_0_1_all_typeA__parameterized1_35;ila_0_ltlib_v1_0_1_all_typeA_slice;ila_0_ltlib_v1_0_1_all_typeA_slice_12;ila_0_ltlib_v1_0_1_all_typeA_slice_3;ila_0_ltlib_v1_0_1_all_typeA_slice_4;ila_0_ltlib_v1_0_1_all_typeA_slice_7;ila_0_ltlib_v1_0_1_all_typeA_slice_9;ila_0_ltlib_v1_0_1_all_typeA_slice__parameterized0;ila_0_ltlib_v1_0_1_all_typeA_slice__parameterized0_2;ila_0_ltlib_v1_0_1_all_typeA_slice__parameterized1;ila_0_ltlib_v1_0_1_all_typeA_slice__parameterized1_32;ila_0_ltlib_v1_0_1_all_typeA_slice__parameterized1_36;ila_0_ltlib_v1_0_1_all_typeA_slice__parameterized2;ila_0_ltlib_v1_0_1_all_typeA_slice__parameterized2_33;ila_0_ltlib_v1_0_1_all_typeA_slice__parameterized2_37;ila_0_ltlib_v1_0_1_allx_typeA;ila_0_ltlib_v1_0_1_allx_typeA_10;ila_0_ltlib_v1_0_1_allx_typeA__parameterized0;ila_0_ltlib_v1_0_1_allx_typeA__parameterized0_5;ila_0_ltlib_v1_0_1_allx_typeA__parameterized1;ila_0_ltlib_v1_0_1_allx_typeA__parameterized1_0;ila_0_ltlib_v1_0_1_allx_typeA_nodelay;ila_0_ltlib_v1_0_1_allx_typeA_nodelay_30;ila_0_ltlib_v1_0_1_allx_typeA_nodelay_34;ila_0_ltlib_v1_0_1_async_edge_xfer;ila_0_ltlib_v1_0_1_async_edge_xfer__1;ila_0_ltlib_v1_0_1_async_edge_xfer__2;ila_0_ltlib_v1_0_1_async_edge_xfer__3;ila_0_ltlib_v1_0_1_cfglut4;ila_0_ltlib_v1_0_1_cfglut4__1;ila_0_ltlib_v1_0_1_cfglut5;ila_0_ltlib_v1_0_1_cfglut5__1;ila_0_ltlib_v1_0_1_cfglut5__2;ila_0_ltlib_v1_0_1_cfglut6;ila_0_ltlib_v1_0_1_cfglut6__1;ila_0_ltlib_v1_0_1_cfglut6__parameterized0;ila_0_ltlib_v1_0_1_cfglut7;ila_0_ltlib_v1_0_1_cfglut7__1;ila_0_ltlib_v1_0_1_generic_memrd;ila_0_ltlib_v1_0_1_match;ila_0_ltlib_v1_0_1_match__1;ila_0_ltlib_v1_0_1_match__parameterized0;ila_0_ltlib_v1_0_1_match__parameterized0__1;ila_0_ltlib_v1_0_1_match__parameterized1;ila_0_ltlib_v1_0_1_match__parameterized1__1;ila_0_ltlib_v1_0_1_match_nodelay;ila_0_ltlib_v1_0_1_match_nodelay__1;ila_0_ltlib_v1_0_1_match_nodelay__2;ila_0_ltlib_v1_0_1_rising_edge_detection;ila_0_ltlib_v1_0_1_rising_edge_detection__1;ila_0_xsdbs_v1_0_3_reg__parameterized15;ila_0_xsdbs_v1_0_3_reg__parameterized16;ila_0_xsdbs_v1_0_3_reg__parameterized17;ila_0_xsdbs_v1_0_3_reg__parameterized18;ila_0_xsdbs_v1_0_3_reg__parameterized30;ila_0_xsdbs_v1_0_3_reg__parameterized31;ila_0_xsdbs_v1_0_3_reg__parameterized32;ila_0_xsdbs_v1_0_3_reg__parameterized33;ila_0_xsdbs_v1_0_3_reg__parameterized34;ila_0_xsdbs_v1_0_3_reg__parameterized35;ila_0_xsdbs_v1_0_3_reg__parameterized36;ila_0_xsdbs_v1_0_3_reg__parameterized37;ila_0_xsdbs_v1_0_3_reg__parameterized38;ila_0_xsdbs_v1_0_3_reg__parameterized39;ila_0_xsdbs_v1_0_3_reg__parameterized40;ila_0_xsdbs_v1_0_3_reg__parameterized41;ila_0_xsdbs_v1_0_3_reg__parameterized43;ila_0_xsdbs_v1_0_3_reg__parameterized45;ila_0_xsdbs_v1_0_3_reg__parameterized48;ila_0_xsdbs_v1_0_3_reg_ctl;ila_0_xsdbs_v1_0_3_reg_ctl_16;ila_0_xsdbs_v1_0_3_reg_ctl_17;ila_0_xsdbs_v1_0_3_reg_ctl_18;ila_0_xsdbs_v1_0_3_reg_ctl_19;ila_0_xsdbs_v1_0_3_reg_ctl_22;ila_0_xsdbs_v1_0_3_reg_ctl_23;ila_0_xsdbs_v1_0_3_reg_ctl_24;ila_0_xsdbs_v1_0_3_reg_ctl_25;ila_0_xsdbs_v1_0_3_reg_ctl_26;ila_0_xsdbs_v1_0_3_reg_ctl_29;ila_0_xsdbs_v1_0_3_reg_ctl__parameterized0;ila_0_xsdbs_v1_0_3_reg_ctl__parameterized1;ila_0_xsdbs_v1_0_3_reg_ctl__parameterized1_20;ila_0_xsdbs_v1_0_3_reg_ctl__parameterized1_21;ila_0_xsdbs_v1_0_3_reg_p2s;ila_0_xsdbs_v1_0_3_reg_p2s__parameterized0;ila_0_xsdbs_v1_0_3_reg_p2s__parameterized1;ila_0_xsdbs_v1_0_3_reg_p2s__parameterized2;ila_0_xsdbs_v1_0_3_reg_p2s__parameterized3;ila_0_xsdbs_v1_0_3_reg_p2s__parameterized4;ila_0_xsdbs_v1_0_3_reg_p2s__parameterized5;ila_0_xsdbs_v1_0_3_reg_stat;ila_0_xsdbs_v1_0_3_reg_stat_13;ila_0_xsdbs_v1_0_3_reg_stat_14;ila_0_xsdbs_v1_0_3_reg_stat_15;ila_0_xsdbs_v1_0_3_reg_stat_27;ila_0_xsdbs_v1_0_3_reg_stat_28;ila_0_xsdbs_v1_0_3_reg_stream;ila_0_xsdbs_v1_0_3_reg_stream__parameterized0;ila_0_xsdbs_v1_0_3_xsdbs;ltlib_v1_0_1_bscan;ltlib_v1_0_1_generic_mux;memory;memory__parameterized0;propchain;rd_bin_cntr;rd_bin_cntr_18;rd_fwft;rd_handshaking_flags;rd_handshaking_flags__parameterized0;rd_logic;rd_logic__parameterized0;rd_status_flags_as;rd_status_flags_as_17;reset_blk_ramfifo;reset_blk_ramfifo_8;synchronizer_ff;synchronizer_ff_1;synchronizer_ff_10;synchronizer_ff_11;synchronizer_ff_12;synchronizer_ff_2;synchronizer_ff_3;synchronizer_ff_9;synchronizer_ff__parameterized0;synchronizer_ff__parameterized0_19;synchronizer_ff__parameterized0_20;synchronizer_ff__parameterized0_21;synchronizer_ff__parameterized0_22;synchronizer_ff__parameterized0_4;synchronizer_ff__parameterized0_5;synchronizer_ff__parameterized0_6;top;wr_bin_cntr;wr_bin_cntr_16;wr_handshaking_flags;wr_handshaking_flags_15;wr_logic;wr_logic__parameterized0;wr_status_flags_as;wr_status_flags_as_14;xsdbm_v3_0_0_addr_ctl;xsdbm_v3_0_0_bscan_switch;xsdbm_v3_0_0_burst_wdlen_ctl;xsdbm_v3_0_0_bus_ctl;xsdbm_v3_0_0_bus_ctl_cnt;xsdbm_v3_0_0_bus_ctl_flg;xsdbm_v3_0_0_bus_ctl_flg__parameterized0;xsdbm_v3_0_0_bus_mstr2sl_if;xsdbm_v3_0_0_cmd_decode;xsdbm_v3_0_0_ctl_reg;xsdbm_v3_0_0_ctl_reg__parameterized0;xsdbm_v3_0_0_ctl_reg__parameterized1;xsdbm_v3_0_0_ctl_reg__parameterized2;xsdbm_v3_0_0_icon;xsdbm_v3_0_0_icon2xsdb;xsdbm_v3_0_0_if;xsdbm_v3_0_0_if_static_status;xsdbm_v3_0_0_rdfifo;xsdbm_v3_0_0_rdreg;xsdbm_v3_0_0_stat;xsdbm_v3_0_0_stat_reg;xsdbm_v3_0_0_stat_reg__parameterized0;xsdbm_v3_0_0_stat_reg__parameterized0_0;xsdbm_v3_0_0_sync;xsdbm_v3_0_0_wrfifo;xsdbm_v3_0_0_wrreg;xsdbm_v3_0_0_xsdbm;xsdbm_v3_0_0_xsdbm_id,,,,,,,,
A:/Masters_VT/Lab/Hicks/Fast_adder_4/Fast_adder_4.srcs/sim_1/new/top_tb.v,1721712182,verilog,,,,top_tb,,,,,,,,
