                                                                                                 NJW1109
              Headphone Amplifier with Electronic Volume
■ GENERAL DESCRIPTION                                                        ■ PACKAGE OUTLINE
  The NJW1109 is a headphone amplifier with electronic volume. It
  includes widely gain adjustable volume, +20 to –80 dB, and mute
                                         2
  function. These are controlled by I C bus. The NJW1109 is
  suitable for headphone output on TV set.
                                                                               NJW1109D    NJW1109M         NJW1109V
■ FEATURES
  ● Operating Voltage                 7.5 to 10 V
  ● Electronic Volume                 +20dB to -80dB / 0.5dB step, Mute
      2
  ● I C Bus Interface
  ● Bi-CMOS Technology
  ● Package Outline                   DIP14, DMP14, SSOP14
■ BLOCK DIAGRAM
                                            CAPa           SDA SCL
                                                                 2
                                                                IC            ADR
                                                             Interface
                            IN a              VOL                             OUTa
                            IN b              VOL                             OUTb
                                                             Bias             Vref
                                           CAPb            V+ GND
■ PIN FUNCTION
                                 No. SYMBOL             FUNCTION           No.  SYMBOL           FUNCTION
                                  1     V+     Power Supply                 8     SCL   I2C Bus Clock Input
      1                   14      2   OUTb     Bch Output                   9      Vref Reference voltage stabilized
                                                                                        capacitor connect terminal
                                  3    N.C.    No Connect                  10      INa  Ach Input
                                  4   CAPb     Balance control click noise 11    CAPa   Volume control click noise
                                               absorbing capacitor connect              absorbing capacitor connect
                                               terminal                                 terminal
                                  5    INb     Bch Input                   12     N.C.  No Connect
      7                  8
                                  6    ADR     I2C Bus Slave Address       13    OUTa   Ach Output
                                               Select
                                  7    SDA     I2C Bus Data Input          14     GND   Ground
                                                                                                                –1–


NJW1109
 ■ ABSOLUTE MAXIMUM RATING (Ta=25°°C)
           PARAMETER                SYMBOL                                     RATING                                UNIT
                                           +
  Supply Voltage                         V                                        12                                   V
                                                                            500 (DIP14)
  Power Dissipation                      PD                                 500* (DMP14)                             mW
                                                                           440* (SSOP14)
  Operating Temperature Range           Topr                                  -20 to +75                              °C
  Storage Temperature Range             Tstg                                 -40 to +125                              °C
                                           *(Note) EIA/JEDEC STANDARD Test board(76.2 x 114.3 x 1.6mm, 2layers, FR-4)mounting
 ■ ELECTRICAL CHARACTERISTICS
 (V =9V, VIN=-20dBV, f=1kHz, RL=100Ω, VOL = 0dB , Ta=25°C)
   +
 ● POWER SUPPLY
           PARAMETER                SYMBOL              TEST CONDITION                MIN.    TYP.      MAX.         UNIT
                                           +
  Operating Voltage                      V                                             7.5      9         10           V
  Operating Current                      ICC        No Signal                            -       5         8          mA
  Reference Voltage                     VREF                                            4.0    4.5        5.0          V
 ● AMPLIFIER
           PARAMETER                SYMBOL              TEST CONDITION                MIN.    TYP.      MAX.         UNIT
  Volume Maximum Gain                  GVMAX        VOL = +20dB setting                 18     20         22          dB
  Volume Minimum Gain                  GVMIN        VOL = -80dB setting                        -80
  Voltage Gain Channel Balance          ∆Gv         VOL = 0dB setting                  -1.5     0         1.5         dB
                                                    VOL = -10dB setting                8.9     9.5                   dBV
  Maximum Input Voltage                  VIM                                                               -
                                                    THD=3%                            (2.8)   (3.0)                 (Vrms)
  Output Power                           PO         VOL = 10dB, THD=10%                 70     100         -         mW
  Total Harmonic Distortion             THD         VOL = 0dB setting                    -     0.1         1          %
  Channel Separation                     CS         Rg=600Ω, Vin = 0dBV                 70     80          -          dB
  Mute Level                           Mute         VOL = Mute, Vin = 0dBV               -    -100        -90         dB
                                                                                               -95        -85        dBV
  Output Noise Voltage 1                VNO1        Rg=0Ω, A-Weighted                    -
                                                                                              (18)       (56)      (µVrms)
                                                    VOL = Mute                                -105        -95        dBV
  Output Noise Voltage 2                VNO2                                             -
                                                    Rg=0Ω, A-Weighted                         (5.6)      (18)      (µVrms)
  Power Supply Ripple Rejection        PSRR         Vripple=-20dBV, Rg=0Ω                -      70         -          dB
 ● CONTROL
           PARAMETER                SYMBOL              TEST CONDITION                MIN.    TYP.      MAX.         UNIT
                                                                                         +
   High Level Input Voltage            VADRH        High : Slave Address 84H          V /2       -         -           V
   Low Level Input Voltage             VADRL        Low : Slave Address 80H              -       -        1.0          V
 –2–


                                                                                                               NJW1109
                             2
     !TIMING ON THE I C BUS (SDA,SCL)
SDA
                                                                                                                       tBUF
  tf              tr                                      tf                   tHD:STA              tSP        tr
                                        tSU:DAT
SCL
   tHD:STA                                                   tSU:STA                                  tSU:STO
                  tLOW          tHD:DAT         tHIGH
           S                                                             Sr                                         P         S
                                                                2
     !CHARACTERISTICS OF I/O STAGES FOR I C BUS (SDA,SCL)
         2
        I C BUS Load Conditions
            STANDARD MODE :              Pull up resistance 4kΩ (Connected to +5V), Load capacitance 200pF (Connected to GND)
            FAST MODE :                  Pull up resistance 4kΩ (Connected to +5V), Load capacitance 50pF (Connected to GND)
                                                                               Standard mode                Fast mode
                          PARAMETER                                SYMBOL                                                     UNIT
                                                                            MIN.       TYP. MAX.     MIN.      TYP.   MAX.
         Low Level Input Voltage                                     VIL     0.0        -    1.5      0.0         -    1.5      V
         High Level Input Voltage                                    VIH     2.5        -    5.0      2.5         -    5.0      V
         Low level output voltage (3mA at SDA pin)                   VOL      0         -    0.4       0          -    0.4      V
         Input current each I/O pin with an input voltage
                                                                      Ii     -10        -    10       -10         -    10      µA
         between 0.1VDD and 0.9VDDmax
                                                                                                                            –3–


NJW1109
                                                                    2
 !CHARACTERISTICS OF BUS LINES (SDA,SCL) FOR I C-BUS DEVICES
                                                                          Standard mode               Fast mode
                      PARAMETER                          SYMBOL                                                               UNIT
                                                                       MIN.     TYP.  MAX.       MIN.      TYP.     MAX.
    SCL clock frequency                                       fSCL        -       -     100         -        -      400        kHz
    Hold time (repeated) START condition.                   tHD:STA      4.0      -      -        0.6        -        -          µs
    Low period of the SCL clock                              tLOW        4.7      -      -        1.3        -        -          µs
    High period of the SCL clock                             tHIGH       4.0      -      -        0.6        -        -          µs
    Set-up time for a repeated START condition              tSU:STA      4.7      -      -        0.6        -        -          µs
                    NOTE)
    Data hold time                                          tHD:DAT       0       -      -         0         -        -          µs
    Data set-up time                                        tSU:DAT     250       -      -       100         -        -          ns
    Rise time of both SDA and SCL signals                       tr        -       -    1000         -        -      300          ns
    Fall time of both SDA and SCL signals                       tf        -       -     300         -        -      300          ns
    Set-up time for STOP condition                          tSU:STO      4.0      -      -        0.6        -        -          µs
    Bus free time between a STOP and START condition          tBUF       4.7      -      -        1.3        -        -          µs
    Capacitive load for each bus line                          Cb         -       -     400         -        -      400          pF
    Noise margin at the Low level                             VnL        0.5      -      -        0.5        -        -          V
    Noise margin at the High level                            VnH         1       -      -         1         -        -          V
                                                                                         Cb ; total capacitance of one bus line in pF.
 NOTE). Data hold time : tHD:DAT
   Please hold the Data Hold Time (tHD:DAT) to 300ns or more to avoid status of unstable at SCL falling edge.
  The SDA block in the NJW1109 does not hold data. Add external data-delay-circuit of the SDA terminal, in case of not
 providing a hold time of at least 300nsec for the SDA in the master device.
  The time-consists of the data-delay-circuit of the SDA terminal are as follows.
   (a) Low level ! High level :                        TLH ≈ RP*CD
   (b) High level ! Low level :                        THL ≈ RD*CD
  In addition, Schottky barrier diode (SBD) influences a Low level at the Acknowledge. Therefore choose the low forward
 voltage (Vf) as much as possible.
                                VDD
                                  RP        RP
                                                                     SCL
                                               SBD
                       MASTER                                        SDA    NJW1109
                                                    RD         CD
 –4–


                                                                  NJW1109
■TERMINAL DESCRIPTION
  No.   SYMBOL            FUNCTION             EQUIVALENT CIRCUIT    VOLTAGE
    5      INb             Bch Input
                                                                       V+/2
   10      INa             Ach Input
                                                  17k
    2     OUTb            Bch Output
                                                                       V+/2
   13     OUTa            Ach Output
                                                      12k
                  Balance control click noise              8k
    4     CAPb   absorbing capacitor connect                           3.8V
                            terminal
                    Volume control click noise             8k
   11     CAPa     absorbing capacitor connect                         3.1V
                             terminal
                                                                       –5–


NJW1109
 ■TERMINAL DESCRIPTION
   No.   SYMBOL              FUNCTION          EQUIVALENT CIRCUIT    VOLTAGE
                                                           4k
                      2
                     I C Bus Slave Address
    6       ADR                                                         -
                               Select
                                                       12k
                                                           4k
                          2
    7       SDA          I C Bus Data Input
                                                                        -
                         2
    8       SCL         I C Bus Clock Input
                                                       12k
                                                  200k
                                                                1.3k
                  Reference voltage stabilized
    9       Vref                                                       V+/2
                   capacitor connect terminal
                                                  200k
    1        V+             Power Supply                   -            -
    14     GND                Ground                       -            -
 –6–


                                                                                           NJW1109
■ TEST CIRCUIT
     TEST CIRCUIT 1 (GVMAX, GVMIN, ∆Gv, VIM, PO, THD, Mute)
                                       Input B                         Output B
                           VADRL VADRH                             100Ω
                                                                                   BPF:400Hz to 30KHz
                                           0.47µF              100µF
                                               1µF                   V+
                      7       6         5         4   3      2        1           10µF
                   SDA      ADR       INb      CAPb  NC   OUTb      V+
                                                 VOL
                     2
                    I C Bus
                   Interface
                                                 VOL
                            Bias
                   SCL      Vref      INa      CAPa  NC   OUTa GND
                      8       9        10        11  12     13       14
                         10µF                           100µF
                                          0.47µF
                                                                        Output A
                                              1µF
                                                                 100 Ω
                                                                                 BPF:400Hz to 30KHz
                                     Input A
                                                                                                      –7–


NJW1109
     TEST CIRCUIT 2 (Icc, VREF, VNO1,VNO2)
                                          Input B                         Output B
                              VADRL VADRH                             100Ω
                                                                                      A-Weighted
                                              0.47µF              100µF
                                                                                              V+
                                                  1µF
                                                                                              [Icc]
                         7        6        5         4   3      2        1           10µF
                      SDA       ADR      INb      CAPb  NC   OUTb      V+
                                                    VOL
                        2
                       I C Bus
                      Interface
                                                    VOL
                                Bias
                      SCL       Vref     INa      CAPa  NC   OUTa GND
                         8        9       10        11  12     13       14
                           [VREF]
                                                           100µF
                                    10µF     0.47µF
                                                                           Output A
                                                 1µF
                                                                    100 Ω
                                                                                    A-Weighted
                                        Input A
 –8–


                                                                                      NJW1109
TEST CIRCUIT 3 (CS)
                                 Input B                               Output B
                  Rg=600 Ω
                           VADRL VADRH                               100 Ω
                                                                                   BPF:400Hz to 30KHz
                                                                 100µF
                                             1µF
                                                                          V+
                                 0.47µF
                      7       6         5         4    3       2        1          10µF
                    SDA      ADR       INb     CAPb   NC    OUTb       V+
                                                  VOL
Rg=600 Ω              2
                     I C Bus
                    Interface
                                                  VOL
                             Bias
                    SCL      Vref      INa     CAPa   NC    OUTa GND
                      8       9        10        11   12      13       14
                                          0.47µF
                                                         100µF
                         10µF                                            Output A
                                             1µF
                                                                                  BPF:400Hz to 30KHz
                                                                   100 Ω
                    Rg=600 Ω
                                  Input A
                                                                                                  –9–


NJW1109
        TEST CIRCUIT 4 (PSRR)
                                        Input B                            Output B
                              VADRL VADRH     Rg=0 Ω                   100 Ω          BPF:400Hz to 30KHz
                                                                   100µF
                                                 1µF
                                    0.47µF
                         7        6         5        4    3      2        1           10µF
                                                                                               V+
                       SDA      ADR        INb    CAPb   NC    OUTb      V+
                                                     VOL
                         2
                        I C Bus
                       Interface
                                                     VOL
                                Bias
                       SCL      Vref       INa    CAPa   NC    OUTa GND
                         8        9        10       11   12     13       14
                                             0.47µF         100µF
                             10µF                                           Output A
                                                1µF
                                  Rg=0 Ω
                                                                                     BPF:400Hz to 30KHz
                                                                      100 Ω
                                       Input A
 – 10 –


                                                                               NJW1109
■ APPLICATION CIRCUIT
                                    Input B
                                                                     30Ω     30Ω  Output B
                             0.47µF                         100µF
                                           1µF
                                                                  V+
                   7       6         5         4   3      2        1    10µF
                SDA      ADR       INb      CAPb  NC   OUTb       V+
                                              VOL
                  2
                 I C Bus
                Interface
                                              VOL
                         Bias
                SCL      Vref      INa      CAPa  NC   OUTa GND
                   8       9        10        11  12     13       14
                      10µF                           100µF
                                       0.47µF
                                                                      30 Ω   30 Ω Output A
                                           1µF
                                  Input A
                                                                                   Mute
                                                                                   Mute
                                                                                        – 11 –


NJW1109
                          2
 ■ DEFINITION OF I C REGISTER
     2
 ● I C BUS FORMAT
              MSB                      LSB    MSB                          LSB    MSB               LSB
         S         Slave Address           A          Select Address           A         Data           A     P
        1bit             8bit              1bit              8bit            1bit         8bit          1bit 1bit
        S: Starting Term
        A: Acknowledge Bit
        P: Ending Term
 ● SLAVE ADDRESS
      MSB                                                                                     LSB
             1          0          0            0          0           0           0      0       80H (ADR = Low)
             1          0          0            0          0           1           0      0       84H (ADR = High)
 ● SELECT ADDRESS
       The auto-increment function cycles the select address as follows.
        00H→01H→00H
    Select                                                                           BIT
    Address             D7           D6              D5            D4          D3        D2        D1            D0
         00H                                                            VOL
         01H           CHS                                        BAL                                 Don’t Care
 !CONTROL REGISTER DEFAULT VALUE
           Control register default value is all “0”.
    Select                                                                           BIT
    Address             D7           D6              D5            D4          D3        D2        D1            D0
         00H             0            0               0             0            0        0         0             0
         01H             0            0               0             0            0        0         0             0
 !CONTROL COMMAND TABLE
 a) Master Volume
    Select                                                                          BIT
    Address             D7           D6              D5            D4          D3        D2        D1            D0
         00H                                                            VOL
    •VOL : Master Volume
    Attenuation level : +20 to –80dB(0.5dB/step), MUTE
 b) Balance
       Select                                                                       BIT
     Address            D7           D6              D5            D4          D3        D2        D1            D0
         01H           CHS                                        BAL                                Don’t Care
   •CHS : Balance channel select
       “0” : Ach “Bch is attenuated”           “1” : Bch “Ach is attenuated”
   •BAL : Ach and Bch Ach and Bch Balance
        Balance Level : 0 to –30dB (1dB/Step) , MUTE
 – 12 –


                                                                                     NJW1109
!CONTROL COMMAND TABLE
 a) Master Volume (Select Address: 00H) Volume level : +20 to –80dB(0.5dB/step), MUTE
                                                        VOL
   Gain(dB)   HEX       D7       D6      D5        D4          D3       D2        D1   D0
       20      FF        1        1       1         1           1        1         1    1
     19.5      FE        1        1       1         1           1        1         1    0
       19      FD        1        1       1         1           1        1         0    1
     18.5      FC        1        1       1         1           1        1         0    0
       18      FB        1        1       1         1           1        0         1    1
     17.5      FA        1        1       1         1           1        0         1    0
       17      F9        1        1       1         1           1        0         0    1
     16.5      F8        1        1       1         1           1        0         0    0
       16      F7        1        1       1         1           0        1         1    1
     15.5      F6        1        1       1         1           0        1         1    0
       15      F5        1        1       1         1           0        1         0    1
     14.5      F4        1        1       1         1           0        1         0    0
       14      F3        1        1       1         1           0        0         1    1
     13.5      F2        1        1       1         1           0        0         1    0
       13      F1        1        1       1         1           0        0         0    1
     12.5      F0        1        1       1         1           0        0         0    0
       12      EF        1        1       1         0           1        1         1    1
      11.5     EE        1        1       1         0           1        1         1    0
       11      ED        1        1       1         0           1        1         0    1
     10.5      EC        1        1       1         0           1        1         0    0
       10      EB        1        1       1         0           1        0         1    1
       9.5     EA        1        1       1         0           1        0         1    0
        9      E9        1        1       1         0           1        0         0    1
       8.5     E8        1        1       1         0           1        0         0    0
        8      E7        1        1       1         0           0        1         1    1
       7.5     E6        1        1       1         0           0        1         1    0
        7      E5        1        1       1         0           0        1         0    1
       6.5     E4        1        1       1         0           0        1         0    0
        6      E3        1        1       1         0           0        0         1    1
       5.5     E2        1        1       1         0           0        0         1    0
        5      E1        1        1       1         0           0        0         0    1
       4.5     E0        1        1       1         0           0        0         0    0
        4      DF        1        1       0         1           1        1         1    1
       3.5     DE        1        1       0         1           1        1         1    0
        3      DD        1        1       0         1           1        1         0    1
       ･･･     ・・・      ・・・      ・・・     ・・・       ・・・        ・・・      ・・・        ・・・  ・・・
     -79.5     38        0        0       1         1           1        0         0    0
      -80      37        0        0       1         1           0        1         1    1
       ･･･     ・・・      ・・・      ・・・     ・・・       ・・・        ・・・      ・・・        ・・・  ・・・
     Mute      00        0        0       0         0           0        0         0    0
                                                                                           – 13 –


NJW1109
 b) Balance (Select Address: 01H)  Balance level : 0 to –30dB(1dB/step), MUTE
        Channel Setting (CHS)     D7
         Attenuated Bch Gain       0
         Attenuated Ach Gain       1
                                             BAL
        Gain(dB)
                          D6      D5          D4          D3         D2
            0              0       0           0           0          0
            -1             0       0           0           0          1
            -2             0       0           0           1          0
            -3             0       0           0           1          1
            -4             0       0           1           0          0
            -5             0       0           1           0          1
            -6             0       0           1           1          0
            -7             0       0           1           1          1
            -8             0       1           0           0          0
            -9             0       1           0           0          1
           -10             0       1           0           1          0
           -11             0       1           0           1          1
           -12             0       1           1           0          0
           -13             0       1           1           0          1
           -14             0       1           1           1          0
           -15             0       1           1           1          1
           -16             1       0           0           0          0
           -17             1       0           0           0          1
           -18             1       0           0           1          0
           -19             1       0           0           1          1
           -20             1       0           1           0          0
           -21             1       0           1           0          1
           -22             1       0           1           1          0
           -23             1       0           1           1          1
           -24             1       1           0           0          0
           -25             1       1           0           0          1
           -26             1       1           0           1          0
           -27             1       1           0           1          1
           -28             1       1           1           0          0
           -29             1       1           1           0          1
           -30             1       1           1           1          0
         MUTE              1       1           1           1          1
 – 14 –


                       NJW1109
[CAUTION]
 The specifications on this data book are only
given for information, without any guarantee
as regards either mistakes or omissions. The
application circuits in this data book are
described only to show representative usages
of the product and not intended for the
guarantee or permission of any right including
the industrial rights.
                                           – 15 –


Mouser Electronics
Authorized Distributor
Click to View Pricing, Inventory, Delivery & Lifecycle Information:
NJR:
 NJW1109V-TE1 NJW1109M-TE2 NJW1109D NJW1109M NJW1109M-TE1
