
<h1 class="sectionedit1" id="arm_arm1176jzf-s_vfp">arm_arm1176jzf-s_vfp</h1>
<div class="level1">

<p>
The ARM1176JZF-S processor incorporates an integer core that implements the ARM11 ARM architecture v6. 
It supports the ARM and Thumb ™ instruction sets, Jazelle technology to enable direct execution of Java bytecodes, 
and a range of SIMD DSP instructions that operate on 16-bit or 8-bit data values in 32-bit registers.<br/>

The ARM1176JZF-S processor features:<br/>

</p>
<ul>
<li class="level1"><div class="li"> TrustZone ™ security extensions </div>
</li>
<li class="level1"><div class="li"> provision for Intelligent Energy Management (IEM ™ ) </div>
</li>
<li class="level1"><div class="li"> high-speed Advanced Microprocessor Bus Architecture (AMBA) Advanced Extensible Interface (AXI) level two interfaces supporting prioritized multiprocessor implementations. </div>
</li>
<li class="level1"><div class="li"> an integer core with integral EmbeddedICE-RT logic </div>
</li>
<li class="level1"><div class="li"> an eight-stage pipeline </div>
</li>
<li class="level1"><div class="li"> branch prediction with return stack </div>
</li>
<li class="level1"><div class="li"> low interrupt latency configuration </div>
</li>
<li class="level1"><div class="li"> internal coprocessors CP14 and CP15 </div>
</li>
<li class="level1"><div class="li"> Vector Floating-Point (VFP) coprocessor support </div>
</li>
<li class="level1"><div class="li"> external coprocessor interface </div>
</li>
<li class="level1"><div class="li"> Instruction and Data Memory Management Units (MMUs), managed using MicroTLB structures backed by a unified Main TLB </div>
</li>
<li class="level1"><div class="li"> Instruction and data caches, including a non-blocking data cache with Hit-Under-Miss (HUM) </div>
</li>
<li class="level1"><div class="li"> virtually indexed and physically addressed caches </div>
</li>
<li class="level1"><div class="li"> 64-bit interface to both caches </div>
</li>
<li class="level1"><div class="li"> level one Tightly-Coupled Memory (TCM) that you can use as a local RAM with DMA </div>
</li>
<li class="level1"><div class="li"> trace support </div>
</li>
<li class="level1"><div class="li"> JTAG-based debug. </div>
</li>
</ul>

<p>
<strong>Note</strong> The only functional difference between the ARM1176JZ-S and ARM1176JZF-S processor is that the ARM1176JZF-S processor includes a Vector Floating-Point (VFP) coprocessor.<br/>

</p>

<p>
The ARM1176JZF-S processor provides support for extensions to ARMv6 that include:
</p>
<ul>
<li class="level1"><div class="li"> Store and Load Exclusive instructions for bytes, halfwords and doublewords and a new Clear Exclusive instruction. </div>
</li>
<li class="level1"><div class="li"> A true no-operation instruction and yield instruction. </div>
</li>
<li class="level1"><div class="li"> Architectural remap registers. </div>
</li>
<li class="level1"><div class="li"> Cache size restriction through CP15 c1. You can restrict cache size to 16KB for Operating Systems (OSs) that do not support page coloring. </div>
</li>
<li class="level1"><div class="li"> Revised use of TEX remap bits. The ARMv6 MMU page table descriptors use a large number of bits to describe all of the options for inner and outer cachability. In reality, it is believed that no application requires all of these options simultaneously. Therefore, it is possible to configure the ARM1176JZF-S processor to support only a small number of options by means of the TEX remap mechanism. This implies a level of indirection in the page table mappings. The TEX CB encoding table provides two <abbr title="Operating System">OS</abbr> managed page table bits. For binary compatibility with existing ARMv6 ports of OSs, this gives a separate mode of operation of the MMU. This is called the TEX Remap configuration and is controlled by bit [28] TR in CP15 Register 1. </div>
</li>
<li class="level1"><div class="li"> Revised use of <abbr title="Access Point">AP</abbr> bits. In the ARM1176JZF -S processor the APX and <abbr title="Access Point">AP</abbr>[1:0] encoding b111 is Privileged or User mode read only access. <abbr title="Access Point">AP</abbr>[0] indicates an abort type, Access Bit fault, when CP15 c1[29] is 1</div>
</li>
</ul>

<p>
<a href="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0301h/DDI0301H_arm1176jzfs_r0p7_trm.pdf" class="urlextern" title="http://infocenter.arm.com/help/topic/com.arm.doc.ddi0301h/DDI0301H_arm1176jzfs_r0p7_trm.pdf" rel="ugc nofollow"> source (the Technical Reference Manual)</a>
</p>

</div>
<!-- EDIT{&quot;target&quot;:&quot;section&quot;,&quot;name&quot;:&quot;arm_arm1176jzf-s_vfp&quot;,&quot;hid&quot;:&quot;arm_arm1176jzf-s_vfp&quot;,&quot;codeblockOffset&quot;:0,&quot;secid&quot;:1,&quot;range&quot;:&quot;1-3126&quot;} -->
<h2 class="sectionedit2" id="download_packages">Download Packages</h2>
<div class="level2">


<div class="table sectionedit3"><table class="inline">
	<tr class="row0">
		<td class="col0 leftalign"> <abbr title="Hypertext Transfer Protocol">HTTP</abbr>   </td><td class="col1 leftalign"> <a href="https://downloads.openwrt.org/snapshots/packages/arm_arm1176jzf-s_vfp/" class="urlextern" title="https://downloads.openwrt.org/snapshots/packages/arm_arm1176jzf-s_vfp/" rel="ugc nofollow">https://downloads.openwrt.org/snapshots/packages/arm_arm1176jzf-s_vfp/</a>      </td>
	</tr>
	<tr class="row1">
		<td class="col0 leftalign"> <abbr title="File Transfer Protocol">FTP</abbr>    </td><td class="col1 leftalign"> <a href="ftp://ftp.halifax.rwth-aachen.de/lede/releases/packages-18.06/arm_arm1176jzf-s_vfp/" class="urlextern" title="ftp://ftp.halifax.rwth-aachen.de/lede/releases/packages-18.06/arm_arm1176jzf-s_vfp/" rel="ugc nofollow">ftp://ftp.halifax.rwth-aachen.de/lede/releases/packages-18.06/arm_arm1176jzf-s_vfp/</a>   </td>
	</tr>
</table></div>
<!-- EDIT{&quot;target&quot;:&quot;table&quot;,&quot;name&quot;:&quot;&quot;,&quot;hid&quot;:&quot;table&quot;,&quot;secid&quot;:3,&quot;range&quot;:&quot;3202-3397&quot;} -->
<p>
See <a href="/downloads#mirrors" class="wikilink1" title="downloads" data-wiki-id="downloads">Mirrors</a> for more download sites.
</p>

</div>
<!-- EDIT{&quot;target&quot;:&quot;section&quot;,&quot;name&quot;:&quot;Download Packages&quot;,&quot;hid&quot;:&quot;download_packages&quot;,&quot;codeblockOffset&quot;:0,&quot;secid&quot;:2,&quot;range&quot;:&quot;3127-3459&quot;} -->
<h2 class="sectionedit4" id="devices_with_this_instructionset">Devices with this instructionset</h2>
<div class="level2">

<p>
<!-- ToH: {
  "source": "json",
  "dom": "t",
  "paging": false,
  "shownColumns": ["packagearchitecture", "target", "subtarget", "brand", "model", "version"],
  "filterColumns": {"brand": "!^\\(EXAMPLE\\)$", "packagearchitecture": "^arm_arm1176jzf-s_vfp$"}
} -->
</p>

</div>
<!-- EDIT{&quot;target&quot;:&quot;section&quot;,&quot;name&quot;:&quot;Devices with this instructionset&quot;,&quot;hid&quot;:&quot;devices_with_this_instructionset&quot;,&quot;codeblockOffset&quot;:0,&quot;secid&quot;:4,&quot;range&quot;:&quot;3460-&quot;} -->