#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 05:00:03 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Jun 27 10:08:16 2025
# Process ID: 8088
# Current directory: C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/vga_connector
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4344 C:\Users\apsgrp9\Desktop\basic_progs\TWO_BOARDS\vga_connector\vga_connector.xpr
# Log file: C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/vga_connector/vivado.log
# Journal file: C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/vga_connector\vivado.jou
# Running On: APS-GROUP9, OS: Windows, CPU Frequency: 2419 MHz, CPU Physical cores: 16, Host memory: 34033 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/vga_connector/vga_connector.xpr
update_compile_order -fileset sources_1
open_hw_manager
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/vga_connector/vga_connector.runs/impl_1/pmod_add.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/vga_connector/vga_connector.runs/impl_1/pmod_add.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/vga_connector/vga_connector.runs/impl_1/pmod_add.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
open_project C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/diamond_line/diamond_line.xpr
update_compile_order -fileset sources_1
open_bd_design {C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/diamond_line/diamond_line.srcs/sources_1/bd/design_1/design_1.bd}
set_property pfm_name {xilinx:zcu102:name:0.0} [get_files -all {C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/diamond_line/diamond_line.srcs/sources_1/bd/design_1/design_1.bd}]
set_property platform.uses_pr {false} [current_project]
set_property platform.synth_constraint_files {{C:/Users/apsgrp9/Desktop/basic_progs/diamond_line/diamond_line.srcs/constrs_1/new/const.xdc,EARLY,{synthesis implementation}} } [current_project]
set_property platform.impl_constraint_files {{C:/Users/apsgrp9/Desktop/basic_progs/diamond_line/diamond_line.srcs/constrs_1/new/const.xdc,EARLY,{implementation}} } [current_project]
write_hw_platform -hw -include_bit -force -file C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/diamond_line/design_1_wrapper.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/diamond_line/diamond_line.runs/impl_1/design_1_wrapper.bit} [get_hw_devices xczu9_0]
current_hw_device [get_hw_devices xczu9_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xczu9_0] 0]
current_hw_device [get_hw_devices arm_dap_1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices arm_dap_1] 0]
current_hw_device [get_hw_devices xczu9_0]
open_bd_design {C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/diamond_line/diamond_line.srcs/sources_1/bd/design_1/design_1.bd}
set_property pfm_name {xilinx:zcu102:name:0.0} [get_files -all {C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/diamond_line/diamond_line.srcs/sources_1/bd/design_1/design_1.bd}]
set_property platform.uses_pr {false} [current_project]
set_property platform.synth_constraint_files {{C:/Users/apsgrp9/Desktop/basic_progs/diamond_line/diamond_line.srcs/constrs_1/new/const.xdc,EARLY,{synthesis implementation}} } [current_project]
set_property platform.impl_constraint_files {{C:/Users/apsgrp9/Desktop/basic_progs/diamond_line/diamond_line.srcs/constrs_1/new/const.xdc,EARLY,{implementation}} } [current_project]
write_hw_platform -hw -include_bit -force -file C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/diamond_line/design_1_wrapper.xsa
create_project project_1 C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS -part xczu9eg-ffvb1156-2-e
set_property board_part xilinx.com:zcu102:part0:3.4 [current_project]
current_project diamond_line
current_project project_1
set_property platform.extensible true [current_project]
current_project diamond_line
current_project project_1
create_bd_design "design_1"
update_compile_order -fileset sources_1
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {New Clocking Wizard} cores {1} debug_module {Debug Only} ecc {None} local_mem {8KB} preset {None}}  [get_bd_cells microblaze_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_1/clk_out1 (100 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {uart2_pl ( UART ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {user_si570_sysclk ( User Programmable differential clock ) } Manual_Source {Auto}}  [get_bd_intf_pins clk_wiz_1/CLK_IN1_D]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( FPGA Reset ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_1/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( FPGA Reset ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_1_100M/ext_reset_in]
endgroup
save_bd_design
launch_runs impl_1 -to_step write_bitstream -jobs 24
make_wrapper -files [get_files C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/project_1.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/project_1.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
set_property platform.name {name} [current_project]
set_property pfm_name {xilinx:zcu102:name:0.0} [get_files -all {C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/project_1.srcs/sources_1/bd/design_1/design_1.bd}]
set_property platform.design_intent.embedded {true} [current_project]
set_property platform.design_intent.datacenter {false} [current_project]
set_property platform.design_intent.server_managed {false} [current_project]
set_property platform.design_intent.external_host {false} [current_project]
set_property platform.default_output_type {sd_card} [current_project]
set_property platform.uses_pr {false} [current_project]
write_hw_platform -hw -include_bit -force -file C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/design_1_wrapper.xsa
startgroup
endgroup
set_property pfm_name {xilinx:zcu102:name:0.0} [get_files -all {C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/project_1.srcs/sources_1/bd/design_1/design_1.bd}]
set_property platform.uses_pr {false} [current_project]
write_hw_platform -hw -force -file C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/design_1_wrapper.xsa
startgroup
endgroup
open_run impl_1
current_project diamond_line
open_run synth_1 -name synth_1
copy_run -name synth_1_copy_1 [get_runs synth_1] 
current_project project_1
set_property platform.extensible false [current_project]
current_project diamond_line
set_property dataflow_viewer_settings "min_width=16"   [current_fileset]
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
set_property pfm_name {xilinx:zcu102:name:0.0} [get_files -all {C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/diamond_line/diamond_line.srcs/sources_1/bd/design_1/design_1.bd}]
set_property platform.uses_pr {false} [current_project]
set_property platform.synth_constraint_files {{C:/Users/apsgrp9/Desktop/basic_progs/diamond_line/diamond_line.srcs/constrs_1/new/const.xdc,EARLY,{synthesis implementation}} } [current_project]
set_property platform.impl_constraint_files {{C:/Users/apsgrp9/Desktop/basic_progs/diamond_line/diamond_line.srcs/constrs_1/new/const.xdc,EARLY,{implementation}} } [current_project]
write_hw_platform -hw -include_bit -force -file C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/diamond_line/design_1_wrapper.xsa
copy_run -name synth_1_copy_2 [get_runs synth_1] 
current_project project_1
set_property platform.extensible false [current_project]
current_project diamond_line
copy_run -name synth_1_copy_3 [get_runs synth_1] 
current_project project_1
set_property platform.extensible false [current_project]
current_project diamond_line
close_project
create_project project_2 C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS -part xczu9eg-ffvb1156-2-e
set_property board_part xilinx.com:zcu102:part0:3.4 [current_project]
current_project project_1
current_project project_2
create_bd_design "design_1"
update_compile_order -fileset sources_1
current_project project_1
open_bd_design {C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/project_1.srcs/sources_1/bd/design_1/design_1.bd}
startgroup
current_project project_2
create_bd_cell -type ip -vlnv xilinx.com:ip:clk_wiz:6.0 clk_wiz_0
endgroup
set_property -dict [list \
  CONFIG.CLKIN1_JITTER_PS {33.330000000000005} \
  CONFIG.CLKOUT1_JITTER {101.475} \
  CONFIG.CLKOUT1_PHASE_ERROR {77.836} \
  CONFIG.CLK_IN1_BOARD_INTERFACE {user_si570_sysclk} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {4.000} \
  CONFIG.MMCM_CLKIN1_PERIOD {3.333} \
  CONFIG.MMCM_CLKIN2_PERIOD {10.0} \
  CONFIG.PRIM_SOURCE {Differential_clock_capable_pin} \
] [get_bd_cells clk_wiz_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:microblaze:11.0 microblaze_0
endgroup
set_property location {1 108 -380} [get_bd_cells microblaze_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {/clk_wiz_0/clk_out1 (100 MHz)} cores {1} debug_module {Debug Only} ecc {None} local_mem {128KB} preset {None}}  [get_bd_cells microblaze_0]
undo
set_property -dict [list \
  CONFIG.CLKOUT1_JITTER {254.705} \
  CONFIG.CLKOUT1_PHASE_ERROR {354.408} \
  CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {25.2} \
  CONFIG.MMCM_CLKFBOUT_MULT_F {99.750} \
  CONFIG.MMCM_CLKOUT0_DIVIDE_F {47.500} \
  CONFIG.MMCM_DIVCLK_DIVIDE {25} \
] [get_bd_cells clk_wiz_0]
apply_bd_automation -rule xilinx.com:bd_rule:microblaze -config { axi_intc {0} axi_periph {Enabled} cache {None} clk {/clk_wiz_0/clk_out1 (25 MHz)} cores {1} debug_module {Debug Only} ecc {None} local_mem {128KB} preset {None}}  [get_bd_cells microblaze_0]
add_files -norecurse {C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/diamond_line/diamond_line.srcs/sources_1/new/diamond_line.v C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/diamond_line/diamond_line.srcs/sources_1/new/bram_read.v}
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_bd_cell -type module -reference bram_read bram_read_0
create_bd_cell -type module -reference diamond_line diamond_line_0
set_property location {5.5 1630 -494} [get_bd_cells diamond_line_0]
set_property location {4 1256 -689} [get_bd_cells bram_read_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_bram_ctrl:4.1 axi_bram_ctrl_0
endgroup
set_property location {4 1343 -411} [get_bd_cells axi_bram_ctrl_0]
startgroup
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTA]
apply_bd_automation -rule xilinx.com:bd_rule:bram_cntlr -config {BRAM "Auto" }  [get_bd_intf_pins axi_bram_ctrl_0/BRAM_PORTB]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (25 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_bram_ctrl_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI SmartConnect} master_apm {0}}  [get_bd_intf_pins axi_bram_ctrl_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out1 (25 MHz)} Clk_slave {Auto} Clk_xbar {Auto} Master {/microblaze_0 (Periph)} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {New AXI Interconnect} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {uart2_pl ( UART ) } Manual_Source {Auto}}  [get_bd_intf_pins axi_uartlite_0/UART]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_out1 (25 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins bram_read_0/clk]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {user_si570_sysclk ( User Programmable differential clock ) } Manual_Source {Auto}}  [get_bd_intf_pins clk_wiz_0/CLK_IN1_D]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( FPGA Reset ) } Manual_Source {Auto}}  [get_bd_pins clk_wiz_0/reset]
apply_bd_automation -rule xilinx.com:bd_rule:board -config { Board_Interface {reset ( FPGA Reset ) } Manual_Source {Auto}}  [get_bd_pins rst_clk_wiz_0_25M/ext_reset_in]
endgroup
connect_bd_net [get_bd_pins diamond_line_0/clk_25MHz] [get_bd_pins clk_wiz_0/clk_out1]
startgroup
connect_bd_net [get_bd_pins axi_bram_ctrl_0_bram/doutb] [get_bd_pins diamond_line_0/pix]
endgroup
connect_bd_net [get_bd_pins diamond_line_0/inc_address] [get_bd_pins axi_bram_ctrl_0_bram/addrb]
startgroup
set_property -dict [list \
  CONFIG.Memory_Type {Simple_Dual_Port_RAM} \
  CONFIG.use_bram_block {Stand_Alone} \
] [get_bd_cells axi_bram_ctrl_0_bram]
endgroup
startgroup
set_property CONFIG.Write_Depth_A {38400} [get_bd_cells axi_bram_ctrl_0_bram]
endgroup
connect_bd_net [get_bd_pins axi_bram_ctrl_0_bram/clkb] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axi_bram_ctrl_0_bram/enb] [get_bd_pins bram_read_0/enb]
delete_bd_objs [get_bd_intf_nets axi_bram_ctrl_0_BRAM_PORTB]
startgroup
set_property CONFIG.SINGLE_PORT_BRAM {1} [get_bd_cells axi_bram_ctrl_0]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins diamond_line_0/hsync]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins diamond_line_0/vsync]
endgroup
startgroup
make_bd_pins_external  [get_bd_pins diamond_line_0/vga_out]
endgroup
save_bd_design
launch_runs synth_1 -jobs 24
wait_on_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
open_run synth_1 -name synth_1
close_design
make_wrapper -files [get_files C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/project_2.srcs/sources_1/bd/design_1/design_1.bd] -top
add_files -norecurse c:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/project_2.gen/sources_1/bd/design_1/hdl/design_1_wrapper.v
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
current_project project_1
close_project
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
open_run synth_1 -name synth_1
set_property IOSTANDARD LVCMOS33 [get_ports [list hsync_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list vga_out_0]]
set_property IOSTANDARD LVCMOS33 [get_ports [list vsync_0]]
place_ports hsync_0 D20
place_ports vga_out_0 D22
place_ports vsync_0 E20
file mkdir C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/project_2.srcs/constrs_1/new
close [ open C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/project_2.srcs/constrs_1/new/const.xdc w ]
add_files -fileset constrs_1 C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/project_2.srcs/constrs_1/new/const.xdc
set_property target_constrs_file C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/project_2.srcs/constrs_1/new/const.xdc [current_fileset -constrset]
save_constraints -force
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/design_1_wrapper.xsa
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/project_2.srcs/sources_1/bd/design_1/design_1.bd]
refresh_design
close_design
open_bd_design {C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/project_2.srcs/sources_1/bd/design_1/design_1.bd}
set_property range 64K [get_bd_addr_segs {microblaze_0/Data/SEG_axi_bram_ctrl_0_Mem0}]
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
connect_bd_net [get_bd_pins bram_read_0/enb] [get_bd_pins axi_bram_ctrl_0_bram/ena]
connect_bd_net [get_bd_pins bram_read_0/web] [get_bd_pins axi_bram_ctrl_0_bram/wea]
save_bd_design
delete_bd_objs [get_bd_nets bram_read_0_web]
save_bd_design
generate_target all [get_files  C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/project_2.srcs/sources_1/bd/design_1/design_1.bd]
catch { config_ip_cache -export [get_ips -all design_1_axi_smc_0] }
catch { [ delete_ip_run [get_ips -all design_1_axi_smc_0] ] }
export_ip_user_files -of_objects [get_files C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/project_2.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/project_2.srcs/sources_1/bd/design_1/design_1.bd]
export_simulation -of_objects [get_files C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/project_2.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/project_2.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/project_2.ip_user_files -ipstatic_source_dir C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/project_2.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/project_2.cache/compile_simlib/modelsim} {questa=C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/project_2.cache/compile_simlib/questa} {riviera=C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/project_2.cache/compile_simlib/riviera} {activehdl=C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/project_2.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
write_hw_platform -fixed -include_bit -force -file C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/design_1_wrapper.xsa
startgroup
set_property -dict [list \
  CONFIG.Enable_A {Always_Enabled} \
  CONFIG.Enable_B {Always_Enabled} \
] [get_bd_cells axi_bram_ctrl_0_bram]
delete_bd_objs [get_bd_nets bram_read_0_enb] [get_bd_nets bram_read_0_enb]
endgroup
save_bd_design
reset_run synth_1
reset_run design_1_axi_bram_ctrl_0_bram_0_synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/design_1_wrapper.xsa
current_project vga_connector
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/vga_connector/vga_connector.runs/impl_1/pmod_add.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/vga_connector/vga_connector.runs/impl_1/pmod_add.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
current_project project_2
update_module_reference design_1_diamond_line_0_0
current_project vga_connector
current_project project_2
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/design_1_wrapper.xsa
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/vga_connector/vga_connector.runs/impl_1/pmod_add.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
current_project vga_connector
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/vga_connector/vga_connector.runs/impl_1/pmod_add.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
close_hw_manager
current_project project_2
update_module_reference design_1_diamond_line_0_0
current_project vga_connector
current_project project_2
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/design_1_wrapper.xsa
update_module_reference design_1_diamond_line_0_0
regenerate_bd_layout -routing
regenerate_bd_layout -routing
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1 -jobs 24
wait_on_run synth_1
launch_runs impl_1 -jobs 24
wait_on_run impl_1
reset_run impl_1
update_module_reference design_1_diamond_line_0_0
update_module_reference design_1_diamond_line_0_0
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 24
wait_on_run impl_1
write_hw_platform -fixed -include_bit -force -file C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/design_1_wrapper.xsa
set_property location {3.5 1012 506} [get_bd_cells axi_smc]
undo
write_bd_layout -format pdf -orientation portrait C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS/diamond_line/diamond_line.srcs/sources_1/new/design_1.pdf
create_project HAL_symbols_1080 C:/Users/apsgrp9/Desktop/basic_progs/TWO_BOARDS -part xczu9eg-ffvb1156-2-e
current_project project_2
close_project
current_project vga_connector
close_project
