// Seed: 582433346
module module_0;
  assign id_1 = 1;
  assign (strong1, strong0) id_1 = 1 && 1;
  wire id_2;
  wire id_3;
  assign id_2 = id_2;
  assign id_1 = 1;
  wor id_4;
  assign id_4 = !1;
  timeunit 1ps;
  assign id_4 = id_2;
  assign id_1 = id_4 ? 1 : 1;
  wire id_5;
  always
  `define pp_6 0
endmodule
module module_1 (
    id_1
);
  output wire id_1;
  assign id_1 = id_2;
  module_0 modCall_1 ();
  wire id_3;
  assign id_2 = id_2;
  always id_1 <= 1;
  wire id_4, id_5, id_6;
endmodule
