// Seed: 1557638407
module module_0 (
    output uwire id_0,
    input supply1 id_1,
    input tri id_2,
    input wor id_3,
    output tri1 id_4,
    input tri0 id_5,
    output wire id_6,
    input tri0 id_7,
    output tri0 id_8,
    input tri0 id_9,
    input tri id_10,
    input wor id_11,
    input tri0 id_12,
    input tri0 id_13,
    output tri0 module_0,
    input wand id_15,
    input tri1 id_16
);
  wire id_18;
  wire id_19;
endmodule
module module_1 (
    output tri0 id_0,
    output wire id_1,
    input  tri  id_2,
    output tri1 id_3,
    input  wire id_4
);
  wire id_6;
  module_0(
      id_3,
      id_4,
      id_2,
      id_4,
      id_0,
      id_2,
      id_3,
      id_4,
      id_3,
      id_2,
      id_4,
      id_2,
      id_2,
      id_2,
      id_3,
      id_4,
      id_4
  );
  wire id_7;
endmodule
