<stg><name>cnn</name>


<trans_list>

<trans id="270" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="271" from="2" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="3" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="4" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="14" to="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="289" from="15" to="22">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="292" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="21" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="26" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="27" to="40">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="28" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="307" from="28" to="35">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="309" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="310" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="311" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="312" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="313" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="314" from="34" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="316" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="317" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="318" from="37" to="38">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="319" from="38" to="39">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="320" from="39" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([784 x float]* %cnn_input) nounwind, !map !35

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([10 x float]* %prediction) nounwind, !map !41

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecTopModule([4 x i8]* @cnn_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="64">
<![CDATA[
:3  %conv_1_input_0_0 = alloca [100 x float], align 4

]]></Node>
<StgValue><ssdm name="conv_1_input_0_0"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="64">
<![CDATA[
:4  %conv_1_input_0_1 = alloca [90 x float], align 4

]]></Node>
<StgValue><ssdm name="conv_1_input_0_1"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="64">
<![CDATA[
:5  %conv_1_input_0_2 = alloca [90 x float], align 4

]]></Node>
<StgValue><ssdm name="conv_1_input_0_2"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="64">
<![CDATA[
:6  %conv_1_input_1_0 = alloca [90 x float], align 4

]]></Node>
<StgValue><ssdm name="conv_1_input_1_0"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="64">
<![CDATA[
:7  %conv_1_input_1_1 = alloca [81 x float], align 4

]]></Node>
<StgValue><ssdm name="conv_1_input_1_1"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="64">
<![CDATA[
:8  %conv_1_input_1_2 = alloca [81 x float], align 4

]]></Node>
<StgValue><ssdm name="conv_1_input_1_2"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="64">
<![CDATA[
:9  %conv_1_input_2_0 = alloca [90 x float], align 4

]]></Node>
<StgValue><ssdm name="conv_1_input_2_0"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="64">
<![CDATA[
:10  %conv_1_input_2_1 = alloca [81 x float], align 4

]]></Node>
<StgValue><ssdm name="conv_1_input_2_1"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="64">
<![CDATA[
:11  %conv_1_input_2_2 = alloca [81 x float], align 4

]]></Node>
<StgValue><ssdm name="conv_1_input_2_2"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface([784 x float]* %cnn_input, [5 x i8]* @p_str34, i32 0, i32 0, [1 x i8]* @p_str135, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135, [1 x i8]* @p_str135, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln18"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface([10 x float]* %prediction, [5 x i8]* @p_str34, i32 0, i32 0, [1 x i8]* @p_str135, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135, [1 x i8]* @p_str135, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln18"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:14  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str236, i32 0, i32 0, [1 x i8]* @p_str135, i32 0, i32 0, [9 x i8]* @p_str337, [1 x i8]* @p_str135, [1 x i8]* @p_str135, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str135, [1 x i8]* @p_str135) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln18"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %1

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %ix_in_0 = phi i10 [ 0, %0 ], [ %ix_in, %6 ]

]]></Node>
<StgValue><ssdm name="ix_in_0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %i_0 = phi i5 [ 0, %0 ], [ %i, %6 ]

]]></Node>
<StgValue><ssdm name="i_0"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:2  %phi_mul7 = phi i11 [ 0, %0 ], [ %add_ln23, %6 ]

]]></Node>
<StgValue><ssdm name="phi_mul7"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:3  %phi_urem9 = phi i5 [ 0, %0 ], [ %select_ln23, %6 ]

]]></Node>
<StgValue><ssdm name="phi_urem9"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %add_ln23 = add i11 %phi_mul7, 43

]]></Node>
<StgValue><ssdm name="add_ln23"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:5  %icmp_ln23 = icmp eq i5 %i_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln23"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:6  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:7  %i = add i5 %i_0, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %icmp_ln23, label %meminst.preheader, label %2

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:0  %ix_in = add i10 28, %ix_in_0

]]></Node>
<StgValue><ssdm name="ix_in"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="3" op_0_bw="5">
<![CDATA[
:1  %trunc_ln27 = trunc i5 %phi_urem9 to i3

]]></Node>
<StgValue><ssdm name="trunc_ln27"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="4" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
:2  %tmp_14 = call i4 @_ssdm_op_PartSelect.i4.i11.i32.i32(i11 %phi_mul7, i32 7, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="4">
<![CDATA[
:3  %zext_ln27_1 = zext i4 %tmp_14 to i8

]]></Node>
<StgValue><ssdm name="zext_ln27_1"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="7" op_0_bw="7" op_1_bw="4" op_2_bw="3">
<![CDATA[
:4  %tmp_15 = call i7 @_ssdm_op_BitConcatenate.i7.i4.i3(i4 %tmp_14, i3 0)

]]></Node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="7">
<![CDATA[
:5  %zext_ln27_2 = zext i7 %tmp_15 to i8

]]></Node>
<StgValue><ssdm name="zext_ln27_2"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
:6  %tmp_16 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %tmp_14, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="5">
<![CDATA[
:7  %zext_ln27_3 = zext i5 %tmp_16 to i8

]]></Node>
<StgValue><ssdm name="zext_ln27_3"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:8  %add_ln27 = add i8 %zext_ln27_3, %zext_ln27_2

]]></Node>
<StgValue><ssdm name="add_ln27"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %add_ln27_1 = add i8 %zext_ln27_1, %zext_ln27_2

]]></Node>
<StgValue><ssdm name="add_ln27_1"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
:10  br label %3

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln23" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
meminst.preheader:0  call fastcc void @conv_1([100 x float]* %conv_1_input_0_0, [90 x float]* %conv_1_input_0_1, [90 x float]* %conv_1_input_0_2, [90 x float]* %conv_1_input_1_0, [81 x float]* %conv_1_input_1_1, [81 x float]* %conv_1_input_1_2, [90 x float]* %conv_1_input_2_0, [81 x float]* %conv_1_input_2_1, [81 x float]* %conv_1_input_2_2, [4056 x float]* @conv_1_out) nounwind

]]></Node>
<StgValue><ssdm name="call_ln33"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
:0  %ix_in_1 = phi i10 [ %ix_in_0, %2 ], [ %add_ln28, %5 ]

]]></Node>
<StgValue><ssdm name="ix_in_1"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:1  %j_0 = phi i5 [ 0, %2 ], [ %j_2, %5 ]

]]></Node>
<StgValue><ssdm name="j_0"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:2  %phi_mul = phi i11 [ 0, %2 ], [ %add_ln27_4, %5 ]

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
:3  %phi_urem = phi i5 [ 0, %2 ], [ %select_ln28, %5 ]

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:4  %icmp_ln25 = icmp eq i5 %j_0, -4

]]></Node>
<StgValue><ssdm name="icmp_ln25"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:5  %empty_43 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 28, i64 28, i64 28) nounwind

]]></Node>
<StgValue><ssdm name="empty_43"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:6  %j_2 = add i5 %j_0, 1

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7  br i1 %icmp_ln25, label %6, label %4

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="64" op_0_bw="10">
<![CDATA[
:0  %zext_ln27 = zext i10 %ix_in_1 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %cnn_input_addr = getelementptr [784 x float]* %cnn_input, i64 0, i64 %zext_ln27

]]></Node>
<StgValue><ssdm name="cnn_input_addr"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="10">
<![CDATA[
:2  %cnn_input_load = load float* %cnn_input_addr, align 4

]]></Node>
<StgValue><ssdm name="cnn_input_load"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
:4  %add_ln27_4 = add i11 43, %phi_mul

]]></Node>
<StgValue><ssdm name="add_ln27_4"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="4" op_0_bw="4" op_1_bw="11" op_2_bw="32" op_3_bw="32">
<![CDATA[
:5  %tmp_17 = call i4 @_ssdm_op_PartSelect.i4.i11.i32.i32(i11 %phi_mul, i32 7, i32 10)

]]></Node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="8" op_0_bw="4">
<![CDATA[
:6  %zext_ln27_4 = zext i4 %tmp_17 to i8

]]></Node>
<StgValue><ssdm name="zext_ln27_4"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %add_ln27_2 = add i8 %zext_ln27_4, %add_ln27

]]></Node>
<StgValue><ssdm name="add_ln27_2"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  %add_ln27_3 = add i8 %zext_ln27_4, %add_ln27_1

]]></Node>
<StgValue><ssdm name="add_ln27_3"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %add_ln23_32 = add i5 %phi_urem9, 1

]]></Node>
<StgValue><ssdm name="add_ln23_32"/></StgValue>
</operation>

<operation id="95" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln23_1 = icmp ult i5 %add_ln23_32, 3

]]></Node>
<StgValue><ssdm name="icmp_ln23_1"/></StgValue>
</operation>

<operation id="96" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:2  %select_ln23 = select i1 %icmp_ln23_1, i5 %add_ln23_32, i5 0

]]></Node>
<StgValue><ssdm name="select_ln23"/></StgValue>
</operation>

<operation id="97" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln25" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %1

]]></Node>
<StgValue><ssdm name="br_ln23"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="98" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="10">
<![CDATA[
:2  %cnn_input_load = load float* %cnn_input_addr, align 4

]]></Node>
<StgValue><ssdm name="cnn_input_load"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="3" op_0_bw="5">
<![CDATA[
:3  %trunc_ln27_1 = trunc i5 %phi_urem to i3

]]></Node>
<StgValue><ssdm name="trunc_ln27_1"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="64" op_0_bw="8">
<![CDATA[
:8  %zext_ln27_5 = zext i8 %add_ln27_2 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_5"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %conv_1_input_0_0_a = getelementptr [100 x float]* %conv_1_input_0_0, i64 0, i64 %zext_ln27_5

]]></Node>
<StgValue><ssdm name="conv_1_input_0_0_a"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="64" op_0_bw="8">
<![CDATA[
:11  %zext_ln27_6 = zext i8 %add_ln27_3 to i64

]]></Node>
<StgValue><ssdm name="zext_ln27_6"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %conv_1_input_0_1_a = getelementptr [90 x float]* %conv_1_input_0_1, i64 0, i64 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="conv_1_input_0_1_a"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %conv_1_input_0_2_a = getelementptr [90 x float]* %conv_1_input_0_2, i64 0, i64 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="conv_1_input_0_2_a"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %conv_1_input_1_0_a = getelementptr [90 x float]* %conv_1_input_1_0, i64 0, i64 %zext_ln27_5

]]></Node>
<StgValue><ssdm name="conv_1_input_1_0_a"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %conv_1_input_1_1_a = getelementptr [81 x float]* %conv_1_input_1_1, i64 0, i64 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="conv_1_input_1_1_a"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %conv_1_input_1_2_a = getelementptr [81 x float]* %conv_1_input_1_2, i64 0, i64 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="conv_1_input_1_2_a"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %conv_1_input_2_0_a = getelementptr [90 x float]* %conv_1_input_2_0, i64 0, i64 %zext_ln27_5

]]></Node>
<StgValue><ssdm name="conv_1_input_2_0_a"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %conv_1_input_2_1_a = getelementptr [81 x float]* %conv_1_input_2_1, i64 0, i64 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="conv_1_input_2_1_a"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="7" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:19  %conv_1_input_2_2_a = getelementptr [81 x float]* %conv_1_input_2_2, i64 0, i64 %zext_ln27_6

]]></Node>
<StgValue><ssdm name="conv_1_input_2_2_a"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
:20  switch i3 %trunc_ln27, label %branch2 [
    i3 0, label %branch0
    i3 1, label %branch1
  ]

]]></Node>
<StgValue><ssdm name="switch_ln27"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch1:0  switch i3 %trunc_ln27_1, label %branch8 [
    i3 0, label %branch6
    i3 1, label %branch7
  ]

]]></Node>
<StgValue><ssdm name="switch_ln27"/></StgValue>
</operation>

<operation id="113" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="1"/>
<literal name="trunc_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch7:0  store float %cnn_input_load, float* %conv_1_input_1_1_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="114" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="1"/>
<literal name="trunc_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
branch7:1  br label %branch118

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="115" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="1"/>
<literal name="trunc_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch6:0  store float %cnn_input_load, float* %conv_1_input_1_0_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="116" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="1"/>
<literal name="trunc_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
branch6:1  br label %branch118

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="117" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="1"/>
<literal name="trunc_ln27_1" val="!0"/>
<literal name="trunc_ln27_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch8:0  store float %cnn_input_load, float* %conv_1_input_1_2_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="118" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="1"/>
<literal name="trunc_ln27_1" val="!0"/>
<literal name="trunc_ln27_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
branch8:1  br label %branch118

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="119" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="0">
<![CDATA[
branch118:0  br label %5

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="120" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch0:0  switch i3 %trunc_ln27_1, label %branch5 [
    i3 0, label %branch3
    i3 1, label %branch4
  ]

]]></Node>
<StgValue><ssdm name="switch_ln27"/></StgValue>
</operation>

<operation id="121" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="0"/>
<literal name="trunc_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch4:0  store float %cnn_input_load, float* %conv_1_input_0_1_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="122" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="0"/>
<literal name="trunc_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
branch4:1  br label %branch012

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="123" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="0"/>
<literal name="trunc_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch3:0  store float %cnn_input_load, float* %conv_1_input_0_0_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="124" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="0"/>
<literal name="trunc_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="0">
<![CDATA[
branch3:1  br label %branch012

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="125" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="0"/>
<literal name="trunc_ln27_1" val="!0"/>
<literal name="trunc_ln27_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch5:0  store float %cnn_input_load, float* %conv_1_input_0_2_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="126" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="0"/>
<literal name="trunc_ln27_1" val="!0"/>
<literal name="trunc_ln27_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
branch5:1  br label %branch012

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="127" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
branch012:0  br label %5

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="128" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0" op_4_bw="3" op_5_bw="0">
<![CDATA[
branch2:0  switch i3 %trunc_ln27_1, label %branch11 [
    i3 0, label %branch9
    i3 1, label %branch10
  ]

]]></Node>
<StgValue><ssdm name="switch_ln27"/></StgValue>
</operation>

<operation id="129" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
<literal name="trunc_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch10:0  store float %cnn_input_load, float* %conv_1_input_2_1_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="130" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
<literal name="trunc_ln27_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
branch10:1  br label %branch225

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="131" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
<literal name="trunc_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch9:0  store float %cnn_input_load, float* %conv_1_input_2_0_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="132" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
<literal name="trunc_ln27_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
branch9:1  br label %branch225

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="133" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
<literal name="trunc_ln27_1" val="!0"/>
<literal name="trunc_ln27_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="0" op_0_bw="32" op_1_bw="7">
<![CDATA[
branch11:0  store float %cnn_input_load, float* %conv_1_input_2_2_a, align 4

]]></Node>
<StgValue><ssdm name="store_ln27"/></StgValue>
</operation>

<operation id="134" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
<literal name="trunc_ln27_1" val="!0"/>
<literal name="trunc_ln27_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="0">
<![CDATA[
branch11:1  br label %branch225

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln27" val="!0"/>
<literal name="trunc_ln27" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0">
<![CDATA[
branch225:0  br label %5

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0  %add_ln28_2 = add i5 %phi_urem, 1

]]></Node>
<StgValue><ssdm name="add_ln28_2"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
:1  %icmp_ln28 = icmp ult i5 %add_ln28_2, 3

]]></Node>
<StgValue><ssdm name="icmp_ln28"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:2  %select_ln28 = select i1 %icmp_ln28, i5 %add_ln28_2, i5 0

]]></Node>
<StgValue><ssdm name="select_ln28"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="140" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
:3  %add_ln28 = add i10 %ix_in_1, 1

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %3

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="141" st_id="5" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32">
<![CDATA[
meminst.preheader:0  call fastcc void @conv_1([100 x float]* %conv_1_input_0_0, [90 x float]* %conv_1_input_0_1, [90 x float]* %conv_1_input_0_2, [90 x float]* %conv_1_input_1_0, [81 x float]* %conv_1_input_1_1, [81 x float]* %conv_1_input_1_2, [90 x float]* %conv_1_input_2_0, [81 x float]* %conv_1_input_2_1, [81 x float]* %conv_1_input_2_2, [4056 x float]* @conv_1_out) nounwind

]]></Node>
<StgValue><ssdm name="call_ln33"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="142" st_id="6" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
meminst.preheader:1  call fastcc void @max_pool_1([1014 x float]* @max_pool_1_out) nounwind

]]></Node>
<StgValue><ssdm name="call_ln38"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="143" st_id="7" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
meminst.preheader:1  call fastcc void @max_pool_1([1014 x float]* @max_pool_1_out) nounwind

]]></Node>
<StgValue><ssdm name="call_ln38"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="144" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
meminst.preheader:2  call fastcc void @conv_2([1936 x float]* @conv_2_out) nounwind

]]></Node>
<StgValue><ssdm name="call_ln43"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="145" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
meminst.preheader:2  call fastcc void @conv_2([1936 x float]* @conv_2_out) nounwind

]]></Node>
<StgValue><ssdm name="call_ln43"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="146" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
meminst.preheader:3  call fastcc void @max_pool_2([400 x float]* @max_pool_2_out) nounwind

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="147" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="151" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
meminst.preheader:3  call fastcc void @max_pool_2([400 x float]* @max_pool_2_out) nounwind

]]></Node>
<StgValue><ssdm name="call_ln48"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="148" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
meminst.preheader:4  call fastcc void @flat([400 x float]* @flat_array) nounwind

]]></Node>
<StgValue><ssdm name="call_ln53"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="149" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0" op_4_bw="0">
<![CDATA[
meminst.preheader:4  call fastcc void @flat([400 x float]* @flat_array) nounwind

]]></Node>
<StgValue><ssdm name="call_ln53"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
meminst.preheader:5  br label %7

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="155" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i6 [ 0, %meminst.preheader ], [ %i_1, %DENSE_LOOP_end ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="156" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:1  %icmp_ln9 = icmp eq i6 %i_0_i, -14

]]></Node>
<StgValue><ssdm name="icmp_ln9"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="157" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

]]></Node>
<StgValue><ssdm name="empty_44"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="158" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:3  %i_1 = add i6 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln9, label %dense_1.exit.preheader, label %DENSE_LOOP_begin

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
DENSE_LOOP_begin:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
DENSE_LOOP_begin:1  %tmp_12_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str19) nounwind

]]></Node>
<StgValue><ssdm name="tmp_12_i"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="64" op_0_bw="6">
<![CDATA[
DENSE_LOOP_begin:2  %zext_ln14 = zext i6 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln14"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="15" op_0_bw="6">
<![CDATA[
DENSE_LOOP_begin:3  %zext_ln13 = zext i6 %i_0_i to i15

]]></Node>
<StgValue><ssdm name="zext_ln13"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
DENSE_LOOP_begin:4  br label %8

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0">
<![CDATA[
dense_1.exit.preheader:0  br label %dense_1.exit

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="162" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="167" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %sum_0_i = phi float [ 0.000000e+00, %DENSE_LOOP_begin ], [ %sum, %9 ]

]]></Node>
<StgValue><ssdm name="sum_0_i"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="168" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
:1  %j_0_i = phi i9 [ 0, %DENSE_LOOP_begin ], [ %j, %9 ]

]]></Node>
<StgValue><ssdm name="j_0_i"/></StgValue>
</operation>

<operation id="164" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="169" bw="15" op_0_bw="15" op_1_bw="0" op_2_bw="15" op_3_bw="0">
<![CDATA[
:2  %phi_mul12 = phi i15 [ 0, %DENSE_LOOP_begin ], [ %add_ln14_4, %9 ]

]]></Node>
<StgValue><ssdm name="phi_mul12"/></StgValue>
</operation>

<operation id="165" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="170" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %icmp_ln13 = icmp eq i9 %j_0_i, -112

]]></Node>
<StgValue><ssdm name="icmp_ln13"/></StgValue>
</operation>

<operation id="166" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="171" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4  %empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 400, i64 400, i64 400) nounwind

]]></Node>
<StgValue><ssdm name="empty_45"/></StgValue>
</operation>

<operation id="167" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="172" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %j = add i9 %j_0_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="168" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="173" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %icmp_ln13, label %DENSE_LOOP_end, label %9

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="169" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="64" op_0_bw="9">
<![CDATA[
:1  %zext_ln14_5 = zext i9 %j_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_5"/></StgValue>
</operation>

<operation id="170" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:2  %add_ln14_4 = add i15 %phi_mul12, 50

]]></Node>
<StgValue><ssdm name="add_ln14_4"/></StgValue>
</operation>

<operation id="171" st_id="15" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="15" op_0_bw="15" op_1_bw="15">
<![CDATA[
:3  %add_ln14 = add i15 %zext_ln13, %phi_mul12

]]></Node>
<StgValue><ssdm name="add_ln14"/></StgValue>
</operation>

<operation id="172" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="64" op_0_bw="15">
<![CDATA[
:4  %zext_ln14_7 = zext i15 %add_ln14 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_7"/></StgValue>
</operation>

<operation id="173" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="15" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %dense_1_weights_addr = getelementptr [20000 x float]* @dense_1_weights, i64 0, i64 %zext_ln14_7

]]></Node>
<StgValue><ssdm name="dense_1_weights_addr"/></StgValue>
</operation>

<operation id="174" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %flat_array_addr = getelementptr [400 x float]* @flat_array, i64 0, i64 %zext_ln14_5

]]></Node>
<StgValue><ssdm name="flat_array_addr"/></StgValue>
</operation>

<operation id="175" st_id="15" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="9">
<![CDATA[
:7  %flat_array_load = load float* %flat_array_addr, align 4

]]></Node>
<StgValue><ssdm name="flat_array_load"/></StgValue>
</operation>

<operation id="176" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="15">
<![CDATA[
:8  %dense_1_weights_load = load float* %dense_1_weights_addr, align 4

]]></Node>
<StgValue><ssdm name="dense_1_weights_load"/></StgValue>
</operation>

<operation id="177" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="188" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
DENSE_LOOP_end:0  %dense_1_bias_addr = getelementptr inbounds [50 x float]* @dense_1_bias, i64 0, i64 %zext_ln14

]]></Node>
<StgValue><ssdm name="dense_1_bias_addr"/></StgValue>
</operation>

<operation id="178" st_id="15" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="6">
<![CDATA[
DENSE_LOOP_end:1  %dense_1_bias_load = load float* %dense_1_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="dense_1_bias_load"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="179" st_id="16" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="182" bw="32" op_0_bw="9">
<![CDATA[
:7  %flat_array_load = load float* %flat_array_addr, align 4

]]></Node>
<StgValue><ssdm name="flat_array_load"/></StgValue>
</operation>

<operation id="180" st_id="16" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="183" bw="32" op_0_bw="15">
<![CDATA[
:8  %dense_1_weights_load = load float* %dense_1_weights_addr, align 4

]]></Node>
<StgValue><ssdm name="dense_1_weights_load"/></StgValue>
</operation>

<operation id="181" st_id="16" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i = fmul float %flat_array_load, %dense_1_weights_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="182" st_id="17" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="184" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:9  %tmp_i = fmul float %flat_array_load, %dense_1_weights_load

]]></Node>
<StgValue><ssdm name="tmp_i"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="183" st_id="18" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum = fadd float %sum_0_i, %tmp_i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="184" st_id="19" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum = fadd float %sum_0_i, %tmp_i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="185" st_id="20" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum = fadd float %sum_0_i, %tmp_i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="186" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="175" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str120) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="187" st_id="21" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %sum = fadd float %sum_0_i, %tmp_i

]]></Node>
<StgValue><ssdm name="sum"/></StgValue>
</operation>

<operation id="188" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %8

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="189" st_id="22" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="32" op_0_bw="6">
<![CDATA[
DENSE_LOOP_end:1  %dense_1_bias_load = load float* %dense_1_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="dense_1_bias_load"/></StgValue>
</operation>

<operation id="190" st_id="22" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DENSE_LOOP_end:2  %tmp_i_46 = fadd float %sum_0_i, %dense_1_bias_load

]]></Node>
<StgValue><ssdm name="tmp_i_46"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="191" st_id="23" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DENSE_LOOP_end:2  %tmp_i_46 = fadd float %sum_0_i, %dense_1_bias_load

]]></Node>
<StgValue><ssdm name="tmp_i_46"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="192" st_id="24" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DENSE_LOOP_end:2  %tmp_i_46 = fadd float %sum_0_i, %dense_1_bias_load

]]></Node>
<StgValue><ssdm name="tmp_i_46"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="193" st_id="25" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="190" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DENSE_LOOP_end:2  %tmp_i_46 = fadd float %sum_0_i, %dense_1_bias_load

]]></Node>
<StgValue><ssdm name="tmp_i_46"/></StgValue>
</operation>

<operation id="194" st_id="25" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
DENSE_LOOP_end:10  %tmp_s = fcmp olt float %tmp_i_46, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="195" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="191" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
DENSE_LOOP_end:3  %dense_1_out_addr = getelementptr [50 x float]* @dense_1_out, i64 0, i64 %zext_ln14

]]></Node>
<StgValue><ssdm name="dense_1_out_addr"/></StgValue>
</operation>

<operation id="196" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="192" bw="32" op_0_bw="32">
<![CDATA[
DENSE_LOOP_end:4  %bitcast_ln19 = bitcast float %tmp_i_46 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln19"/></StgValue>
</operation>

<operation id="197" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="193" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
DENSE_LOOP_end:5  %tmp = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln19, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="198" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="194" bw="23" op_0_bw="32">
<![CDATA[
DENSE_LOOP_end:6  %trunc_ln19 = trunc i32 %bitcast_ln19 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln19"/></StgValue>
</operation>

<operation id="199" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="195" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
DENSE_LOOP_end:7  %icmp_ln19 = icmp ne i8 %tmp, -1

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="200" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="196" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
DENSE_LOOP_end:8  %icmp_ln19_1 = icmp eq i23 %trunc_ln19, 0

]]></Node>
<StgValue><ssdm name="icmp_ln19_1"/></StgValue>
</operation>

<operation id="201" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
DENSE_LOOP_end:9  %or_ln19 = or i1 %icmp_ln19_1, %icmp_ln19

]]></Node>
<StgValue><ssdm name="or_ln19"/></StgValue>
</operation>

<operation id="202" st_id="26" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
DENSE_LOOP_end:10  %tmp_s = fcmp olt float %tmp_i_46, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="203" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
DENSE_LOOP_end:11  %and_ln19 = and i1 %or_ln19, %tmp_s

]]></Node>
<StgValue><ssdm name="and_ln19"/></StgValue>
</operation>

<operation id="204" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
DENSE_LOOP_end:12  %select_ln19 = select i1 %and_ln19, float 0.000000e+00, float %tmp_i_46

]]></Node>
<StgValue><ssdm name="select_ln19"/></StgValue>
</operation>

<operation id="205" st_id="26" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="201" bw="0" op_0_bw="32" op_1_bw="6">
<![CDATA[
DENSE_LOOP_end:13  store float %select_ln19, float* %dense_1_out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="206" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
DENSE_LOOP_end:14  %empty_47 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str19, i32 %tmp_12_i) nounwind

]]></Node>
<StgValue><ssdm name="empty_47"/></StgValue>
</operation>

<operation id="207" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0">
<![CDATA[
DENSE_LOOP_end:15  br label %7

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="208" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
dense_1.exit:0  %i_0_i26 = phi i5 [ %i_2, %DENSE_LOOP_end1 ], [ 0, %dense_1.exit.preheader ]

]]></Node>
<StgValue><ssdm name="i_0_i26"/></StgValue>
</operation>

<operation id="209" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
dense_1.exit:1  %icmp_ln9_1 = icmp eq i5 %i_0_i26, -2

]]></Node>
<StgValue><ssdm name="icmp_ln9_1"/></StgValue>
</operation>

<operation id="210" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
dense_1.exit:2  %empty_48 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind

]]></Node>
<StgValue><ssdm name="empty_48"/></StgValue>
</operation>

<operation id="211" st_id="27" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="210" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
dense_1.exit:3  %i_2 = add i5 %i_0_i26, 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="212" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
dense_1.exit:4  br i1 %icmp_ln9_1, label %dense_2.exit, label %DENSE_LOOP_begin1

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>

<operation id="213" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
DENSE_LOOP_begin1:0  call void (...)* @_ssdm_op_SpecLoopName([11 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln9"/></StgValue>
</operation>

<operation id="214" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="214" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
DENSE_LOOP_begin1:1  %tmp_11_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([11 x i8]* @p_str17) nounwind

]]></Node>
<StgValue><ssdm name="tmp_11_i"/></StgValue>
</operation>

<operation id="215" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="215" bw="64" op_0_bw="5">
<![CDATA[
DENSE_LOOP_begin1:2  %zext_ln14_4 = zext i5 %i_0_i26 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_4"/></StgValue>
</operation>

<operation id="216" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="216" bw="12" op_0_bw="5">
<![CDATA[
DENSE_LOOP_begin1:3  %zext_ln13_3 = zext i5 %i_0_i26 to i12

]]></Node>
<StgValue><ssdm name="zext_ln13_3"/></StgValue>
</operation>

<operation id="217" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="217" bw="0" op_0_bw="0">
<![CDATA[
DENSE_LOOP_begin1:4  br label %10

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="218" st_id="27" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln9_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
dense_2.exit:0  call fastcc void @dense_out([10 x float]* %prediction) nounwind

]]></Node>
<StgValue><ssdm name="call_ln66"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="219" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0  %sum_0_i29 = phi float [ 0.000000e+00, %DENSE_LOOP_begin1 ], [ %sum_1, %11 ]

]]></Node>
<StgValue><ssdm name="sum_0_i29"/></StgValue>
</operation>

<operation id="220" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
:1  %j_0_i30 = phi i6 [ 0, %DENSE_LOOP_begin1 ], [ %j_1, %11 ]

]]></Node>
<StgValue><ssdm name="j_0_i30"/></StgValue>
</operation>

<operation id="221" st_id="28" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
:2  %icmp_ln13_1 = icmp eq i6 %j_0_i30, -14

]]></Node>
<StgValue><ssdm name="icmp_ln13_1"/></StgValue>
</operation>

<operation id="222" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:3  %empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 50, i64 50, i64 50) nounwind

]]></Node>
<StgValue><ssdm name="empty_49"/></StgValue>
</operation>

<operation id="223" st_id="28" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="223" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
:4  %j_1 = add i6 %j_0_i30, 1

]]></Node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="224" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="224" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5  br i1 %icmp_ln13_1, label %DENSE_LOOP_end1, label %11

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>

<operation id="225" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="64" op_0_bw="6">
<![CDATA[
:1  %zext_ln14_6 = zext i6 %j_0_i30 to i64

]]></Node>
<StgValue><ssdm name="zext_ln14_6"/></StgValue>
</operation>

<operation id="226" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="11" op_0_bw="11" op_1_bw="6" op_2_bw="5">
<![CDATA[
:2  %tmp_11 = call i11 @_ssdm_op_BitConcatenate.i11.i6.i5(i6 %j_0_i30, i5 0)

]]></Node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="227" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="12" op_0_bw="11">
<![CDATA[
:3  %zext_ln14_8 = zext i11 %tmp_11 to i12

]]></Node>
<StgValue><ssdm name="zext_ln14_8"/></StgValue>
</operation>

<operation id="228" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="7" op_0_bw="7" op_1_bw="6" op_2_bw="1">
<![CDATA[
:4  %tmp_12 = call i7 @_ssdm_op_BitConcatenate.i7.i6.i1(i6 %j_0_i30, i1 false)

]]></Node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="229" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="12" op_0_bw="7">
<![CDATA[
:5  %zext_ln14_9 = zext i7 %tmp_12 to i12

]]></Node>
<StgValue><ssdm name="zext_ln14_9"/></StgValue>
</operation>

<operation id="230" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6  %sub_ln14 = sub i12 %zext_ln14_8, %zext_ln14_9

]]></Node>
<StgValue><ssdm name="sub_ln14"/></StgValue>
</operation>

<operation id="231" st_id="28" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:7  %add_ln14_3 = add i12 %sub_ln14, %zext_ln13_3

]]></Node>
<StgValue><ssdm name="add_ln14_3"/></StgValue>
</operation>

<operation id="232" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="64" op_0_bw="12">
<![CDATA[
:8  %sext_ln14 = sext i12 %add_ln14_3 to i64

]]></Node>
<StgValue><ssdm name="sext_ln14"/></StgValue>
</operation>

<operation id="233" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="235" bw="11" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %dense_2_weights_addr = getelementptr [1500 x float]* @dense_2_weights, i64 0, i64 %sext_ln14

]]></Node>
<StgValue><ssdm name="dense_2_weights_addr"/></StgValue>
</operation>

<operation id="234" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="6" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %dense_1_out_addr_1 = getelementptr [50 x float]* @dense_1_out, i64 0, i64 %zext_ln14_6

]]></Node>
<StgValue><ssdm name="dense_1_out_addr_1"/></StgValue>
</operation>

<operation id="235" st_id="28" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="6">
<![CDATA[
:11  %dense_1_out_load = load float* %dense_1_out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_load"/></StgValue>
</operation>

<operation id="236" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="11">
<![CDATA[
:12  %dense_2_weights_load = load float* %dense_2_weights_addr, align 4

]]></Node>
<StgValue><ssdm name="dense_2_weights_load"/></StgValue>
</operation>

<operation id="237" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="243" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
DENSE_LOOP_end1:0  %dense_2_bias_addr = getelementptr inbounds [30 x float]* @dense_2_bias, i64 0, i64 %zext_ln14_4

]]></Node>
<StgValue><ssdm name="dense_2_bias_addr"/></StgValue>
</operation>

<operation id="238" st_id="28" stage="2" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln13_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="5">
<![CDATA[
DENSE_LOOP_end1:1  %dense_2_bias_load = load float* %dense_2_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="dense_2_bias_load"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="239" st_id="29" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="237" bw="32" op_0_bw="6">
<![CDATA[
:11  %dense_1_out_load = load float* %dense_1_out_addr_1, align 4

]]></Node>
<StgValue><ssdm name="dense_1_out_load"/></StgValue>
</operation>

<operation id="240" st_id="29" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="238" bw="32" op_0_bw="11">
<![CDATA[
:12  %dense_2_weights_load = load float* %dense_2_weights_addr, align 4

]]></Node>
<StgValue><ssdm name="dense_2_weights_load"/></StgValue>
</operation>

<operation id="241" st_id="29" stage="2" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_7_i = fmul float %dense_1_out_load, %dense_2_weights_load

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="242" st_id="30" stage="1" lat="2">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="239" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:13  %tmp_7_i = fmul float %dense_1_out_load, %dense_2_weights_load

]]></Node>
<StgValue><ssdm name="tmp_7_i"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="243" st_id="31" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %sum_1 = fadd float %sum_0_i29, %tmp_7_i

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="244" st_id="32" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %sum_1 = fadd float %sum_0_i29, %tmp_7_i

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="245" st_id="33" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %sum_1 = fadd float %sum_0_i29, %tmp_7_i

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="246" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str118) nounwind

]]></Node>
<StgValue><ssdm name="specloopname_ln13"/></StgValue>
</operation>

<operation id="247" st_id="34" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="240" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:14  %sum_1 = fadd float %sum_0_i29, %tmp_7_i

]]></Node>
<StgValue><ssdm name="sum_1"/></StgValue>
</operation>

<operation id="248" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %10

]]></Node>
<StgValue><ssdm name="br_ln13"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="249" st_id="35" stage="1" lat="2">
<core>ROM_nP</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="32" op_0_bw="5">
<![CDATA[
DENSE_LOOP_end1:1  %dense_2_bias_load = load float* %dense_2_bias_addr, align 4

]]></Node>
<StgValue><ssdm name="dense_2_bias_load"/></StgValue>
</operation>

<operation id="250" st_id="35" stage="4" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DENSE_LOOP_end1:2  %tmp_i1 = fadd float %sum_0_i29, %dense_2_bias_load

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="251" st_id="36" stage="3" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DENSE_LOOP_end1:2  %tmp_i1 = fadd float %sum_0_i29, %dense_2_bias_load

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="252" st_id="37" stage="2" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DENSE_LOOP_end1:2  %tmp_i1 = fadd float %sum_0_i29, %dense_2_bias_load

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="253" st_id="38" stage="1" lat="4">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
DENSE_LOOP_end1:2  %tmp_i1 = fadd float %sum_0_i29, %dense_2_bias_load

]]></Node>
<StgValue><ssdm name="tmp_i1"/></StgValue>
</operation>

<operation id="254" st_id="38" stage="2" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
DENSE_LOOP_end1:10  %tmp_8 = fcmp olt float %tmp_i1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="255" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
DENSE_LOOP_end1:3  %dense_2_out_addr = getelementptr [30 x float]* @dense_2_out, i64 0, i64 %zext_ln14_4

]]></Node>
<StgValue><ssdm name="dense_2_out_addr"/></StgValue>
</operation>

<operation id="256" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="32" op_0_bw="32">
<![CDATA[
DENSE_LOOP_end1:4  %bitcast_ln19_1 = bitcast float %tmp_i1 to i32

]]></Node>
<StgValue><ssdm name="bitcast_ln19_1"/></StgValue>
</operation>

<operation id="257" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
DENSE_LOOP_end1:5  %tmp_7 = call i8 @_ssdm_op_PartSelect.i8.i32.i32.i32(i32 %bitcast_ln19_1, i32 23, i32 30)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="258" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="23" op_0_bw="32">
<![CDATA[
DENSE_LOOP_end1:6  %trunc_ln19_1 = trunc i32 %bitcast_ln19_1 to i23

]]></Node>
<StgValue><ssdm name="trunc_ln19_1"/></StgValue>
</operation>

<operation id="259" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
DENSE_LOOP_end1:7  %icmp_ln19_2 = icmp ne i8 %tmp_7, -1

]]></Node>
<StgValue><ssdm name="icmp_ln19_2"/></StgValue>
</operation>

<operation id="260" st_id="39" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="251" bw="1" op_0_bw="23" op_1_bw="23">
<![CDATA[
DENSE_LOOP_end1:8  %icmp_ln19_3 = icmp eq i23 %trunc_ln19_1, 0

]]></Node>
<StgValue><ssdm name="icmp_ln19_3"/></StgValue>
</operation>

<operation id="261" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="252" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
DENSE_LOOP_end1:9  %or_ln19_1 = or i1 %icmp_ln19_3, %icmp_ln19_2

]]></Node>
<StgValue><ssdm name="or_ln19_1"/></StgValue>
</operation>

<operation id="262" st_id="39" stage="1" lat="2">
<core>FCmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
DENSE_LOOP_end1:10  %tmp_8 = fcmp olt float %tmp_i1, 0.000000e+00

]]></Node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="263" st_id="39" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="254" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
DENSE_LOOP_end1:11  %and_ln19_1 = and i1 %or_ln19_1, %tmp_8

]]></Node>
<StgValue><ssdm name="and_ln19_1"/></StgValue>
</operation>

<operation id="264" st_id="39" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="255" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
DENSE_LOOP_end1:12  %select_ln19_1 = select i1 %and_ln19_1, float 0.000000e+00, float %tmp_i1

]]></Node>
<StgValue><ssdm name="select_ln19_1"/></StgValue>
</operation>

<operation id="265" st_id="39" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="256" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
DENSE_LOOP_end1:13  store float %select_ln19_1, float* %dense_2_out_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="266" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
DENSE_LOOP_end1:14  %empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([11 x i8]* @p_str17, i32 %tmp_11_i) nounwind

]]></Node>
<StgValue><ssdm name="empty_50"/></StgValue>
</operation>

<operation id="267" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="258" bw="0" op_0_bw="0">
<![CDATA[
DENSE_LOOP_end1:15  br label %dense_1.exit

]]></Node>
<StgValue><ssdm name="br_ln9"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="268" st_id="40" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="260" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32">
<![CDATA[
dense_2.exit:0  call fastcc void @dense_out([10 x float]* %prediction) nounwind

]]></Node>
<StgValue><ssdm name="call_ln66"/></StgValue>
</operation>

<operation id="269" st_id="40" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="261" bw="0">
<![CDATA[
dense_2.exit:1  ret void

]]></Node>
<StgValue><ssdm name="ret_ln67"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
