C:/Xilinx/10.1/ISE/verilog/src/glbl.v
N:/K.34/rtf/verilog/src/unisims/DCM_SP.v
N:/K.34/rtf/verilog/src/unisims/IBUFG.v
C:/XUP/Markets/PLDs/Workshops/courses/v10_1_fpga_flow/sp3ekit/labsolutions/VHDL/lab4/synth_lab/my_dcm.v
N:/K.34/rtf/vhdl/src/unisims/unisim_VITAL.vhd
C:/XUP/Markets/PLDs/Workshops/courses/v10_1_fpga_flow/sp3ekit/labsolutions/VHDL/lab4/synth_lab/kcpsm3.vhd
C:/XUP/Markets/PLDs/Workshops/courses/v10_1_fpga_flow/sp3ekit/labsolutions/VHDL/lab4/synth_lab/loopback.vhd
C:/XUP/Markets/PLDs/Workshops/courses/v10_1_fpga_flow/sp3ekit/labsolutions/VHDL/lab4/synth_lab/testbench.vhd
