$date
	Tue Oct 04 14:06:20 2011
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module decade_tb $end
$var wire 1 ! Q0 $end
$var wire 1 " Q1 $end
$var wire 1 # Q2 $end
$var wire 1 $ Q3 $end
$var wire 1 % Q4 $end
$var wire 1 & Q5 $end
$var wire 1 ' Q6 $end
$var wire 1 ( Q7 $end
$var wire 1 ) Q8 $end
$var wire 1 * Q9 $end
$var reg 1 + clk $end
$var reg 1 , enable $end
$var reg 1 - reset $end
$scope module uut $end
$var wire 1 . clk $end
$var wire 1 / enable $end
$var wire 1 0 reset $end
$var reg 1 1 Q0 $end
$var reg 1 2 Q1 $end
$var reg 1 3 Q2 $end
$var reg 1 4 Q3 $end
$var reg 1 5 Q4 $end
$var reg 1 6 Q5 $end
$var reg 1 7 Q6 $end
$var reg 1 8 Q7 $end
$var reg 1 9 Q8 $end
$var reg 1 : Q9 $end
$var reg 4 ; counter [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 ;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
0"
0!
$end
#10
b1 ;
11
1!
1+
1.
#20
0+
0.
#30
b10 ;
12
1"
01
0!
1+
1.
#40
0+
0.
#50
b11 ;
13
1#
02
0"
1+
1.
#60
0+
0.
#70
b100 ;
14
1$
03
0#
1+
1.
#80
0+
0.
#90
b101 ;
15
1%
04
0$
1+
1.
#100
0+
0.
#110
b110 ;
16
1&
05
0%
1+
1.
#120
0+
0.
#130
b111 ;
17
1'
06
0&
1+
1.
#140
0+
0.
#150
b1000 ;
18
1(
07
0'
1+
1.
#160
0+
0.
#170
b1001 ;
19
1)
08
0(
1+
1.
#180
0+
0.
#190
b1010 ;
1:
1*
09
0)
1+
1.
#200
0+
0.
#210
11
1!
0:
0*
b1 ;
1+
1.
#220
0+
0.
#230
b10 ;
12
1"
01
0!
1+
1.
#240
0+
0.
#250
b11 ;
13
1#
02
0"
1+
1.
#260
0+
0.
#270
b100 ;
14
1$
03
0#
1+
1.
#280
0+
0.
#290
b101 ;
15
1%
04
0$
1+
1.
#300
0+
0.
#310
b110 ;
16
1&
05
0%
1+
1.
#320
0+
0.
#330
b111 ;
17
1'
06
0&
1+
1.
#340
0+
0.
#350
b1000 ;
18
1(
07
0'
1+
1.
#360
0+
0.
#370
b1001 ;
19
1)
08
0(
1+
1.
#380
0+
0.
#390
b1010 ;
1:
1*
09
0)
1+
1.
#400
0+
0.
#410
11
1!
0:
0*
b1 ;
1+
1.
#420
0+
0.
#430
b10 ;
12
1"
01
0!
1+
1.
#440
0+
0.
#450
b11 ;
13
1#
02
0"
1+
1.
#460
0+
0.
#470
b100 ;
14
1$
03
0#
1+
1.
#480
0+
0.
#490
b101 ;
15
1%
04
0$
1+
1.
#500
0+
0.
