// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module a0_fp_conv (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        wt_mem_0_V_address0,
        wt_mem_0_V_ce0,
        wt_mem_0_V_q0,
        wt_mem_1_V_address0,
        wt_mem_1_V_ce0,
        wt_mem_1_V_q0,
        kh_mem_V_address0,
        kh_mem_V_ce0,
        kh_mem_V_q0,
        dmem_0_0_V_address0,
        dmem_0_0_V_ce0,
        dmem_0_0_V_we0,
        dmem_0_0_V_d0,
        dmem_0_0_V_q0,
        dmem_0_1_V_address0,
        dmem_0_1_V_ce0,
        dmem_0_1_V_we0,
        dmem_0_1_V_d0,
        dmem_0_1_V_q0,
        dmem_1_0_V_address0,
        dmem_1_0_V_ce0,
        dmem_1_0_V_we0,
        dmem_1_0_V_d0,
        dmem_1_0_V_q0,
        dmem_1_1_V_address0,
        dmem_1_1_V_ce0,
        dmem_1_1_V_we0,
        dmem_1_1_V_d0,
        dmem_1_1_V_q0,
        d_i_idx_V,
        d_o_idx_V,
        kh_index_V,
        o_index_V,
        N
);

parameter    ap_ST_fsm_state1 = 8'd1;
parameter    ap_ST_fsm_state2 = 8'd2;
parameter    ap_ST_fsm_state3 = 8'd4;
parameter    ap_ST_fsm_state4 = 8'd8;
parameter    ap_ST_fsm_pp0_stage0 = 8'd16;
parameter    ap_ST_fsm_state11 = 8'd32;
parameter    ap_ST_fsm_state12 = 8'd64;
parameter    ap_ST_fsm_state13 = 8'd128;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
output  [11:0] wt_mem_0_V_address0;
output   wt_mem_0_V_ce0;
input  [63:0] wt_mem_0_V_q0;
output  [11:0] wt_mem_1_V_address0;
output   wt_mem_1_V_ce0;
input  [63:0] wt_mem_1_V_q0;
output  [5:0] kh_mem_V_address0;
output   kh_mem_V_ce0;
input  [63:0] kh_mem_V_q0;
output  [9:0] dmem_0_0_V_address0;
output   dmem_0_0_V_ce0;
output   dmem_0_0_V_we0;
output  [63:0] dmem_0_0_V_d0;
input  [63:0] dmem_0_0_V_q0;
output  [9:0] dmem_0_1_V_address0;
output   dmem_0_1_V_ce0;
output   dmem_0_1_V_we0;
output  [63:0] dmem_0_1_V_d0;
input  [63:0] dmem_0_1_V_q0;
output  [9:0] dmem_1_0_V_address0;
output   dmem_1_0_V_ce0;
output   dmem_1_0_V_we0;
output  [63:0] dmem_1_0_V_d0;
input  [63:0] dmem_1_0_V_q0;
output  [9:0] dmem_1_1_V_address0;
output   dmem_1_1_V_ce0;
output   dmem_1_1_V_we0;
output  [63:0] dmem_1_1_V_d0;
input  [63:0] dmem_1_1_V_q0;
input  [0:0] d_i_idx_V;
input  [0:0] d_o_idx_V;
input  [0:0] kh_index_V;
input  [15:0] o_index_V;
input  [15:0] N;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg wt_mem_0_V_ce0;
reg wt_mem_1_V_ce0;
reg kh_mem_V_ce0;
reg[9:0] dmem_0_0_V_address0;
reg dmem_0_0_V_ce0;
reg dmem_0_0_V_we0;
reg[9:0] dmem_0_1_V_address0;
reg dmem_0_1_V_ce0;
reg dmem_0_1_V_we0;
reg[9:0] dmem_1_0_V_address0;
reg dmem_1_0_V_ce0;
reg dmem_1_0_V_we0;
reg[9:0] dmem_1_1_V_address0;
reg dmem_1_1_V_ce0;
reg dmem_1_1_V_we0;

(* fsm_encoding = "none" *) reg   [7:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [10:0] indvar_flatten_reg_5017;
reg   [5:0] p_1_reg_5028;
reg   [5:0] p_4_reg_5039;
reg   [19:0] lbuf_2_1_31_V_4_reg_5050;
reg   [19:0] lbuf_2_1_30_V_4_reg_5062;
reg   [19:0] lbuf_2_1_29_V_4_reg_5074;
reg   [19:0] lbuf_2_1_28_V_4_reg_5086;
reg   [19:0] lbuf_2_1_27_V_4_reg_5098;
reg   [19:0] lbuf_2_1_26_V_4_reg_5110;
reg   [19:0] lbuf_2_1_25_V_4_reg_5122;
reg   [19:0] lbuf_2_1_24_V_4_reg_5134;
reg   [19:0] lbuf_2_1_23_V_4_reg_5146;
reg   [19:0] lbuf_2_1_22_V_4_reg_5158;
reg   [19:0] lbuf_2_1_21_V_4_reg_5170;
reg   [19:0] lbuf_2_1_20_V_4_reg_5182;
reg   [19:0] lbuf_2_1_19_V_4_reg_5194;
reg   [19:0] lbuf_2_1_18_V_4_reg_5206;
reg   [19:0] lbuf_2_1_17_V_4_reg_5218;
reg   [19:0] lbuf_2_1_16_V_4_reg_5230;
reg   [19:0] lbuf_2_1_15_V_4_reg_5242;
reg   [19:0] lbuf_2_1_14_V_4_reg_5254;
reg   [19:0] lbuf_2_1_13_V_4_reg_5266;
reg   [19:0] lbuf_2_1_12_V_4_reg_5278;
reg   [19:0] lbuf_2_1_11_V_4_reg_5290;
reg   [19:0] lbuf_2_1_10_V_4_reg_5302;
reg   [19:0] lbuf_2_1_9_V_4_reg_5314;
reg   [19:0] lbuf_2_1_8_V_4_reg_5326;
reg   [19:0] lbuf_2_1_7_V_4_reg_5338;
reg   [19:0] lbuf_2_1_6_V_4_reg_5350;
reg   [19:0] lbuf_2_1_5_V_4_reg_5362;
reg   [19:0] lbuf_2_1_4_V_4_reg_5374;
reg   [19:0] lbuf_2_1_3_V_4_reg_5386;
reg   [19:0] lbuf_2_1_2_V_4_reg_5398;
reg   [19:0] lbuf_2_1_1_V_4_reg_5410;
reg   [19:0] lbuf_2_1_0_V_4_reg_5422;
reg   [19:0] lbuf_2_0_31_V_4_reg_5434;
reg   [19:0] lbuf_2_0_30_V_4_reg_5446;
reg   [19:0] lbuf_2_0_29_V_4_reg_5458;
reg   [19:0] lbuf_2_0_28_V_4_reg_5470;
reg   [19:0] lbuf_2_0_27_V_4_reg_5482;
reg   [19:0] lbuf_2_0_26_V_4_reg_5494;
reg   [19:0] lbuf_2_0_25_V_4_reg_5506;
reg   [19:0] lbuf_2_0_24_V_4_reg_5518;
reg   [19:0] lbuf_2_0_23_V_4_reg_5530;
reg   [19:0] lbuf_2_0_22_V_4_reg_5542;
reg   [19:0] lbuf_2_0_21_V_4_reg_5554;
reg   [19:0] lbuf_2_0_20_V_4_reg_5566;
reg   [19:0] lbuf_2_0_19_V_4_reg_5578;
reg   [19:0] lbuf_2_0_18_V_4_reg_5590;
reg   [19:0] lbuf_2_0_17_V_4_reg_5602;
reg   [19:0] lbuf_2_0_16_V_4_reg_5614;
reg   [19:0] lbuf_2_0_15_V_4_reg_5626;
reg   [19:0] lbuf_2_0_14_V_4_reg_5638;
reg   [19:0] lbuf_2_0_13_V_4_reg_5650;
reg   [19:0] lbuf_2_0_12_V_4_reg_5662;
reg   [19:0] lbuf_2_0_11_V_4_reg_5674;
reg   [19:0] lbuf_2_0_10_V_4_reg_5686;
reg   [19:0] lbuf_2_0_9_V_4_reg_5698;
reg   [19:0] lbuf_2_0_8_V_4_reg_5710;
reg   [19:0] lbuf_2_0_7_V_4_reg_5722;
reg   [19:0] lbuf_2_0_6_V_4_reg_5734;
reg   [19:0] lbuf_2_0_5_V_4_reg_5746;
reg   [19:0] lbuf_2_0_4_V_4_reg_5758;
reg   [19:0] lbuf_2_0_3_V_4_reg_5770;
reg   [19:0] lbuf_2_0_2_V_4_reg_5782;
reg   [19:0] lbuf_2_0_1_V_4_reg_5794;
reg   [19:0] lbuf_2_0_0_V_4_reg_5806;
reg   [19:0] lbuf_1_1_31_V_4_reg_5818;
reg   [19:0] lbuf_1_1_30_V_4_reg_5830;
reg   [19:0] lbuf_1_1_29_V_4_reg_5842;
reg   [19:0] lbuf_1_1_28_V_4_reg_5854;
reg   [19:0] lbuf_1_1_27_V_4_reg_5866;
reg   [19:0] lbuf_1_1_26_V_4_reg_5878;
reg   [19:0] lbuf_1_1_25_V_4_reg_5890;
reg   [19:0] lbuf_1_1_24_V_4_reg_5902;
reg   [19:0] lbuf_1_1_23_V_4_reg_5914;
reg   [19:0] lbuf_1_1_22_V_4_reg_5926;
reg   [19:0] lbuf_1_1_21_V_4_reg_5938;
reg   [19:0] lbuf_1_1_20_V_4_reg_5950;
reg   [19:0] lbuf_1_1_19_V_4_reg_5962;
reg   [19:0] lbuf_1_1_18_V_4_reg_5974;
reg   [19:0] lbuf_1_1_17_V_4_reg_5986;
reg   [19:0] lbuf_1_1_16_V_4_reg_5998;
reg   [19:0] lbuf_1_1_15_V_4_reg_6010;
reg   [19:0] lbuf_1_1_14_V_4_reg_6022;
reg   [19:0] lbuf_1_1_13_V_4_reg_6034;
reg   [19:0] lbuf_1_1_12_V_4_reg_6046;
reg   [19:0] lbuf_1_1_11_V_4_reg_6058;
reg   [19:0] lbuf_1_1_10_V_4_reg_6070;
reg   [19:0] lbuf_1_1_9_V_4_reg_6082;
reg   [19:0] lbuf_1_1_8_V_4_reg_6094;
reg   [19:0] lbuf_1_1_7_V_4_reg_6106;
reg   [19:0] lbuf_1_1_6_V_4_reg_6118;
reg   [19:0] lbuf_1_1_5_V_4_reg_6130;
reg   [19:0] lbuf_1_1_4_V_4_reg_6142;
reg   [19:0] lbuf_1_1_3_V_4_reg_6154;
reg   [19:0] lbuf_1_1_2_V_4_reg_6166;
reg   [19:0] lbuf_1_1_1_V_4_reg_6178;
reg   [19:0] lbuf_1_1_0_V_4_reg_6190;
reg   [19:0] lbuf_1_0_31_V_4_reg_6202;
reg   [19:0] lbuf_1_0_30_V_4_reg_6214;
reg   [19:0] lbuf_1_0_29_V_4_reg_6226;
reg   [19:0] lbuf_1_0_28_V_4_reg_6238;
reg   [19:0] lbuf_1_0_27_V_4_reg_6250;
reg   [19:0] lbuf_1_0_26_V_4_reg_6262;
reg   [19:0] lbuf_1_0_25_V_4_reg_6274;
reg   [19:0] lbuf_1_0_24_V_4_reg_6286;
reg   [19:0] lbuf_1_0_23_V_4_reg_6298;
reg   [19:0] lbuf_1_0_22_V_4_reg_6310;
reg   [19:0] lbuf_1_0_21_V_4_reg_6322;
reg   [19:0] lbuf_1_0_20_V_4_reg_6334;
reg   [19:0] lbuf_1_0_19_V_4_reg_6346;
reg   [19:0] lbuf_1_0_18_V_4_reg_6358;
reg   [19:0] lbuf_1_0_17_V_4_reg_6370;
reg   [19:0] lbuf_1_0_16_V_4_reg_6382;
reg   [19:0] lbuf_1_0_15_V_4_reg_6394;
reg   [19:0] lbuf_1_0_14_V_4_reg_6406;
reg   [19:0] lbuf_1_0_13_V_4_reg_6418;
reg   [19:0] lbuf_1_0_12_V_4_reg_6430;
reg   [19:0] lbuf_1_0_11_V_4_reg_6442;
reg   [19:0] lbuf_1_0_10_V_4_reg_6454;
reg   [19:0] lbuf_1_0_9_V_4_reg_6466;
reg   [19:0] lbuf_1_0_8_V_4_reg_6478;
reg   [19:0] lbuf_1_0_7_V_4_reg_6490;
reg   [19:0] lbuf_1_0_6_V_4_reg_6502;
reg   [19:0] lbuf_1_0_5_V_4_reg_6514;
reg   [19:0] lbuf_1_0_4_V_4_reg_6526;
reg   [19:0] lbuf_1_0_3_V_4_reg_6538;
reg   [19:0] lbuf_1_0_2_V_4_reg_6550;
reg   [19:0] lbuf_1_0_1_V_4_reg_6562;
reg   [19:0] lbuf_1_0_0_V_4_reg_6574;
reg   [19:0] lbuf_0_1_31_V_4_reg_6586;
reg   [19:0] lbuf_0_1_30_V_4_reg_6598;
reg   [19:0] lbuf_0_1_29_V_4_reg_6610;
reg   [19:0] lbuf_0_1_28_V_4_reg_6622;
reg   [19:0] lbuf_0_1_27_V_4_reg_6634;
reg   [19:0] lbuf_0_1_26_V_4_reg_6646;
reg   [19:0] lbuf_0_1_25_V_4_reg_6658;
reg   [19:0] lbuf_0_1_24_V_4_reg_6670;
reg   [19:0] lbuf_0_1_23_V_4_reg_6682;
reg   [19:0] lbuf_0_1_22_V_4_reg_6694;
reg   [19:0] lbuf_0_1_21_V_4_reg_6706;
reg   [19:0] lbuf_0_1_20_V_4_reg_6718;
reg   [19:0] lbuf_0_1_19_V_4_reg_6730;
reg   [19:0] lbuf_0_1_18_V_4_reg_6742;
reg   [19:0] lbuf_0_1_17_V_4_reg_6754;
reg   [19:0] lbuf_0_1_16_V_4_reg_6766;
reg   [19:0] lbuf_0_1_15_V_4_reg_6778;
reg   [19:0] lbuf_0_1_14_V_4_reg_6790;
reg   [19:0] lbuf_0_1_13_V_4_reg_6802;
reg   [19:0] lbuf_0_1_12_V_4_reg_6814;
reg   [19:0] lbuf_0_1_11_V_4_reg_6826;
reg   [19:0] lbuf_0_1_10_V_4_reg_6838;
reg   [19:0] lbuf_0_1_9_V_4_reg_6850;
reg   [19:0] lbuf_0_1_8_V_4_reg_6862;
reg   [19:0] lbuf_0_1_7_V_4_reg_6874;
reg   [19:0] lbuf_0_1_6_V_4_reg_6886;
reg   [19:0] lbuf_0_1_5_V_4_reg_6898;
reg   [19:0] lbuf_0_1_4_V_4_reg_6910;
reg   [19:0] lbuf_0_1_3_V_4_reg_6922;
reg   [19:0] lbuf_0_1_2_V_4_reg_6934;
reg   [19:0] lbuf_0_1_1_V_4_reg_6946;
reg   [19:0] lbuf_0_1_0_V_4_reg_6958;
reg   [19:0] lbuf_0_0_31_V_4_reg_6970;
reg   [19:0] lbuf_0_0_30_V_4_reg_6982;
reg   [19:0] lbuf_0_0_29_V_4_reg_6994;
reg   [19:0] lbuf_0_0_28_V_4_reg_7006;
reg   [19:0] lbuf_0_0_27_V_4_reg_7018;
reg   [19:0] lbuf_0_0_26_V_4_reg_7030;
reg   [19:0] lbuf_0_0_25_V_4_reg_7042;
reg   [19:0] lbuf_0_0_24_V_4_reg_7054;
reg   [19:0] lbuf_0_0_23_V_4_reg_7066;
reg   [19:0] lbuf_0_0_22_V_4_reg_7078;
reg   [19:0] lbuf_0_0_21_V_4_reg_7090;
reg   [19:0] lbuf_0_0_20_V_4_reg_7102;
reg   [19:0] lbuf_0_0_19_V_4_reg_7114;
reg   [19:0] lbuf_0_0_18_V_4_reg_7126;
reg   [19:0] lbuf_0_0_17_V_4_reg_7138;
reg   [19:0] lbuf_0_0_16_V_4_reg_7150;
reg   [19:0] lbuf_0_0_15_V_4_reg_7162;
reg   [19:0] lbuf_0_0_14_V_4_reg_7174;
reg   [19:0] lbuf_0_0_13_V_4_reg_7186;
reg   [19:0] lbuf_0_0_12_V_4_reg_7198;
reg   [19:0] lbuf_0_0_11_V_4_reg_7210;
reg   [19:0] lbuf_0_0_10_V_4_reg_7222;
reg   [19:0] lbuf_0_0_9_V_4_reg_7234;
reg   [19:0] lbuf_0_0_8_V_4_reg_7246;
reg   [19:0] lbuf_0_0_7_V_4_reg_7258;
reg   [19:0] lbuf_0_0_6_V_4_reg_7270;
reg   [19:0] lbuf_0_0_5_V_4_reg_7282;
reg   [19:0] lbuf_0_0_4_V_4_reg_7294;
reg   [19:0] lbuf_0_0_3_V_4_reg_7306;
reg   [19:0] lbuf_0_0_2_V_4_reg_7318;
reg   [19:0] lbuf_0_0_1_V_4_reg_7330;
reg   [19:0] lbuf_0_0_0_V_4_reg_7342;
reg   [19:0] lbuf_0_1_31_V_6_reg_10554;
reg   [19:0] lbuf_0_1_30_V_6_reg_10659;
reg   [19:0] lbuf_0_1_29_V_6_reg_10764;
reg   [19:0] lbuf_0_1_28_V_6_reg_10869;
reg   [19:0] lbuf_0_1_27_V_6_reg_10974;
reg   [19:0] lbuf_0_1_26_V_6_reg_11079;
reg   [19:0] lbuf_0_1_25_V_6_reg_11184;
reg   [19:0] lbuf_0_1_24_V_6_reg_11289;
reg   [19:0] lbuf_0_1_23_V_6_reg_11394;
reg   [19:0] lbuf_0_1_22_V_6_reg_11499;
reg   [19:0] lbuf_0_1_21_V_6_reg_11604;
reg   [19:0] lbuf_0_1_20_V_6_reg_11709;
reg   [19:0] lbuf_0_1_19_V_6_reg_11814;
reg   [19:0] lbuf_0_1_18_V_6_reg_11919;
reg   [19:0] lbuf_0_1_17_V_6_reg_12024;
reg   [19:0] lbuf_0_1_16_V_6_reg_12129;
reg   [19:0] lbuf_0_1_15_V_6_reg_12234;
reg   [19:0] lbuf_0_1_14_V_6_reg_12339;
reg   [19:0] lbuf_0_1_13_V_6_reg_12444;
reg   [19:0] lbuf_0_1_12_V_6_reg_12549;
reg   [19:0] lbuf_0_1_11_V_6_reg_12654;
reg   [19:0] lbuf_0_1_10_V_6_reg_12759;
reg   [19:0] lbuf_0_1_9_V_6_reg_12864;
reg   [19:0] lbuf_0_1_8_V_6_reg_12969;
reg   [19:0] lbuf_0_1_7_V_6_reg_13074;
reg   [19:0] lbuf_0_1_6_V_6_reg_13179;
reg   [19:0] lbuf_0_1_5_V_6_reg_13284;
reg   [19:0] lbuf_0_1_4_V_6_reg_13389;
reg   [19:0] lbuf_0_1_3_V_6_reg_13494;
reg   [19:0] lbuf_0_1_2_V_6_reg_13599;
reg   [19:0] lbuf_0_1_1_V_6_reg_13704;
reg   [19:0] lbuf_0_1_0_V_6_reg_13809;
reg   [19:0] lbuf_0_0_31_V_6_reg_13914;
reg   [19:0] lbuf_0_0_30_V_6_reg_14020;
reg   [19:0] lbuf_0_0_29_V_6_reg_14126;
reg   [19:0] lbuf_0_0_28_V_6_reg_14232;
reg   [19:0] lbuf_0_0_27_V_6_reg_14338;
reg   [19:0] lbuf_0_0_26_V_6_reg_14444;
reg   [19:0] lbuf_0_0_25_V_6_reg_14550;
reg   [19:0] lbuf_0_0_24_V_6_reg_14656;
reg   [19:0] lbuf_0_0_23_V_6_reg_14762;
reg   [19:0] lbuf_0_0_22_V_6_reg_14868;
reg   [19:0] lbuf_0_0_21_V_6_reg_14974;
reg   [19:0] lbuf_0_0_20_V_6_reg_15080;
reg   [19:0] lbuf_0_0_19_V_6_reg_15186;
reg   [19:0] lbuf_0_0_18_V_6_reg_15292;
reg   [19:0] lbuf_0_0_17_V_6_reg_15398;
reg   [19:0] lbuf_0_0_16_V_6_reg_15504;
reg   [19:0] lbuf_0_0_15_V_6_reg_15610;
reg   [19:0] lbuf_0_0_14_V_6_reg_15716;
reg   [19:0] lbuf_0_0_13_V_6_reg_15822;
reg   [19:0] lbuf_0_0_12_V_6_reg_15928;
reg   [19:0] lbuf_0_0_11_V_6_reg_16034;
reg   [19:0] lbuf_0_0_10_V_6_reg_16140;
reg   [19:0] lbuf_0_0_9_V_6_reg_16246;
reg   [19:0] lbuf_0_0_8_V_6_reg_16352;
reg   [19:0] lbuf_0_0_7_V_6_reg_16458;
reg   [19:0] lbuf_0_0_6_V_6_reg_16564;
reg   [19:0] lbuf_0_0_5_V_6_reg_16670;
reg   [19:0] lbuf_0_0_4_V_6_reg_16776;
reg   [19:0] lbuf_0_0_3_V_6_reg_16882;
reg   [19:0] lbuf_0_0_2_V_6_reg_16988;
reg   [19:0] lbuf_0_0_1_V_6_reg_17094;
reg   [19:0] lbuf_0_0_0_V_6_reg_17200;
reg   [19:0] lbuf_1_1_31_V_6_reg_20506;
reg   [19:0] lbuf_1_1_30_V_6_reg_20611;
reg   [19:0] lbuf_1_1_29_V_6_reg_20716;
reg   [19:0] lbuf_1_1_28_V_6_reg_20821;
reg   [19:0] lbuf_1_1_27_V_6_reg_20926;
reg   [19:0] lbuf_1_1_26_V_6_reg_21031;
reg   [19:0] lbuf_1_1_25_V_6_reg_21136;
reg   [19:0] lbuf_1_1_24_V_6_reg_21241;
reg   [19:0] lbuf_1_1_23_V_6_reg_21346;
reg   [19:0] lbuf_1_1_22_V_6_reg_21451;
reg   [19:0] lbuf_1_1_21_V_6_reg_21556;
reg   [19:0] lbuf_1_1_20_V_6_reg_21661;
reg   [19:0] lbuf_1_1_19_V_6_reg_21766;
reg   [19:0] lbuf_1_1_18_V_6_reg_21871;
reg   [19:0] lbuf_1_1_17_V_6_reg_21976;
reg   [19:0] lbuf_1_1_16_V_6_reg_22081;
reg   [19:0] lbuf_1_1_15_V_6_reg_22186;
reg   [19:0] lbuf_1_1_14_V_6_reg_22291;
reg   [19:0] lbuf_1_1_13_V_6_reg_22396;
reg   [19:0] lbuf_1_1_12_V_6_reg_22501;
reg   [19:0] lbuf_1_1_11_V_6_reg_22606;
reg   [19:0] lbuf_1_1_10_V_6_reg_22711;
reg   [19:0] lbuf_1_1_9_V_6_reg_22816;
reg   [19:0] lbuf_1_1_8_V_6_reg_22921;
reg   [19:0] lbuf_1_1_7_V_6_reg_23026;
reg   [19:0] lbuf_1_1_6_V_6_reg_23131;
reg   [19:0] lbuf_1_1_5_V_6_reg_23236;
reg   [19:0] lbuf_1_1_4_V_6_reg_23341;
reg   [19:0] lbuf_1_1_3_V_6_reg_23446;
reg   [19:0] lbuf_1_1_2_V_6_reg_23551;
reg   [19:0] lbuf_1_1_1_V_6_reg_23656;
reg   [19:0] lbuf_1_1_0_V_6_reg_23761;
reg   [19:0] lbuf_1_0_31_V_6_reg_23866;
reg   [19:0] lbuf_1_0_30_V_6_reg_23972;
reg   [19:0] lbuf_1_0_29_V_6_reg_24078;
reg   [19:0] lbuf_1_0_28_V_6_reg_24184;
reg   [19:0] lbuf_1_0_27_V_6_reg_24290;
reg   [19:0] lbuf_1_0_26_V_6_reg_24396;
reg   [19:0] lbuf_1_0_25_V_6_reg_24502;
reg   [19:0] lbuf_1_0_24_V_6_reg_24608;
reg   [19:0] lbuf_1_0_23_V_6_reg_24714;
reg   [19:0] lbuf_1_0_22_V_6_reg_24820;
reg   [19:0] lbuf_1_0_21_V_6_reg_24926;
reg   [19:0] lbuf_1_0_20_V_6_reg_25032;
reg   [19:0] lbuf_1_0_19_V_6_reg_25138;
reg   [19:0] lbuf_1_0_18_V_6_reg_25244;
reg   [19:0] lbuf_1_0_17_V_6_reg_25350;
reg   [19:0] lbuf_1_0_16_V_6_reg_25456;
reg   [19:0] lbuf_1_0_15_V_6_reg_25562;
reg   [19:0] lbuf_1_0_14_V_6_reg_25668;
reg   [19:0] lbuf_1_0_13_V_6_reg_25774;
reg   [19:0] lbuf_1_0_12_V_6_reg_25880;
reg   [19:0] lbuf_1_0_11_V_6_reg_25986;
reg   [19:0] lbuf_1_0_10_V_6_reg_26092;
reg   [19:0] lbuf_1_0_9_V_6_reg_26198;
reg   [19:0] lbuf_1_0_8_V_6_reg_26304;
reg   [19:0] lbuf_1_0_7_V_6_reg_26410;
reg   [19:0] lbuf_1_0_6_V_6_reg_26516;
reg   [19:0] lbuf_1_0_5_V_6_reg_26622;
reg   [19:0] lbuf_1_0_4_V_6_reg_26728;
reg   [19:0] lbuf_1_0_3_V_6_reg_26834;
reg   [19:0] lbuf_1_0_2_V_6_reg_26940;
reg   [19:0] lbuf_1_0_1_V_6_reg_27046;
reg   [19:0] lbuf_1_0_0_V_6_reg_27152;
reg   [19:0] lbuf_2_1_31_V_6_reg_30458;
reg   [19:0] lbuf_2_1_30_V_6_reg_30563;
reg   [19:0] lbuf_2_1_29_V_6_reg_30668;
reg   [19:0] lbuf_2_1_28_V_6_reg_30773;
reg   [19:0] lbuf_2_1_27_V_6_reg_30878;
reg   [19:0] lbuf_2_1_26_V_6_reg_30983;
reg   [19:0] lbuf_2_1_25_V_6_reg_31088;
reg   [19:0] lbuf_2_1_24_V_6_reg_31193;
reg   [19:0] lbuf_2_1_23_V_6_reg_31298;
reg   [19:0] lbuf_2_1_22_V_6_reg_31403;
reg   [19:0] lbuf_2_1_21_V_6_reg_31508;
reg   [19:0] lbuf_2_1_20_V_6_reg_31613;
reg   [19:0] lbuf_2_1_19_V_6_reg_31718;
reg   [19:0] lbuf_2_1_18_V_6_reg_31823;
reg   [19:0] lbuf_2_1_17_V_6_reg_31928;
reg   [19:0] lbuf_2_1_16_V_6_reg_32033;
reg   [19:0] lbuf_2_1_15_V_6_reg_32138;
reg   [19:0] lbuf_2_1_14_V_6_reg_32243;
reg   [19:0] lbuf_2_1_13_V_6_reg_32348;
reg   [19:0] lbuf_2_1_12_V_6_reg_32453;
reg   [19:0] lbuf_2_1_11_V_6_reg_32558;
reg   [19:0] lbuf_2_1_10_V_6_reg_32663;
reg   [19:0] lbuf_2_1_9_V_6_reg_32768;
reg   [19:0] lbuf_2_1_8_V_6_reg_32873;
reg   [19:0] lbuf_2_1_7_V_6_reg_32978;
reg   [19:0] lbuf_2_1_6_V_6_reg_33083;
reg   [19:0] lbuf_2_1_5_V_6_reg_33188;
reg   [19:0] lbuf_2_1_4_V_6_reg_33293;
reg   [19:0] lbuf_2_1_3_V_6_reg_33398;
reg   [19:0] lbuf_2_1_2_V_6_reg_33503;
reg   [19:0] lbuf_2_1_1_V_6_reg_33608;
reg   [19:0] lbuf_2_1_0_V_6_reg_33713;
reg   [19:0] lbuf_2_0_31_V_6_reg_33818;
reg   [19:0] lbuf_2_0_30_V_6_reg_33924;
reg   [19:0] lbuf_2_0_29_V_6_reg_34030;
reg   [19:0] lbuf_2_0_28_V_6_reg_34136;
reg   [19:0] lbuf_2_0_27_V_6_reg_34242;
reg   [19:0] lbuf_2_0_26_V_6_reg_34348;
reg   [19:0] lbuf_2_0_25_V_6_reg_34454;
reg   [19:0] lbuf_2_0_24_V_6_reg_34560;
reg   [19:0] lbuf_2_0_23_V_6_reg_34666;
reg   [19:0] lbuf_2_0_22_V_6_reg_34772;
reg   [19:0] lbuf_2_0_21_V_6_reg_34878;
reg   [19:0] lbuf_2_0_20_V_6_reg_34984;
reg   [19:0] lbuf_2_0_19_V_6_reg_35090;
reg   [19:0] lbuf_2_0_18_V_6_reg_35196;
reg   [19:0] lbuf_2_0_17_V_6_reg_35302;
reg   [19:0] lbuf_2_0_16_V_6_reg_35408;
reg   [19:0] lbuf_2_0_15_V_6_reg_35514;
reg   [19:0] lbuf_2_0_14_V_6_reg_35620;
reg   [19:0] lbuf_2_0_13_V_6_reg_35726;
reg   [19:0] lbuf_2_0_12_V_6_reg_35832;
reg   [19:0] lbuf_2_0_11_V_6_reg_35938;
reg   [19:0] lbuf_2_0_10_V_6_reg_36044;
reg   [19:0] lbuf_2_0_9_V_6_reg_36150;
reg   [19:0] lbuf_2_0_8_V_6_reg_36256;
reg   [19:0] lbuf_2_0_7_V_6_reg_36362;
reg   [19:0] lbuf_2_0_6_V_6_reg_36468;
reg   [19:0] lbuf_2_0_5_V_6_reg_36574;
reg   [19:0] lbuf_2_0_4_V_6_reg_36680;
reg   [19:0] lbuf_2_0_3_V_6_reg_36786;
reg   [19:0] lbuf_2_0_2_V_6_reg_36892;
reg   [19:0] lbuf_2_0_1_V_6_reg_36998;
reg   [19:0] lbuf_2_0_0_V_6_reg_37104;
wire   [0:0] d_o_idx_V_read_read_fu_450_p2;
wire   [0:0] tmp_38_fu_37269_p1;
reg   [0:0] tmp_38_reg_43237;
wire   [10:0] kh_index_V_cast_fu_37273_p1;
reg   [10:0] kh_index_V_cast_reg_43242;
wire   [1:0] tmp_3_fu_37277_p1;
reg   [1:0] tmp_3_reg_43247;
wire   [0:0] sel_tmp1_fu_37281_p2;
reg   [0:0] sel_tmp1_reg_43252;
wire   [8:0] tmp_42_fu_37287_p1;
reg   [8:0] tmp_42_reg_43257;
wire   [9:0] n_V_fu_37300_p2;
reg   [9:0] n_V_reg_43265;
wire    ap_CS_fsm_state2;
wire   [1:0] m_V_fu_37312_p2;
wire    ap_CS_fsm_state3;
wire   [19:0] lbuf_2_0_0_V_2_fu_37350_p3;
wire   [0:0] tmp_26_fu_37306_p2;
wire   [19:0] lbuf_2_0_0_V_9_fu_37366_p3;
wire   [19:0] lbuf_2_0_0_V_11_fu_37374_p3;
wire   [19:0] lbuf_2_1_0_V_2_fu_37390_p3;
wire   [19:0] lbuf_1_1_0_V_2_fu_37406_p3;
wire   [19:0] lbuf_0_1_0_V_2_fu_37414_p3;
wire   [19:0] lbuf_2_0_1_V_2_fu_37442_p3;
wire   [19:0] lbuf_2_0_1_V_9_fu_37458_p3;
wire   [19:0] lbuf_2_0_1_V_11_fu_37466_p3;
wire   [19:0] lbuf_2_1_1_V_2_fu_37482_p3;
wire   [19:0] lbuf_1_1_1_V_2_fu_37498_p3;
wire   [19:0] lbuf_0_1_1_V_2_fu_37506_p3;
wire   [19:0] lbuf_2_0_2_V_2_fu_37534_p3;
wire   [19:0] lbuf_2_0_2_V_9_fu_37550_p3;
wire   [19:0] lbuf_2_0_2_V_11_fu_37558_p3;
wire   [19:0] lbuf_2_1_2_V_2_fu_37574_p3;
wire   [19:0] lbuf_1_1_2_V_2_fu_37590_p3;
wire   [19:0] lbuf_0_1_2_V_2_fu_37598_p3;
wire   [19:0] lbuf_2_0_3_V_2_fu_37626_p3;
wire   [19:0] lbuf_2_0_3_V_9_fu_37642_p3;
wire   [19:0] lbuf_2_0_3_V_11_fu_37650_p3;
wire   [19:0] lbuf_2_1_3_V_2_fu_37666_p3;
wire   [19:0] lbuf_1_1_3_V_2_fu_37682_p3;
wire   [19:0] lbuf_0_1_3_V_2_fu_37690_p3;
wire   [19:0] lbuf_2_0_4_V_2_fu_37718_p3;
wire   [19:0] lbuf_2_0_4_V_9_fu_37734_p3;
wire   [19:0] lbuf_2_0_4_V_11_fu_37742_p3;
wire   [19:0] lbuf_2_1_4_V_2_fu_37758_p3;
wire   [19:0] lbuf_1_1_4_V_2_fu_37774_p3;
wire   [19:0] lbuf_0_1_4_V_2_fu_37782_p3;
wire   [19:0] lbuf_2_0_5_V_2_fu_37810_p3;
wire   [19:0] lbuf_2_0_5_V_9_fu_37826_p3;
wire   [19:0] lbuf_2_0_5_V_11_fu_37834_p3;
wire   [19:0] lbuf_2_1_5_V_2_fu_37850_p3;
wire   [19:0] lbuf_1_1_5_V_2_fu_37866_p3;
wire   [19:0] lbuf_0_1_5_V_2_fu_37874_p3;
wire   [19:0] lbuf_2_0_6_V_2_fu_37902_p3;
wire   [19:0] lbuf_2_0_6_V_9_fu_37918_p3;
wire   [19:0] lbuf_2_0_6_V_11_fu_37926_p3;
wire   [19:0] lbuf_2_1_6_V_2_fu_37942_p3;
wire   [19:0] lbuf_1_1_6_V_2_fu_37958_p3;
wire   [19:0] lbuf_0_1_6_V_2_fu_37966_p3;
wire   [19:0] lbuf_2_0_7_V_2_fu_37994_p3;
wire   [19:0] lbuf_2_0_7_V_9_fu_38010_p3;
wire   [19:0] lbuf_2_0_7_V_11_fu_38018_p3;
wire   [19:0] lbuf_2_1_7_V_2_fu_38034_p3;
wire   [19:0] lbuf_1_1_7_V_2_fu_38050_p3;
wire   [19:0] lbuf_0_1_7_V_2_fu_38058_p3;
wire   [19:0] lbuf_2_0_8_V_2_fu_38086_p3;
wire   [19:0] lbuf_2_0_8_V_9_fu_38102_p3;
wire   [19:0] lbuf_2_0_8_V_11_fu_38110_p3;
wire   [19:0] lbuf_2_1_8_V_2_fu_38126_p3;
wire   [19:0] lbuf_1_1_8_V_2_fu_38142_p3;
wire   [19:0] lbuf_0_1_8_V_2_fu_38150_p3;
wire   [19:0] lbuf_2_0_9_V_2_fu_38178_p3;
wire   [19:0] lbuf_2_0_9_V_9_fu_38194_p3;
wire   [19:0] lbuf_2_0_9_V_11_fu_38202_p3;
wire   [19:0] lbuf_2_1_9_V_2_fu_38218_p3;
wire   [19:0] lbuf_1_1_9_V_2_fu_38234_p3;
wire   [19:0] lbuf_0_1_9_V_2_fu_38242_p3;
wire   [19:0] lbuf_2_0_10_V_2_fu_38270_p3;
wire   [19:0] lbuf_2_0_10_V_9_fu_38286_p3;
wire   [19:0] lbuf_2_0_10_V_11_fu_38294_p3;
wire   [19:0] lbuf_2_1_10_V_2_fu_38310_p3;
wire   [19:0] lbuf_1_1_10_V_2_fu_38326_p3;
wire   [19:0] lbuf_0_1_10_V_2_fu_38334_p3;
wire   [19:0] lbuf_2_0_11_V_2_fu_38362_p3;
wire   [19:0] lbuf_2_0_11_V_9_fu_38378_p3;
wire   [19:0] lbuf_2_0_11_V_11_fu_38386_p3;
wire   [19:0] lbuf_2_1_11_V_2_fu_38402_p3;
wire   [19:0] lbuf_1_1_11_V_2_fu_38418_p3;
wire   [19:0] lbuf_0_1_11_V_2_fu_38426_p3;
wire   [19:0] lbuf_2_0_12_V_2_fu_38454_p3;
wire   [19:0] lbuf_2_0_12_V_9_fu_38470_p3;
wire   [19:0] lbuf_2_0_12_V_11_fu_38478_p3;
wire   [19:0] lbuf_2_1_12_V_2_fu_38494_p3;
wire   [19:0] lbuf_1_1_12_V_2_fu_38510_p3;
wire   [19:0] lbuf_0_1_12_V_2_fu_38518_p3;
wire   [19:0] lbuf_2_0_13_V_2_fu_38546_p3;
wire   [19:0] lbuf_2_0_13_V_9_fu_38562_p3;
wire   [19:0] lbuf_2_0_13_V_11_fu_38570_p3;
wire   [19:0] lbuf_2_1_13_V_2_fu_38586_p3;
wire   [19:0] lbuf_1_1_13_V_2_fu_38602_p3;
wire   [19:0] lbuf_0_1_13_V_2_fu_38610_p3;
wire   [19:0] lbuf_2_0_14_V_2_fu_38638_p3;
wire   [19:0] lbuf_2_0_14_V_9_fu_38654_p3;
wire   [19:0] lbuf_2_0_14_V_11_fu_38662_p3;
wire   [19:0] lbuf_2_1_14_V_2_fu_38678_p3;
wire   [19:0] lbuf_1_1_14_V_2_fu_38694_p3;
wire   [19:0] lbuf_0_1_14_V_2_fu_38702_p3;
wire   [19:0] lbuf_2_0_15_V_2_fu_38730_p3;
wire   [19:0] lbuf_2_0_15_V_9_fu_38746_p3;
wire   [19:0] lbuf_2_0_15_V_11_fu_38754_p3;
wire   [19:0] lbuf_2_1_15_V_2_fu_38770_p3;
wire   [19:0] lbuf_1_1_15_V_2_fu_38786_p3;
wire   [19:0] lbuf_0_1_15_V_2_fu_38794_p3;
wire   [19:0] lbuf_2_0_16_V_2_fu_38822_p3;
wire   [19:0] lbuf_2_0_16_V_9_fu_38838_p3;
wire   [19:0] lbuf_2_0_16_V_11_fu_38846_p3;
wire   [19:0] lbuf_2_1_16_V_2_fu_38862_p3;
wire   [19:0] lbuf_1_1_16_V_2_fu_38878_p3;
wire   [19:0] lbuf_0_1_16_V_2_fu_38886_p3;
wire   [19:0] lbuf_2_0_17_V_2_fu_38914_p3;
wire   [19:0] lbuf_2_0_17_V_9_fu_38930_p3;
wire   [19:0] lbuf_2_0_17_V_11_fu_38938_p3;
wire   [19:0] lbuf_2_1_17_V_2_fu_38954_p3;
wire   [19:0] lbuf_1_1_17_V_2_fu_38970_p3;
wire   [19:0] lbuf_0_1_17_V_2_fu_38978_p3;
wire   [19:0] lbuf_2_0_18_V_2_fu_39006_p3;
wire   [19:0] lbuf_2_0_18_V_9_fu_39022_p3;
wire   [19:0] lbuf_2_0_18_V_11_fu_39030_p3;
wire   [19:0] lbuf_2_1_18_V_2_fu_39046_p3;
wire   [19:0] lbuf_1_1_18_V_2_fu_39062_p3;
wire   [19:0] lbuf_0_1_18_V_2_fu_39070_p3;
wire   [19:0] lbuf_2_0_19_V_2_fu_39098_p3;
wire   [19:0] lbuf_2_0_19_V_9_fu_39114_p3;
wire   [19:0] lbuf_2_0_19_V_11_fu_39122_p3;
wire   [19:0] lbuf_2_1_19_V_2_fu_39138_p3;
wire   [19:0] lbuf_1_1_19_V_2_fu_39154_p3;
wire   [19:0] lbuf_0_1_19_V_2_fu_39162_p3;
wire   [19:0] lbuf_2_0_20_V_2_fu_39190_p3;
wire   [19:0] lbuf_2_0_20_V_9_fu_39206_p3;
wire   [19:0] lbuf_2_0_20_V_11_fu_39214_p3;
wire   [19:0] lbuf_2_1_20_V_2_fu_39230_p3;
wire   [19:0] lbuf_1_1_20_V_2_fu_39246_p3;
wire   [19:0] lbuf_0_1_20_V_2_fu_39254_p3;
wire   [19:0] lbuf_2_0_21_V_2_fu_39282_p3;
wire   [19:0] lbuf_2_0_21_V_9_fu_39298_p3;
wire   [19:0] lbuf_2_0_21_V_11_fu_39306_p3;
wire   [19:0] lbuf_2_1_21_V_2_fu_39322_p3;
wire   [19:0] lbuf_1_1_21_V_2_fu_39338_p3;
wire   [19:0] lbuf_0_1_21_V_2_fu_39346_p3;
wire   [19:0] lbuf_2_0_22_V_2_fu_39374_p3;
wire   [19:0] lbuf_2_0_22_V_9_fu_39390_p3;
wire   [19:0] lbuf_2_0_22_V_11_fu_39398_p3;
wire   [19:0] lbuf_2_1_22_V_2_fu_39414_p3;
wire   [19:0] lbuf_1_1_22_V_2_fu_39430_p3;
wire   [19:0] lbuf_0_1_22_V_2_fu_39438_p3;
wire   [19:0] lbuf_2_0_23_V_2_fu_39466_p3;
wire   [19:0] lbuf_2_0_23_V_9_fu_39482_p3;
wire   [19:0] lbuf_2_0_23_V_11_fu_39490_p3;
wire   [19:0] lbuf_2_1_23_V_2_fu_39506_p3;
wire   [19:0] lbuf_1_1_23_V_2_fu_39522_p3;
wire   [19:0] lbuf_0_1_23_V_2_fu_39530_p3;
wire   [19:0] lbuf_2_0_24_V_2_fu_39558_p3;
wire   [19:0] lbuf_2_0_24_V_9_fu_39574_p3;
wire   [19:0] lbuf_2_0_24_V_11_fu_39582_p3;
wire   [19:0] lbuf_2_1_24_V_2_fu_39598_p3;
wire   [19:0] lbuf_1_1_24_V_2_fu_39614_p3;
wire   [19:0] lbuf_0_1_24_V_2_fu_39622_p3;
wire   [19:0] lbuf_2_0_25_V_2_fu_39650_p3;
wire   [19:0] lbuf_2_0_25_V_9_fu_39666_p3;
wire   [19:0] lbuf_2_0_25_V_11_fu_39674_p3;
wire   [19:0] lbuf_2_1_25_V_2_fu_39690_p3;
wire   [19:0] lbuf_1_1_25_V_2_fu_39706_p3;
wire   [19:0] lbuf_0_1_25_V_2_fu_39714_p3;
wire   [19:0] lbuf_2_0_26_V_2_fu_39742_p3;
wire   [19:0] lbuf_2_0_26_V_9_fu_39758_p3;
wire   [19:0] lbuf_2_0_26_V_11_fu_39766_p3;
wire   [19:0] lbuf_2_1_26_V_2_fu_39782_p3;
wire   [19:0] lbuf_1_1_26_V_2_fu_39798_p3;
wire   [19:0] lbuf_0_1_26_V_2_fu_39806_p3;
wire   [19:0] lbuf_2_0_27_V_2_fu_39834_p3;
wire   [19:0] lbuf_2_0_27_V_9_fu_39850_p3;
wire   [19:0] lbuf_2_0_27_V_11_fu_39858_p3;
wire   [19:0] lbuf_2_1_27_V_2_fu_39874_p3;
wire   [19:0] lbuf_1_1_27_V_2_fu_39890_p3;
wire   [19:0] lbuf_0_1_27_V_2_fu_39898_p3;
wire   [19:0] lbuf_2_0_28_V_2_fu_39926_p3;
wire   [19:0] lbuf_2_0_28_V_9_fu_39942_p3;
wire   [19:0] lbuf_2_0_28_V_11_fu_39950_p3;
wire   [19:0] lbuf_2_1_28_V_2_fu_39966_p3;
wire   [19:0] lbuf_1_1_28_V_2_fu_39982_p3;
wire   [19:0] lbuf_0_1_28_V_2_fu_39990_p3;
wire   [19:0] lbuf_2_0_29_V_2_fu_40018_p3;
wire   [19:0] lbuf_2_0_29_V_9_fu_40034_p3;
wire   [19:0] lbuf_2_0_29_V_11_fu_40042_p3;
wire   [19:0] lbuf_2_1_29_V_2_fu_40058_p3;
wire   [19:0] lbuf_1_1_29_V_2_fu_40074_p3;
wire   [19:0] lbuf_0_1_29_V_2_fu_40082_p3;
wire   [19:0] lbuf_2_0_30_V_2_fu_40110_p3;
wire   [19:0] lbuf_2_0_30_V_9_fu_40126_p3;
wire   [19:0] lbuf_2_0_30_V_11_fu_40134_p3;
wire   [19:0] lbuf_2_1_30_V_2_fu_40150_p3;
wire   [19:0] lbuf_1_1_30_V_2_fu_40166_p3;
wire   [19:0] lbuf_0_1_30_V_2_fu_40174_p3;
wire   [19:0] lbuf_2_0_31_V_2_fu_40202_p3;
wire   [19:0] lbuf_2_0_31_V_9_fu_40218_p3;
wire   [19:0] lbuf_2_0_31_V_11_fu_40226_p3;
wire   [19:0] lbuf_2_1_31_V_2_fu_40242_p3;
wire   [19:0] lbuf_1_1_31_V_2_fu_40258_p3;
wire   [19:0] lbuf_0_1_31_V_2_fu_40266_p3;
wire   [0:0] tmp_55_fu_40314_p1;
reg   [0:0] tmp_55_reg_44253;
wire    ap_CS_fsm_state4;
wire   [63:0] wt_word_V_fu_40318_p3;
reg   [63:0] wt_word_V_reg_44258;
wire  signed [23:0] tmp_54_cast_fu_40455_p1;
reg  signed [23:0] tmp_54_cast_reg_44289;
wire   [0:0] exitcond_flatten_fu_40519_p2;
reg   [0:0] exitcond_flatten_reg_44294;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state5_pp0_stage0_iter0;
wire    ap_block_state6_pp0_stage0_iter1;
wire    ap_block_state7_pp0_stage0_iter2;
wire    ap_block_state8_pp0_stage0_iter3;
wire    ap_block_state9_pp0_stage0_iter4;
wire    ap_block_state10_pp0_stage0_iter5;
wire    ap_block_pp0_stage0_11001;
reg   [0:0] ap_reg_pp0_iter1_exitcond_flatten_reg_44294;
reg   [0:0] ap_reg_pp0_iter2_exitcond_flatten_reg_44294;
reg   [0:0] ap_reg_pp0_iter3_exitcond_flatten_reg_44294;
wire   [10:0] indvar_flatten_next_fu_40525_p2;
reg    ap_enable_reg_pp0_iter0;
wire   [5:0] p_4_mid2_fu_40537_p3;
reg   [5:0] p_4_mid2_reg_44303;
reg   [5:0] ap_reg_pp0_iter1_p_4_mid2_reg_44303;
reg   [5:0] ap_reg_pp0_iter2_p_4_mid2_reg_44303;
wire   [5:0] tmp_35_mid2_v_v_fu_40551_p3;
reg   [5:0] tmp_35_mid2_v_v_reg_44310;
wire   [3:0] tmp_39_mid2_fu_40629_p3;
reg   [3:0] tmp_39_mid2_reg_44315;
reg   [3:0] ap_reg_pp0_iter1_tmp_39_mid2_reg_44315;
reg   [3:0] ap_reg_pp0_iter2_tmp_39_mid2_reg_44315;
reg   [3:0] ap_reg_pp0_iter3_tmp_39_mid2_reg_44315;
reg   [3:0] ap_reg_pp0_iter4_tmp_39_mid2_reg_44315;
wire   [1:0] tmp_10_fu_40683_p3;
reg   [1:0] tmp_10_reg_44320;
reg   [1:0] ap_reg_pp0_iter1_tmp_10_reg_44320;
reg   [1:0] ap_reg_pp0_iter2_tmp_10_reg_44320;
wire   [4:0] tmp_66_fu_40691_p1;
reg   [4:0] tmp_66_reg_44325;
reg   [0:0] tmp_67_reg_44330;
reg   [0:0] ap_reg_pp0_iter1_tmp_67_reg_44330;
reg   [0:0] tmp_68_reg_44336;
reg   [0:0] ap_reg_pp0_iter1_tmp_68_reg_44336;
reg   [0:0] ap_reg_pp0_iter2_tmp_68_reg_44336;
wire   [4:0] tmp_70_fu_40727_p1;
reg   [4:0] tmp_70_reg_44343;
reg   [4:0] ap_reg_pp0_iter1_tmp_70_reg_44343;
reg   [4:0] ap_reg_pp0_iter2_tmp_70_reg_44343;
wire   [0:0] or_cond_51_fu_40737_p2;
reg   [0:0] or_cond_51_reg_44356;
reg   [0:0] ap_reg_pp0_iter1_or_cond_51_reg_44356;
reg   [0:0] ap_reg_pp0_iter2_or_cond_51_reg_44356;
reg   [0:0] ap_reg_pp0_iter3_or_cond_51_reg_44356;
reg   [0:0] ap_reg_pp0_iter4_or_cond_51_reg_44356;
wire   [5:0] c_V_fu_40743_p2;
reg   [63:0] dmem_1_1_V_load_reg_44385;
reg    ap_enable_reg_pp0_iter2;
wire   [0:0] sel_tmp74_fu_40803_p2;
reg   [0:0] sel_tmp74_reg_44390;
wire   [63:0] sel_tmp77_fu_40819_p3;
reg   [63:0] sel_tmp77_reg_44395;
reg   [19:0] win_0_0_1_V_2_reg_44400;
reg   [19:0] win_0_1_1_V_2_reg_44406;
reg   [19:0] win_0_2_1_V_2_reg_44412;
reg   [19:0] win_1_1_1_V_2_reg_44417;
wire   [0:0] tmp_41_fu_40871_p2;
wire   [19:0] win_V_0_0_2_3_fu_41050_p3;
reg   [19:0] win_V_0_0_2_3_reg_44427;
wire   [19:0] win_0_1_2_V_fu_41058_p3;
reg   [19:0] win_0_1_2_V_reg_44432;
wire   [19:0] win_V_1_0_2_3_fu_41347_p3;
reg   [19:0] win_V_1_0_2_3_reg_44437;
wire   [19:0] win_1_1_2_V_fu_41355_p3;
reg   [19:0] win_1_1_2_V_reg_44442;
wire   [19:0] win_V_2_0_2_3_fu_41644_p3;
reg   [19:0] win_V_2_0_2_3_reg_44447;
wire   [19:0] win_2_1_2_V_fu_41652_p3;
reg   [19:0] win_2_1_2_V_reg_44453;
reg   [19:0] win_0_0_1_V_load_reg_44458;
reg   [19:0] win_1_1_1_V_load_reg_44463;
reg   [19:0] win_1_2_1_V_load_reg_44468;
reg   [19:0] win_2_2_1_V_load_reg_44473;
wire   [19:0] p_Val2_s_fu_41782_p2;
reg   [19:0] p_Val2_s_reg_44478;
wire   [19:0] p_Val2_16_0_0_2_fu_41788_p2;
reg   [19:0] p_Val2_16_0_0_2_reg_44483;
wire   [19:0] p_Val2_16_0_1_1_fu_41794_p2;
reg   [19:0] p_Val2_16_0_1_1_reg_44488;
wire   [19:0] p_Val2_16_0_1_2_fu_41800_p2;
reg   [19:0] p_Val2_16_0_1_2_reg_44493;
wire   [19:0] p_Val2_16_1_0_2_fu_41902_p2;
reg   [19:0] p_Val2_16_1_0_2_reg_44498;
wire   [19:0] p_Val2_16_1_1_fu_41908_p2;
reg   [19:0] p_Val2_16_1_1_reg_44503;
wire   [19:0] p_Val2_16_1_1_2_fu_41914_p2;
reg   [19:0] p_Val2_16_1_1_2_reg_44508;
wire   [19:0] p_Val2_16_1_2_fu_41920_p2;
reg   [19:0] p_Val2_16_1_2_reg_44513;
wire   [19:0] p_Val2_16_2_1_2_fu_42076_p2;
reg   [19:0] p_Val2_16_2_1_2_reg_44518;
wire   [19:0] p_Val2_16_2_2_fu_42082_p2;
reg   [19:0] p_Val2_16_2_2_reg_44523;
wire   [20:0] tmp18_fu_42138_p2;
reg   [20:0] tmp18_reg_44528;
wire   [20:0] tmp20_fu_42144_p2;
reg   [20:0] tmp20_reg_44533;
wire   [20:0] tmp27_fu_42150_p2;
reg   [20:0] tmp27_reg_44538;
wire   [20:0] tmp28_fu_42156_p2;
reg   [20:0] tmp28_reg_44543;
wire   [20:0] tmp31_fu_42162_p2;
reg   [20:0] tmp31_reg_44548;
wire   [20:0] tmp34_fu_42168_p2;
reg   [20:0] tmp34_reg_44553;
wire   [6:0] bvh_d_index_fu_42183_p2;
reg   [6:0] bvh_d_index_reg_44558;
reg   [6:0] ap_reg_pp0_iter4_bvh_d_index_reg_44558;
wire   [22:0] tmp17_fu_42604_p2;
reg   [22:0] tmp17_reg_44563;
wire   [22:0] tmp23_fu_42646_p2;
reg   [22:0] tmp23_reg_44568;
wire   [22:0] tmp30_fu_42688_p2;
reg   [22:0] tmp30_reg_44573;
wire   [22:0] tmp36_fu_42730_p2;
reg   [22:0] tmp36_reg_44578;
wire   [11:0] tmp_33_fu_42932_p3;
reg   [11:0] tmp_33_reg_44583;
wire    ap_CS_fsm_state11;
wire   [0:0] r_V_33_t_fu_42940_p2;
reg   [0:0] r_V_33_t_reg_44588;
wire   [4:0] i_V_fu_42950_p2;
wire    ap_CS_fsm_state12;
wire    ap_block_pp0_stage0_subdone;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_condition_pp0_exit_iter3_state8;
reg    ap_enable_reg_pp0_iter5;
reg   [19:0] lbuf_2_1_31_V_reg_578;
wire    ap_CS_fsm_state13;
reg   [19:0] lbuf_2_1_30_V_reg_590;
reg   [19:0] lbuf_2_1_29_V_reg_602;
reg   [19:0] lbuf_2_1_28_V_reg_614;
reg   [19:0] lbuf_2_1_27_V_reg_626;
reg   [19:0] lbuf_2_1_26_V_reg_638;
reg   [19:0] lbuf_2_1_25_V_reg_650;
reg   [19:0] lbuf_2_1_24_V_reg_662;
reg   [19:0] lbuf_2_1_23_V_reg_674;
reg   [19:0] lbuf_2_1_22_V_reg_686;
reg   [19:0] lbuf_2_1_21_V_reg_698;
reg   [19:0] lbuf_2_1_20_V_reg_710;
reg   [19:0] lbuf_2_1_19_V_reg_722;
reg   [19:0] lbuf_2_1_18_V_reg_734;
reg   [19:0] lbuf_2_1_17_V_reg_746;
reg   [19:0] lbuf_2_1_16_V_reg_758;
reg   [19:0] lbuf_2_1_15_V_reg_770;
reg   [19:0] lbuf_2_1_14_V_reg_782;
reg   [19:0] lbuf_2_1_13_V_reg_794;
reg   [19:0] lbuf_2_1_12_V_reg_806;
reg   [19:0] lbuf_2_1_11_V_reg_818;
reg   [19:0] lbuf_2_1_10_V_reg_830;
reg   [19:0] lbuf_2_1_9_V_reg_842;
reg   [19:0] lbuf_2_1_8_V_reg_854;
reg   [19:0] lbuf_2_1_7_V_reg_866;
reg   [19:0] lbuf_2_1_6_V_reg_878;
reg   [19:0] lbuf_2_1_5_V_reg_890;
reg   [19:0] lbuf_2_1_4_V_reg_902;
reg   [19:0] lbuf_2_1_3_V_reg_914;
reg   [19:0] lbuf_2_1_2_V_reg_926;
reg   [19:0] lbuf_2_1_1_V_reg_938;
reg   [19:0] lbuf_2_1_0_V_reg_950;
reg   [19:0] lbuf_2_0_31_V_reg_962;
reg   [19:0] lbuf_2_0_30_V_reg_974;
reg   [19:0] lbuf_2_0_29_V_reg_986;
reg   [19:0] lbuf_2_0_28_V_reg_998;
reg   [19:0] lbuf_2_0_27_V_reg_1010;
reg   [19:0] lbuf_2_0_26_V_reg_1022;
reg   [19:0] lbuf_2_0_25_V_reg_1034;
reg   [19:0] lbuf_2_0_24_V_reg_1046;
reg   [19:0] lbuf_2_0_23_V_reg_1058;
reg   [19:0] lbuf_2_0_22_V_reg_1070;
reg   [19:0] lbuf_2_0_21_V_reg_1082;
reg   [19:0] lbuf_2_0_20_V_reg_1094;
reg   [19:0] lbuf_2_0_19_V_reg_1106;
reg   [19:0] lbuf_2_0_18_V_reg_1118;
reg   [19:0] lbuf_2_0_17_V_reg_1130;
reg   [19:0] lbuf_2_0_16_V_reg_1142;
reg   [19:0] lbuf_2_0_15_V_reg_1154;
reg   [19:0] lbuf_2_0_14_V_reg_1166;
reg   [19:0] lbuf_2_0_13_V_reg_1178;
reg   [19:0] lbuf_2_0_12_V_reg_1190;
reg   [19:0] lbuf_2_0_11_V_reg_1202;
reg   [19:0] lbuf_2_0_10_V_reg_1214;
reg   [19:0] lbuf_2_0_9_V_reg_1226;
reg   [19:0] lbuf_2_0_8_V_reg_1238;
reg   [19:0] lbuf_2_0_7_V_reg_1250;
reg   [19:0] lbuf_2_0_6_V_reg_1262;
reg   [19:0] lbuf_2_0_5_V_reg_1274;
reg   [19:0] lbuf_2_0_4_V_reg_1286;
reg   [19:0] lbuf_2_0_3_V_reg_1298;
reg   [19:0] lbuf_2_0_2_V_reg_1310;
reg   [19:0] lbuf_2_0_1_V_reg_1322;
reg   [19:0] lbuf_2_0_0_V_reg_1334;
reg   [19:0] lbuf_1_1_31_V_reg_1346;
reg   [19:0] lbuf_1_1_30_V_reg_1358;
reg   [19:0] lbuf_1_1_29_V_reg_1370;
reg   [19:0] lbuf_1_1_28_V_reg_1382;
reg   [19:0] lbuf_1_1_27_V_reg_1394;
reg   [19:0] lbuf_1_1_26_V_reg_1406;
reg   [19:0] lbuf_1_1_25_V_reg_1418;
reg   [19:0] lbuf_1_1_24_V_reg_1430;
reg   [19:0] lbuf_1_1_23_V_reg_1442;
reg   [19:0] lbuf_1_1_22_V_reg_1454;
reg   [19:0] lbuf_1_1_21_V_reg_1466;
reg   [19:0] lbuf_1_1_20_V_reg_1478;
reg   [19:0] lbuf_1_1_19_V_reg_1490;
reg   [19:0] lbuf_1_1_18_V_reg_1502;
reg   [19:0] lbuf_1_1_17_V_reg_1514;
reg   [19:0] lbuf_1_1_16_V_reg_1526;
reg   [19:0] lbuf_1_1_15_V_reg_1538;
reg   [19:0] lbuf_1_1_14_V_reg_1550;
reg   [19:0] lbuf_1_1_13_V_reg_1562;
reg   [19:0] lbuf_1_1_12_V_reg_1574;
reg   [19:0] lbuf_1_1_11_V_reg_1586;
reg   [19:0] lbuf_1_1_10_V_reg_1598;
reg   [19:0] lbuf_1_1_9_V_reg_1610;
reg   [19:0] lbuf_1_1_8_V_reg_1622;
reg   [19:0] lbuf_1_1_7_V_reg_1634;
reg   [19:0] lbuf_1_1_6_V_reg_1646;
reg   [19:0] lbuf_1_1_5_V_reg_1658;
reg   [19:0] lbuf_1_1_4_V_reg_1670;
reg   [19:0] lbuf_1_1_3_V_reg_1682;
reg   [19:0] lbuf_1_1_2_V_reg_1694;
reg   [19:0] lbuf_1_1_1_V_reg_1706;
reg   [19:0] lbuf_1_1_0_V_reg_1718;
reg   [19:0] lbuf_1_0_31_V_reg_1730;
reg   [19:0] lbuf_1_0_30_V_reg_1742;
reg   [19:0] lbuf_1_0_29_V_reg_1754;
reg   [19:0] lbuf_1_0_28_V_reg_1766;
reg   [19:0] lbuf_1_0_27_V_reg_1778;
reg   [19:0] lbuf_1_0_26_V_reg_1790;
reg   [19:0] lbuf_1_0_25_V_reg_1802;
reg   [19:0] lbuf_1_0_24_V_reg_1814;
reg   [19:0] lbuf_1_0_23_V_reg_1826;
reg   [19:0] lbuf_1_0_22_V_reg_1838;
reg   [19:0] lbuf_1_0_21_V_reg_1850;
reg   [19:0] lbuf_1_0_20_V_reg_1862;
reg   [19:0] lbuf_1_0_19_V_reg_1874;
reg   [19:0] lbuf_1_0_18_V_reg_1886;
reg   [19:0] lbuf_1_0_17_V_reg_1898;
reg   [19:0] lbuf_1_0_16_V_reg_1910;
reg   [19:0] lbuf_1_0_15_V_reg_1922;
reg   [19:0] lbuf_1_0_14_V_reg_1934;
reg   [19:0] lbuf_1_0_13_V_reg_1946;
reg   [19:0] lbuf_1_0_12_V_reg_1958;
reg   [19:0] lbuf_1_0_11_V_reg_1970;
reg   [19:0] lbuf_1_0_10_V_reg_1982;
reg   [19:0] lbuf_1_0_9_V_reg_1994;
reg   [19:0] lbuf_1_0_8_V_reg_2006;
reg   [19:0] lbuf_1_0_7_V_reg_2018;
reg   [19:0] lbuf_1_0_6_V_reg_2030;
reg   [19:0] lbuf_1_0_5_V_reg_2042;
reg   [19:0] lbuf_1_0_4_V_reg_2054;
reg   [19:0] lbuf_1_0_3_V_reg_2066;
reg   [19:0] lbuf_1_0_2_V_reg_2078;
reg   [19:0] lbuf_1_0_1_V_reg_2090;
reg   [19:0] lbuf_1_0_0_V_reg_2102;
reg   [19:0] lbuf_0_1_31_V_reg_2114;
reg   [19:0] lbuf_0_1_30_V_reg_2126;
reg   [19:0] lbuf_0_1_29_V_reg_2138;
reg   [19:0] lbuf_0_1_28_V_reg_2150;
reg   [19:0] lbuf_0_1_27_V_reg_2162;
reg   [19:0] lbuf_0_1_26_V_reg_2174;
reg   [19:0] lbuf_0_1_25_V_reg_2186;
reg   [19:0] lbuf_0_1_24_V_reg_2198;
reg   [19:0] lbuf_0_1_23_V_reg_2210;
reg   [19:0] lbuf_0_1_22_V_reg_2222;
reg   [19:0] lbuf_0_1_21_V_reg_2234;
reg   [19:0] lbuf_0_1_20_V_reg_2246;
reg   [19:0] lbuf_0_1_19_V_reg_2258;
reg   [19:0] lbuf_0_1_18_V_reg_2270;
reg   [19:0] lbuf_0_1_17_V_reg_2282;
reg   [19:0] lbuf_0_1_16_V_reg_2294;
reg   [19:0] lbuf_0_1_15_V_reg_2306;
reg   [19:0] lbuf_0_1_14_V_reg_2318;
reg   [19:0] lbuf_0_1_13_V_reg_2330;
reg   [19:0] lbuf_0_1_12_V_reg_2342;
reg   [19:0] lbuf_0_1_11_V_reg_2354;
reg   [19:0] lbuf_0_1_10_V_reg_2366;
reg   [19:0] lbuf_0_1_9_V_reg_2378;
reg   [19:0] lbuf_0_1_8_V_reg_2390;
reg   [19:0] lbuf_0_1_7_V_reg_2402;
reg   [19:0] lbuf_0_1_6_V_reg_2414;
reg   [19:0] lbuf_0_1_5_V_reg_2426;
reg   [19:0] lbuf_0_1_4_V_reg_2438;
reg   [19:0] lbuf_0_1_3_V_reg_2450;
reg   [19:0] lbuf_0_1_2_V_reg_2462;
reg   [19:0] lbuf_0_1_1_V_reg_2474;
reg   [19:0] lbuf_0_1_0_V_reg_2486;
reg   [19:0] lbuf_0_0_31_V_reg_2498;
reg   [19:0] lbuf_0_0_30_V_reg_2510;
reg   [19:0] lbuf_0_0_29_V_reg_2522;
reg   [19:0] lbuf_0_0_28_V_reg_2534;
reg   [19:0] lbuf_0_0_27_V_reg_2546;
reg   [19:0] lbuf_0_0_26_V_reg_2558;
reg   [19:0] lbuf_0_0_25_V_reg_2570;
reg   [19:0] lbuf_0_0_24_V_reg_2582;
reg   [19:0] lbuf_0_0_23_V_reg_2594;
reg   [19:0] lbuf_0_0_22_V_reg_2606;
reg   [19:0] lbuf_0_0_21_V_reg_2618;
reg   [19:0] lbuf_0_0_20_V_reg_2630;
reg   [19:0] lbuf_0_0_19_V_reg_2642;
reg   [19:0] lbuf_0_0_18_V_reg_2654;
reg   [19:0] lbuf_0_0_17_V_reg_2666;
reg   [19:0] lbuf_0_0_16_V_reg_2678;
reg   [19:0] lbuf_0_0_15_V_reg_2690;
reg   [19:0] lbuf_0_0_14_V_reg_2702;
reg   [19:0] lbuf_0_0_13_V_reg_2714;
reg   [19:0] lbuf_0_0_12_V_reg_2726;
reg   [19:0] lbuf_0_0_11_V_reg_2738;
reg   [19:0] lbuf_0_0_10_V_reg_2750;
reg   [19:0] lbuf_0_0_9_V_reg_2762;
reg   [19:0] lbuf_0_0_8_V_reg_2774;
reg   [19:0] lbuf_0_0_7_V_reg_2786;
reg   [19:0] lbuf_0_0_6_V_reg_2798;
reg   [19:0] lbuf_0_0_5_V_reg_2810;
reg   [19:0] lbuf_0_0_4_V_reg_2822;
reg   [19:0] lbuf_0_0_3_V_reg_2834;
reg   [19:0] lbuf_0_0_2_V_reg_2846;
reg   [19:0] lbuf_0_0_1_V_reg_2858;
reg   [19:0] lbuf_0_0_0_V_reg_2870;
reg   [9:0] p_s_reg_2882;
reg   [19:0] lbuf_2_1_31_V_1_reg_2894;
wire   [0:0] tmp_s_fu_37295_p2;
reg   [19:0] lbuf_2_1_30_V_1_reg_2905;
reg   [19:0] lbuf_2_1_29_V_1_reg_2916;
reg   [19:0] lbuf_2_1_28_V_1_reg_2927;
reg   [19:0] lbuf_2_1_27_V_1_reg_2938;
reg   [19:0] lbuf_2_1_26_V_1_reg_2949;
reg   [19:0] lbuf_2_1_25_V_1_reg_2960;
reg   [19:0] lbuf_2_1_24_V_1_reg_2971;
reg   [19:0] lbuf_2_1_23_V_1_reg_2982;
reg   [19:0] lbuf_2_1_22_V_1_reg_2993;
reg   [19:0] lbuf_2_1_21_V_1_reg_3004;
reg   [19:0] lbuf_2_1_20_V_1_reg_3015;
reg   [19:0] lbuf_2_1_19_V_1_reg_3026;
reg   [19:0] lbuf_2_1_18_V_1_reg_3037;
reg   [19:0] lbuf_2_1_17_V_1_reg_3048;
reg   [19:0] lbuf_2_1_16_V_1_reg_3059;
reg   [19:0] lbuf_2_1_15_V_1_reg_3070;
reg   [19:0] lbuf_2_1_14_V_1_reg_3081;
reg   [19:0] lbuf_2_1_13_V_1_reg_3092;
reg   [19:0] lbuf_2_1_12_V_1_reg_3103;
reg   [19:0] lbuf_2_1_11_V_1_reg_3114;
reg   [19:0] lbuf_2_1_10_V_1_reg_3125;
reg   [19:0] lbuf_2_1_9_V_1_reg_3136;
reg   [19:0] lbuf_2_1_8_V_1_reg_3147;
reg   [19:0] lbuf_2_1_7_V_1_reg_3158;
reg   [19:0] lbuf_2_1_6_V_1_reg_3169;
reg   [19:0] lbuf_2_1_5_V_1_reg_3180;
reg   [19:0] lbuf_2_1_4_V_1_reg_3191;
reg   [19:0] lbuf_2_1_3_V_1_reg_3202;
reg   [19:0] lbuf_2_1_2_V_1_reg_3213;
reg   [19:0] lbuf_2_1_1_V_1_reg_3224;
reg   [19:0] lbuf_2_1_0_V_1_reg_3235;
reg   [19:0] lbuf_2_0_31_V_1_reg_3246;
reg   [19:0] lbuf_2_0_30_V_1_reg_3257;
reg   [19:0] lbuf_2_0_29_V_1_reg_3268;
reg   [19:0] lbuf_2_0_28_V_1_reg_3279;
reg   [19:0] lbuf_2_0_27_V_1_reg_3290;
reg   [19:0] lbuf_2_0_26_V_1_reg_3301;
reg   [19:0] lbuf_2_0_25_V_1_reg_3312;
reg   [19:0] lbuf_2_0_24_V_1_reg_3323;
reg   [19:0] lbuf_2_0_23_V_1_reg_3334;
reg   [19:0] lbuf_2_0_22_V_1_reg_3345;
reg   [19:0] lbuf_2_0_21_V_1_reg_3356;
reg   [19:0] lbuf_2_0_20_V_1_reg_3367;
reg   [19:0] lbuf_2_0_19_V_1_reg_3378;
reg   [19:0] lbuf_2_0_18_V_1_reg_3389;
reg   [19:0] lbuf_2_0_17_V_1_reg_3400;
reg   [19:0] lbuf_2_0_16_V_1_reg_3411;
reg   [19:0] lbuf_2_0_15_V_1_reg_3422;
reg   [19:0] lbuf_2_0_14_V_1_reg_3433;
reg   [19:0] lbuf_2_0_13_V_1_reg_3444;
reg   [19:0] lbuf_2_0_12_V_1_reg_3455;
reg   [19:0] lbuf_2_0_11_V_1_reg_3466;
reg   [19:0] lbuf_2_0_10_V_1_reg_3477;
reg   [19:0] lbuf_2_0_9_V_1_reg_3488;
reg   [19:0] lbuf_2_0_8_V_1_reg_3499;
reg   [19:0] lbuf_2_0_7_V_1_reg_3510;
reg   [19:0] lbuf_2_0_6_V_1_reg_3521;
reg   [19:0] lbuf_2_0_5_V_1_reg_3532;
reg   [19:0] lbuf_2_0_4_V_1_reg_3543;
reg   [19:0] lbuf_2_0_3_V_1_reg_3554;
reg   [19:0] lbuf_2_0_2_V_1_reg_3565;
reg   [19:0] lbuf_2_0_1_V_1_reg_3576;
reg   [19:0] lbuf_2_0_0_V_1_reg_3587;
reg   [19:0] lbuf_1_1_31_V_1_reg_3598;
reg   [19:0] lbuf_1_1_30_V_1_reg_3609;
reg   [19:0] lbuf_1_1_29_V_1_reg_3620;
reg   [19:0] lbuf_1_1_28_V_1_reg_3631;
reg   [19:0] lbuf_1_1_27_V_1_reg_3642;
reg   [19:0] lbuf_1_1_26_V_1_reg_3653;
reg   [19:0] lbuf_1_1_25_V_1_reg_3664;
reg   [19:0] lbuf_1_1_24_V_1_reg_3675;
reg   [19:0] lbuf_1_1_23_V_1_reg_3686;
reg   [19:0] lbuf_1_1_22_V_1_reg_3697;
reg   [19:0] lbuf_1_1_21_V_1_reg_3708;
reg   [19:0] lbuf_1_1_20_V_1_reg_3719;
reg   [19:0] lbuf_1_1_19_V_1_reg_3730;
reg   [19:0] lbuf_1_1_18_V_1_reg_3741;
reg   [19:0] lbuf_1_1_17_V_1_reg_3752;
reg   [19:0] lbuf_1_1_16_V_1_reg_3763;
reg   [19:0] lbuf_1_1_15_V_1_reg_3774;
reg   [19:0] lbuf_1_1_14_V_1_reg_3785;
reg   [19:0] lbuf_1_1_13_V_1_reg_3796;
reg   [19:0] lbuf_1_1_12_V_1_reg_3807;
reg   [19:0] lbuf_1_1_11_V_1_reg_3818;
reg   [19:0] lbuf_1_1_10_V_1_reg_3829;
reg   [19:0] lbuf_1_1_9_V_1_reg_3840;
reg   [19:0] lbuf_1_1_8_V_1_reg_3851;
reg   [19:0] lbuf_1_1_7_V_1_reg_3862;
reg   [19:0] lbuf_1_1_6_V_1_reg_3873;
reg   [19:0] lbuf_1_1_5_V_1_reg_3884;
reg   [19:0] lbuf_1_1_4_V_1_reg_3895;
reg   [19:0] lbuf_1_1_3_V_1_reg_3906;
reg   [19:0] lbuf_1_1_2_V_1_reg_3917;
reg   [19:0] lbuf_1_1_1_V_1_reg_3928;
reg   [19:0] lbuf_1_1_0_V_1_reg_3939;
reg   [19:0] lbuf_1_0_31_V_1_reg_3950;
reg   [19:0] lbuf_1_0_30_V_1_reg_3961;
reg   [19:0] lbuf_1_0_29_V_1_reg_3972;
reg   [19:0] lbuf_1_0_28_V_1_reg_3983;
reg   [19:0] lbuf_1_0_27_V_1_reg_3994;
reg   [19:0] lbuf_1_0_26_V_1_reg_4005;
reg   [19:0] lbuf_1_0_25_V_1_reg_4016;
reg   [19:0] lbuf_1_0_24_V_1_reg_4027;
reg   [19:0] lbuf_1_0_23_V_1_reg_4038;
reg   [19:0] lbuf_1_0_22_V_1_reg_4049;
reg   [19:0] lbuf_1_0_21_V_1_reg_4060;
reg   [19:0] lbuf_1_0_20_V_1_reg_4071;
reg   [19:0] lbuf_1_0_19_V_1_reg_4082;
reg   [19:0] lbuf_1_0_18_V_1_reg_4093;
reg   [19:0] lbuf_1_0_17_V_1_reg_4104;
reg   [19:0] lbuf_1_0_16_V_1_reg_4115;
reg   [19:0] lbuf_1_0_15_V_1_reg_4126;
reg   [19:0] lbuf_1_0_14_V_1_reg_4137;
reg   [19:0] lbuf_1_0_13_V_1_reg_4148;
reg   [19:0] lbuf_1_0_12_V_1_reg_4159;
reg   [19:0] lbuf_1_0_11_V_1_reg_4170;
reg   [19:0] lbuf_1_0_10_V_1_reg_4181;
reg   [19:0] lbuf_1_0_9_V_1_reg_4192;
reg   [19:0] lbuf_1_0_8_V_1_reg_4203;
reg   [19:0] lbuf_1_0_7_V_1_reg_4214;
reg   [19:0] lbuf_1_0_6_V_1_reg_4225;
reg   [19:0] lbuf_1_0_5_V_1_reg_4236;
reg   [19:0] lbuf_1_0_4_V_1_reg_4247;
reg   [19:0] lbuf_1_0_3_V_1_reg_4258;
reg   [19:0] lbuf_1_0_2_V_1_reg_4269;
reg   [19:0] lbuf_1_0_1_V_1_reg_4280;
reg   [19:0] lbuf_1_0_0_V_1_reg_4291;
reg   [19:0] lbuf_0_1_31_V_1_reg_4302;
reg   [19:0] lbuf_0_1_30_V_1_reg_4313;
reg   [19:0] lbuf_0_1_29_V_1_reg_4324;
reg   [19:0] lbuf_0_1_28_V_1_reg_4335;
reg   [19:0] lbuf_0_1_27_V_1_reg_4346;
reg   [19:0] lbuf_0_1_26_V_1_reg_4357;
reg   [19:0] lbuf_0_1_25_V_1_reg_4368;
reg   [19:0] lbuf_0_1_24_V_1_reg_4379;
reg   [19:0] lbuf_0_1_23_V_1_reg_4390;
reg   [19:0] lbuf_0_1_22_V_1_reg_4401;
reg   [19:0] lbuf_0_1_21_V_1_reg_4412;
reg   [19:0] lbuf_0_1_20_V_1_reg_4423;
reg   [19:0] lbuf_0_1_19_V_1_reg_4434;
reg   [19:0] lbuf_0_1_18_V_1_reg_4445;
reg   [19:0] lbuf_0_1_17_V_1_reg_4456;
reg   [19:0] lbuf_0_1_16_V_1_reg_4467;
reg   [19:0] lbuf_0_1_15_V_1_reg_4478;
reg   [19:0] lbuf_0_1_14_V_1_reg_4489;
reg   [19:0] lbuf_0_1_13_V_1_reg_4500;
reg   [19:0] lbuf_0_1_12_V_1_reg_4511;
reg   [19:0] lbuf_0_1_11_V_1_reg_4522;
reg   [19:0] lbuf_0_1_10_V_1_reg_4533;
reg   [19:0] lbuf_0_1_9_V_1_reg_4544;
reg   [19:0] lbuf_0_1_8_V_1_reg_4555;
reg   [19:0] lbuf_0_1_7_V_1_reg_4566;
reg   [19:0] lbuf_0_1_6_V_1_reg_4577;
reg   [19:0] lbuf_0_1_5_V_1_reg_4588;
reg   [19:0] lbuf_0_1_4_V_1_reg_4599;
reg   [19:0] lbuf_0_1_3_V_1_reg_4610;
reg   [19:0] lbuf_0_1_2_V_1_reg_4621;
reg   [19:0] lbuf_0_1_1_V_1_reg_4632;
reg   [19:0] lbuf_0_1_0_V_1_reg_4643;
reg   [19:0] lbuf_2_0_31_V_10_reg_4654;
reg   [19:0] lbuf_2_0_30_V_10_reg_4665;
reg   [19:0] lbuf_2_0_29_V_10_reg_4676;
reg   [19:0] lbuf_2_0_28_V_10_reg_4687;
reg   [19:0] lbuf_2_0_27_V_10_reg_4698;
reg   [19:0] lbuf_2_0_26_V_10_reg_4709;
reg   [19:0] lbuf_2_0_25_V_10_reg_4720;
reg   [19:0] lbuf_2_0_24_V_10_reg_4731;
reg   [19:0] lbuf_2_0_23_V_10_reg_4742;
reg   [19:0] lbuf_2_0_22_V_10_reg_4753;
reg   [19:0] lbuf_2_0_21_V_10_reg_4764;
reg   [19:0] lbuf_2_0_20_V_10_reg_4775;
reg   [19:0] lbuf_2_0_19_V_10_reg_4786;
reg   [19:0] lbuf_2_0_18_V_10_reg_4797;
reg   [19:0] lbuf_2_0_17_V_10_reg_4808;
reg   [19:0] lbuf_2_0_16_V_10_reg_4819;
reg   [19:0] lbuf_2_0_15_V_10_reg_4830;
reg   [19:0] lbuf_2_0_14_V_10_reg_4841;
reg   [19:0] lbuf_2_0_13_V_10_reg_4852;
reg   [19:0] lbuf_2_0_12_V_10_reg_4863;
reg   [19:0] lbuf_2_0_11_V_10_reg_4874;
reg   [19:0] lbuf_2_0_10_V_10_reg_4885;
reg   [19:0] lbuf_2_0_9_V_10_reg_4896;
reg   [19:0] lbuf_2_0_8_V_10_reg_4907;
reg   [19:0] lbuf_2_0_7_V_10_reg_4918;
reg   [19:0] lbuf_2_0_6_V_10_reg_4929;
reg   [19:0] lbuf_2_0_5_V_10_reg_4940;
reg   [19:0] lbuf_2_0_4_V_10_reg_4951;
reg   [19:0] lbuf_2_0_3_V_10_reg_4962;
reg   [19:0] lbuf_2_0_2_V_10_reg_4973;
reg   [19:0] lbuf_2_0_1_V_10_reg_4984;
reg   [19:0] lbuf_2_0_0_V_10_reg_4995;
reg   [1:0] p_9_reg_5006;
reg   [5:0] p_1_phi_fu_5032_p4;
wire    ap_block_pp0_stage0;
reg   [19:0] lbuf_2_1_31_V_4_phi_fu_5054_p4;
reg   [19:0] lbuf_2_1_30_V_4_phi_fu_5066_p4;
reg   [19:0] lbuf_2_1_29_V_4_phi_fu_5078_p4;
reg   [19:0] lbuf_2_1_28_V_4_phi_fu_5090_p4;
reg   [19:0] lbuf_2_1_27_V_4_phi_fu_5102_p4;
reg   [19:0] lbuf_2_1_26_V_4_phi_fu_5114_p4;
reg   [19:0] lbuf_2_1_25_V_4_phi_fu_5126_p4;
reg   [19:0] lbuf_2_1_24_V_4_phi_fu_5138_p4;
reg   [19:0] lbuf_2_1_23_V_4_phi_fu_5150_p4;
reg   [19:0] lbuf_2_1_22_V_4_phi_fu_5162_p4;
reg   [19:0] lbuf_2_1_21_V_4_phi_fu_5174_p4;
reg   [19:0] lbuf_2_1_20_V_4_phi_fu_5186_p4;
reg   [19:0] lbuf_2_1_19_V_4_phi_fu_5198_p4;
reg   [19:0] lbuf_2_1_18_V_4_phi_fu_5210_p4;
reg   [19:0] lbuf_2_1_17_V_4_phi_fu_5222_p4;
reg   [19:0] lbuf_2_1_16_V_4_phi_fu_5234_p4;
reg   [19:0] lbuf_2_1_15_V_4_phi_fu_5246_p4;
reg   [19:0] lbuf_2_1_14_V_4_phi_fu_5258_p4;
reg   [19:0] lbuf_2_1_13_V_4_phi_fu_5270_p4;
reg   [19:0] lbuf_2_1_12_V_4_phi_fu_5282_p4;
reg   [19:0] lbuf_2_1_11_V_4_phi_fu_5294_p4;
reg   [19:0] lbuf_2_1_10_V_4_phi_fu_5306_p4;
reg   [19:0] lbuf_2_1_9_V_4_phi_fu_5318_p4;
reg   [19:0] lbuf_2_1_8_V_4_phi_fu_5330_p4;
reg   [19:0] lbuf_2_1_7_V_4_phi_fu_5342_p4;
reg   [19:0] lbuf_2_1_6_V_4_phi_fu_5354_p4;
reg   [19:0] lbuf_2_1_5_V_4_phi_fu_5366_p4;
reg   [19:0] lbuf_2_1_4_V_4_phi_fu_5378_p4;
reg   [19:0] lbuf_2_1_3_V_4_phi_fu_5390_p4;
reg   [19:0] lbuf_2_1_2_V_4_phi_fu_5402_p4;
reg   [19:0] lbuf_2_1_1_V_4_phi_fu_5414_p4;
reg   [19:0] lbuf_2_1_0_V_4_phi_fu_5426_p4;
reg   [19:0] lbuf_2_0_31_V_4_phi_fu_5438_p4;
reg   [19:0] lbuf_2_0_30_V_4_phi_fu_5450_p4;
reg   [19:0] lbuf_2_0_29_V_4_phi_fu_5462_p4;
reg   [19:0] lbuf_2_0_28_V_4_phi_fu_5474_p4;
reg   [19:0] lbuf_2_0_27_V_4_phi_fu_5486_p4;
reg   [19:0] lbuf_2_0_26_V_4_phi_fu_5498_p4;
reg   [19:0] lbuf_2_0_25_V_4_phi_fu_5510_p4;
reg   [19:0] lbuf_2_0_24_V_4_phi_fu_5522_p4;
reg   [19:0] lbuf_2_0_23_V_4_phi_fu_5534_p4;
reg   [19:0] lbuf_2_0_22_V_4_phi_fu_5546_p4;
reg   [19:0] lbuf_2_0_21_V_4_phi_fu_5558_p4;
reg   [19:0] lbuf_2_0_20_V_4_phi_fu_5570_p4;
reg   [19:0] lbuf_2_0_19_V_4_phi_fu_5582_p4;
reg   [19:0] lbuf_2_0_18_V_4_phi_fu_5594_p4;
reg   [19:0] lbuf_2_0_17_V_4_phi_fu_5606_p4;
reg   [19:0] lbuf_2_0_16_V_4_phi_fu_5618_p4;
reg   [19:0] lbuf_2_0_15_V_4_phi_fu_5630_p4;
reg   [19:0] lbuf_2_0_14_V_4_phi_fu_5642_p4;
reg   [19:0] lbuf_2_0_13_V_4_phi_fu_5654_p4;
reg   [19:0] lbuf_2_0_12_V_4_phi_fu_5666_p4;
reg   [19:0] lbuf_2_0_11_V_4_phi_fu_5678_p4;
reg   [19:0] lbuf_2_0_10_V_4_phi_fu_5690_p4;
reg   [19:0] lbuf_2_0_9_V_4_phi_fu_5702_p4;
reg   [19:0] lbuf_2_0_8_V_4_phi_fu_5714_p4;
reg   [19:0] lbuf_2_0_7_V_4_phi_fu_5726_p4;
reg   [19:0] lbuf_2_0_6_V_4_phi_fu_5738_p4;
reg   [19:0] lbuf_2_0_5_V_4_phi_fu_5750_p4;
reg   [19:0] lbuf_2_0_4_V_4_phi_fu_5762_p4;
reg   [19:0] lbuf_2_0_3_V_4_phi_fu_5774_p4;
reg   [19:0] lbuf_2_0_2_V_4_phi_fu_5786_p4;
reg   [19:0] lbuf_2_0_1_V_4_phi_fu_5798_p4;
reg   [19:0] lbuf_2_0_0_V_4_phi_fu_5810_p4;
reg   [19:0] lbuf_1_1_31_V_4_phi_fu_5822_p4;
reg   [19:0] lbuf_1_1_30_V_4_phi_fu_5834_p4;
reg   [19:0] lbuf_1_1_29_V_4_phi_fu_5846_p4;
reg   [19:0] lbuf_1_1_28_V_4_phi_fu_5858_p4;
reg   [19:0] lbuf_1_1_27_V_4_phi_fu_5870_p4;
reg   [19:0] lbuf_1_1_26_V_4_phi_fu_5882_p4;
reg   [19:0] lbuf_1_1_25_V_4_phi_fu_5894_p4;
reg   [19:0] lbuf_1_1_24_V_4_phi_fu_5906_p4;
reg   [19:0] lbuf_1_1_23_V_4_phi_fu_5918_p4;
reg   [19:0] lbuf_1_1_22_V_4_phi_fu_5930_p4;
reg   [19:0] lbuf_1_1_21_V_4_phi_fu_5942_p4;
reg   [19:0] lbuf_1_1_20_V_4_phi_fu_5954_p4;
reg   [19:0] lbuf_1_1_19_V_4_phi_fu_5966_p4;
reg   [19:0] lbuf_1_1_18_V_4_phi_fu_5978_p4;
reg   [19:0] lbuf_1_1_17_V_4_phi_fu_5990_p4;
reg   [19:0] lbuf_1_1_16_V_4_phi_fu_6002_p4;
reg   [19:0] lbuf_1_1_15_V_4_phi_fu_6014_p4;
reg   [19:0] lbuf_1_1_14_V_4_phi_fu_6026_p4;
reg   [19:0] lbuf_1_1_13_V_4_phi_fu_6038_p4;
reg   [19:0] lbuf_1_1_12_V_4_phi_fu_6050_p4;
reg   [19:0] lbuf_1_1_11_V_4_phi_fu_6062_p4;
reg   [19:0] lbuf_1_1_10_V_4_phi_fu_6074_p4;
reg   [19:0] lbuf_1_1_9_V_4_phi_fu_6086_p4;
reg   [19:0] lbuf_1_1_8_V_4_phi_fu_6098_p4;
reg   [19:0] lbuf_1_1_7_V_4_phi_fu_6110_p4;
reg   [19:0] lbuf_1_1_6_V_4_phi_fu_6122_p4;
reg   [19:0] lbuf_1_1_5_V_4_phi_fu_6134_p4;
reg   [19:0] lbuf_1_1_4_V_4_phi_fu_6146_p4;
reg   [19:0] lbuf_1_1_3_V_4_phi_fu_6158_p4;
reg   [19:0] lbuf_1_1_2_V_4_phi_fu_6170_p4;
reg   [19:0] lbuf_1_1_1_V_4_phi_fu_6182_p4;
reg   [19:0] lbuf_1_1_0_V_4_phi_fu_6194_p4;
reg   [19:0] lbuf_1_0_31_V_4_phi_fu_6206_p4;
reg   [19:0] lbuf_1_0_30_V_4_phi_fu_6218_p4;
reg   [19:0] lbuf_1_0_29_V_4_phi_fu_6230_p4;
reg   [19:0] lbuf_1_0_28_V_4_phi_fu_6242_p4;
reg   [19:0] lbuf_1_0_27_V_4_phi_fu_6254_p4;
reg   [19:0] lbuf_1_0_26_V_4_phi_fu_6266_p4;
reg   [19:0] lbuf_1_0_25_V_4_phi_fu_6278_p4;
reg   [19:0] lbuf_1_0_24_V_4_phi_fu_6290_p4;
reg   [19:0] lbuf_1_0_23_V_4_phi_fu_6302_p4;
reg   [19:0] lbuf_1_0_22_V_4_phi_fu_6314_p4;
reg   [19:0] lbuf_1_0_21_V_4_phi_fu_6326_p4;
reg   [19:0] lbuf_1_0_20_V_4_phi_fu_6338_p4;
reg   [19:0] lbuf_1_0_19_V_4_phi_fu_6350_p4;
reg   [19:0] lbuf_1_0_18_V_4_phi_fu_6362_p4;
reg   [19:0] lbuf_1_0_17_V_4_phi_fu_6374_p4;
reg   [19:0] lbuf_1_0_16_V_4_phi_fu_6386_p4;
reg   [19:0] lbuf_1_0_15_V_4_phi_fu_6398_p4;
reg   [19:0] lbuf_1_0_14_V_4_phi_fu_6410_p4;
reg   [19:0] lbuf_1_0_13_V_4_phi_fu_6422_p4;
reg   [19:0] lbuf_1_0_12_V_4_phi_fu_6434_p4;
reg   [19:0] lbuf_1_0_11_V_4_phi_fu_6446_p4;
reg   [19:0] lbuf_1_0_10_V_4_phi_fu_6458_p4;
reg   [19:0] lbuf_1_0_9_V_4_phi_fu_6470_p4;
reg   [19:0] lbuf_1_0_8_V_4_phi_fu_6482_p4;
reg   [19:0] lbuf_1_0_7_V_4_phi_fu_6494_p4;
reg   [19:0] lbuf_1_0_6_V_4_phi_fu_6506_p4;
reg   [19:0] lbuf_1_0_5_V_4_phi_fu_6518_p4;
reg   [19:0] lbuf_1_0_4_V_4_phi_fu_6530_p4;
reg   [19:0] lbuf_1_0_3_V_4_phi_fu_6542_p4;
reg   [19:0] lbuf_1_0_2_V_4_phi_fu_6554_p4;
reg   [19:0] lbuf_1_0_1_V_4_phi_fu_6566_p4;
reg   [19:0] lbuf_1_0_0_V_4_phi_fu_6578_p4;
reg   [19:0] lbuf_0_1_31_V_4_phi_fu_6590_p4;
reg   [19:0] lbuf_0_1_30_V_4_phi_fu_6602_p4;
reg   [19:0] lbuf_0_1_29_V_4_phi_fu_6614_p4;
reg   [19:0] lbuf_0_1_28_V_4_phi_fu_6626_p4;
reg   [19:0] lbuf_0_1_27_V_4_phi_fu_6638_p4;
reg   [19:0] lbuf_0_1_26_V_4_phi_fu_6650_p4;
reg   [19:0] lbuf_0_1_25_V_4_phi_fu_6662_p4;
reg   [19:0] lbuf_0_1_24_V_4_phi_fu_6674_p4;
reg   [19:0] lbuf_0_1_23_V_4_phi_fu_6686_p4;
reg   [19:0] lbuf_0_1_22_V_4_phi_fu_6698_p4;
reg   [19:0] lbuf_0_1_21_V_4_phi_fu_6710_p4;
reg   [19:0] lbuf_0_1_20_V_4_phi_fu_6722_p4;
reg   [19:0] lbuf_0_1_19_V_4_phi_fu_6734_p4;
reg   [19:0] lbuf_0_1_18_V_4_phi_fu_6746_p4;
reg   [19:0] lbuf_0_1_17_V_4_phi_fu_6758_p4;
reg   [19:0] lbuf_0_1_16_V_4_phi_fu_6770_p4;
reg   [19:0] lbuf_0_1_15_V_4_phi_fu_6782_p4;
reg   [19:0] lbuf_0_1_14_V_4_phi_fu_6794_p4;
reg   [19:0] lbuf_0_1_13_V_4_phi_fu_6806_p4;
reg   [19:0] lbuf_0_1_12_V_4_phi_fu_6818_p4;
reg   [19:0] lbuf_0_1_11_V_4_phi_fu_6830_p4;
reg   [19:0] lbuf_0_1_10_V_4_phi_fu_6842_p4;
reg   [19:0] lbuf_0_1_9_V_4_phi_fu_6854_p4;
reg   [19:0] lbuf_0_1_8_V_4_phi_fu_6866_p4;
reg   [19:0] lbuf_0_1_7_V_4_phi_fu_6878_p4;
reg   [19:0] lbuf_0_1_6_V_4_phi_fu_6890_p4;
reg   [19:0] lbuf_0_1_5_V_4_phi_fu_6902_p4;
reg   [19:0] lbuf_0_1_4_V_4_phi_fu_6914_p4;
reg   [19:0] lbuf_0_1_3_V_4_phi_fu_6926_p4;
reg   [19:0] lbuf_0_1_2_V_4_phi_fu_6938_p4;
reg   [19:0] lbuf_0_1_1_V_4_phi_fu_6950_p4;
reg   [19:0] lbuf_0_1_0_V_4_phi_fu_6962_p4;
reg   [19:0] lbuf_0_0_31_V_4_phi_fu_6974_p4;
reg   [19:0] lbuf_0_0_30_V_4_phi_fu_6986_p4;
reg   [19:0] lbuf_0_0_29_V_4_phi_fu_6998_p4;
reg   [19:0] lbuf_0_0_28_V_4_phi_fu_7010_p4;
reg   [19:0] lbuf_0_0_27_V_4_phi_fu_7022_p4;
reg   [19:0] lbuf_0_0_26_V_4_phi_fu_7034_p4;
reg   [19:0] lbuf_0_0_25_V_4_phi_fu_7046_p4;
reg   [19:0] lbuf_0_0_24_V_4_phi_fu_7058_p4;
reg   [19:0] lbuf_0_0_23_V_4_phi_fu_7070_p4;
reg   [19:0] lbuf_0_0_22_V_4_phi_fu_7082_p4;
reg   [19:0] lbuf_0_0_21_V_4_phi_fu_7094_p4;
reg   [19:0] lbuf_0_0_20_V_4_phi_fu_7106_p4;
reg   [19:0] lbuf_0_0_19_V_4_phi_fu_7118_p4;
reg   [19:0] lbuf_0_0_18_V_4_phi_fu_7130_p4;
reg   [19:0] lbuf_0_0_17_V_4_phi_fu_7142_p4;
reg   [19:0] lbuf_0_0_16_V_4_phi_fu_7154_p4;
reg   [19:0] lbuf_0_0_15_V_4_phi_fu_7166_p4;
reg   [19:0] lbuf_0_0_14_V_4_phi_fu_7178_p4;
reg   [19:0] lbuf_0_0_13_V_4_phi_fu_7190_p4;
reg   [19:0] lbuf_0_0_12_V_4_phi_fu_7202_p4;
reg   [19:0] lbuf_0_0_11_V_4_phi_fu_7214_p4;
reg   [19:0] lbuf_0_0_10_V_4_phi_fu_7226_p4;
reg   [19:0] lbuf_0_0_9_V_4_phi_fu_7238_p4;
reg   [19:0] lbuf_0_0_8_V_4_phi_fu_7250_p4;
reg   [19:0] lbuf_0_0_7_V_4_phi_fu_7262_p4;
reg   [19:0] lbuf_0_0_6_V_4_phi_fu_7274_p4;
reg   [19:0] lbuf_0_0_5_V_4_phi_fu_7286_p4;
reg   [19:0] lbuf_0_0_4_V_4_phi_fu_7298_p4;
reg   [19:0] lbuf_0_0_3_V_4_phi_fu_7310_p4;
reg   [19:0] lbuf_0_0_2_V_4_phi_fu_7322_p4;
reg   [19:0] lbuf_0_0_1_V_4_phi_fu_7334_p4;
reg   [19:0] lbuf_0_0_0_V_4_phi_fu_7346_p4;
wire   [19:0] lbuf_0_0_0_V_3_fu_41066_p34;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_31_V_5_reg_7354;
reg   [19:0] lbuf_0_0_31_V_5_phi_fu_7357_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_30_V_5_reg_7454;
reg   [19:0] lbuf_0_0_30_V_5_phi_fu_7457_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_29_V_5_reg_7554;
reg   [19:0] lbuf_0_0_29_V_5_phi_fu_7557_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_28_V_5_reg_7654;
reg   [19:0] lbuf_0_0_28_V_5_phi_fu_7657_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_27_V_5_reg_7754;
reg   [19:0] lbuf_0_0_27_V_5_phi_fu_7757_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_26_V_5_reg_7854;
reg   [19:0] lbuf_0_0_26_V_5_phi_fu_7857_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_25_V_5_reg_7954;
reg   [19:0] lbuf_0_0_25_V_5_phi_fu_7957_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_24_V_5_reg_8054;
reg   [19:0] lbuf_0_0_24_V_5_phi_fu_8057_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_23_V_5_reg_8154;
reg   [19:0] lbuf_0_0_23_V_5_phi_fu_8157_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_22_V_5_reg_8254;
reg   [19:0] lbuf_0_0_22_V_5_phi_fu_8257_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_21_V_5_reg_8354;
reg   [19:0] lbuf_0_0_21_V_5_phi_fu_8357_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_20_V_5_reg_8454;
reg   [19:0] lbuf_0_0_20_V_5_phi_fu_8457_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_19_V_5_reg_8554;
reg   [19:0] lbuf_0_0_19_V_5_phi_fu_8557_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_18_V_5_reg_8654;
reg   [19:0] lbuf_0_0_18_V_5_phi_fu_8657_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_17_V_5_reg_8754;
reg   [19:0] lbuf_0_0_17_V_5_phi_fu_8757_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_16_V_5_reg_8854;
reg   [19:0] lbuf_0_0_16_V_5_phi_fu_8857_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_15_V_5_reg_8954;
reg   [19:0] lbuf_0_0_15_V_5_phi_fu_8957_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_14_V_5_reg_9054;
reg   [19:0] lbuf_0_0_14_V_5_phi_fu_9057_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_13_V_5_reg_9154;
reg   [19:0] lbuf_0_0_13_V_5_phi_fu_9157_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_12_V_5_reg_9254;
reg   [19:0] lbuf_0_0_12_V_5_phi_fu_9257_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_11_V_5_reg_9354;
reg   [19:0] lbuf_0_0_11_V_5_phi_fu_9357_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_10_V_5_reg_9454;
reg   [19:0] lbuf_0_0_10_V_5_phi_fu_9457_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_9_V_5_reg_9554;
reg   [19:0] lbuf_0_0_9_V_5_phi_fu_9557_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_8_V_5_reg_9654;
reg   [19:0] lbuf_0_0_8_V_5_phi_fu_9657_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_7_V_5_reg_9754;
reg   [19:0] lbuf_0_0_7_V_5_phi_fu_9757_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_6_V_5_reg_9854;
reg   [19:0] lbuf_0_0_6_V_5_phi_fu_9857_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_5_V_5_reg_9954;
reg   [19:0] lbuf_0_0_5_V_5_phi_fu_9957_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_4_V_5_reg_10054;
reg   [19:0] lbuf_0_0_4_V_5_phi_fu_10057_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_3_V_5_reg_10154;
reg   [19:0] lbuf_0_0_3_V_5_phi_fu_10157_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_2_V_5_reg_10254;
reg   [19:0] lbuf_0_0_2_V_5_phi_fu_10257_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_1_V_5_reg_10354;
reg   [19:0] lbuf_0_0_1_V_5_phi_fu_10357_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_0_V_5_reg_10454;
reg   [19:0] lbuf_0_0_0_V_5_phi_fu_10457_p64;
wire   [19:0] lbuf_0_1_0_V_5_fu_40876_p1;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_31_V_6_reg_10554;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_30_V_6_reg_10659;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_29_V_6_reg_10764;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_28_V_6_reg_10869;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_27_V_6_reg_10974;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_26_V_6_reg_11079;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_25_V_6_reg_11184;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_24_V_6_reg_11289;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_23_V_6_reg_11394;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_22_V_6_reg_11499;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_21_V_6_reg_11604;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_20_V_6_reg_11709;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_19_V_6_reg_11814;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_18_V_6_reg_11919;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_17_V_6_reg_12024;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_16_V_6_reg_12129;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_15_V_6_reg_12234;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_14_V_6_reg_12339;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_13_V_6_reg_12444;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_12_V_6_reg_12549;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_11_V_6_reg_12654;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_10_V_6_reg_12759;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_9_V_6_reg_12864;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_8_V_6_reg_12969;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_7_V_6_reg_13074;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_6_V_6_reg_13179;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_5_V_6_reg_13284;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_4_V_6_reg_13389;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_3_V_6_reg_13494;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_2_V_6_reg_13599;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_1_V_6_reg_13704;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_0_V_6_reg_13809;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_31_V_6_reg_13914;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_30_V_6_reg_14020;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_29_V_6_reg_14126;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_28_V_6_reg_14232;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_27_V_6_reg_14338;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_26_V_6_reg_14444;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_25_V_6_reg_14550;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_24_V_6_reg_14656;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_23_V_6_reg_14762;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_22_V_6_reg_14868;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_21_V_6_reg_14974;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_20_V_6_reg_15080;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_19_V_6_reg_15186;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_18_V_6_reg_15292;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_17_V_6_reg_15398;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_16_V_6_reg_15504;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_15_V_6_reg_15610;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_14_V_6_reg_15716;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_13_V_6_reg_15822;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_12_V_6_reg_15928;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_11_V_6_reg_16034;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_10_V_6_reg_16140;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_9_V_6_reg_16246;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_8_V_6_reg_16352;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_7_V_6_reg_16458;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_6_V_6_reg_16564;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_5_V_6_reg_16670;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_4_V_6_reg_16776;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_3_V_6_reg_16882;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_2_V_6_reg_16988;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_1_V_6_reg_17094;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_0_V_6_reg_17200;
wire   [19:0] lbuf_1_0_0_V_7_fu_41363_p34;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_31_V_5_reg_17306;
reg   [19:0] lbuf_1_0_31_V_5_phi_fu_17309_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_30_V_5_reg_17406;
reg   [19:0] lbuf_1_0_30_V_5_phi_fu_17409_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_29_V_5_reg_17506;
reg   [19:0] lbuf_1_0_29_V_5_phi_fu_17509_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_28_V_5_reg_17606;
reg   [19:0] lbuf_1_0_28_V_5_phi_fu_17609_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_27_V_5_reg_17706;
reg   [19:0] lbuf_1_0_27_V_5_phi_fu_17709_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_26_V_5_reg_17806;
reg   [19:0] lbuf_1_0_26_V_5_phi_fu_17809_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_25_V_5_reg_17906;
reg   [19:0] lbuf_1_0_25_V_5_phi_fu_17909_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_24_V_5_reg_18006;
reg   [19:0] lbuf_1_0_24_V_5_phi_fu_18009_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_23_V_5_reg_18106;
reg   [19:0] lbuf_1_0_23_V_5_phi_fu_18109_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_22_V_5_reg_18206;
reg   [19:0] lbuf_1_0_22_V_5_phi_fu_18209_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_21_V_5_reg_18306;
reg   [19:0] lbuf_1_0_21_V_5_phi_fu_18309_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_20_V_5_reg_18406;
reg   [19:0] lbuf_1_0_20_V_5_phi_fu_18409_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_19_V_5_reg_18506;
reg   [19:0] lbuf_1_0_19_V_5_phi_fu_18509_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_18_V_5_reg_18606;
reg   [19:0] lbuf_1_0_18_V_5_phi_fu_18609_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_17_V_5_reg_18706;
reg   [19:0] lbuf_1_0_17_V_5_phi_fu_18709_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_16_V_5_reg_18806;
reg   [19:0] lbuf_1_0_16_V_5_phi_fu_18809_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_15_V_5_reg_18906;
reg   [19:0] lbuf_1_0_15_V_5_phi_fu_18909_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_14_V_5_reg_19006;
reg   [19:0] lbuf_1_0_14_V_5_phi_fu_19009_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_13_V_5_reg_19106;
reg   [19:0] lbuf_1_0_13_V_5_phi_fu_19109_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_12_V_5_reg_19206;
reg   [19:0] lbuf_1_0_12_V_5_phi_fu_19209_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_11_V_5_reg_19306;
reg   [19:0] lbuf_1_0_11_V_5_phi_fu_19309_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_10_V_5_reg_19406;
reg   [19:0] lbuf_1_0_10_V_5_phi_fu_19409_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_9_V_5_reg_19506;
reg   [19:0] lbuf_1_0_9_V_5_phi_fu_19509_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_8_V_5_reg_19606;
reg   [19:0] lbuf_1_0_8_V_5_phi_fu_19609_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_7_V_5_reg_19706;
reg   [19:0] lbuf_1_0_7_V_5_phi_fu_19709_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_6_V_5_reg_19806;
reg   [19:0] lbuf_1_0_6_V_5_phi_fu_19809_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_5_V_5_reg_19906;
reg   [19:0] lbuf_1_0_5_V_5_phi_fu_19909_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_4_V_5_reg_20006;
reg   [19:0] lbuf_1_0_4_V_5_phi_fu_20009_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_3_V_5_reg_20106;
reg   [19:0] lbuf_1_0_3_V_5_phi_fu_20109_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_2_V_5_reg_20206;
reg   [19:0] lbuf_1_0_2_V_5_phi_fu_20209_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_1_V_5_reg_20306;
reg   [19:0] lbuf_1_0_1_V_5_phi_fu_20309_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_0_V_5_reg_20406;
reg   [19:0] lbuf_1_0_0_V_5_phi_fu_20409_p64;
wire   [19:0] lbuf_1_1_0_V_5_fu_41167_p4;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_31_V_6_reg_20506;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_30_V_6_reg_20611;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_29_V_6_reg_20716;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_28_V_6_reg_20821;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_27_V_6_reg_20926;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_26_V_6_reg_21031;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_25_V_6_reg_21136;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_24_V_6_reg_21241;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_23_V_6_reg_21346;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_22_V_6_reg_21451;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_21_V_6_reg_21556;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_20_V_6_reg_21661;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_19_V_6_reg_21766;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_18_V_6_reg_21871;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_17_V_6_reg_21976;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_16_V_6_reg_22081;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_15_V_6_reg_22186;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_14_V_6_reg_22291;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_13_V_6_reg_22396;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_12_V_6_reg_22501;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_11_V_6_reg_22606;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_10_V_6_reg_22711;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_9_V_6_reg_22816;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_8_V_6_reg_22921;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_7_V_6_reg_23026;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_6_V_6_reg_23131;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_5_V_6_reg_23236;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_4_V_6_reg_23341;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_3_V_6_reg_23446;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_2_V_6_reg_23551;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_1_V_6_reg_23656;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_0_V_6_reg_23761;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_31_V_6_reg_23866;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_30_V_6_reg_23972;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_29_V_6_reg_24078;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_28_V_6_reg_24184;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_27_V_6_reg_24290;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_26_V_6_reg_24396;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_25_V_6_reg_24502;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_24_V_6_reg_24608;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_23_V_6_reg_24714;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_22_V_6_reg_24820;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_21_V_6_reg_24926;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_20_V_6_reg_25032;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_19_V_6_reg_25138;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_18_V_6_reg_25244;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_17_V_6_reg_25350;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_16_V_6_reg_25456;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_15_V_6_reg_25562;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_14_V_6_reg_25668;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_13_V_6_reg_25774;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_12_V_6_reg_25880;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_11_V_6_reg_25986;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_10_V_6_reg_26092;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_9_V_6_reg_26198;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_8_V_6_reg_26304;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_7_V_6_reg_26410;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_6_V_6_reg_26516;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_5_V_6_reg_26622;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_4_V_6_reg_26728;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_3_V_6_reg_26834;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_2_V_6_reg_26940;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_1_V_6_reg_27046;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_0_V_6_reg_27152;
wire   [19:0] lbuf_2_0_0_V_14_fu_41660_p34;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_31_V_5_reg_27258;
reg   [19:0] lbuf_2_0_31_V_5_phi_fu_27261_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_30_V_5_reg_27358;
reg   [19:0] lbuf_2_0_30_V_5_phi_fu_27361_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_29_V_5_reg_27458;
reg   [19:0] lbuf_2_0_29_V_5_phi_fu_27461_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_28_V_5_reg_27558;
reg   [19:0] lbuf_2_0_28_V_5_phi_fu_27561_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_27_V_5_reg_27658;
reg   [19:0] lbuf_2_0_27_V_5_phi_fu_27661_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_26_V_5_reg_27758;
reg   [19:0] lbuf_2_0_26_V_5_phi_fu_27761_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_25_V_5_reg_27858;
reg   [19:0] lbuf_2_0_25_V_5_phi_fu_27861_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_24_V_5_reg_27958;
reg   [19:0] lbuf_2_0_24_V_5_phi_fu_27961_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_23_V_5_reg_28058;
reg   [19:0] lbuf_2_0_23_V_5_phi_fu_28061_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_22_V_5_reg_28158;
reg   [19:0] lbuf_2_0_22_V_5_phi_fu_28161_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_21_V_5_reg_28258;
reg   [19:0] lbuf_2_0_21_V_5_phi_fu_28261_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_20_V_5_reg_28358;
reg   [19:0] lbuf_2_0_20_V_5_phi_fu_28361_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_19_V_5_reg_28458;
reg   [19:0] lbuf_2_0_19_V_5_phi_fu_28461_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_18_V_5_reg_28558;
reg   [19:0] lbuf_2_0_18_V_5_phi_fu_28561_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_17_V_5_reg_28658;
reg   [19:0] lbuf_2_0_17_V_5_phi_fu_28661_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_16_V_5_reg_28758;
reg   [19:0] lbuf_2_0_16_V_5_phi_fu_28761_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_15_V_5_reg_28858;
reg   [19:0] lbuf_2_0_15_V_5_phi_fu_28861_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_14_V_5_reg_28958;
reg   [19:0] lbuf_2_0_14_V_5_phi_fu_28961_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_13_V_5_reg_29058;
reg   [19:0] lbuf_2_0_13_V_5_phi_fu_29061_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_12_V_5_reg_29158;
reg   [19:0] lbuf_2_0_12_V_5_phi_fu_29161_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_11_V_5_reg_29258;
reg   [19:0] lbuf_2_0_11_V_5_phi_fu_29261_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_10_V_5_reg_29358;
reg   [19:0] lbuf_2_0_10_V_5_phi_fu_29361_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_9_V_5_reg_29458;
reg   [19:0] lbuf_2_0_9_V_5_phi_fu_29461_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_8_V_5_reg_29558;
reg   [19:0] lbuf_2_0_8_V_5_phi_fu_29561_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_7_V_5_reg_29658;
reg   [19:0] lbuf_2_0_7_V_5_phi_fu_29661_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_6_V_5_reg_29758;
reg   [19:0] lbuf_2_0_6_V_5_phi_fu_29761_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_5_V_5_reg_29858;
reg   [19:0] lbuf_2_0_5_V_5_phi_fu_29861_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_4_V_5_reg_29958;
reg   [19:0] lbuf_2_0_4_V_5_phi_fu_29961_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_3_V_5_reg_30058;
reg   [19:0] lbuf_2_0_3_V_5_phi_fu_30061_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_2_V_5_reg_30158;
reg   [19:0] lbuf_2_0_2_V_5_phi_fu_30161_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_1_V_5_reg_30258;
reg   [19:0] lbuf_2_0_1_V_5_phi_fu_30261_p64;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_0_V_5_reg_30358;
reg   [19:0] lbuf_2_0_0_V_5_phi_fu_30361_p64;
wire   [19:0] lbuf_2_1_0_V_5_fu_41464_p4;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_31_V_6_reg_30458;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_30_V_6_reg_30563;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_29_V_6_reg_30668;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_28_V_6_reg_30773;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_27_V_6_reg_30878;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_26_V_6_reg_30983;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_25_V_6_reg_31088;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_24_V_6_reg_31193;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_23_V_6_reg_31298;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_22_V_6_reg_31403;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_21_V_6_reg_31508;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_20_V_6_reg_31613;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_19_V_6_reg_31718;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_18_V_6_reg_31823;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_17_V_6_reg_31928;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_16_V_6_reg_32033;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_15_V_6_reg_32138;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_14_V_6_reg_32243;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_13_V_6_reg_32348;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_12_V_6_reg_32453;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_11_V_6_reg_32558;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_10_V_6_reg_32663;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_9_V_6_reg_32768;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_8_V_6_reg_32873;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_7_V_6_reg_32978;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_6_V_6_reg_33083;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_5_V_6_reg_33188;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_4_V_6_reg_33293;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_3_V_6_reg_33398;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_2_V_6_reg_33503;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_1_V_6_reg_33608;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_0_V_6_reg_33713;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_31_V_6_reg_33818;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_30_V_6_reg_33924;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_29_V_6_reg_34030;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_28_V_6_reg_34136;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_27_V_6_reg_34242;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_26_V_6_reg_34348;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_25_V_6_reg_34454;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_24_V_6_reg_34560;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_23_V_6_reg_34666;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_22_V_6_reg_34772;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_21_V_6_reg_34878;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_20_V_6_reg_34984;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_19_V_6_reg_35090;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_18_V_6_reg_35196;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_17_V_6_reg_35302;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_16_V_6_reg_35408;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_15_V_6_reg_35514;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_14_V_6_reg_35620;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_13_V_6_reg_35726;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_12_V_6_reg_35832;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_11_V_6_reg_35938;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_10_V_6_reg_36044;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_9_V_6_reg_36150;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_8_V_6_reg_36256;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_7_V_6_reg_36362;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_6_V_6_reg_36468;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_5_V_6_reg_36574;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_4_V_6_reg_36680;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_3_V_6_reg_36786;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_2_V_6_reg_36892;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_1_V_6_reg_36998;
wire   [19:0] ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_0_V_6_reg_37104;
reg   [4:0] p_3_reg_37210;
wire   [0:0] tmp_43_fu_42944_p2;
wire   [31:0] tmp_27_fu_40284_p1;
wire   [31:0] tmp_i_fu_40309_p1;
wire   [31:0] tmp_40_fu_40765_p1;
wire   [31:0] tmp_65_cast_fu_42965_p1;
reg   [19:0] win_0_0_1_V_fu_296;
reg   [19:0] win_0_0_1_V_1_fu_300;
reg   [19:0] win_0_1_1_V_fu_304;
reg   [19:0] win_0_1_1_V_1_fu_308;
reg   [19:0] win_0_2_1_V_fu_312;
reg   [19:0] win_0_2_1_V_1_fu_316;
reg   [19:0] win_1_0_1_V_fu_320;
reg   [19:0] win_1_0_1_V_1_fu_324;
reg   [19:0] win_1_1_1_V_fu_328;
reg   [19:0] win_1_1_1_V_1_fu_332;
reg   [19:0] win_1_2_1_V_fu_336;
reg   [19:0] win_1_2_1_V_1_fu_340;
reg   [19:0] win_2_0_1_V_fu_344;
reg   [19:0] win_2_0_1_V_1_fu_348;
reg   [19:0] win_2_1_1_V_fu_352;
reg   [19:0] win_2_1_1_V_1_fu_356;
reg   [19:0] win_2_2_1_V_fu_360;
reg   [19:0] win_2_2_1_V_1_fu_364;
reg   [63:0] outwords_15_V_fu_368;
reg   [63:0] outwords_0_V_fu_42823_p4;
reg   [63:0] outwords_15_V_1_fu_372;
reg   [63:0] outwords_15_V_2_fu_376;
reg   [63:0] outwords_15_V_3_fu_380;
reg   [63:0] outwords_15_V_4_fu_384;
reg   [63:0] outwords_15_V_5_fu_388;
reg   [63:0] outwords_15_V_6_fu_392;
reg   [63:0] outwords_15_V_7_fu_396;
reg   [63:0] outwords_15_V_8_fu_400;
reg   [63:0] outwords_15_V_9_fu_404;
reg   [63:0] outwords_15_V_10_fu_408;
reg   [63:0] outwords_15_V_11_fu_412;
reg   [63:0] outwords_15_V_12_fu_416;
reg   [63:0] outwords_15_V_13_fu_420;
reg   [63:0] outwords_15_V_14_fu_424;
reg   [63:0] outwords_15_V_15_fu_428;
wire   [63:0] tmp_47_fu_42977_p18;
wire   [15:0] tmp_cast_fu_37291_p1;
wire   [0:0] sel_tmp_fu_37330_p2;
wire   [19:0] lbuf_2_0_0_V_13_fu_37318_p5;
wire   [0:0] sel_tmp5_fu_37344_p2;
wire   [19:0] lbuf_2_0_0_V_7_fu_37336_p3;
wire   [19:0] lbuf_2_0_0_V_8_fu_37358_p3;
wire   [19:0] sel_tmp6_fu_37382_p3;
wire   [19:0] sel_tmp7_fu_37398_p3;
wire   [19:0] lbuf_2_0_1_V_13_fu_37422_p5;
wire   [19:0] lbuf_2_0_1_V_7_fu_37434_p3;
wire   [19:0] lbuf_2_0_1_V_8_fu_37450_p3;
wire   [19:0] sel_tmp8_fu_37474_p3;
wire   [19:0] sel_tmp10_fu_37490_p3;
wire   [19:0] lbuf_2_0_2_V_13_fu_37514_p5;
wire   [19:0] lbuf_2_0_2_V_7_fu_37526_p3;
wire   [19:0] lbuf_2_0_2_V_8_fu_37542_p3;
wire   [19:0] sel_tmp11_fu_37566_p3;
wire   [19:0] sel_tmp12_fu_37582_p3;
wire   [19:0] lbuf_2_0_3_V_13_fu_37606_p5;
wire   [19:0] lbuf_2_0_3_V_7_fu_37618_p3;
wire   [19:0] lbuf_2_0_3_V_8_fu_37634_p3;
wire   [19:0] sel_tmp13_fu_37658_p3;
wire   [19:0] sel_tmp14_fu_37674_p3;
wire   [19:0] lbuf_2_0_4_V_13_fu_37698_p5;
wire   [19:0] lbuf_2_0_4_V_7_fu_37710_p3;
wire   [19:0] lbuf_2_0_4_V_8_fu_37726_p3;
wire   [19:0] sel_tmp15_fu_37750_p3;
wire   [19:0] sel_tmp16_fu_37766_p3;
wire   [19:0] lbuf_2_0_5_V_13_fu_37790_p5;
wire   [19:0] lbuf_2_0_5_V_7_fu_37802_p3;
wire   [19:0] lbuf_2_0_5_V_8_fu_37818_p3;
wire   [19:0] sel_tmp17_fu_37842_p3;
wire   [19:0] sel_tmp18_fu_37858_p3;
wire   [19:0] lbuf_2_0_6_V_13_fu_37882_p5;
wire   [19:0] lbuf_2_0_6_V_7_fu_37894_p3;
wire   [19:0] lbuf_2_0_6_V_8_fu_37910_p3;
wire   [19:0] sel_tmp19_fu_37934_p3;
wire   [19:0] sel_tmp20_fu_37950_p3;
wire   [19:0] lbuf_2_0_7_V_13_fu_37974_p5;
wire   [19:0] lbuf_2_0_7_V_7_fu_37986_p3;
wire   [19:0] lbuf_2_0_7_V_8_fu_38002_p3;
wire   [19:0] sel_tmp21_fu_38026_p3;
wire   [19:0] sel_tmp22_fu_38042_p3;
wire   [19:0] lbuf_2_0_8_V_13_fu_38066_p5;
wire   [19:0] lbuf_2_0_8_V_7_fu_38078_p3;
wire   [19:0] lbuf_2_0_8_V_8_fu_38094_p3;
wire   [19:0] sel_tmp23_fu_38118_p3;
wire   [19:0] sel_tmp24_fu_38134_p3;
wire   [19:0] lbuf_2_0_9_V_13_fu_38158_p5;
wire   [19:0] lbuf_2_0_9_V_7_fu_38170_p3;
wire   [19:0] lbuf_2_0_9_V_8_fu_38186_p3;
wire   [19:0] sel_tmp25_fu_38210_p3;
wire   [19:0] sel_tmp26_fu_38226_p3;
wire   [19:0] lbuf_2_0_10_V_13_fu_38250_p5;
wire   [19:0] lbuf_2_0_10_V_7_fu_38262_p3;
wire   [19:0] lbuf_2_0_10_V_8_fu_38278_p3;
wire   [19:0] sel_tmp27_fu_38302_p3;
wire   [19:0] sel_tmp28_fu_38318_p3;
wire   [19:0] lbuf_2_0_11_V_13_fu_38342_p5;
wire   [19:0] lbuf_2_0_11_V_7_fu_38354_p3;
wire   [19:0] lbuf_2_0_11_V_8_fu_38370_p3;
wire   [19:0] sel_tmp29_fu_38394_p3;
wire   [19:0] sel_tmp30_fu_38410_p3;
wire   [19:0] lbuf_2_0_12_V_13_fu_38434_p5;
wire   [19:0] lbuf_2_0_12_V_7_fu_38446_p3;
wire   [19:0] lbuf_2_0_12_V_8_fu_38462_p3;
wire   [19:0] sel_tmp31_fu_38486_p3;
wire   [19:0] sel_tmp32_fu_38502_p3;
wire   [19:0] lbuf_2_0_13_V_13_fu_38526_p5;
wire   [19:0] lbuf_2_0_13_V_7_fu_38538_p3;
wire   [19:0] lbuf_2_0_13_V_8_fu_38554_p3;
wire   [19:0] sel_tmp33_fu_38578_p3;
wire   [19:0] sel_tmp34_fu_38594_p3;
wire   [19:0] lbuf_2_0_14_V_13_fu_38618_p5;
wire   [19:0] lbuf_2_0_14_V_7_fu_38630_p3;
wire   [19:0] lbuf_2_0_14_V_8_fu_38646_p3;
wire   [19:0] sel_tmp35_fu_38670_p3;
wire   [19:0] sel_tmp36_fu_38686_p3;
wire   [19:0] lbuf_2_0_15_V_13_fu_38710_p5;
wire   [19:0] lbuf_2_0_15_V_7_fu_38722_p3;
wire   [19:0] lbuf_2_0_15_V_8_fu_38738_p3;
wire   [19:0] sel_tmp37_fu_38762_p3;
wire   [19:0] sel_tmp38_fu_38778_p3;
wire   [19:0] lbuf_2_0_16_V_13_fu_38802_p5;
wire   [19:0] lbuf_2_0_16_V_7_fu_38814_p3;
wire   [19:0] lbuf_2_0_16_V_8_fu_38830_p3;
wire   [19:0] sel_tmp39_fu_38854_p3;
wire   [19:0] sel_tmp40_fu_38870_p3;
wire   [19:0] lbuf_2_0_17_V_13_fu_38894_p5;
wire   [19:0] lbuf_2_0_17_V_7_fu_38906_p3;
wire   [19:0] lbuf_2_0_17_V_8_fu_38922_p3;
wire   [19:0] sel_tmp41_fu_38946_p3;
wire   [19:0] sel_tmp42_fu_38962_p3;
wire   [19:0] lbuf_2_0_18_V_13_fu_38986_p5;
wire   [19:0] lbuf_2_0_18_V_7_fu_38998_p3;
wire   [19:0] lbuf_2_0_18_V_8_fu_39014_p3;
wire   [19:0] sel_tmp43_fu_39038_p3;
wire   [19:0] sel_tmp44_fu_39054_p3;
wire   [19:0] lbuf_2_0_19_V_13_fu_39078_p5;
wire   [19:0] lbuf_2_0_19_V_7_fu_39090_p3;
wire   [19:0] lbuf_2_0_19_V_8_fu_39106_p3;
wire   [19:0] sel_tmp45_fu_39130_p3;
wire   [19:0] sel_tmp46_fu_39146_p3;
wire   [19:0] lbuf_2_0_20_V_13_fu_39170_p5;
wire   [19:0] lbuf_2_0_20_V_7_fu_39182_p3;
wire   [19:0] lbuf_2_0_20_V_8_fu_39198_p3;
wire   [19:0] sel_tmp47_fu_39222_p3;
wire   [19:0] sel_tmp48_fu_39238_p3;
wire   [19:0] lbuf_2_0_21_V_13_fu_39262_p5;
wire   [19:0] lbuf_2_0_21_V_7_fu_39274_p3;
wire   [19:0] lbuf_2_0_21_V_8_fu_39290_p3;
wire   [19:0] sel_tmp49_fu_39314_p3;
wire   [19:0] sel_tmp50_fu_39330_p3;
wire   [19:0] lbuf_2_0_22_V_13_fu_39354_p5;
wire   [19:0] lbuf_2_0_22_V_7_fu_39366_p3;
wire   [19:0] lbuf_2_0_22_V_8_fu_39382_p3;
wire   [19:0] sel_tmp51_fu_39406_p3;
wire   [19:0] sel_tmp52_fu_39422_p3;
wire   [19:0] lbuf_2_0_23_V_13_fu_39446_p5;
wire   [19:0] lbuf_2_0_23_V_7_fu_39458_p3;
wire   [19:0] lbuf_2_0_23_V_8_fu_39474_p3;
wire   [19:0] sel_tmp53_fu_39498_p3;
wire   [19:0] sel_tmp54_fu_39514_p3;
wire   [19:0] lbuf_2_0_24_V_13_fu_39538_p5;
wire   [19:0] lbuf_2_0_24_V_7_fu_39550_p3;
wire   [19:0] lbuf_2_0_24_V_8_fu_39566_p3;
wire   [19:0] sel_tmp55_fu_39590_p3;
wire   [19:0] sel_tmp56_fu_39606_p3;
wire   [19:0] lbuf_2_0_25_V_13_fu_39630_p5;
wire   [19:0] lbuf_2_0_25_V_7_fu_39642_p3;
wire   [19:0] lbuf_2_0_25_V_8_fu_39658_p3;
wire   [19:0] sel_tmp57_fu_39682_p3;
wire   [19:0] sel_tmp58_fu_39698_p3;
wire   [19:0] lbuf_2_0_26_V_13_fu_39722_p5;
wire   [19:0] lbuf_2_0_26_V_7_fu_39734_p3;
wire   [19:0] lbuf_2_0_26_V_8_fu_39750_p3;
wire   [19:0] sel_tmp59_fu_39774_p3;
wire   [19:0] sel_tmp60_fu_39790_p3;
wire   [19:0] lbuf_2_0_27_V_13_fu_39814_p5;
wire   [19:0] lbuf_2_0_27_V_7_fu_39826_p3;
wire   [19:0] lbuf_2_0_27_V_8_fu_39842_p3;
wire   [19:0] sel_tmp61_fu_39866_p3;
wire   [19:0] sel_tmp62_fu_39882_p3;
wire   [19:0] lbuf_2_0_28_V_13_fu_39906_p5;
wire   [19:0] lbuf_2_0_28_V_7_fu_39918_p3;
wire   [19:0] lbuf_2_0_28_V_8_fu_39934_p3;
wire   [19:0] sel_tmp63_fu_39958_p3;
wire   [19:0] sel_tmp64_fu_39974_p3;
wire   [19:0] lbuf_2_0_29_V_13_fu_39998_p5;
wire   [19:0] lbuf_2_0_29_V_7_fu_40010_p3;
wire   [19:0] lbuf_2_0_29_V_8_fu_40026_p3;
wire   [19:0] sel_tmp65_fu_40050_p3;
wire   [19:0] sel_tmp66_fu_40066_p3;
wire   [19:0] lbuf_2_0_30_V_13_fu_40090_p5;
wire   [19:0] lbuf_2_0_30_V_7_fu_40102_p3;
wire   [19:0] lbuf_2_0_30_V_8_fu_40118_p3;
wire   [19:0] sel_tmp67_fu_40142_p3;
wire   [19:0] sel_tmp68_fu_40158_p3;
wire   [19:0] lbuf_2_0_31_V_13_fu_40182_p5;
wire   [19:0] lbuf_2_0_31_V_7_fu_40194_p3;
wire   [19:0] lbuf_2_0_31_V_8_fu_40210_p3;
wire   [19:0] sel_tmp69_fu_40234_p3;
wire   [19:0] sel_tmp70_fu_40250_p3;
wire   [8:0] r_V_fu_40274_p4;
wire   [10:0] tmp_51_cast_fu_40290_p1;
wire   [10:0] this_assign_2_fu_40294_p2;
wire   [8:0] r_V_s_fu_40299_p4;
wire   [1:0] tmp_56_fu_40326_p1;
wire   [1:0] off_V_fu_40330_p2;
wire   [0:0] tmp_48_i_fu_40335_p2;
wire   [0:0] tmp_49_i_fu_40345_p2;
wire   [0:0] sel_tmp9_fu_40387_p2;
wire   [0:0] sel_tmp812_demorgan_fu_40399_p2;
wire   [0:0] tmp_50_i_fu_40361_p2;
wire   [0:0] sel_tmp3_fu_40405_p2;
wire   [0:0] sel_tmp4_fu_40411_p2;
wire   [15:0] loc_V_5_fu_40367_p4;
wire   [15:0] loc_V_4_fu_40351_p4;
wire   [0:0] sel_tmp2_fu_40393_p2;
wire   [15:0] loc_V_fu_40341_p1;
wire   [15:0] loc_V_6_fu_40377_p4;
wire   [0:0] or_cond_fu_40425_p2;
wire   [15:0] newSel_fu_40417_p3;
wire   [15:0] newSel9_fu_40431_p3;
wire   [15:0] tmp_4_fu_40439_p3;
wire   [21:0] tmp_28_fu_40447_p3;
wire   [5:0] r_V_7_fu_40465_p2;
wire   [5:0] p_neg_fu_40479_p2;
wire   [3:0] tmp_1_fu_40485_p4;
wire   [0:0] tmp_58_fu_40471_p3;
wire   [3:0] tmp_30_fu_40495_p2;
wire   [3:0] tmp_31_fu_40501_p4;
wire   [0:0] tmp_35_fu_40531_p2;
wire   [5:0] r_V_5_fu_40545_p2;
wire   [0:0] tmp_36_mid1_fu_40567_p2;
wire   [0:0] tmp_29_fu_40459_p2;
wire   [5:0] p_neg_mid1_fu_40589_p2;
wire   [3:0] tmp_1_mid1_fu_40595_p4;
wire   [0:0] tmp_60_fu_40581_p3;
wire   [3:0] tmp_37_mid1_fu_40605_p2;
wire   [3:0] tmp_38_mid1_fu_40611_p4;
wire   [3:0] tmp_39_mid1_fu_40621_p3;
wire   [3:0] tmp_32_fu_40511_p3;
wire   [5:0] p_2_mid2_v_v_v_v_fu_40637_p3;
wire   [0:0] tmp_63_fu_40657_p1;
wire   [1:0] tmp_64_fu_40661_p3;
wire   [0:0] tmp_62_fu_40653_p1;
wire   [0:0] tmp_61_fu_40645_p3;
wire   [1:0] tmp_65_fu_40669_p2;
wire   [1:0] tmp_9_fu_40675_p3;
wire   [5:0] tmp_37_fu_40695_p2;
wire   [10:0] tmp_35_mid2_fu_40559_p3;
wire   [10:0] tmp_68_cast_fu_40709_p1;
wire   [10:0] addr_V_fu_40713_p2;
wire   [0:0] tmp_36_mid2_fu_40573_p3;
wire   [0:0] tmp_50_fu_40731_p2;
wire   [9:0] tmp_39_fu_40756_p1;
wire   [9:0] tmp_60_mid2_fu_40749_p3;
wire   [9:0] r_V_6_fu_40759_p2;
wire   [0:0] tmp12_fu_40785_p2;
wire   [0:0] rev_fu_40773_p2;
wire   [0:0] sel_tmp72_fu_40789_p2;
wire   [63:0] sel_tmp71_fu_40778_p3;
wire   [0:0] sel_tmp75_fu_40808_p2;
wire   [0:0] sel_tmp76_fu_40813_p2;
wire   [63:0] sel_tmp73_fu_40795_p3;
wire   [0:0] sel_tmp78_fu_40861_p2;
wire   [63:0] p_Val2_1_fu_40865_p3;
wire   [19:0] win_0_0_2_V_fu_40912_p34;
wire   [19:0] tmp_44_fu_40981_p34;
wire   [19:0] win_1_0_2_V_fu_41209_p34;
wire   [19:0] tmp_48_fu_41278_p34;
wire   [19:0] win_2_0_2_V_fu_41506_p34;
wire   [19:0] tmp_49_fu_41575_p34;
wire   [0:0] tmp_79_fu_41806_p3;
wire   [19:0] p_Val2_16_0_2_1_fu_41813_p2;
wire   [19:0] p_Val2_16_0_2_1_wi_fu_41819_p3;
wire   [0:0] tmp_80_fu_41831_p1;
wire   [19:0] p_Val2_16_0_2_2_fu_41834_p2;
wire   [19:0] p_Val2_16_0_2_2_s_fu_41840_p3;
wire   [0:0] tmp_81_fu_41852_p3;
wire   [19:0] p_Val2_16_1_fu_41859_p2;
wire   [19:0] p_Val2_16_1_0_win_s_fu_41865_p3;
wire   [0:0] tmp_82_fu_41877_p3;
wire   [19:0] p_Val2_16_1_0_1_fu_41884_p2;
wire   [19:0] p_Val2_16_1_0_1_wi_fu_41890_p3;
wire   [0:0] tmp_88_fu_41926_p3;
wire   [19:0] p_Val2_16_1_2_1_fu_41933_p2;
wire   [19:0] p_Val2_16_1_2_1_wi_fu_41939_p3;
wire   [0:0] tmp_89_fu_41951_p3;
wire   [19:0] p_Val2_16_1_2_2_fu_41958_p2;
wire   [19:0] p_Val2_16_1_2_2_s_fu_41964_p3;
wire   [0:0] tmp_90_fu_41976_p3;
wire   [19:0] p_Val2_16_2_fu_41983_p2;
wire   [19:0] p_Val2_16_2_0_win_s_fu_41989_p3;
wire   [0:0] tmp_91_fu_42001_p3;
wire   [19:0] p_Val2_16_2_0_1_fu_42008_p2;
wire   [19:0] p_Val2_16_2_0_1_wi_fu_42014_p3;
wire   [0:0] tmp_93_fu_42026_p3;
wire   [19:0] p_Val2_16_2_1_fu_42033_p2;
wire   [19:0] p_Val2_16_2_1_win_s_fu_42039_p3;
wire   [0:0] tmp_94_fu_42051_p3;
wire   [19:0] p_Val2_16_2_1_1_fu_42058_p2;
wire   [19:0] p_Val2_16_2_1_1_wi_fu_42064_p3;
wire   [0:0] tmp_97_fu_42088_p3;
wire   [19:0] p_Val2_16_2_2_1_fu_42095_p2;
wire   [19:0] p_Val2_16_2_2_1_wi_fu_42101_p3;
wire   [0:0] tmp_98_fu_42113_p3;
wire   [19:0] p_Val2_16_2_2_2_fu_42120_p2;
wire   [19:0] p_Val2_16_2_2_2_s_fu_42126_p3;
wire  signed [20:0] tmp_142_0_2_2_cast_fu_41848_p1;
wire  signed [20:0] tmp_142_0_2_1_cast_fu_41827_p1;
wire  signed [20:0] tmp_142_1_0_1_cast_fu_41898_p1;
wire  signed [20:0] tmp_142_1_cast_fu_41873_p1;
wire  signed [20:0] tmp_142_1_2_2_cast_fu_41972_p1;
wire  signed [20:0] tmp_142_1_2_1_cast_fu_41947_p1;
wire  signed [20:0] tmp_142_2_0_1_cast_fu_42022_p1;
wire  signed [20:0] tmp_142_2_cast_fu_41997_p1;
wire  signed [20:0] tmp_142_2_1_1_cast_fu_42072_p1;
wire  signed [20:0] tmp_142_2_1_cast_fu_42047_p1;
wire  signed [20:0] tmp_142_2_2_2_cast_fu_42134_p1;
wire  signed [20:0] tmp_142_2_2_1_cast_fu_42109_p1;
wire   [5:0] tmp38_fu_42174_p2;
wire   [6:0] p_2_mid2_fu_40854_p3;
wire   [6:0] tmp841_cast_fu_42179_p1;
wire   [0:0] tmp_72_fu_42275_p3;
wire   [19:0] p_Val2_3_fu_42282_p3;
wire   [0:0] tmp_73_fu_42292_p3;
wire   [19:0] p_Val2_16_0_0_1_fu_42299_p2;
wire   [19:0] p_Val2_16_0_0_1_wi_fu_42304_p3;
wire   [0:0] tmp_74_fu_42315_p3;
wire   [19:0] p_Val2_16_0_0_2_wi_fu_42322_p3;
wire   [0:0] tmp_75_fu_42332_p3;
wire   [19:0] p_Val2_16_0_1_fu_42339_p2;
wire   [19:0] p_Val2_16_0_1_win_s_fu_42345_p3;
wire   [0:0] tmp_76_fu_42357_p3;
wire   [19:0] p_Val2_16_0_1_1_wi_fu_42364_p3;
wire   [0:0] tmp_77_fu_42374_p3;
wire   [19:0] p_Val2_16_0_1_2_wi_fu_42381_p3;
wire   [0:0] tmp_78_fu_42391_p3;
wire   [19:0] p_Val2_16_0_2_fu_42398_p2;
wire   [19:0] p_Val2_16_0_2_win_s_fu_42404_p3;
wire   [0:0] tmp_83_fu_42416_p3;
wire   [19:0] p_Val2_16_1_0_2_wi_fu_42423_p3;
wire   [0:0] tmp_84_fu_42433_p3;
wire   [19:0] p_Val2_16_1_1_win_s_fu_42440_p3;
wire   [0:0] tmp_85_fu_42450_p3;
wire   [19:0] p_Val2_16_1_1_1_fu_42457_p2;
wire   [19:0] p_Val2_16_1_1_1_wi_fu_42462_p3;
wire   [0:0] tmp_86_fu_42473_p3;
wire   [19:0] p_Val2_16_1_1_2_wi_fu_42480_p3;
wire   [0:0] tmp_87_fu_42490_p3;
wire   [19:0] p_Val2_16_1_2_win_s_fu_42497_p3;
wire   [0:0] tmp_92_fu_42507_p3;
wire   [19:0] p_Val2_16_2_0_2_fu_42514_p2;
wire   [19:0] p_Val2_16_2_0_2_wi_fu_42519_p3;
wire   [0:0] tmp_95_fu_42530_p3;
wire   [19:0] p_Val2_16_2_1_2_wi_fu_42537_p3;
wire   [0:0] tmp_96_fu_42547_p3;
wire   [19:0] p_Val2_16_2_2_win_s_fu_42554_p3;
wire  signed [20:0] tmp_142_0_0_2_cast_fu_42328_p1;
wire  signed [20:0] tmp_142_0_cast_fu_42288_p1;
wire   [20:0] tmp13_fu_42564_p2;
wire  signed [21:0] tmp_142_0_0_1_cast_fu_42311_p1;
wire  signed [21:0] tmp819_cast_fu_42570_p1;
wire   [21:0] tmp14_fu_42574_p2;
wire  signed [20:0] tmp_142_0_1_2_cast_fu_42387_p1;
wire  signed [20:0] tmp_142_0_1_1_cast_fu_42370_p1;
wire   [20:0] tmp15_fu_42584_p2;
wire  signed [21:0] tmp_142_0_1_cast_fu_42353_p1;
wire  signed [21:0] tmp821_cast_fu_42590_p1;
wire   [21:0] tmp16_fu_42594_p2;
wire  signed [22:0] tmp818_cast_fu_42580_p1;
wire  signed [22:0] tmp820_cast_fu_42600_p1;
wire  signed [21:0] tmp_142_0_2_cast_fu_42412_p1;
wire  signed [21:0] tmp824_cast_fu_42610_p1;
wire   [21:0] tmp19_fu_42613_p2;
wire  signed [20:0] tmp_142_1_1_cast_fu_42446_p1;
wire  signed [20:0] tmp_142_1_0_2_cast_fu_42429_p1;
wire   [20:0] tmp21_fu_42626_p2;
wire  signed [21:0] tmp826_cast_fu_42623_p1;
wire  signed [21:0] tmp827_cast_fu_42632_p1;
wire   [21:0] tmp22_fu_42636_p2;
wire  signed [22:0] tmp823_cast_fu_42619_p1;
wire  signed [22:0] tmp825_cast_fu_42642_p1;
wire  signed [20:0] tmp_142_1_2_cast_fu_42503_p1;
wire  signed [20:0] tmp_142_1_1_2_cast_fu_42486_p1;
wire   [20:0] tmp25_fu_42652_p2;
wire  signed [21:0] tmp_142_1_1_1_cast_fu_42469_p1;
wire  signed [21:0] tmp831_cast_fu_42658_p1;
wire   [21:0] tmp26_fu_42662_p2;
wire  signed [21:0] tmp833_cast_fu_42672_p1;
wire  signed [21:0] tmp834_cast_fu_42675_p1;
wire   [21:0] tmp29_fu_42678_p2;
wire  signed [22:0] tmp830_cast_fu_42668_p1;
wire  signed [22:0] tmp832_cast_fu_42684_p1;
wire  signed [21:0] tmp_142_2_0_2_cast_fu_42526_p1;
wire  signed [21:0] tmp837_cast_fu_42694_p1;
wire   [21:0] tmp32_fu_42697_p2;
wire  signed [20:0] tmp_142_2_2_cast_fu_42560_p1;
wire  signed [20:0] tmp_142_2_1_2_cast_fu_42543_p1;
wire   [20:0] tmp33_fu_42707_p2;
wire  signed [21:0] tmp839_cast_fu_42713_p1;
wire  signed [21:0] tmp840_cast_fu_42717_p1;
wire   [21:0] tmp35_fu_42720_p2;
wire  signed [22:0] tmp836_cast_fu_42703_p1;
wire  signed [22:0] tmp838_cast_fu_42726_p1;
wire  signed [23:0] tmp817_cast_fu_42744_p1;
wire  signed [23:0] tmp822_cast_fu_42747_p1;
wire  signed [23:0] tmp829_cast_fu_42756_p1;
wire  signed [23:0] tmp835_cast_fu_42759_p1;
wire   [23:0] tmp24_fu_42750_p2;
wire   [23:0] tmp37_fu_42762_p2;
wire   [23:0] p_Val2_19_2_2_2_fu_42768_p2;
wire   [0:0] tmp_51_fu_42777_p2;
wire   [63:0] p_Val2_4_fu_42782_p18;
wire  signed [31:0] index_assign_cast_fu_42774_p1;
wire   [63:0] p_Repl2_s_fu_42819_p1;
wire   [8:0] tmp_59_fu_42913_p1;
wire   [8:0] tmp_34_fu_42917_p2;
wire   [7:0] tmp_5_fu_42922_p4;
wire   [11:0] tmp_64_cast_fu_42956_p1;
wire   [11:0] tmp_46_fu_42960_p2;
wire   [3:0] tmp_47_fu_42977_p17;
reg   [7:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 8'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
end

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U316(
    .din1(lbuf_0_1_0_V_1_reg_4643),
    .din2(lbuf_1_1_0_V_1_reg_3939),
    .din3(lbuf_2_1_0_V_1_reg_3235),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_0_V_13_fu_37318_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U317(
    .din1(lbuf_0_1_1_V_1_reg_4632),
    .din2(lbuf_1_1_1_V_1_reg_3928),
    .din3(lbuf_2_1_1_V_1_reg_3224),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_1_V_13_fu_37422_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U318(
    .din1(lbuf_0_1_2_V_1_reg_4621),
    .din2(lbuf_1_1_2_V_1_reg_3917),
    .din3(lbuf_2_1_2_V_1_reg_3213),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_2_V_13_fu_37514_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U319(
    .din1(lbuf_0_1_3_V_1_reg_4610),
    .din2(lbuf_1_1_3_V_1_reg_3906),
    .din3(lbuf_2_1_3_V_1_reg_3202),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_3_V_13_fu_37606_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U320(
    .din1(lbuf_0_1_4_V_1_reg_4599),
    .din2(lbuf_1_1_4_V_1_reg_3895),
    .din3(lbuf_2_1_4_V_1_reg_3191),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_4_V_13_fu_37698_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U321(
    .din1(lbuf_0_1_5_V_1_reg_4588),
    .din2(lbuf_1_1_5_V_1_reg_3884),
    .din3(lbuf_2_1_5_V_1_reg_3180),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_5_V_13_fu_37790_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U322(
    .din1(lbuf_0_1_6_V_1_reg_4577),
    .din2(lbuf_1_1_6_V_1_reg_3873),
    .din3(lbuf_2_1_6_V_1_reg_3169),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_6_V_13_fu_37882_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U323(
    .din1(lbuf_0_1_7_V_1_reg_4566),
    .din2(lbuf_1_1_7_V_1_reg_3862),
    .din3(lbuf_2_1_7_V_1_reg_3158),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_7_V_13_fu_37974_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U324(
    .din1(lbuf_0_1_8_V_1_reg_4555),
    .din2(lbuf_1_1_8_V_1_reg_3851),
    .din3(lbuf_2_1_8_V_1_reg_3147),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_8_V_13_fu_38066_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U325(
    .din1(lbuf_0_1_9_V_1_reg_4544),
    .din2(lbuf_1_1_9_V_1_reg_3840),
    .din3(lbuf_2_1_9_V_1_reg_3136),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_9_V_13_fu_38158_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U326(
    .din1(lbuf_0_1_10_V_1_reg_4533),
    .din2(lbuf_1_1_10_V_1_reg_3829),
    .din3(lbuf_2_1_10_V_1_reg_3125),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_10_V_13_fu_38250_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U327(
    .din1(lbuf_0_1_11_V_1_reg_4522),
    .din2(lbuf_1_1_11_V_1_reg_3818),
    .din3(lbuf_2_1_11_V_1_reg_3114),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_11_V_13_fu_38342_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U328(
    .din1(lbuf_0_1_12_V_1_reg_4511),
    .din2(lbuf_1_1_12_V_1_reg_3807),
    .din3(lbuf_2_1_12_V_1_reg_3103),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_12_V_13_fu_38434_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U329(
    .din1(lbuf_0_1_13_V_1_reg_4500),
    .din2(lbuf_1_1_13_V_1_reg_3796),
    .din3(lbuf_2_1_13_V_1_reg_3092),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_13_V_13_fu_38526_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U330(
    .din1(lbuf_0_1_14_V_1_reg_4489),
    .din2(lbuf_1_1_14_V_1_reg_3785),
    .din3(lbuf_2_1_14_V_1_reg_3081),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_14_V_13_fu_38618_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U331(
    .din1(lbuf_0_1_15_V_1_reg_4478),
    .din2(lbuf_1_1_15_V_1_reg_3774),
    .din3(lbuf_2_1_15_V_1_reg_3070),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_15_V_13_fu_38710_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U332(
    .din1(lbuf_0_1_16_V_1_reg_4467),
    .din2(lbuf_1_1_16_V_1_reg_3763),
    .din3(lbuf_2_1_16_V_1_reg_3059),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_16_V_13_fu_38802_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U333(
    .din1(lbuf_0_1_17_V_1_reg_4456),
    .din2(lbuf_1_1_17_V_1_reg_3752),
    .din3(lbuf_2_1_17_V_1_reg_3048),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_17_V_13_fu_38894_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U334(
    .din1(lbuf_0_1_18_V_1_reg_4445),
    .din2(lbuf_1_1_18_V_1_reg_3741),
    .din3(lbuf_2_1_18_V_1_reg_3037),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_18_V_13_fu_38986_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U335(
    .din1(lbuf_0_1_19_V_1_reg_4434),
    .din2(lbuf_1_1_19_V_1_reg_3730),
    .din3(lbuf_2_1_19_V_1_reg_3026),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_19_V_13_fu_39078_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U336(
    .din1(lbuf_0_1_20_V_1_reg_4423),
    .din2(lbuf_1_1_20_V_1_reg_3719),
    .din3(lbuf_2_1_20_V_1_reg_3015),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_20_V_13_fu_39170_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U337(
    .din1(lbuf_0_1_21_V_1_reg_4412),
    .din2(lbuf_1_1_21_V_1_reg_3708),
    .din3(lbuf_2_1_21_V_1_reg_3004),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_21_V_13_fu_39262_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U338(
    .din1(lbuf_0_1_22_V_1_reg_4401),
    .din2(lbuf_1_1_22_V_1_reg_3697),
    .din3(lbuf_2_1_22_V_1_reg_2993),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_22_V_13_fu_39354_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U339(
    .din1(lbuf_0_1_23_V_1_reg_4390),
    .din2(lbuf_1_1_23_V_1_reg_3686),
    .din3(lbuf_2_1_23_V_1_reg_2982),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_23_V_13_fu_39446_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U340(
    .din1(lbuf_0_1_24_V_1_reg_4379),
    .din2(lbuf_1_1_24_V_1_reg_3675),
    .din3(lbuf_2_1_24_V_1_reg_2971),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_24_V_13_fu_39538_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U341(
    .din1(lbuf_0_1_25_V_1_reg_4368),
    .din2(lbuf_1_1_25_V_1_reg_3664),
    .din3(lbuf_2_1_25_V_1_reg_2960),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_25_V_13_fu_39630_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U342(
    .din1(lbuf_0_1_26_V_1_reg_4357),
    .din2(lbuf_1_1_26_V_1_reg_3653),
    .din3(lbuf_2_1_26_V_1_reg_2949),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_26_V_13_fu_39722_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U343(
    .din1(lbuf_0_1_27_V_1_reg_4346),
    .din2(lbuf_1_1_27_V_1_reg_3642),
    .din3(lbuf_2_1_27_V_1_reg_2938),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_27_V_13_fu_39814_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U344(
    .din1(lbuf_0_1_28_V_1_reg_4335),
    .din2(lbuf_1_1_28_V_1_reg_3631),
    .din3(lbuf_2_1_28_V_1_reg_2927),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_28_V_13_fu_39906_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U345(
    .din1(lbuf_0_1_29_V_1_reg_4324),
    .din2(lbuf_1_1_29_V_1_reg_3620),
    .din3(lbuf_2_1_29_V_1_reg_2916),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_29_V_13_fu_39998_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U346(
    .din1(lbuf_0_1_30_V_1_reg_4313),
    .din2(lbuf_1_1_30_V_1_reg_3609),
    .din3(lbuf_2_1_30_V_1_reg_2905),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_30_V_13_fu_40090_p5)
);

a0_top_mux_32_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 2 ),
    .dout_WIDTH( 20 ))
top_mux_32_20_1_U347(
    .din1(lbuf_0_1_31_V_1_reg_4302),
    .din2(lbuf_1_1_31_V_1_reg_3598),
    .din3(lbuf_2_1_31_V_1_reg_2894),
    .din4(p_9_reg_5006),
    .dout(lbuf_2_0_31_V_13_fu_40182_p5)
);

a0_top_mux_325_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 20 ),
    .din5_WIDTH( 20 ),
    .din6_WIDTH( 20 ),
    .din7_WIDTH( 20 ),
    .din8_WIDTH( 20 ),
    .din9_WIDTH( 20 ),
    .din10_WIDTH( 20 ),
    .din11_WIDTH( 20 ),
    .din12_WIDTH( 20 ),
    .din13_WIDTH( 20 ),
    .din14_WIDTH( 20 ),
    .din15_WIDTH( 20 ),
    .din16_WIDTH( 20 ),
    .din17_WIDTH( 20 ),
    .din18_WIDTH( 20 ),
    .din19_WIDTH( 20 ),
    .din20_WIDTH( 20 ),
    .din21_WIDTH( 20 ),
    .din22_WIDTH( 20 ),
    .din23_WIDTH( 20 ),
    .din24_WIDTH( 20 ),
    .din25_WIDTH( 20 ),
    .din26_WIDTH( 20 ),
    .din27_WIDTH( 20 ),
    .din28_WIDTH( 20 ),
    .din29_WIDTH( 20 ),
    .din30_WIDTH( 20 ),
    .din31_WIDTH( 20 ),
    .din32_WIDTH( 20 ),
    .din33_WIDTH( 5 ),
    .dout_WIDTH( 20 ))
top_mux_325_20_1_U348(
    .din1(lbuf_0_0_0_V_4_phi_fu_7346_p4),
    .din2(lbuf_0_0_1_V_4_phi_fu_7334_p4),
    .din3(lbuf_0_0_2_V_4_phi_fu_7322_p4),
    .din4(lbuf_0_0_3_V_4_phi_fu_7310_p4),
    .din5(lbuf_0_0_4_V_4_phi_fu_7298_p4),
    .din6(lbuf_0_0_5_V_4_phi_fu_7286_p4),
    .din7(lbuf_0_0_6_V_4_phi_fu_7274_p4),
    .din8(lbuf_0_0_7_V_4_phi_fu_7262_p4),
    .din9(lbuf_0_0_8_V_4_phi_fu_7250_p4),
    .din10(lbuf_0_0_9_V_4_phi_fu_7238_p4),
    .din11(lbuf_0_0_10_V_4_phi_fu_7226_p4),
    .din12(lbuf_0_0_11_V_4_phi_fu_7214_p4),
    .din13(lbuf_0_0_12_V_4_phi_fu_7202_p4),
    .din14(lbuf_0_0_13_V_4_phi_fu_7190_p4),
    .din15(lbuf_0_0_14_V_4_phi_fu_7178_p4),
    .din16(lbuf_0_0_15_V_4_phi_fu_7166_p4),
    .din17(lbuf_0_0_16_V_4_phi_fu_7154_p4),
    .din18(lbuf_0_0_17_V_4_phi_fu_7142_p4),
    .din19(lbuf_0_0_18_V_4_phi_fu_7130_p4),
    .din20(lbuf_0_0_19_V_4_phi_fu_7118_p4),
    .din21(lbuf_0_0_20_V_4_phi_fu_7106_p4),
    .din22(lbuf_0_0_21_V_4_phi_fu_7094_p4),
    .din23(lbuf_0_0_22_V_4_phi_fu_7082_p4),
    .din24(lbuf_0_0_23_V_4_phi_fu_7070_p4),
    .din25(lbuf_0_0_24_V_4_phi_fu_7058_p4),
    .din26(lbuf_0_0_25_V_4_phi_fu_7046_p4),
    .din27(lbuf_0_0_26_V_4_phi_fu_7034_p4),
    .din28(lbuf_0_0_27_V_4_phi_fu_7022_p4),
    .din29(lbuf_0_0_28_V_4_phi_fu_7010_p4),
    .din30(lbuf_0_0_29_V_4_phi_fu_6998_p4),
    .din31(lbuf_0_0_30_V_4_phi_fu_6986_p4),
    .din32(lbuf_0_0_31_V_4_phi_fu_6974_p4),
    .din33(ap_reg_pp0_iter2_tmp_70_reg_44343),
    .dout(win_0_0_2_V_fu_40912_p34)
);

a0_top_mux_325_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 20 ),
    .din5_WIDTH( 20 ),
    .din6_WIDTH( 20 ),
    .din7_WIDTH( 20 ),
    .din8_WIDTH( 20 ),
    .din9_WIDTH( 20 ),
    .din10_WIDTH( 20 ),
    .din11_WIDTH( 20 ),
    .din12_WIDTH( 20 ),
    .din13_WIDTH( 20 ),
    .din14_WIDTH( 20 ),
    .din15_WIDTH( 20 ),
    .din16_WIDTH( 20 ),
    .din17_WIDTH( 20 ),
    .din18_WIDTH( 20 ),
    .din19_WIDTH( 20 ),
    .din20_WIDTH( 20 ),
    .din21_WIDTH( 20 ),
    .din22_WIDTH( 20 ),
    .din23_WIDTH( 20 ),
    .din24_WIDTH( 20 ),
    .din25_WIDTH( 20 ),
    .din26_WIDTH( 20 ),
    .din27_WIDTH( 20 ),
    .din28_WIDTH( 20 ),
    .din29_WIDTH( 20 ),
    .din30_WIDTH( 20 ),
    .din31_WIDTH( 20 ),
    .din32_WIDTH( 20 ),
    .din33_WIDTH( 5 ),
    .dout_WIDTH( 20 ))
top_mux_325_20_1_U349(
    .din1(lbuf_0_1_0_V_4_phi_fu_6962_p4),
    .din2(lbuf_0_1_1_V_4_phi_fu_6950_p4),
    .din3(lbuf_0_1_2_V_4_phi_fu_6938_p4),
    .din4(lbuf_0_1_3_V_4_phi_fu_6926_p4),
    .din5(lbuf_0_1_4_V_4_phi_fu_6914_p4),
    .din6(lbuf_0_1_5_V_4_phi_fu_6902_p4),
    .din7(lbuf_0_1_6_V_4_phi_fu_6890_p4),
    .din8(lbuf_0_1_7_V_4_phi_fu_6878_p4),
    .din9(lbuf_0_1_8_V_4_phi_fu_6866_p4),
    .din10(lbuf_0_1_9_V_4_phi_fu_6854_p4),
    .din11(lbuf_0_1_10_V_4_phi_fu_6842_p4),
    .din12(lbuf_0_1_11_V_4_phi_fu_6830_p4),
    .din13(lbuf_0_1_12_V_4_phi_fu_6818_p4),
    .din14(lbuf_0_1_13_V_4_phi_fu_6806_p4),
    .din15(lbuf_0_1_14_V_4_phi_fu_6794_p4),
    .din16(lbuf_0_1_15_V_4_phi_fu_6782_p4),
    .din17(lbuf_0_1_16_V_4_phi_fu_6770_p4),
    .din18(lbuf_0_1_17_V_4_phi_fu_6758_p4),
    .din19(lbuf_0_1_18_V_4_phi_fu_6746_p4),
    .din20(lbuf_0_1_19_V_4_phi_fu_6734_p4),
    .din21(lbuf_0_1_20_V_4_phi_fu_6722_p4),
    .din22(lbuf_0_1_21_V_4_phi_fu_6710_p4),
    .din23(lbuf_0_1_22_V_4_phi_fu_6698_p4),
    .din24(lbuf_0_1_23_V_4_phi_fu_6686_p4),
    .din25(lbuf_0_1_24_V_4_phi_fu_6674_p4),
    .din26(lbuf_0_1_25_V_4_phi_fu_6662_p4),
    .din27(lbuf_0_1_26_V_4_phi_fu_6650_p4),
    .din28(lbuf_0_1_27_V_4_phi_fu_6638_p4),
    .din29(lbuf_0_1_28_V_4_phi_fu_6626_p4),
    .din30(lbuf_0_1_29_V_4_phi_fu_6614_p4),
    .din31(lbuf_0_1_30_V_4_phi_fu_6602_p4),
    .din32(lbuf_0_1_31_V_4_phi_fu_6590_p4),
    .din33(ap_reg_pp0_iter2_tmp_70_reg_44343),
    .dout(tmp_44_fu_40981_p34)
);

a0_top_mux_325_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 20 ),
    .din5_WIDTH( 20 ),
    .din6_WIDTH( 20 ),
    .din7_WIDTH( 20 ),
    .din8_WIDTH( 20 ),
    .din9_WIDTH( 20 ),
    .din10_WIDTH( 20 ),
    .din11_WIDTH( 20 ),
    .din12_WIDTH( 20 ),
    .din13_WIDTH( 20 ),
    .din14_WIDTH( 20 ),
    .din15_WIDTH( 20 ),
    .din16_WIDTH( 20 ),
    .din17_WIDTH( 20 ),
    .din18_WIDTH( 20 ),
    .din19_WIDTH( 20 ),
    .din20_WIDTH( 20 ),
    .din21_WIDTH( 20 ),
    .din22_WIDTH( 20 ),
    .din23_WIDTH( 20 ),
    .din24_WIDTH( 20 ),
    .din25_WIDTH( 20 ),
    .din26_WIDTH( 20 ),
    .din27_WIDTH( 20 ),
    .din28_WIDTH( 20 ),
    .din29_WIDTH( 20 ),
    .din30_WIDTH( 20 ),
    .din31_WIDTH( 20 ),
    .din32_WIDTH( 20 ),
    .din33_WIDTH( 5 ),
    .dout_WIDTH( 20 ))
top_mux_325_20_1_U350(
    .din1(lbuf_0_1_0_V_4_phi_fu_6962_p4),
    .din2(lbuf_0_1_1_V_4_phi_fu_6950_p4),
    .din3(lbuf_0_1_2_V_4_phi_fu_6938_p4),
    .din4(lbuf_0_1_3_V_4_phi_fu_6926_p4),
    .din5(lbuf_0_1_4_V_4_phi_fu_6914_p4),
    .din6(lbuf_0_1_5_V_4_phi_fu_6902_p4),
    .din7(lbuf_0_1_6_V_4_phi_fu_6890_p4),
    .din8(lbuf_0_1_7_V_4_phi_fu_6878_p4),
    .din9(lbuf_0_1_8_V_4_phi_fu_6866_p4),
    .din10(lbuf_0_1_9_V_4_phi_fu_6854_p4),
    .din11(lbuf_0_1_10_V_4_phi_fu_6842_p4),
    .din12(lbuf_0_1_11_V_4_phi_fu_6830_p4),
    .din13(lbuf_0_1_12_V_4_phi_fu_6818_p4),
    .din14(lbuf_0_1_13_V_4_phi_fu_6806_p4),
    .din15(lbuf_0_1_14_V_4_phi_fu_6794_p4),
    .din16(lbuf_0_1_15_V_4_phi_fu_6782_p4),
    .din17(lbuf_0_1_16_V_4_phi_fu_6770_p4),
    .din18(lbuf_0_1_17_V_4_phi_fu_6758_p4),
    .din19(lbuf_0_1_18_V_4_phi_fu_6746_p4),
    .din20(lbuf_0_1_19_V_4_phi_fu_6734_p4),
    .din21(lbuf_0_1_20_V_4_phi_fu_6722_p4),
    .din22(lbuf_0_1_21_V_4_phi_fu_6710_p4),
    .din23(lbuf_0_1_22_V_4_phi_fu_6698_p4),
    .din24(lbuf_0_1_23_V_4_phi_fu_6686_p4),
    .din25(lbuf_0_1_24_V_4_phi_fu_6674_p4),
    .din26(lbuf_0_1_25_V_4_phi_fu_6662_p4),
    .din27(lbuf_0_1_26_V_4_phi_fu_6650_p4),
    .din28(lbuf_0_1_27_V_4_phi_fu_6638_p4),
    .din29(lbuf_0_1_28_V_4_phi_fu_6626_p4),
    .din30(lbuf_0_1_29_V_4_phi_fu_6614_p4),
    .din31(lbuf_0_1_30_V_4_phi_fu_6602_p4),
    .din32(lbuf_0_1_31_V_4_phi_fu_6590_p4),
    .din33(ap_reg_pp0_iter2_tmp_70_reg_44343),
    .dout(lbuf_0_0_0_V_3_fu_41066_p34)
);

a0_top_mux_325_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 20 ),
    .din5_WIDTH( 20 ),
    .din6_WIDTH( 20 ),
    .din7_WIDTH( 20 ),
    .din8_WIDTH( 20 ),
    .din9_WIDTH( 20 ),
    .din10_WIDTH( 20 ),
    .din11_WIDTH( 20 ),
    .din12_WIDTH( 20 ),
    .din13_WIDTH( 20 ),
    .din14_WIDTH( 20 ),
    .din15_WIDTH( 20 ),
    .din16_WIDTH( 20 ),
    .din17_WIDTH( 20 ),
    .din18_WIDTH( 20 ),
    .din19_WIDTH( 20 ),
    .din20_WIDTH( 20 ),
    .din21_WIDTH( 20 ),
    .din22_WIDTH( 20 ),
    .din23_WIDTH( 20 ),
    .din24_WIDTH( 20 ),
    .din25_WIDTH( 20 ),
    .din26_WIDTH( 20 ),
    .din27_WIDTH( 20 ),
    .din28_WIDTH( 20 ),
    .din29_WIDTH( 20 ),
    .din30_WIDTH( 20 ),
    .din31_WIDTH( 20 ),
    .din32_WIDTH( 20 ),
    .din33_WIDTH( 5 ),
    .dout_WIDTH( 20 ))
top_mux_325_20_1_U351(
    .din1(lbuf_1_0_0_V_4_phi_fu_6578_p4),
    .din2(lbuf_1_0_1_V_4_phi_fu_6566_p4),
    .din3(lbuf_1_0_2_V_4_phi_fu_6554_p4),
    .din4(lbuf_1_0_3_V_4_phi_fu_6542_p4),
    .din5(lbuf_1_0_4_V_4_phi_fu_6530_p4),
    .din6(lbuf_1_0_5_V_4_phi_fu_6518_p4),
    .din7(lbuf_1_0_6_V_4_phi_fu_6506_p4),
    .din8(lbuf_1_0_7_V_4_phi_fu_6494_p4),
    .din9(lbuf_1_0_8_V_4_phi_fu_6482_p4),
    .din10(lbuf_1_0_9_V_4_phi_fu_6470_p4),
    .din11(lbuf_1_0_10_V_4_phi_fu_6458_p4),
    .din12(lbuf_1_0_11_V_4_phi_fu_6446_p4),
    .din13(lbuf_1_0_12_V_4_phi_fu_6434_p4),
    .din14(lbuf_1_0_13_V_4_phi_fu_6422_p4),
    .din15(lbuf_1_0_14_V_4_phi_fu_6410_p4),
    .din16(lbuf_1_0_15_V_4_phi_fu_6398_p4),
    .din17(lbuf_1_0_16_V_4_phi_fu_6386_p4),
    .din18(lbuf_1_0_17_V_4_phi_fu_6374_p4),
    .din19(lbuf_1_0_18_V_4_phi_fu_6362_p4),
    .din20(lbuf_1_0_19_V_4_phi_fu_6350_p4),
    .din21(lbuf_1_0_20_V_4_phi_fu_6338_p4),
    .din22(lbuf_1_0_21_V_4_phi_fu_6326_p4),
    .din23(lbuf_1_0_22_V_4_phi_fu_6314_p4),
    .din24(lbuf_1_0_23_V_4_phi_fu_6302_p4),
    .din25(lbuf_1_0_24_V_4_phi_fu_6290_p4),
    .din26(lbuf_1_0_25_V_4_phi_fu_6278_p4),
    .din27(lbuf_1_0_26_V_4_phi_fu_6266_p4),
    .din28(lbuf_1_0_27_V_4_phi_fu_6254_p4),
    .din29(lbuf_1_0_28_V_4_phi_fu_6242_p4),
    .din30(lbuf_1_0_29_V_4_phi_fu_6230_p4),
    .din31(lbuf_1_0_30_V_4_phi_fu_6218_p4),
    .din32(lbuf_1_0_31_V_4_phi_fu_6206_p4),
    .din33(ap_reg_pp0_iter2_tmp_70_reg_44343),
    .dout(win_1_0_2_V_fu_41209_p34)
);

a0_top_mux_325_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 20 ),
    .din5_WIDTH( 20 ),
    .din6_WIDTH( 20 ),
    .din7_WIDTH( 20 ),
    .din8_WIDTH( 20 ),
    .din9_WIDTH( 20 ),
    .din10_WIDTH( 20 ),
    .din11_WIDTH( 20 ),
    .din12_WIDTH( 20 ),
    .din13_WIDTH( 20 ),
    .din14_WIDTH( 20 ),
    .din15_WIDTH( 20 ),
    .din16_WIDTH( 20 ),
    .din17_WIDTH( 20 ),
    .din18_WIDTH( 20 ),
    .din19_WIDTH( 20 ),
    .din20_WIDTH( 20 ),
    .din21_WIDTH( 20 ),
    .din22_WIDTH( 20 ),
    .din23_WIDTH( 20 ),
    .din24_WIDTH( 20 ),
    .din25_WIDTH( 20 ),
    .din26_WIDTH( 20 ),
    .din27_WIDTH( 20 ),
    .din28_WIDTH( 20 ),
    .din29_WIDTH( 20 ),
    .din30_WIDTH( 20 ),
    .din31_WIDTH( 20 ),
    .din32_WIDTH( 20 ),
    .din33_WIDTH( 5 ),
    .dout_WIDTH( 20 ))
top_mux_325_20_1_U352(
    .din1(lbuf_1_1_0_V_4_phi_fu_6194_p4),
    .din2(lbuf_1_1_1_V_4_phi_fu_6182_p4),
    .din3(lbuf_1_1_2_V_4_phi_fu_6170_p4),
    .din4(lbuf_1_1_3_V_4_phi_fu_6158_p4),
    .din5(lbuf_1_1_4_V_4_phi_fu_6146_p4),
    .din6(lbuf_1_1_5_V_4_phi_fu_6134_p4),
    .din7(lbuf_1_1_6_V_4_phi_fu_6122_p4),
    .din8(lbuf_1_1_7_V_4_phi_fu_6110_p4),
    .din9(lbuf_1_1_8_V_4_phi_fu_6098_p4),
    .din10(lbuf_1_1_9_V_4_phi_fu_6086_p4),
    .din11(lbuf_1_1_10_V_4_phi_fu_6074_p4),
    .din12(lbuf_1_1_11_V_4_phi_fu_6062_p4),
    .din13(lbuf_1_1_12_V_4_phi_fu_6050_p4),
    .din14(lbuf_1_1_13_V_4_phi_fu_6038_p4),
    .din15(lbuf_1_1_14_V_4_phi_fu_6026_p4),
    .din16(lbuf_1_1_15_V_4_phi_fu_6014_p4),
    .din17(lbuf_1_1_16_V_4_phi_fu_6002_p4),
    .din18(lbuf_1_1_17_V_4_phi_fu_5990_p4),
    .din19(lbuf_1_1_18_V_4_phi_fu_5978_p4),
    .din20(lbuf_1_1_19_V_4_phi_fu_5966_p4),
    .din21(lbuf_1_1_20_V_4_phi_fu_5954_p4),
    .din22(lbuf_1_1_21_V_4_phi_fu_5942_p4),
    .din23(lbuf_1_1_22_V_4_phi_fu_5930_p4),
    .din24(lbuf_1_1_23_V_4_phi_fu_5918_p4),
    .din25(lbuf_1_1_24_V_4_phi_fu_5906_p4),
    .din26(lbuf_1_1_25_V_4_phi_fu_5894_p4),
    .din27(lbuf_1_1_26_V_4_phi_fu_5882_p4),
    .din28(lbuf_1_1_27_V_4_phi_fu_5870_p4),
    .din29(lbuf_1_1_28_V_4_phi_fu_5858_p4),
    .din30(lbuf_1_1_29_V_4_phi_fu_5846_p4),
    .din31(lbuf_1_1_30_V_4_phi_fu_5834_p4),
    .din32(lbuf_1_1_31_V_4_phi_fu_5822_p4),
    .din33(ap_reg_pp0_iter2_tmp_70_reg_44343),
    .dout(tmp_48_fu_41278_p34)
);

a0_top_mux_325_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 20 ),
    .din5_WIDTH( 20 ),
    .din6_WIDTH( 20 ),
    .din7_WIDTH( 20 ),
    .din8_WIDTH( 20 ),
    .din9_WIDTH( 20 ),
    .din10_WIDTH( 20 ),
    .din11_WIDTH( 20 ),
    .din12_WIDTH( 20 ),
    .din13_WIDTH( 20 ),
    .din14_WIDTH( 20 ),
    .din15_WIDTH( 20 ),
    .din16_WIDTH( 20 ),
    .din17_WIDTH( 20 ),
    .din18_WIDTH( 20 ),
    .din19_WIDTH( 20 ),
    .din20_WIDTH( 20 ),
    .din21_WIDTH( 20 ),
    .din22_WIDTH( 20 ),
    .din23_WIDTH( 20 ),
    .din24_WIDTH( 20 ),
    .din25_WIDTH( 20 ),
    .din26_WIDTH( 20 ),
    .din27_WIDTH( 20 ),
    .din28_WIDTH( 20 ),
    .din29_WIDTH( 20 ),
    .din30_WIDTH( 20 ),
    .din31_WIDTH( 20 ),
    .din32_WIDTH( 20 ),
    .din33_WIDTH( 5 ),
    .dout_WIDTH( 20 ))
top_mux_325_20_1_U353(
    .din1(lbuf_1_1_0_V_4_phi_fu_6194_p4),
    .din2(lbuf_1_1_1_V_4_phi_fu_6182_p4),
    .din3(lbuf_1_1_2_V_4_phi_fu_6170_p4),
    .din4(lbuf_1_1_3_V_4_phi_fu_6158_p4),
    .din5(lbuf_1_1_4_V_4_phi_fu_6146_p4),
    .din6(lbuf_1_1_5_V_4_phi_fu_6134_p4),
    .din7(lbuf_1_1_6_V_4_phi_fu_6122_p4),
    .din8(lbuf_1_1_7_V_4_phi_fu_6110_p4),
    .din9(lbuf_1_1_8_V_4_phi_fu_6098_p4),
    .din10(lbuf_1_1_9_V_4_phi_fu_6086_p4),
    .din11(lbuf_1_1_10_V_4_phi_fu_6074_p4),
    .din12(lbuf_1_1_11_V_4_phi_fu_6062_p4),
    .din13(lbuf_1_1_12_V_4_phi_fu_6050_p4),
    .din14(lbuf_1_1_13_V_4_phi_fu_6038_p4),
    .din15(lbuf_1_1_14_V_4_phi_fu_6026_p4),
    .din16(lbuf_1_1_15_V_4_phi_fu_6014_p4),
    .din17(lbuf_1_1_16_V_4_phi_fu_6002_p4),
    .din18(lbuf_1_1_17_V_4_phi_fu_5990_p4),
    .din19(lbuf_1_1_18_V_4_phi_fu_5978_p4),
    .din20(lbuf_1_1_19_V_4_phi_fu_5966_p4),
    .din21(lbuf_1_1_20_V_4_phi_fu_5954_p4),
    .din22(lbuf_1_1_21_V_4_phi_fu_5942_p4),
    .din23(lbuf_1_1_22_V_4_phi_fu_5930_p4),
    .din24(lbuf_1_1_23_V_4_phi_fu_5918_p4),
    .din25(lbuf_1_1_24_V_4_phi_fu_5906_p4),
    .din26(lbuf_1_1_25_V_4_phi_fu_5894_p4),
    .din27(lbuf_1_1_26_V_4_phi_fu_5882_p4),
    .din28(lbuf_1_1_27_V_4_phi_fu_5870_p4),
    .din29(lbuf_1_1_28_V_4_phi_fu_5858_p4),
    .din30(lbuf_1_1_29_V_4_phi_fu_5846_p4),
    .din31(lbuf_1_1_30_V_4_phi_fu_5834_p4),
    .din32(lbuf_1_1_31_V_4_phi_fu_5822_p4),
    .din33(ap_reg_pp0_iter2_tmp_70_reg_44343),
    .dout(lbuf_1_0_0_V_7_fu_41363_p34)
);

a0_top_mux_325_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 20 ),
    .din5_WIDTH( 20 ),
    .din6_WIDTH( 20 ),
    .din7_WIDTH( 20 ),
    .din8_WIDTH( 20 ),
    .din9_WIDTH( 20 ),
    .din10_WIDTH( 20 ),
    .din11_WIDTH( 20 ),
    .din12_WIDTH( 20 ),
    .din13_WIDTH( 20 ),
    .din14_WIDTH( 20 ),
    .din15_WIDTH( 20 ),
    .din16_WIDTH( 20 ),
    .din17_WIDTH( 20 ),
    .din18_WIDTH( 20 ),
    .din19_WIDTH( 20 ),
    .din20_WIDTH( 20 ),
    .din21_WIDTH( 20 ),
    .din22_WIDTH( 20 ),
    .din23_WIDTH( 20 ),
    .din24_WIDTH( 20 ),
    .din25_WIDTH( 20 ),
    .din26_WIDTH( 20 ),
    .din27_WIDTH( 20 ),
    .din28_WIDTH( 20 ),
    .din29_WIDTH( 20 ),
    .din30_WIDTH( 20 ),
    .din31_WIDTH( 20 ),
    .din32_WIDTH( 20 ),
    .din33_WIDTH( 5 ),
    .dout_WIDTH( 20 ))
top_mux_325_20_1_U354(
    .din1(lbuf_2_0_0_V_4_phi_fu_5810_p4),
    .din2(lbuf_2_0_1_V_4_phi_fu_5798_p4),
    .din3(lbuf_2_0_2_V_4_phi_fu_5786_p4),
    .din4(lbuf_2_0_3_V_4_phi_fu_5774_p4),
    .din5(lbuf_2_0_4_V_4_phi_fu_5762_p4),
    .din6(lbuf_2_0_5_V_4_phi_fu_5750_p4),
    .din7(lbuf_2_0_6_V_4_phi_fu_5738_p4),
    .din8(lbuf_2_0_7_V_4_phi_fu_5726_p4),
    .din9(lbuf_2_0_8_V_4_phi_fu_5714_p4),
    .din10(lbuf_2_0_9_V_4_phi_fu_5702_p4),
    .din11(lbuf_2_0_10_V_4_phi_fu_5690_p4),
    .din12(lbuf_2_0_11_V_4_phi_fu_5678_p4),
    .din13(lbuf_2_0_12_V_4_phi_fu_5666_p4),
    .din14(lbuf_2_0_13_V_4_phi_fu_5654_p4),
    .din15(lbuf_2_0_14_V_4_phi_fu_5642_p4),
    .din16(lbuf_2_0_15_V_4_phi_fu_5630_p4),
    .din17(lbuf_2_0_16_V_4_phi_fu_5618_p4),
    .din18(lbuf_2_0_17_V_4_phi_fu_5606_p4),
    .din19(lbuf_2_0_18_V_4_phi_fu_5594_p4),
    .din20(lbuf_2_0_19_V_4_phi_fu_5582_p4),
    .din21(lbuf_2_0_20_V_4_phi_fu_5570_p4),
    .din22(lbuf_2_0_21_V_4_phi_fu_5558_p4),
    .din23(lbuf_2_0_22_V_4_phi_fu_5546_p4),
    .din24(lbuf_2_0_23_V_4_phi_fu_5534_p4),
    .din25(lbuf_2_0_24_V_4_phi_fu_5522_p4),
    .din26(lbuf_2_0_25_V_4_phi_fu_5510_p4),
    .din27(lbuf_2_0_26_V_4_phi_fu_5498_p4),
    .din28(lbuf_2_0_27_V_4_phi_fu_5486_p4),
    .din29(lbuf_2_0_28_V_4_phi_fu_5474_p4),
    .din30(lbuf_2_0_29_V_4_phi_fu_5462_p4),
    .din31(lbuf_2_0_30_V_4_phi_fu_5450_p4),
    .din32(lbuf_2_0_31_V_4_phi_fu_5438_p4),
    .din33(ap_reg_pp0_iter2_tmp_70_reg_44343),
    .dout(win_2_0_2_V_fu_41506_p34)
);

a0_top_mux_325_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 20 ),
    .din5_WIDTH( 20 ),
    .din6_WIDTH( 20 ),
    .din7_WIDTH( 20 ),
    .din8_WIDTH( 20 ),
    .din9_WIDTH( 20 ),
    .din10_WIDTH( 20 ),
    .din11_WIDTH( 20 ),
    .din12_WIDTH( 20 ),
    .din13_WIDTH( 20 ),
    .din14_WIDTH( 20 ),
    .din15_WIDTH( 20 ),
    .din16_WIDTH( 20 ),
    .din17_WIDTH( 20 ),
    .din18_WIDTH( 20 ),
    .din19_WIDTH( 20 ),
    .din20_WIDTH( 20 ),
    .din21_WIDTH( 20 ),
    .din22_WIDTH( 20 ),
    .din23_WIDTH( 20 ),
    .din24_WIDTH( 20 ),
    .din25_WIDTH( 20 ),
    .din26_WIDTH( 20 ),
    .din27_WIDTH( 20 ),
    .din28_WIDTH( 20 ),
    .din29_WIDTH( 20 ),
    .din30_WIDTH( 20 ),
    .din31_WIDTH( 20 ),
    .din32_WIDTH( 20 ),
    .din33_WIDTH( 5 ),
    .dout_WIDTH( 20 ))
top_mux_325_20_1_U355(
    .din1(lbuf_2_1_0_V_4_phi_fu_5426_p4),
    .din2(lbuf_2_1_1_V_4_phi_fu_5414_p4),
    .din3(lbuf_2_1_2_V_4_phi_fu_5402_p4),
    .din4(lbuf_2_1_3_V_4_phi_fu_5390_p4),
    .din5(lbuf_2_1_4_V_4_phi_fu_5378_p4),
    .din6(lbuf_2_1_5_V_4_phi_fu_5366_p4),
    .din7(lbuf_2_1_6_V_4_phi_fu_5354_p4),
    .din8(lbuf_2_1_7_V_4_phi_fu_5342_p4),
    .din9(lbuf_2_1_8_V_4_phi_fu_5330_p4),
    .din10(lbuf_2_1_9_V_4_phi_fu_5318_p4),
    .din11(lbuf_2_1_10_V_4_phi_fu_5306_p4),
    .din12(lbuf_2_1_11_V_4_phi_fu_5294_p4),
    .din13(lbuf_2_1_12_V_4_phi_fu_5282_p4),
    .din14(lbuf_2_1_13_V_4_phi_fu_5270_p4),
    .din15(lbuf_2_1_14_V_4_phi_fu_5258_p4),
    .din16(lbuf_2_1_15_V_4_phi_fu_5246_p4),
    .din17(lbuf_2_1_16_V_4_phi_fu_5234_p4),
    .din18(lbuf_2_1_17_V_4_phi_fu_5222_p4),
    .din19(lbuf_2_1_18_V_4_phi_fu_5210_p4),
    .din20(lbuf_2_1_19_V_4_phi_fu_5198_p4),
    .din21(lbuf_2_1_20_V_4_phi_fu_5186_p4),
    .din22(lbuf_2_1_21_V_4_phi_fu_5174_p4),
    .din23(lbuf_2_1_22_V_4_phi_fu_5162_p4),
    .din24(lbuf_2_1_23_V_4_phi_fu_5150_p4),
    .din25(lbuf_2_1_24_V_4_phi_fu_5138_p4),
    .din26(lbuf_2_1_25_V_4_phi_fu_5126_p4),
    .din27(lbuf_2_1_26_V_4_phi_fu_5114_p4),
    .din28(lbuf_2_1_27_V_4_phi_fu_5102_p4),
    .din29(lbuf_2_1_28_V_4_phi_fu_5090_p4),
    .din30(lbuf_2_1_29_V_4_phi_fu_5078_p4),
    .din31(lbuf_2_1_30_V_4_phi_fu_5066_p4),
    .din32(lbuf_2_1_31_V_4_phi_fu_5054_p4),
    .din33(ap_reg_pp0_iter2_tmp_70_reg_44343),
    .dout(tmp_49_fu_41575_p34)
);

a0_top_mux_325_20_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 20 ),
    .din2_WIDTH( 20 ),
    .din3_WIDTH( 20 ),
    .din4_WIDTH( 20 ),
    .din5_WIDTH( 20 ),
    .din6_WIDTH( 20 ),
    .din7_WIDTH( 20 ),
    .din8_WIDTH( 20 ),
    .din9_WIDTH( 20 ),
    .din10_WIDTH( 20 ),
    .din11_WIDTH( 20 ),
    .din12_WIDTH( 20 ),
    .din13_WIDTH( 20 ),
    .din14_WIDTH( 20 ),
    .din15_WIDTH( 20 ),
    .din16_WIDTH( 20 ),
    .din17_WIDTH( 20 ),
    .din18_WIDTH( 20 ),
    .din19_WIDTH( 20 ),
    .din20_WIDTH( 20 ),
    .din21_WIDTH( 20 ),
    .din22_WIDTH( 20 ),
    .din23_WIDTH( 20 ),
    .din24_WIDTH( 20 ),
    .din25_WIDTH( 20 ),
    .din26_WIDTH( 20 ),
    .din27_WIDTH( 20 ),
    .din28_WIDTH( 20 ),
    .din29_WIDTH( 20 ),
    .din30_WIDTH( 20 ),
    .din31_WIDTH( 20 ),
    .din32_WIDTH( 20 ),
    .din33_WIDTH( 5 ),
    .dout_WIDTH( 20 ))
top_mux_325_20_1_U356(
    .din1(lbuf_2_1_0_V_4_phi_fu_5426_p4),
    .din2(lbuf_2_1_1_V_4_phi_fu_5414_p4),
    .din3(lbuf_2_1_2_V_4_phi_fu_5402_p4),
    .din4(lbuf_2_1_3_V_4_phi_fu_5390_p4),
    .din5(lbuf_2_1_4_V_4_phi_fu_5378_p4),
    .din6(lbuf_2_1_5_V_4_phi_fu_5366_p4),
    .din7(lbuf_2_1_6_V_4_phi_fu_5354_p4),
    .din8(lbuf_2_1_7_V_4_phi_fu_5342_p4),
    .din9(lbuf_2_1_8_V_4_phi_fu_5330_p4),
    .din10(lbuf_2_1_9_V_4_phi_fu_5318_p4),
    .din11(lbuf_2_1_10_V_4_phi_fu_5306_p4),
    .din12(lbuf_2_1_11_V_4_phi_fu_5294_p4),
    .din13(lbuf_2_1_12_V_4_phi_fu_5282_p4),
    .din14(lbuf_2_1_13_V_4_phi_fu_5270_p4),
    .din15(lbuf_2_1_14_V_4_phi_fu_5258_p4),
    .din16(lbuf_2_1_15_V_4_phi_fu_5246_p4),
    .din17(lbuf_2_1_16_V_4_phi_fu_5234_p4),
    .din18(lbuf_2_1_17_V_4_phi_fu_5222_p4),
    .din19(lbuf_2_1_18_V_4_phi_fu_5210_p4),
    .din20(lbuf_2_1_19_V_4_phi_fu_5198_p4),
    .din21(lbuf_2_1_20_V_4_phi_fu_5186_p4),
    .din22(lbuf_2_1_21_V_4_phi_fu_5174_p4),
    .din23(lbuf_2_1_22_V_4_phi_fu_5162_p4),
    .din24(lbuf_2_1_23_V_4_phi_fu_5150_p4),
    .din25(lbuf_2_1_24_V_4_phi_fu_5138_p4),
    .din26(lbuf_2_1_25_V_4_phi_fu_5126_p4),
    .din27(lbuf_2_1_26_V_4_phi_fu_5114_p4),
    .din28(lbuf_2_1_27_V_4_phi_fu_5102_p4),
    .din29(lbuf_2_1_28_V_4_phi_fu_5090_p4),
    .din30(lbuf_2_1_29_V_4_phi_fu_5078_p4),
    .din31(lbuf_2_1_30_V_4_phi_fu_5066_p4),
    .din32(lbuf_2_1_31_V_4_phi_fu_5054_p4),
    .din33(ap_reg_pp0_iter2_tmp_70_reg_44343),
    .dout(lbuf_2_0_0_V_14_fu_41660_p34)
);

a0_top_mux_164_64_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 64 ),
    .din6_WIDTH( 64 ),
    .din7_WIDTH( 64 ),
    .din8_WIDTH( 64 ),
    .din9_WIDTH( 64 ),
    .din10_WIDTH( 64 ),
    .din11_WIDTH( 64 ),
    .din12_WIDTH( 64 ),
    .din13_WIDTH( 64 ),
    .din14_WIDTH( 64 ),
    .din15_WIDTH( 64 ),
    .din16_WIDTH( 64 ),
    .din17_WIDTH( 4 ),
    .dout_WIDTH( 64 ))
top_mux_164_64_1_U357(
    .din1(outwords_15_V_fu_368),
    .din2(outwords_15_V_1_fu_372),
    .din3(outwords_15_V_2_fu_376),
    .din4(outwords_15_V_3_fu_380),
    .din5(outwords_15_V_4_fu_384),
    .din6(outwords_15_V_5_fu_388),
    .din7(outwords_15_V_6_fu_392),
    .din8(outwords_15_V_7_fu_396),
    .din9(outwords_15_V_8_fu_400),
    .din10(outwords_15_V_9_fu_404),
    .din11(outwords_15_V_10_fu_408),
    .din12(outwords_15_V_11_fu_412),
    .din13(outwords_15_V_12_fu_416),
    .din14(outwords_15_V_13_fu_420),
    .din15(outwords_15_V_14_fu_424),
    .din16(outwords_15_V_15_fu_428),
    .din17(ap_reg_pp0_iter4_tmp_39_mid2_reg_44315),
    .dout(p_Val2_4_fu_42782_p18)
);

a0_top_mux_164_64_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 64 ),
    .din4_WIDTH( 64 ),
    .din5_WIDTH( 64 ),
    .din6_WIDTH( 64 ),
    .din7_WIDTH( 64 ),
    .din8_WIDTH( 64 ),
    .din9_WIDTH( 64 ),
    .din10_WIDTH( 64 ),
    .din11_WIDTH( 64 ),
    .din12_WIDTH( 64 ),
    .din13_WIDTH( 64 ),
    .din14_WIDTH( 64 ),
    .din15_WIDTH( 64 ),
    .din16_WIDTH( 64 ),
    .din17_WIDTH( 4 ),
    .dout_WIDTH( 64 ))
top_mux_164_64_1_U358(
    .din1(outwords_15_V_fu_368),
    .din2(outwords_15_V_1_fu_372),
    .din3(outwords_15_V_2_fu_376),
    .din4(outwords_15_V_3_fu_380),
    .din5(outwords_15_V_4_fu_384),
    .din6(outwords_15_V_5_fu_388),
    .din7(outwords_15_V_6_fu_392),
    .din8(outwords_15_V_7_fu_396),
    .din9(outwords_15_V_8_fu_400),
    .din10(outwords_15_V_9_fu_404),
    .din11(outwords_15_V_10_fu_408),
    .din12(outwords_15_V_11_fu_412),
    .din13(outwords_15_V_12_fu_416),
    .din14(outwords_15_V_13_fu_420),
    .din15(outwords_15_V_14_fu_424),
    .din16(outwords_15_V_15_fu_428),
    .din17(tmp_47_fu_42977_p17),
    .dout(tmp_47_fu_42977_p18)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_subdone == 1'b0) & (1'd1 == exitcond_flatten_fu_40519_p2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            if ((1'b1 == ap_condition_pp0_exit_iter3_state8)) begin
                ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter2;
            end else if ((1'b1 == 1'b1)) begin
                ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end else if ((1'b1 == ap_CS_fsm_state4)) begin
            ap_enable_reg_pp0_iter5 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond_flatten_fu_40519_p2))) begin
        indvar_flatten_reg_5017 <= indvar_flatten_next_fu_40525_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        indvar_flatten_reg_5017 <= 11'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_0_V_4_reg_7342 <= lbuf_0_0_0_V_6_reg_17200;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_0_V_4_reg_7342 <= lbuf_2_0_0_V_10_reg_4995;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_0_V_6_reg_17200 <= lbuf_0_0_0_V_4_phi_fu_7346_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_0_V_6_reg_17200 <= lbuf_0_0_0_V_5_phi_fu_10457_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_0_V_6_reg_17200 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_0_V_6_reg_17200;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_10_V_4_reg_7222 <= lbuf_0_0_10_V_6_reg_16140;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_10_V_4_reg_7222 <= lbuf_2_0_10_V_10_reg_4885;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_10_V_6_reg_16140 <= lbuf_0_0_10_V_4_phi_fu_7226_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_10_V_6_reg_16140 <= lbuf_0_0_10_V_5_phi_fu_9457_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_10_V_6_reg_16140 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_10_V_6_reg_16140;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_11_V_4_reg_7210 <= lbuf_0_0_11_V_6_reg_16034;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_11_V_4_reg_7210 <= lbuf_2_0_11_V_10_reg_4874;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_11_V_6_reg_16034 <= lbuf_0_0_11_V_4_phi_fu_7214_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_11_V_6_reg_16034 <= lbuf_0_0_11_V_5_phi_fu_9357_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_11_V_6_reg_16034 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_11_V_6_reg_16034;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_12_V_4_reg_7198 <= lbuf_0_0_12_V_6_reg_15928;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_12_V_4_reg_7198 <= lbuf_2_0_12_V_10_reg_4863;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_12_V_6_reg_15928 <= lbuf_0_0_12_V_4_phi_fu_7202_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_12_V_6_reg_15928 <= lbuf_0_0_12_V_5_phi_fu_9257_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_12_V_6_reg_15928 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_12_V_6_reg_15928;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_13_V_4_reg_7186 <= lbuf_0_0_13_V_6_reg_15822;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_13_V_4_reg_7186 <= lbuf_2_0_13_V_10_reg_4852;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_13_V_6_reg_15822 <= lbuf_0_0_13_V_4_phi_fu_7190_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_13_V_6_reg_15822 <= lbuf_0_0_13_V_5_phi_fu_9157_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_13_V_6_reg_15822 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_13_V_6_reg_15822;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_14_V_4_reg_7174 <= lbuf_0_0_14_V_6_reg_15716;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_14_V_4_reg_7174 <= lbuf_2_0_14_V_10_reg_4841;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_14_V_6_reg_15716 <= lbuf_0_0_14_V_4_phi_fu_7178_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_14_V_6_reg_15716 <= lbuf_0_0_14_V_5_phi_fu_9057_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_14_V_6_reg_15716 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_14_V_6_reg_15716;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_15_V_4_reg_7162 <= lbuf_0_0_15_V_6_reg_15610;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_15_V_4_reg_7162 <= lbuf_2_0_15_V_10_reg_4830;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_15_V_6_reg_15610 <= lbuf_0_0_15_V_4_phi_fu_7166_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_15_V_6_reg_15610 <= lbuf_0_0_15_V_5_phi_fu_8957_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_15_V_6_reg_15610 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_15_V_6_reg_15610;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_16_V_4_reg_7150 <= lbuf_0_0_16_V_6_reg_15504;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_16_V_4_reg_7150 <= lbuf_2_0_16_V_10_reg_4819;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_16_V_6_reg_15504 <= lbuf_0_0_16_V_4_phi_fu_7154_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_16_V_6_reg_15504 <= lbuf_0_0_16_V_5_phi_fu_8857_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_16_V_6_reg_15504 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_16_V_6_reg_15504;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_17_V_4_reg_7138 <= lbuf_0_0_17_V_6_reg_15398;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_17_V_4_reg_7138 <= lbuf_2_0_17_V_10_reg_4808;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_17_V_6_reg_15398 <= lbuf_0_0_17_V_4_phi_fu_7142_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_17_V_6_reg_15398 <= lbuf_0_0_17_V_5_phi_fu_8757_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_17_V_6_reg_15398 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_17_V_6_reg_15398;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_18_V_4_reg_7126 <= lbuf_0_0_18_V_6_reg_15292;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_18_V_4_reg_7126 <= lbuf_2_0_18_V_10_reg_4797;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_18_V_6_reg_15292 <= lbuf_0_0_18_V_4_phi_fu_7130_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_18_V_6_reg_15292 <= lbuf_0_0_18_V_5_phi_fu_8657_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_18_V_6_reg_15292 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_18_V_6_reg_15292;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_19_V_4_reg_7114 <= lbuf_0_0_19_V_6_reg_15186;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_19_V_4_reg_7114 <= lbuf_2_0_19_V_10_reg_4786;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_19_V_6_reg_15186 <= lbuf_0_0_19_V_4_phi_fu_7118_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_19_V_6_reg_15186 <= lbuf_0_0_19_V_5_phi_fu_8557_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_19_V_6_reg_15186 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_19_V_6_reg_15186;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_1_V_4_reg_7330 <= lbuf_0_0_1_V_6_reg_17094;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_1_V_4_reg_7330 <= lbuf_2_0_1_V_10_reg_4984;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_1_V_6_reg_17094 <= lbuf_0_0_1_V_4_phi_fu_7334_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_1_V_6_reg_17094 <= lbuf_0_0_1_V_5_phi_fu_10357_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_1_V_6_reg_17094 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_1_V_6_reg_17094;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_20_V_4_reg_7102 <= lbuf_0_0_20_V_6_reg_15080;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_20_V_4_reg_7102 <= lbuf_2_0_20_V_10_reg_4775;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_20_V_6_reg_15080 <= lbuf_0_0_20_V_4_phi_fu_7106_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_20_V_6_reg_15080 <= lbuf_0_0_20_V_5_phi_fu_8457_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_20_V_6_reg_15080 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_20_V_6_reg_15080;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_21_V_4_reg_7090 <= lbuf_0_0_21_V_6_reg_14974;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_21_V_4_reg_7090 <= lbuf_2_0_21_V_10_reg_4764;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_21_V_6_reg_14974 <= lbuf_0_0_21_V_4_phi_fu_7094_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_21_V_6_reg_14974 <= lbuf_0_0_21_V_5_phi_fu_8357_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_21_V_6_reg_14974 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_21_V_6_reg_14974;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_22_V_4_reg_7078 <= lbuf_0_0_22_V_6_reg_14868;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_22_V_4_reg_7078 <= lbuf_2_0_22_V_10_reg_4753;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_22_V_6_reg_14868 <= lbuf_0_0_22_V_4_phi_fu_7082_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_22_V_6_reg_14868 <= lbuf_0_0_22_V_5_phi_fu_8257_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_22_V_6_reg_14868 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_22_V_6_reg_14868;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_23_V_4_reg_7066 <= lbuf_0_0_23_V_6_reg_14762;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_23_V_4_reg_7066 <= lbuf_2_0_23_V_10_reg_4742;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_23_V_6_reg_14762 <= lbuf_0_0_23_V_4_phi_fu_7070_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_23_V_6_reg_14762 <= lbuf_0_0_23_V_5_phi_fu_8157_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_23_V_6_reg_14762 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_23_V_6_reg_14762;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_24_V_4_reg_7054 <= lbuf_0_0_24_V_6_reg_14656;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_24_V_4_reg_7054 <= lbuf_2_0_24_V_10_reg_4731;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_24_V_6_reg_14656 <= lbuf_0_0_24_V_4_phi_fu_7058_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_24_V_6_reg_14656 <= lbuf_0_0_24_V_5_phi_fu_8057_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_24_V_6_reg_14656 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_24_V_6_reg_14656;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_25_V_4_reg_7042 <= lbuf_0_0_25_V_6_reg_14550;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_25_V_4_reg_7042 <= lbuf_2_0_25_V_10_reg_4720;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_25_V_6_reg_14550 <= lbuf_0_0_25_V_4_phi_fu_7046_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_25_V_6_reg_14550 <= lbuf_0_0_25_V_5_phi_fu_7957_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_25_V_6_reg_14550 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_25_V_6_reg_14550;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_26_V_4_reg_7030 <= lbuf_0_0_26_V_6_reg_14444;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_26_V_4_reg_7030 <= lbuf_2_0_26_V_10_reg_4709;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_26_V_6_reg_14444 <= lbuf_0_0_26_V_4_phi_fu_7034_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_26_V_6_reg_14444 <= lbuf_0_0_26_V_5_phi_fu_7857_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_26_V_6_reg_14444 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_26_V_6_reg_14444;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_27_V_4_reg_7018 <= lbuf_0_0_27_V_6_reg_14338;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_27_V_4_reg_7018 <= lbuf_2_0_27_V_10_reg_4698;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_27_V_6_reg_14338 <= lbuf_0_0_27_V_4_phi_fu_7022_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_27_V_6_reg_14338 <= lbuf_0_0_27_V_5_phi_fu_7757_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_27_V_6_reg_14338 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_27_V_6_reg_14338;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_28_V_4_reg_7006 <= lbuf_0_0_28_V_6_reg_14232;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_28_V_4_reg_7006 <= lbuf_2_0_28_V_10_reg_4687;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_28_V_6_reg_14232 <= lbuf_0_0_28_V_4_phi_fu_7010_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_28_V_6_reg_14232 <= lbuf_0_0_28_V_5_phi_fu_7657_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_28_V_6_reg_14232 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_28_V_6_reg_14232;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_29_V_4_reg_6994 <= lbuf_0_0_29_V_6_reg_14126;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_29_V_4_reg_6994 <= lbuf_2_0_29_V_10_reg_4676;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_29_V_6_reg_14126 <= lbuf_0_0_29_V_4_phi_fu_6998_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_29_V_6_reg_14126 <= lbuf_0_0_29_V_5_phi_fu_7557_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_29_V_6_reg_14126 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_29_V_6_reg_14126;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_2_V_4_reg_7318 <= lbuf_0_0_2_V_6_reg_16988;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_2_V_4_reg_7318 <= lbuf_2_0_2_V_10_reg_4973;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_2_V_6_reg_16988 <= lbuf_0_0_2_V_4_phi_fu_7322_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_2_V_6_reg_16988 <= lbuf_0_0_2_V_5_phi_fu_10257_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_2_V_6_reg_16988 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_2_V_6_reg_16988;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_30_V_4_reg_6982 <= lbuf_0_0_30_V_6_reg_14020;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_30_V_4_reg_6982 <= lbuf_2_0_30_V_10_reg_4665;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_30_V_6_reg_14020 <= lbuf_0_0_30_V_4_phi_fu_6986_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_30_V_6_reg_14020 <= lbuf_0_0_30_V_5_phi_fu_7457_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_30_V_6_reg_14020 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_30_V_6_reg_14020;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_31_V_4_reg_6970 <= lbuf_0_0_31_V_6_reg_13914;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_31_V_4_reg_6970 <= lbuf_2_0_31_V_10_reg_4654;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_31_V_6_reg_13914 <= lbuf_0_0_31_V_4_phi_fu_6974_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_31_V_6_reg_13914 <= lbuf_0_0_31_V_5_phi_fu_7357_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_31_V_6_reg_13914 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_31_V_6_reg_13914;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_3_V_4_reg_7306 <= lbuf_0_0_3_V_6_reg_16882;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_3_V_4_reg_7306 <= lbuf_2_0_3_V_10_reg_4962;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_3_V_6_reg_16882 <= lbuf_0_0_3_V_4_phi_fu_7310_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_3_V_6_reg_16882 <= lbuf_0_0_3_V_5_phi_fu_10157_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_3_V_6_reg_16882 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_3_V_6_reg_16882;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_4_V_4_reg_7294 <= lbuf_0_0_4_V_6_reg_16776;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_4_V_4_reg_7294 <= lbuf_2_0_4_V_10_reg_4951;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_4_V_6_reg_16776 <= lbuf_0_0_4_V_4_phi_fu_7298_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_4_V_6_reg_16776 <= lbuf_0_0_4_V_5_phi_fu_10057_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_4_V_6_reg_16776 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_4_V_6_reg_16776;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_5_V_4_reg_7282 <= lbuf_0_0_5_V_6_reg_16670;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_5_V_4_reg_7282 <= lbuf_2_0_5_V_10_reg_4940;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_5_V_6_reg_16670 <= lbuf_0_0_5_V_4_phi_fu_7286_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_5_V_6_reg_16670 <= lbuf_0_0_5_V_5_phi_fu_9957_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_5_V_6_reg_16670 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_5_V_6_reg_16670;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_6_V_4_reg_7270 <= lbuf_0_0_6_V_6_reg_16564;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_6_V_4_reg_7270 <= lbuf_2_0_6_V_10_reg_4929;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_6_V_6_reg_16564 <= lbuf_0_0_6_V_4_phi_fu_7274_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_6_V_6_reg_16564 <= lbuf_0_0_6_V_5_phi_fu_9857_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_6_V_6_reg_16564 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_6_V_6_reg_16564;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_7_V_4_reg_7258 <= lbuf_0_0_7_V_6_reg_16458;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_7_V_4_reg_7258 <= lbuf_2_0_7_V_10_reg_4918;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_7_V_6_reg_16458 <= lbuf_0_0_7_V_4_phi_fu_7262_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_7_V_6_reg_16458 <= lbuf_0_0_7_V_5_phi_fu_9757_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_7_V_6_reg_16458 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_7_V_6_reg_16458;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_8_V_4_reg_7246 <= lbuf_0_0_8_V_6_reg_16352;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_8_V_4_reg_7246 <= lbuf_2_0_8_V_10_reg_4907;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_8_V_6_reg_16352 <= lbuf_0_0_8_V_4_phi_fu_7250_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_8_V_6_reg_16352 <= lbuf_0_0_8_V_5_phi_fu_9657_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_8_V_6_reg_16352 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_8_V_6_reg_16352;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_9_V_4_reg_7234 <= lbuf_0_0_9_V_6_reg_16246;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_0_9_V_4_reg_7234 <= lbuf_2_0_9_V_10_reg_4896;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_0_0_9_V_6_reg_16246 <= lbuf_0_0_9_V_4_phi_fu_7238_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_9_V_6_reg_16246 <= lbuf_0_0_9_V_5_phi_fu_9557_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_0_9_V_6_reg_16246 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_9_V_6_reg_16246;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_0_V_1_reg_4643 <= lbuf_0_1_0_V_2_fu_37414_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_0_V_1_reg_4643 <= lbuf_0_1_0_V_reg_2486;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_0_V_4_reg_6958 <= lbuf_0_1_0_V_6_reg_13809;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_0_V_4_reg_6958 <= lbuf_0_1_0_V_1_reg_4643;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0))) begin
        lbuf_0_1_0_V_6_reg_13809 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_0_V_6_reg_13809 <= lbuf_0_1_0_V_4_phi_fu_6962_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_0_V_6_reg_13809 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_0_V_6_reg_13809;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_10_V_1_reg_4533 <= lbuf_0_1_10_V_2_fu_38334_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_10_V_1_reg_4533 <= lbuf_0_1_10_V_reg_2366;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_10_V_4_reg_6838 <= lbuf_0_1_10_V_6_reg_12759;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_10_V_4_reg_6838 <= lbuf_0_1_10_V_1_reg_4533;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10))) begin
        lbuf_0_1_10_V_6_reg_12759 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_10_V_6_reg_12759 <= lbuf_0_1_10_V_4_phi_fu_6842_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_10_V_6_reg_12759 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_10_V_6_reg_12759;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_11_V_1_reg_4522 <= lbuf_0_1_11_V_2_fu_38426_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_11_V_1_reg_4522 <= lbuf_0_1_11_V_reg_2354;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_11_V_4_reg_6826 <= lbuf_0_1_11_V_6_reg_12654;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_11_V_4_reg_6826 <= lbuf_0_1_11_V_1_reg_4522;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11))) begin
        lbuf_0_1_11_V_6_reg_12654 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_11_V_6_reg_12654 <= lbuf_0_1_11_V_4_phi_fu_6830_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_11_V_6_reg_12654 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_11_V_6_reg_12654;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_12_V_1_reg_4511 <= lbuf_0_1_12_V_2_fu_38518_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_12_V_1_reg_4511 <= lbuf_0_1_12_V_reg_2342;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_12_V_4_reg_6814 <= lbuf_0_1_12_V_6_reg_12549;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_12_V_4_reg_6814 <= lbuf_0_1_12_V_1_reg_4511;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12))) begin
        lbuf_0_1_12_V_6_reg_12549 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_12_V_6_reg_12549 <= lbuf_0_1_12_V_4_phi_fu_6818_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_12_V_6_reg_12549 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_12_V_6_reg_12549;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_13_V_1_reg_4500 <= lbuf_0_1_13_V_2_fu_38610_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_13_V_1_reg_4500 <= lbuf_0_1_13_V_reg_2330;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_13_V_4_reg_6802 <= lbuf_0_1_13_V_6_reg_12444;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_13_V_4_reg_6802 <= lbuf_0_1_13_V_1_reg_4500;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13))) begin
        lbuf_0_1_13_V_6_reg_12444 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_13_V_6_reg_12444 <= lbuf_0_1_13_V_4_phi_fu_6806_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_13_V_6_reg_12444 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_13_V_6_reg_12444;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_14_V_1_reg_4489 <= lbuf_0_1_14_V_2_fu_38702_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_14_V_1_reg_4489 <= lbuf_0_1_14_V_reg_2318;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_14_V_4_reg_6790 <= lbuf_0_1_14_V_6_reg_12339;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_14_V_4_reg_6790 <= lbuf_0_1_14_V_1_reg_4489;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14))) begin
        lbuf_0_1_14_V_6_reg_12339 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_14_V_6_reg_12339 <= lbuf_0_1_14_V_4_phi_fu_6794_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_14_V_6_reg_12339 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_14_V_6_reg_12339;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_15_V_1_reg_4478 <= lbuf_0_1_15_V_2_fu_38794_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_15_V_1_reg_4478 <= lbuf_0_1_15_V_reg_2306;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_15_V_4_reg_6778 <= lbuf_0_1_15_V_6_reg_12234;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_15_V_4_reg_6778 <= lbuf_0_1_15_V_1_reg_4478;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15))) begin
        lbuf_0_1_15_V_6_reg_12234 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_15_V_6_reg_12234 <= lbuf_0_1_15_V_4_phi_fu_6782_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_15_V_6_reg_12234 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_15_V_6_reg_12234;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_16_V_1_reg_4467 <= lbuf_0_1_16_V_2_fu_38886_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_16_V_1_reg_4467 <= lbuf_0_1_16_V_reg_2294;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_16_V_4_reg_6766 <= lbuf_0_1_16_V_6_reg_12129;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_16_V_4_reg_6766 <= lbuf_0_1_16_V_1_reg_4467;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16))) begin
        lbuf_0_1_16_V_6_reg_12129 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_16_V_6_reg_12129 <= lbuf_0_1_16_V_4_phi_fu_6770_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_16_V_6_reg_12129 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_16_V_6_reg_12129;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_17_V_1_reg_4456 <= lbuf_0_1_17_V_2_fu_38978_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_17_V_1_reg_4456 <= lbuf_0_1_17_V_reg_2282;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_17_V_4_reg_6754 <= lbuf_0_1_17_V_6_reg_12024;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_17_V_4_reg_6754 <= lbuf_0_1_17_V_1_reg_4456;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17))) begin
        lbuf_0_1_17_V_6_reg_12024 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_17_V_6_reg_12024 <= lbuf_0_1_17_V_4_phi_fu_6758_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_17_V_6_reg_12024 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_17_V_6_reg_12024;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_18_V_1_reg_4445 <= lbuf_0_1_18_V_2_fu_39070_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_18_V_1_reg_4445 <= lbuf_0_1_18_V_reg_2270;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_18_V_4_reg_6742 <= lbuf_0_1_18_V_6_reg_11919;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_18_V_4_reg_6742 <= lbuf_0_1_18_V_1_reg_4445;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18))) begin
        lbuf_0_1_18_V_6_reg_11919 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_18_V_6_reg_11919 <= lbuf_0_1_18_V_4_phi_fu_6746_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_18_V_6_reg_11919 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_18_V_6_reg_11919;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_19_V_1_reg_4434 <= lbuf_0_1_19_V_2_fu_39162_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_19_V_1_reg_4434 <= lbuf_0_1_19_V_reg_2258;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_19_V_4_reg_6730 <= lbuf_0_1_19_V_6_reg_11814;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_19_V_4_reg_6730 <= lbuf_0_1_19_V_1_reg_4434;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19))) begin
        lbuf_0_1_19_V_6_reg_11814 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_19_V_6_reg_11814 <= lbuf_0_1_19_V_4_phi_fu_6734_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_19_V_6_reg_11814 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_19_V_6_reg_11814;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_1_V_1_reg_4632 <= lbuf_0_1_1_V_2_fu_37506_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_1_V_1_reg_4632 <= lbuf_0_1_1_V_reg_2474;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_1_V_4_reg_6946 <= lbuf_0_1_1_V_6_reg_13704;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_1_V_4_reg_6946 <= lbuf_0_1_1_V_1_reg_4632;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1))) begin
        lbuf_0_1_1_V_6_reg_13704 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_1_V_6_reg_13704 <= lbuf_0_1_1_V_4_phi_fu_6950_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_1_V_6_reg_13704 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_1_V_6_reg_13704;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_20_V_1_reg_4423 <= lbuf_0_1_20_V_2_fu_39254_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_20_V_1_reg_4423 <= lbuf_0_1_20_V_reg_2246;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_20_V_4_reg_6718 <= lbuf_0_1_20_V_6_reg_11709;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_20_V_4_reg_6718 <= lbuf_0_1_20_V_1_reg_4423;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20))) begin
        lbuf_0_1_20_V_6_reg_11709 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_20_V_6_reg_11709 <= lbuf_0_1_20_V_4_phi_fu_6722_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_20_V_6_reg_11709 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_20_V_6_reg_11709;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_21_V_1_reg_4412 <= lbuf_0_1_21_V_2_fu_39346_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_21_V_1_reg_4412 <= lbuf_0_1_21_V_reg_2234;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_21_V_4_reg_6706 <= lbuf_0_1_21_V_6_reg_11604;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_21_V_4_reg_6706 <= lbuf_0_1_21_V_1_reg_4412;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21))) begin
        lbuf_0_1_21_V_6_reg_11604 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_21_V_6_reg_11604 <= lbuf_0_1_21_V_4_phi_fu_6710_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_21_V_6_reg_11604 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_21_V_6_reg_11604;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_22_V_1_reg_4401 <= lbuf_0_1_22_V_2_fu_39438_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_22_V_1_reg_4401 <= lbuf_0_1_22_V_reg_2222;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_22_V_4_reg_6694 <= lbuf_0_1_22_V_6_reg_11499;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_22_V_4_reg_6694 <= lbuf_0_1_22_V_1_reg_4401;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22))) begin
        lbuf_0_1_22_V_6_reg_11499 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_22_V_6_reg_11499 <= lbuf_0_1_22_V_4_phi_fu_6698_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_22_V_6_reg_11499 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_22_V_6_reg_11499;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_23_V_1_reg_4390 <= lbuf_0_1_23_V_2_fu_39530_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_23_V_1_reg_4390 <= lbuf_0_1_23_V_reg_2210;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_23_V_4_reg_6682 <= lbuf_0_1_23_V_6_reg_11394;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_23_V_4_reg_6682 <= lbuf_0_1_23_V_1_reg_4390;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23))) begin
        lbuf_0_1_23_V_6_reg_11394 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_23_V_6_reg_11394 <= lbuf_0_1_23_V_4_phi_fu_6686_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_23_V_6_reg_11394 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_23_V_6_reg_11394;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_24_V_1_reg_4379 <= lbuf_0_1_24_V_2_fu_39622_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_24_V_1_reg_4379 <= lbuf_0_1_24_V_reg_2198;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_24_V_4_reg_6670 <= lbuf_0_1_24_V_6_reg_11289;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_24_V_4_reg_6670 <= lbuf_0_1_24_V_1_reg_4379;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24))) begin
        lbuf_0_1_24_V_6_reg_11289 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_24_V_6_reg_11289 <= lbuf_0_1_24_V_4_phi_fu_6674_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_24_V_6_reg_11289 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_24_V_6_reg_11289;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_25_V_1_reg_4368 <= lbuf_0_1_25_V_2_fu_39714_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_25_V_1_reg_4368 <= lbuf_0_1_25_V_reg_2186;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_25_V_4_reg_6658 <= lbuf_0_1_25_V_6_reg_11184;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_25_V_4_reg_6658 <= lbuf_0_1_25_V_1_reg_4368;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25))) begin
        lbuf_0_1_25_V_6_reg_11184 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_25_V_6_reg_11184 <= lbuf_0_1_25_V_4_phi_fu_6662_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_25_V_6_reg_11184 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_25_V_6_reg_11184;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_26_V_1_reg_4357 <= lbuf_0_1_26_V_2_fu_39806_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_26_V_1_reg_4357 <= lbuf_0_1_26_V_reg_2174;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_26_V_4_reg_6646 <= lbuf_0_1_26_V_6_reg_11079;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_26_V_4_reg_6646 <= lbuf_0_1_26_V_1_reg_4357;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26))) begin
        lbuf_0_1_26_V_6_reg_11079 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_26_V_6_reg_11079 <= lbuf_0_1_26_V_4_phi_fu_6650_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_26_V_6_reg_11079 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_26_V_6_reg_11079;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_27_V_1_reg_4346 <= lbuf_0_1_27_V_2_fu_39898_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_27_V_1_reg_4346 <= lbuf_0_1_27_V_reg_2162;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_27_V_4_reg_6634 <= lbuf_0_1_27_V_6_reg_10974;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_27_V_4_reg_6634 <= lbuf_0_1_27_V_1_reg_4346;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27))) begin
        lbuf_0_1_27_V_6_reg_10974 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_27_V_6_reg_10974 <= lbuf_0_1_27_V_4_phi_fu_6638_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_27_V_6_reg_10974 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_27_V_6_reg_10974;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_28_V_1_reg_4335 <= lbuf_0_1_28_V_2_fu_39990_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_28_V_1_reg_4335 <= lbuf_0_1_28_V_reg_2150;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_28_V_4_reg_6622 <= lbuf_0_1_28_V_6_reg_10869;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_28_V_4_reg_6622 <= lbuf_0_1_28_V_1_reg_4335;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28))) begin
        lbuf_0_1_28_V_6_reg_10869 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_28_V_6_reg_10869 <= lbuf_0_1_28_V_4_phi_fu_6626_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_28_V_6_reg_10869 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_28_V_6_reg_10869;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_29_V_1_reg_4324 <= lbuf_0_1_29_V_2_fu_40082_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_29_V_1_reg_4324 <= lbuf_0_1_29_V_reg_2138;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_29_V_4_reg_6610 <= lbuf_0_1_29_V_6_reg_10764;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_29_V_4_reg_6610 <= lbuf_0_1_29_V_1_reg_4324;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29))) begin
        lbuf_0_1_29_V_6_reg_10764 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_29_V_6_reg_10764 <= lbuf_0_1_29_V_4_phi_fu_6614_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_29_V_6_reg_10764 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_29_V_6_reg_10764;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_2_V_1_reg_4621 <= lbuf_0_1_2_V_2_fu_37598_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_2_V_1_reg_4621 <= lbuf_0_1_2_V_reg_2462;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_2_V_4_reg_6934 <= lbuf_0_1_2_V_6_reg_13599;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_2_V_4_reg_6934 <= lbuf_0_1_2_V_1_reg_4621;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2))) begin
        lbuf_0_1_2_V_6_reg_13599 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_2_V_6_reg_13599 <= lbuf_0_1_2_V_4_phi_fu_6938_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_2_V_6_reg_13599 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_2_V_6_reg_13599;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_30_V_1_reg_4313 <= lbuf_0_1_30_V_2_fu_40174_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_30_V_1_reg_4313 <= lbuf_0_1_30_V_reg_2126;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_30_V_4_reg_6598 <= lbuf_0_1_30_V_6_reg_10659;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_30_V_4_reg_6598 <= lbuf_0_1_30_V_1_reg_4313;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30))) begin
        lbuf_0_1_30_V_6_reg_10659 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_30_V_6_reg_10659 <= lbuf_0_1_30_V_4_phi_fu_6602_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_30_V_6_reg_10659 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_30_V_6_reg_10659;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_31_V_1_reg_4302 <= lbuf_0_1_31_V_2_fu_40266_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_31_V_1_reg_4302 <= lbuf_0_1_31_V_reg_2114;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_31_V_4_reg_6586 <= lbuf_0_1_31_V_6_reg_10554;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_31_V_4_reg_6586 <= lbuf_0_1_31_V_1_reg_4302;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_31_V_6_reg_10554 <= lbuf_0_1_31_V_4_phi_fu_6590_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31))) begin
        lbuf_0_1_31_V_6_reg_10554 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_31_V_6_reg_10554 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_31_V_6_reg_10554;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_3_V_1_reg_4610 <= lbuf_0_1_3_V_2_fu_37690_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_3_V_1_reg_4610 <= lbuf_0_1_3_V_reg_2450;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_3_V_4_reg_6922 <= lbuf_0_1_3_V_6_reg_13494;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_3_V_4_reg_6922 <= lbuf_0_1_3_V_1_reg_4610;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3))) begin
        lbuf_0_1_3_V_6_reg_13494 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_3_V_6_reg_13494 <= lbuf_0_1_3_V_4_phi_fu_6926_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_3_V_6_reg_13494 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_3_V_6_reg_13494;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_4_V_1_reg_4599 <= lbuf_0_1_4_V_2_fu_37782_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_4_V_1_reg_4599 <= lbuf_0_1_4_V_reg_2438;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_4_V_4_reg_6910 <= lbuf_0_1_4_V_6_reg_13389;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_4_V_4_reg_6910 <= lbuf_0_1_4_V_1_reg_4599;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4))) begin
        lbuf_0_1_4_V_6_reg_13389 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_4_V_6_reg_13389 <= lbuf_0_1_4_V_4_phi_fu_6914_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_4_V_6_reg_13389 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_4_V_6_reg_13389;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_5_V_1_reg_4588 <= lbuf_0_1_5_V_2_fu_37874_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_5_V_1_reg_4588 <= lbuf_0_1_5_V_reg_2426;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_5_V_4_reg_6898 <= lbuf_0_1_5_V_6_reg_13284;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_5_V_4_reg_6898 <= lbuf_0_1_5_V_1_reg_4588;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5))) begin
        lbuf_0_1_5_V_6_reg_13284 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_5_V_6_reg_13284 <= lbuf_0_1_5_V_4_phi_fu_6902_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_5_V_6_reg_13284 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_5_V_6_reg_13284;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_6_V_1_reg_4577 <= lbuf_0_1_6_V_2_fu_37966_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_6_V_1_reg_4577 <= lbuf_0_1_6_V_reg_2414;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_6_V_4_reg_6886 <= lbuf_0_1_6_V_6_reg_13179;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_6_V_4_reg_6886 <= lbuf_0_1_6_V_1_reg_4577;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6))) begin
        lbuf_0_1_6_V_6_reg_13179 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_6_V_6_reg_13179 <= lbuf_0_1_6_V_4_phi_fu_6890_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_6_V_6_reg_13179 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_6_V_6_reg_13179;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_7_V_1_reg_4566 <= lbuf_0_1_7_V_2_fu_38058_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_7_V_1_reg_4566 <= lbuf_0_1_7_V_reg_2402;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_7_V_4_reg_6874 <= lbuf_0_1_7_V_6_reg_13074;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_7_V_4_reg_6874 <= lbuf_0_1_7_V_1_reg_4566;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7))) begin
        lbuf_0_1_7_V_6_reg_13074 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_7_V_6_reg_13074 <= lbuf_0_1_7_V_4_phi_fu_6878_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_7_V_6_reg_13074 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_7_V_6_reg_13074;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_8_V_1_reg_4555 <= lbuf_0_1_8_V_2_fu_38150_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_8_V_1_reg_4555 <= lbuf_0_1_8_V_reg_2390;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_8_V_4_reg_6862 <= lbuf_0_1_8_V_6_reg_12969;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_8_V_4_reg_6862 <= lbuf_0_1_8_V_1_reg_4555;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8))) begin
        lbuf_0_1_8_V_6_reg_12969 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_8_V_6_reg_12969 <= lbuf_0_1_8_V_4_phi_fu_6866_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_8_V_6_reg_12969 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_8_V_6_reg_12969;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_0_1_9_V_1_reg_4544 <= lbuf_0_1_9_V_2_fu_38242_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_0_1_9_V_1_reg_4544 <= lbuf_0_1_9_V_reg_2378;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_9_V_4_reg_6850 <= lbuf_0_1_9_V_6_reg_12864;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_0_1_9_V_4_reg_6850 <= lbuf_0_1_9_V_1_reg_4544;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9))) begin
        lbuf_0_1_9_V_6_reg_12864 <= lbuf_0_1_0_V_5_fu_40876_p1;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_0_1_9_V_6_reg_12864 <= lbuf_0_1_9_V_4_phi_fu_6854_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_0_1_9_V_6_reg_12864 <= ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_9_V_6_reg_12864;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_0_V_1_reg_4291 <= lbuf_2_0_0_V_9_fu_37366_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_0_V_1_reg_4291 <= lbuf_1_0_0_V_reg_2102;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_0_V_4_reg_6574 <= lbuf_1_0_0_V_6_reg_27152;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_0_V_4_reg_6574 <= lbuf_1_0_0_V_1_reg_4291;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_0_V_6_reg_27152 <= lbuf_1_0_0_V_4_phi_fu_6578_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_0_V_6_reg_27152 <= lbuf_1_0_0_V_5_phi_fu_20409_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_0_V_6_reg_27152 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_0_V_6_reg_27152;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_10_V_1_reg_4181 <= lbuf_2_0_10_V_9_fu_38286_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_10_V_1_reg_4181 <= lbuf_1_0_10_V_reg_1982;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_10_V_4_reg_6454 <= lbuf_1_0_10_V_6_reg_26092;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_10_V_4_reg_6454 <= lbuf_1_0_10_V_1_reg_4181;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_10_V_6_reg_26092 <= lbuf_1_0_10_V_4_phi_fu_6458_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_10_V_6_reg_26092 <= lbuf_1_0_10_V_5_phi_fu_19409_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_10_V_6_reg_26092 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_10_V_6_reg_26092;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_11_V_1_reg_4170 <= lbuf_2_0_11_V_9_fu_38378_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_11_V_1_reg_4170 <= lbuf_1_0_11_V_reg_1970;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_11_V_4_reg_6442 <= lbuf_1_0_11_V_6_reg_25986;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_11_V_4_reg_6442 <= lbuf_1_0_11_V_1_reg_4170;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_11_V_6_reg_25986 <= lbuf_1_0_11_V_4_phi_fu_6446_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_11_V_6_reg_25986 <= lbuf_1_0_11_V_5_phi_fu_19309_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_11_V_6_reg_25986 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_11_V_6_reg_25986;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_12_V_1_reg_4159 <= lbuf_2_0_12_V_9_fu_38470_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_12_V_1_reg_4159 <= lbuf_1_0_12_V_reg_1958;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_12_V_4_reg_6430 <= lbuf_1_0_12_V_6_reg_25880;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_12_V_4_reg_6430 <= lbuf_1_0_12_V_1_reg_4159;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_12_V_6_reg_25880 <= lbuf_1_0_12_V_4_phi_fu_6434_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_12_V_6_reg_25880 <= lbuf_1_0_12_V_5_phi_fu_19209_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_12_V_6_reg_25880 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_12_V_6_reg_25880;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_13_V_1_reg_4148 <= lbuf_2_0_13_V_9_fu_38562_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_13_V_1_reg_4148 <= lbuf_1_0_13_V_reg_1946;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_13_V_4_reg_6418 <= lbuf_1_0_13_V_6_reg_25774;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_13_V_4_reg_6418 <= lbuf_1_0_13_V_1_reg_4148;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_13_V_6_reg_25774 <= lbuf_1_0_13_V_4_phi_fu_6422_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_13_V_6_reg_25774 <= lbuf_1_0_13_V_5_phi_fu_19109_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_13_V_6_reg_25774 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_13_V_6_reg_25774;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_14_V_1_reg_4137 <= lbuf_2_0_14_V_9_fu_38654_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_14_V_1_reg_4137 <= lbuf_1_0_14_V_reg_1934;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_14_V_4_reg_6406 <= lbuf_1_0_14_V_6_reg_25668;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_14_V_4_reg_6406 <= lbuf_1_0_14_V_1_reg_4137;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_14_V_6_reg_25668 <= lbuf_1_0_14_V_4_phi_fu_6410_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_14_V_6_reg_25668 <= lbuf_1_0_14_V_5_phi_fu_19009_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_14_V_6_reg_25668 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_14_V_6_reg_25668;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_15_V_1_reg_4126 <= lbuf_2_0_15_V_9_fu_38746_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_15_V_1_reg_4126 <= lbuf_1_0_15_V_reg_1922;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_15_V_4_reg_6394 <= lbuf_1_0_15_V_6_reg_25562;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_15_V_4_reg_6394 <= lbuf_1_0_15_V_1_reg_4126;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_15_V_6_reg_25562 <= lbuf_1_0_15_V_4_phi_fu_6398_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_15_V_6_reg_25562 <= lbuf_1_0_15_V_5_phi_fu_18909_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_15_V_6_reg_25562 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_15_V_6_reg_25562;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_16_V_1_reg_4115 <= lbuf_2_0_16_V_9_fu_38838_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_16_V_1_reg_4115 <= lbuf_1_0_16_V_reg_1910;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_16_V_4_reg_6382 <= lbuf_1_0_16_V_6_reg_25456;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_16_V_4_reg_6382 <= lbuf_1_0_16_V_1_reg_4115;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_16_V_6_reg_25456 <= lbuf_1_0_16_V_4_phi_fu_6386_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_16_V_6_reg_25456 <= lbuf_1_0_16_V_5_phi_fu_18809_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_16_V_6_reg_25456 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_16_V_6_reg_25456;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_17_V_1_reg_4104 <= lbuf_2_0_17_V_9_fu_38930_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_17_V_1_reg_4104 <= lbuf_1_0_17_V_reg_1898;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_17_V_4_reg_6370 <= lbuf_1_0_17_V_6_reg_25350;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_17_V_4_reg_6370 <= lbuf_1_0_17_V_1_reg_4104;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_17_V_6_reg_25350 <= lbuf_1_0_17_V_4_phi_fu_6374_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_17_V_6_reg_25350 <= lbuf_1_0_17_V_5_phi_fu_18709_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_17_V_6_reg_25350 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_17_V_6_reg_25350;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_18_V_1_reg_4093 <= lbuf_2_0_18_V_9_fu_39022_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_18_V_1_reg_4093 <= lbuf_1_0_18_V_reg_1886;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_18_V_4_reg_6358 <= lbuf_1_0_18_V_6_reg_25244;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_18_V_4_reg_6358 <= lbuf_1_0_18_V_1_reg_4093;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_18_V_6_reg_25244 <= lbuf_1_0_18_V_4_phi_fu_6362_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_18_V_6_reg_25244 <= lbuf_1_0_18_V_5_phi_fu_18609_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_18_V_6_reg_25244 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_18_V_6_reg_25244;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_19_V_1_reg_4082 <= lbuf_2_0_19_V_9_fu_39114_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_19_V_1_reg_4082 <= lbuf_1_0_19_V_reg_1874;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_19_V_4_reg_6346 <= lbuf_1_0_19_V_6_reg_25138;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_19_V_4_reg_6346 <= lbuf_1_0_19_V_1_reg_4082;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_19_V_6_reg_25138 <= lbuf_1_0_19_V_4_phi_fu_6350_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_19_V_6_reg_25138 <= lbuf_1_0_19_V_5_phi_fu_18509_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_19_V_6_reg_25138 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_19_V_6_reg_25138;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_1_V_1_reg_4280 <= lbuf_2_0_1_V_9_fu_37458_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_1_V_1_reg_4280 <= lbuf_1_0_1_V_reg_2090;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_1_V_4_reg_6562 <= lbuf_1_0_1_V_6_reg_27046;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_1_V_4_reg_6562 <= lbuf_1_0_1_V_1_reg_4280;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_1_V_6_reg_27046 <= lbuf_1_0_1_V_4_phi_fu_6566_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_1_V_6_reg_27046 <= lbuf_1_0_1_V_5_phi_fu_20309_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_1_V_6_reg_27046 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_1_V_6_reg_27046;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_20_V_1_reg_4071 <= lbuf_2_0_20_V_9_fu_39206_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_20_V_1_reg_4071 <= lbuf_1_0_20_V_reg_1862;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_20_V_4_reg_6334 <= lbuf_1_0_20_V_6_reg_25032;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_20_V_4_reg_6334 <= lbuf_1_0_20_V_1_reg_4071;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_20_V_6_reg_25032 <= lbuf_1_0_20_V_4_phi_fu_6338_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_20_V_6_reg_25032 <= lbuf_1_0_20_V_5_phi_fu_18409_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_20_V_6_reg_25032 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_20_V_6_reg_25032;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_21_V_1_reg_4060 <= lbuf_2_0_21_V_9_fu_39298_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_21_V_1_reg_4060 <= lbuf_1_0_21_V_reg_1850;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_21_V_4_reg_6322 <= lbuf_1_0_21_V_6_reg_24926;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_21_V_4_reg_6322 <= lbuf_1_0_21_V_1_reg_4060;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_21_V_6_reg_24926 <= lbuf_1_0_21_V_4_phi_fu_6326_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_21_V_6_reg_24926 <= lbuf_1_0_21_V_5_phi_fu_18309_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_21_V_6_reg_24926 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_21_V_6_reg_24926;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_22_V_1_reg_4049 <= lbuf_2_0_22_V_9_fu_39390_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_22_V_1_reg_4049 <= lbuf_1_0_22_V_reg_1838;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_22_V_4_reg_6310 <= lbuf_1_0_22_V_6_reg_24820;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_22_V_4_reg_6310 <= lbuf_1_0_22_V_1_reg_4049;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_22_V_6_reg_24820 <= lbuf_1_0_22_V_4_phi_fu_6314_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_22_V_6_reg_24820 <= lbuf_1_0_22_V_5_phi_fu_18209_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_22_V_6_reg_24820 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_22_V_6_reg_24820;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_23_V_1_reg_4038 <= lbuf_2_0_23_V_9_fu_39482_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_23_V_1_reg_4038 <= lbuf_1_0_23_V_reg_1826;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_23_V_4_reg_6298 <= lbuf_1_0_23_V_6_reg_24714;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_23_V_4_reg_6298 <= lbuf_1_0_23_V_1_reg_4038;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_23_V_6_reg_24714 <= lbuf_1_0_23_V_4_phi_fu_6302_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_23_V_6_reg_24714 <= lbuf_1_0_23_V_5_phi_fu_18109_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_23_V_6_reg_24714 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_23_V_6_reg_24714;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_24_V_1_reg_4027 <= lbuf_2_0_24_V_9_fu_39574_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_24_V_1_reg_4027 <= lbuf_1_0_24_V_reg_1814;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_24_V_4_reg_6286 <= lbuf_1_0_24_V_6_reg_24608;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_24_V_4_reg_6286 <= lbuf_1_0_24_V_1_reg_4027;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_24_V_6_reg_24608 <= lbuf_1_0_24_V_4_phi_fu_6290_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_24_V_6_reg_24608 <= lbuf_1_0_24_V_5_phi_fu_18009_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_24_V_6_reg_24608 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_24_V_6_reg_24608;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_25_V_1_reg_4016 <= lbuf_2_0_25_V_9_fu_39666_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_25_V_1_reg_4016 <= lbuf_1_0_25_V_reg_1802;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_25_V_4_reg_6274 <= lbuf_1_0_25_V_6_reg_24502;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_25_V_4_reg_6274 <= lbuf_1_0_25_V_1_reg_4016;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_25_V_6_reg_24502 <= lbuf_1_0_25_V_4_phi_fu_6278_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_25_V_6_reg_24502 <= lbuf_1_0_25_V_5_phi_fu_17909_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_25_V_6_reg_24502 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_25_V_6_reg_24502;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_26_V_1_reg_4005 <= lbuf_2_0_26_V_9_fu_39758_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_26_V_1_reg_4005 <= lbuf_1_0_26_V_reg_1790;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_26_V_4_reg_6262 <= lbuf_1_0_26_V_6_reg_24396;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_26_V_4_reg_6262 <= lbuf_1_0_26_V_1_reg_4005;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_26_V_6_reg_24396 <= lbuf_1_0_26_V_4_phi_fu_6266_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_26_V_6_reg_24396 <= lbuf_1_0_26_V_5_phi_fu_17809_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_26_V_6_reg_24396 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_26_V_6_reg_24396;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_27_V_1_reg_3994 <= lbuf_2_0_27_V_9_fu_39850_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_27_V_1_reg_3994 <= lbuf_1_0_27_V_reg_1778;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_27_V_4_reg_6250 <= lbuf_1_0_27_V_6_reg_24290;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_27_V_4_reg_6250 <= lbuf_1_0_27_V_1_reg_3994;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_27_V_6_reg_24290 <= lbuf_1_0_27_V_4_phi_fu_6254_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_27_V_6_reg_24290 <= lbuf_1_0_27_V_5_phi_fu_17709_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_27_V_6_reg_24290 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_27_V_6_reg_24290;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_28_V_1_reg_3983 <= lbuf_2_0_28_V_9_fu_39942_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_28_V_1_reg_3983 <= lbuf_1_0_28_V_reg_1766;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_28_V_4_reg_6238 <= lbuf_1_0_28_V_6_reg_24184;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_28_V_4_reg_6238 <= lbuf_1_0_28_V_1_reg_3983;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_28_V_6_reg_24184 <= lbuf_1_0_28_V_4_phi_fu_6242_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_28_V_6_reg_24184 <= lbuf_1_0_28_V_5_phi_fu_17609_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_28_V_6_reg_24184 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_28_V_6_reg_24184;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_29_V_1_reg_3972 <= lbuf_2_0_29_V_9_fu_40034_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_29_V_1_reg_3972 <= lbuf_1_0_29_V_reg_1754;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_29_V_4_reg_6226 <= lbuf_1_0_29_V_6_reg_24078;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_29_V_4_reg_6226 <= lbuf_1_0_29_V_1_reg_3972;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_29_V_6_reg_24078 <= lbuf_1_0_29_V_4_phi_fu_6230_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_29_V_6_reg_24078 <= lbuf_1_0_29_V_5_phi_fu_17509_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_29_V_6_reg_24078 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_29_V_6_reg_24078;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_2_V_1_reg_4269 <= lbuf_2_0_2_V_9_fu_37550_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_2_V_1_reg_4269 <= lbuf_1_0_2_V_reg_2078;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_2_V_4_reg_6550 <= lbuf_1_0_2_V_6_reg_26940;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_2_V_4_reg_6550 <= lbuf_1_0_2_V_1_reg_4269;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_2_V_6_reg_26940 <= lbuf_1_0_2_V_4_phi_fu_6554_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_2_V_6_reg_26940 <= lbuf_1_0_2_V_5_phi_fu_20209_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_2_V_6_reg_26940 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_2_V_6_reg_26940;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_30_V_1_reg_3961 <= lbuf_2_0_30_V_9_fu_40126_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_30_V_1_reg_3961 <= lbuf_1_0_30_V_reg_1742;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_30_V_4_reg_6214 <= lbuf_1_0_30_V_6_reg_23972;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_30_V_4_reg_6214 <= lbuf_1_0_30_V_1_reg_3961;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_30_V_6_reg_23972 <= lbuf_1_0_30_V_4_phi_fu_6218_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_30_V_6_reg_23972 <= lbuf_1_0_30_V_5_phi_fu_17409_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_30_V_6_reg_23972 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_30_V_6_reg_23972;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_31_V_1_reg_3950 <= lbuf_2_0_31_V_9_fu_40218_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_31_V_1_reg_3950 <= lbuf_1_0_31_V_reg_1730;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_31_V_4_reg_6202 <= lbuf_1_0_31_V_6_reg_23866;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_31_V_4_reg_6202 <= lbuf_1_0_31_V_1_reg_3950;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_31_V_6_reg_23866 <= lbuf_1_0_31_V_4_phi_fu_6206_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_31_V_6_reg_23866 <= lbuf_1_0_31_V_5_phi_fu_17309_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_31_V_6_reg_23866 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_31_V_6_reg_23866;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_3_V_1_reg_4258 <= lbuf_2_0_3_V_9_fu_37642_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_3_V_1_reg_4258 <= lbuf_1_0_3_V_reg_2066;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_3_V_4_reg_6538 <= lbuf_1_0_3_V_6_reg_26834;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_3_V_4_reg_6538 <= lbuf_1_0_3_V_1_reg_4258;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_3_V_6_reg_26834 <= lbuf_1_0_3_V_4_phi_fu_6542_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_3_V_6_reg_26834 <= lbuf_1_0_3_V_5_phi_fu_20109_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_3_V_6_reg_26834 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_3_V_6_reg_26834;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_4_V_1_reg_4247 <= lbuf_2_0_4_V_9_fu_37734_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_4_V_1_reg_4247 <= lbuf_1_0_4_V_reg_2054;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_4_V_4_reg_6526 <= lbuf_1_0_4_V_6_reg_26728;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_4_V_4_reg_6526 <= lbuf_1_0_4_V_1_reg_4247;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_4_V_6_reg_26728 <= lbuf_1_0_4_V_4_phi_fu_6530_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_4_V_6_reg_26728 <= lbuf_1_0_4_V_5_phi_fu_20009_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_4_V_6_reg_26728 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_4_V_6_reg_26728;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_5_V_1_reg_4236 <= lbuf_2_0_5_V_9_fu_37826_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_5_V_1_reg_4236 <= lbuf_1_0_5_V_reg_2042;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_5_V_4_reg_6514 <= lbuf_1_0_5_V_6_reg_26622;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_5_V_4_reg_6514 <= lbuf_1_0_5_V_1_reg_4236;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_5_V_6_reg_26622 <= lbuf_1_0_5_V_4_phi_fu_6518_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_5_V_6_reg_26622 <= lbuf_1_0_5_V_5_phi_fu_19909_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_5_V_6_reg_26622 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_5_V_6_reg_26622;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_6_V_1_reg_4225 <= lbuf_2_0_6_V_9_fu_37918_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_6_V_1_reg_4225 <= lbuf_1_0_6_V_reg_2030;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_6_V_4_reg_6502 <= lbuf_1_0_6_V_6_reg_26516;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_6_V_4_reg_6502 <= lbuf_1_0_6_V_1_reg_4225;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_6_V_6_reg_26516 <= lbuf_1_0_6_V_4_phi_fu_6506_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_6_V_6_reg_26516 <= lbuf_1_0_6_V_5_phi_fu_19809_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_6_V_6_reg_26516 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_6_V_6_reg_26516;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_7_V_1_reg_4214 <= lbuf_2_0_7_V_9_fu_38010_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_7_V_1_reg_4214 <= lbuf_1_0_7_V_reg_2018;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_7_V_4_reg_6490 <= lbuf_1_0_7_V_6_reg_26410;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_7_V_4_reg_6490 <= lbuf_1_0_7_V_1_reg_4214;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_7_V_6_reg_26410 <= lbuf_1_0_7_V_4_phi_fu_6494_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_7_V_6_reg_26410 <= lbuf_1_0_7_V_5_phi_fu_19709_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_7_V_6_reg_26410 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_7_V_6_reg_26410;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_8_V_1_reg_4203 <= lbuf_2_0_8_V_9_fu_38102_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_8_V_1_reg_4203 <= lbuf_1_0_8_V_reg_2006;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_8_V_4_reg_6478 <= lbuf_1_0_8_V_6_reg_26304;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_8_V_4_reg_6478 <= lbuf_1_0_8_V_1_reg_4203;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_8_V_6_reg_26304 <= lbuf_1_0_8_V_4_phi_fu_6482_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_8_V_6_reg_26304 <= lbuf_1_0_8_V_5_phi_fu_19609_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_8_V_6_reg_26304 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_8_V_6_reg_26304;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_0_9_V_1_reg_4192 <= lbuf_2_0_9_V_9_fu_38194_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_0_9_V_1_reg_4192 <= lbuf_1_0_9_V_reg_1994;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_9_V_4_reg_6466 <= lbuf_1_0_9_V_6_reg_26198;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_0_9_V_4_reg_6466 <= lbuf_1_0_9_V_1_reg_4192;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_1_0_9_V_6_reg_26198 <= lbuf_1_0_9_V_4_phi_fu_6470_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_9_V_6_reg_26198 <= lbuf_1_0_9_V_5_phi_fu_19509_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_0_9_V_6_reg_26198 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_9_V_6_reg_26198;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_0_V_1_reg_3939 <= lbuf_1_1_0_V_2_fu_37406_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_0_V_1_reg_3939 <= lbuf_1_1_0_V_reg_1718;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_0_V_4_reg_6190 <= lbuf_1_1_0_V_6_reg_23761;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_0_V_4_reg_6190 <= lbuf_1_1_0_V_1_reg_3939;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0))) begin
        lbuf_1_1_0_V_6_reg_23761 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_0_V_6_reg_23761 <= lbuf_1_1_0_V_4_phi_fu_6194_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_0_V_6_reg_23761 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_0_V_6_reg_23761;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_10_V_1_reg_3829 <= lbuf_1_1_10_V_2_fu_38326_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_10_V_1_reg_3829 <= lbuf_1_1_10_V_reg_1598;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_10_V_4_reg_6070 <= lbuf_1_1_10_V_6_reg_22711;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_10_V_4_reg_6070 <= lbuf_1_1_10_V_1_reg_3829;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10))) begin
        lbuf_1_1_10_V_6_reg_22711 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_10_V_6_reg_22711 <= lbuf_1_1_10_V_4_phi_fu_6074_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_10_V_6_reg_22711 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_10_V_6_reg_22711;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_11_V_1_reg_3818 <= lbuf_1_1_11_V_2_fu_38418_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_11_V_1_reg_3818 <= lbuf_1_1_11_V_reg_1586;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_11_V_4_reg_6058 <= lbuf_1_1_11_V_6_reg_22606;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_11_V_4_reg_6058 <= lbuf_1_1_11_V_1_reg_3818;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11))) begin
        lbuf_1_1_11_V_6_reg_22606 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_11_V_6_reg_22606 <= lbuf_1_1_11_V_4_phi_fu_6062_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_11_V_6_reg_22606 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_11_V_6_reg_22606;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_12_V_1_reg_3807 <= lbuf_1_1_12_V_2_fu_38510_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_12_V_1_reg_3807 <= lbuf_1_1_12_V_reg_1574;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_12_V_4_reg_6046 <= lbuf_1_1_12_V_6_reg_22501;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_12_V_4_reg_6046 <= lbuf_1_1_12_V_1_reg_3807;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12))) begin
        lbuf_1_1_12_V_6_reg_22501 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_12_V_6_reg_22501 <= lbuf_1_1_12_V_4_phi_fu_6050_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_12_V_6_reg_22501 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_12_V_6_reg_22501;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_13_V_1_reg_3796 <= lbuf_1_1_13_V_2_fu_38602_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_13_V_1_reg_3796 <= lbuf_1_1_13_V_reg_1562;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_13_V_4_reg_6034 <= lbuf_1_1_13_V_6_reg_22396;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_13_V_4_reg_6034 <= lbuf_1_1_13_V_1_reg_3796;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13))) begin
        lbuf_1_1_13_V_6_reg_22396 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_13_V_6_reg_22396 <= lbuf_1_1_13_V_4_phi_fu_6038_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_13_V_6_reg_22396 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_13_V_6_reg_22396;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_14_V_1_reg_3785 <= lbuf_1_1_14_V_2_fu_38694_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_14_V_1_reg_3785 <= lbuf_1_1_14_V_reg_1550;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_14_V_4_reg_6022 <= lbuf_1_1_14_V_6_reg_22291;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_14_V_4_reg_6022 <= lbuf_1_1_14_V_1_reg_3785;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14))) begin
        lbuf_1_1_14_V_6_reg_22291 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_14_V_6_reg_22291 <= lbuf_1_1_14_V_4_phi_fu_6026_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_14_V_6_reg_22291 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_14_V_6_reg_22291;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_15_V_1_reg_3774 <= lbuf_1_1_15_V_2_fu_38786_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_15_V_1_reg_3774 <= lbuf_1_1_15_V_reg_1538;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_15_V_4_reg_6010 <= lbuf_1_1_15_V_6_reg_22186;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_15_V_4_reg_6010 <= lbuf_1_1_15_V_1_reg_3774;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15))) begin
        lbuf_1_1_15_V_6_reg_22186 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_15_V_6_reg_22186 <= lbuf_1_1_15_V_4_phi_fu_6014_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_15_V_6_reg_22186 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_15_V_6_reg_22186;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_16_V_1_reg_3763 <= lbuf_1_1_16_V_2_fu_38878_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_16_V_1_reg_3763 <= lbuf_1_1_16_V_reg_1526;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_16_V_4_reg_5998 <= lbuf_1_1_16_V_6_reg_22081;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_16_V_4_reg_5998 <= lbuf_1_1_16_V_1_reg_3763;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16))) begin
        lbuf_1_1_16_V_6_reg_22081 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_16_V_6_reg_22081 <= lbuf_1_1_16_V_4_phi_fu_6002_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_16_V_6_reg_22081 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_16_V_6_reg_22081;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_17_V_1_reg_3752 <= lbuf_1_1_17_V_2_fu_38970_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_17_V_1_reg_3752 <= lbuf_1_1_17_V_reg_1514;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_17_V_4_reg_5986 <= lbuf_1_1_17_V_6_reg_21976;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_17_V_4_reg_5986 <= lbuf_1_1_17_V_1_reg_3752;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17))) begin
        lbuf_1_1_17_V_6_reg_21976 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_17_V_6_reg_21976 <= lbuf_1_1_17_V_4_phi_fu_5990_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_17_V_6_reg_21976 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_17_V_6_reg_21976;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_18_V_1_reg_3741 <= lbuf_1_1_18_V_2_fu_39062_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_18_V_1_reg_3741 <= lbuf_1_1_18_V_reg_1502;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_18_V_4_reg_5974 <= lbuf_1_1_18_V_6_reg_21871;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_18_V_4_reg_5974 <= lbuf_1_1_18_V_1_reg_3741;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18))) begin
        lbuf_1_1_18_V_6_reg_21871 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_18_V_6_reg_21871 <= lbuf_1_1_18_V_4_phi_fu_5978_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_18_V_6_reg_21871 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_18_V_6_reg_21871;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_19_V_1_reg_3730 <= lbuf_1_1_19_V_2_fu_39154_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_19_V_1_reg_3730 <= lbuf_1_1_19_V_reg_1490;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_19_V_4_reg_5962 <= lbuf_1_1_19_V_6_reg_21766;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_19_V_4_reg_5962 <= lbuf_1_1_19_V_1_reg_3730;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19))) begin
        lbuf_1_1_19_V_6_reg_21766 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_19_V_6_reg_21766 <= lbuf_1_1_19_V_4_phi_fu_5966_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_19_V_6_reg_21766 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_19_V_6_reg_21766;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_1_V_1_reg_3928 <= lbuf_1_1_1_V_2_fu_37498_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_1_V_1_reg_3928 <= lbuf_1_1_1_V_reg_1706;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_1_V_4_reg_6178 <= lbuf_1_1_1_V_6_reg_23656;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_1_V_4_reg_6178 <= lbuf_1_1_1_V_1_reg_3928;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1))) begin
        lbuf_1_1_1_V_6_reg_23656 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_1_V_6_reg_23656 <= lbuf_1_1_1_V_4_phi_fu_6182_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_1_V_6_reg_23656 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_1_V_6_reg_23656;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_20_V_1_reg_3719 <= lbuf_1_1_20_V_2_fu_39246_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_20_V_1_reg_3719 <= lbuf_1_1_20_V_reg_1478;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_20_V_4_reg_5950 <= lbuf_1_1_20_V_6_reg_21661;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_20_V_4_reg_5950 <= lbuf_1_1_20_V_1_reg_3719;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20))) begin
        lbuf_1_1_20_V_6_reg_21661 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_20_V_6_reg_21661 <= lbuf_1_1_20_V_4_phi_fu_5954_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_20_V_6_reg_21661 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_20_V_6_reg_21661;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_21_V_1_reg_3708 <= lbuf_1_1_21_V_2_fu_39338_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_21_V_1_reg_3708 <= lbuf_1_1_21_V_reg_1466;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_21_V_4_reg_5938 <= lbuf_1_1_21_V_6_reg_21556;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_21_V_4_reg_5938 <= lbuf_1_1_21_V_1_reg_3708;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21))) begin
        lbuf_1_1_21_V_6_reg_21556 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_21_V_6_reg_21556 <= lbuf_1_1_21_V_4_phi_fu_5942_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_21_V_6_reg_21556 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_21_V_6_reg_21556;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_22_V_1_reg_3697 <= lbuf_1_1_22_V_2_fu_39430_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_22_V_1_reg_3697 <= lbuf_1_1_22_V_reg_1454;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_22_V_4_reg_5926 <= lbuf_1_1_22_V_6_reg_21451;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_22_V_4_reg_5926 <= lbuf_1_1_22_V_1_reg_3697;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22))) begin
        lbuf_1_1_22_V_6_reg_21451 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_22_V_6_reg_21451 <= lbuf_1_1_22_V_4_phi_fu_5930_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_22_V_6_reg_21451 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_22_V_6_reg_21451;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_23_V_1_reg_3686 <= lbuf_1_1_23_V_2_fu_39522_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_23_V_1_reg_3686 <= lbuf_1_1_23_V_reg_1442;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_23_V_4_reg_5914 <= lbuf_1_1_23_V_6_reg_21346;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_23_V_4_reg_5914 <= lbuf_1_1_23_V_1_reg_3686;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23))) begin
        lbuf_1_1_23_V_6_reg_21346 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_23_V_6_reg_21346 <= lbuf_1_1_23_V_4_phi_fu_5918_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_23_V_6_reg_21346 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_23_V_6_reg_21346;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_24_V_1_reg_3675 <= lbuf_1_1_24_V_2_fu_39614_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_24_V_1_reg_3675 <= lbuf_1_1_24_V_reg_1430;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_24_V_4_reg_5902 <= lbuf_1_1_24_V_6_reg_21241;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_24_V_4_reg_5902 <= lbuf_1_1_24_V_1_reg_3675;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24))) begin
        lbuf_1_1_24_V_6_reg_21241 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_24_V_6_reg_21241 <= lbuf_1_1_24_V_4_phi_fu_5906_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_24_V_6_reg_21241 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_24_V_6_reg_21241;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_25_V_1_reg_3664 <= lbuf_1_1_25_V_2_fu_39706_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_25_V_1_reg_3664 <= lbuf_1_1_25_V_reg_1418;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_25_V_4_reg_5890 <= lbuf_1_1_25_V_6_reg_21136;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_25_V_4_reg_5890 <= lbuf_1_1_25_V_1_reg_3664;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25))) begin
        lbuf_1_1_25_V_6_reg_21136 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_25_V_6_reg_21136 <= lbuf_1_1_25_V_4_phi_fu_5894_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_25_V_6_reg_21136 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_25_V_6_reg_21136;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_26_V_1_reg_3653 <= lbuf_1_1_26_V_2_fu_39798_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_26_V_1_reg_3653 <= lbuf_1_1_26_V_reg_1406;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_26_V_4_reg_5878 <= lbuf_1_1_26_V_6_reg_21031;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_26_V_4_reg_5878 <= lbuf_1_1_26_V_1_reg_3653;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26))) begin
        lbuf_1_1_26_V_6_reg_21031 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_26_V_6_reg_21031 <= lbuf_1_1_26_V_4_phi_fu_5882_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_26_V_6_reg_21031 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_26_V_6_reg_21031;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_27_V_1_reg_3642 <= lbuf_1_1_27_V_2_fu_39890_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_27_V_1_reg_3642 <= lbuf_1_1_27_V_reg_1394;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_27_V_4_reg_5866 <= lbuf_1_1_27_V_6_reg_20926;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_27_V_4_reg_5866 <= lbuf_1_1_27_V_1_reg_3642;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27))) begin
        lbuf_1_1_27_V_6_reg_20926 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_27_V_6_reg_20926 <= lbuf_1_1_27_V_4_phi_fu_5870_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_27_V_6_reg_20926 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_27_V_6_reg_20926;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_28_V_1_reg_3631 <= lbuf_1_1_28_V_2_fu_39982_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_28_V_1_reg_3631 <= lbuf_1_1_28_V_reg_1382;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_28_V_4_reg_5854 <= lbuf_1_1_28_V_6_reg_20821;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_28_V_4_reg_5854 <= lbuf_1_1_28_V_1_reg_3631;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28))) begin
        lbuf_1_1_28_V_6_reg_20821 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_28_V_6_reg_20821 <= lbuf_1_1_28_V_4_phi_fu_5858_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_28_V_6_reg_20821 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_28_V_6_reg_20821;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_29_V_1_reg_3620 <= lbuf_1_1_29_V_2_fu_40074_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_29_V_1_reg_3620 <= lbuf_1_1_29_V_reg_1370;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_29_V_4_reg_5842 <= lbuf_1_1_29_V_6_reg_20716;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_29_V_4_reg_5842 <= lbuf_1_1_29_V_1_reg_3620;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29))) begin
        lbuf_1_1_29_V_6_reg_20716 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_29_V_6_reg_20716 <= lbuf_1_1_29_V_4_phi_fu_5846_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_29_V_6_reg_20716 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_29_V_6_reg_20716;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_2_V_1_reg_3917 <= lbuf_1_1_2_V_2_fu_37590_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_2_V_1_reg_3917 <= lbuf_1_1_2_V_reg_1694;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_2_V_4_reg_6166 <= lbuf_1_1_2_V_6_reg_23551;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_2_V_4_reg_6166 <= lbuf_1_1_2_V_1_reg_3917;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2))) begin
        lbuf_1_1_2_V_6_reg_23551 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_2_V_6_reg_23551 <= lbuf_1_1_2_V_4_phi_fu_6170_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_2_V_6_reg_23551 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_2_V_6_reg_23551;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_30_V_1_reg_3609 <= lbuf_1_1_30_V_2_fu_40166_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_30_V_1_reg_3609 <= lbuf_1_1_30_V_reg_1358;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_30_V_4_reg_5830 <= lbuf_1_1_30_V_6_reg_20611;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_30_V_4_reg_5830 <= lbuf_1_1_30_V_1_reg_3609;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30))) begin
        lbuf_1_1_30_V_6_reg_20611 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_30_V_6_reg_20611 <= lbuf_1_1_30_V_4_phi_fu_5834_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_30_V_6_reg_20611 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_30_V_6_reg_20611;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_31_V_1_reg_3598 <= lbuf_1_1_31_V_2_fu_40258_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_31_V_1_reg_3598 <= lbuf_1_1_31_V_reg_1346;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_31_V_4_reg_5818 <= lbuf_1_1_31_V_6_reg_20506;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_31_V_4_reg_5818 <= lbuf_1_1_31_V_1_reg_3598;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_31_V_6_reg_20506 <= lbuf_1_1_31_V_4_phi_fu_5822_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31))) begin
        lbuf_1_1_31_V_6_reg_20506 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_31_V_6_reg_20506 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_31_V_6_reg_20506;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_3_V_1_reg_3906 <= lbuf_1_1_3_V_2_fu_37682_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_3_V_1_reg_3906 <= lbuf_1_1_3_V_reg_1682;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_3_V_4_reg_6154 <= lbuf_1_1_3_V_6_reg_23446;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_3_V_4_reg_6154 <= lbuf_1_1_3_V_1_reg_3906;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3))) begin
        lbuf_1_1_3_V_6_reg_23446 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_3_V_6_reg_23446 <= lbuf_1_1_3_V_4_phi_fu_6158_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_3_V_6_reg_23446 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_3_V_6_reg_23446;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_4_V_1_reg_3895 <= lbuf_1_1_4_V_2_fu_37774_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_4_V_1_reg_3895 <= lbuf_1_1_4_V_reg_1670;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_4_V_4_reg_6142 <= lbuf_1_1_4_V_6_reg_23341;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_4_V_4_reg_6142 <= lbuf_1_1_4_V_1_reg_3895;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4))) begin
        lbuf_1_1_4_V_6_reg_23341 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_4_V_6_reg_23341 <= lbuf_1_1_4_V_4_phi_fu_6146_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_4_V_6_reg_23341 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_4_V_6_reg_23341;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_5_V_1_reg_3884 <= lbuf_1_1_5_V_2_fu_37866_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_5_V_1_reg_3884 <= lbuf_1_1_5_V_reg_1658;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_5_V_4_reg_6130 <= lbuf_1_1_5_V_6_reg_23236;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_5_V_4_reg_6130 <= lbuf_1_1_5_V_1_reg_3884;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5))) begin
        lbuf_1_1_5_V_6_reg_23236 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_5_V_6_reg_23236 <= lbuf_1_1_5_V_4_phi_fu_6134_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_5_V_6_reg_23236 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_5_V_6_reg_23236;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_6_V_1_reg_3873 <= lbuf_1_1_6_V_2_fu_37958_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_6_V_1_reg_3873 <= lbuf_1_1_6_V_reg_1646;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_6_V_4_reg_6118 <= lbuf_1_1_6_V_6_reg_23131;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_6_V_4_reg_6118 <= lbuf_1_1_6_V_1_reg_3873;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6))) begin
        lbuf_1_1_6_V_6_reg_23131 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_6_V_6_reg_23131 <= lbuf_1_1_6_V_4_phi_fu_6122_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_6_V_6_reg_23131 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_6_V_6_reg_23131;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_7_V_1_reg_3862 <= lbuf_1_1_7_V_2_fu_38050_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_7_V_1_reg_3862 <= lbuf_1_1_7_V_reg_1634;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_7_V_4_reg_6106 <= lbuf_1_1_7_V_6_reg_23026;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_7_V_4_reg_6106 <= lbuf_1_1_7_V_1_reg_3862;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7))) begin
        lbuf_1_1_7_V_6_reg_23026 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_7_V_6_reg_23026 <= lbuf_1_1_7_V_4_phi_fu_6110_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_7_V_6_reg_23026 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_7_V_6_reg_23026;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_8_V_1_reg_3851 <= lbuf_1_1_8_V_2_fu_38142_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_8_V_1_reg_3851 <= lbuf_1_1_8_V_reg_1622;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_8_V_4_reg_6094 <= lbuf_1_1_8_V_6_reg_22921;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_8_V_4_reg_6094 <= lbuf_1_1_8_V_1_reg_3851;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8))) begin
        lbuf_1_1_8_V_6_reg_22921 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_8_V_6_reg_22921 <= lbuf_1_1_8_V_4_phi_fu_6098_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_8_V_6_reg_22921 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_8_V_6_reg_22921;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_1_1_9_V_1_reg_3840 <= lbuf_1_1_9_V_2_fu_38234_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_1_1_9_V_1_reg_3840 <= lbuf_1_1_9_V_reg_1610;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_9_V_4_reg_6082 <= lbuf_1_1_9_V_6_reg_22816;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_1_1_9_V_4_reg_6082 <= lbuf_1_1_9_V_1_reg_3840;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9))) begin
        lbuf_1_1_9_V_6_reg_22816 <= {{p_Val2_1_fu_40865_p3[39:20]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_1_1_9_V_6_reg_22816 <= lbuf_1_1_9_V_4_phi_fu_6086_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_1_1_9_V_6_reg_22816 <= ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_9_V_6_reg_22816;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_0_V_10_reg_4995 <= lbuf_2_0_0_V_11_fu_37374_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_0_V_10_reg_4995 <= lbuf_0_0_0_V_reg_2870;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_0_V_1_reg_3587 <= lbuf_2_0_0_V_2_fu_37350_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_0_V_1_reg_3587 <= lbuf_2_0_0_V_reg_1334;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_0_V_4_reg_5806 <= lbuf_2_0_0_V_6_reg_37104;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_0_V_4_reg_5806 <= lbuf_2_0_0_V_1_reg_3587;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_0_V_6_reg_37104 <= lbuf_2_0_0_V_4_phi_fu_5810_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_0_V_6_reg_37104 <= lbuf_2_0_0_V_5_phi_fu_30361_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_0_V_6_reg_37104 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_0_V_6_reg_37104;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_10_V_10_reg_4885 <= lbuf_2_0_10_V_11_fu_38294_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_10_V_10_reg_4885 <= lbuf_0_0_10_V_reg_2750;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_10_V_1_reg_3477 <= lbuf_2_0_10_V_2_fu_38270_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_10_V_1_reg_3477 <= lbuf_2_0_10_V_reg_1214;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_10_V_4_reg_5686 <= lbuf_2_0_10_V_6_reg_36044;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_10_V_4_reg_5686 <= lbuf_2_0_10_V_1_reg_3477;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_10_V_6_reg_36044 <= lbuf_2_0_10_V_4_phi_fu_5690_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_10_V_6_reg_36044 <= lbuf_2_0_10_V_5_phi_fu_29361_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_10_V_6_reg_36044 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_10_V_6_reg_36044;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_11_V_10_reg_4874 <= lbuf_2_0_11_V_11_fu_38386_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_11_V_10_reg_4874 <= lbuf_0_0_11_V_reg_2738;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_11_V_1_reg_3466 <= lbuf_2_0_11_V_2_fu_38362_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_11_V_1_reg_3466 <= lbuf_2_0_11_V_reg_1202;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_11_V_4_reg_5674 <= lbuf_2_0_11_V_6_reg_35938;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_11_V_4_reg_5674 <= lbuf_2_0_11_V_1_reg_3466;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_11_V_6_reg_35938 <= lbuf_2_0_11_V_4_phi_fu_5678_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_11_V_6_reg_35938 <= lbuf_2_0_11_V_5_phi_fu_29261_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_11_V_6_reg_35938 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_11_V_6_reg_35938;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_12_V_10_reg_4863 <= lbuf_2_0_12_V_11_fu_38478_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_12_V_10_reg_4863 <= lbuf_0_0_12_V_reg_2726;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_12_V_1_reg_3455 <= lbuf_2_0_12_V_2_fu_38454_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_12_V_1_reg_3455 <= lbuf_2_0_12_V_reg_1190;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_12_V_4_reg_5662 <= lbuf_2_0_12_V_6_reg_35832;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_12_V_4_reg_5662 <= lbuf_2_0_12_V_1_reg_3455;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_12_V_6_reg_35832 <= lbuf_2_0_12_V_4_phi_fu_5666_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_12_V_6_reg_35832 <= lbuf_2_0_12_V_5_phi_fu_29161_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_12_V_6_reg_35832 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_12_V_6_reg_35832;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_13_V_10_reg_4852 <= lbuf_2_0_13_V_11_fu_38570_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_13_V_10_reg_4852 <= lbuf_0_0_13_V_reg_2714;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_13_V_1_reg_3444 <= lbuf_2_0_13_V_2_fu_38546_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_13_V_1_reg_3444 <= lbuf_2_0_13_V_reg_1178;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_13_V_4_reg_5650 <= lbuf_2_0_13_V_6_reg_35726;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_13_V_4_reg_5650 <= lbuf_2_0_13_V_1_reg_3444;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_13_V_6_reg_35726 <= lbuf_2_0_13_V_4_phi_fu_5654_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_13_V_6_reg_35726 <= lbuf_2_0_13_V_5_phi_fu_29061_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_13_V_6_reg_35726 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_13_V_6_reg_35726;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_14_V_10_reg_4841 <= lbuf_2_0_14_V_11_fu_38662_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_14_V_10_reg_4841 <= lbuf_0_0_14_V_reg_2702;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_14_V_1_reg_3433 <= lbuf_2_0_14_V_2_fu_38638_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_14_V_1_reg_3433 <= lbuf_2_0_14_V_reg_1166;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_14_V_4_reg_5638 <= lbuf_2_0_14_V_6_reg_35620;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_14_V_4_reg_5638 <= lbuf_2_0_14_V_1_reg_3433;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_14_V_6_reg_35620 <= lbuf_2_0_14_V_4_phi_fu_5642_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_14_V_6_reg_35620 <= lbuf_2_0_14_V_5_phi_fu_28961_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_14_V_6_reg_35620 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_14_V_6_reg_35620;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_15_V_10_reg_4830 <= lbuf_2_0_15_V_11_fu_38754_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_15_V_10_reg_4830 <= lbuf_0_0_15_V_reg_2690;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_15_V_1_reg_3422 <= lbuf_2_0_15_V_2_fu_38730_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_15_V_1_reg_3422 <= lbuf_2_0_15_V_reg_1154;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_15_V_4_reg_5626 <= lbuf_2_0_15_V_6_reg_35514;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_15_V_4_reg_5626 <= lbuf_2_0_15_V_1_reg_3422;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_15_V_6_reg_35514 <= lbuf_2_0_15_V_4_phi_fu_5630_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_15_V_6_reg_35514 <= lbuf_2_0_15_V_5_phi_fu_28861_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_15_V_6_reg_35514 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_15_V_6_reg_35514;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_16_V_10_reg_4819 <= lbuf_2_0_16_V_11_fu_38846_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_16_V_10_reg_4819 <= lbuf_0_0_16_V_reg_2678;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_16_V_1_reg_3411 <= lbuf_2_0_16_V_2_fu_38822_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_16_V_1_reg_3411 <= lbuf_2_0_16_V_reg_1142;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_16_V_4_reg_5614 <= lbuf_2_0_16_V_6_reg_35408;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_16_V_4_reg_5614 <= lbuf_2_0_16_V_1_reg_3411;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_16_V_6_reg_35408 <= lbuf_2_0_16_V_4_phi_fu_5618_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_16_V_6_reg_35408 <= lbuf_2_0_16_V_5_phi_fu_28761_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_16_V_6_reg_35408 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_16_V_6_reg_35408;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_17_V_10_reg_4808 <= lbuf_2_0_17_V_11_fu_38938_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_17_V_10_reg_4808 <= lbuf_0_0_17_V_reg_2666;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_17_V_1_reg_3400 <= lbuf_2_0_17_V_2_fu_38914_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_17_V_1_reg_3400 <= lbuf_2_0_17_V_reg_1130;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_17_V_4_reg_5602 <= lbuf_2_0_17_V_6_reg_35302;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_17_V_4_reg_5602 <= lbuf_2_0_17_V_1_reg_3400;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_17_V_6_reg_35302 <= lbuf_2_0_17_V_4_phi_fu_5606_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_17_V_6_reg_35302 <= lbuf_2_0_17_V_5_phi_fu_28661_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_17_V_6_reg_35302 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_17_V_6_reg_35302;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_18_V_10_reg_4797 <= lbuf_2_0_18_V_11_fu_39030_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_18_V_10_reg_4797 <= lbuf_0_0_18_V_reg_2654;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_18_V_1_reg_3389 <= lbuf_2_0_18_V_2_fu_39006_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_18_V_1_reg_3389 <= lbuf_2_0_18_V_reg_1118;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_18_V_4_reg_5590 <= lbuf_2_0_18_V_6_reg_35196;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_18_V_4_reg_5590 <= lbuf_2_0_18_V_1_reg_3389;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_18_V_6_reg_35196 <= lbuf_2_0_18_V_4_phi_fu_5594_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_18_V_6_reg_35196 <= lbuf_2_0_18_V_5_phi_fu_28561_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_18_V_6_reg_35196 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_18_V_6_reg_35196;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_19_V_10_reg_4786 <= lbuf_2_0_19_V_11_fu_39122_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_19_V_10_reg_4786 <= lbuf_0_0_19_V_reg_2642;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_19_V_1_reg_3378 <= lbuf_2_0_19_V_2_fu_39098_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_19_V_1_reg_3378 <= lbuf_2_0_19_V_reg_1106;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_19_V_4_reg_5578 <= lbuf_2_0_19_V_6_reg_35090;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_19_V_4_reg_5578 <= lbuf_2_0_19_V_1_reg_3378;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_19_V_6_reg_35090 <= lbuf_2_0_19_V_4_phi_fu_5582_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_19_V_6_reg_35090 <= lbuf_2_0_19_V_5_phi_fu_28461_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_19_V_6_reg_35090 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_19_V_6_reg_35090;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_1_V_10_reg_4984 <= lbuf_2_0_1_V_11_fu_37466_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_1_V_10_reg_4984 <= lbuf_0_0_1_V_reg_2858;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_1_V_1_reg_3576 <= lbuf_2_0_1_V_2_fu_37442_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_1_V_1_reg_3576 <= lbuf_2_0_1_V_reg_1322;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_1_V_4_reg_5794 <= lbuf_2_0_1_V_6_reg_36998;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_1_V_4_reg_5794 <= lbuf_2_0_1_V_1_reg_3576;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_1_V_6_reg_36998 <= lbuf_2_0_1_V_4_phi_fu_5798_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_1_V_6_reg_36998 <= lbuf_2_0_1_V_5_phi_fu_30261_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_1_V_6_reg_36998 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_1_V_6_reg_36998;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_20_V_10_reg_4775 <= lbuf_2_0_20_V_11_fu_39214_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_20_V_10_reg_4775 <= lbuf_0_0_20_V_reg_2630;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_20_V_1_reg_3367 <= lbuf_2_0_20_V_2_fu_39190_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_20_V_1_reg_3367 <= lbuf_2_0_20_V_reg_1094;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_20_V_4_reg_5566 <= lbuf_2_0_20_V_6_reg_34984;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_20_V_4_reg_5566 <= lbuf_2_0_20_V_1_reg_3367;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_20_V_6_reg_34984 <= lbuf_2_0_20_V_4_phi_fu_5570_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_20_V_6_reg_34984 <= lbuf_2_0_20_V_5_phi_fu_28361_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_20_V_6_reg_34984 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_20_V_6_reg_34984;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_21_V_10_reg_4764 <= lbuf_2_0_21_V_11_fu_39306_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_21_V_10_reg_4764 <= lbuf_0_0_21_V_reg_2618;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_21_V_1_reg_3356 <= lbuf_2_0_21_V_2_fu_39282_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_21_V_1_reg_3356 <= lbuf_2_0_21_V_reg_1082;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_21_V_4_reg_5554 <= lbuf_2_0_21_V_6_reg_34878;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_21_V_4_reg_5554 <= lbuf_2_0_21_V_1_reg_3356;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_21_V_6_reg_34878 <= lbuf_2_0_21_V_4_phi_fu_5558_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_21_V_6_reg_34878 <= lbuf_2_0_21_V_5_phi_fu_28261_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_21_V_6_reg_34878 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_21_V_6_reg_34878;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_22_V_10_reg_4753 <= lbuf_2_0_22_V_11_fu_39398_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_22_V_10_reg_4753 <= lbuf_0_0_22_V_reg_2606;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_22_V_1_reg_3345 <= lbuf_2_0_22_V_2_fu_39374_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_22_V_1_reg_3345 <= lbuf_2_0_22_V_reg_1070;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_22_V_4_reg_5542 <= lbuf_2_0_22_V_6_reg_34772;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_22_V_4_reg_5542 <= lbuf_2_0_22_V_1_reg_3345;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_22_V_6_reg_34772 <= lbuf_2_0_22_V_4_phi_fu_5546_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_22_V_6_reg_34772 <= lbuf_2_0_22_V_5_phi_fu_28161_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_22_V_6_reg_34772 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_22_V_6_reg_34772;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_23_V_10_reg_4742 <= lbuf_2_0_23_V_11_fu_39490_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_23_V_10_reg_4742 <= lbuf_0_0_23_V_reg_2594;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_23_V_1_reg_3334 <= lbuf_2_0_23_V_2_fu_39466_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_23_V_1_reg_3334 <= lbuf_2_0_23_V_reg_1058;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_23_V_4_reg_5530 <= lbuf_2_0_23_V_6_reg_34666;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_23_V_4_reg_5530 <= lbuf_2_0_23_V_1_reg_3334;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_23_V_6_reg_34666 <= lbuf_2_0_23_V_4_phi_fu_5534_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_23_V_6_reg_34666 <= lbuf_2_0_23_V_5_phi_fu_28061_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_23_V_6_reg_34666 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_23_V_6_reg_34666;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_24_V_10_reg_4731 <= lbuf_2_0_24_V_11_fu_39582_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_24_V_10_reg_4731 <= lbuf_0_0_24_V_reg_2582;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_24_V_1_reg_3323 <= lbuf_2_0_24_V_2_fu_39558_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_24_V_1_reg_3323 <= lbuf_2_0_24_V_reg_1046;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_24_V_4_reg_5518 <= lbuf_2_0_24_V_6_reg_34560;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_24_V_4_reg_5518 <= lbuf_2_0_24_V_1_reg_3323;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_24_V_6_reg_34560 <= lbuf_2_0_24_V_4_phi_fu_5522_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_24_V_6_reg_34560 <= lbuf_2_0_24_V_5_phi_fu_27961_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_24_V_6_reg_34560 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_24_V_6_reg_34560;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_25_V_10_reg_4720 <= lbuf_2_0_25_V_11_fu_39674_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_25_V_10_reg_4720 <= lbuf_0_0_25_V_reg_2570;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_25_V_1_reg_3312 <= lbuf_2_0_25_V_2_fu_39650_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_25_V_1_reg_3312 <= lbuf_2_0_25_V_reg_1034;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_25_V_4_reg_5506 <= lbuf_2_0_25_V_6_reg_34454;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_25_V_4_reg_5506 <= lbuf_2_0_25_V_1_reg_3312;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_25_V_6_reg_34454 <= lbuf_2_0_25_V_4_phi_fu_5510_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_25_V_6_reg_34454 <= lbuf_2_0_25_V_5_phi_fu_27861_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_25_V_6_reg_34454 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_25_V_6_reg_34454;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_26_V_10_reg_4709 <= lbuf_2_0_26_V_11_fu_39766_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_26_V_10_reg_4709 <= lbuf_0_0_26_V_reg_2558;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_26_V_1_reg_3301 <= lbuf_2_0_26_V_2_fu_39742_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_26_V_1_reg_3301 <= lbuf_2_0_26_V_reg_1022;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_26_V_4_reg_5494 <= lbuf_2_0_26_V_6_reg_34348;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_26_V_4_reg_5494 <= lbuf_2_0_26_V_1_reg_3301;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_26_V_6_reg_34348 <= lbuf_2_0_26_V_4_phi_fu_5498_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_26_V_6_reg_34348 <= lbuf_2_0_26_V_5_phi_fu_27761_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_26_V_6_reg_34348 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_26_V_6_reg_34348;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_27_V_10_reg_4698 <= lbuf_2_0_27_V_11_fu_39858_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_27_V_10_reg_4698 <= lbuf_0_0_27_V_reg_2546;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_27_V_1_reg_3290 <= lbuf_2_0_27_V_2_fu_39834_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_27_V_1_reg_3290 <= lbuf_2_0_27_V_reg_1010;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_27_V_4_reg_5482 <= lbuf_2_0_27_V_6_reg_34242;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_27_V_4_reg_5482 <= lbuf_2_0_27_V_1_reg_3290;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_27_V_6_reg_34242 <= lbuf_2_0_27_V_4_phi_fu_5486_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_27_V_6_reg_34242 <= lbuf_2_0_27_V_5_phi_fu_27661_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_27_V_6_reg_34242 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_27_V_6_reg_34242;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_28_V_10_reg_4687 <= lbuf_2_0_28_V_11_fu_39950_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_28_V_10_reg_4687 <= lbuf_0_0_28_V_reg_2534;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_28_V_1_reg_3279 <= lbuf_2_0_28_V_2_fu_39926_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_28_V_1_reg_3279 <= lbuf_2_0_28_V_reg_998;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_28_V_4_reg_5470 <= lbuf_2_0_28_V_6_reg_34136;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_28_V_4_reg_5470 <= lbuf_2_0_28_V_1_reg_3279;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_28_V_6_reg_34136 <= lbuf_2_0_28_V_4_phi_fu_5474_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_28_V_6_reg_34136 <= lbuf_2_0_28_V_5_phi_fu_27561_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_28_V_6_reg_34136 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_28_V_6_reg_34136;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_29_V_10_reg_4676 <= lbuf_2_0_29_V_11_fu_40042_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_29_V_10_reg_4676 <= lbuf_0_0_29_V_reg_2522;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_29_V_1_reg_3268 <= lbuf_2_0_29_V_2_fu_40018_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_29_V_1_reg_3268 <= lbuf_2_0_29_V_reg_986;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_29_V_4_reg_5458 <= lbuf_2_0_29_V_6_reg_34030;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_29_V_4_reg_5458 <= lbuf_2_0_29_V_1_reg_3268;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_29_V_6_reg_34030 <= lbuf_2_0_29_V_4_phi_fu_5462_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_29_V_6_reg_34030 <= lbuf_2_0_29_V_5_phi_fu_27461_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_29_V_6_reg_34030 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_29_V_6_reg_34030;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_2_V_10_reg_4973 <= lbuf_2_0_2_V_11_fu_37558_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_2_V_10_reg_4973 <= lbuf_0_0_2_V_reg_2846;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_2_V_1_reg_3565 <= lbuf_2_0_2_V_2_fu_37534_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_2_V_1_reg_3565 <= lbuf_2_0_2_V_reg_1310;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_2_V_4_reg_5782 <= lbuf_2_0_2_V_6_reg_36892;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_2_V_4_reg_5782 <= lbuf_2_0_2_V_1_reg_3565;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_2_V_6_reg_36892 <= lbuf_2_0_2_V_4_phi_fu_5786_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_2_V_6_reg_36892 <= lbuf_2_0_2_V_5_phi_fu_30161_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_2_V_6_reg_36892 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_2_V_6_reg_36892;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_30_V_10_reg_4665 <= lbuf_2_0_30_V_11_fu_40134_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_30_V_10_reg_4665 <= lbuf_0_0_30_V_reg_2510;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_30_V_1_reg_3257 <= lbuf_2_0_30_V_2_fu_40110_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_30_V_1_reg_3257 <= lbuf_2_0_30_V_reg_974;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_30_V_4_reg_5446 <= lbuf_2_0_30_V_6_reg_33924;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_30_V_4_reg_5446 <= lbuf_2_0_30_V_1_reg_3257;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_30_V_6_reg_33924 <= lbuf_2_0_30_V_4_phi_fu_5450_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_30_V_6_reg_33924 <= lbuf_2_0_30_V_5_phi_fu_27361_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_30_V_6_reg_33924 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_30_V_6_reg_33924;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_31_V_10_reg_4654 <= lbuf_2_0_31_V_11_fu_40226_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_31_V_10_reg_4654 <= lbuf_0_0_31_V_reg_2498;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_31_V_1_reg_3246 <= lbuf_2_0_31_V_2_fu_40202_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_31_V_1_reg_3246 <= lbuf_2_0_31_V_reg_962;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_31_V_4_reg_5434 <= lbuf_2_0_31_V_6_reg_33818;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_31_V_4_reg_5434 <= lbuf_2_0_31_V_1_reg_3246;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_31_V_6_reg_33818 <= lbuf_2_0_31_V_4_phi_fu_5438_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_31_V_6_reg_33818 <= lbuf_2_0_31_V_5_phi_fu_27261_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_31_V_6_reg_33818 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_31_V_6_reg_33818;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_3_V_10_reg_4962 <= lbuf_2_0_3_V_11_fu_37650_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_3_V_10_reg_4962 <= lbuf_0_0_3_V_reg_2834;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_3_V_1_reg_3554 <= lbuf_2_0_3_V_2_fu_37626_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_3_V_1_reg_3554 <= lbuf_2_0_3_V_reg_1298;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_3_V_4_reg_5770 <= lbuf_2_0_3_V_6_reg_36786;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_3_V_4_reg_5770 <= lbuf_2_0_3_V_1_reg_3554;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_3_V_6_reg_36786 <= lbuf_2_0_3_V_4_phi_fu_5774_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_3_V_6_reg_36786 <= lbuf_2_0_3_V_5_phi_fu_30061_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_3_V_6_reg_36786 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_3_V_6_reg_36786;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_4_V_10_reg_4951 <= lbuf_2_0_4_V_11_fu_37742_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_4_V_10_reg_4951 <= lbuf_0_0_4_V_reg_2822;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_4_V_1_reg_3543 <= lbuf_2_0_4_V_2_fu_37718_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_4_V_1_reg_3543 <= lbuf_2_0_4_V_reg_1286;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_4_V_4_reg_5758 <= lbuf_2_0_4_V_6_reg_36680;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_4_V_4_reg_5758 <= lbuf_2_0_4_V_1_reg_3543;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_4_V_6_reg_36680 <= lbuf_2_0_4_V_4_phi_fu_5762_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_4_V_6_reg_36680 <= lbuf_2_0_4_V_5_phi_fu_29961_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_4_V_6_reg_36680 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_4_V_6_reg_36680;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_5_V_10_reg_4940 <= lbuf_2_0_5_V_11_fu_37834_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_5_V_10_reg_4940 <= lbuf_0_0_5_V_reg_2810;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_5_V_1_reg_3532 <= lbuf_2_0_5_V_2_fu_37810_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_5_V_1_reg_3532 <= lbuf_2_0_5_V_reg_1274;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_5_V_4_reg_5746 <= lbuf_2_0_5_V_6_reg_36574;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_5_V_4_reg_5746 <= lbuf_2_0_5_V_1_reg_3532;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_5_V_6_reg_36574 <= lbuf_2_0_5_V_4_phi_fu_5750_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_5_V_6_reg_36574 <= lbuf_2_0_5_V_5_phi_fu_29861_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_5_V_6_reg_36574 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_5_V_6_reg_36574;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_6_V_10_reg_4929 <= lbuf_2_0_6_V_11_fu_37926_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_6_V_10_reg_4929 <= lbuf_0_0_6_V_reg_2798;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_6_V_1_reg_3521 <= lbuf_2_0_6_V_2_fu_37902_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_6_V_1_reg_3521 <= lbuf_2_0_6_V_reg_1262;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_6_V_4_reg_5734 <= lbuf_2_0_6_V_6_reg_36468;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_6_V_4_reg_5734 <= lbuf_2_0_6_V_1_reg_3521;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_6_V_6_reg_36468 <= lbuf_2_0_6_V_4_phi_fu_5738_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_6_V_6_reg_36468 <= lbuf_2_0_6_V_5_phi_fu_29761_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_6_V_6_reg_36468 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_6_V_6_reg_36468;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_7_V_10_reg_4918 <= lbuf_2_0_7_V_11_fu_38018_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_7_V_10_reg_4918 <= lbuf_0_0_7_V_reg_2786;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_7_V_1_reg_3510 <= lbuf_2_0_7_V_2_fu_37994_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_7_V_1_reg_3510 <= lbuf_2_0_7_V_reg_1250;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_7_V_4_reg_5722 <= lbuf_2_0_7_V_6_reg_36362;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_7_V_4_reg_5722 <= lbuf_2_0_7_V_1_reg_3510;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_7_V_6_reg_36362 <= lbuf_2_0_7_V_4_phi_fu_5726_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_7_V_6_reg_36362 <= lbuf_2_0_7_V_5_phi_fu_29661_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_7_V_6_reg_36362 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_7_V_6_reg_36362;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_8_V_10_reg_4907 <= lbuf_2_0_8_V_11_fu_38110_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_8_V_10_reg_4907 <= lbuf_0_0_8_V_reg_2774;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_8_V_1_reg_3499 <= lbuf_2_0_8_V_2_fu_38086_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_8_V_1_reg_3499 <= lbuf_2_0_8_V_reg_1238;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_8_V_4_reg_5710 <= lbuf_2_0_8_V_6_reg_36256;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_8_V_4_reg_5710 <= lbuf_2_0_8_V_1_reg_3499;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_8_V_6_reg_36256 <= lbuf_2_0_8_V_4_phi_fu_5714_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_8_V_6_reg_36256 <= lbuf_2_0_8_V_5_phi_fu_29561_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_8_V_6_reg_36256 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_8_V_6_reg_36256;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_9_V_10_reg_4896 <= lbuf_2_0_9_V_11_fu_38202_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_9_V_10_reg_4896 <= lbuf_0_0_9_V_reg_2762;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_0_9_V_1_reg_3488 <= lbuf_2_0_9_V_2_fu_38178_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_0_9_V_1_reg_3488 <= lbuf_2_0_9_V_reg_1226;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_9_V_4_reg_5698 <= lbuf_2_0_9_V_6_reg_36150;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_0_9_V_4_reg_5698 <= lbuf_2_0_9_V_1_reg_3488;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2))) begin
        lbuf_2_0_9_V_6_reg_36150 <= lbuf_2_0_9_V_4_phi_fu_5702_p4;
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_9_V_6_reg_36150 <= lbuf_2_0_9_V_5_phi_fu_29461_p64;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_0_9_V_6_reg_36150 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_9_V_6_reg_36150;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_0_V_1_reg_3235 <= lbuf_2_1_0_V_2_fu_37390_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_0_V_1_reg_3235 <= lbuf_2_1_0_V_reg_950;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_0_V_4_reg_5422 <= lbuf_2_1_0_V_6_reg_33713;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_0_V_4_reg_5422 <= lbuf_2_1_0_V_1_reg_3235;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0))) begin
        lbuf_2_1_0_V_6_reg_33713 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_0_V_6_reg_33713 <= lbuf_2_1_0_V_4_phi_fu_5426_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_0_V_6_reg_33713 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_0_V_6_reg_33713;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_10_V_1_reg_3125 <= lbuf_2_1_10_V_2_fu_38310_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_10_V_1_reg_3125 <= lbuf_2_1_10_V_reg_830;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_10_V_4_reg_5302 <= lbuf_2_1_10_V_6_reg_32663;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_10_V_4_reg_5302 <= lbuf_2_1_10_V_1_reg_3125;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10))) begin
        lbuf_2_1_10_V_6_reg_32663 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_10_V_6_reg_32663 <= lbuf_2_1_10_V_4_phi_fu_5306_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_10_V_6_reg_32663 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_10_V_6_reg_32663;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_11_V_1_reg_3114 <= lbuf_2_1_11_V_2_fu_38402_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_11_V_1_reg_3114 <= lbuf_2_1_11_V_reg_818;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_11_V_4_reg_5290 <= lbuf_2_1_11_V_6_reg_32558;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_11_V_4_reg_5290 <= lbuf_2_1_11_V_1_reg_3114;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11))) begin
        lbuf_2_1_11_V_6_reg_32558 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_11_V_6_reg_32558 <= lbuf_2_1_11_V_4_phi_fu_5294_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_11_V_6_reg_32558 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_11_V_6_reg_32558;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_12_V_1_reg_3103 <= lbuf_2_1_12_V_2_fu_38494_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_12_V_1_reg_3103 <= lbuf_2_1_12_V_reg_806;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_12_V_4_reg_5278 <= lbuf_2_1_12_V_6_reg_32453;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_12_V_4_reg_5278 <= lbuf_2_1_12_V_1_reg_3103;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12))) begin
        lbuf_2_1_12_V_6_reg_32453 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_12_V_6_reg_32453 <= lbuf_2_1_12_V_4_phi_fu_5282_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_12_V_6_reg_32453 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_12_V_6_reg_32453;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_13_V_1_reg_3092 <= lbuf_2_1_13_V_2_fu_38586_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_13_V_1_reg_3092 <= lbuf_2_1_13_V_reg_794;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_13_V_4_reg_5266 <= lbuf_2_1_13_V_6_reg_32348;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_13_V_4_reg_5266 <= lbuf_2_1_13_V_1_reg_3092;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13))) begin
        lbuf_2_1_13_V_6_reg_32348 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_13_V_6_reg_32348 <= lbuf_2_1_13_V_4_phi_fu_5270_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_13_V_6_reg_32348 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_13_V_6_reg_32348;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_14_V_1_reg_3081 <= lbuf_2_1_14_V_2_fu_38678_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_14_V_1_reg_3081 <= lbuf_2_1_14_V_reg_782;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_14_V_4_reg_5254 <= lbuf_2_1_14_V_6_reg_32243;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_14_V_4_reg_5254 <= lbuf_2_1_14_V_1_reg_3081;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14))) begin
        lbuf_2_1_14_V_6_reg_32243 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_14_V_6_reg_32243 <= lbuf_2_1_14_V_4_phi_fu_5258_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_14_V_6_reg_32243 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_14_V_6_reg_32243;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_15_V_1_reg_3070 <= lbuf_2_1_15_V_2_fu_38770_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_15_V_1_reg_3070 <= lbuf_2_1_15_V_reg_770;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_15_V_4_reg_5242 <= lbuf_2_1_15_V_6_reg_32138;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_15_V_4_reg_5242 <= lbuf_2_1_15_V_1_reg_3070;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15))) begin
        lbuf_2_1_15_V_6_reg_32138 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_15_V_6_reg_32138 <= lbuf_2_1_15_V_4_phi_fu_5246_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_15_V_6_reg_32138 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_15_V_6_reg_32138;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_16_V_1_reg_3059 <= lbuf_2_1_16_V_2_fu_38862_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_16_V_1_reg_3059 <= lbuf_2_1_16_V_reg_758;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_16_V_4_reg_5230 <= lbuf_2_1_16_V_6_reg_32033;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_16_V_4_reg_5230 <= lbuf_2_1_16_V_1_reg_3059;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16))) begin
        lbuf_2_1_16_V_6_reg_32033 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_16_V_6_reg_32033 <= lbuf_2_1_16_V_4_phi_fu_5234_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_16_V_6_reg_32033 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_16_V_6_reg_32033;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_17_V_1_reg_3048 <= lbuf_2_1_17_V_2_fu_38954_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_17_V_1_reg_3048 <= lbuf_2_1_17_V_reg_746;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_17_V_4_reg_5218 <= lbuf_2_1_17_V_6_reg_31928;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_17_V_4_reg_5218 <= lbuf_2_1_17_V_1_reg_3048;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17))) begin
        lbuf_2_1_17_V_6_reg_31928 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_17_V_6_reg_31928 <= lbuf_2_1_17_V_4_phi_fu_5222_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_17_V_6_reg_31928 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_17_V_6_reg_31928;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_18_V_1_reg_3037 <= lbuf_2_1_18_V_2_fu_39046_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_18_V_1_reg_3037 <= lbuf_2_1_18_V_reg_734;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_18_V_4_reg_5206 <= lbuf_2_1_18_V_6_reg_31823;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_18_V_4_reg_5206 <= lbuf_2_1_18_V_1_reg_3037;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18))) begin
        lbuf_2_1_18_V_6_reg_31823 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_18_V_6_reg_31823 <= lbuf_2_1_18_V_4_phi_fu_5210_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_18_V_6_reg_31823 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_18_V_6_reg_31823;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_19_V_1_reg_3026 <= lbuf_2_1_19_V_2_fu_39138_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_19_V_1_reg_3026 <= lbuf_2_1_19_V_reg_722;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_19_V_4_reg_5194 <= lbuf_2_1_19_V_6_reg_31718;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_19_V_4_reg_5194 <= lbuf_2_1_19_V_1_reg_3026;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19))) begin
        lbuf_2_1_19_V_6_reg_31718 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_19_V_6_reg_31718 <= lbuf_2_1_19_V_4_phi_fu_5198_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_19_V_6_reg_31718 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_19_V_6_reg_31718;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_1_V_1_reg_3224 <= lbuf_2_1_1_V_2_fu_37482_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_1_V_1_reg_3224 <= lbuf_2_1_1_V_reg_938;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_1_V_4_reg_5410 <= lbuf_2_1_1_V_6_reg_33608;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_1_V_4_reg_5410 <= lbuf_2_1_1_V_1_reg_3224;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1))) begin
        lbuf_2_1_1_V_6_reg_33608 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_1_V_6_reg_33608 <= lbuf_2_1_1_V_4_phi_fu_5414_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_1_V_6_reg_33608 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_1_V_6_reg_33608;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_20_V_1_reg_3015 <= lbuf_2_1_20_V_2_fu_39230_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_20_V_1_reg_3015 <= lbuf_2_1_20_V_reg_710;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_20_V_4_reg_5182 <= lbuf_2_1_20_V_6_reg_31613;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_20_V_4_reg_5182 <= lbuf_2_1_20_V_1_reg_3015;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20))) begin
        lbuf_2_1_20_V_6_reg_31613 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_20_V_6_reg_31613 <= lbuf_2_1_20_V_4_phi_fu_5186_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_20_V_6_reg_31613 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_20_V_6_reg_31613;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_21_V_1_reg_3004 <= lbuf_2_1_21_V_2_fu_39322_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_21_V_1_reg_3004 <= lbuf_2_1_21_V_reg_698;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_21_V_4_reg_5170 <= lbuf_2_1_21_V_6_reg_31508;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_21_V_4_reg_5170 <= lbuf_2_1_21_V_1_reg_3004;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21))) begin
        lbuf_2_1_21_V_6_reg_31508 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_21_V_6_reg_31508 <= lbuf_2_1_21_V_4_phi_fu_5174_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_21_V_6_reg_31508 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_21_V_6_reg_31508;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_22_V_1_reg_2993 <= lbuf_2_1_22_V_2_fu_39414_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_22_V_1_reg_2993 <= lbuf_2_1_22_V_reg_686;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_22_V_4_reg_5158 <= lbuf_2_1_22_V_6_reg_31403;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_22_V_4_reg_5158 <= lbuf_2_1_22_V_1_reg_2993;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22))) begin
        lbuf_2_1_22_V_6_reg_31403 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_22_V_6_reg_31403 <= lbuf_2_1_22_V_4_phi_fu_5162_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_22_V_6_reg_31403 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_22_V_6_reg_31403;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_23_V_1_reg_2982 <= lbuf_2_1_23_V_2_fu_39506_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_23_V_1_reg_2982 <= lbuf_2_1_23_V_reg_674;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_23_V_4_reg_5146 <= lbuf_2_1_23_V_6_reg_31298;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_23_V_4_reg_5146 <= lbuf_2_1_23_V_1_reg_2982;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23))) begin
        lbuf_2_1_23_V_6_reg_31298 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_23_V_6_reg_31298 <= lbuf_2_1_23_V_4_phi_fu_5150_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_23_V_6_reg_31298 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_23_V_6_reg_31298;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_24_V_1_reg_2971 <= lbuf_2_1_24_V_2_fu_39598_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_24_V_1_reg_2971 <= lbuf_2_1_24_V_reg_662;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_24_V_4_reg_5134 <= lbuf_2_1_24_V_6_reg_31193;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_24_V_4_reg_5134 <= lbuf_2_1_24_V_1_reg_2971;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24))) begin
        lbuf_2_1_24_V_6_reg_31193 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_24_V_6_reg_31193 <= lbuf_2_1_24_V_4_phi_fu_5138_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_24_V_6_reg_31193 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_24_V_6_reg_31193;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_25_V_1_reg_2960 <= lbuf_2_1_25_V_2_fu_39690_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_25_V_1_reg_2960 <= lbuf_2_1_25_V_reg_650;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_25_V_4_reg_5122 <= lbuf_2_1_25_V_6_reg_31088;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_25_V_4_reg_5122 <= lbuf_2_1_25_V_1_reg_2960;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25))) begin
        lbuf_2_1_25_V_6_reg_31088 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_25_V_6_reg_31088 <= lbuf_2_1_25_V_4_phi_fu_5126_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_25_V_6_reg_31088 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_25_V_6_reg_31088;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_26_V_1_reg_2949 <= lbuf_2_1_26_V_2_fu_39782_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_26_V_1_reg_2949 <= lbuf_2_1_26_V_reg_638;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_26_V_4_reg_5110 <= lbuf_2_1_26_V_6_reg_30983;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_26_V_4_reg_5110 <= lbuf_2_1_26_V_1_reg_2949;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26))) begin
        lbuf_2_1_26_V_6_reg_30983 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_26_V_6_reg_30983 <= lbuf_2_1_26_V_4_phi_fu_5114_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_26_V_6_reg_30983 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_26_V_6_reg_30983;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_27_V_1_reg_2938 <= lbuf_2_1_27_V_2_fu_39874_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_27_V_1_reg_2938 <= lbuf_2_1_27_V_reg_626;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_27_V_4_reg_5098 <= lbuf_2_1_27_V_6_reg_30878;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_27_V_4_reg_5098 <= lbuf_2_1_27_V_1_reg_2938;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27))) begin
        lbuf_2_1_27_V_6_reg_30878 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_27_V_6_reg_30878 <= lbuf_2_1_27_V_4_phi_fu_5102_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_27_V_6_reg_30878 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_27_V_6_reg_30878;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_28_V_1_reg_2927 <= lbuf_2_1_28_V_2_fu_39966_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_28_V_1_reg_2927 <= lbuf_2_1_28_V_reg_614;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_28_V_4_reg_5086 <= lbuf_2_1_28_V_6_reg_30773;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_28_V_4_reg_5086 <= lbuf_2_1_28_V_1_reg_2927;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28))) begin
        lbuf_2_1_28_V_6_reg_30773 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_28_V_6_reg_30773 <= lbuf_2_1_28_V_4_phi_fu_5090_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_28_V_6_reg_30773 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_28_V_6_reg_30773;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_29_V_1_reg_2916 <= lbuf_2_1_29_V_2_fu_40058_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_29_V_1_reg_2916 <= lbuf_2_1_29_V_reg_602;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_29_V_4_reg_5074 <= lbuf_2_1_29_V_6_reg_30668;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_29_V_4_reg_5074 <= lbuf_2_1_29_V_1_reg_2916;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29))) begin
        lbuf_2_1_29_V_6_reg_30668 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_29_V_6_reg_30668 <= lbuf_2_1_29_V_4_phi_fu_5078_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_29_V_6_reg_30668 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_29_V_6_reg_30668;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_2_V_1_reg_3213 <= lbuf_2_1_2_V_2_fu_37574_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_2_V_1_reg_3213 <= lbuf_2_1_2_V_reg_926;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_2_V_4_reg_5398 <= lbuf_2_1_2_V_6_reg_33503;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_2_V_4_reg_5398 <= lbuf_2_1_2_V_1_reg_3213;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2))) begin
        lbuf_2_1_2_V_6_reg_33503 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_2_V_6_reg_33503 <= lbuf_2_1_2_V_4_phi_fu_5402_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_2_V_6_reg_33503 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_2_V_6_reg_33503;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_30_V_1_reg_2905 <= lbuf_2_1_30_V_2_fu_40150_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_30_V_1_reg_2905 <= lbuf_2_1_30_V_reg_590;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_30_V_4_reg_5062 <= lbuf_2_1_30_V_6_reg_30563;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_30_V_4_reg_5062 <= lbuf_2_1_30_V_1_reg_2905;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30))) begin
        lbuf_2_1_30_V_6_reg_30563 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_30_V_6_reg_30563 <= lbuf_2_1_30_V_4_phi_fu_5066_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_30_V_6_reg_30563 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_30_V_6_reg_30563;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_31_V_1_reg_2894 <= lbuf_2_1_31_V_2_fu_40242_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_31_V_1_reg_2894 <= lbuf_2_1_31_V_reg_578;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_31_V_4_reg_5050 <= lbuf_2_1_31_V_6_reg_30458;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_31_V_4_reg_5050 <= lbuf_2_1_31_V_1_reg_2894;
    end
end

always @ (posedge ap_clk) begin
    if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_31_V_6_reg_30458 <= lbuf_2_1_31_V_4_phi_fu_5054_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31))) begin
        lbuf_2_1_31_V_6_reg_30458 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_31_V_6_reg_30458 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_31_V_6_reg_30458;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_3_V_1_reg_3202 <= lbuf_2_1_3_V_2_fu_37666_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_3_V_1_reg_3202 <= lbuf_2_1_3_V_reg_914;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_3_V_4_reg_5386 <= lbuf_2_1_3_V_6_reg_33398;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_3_V_4_reg_5386 <= lbuf_2_1_3_V_1_reg_3202;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3))) begin
        lbuf_2_1_3_V_6_reg_33398 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_3_V_6_reg_33398 <= lbuf_2_1_3_V_4_phi_fu_5390_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_3_V_6_reg_33398 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_3_V_6_reg_33398;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_4_V_1_reg_3191 <= lbuf_2_1_4_V_2_fu_37758_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_4_V_1_reg_3191 <= lbuf_2_1_4_V_reg_902;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_4_V_4_reg_5374 <= lbuf_2_1_4_V_6_reg_33293;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_4_V_4_reg_5374 <= lbuf_2_1_4_V_1_reg_3191;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4))) begin
        lbuf_2_1_4_V_6_reg_33293 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_4_V_6_reg_33293 <= lbuf_2_1_4_V_4_phi_fu_5378_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_4_V_6_reg_33293 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_4_V_6_reg_33293;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_5_V_1_reg_3180 <= lbuf_2_1_5_V_2_fu_37850_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_5_V_1_reg_3180 <= lbuf_2_1_5_V_reg_890;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_5_V_4_reg_5362 <= lbuf_2_1_5_V_6_reg_33188;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_5_V_4_reg_5362 <= lbuf_2_1_5_V_1_reg_3180;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5))) begin
        lbuf_2_1_5_V_6_reg_33188 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_5_V_6_reg_33188 <= lbuf_2_1_5_V_4_phi_fu_5366_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_5_V_6_reg_33188 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_5_V_6_reg_33188;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_6_V_1_reg_3169 <= lbuf_2_1_6_V_2_fu_37942_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_6_V_1_reg_3169 <= lbuf_2_1_6_V_reg_878;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_6_V_4_reg_5350 <= lbuf_2_1_6_V_6_reg_33083;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_6_V_4_reg_5350 <= lbuf_2_1_6_V_1_reg_3169;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6))) begin
        lbuf_2_1_6_V_6_reg_33083 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_6_V_6_reg_33083 <= lbuf_2_1_6_V_4_phi_fu_5354_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_6_V_6_reg_33083 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_6_V_6_reg_33083;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_7_V_1_reg_3158 <= lbuf_2_1_7_V_2_fu_38034_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_7_V_1_reg_3158 <= lbuf_2_1_7_V_reg_866;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_7_V_4_reg_5338 <= lbuf_2_1_7_V_6_reg_32978;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_7_V_4_reg_5338 <= lbuf_2_1_7_V_1_reg_3158;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7))) begin
        lbuf_2_1_7_V_6_reg_32978 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_7_V_6_reg_32978 <= lbuf_2_1_7_V_4_phi_fu_5342_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_7_V_6_reg_32978 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_7_V_6_reg_32978;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_8_V_1_reg_3147 <= lbuf_2_1_8_V_2_fu_38126_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_8_V_1_reg_3147 <= lbuf_2_1_8_V_reg_854;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_8_V_4_reg_5326 <= lbuf_2_1_8_V_6_reg_32873;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_8_V_4_reg_5326 <= lbuf_2_1_8_V_1_reg_3147;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8))) begin
        lbuf_2_1_8_V_6_reg_32873 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_8_V_6_reg_32873 <= lbuf_2_1_8_V_4_phi_fu_5330_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_8_V_6_reg_32873 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_8_V_6_reg_32873;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        lbuf_2_1_9_V_1_reg_3136 <= lbuf_2_1_9_V_2_fu_38218_p3;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        lbuf_2_1_9_V_1_reg_3136 <= lbuf_2_1_9_V_reg_842;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_9_V_4_reg_5314 <= lbuf_2_1_9_V_6_reg_32768;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        lbuf_2_1_9_V_4_reg_5314 <= lbuf_2_1_9_V_1_reg_3136;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9))) begin
        lbuf_2_1_9_V_6_reg_32768 <= {{p_Val2_1_fu_40865_p3[59:40]}};
    end else if ((((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd1 == tmp_41_fu_40871_p2)))) begin
        lbuf_2_1_9_V_6_reg_32768 <= lbuf_2_1_9_V_4_phi_fu_5318_p4;
    end else if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        lbuf_2_1_9_V_6_reg_32768 <= ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_9_V_6_reg_32768;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        p_1_reg_5028 <= tmp_35_mid2_v_v_reg_44310;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_1_reg_5028 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        p_3_reg_37210 <= 5'd0;
    end else if (((1'b1 == ap_CS_fsm_state12) & (1'd0 == tmp_43_fu_42944_p2))) begin
        p_3_reg_37210 <= i_V_fu_42950_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond_flatten_fu_40519_p2))) begin
        p_4_reg_5039 <= c_V_fu_40743_p2;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        p_4_reg_5039 <= 6'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
        p_9_reg_5006 <= m_V_fu_37312_p2;
    end else if (((1'b1 == ap_CS_fsm_state2) & (1'd1 == tmp_s_fu_37295_p2))) begin
        p_9_reg_5006 <= 2'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_s_reg_2882 <= n_V_reg_43265;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        p_s_reg_2882 <= 10'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        ap_reg_pp0_iter1_exitcond_flatten_reg_44294 <= exitcond_flatten_reg_44294;
        ap_reg_pp0_iter1_or_cond_51_reg_44356 <= or_cond_51_reg_44356;
        ap_reg_pp0_iter1_p_4_mid2_reg_44303 <= p_4_mid2_reg_44303;
        ap_reg_pp0_iter1_tmp_10_reg_44320 <= tmp_10_reg_44320;
        ap_reg_pp0_iter1_tmp_39_mid2_reg_44315 <= tmp_39_mid2_reg_44315;
        ap_reg_pp0_iter1_tmp_67_reg_44330 <= tmp_67_reg_44330;
        ap_reg_pp0_iter1_tmp_68_reg_44336 <= tmp_68_reg_44336;
        ap_reg_pp0_iter1_tmp_70_reg_44343 <= tmp_70_reg_44343;
        exitcond_flatten_reg_44294 <= exitcond_flatten_fu_40519_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_block_pp0_stage0_11001 == 1'b0)) begin
        ap_reg_pp0_iter2_exitcond_flatten_reg_44294 <= ap_reg_pp0_iter1_exitcond_flatten_reg_44294;
        ap_reg_pp0_iter2_or_cond_51_reg_44356 <= ap_reg_pp0_iter1_or_cond_51_reg_44356;
        ap_reg_pp0_iter2_p_4_mid2_reg_44303 <= ap_reg_pp0_iter1_p_4_mid2_reg_44303;
        ap_reg_pp0_iter2_tmp_10_reg_44320 <= ap_reg_pp0_iter1_tmp_10_reg_44320;
        ap_reg_pp0_iter2_tmp_39_mid2_reg_44315 <= ap_reg_pp0_iter1_tmp_39_mid2_reg_44315;
        ap_reg_pp0_iter2_tmp_68_reg_44336 <= ap_reg_pp0_iter1_tmp_68_reg_44336;
        ap_reg_pp0_iter2_tmp_70_reg_44343 <= ap_reg_pp0_iter1_tmp_70_reg_44343;
        ap_reg_pp0_iter3_exitcond_flatten_reg_44294 <= ap_reg_pp0_iter2_exitcond_flatten_reg_44294;
        ap_reg_pp0_iter3_or_cond_51_reg_44356 <= ap_reg_pp0_iter2_or_cond_51_reg_44356;
        ap_reg_pp0_iter3_tmp_39_mid2_reg_44315 <= ap_reg_pp0_iter2_tmp_39_mid2_reg_44315;
        ap_reg_pp0_iter4_bvh_d_index_reg_44558 <= bvh_d_index_reg_44558;
        ap_reg_pp0_iter4_or_cond_51_reg_44356 <= ap_reg_pp0_iter3_or_cond_51_reg_44356;
        ap_reg_pp0_iter4_tmp_39_mid2_reg_44315 <= ap_reg_pp0_iter3_tmp_39_mid2_reg_44315;
        win_0_0_1_V_2_reg_44400 <= win_0_0_1_V_1_fu_300;
        win_0_1_1_V_2_reg_44406 <= win_0_1_1_V_1_fu_308;
        win_0_2_1_V_2_reg_44412 <= win_0_2_1_V_1_fu_316;
        win_1_1_1_V_2_reg_44417 <= win_1_1_1_V_1_fu_332;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'd0 == ap_reg_pp0_iter2_or_cond_51_reg_44356))) begin
        bvh_d_index_reg_44558 <= bvh_d_index_fu_42183_p2;
        p_Val2_16_0_0_2_reg_44483 <= p_Val2_16_0_0_2_fu_41788_p2;
        p_Val2_16_0_1_1_reg_44488 <= p_Val2_16_0_1_1_fu_41794_p2;
        p_Val2_16_0_1_2_reg_44493 <= p_Val2_16_0_1_2_fu_41800_p2;
        p_Val2_16_1_0_2_reg_44498 <= p_Val2_16_1_0_2_fu_41902_p2;
        p_Val2_16_1_1_2_reg_44508 <= p_Val2_16_1_1_2_fu_41914_p2;
        p_Val2_16_1_1_reg_44503 <= p_Val2_16_1_1_fu_41908_p2;
        p_Val2_16_1_2_reg_44513 <= p_Val2_16_1_2_fu_41920_p2;
        p_Val2_16_2_1_2_reg_44518 <= p_Val2_16_2_1_2_fu_42076_p2;
        p_Val2_16_2_2_reg_44523 <= p_Val2_16_2_2_fu_42082_p2;
        p_Val2_s_reg_44478 <= p_Val2_s_fu_41782_p2;
        tmp18_reg_44528 <= tmp18_fu_42138_p2;
        tmp20_reg_44533 <= tmp20_fu_42144_p2;
        tmp27_reg_44538 <= tmp27_fu_42150_p2;
        tmp28_reg_44543 <= tmp28_fu_42156_p2;
        tmp31_reg_44548 <= tmp31_fu_42162_p2;
        tmp34_reg_44553 <= tmp34_fu_42168_p2;
        win_0_0_1_V_load_reg_44458 <= win_0_0_1_V_fu_296;
        win_1_1_1_V_load_reg_44463 <= win_1_1_1_V_fu_328;
        win_1_2_1_V_load_reg_44468 <= win_1_2_1_V_fu_336;
        win_2_2_1_V_load_reg_44473 <= win_2_2_1_V_fu_360;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter2) & (1'd0 == ap_reg_pp0_iter1_exitcond_flatten_reg_44294))) begin
        dmem_1_1_V_load_reg_44385 <= dmem_1_1_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        kh_index_V_cast_reg_43242[0] <= kh_index_V_cast_fu_37273_p1[0];
        sel_tmp1_reg_43252 <= sel_tmp1_fu_37281_p2;
        tmp_38_reg_43237 <= tmp_38_fu_37269_p1;
        tmp_3_reg_43247[0] <= tmp_3_fu_37277_p1[0];
        tmp_42_reg_43257 <= tmp_42_fu_37287_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        lbuf_0_0_0_V_reg_2870 <= lbuf_0_0_0_V_4_reg_7342;
        lbuf_0_0_10_V_reg_2750 <= lbuf_0_0_10_V_4_reg_7222;
        lbuf_0_0_11_V_reg_2738 <= lbuf_0_0_11_V_4_reg_7210;
        lbuf_0_0_12_V_reg_2726 <= lbuf_0_0_12_V_4_reg_7198;
        lbuf_0_0_13_V_reg_2714 <= lbuf_0_0_13_V_4_reg_7186;
        lbuf_0_0_14_V_reg_2702 <= lbuf_0_0_14_V_4_reg_7174;
        lbuf_0_0_15_V_reg_2690 <= lbuf_0_0_15_V_4_reg_7162;
        lbuf_0_0_16_V_reg_2678 <= lbuf_0_0_16_V_4_reg_7150;
        lbuf_0_0_17_V_reg_2666 <= lbuf_0_0_17_V_4_reg_7138;
        lbuf_0_0_18_V_reg_2654 <= lbuf_0_0_18_V_4_reg_7126;
        lbuf_0_0_19_V_reg_2642 <= lbuf_0_0_19_V_4_reg_7114;
        lbuf_0_0_1_V_reg_2858 <= lbuf_0_0_1_V_4_reg_7330;
        lbuf_0_0_20_V_reg_2630 <= lbuf_0_0_20_V_4_reg_7102;
        lbuf_0_0_21_V_reg_2618 <= lbuf_0_0_21_V_4_reg_7090;
        lbuf_0_0_22_V_reg_2606 <= lbuf_0_0_22_V_4_reg_7078;
        lbuf_0_0_23_V_reg_2594 <= lbuf_0_0_23_V_4_reg_7066;
        lbuf_0_0_24_V_reg_2582 <= lbuf_0_0_24_V_4_reg_7054;
        lbuf_0_0_25_V_reg_2570 <= lbuf_0_0_25_V_4_reg_7042;
        lbuf_0_0_26_V_reg_2558 <= lbuf_0_0_26_V_4_reg_7030;
        lbuf_0_0_27_V_reg_2546 <= lbuf_0_0_27_V_4_reg_7018;
        lbuf_0_0_28_V_reg_2534 <= lbuf_0_0_28_V_4_reg_7006;
        lbuf_0_0_29_V_reg_2522 <= lbuf_0_0_29_V_4_reg_6994;
        lbuf_0_0_2_V_reg_2846 <= lbuf_0_0_2_V_4_reg_7318;
        lbuf_0_0_30_V_reg_2510 <= lbuf_0_0_30_V_4_reg_6982;
        lbuf_0_0_31_V_reg_2498 <= lbuf_0_0_31_V_4_reg_6970;
        lbuf_0_0_3_V_reg_2834 <= lbuf_0_0_3_V_4_reg_7306;
        lbuf_0_0_4_V_reg_2822 <= lbuf_0_0_4_V_4_reg_7294;
        lbuf_0_0_5_V_reg_2810 <= lbuf_0_0_5_V_4_reg_7282;
        lbuf_0_0_6_V_reg_2798 <= lbuf_0_0_6_V_4_reg_7270;
        lbuf_0_0_7_V_reg_2786 <= lbuf_0_0_7_V_4_reg_7258;
        lbuf_0_0_8_V_reg_2774 <= lbuf_0_0_8_V_4_reg_7246;
        lbuf_0_0_9_V_reg_2762 <= lbuf_0_0_9_V_4_reg_7234;
        lbuf_0_1_0_V_reg_2486 <= lbuf_0_1_0_V_4_reg_6958;
        lbuf_0_1_10_V_reg_2366 <= lbuf_0_1_10_V_4_reg_6838;
        lbuf_0_1_11_V_reg_2354 <= lbuf_0_1_11_V_4_reg_6826;
        lbuf_0_1_12_V_reg_2342 <= lbuf_0_1_12_V_4_reg_6814;
        lbuf_0_1_13_V_reg_2330 <= lbuf_0_1_13_V_4_reg_6802;
        lbuf_0_1_14_V_reg_2318 <= lbuf_0_1_14_V_4_reg_6790;
        lbuf_0_1_15_V_reg_2306 <= lbuf_0_1_15_V_4_reg_6778;
        lbuf_0_1_16_V_reg_2294 <= lbuf_0_1_16_V_4_reg_6766;
        lbuf_0_1_17_V_reg_2282 <= lbuf_0_1_17_V_4_reg_6754;
        lbuf_0_1_18_V_reg_2270 <= lbuf_0_1_18_V_4_reg_6742;
        lbuf_0_1_19_V_reg_2258 <= lbuf_0_1_19_V_4_reg_6730;
        lbuf_0_1_1_V_reg_2474 <= lbuf_0_1_1_V_4_reg_6946;
        lbuf_0_1_20_V_reg_2246 <= lbuf_0_1_20_V_4_reg_6718;
        lbuf_0_1_21_V_reg_2234 <= lbuf_0_1_21_V_4_reg_6706;
        lbuf_0_1_22_V_reg_2222 <= lbuf_0_1_22_V_4_reg_6694;
        lbuf_0_1_23_V_reg_2210 <= lbuf_0_1_23_V_4_reg_6682;
        lbuf_0_1_24_V_reg_2198 <= lbuf_0_1_24_V_4_reg_6670;
        lbuf_0_1_25_V_reg_2186 <= lbuf_0_1_25_V_4_reg_6658;
        lbuf_0_1_26_V_reg_2174 <= lbuf_0_1_26_V_4_reg_6646;
        lbuf_0_1_27_V_reg_2162 <= lbuf_0_1_27_V_4_reg_6634;
        lbuf_0_1_28_V_reg_2150 <= lbuf_0_1_28_V_4_reg_6622;
        lbuf_0_1_29_V_reg_2138 <= lbuf_0_1_29_V_4_reg_6610;
        lbuf_0_1_2_V_reg_2462 <= lbuf_0_1_2_V_4_reg_6934;
        lbuf_0_1_30_V_reg_2126 <= lbuf_0_1_30_V_4_reg_6598;
        lbuf_0_1_31_V_reg_2114 <= lbuf_0_1_31_V_4_reg_6586;
        lbuf_0_1_3_V_reg_2450 <= lbuf_0_1_3_V_4_reg_6922;
        lbuf_0_1_4_V_reg_2438 <= lbuf_0_1_4_V_4_reg_6910;
        lbuf_0_1_5_V_reg_2426 <= lbuf_0_1_5_V_4_reg_6898;
        lbuf_0_1_6_V_reg_2414 <= lbuf_0_1_6_V_4_reg_6886;
        lbuf_0_1_7_V_reg_2402 <= lbuf_0_1_7_V_4_reg_6874;
        lbuf_0_1_8_V_reg_2390 <= lbuf_0_1_8_V_4_reg_6862;
        lbuf_0_1_9_V_reg_2378 <= lbuf_0_1_9_V_4_reg_6850;
        lbuf_1_0_0_V_reg_2102 <= lbuf_1_0_0_V_4_reg_6574;
        lbuf_1_0_10_V_reg_1982 <= lbuf_1_0_10_V_4_reg_6454;
        lbuf_1_0_11_V_reg_1970 <= lbuf_1_0_11_V_4_reg_6442;
        lbuf_1_0_12_V_reg_1958 <= lbuf_1_0_12_V_4_reg_6430;
        lbuf_1_0_13_V_reg_1946 <= lbuf_1_0_13_V_4_reg_6418;
        lbuf_1_0_14_V_reg_1934 <= lbuf_1_0_14_V_4_reg_6406;
        lbuf_1_0_15_V_reg_1922 <= lbuf_1_0_15_V_4_reg_6394;
        lbuf_1_0_16_V_reg_1910 <= lbuf_1_0_16_V_4_reg_6382;
        lbuf_1_0_17_V_reg_1898 <= lbuf_1_0_17_V_4_reg_6370;
        lbuf_1_0_18_V_reg_1886 <= lbuf_1_0_18_V_4_reg_6358;
        lbuf_1_0_19_V_reg_1874 <= lbuf_1_0_19_V_4_reg_6346;
        lbuf_1_0_1_V_reg_2090 <= lbuf_1_0_1_V_4_reg_6562;
        lbuf_1_0_20_V_reg_1862 <= lbuf_1_0_20_V_4_reg_6334;
        lbuf_1_0_21_V_reg_1850 <= lbuf_1_0_21_V_4_reg_6322;
        lbuf_1_0_22_V_reg_1838 <= lbuf_1_0_22_V_4_reg_6310;
        lbuf_1_0_23_V_reg_1826 <= lbuf_1_0_23_V_4_reg_6298;
        lbuf_1_0_24_V_reg_1814 <= lbuf_1_0_24_V_4_reg_6286;
        lbuf_1_0_25_V_reg_1802 <= lbuf_1_0_25_V_4_reg_6274;
        lbuf_1_0_26_V_reg_1790 <= lbuf_1_0_26_V_4_reg_6262;
        lbuf_1_0_27_V_reg_1778 <= lbuf_1_0_27_V_4_reg_6250;
        lbuf_1_0_28_V_reg_1766 <= lbuf_1_0_28_V_4_reg_6238;
        lbuf_1_0_29_V_reg_1754 <= lbuf_1_0_29_V_4_reg_6226;
        lbuf_1_0_2_V_reg_2078 <= lbuf_1_0_2_V_4_reg_6550;
        lbuf_1_0_30_V_reg_1742 <= lbuf_1_0_30_V_4_reg_6214;
        lbuf_1_0_31_V_reg_1730 <= lbuf_1_0_31_V_4_reg_6202;
        lbuf_1_0_3_V_reg_2066 <= lbuf_1_0_3_V_4_reg_6538;
        lbuf_1_0_4_V_reg_2054 <= lbuf_1_0_4_V_4_reg_6526;
        lbuf_1_0_5_V_reg_2042 <= lbuf_1_0_5_V_4_reg_6514;
        lbuf_1_0_6_V_reg_2030 <= lbuf_1_0_6_V_4_reg_6502;
        lbuf_1_0_7_V_reg_2018 <= lbuf_1_0_7_V_4_reg_6490;
        lbuf_1_0_8_V_reg_2006 <= lbuf_1_0_8_V_4_reg_6478;
        lbuf_1_0_9_V_reg_1994 <= lbuf_1_0_9_V_4_reg_6466;
        lbuf_1_1_0_V_reg_1718 <= lbuf_1_1_0_V_4_reg_6190;
        lbuf_1_1_10_V_reg_1598 <= lbuf_1_1_10_V_4_reg_6070;
        lbuf_1_1_11_V_reg_1586 <= lbuf_1_1_11_V_4_reg_6058;
        lbuf_1_1_12_V_reg_1574 <= lbuf_1_1_12_V_4_reg_6046;
        lbuf_1_1_13_V_reg_1562 <= lbuf_1_1_13_V_4_reg_6034;
        lbuf_1_1_14_V_reg_1550 <= lbuf_1_1_14_V_4_reg_6022;
        lbuf_1_1_15_V_reg_1538 <= lbuf_1_1_15_V_4_reg_6010;
        lbuf_1_1_16_V_reg_1526 <= lbuf_1_1_16_V_4_reg_5998;
        lbuf_1_1_17_V_reg_1514 <= lbuf_1_1_17_V_4_reg_5986;
        lbuf_1_1_18_V_reg_1502 <= lbuf_1_1_18_V_4_reg_5974;
        lbuf_1_1_19_V_reg_1490 <= lbuf_1_1_19_V_4_reg_5962;
        lbuf_1_1_1_V_reg_1706 <= lbuf_1_1_1_V_4_reg_6178;
        lbuf_1_1_20_V_reg_1478 <= lbuf_1_1_20_V_4_reg_5950;
        lbuf_1_1_21_V_reg_1466 <= lbuf_1_1_21_V_4_reg_5938;
        lbuf_1_1_22_V_reg_1454 <= lbuf_1_1_22_V_4_reg_5926;
        lbuf_1_1_23_V_reg_1442 <= lbuf_1_1_23_V_4_reg_5914;
        lbuf_1_1_24_V_reg_1430 <= lbuf_1_1_24_V_4_reg_5902;
        lbuf_1_1_25_V_reg_1418 <= lbuf_1_1_25_V_4_reg_5890;
        lbuf_1_1_26_V_reg_1406 <= lbuf_1_1_26_V_4_reg_5878;
        lbuf_1_1_27_V_reg_1394 <= lbuf_1_1_27_V_4_reg_5866;
        lbuf_1_1_28_V_reg_1382 <= lbuf_1_1_28_V_4_reg_5854;
        lbuf_1_1_29_V_reg_1370 <= lbuf_1_1_29_V_4_reg_5842;
        lbuf_1_1_2_V_reg_1694 <= lbuf_1_1_2_V_4_reg_6166;
        lbuf_1_1_30_V_reg_1358 <= lbuf_1_1_30_V_4_reg_5830;
        lbuf_1_1_31_V_reg_1346 <= lbuf_1_1_31_V_4_reg_5818;
        lbuf_1_1_3_V_reg_1682 <= lbuf_1_1_3_V_4_reg_6154;
        lbuf_1_1_4_V_reg_1670 <= lbuf_1_1_4_V_4_reg_6142;
        lbuf_1_1_5_V_reg_1658 <= lbuf_1_1_5_V_4_reg_6130;
        lbuf_1_1_6_V_reg_1646 <= lbuf_1_1_6_V_4_reg_6118;
        lbuf_1_1_7_V_reg_1634 <= lbuf_1_1_7_V_4_reg_6106;
        lbuf_1_1_8_V_reg_1622 <= lbuf_1_1_8_V_4_reg_6094;
        lbuf_1_1_9_V_reg_1610 <= lbuf_1_1_9_V_4_reg_6082;
        lbuf_2_0_0_V_reg_1334 <= lbuf_2_0_0_V_4_reg_5806;
        lbuf_2_0_10_V_reg_1214 <= lbuf_2_0_10_V_4_reg_5686;
        lbuf_2_0_11_V_reg_1202 <= lbuf_2_0_11_V_4_reg_5674;
        lbuf_2_0_12_V_reg_1190 <= lbuf_2_0_12_V_4_reg_5662;
        lbuf_2_0_13_V_reg_1178 <= lbuf_2_0_13_V_4_reg_5650;
        lbuf_2_0_14_V_reg_1166 <= lbuf_2_0_14_V_4_reg_5638;
        lbuf_2_0_15_V_reg_1154 <= lbuf_2_0_15_V_4_reg_5626;
        lbuf_2_0_16_V_reg_1142 <= lbuf_2_0_16_V_4_reg_5614;
        lbuf_2_0_17_V_reg_1130 <= lbuf_2_0_17_V_4_reg_5602;
        lbuf_2_0_18_V_reg_1118 <= lbuf_2_0_18_V_4_reg_5590;
        lbuf_2_0_19_V_reg_1106 <= lbuf_2_0_19_V_4_reg_5578;
        lbuf_2_0_1_V_reg_1322 <= lbuf_2_0_1_V_4_reg_5794;
        lbuf_2_0_20_V_reg_1094 <= lbuf_2_0_20_V_4_reg_5566;
        lbuf_2_0_21_V_reg_1082 <= lbuf_2_0_21_V_4_reg_5554;
        lbuf_2_0_22_V_reg_1070 <= lbuf_2_0_22_V_4_reg_5542;
        lbuf_2_0_23_V_reg_1058 <= lbuf_2_0_23_V_4_reg_5530;
        lbuf_2_0_24_V_reg_1046 <= lbuf_2_0_24_V_4_reg_5518;
        lbuf_2_0_25_V_reg_1034 <= lbuf_2_0_25_V_4_reg_5506;
        lbuf_2_0_26_V_reg_1022 <= lbuf_2_0_26_V_4_reg_5494;
        lbuf_2_0_27_V_reg_1010 <= lbuf_2_0_27_V_4_reg_5482;
        lbuf_2_0_28_V_reg_998 <= lbuf_2_0_28_V_4_reg_5470;
        lbuf_2_0_29_V_reg_986 <= lbuf_2_0_29_V_4_reg_5458;
        lbuf_2_0_2_V_reg_1310 <= lbuf_2_0_2_V_4_reg_5782;
        lbuf_2_0_30_V_reg_974 <= lbuf_2_0_30_V_4_reg_5446;
        lbuf_2_0_31_V_reg_962 <= lbuf_2_0_31_V_4_reg_5434;
        lbuf_2_0_3_V_reg_1298 <= lbuf_2_0_3_V_4_reg_5770;
        lbuf_2_0_4_V_reg_1286 <= lbuf_2_0_4_V_4_reg_5758;
        lbuf_2_0_5_V_reg_1274 <= lbuf_2_0_5_V_4_reg_5746;
        lbuf_2_0_6_V_reg_1262 <= lbuf_2_0_6_V_4_reg_5734;
        lbuf_2_0_7_V_reg_1250 <= lbuf_2_0_7_V_4_reg_5722;
        lbuf_2_0_8_V_reg_1238 <= lbuf_2_0_8_V_4_reg_5710;
        lbuf_2_0_9_V_reg_1226 <= lbuf_2_0_9_V_4_reg_5698;
        lbuf_2_1_0_V_reg_950 <= lbuf_2_1_0_V_4_reg_5422;
        lbuf_2_1_10_V_reg_830 <= lbuf_2_1_10_V_4_reg_5302;
        lbuf_2_1_11_V_reg_818 <= lbuf_2_1_11_V_4_reg_5290;
        lbuf_2_1_12_V_reg_806 <= lbuf_2_1_12_V_4_reg_5278;
        lbuf_2_1_13_V_reg_794 <= lbuf_2_1_13_V_4_reg_5266;
        lbuf_2_1_14_V_reg_782 <= lbuf_2_1_14_V_4_reg_5254;
        lbuf_2_1_15_V_reg_770 <= lbuf_2_1_15_V_4_reg_5242;
        lbuf_2_1_16_V_reg_758 <= lbuf_2_1_16_V_4_reg_5230;
        lbuf_2_1_17_V_reg_746 <= lbuf_2_1_17_V_4_reg_5218;
        lbuf_2_1_18_V_reg_734 <= lbuf_2_1_18_V_4_reg_5206;
        lbuf_2_1_19_V_reg_722 <= lbuf_2_1_19_V_4_reg_5194;
        lbuf_2_1_1_V_reg_938 <= lbuf_2_1_1_V_4_reg_5410;
        lbuf_2_1_20_V_reg_710 <= lbuf_2_1_20_V_4_reg_5182;
        lbuf_2_1_21_V_reg_698 <= lbuf_2_1_21_V_4_reg_5170;
        lbuf_2_1_22_V_reg_686 <= lbuf_2_1_22_V_4_reg_5158;
        lbuf_2_1_23_V_reg_674 <= lbuf_2_1_23_V_4_reg_5146;
        lbuf_2_1_24_V_reg_662 <= lbuf_2_1_24_V_4_reg_5134;
        lbuf_2_1_25_V_reg_650 <= lbuf_2_1_25_V_4_reg_5122;
        lbuf_2_1_26_V_reg_638 <= lbuf_2_1_26_V_4_reg_5110;
        lbuf_2_1_27_V_reg_626 <= lbuf_2_1_27_V_4_reg_5098;
        lbuf_2_1_28_V_reg_614 <= lbuf_2_1_28_V_4_reg_5086;
        lbuf_2_1_29_V_reg_602 <= lbuf_2_1_29_V_4_reg_5074;
        lbuf_2_1_2_V_reg_926 <= lbuf_2_1_2_V_4_reg_5398;
        lbuf_2_1_30_V_reg_590 <= lbuf_2_1_30_V_4_reg_5062;
        lbuf_2_1_31_V_reg_578 <= lbuf_2_1_31_V_4_reg_5050;
        lbuf_2_1_3_V_reg_914 <= lbuf_2_1_3_V_4_reg_5386;
        lbuf_2_1_4_V_reg_902 <= lbuf_2_1_4_V_4_reg_5374;
        lbuf_2_1_5_V_reg_890 <= lbuf_2_1_5_V_4_reg_5362;
        lbuf_2_1_6_V_reg_878 <= lbuf_2_1_6_V_4_reg_5350;
        lbuf_2_1_7_V_reg_866 <= lbuf_2_1_7_V_4_reg_5338;
        lbuf_2_1_8_V_reg_854 <= lbuf_2_1_8_V_4_reg_5326;
        lbuf_2_1_9_V_reg_842 <= lbuf_2_1_9_V_4_reg_5314;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        n_V_reg_43265 <= n_V_fu_37300_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == exitcond_flatten_fu_40519_p2))) begin
        or_cond_51_reg_44356 <= or_cond_51_fu_40737_p2;
        p_4_mid2_reg_44303 <= p_4_mid2_fu_40537_p3;
        tmp_10_reg_44320 <= tmp_10_fu_40683_p3;
        tmp_39_mid2_reg_44315 <= tmp_39_mid2_fu_40629_p3;
        tmp_66_reg_44325 <= tmp_66_fu_40691_p1;
        tmp_67_reg_44330 <= tmp_37_fu_40695_p2[32'd5];
        tmp_68_reg_44336 <= addr_V_fu_40713_p2[32'd10];
        tmp_70_reg_44343 <= tmp_70_fu_40727_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'd0 == ap_reg_pp0_iter4_or_cond_51_reg_44356) & (ap_reg_pp0_iter4_tmp_39_mid2_reg_44315 == 4'd10))) begin
        outwords_15_V_10_fu_408 <= outwords_0_V_fu_42823_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'd0 == ap_reg_pp0_iter4_or_cond_51_reg_44356) & (ap_reg_pp0_iter4_tmp_39_mid2_reg_44315 == 4'd11))) begin
        outwords_15_V_11_fu_412 <= outwords_0_V_fu_42823_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'd0 == ap_reg_pp0_iter4_or_cond_51_reg_44356) & (ap_reg_pp0_iter4_tmp_39_mid2_reg_44315 == 4'd12))) begin
        outwords_15_V_12_fu_416 <= outwords_0_V_fu_42823_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'd0 == ap_reg_pp0_iter4_or_cond_51_reg_44356) & (ap_reg_pp0_iter4_tmp_39_mid2_reg_44315 == 4'd13))) begin
        outwords_15_V_13_fu_420 <= outwords_0_V_fu_42823_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'd0 == ap_reg_pp0_iter4_or_cond_51_reg_44356) & (ap_reg_pp0_iter4_tmp_39_mid2_reg_44315 == 4'd14))) begin
        outwords_15_V_14_fu_424 <= outwords_0_V_fu_42823_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'd0 == ap_reg_pp0_iter4_or_cond_51_reg_44356) & (ap_reg_pp0_iter4_tmp_39_mid2_reg_44315 == 4'd15))) begin
        outwords_15_V_15_fu_428 <= outwords_0_V_fu_42823_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'd0 == ap_reg_pp0_iter4_or_cond_51_reg_44356) & (ap_reg_pp0_iter4_tmp_39_mid2_reg_44315 == 4'd1))) begin
        outwords_15_V_1_fu_372 <= outwords_0_V_fu_42823_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'd0 == ap_reg_pp0_iter4_or_cond_51_reg_44356) & (ap_reg_pp0_iter4_tmp_39_mid2_reg_44315 == 4'd2))) begin
        outwords_15_V_2_fu_376 <= outwords_0_V_fu_42823_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'd0 == ap_reg_pp0_iter4_or_cond_51_reg_44356) & (ap_reg_pp0_iter4_tmp_39_mid2_reg_44315 == 4'd3))) begin
        outwords_15_V_3_fu_380 <= outwords_0_V_fu_42823_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'd0 == ap_reg_pp0_iter4_or_cond_51_reg_44356) & (ap_reg_pp0_iter4_tmp_39_mid2_reg_44315 == 4'd4))) begin
        outwords_15_V_4_fu_384 <= outwords_0_V_fu_42823_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'd0 == ap_reg_pp0_iter4_or_cond_51_reg_44356) & (ap_reg_pp0_iter4_tmp_39_mid2_reg_44315 == 4'd5))) begin
        outwords_15_V_5_fu_388 <= outwords_0_V_fu_42823_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'd0 == ap_reg_pp0_iter4_or_cond_51_reg_44356) & (ap_reg_pp0_iter4_tmp_39_mid2_reg_44315 == 4'd6))) begin
        outwords_15_V_6_fu_392 <= outwords_0_V_fu_42823_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'd0 == ap_reg_pp0_iter4_or_cond_51_reg_44356) & (ap_reg_pp0_iter4_tmp_39_mid2_reg_44315 == 4'd7))) begin
        outwords_15_V_7_fu_396 <= outwords_0_V_fu_42823_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'd0 == ap_reg_pp0_iter4_or_cond_51_reg_44356) & (ap_reg_pp0_iter4_tmp_39_mid2_reg_44315 == 4'd8))) begin
        outwords_15_V_8_fu_400 <= outwords_0_V_fu_42823_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'd0 == ap_reg_pp0_iter4_or_cond_51_reg_44356) & (ap_reg_pp0_iter4_tmp_39_mid2_reg_44315 == 4'd9))) begin
        outwords_15_V_9_fu_404 <= outwords_0_V_fu_42823_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5) & (1'd0 == ap_reg_pp0_iter4_or_cond_51_reg_44356) & (ap_reg_pp0_iter4_tmp_39_mid2_reg_44315 == 4'd0))) begin
        outwords_15_V_fu_368 <= outwords_0_V_fu_42823_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        r_V_33_t_reg_44588 <= r_V_33_t_fu_42940_p2;
        tmp_33_reg_44583[11 : 4] <= tmp_33_fu_42932_p3[11 : 4];
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond_flatten_reg_44294))) begin
        sel_tmp74_reg_44390 <= sel_tmp74_fu_40803_p2;
        sel_tmp77_reg_44395 <= sel_tmp77_fu_40819_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter3_or_cond_51_reg_44356))) begin
        tmp17_reg_44563 <= tmp17_fu_42604_p2;
        tmp23_reg_44568 <= tmp23_fu_42646_p2;
        tmp30_reg_44573 <= tmp30_fu_42688_p2;
        tmp36_reg_44578 <= tmp36_fu_42730_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond_flatten_fu_40519_p2))) begin
        tmp_35_mid2_v_v_reg_44310 <= tmp_35_mid2_v_v_fu_40551_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_54_cast_reg_44289[23 : 6] <= tmp_54_cast_fu_40455_p1[23 : 6];
        tmp_55_reg_44253 <= tmp_55_fu_40314_p1;
        wt_word_V_reg_44258 <= wt_word_V_fu_40318_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter3))) begin
        win_0_0_1_V_1_fu_300 <= win_V_0_0_2_3_fu_41050_p3;
        win_0_0_1_V_fu_296 <= win_0_0_1_V_1_fu_300;
        win_0_1_1_V_1_fu_308 <= win_0_1_2_V_fu_41058_p3;
        win_0_2_1_V_1_fu_316 <= lbuf_0_1_0_V_5_fu_40876_p1;
        win_1_0_1_V_1_fu_324 <= win_V_1_0_2_3_fu_41347_p3;
        win_1_0_1_V_fu_320 <= win_1_0_1_V_1_fu_324;
        win_1_1_1_V_1_fu_332 <= win_1_1_2_V_fu_41355_p3;
        win_1_1_1_V_fu_328 <= win_1_1_1_V_1_fu_332;
        win_1_2_1_V_1_fu_340 <= {{p_Val2_1_fu_40865_p3[39:20]}};
        win_1_2_1_V_fu_336 <= win_1_2_1_V_1_fu_340;
        win_2_0_1_V_1_fu_348 <= win_V_2_0_2_3_fu_41644_p3;
        win_2_0_1_V_fu_344 <= win_2_0_1_V_1_fu_348;
        win_2_1_1_V_1_fu_356 <= win_2_1_2_V_fu_41652_p3;
        win_2_1_1_V_fu_352 <= win_2_1_1_V_1_fu_356;
        win_2_2_1_V_1_fu_364 <= {{p_Val2_1_fu_40865_p3[59:40]}};
        win_2_2_1_V_fu_360 <= win_2_2_1_V_1_fu_364;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        win_0_1_1_V_fu_304 <= win_0_1_1_V_2_reg_44406;
        win_0_2_1_V_fu_312 <= win_0_2_1_V_2_reg_44412;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294))) begin
        win_0_1_2_V_reg_44432 <= win_0_1_2_V_fu_41058_p3;
        win_1_1_2_V_reg_44442 <= win_1_1_2_V_fu_41355_p3;
        win_2_1_2_V_reg_44453 <= win_2_1_2_V_fu_41652_p3;
        win_V_0_0_2_3_reg_44427 <= win_V_0_0_2_3_fu_41050_p3;
        win_V_1_0_2_3_reg_44437 <= win_V_1_0_2_3_fu_41347_p3;
        win_V_2_0_2_3_reg_44447 <= win_V_2_0_2_3_fu_41644_p3;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b0))) begin
        ap_condition_pp0_exit_iter3_state8 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter3_state8 = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state2) & (1'd0 == tmp_s_fu_37295_p2)))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_enable_reg_pp0_iter2) & (1'b0 == ap_enable_reg_pp0_iter3) & (1'b0 == ap_enable_reg_pp0_iter4) & (1'b0 == ap_enable_reg_pp0_iter5))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state2) & (1'd0 == tmp_s_fu_37295_p2))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        dmem_0_0_V_address0 = tmp_65_cast_fu_42965_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        dmem_0_0_V_address0 = tmp_40_fu_40765_p1;
    end else begin
        dmem_0_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        dmem_0_0_V_ce0 = 1'b1;
    end else begin
        dmem_0_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) & (1'd0 == tmp_43_fu_42944_p2) & (1'd0 == r_V_33_t_reg_44588) & (d_o_idx_V_read_read_fu_450_p2 == 1'd0))) begin
        dmem_0_0_V_we0 = 1'b1;
    end else begin
        dmem_0_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        dmem_0_1_V_address0 = tmp_65_cast_fu_42965_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        dmem_0_1_V_address0 = tmp_40_fu_40765_p1;
    end else begin
        dmem_0_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        dmem_0_1_V_ce0 = 1'b1;
    end else begin
        dmem_0_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) & (1'd0 == tmp_43_fu_42944_p2) & (1'd1 == r_V_33_t_reg_44588) & (d_o_idx_V_read_read_fu_450_p2 == 1'd0))) begin
        dmem_0_1_V_we0 = 1'b1;
    end else begin
        dmem_0_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        dmem_1_0_V_address0 = tmp_65_cast_fu_42965_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        dmem_1_0_V_address0 = tmp_40_fu_40765_p1;
    end else begin
        dmem_1_0_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        dmem_1_0_V_ce0 = 1'b1;
    end else begin
        dmem_1_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) & (1'd0 == tmp_43_fu_42944_p2) & (d_o_idx_V_read_read_fu_450_p2 == 1'd1) & (1'd0 == r_V_33_t_reg_44588))) begin
        dmem_1_0_V_we0 = 1'b1;
    end else begin
        dmem_1_0_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        dmem_1_1_V_address0 = tmp_65_cast_fu_42965_p1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        dmem_1_1_V_address0 = tmp_40_fu_40765_p1;
    end else begin
        dmem_1_1_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        dmem_1_1_V_ce0 = 1'b1;
    end else begin
        dmem_1_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state12) & (1'd0 == tmp_43_fu_42944_p2) & (d_o_idx_V_read_read_fu_450_p2 == 1'd1) & (1'd1 == r_V_33_t_reg_44588))) begin
        dmem_1_1_V_we0 = 1'b1;
    end else begin
        dmem_1_1_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        kh_mem_V_ce0 = 1'b1;
    end else begin
        kh_mem_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_0_V_4_phi_fu_7346_p4 = lbuf_0_0_0_V_6_reg_17200;
    end else begin
        lbuf_0_0_0_V_4_phi_fu_7346_p4 = lbuf_0_0_0_V_4_reg_7342;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0))) begin
        lbuf_0_0_0_V_5_phi_fu_10457_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)))) begin
        lbuf_0_0_0_V_5_phi_fu_10457_p64 = lbuf_0_0_0_V_4_phi_fu_7346_p4;
    end else begin
        lbuf_0_0_0_V_5_phi_fu_10457_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_0_V_5_reg_10454;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_10_V_4_phi_fu_7226_p4 = lbuf_0_0_10_V_6_reg_16140;
    end else begin
        lbuf_0_0_10_V_4_phi_fu_7226_p4 = lbuf_0_0_10_V_4_reg_7222;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10))) begin
        lbuf_0_0_10_V_5_phi_fu_9457_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_10_V_5_phi_fu_9457_p64 = lbuf_0_0_10_V_4_phi_fu_7226_p4;
    end else begin
        lbuf_0_0_10_V_5_phi_fu_9457_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_10_V_5_reg_9454;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_11_V_4_phi_fu_7214_p4 = lbuf_0_0_11_V_6_reg_16034;
    end else begin
        lbuf_0_0_11_V_4_phi_fu_7214_p4 = lbuf_0_0_11_V_4_reg_7210;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11))) begin
        lbuf_0_0_11_V_5_phi_fu_9357_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_11_V_5_phi_fu_9357_p64 = lbuf_0_0_11_V_4_phi_fu_7214_p4;
    end else begin
        lbuf_0_0_11_V_5_phi_fu_9357_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_11_V_5_reg_9354;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_12_V_4_phi_fu_7202_p4 = lbuf_0_0_12_V_6_reg_15928;
    end else begin
        lbuf_0_0_12_V_4_phi_fu_7202_p4 = lbuf_0_0_12_V_4_reg_7198;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12))) begin
        lbuf_0_0_12_V_5_phi_fu_9257_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_12_V_5_phi_fu_9257_p64 = lbuf_0_0_12_V_4_phi_fu_7202_p4;
    end else begin
        lbuf_0_0_12_V_5_phi_fu_9257_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_12_V_5_reg_9254;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_13_V_4_phi_fu_7190_p4 = lbuf_0_0_13_V_6_reg_15822;
    end else begin
        lbuf_0_0_13_V_4_phi_fu_7190_p4 = lbuf_0_0_13_V_4_reg_7186;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13))) begin
        lbuf_0_0_13_V_5_phi_fu_9157_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_13_V_5_phi_fu_9157_p64 = lbuf_0_0_13_V_4_phi_fu_7190_p4;
    end else begin
        lbuf_0_0_13_V_5_phi_fu_9157_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_13_V_5_reg_9154;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_14_V_4_phi_fu_7178_p4 = lbuf_0_0_14_V_6_reg_15716;
    end else begin
        lbuf_0_0_14_V_4_phi_fu_7178_p4 = lbuf_0_0_14_V_4_reg_7174;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14))) begin
        lbuf_0_0_14_V_5_phi_fu_9057_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_14_V_5_phi_fu_9057_p64 = lbuf_0_0_14_V_4_phi_fu_7178_p4;
    end else begin
        lbuf_0_0_14_V_5_phi_fu_9057_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_14_V_5_reg_9054;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_15_V_4_phi_fu_7166_p4 = lbuf_0_0_15_V_6_reg_15610;
    end else begin
        lbuf_0_0_15_V_4_phi_fu_7166_p4 = lbuf_0_0_15_V_4_reg_7162;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15))) begin
        lbuf_0_0_15_V_5_phi_fu_8957_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_15_V_5_phi_fu_8957_p64 = lbuf_0_0_15_V_4_phi_fu_7166_p4;
    end else begin
        lbuf_0_0_15_V_5_phi_fu_8957_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_15_V_5_reg_8954;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_16_V_4_phi_fu_7154_p4 = lbuf_0_0_16_V_6_reg_15504;
    end else begin
        lbuf_0_0_16_V_4_phi_fu_7154_p4 = lbuf_0_0_16_V_4_reg_7150;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16))) begin
        lbuf_0_0_16_V_5_phi_fu_8857_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_16_V_5_phi_fu_8857_p64 = lbuf_0_0_16_V_4_phi_fu_7154_p4;
    end else begin
        lbuf_0_0_16_V_5_phi_fu_8857_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_16_V_5_reg_8854;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_17_V_4_phi_fu_7142_p4 = lbuf_0_0_17_V_6_reg_15398;
    end else begin
        lbuf_0_0_17_V_4_phi_fu_7142_p4 = lbuf_0_0_17_V_4_reg_7138;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17))) begin
        lbuf_0_0_17_V_5_phi_fu_8757_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_17_V_5_phi_fu_8757_p64 = lbuf_0_0_17_V_4_phi_fu_7142_p4;
    end else begin
        lbuf_0_0_17_V_5_phi_fu_8757_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_17_V_5_reg_8754;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_18_V_4_phi_fu_7130_p4 = lbuf_0_0_18_V_6_reg_15292;
    end else begin
        lbuf_0_0_18_V_4_phi_fu_7130_p4 = lbuf_0_0_18_V_4_reg_7126;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18))) begin
        lbuf_0_0_18_V_5_phi_fu_8657_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_18_V_5_phi_fu_8657_p64 = lbuf_0_0_18_V_4_phi_fu_7130_p4;
    end else begin
        lbuf_0_0_18_V_5_phi_fu_8657_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_18_V_5_reg_8654;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_19_V_4_phi_fu_7118_p4 = lbuf_0_0_19_V_6_reg_15186;
    end else begin
        lbuf_0_0_19_V_4_phi_fu_7118_p4 = lbuf_0_0_19_V_4_reg_7114;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19))) begin
        lbuf_0_0_19_V_5_phi_fu_8557_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_19_V_5_phi_fu_8557_p64 = lbuf_0_0_19_V_4_phi_fu_7118_p4;
    end else begin
        lbuf_0_0_19_V_5_phi_fu_8557_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_19_V_5_reg_8554;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_1_V_4_phi_fu_7334_p4 = lbuf_0_0_1_V_6_reg_17094;
    end else begin
        lbuf_0_0_1_V_4_phi_fu_7334_p4 = lbuf_0_0_1_V_4_reg_7330;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1))) begin
        lbuf_0_0_1_V_5_phi_fu_10357_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_1_V_5_phi_fu_10357_p64 = lbuf_0_0_1_V_4_phi_fu_7334_p4;
    end else begin
        lbuf_0_0_1_V_5_phi_fu_10357_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_1_V_5_reg_10354;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_20_V_4_phi_fu_7106_p4 = lbuf_0_0_20_V_6_reg_15080;
    end else begin
        lbuf_0_0_20_V_4_phi_fu_7106_p4 = lbuf_0_0_20_V_4_reg_7102;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20))) begin
        lbuf_0_0_20_V_5_phi_fu_8457_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_20_V_5_phi_fu_8457_p64 = lbuf_0_0_20_V_4_phi_fu_7106_p4;
    end else begin
        lbuf_0_0_20_V_5_phi_fu_8457_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_20_V_5_reg_8454;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_21_V_4_phi_fu_7094_p4 = lbuf_0_0_21_V_6_reg_14974;
    end else begin
        lbuf_0_0_21_V_4_phi_fu_7094_p4 = lbuf_0_0_21_V_4_reg_7090;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21))) begin
        lbuf_0_0_21_V_5_phi_fu_8357_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_21_V_5_phi_fu_8357_p64 = lbuf_0_0_21_V_4_phi_fu_7094_p4;
    end else begin
        lbuf_0_0_21_V_5_phi_fu_8357_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_21_V_5_reg_8354;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_22_V_4_phi_fu_7082_p4 = lbuf_0_0_22_V_6_reg_14868;
    end else begin
        lbuf_0_0_22_V_4_phi_fu_7082_p4 = lbuf_0_0_22_V_4_reg_7078;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22))) begin
        lbuf_0_0_22_V_5_phi_fu_8257_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_22_V_5_phi_fu_8257_p64 = lbuf_0_0_22_V_4_phi_fu_7082_p4;
    end else begin
        lbuf_0_0_22_V_5_phi_fu_8257_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_22_V_5_reg_8254;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_23_V_4_phi_fu_7070_p4 = lbuf_0_0_23_V_6_reg_14762;
    end else begin
        lbuf_0_0_23_V_4_phi_fu_7070_p4 = lbuf_0_0_23_V_4_reg_7066;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23))) begin
        lbuf_0_0_23_V_5_phi_fu_8157_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_23_V_5_phi_fu_8157_p64 = lbuf_0_0_23_V_4_phi_fu_7070_p4;
    end else begin
        lbuf_0_0_23_V_5_phi_fu_8157_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_23_V_5_reg_8154;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_24_V_4_phi_fu_7058_p4 = lbuf_0_0_24_V_6_reg_14656;
    end else begin
        lbuf_0_0_24_V_4_phi_fu_7058_p4 = lbuf_0_0_24_V_4_reg_7054;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24))) begin
        lbuf_0_0_24_V_5_phi_fu_8057_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_24_V_5_phi_fu_8057_p64 = lbuf_0_0_24_V_4_phi_fu_7058_p4;
    end else begin
        lbuf_0_0_24_V_5_phi_fu_8057_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_24_V_5_reg_8054;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_25_V_4_phi_fu_7046_p4 = lbuf_0_0_25_V_6_reg_14550;
    end else begin
        lbuf_0_0_25_V_4_phi_fu_7046_p4 = lbuf_0_0_25_V_4_reg_7042;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25))) begin
        lbuf_0_0_25_V_5_phi_fu_7957_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_25_V_5_phi_fu_7957_p64 = lbuf_0_0_25_V_4_phi_fu_7046_p4;
    end else begin
        lbuf_0_0_25_V_5_phi_fu_7957_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_25_V_5_reg_7954;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_26_V_4_phi_fu_7034_p4 = lbuf_0_0_26_V_6_reg_14444;
    end else begin
        lbuf_0_0_26_V_4_phi_fu_7034_p4 = lbuf_0_0_26_V_4_reg_7030;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26))) begin
        lbuf_0_0_26_V_5_phi_fu_7857_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_26_V_5_phi_fu_7857_p64 = lbuf_0_0_26_V_4_phi_fu_7034_p4;
    end else begin
        lbuf_0_0_26_V_5_phi_fu_7857_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_26_V_5_reg_7854;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_27_V_4_phi_fu_7022_p4 = lbuf_0_0_27_V_6_reg_14338;
    end else begin
        lbuf_0_0_27_V_4_phi_fu_7022_p4 = lbuf_0_0_27_V_4_reg_7018;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27))) begin
        lbuf_0_0_27_V_5_phi_fu_7757_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_27_V_5_phi_fu_7757_p64 = lbuf_0_0_27_V_4_phi_fu_7022_p4;
    end else begin
        lbuf_0_0_27_V_5_phi_fu_7757_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_27_V_5_reg_7754;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_28_V_4_phi_fu_7010_p4 = lbuf_0_0_28_V_6_reg_14232;
    end else begin
        lbuf_0_0_28_V_4_phi_fu_7010_p4 = lbuf_0_0_28_V_4_reg_7006;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28))) begin
        lbuf_0_0_28_V_5_phi_fu_7657_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_28_V_5_phi_fu_7657_p64 = lbuf_0_0_28_V_4_phi_fu_7010_p4;
    end else begin
        lbuf_0_0_28_V_5_phi_fu_7657_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_28_V_5_reg_7654;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_29_V_4_phi_fu_6998_p4 = lbuf_0_0_29_V_6_reg_14126;
    end else begin
        lbuf_0_0_29_V_4_phi_fu_6998_p4 = lbuf_0_0_29_V_4_reg_6994;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29))) begin
        lbuf_0_0_29_V_5_phi_fu_7557_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_29_V_5_phi_fu_7557_p64 = lbuf_0_0_29_V_4_phi_fu_6998_p4;
    end else begin
        lbuf_0_0_29_V_5_phi_fu_7557_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_29_V_5_reg_7554;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_2_V_4_phi_fu_7322_p4 = lbuf_0_0_2_V_6_reg_16988;
    end else begin
        lbuf_0_0_2_V_4_phi_fu_7322_p4 = lbuf_0_0_2_V_4_reg_7318;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2))) begin
        lbuf_0_0_2_V_5_phi_fu_10257_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_2_V_5_phi_fu_10257_p64 = lbuf_0_0_2_V_4_phi_fu_7322_p4;
    end else begin
        lbuf_0_0_2_V_5_phi_fu_10257_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_2_V_5_reg_10254;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_30_V_4_phi_fu_6986_p4 = lbuf_0_0_30_V_6_reg_14020;
    end else begin
        lbuf_0_0_30_V_4_phi_fu_6986_p4 = lbuf_0_0_30_V_4_reg_6982;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30))) begin
        lbuf_0_0_30_V_5_phi_fu_7457_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_30_V_5_phi_fu_7457_p64 = lbuf_0_0_30_V_4_phi_fu_6986_p4;
    end else begin
        lbuf_0_0_30_V_5_phi_fu_7457_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_30_V_5_reg_7454;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_31_V_4_phi_fu_6974_p4 = lbuf_0_0_31_V_6_reg_13914;
    end else begin
        lbuf_0_0_31_V_4_phi_fu_6974_p4 = lbuf_0_0_31_V_4_reg_6970;
    end
end

always @ (*) begin
    if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_31_V_5_phi_fu_7357_p64 = lbuf_0_0_31_V_4_phi_fu_6974_p4;
    end else if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31))) begin
        lbuf_0_0_31_V_5_phi_fu_7357_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else begin
        lbuf_0_0_31_V_5_phi_fu_7357_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_31_V_5_reg_7354;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_3_V_4_phi_fu_7310_p4 = lbuf_0_0_3_V_6_reg_16882;
    end else begin
        lbuf_0_0_3_V_4_phi_fu_7310_p4 = lbuf_0_0_3_V_4_reg_7306;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3))) begin
        lbuf_0_0_3_V_5_phi_fu_10157_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_3_V_5_phi_fu_10157_p64 = lbuf_0_0_3_V_4_phi_fu_7310_p4;
    end else begin
        lbuf_0_0_3_V_5_phi_fu_10157_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_3_V_5_reg_10154;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_4_V_4_phi_fu_7298_p4 = lbuf_0_0_4_V_6_reg_16776;
    end else begin
        lbuf_0_0_4_V_4_phi_fu_7298_p4 = lbuf_0_0_4_V_4_reg_7294;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4))) begin
        lbuf_0_0_4_V_5_phi_fu_10057_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_4_V_5_phi_fu_10057_p64 = lbuf_0_0_4_V_4_phi_fu_7298_p4;
    end else begin
        lbuf_0_0_4_V_5_phi_fu_10057_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_4_V_5_reg_10054;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_5_V_4_phi_fu_7286_p4 = lbuf_0_0_5_V_6_reg_16670;
    end else begin
        lbuf_0_0_5_V_4_phi_fu_7286_p4 = lbuf_0_0_5_V_4_reg_7282;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5))) begin
        lbuf_0_0_5_V_5_phi_fu_9957_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_5_V_5_phi_fu_9957_p64 = lbuf_0_0_5_V_4_phi_fu_7286_p4;
    end else begin
        lbuf_0_0_5_V_5_phi_fu_9957_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_5_V_5_reg_9954;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_6_V_4_phi_fu_7274_p4 = lbuf_0_0_6_V_6_reg_16564;
    end else begin
        lbuf_0_0_6_V_4_phi_fu_7274_p4 = lbuf_0_0_6_V_4_reg_7270;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6))) begin
        lbuf_0_0_6_V_5_phi_fu_9857_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_6_V_5_phi_fu_9857_p64 = lbuf_0_0_6_V_4_phi_fu_7274_p4;
    end else begin
        lbuf_0_0_6_V_5_phi_fu_9857_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_6_V_5_reg_9854;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_7_V_4_phi_fu_7262_p4 = lbuf_0_0_7_V_6_reg_16458;
    end else begin
        lbuf_0_0_7_V_4_phi_fu_7262_p4 = lbuf_0_0_7_V_4_reg_7258;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7))) begin
        lbuf_0_0_7_V_5_phi_fu_9757_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_7_V_5_phi_fu_9757_p64 = lbuf_0_0_7_V_4_phi_fu_7262_p4;
    end else begin
        lbuf_0_0_7_V_5_phi_fu_9757_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_7_V_5_reg_9754;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_8_V_4_phi_fu_7250_p4 = lbuf_0_0_8_V_6_reg_16352;
    end else begin
        lbuf_0_0_8_V_4_phi_fu_7250_p4 = lbuf_0_0_8_V_4_reg_7246;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8))) begin
        lbuf_0_0_8_V_5_phi_fu_9657_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_8_V_5_phi_fu_9657_p64 = lbuf_0_0_8_V_4_phi_fu_7250_p4;
    end else begin
        lbuf_0_0_8_V_5_phi_fu_9657_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_8_V_5_reg_9654;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_0_9_V_4_phi_fu_7238_p4 = lbuf_0_0_9_V_6_reg_16246;
    end else begin
        lbuf_0_0_9_V_4_phi_fu_7238_p4 = lbuf_0_0_9_V_4_reg_7234;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9))) begin
        lbuf_0_0_9_V_5_phi_fu_9557_p64 = lbuf_0_0_0_V_3_fu_41066_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_0_0_9_V_5_phi_fu_9557_p64 = lbuf_0_0_9_V_4_phi_fu_7238_p4;
    end else begin
        lbuf_0_0_9_V_5_phi_fu_9557_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_9_V_5_reg_9554;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_0_V_4_phi_fu_6962_p4 = lbuf_0_1_0_V_6_reg_13809;
    end else begin
        lbuf_0_1_0_V_4_phi_fu_6962_p4 = lbuf_0_1_0_V_4_reg_6958;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_10_V_4_phi_fu_6842_p4 = lbuf_0_1_10_V_6_reg_12759;
    end else begin
        lbuf_0_1_10_V_4_phi_fu_6842_p4 = lbuf_0_1_10_V_4_reg_6838;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_11_V_4_phi_fu_6830_p4 = lbuf_0_1_11_V_6_reg_12654;
    end else begin
        lbuf_0_1_11_V_4_phi_fu_6830_p4 = lbuf_0_1_11_V_4_reg_6826;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_12_V_4_phi_fu_6818_p4 = lbuf_0_1_12_V_6_reg_12549;
    end else begin
        lbuf_0_1_12_V_4_phi_fu_6818_p4 = lbuf_0_1_12_V_4_reg_6814;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_13_V_4_phi_fu_6806_p4 = lbuf_0_1_13_V_6_reg_12444;
    end else begin
        lbuf_0_1_13_V_4_phi_fu_6806_p4 = lbuf_0_1_13_V_4_reg_6802;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_14_V_4_phi_fu_6794_p4 = lbuf_0_1_14_V_6_reg_12339;
    end else begin
        lbuf_0_1_14_V_4_phi_fu_6794_p4 = lbuf_0_1_14_V_4_reg_6790;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_15_V_4_phi_fu_6782_p4 = lbuf_0_1_15_V_6_reg_12234;
    end else begin
        lbuf_0_1_15_V_4_phi_fu_6782_p4 = lbuf_0_1_15_V_4_reg_6778;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_16_V_4_phi_fu_6770_p4 = lbuf_0_1_16_V_6_reg_12129;
    end else begin
        lbuf_0_1_16_V_4_phi_fu_6770_p4 = lbuf_0_1_16_V_4_reg_6766;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_17_V_4_phi_fu_6758_p4 = lbuf_0_1_17_V_6_reg_12024;
    end else begin
        lbuf_0_1_17_V_4_phi_fu_6758_p4 = lbuf_0_1_17_V_4_reg_6754;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_18_V_4_phi_fu_6746_p4 = lbuf_0_1_18_V_6_reg_11919;
    end else begin
        lbuf_0_1_18_V_4_phi_fu_6746_p4 = lbuf_0_1_18_V_4_reg_6742;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_19_V_4_phi_fu_6734_p4 = lbuf_0_1_19_V_6_reg_11814;
    end else begin
        lbuf_0_1_19_V_4_phi_fu_6734_p4 = lbuf_0_1_19_V_4_reg_6730;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_1_V_4_phi_fu_6950_p4 = lbuf_0_1_1_V_6_reg_13704;
    end else begin
        lbuf_0_1_1_V_4_phi_fu_6950_p4 = lbuf_0_1_1_V_4_reg_6946;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_20_V_4_phi_fu_6722_p4 = lbuf_0_1_20_V_6_reg_11709;
    end else begin
        lbuf_0_1_20_V_4_phi_fu_6722_p4 = lbuf_0_1_20_V_4_reg_6718;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_21_V_4_phi_fu_6710_p4 = lbuf_0_1_21_V_6_reg_11604;
    end else begin
        lbuf_0_1_21_V_4_phi_fu_6710_p4 = lbuf_0_1_21_V_4_reg_6706;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_22_V_4_phi_fu_6698_p4 = lbuf_0_1_22_V_6_reg_11499;
    end else begin
        lbuf_0_1_22_V_4_phi_fu_6698_p4 = lbuf_0_1_22_V_4_reg_6694;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_23_V_4_phi_fu_6686_p4 = lbuf_0_1_23_V_6_reg_11394;
    end else begin
        lbuf_0_1_23_V_4_phi_fu_6686_p4 = lbuf_0_1_23_V_4_reg_6682;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_24_V_4_phi_fu_6674_p4 = lbuf_0_1_24_V_6_reg_11289;
    end else begin
        lbuf_0_1_24_V_4_phi_fu_6674_p4 = lbuf_0_1_24_V_4_reg_6670;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_25_V_4_phi_fu_6662_p4 = lbuf_0_1_25_V_6_reg_11184;
    end else begin
        lbuf_0_1_25_V_4_phi_fu_6662_p4 = lbuf_0_1_25_V_4_reg_6658;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_26_V_4_phi_fu_6650_p4 = lbuf_0_1_26_V_6_reg_11079;
    end else begin
        lbuf_0_1_26_V_4_phi_fu_6650_p4 = lbuf_0_1_26_V_4_reg_6646;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_27_V_4_phi_fu_6638_p4 = lbuf_0_1_27_V_6_reg_10974;
    end else begin
        lbuf_0_1_27_V_4_phi_fu_6638_p4 = lbuf_0_1_27_V_4_reg_6634;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_28_V_4_phi_fu_6626_p4 = lbuf_0_1_28_V_6_reg_10869;
    end else begin
        lbuf_0_1_28_V_4_phi_fu_6626_p4 = lbuf_0_1_28_V_4_reg_6622;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_29_V_4_phi_fu_6614_p4 = lbuf_0_1_29_V_6_reg_10764;
    end else begin
        lbuf_0_1_29_V_4_phi_fu_6614_p4 = lbuf_0_1_29_V_4_reg_6610;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_2_V_4_phi_fu_6938_p4 = lbuf_0_1_2_V_6_reg_13599;
    end else begin
        lbuf_0_1_2_V_4_phi_fu_6938_p4 = lbuf_0_1_2_V_4_reg_6934;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_30_V_4_phi_fu_6602_p4 = lbuf_0_1_30_V_6_reg_10659;
    end else begin
        lbuf_0_1_30_V_4_phi_fu_6602_p4 = lbuf_0_1_30_V_4_reg_6598;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_31_V_4_phi_fu_6590_p4 = lbuf_0_1_31_V_6_reg_10554;
    end else begin
        lbuf_0_1_31_V_4_phi_fu_6590_p4 = lbuf_0_1_31_V_4_reg_6586;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_3_V_4_phi_fu_6926_p4 = lbuf_0_1_3_V_6_reg_13494;
    end else begin
        lbuf_0_1_3_V_4_phi_fu_6926_p4 = lbuf_0_1_3_V_4_reg_6922;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_4_V_4_phi_fu_6914_p4 = lbuf_0_1_4_V_6_reg_13389;
    end else begin
        lbuf_0_1_4_V_4_phi_fu_6914_p4 = lbuf_0_1_4_V_4_reg_6910;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_5_V_4_phi_fu_6902_p4 = lbuf_0_1_5_V_6_reg_13284;
    end else begin
        lbuf_0_1_5_V_4_phi_fu_6902_p4 = lbuf_0_1_5_V_4_reg_6898;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_6_V_4_phi_fu_6890_p4 = lbuf_0_1_6_V_6_reg_13179;
    end else begin
        lbuf_0_1_6_V_4_phi_fu_6890_p4 = lbuf_0_1_6_V_4_reg_6886;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_7_V_4_phi_fu_6878_p4 = lbuf_0_1_7_V_6_reg_13074;
    end else begin
        lbuf_0_1_7_V_4_phi_fu_6878_p4 = lbuf_0_1_7_V_4_reg_6874;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_8_V_4_phi_fu_6866_p4 = lbuf_0_1_8_V_6_reg_12969;
    end else begin
        lbuf_0_1_8_V_4_phi_fu_6866_p4 = lbuf_0_1_8_V_4_reg_6862;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_0_1_9_V_4_phi_fu_6854_p4 = lbuf_0_1_9_V_6_reg_12864;
    end else begin
        lbuf_0_1_9_V_4_phi_fu_6854_p4 = lbuf_0_1_9_V_4_reg_6850;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_0_V_4_phi_fu_6578_p4 = lbuf_1_0_0_V_6_reg_27152;
    end else begin
        lbuf_1_0_0_V_4_phi_fu_6578_p4 = lbuf_1_0_0_V_4_reg_6574;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0))) begin
        lbuf_1_0_0_V_5_phi_fu_20409_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)))) begin
        lbuf_1_0_0_V_5_phi_fu_20409_p64 = lbuf_1_0_0_V_4_phi_fu_6578_p4;
    end else begin
        lbuf_1_0_0_V_5_phi_fu_20409_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_0_V_5_reg_20406;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_10_V_4_phi_fu_6458_p4 = lbuf_1_0_10_V_6_reg_26092;
    end else begin
        lbuf_1_0_10_V_4_phi_fu_6458_p4 = lbuf_1_0_10_V_4_reg_6454;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10))) begin
        lbuf_1_0_10_V_5_phi_fu_19409_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_10_V_5_phi_fu_19409_p64 = lbuf_1_0_10_V_4_phi_fu_6458_p4;
    end else begin
        lbuf_1_0_10_V_5_phi_fu_19409_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_10_V_5_reg_19406;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_11_V_4_phi_fu_6446_p4 = lbuf_1_0_11_V_6_reg_25986;
    end else begin
        lbuf_1_0_11_V_4_phi_fu_6446_p4 = lbuf_1_0_11_V_4_reg_6442;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11))) begin
        lbuf_1_0_11_V_5_phi_fu_19309_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_11_V_5_phi_fu_19309_p64 = lbuf_1_0_11_V_4_phi_fu_6446_p4;
    end else begin
        lbuf_1_0_11_V_5_phi_fu_19309_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_11_V_5_reg_19306;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_12_V_4_phi_fu_6434_p4 = lbuf_1_0_12_V_6_reg_25880;
    end else begin
        lbuf_1_0_12_V_4_phi_fu_6434_p4 = lbuf_1_0_12_V_4_reg_6430;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12))) begin
        lbuf_1_0_12_V_5_phi_fu_19209_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_12_V_5_phi_fu_19209_p64 = lbuf_1_0_12_V_4_phi_fu_6434_p4;
    end else begin
        lbuf_1_0_12_V_5_phi_fu_19209_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_12_V_5_reg_19206;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_13_V_4_phi_fu_6422_p4 = lbuf_1_0_13_V_6_reg_25774;
    end else begin
        lbuf_1_0_13_V_4_phi_fu_6422_p4 = lbuf_1_0_13_V_4_reg_6418;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13))) begin
        lbuf_1_0_13_V_5_phi_fu_19109_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_13_V_5_phi_fu_19109_p64 = lbuf_1_0_13_V_4_phi_fu_6422_p4;
    end else begin
        lbuf_1_0_13_V_5_phi_fu_19109_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_13_V_5_reg_19106;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_14_V_4_phi_fu_6410_p4 = lbuf_1_0_14_V_6_reg_25668;
    end else begin
        lbuf_1_0_14_V_4_phi_fu_6410_p4 = lbuf_1_0_14_V_4_reg_6406;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14))) begin
        lbuf_1_0_14_V_5_phi_fu_19009_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_14_V_5_phi_fu_19009_p64 = lbuf_1_0_14_V_4_phi_fu_6410_p4;
    end else begin
        lbuf_1_0_14_V_5_phi_fu_19009_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_14_V_5_reg_19006;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_15_V_4_phi_fu_6398_p4 = lbuf_1_0_15_V_6_reg_25562;
    end else begin
        lbuf_1_0_15_V_4_phi_fu_6398_p4 = lbuf_1_0_15_V_4_reg_6394;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15))) begin
        lbuf_1_0_15_V_5_phi_fu_18909_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_15_V_5_phi_fu_18909_p64 = lbuf_1_0_15_V_4_phi_fu_6398_p4;
    end else begin
        lbuf_1_0_15_V_5_phi_fu_18909_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_15_V_5_reg_18906;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_16_V_4_phi_fu_6386_p4 = lbuf_1_0_16_V_6_reg_25456;
    end else begin
        lbuf_1_0_16_V_4_phi_fu_6386_p4 = lbuf_1_0_16_V_4_reg_6382;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16))) begin
        lbuf_1_0_16_V_5_phi_fu_18809_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_16_V_5_phi_fu_18809_p64 = lbuf_1_0_16_V_4_phi_fu_6386_p4;
    end else begin
        lbuf_1_0_16_V_5_phi_fu_18809_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_16_V_5_reg_18806;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_17_V_4_phi_fu_6374_p4 = lbuf_1_0_17_V_6_reg_25350;
    end else begin
        lbuf_1_0_17_V_4_phi_fu_6374_p4 = lbuf_1_0_17_V_4_reg_6370;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17))) begin
        lbuf_1_0_17_V_5_phi_fu_18709_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_17_V_5_phi_fu_18709_p64 = lbuf_1_0_17_V_4_phi_fu_6374_p4;
    end else begin
        lbuf_1_0_17_V_5_phi_fu_18709_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_17_V_5_reg_18706;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_18_V_4_phi_fu_6362_p4 = lbuf_1_0_18_V_6_reg_25244;
    end else begin
        lbuf_1_0_18_V_4_phi_fu_6362_p4 = lbuf_1_0_18_V_4_reg_6358;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18))) begin
        lbuf_1_0_18_V_5_phi_fu_18609_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_18_V_5_phi_fu_18609_p64 = lbuf_1_0_18_V_4_phi_fu_6362_p4;
    end else begin
        lbuf_1_0_18_V_5_phi_fu_18609_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_18_V_5_reg_18606;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_19_V_4_phi_fu_6350_p4 = lbuf_1_0_19_V_6_reg_25138;
    end else begin
        lbuf_1_0_19_V_4_phi_fu_6350_p4 = lbuf_1_0_19_V_4_reg_6346;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19))) begin
        lbuf_1_0_19_V_5_phi_fu_18509_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_19_V_5_phi_fu_18509_p64 = lbuf_1_0_19_V_4_phi_fu_6350_p4;
    end else begin
        lbuf_1_0_19_V_5_phi_fu_18509_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_19_V_5_reg_18506;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_1_V_4_phi_fu_6566_p4 = lbuf_1_0_1_V_6_reg_27046;
    end else begin
        lbuf_1_0_1_V_4_phi_fu_6566_p4 = lbuf_1_0_1_V_4_reg_6562;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1))) begin
        lbuf_1_0_1_V_5_phi_fu_20309_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_1_V_5_phi_fu_20309_p64 = lbuf_1_0_1_V_4_phi_fu_6566_p4;
    end else begin
        lbuf_1_0_1_V_5_phi_fu_20309_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_1_V_5_reg_20306;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_20_V_4_phi_fu_6338_p4 = lbuf_1_0_20_V_6_reg_25032;
    end else begin
        lbuf_1_0_20_V_4_phi_fu_6338_p4 = lbuf_1_0_20_V_4_reg_6334;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20))) begin
        lbuf_1_0_20_V_5_phi_fu_18409_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_20_V_5_phi_fu_18409_p64 = lbuf_1_0_20_V_4_phi_fu_6338_p4;
    end else begin
        lbuf_1_0_20_V_5_phi_fu_18409_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_20_V_5_reg_18406;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_21_V_4_phi_fu_6326_p4 = lbuf_1_0_21_V_6_reg_24926;
    end else begin
        lbuf_1_0_21_V_4_phi_fu_6326_p4 = lbuf_1_0_21_V_4_reg_6322;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21))) begin
        lbuf_1_0_21_V_5_phi_fu_18309_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_21_V_5_phi_fu_18309_p64 = lbuf_1_0_21_V_4_phi_fu_6326_p4;
    end else begin
        lbuf_1_0_21_V_5_phi_fu_18309_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_21_V_5_reg_18306;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_22_V_4_phi_fu_6314_p4 = lbuf_1_0_22_V_6_reg_24820;
    end else begin
        lbuf_1_0_22_V_4_phi_fu_6314_p4 = lbuf_1_0_22_V_4_reg_6310;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22))) begin
        lbuf_1_0_22_V_5_phi_fu_18209_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_22_V_5_phi_fu_18209_p64 = lbuf_1_0_22_V_4_phi_fu_6314_p4;
    end else begin
        lbuf_1_0_22_V_5_phi_fu_18209_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_22_V_5_reg_18206;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_23_V_4_phi_fu_6302_p4 = lbuf_1_0_23_V_6_reg_24714;
    end else begin
        lbuf_1_0_23_V_4_phi_fu_6302_p4 = lbuf_1_0_23_V_4_reg_6298;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23))) begin
        lbuf_1_0_23_V_5_phi_fu_18109_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_23_V_5_phi_fu_18109_p64 = lbuf_1_0_23_V_4_phi_fu_6302_p4;
    end else begin
        lbuf_1_0_23_V_5_phi_fu_18109_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_23_V_5_reg_18106;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_24_V_4_phi_fu_6290_p4 = lbuf_1_0_24_V_6_reg_24608;
    end else begin
        lbuf_1_0_24_V_4_phi_fu_6290_p4 = lbuf_1_0_24_V_4_reg_6286;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24))) begin
        lbuf_1_0_24_V_5_phi_fu_18009_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_24_V_5_phi_fu_18009_p64 = lbuf_1_0_24_V_4_phi_fu_6290_p4;
    end else begin
        lbuf_1_0_24_V_5_phi_fu_18009_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_24_V_5_reg_18006;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_25_V_4_phi_fu_6278_p4 = lbuf_1_0_25_V_6_reg_24502;
    end else begin
        lbuf_1_0_25_V_4_phi_fu_6278_p4 = lbuf_1_0_25_V_4_reg_6274;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25))) begin
        lbuf_1_0_25_V_5_phi_fu_17909_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_25_V_5_phi_fu_17909_p64 = lbuf_1_0_25_V_4_phi_fu_6278_p4;
    end else begin
        lbuf_1_0_25_V_5_phi_fu_17909_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_25_V_5_reg_17906;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_26_V_4_phi_fu_6266_p4 = lbuf_1_0_26_V_6_reg_24396;
    end else begin
        lbuf_1_0_26_V_4_phi_fu_6266_p4 = lbuf_1_0_26_V_4_reg_6262;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26))) begin
        lbuf_1_0_26_V_5_phi_fu_17809_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_26_V_5_phi_fu_17809_p64 = lbuf_1_0_26_V_4_phi_fu_6266_p4;
    end else begin
        lbuf_1_0_26_V_5_phi_fu_17809_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_26_V_5_reg_17806;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_27_V_4_phi_fu_6254_p4 = lbuf_1_0_27_V_6_reg_24290;
    end else begin
        lbuf_1_0_27_V_4_phi_fu_6254_p4 = lbuf_1_0_27_V_4_reg_6250;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27))) begin
        lbuf_1_0_27_V_5_phi_fu_17709_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_27_V_5_phi_fu_17709_p64 = lbuf_1_0_27_V_4_phi_fu_6254_p4;
    end else begin
        lbuf_1_0_27_V_5_phi_fu_17709_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_27_V_5_reg_17706;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_28_V_4_phi_fu_6242_p4 = lbuf_1_0_28_V_6_reg_24184;
    end else begin
        lbuf_1_0_28_V_4_phi_fu_6242_p4 = lbuf_1_0_28_V_4_reg_6238;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28))) begin
        lbuf_1_0_28_V_5_phi_fu_17609_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_28_V_5_phi_fu_17609_p64 = lbuf_1_0_28_V_4_phi_fu_6242_p4;
    end else begin
        lbuf_1_0_28_V_5_phi_fu_17609_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_28_V_5_reg_17606;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_29_V_4_phi_fu_6230_p4 = lbuf_1_0_29_V_6_reg_24078;
    end else begin
        lbuf_1_0_29_V_4_phi_fu_6230_p4 = lbuf_1_0_29_V_4_reg_6226;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29))) begin
        lbuf_1_0_29_V_5_phi_fu_17509_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_29_V_5_phi_fu_17509_p64 = lbuf_1_0_29_V_4_phi_fu_6230_p4;
    end else begin
        lbuf_1_0_29_V_5_phi_fu_17509_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_29_V_5_reg_17506;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_2_V_4_phi_fu_6554_p4 = lbuf_1_0_2_V_6_reg_26940;
    end else begin
        lbuf_1_0_2_V_4_phi_fu_6554_p4 = lbuf_1_0_2_V_4_reg_6550;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2))) begin
        lbuf_1_0_2_V_5_phi_fu_20209_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_2_V_5_phi_fu_20209_p64 = lbuf_1_0_2_V_4_phi_fu_6554_p4;
    end else begin
        lbuf_1_0_2_V_5_phi_fu_20209_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_2_V_5_reg_20206;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_30_V_4_phi_fu_6218_p4 = lbuf_1_0_30_V_6_reg_23972;
    end else begin
        lbuf_1_0_30_V_4_phi_fu_6218_p4 = lbuf_1_0_30_V_4_reg_6214;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30))) begin
        lbuf_1_0_30_V_5_phi_fu_17409_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_30_V_5_phi_fu_17409_p64 = lbuf_1_0_30_V_4_phi_fu_6218_p4;
    end else begin
        lbuf_1_0_30_V_5_phi_fu_17409_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_30_V_5_reg_17406;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_31_V_4_phi_fu_6206_p4 = lbuf_1_0_31_V_6_reg_23866;
    end else begin
        lbuf_1_0_31_V_4_phi_fu_6206_p4 = lbuf_1_0_31_V_4_reg_6202;
    end
end

always @ (*) begin
    if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_31_V_5_phi_fu_17309_p64 = lbuf_1_0_31_V_4_phi_fu_6206_p4;
    end else if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31))) begin
        lbuf_1_0_31_V_5_phi_fu_17309_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else begin
        lbuf_1_0_31_V_5_phi_fu_17309_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_31_V_5_reg_17306;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_3_V_4_phi_fu_6542_p4 = lbuf_1_0_3_V_6_reg_26834;
    end else begin
        lbuf_1_0_3_V_4_phi_fu_6542_p4 = lbuf_1_0_3_V_4_reg_6538;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3))) begin
        lbuf_1_0_3_V_5_phi_fu_20109_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_3_V_5_phi_fu_20109_p64 = lbuf_1_0_3_V_4_phi_fu_6542_p4;
    end else begin
        lbuf_1_0_3_V_5_phi_fu_20109_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_3_V_5_reg_20106;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_4_V_4_phi_fu_6530_p4 = lbuf_1_0_4_V_6_reg_26728;
    end else begin
        lbuf_1_0_4_V_4_phi_fu_6530_p4 = lbuf_1_0_4_V_4_reg_6526;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4))) begin
        lbuf_1_0_4_V_5_phi_fu_20009_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_4_V_5_phi_fu_20009_p64 = lbuf_1_0_4_V_4_phi_fu_6530_p4;
    end else begin
        lbuf_1_0_4_V_5_phi_fu_20009_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_4_V_5_reg_20006;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_5_V_4_phi_fu_6518_p4 = lbuf_1_0_5_V_6_reg_26622;
    end else begin
        lbuf_1_0_5_V_4_phi_fu_6518_p4 = lbuf_1_0_5_V_4_reg_6514;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5))) begin
        lbuf_1_0_5_V_5_phi_fu_19909_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_5_V_5_phi_fu_19909_p64 = lbuf_1_0_5_V_4_phi_fu_6518_p4;
    end else begin
        lbuf_1_0_5_V_5_phi_fu_19909_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_5_V_5_reg_19906;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_6_V_4_phi_fu_6506_p4 = lbuf_1_0_6_V_6_reg_26516;
    end else begin
        lbuf_1_0_6_V_4_phi_fu_6506_p4 = lbuf_1_0_6_V_4_reg_6502;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6))) begin
        lbuf_1_0_6_V_5_phi_fu_19809_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_6_V_5_phi_fu_19809_p64 = lbuf_1_0_6_V_4_phi_fu_6506_p4;
    end else begin
        lbuf_1_0_6_V_5_phi_fu_19809_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_6_V_5_reg_19806;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_7_V_4_phi_fu_6494_p4 = lbuf_1_0_7_V_6_reg_26410;
    end else begin
        lbuf_1_0_7_V_4_phi_fu_6494_p4 = lbuf_1_0_7_V_4_reg_6490;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7))) begin
        lbuf_1_0_7_V_5_phi_fu_19709_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_7_V_5_phi_fu_19709_p64 = lbuf_1_0_7_V_4_phi_fu_6494_p4;
    end else begin
        lbuf_1_0_7_V_5_phi_fu_19709_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_7_V_5_reg_19706;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_8_V_4_phi_fu_6482_p4 = lbuf_1_0_8_V_6_reg_26304;
    end else begin
        lbuf_1_0_8_V_4_phi_fu_6482_p4 = lbuf_1_0_8_V_4_reg_6478;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8))) begin
        lbuf_1_0_8_V_5_phi_fu_19609_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_8_V_5_phi_fu_19609_p64 = lbuf_1_0_8_V_4_phi_fu_6482_p4;
    end else begin
        lbuf_1_0_8_V_5_phi_fu_19609_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_8_V_5_reg_19606;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_0_9_V_4_phi_fu_6470_p4 = lbuf_1_0_9_V_6_reg_26198;
    end else begin
        lbuf_1_0_9_V_4_phi_fu_6470_p4 = lbuf_1_0_9_V_4_reg_6466;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9))) begin
        lbuf_1_0_9_V_5_phi_fu_19509_p64 = lbuf_1_0_0_V_7_fu_41363_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_1_0_9_V_5_phi_fu_19509_p64 = lbuf_1_0_9_V_4_phi_fu_6470_p4;
    end else begin
        lbuf_1_0_9_V_5_phi_fu_19509_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_9_V_5_reg_19506;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_0_V_4_phi_fu_6194_p4 = lbuf_1_1_0_V_6_reg_23761;
    end else begin
        lbuf_1_1_0_V_4_phi_fu_6194_p4 = lbuf_1_1_0_V_4_reg_6190;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_10_V_4_phi_fu_6074_p4 = lbuf_1_1_10_V_6_reg_22711;
    end else begin
        lbuf_1_1_10_V_4_phi_fu_6074_p4 = lbuf_1_1_10_V_4_reg_6070;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_11_V_4_phi_fu_6062_p4 = lbuf_1_1_11_V_6_reg_22606;
    end else begin
        lbuf_1_1_11_V_4_phi_fu_6062_p4 = lbuf_1_1_11_V_4_reg_6058;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_12_V_4_phi_fu_6050_p4 = lbuf_1_1_12_V_6_reg_22501;
    end else begin
        lbuf_1_1_12_V_4_phi_fu_6050_p4 = lbuf_1_1_12_V_4_reg_6046;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_13_V_4_phi_fu_6038_p4 = lbuf_1_1_13_V_6_reg_22396;
    end else begin
        lbuf_1_1_13_V_4_phi_fu_6038_p4 = lbuf_1_1_13_V_4_reg_6034;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_14_V_4_phi_fu_6026_p4 = lbuf_1_1_14_V_6_reg_22291;
    end else begin
        lbuf_1_1_14_V_4_phi_fu_6026_p4 = lbuf_1_1_14_V_4_reg_6022;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_15_V_4_phi_fu_6014_p4 = lbuf_1_1_15_V_6_reg_22186;
    end else begin
        lbuf_1_1_15_V_4_phi_fu_6014_p4 = lbuf_1_1_15_V_4_reg_6010;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_16_V_4_phi_fu_6002_p4 = lbuf_1_1_16_V_6_reg_22081;
    end else begin
        lbuf_1_1_16_V_4_phi_fu_6002_p4 = lbuf_1_1_16_V_4_reg_5998;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_17_V_4_phi_fu_5990_p4 = lbuf_1_1_17_V_6_reg_21976;
    end else begin
        lbuf_1_1_17_V_4_phi_fu_5990_p4 = lbuf_1_1_17_V_4_reg_5986;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_18_V_4_phi_fu_5978_p4 = lbuf_1_1_18_V_6_reg_21871;
    end else begin
        lbuf_1_1_18_V_4_phi_fu_5978_p4 = lbuf_1_1_18_V_4_reg_5974;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_19_V_4_phi_fu_5966_p4 = lbuf_1_1_19_V_6_reg_21766;
    end else begin
        lbuf_1_1_19_V_4_phi_fu_5966_p4 = lbuf_1_1_19_V_4_reg_5962;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_1_V_4_phi_fu_6182_p4 = lbuf_1_1_1_V_6_reg_23656;
    end else begin
        lbuf_1_1_1_V_4_phi_fu_6182_p4 = lbuf_1_1_1_V_4_reg_6178;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_20_V_4_phi_fu_5954_p4 = lbuf_1_1_20_V_6_reg_21661;
    end else begin
        lbuf_1_1_20_V_4_phi_fu_5954_p4 = lbuf_1_1_20_V_4_reg_5950;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_21_V_4_phi_fu_5942_p4 = lbuf_1_1_21_V_6_reg_21556;
    end else begin
        lbuf_1_1_21_V_4_phi_fu_5942_p4 = lbuf_1_1_21_V_4_reg_5938;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_22_V_4_phi_fu_5930_p4 = lbuf_1_1_22_V_6_reg_21451;
    end else begin
        lbuf_1_1_22_V_4_phi_fu_5930_p4 = lbuf_1_1_22_V_4_reg_5926;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_23_V_4_phi_fu_5918_p4 = lbuf_1_1_23_V_6_reg_21346;
    end else begin
        lbuf_1_1_23_V_4_phi_fu_5918_p4 = lbuf_1_1_23_V_4_reg_5914;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_24_V_4_phi_fu_5906_p4 = lbuf_1_1_24_V_6_reg_21241;
    end else begin
        lbuf_1_1_24_V_4_phi_fu_5906_p4 = lbuf_1_1_24_V_4_reg_5902;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_25_V_4_phi_fu_5894_p4 = lbuf_1_1_25_V_6_reg_21136;
    end else begin
        lbuf_1_1_25_V_4_phi_fu_5894_p4 = lbuf_1_1_25_V_4_reg_5890;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_26_V_4_phi_fu_5882_p4 = lbuf_1_1_26_V_6_reg_21031;
    end else begin
        lbuf_1_1_26_V_4_phi_fu_5882_p4 = lbuf_1_1_26_V_4_reg_5878;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_27_V_4_phi_fu_5870_p4 = lbuf_1_1_27_V_6_reg_20926;
    end else begin
        lbuf_1_1_27_V_4_phi_fu_5870_p4 = lbuf_1_1_27_V_4_reg_5866;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_28_V_4_phi_fu_5858_p4 = lbuf_1_1_28_V_6_reg_20821;
    end else begin
        lbuf_1_1_28_V_4_phi_fu_5858_p4 = lbuf_1_1_28_V_4_reg_5854;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_29_V_4_phi_fu_5846_p4 = lbuf_1_1_29_V_6_reg_20716;
    end else begin
        lbuf_1_1_29_V_4_phi_fu_5846_p4 = lbuf_1_1_29_V_4_reg_5842;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_2_V_4_phi_fu_6170_p4 = lbuf_1_1_2_V_6_reg_23551;
    end else begin
        lbuf_1_1_2_V_4_phi_fu_6170_p4 = lbuf_1_1_2_V_4_reg_6166;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_30_V_4_phi_fu_5834_p4 = lbuf_1_1_30_V_6_reg_20611;
    end else begin
        lbuf_1_1_30_V_4_phi_fu_5834_p4 = lbuf_1_1_30_V_4_reg_5830;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_31_V_4_phi_fu_5822_p4 = lbuf_1_1_31_V_6_reg_20506;
    end else begin
        lbuf_1_1_31_V_4_phi_fu_5822_p4 = lbuf_1_1_31_V_4_reg_5818;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_3_V_4_phi_fu_6158_p4 = lbuf_1_1_3_V_6_reg_23446;
    end else begin
        lbuf_1_1_3_V_4_phi_fu_6158_p4 = lbuf_1_1_3_V_4_reg_6154;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_4_V_4_phi_fu_6146_p4 = lbuf_1_1_4_V_6_reg_23341;
    end else begin
        lbuf_1_1_4_V_4_phi_fu_6146_p4 = lbuf_1_1_4_V_4_reg_6142;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_5_V_4_phi_fu_6134_p4 = lbuf_1_1_5_V_6_reg_23236;
    end else begin
        lbuf_1_1_5_V_4_phi_fu_6134_p4 = lbuf_1_1_5_V_4_reg_6130;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_6_V_4_phi_fu_6122_p4 = lbuf_1_1_6_V_6_reg_23131;
    end else begin
        lbuf_1_1_6_V_4_phi_fu_6122_p4 = lbuf_1_1_6_V_4_reg_6118;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_7_V_4_phi_fu_6110_p4 = lbuf_1_1_7_V_6_reg_23026;
    end else begin
        lbuf_1_1_7_V_4_phi_fu_6110_p4 = lbuf_1_1_7_V_4_reg_6106;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_8_V_4_phi_fu_6098_p4 = lbuf_1_1_8_V_6_reg_22921;
    end else begin
        lbuf_1_1_8_V_4_phi_fu_6098_p4 = lbuf_1_1_8_V_4_reg_6094;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_1_1_9_V_4_phi_fu_6086_p4 = lbuf_1_1_9_V_6_reg_22816;
    end else begin
        lbuf_1_1_9_V_4_phi_fu_6086_p4 = lbuf_1_1_9_V_4_reg_6082;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_0_V_4_phi_fu_5810_p4 = lbuf_2_0_0_V_6_reg_37104;
    end else begin
        lbuf_2_0_0_V_4_phi_fu_5810_p4 = lbuf_2_0_0_V_4_reg_5806;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0))) begin
        lbuf_2_0_0_V_5_phi_fu_30361_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)))) begin
        lbuf_2_0_0_V_5_phi_fu_30361_p64 = lbuf_2_0_0_V_4_phi_fu_5810_p4;
    end else begin
        lbuf_2_0_0_V_5_phi_fu_30361_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_0_V_5_reg_30358;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_10_V_4_phi_fu_5690_p4 = lbuf_2_0_10_V_6_reg_36044;
    end else begin
        lbuf_2_0_10_V_4_phi_fu_5690_p4 = lbuf_2_0_10_V_4_reg_5686;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10))) begin
        lbuf_2_0_10_V_5_phi_fu_29361_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_10_V_5_phi_fu_29361_p64 = lbuf_2_0_10_V_4_phi_fu_5690_p4;
    end else begin
        lbuf_2_0_10_V_5_phi_fu_29361_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_10_V_5_reg_29358;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_11_V_4_phi_fu_5678_p4 = lbuf_2_0_11_V_6_reg_35938;
    end else begin
        lbuf_2_0_11_V_4_phi_fu_5678_p4 = lbuf_2_0_11_V_4_reg_5674;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11))) begin
        lbuf_2_0_11_V_5_phi_fu_29261_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_11_V_5_phi_fu_29261_p64 = lbuf_2_0_11_V_4_phi_fu_5678_p4;
    end else begin
        lbuf_2_0_11_V_5_phi_fu_29261_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_11_V_5_reg_29258;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_12_V_4_phi_fu_5666_p4 = lbuf_2_0_12_V_6_reg_35832;
    end else begin
        lbuf_2_0_12_V_4_phi_fu_5666_p4 = lbuf_2_0_12_V_4_reg_5662;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12))) begin
        lbuf_2_0_12_V_5_phi_fu_29161_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_12_V_5_phi_fu_29161_p64 = lbuf_2_0_12_V_4_phi_fu_5666_p4;
    end else begin
        lbuf_2_0_12_V_5_phi_fu_29161_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_12_V_5_reg_29158;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_13_V_4_phi_fu_5654_p4 = lbuf_2_0_13_V_6_reg_35726;
    end else begin
        lbuf_2_0_13_V_4_phi_fu_5654_p4 = lbuf_2_0_13_V_4_reg_5650;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13))) begin
        lbuf_2_0_13_V_5_phi_fu_29061_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_13_V_5_phi_fu_29061_p64 = lbuf_2_0_13_V_4_phi_fu_5654_p4;
    end else begin
        lbuf_2_0_13_V_5_phi_fu_29061_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_13_V_5_reg_29058;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_14_V_4_phi_fu_5642_p4 = lbuf_2_0_14_V_6_reg_35620;
    end else begin
        lbuf_2_0_14_V_4_phi_fu_5642_p4 = lbuf_2_0_14_V_4_reg_5638;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14))) begin
        lbuf_2_0_14_V_5_phi_fu_28961_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_14_V_5_phi_fu_28961_p64 = lbuf_2_0_14_V_4_phi_fu_5642_p4;
    end else begin
        lbuf_2_0_14_V_5_phi_fu_28961_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_14_V_5_reg_28958;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_15_V_4_phi_fu_5630_p4 = lbuf_2_0_15_V_6_reg_35514;
    end else begin
        lbuf_2_0_15_V_4_phi_fu_5630_p4 = lbuf_2_0_15_V_4_reg_5626;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15))) begin
        lbuf_2_0_15_V_5_phi_fu_28861_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_15_V_5_phi_fu_28861_p64 = lbuf_2_0_15_V_4_phi_fu_5630_p4;
    end else begin
        lbuf_2_0_15_V_5_phi_fu_28861_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_15_V_5_reg_28858;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_16_V_4_phi_fu_5618_p4 = lbuf_2_0_16_V_6_reg_35408;
    end else begin
        lbuf_2_0_16_V_4_phi_fu_5618_p4 = lbuf_2_0_16_V_4_reg_5614;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16))) begin
        lbuf_2_0_16_V_5_phi_fu_28761_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_16_V_5_phi_fu_28761_p64 = lbuf_2_0_16_V_4_phi_fu_5618_p4;
    end else begin
        lbuf_2_0_16_V_5_phi_fu_28761_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_16_V_5_reg_28758;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_17_V_4_phi_fu_5606_p4 = lbuf_2_0_17_V_6_reg_35302;
    end else begin
        lbuf_2_0_17_V_4_phi_fu_5606_p4 = lbuf_2_0_17_V_4_reg_5602;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17))) begin
        lbuf_2_0_17_V_5_phi_fu_28661_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_17_V_5_phi_fu_28661_p64 = lbuf_2_0_17_V_4_phi_fu_5606_p4;
    end else begin
        lbuf_2_0_17_V_5_phi_fu_28661_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_17_V_5_reg_28658;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_18_V_4_phi_fu_5594_p4 = lbuf_2_0_18_V_6_reg_35196;
    end else begin
        lbuf_2_0_18_V_4_phi_fu_5594_p4 = lbuf_2_0_18_V_4_reg_5590;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18))) begin
        lbuf_2_0_18_V_5_phi_fu_28561_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_18_V_5_phi_fu_28561_p64 = lbuf_2_0_18_V_4_phi_fu_5594_p4;
    end else begin
        lbuf_2_0_18_V_5_phi_fu_28561_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_18_V_5_reg_28558;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_19_V_4_phi_fu_5582_p4 = lbuf_2_0_19_V_6_reg_35090;
    end else begin
        lbuf_2_0_19_V_4_phi_fu_5582_p4 = lbuf_2_0_19_V_4_reg_5578;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19))) begin
        lbuf_2_0_19_V_5_phi_fu_28461_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_19_V_5_phi_fu_28461_p64 = lbuf_2_0_19_V_4_phi_fu_5582_p4;
    end else begin
        lbuf_2_0_19_V_5_phi_fu_28461_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_19_V_5_reg_28458;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_1_V_4_phi_fu_5798_p4 = lbuf_2_0_1_V_6_reg_36998;
    end else begin
        lbuf_2_0_1_V_4_phi_fu_5798_p4 = lbuf_2_0_1_V_4_reg_5794;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1))) begin
        lbuf_2_0_1_V_5_phi_fu_30261_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_1_V_5_phi_fu_30261_p64 = lbuf_2_0_1_V_4_phi_fu_5798_p4;
    end else begin
        lbuf_2_0_1_V_5_phi_fu_30261_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_1_V_5_reg_30258;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_20_V_4_phi_fu_5570_p4 = lbuf_2_0_20_V_6_reg_34984;
    end else begin
        lbuf_2_0_20_V_4_phi_fu_5570_p4 = lbuf_2_0_20_V_4_reg_5566;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20))) begin
        lbuf_2_0_20_V_5_phi_fu_28361_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_20_V_5_phi_fu_28361_p64 = lbuf_2_0_20_V_4_phi_fu_5570_p4;
    end else begin
        lbuf_2_0_20_V_5_phi_fu_28361_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_20_V_5_reg_28358;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_21_V_4_phi_fu_5558_p4 = lbuf_2_0_21_V_6_reg_34878;
    end else begin
        lbuf_2_0_21_V_4_phi_fu_5558_p4 = lbuf_2_0_21_V_4_reg_5554;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21))) begin
        lbuf_2_0_21_V_5_phi_fu_28261_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_21_V_5_phi_fu_28261_p64 = lbuf_2_0_21_V_4_phi_fu_5558_p4;
    end else begin
        lbuf_2_0_21_V_5_phi_fu_28261_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_21_V_5_reg_28258;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_22_V_4_phi_fu_5546_p4 = lbuf_2_0_22_V_6_reg_34772;
    end else begin
        lbuf_2_0_22_V_4_phi_fu_5546_p4 = lbuf_2_0_22_V_4_reg_5542;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22))) begin
        lbuf_2_0_22_V_5_phi_fu_28161_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_22_V_5_phi_fu_28161_p64 = lbuf_2_0_22_V_4_phi_fu_5546_p4;
    end else begin
        lbuf_2_0_22_V_5_phi_fu_28161_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_22_V_5_reg_28158;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_23_V_4_phi_fu_5534_p4 = lbuf_2_0_23_V_6_reg_34666;
    end else begin
        lbuf_2_0_23_V_4_phi_fu_5534_p4 = lbuf_2_0_23_V_4_reg_5530;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23))) begin
        lbuf_2_0_23_V_5_phi_fu_28061_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_23_V_5_phi_fu_28061_p64 = lbuf_2_0_23_V_4_phi_fu_5534_p4;
    end else begin
        lbuf_2_0_23_V_5_phi_fu_28061_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_23_V_5_reg_28058;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_24_V_4_phi_fu_5522_p4 = lbuf_2_0_24_V_6_reg_34560;
    end else begin
        lbuf_2_0_24_V_4_phi_fu_5522_p4 = lbuf_2_0_24_V_4_reg_5518;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24))) begin
        lbuf_2_0_24_V_5_phi_fu_27961_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_24_V_5_phi_fu_27961_p64 = lbuf_2_0_24_V_4_phi_fu_5522_p4;
    end else begin
        lbuf_2_0_24_V_5_phi_fu_27961_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_24_V_5_reg_27958;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_25_V_4_phi_fu_5510_p4 = lbuf_2_0_25_V_6_reg_34454;
    end else begin
        lbuf_2_0_25_V_4_phi_fu_5510_p4 = lbuf_2_0_25_V_4_reg_5506;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25))) begin
        lbuf_2_0_25_V_5_phi_fu_27861_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_25_V_5_phi_fu_27861_p64 = lbuf_2_0_25_V_4_phi_fu_5510_p4;
    end else begin
        lbuf_2_0_25_V_5_phi_fu_27861_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_25_V_5_reg_27858;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_26_V_4_phi_fu_5498_p4 = lbuf_2_0_26_V_6_reg_34348;
    end else begin
        lbuf_2_0_26_V_4_phi_fu_5498_p4 = lbuf_2_0_26_V_4_reg_5494;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26))) begin
        lbuf_2_0_26_V_5_phi_fu_27761_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_26_V_5_phi_fu_27761_p64 = lbuf_2_0_26_V_4_phi_fu_5498_p4;
    end else begin
        lbuf_2_0_26_V_5_phi_fu_27761_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_26_V_5_reg_27758;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_27_V_4_phi_fu_5486_p4 = lbuf_2_0_27_V_6_reg_34242;
    end else begin
        lbuf_2_0_27_V_4_phi_fu_5486_p4 = lbuf_2_0_27_V_4_reg_5482;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27))) begin
        lbuf_2_0_27_V_5_phi_fu_27661_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_27_V_5_phi_fu_27661_p64 = lbuf_2_0_27_V_4_phi_fu_5486_p4;
    end else begin
        lbuf_2_0_27_V_5_phi_fu_27661_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_27_V_5_reg_27658;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_28_V_4_phi_fu_5474_p4 = lbuf_2_0_28_V_6_reg_34136;
    end else begin
        lbuf_2_0_28_V_4_phi_fu_5474_p4 = lbuf_2_0_28_V_4_reg_5470;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28))) begin
        lbuf_2_0_28_V_5_phi_fu_27561_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_28_V_5_phi_fu_27561_p64 = lbuf_2_0_28_V_4_phi_fu_5474_p4;
    end else begin
        lbuf_2_0_28_V_5_phi_fu_27561_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_28_V_5_reg_27558;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_29_V_4_phi_fu_5462_p4 = lbuf_2_0_29_V_6_reg_34030;
    end else begin
        lbuf_2_0_29_V_4_phi_fu_5462_p4 = lbuf_2_0_29_V_4_reg_5458;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29))) begin
        lbuf_2_0_29_V_5_phi_fu_27461_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_29_V_5_phi_fu_27461_p64 = lbuf_2_0_29_V_4_phi_fu_5462_p4;
    end else begin
        lbuf_2_0_29_V_5_phi_fu_27461_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_29_V_5_reg_27458;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_2_V_4_phi_fu_5786_p4 = lbuf_2_0_2_V_6_reg_36892;
    end else begin
        lbuf_2_0_2_V_4_phi_fu_5786_p4 = lbuf_2_0_2_V_4_reg_5782;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2))) begin
        lbuf_2_0_2_V_5_phi_fu_30161_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_2_V_5_phi_fu_30161_p64 = lbuf_2_0_2_V_4_phi_fu_5786_p4;
    end else begin
        lbuf_2_0_2_V_5_phi_fu_30161_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_2_V_5_reg_30158;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_30_V_4_phi_fu_5450_p4 = lbuf_2_0_30_V_6_reg_33924;
    end else begin
        lbuf_2_0_30_V_4_phi_fu_5450_p4 = lbuf_2_0_30_V_4_reg_5446;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30))) begin
        lbuf_2_0_30_V_5_phi_fu_27361_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_30_V_5_phi_fu_27361_p64 = lbuf_2_0_30_V_4_phi_fu_5450_p4;
    end else begin
        lbuf_2_0_30_V_5_phi_fu_27361_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_30_V_5_reg_27358;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_31_V_4_phi_fu_5438_p4 = lbuf_2_0_31_V_6_reg_33818;
    end else begin
        lbuf_2_0_31_V_4_phi_fu_5438_p4 = lbuf_2_0_31_V_4_reg_5434;
    end
end

always @ (*) begin
    if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_31_V_5_phi_fu_27261_p64 = lbuf_2_0_31_V_4_phi_fu_5438_p4;
    end else if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31))) begin
        lbuf_2_0_31_V_5_phi_fu_27261_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else begin
        lbuf_2_0_31_V_5_phi_fu_27261_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_31_V_5_reg_27258;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_3_V_4_phi_fu_5774_p4 = lbuf_2_0_3_V_6_reg_36786;
    end else begin
        lbuf_2_0_3_V_4_phi_fu_5774_p4 = lbuf_2_0_3_V_4_reg_5770;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3))) begin
        lbuf_2_0_3_V_5_phi_fu_30061_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_3_V_5_phi_fu_30061_p64 = lbuf_2_0_3_V_4_phi_fu_5774_p4;
    end else begin
        lbuf_2_0_3_V_5_phi_fu_30061_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_3_V_5_reg_30058;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_4_V_4_phi_fu_5762_p4 = lbuf_2_0_4_V_6_reg_36680;
    end else begin
        lbuf_2_0_4_V_4_phi_fu_5762_p4 = lbuf_2_0_4_V_4_reg_5758;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4))) begin
        lbuf_2_0_4_V_5_phi_fu_29961_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_4_V_5_phi_fu_29961_p64 = lbuf_2_0_4_V_4_phi_fu_5762_p4;
    end else begin
        lbuf_2_0_4_V_5_phi_fu_29961_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_4_V_5_reg_29958;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_5_V_4_phi_fu_5750_p4 = lbuf_2_0_5_V_6_reg_36574;
    end else begin
        lbuf_2_0_5_V_4_phi_fu_5750_p4 = lbuf_2_0_5_V_4_reg_5746;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5))) begin
        lbuf_2_0_5_V_5_phi_fu_29861_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_5_V_5_phi_fu_29861_p64 = lbuf_2_0_5_V_4_phi_fu_5750_p4;
    end else begin
        lbuf_2_0_5_V_5_phi_fu_29861_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_5_V_5_reg_29858;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_6_V_4_phi_fu_5738_p4 = lbuf_2_0_6_V_6_reg_36468;
    end else begin
        lbuf_2_0_6_V_4_phi_fu_5738_p4 = lbuf_2_0_6_V_4_reg_5734;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6))) begin
        lbuf_2_0_6_V_5_phi_fu_29761_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_6_V_5_phi_fu_29761_p64 = lbuf_2_0_6_V_4_phi_fu_5738_p4;
    end else begin
        lbuf_2_0_6_V_5_phi_fu_29761_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_6_V_5_reg_29758;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_7_V_4_phi_fu_5726_p4 = lbuf_2_0_7_V_6_reg_36362;
    end else begin
        lbuf_2_0_7_V_4_phi_fu_5726_p4 = lbuf_2_0_7_V_4_reg_5722;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7))) begin
        lbuf_2_0_7_V_5_phi_fu_29661_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_7_V_5_phi_fu_29661_p64 = lbuf_2_0_7_V_4_phi_fu_5726_p4;
    end else begin
        lbuf_2_0_7_V_5_phi_fu_29661_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_7_V_5_reg_29658;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_8_V_4_phi_fu_5714_p4 = lbuf_2_0_8_V_6_reg_36256;
    end else begin
        lbuf_2_0_8_V_4_phi_fu_5714_p4 = lbuf_2_0_8_V_4_reg_5710;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8))) begin
        lbuf_2_0_8_V_5_phi_fu_29561_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_8_V_5_phi_fu_29561_p64 = lbuf_2_0_8_V_4_phi_fu_5714_p4;
    end else begin
        lbuf_2_0_8_V_5_phi_fu_29561_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_8_V_5_reg_29558;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_0_9_V_4_phi_fu_5702_p4 = lbuf_2_0_9_V_6_reg_36150;
    end else begin
        lbuf_2_0_9_V_4_phi_fu_5702_p4 = lbuf_2_0_9_V_4_reg_5698;
    end
end

always @ (*) begin
    if (((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd9))) begin
        lbuf_2_0_9_V_5_phi_fu_29461_p64 = lbuf_2_0_0_V_14_fu_41660_p34;
    end else if ((((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd31)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd30)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd29)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd28)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd27)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd26)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd25)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd24)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd23)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd22)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd21)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd20)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd19)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd18)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd17)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd16)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd15)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd14)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd13)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd12)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd11)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd10)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd8)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd7)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd6)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd5)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd4)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd3)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd2)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd1)) | ((1'd0 == ap_reg_pp0_iter2_exitcond_flatten_reg_44294) & (ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (1'd0 == tmp_41_fu_40871_p2) & (ap_reg_pp0_iter2_tmp_70_reg_44343 == 5'd0)))) begin
        lbuf_2_0_9_V_5_phi_fu_29461_p64 = lbuf_2_0_9_V_4_phi_fu_5702_p4;
    end else begin
        lbuf_2_0_9_V_5_phi_fu_29461_p64 = ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_9_V_5_reg_29458;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_0_V_4_phi_fu_5426_p4 = lbuf_2_1_0_V_6_reg_33713;
    end else begin
        lbuf_2_1_0_V_4_phi_fu_5426_p4 = lbuf_2_1_0_V_4_reg_5422;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_10_V_4_phi_fu_5306_p4 = lbuf_2_1_10_V_6_reg_32663;
    end else begin
        lbuf_2_1_10_V_4_phi_fu_5306_p4 = lbuf_2_1_10_V_4_reg_5302;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_11_V_4_phi_fu_5294_p4 = lbuf_2_1_11_V_6_reg_32558;
    end else begin
        lbuf_2_1_11_V_4_phi_fu_5294_p4 = lbuf_2_1_11_V_4_reg_5290;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_12_V_4_phi_fu_5282_p4 = lbuf_2_1_12_V_6_reg_32453;
    end else begin
        lbuf_2_1_12_V_4_phi_fu_5282_p4 = lbuf_2_1_12_V_4_reg_5278;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_13_V_4_phi_fu_5270_p4 = lbuf_2_1_13_V_6_reg_32348;
    end else begin
        lbuf_2_1_13_V_4_phi_fu_5270_p4 = lbuf_2_1_13_V_4_reg_5266;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_14_V_4_phi_fu_5258_p4 = lbuf_2_1_14_V_6_reg_32243;
    end else begin
        lbuf_2_1_14_V_4_phi_fu_5258_p4 = lbuf_2_1_14_V_4_reg_5254;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_15_V_4_phi_fu_5246_p4 = lbuf_2_1_15_V_6_reg_32138;
    end else begin
        lbuf_2_1_15_V_4_phi_fu_5246_p4 = lbuf_2_1_15_V_4_reg_5242;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_16_V_4_phi_fu_5234_p4 = lbuf_2_1_16_V_6_reg_32033;
    end else begin
        lbuf_2_1_16_V_4_phi_fu_5234_p4 = lbuf_2_1_16_V_4_reg_5230;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_17_V_4_phi_fu_5222_p4 = lbuf_2_1_17_V_6_reg_31928;
    end else begin
        lbuf_2_1_17_V_4_phi_fu_5222_p4 = lbuf_2_1_17_V_4_reg_5218;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_18_V_4_phi_fu_5210_p4 = lbuf_2_1_18_V_6_reg_31823;
    end else begin
        lbuf_2_1_18_V_4_phi_fu_5210_p4 = lbuf_2_1_18_V_4_reg_5206;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_19_V_4_phi_fu_5198_p4 = lbuf_2_1_19_V_6_reg_31718;
    end else begin
        lbuf_2_1_19_V_4_phi_fu_5198_p4 = lbuf_2_1_19_V_4_reg_5194;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_1_V_4_phi_fu_5414_p4 = lbuf_2_1_1_V_6_reg_33608;
    end else begin
        lbuf_2_1_1_V_4_phi_fu_5414_p4 = lbuf_2_1_1_V_4_reg_5410;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_20_V_4_phi_fu_5186_p4 = lbuf_2_1_20_V_6_reg_31613;
    end else begin
        lbuf_2_1_20_V_4_phi_fu_5186_p4 = lbuf_2_1_20_V_4_reg_5182;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_21_V_4_phi_fu_5174_p4 = lbuf_2_1_21_V_6_reg_31508;
    end else begin
        lbuf_2_1_21_V_4_phi_fu_5174_p4 = lbuf_2_1_21_V_4_reg_5170;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_22_V_4_phi_fu_5162_p4 = lbuf_2_1_22_V_6_reg_31403;
    end else begin
        lbuf_2_1_22_V_4_phi_fu_5162_p4 = lbuf_2_1_22_V_4_reg_5158;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_23_V_4_phi_fu_5150_p4 = lbuf_2_1_23_V_6_reg_31298;
    end else begin
        lbuf_2_1_23_V_4_phi_fu_5150_p4 = lbuf_2_1_23_V_4_reg_5146;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_24_V_4_phi_fu_5138_p4 = lbuf_2_1_24_V_6_reg_31193;
    end else begin
        lbuf_2_1_24_V_4_phi_fu_5138_p4 = lbuf_2_1_24_V_4_reg_5134;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_25_V_4_phi_fu_5126_p4 = lbuf_2_1_25_V_6_reg_31088;
    end else begin
        lbuf_2_1_25_V_4_phi_fu_5126_p4 = lbuf_2_1_25_V_4_reg_5122;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_26_V_4_phi_fu_5114_p4 = lbuf_2_1_26_V_6_reg_30983;
    end else begin
        lbuf_2_1_26_V_4_phi_fu_5114_p4 = lbuf_2_1_26_V_4_reg_5110;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_27_V_4_phi_fu_5102_p4 = lbuf_2_1_27_V_6_reg_30878;
    end else begin
        lbuf_2_1_27_V_4_phi_fu_5102_p4 = lbuf_2_1_27_V_4_reg_5098;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_28_V_4_phi_fu_5090_p4 = lbuf_2_1_28_V_6_reg_30773;
    end else begin
        lbuf_2_1_28_V_4_phi_fu_5090_p4 = lbuf_2_1_28_V_4_reg_5086;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_29_V_4_phi_fu_5078_p4 = lbuf_2_1_29_V_6_reg_30668;
    end else begin
        lbuf_2_1_29_V_4_phi_fu_5078_p4 = lbuf_2_1_29_V_4_reg_5074;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_2_V_4_phi_fu_5402_p4 = lbuf_2_1_2_V_6_reg_33503;
    end else begin
        lbuf_2_1_2_V_4_phi_fu_5402_p4 = lbuf_2_1_2_V_4_reg_5398;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_30_V_4_phi_fu_5066_p4 = lbuf_2_1_30_V_6_reg_30563;
    end else begin
        lbuf_2_1_30_V_4_phi_fu_5066_p4 = lbuf_2_1_30_V_4_reg_5062;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_31_V_4_phi_fu_5054_p4 = lbuf_2_1_31_V_6_reg_30458;
    end else begin
        lbuf_2_1_31_V_4_phi_fu_5054_p4 = lbuf_2_1_31_V_4_reg_5050;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_3_V_4_phi_fu_5390_p4 = lbuf_2_1_3_V_6_reg_33398;
    end else begin
        lbuf_2_1_3_V_4_phi_fu_5390_p4 = lbuf_2_1_3_V_4_reg_5386;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_4_V_4_phi_fu_5378_p4 = lbuf_2_1_4_V_6_reg_33293;
    end else begin
        lbuf_2_1_4_V_4_phi_fu_5378_p4 = lbuf_2_1_4_V_4_reg_5374;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_5_V_4_phi_fu_5366_p4 = lbuf_2_1_5_V_6_reg_33188;
    end else begin
        lbuf_2_1_5_V_4_phi_fu_5366_p4 = lbuf_2_1_5_V_4_reg_5362;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_6_V_4_phi_fu_5354_p4 = lbuf_2_1_6_V_6_reg_33083;
    end else begin
        lbuf_2_1_6_V_4_phi_fu_5354_p4 = lbuf_2_1_6_V_4_reg_5350;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_7_V_4_phi_fu_5342_p4 = lbuf_2_1_7_V_6_reg_32978;
    end else begin
        lbuf_2_1_7_V_4_phi_fu_5342_p4 = lbuf_2_1_7_V_4_reg_5338;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_8_V_4_phi_fu_5330_p4 = lbuf_2_1_8_V_6_reg_32873;
    end else begin
        lbuf_2_1_8_V_4_phi_fu_5330_p4 = lbuf_2_1_8_V_4_reg_5326;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter4) & (1'd0 == ap_reg_pp0_iter3_exitcond_flatten_reg_44294))) begin
        lbuf_2_1_9_V_4_phi_fu_5318_p4 = lbuf_2_1_9_V_6_reg_32768;
    end else begin
        lbuf_2_1_9_V_4_phi_fu_5318_p4 = lbuf_2_1_9_V_4_reg_5314;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == exitcond_flatten_reg_44294) & (1'b1 == ap_enable_reg_pp0_iter1) & (ap_block_pp0_stage0 == 1'b0))) begin
        p_1_phi_fu_5032_p4 = tmp_35_mid2_v_v_reg_44310;
    end else begin
        p_1_phi_fu_5032_p4 = p_1_reg_5028;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        wt_mem_0_V_ce0 = 1'b1;
    end else begin
        wt_mem_0_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        wt_mem_1_V_ce0 = 1'b1;
    end else begin
        wt_mem_1_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((1'b1 == ap_CS_fsm_state2) & (1'd0 == tmp_s_fu_37295_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (tmp_26_fu_37306_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((~((ap_block_pp0_stage0_subdone == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5) & (ap_enable_reg_pp0_iter4 == 1'b0)) & ~((ap_block_pp0_stage0_subdone == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (ap_enable_reg_pp0_iter4 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((((ap_block_pp0_stage0_subdone == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter5) & (ap_enable_reg_pp0_iter4 == 1'b0)) | ((ap_block_pp0_stage0_subdone == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter3) & (ap_enable_reg_pp0_iter4 == 1'b0)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state11 : begin
            ap_NS_fsm = ap_ST_fsm_state12;
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (1'd0 == tmp_43_fu_42944_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state2;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign addr_V_fu_40713_p2 = (tmp_35_mid2_fu_40559_p3 + tmp_68_cast_fu_40709_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state10_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_0_V_5_reg_10454 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_0_V_6_reg_17200 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_10_V_5_reg_9454 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_10_V_6_reg_16140 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_11_V_5_reg_9354 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_11_V_6_reg_16034 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_12_V_5_reg_9254 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_12_V_6_reg_15928 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_13_V_5_reg_9154 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_13_V_6_reg_15822 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_14_V_5_reg_9054 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_14_V_6_reg_15716 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_15_V_5_reg_8954 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_15_V_6_reg_15610 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_16_V_5_reg_8854 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_16_V_6_reg_15504 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_17_V_5_reg_8754 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_17_V_6_reg_15398 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_18_V_5_reg_8654 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_18_V_6_reg_15292 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_19_V_5_reg_8554 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_19_V_6_reg_15186 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_1_V_5_reg_10354 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_1_V_6_reg_17094 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_20_V_5_reg_8454 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_20_V_6_reg_15080 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_21_V_5_reg_8354 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_21_V_6_reg_14974 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_22_V_5_reg_8254 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_22_V_6_reg_14868 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_23_V_5_reg_8154 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_23_V_6_reg_14762 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_24_V_5_reg_8054 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_24_V_6_reg_14656 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_25_V_5_reg_7954 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_25_V_6_reg_14550 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_26_V_5_reg_7854 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_26_V_6_reg_14444 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_27_V_5_reg_7754 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_27_V_6_reg_14338 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_28_V_5_reg_7654 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_28_V_6_reg_14232 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_29_V_5_reg_7554 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_29_V_6_reg_14126 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_2_V_5_reg_10254 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_2_V_6_reg_16988 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_30_V_5_reg_7454 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_30_V_6_reg_14020 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_31_V_5_reg_7354 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_31_V_6_reg_13914 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_3_V_5_reg_10154 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_3_V_6_reg_16882 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_4_V_5_reg_10054 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_4_V_6_reg_16776 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_5_V_5_reg_9954 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_5_V_6_reg_16670 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_6_V_5_reg_9854 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_6_V_6_reg_16564 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_7_V_5_reg_9754 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_7_V_6_reg_16458 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_8_V_5_reg_9654 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_8_V_6_reg_16352 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_9_V_5_reg_9554 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_0_9_V_6_reg_16246 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_0_V_6_reg_13809 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_10_V_6_reg_12759 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_11_V_6_reg_12654 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_12_V_6_reg_12549 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_13_V_6_reg_12444 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_14_V_6_reg_12339 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_15_V_6_reg_12234 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_16_V_6_reg_12129 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_17_V_6_reg_12024 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_18_V_6_reg_11919 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_19_V_6_reg_11814 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_1_V_6_reg_13704 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_20_V_6_reg_11709 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_21_V_6_reg_11604 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_22_V_6_reg_11499 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_23_V_6_reg_11394 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_24_V_6_reg_11289 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_25_V_6_reg_11184 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_26_V_6_reg_11079 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_27_V_6_reg_10974 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_28_V_6_reg_10869 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_29_V_6_reg_10764 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_2_V_6_reg_13599 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_30_V_6_reg_10659 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_31_V_6_reg_10554 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_3_V_6_reg_13494 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_4_V_6_reg_13389 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_5_V_6_reg_13284 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_6_V_6_reg_13179 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_7_V_6_reg_13074 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_8_V_6_reg_12969 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_0_1_9_V_6_reg_12864 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_0_V_5_reg_20406 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_0_V_6_reg_27152 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_10_V_5_reg_19406 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_10_V_6_reg_26092 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_11_V_5_reg_19306 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_11_V_6_reg_25986 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_12_V_5_reg_19206 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_12_V_6_reg_25880 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_13_V_5_reg_19106 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_13_V_6_reg_25774 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_14_V_5_reg_19006 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_14_V_6_reg_25668 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_15_V_5_reg_18906 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_15_V_6_reg_25562 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_16_V_5_reg_18806 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_16_V_6_reg_25456 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_17_V_5_reg_18706 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_17_V_6_reg_25350 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_18_V_5_reg_18606 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_18_V_6_reg_25244 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_19_V_5_reg_18506 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_19_V_6_reg_25138 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_1_V_5_reg_20306 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_1_V_6_reg_27046 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_20_V_5_reg_18406 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_20_V_6_reg_25032 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_21_V_5_reg_18306 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_21_V_6_reg_24926 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_22_V_5_reg_18206 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_22_V_6_reg_24820 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_23_V_5_reg_18106 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_23_V_6_reg_24714 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_24_V_5_reg_18006 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_24_V_6_reg_24608 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_25_V_5_reg_17906 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_25_V_6_reg_24502 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_26_V_5_reg_17806 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_26_V_6_reg_24396 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_27_V_5_reg_17706 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_27_V_6_reg_24290 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_28_V_5_reg_17606 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_28_V_6_reg_24184 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_29_V_5_reg_17506 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_29_V_6_reg_24078 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_2_V_5_reg_20206 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_2_V_6_reg_26940 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_30_V_5_reg_17406 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_30_V_6_reg_23972 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_31_V_5_reg_17306 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_31_V_6_reg_23866 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_3_V_5_reg_20106 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_3_V_6_reg_26834 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_4_V_5_reg_20006 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_4_V_6_reg_26728 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_5_V_5_reg_19906 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_5_V_6_reg_26622 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_6_V_5_reg_19806 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_6_V_6_reg_26516 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_7_V_5_reg_19706 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_7_V_6_reg_26410 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_8_V_5_reg_19606 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_8_V_6_reg_26304 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_9_V_5_reg_19506 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_0_9_V_6_reg_26198 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_0_V_6_reg_23761 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_10_V_6_reg_22711 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_11_V_6_reg_22606 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_12_V_6_reg_22501 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_13_V_6_reg_22396 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_14_V_6_reg_22291 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_15_V_6_reg_22186 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_16_V_6_reg_22081 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_17_V_6_reg_21976 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_18_V_6_reg_21871 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_19_V_6_reg_21766 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_1_V_6_reg_23656 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_20_V_6_reg_21661 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_21_V_6_reg_21556 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_22_V_6_reg_21451 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_23_V_6_reg_21346 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_24_V_6_reg_21241 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_25_V_6_reg_21136 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_26_V_6_reg_21031 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_27_V_6_reg_20926 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_28_V_6_reg_20821 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_29_V_6_reg_20716 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_2_V_6_reg_23551 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_30_V_6_reg_20611 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_31_V_6_reg_20506 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_3_V_6_reg_23446 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_4_V_6_reg_23341 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_5_V_6_reg_23236 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_6_V_6_reg_23131 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_7_V_6_reg_23026 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_8_V_6_reg_22921 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_1_1_9_V_6_reg_22816 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_0_V_5_reg_30358 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_0_V_6_reg_37104 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_10_V_5_reg_29358 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_10_V_6_reg_36044 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_11_V_5_reg_29258 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_11_V_6_reg_35938 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_12_V_5_reg_29158 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_12_V_6_reg_35832 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_13_V_5_reg_29058 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_13_V_6_reg_35726 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_14_V_5_reg_28958 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_14_V_6_reg_35620 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_15_V_5_reg_28858 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_15_V_6_reg_35514 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_16_V_5_reg_28758 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_16_V_6_reg_35408 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_17_V_5_reg_28658 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_17_V_6_reg_35302 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_18_V_5_reg_28558 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_18_V_6_reg_35196 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_19_V_5_reg_28458 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_19_V_6_reg_35090 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_1_V_5_reg_30258 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_1_V_6_reg_36998 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_20_V_5_reg_28358 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_20_V_6_reg_34984 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_21_V_5_reg_28258 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_21_V_6_reg_34878 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_22_V_5_reg_28158 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_22_V_6_reg_34772 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_23_V_5_reg_28058 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_23_V_6_reg_34666 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_24_V_5_reg_27958 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_24_V_6_reg_34560 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_25_V_5_reg_27858 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_25_V_6_reg_34454 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_26_V_5_reg_27758 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_26_V_6_reg_34348 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_27_V_5_reg_27658 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_27_V_6_reg_34242 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_28_V_5_reg_27558 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_28_V_6_reg_34136 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_29_V_5_reg_27458 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_29_V_6_reg_34030 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_2_V_5_reg_30158 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_2_V_6_reg_36892 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_30_V_5_reg_27358 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_30_V_6_reg_33924 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_31_V_5_reg_27258 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_31_V_6_reg_33818 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_3_V_5_reg_30058 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_3_V_6_reg_36786 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_4_V_5_reg_29958 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_4_V_6_reg_36680 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_5_V_5_reg_29858 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_5_V_6_reg_36574 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_6_V_5_reg_29758 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_6_V_6_reg_36468 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_7_V_5_reg_29658 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_7_V_6_reg_36362 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_8_V_5_reg_29558 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_8_V_6_reg_36256 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_9_V_5_reg_29458 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_0_9_V_6_reg_36150 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_0_V_6_reg_33713 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_10_V_6_reg_32663 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_11_V_6_reg_32558 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_12_V_6_reg_32453 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_13_V_6_reg_32348 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_14_V_6_reg_32243 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_15_V_6_reg_32138 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_16_V_6_reg_32033 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_17_V_6_reg_31928 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_18_V_6_reg_31823 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_19_V_6_reg_31718 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_1_V_6_reg_33608 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_20_V_6_reg_31613 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_21_V_6_reg_31508 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_22_V_6_reg_31403 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_23_V_6_reg_31298 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_24_V_6_reg_31193 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_25_V_6_reg_31088 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_26_V_6_reg_30983 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_27_V_6_reg_30878 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_28_V_6_reg_30773 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_29_V_6_reg_30668 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_2_V_6_reg_33503 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_30_V_6_reg_30563 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_31_V_6_reg_30458 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_3_V_6_reg_33398 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_4_V_6_reg_33293 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_5_V_6_reg_33188 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_6_V_6_reg_33083 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_7_V_6_reg_32978 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_8_V_6_reg_32873 = 'bx;

assign ap_phi_precharge_reg_pp0_iter3_lbuf_2_1_9_V_6_reg_32768 = 'bx;

assign bvh_d_index_fu_42183_p2 = (p_2_mid2_fu_40854_p3 + tmp841_cast_fu_42179_p1);

assign c_V_fu_40743_p2 = (p_4_mid2_fu_40537_p3 + 6'd1);

assign d_o_idx_V_read_read_fu_450_p2 = d_o_idx_V;

assign dmem_0_0_V_d0 = tmp_47_fu_42977_p18;

assign dmem_0_1_V_d0 = tmp_47_fu_42977_p18;

assign dmem_1_0_V_d0 = tmp_47_fu_42977_p18;

assign dmem_1_1_V_d0 = tmp_47_fu_42977_p18;

assign exitcond_flatten_fu_40519_p2 = ((indvar_flatten_reg_5017 == 11'd1089) ? 1'b1 : 1'b0);

assign i_V_fu_42950_p2 = (p_3_reg_37210 + 5'd1);

assign index_assign_cast_fu_42774_p1 = $signed(ap_reg_pp0_iter4_bvh_d_index_reg_44558);

assign indvar_flatten_next_fu_40525_p2 = (indvar_flatten_reg_5017 + 11'd1);

assign kh_index_V_cast_fu_37273_p1 = kh_index_V;

assign kh_mem_V_address0 = tmp_i_fu_40309_p1;

assign lbuf_0_1_0_V_2_fu_37414_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_0_V_1_reg_4643);

assign lbuf_0_1_0_V_5_fu_40876_p1 = p_Val2_1_fu_40865_p3[19:0];

assign lbuf_0_1_10_V_2_fu_38334_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_10_V_1_reg_4533);

assign lbuf_0_1_11_V_2_fu_38426_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_11_V_1_reg_4522);

assign lbuf_0_1_12_V_2_fu_38518_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_12_V_1_reg_4511);

assign lbuf_0_1_13_V_2_fu_38610_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_13_V_1_reg_4500);

assign lbuf_0_1_14_V_2_fu_38702_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_14_V_1_reg_4489);

assign lbuf_0_1_15_V_2_fu_38794_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_15_V_1_reg_4478);

assign lbuf_0_1_16_V_2_fu_38886_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_16_V_1_reg_4467);

assign lbuf_0_1_17_V_2_fu_38978_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_17_V_1_reg_4456);

assign lbuf_0_1_18_V_2_fu_39070_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_18_V_1_reg_4445);

assign lbuf_0_1_19_V_2_fu_39162_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_19_V_1_reg_4434);

assign lbuf_0_1_1_V_2_fu_37506_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_1_V_1_reg_4632);

assign lbuf_0_1_20_V_2_fu_39254_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_20_V_1_reg_4423);

assign lbuf_0_1_21_V_2_fu_39346_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_21_V_1_reg_4412);

assign lbuf_0_1_22_V_2_fu_39438_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_22_V_1_reg_4401);

assign lbuf_0_1_23_V_2_fu_39530_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_23_V_1_reg_4390);

assign lbuf_0_1_24_V_2_fu_39622_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_24_V_1_reg_4379);

assign lbuf_0_1_25_V_2_fu_39714_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_25_V_1_reg_4368);

assign lbuf_0_1_26_V_2_fu_39806_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_26_V_1_reg_4357);

assign lbuf_0_1_27_V_2_fu_39898_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_27_V_1_reg_4346);

assign lbuf_0_1_28_V_2_fu_39990_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_28_V_1_reg_4335);

assign lbuf_0_1_29_V_2_fu_40082_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_29_V_1_reg_4324);

assign lbuf_0_1_2_V_2_fu_37598_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_2_V_1_reg_4621);

assign lbuf_0_1_30_V_2_fu_40174_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_30_V_1_reg_4313);

assign lbuf_0_1_31_V_2_fu_40266_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_31_V_1_reg_4302);

assign lbuf_0_1_3_V_2_fu_37690_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_3_V_1_reg_4610);

assign lbuf_0_1_4_V_2_fu_37782_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_4_V_1_reg_4599);

assign lbuf_0_1_5_V_2_fu_37874_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_5_V_1_reg_4588);

assign lbuf_0_1_6_V_2_fu_37966_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_6_V_1_reg_4577);

assign lbuf_0_1_7_V_2_fu_38058_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_7_V_1_reg_4566);

assign lbuf_0_1_8_V_2_fu_38150_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_8_V_1_reg_4555);

assign lbuf_0_1_9_V_2_fu_38242_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? 20'd0 : lbuf_0_1_9_V_1_reg_4544);

assign lbuf_1_1_0_V_2_fu_37406_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_0_V_1_reg_3939 : sel_tmp7_fu_37398_p3);

assign lbuf_1_1_0_V_5_fu_41167_p4 = {{p_Val2_1_fu_40865_p3[39:20]}};

assign lbuf_1_1_10_V_2_fu_38326_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_10_V_1_reg_3829 : sel_tmp28_fu_38318_p3);

assign lbuf_1_1_11_V_2_fu_38418_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_11_V_1_reg_3818 : sel_tmp30_fu_38410_p3);

assign lbuf_1_1_12_V_2_fu_38510_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_12_V_1_reg_3807 : sel_tmp32_fu_38502_p3);

assign lbuf_1_1_13_V_2_fu_38602_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_13_V_1_reg_3796 : sel_tmp34_fu_38594_p3);

assign lbuf_1_1_14_V_2_fu_38694_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_14_V_1_reg_3785 : sel_tmp36_fu_38686_p3);

assign lbuf_1_1_15_V_2_fu_38786_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_15_V_1_reg_3774 : sel_tmp38_fu_38778_p3);

assign lbuf_1_1_16_V_2_fu_38878_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_16_V_1_reg_3763 : sel_tmp40_fu_38870_p3);

assign lbuf_1_1_17_V_2_fu_38970_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_17_V_1_reg_3752 : sel_tmp42_fu_38962_p3);

assign lbuf_1_1_18_V_2_fu_39062_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_18_V_1_reg_3741 : sel_tmp44_fu_39054_p3);

assign lbuf_1_1_19_V_2_fu_39154_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_19_V_1_reg_3730 : sel_tmp46_fu_39146_p3);

assign lbuf_1_1_1_V_2_fu_37498_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_1_V_1_reg_3928 : sel_tmp10_fu_37490_p3);

assign lbuf_1_1_20_V_2_fu_39246_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_20_V_1_reg_3719 : sel_tmp48_fu_39238_p3);

assign lbuf_1_1_21_V_2_fu_39338_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_21_V_1_reg_3708 : sel_tmp50_fu_39330_p3);

assign lbuf_1_1_22_V_2_fu_39430_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_22_V_1_reg_3697 : sel_tmp52_fu_39422_p3);

assign lbuf_1_1_23_V_2_fu_39522_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_23_V_1_reg_3686 : sel_tmp54_fu_39514_p3);

assign lbuf_1_1_24_V_2_fu_39614_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_24_V_1_reg_3675 : sel_tmp56_fu_39606_p3);

assign lbuf_1_1_25_V_2_fu_39706_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_25_V_1_reg_3664 : sel_tmp58_fu_39698_p3);

assign lbuf_1_1_26_V_2_fu_39798_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_26_V_1_reg_3653 : sel_tmp60_fu_39790_p3);

assign lbuf_1_1_27_V_2_fu_39890_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_27_V_1_reg_3642 : sel_tmp62_fu_39882_p3);

assign lbuf_1_1_28_V_2_fu_39982_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_28_V_1_reg_3631 : sel_tmp64_fu_39974_p3);

assign lbuf_1_1_29_V_2_fu_40074_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_29_V_1_reg_3620 : sel_tmp66_fu_40066_p3);

assign lbuf_1_1_2_V_2_fu_37590_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_2_V_1_reg_3917 : sel_tmp12_fu_37582_p3);

assign lbuf_1_1_30_V_2_fu_40166_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_30_V_1_reg_3609 : sel_tmp68_fu_40158_p3);

assign lbuf_1_1_31_V_2_fu_40258_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_31_V_1_reg_3598 : sel_tmp70_fu_40250_p3);

assign lbuf_1_1_3_V_2_fu_37682_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_3_V_1_reg_3906 : sel_tmp14_fu_37674_p3);

assign lbuf_1_1_4_V_2_fu_37774_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_4_V_1_reg_3895 : sel_tmp16_fu_37766_p3);

assign lbuf_1_1_5_V_2_fu_37866_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_5_V_1_reg_3884 : sel_tmp18_fu_37858_p3);

assign lbuf_1_1_6_V_2_fu_37958_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_6_V_1_reg_3873 : sel_tmp20_fu_37950_p3);

assign lbuf_1_1_7_V_2_fu_38050_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_7_V_1_reg_3862 : sel_tmp22_fu_38042_p3);

assign lbuf_1_1_8_V_2_fu_38142_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_8_V_1_reg_3851 : sel_tmp24_fu_38134_p3);

assign lbuf_1_1_9_V_2_fu_38234_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_1_9_V_1_reg_3840 : sel_tmp26_fu_38226_p3);

assign lbuf_2_0_0_V_11_fu_37374_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_0_V_13_fu_37318_p5 : lbuf_2_0_0_V_10_reg_4995);

assign lbuf_2_0_0_V_2_fu_37350_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_0_V_1_reg_3587 : lbuf_2_0_0_V_7_fu_37336_p3);

assign lbuf_2_0_0_V_7_fu_37336_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_0_V_1_reg_3587 : lbuf_2_0_0_V_13_fu_37318_p5);

assign lbuf_2_0_0_V_8_fu_37358_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_0_V_13_fu_37318_p5 : lbuf_1_0_0_V_1_reg_4291);

assign lbuf_2_0_0_V_9_fu_37366_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_0_V_1_reg_4291 : lbuf_2_0_0_V_8_fu_37358_p3);

assign lbuf_2_0_10_V_11_fu_38294_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_10_V_13_fu_38250_p5 : lbuf_2_0_10_V_10_reg_4885);

assign lbuf_2_0_10_V_2_fu_38270_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_10_V_1_reg_3477 : lbuf_2_0_10_V_7_fu_38262_p3);

assign lbuf_2_0_10_V_7_fu_38262_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_10_V_1_reg_3477 : lbuf_2_0_10_V_13_fu_38250_p5);

assign lbuf_2_0_10_V_8_fu_38278_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_10_V_13_fu_38250_p5 : lbuf_1_0_10_V_1_reg_4181);

assign lbuf_2_0_10_V_9_fu_38286_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_10_V_1_reg_4181 : lbuf_2_0_10_V_8_fu_38278_p3);

assign lbuf_2_0_11_V_11_fu_38386_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_11_V_13_fu_38342_p5 : lbuf_2_0_11_V_10_reg_4874);

assign lbuf_2_0_11_V_2_fu_38362_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_11_V_1_reg_3466 : lbuf_2_0_11_V_7_fu_38354_p3);

assign lbuf_2_0_11_V_7_fu_38354_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_11_V_1_reg_3466 : lbuf_2_0_11_V_13_fu_38342_p5);

assign lbuf_2_0_11_V_8_fu_38370_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_11_V_13_fu_38342_p5 : lbuf_1_0_11_V_1_reg_4170);

assign lbuf_2_0_11_V_9_fu_38378_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_11_V_1_reg_4170 : lbuf_2_0_11_V_8_fu_38370_p3);

assign lbuf_2_0_12_V_11_fu_38478_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_12_V_13_fu_38434_p5 : lbuf_2_0_12_V_10_reg_4863);

assign lbuf_2_0_12_V_2_fu_38454_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_12_V_1_reg_3455 : lbuf_2_0_12_V_7_fu_38446_p3);

assign lbuf_2_0_12_V_7_fu_38446_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_12_V_1_reg_3455 : lbuf_2_0_12_V_13_fu_38434_p5);

assign lbuf_2_0_12_V_8_fu_38462_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_12_V_13_fu_38434_p5 : lbuf_1_0_12_V_1_reg_4159);

assign lbuf_2_0_12_V_9_fu_38470_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_12_V_1_reg_4159 : lbuf_2_0_12_V_8_fu_38462_p3);

assign lbuf_2_0_13_V_11_fu_38570_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_13_V_13_fu_38526_p5 : lbuf_2_0_13_V_10_reg_4852);

assign lbuf_2_0_13_V_2_fu_38546_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_13_V_1_reg_3444 : lbuf_2_0_13_V_7_fu_38538_p3);

assign lbuf_2_0_13_V_7_fu_38538_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_13_V_1_reg_3444 : lbuf_2_0_13_V_13_fu_38526_p5);

assign lbuf_2_0_13_V_8_fu_38554_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_13_V_13_fu_38526_p5 : lbuf_1_0_13_V_1_reg_4148);

assign lbuf_2_0_13_V_9_fu_38562_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_13_V_1_reg_4148 : lbuf_2_0_13_V_8_fu_38554_p3);

assign lbuf_2_0_14_V_11_fu_38662_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_14_V_13_fu_38618_p5 : lbuf_2_0_14_V_10_reg_4841);

assign lbuf_2_0_14_V_2_fu_38638_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_14_V_1_reg_3433 : lbuf_2_0_14_V_7_fu_38630_p3);

assign lbuf_2_0_14_V_7_fu_38630_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_14_V_1_reg_3433 : lbuf_2_0_14_V_13_fu_38618_p5);

assign lbuf_2_0_14_V_8_fu_38646_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_14_V_13_fu_38618_p5 : lbuf_1_0_14_V_1_reg_4137);

assign lbuf_2_0_14_V_9_fu_38654_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_14_V_1_reg_4137 : lbuf_2_0_14_V_8_fu_38646_p3);

assign lbuf_2_0_15_V_11_fu_38754_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_15_V_13_fu_38710_p5 : lbuf_2_0_15_V_10_reg_4830);

assign lbuf_2_0_15_V_2_fu_38730_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_15_V_1_reg_3422 : lbuf_2_0_15_V_7_fu_38722_p3);

assign lbuf_2_0_15_V_7_fu_38722_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_15_V_1_reg_3422 : lbuf_2_0_15_V_13_fu_38710_p5);

assign lbuf_2_0_15_V_8_fu_38738_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_15_V_13_fu_38710_p5 : lbuf_1_0_15_V_1_reg_4126);

assign lbuf_2_0_15_V_9_fu_38746_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_15_V_1_reg_4126 : lbuf_2_0_15_V_8_fu_38738_p3);

assign lbuf_2_0_16_V_11_fu_38846_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_16_V_13_fu_38802_p5 : lbuf_2_0_16_V_10_reg_4819);

assign lbuf_2_0_16_V_2_fu_38822_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_16_V_1_reg_3411 : lbuf_2_0_16_V_7_fu_38814_p3);

assign lbuf_2_0_16_V_7_fu_38814_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_16_V_1_reg_3411 : lbuf_2_0_16_V_13_fu_38802_p5);

assign lbuf_2_0_16_V_8_fu_38830_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_16_V_13_fu_38802_p5 : lbuf_1_0_16_V_1_reg_4115);

assign lbuf_2_0_16_V_9_fu_38838_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_16_V_1_reg_4115 : lbuf_2_0_16_V_8_fu_38830_p3);

assign lbuf_2_0_17_V_11_fu_38938_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_17_V_13_fu_38894_p5 : lbuf_2_0_17_V_10_reg_4808);

assign lbuf_2_0_17_V_2_fu_38914_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_17_V_1_reg_3400 : lbuf_2_0_17_V_7_fu_38906_p3);

assign lbuf_2_0_17_V_7_fu_38906_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_17_V_1_reg_3400 : lbuf_2_0_17_V_13_fu_38894_p5);

assign lbuf_2_0_17_V_8_fu_38922_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_17_V_13_fu_38894_p5 : lbuf_1_0_17_V_1_reg_4104);

assign lbuf_2_0_17_V_9_fu_38930_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_17_V_1_reg_4104 : lbuf_2_0_17_V_8_fu_38922_p3);

assign lbuf_2_0_18_V_11_fu_39030_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_18_V_13_fu_38986_p5 : lbuf_2_0_18_V_10_reg_4797);

assign lbuf_2_0_18_V_2_fu_39006_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_18_V_1_reg_3389 : lbuf_2_0_18_V_7_fu_38998_p3);

assign lbuf_2_0_18_V_7_fu_38998_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_18_V_1_reg_3389 : lbuf_2_0_18_V_13_fu_38986_p5);

assign lbuf_2_0_18_V_8_fu_39014_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_18_V_13_fu_38986_p5 : lbuf_1_0_18_V_1_reg_4093);

assign lbuf_2_0_18_V_9_fu_39022_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_18_V_1_reg_4093 : lbuf_2_0_18_V_8_fu_39014_p3);

assign lbuf_2_0_19_V_11_fu_39122_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_19_V_13_fu_39078_p5 : lbuf_2_0_19_V_10_reg_4786);

assign lbuf_2_0_19_V_2_fu_39098_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_19_V_1_reg_3378 : lbuf_2_0_19_V_7_fu_39090_p3);

assign lbuf_2_0_19_V_7_fu_39090_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_19_V_1_reg_3378 : lbuf_2_0_19_V_13_fu_39078_p5);

assign lbuf_2_0_19_V_8_fu_39106_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_19_V_13_fu_39078_p5 : lbuf_1_0_19_V_1_reg_4082);

assign lbuf_2_0_19_V_9_fu_39114_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_19_V_1_reg_4082 : lbuf_2_0_19_V_8_fu_39106_p3);

assign lbuf_2_0_1_V_11_fu_37466_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_1_V_13_fu_37422_p5 : lbuf_2_0_1_V_10_reg_4984);

assign lbuf_2_0_1_V_2_fu_37442_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_1_V_1_reg_3576 : lbuf_2_0_1_V_7_fu_37434_p3);

assign lbuf_2_0_1_V_7_fu_37434_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_1_V_1_reg_3576 : lbuf_2_0_1_V_13_fu_37422_p5);

assign lbuf_2_0_1_V_8_fu_37450_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_1_V_13_fu_37422_p5 : lbuf_1_0_1_V_1_reg_4280);

assign lbuf_2_0_1_V_9_fu_37458_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_1_V_1_reg_4280 : lbuf_2_0_1_V_8_fu_37450_p3);

assign lbuf_2_0_20_V_11_fu_39214_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_20_V_13_fu_39170_p5 : lbuf_2_0_20_V_10_reg_4775);

assign lbuf_2_0_20_V_2_fu_39190_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_20_V_1_reg_3367 : lbuf_2_0_20_V_7_fu_39182_p3);

assign lbuf_2_0_20_V_7_fu_39182_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_20_V_1_reg_3367 : lbuf_2_0_20_V_13_fu_39170_p5);

assign lbuf_2_0_20_V_8_fu_39198_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_20_V_13_fu_39170_p5 : lbuf_1_0_20_V_1_reg_4071);

assign lbuf_2_0_20_V_9_fu_39206_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_20_V_1_reg_4071 : lbuf_2_0_20_V_8_fu_39198_p3);

assign lbuf_2_0_21_V_11_fu_39306_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_21_V_13_fu_39262_p5 : lbuf_2_0_21_V_10_reg_4764);

assign lbuf_2_0_21_V_2_fu_39282_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_21_V_1_reg_3356 : lbuf_2_0_21_V_7_fu_39274_p3);

assign lbuf_2_0_21_V_7_fu_39274_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_21_V_1_reg_3356 : lbuf_2_0_21_V_13_fu_39262_p5);

assign lbuf_2_0_21_V_8_fu_39290_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_21_V_13_fu_39262_p5 : lbuf_1_0_21_V_1_reg_4060);

assign lbuf_2_0_21_V_9_fu_39298_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_21_V_1_reg_4060 : lbuf_2_0_21_V_8_fu_39290_p3);

assign lbuf_2_0_22_V_11_fu_39398_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_22_V_13_fu_39354_p5 : lbuf_2_0_22_V_10_reg_4753);

assign lbuf_2_0_22_V_2_fu_39374_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_22_V_1_reg_3345 : lbuf_2_0_22_V_7_fu_39366_p3);

assign lbuf_2_0_22_V_7_fu_39366_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_22_V_1_reg_3345 : lbuf_2_0_22_V_13_fu_39354_p5);

assign lbuf_2_0_22_V_8_fu_39382_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_22_V_13_fu_39354_p5 : lbuf_1_0_22_V_1_reg_4049);

assign lbuf_2_0_22_V_9_fu_39390_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_22_V_1_reg_4049 : lbuf_2_0_22_V_8_fu_39382_p3);

assign lbuf_2_0_23_V_11_fu_39490_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_23_V_13_fu_39446_p5 : lbuf_2_0_23_V_10_reg_4742);

assign lbuf_2_0_23_V_2_fu_39466_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_23_V_1_reg_3334 : lbuf_2_0_23_V_7_fu_39458_p3);

assign lbuf_2_0_23_V_7_fu_39458_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_23_V_1_reg_3334 : lbuf_2_0_23_V_13_fu_39446_p5);

assign lbuf_2_0_23_V_8_fu_39474_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_23_V_13_fu_39446_p5 : lbuf_1_0_23_V_1_reg_4038);

assign lbuf_2_0_23_V_9_fu_39482_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_23_V_1_reg_4038 : lbuf_2_0_23_V_8_fu_39474_p3);

assign lbuf_2_0_24_V_11_fu_39582_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_24_V_13_fu_39538_p5 : lbuf_2_0_24_V_10_reg_4731);

assign lbuf_2_0_24_V_2_fu_39558_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_24_V_1_reg_3323 : lbuf_2_0_24_V_7_fu_39550_p3);

assign lbuf_2_0_24_V_7_fu_39550_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_24_V_1_reg_3323 : lbuf_2_0_24_V_13_fu_39538_p5);

assign lbuf_2_0_24_V_8_fu_39566_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_24_V_13_fu_39538_p5 : lbuf_1_0_24_V_1_reg_4027);

assign lbuf_2_0_24_V_9_fu_39574_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_24_V_1_reg_4027 : lbuf_2_0_24_V_8_fu_39566_p3);

assign lbuf_2_0_25_V_11_fu_39674_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_25_V_13_fu_39630_p5 : lbuf_2_0_25_V_10_reg_4720);

assign lbuf_2_0_25_V_2_fu_39650_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_25_V_1_reg_3312 : lbuf_2_0_25_V_7_fu_39642_p3);

assign lbuf_2_0_25_V_7_fu_39642_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_25_V_1_reg_3312 : lbuf_2_0_25_V_13_fu_39630_p5);

assign lbuf_2_0_25_V_8_fu_39658_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_25_V_13_fu_39630_p5 : lbuf_1_0_25_V_1_reg_4016);

assign lbuf_2_0_25_V_9_fu_39666_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_25_V_1_reg_4016 : lbuf_2_0_25_V_8_fu_39658_p3);

assign lbuf_2_0_26_V_11_fu_39766_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_26_V_13_fu_39722_p5 : lbuf_2_0_26_V_10_reg_4709);

assign lbuf_2_0_26_V_2_fu_39742_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_26_V_1_reg_3301 : lbuf_2_0_26_V_7_fu_39734_p3);

assign lbuf_2_0_26_V_7_fu_39734_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_26_V_1_reg_3301 : lbuf_2_0_26_V_13_fu_39722_p5);

assign lbuf_2_0_26_V_8_fu_39750_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_26_V_13_fu_39722_p5 : lbuf_1_0_26_V_1_reg_4005);

assign lbuf_2_0_26_V_9_fu_39758_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_26_V_1_reg_4005 : lbuf_2_0_26_V_8_fu_39750_p3);

assign lbuf_2_0_27_V_11_fu_39858_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_27_V_13_fu_39814_p5 : lbuf_2_0_27_V_10_reg_4698);

assign lbuf_2_0_27_V_2_fu_39834_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_27_V_1_reg_3290 : lbuf_2_0_27_V_7_fu_39826_p3);

assign lbuf_2_0_27_V_7_fu_39826_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_27_V_1_reg_3290 : lbuf_2_0_27_V_13_fu_39814_p5);

assign lbuf_2_0_27_V_8_fu_39842_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_27_V_13_fu_39814_p5 : lbuf_1_0_27_V_1_reg_3994);

assign lbuf_2_0_27_V_9_fu_39850_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_27_V_1_reg_3994 : lbuf_2_0_27_V_8_fu_39842_p3);

assign lbuf_2_0_28_V_11_fu_39950_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_28_V_13_fu_39906_p5 : lbuf_2_0_28_V_10_reg_4687);

assign lbuf_2_0_28_V_2_fu_39926_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_28_V_1_reg_3279 : lbuf_2_0_28_V_7_fu_39918_p3);

assign lbuf_2_0_28_V_7_fu_39918_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_28_V_1_reg_3279 : lbuf_2_0_28_V_13_fu_39906_p5);

assign lbuf_2_0_28_V_8_fu_39934_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_28_V_13_fu_39906_p5 : lbuf_1_0_28_V_1_reg_3983);

assign lbuf_2_0_28_V_9_fu_39942_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_28_V_1_reg_3983 : lbuf_2_0_28_V_8_fu_39934_p3);

assign lbuf_2_0_29_V_11_fu_40042_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_29_V_13_fu_39998_p5 : lbuf_2_0_29_V_10_reg_4676);

assign lbuf_2_0_29_V_2_fu_40018_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_29_V_1_reg_3268 : lbuf_2_0_29_V_7_fu_40010_p3);

assign lbuf_2_0_29_V_7_fu_40010_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_29_V_1_reg_3268 : lbuf_2_0_29_V_13_fu_39998_p5);

assign lbuf_2_0_29_V_8_fu_40026_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_29_V_13_fu_39998_p5 : lbuf_1_0_29_V_1_reg_3972);

assign lbuf_2_0_29_V_9_fu_40034_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_29_V_1_reg_3972 : lbuf_2_0_29_V_8_fu_40026_p3);

assign lbuf_2_0_2_V_11_fu_37558_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_2_V_13_fu_37514_p5 : lbuf_2_0_2_V_10_reg_4973);

assign lbuf_2_0_2_V_2_fu_37534_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_2_V_1_reg_3565 : lbuf_2_0_2_V_7_fu_37526_p3);

assign lbuf_2_0_2_V_7_fu_37526_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_2_V_1_reg_3565 : lbuf_2_0_2_V_13_fu_37514_p5);

assign lbuf_2_0_2_V_8_fu_37542_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_2_V_13_fu_37514_p5 : lbuf_1_0_2_V_1_reg_4269);

assign lbuf_2_0_2_V_9_fu_37550_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_2_V_1_reg_4269 : lbuf_2_0_2_V_8_fu_37542_p3);

assign lbuf_2_0_30_V_11_fu_40134_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_30_V_13_fu_40090_p5 : lbuf_2_0_30_V_10_reg_4665);

assign lbuf_2_0_30_V_2_fu_40110_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_30_V_1_reg_3257 : lbuf_2_0_30_V_7_fu_40102_p3);

assign lbuf_2_0_30_V_7_fu_40102_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_30_V_1_reg_3257 : lbuf_2_0_30_V_13_fu_40090_p5);

assign lbuf_2_0_30_V_8_fu_40118_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_30_V_13_fu_40090_p5 : lbuf_1_0_30_V_1_reg_3961);

assign lbuf_2_0_30_V_9_fu_40126_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_30_V_1_reg_3961 : lbuf_2_0_30_V_8_fu_40118_p3);

assign lbuf_2_0_31_V_11_fu_40226_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_31_V_13_fu_40182_p5 : lbuf_2_0_31_V_10_reg_4654);

assign lbuf_2_0_31_V_2_fu_40202_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_31_V_1_reg_3246 : lbuf_2_0_31_V_7_fu_40194_p3);

assign lbuf_2_0_31_V_7_fu_40194_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_31_V_1_reg_3246 : lbuf_2_0_31_V_13_fu_40182_p5);

assign lbuf_2_0_31_V_8_fu_40210_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_31_V_13_fu_40182_p5 : lbuf_1_0_31_V_1_reg_3950);

assign lbuf_2_0_31_V_9_fu_40218_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_31_V_1_reg_3950 : lbuf_2_0_31_V_8_fu_40210_p3);

assign lbuf_2_0_3_V_11_fu_37650_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_3_V_13_fu_37606_p5 : lbuf_2_0_3_V_10_reg_4962);

assign lbuf_2_0_3_V_2_fu_37626_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_3_V_1_reg_3554 : lbuf_2_0_3_V_7_fu_37618_p3);

assign lbuf_2_0_3_V_7_fu_37618_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_3_V_1_reg_3554 : lbuf_2_0_3_V_13_fu_37606_p5);

assign lbuf_2_0_3_V_8_fu_37634_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_3_V_13_fu_37606_p5 : lbuf_1_0_3_V_1_reg_4258);

assign lbuf_2_0_3_V_9_fu_37642_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_3_V_1_reg_4258 : lbuf_2_0_3_V_8_fu_37634_p3);

assign lbuf_2_0_4_V_11_fu_37742_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_4_V_13_fu_37698_p5 : lbuf_2_0_4_V_10_reg_4951);

assign lbuf_2_0_4_V_2_fu_37718_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_4_V_1_reg_3543 : lbuf_2_0_4_V_7_fu_37710_p3);

assign lbuf_2_0_4_V_7_fu_37710_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_4_V_1_reg_3543 : lbuf_2_0_4_V_13_fu_37698_p5);

assign lbuf_2_0_4_V_8_fu_37726_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_4_V_13_fu_37698_p5 : lbuf_1_0_4_V_1_reg_4247);

assign lbuf_2_0_4_V_9_fu_37734_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_4_V_1_reg_4247 : lbuf_2_0_4_V_8_fu_37726_p3);

assign lbuf_2_0_5_V_11_fu_37834_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_5_V_13_fu_37790_p5 : lbuf_2_0_5_V_10_reg_4940);

assign lbuf_2_0_5_V_2_fu_37810_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_5_V_1_reg_3532 : lbuf_2_0_5_V_7_fu_37802_p3);

assign lbuf_2_0_5_V_7_fu_37802_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_5_V_1_reg_3532 : lbuf_2_0_5_V_13_fu_37790_p5);

assign lbuf_2_0_5_V_8_fu_37818_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_5_V_13_fu_37790_p5 : lbuf_1_0_5_V_1_reg_4236);

assign lbuf_2_0_5_V_9_fu_37826_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_5_V_1_reg_4236 : lbuf_2_0_5_V_8_fu_37818_p3);

assign lbuf_2_0_6_V_11_fu_37926_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_6_V_13_fu_37882_p5 : lbuf_2_0_6_V_10_reg_4929);

assign lbuf_2_0_6_V_2_fu_37902_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_6_V_1_reg_3521 : lbuf_2_0_6_V_7_fu_37894_p3);

assign lbuf_2_0_6_V_7_fu_37894_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_6_V_1_reg_3521 : lbuf_2_0_6_V_13_fu_37882_p5);

assign lbuf_2_0_6_V_8_fu_37910_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_6_V_13_fu_37882_p5 : lbuf_1_0_6_V_1_reg_4225);

assign lbuf_2_0_6_V_9_fu_37918_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_6_V_1_reg_4225 : lbuf_2_0_6_V_8_fu_37910_p3);

assign lbuf_2_0_7_V_11_fu_38018_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_7_V_13_fu_37974_p5 : lbuf_2_0_7_V_10_reg_4918);

assign lbuf_2_0_7_V_2_fu_37994_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_7_V_1_reg_3510 : lbuf_2_0_7_V_7_fu_37986_p3);

assign lbuf_2_0_7_V_7_fu_37986_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_7_V_1_reg_3510 : lbuf_2_0_7_V_13_fu_37974_p5);

assign lbuf_2_0_7_V_8_fu_38002_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_7_V_13_fu_37974_p5 : lbuf_1_0_7_V_1_reg_4214);

assign lbuf_2_0_7_V_9_fu_38010_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_7_V_1_reg_4214 : lbuf_2_0_7_V_8_fu_38002_p3);

assign lbuf_2_0_8_V_11_fu_38110_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_8_V_13_fu_38066_p5 : lbuf_2_0_8_V_10_reg_4907);

assign lbuf_2_0_8_V_2_fu_38086_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_8_V_1_reg_3499 : lbuf_2_0_8_V_7_fu_38078_p3);

assign lbuf_2_0_8_V_7_fu_38078_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_8_V_1_reg_3499 : lbuf_2_0_8_V_13_fu_38066_p5);

assign lbuf_2_0_8_V_8_fu_38094_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_8_V_13_fu_38066_p5 : lbuf_1_0_8_V_1_reg_4203);

assign lbuf_2_0_8_V_9_fu_38102_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_8_V_1_reg_4203 : lbuf_2_0_8_V_8_fu_38094_p3);

assign lbuf_2_0_9_V_11_fu_38202_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_9_V_13_fu_38158_p5 : lbuf_2_0_9_V_10_reg_4896);

assign lbuf_2_0_9_V_2_fu_38178_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_0_9_V_1_reg_3488 : lbuf_2_0_9_V_7_fu_38170_p3);

assign lbuf_2_0_9_V_7_fu_38170_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_9_V_1_reg_3488 : lbuf_2_0_9_V_13_fu_38158_p5);

assign lbuf_2_0_9_V_8_fu_38186_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_0_9_V_13_fu_38158_p5 : lbuf_1_0_9_V_1_reg_4192);

assign lbuf_2_0_9_V_9_fu_38194_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_1_0_9_V_1_reg_4192 : lbuf_2_0_9_V_8_fu_38186_p3);

assign lbuf_2_1_0_V_2_fu_37390_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_0_V_1_reg_3235 : sel_tmp6_fu_37382_p3);

assign lbuf_2_1_0_V_5_fu_41464_p4 = {{p_Val2_1_fu_40865_p3[59:40]}};

assign lbuf_2_1_10_V_2_fu_38310_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_10_V_1_reg_3125 : sel_tmp27_fu_38302_p3);

assign lbuf_2_1_11_V_2_fu_38402_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_11_V_1_reg_3114 : sel_tmp29_fu_38394_p3);

assign lbuf_2_1_12_V_2_fu_38494_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_12_V_1_reg_3103 : sel_tmp31_fu_38486_p3);

assign lbuf_2_1_13_V_2_fu_38586_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_13_V_1_reg_3092 : sel_tmp33_fu_38578_p3);

assign lbuf_2_1_14_V_2_fu_38678_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_14_V_1_reg_3081 : sel_tmp35_fu_38670_p3);

assign lbuf_2_1_15_V_2_fu_38770_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_15_V_1_reg_3070 : sel_tmp37_fu_38762_p3);

assign lbuf_2_1_16_V_2_fu_38862_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_16_V_1_reg_3059 : sel_tmp39_fu_38854_p3);

assign lbuf_2_1_17_V_2_fu_38954_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_17_V_1_reg_3048 : sel_tmp41_fu_38946_p3);

assign lbuf_2_1_18_V_2_fu_39046_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_18_V_1_reg_3037 : sel_tmp43_fu_39038_p3);

assign lbuf_2_1_19_V_2_fu_39138_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_19_V_1_reg_3026 : sel_tmp45_fu_39130_p3);

assign lbuf_2_1_1_V_2_fu_37482_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_1_V_1_reg_3224 : sel_tmp8_fu_37474_p3);

assign lbuf_2_1_20_V_2_fu_39230_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_20_V_1_reg_3015 : sel_tmp47_fu_39222_p3);

assign lbuf_2_1_21_V_2_fu_39322_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_21_V_1_reg_3004 : sel_tmp49_fu_39314_p3);

assign lbuf_2_1_22_V_2_fu_39414_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_22_V_1_reg_2993 : sel_tmp51_fu_39406_p3);

assign lbuf_2_1_23_V_2_fu_39506_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_23_V_1_reg_2982 : sel_tmp53_fu_39498_p3);

assign lbuf_2_1_24_V_2_fu_39598_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_24_V_1_reg_2971 : sel_tmp55_fu_39590_p3);

assign lbuf_2_1_25_V_2_fu_39690_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_25_V_1_reg_2960 : sel_tmp57_fu_39682_p3);

assign lbuf_2_1_26_V_2_fu_39782_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_26_V_1_reg_2949 : sel_tmp59_fu_39774_p3);

assign lbuf_2_1_27_V_2_fu_39874_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_27_V_1_reg_2938 : sel_tmp61_fu_39866_p3);

assign lbuf_2_1_28_V_2_fu_39966_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_28_V_1_reg_2927 : sel_tmp63_fu_39958_p3);

assign lbuf_2_1_29_V_2_fu_40058_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_29_V_1_reg_2916 : sel_tmp65_fu_40050_p3);

assign lbuf_2_1_2_V_2_fu_37574_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_2_V_1_reg_3213 : sel_tmp11_fu_37566_p3);

assign lbuf_2_1_30_V_2_fu_40150_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_30_V_1_reg_2905 : sel_tmp67_fu_40142_p3);

assign lbuf_2_1_31_V_2_fu_40242_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_31_V_1_reg_2894 : sel_tmp69_fu_40234_p3);

assign lbuf_2_1_3_V_2_fu_37666_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_3_V_1_reg_3202 : sel_tmp13_fu_37658_p3);

assign lbuf_2_1_4_V_2_fu_37758_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_4_V_1_reg_3191 : sel_tmp15_fu_37750_p3);

assign lbuf_2_1_5_V_2_fu_37850_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_5_V_1_reg_3180 : sel_tmp17_fu_37842_p3);

assign lbuf_2_1_6_V_2_fu_37942_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_6_V_1_reg_3169 : sel_tmp19_fu_37934_p3);

assign lbuf_2_1_7_V_2_fu_38034_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_7_V_1_reg_3158 : sel_tmp21_fu_38026_p3);

assign lbuf_2_1_8_V_2_fu_38126_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_8_V_1_reg_3147 : sel_tmp23_fu_38118_p3);

assign lbuf_2_1_9_V_2_fu_38218_p3 = ((sel_tmp5_fu_37344_p2[0:0] === 1'b1) ? lbuf_2_1_9_V_1_reg_3136 : sel_tmp25_fu_38210_p3);

assign loc_V_4_fu_40351_p4 = {{kh_mem_V_q0[31:16]}};

assign loc_V_5_fu_40367_p4 = {{kh_mem_V_q0[47:32]}};

assign loc_V_6_fu_40377_p4 = {{kh_mem_V_q0[63:48]}};

assign loc_V_fu_40341_p1 = kh_mem_V_q0[15:0];

assign m_V_fu_37312_p2 = (p_9_reg_5006 + 2'd1);

assign n_V_fu_37300_p2 = (p_s_reg_2882 + 10'd1);

assign newSel9_fu_40431_p3 = ((tmp_48_i_fu_40335_p2[0:0] === 1'b1) ? loc_V_fu_40341_p1 : loc_V_6_fu_40377_p4);

assign newSel_fu_40417_p3 = ((sel_tmp4_fu_40411_p2[0:0] === 1'b1) ? loc_V_5_fu_40367_p4 : loc_V_4_fu_40351_p4);

assign off_V_fu_40330_p2 = (tmp_56_fu_40326_p1 + tmp_3_reg_43247);

assign or_cond_51_fu_40737_p2 = (tmp_36_mid2_fu_40573_p3 | tmp_50_fu_40731_p2);

assign or_cond_fu_40425_p2 = (sel_tmp4_fu_40411_p2 | sel_tmp2_fu_40393_p2);

always @ (*) begin
    outwords_0_V_fu_42823_p4 = p_Val2_4_fu_42782_p18;
    outwords_0_V_fu_42823_p4[index_assign_cast_fu_42774_p1] = |(p_Repl2_s_fu_42819_p1);
end

assign p_2_mid2_fu_40854_p3 = {{ap_reg_pp0_iter2_tmp_10_reg_44320}, {5'd0}};

assign p_2_mid2_v_v_v_v_fu_40637_p3 = ((tmp_35_fu_40531_p2[0:0] === 1'b1) ? p_1_phi_fu_5032_p4 : r_V_7_fu_40465_p2);

assign p_4_mid2_fu_40537_p3 = ((tmp_35_fu_40531_p2[0:0] === 1'b1) ? 6'd0 : p_4_reg_5039);

assign p_Repl2_s_fu_42819_p1 = tmp_51_fu_42777_p2;

assign p_Val2_16_0_0_1_fu_42299_p2 = (20'd0 - win_0_0_1_V_2_reg_44400);

assign p_Val2_16_0_0_1_wi_fu_42304_p3 = ((tmp_73_fu_42292_p3[0:0] === 1'b1) ? p_Val2_16_0_0_1_fu_42299_p2 : win_0_0_1_V_2_reg_44400);

assign p_Val2_16_0_0_2_fu_41788_p2 = (20'd0 - win_V_0_0_2_3_fu_41050_p3);

assign p_Val2_16_0_0_2_wi_fu_42322_p3 = ((tmp_74_fu_42315_p3[0:0] === 1'b1) ? p_Val2_16_0_0_2_reg_44483 : win_V_0_0_2_3_reg_44427);

assign p_Val2_16_0_1_1_fu_41794_p2 = (20'd0 - win_0_1_1_V_1_fu_308);

assign p_Val2_16_0_1_1_wi_fu_42364_p3 = ((tmp_76_fu_42357_p3[0:0] === 1'b1) ? p_Val2_16_0_1_1_reg_44488 : win_0_1_1_V_2_reg_44406);

assign p_Val2_16_0_1_2_fu_41800_p2 = (20'd0 - win_0_1_2_V_fu_41058_p3);

assign p_Val2_16_0_1_2_wi_fu_42381_p3 = ((tmp_77_fu_42374_p3[0:0] === 1'b1) ? p_Val2_16_0_1_2_reg_44493 : win_0_1_2_V_reg_44432);

assign p_Val2_16_0_1_fu_42339_p2 = (20'd0 - win_0_1_1_V_fu_304);

assign p_Val2_16_0_1_win_s_fu_42345_p3 = ((tmp_75_fu_42332_p3[0:0] === 1'b1) ? p_Val2_16_0_1_fu_42339_p2 : win_0_1_1_V_fu_304);

assign p_Val2_16_0_2_1_fu_41813_p2 = (20'd0 - win_0_2_1_V_1_fu_316);

assign p_Val2_16_0_2_1_wi_fu_41819_p3 = ((tmp_79_fu_41806_p3[0:0] === 1'b1) ? p_Val2_16_0_2_1_fu_41813_p2 : win_0_2_1_V_1_fu_316);

assign p_Val2_16_0_2_2_fu_41834_p2 = (20'd0 - lbuf_0_1_0_V_5_fu_40876_p1);

assign p_Val2_16_0_2_2_s_fu_41840_p3 = ((tmp_80_fu_41831_p1[0:0] === 1'b1) ? p_Val2_16_0_2_2_fu_41834_p2 : lbuf_0_1_0_V_5_fu_40876_p1);

assign p_Val2_16_0_2_fu_42398_p2 = (20'd0 - win_0_2_1_V_fu_312);

assign p_Val2_16_0_2_win_s_fu_42404_p3 = ((tmp_78_fu_42391_p3[0:0] === 1'b1) ? p_Val2_16_0_2_fu_42398_p2 : win_0_2_1_V_fu_312);

assign p_Val2_16_1_0_1_fu_41884_p2 = (20'd0 - win_1_0_1_V_1_fu_324);

assign p_Val2_16_1_0_1_wi_fu_41890_p3 = ((tmp_82_fu_41877_p3[0:0] === 1'b1) ? p_Val2_16_1_0_1_fu_41884_p2 : win_1_0_1_V_1_fu_324);

assign p_Val2_16_1_0_2_fu_41902_p2 = (20'd0 - win_V_1_0_2_3_fu_41347_p3);

assign p_Val2_16_1_0_2_wi_fu_42423_p3 = ((tmp_83_fu_42416_p3[0:0] === 1'b1) ? p_Val2_16_1_0_2_reg_44498 : win_V_1_0_2_3_reg_44437);

assign p_Val2_16_1_0_win_s_fu_41865_p3 = ((tmp_81_fu_41852_p3[0:0] === 1'b1) ? p_Val2_16_1_fu_41859_p2 : win_1_0_1_V_fu_320);

assign p_Val2_16_1_1_1_fu_42457_p2 = (20'd0 - win_1_1_1_V_2_reg_44417);

assign p_Val2_16_1_1_1_wi_fu_42462_p3 = ((tmp_85_fu_42450_p3[0:0] === 1'b1) ? p_Val2_16_1_1_1_fu_42457_p2 : win_1_1_1_V_2_reg_44417);

assign p_Val2_16_1_1_2_fu_41914_p2 = (20'd0 - win_1_1_2_V_fu_41355_p3);

assign p_Val2_16_1_1_2_wi_fu_42480_p3 = ((tmp_86_fu_42473_p3[0:0] === 1'b1) ? p_Val2_16_1_1_2_reg_44508 : win_1_1_2_V_reg_44442);

assign p_Val2_16_1_1_fu_41908_p2 = (20'd0 - win_1_1_1_V_fu_328);

assign p_Val2_16_1_1_win_s_fu_42440_p3 = ((tmp_84_fu_42433_p3[0:0] === 1'b1) ? p_Val2_16_1_1_reg_44503 : win_1_1_1_V_load_reg_44463);

assign p_Val2_16_1_2_1_fu_41933_p2 = (20'd0 - win_1_2_1_V_1_fu_340);

assign p_Val2_16_1_2_1_wi_fu_41939_p3 = ((tmp_88_fu_41926_p3[0:0] === 1'b1) ? p_Val2_16_1_2_1_fu_41933_p2 : win_1_2_1_V_1_fu_340);

assign p_Val2_16_1_2_2_fu_41958_p2 = (20'd0 - lbuf_1_1_0_V_5_fu_41167_p4);

assign p_Val2_16_1_2_2_s_fu_41964_p3 = ((tmp_89_fu_41951_p3[0:0] === 1'b1) ? p_Val2_16_1_2_2_fu_41958_p2 : lbuf_1_1_0_V_5_fu_41167_p4);

assign p_Val2_16_1_2_fu_41920_p2 = (20'd0 - win_1_2_1_V_fu_336);

assign p_Val2_16_1_2_win_s_fu_42497_p3 = ((tmp_87_fu_42490_p3[0:0] === 1'b1) ? p_Val2_16_1_2_reg_44513 : win_1_2_1_V_load_reg_44468);

assign p_Val2_16_1_fu_41859_p2 = (20'd0 - win_1_0_1_V_fu_320);

assign p_Val2_16_2_0_1_fu_42008_p2 = (20'd0 - win_2_0_1_V_1_fu_348);

assign p_Val2_16_2_0_1_wi_fu_42014_p3 = ((tmp_91_fu_42001_p3[0:0] === 1'b1) ? p_Val2_16_2_0_1_fu_42008_p2 : win_2_0_1_V_1_fu_348);

assign p_Val2_16_2_0_2_fu_42514_p2 = (20'd0 - win_V_2_0_2_3_reg_44447);

assign p_Val2_16_2_0_2_wi_fu_42519_p3 = ((tmp_92_fu_42507_p3[0:0] === 1'b1) ? p_Val2_16_2_0_2_fu_42514_p2 : win_V_2_0_2_3_reg_44447);

assign p_Val2_16_2_0_win_s_fu_41989_p3 = ((tmp_90_fu_41976_p3[0:0] === 1'b1) ? p_Val2_16_2_fu_41983_p2 : win_2_0_1_V_fu_344);

assign p_Val2_16_2_1_1_fu_42058_p2 = (20'd0 - win_2_1_1_V_1_fu_356);

assign p_Val2_16_2_1_1_wi_fu_42064_p3 = ((tmp_94_fu_42051_p3[0:0] === 1'b1) ? p_Val2_16_2_1_1_fu_42058_p2 : win_2_1_1_V_1_fu_356);

assign p_Val2_16_2_1_2_fu_42076_p2 = (20'd0 - win_2_1_2_V_fu_41652_p3);

assign p_Val2_16_2_1_2_wi_fu_42537_p3 = ((tmp_95_fu_42530_p3[0:0] === 1'b1) ? p_Val2_16_2_1_2_reg_44518 : win_2_1_2_V_reg_44453);

assign p_Val2_16_2_1_fu_42033_p2 = (20'd0 - win_2_1_1_V_fu_352);

assign p_Val2_16_2_1_win_s_fu_42039_p3 = ((tmp_93_fu_42026_p3[0:0] === 1'b1) ? p_Val2_16_2_1_fu_42033_p2 : win_2_1_1_V_fu_352);

assign p_Val2_16_2_2_1_fu_42095_p2 = (20'd0 - win_2_2_1_V_1_fu_364);

assign p_Val2_16_2_2_1_wi_fu_42101_p3 = ((tmp_97_fu_42088_p3[0:0] === 1'b1) ? p_Val2_16_2_2_1_fu_42095_p2 : win_2_2_1_V_1_fu_364);

assign p_Val2_16_2_2_2_fu_42120_p2 = (20'd0 - lbuf_2_1_0_V_5_fu_41464_p4);

assign p_Val2_16_2_2_2_s_fu_42126_p3 = ((tmp_98_fu_42113_p3[0:0] === 1'b1) ? p_Val2_16_2_2_2_fu_42120_p2 : lbuf_2_1_0_V_5_fu_41464_p4);

assign p_Val2_16_2_2_fu_42082_p2 = (20'd0 - win_2_2_1_V_fu_360);

assign p_Val2_16_2_2_win_s_fu_42554_p3 = ((tmp_96_fu_42547_p3[0:0] === 1'b1) ? p_Val2_16_2_2_reg_44523 : win_2_2_1_V_load_reg_44473);

assign p_Val2_16_2_fu_41983_p2 = (20'd0 - win_2_0_1_V_fu_344);

assign p_Val2_19_2_2_2_fu_42768_p2 = (tmp24_fu_42750_p2 + tmp37_fu_42762_p2);

assign p_Val2_1_fu_40865_p3 = ((sel_tmp78_fu_40861_p2[0:0] === 1'b1) ? dmem_1_1_V_load_reg_44385 : sel_tmp77_reg_44395);

assign p_Val2_3_fu_42282_p3 = ((tmp_72_fu_42275_p3[0:0] === 1'b1) ? p_Val2_s_reg_44478 : win_0_0_1_V_load_reg_44458);

assign p_Val2_s_fu_41782_p2 = (20'd0 - win_0_0_1_V_fu_296);

assign p_neg_fu_40479_p2 = (6'd1 - p_1_phi_fu_5032_p4);

assign p_neg_mid1_fu_40589_p2 = (6'd0 - p_1_phi_fu_5032_p4);

assign r_V_33_t_fu_42940_p2 = (tmp_55_reg_44253 ^ tmp_38_reg_43237);

assign r_V_5_fu_40545_p2 = (6'd1 + p_1_phi_fu_5032_p4);

assign r_V_6_fu_40759_p2 = (tmp_39_fu_40756_p1 + tmp_60_mid2_fu_40749_p3);

assign r_V_7_fu_40465_p2 = ($signed(p_1_phi_fu_5032_p4) + $signed(6'd63));

assign r_V_fu_40274_p4 = {{p_s_reg_2882[9:1]}};

assign r_V_s_fu_40299_p4 = {{this_assign_2_fu_40294_p2[10:2]}};

assign rev_fu_40773_p2 = (ap_reg_pp0_iter1_tmp_67_reg_44330 ^ 1'd1);

assign sel_tmp10_fu_37490_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_1_V_1_reg_3928);

assign sel_tmp11_fu_37566_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_2_V_1_reg_3213 : 20'd0);

assign sel_tmp12_fu_37582_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_2_V_1_reg_3917);

assign sel_tmp13_fu_37658_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_3_V_1_reg_3202 : 20'd0);

assign sel_tmp14_fu_37674_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_3_V_1_reg_3906);

assign sel_tmp15_fu_37750_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_4_V_1_reg_3191 : 20'd0);

assign sel_tmp16_fu_37766_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_4_V_1_reg_3895);

assign sel_tmp17_fu_37842_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_5_V_1_reg_3180 : 20'd0);

assign sel_tmp18_fu_37858_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_5_V_1_reg_3884);

assign sel_tmp19_fu_37934_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_6_V_1_reg_3169 : 20'd0);

assign sel_tmp1_fu_37281_p2 = (d_i_idx_V ^ 1'd1);

assign sel_tmp20_fu_37950_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_6_V_1_reg_3873);

assign sel_tmp21_fu_38026_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_7_V_1_reg_3158 : 20'd0);

assign sel_tmp22_fu_38042_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_7_V_1_reg_3862);

assign sel_tmp23_fu_38118_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_8_V_1_reg_3147 : 20'd0);

assign sel_tmp24_fu_38134_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_8_V_1_reg_3851);

assign sel_tmp25_fu_38210_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_9_V_1_reg_3136 : 20'd0);

assign sel_tmp26_fu_38226_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_9_V_1_reg_3840);

assign sel_tmp27_fu_38302_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_10_V_1_reg_3125 : 20'd0);

assign sel_tmp28_fu_38318_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_10_V_1_reg_3829);

assign sel_tmp29_fu_38394_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_11_V_1_reg_3114 : 20'd0);

assign sel_tmp2_fu_40393_p2 = (tmp_49_i_fu_40345_p2 & sel_tmp9_fu_40387_p2);

assign sel_tmp30_fu_38410_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_11_V_1_reg_3818);

assign sel_tmp31_fu_38486_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_12_V_1_reg_3103 : 20'd0);

assign sel_tmp32_fu_38502_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_12_V_1_reg_3807);

assign sel_tmp33_fu_38578_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_13_V_1_reg_3092 : 20'd0);

assign sel_tmp34_fu_38594_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_13_V_1_reg_3796);

assign sel_tmp35_fu_38670_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_14_V_1_reg_3081 : 20'd0);

assign sel_tmp36_fu_38686_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_14_V_1_reg_3785);

assign sel_tmp37_fu_38762_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_15_V_1_reg_3070 : 20'd0);

assign sel_tmp38_fu_38778_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_15_V_1_reg_3774);

assign sel_tmp39_fu_38854_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_16_V_1_reg_3059 : 20'd0);

assign sel_tmp3_fu_40405_p2 = (sel_tmp812_demorgan_fu_40399_p2 ^ 1'd1);

assign sel_tmp40_fu_38870_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_16_V_1_reg_3763);

assign sel_tmp41_fu_38946_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_17_V_1_reg_3048 : 20'd0);

assign sel_tmp42_fu_38962_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_17_V_1_reg_3752);

assign sel_tmp43_fu_39038_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_18_V_1_reg_3037 : 20'd0);

assign sel_tmp44_fu_39054_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_18_V_1_reg_3741);

assign sel_tmp45_fu_39130_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_19_V_1_reg_3026 : 20'd0);

assign sel_tmp46_fu_39146_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_19_V_1_reg_3730);

assign sel_tmp47_fu_39222_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_20_V_1_reg_3015 : 20'd0);

assign sel_tmp48_fu_39238_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_20_V_1_reg_3719);

assign sel_tmp49_fu_39314_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_21_V_1_reg_3004 : 20'd0);

assign sel_tmp4_fu_40411_p2 = (tmp_50_i_fu_40361_p2 & sel_tmp3_fu_40405_p2);

assign sel_tmp50_fu_39330_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_21_V_1_reg_3708);

assign sel_tmp51_fu_39406_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_22_V_1_reg_2993 : 20'd0);

assign sel_tmp52_fu_39422_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_22_V_1_reg_3697);

assign sel_tmp53_fu_39498_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_23_V_1_reg_2982 : 20'd0);

assign sel_tmp54_fu_39514_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_23_V_1_reg_3686);

assign sel_tmp55_fu_39590_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_24_V_1_reg_2971 : 20'd0);

assign sel_tmp56_fu_39606_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_24_V_1_reg_3675);

assign sel_tmp57_fu_39682_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_25_V_1_reg_2960 : 20'd0);

assign sel_tmp58_fu_39698_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_25_V_1_reg_3664);

assign sel_tmp59_fu_39774_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_26_V_1_reg_2949 : 20'd0);

assign sel_tmp5_fu_37344_p2 = ((p_9_reg_5006 == 2'd0) ? 1'b1 : 1'b0);

assign sel_tmp60_fu_39790_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_26_V_1_reg_3653);

assign sel_tmp61_fu_39866_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_27_V_1_reg_2938 : 20'd0);

assign sel_tmp62_fu_39882_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_27_V_1_reg_3642);

assign sel_tmp63_fu_39958_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_28_V_1_reg_2927 : 20'd0);

assign sel_tmp64_fu_39974_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_28_V_1_reg_3631);

assign sel_tmp65_fu_40050_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_29_V_1_reg_2916 : 20'd0);

assign sel_tmp66_fu_40066_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_29_V_1_reg_3620);

assign sel_tmp67_fu_40142_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_30_V_1_reg_2905 : 20'd0);

assign sel_tmp68_fu_40158_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_30_V_1_reg_3609);

assign sel_tmp69_fu_40234_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_31_V_1_reg_2894 : 20'd0);

assign sel_tmp6_fu_37382_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_0_V_1_reg_3235 : 20'd0);

assign sel_tmp70_fu_40250_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_31_V_1_reg_3598);

assign sel_tmp71_fu_40778_p3 = ((ap_reg_pp0_iter1_tmp_67_reg_44330[0:0] === 1'b1) ? 64'd0 : dmem_0_0_V_q0);

assign sel_tmp72_fu_40789_p2 = (tmp12_fu_40785_p2 & rev_fu_40773_p2);

assign sel_tmp73_fu_40795_p3 = ((sel_tmp72_fu_40789_p2[0:0] === 1'b1) ? dmem_0_1_V_q0 : sel_tmp71_fu_40778_p3);

assign sel_tmp74_fu_40803_p2 = (d_i_idx_V & rev_fu_40773_p2);

assign sel_tmp75_fu_40808_p2 = (ap_reg_pp0_iter1_tmp_68_reg_44336 ^ 1'd1);

assign sel_tmp76_fu_40813_p2 = (sel_tmp74_fu_40803_p2 & sel_tmp75_fu_40808_p2);

assign sel_tmp77_fu_40819_p3 = ((sel_tmp76_fu_40813_p2[0:0] === 1'b1) ? dmem_1_0_V_q0 : sel_tmp73_fu_40795_p3);

assign sel_tmp78_fu_40861_p2 = (sel_tmp74_reg_44390 & ap_reg_pp0_iter2_tmp_68_reg_44336);

assign sel_tmp7_fu_37398_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? 20'd0 : lbuf_1_1_0_V_1_reg_3939);

assign sel_tmp812_demorgan_fu_40399_p2 = (tmp_48_i_fu_40335_p2 | tmp_49_i_fu_40345_p2);

assign sel_tmp8_fu_37474_p3 = ((sel_tmp_fu_37330_p2[0:0] === 1'b1) ? lbuf_2_1_1_V_1_reg_3224 : 20'd0);

assign sel_tmp9_fu_40387_p2 = (tmp_48_i_fu_40335_p2 ^ 1'd1);

assign sel_tmp_fu_37330_p2 = ((p_9_reg_5006 == 2'd1) ? 1'b1 : 1'b0);

assign this_assign_2_fu_40294_p2 = (tmp_51_cast_fu_40290_p1 + kh_index_V_cast_reg_43242);

assign tmp12_fu_40785_p2 = (ap_reg_pp0_iter1_tmp_68_reg_44336 & sel_tmp1_reg_43252);

assign tmp13_fu_42564_p2 = ($signed(tmp_142_0_0_2_cast_fu_42328_p1) + $signed(tmp_142_0_cast_fu_42288_p1));

assign tmp14_fu_42574_p2 = ($signed(tmp_142_0_0_1_cast_fu_42311_p1) + $signed(tmp819_cast_fu_42570_p1));

assign tmp15_fu_42584_p2 = ($signed(tmp_142_0_1_2_cast_fu_42387_p1) + $signed(tmp_142_0_1_1_cast_fu_42370_p1));

assign tmp16_fu_42594_p2 = ($signed(tmp_142_0_1_cast_fu_42353_p1) + $signed(tmp821_cast_fu_42590_p1));

assign tmp17_fu_42604_p2 = ($signed(tmp818_cast_fu_42580_p1) + $signed(tmp820_cast_fu_42600_p1));

assign tmp18_fu_42138_p2 = ($signed(tmp_142_0_2_2_cast_fu_41848_p1) + $signed(tmp_142_0_2_1_cast_fu_41827_p1));

assign tmp19_fu_42613_p2 = ($signed(tmp_142_0_2_cast_fu_42412_p1) + $signed(tmp824_cast_fu_42610_p1));

assign tmp20_fu_42144_p2 = ($signed(tmp_142_1_0_1_cast_fu_41898_p1) + $signed(tmp_142_1_cast_fu_41873_p1));

assign tmp21_fu_42626_p2 = ($signed(tmp_142_1_1_cast_fu_42446_p1) + $signed(tmp_142_1_0_2_cast_fu_42429_p1));

assign tmp22_fu_42636_p2 = ($signed(tmp826_cast_fu_42623_p1) + $signed(tmp827_cast_fu_42632_p1));

assign tmp23_fu_42646_p2 = ($signed(tmp823_cast_fu_42619_p1) + $signed(tmp825_cast_fu_42642_p1));

assign tmp24_fu_42750_p2 = ($signed(tmp817_cast_fu_42744_p1) + $signed(tmp822_cast_fu_42747_p1));

assign tmp25_fu_42652_p2 = ($signed(tmp_142_1_2_cast_fu_42503_p1) + $signed(tmp_142_1_1_2_cast_fu_42486_p1));

assign tmp26_fu_42662_p2 = ($signed(tmp_142_1_1_1_cast_fu_42469_p1) + $signed(tmp831_cast_fu_42658_p1));

assign tmp27_fu_42150_p2 = ($signed(tmp_142_1_2_2_cast_fu_41972_p1) + $signed(tmp_142_1_2_1_cast_fu_41947_p1));

assign tmp28_fu_42156_p2 = ($signed(tmp_142_2_0_1_cast_fu_42022_p1) + $signed(tmp_142_2_cast_fu_41997_p1));

assign tmp29_fu_42678_p2 = ($signed(tmp833_cast_fu_42672_p1) + $signed(tmp834_cast_fu_42675_p1));

assign tmp30_fu_42688_p2 = ($signed(tmp830_cast_fu_42668_p1) + $signed(tmp832_cast_fu_42684_p1));

assign tmp31_fu_42162_p2 = ($signed(tmp_142_2_1_1_cast_fu_42072_p1) + $signed(tmp_142_2_1_cast_fu_42047_p1));

assign tmp32_fu_42697_p2 = ($signed(tmp_142_2_0_2_cast_fu_42526_p1) + $signed(tmp837_cast_fu_42694_p1));

assign tmp33_fu_42707_p2 = ($signed(tmp_142_2_2_cast_fu_42560_p1) + $signed(tmp_142_2_1_2_cast_fu_42543_p1));

assign tmp34_fu_42168_p2 = ($signed(tmp_142_2_2_2_cast_fu_42134_p1) + $signed(tmp_142_2_2_1_cast_fu_42109_p1));

assign tmp35_fu_42720_p2 = ($signed(tmp839_cast_fu_42713_p1) + $signed(tmp840_cast_fu_42717_p1));

assign tmp36_fu_42730_p2 = ($signed(tmp836_cast_fu_42703_p1) + $signed(tmp838_cast_fu_42726_p1));

assign tmp37_fu_42762_p2 = ($signed(tmp829_cast_fu_42756_p1) + $signed(tmp835_cast_fu_42759_p1));

assign tmp38_fu_42174_p2 = ($signed(6'd63) + $signed(ap_reg_pp0_iter2_p_4_mid2_reg_44303));

assign tmp817_cast_fu_42744_p1 = $signed(tmp17_reg_44563);

assign tmp818_cast_fu_42580_p1 = $signed(tmp14_fu_42574_p2);

assign tmp819_cast_fu_42570_p1 = $signed(tmp13_fu_42564_p2);

assign tmp820_cast_fu_42600_p1 = $signed(tmp16_fu_42594_p2);

assign tmp821_cast_fu_42590_p1 = $signed(tmp15_fu_42584_p2);

assign tmp822_cast_fu_42747_p1 = $signed(tmp23_reg_44568);

assign tmp823_cast_fu_42619_p1 = $signed(tmp19_fu_42613_p2);

assign tmp824_cast_fu_42610_p1 = $signed(tmp18_reg_44528);

assign tmp825_cast_fu_42642_p1 = $signed(tmp22_fu_42636_p2);

assign tmp826_cast_fu_42623_p1 = $signed(tmp20_reg_44533);

assign tmp827_cast_fu_42632_p1 = $signed(tmp21_fu_42626_p2);

assign tmp829_cast_fu_42756_p1 = $signed(tmp30_reg_44573);

assign tmp830_cast_fu_42668_p1 = $signed(tmp26_fu_42662_p2);

assign tmp831_cast_fu_42658_p1 = $signed(tmp25_fu_42652_p2);

assign tmp832_cast_fu_42684_p1 = $signed(tmp29_fu_42678_p2);

assign tmp833_cast_fu_42672_p1 = $signed(tmp27_reg_44538);

assign tmp834_cast_fu_42675_p1 = $signed(tmp28_reg_44543);

assign tmp835_cast_fu_42759_p1 = $signed(tmp36_reg_44578);

assign tmp836_cast_fu_42703_p1 = $signed(tmp32_fu_42697_p2);

assign tmp837_cast_fu_42694_p1 = $signed(tmp31_reg_44548);

assign tmp838_cast_fu_42726_p1 = $signed(tmp35_fu_42720_p2);

assign tmp839_cast_fu_42713_p1 = $signed(tmp33_fu_42707_p2);

assign tmp840_cast_fu_42717_p1 = $signed(tmp34_reg_44553);

assign tmp841_cast_fu_42179_p1 = tmp38_fu_42174_p2;

assign tmp_10_fu_40683_p3 = ((tmp_61_fu_40645_p3[0:0] === 1'b1) ? tmp_65_fu_40669_p2 : tmp_9_fu_40675_p3);

assign tmp_142_0_0_1_cast_fu_42311_p1 = $signed(p_Val2_16_0_0_1_wi_fu_42304_p3);

assign tmp_142_0_0_2_cast_fu_42328_p1 = $signed(p_Val2_16_0_0_2_wi_fu_42322_p3);

assign tmp_142_0_1_1_cast_fu_42370_p1 = $signed(p_Val2_16_0_1_1_wi_fu_42364_p3);

assign tmp_142_0_1_2_cast_fu_42387_p1 = $signed(p_Val2_16_0_1_2_wi_fu_42381_p3);

assign tmp_142_0_1_cast_fu_42353_p1 = $signed(p_Val2_16_0_1_win_s_fu_42345_p3);

assign tmp_142_0_2_1_cast_fu_41827_p1 = $signed(p_Val2_16_0_2_1_wi_fu_41819_p3);

assign tmp_142_0_2_2_cast_fu_41848_p1 = $signed(p_Val2_16_0_2_2_s_fu_41840_p3);

assign tmp_142_0_2_cast_fu_42412_p1 = $signed(p_Val2_16_0_2_win_s_fu_42404_p3);

assign tmp_142_0_cast_fu_42288_p1 = $signed(p_Val2_3_fu_42282_p3);

assign tmp_142_1_0_1_cast_fu_41898_p1 = $signed(p_Val2_16_1_0_1_wi_fu_41890_p3);

assign tmp_142_1_0_2_cast_fu_42429_p1 = $signed(p_Val2_16_1_0_2_wi_fu_42423_p3);

assign tmp_142_1_1_1_cast_fu_42469_p1 = $signed(p_Val2_16_1_1_1_wi_fu_42462_p3);

assign tmp_142_1_1_2_cast_fu_42486_p1 = $signed(p_Val2_16_1_1_2_wi_fu_42480_p3);

assign tmp_142_1_1_cast_fu_42446_p1 = $signed(p_Val2_16_1_1_win_s_fu_42440_p3);

assign tmp_142_1_2_1_cast_fu_41947_p1 = $signed(p_Val2_16_1_2_1_wi_fu_41939_p3);

assign tmp_142_1_2_2_cast_fu_41972_p1 = $signed(p_Val2_16_1_2_2_s_fu_41964_p3);

assign tmp_142_1_2_cast_fu_42503_p1 = $signed(p_Val2_16_1_2_win_s_fu_42497_p3);

assign tmp_142_1_cast_fu_41873_p1 = $signed(p_Val2_16_1_0_win_s_fu_41865_p3);

assign tmp_142_2_0_1_cast_fu_42022_p1 = $signed(p_Val2_16_2_0_1_wi_fu_42014_p3);

assign tmp_142_2_0_2_cast_fu_42526_p1 = $signed(p_Val2_16_2_0_2_wi_fu_42519_p3);

assign tmp_142_2_1_1_cast_fu_42072_p1 = $signed(p_Val2_16_2_1_1_wi_fu_42064_p3);

assign tmp_142_2_1_2_cast_fu_42543_p1 = $signed(p_Val2_16_2_1_2_wi_fu_42537_p3);

assign tmp_142_2_1_cast_fu_42047_p1 = $signed(p_Val2_16_2_1_win_s_fu_42039_p3);

assign tmp_142_2_2_1_cast_fu_42109_p1 = $signed(p_Val2_16_2_2_1_wi_fu_42101_p3);

assign tmp_142_2_2_2_cast_fu_42134_p1 = $signed(p_Val2_16_2_2_2_s_fu_42126_p3);

assign tmp_142_2_2_cast_fu_42560_p1 = $signed(p_Val2_16_2_2_win_s_fu_42554_p3);

assign tmp_142_2_cast_fu_41997_p1 = $signed(p_Val2_16_2_0_win_s_fu_41989_p3);

assign tmp_1_fu_40485_p4 = {{p_neg_fu_40479_p2[4:1]}};

assign tmp_1_mid1_fu_40595_p4 = {{p_neg_mid1_fu_40589_p2[4:1]}};

assign tmp_26_fu_37306_p2 = ((p_9_reg_5006 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_27_fu_40284_p1 = r_V_fu_40274_p4;

assign tmp_28_fu_40447_p3 = {{tmp_4_fu_40439_p3}, {6'd0}};

assign tmp_29_fu_40459_p2 = ((p_1_phi_fu_5032_p4 == 6'd0) ? 1'b1 : 1'b0);

assign tmp_30_fu_40495_p2 = (4'd0 - tmp_1_fu_40485_p4);

assign tmp_31_fu_40501_p4 = {{r_V_7_fu_40465_p2[4:1]}};

assign tmp_32_fu_40511_p3 = ((tmp_58_fu_40471_p3[0:0] === 1'b1) ? tmp_30_fu_40495_p2 : tmp_31_fu_40501_p4);

assign tmp_33_fu_42932_p3 = {{tmp_5_fu_42922_p4}, {4'd0}};

assign tmp_34_fu_42917_p2 = (tmp_59_fu_42913_p1 + tmp_42_reg_43257);

assign tmp_35_fu_40531_p2 = ((p_4_reg_5039 == 6'd33) ? 1'b1 : 1'b0);

assign tmp_35_mid2_fu_40559_p3 = {{tmp_35_mid2_v_v_fu_40551_p3}, {5'd0}};

assign tmp_35_mid2_v_v_fu_40551_p3 = ((tmp_35_fu_40531_p2[0:0] === 1'b1) ? r_V_5_fu_40545_p2 : p_1_phi_fu_5032_p4);

assign tmp_36_mid1_fu_40567_p2 = ((r_V_5_fu_40545_p2 == 6'd0) ? 1'b1 : 1'b0);

assign tmp_36_mid2_fu_40573_p3 = ((tmp_35_fu_40531_p2[0:0] === 1'b1) ? tmp_36_mid1_fu_40567_p2 : tmp_29_fu_40459_p2);

assign tmp_37_fu_40695_p2 = (p_4_mid2_fu_40537_p3 | tmp_35_mid2_v_v_fu_40551_p3);

assign tmp_37_mid1_fu_40605_p2 = (4'd0 - tmp_1_mid1_fu_40595_p4);

assign tmp_38_fu_37269_p1 = o_index_V[0:0];

assign tmp_38_mid1_fu_40611_p4 = {{p_1_phi_fu_5032_p4[4:1]}};

assign tmp_39_fu_40756_p1 = p_4_mid2_reg_44303;

assign tmp_39_mid1_fu_40621_p3 = ((tmp_60_fu_40581_p3[0:0] === 1'b1) ? tmp_37_mid1_fu_40605_p2 : tmp_38_mid1_fu_40611_p4);

assign tmp_39_mid2_fu_40629_p3 = ((tmp_35_fu_40531_p2[0:0] === 1'b1) ? tmp_39_mid1_fu_40621_p3 : tmp_32_fu_40511_p3);

assign tmp_3_fu_37277_p1 = kh_index_V;

assign tmp_40_fu_40765_p1 = r_V_6_fu_40759_p2;

assign tmp_41_fu_40871_p2 = ((ap_reg_pp0_iter2_p_4_mid2_reg_44303 == 6'd32) ? 1'b1 : 1'b0);

assign tmp_42_fu_37287_p1 = o_index_V[8:0];

assign tmp_43_fu_42944_p2 = ((p_3_reg_37210 == 5'd16) ? 1'b1 : 1'b0);

assign tmp_46_fu_42960_p2 = (tmp_33_reg_44583 + tmp_64_cast_fu_42956_p1);

assign tmp_47_fu_42977_p17 = p_3_reg_37210[3:0];

assign tmp_48_i_fu_40335_p2 = ((off_V_fu_40330_p2 == 2'd0) ? 1'b1 : 1'b0);

assign tmp_49_i_fu_40345_p2 = ((off_V_fu_40330_p2 == 2'd1) ? 1'b1 : 1'b0);

assign tmp_4_fu_40439_p3 = ((or_cond_fu_40425_p2[0:0] === 1'b1) ? newSel_fu_40417_p3 : newSel9_fu_40431_p3);

assign tmp_50_fu_40731_p2 = ((p_4_mid2_fu_40537_p3 == 6'd0) ? 1'b1 : 1'b0);

assign tmp_50_i_fu_40361_p2 = ((off_V_fu_40330_p2 == 2'd2) ? 1'b1 : 1'b0);

assign tmp_51_cast_fu_40290_p1 = p_s_reg_2882;

assign tmp_51_fu_42777_p2 = (($signed(p_Val2_19_2_2_2_fu_42768_p2) < $signed(tmp_54_cast_reg_44289)) ? 1'b1 : 1'b0);

assign tmp_54_cast_fu_40455_p1 = $signed(tmp_28_fu_40447_p3);

assign tmp_55_fu_40314_p1 = p_s_reg_2882[0:0];

assign tmp_56_fu_40326_p1 = p_s_reg_2882[1:0];

assign tmp_58_fu_40471_p3 = r_V_7_fu_40465_p2[32'd5];

assign tmp_59_fu_42913_p1 = p_s_reg_2882[8:0];

assign tmp_5_fu_42922_p4 = {{tmp_34_fu_42917_p2[8:1]}};

assign tmp_60_fu_40581_p3 = p_1_phi_fu_5032_p4[32'd5];

assign tmp_60_mid2_fu_40749_p3 = {{tmp_66_reg_44325}, {5'd0}};

assign tmp_61_fu_40645_p3 = p_2_mid2_v_v_v_v_fu_40637_p3[32'd5];

assign tmp_62_fu_40653_p1 = p_2_mid2_v_v_v_v_fu_40637_p3[0:0];

assign tmp_63_fu_40657_p1 = p_2_mid2_v_v_v_v_fu_40637_p3[0:0];

assign tmp_64_cast_fu_42956_p1 = p_3_reg_37210;

assign tmp_64_fu_40661_p3 = {{1'd0}, {tmp_63_fu_40657_p1}};

assign tmp_65_cast_fu_42965_p1 = tmp_46_fu_42960_p2;

assign tmp_65_fu_40669_p2 = (2'd0 - tmp_64_fu_40661_p3);

assign tmp_66_fu_40691_p1 = tmp_35_mid2_v_v_fu_40551_p3[4:0];

assign tmp_68_cast_fu_40709_p1 = p_4_mid2_fu_40537_p3;

assign tmp_70_fu_40727_p1 = p_4_mid2_fu_40537_p3[4:0];

assign tmp_72_fu_42275_p3 = wt_word_V_reg_44258[32'd8];

assign tmp_73_fu_42292_p3 = wt_word_V_reg_44258[32'd7];

assign tmp_74_fu_42315_p3 = wt_word_V_reg_44258[32'd6];

assign tmp_75_fu_42332_p3 = wt_word_V_reg_44258[32'd5];

assign tmp_76_fu_42357_p3 = wt_word_V_reg_44258[32'd4];

assign tmp_77_fu_42374_p3 = wt_word_V_reg_44258[32'd3];

assign tmp_78_fu_42391_p3 = wt_word_V_reg_44258[32'd2];

assign tmp_79_fu_41806_p3 = wt_word_V_reg_44258[32'd1];

assign tmp_80_fu_41831_p1 = wt_word_V_reg_44258[0:0];

assign tmp_81_fu_41852_p3 = wt_word_V_reg_44258[32'd17];

assign tmp_82_fu_41877_p3 = wt_word_V_reg_44258[32'd16];

assign tmp_83_fu_42416_p3 = wt_word_V_reg_44258[32'd15];

assign tmp_84_fu_42433_p3 = wt_word_V_reg_44258[32'd14];

assign tmp_85_fu_42450_p3 = wt_word_V_reg_44258[32'd13];

assign tmp_86_fu_42473_p3 = wt_word_V_reg_44258[32'd12];

assign tmp_87_fu_42490_p3 = wt_word_V_reg_44258[32'd11];

assign tmp_88_fu_41926_p3 = wt_word_V_reg_44258[32'd10];

assign tmp_89_fu_41951_p3 = wt_word_V_reg_44258[32'd9];

assign tmp_90_fu_41976_p3 = wt_word_V_reg_44258[32'd26];

assign tmp_91_fu_42001_p3 = wt_word_V_reg_44258[32'd25];

assign tmp_92_fu_42507_p3 = wt_word_V_reg_44258[32'd24];

assign tmp_93_fu_42026_p3 = wt_word_V_reg_44258[32'd23];

assign tmp_94_fu_42051_p3 = wt_word_V_reg_44258[32'd22];

assign tmp_95_fu_42530_p3 = wt_word_V_reg_44258[32'd21];

assign tmp_96_fu_42547_p3 = wt_word_V_reg_44258[32'd20];

assign tmp_97_fu_42088_p3 = wt_word_V_reg_44258[32'd19];

assign tmp_98_fu_42113_p3 = wt_word_V_reg_44258[32'd18];

assign tmp_9_fu_40675_p3 = {{1'd0}, {tmp_62_fu_40653_p1}};

assign tmp_cast_fu_37291_p1 = p_s_reg_2882;

assign tmp_i_fu_40309_p1 = r_V_s_fu_40299_p4;

assign tmp_s_fu_37295_p2 = ((tmp_cast_fu_37291_p1 < N) ? 1'b1 : 1'b0);

assign win_0_1_2_V_fu_41058_p3 = ((tmp_41_fu_40871_p2[0:0] === 1'b1) ? 20'd0 : tmp_44_fu_40981_p34);

assign win_1_1_2_V_fu_41355_p3 = ((tmp_41_fu_40871_p2[0:0] === 1'b1) ? 20'd0 : tmp_48_fu_41278_p34);

assign win_2_1_2_V_fu_41652_p3 = ((tmp_41_fu_40871_p2[0:0] === 1'b1) ? 20'd0 : tmp_49_fu_41575_p34);

assign win_V_0_0_2_3_fu_41050_p3 = ((tmp_41_fu_40871_p2[0:0] === 1'b1) ? 20'd0 : win_0_0_2_V_fu_40912_p34);

assign win_V_1_0_2_3_fu_41347_p3 = ((tmp_41_fu_40871_p2[0:0] === 1'b1) ? 20'd0 : win_1_0_2_V_fu_41209_p34);

assign win_V_2_0_2_3_fu_41644_p3 = ((tmp_41_fu_40871_p2[0:0] === 1'b1) ? 20'd0 : win_2_0_2_V_fu_41506_p34);

assign wt_mem_0_V_address0 = tmp_27_fu_40284_p1;

assign wt_mem_1_V_address0 = tmp_27_fu_40284_p1;

assign wt_word_V_fu_40318_p3 = ((tmp_55_fu_40314_p1[0:0] === 1'b1) ? wt_mem_1_V_q0 : wt_mem_0_V_q0);

always @ (posedge ap_clk) begin
    kh_index_V_cast_reg_43242[10:1] <= 10'b0000000000;
    tmp_3_reg_43247[1] <= 1'b0;
    tmp_54_cast_reg_44289[5:0] <= 6'b000000;
    tmp_33_reg_44583[3:0] <= 4'b0000;
end

endmodule //a0_fp_conv
