{"vcs1":{"timestamp_begin":1765261228.990606295, "rt":0.84, "ut":0.16, "st":0.07}}
{"vcselab":{"timestamp_begin":1765261229.867321924, "rt":0.83, "ut":0.18, "st":0.03}}
{"link":{"timestamp_begin":1765261230.725007098, "rt":0.11, "ut":0.09, "st":0.03}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1765261228.726813055}
{"VCS_COMP_START_TIME": 1765261228.726813055}
{"VCS_COMP_END_TIME": 1765261234.448802138}
{"VCS_USER_OPTIONS": "-R -sverilog /home/patata0717/DICD/HW3_groupx/./sim/top_tb2.sv -debug_access+all -full64 +incdir+/home/patata0717/DICD/HW3_groupx/./src+/home/patata0717/DICD/HW3_groupx/./include+/home/patata0717/DICD/HW3_groupx/./sim +define+prog4 +prog_path=/home/patata0717/DICD/HW3_groupx/./sim/prog4 +define+CYCLE=0.35 +define+MAX=100000 +notimingcheck"}
{"vcs1": {"peak_mem": 305780}}
{"vcselab": {"peak_mem": 173884}}
