#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_0000023111f72cc0 .scope module, "cpu_tb" "cpu_tb" 2 7;
 .timescale -9 -10;
v0000023111fd6180_0 .net "BUSYWAIT", 0 0, v0000023111fd6900_0;  1 drivers
v0000023111fd4ec0_0 .var "CLK", 0 0;
v0000023111fd4f60_0 .net "DMEM_ADDR", 31 0, L_0000023112038920;  1 drivers
v0000023111fd3ac0_0 .net "DMEM_DATA_READ", 31 0, v0000023111fd60e0_0;  1 drivers
v0000023111fd3980_0 .net "DMEM_DATA_WRITE", 31 0, L_0000023112036fc0;  1 drivers
v0000023111fd5320_0 .net "DMEM_READ", 3 0, L_00000231120375e0;  1 drivers
v0000023111fd5640_0 .net "DMEM_WRITE", 2 0, L_0000023112037dc0;  1 drivers
v0000023111fd5000_0 .net "INST", 31 0, v0000023111fd5f00_0;  1 drivers
v0000023111fd4880_0 .net "PC", 31 0, v0000023111fcf010_0;  1 drivers
v0000023111fd4740_0 .var "RST", 0 0;
S_0000023111e53b20 .scope module, "cpu_inst" "cpu" 2 20, 3 19 0, S_0000023111f72cc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INST_IF";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /INPUT 32 "DMEM_DATA_READ_MA";
    .port_info 4 /INPUT 1 "BUSYWAIT_IN";
    .port_info 5 /OUTPUT 32 "PC_IF";
    .port_info 6 /OUTPUT 32 "DMEM_ADDR_MA";
    .port_info 7 /OUTPUT 32 "DMEM_DATA_WRITE_MA";
    .port_info 8 /OUTPUT 4 "DMEM_READ_MA";
    .port_info 9 /OUTPUT 3 "DMEM_WRITE_MA";
    .port_info 10 /OUTPUT 1 "BUSYWAIT_OUT";
L_0000023111f16b90 .functor BUFZ 1, v0000023111fd6900_0, C4<0>, C4<0>, C4<0>;
L_0000023111f17b50 .functor OR 1, L_0000023111f16b90, v0000023111fcd120_0, C4<0>, C4<0>;
L_0000023111f181e0 .functor OR 1, v0000023111fd4740_0, v0000023111fc1050_0, C4<0>, C4<0>;
L_0000023111f18870 .functor OR 1, L_0000023111f16b90, v0000023111fcd120_0, C4<0>, C4<0>;
L_0000023112037e30 .functor OR 1, v0000023111fd4740_0, v0000023111fc1050_0, C4<0>, C4<0>;
L_0000023112038a00 .functor OR 1, L_0000023112037e30, v0000023111fcbdc0_0, C4<0>, C4<0>;
L_0000023112038920 .functor BUFZ 32, v0000023111fc9b10_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023112036fc0 .functor BUFZ 32, v0000023111fca290_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000231120375e0 .functor BUFZ 4, v0000023111fc9c50_0, C4<0000>, C4<0000>, C4<0000>;
L_0000023112037dc0 .functor BUFZ 3, v0000023111fca1f0_0, C4<000>, C4<000>, C4<000>;
v0000023111fd0a50_0 .net "ALU_DATA1_EX", 31 0, L_000002311203e4e0;  1 drivers
v0000023111fd0eb0_0 .net "ALU_DATA2_EX", 31 0, L_000002311203f660;  1 drivers
v0000023111fd0ff0_0 .net "ALU_OP_EX", 4 0, v0000023111fcb500_0;  1 drivers
v0000023111fd1450_0 .net "ALU_OP_ID", 4 0, L_0000023111fd56e0;  1 drivers
v0000023111fd0f50_0 .net "ALU_OUT_EX", 31 0, v0000023111f446a0_0;  1 drivers
v0000023111fcf970_0 .net "ALU_OUT_MA", 31 0, v0000023111fc9b10_0;  1 drivers
v0000023111fcf790_0 .net "ALU_OUT_WB", 31 0, v0000023111fcdee0_0;  1 drivers
v0000023111fd14f0_0 .net "BRANCH_JUMP_EX", 3 0, v0000023111fcb6e0_0;  1 drivers
v0000023111fcf830_0 .net "BRANCH_JUMP_ID", 3 0, L_000002311203da40;  1 drivers
v0000023111fd00f0_0 .net "BUSYWAIT", 0 0, L_0000023111f16b90;  1 drivers
v0000023111fd04b0_0 .net "BUSYWAIT_IN", 0 0, v0000023111fd6900_0;  alias, 1 drivers
o0000023111f792d8 .functor BUFZ 1, C4<z>; HiZ drive
v0000023111fd1130_0 .net "BUSYWAIT_OUT", 0 0, o0000023111f792d8;  0 drivers
v0000023111fd11d0_0 .net "CLK", 0 0, v0000023111fd4ec0_0;  1 drivers
v0000023111fd16d0_0 .net "DATA1_ALU_SEL_EX", 0 0, v0000023111fcc0e0_0;  1 drivers
v0000023111fd28f0_0 .net "DATA1_ALU_SEL_ID", 0 0, L_0000023112037ab0;  1 drivers
v0000023111fd20d0_0 .net "DATA1_EX", 31 0, v0000023111fceca0_0;  1 drivers
v0000023111fd2d50_0 .net "DATA1_ID", 31 0, L_0000023111f18790;  1 drivers
v0000023111fd1bd0_0 .net "DATA2_ALU_SEL_EX", 0 0, v0000023111fcd260_0;  1 drivers
v0000023111fd1db0_0 .net "DATA2_ALU_SEL_ID", 0 0, L_00000231120384c0;  1 drivers
v0000023111fd19f0_0 .net "DATA2_EX", 31 0, v0000023111fce2a0_0;  1 drivers
v0000023111fd1b30_0 .net "DATA2_ID", 31 0, L_0000023111f18640;  1 drivers
v0000023111fd2210_0 .net "DATA2_MA", 31 0, v0000023111fca290_0;  1 drivers
v0000023111fd1a90_0 .net "DMEM_ADDR_MA", 31 0, L_0000023112038920;  alias, 1 drivers
v0000023111fd1c70_0 .net "DMEM_DATA_READ_MA", 31 0, v0000023111fd60e0_0;  alias, 1 drivers
v0000023111fd25d0_0 .net "DMEM_DATA_READ_WB", 31 0, v0000023111fce660_0;  1 drivers
v0000023111fd1950_0 .net "DMEM_DATA_WRITE_MA", 31 0, L_0000023112036fc0;  alias, 1 drivers
v0000023111fd1ef0_0 .net "DMEM_READ_MA", 3 0, L_00000231120375e0;  alias, 1 drivers
v0000023111fd22b0_0 .net "DMEM_WRITE_MA", 2 0, L_0000023112037dc0;  alias, 1 drivers
v0000023111fd2850_0 .net "FORWARDING_DATA1", 31 0, L_000002311203fc00;  1 drivers
v0000023111fd23f0_0 .net "FORWARDING_DATA1_SEL_EX", 1 0, v0000023111fcb780_0;  1 drivers
v0000023111fd2cb0_0 .net "FORWARDING_DATA1_SEL_ID", 1 0, v0000023111fcd300_0;  1 drivers
v0000023111fd2170_0 .net "FORWARDING_DATA2", 31 0, L_000002311203fd40;  1 drivers
v0000023111fd2350_0 .net "FORWARDING_DATA2_SEL_EX", 1 0, v0000023111fcc720_0;  1 drivers
v0000023111fd1d10_0 .net "FORWARDING_DATA2_SEL_ID", 1 0, v0000023111fcaf60_0;  1 drivers
v0000023111fd1e50_0 .net "HAZARD_BUBBLE", 0 0, v0000023111fcbdc0_0;  1 drivers
v0000023111fd1f90_0 .net "HAZARD_STALL", 0 0, v0000023111fcd120_0;  1 drivers
v0000023111fd1810_0 .net "IMM_EX", 31 0, v0000023111fcd580_0;  1 drivers
v0000023111fd2990_0 .net "IMM_ID", 31 0, v0000023111fd0050_0;  1 drivers
v0000023111fd2c10_0 .net "IMM_SEL_ID", 3 0, L_000002311203bf60;  1 drivers
v0000023111fd1770_0 .net "INST_ID", 31 0, v0000023111fce7a0_0;  1 drivers
v0000023111fd2a30_0 .net "INST_IF", 31 0, v0000023111fd5f00_0;  alias, 1 drivers
v0000023111fd2030_0 .net "MEM_READ_EX", 3 0, v0000023111fcc680_0;  1 drivers
v0000023111fd2490_0 .net "MEM_READ_ID", 3 0, L_0000023111fd3e80;  1 drivers
v0000023111fd2710_0 .net "MEM_READ_MA", 3 0, v0000023111fc9c50_0;  1 drivers
v0000023111fd2df0_0 .net "MEM_WRITE_EX", 2 0, v0000023111fce3e0_0;  1 drivers
v0000023111fd18b0_0 .net "MEM_WRITE_ID", 2 0, L_0000023111fd3480;  1 drivers
v0000023111fd2530_0 .net "MEM_WRITE_MA", 2 0, v0000023111fca1f0_0;  1 drivers
v0000023111fd2670_0 .net "PC_EX", 31 0, v0000023111fcea20_0;  1 drivers
v0000023111fd27b0_0 .net "PC_ID", 31 0, v0000023111fcdda0_0;  1 drivers
v0000023111fd2b70_0 .net "PC_IF", 31 0, v0000023111fcf010_0;  alias, 1 drivers
v0000023111fd2ad0_0 .net "PC_INT_IF", 31 0, L_0000023111fd41a0;  1 drivers
v0000023111fd6b80_0 .net "PC_MA", 31 0, v0000023111fca0b0_0;  1 drivers
v0000023111fd6ae0_0 .net "PC_MUX_SEL_EX", 0 0, v0000023111fc1050_0;  1 drivers
v0000023111fd6360_0 .net "PC_PLUS_4_IF", 31 0, L_0000023111fd46a0;  1 drivers
v0000023111fd5a00_0 .net "PC_PLUS_4_MA", 31 0, L_0000023112040880;  1 drivers
v0000023111fd69a0_0 .net "PC_WB", 31 0, v0000023111fcd8a0_0;  1 drivers
v0000023111fd6540_0 .net "RST", 0 0, v0000023111fd4740_0;  1 drivers
v0000023111fd5dc0_0 .net "WADDR_EX", 4 0, v0000023111fcb820_0;  1 drivers
v0000023111fd5d20_0 .net "WADDR_MA", 4 0, v0000023111fc97f0_0;  1 drivers
v0000023111fd6400_0 .net "WADDR_WB", 4 0, v0000023111fcda80_0;  1 drivers
v0000023111fd67c0_0 .net "WB_SEL_EX", 1 0, v0000023111fcd800_0;  1 drivers
v0000023111fd6d60_0 .net "WB_SEL_ID", 1 0, L_000002311203b7e0;  1 drivers
v0000023111fd6a40_0 .net "WB_SEL_MA", 1 0, v0000023111fca5b0_0;  1 drivers
v0000023111fd64a0_0 .net "WB_SEL_WB", 1 0, v0000023111fcd9e0_0;  1 drivers
v0000023111fd65e0_0 .net "WRITE_DATA_WB", 31 0, L_0000023112040c40;  1 drivers
v0000023111fd62c0_0 .net "WRITE_EN_EX", 0 0, v0000023111fce520_0;  1 drivers
v0000023111fd6c20_0 .net "WRITE_EN_ID", 0 0, L_00000231120383e0;  1 drivers
v0000023111fd6cc0_0 .net "WRITE_EN_MA", 0 0, v0000023111fca3d0_0;  1 drivers
v0000023111fd6e00_0 .net "WRITE_EN_WB", 0 0, v0000023111fceb60_0;  1 drivers
v0000023111fd5780_0 .net *"_ivl_26", 0 0, L_0000023112037e30;  1 drivers
L_0000023111fd51e0 .part v0000023111fce7a0_0, 15, 5;
L_0000023111fd55a0 .part v0000023111fce7a0_0, 20, 5;
L_000002311203c820 .part v0000023111fce7a0_0, 0, 7;
L_000002311203cbe0 .part v0000023111fce7a0_0, 12, 3;
L_000002311203cc80 .part v0000023111fce7a0_0, 25, 7;
L_000002311203e6c0 .part v0000023111fce7a0_0, 15, 5;
L_000002311203f200 .part v0000023111fce7a0_0, 20, 5;
L_000002311203e580 .part v0000023111fcc680_0, 3, 1;
L_000002311203e760 .part v0000023111fc9c50_0, 3, 1;
L_00000231120404c0 .part v0000023111fce7a0_0, 7, 5;
S_0000023111e4bca0 .scope module, "alu_inst" "alu" 3 253, 4 9 0, S_0000023111e53b20;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 5 "SELECT";
    .port_info 3 /OUTPUT 32 "RESULT";
L_0000023112038140/d .functor BUFZ 32, L_000002311203f660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023112038140 .delay 32 (10,10,10) L_0000023112038140/d;
L_0000023112037b90/d .functor XOR 32, L_000002311203e4e0, L_000002311203f660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023112037b90 .delay 32 (10,10,10) L_0000023112037b90/d;
L_0000023112037340/d .functor OR 32, L_000002311203e4e0, L_000002311203f660, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023112037340 .delay 32 (10,10,10) L_0000023112037340/d;
L_0000023112038a70/d .functor AND 32, L_000002311203e4e0, L_000002311203f660, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0000023112038a70 .delay 32 (10,10,10) L_0000023112038a70/d;
v0000023111f45640_0 .net/s "DATA1", 31 0, L_000002311203e4e0;  alias, 1 drivers
v0000023111f462c0_0 .net "DATA2", 31 0, L_000002311203f660;  alias, 1 drivers
v0000023111f446a0_0 .var "RESULT", 31 0;
v0000023111f44ba0_0 .net "SELECT", 4 0, v0000023111fcb500_0;  alias, 1 drivers
L_0000023111fe05d8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023111f456e0_0 .net/2u *"_ivl_10", 31 0, L_0000023111fe05d8;  1 drivers
L_0000023111fe0860 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023111f45780_0 .net/2u *"_ivl_102", 31 0, L_0000023111fe0860;  1 drivers
v0000023111f27800_0 .net *"_ivl_104", 0 0, L_0000023112040560;  1 drivers
L_0000023111fe08a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023111fbf680_0 .net/2u *"_ivl_106", 31 0, L_0000023111fe08a8;  1 drivers
v0000023111fbf540_0 .net *"_ivl_108", 31 0, L_000002311203fa20;  1 drivers
L_0000023111fe08f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023111fbf360_0 .net/2u *"_ivl_112", 31 0, L_0000023111fe08f0;  1 drivers
v0000023111fbfa40_0 .net *"_ivl_114", 0 0, L_000002311203e260;  1 drivers
L_0000023111fe0938 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023111fc0b20_0 .net/2u *"_ivl_116", 31 0, L_0000023111fe0938;  1 drivers
v0000023111fbf720_0 .net *"_ivl_118", 31 0, L_000002311203dfe0;  1 drivers
L_0000023111fe0980 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023111fbf7c0_0 .net/2u *"_ivl_122", 31 0, L_0000023111fe0980;  1 drivers
v0000023111fbf400_0 .net *"_ivl_124", 0 0, L_000002311203f3e0;  1 drivers
L_0000023111fe09c8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023111fbf860_0 .net/2u *"_ivl_126", 31 0, L_0000023111fe09c8;  1 drivers
v0000023111fc0080_0 .net *"_ivl_128", 31 0, L_000002311203e120;  1 drivers
L_0000023111fe0a10 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023111fc09e0_0 .net/2u *"_ivl_132", 31 0, L_0000023111fe0a10;  1 drivers
v0000023111fbfe00_0 .net *"_ivl_134", 0 0, L_000002311203f480;  1 drivers
L_0000023111fe0a58 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023111fbfea0_0 .net/2u *"_ivl_136", 31 0, L_0000023111fe0a58;  1 drivers
v0000023111fc0bc0_0 .net *"_ivl_138", 31 0, L_000002311203e300;  1 drivers
v0000023111fbf4a0_0 .net *"_ivl_14", 0 0, L_000002311203f8e0;  1 drivers
L_0000023111fe0620 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023111fc04e0_0 .net/2u *"_ivl_16", 31 0, L_0000023111fe0620;  1 drivers
L_0000023111fe0668 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023111fbf900_0 .net/2u *"_ivl_18", 31 0, L_0000023111fe0668;  1 drivers
v0000023111fc0760_0 .net *"_ivl_23", 4 0, L_000002311203ee40;  1 drivers
v0000023111fc01c0_0 .net *"_ivl_27", 4 0, L_000002311203ea80;  1 drivers
v0000023111fbf180_0 .net *"_ivl_31", 4 0, L_000002311203ec60;  1 drivers
v0000023111fbf0e0_0 .net *"_ivl_43", 0 0, L_000002311203fac0;  1 drivers
v0000023111fbf9a0_0 .net *"_ivl_44", 31 0, L_000002311203eb20;  1 drivers
v0000023111fbf5e0_0 .net *"_ivl_46", 63 0, L_000002311203ff20;  1 drivers
v0000023111fc0260_0 .net *"_ivl_49", 0 0, L_0000023112040600;  1 drivers
v0000023111fbfcc0_0 .net *"_ivl_50", 31 0, L_000002311203eee0;  1 drivers
v0000023111fc0a80_0 .net *"_ivl_52", 63 0, L_00000231120401a0;  1 drivers
v0000023111fbfd60_0 .net/s *"_ivl_55", 63 0, L_000002311203e620;  1 drivers
v0000023111fc0120_0 .net *"_ivl_56", 63 0, L_000002311203e1c0;  1 drivers
v0000023111fbfae0_0 .net *"_ivl_58", 31 0, L_000002311203e8a0;  1 drivers
v0000023111fbfb80_0 .net *"_ivl_6", 0 0, L_000002311203e440;  1 drivers
L_0000023111fe06b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023111fbfc20_0 .net *"_ivl_60", 31 0, L_0000023111fe06b0;  1 drivers
v0000023111fbff40_0 .net *"_ivl_65", 0 0, L_000002311203fb60;  1 drivers
v0000023111fbffe0_0 .net *"_ivl_66", 31 0, L_000002311203ebc0;  1 drivers
v0000023111fc0580_0 .net *"_ivl_68", 63 0, L_000002311203ffc0;  1 drivers
L_0000023111fe06f8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023111fc0620_0 .net/2u *"_ivl_70", 31 0, L_0000023111fe06f8;  1 drivers
v0000023111fc0440_0 .net *"_ivl_72", 63 0, L_000002311203eda0;  1 drivers
v0000023111fc0d00_0 .net *"_ivl_75", 63 0, L_000002311203fde0;  1 drivers
v0000023111fc0300_0 .net *"_ivl_76", 63 0, L_000002311203f020;  1 drivers
v0000023111fc03a0_0 .net *"_ivl_78", 31 0, L_000002311203ef80;  1 drivers
L_0000023111fe0590 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0000023111fc0c60_0 .net/2u *"_ivl_8", 31 0, L_0000023111fe0590;  1 drivers
L_0000023111fe0740 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023111fc06c0_0 .net *"_ivl_80", 31 0, L_0000023111fe0740;  1 drivers
L_0000023111fe0788 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023111fbf2c0_0 .net/2u *"_ivl_84", 31 0, L_0000023111fe0788;  1 drivers
v0000023111fc0da0_0 .net *"_ivl_86", 63 0, L_00000231120402e0;  1 drivers
L_0000023111fe07d0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023111fc0800_0 .net/2u *"_ivl_88", 31 0, L_0000023111fe07d0;  1 drivers
v0000023111fc08a0_0 .net *"_ivl_90", 63 0, L_0000023112040380;  1 drivers
v0000023111fc0940_0 .net *"_ivl_93", 63 0, L_0000023112040420;  1 drivers
v0000023111fbef00_0 .net *"_ivl_94", 63 0, L_00000231120406a0;  1 drivers
v0000023111fbefa0_0 .net *"_ivl_96", 31 0, L_000002311203f980;  1 drivers
L_0000023111fe0818 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023111fbf040_0 .net *"_ivl_98", 31 0, L_0000023111fe0818;  1 drivers
v0000023111fbf220_0 .net "addData", 31 0, L_0000023112040240;  1 drivers
v0000023111fc14b0_0 .net "andData", 31 0, L_0000023112038a70;  1 drivers
v0000023111fc2770_0 .net "divData", 31 0, L_0000023112040740;  1 drivers
v0000023111fc1690_0 .net "divuData", 31 0, L_000002311203f160;  1 drivers
v0000023111fc10f0_0 .net "forwardData", 31 0, L_0000023112038140;  1 drivers
v0000023111fc24f0_0 .net "mulData", 31 0, L_000002311203e3a0;  1 drivers
v0000023111fc1190_0 .net "mulhData", 31 0, L_000002311203f840;  1 drivers
v0000023111fc2bd0_0 .net "mulhsuData", 31 0, L_0000023112040060;  1 drivers
v0000023111fc1d70_0 .net "mulhuData", 31 0, L_000002311203f340;  1 drivers
v0000023111fc1370_0 .net "orData", 31 0, L_0000023112037340;  1 drivers
v0000023111fc1410_0 .net "remData", 31 0, L_000002311203e080;  1 drivers
v0000023111fc2310_0 .net "remuData", 31 0, L_000002311203f520;  1 drivers
v0000023111fc1230_0 .net "sllData", 31 0, L_000002311203e9e0;  1 drivers
v0000023111fc19b0_0 .net "sltData", 31 0, L_000002311203f5c0;  1 drivers
v0000023111fc1e10_0 .net "sltuData", 31 0, L_000002311203e800;  1 drivers
v0000023111fc2630_0 .net "sraData", 31 0, L_000002311203f700;  1 drivers
v0000023111fc1730_0 .net "srlData", 31 0, L_000002311203fca0;  1 drivers
v0000023111fc17d0_0 .net "subData", 31 0, L_000002311203ed00;  1 drivers
v0000023111fc2810_0 .net "xorData", 31 0, L_0000023112037b90;  1 drivers
E_0000023111f41af0/0 .event anyedge, v0000023111f44ba0_0, v0000023111fbf220_0, v0000023111fc17d0_0, v0000023111fc1230_0;
E_0000023111f41af0/1 .event anyedge, v0000023111fc19b0_0, v0000023111fc1e10_0, v0000023111fc2810_0, v0000023111fc1730_0;
E_0000023111f41af0/2 .event anyedge, v0000023111fc2630_0, v0000023111fc1370_0, v0000023111fc14b0_0, v0000023111fc24f0_0;
E_0000023111f41af0/3 .event anyedge, v0000023111fc1190_0, v0000023111fc2bd0_0, v0000023111fc1d70_0, v0000023111fc2770_0;
E_0000023111f41af0/4 .event anyedge, v0000023111fc1690_0, v0000023111fc1410_0, v0000023111fc2310_0, v0000023111fc10f0_0;
E_0000023111f41af0 .event/or E_0000023111f41af0/0, E_0000023111f41af0/1, E_0000023111f41af0/2, E_0000023111f41af0/3, E_0000023111f41af0/4;
L_0000023112040240 .delay 32 (20,20,20) L_0000023112040240/d;
L_0000023112040240/d .arith/sum 32, L_000002311203e4e0, L_000002311203f660;
L_000002311203ed00 .delay 32 (20,20,20) L_000002311203ed00/d;
L_000002311203ed00/d .arith/sub 32, L_000002311203e4e0, L_000002311203f660;
L_000002311203e440 .cmp/gt.s 32, L_000002311203f660, L_000002311203e4e0;
L_000002311203f5c0 .delay 32 (10,10,10) L_000002311203f5c0/d;
L_000002311203f5c0/d .functor MUXZ 32, L_0000023111fe05d8, L_0000023111fe0590, L_000002311203e440, C4<>;
L_000002311203f8e0 .cmp/gt 32, L_000002311203f660, L_000002311203e4e0;
L_000002311203e800 .delay 32 (10,10,10) L_000002311203e800/d;
L_000002311203e800/d .functor MUXZ 32, L_0000023111fe0668, L_0000023111fe0620, L_000002311203f8e0, C4<>;
L_000002311203ee40 .part L_000002311203f660, 0, 5;
L_000002311203e9e0 .delay 32 (10,10,10) L_000002311203e9e0/d;
L_000002311203e9e0/d .shift/l 32, L_000002311203e4e0, L_000002311203ee40;
L_000002311203ea80 .part L_000002311203f660, 0, 5;
L_000002311203fca0 .delay 32 (10,10,10) L_000002311203fca0/d;
L_000002311203fca0/d .shift/r 32, L_000002311203e4e0, L_000002311203ea80;
L_000002311203ec60 .part L_000002311203f660, 0, 5;
L_000002311203f700 .delay 32 (10,10,10) L_000002311203f700/d;
L_000002311203f700/d .shift/rs 32, L_000002311203e4e0, L_000002311203ec60;
L_000002311203e3a0 .delay 32 (30,30,30) L_000002311203e3a0/d;
L_000002311203e3a0/d .arith/mult 32, L_000002311203e4e0, L_000002311203f660;
L_000002311203fac0 .part L_000002311203e4e0, 31, 1;
LS_000002311203eb20_0_0 .concat [ 1 1 1 1], L_000002311203fac0, L_000002311203fac0, L_000002311203fac0, L_000002311203fac0;
LS_000002311203eb20_0_4 .concat [ 1 1 1 1], L_000002311203fac0, L_000002311203fac0, L_000002311203fac0, L_000002311203fac0;
LS_000002311203eb20_0_8 .concat [ 1 1 1 1], L_000002311203fac0, L_000002311203fac0, L_000002311203fac0, L_000002311203fac0;
LS_000002311203eb20_0_12 .concat [ 1 1 1 1], L_000002311203fac0, L_000002311203fac0, L_000002311203fac0, L_000002311203fac0;
LS_000002311203eb20_0_16 .concat [ 1 1 1 1], L_000002311203fac0, L_000002311203fac0, L_000002311203fac0, L_000002311203fac0;
LS_000002311203eb20_0_20 .concat [ 1 1 1 1], L_000002311203fac0, L_000002311203fac0, L_000002311203fac0, L_000002311203fac0;
LS_000002311203eb20_0_24 .concat [ 1 1 1 1], L_000002311203fac0, L_000002311203fac0, L_000002311203fac0, L_000002311203fac0;
LS_000002311203eb20_0_28 .concat [ 1 1 1 1], L_000002311203fac0, L_000002311203fac0, L_000002311203fac0, L_000002311203fac0;
LS_000002311203eb20_1_0 .concat [ 4 4 4 4], LS_000002311203eb20_0_0, LS_000002311203eb20_0_4, LS_000002311203eb20_0_8, LS_000002311203eb20_0_12;
LS_000002311203eb20_1_4 .concat [ 4 4 4 4], LS_000002311203eb20_0_16, LS_000002311203eb20_0_20, LS_000002311203eb20_0_24, LS_000002311203eb20_0_28;
L_000002311203eb20 .concat [ 16 16 0 0], LS_000002311203eb20_1_0, LS_000002311203eb20_1_4;
L_000002311203ff20 .concat [ 32 32 0 0], L_000002311203e4e0, L_000002311203eb20;
L_0000023112040600 .part L_000002311203f660, 31, 1;
LS_000002311203eee0_0_0 .concat [ 1 1 1 1], L_0000023112040600, L_0000023112040600, L_0000023112040600, L_0000023112040600;
LS_000002311203eee0_0_4 .concat [ 1 1 1 1], L_0000023112040600, L_0000023112040600, L_0000023112040600, L_0000023112040600;
LS_000002311203eee0_0_8 .concat [ 1 1 1 1], L_0000023112040600, L_0000023112040600, L_0000023112040600, L_0000023112040600;
LS_000002311203eee0_0_12 .concat [ 1 1 1 1], L_0000023112040600, L_0000023112040600, L_0000023112040600, L_0000023112040600;
LS_000002311203eee0_0_16 .concat [ 1 1 1 1], L_0000023112040600, L_0000023112040600, L_0000023112040600, L_0000023112040600;
LS_000002311203eee0_0_20 .concat [ 1 1 1 1], L_0000023112040600, L_0000023112040600, L_0000023112040600, L_0000023112040600;
LS_000002311203eee0_0_24 .concat [ 1 1 1 1], L_0000023112040600, L_0000023112040600, L_0000023112040600, L_0000023112040600;
LS_000002311203eee0_0_28 .concat [ 1 1 1 1], L_0000023112040600, L_0000023112040600, L_0000023112040600, L_0000023112040600;
LS_000002311203eee0_1_0 .concat [ 4 4 4 4], LS_000002311203eee0_0_0, LS_000002311203eee0_0_4, LS_000002311203eee0_0_8, LS_000002311203eee0_0_12;
LS_000002311203eee0_1_4 .concat [ 4 4 4 4], LS_000002311203eee0_0_16, LS_000002311203eee0_0_20, LS_000002311203eee0_0_24, LS_000002311203eee0_0_28;
L_000002311203eee0 .concat [ 16 16 0 0], LS_000002311203eee0_1_0, LS_000002311203eee0_1_4;
L_00000231120401a0 .concat [ 32 32 0 0], L_000002311203f660, L_000002311203eee0;
L_000002311203e620 .arith/mult 64, L_000002311203ff20, L_00000231120401a0;
L_000002311203e8a0 .part L_000002311203e620, 32, 32;
L_000002311203e1c0 .concat [ 32 32 0 0], L_000002311203e8a0, L_0000023111fe06b0;
L_000002311203f840 .delay 32 (30,30,30) L_000002311203f840/d;
L_000002311203f840/d .part L_000002311203e1c0, 0, 32;
L_000002311203fb60 .part L_000002311203e4e0, 31, 1;
LS_000002311203ebc0_0_0 .concat [ 1 1 1 1], L_000002311203fb60, L_000002311203fb60, L_000002311203fb60, L_000002311203fb60;
LS_000002311203ebc0_0_4 .concat [ 1 1 1 1], L_000002311203fb60, L_000002311203fb60, L_000002311203fb60, L_000002311203fb60;
LS_000002311203ebc0_0_8 .concat [ 1 1 1 1], L_000002311203fb60, L_000002311203fb60, L_000002311203fb60, L_000002311203fb60;
LS_000002311203ebc0_0_12 .concat [ 1 1 1 1], L_000002311203fb60, L_000002311203fb60, L_000002311203fb60, L_000002311203fb60;
LS_000002311203ebc0_0_16 .concat [ 1 1 1 1], L_000002311203fb60, L_000002311203fb60, L_000002311203fb60, L_000002311203fb60;
LS_000002311203ebc0_0_20 .concat [ 1 1 1 1], L_000002311203fb60, L_000002311203fb60, L_000002311203fb60, L_000002311203fb60;
LS_000002311203ebc0_0_24 .concat [ 1 1 1 1], L_000002311203fb60, L_000002311203fb60, L_000002311203fb60, L_000002311203fb60;
LS_000002311203ebc0_0_28 .concat [ 1 1 1 1], L_000002311203fb60, L_000002311203fb60, L_000002311203fb60, L_000002311203fb60;
LS_000002311203ebc0_1_0 .concat [ 4 4 4 4], LS_000002311203ebc0_0_0, LS_000002311203ebc0_0_4, LS_000002311203ebc0_0_8, LS_000002311203ebc0_0_12;
LS_000002311203ebc0_1_4 .concat [ 4 4 4 4], LS_000002311203ebc0_0_16, LS_000002311203ebc0_0_20, LS_000002311203ebc0_0_24, LS_000002311203ebc0_0_28;
L_000002311203ebc0 .concat [ 16 16 0 0], LS_000002311203ebc0_1_0, LS_000002311203ebc0_1_4;
L_000002311203ffc0 .concat [ 32 32 0 0], L_000002311203e4e0, L_000002311203ebc0;
L_000002311203eda0 .concat [ 32 32 0 0], L_000002311203f660, L_0000023111fe06f8;
L_000002311203fde0 .arith/mult 64, L_000002311203ffc0, L_000002311203eda0;
L_000002311203ef80 .part L_000002311203fde0, 32, 32;
L_000002311203f020 .concat [ 32 32 0 0], L_000002311203ef80, L_0000023111fe0740;
L_0000023112040060 .delay 32 (30,30,30) L_0000023112040060/d;
L_0000023112040060/d .part L_000002311203f020, 0, 32;
L_00000231120402e0 .concat [ 32 32 0 0], L_000002311203e4e0, L_0000023111fe0788;
L_0000023112040380 .concat [ 32 32 0 0], L_000002311203f660, L_0000023111fe07d0;
L_0000023112040420 .arith/mult 64, L_00000231120402e0, L_0000023112040380;
L_000002311203f980 .part L_0000023112040420, 32, 32;
L_00000231120406a0 .concat [ 32 32 0 0], L_000002311203f980, L_0000023111fe0818;
L_000002311203f340 .delay 32 (30,30,30) L_000002311203f340/d;
L_000002311203f340/d .part L_00000231120406a0, 0, 32;
L_0000023112040560 .cmp/eq 32, L_000002311203f660, L_0000023111fe0860;
L_000002311203fa20 .arith/div 32, L_000002311203e4e0, L_000002311203f660;
L_0000023112040740 .delay 32 (30,30,30) L_0000023112040740/d;
L_0000023112040740/d .functor MUXZ 32, L_000002311203fa20, L_0000023111fe08a8, L_0000023112040560, C4<>;
L_000002311203e260 .cmp/eq 32, L_000002311203f660, L_0000023111fe08f0;
L_000002311203dfe0 .arith/div 32, L_000002311203e4e0, L_000002311203f660;
L_000002311203f160 .delay 32 (30,30,30) L_000002311203f160/d;
L_000002311203f160/d .functor MUXZ 32, L_000002311203dfe0, L_0000023111fe0938, L_000002311203e260, C4<>;
L_000002311203f3e0 .cmp/eq 32, L_000002311203f660, L_0000023111fe0980;
L_000002311203e120 .arith/mod 32, L_000002311203e4e0, L_000002311203f660;
L_000002311203e080 .delay 32 (30,30,30) L_000002311203e080/d;
L_000002311203e080/d .functor MUXZ 32, L_000002311203e120, L_0000023111fe09c8, L_000002311203f3e0, C4<>;
L_000002311203f480 .cmp/eq 32, L_000002311203f660, L_0000023111fe0a10;
L_000002311203e300 .arith/mod 32, L_000002311203e4e0, L_000002311203f660;
L_000002311203f520 .delay 32 (30,30,30) L_000002311203f520/d;
L_000002311203f520/d .functor MUXZ 32, L_000002311203e300, L_0000023111fe0a58, L_000002311203f480, C4<>;
S_0000023111e4be30 .scope module, "alu_mux_1" "mux_32b_2to1" 3 237, 5 3 0, S_0000023111e53b20;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
L_0000023111fe0500 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000023112037260 .functor XNOR 1, v0000023111fcc0e0_0, L_0000023111fe0500, C4<0>, C4<0>;
v0000023111fc0fb0_0 .net/2u *"_ivl_0", 0 0, L_0000023111fe0500;  1 drivers
v0000023111fc1eb0_0 .net *"_ivl_2", 0 0, L_0000023112037260;  1 drivers
v0000023111fc23b0_0 .net "data1", 31 0, L_000002311203fc00;  alias, 1 drivers
v0000023111fc1ff0_0 .net "data2", 31 0, v0000023111fcea20_0;  alias, 1 drivers
v0000023111fc0f10_0 .net "out", 31 0, L_000002311203e4e0;  alias, 1 drivers
v0000023111fc1550_0 .net "sel", 0 0, v0000023111fcc0e0_0;  alias, 1 drivers
L_000002311203e4e0 .delay 32 (10,10,10) L_000002311203e4e0/d;
L_000002311203e4e0/d .functor MUXZ 32, L_000002311203fc00, v0000023111fcea20_0, L_0000023112037260, C4<>;
S_0000023111e43330 .scope module, "alu_mux_2" "mux_32b_2to1" 3 245, 5 3 0, S_0000023111e53b20;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
L_0000023111fe0548 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000023112038610 .functor XNOR 1, v0000023111fcd260_0, L_0000023111fe0548, C4<0>, C4<0>;
v0000023111fc1910_0 .net/2u *"_ivl_0", 0 0, L_0000023111fe0548;  1 drivers
v0000023111fc15f0_0 .net *"_ivl_2", 0 0, L_0000023112038610;  1 drivers
v0000023111fc1870_0 .net "data1", 31 0, L_000002311203fd40;  alias, 1 drivers
v0000023111fc1a50_0 .net "data2", 31 0, v0000023111fcd580_0;  alias, 1 drivers
v0000023111fc2450_0 .net "out", 31 0, L_000002311203f660;  alias, 1 drivers
v0000023111fc12d0_0 .net "sel", 0 0, v0000023111fcd260_0;  alias, 1 drivers
L_000002311203f660 .delay 32 (10,10,10) L_000002311203f660/d;
L_000002311203f660/d .functor MUXZ 32, L_000002311203fd40, v0000023111fcd580_0, L_0000023112038610, C4<>;
S_0000023111e434c0 .scope module, "branch_logic_inst" "branch_logic" 3 261, 6 9 0, S_0000023111e53b20;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /OUTPUT 1 "out";
v0000023111fc28b0_0 .net "BEQ", 0 0, L_0000023112040b00;  1 drivers
v0000023111fc1af0_0 .net "BGE", 0 0, L_0000023112040d80;  1 drivers
v0000023111fc2590_0 .net "BGEU", 0 0, L_0000023112040ec0;  1 drivers
v0000023111fc1cd0_0 .net "BLT", 0 0, L_00000231120407e0;  1 drivers
v0000023111fc1b90_0 .net "BLTU", 0 0, L_0000023112040e20;  1 drivers
v0000023111fc1c30_0 .net "BNE", 0 0, L_0000023112040ba0;  1 drivers
v0000023111fc2090_0 .net "data1", 31 0, L_000002311203fc00;  alias, 1 drivers
v0000023111fc26d0_0 .net "data2", 31 0, L_000002311203fd40;  alias, 1 drivers
v0000023111fc2a90_0 .net "op", 3 0, v0000023111fcb6e0_0;  alias, 1 drivers
v0000023111fc1050_0 .var "out", 0 0;
E_0000023111f41830/0 .event anyedge, v0000023111fc2a90_0, v0000023111fc28b0_0, v0000023111fc1c30_0, v0000023111fc1cd0_0;
E_0000023111f41830/1 .event anyedge, v0000023111fc1af0_0, v0000023111fc1b90_0, v0000023111fc2590_0;
E_0000023111f41830 .event/or E_0000023111f41830/0, E_0000023111f41830/1;
L_0000023112040b00 .cmp/eq 32, L_000002311203fc00, L_000002311203fd40;
L_0000023112040ba0 .cmp/ne 32, L_000002311203fc00, L_000002311203fd40;
L_00000231120407e0 .cmp/gt.s 32, L_000002311203fd40, L_000002311203fc00;
L_0000023112040d80 .cmp/ge.s 32, L_000002311203fc00, L_000002311203fd40;
L_0000023112040e20 .cmp/gt 32, L_000002311203fd40, L_000002311203fc00;
L_0000023112040ec0 .cmp/ge 32, L_000002311203fc00, L_000002311203fd40;
S_0000023111e277e0 .scope module, "control_unit_inst" "control_unit" 3 142, 7 11 0, S_0000023111e53b20;
 .timescale -9 -10;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 5 "alu_op";
    .port_info 4 /OUTPUT 1 "reg_write_en";
    .port_info 5 /OUTPUT 3 "mem_write";
    .port_info 6 /OUTPUT 4 "mem_read";
    .port_info 7 /OUTPUT 4 "branch_jump";
    .port_info 8 /OUTPUT 4 "imm_sel";
    .port_info 9 /OUTPUT 1 "data1_alu_sel";
    .port_info 10 /OUTPUT 1 "data2_alu_sel";
    .port_info 11 /OUTPUT 2 "wb_sel";
    .port_info 12 /INPUT 1 "reset";
L_0000023111f186b0 .functor OR 1, L_0000023111fd3a20, L_0000023111fd3de0, C4<0>, C4<0>;
L_0000023111f18800 .functor OR 1, L_0000023111f186b0, L_0000023111fd5280, C4<0>, C4<0>;
L_0000023111f18720 .functor OR 1, L_0000023111f18800, L_0000023111fd4560, C4<0>, C4<0>;
L_0000023111f18560/d .functor OR 1, L_0000023111f18720, L_0000023111fd3c00, C4<0>, C4<0>;
L_0000023111f18560 .delay 1 (20,20,20) L_0000023111f18560/d;
L_0000023111eb64d0/d .functor OR 1, L_0000023111fd4240, L_0000023111fd53c0, C4<0>, C4<0>;
L_0000023111eb64d0 .delay 1 (30,30,30) L_0000023111eb64d0/d;
L_0000023111eb5740 .functor OR 1, L_0000023111fd4060, L_0000023111fd38e0, C4<0>, C4<0>;
L_0000023111ee7aa0 .functor OR 1, L_0000023111eb5740, L_0000023111fd2f80, C4<0>, C4<0>;
L_0000023111e5a1e0/d .functor OR 1, L_0000023111ee7aa0, L_0000023111fd3020, C4<0>, C4<0>;
L_0000023111e5a1e0 .delay 1 (30,30,30) L_0000023111e5a1e0/d;
L_0000023111e6c5a0 .functor OR 1, L_0000023111fd4600, L_0000023111fd30c0, C4<0>, C4<0>;
L_00000231120371f0 .functor OR 1, L_0000023111e6c5a0, L_0000023111fd3fc0, C4<0>, C4<0>;
L_00000231120372d0 .functor OR 1, L_00000231120371f0, v0000023111fd4740_0, C4<0>, C4<0>;
L_00000231120383e0/d .functor NOT 1, L_00000231120372d0, C4<0>, C4<0>, C4<0>;
L_00000231120383e0 .delay 1 (30,30,30) L_00000231120383e0/d;
L_0000023112037b20/d .functor BUFZ 3, L_000002311203cbe0, C4<000>, C4<000>, C4<000>;
L_0000023112037b20 .delay 3 (30,30,30) L_0000023112037b20/d;
L_00000231120376c0 .functor OR 1, L_0000023111fd3f20, L_0000023111fd4100, C4<0>, C4<0>;
L_0000023112038290 .functor OR 1, L_000002311203b880, L_000002311203cb40, C4<0>, C4<0>;
L_0000023112038450/d .functor OR 1, L_0000023112038290, L_000002311203b920, C4<0>, C4<0>;
L_0000023112038450 .delay 1 (30,30,30) L_0000023112038450/d;
L_00000231120377a0 .functor OR 1, L_000002311203b9c0, L_000002311203d540, C4<0>, C4<0>;
L_0000023112038990 .functor OR 1, L_00000231120377a0, L_000002311203cfa0, C4<0>, C4<0>;
L_0000023112037490 .functor OR 1, L_0000023112038990, L_000002311203c280, C4<0>, C4<0>;
L_0000023112037ff0 .functor OR 1, L_0000023112037490, L_000002311203c8c0, C4<0>, C4<0>;
L_0000023112038220 .functor OR 1, L_0000023112037ff0, L_000002311203c500, C4<0>, C4<0>;
L_0000023112038300/d .functor OR 1, L_0000023112038220, L_000002311203d2c0, C4<0>, C4<0>;
L_0000023112038300 .delay 1 (30,30,30) L_0000023112038300/d;
L_0000023112037ce0 .functor OR 1, L_000002311203c780, L_000002311203bce0, C4<0>, C4<0>;
L_00000231120388b0 .functor OR 1, L_0000023112037ce0, L_000002311203c960, C4<0>, C4<0>;
L_0000023112037ab0/d .functor OR 1, L_00000231120388b0, L_000002311203bd80, C4<0>, C4<0>;
L_0000023112037ab0 .delay 1 (30,30,30) L_0000023112037ab0/d;
L_0000023112037030 .functor OR 1, L_000002311203cd20, L_000002311203d720, C4<0>, C4<0>;
L_0000023112037730 .functor OR 1, L_0000023112037030, L_000002311203d680, C4<0>, C4<0>;
L_00000231120380d0 .functor OR 1, L_0000023112037730, L_000002311203c320, C4<0>, C4<0>;
L_0000023112037500 .functor OR 1, L_00000231120380d0, L_000002311203d7c0, C4<0>, C4<0>;
L_0000023112038370 .functor OR 1, L_0000023112037500, L_000002311203c5a0, C4<0>, C4<0>;
L_0000023112037f10 .functor OR 1, L_0000023112038370, L_000002311203df40, C4<0>, C4<0>;
L_00000231120384c0/d .functor OR 1, L_0000023112037f10, L_000002311203d900, C4<0>, C4<0>;
L_00000231120384c0 .delay 1 (30,30,30) L_00000231120384c0/d;
L_0000023112037d50/d .functor NOT 1, L_000002311203db80, C4<0>, C4<0>, C4<0>;
L_0000023112037d50 .delay 1 (30,30,30) L_0000023112037d50/d;
L_0000023112037c70/d .functor OR 1, L_000002311203d860, L_000002311203cdc0, C4<0>, C4<0>;
L_0000023112037c70 .delay 1 (30,30,30) L_0000023112037c70/d;
L_0000023111fdf078 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0000023111fc2130_0 .net/2u *"_ivl_0", 6 0, L_0000023111fdf078;  1 drivers
L_0000023111fdf108 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000023111fc2c70_0 .net/2u *"_ivl_10", 6 0, L_0000023111fdf108;  1 drivers
v0000023111fc2d10_0 .net *"_ivl_101", 0 0, L_0000023111fd3160;  1 drivers
v0000023111fc2db0_0 .net *"_ivl_107", 1 0, L_0000023111fd3d40;  1 drivers
L_0000023111fdf540 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000023111fc43c0_0 .net/2u *"_ivl_110", 6 0, L_0000023111fdf540;  1 drivers
v0000023111fc4280_0 .net *"_ivl_112", 0 0, L_0000023111fd44c0;  1 drivers
v0000023111fc2fc0_0 .net *"_ivl_118", 2 0, L_0000023112037b20;  1 drivers
v0000023111fc3e20_0 .net *"_ivl_12", 0 0, L_0000023111fd5280;  1 drivers
L_0000023111fdf588 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000023111fc3ec0_0 .net/2u *"_ivl_121", 6 0, L_0000023111fdf588;  1 drivers
v0000023111fc39c0_0 .net *"_ivl_123", 0 0, L_0000023111fd3f20;  1 drivers
L_0000023111fdf5d0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000023111fc34c0_0 .net/2u *"_ivl_125", 6 0, L_0000023111fdf5d0;  1 drivers
v0000023111fc4500_0 .net *"_ivl_127", 0 0, L_0000023111fd4100;  1 drivers
v0000023111fc36a0_0 .net *"_ivl_130", 0 0, L_00000231120376c0;  1 drivers
L_0000023111fdf618 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000023111fc31a0_0 .net/2u *"_ivl_131", 2 0, L_0000023111fdf618;  1 drivers
v0000023111fc3240_0 .net *"_ivl_133", 2 0, L_000002311203d180;  1 drivers
L_0000023111fdf660 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000023111fc3a60_0 .net/2u *"_ivl_138", 6 0, L_0000023111fdf660;  1 drivers
v0000023111fc3060_0 .net *"_ivl_14", 0 0, L_0000023111f18800;  1 drivers
v0000023111fc37e0_0 .net *"_ivl_140", 0 0, L_000002311203b880;  1 drivers
L_0000023111fdf6a8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000023111fc4820_0 .net/2u *"_ivl_142", 6 0, L_0000023111fdf6a8;  1 drivers
v0000023111fc4320_0 .net *"_ivl_144", 0 0, L_000002311203cb40;  1 drivers
v0000023111fc4c80_0 .net *"_ivl_146", 0 0, L_0000023112038290;  1 drivers
L_0000023111fdf6f0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000023111fc4460_0 .net/2u *"_ivl_148", 6 0, L_0000023111fdf6f0;  1 drivers
v0000023111fc3f60_0 .net *"_ivl_150", 0 0, L_000002311203b920;  1 drivers
v0000023111fc3d80_0 .net *"_ivl_152", 0 0, L_0000023112038450;  1 drivers
v0000023111fc4140_0 .net *"_ivl_156", 9 0, L_000002311203dcc0;  1 drivers
L_0000023111fdf738 .functor BUFT 1, C4<0000011100>, C4<0>, C4<0>, C4<0>;
v0000023111fc3b00_0 .net/2u *"_ivl_158", 9 0, L_0000023111fdf738;  1 drivers
L_0000023111fdf150 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000023111fc3600_0 .net/2u *"_ivl_16", 6 0, L_0000023111fdf150;  1 drivers
v0000023111fc46e0_0 .net *"_ivl_160", 0 0, L_000002311203b9c0;  1 drivers
v0000023111fc3880_0 .net *"_ivl_162", 9 0, L_000002311203c3c0;  1 drivers
L_0000023111fdf780 .functor BUFT 1, C4<0000011101>, C4<0>, C4<0>, C4<0>;
v0000023111fc3740_0 .net/2u *"_ivl_164", 9 0, L_0000023111fdf780;  1 drivers
v0000023111fc45a0_0 .net *"_ivl_166", 0 0, L_000002311203d540;  1 drivers
v0000023111fc3ba0_0 .net *"_ivl_168", 0 0, L_00000231120377a0;  1 drivers
v0000023111fc4000_0 .net *"_ivl_170", 9 0, L_000002311203c000;  1 drivers
L_0000023111fdf7c8 .functor BUFT 1, C4<0010011011>, C4<0>, C4<0>, C4<0>;
v0000023111fc32e0_0 .net/2u *"_ivl_172", 9 0, L_0000023111fdf7c8;  1 drivers
v0000023111fc40a0_0 .net *"_ivl_174", 0 0, L_000002311203cfa0;  1 drivers
v0000023111fc41e0_0 .net *"_ivl_176", 0 0, L_0000023112038990;  1 drivers
v0000023111fc3100_0 .net *"_ivl_178", 16 0, L_000002311203ba60;  1 drivers
v0000023111fc4780_0 .net *"_ivl_18", 0 0, L_0000023111fd4560;  1 drivers
L_0000023111fdf810 .functor BUFT 1, C4<01100110110000000>, C4<0>, C4<0>, C4<0>;
v0000023111fc4640_0 .net/2u *"_ivl_180", 16 0, L_0000023111fdf810;  1 drivers
v0000023111fc3380_0 .net *"_ivl_182", 0 0, L_000002311203c280;  1 drivers
v0000023111fc4960_0 .net *"_ivl_184", 0 0, L_0000023112037490;  1 drivers
v0000023111fc48c0_0 .net *"_ivl_186", 16 0, L_000002311203c460;  1 drivers
L_0000023111fdf858 .functor BUFT 1, C4<01100110100000001>, C4<0>, C4<0>, C4<0>;
v0000023111fc4a00_0 .net/2u *"_ivl_188", 16 0, L_0000023111fdf858;  1 drivers
v0000023111fc4aa0_0 .net *"_ivl_190", 0 0, L_000002311203c8c0;  1 drivers
v0000023111fc4d20_0 .net *"_ivl_192", 0 0, L_0000023112037ff0;  1 drivers
v0000023111fc4b40_0 .net *"_ivl_194", 16 0, L_000002311203d220;  1 drivers
L_0000023111fdf8a0 .functor BUFT 1, C4<01100110110000001>, C4<0>, C4<0>, C4<0>;
v0000023111fc3c40_0 .net/2u *"_ivl_196", 16 0, L_0000023111fdf8a0;  1 drivers
v0000023111fc3420_0 .net *"_ivl_198", 0 0, L_000002311203c500;  1 drivers
v0000023111fc4be0_0 .net *"_ivl_2", 0 0, L_0000023111fd3a20;  1 drivers
v0000023111fc4dc0_0 .net *"_ivl_20", 0 0, L_0000023111f18720;  1 drivers
v0000023111fc2f20_0 .net *"_ivl_200", 0 0, L_0000023112038220;  1 drivers
v0000023111fc3560_0 .net *"_ivl_202", 16 0, L_000002311203d360;  1 drivers
L_0000023111fdf8e8 .functor BUFT 1, C4<01100111110000001>, C4<0>, C4<0>, C4<0>;
v0000023111fc3920_0 .net/2u *"_ivl_204", 16 0, L_0000023111fdf8e8;  1 drivers
v0000023111fc3ce0_0 .net *"_ivl_206", 0 0, L_000002311203d2c0;  1 drivers
v0000023111fc57f0_0 .net *"_ivl_208", 0 0, L_0000023112038300;  1 drivers
L_0000023111fdf930 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000023111fc5430_0 .net/2u *"_ivl_213", 6 0, L_0000023111fdf930;  1 drivers
v0000023111fc5d90_0 .net *"_ivl_215", 0 0, L_000002311203d040;  1 drivers
L_0000023111fdf978 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000023111fc5e30_0 .net/2u *"_ivl_217", 2 0, L_0000023111fdf978;  1 drivers
L_0000023111fdf9c0 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0000023111fc5390_0 .net/2u *"_ivl_219", 6 0, L_0000023111fdf9c0;  1 drivers
L_0000023111fdf198 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000023111fc54d0_0 .net/2u *"_ivl_22", 6 0, L_0000023111fdf198;  1 drivers
v0000023111fc6330_0 .net *"_ivl_221", 0 0, L_000002311203c640;  1 drivers
L_0000023111fdfa08 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000023111fc5070_0 .net/2u *"_ivl_223", 2 0, L_0000023111fdfa08;  1 drivers
L_0000023111fdfa50 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000023111fc6bf0_0 .net/2u *"_ivl_225", 6 0, L_0000023111fdfa50;  1 drivers
v0000023111fc6510_0 .net *"_ivl_227", 0 0, L_000002311203bc40;  1 drivers
L_0000023111fdfa98 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0000023111fc52f0_0 .net/2u *"_ivl_229", 2 0, L_0000023111fdfa98;  1 drivers
L_0000023111fdfae0 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0000023111fc63d0_0 .net/2u *"_ivl_231", 6 0, L_0000023111fdfae0;  1 drivers
v0000023111fc5f70_0 .net *"_ivl_233", 0 0, L_000002311203dd60;  1 drivers
L_0000023111fdfb28 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000023111fc5750_0 .net/2u *"_ivl_235", 2 0, L_0000023111fdfb28;  1 drivers
L_0000023111fdfb70 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000023111fc59d0_0 .net/2u *"_ivl_237", 6 0, L_0000023111fdfb70;  1 drivers
v0000023111fc6790_0 .net *"_ivl_239", 0 0, L_000002311203bb00;  1 drivers
v0000023111fc5ed0_0 .net *"_ivl_24", 0 0, L_0000023111fd3c00;  1 drivers
L_0000023111fdfbb8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0000023111fc5890_0 .net/2u *"_ivl_241", 2 0, L_0000023111fdfbb8;  1 drivers
L_0000023111fdfc00 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000023111fc5930_0 .net/2u *"_ivl_243", 6 0, L_0000023111fdfc00;  1 drivers
v0000023111fc5bb0_0 .net *"_ivl_245", 0 0, L_000002311203d400;  1 drivers
L_0000023111fdfc48 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000023111fc5570_0 .net/2u *"_ivl_247", 2 0, L_0000023111fdfc48;  1 drivers
L_0000023111fdfc90 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000023111fc6470_0 .net/2u *"_ivl_249", 6 0, L_0000023111fdfc90;  1 drivers
v0000023111fc6650_0 .net *"_ivl_251", 0 0, L_000002311203de00;  1 drivers
L_0000023111fdfcd8 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v0000023111fc6010_0 .net/2u *"_ivl_253", 2 0, L_0000023111fdfcd8;  1 drivers
v0000023111fc61f0_0 .net *"_ivl_255", 9 0, L_000002311203caa0;  1 drivers
L_0000023111fdfd20 .functor BUFT 1, C4<0010011x01>, C4<0>, C4<0>, C4<0>;
v0000023111fc60b0_0 .net *"_ivl_257", 9 0, L_0000023111fdfd20;  1 drivers
v0000023111fc6c90_0 .net *"_ivl_259", 0 0, L_000002311203d4a0;  1 drivers
L_0000023111fdfd68 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0000023111fc5c50_0 .net/2u *"_ivl_261", 2 0, L_0000023111fdfd68;  1 drivers
L_0000023111fdfdb0 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0000023111fc65b0_0 .net/2u *"_ivl_263", 6 0, L_0000023111fdfdb0;  1 drivers
v0000023111fc56b0_0 .net *"_ivl_265", 0 0, L_000002311203dc20;  1 drivers
L_0000023111fdfdf8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0000023111fc51b0_0 .net/2u *"_ivl_267", 2 0, L_0000023111fdfdf8;  1 drivers
L_0000023111fdfe40 .functor BUFT 1, C4<xxx>, C4<0>, C4<0>, C4<0>;
v0000023111fc5250_0 .net *"_ivl_269", 2 0, L_0000023111fdfe40;  1 drivers
v0000023111fc5a70_0 .net *"_ivl_271", 2 0, L_000002311203c6e0;  1 drivers
v0000023111fc4fd0_0 .net *"_ivl_273", 2 0, L_000002311203d5e0;  1 drivers
v0000023111fc5110_0 .net *"_ivl_275", 2 0, L_000002311203bba0;  1 drivers
v0000023111fc6830_0 .net *"_ivl_277", 2 0, L_000002311203c1e0;  1 drivers
v0000023111fc6290_0 .net *"_ivl_279", 2 0, L_000002311203c0a0;  1 drivers
v0000023111fc5b10_0 .net *"_ivl_281", 2 0, L_000002311203d0e0;  1 drivers
v0000023111fc5610_0 .net *"_ivl_283", 2 0, L_000002311203dae0;  1 drivers
v0000023111fc5cf0_0 .net *"_ivl_285", 2 0, L_000002311203dea0;  1 drivers
v0000023111fc6150_0 .net *"_ivl_287", 2 0, L_000002311203ca00;  1 drivers
L_0000023111fdfe88 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0000023111fc66f0_0 .net/2u *"_ivl_289", 6 0, L_0000023111fdfe88;  1 drivers
v0000023111fc4f30_0 .net *"_ivl_291", 0 0, L_000002311203c780;  1 drivers
L_0000023111fdfed0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000023111fc68d0_0 .net/2u *"_ivl_293", 6 0, L_0000023111fdfed0;  1 drivers
v0000023111fc6b50_0 .net *"_ivl_295", 0 0, L_000002311203bce0;  1 drivers
v0000023111fc6970_0 .net *"_ivl_297", 0 0, L_0000023112037ce0;  1 drivers
L_0000023111fdff18 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000023111fc6a10_0 .net/2u *"_ivl_299", 6 0, L_0000023111fdff18;  1 drivers
v0000023111fc6ab0_0 .net *"_ivl_301", 0 0, L_000002311203c960;  1 drivers
v0000023111fc6d30_0 .net *"_ivl_303", 0 0, L_00000231120388b0;  1 drivers
L_0000023111fdff60 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000023111fc6dd0_0 .net/2u *"_ivl_305", 6 0, L_0000023111fdff60;  1 drivers
v0000023111fc8670_0 .net *"_ivl_307", 0 0, L_000002311203bd80;  1 drivers
L_0000023111fdffa8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000023111fc8710_0 .net/2u *"_ivl_311", 6 0, L_0000023111fdffa8;  1 drivers
v0000023111fc87b0_0 .net *"_ivl_313", 0 0, L_000002311203cd20;  1 drivers
L_0000023111fdfff0 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v0000023111fc7f90_0 .net/2u *"_ivl_315", 6 0, L_0000023111fdfff0;  1 drivers
v0000023111fc8ad0_0 .net *"_ivl_317", 0 0, L_000002311203d720;  1 drivers
v0000023111fc7db0_0 .net *"_ivl_319", 0 0, L_0000023112037030;  1 drivers
L_0000023111fe0038 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v0000023111fc7c70_0 .net/2u *"_ivl_321", 6 0, L_0000023111fe0038;  1 drivers
v0000023111fc94d0_0 .net *"_ivl_323", 0 0, L_000002311203d680;  1 drivers
v0000023111fc8b70_0 .net *"_ivl_325", 0 0, L_0000023112037730;  1 drivers
L_0000023111fe0080 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000023111fc7950_0 .net/2u *"_ivl_327", 6 0, L_0000023111fe0080;  1 drivers
v0000023111fc74f0_0 .net *"_ivl_329", 0 0, L_000002311203c320;  1 drivers
v0000023111fc7310_0 .net *"_ivl_331", 0 0, L_00000231120380d0;  1 drivers
L_0000023111fe00c8 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0000023111fc8030_0 .net/2u *"_ivl_333", 6 0, L_0000023111fe00c8;  1 drivers
v0000023111fc8a30_0 .net *"_ivl_335", 0 0, L_000002311203d7c0;  1 drivers
v0000023111fc7630_0 .net *"_ivl_337", 0 0, L_0000023112037500;  1 drivers
L_0000023111fe0110 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000023111fc8210_0 .net/2u *"_ivl_339", 6 0, L_0000023111fe0110;  1 drivers
v0000023111fc76d0_0 .net *"_ivl_34", 13 0, L_0000023111fd4d80;  1 drivers
v0000023111fc8f30_0 .net *"_ivl_341", 0 0, L_000002311203c5a0;  1 drivers
v0000023111fc8850_0 .net *"_ivl_343", 0 0, L_0000023112038370;  1 drivers
L_0000023111fe0158 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000023111fc9430_0 .net/2u *"_ivl_345", 6 0, L_0000023111fe0158;  1 drivers
v0000023111fc7770_0 .net *"_ivl_347", 0 0, L_000002311203df40;  1 drivers
v0000023111fc7b30_0 .net *"_ivl_349", 0 0, L_0000023112037f10;  1 drivers
L_0000023111fe01a0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000023111fc7590_0 .net/2u *"_ivl_351", 6 0, L_0000023111fe01a0;  1 drivers
v0000023111fc8170_0 .net *"_ivl_353", 0 0, L_000002311203d900;  1 drivers
L_0000023111fe01e8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v0000023111fc82b0_0 .net/2u *"_ivl_359", 6 0, L_0000023111fe01e8;  1 drivers
L_0000023111fdf270 .functor BUFT 1, C4<01100110000001>, C4<0>, C4<0>, C4<0>;
v0000023111fc7810_0 .net/2u *"_ivl_36", 13 0, L_0000023111fdf270;  1 drivers
v0000023111fc78b0_0 .net *"_ivl_361", 0 0, L_000002311203db80;  1 drivers
v0000023111fc7450_0 .net *"_ivl_363", 0 0, L_0000023112037d50;  1 drivers
L_0000023111fe0230 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000023111fc7130_0 .net/2u *"_ivl_368", 6 0, L_0000023111fe0230;  1 drivers
v0000023111fc9570_0 .net *"_ivl_370", 0 0, L_000002311203d860;  1 drivers
L_0000023111fe0278 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v0000023111fc88f0_0 .net/2u *"_ivl_372", 6 0, L_0000023111fe0278;  1 drivers
v0000023111fc79f0_0 .net *"_ivl_374", 0 0, L_000002311203cdc0;  1 drivers
v0000023111fc8cb0_0 .net *"_ivl_376", 0 0, L_0000023112037c70;  1 drivers
v0000023111fc7a90_0 .net *"_ivl_38", 0 0, L_0000023111fd4240;  1 drivers
L_0000023111fdf0c0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v0000023111fc9610_0 .net/2u *"_ivl_4", 6 0, L_0000023111fdf0c0;  1 drivers
L_0000023111fdf2b8 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0000023111fc80d0_0 .net/2u *"_ivl_40", 6 0, L_0000023111fdf2b8;  1 drivers
v0000023111fc83f0_0 .net *"_ivl_42", 0 0, L_0000023111fd53c0;  1 drivers
v0000023111fc8350_0 .net *"_ivl_44", 0 0, L_0000023111eb64d0;  1 drivers
v0000023111fc8c10_0 .net *"_ivl_49", 16 0, L_0000023111fd33e0;  1 drivers
L_0000023111fdf300 .functor BUFT 1, C4<00100111010100000>, C4<0>, C4<0>, C4<0>;
v0000023111fc7d10_0 .net/2u *"_ivl_51", 16 0, L_0000023111fdf300;  1 drivers
v0000023111fc7bd0_0 .net *"_ivl_53", 0 0, L_0000023111fd4060;  1 drivers
v0000023111fc8e90_0 .net *"_ivl_55", 16 0, L_0000023111fd3840;  1 drivers
L_0000023111fdf348 .functor BUFT 1, C4<01100110000100000>, C4<0>, C4<0>, C4<0>;
v0000023111fc92f0_0 .net/2u *"_ivl_57", 16 0, L_0000023111fdf348;  1 drivers
v0000023111fc6f50_0 .net *"_ivl_59", 0 0, L_0000023111fd38e0;  1 drivers
v0000023111fc8530_0 .net *"_ivl_6", 0 0, L_0000023111fd3de0;  1 drivers
v0000023111fc8d50_0 .net *"_ivl_61", 0 0, L_0000023111eb5740;  1 drivers
v0000023111fc7e50_0 .net *"_ivl_63", 16 0, L_0000023111fd3ca0;  1 drivers
L_0000023111fdf390 .functor BUFT 1, C4<01100111010100000>, C4<0>, C4<0>, C4<0>;
v0000023111fc7ef0_0 .net/2u *"_ivl_65", 16 0, L_0000023111fdf390;  1 drivers
v0000023111fc8490_0 .net *"_ivl_67", 0 0, L_0000023111fd2f80;  1 drivers
v0000023111fc73b0_0 .net *"_ivl_69", 0 0, L_0000023111ee7aa0;  1 drivers
L_0000023111fdf3d8 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v0000023111fc85d0_0 .net/2u *"_ivl_71", 6 0, L_0000023111fdf3d8;  1 drivers
v0000023111fc8fd0_0 .net *"_ivl_73", 0 0, L_0000023111fd3020;  1 drivers
v0000023111fc8990_0 .net *"_ivl_75", 0 0, L_0000023111e5a1e0;  1 drivers
L_0000023111fdf420 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000023111fc8df0_0 .net/2u *"_ivl_77", 6 0, L_0000023111fdf420;  1 drivers
v0000023111fc7090_0 .net *"_ivl_79", 0 0, L_0000023111fd4600;  1 drivers
v0000023111fc9070_0 .net *"_ivl_8", 0 0, L_0000023111f186b0;  1 drivers
L_0000023111fdf468 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v0000023111fc9110_0 .net/2u *"_ivl_81", 6 0, L_0000023111fdf468;  1 drivers
v0000023111fc9390_0 .net *"_ivl_83", 0 0, L_0000023111fd30c0;  1 drivers
v0000023111fc91b0_0 .net *"_ivl_85", 0 0, L_0000023111e6c5a0;  1 drivers
L_0000023111fdf4b0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000023111fc9250_0 .net/2u *"_ivl_87", 6 0, L_0000023111fdf4b0;  1 drivers
v0000023111fc96b0_0 .net *"_ivl_89", 0 0, L_0000023111fd3fc0;  1 drivers
v0000023111fc6ff0_0 .net *"_ivl_91", 0 0, L_00000231120371f0;  1 drivers
v0000023111fc71d0_0 .net *"_ivl_93", 0 0, L_00000231120372d0;  1 drivers
L_0000023111fdf4f8 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v0000023111fc7270_0 .net/2u *"_ivl_99", 6 0, L_0000023111fdf4f8;  1 drivers
v0000023111fca8d0_0 .net "alu_op", 4 0, L_0000023111fd56e0;  alias, 1 drivers
v0000023111fca510_0 .net "branch_jump", 3 0, L_000002311203da40;  alias, 1 drivers
v0000023111fcac90_0 .net "data1_alu_sel", 0 0, L_0000023112037ab0;  alias, 1 drivers
v0000023111fc9f70_0 .net "data2_alu_sel", 0 0, L_00000231120384c0;  alias, 1 drivers
v0000023111fca790_0 .net "funct3", 2 0, L_000002311203cbe0;  1 drivers
v0000023111fc99d0_0 .net "funct3_mux_select", 0 0, L_0000023111f18560;  1 drivers
v0000023111fcaab0_0 .net "funct7", 6 0, L_000002311203cc80;  1 drivers
v0000023111fcad30_0 .net "imm_sel", 3 0, L_000002311203bf60;  alias, 1 drivers
v0000023111fca970_0 .net "mem_read", 3 0, L_0000023111fd3e80;  alias, 1 drivers
v0000023111fca830_0 .net "mem_write", 2 0, L_0000023111fd3480;  alias, 1 drivers
v0000023111fc9a70_0 .net "opcode", 6 0, L_000002311203c820;  1 drivers
v0000023111fc9890_0 .net "reg_write_en", 0 0, L_00000231120383e0;  alias, 1 drivers
v0000023111fcaa10_0 .net "reset", 0 0, v0000023111fd4740_0;  alias, 1 drivers
v0000023111fc9ed0_0 .net "wb_sel", 1 0, L_000002311203b7e0;  alias, 1 drivers
L_0000023111fd3a20 .cmp/eq 7, L_000002311203c820, L_0000023111fdf078;
L_0000023111fd3de0 .cmp/eq 7, L_000002311203c820, L_0000023111fdf0c0;
L_0000023111fd5280 .cmp/eq 7, L_000002311203c820, L_0000023111fdf108;
L_0000023111fd4560 .cmp/eq 7, L_000002311203c820, L_0000023111fdf150;
L_0000023111fd3c00 .cmp/eq 7, L_000002311203c820, L_0000023111fdf198;
L_0000023111fd4d80 .concat [ 7 7 0 0], L_000002311203cc80, L_000002311203c820;
L_0000023111fd4240 .cmp/eq 14, L_0000023111fd4d80, L_0000023111fdf270;
L_0000023111fd53c0 .cmp/eq 7, L_000002311203c820, L_0000023111fdf2b8;
L_0000023111fd56e0 .concat8 [ 3 1 1 0], L_0000023111fd4e20, L_0000023111eb64d0, L_0000023111e5a1e0;
L_0000023111fd33e0 .concat [ 7 3 7 0], L_000002311203cc80, L_000002311203cbe0, L_000002311203c820;
L_0000023111fd4060 .cmp/eq 17, L_0000023111fd33e0, L_0000023111fdf300;
L_0000023111fd3840 .concat [ 7 3 7 0], L_000002311203cc80, L_000002311203cbe0, L_000002311203c820;
L_0000023111fd38e0 .cmp/eq 17, L_0000023111fd3840, L_0000023111fdf348;
L_0000023111fd3ca0 .concat [ 7 3 7 0], L_000002311203cc80, L_000002311203cbe0, L_000002311203c820;
L_0000023111fd2f80 .cmp/eq 17, L_0000023111fd3ca0, L_0000023111fdf390;
L_0000023111fd3020 .cmp/eq 7, L_000002311203c820, L_0000023111fdf3d8;
L_0000023111fd4600 .cmp/eq 7, L_000002311203c820, L_0000023111fdf420;
L_0000023111fd30c0 .cmp/eq 7, L_000002311203c820, L_0000023111fdf468;
L_0000023111fd3fc0 .cmp/eq 7, L_000002311203c820, L_0000023111fdf4b0;
L_0000023111fd3160 .delay 1 (30,30,30) L_0000023111fd3160/d;
L_0000023111fd3160/d .cmp/eq 7, L_000002311203c820, L_0000023111fdf4f8;
L_0000023111fd3480 .concat8 [ 2 1 0 0], L_0000023111fd3d40, L_0000023111fd3160;
L_0000023111fd3d40 .delay 2 (30,30,30) L_0000023111fd3d40/d;
L_0000023111fd3d40/d .part L_000002311203cbe0, 0, 2;
L_0000023111fd44c0 .delay 1 (30,30,30) L_0000023111fd44c0/d;
L_0000023111fd44c0/d .cmp/eq 7, L_000002311203c820, L_0000023111fdf540;
L_0000023111fd3e80 .concat8 [ 3 1 0 0], L_0000023112037b20, L_0000023111fd44c0;
L_0000023111fd3f20 .cmp/eq 7, L_000002311203c820, L_0000023111fdf588;
L_0000023111fd4100 .cmp/eq 7, L_000002311203c820, L_0000023111fdf5d0;
L_000002311203d180 .delay 3 (30,30,30) L_000002311203d180/d;
L_000002311203d180/d .functor MUXZ 3, L_000002311203cbe0, L_0000023111fdf618, L_00000231120376c0, C4<>;
L_000002311203da40 .concat8 [ 3 1 0 0], L_000002311203d180, L_0000023112038450;
L_000002311203b880 .cmp/eq 7, L_000002311203c820, L_0000023111fdf660;
L_000002311203cb40 .cmp/eq 7, L_000002311203c820, L_0000023111fdf6a8;
L_000002311203b920 .cmp/eq 7, L_000002311203c820, L_0000023111fdf6f0;
L_000002311203dcc0 .concat [ 3 7 0 0], L_000002311203cbe0, L_000002311203c820;
L_000002311203b9c0 .cmp/eq 10, L_000002311203dcc0, L_0000023111fdf738;
L_000002311203c3c0 .concat [ 3 7 0 0], L_000002311203cbe0, L_000002311203c820;
L_000002311203d540 .cmp/eq 10, L_000002311203c3c0, L_0000023111fdf780;
L_000002311203c000 .concat [ 3 7 0 0], L_000002311203cbe0, L_000002311203c820;
L_000002311203cfa0 .cmp/eq 10, L_000002311203c000, L_0000023111fdf7c8;
L_000002311203ba60 .concat [ 7 3 7 0], L_000002311203cc80, L_000002311203cbe0, L_000002311203c820;
L_000002311203c280 .cmp/eq 17, L_000002311203ba60, L_0000023111fdf810;
L_000002311203c460 .concat [ 7 3 7 0], L_000002311203cc80, L_000002311203cbe0, L_000002311203c820;
L_000002311203c8c0 .cmp/eq 17, L_000002311203c460, L_0000023111fdf858;
L_000002311203d220 .concat [ 7 3 7 0], L_000002311203cc80, L_000002311203cbe0, L_000002311203c820;
L_000002311203c500 .cmp/eq 17, L_000002311203d220, L_0000023111fdf8a0;
L_000002311203d360 .concat [ 7 3 7 0], L_000002311203cc80, L_000002311203cbe0, L_000002311203c820;
L_000002311203d2c0 .cmp/eq 17, L_000002311203d360, L_0000023111fdf8e8;
L_000002311203bf60 .concat8 [ 3 1 0 0], L_000002311203ca00, L_0000023112038300;
L_000002311203d040 .cmp/eq 7, L_000002311203c820, L_0000023111fdf930;
L_000002311203c640 .cmp/eq 7, L_000002311203c820, L_0000023111fdf9c0;
L_000002311203bc40 .cmp/eq 7, L_000002311203c820, L_0000023111fdfa50;
L_000002311203dd60 .cmp/eq 7, L_000002311203c820, L_0000023111fdfae0;
L_000002311203bb00 .cmp/eq 7, L_000002311203c820, L_0000023111fdfb70;
L_000002311203d400 .cmp/eq 7, L_000002311203c820, L_0000023111fdfc00;
L_000002311203de00 .cmp/eq 7, L_000002311203c820, L_0000023111fdfc90;
L_000002311203caa0 .concat [ 3 7 0 0], L_000002311203cbe0, L_000002311203c820;
L_000002311203d4a0 .cmp/eq 10, L_000002311203caa0, L_0000023111fdfd20;
L_000002311203dc20 .cmp/eq 7, L_000002311203c820, L_0000023111fdfdb0;
L_000002311203c6e0 .functor MUXZ 3, L_0000023111fdfe40, L_0000023111fdfdf8, L_000002311203dc20, C4<>;
L_000002311203d5e0 .functor MUXZ 3, L_000002311203c6e0, L_0000023111fdfd68, L_000002311203d4a0, C4<>;
L_000002311203bba0 .functor MUXZ 3, L_000002311203d5e0, L_0000023111fdfcd8, L_000002311203de00, C4<>;
L_000002311203c1e0 .functor MUXZ 3, L_000002311203bba0, L_0000023111fdfc48, L_000002311203d400, C4<>;
L_000002311203c0a0 .functor MUXZ 3, L_000002311203c1e0, L_0000023111fdfbb8, L_000002311203bb00, C4<>;
L_000002311203d0e0 .functor MUXZ 3, L_000002311203c0a0, L_0000023111fdfb28, L_000002311203dd60, C4<>;
L_000002311203dae0 .functor MUXZ 3, L_000002311203d0e0, L_0000023111fdfa98, L_000002311203bc40, C4<>;
L_000002311203dea0 .functor MUXZ 3, L_000002311203dae0, L_0000023111fdfa08, L_000002311203c640, C4<>;
L_000002311203ca00 .delay 3 (30,30,30) L_000002311203ca00/d;
L_000002311203ca00/d .functor MUXZ 3, L_000002311203dea0, L_0000023111fdf978, L_000002311203d040, C4<>;
L_000002311203c780 .cmp/eq 7, L_000002311203c820, L_0000023111fdfe88;
L_000002311203bce0 .cmp/eq 7, L_000002311203c820, L_0000023111fdfed0;
L_000002311203c960 .cmp/eq 7, L_000002311203c820, L_0000023111fdff18;
L_000002311203bd80 .cmp/eq 7, L_000002311203c820, L_0000023111fdff60;
L_000002311203cd20 .cmp/eq 7, L_000002311203c820, L_0000023111fdffa8;
L_000002311203d720 .cmp/eq 7, L_000002311203c820, L_0000023111fdfff0;
L_000002311203d680 .cmp/eq 7, L_000002311203c820, L_0000023111fe0038;
L_000002311203c320 .cmp/eq 7, L_000002311203c820, L_0000023111fe0080;
L_000002311203d7c0 .cmp/eq 7, L_000002311203c820, L_0000023111fe00c8;
L_000002311203c5a0 .cmp/eq 7, L_000002311203c820, L_0000023111fe0110;
L_000002311203df40 .cmp/eq 7, L_000002311203c820, L_0000023111fe0158;
L_000002311203d900 .cmp/eq 7, L_000002311203c820, L_0000023111fe01a0;
L_000002311203db80 .cmp/eq 7, L_000002311203c820, L_0000023111fe01e8;
L_000002311203b7e0 .concat8 [ 1 1 0 0], L_0000023112037d50, L_0000023112037c70;
L_000002311203d860 .cmp/eq 7, L_000002311203c820, L_0000023111fe0230;
L_000002311203cdc0 .cmp/eq 7, L_000002311203c820, L_0000023111fe0278;
S_0000023111e27970 .scope module, "funct3_mux" "mux_3b_2to1" 7 33, 8 3 0, S_0000023111e277e0;
 .timescale -9 -10;
    .port_info 0 /INPUT 3 "data1";
    .port_info 1 /INPUT 3 "data2";
    .port_info 2 /OUTPUT 3 "out";
    .port_info 3 /INPUT 1 "sel";
L_0000023111fdf1e0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000023111f185d0 .functor XNOR 1, L_0000023111f18560, L_0000023111fdf1e0, C4<0>, C4<0>;
v0000023111fc2950_0 .net/2u *"_ivl_0", 0 0, L_0000023111fdf1e0;  1 drivers
v0000023111fc29f0_0 .net *"_ivl_2", 0 0, L_0000023111f185d0;  1 drivers
v0000023111fc2b30_0 .net "data1", 2 0, L_000002311203cbe0;  alias, 1 drivers
L_0000023111fdf228 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000023111fc2270_0 .net "data2", 2 0, L_0000023111fdf228;  1 drivers
v0000023111fc1f50_0 .net "out", 2 0, L_0000023111fd4e20;  1 drivers
v0000023111fc21d0_0 .net "sel", 0 0, L_0000023111f18560;  alias, 1 drivers
L_0000023111fd4e20 .delay 3 (10,10,10) L_0000023111fd4e20/d;
L_0000023111fd4e20/d .functor MUXZ 3, L_000002311203cbe0, L_0000023111fdf228, L_0000023111f185d0, C4<>;
S_0000023111e390a0 .scope module, "ex_mem_pipeline_reg_inst" "ex_mem_pipeline_reg" 3 269, 9 3 0, S_0000023111e53b20;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /INPUT 32 "alu_result_in";
    .port_info 5 /INPUT 32 "read_data2_in";
    .port_info 6 /INPUT 5 "dest_addr_in";
    .port_info 7 /INPUT 3 "mem_write_in";
    .port_info 8 /INPUT 4 "mem_read_in";
    .port_info 9 /INPUT 2 "wb_sel_in";
    .port_info 10 /INPUT 1 "busywait";
    .port_info 11 /OUTPUT 1 "reg_write_out";
    .port_info 12 /OUTPUT 32 "pc_out";
    .port_info 13 /OUTPUT 32 "alu_result_out";
    .port_info 14 /OUTPUT 32 "read_data2_out";
    .port_info 15 /OUTPUT 5 "dest_addr_out";
    .port_info 16 /OUTPUT 3 "mem_write_out";
    .port_info 17 /OUTPUT 4 "mem_read_out";
    .port_info 18 /OUTPUT 2 "wb_sel_out";
v0000023111fcab50_0 .net "alu_result_in", 31 0, v0000023111f446a0_0;  alias, 1 drivers
v0000023111fc9b10_0 .var "alu_result_out", 31 0;
v0000023111fcabf0_0 .net "busywait", 0 0, L_0000023111f16b90;  alias, 1 drivers
v0000023111fcadd0_0 .net "clk", 0 0, v0000023111fd4ec0_0;  alias, 1 drivers
v0000023111fc9750_0 .net "dest_addr_in", 4 0, v0000023111fcb820_0;  alias, 1 drivers
v0000023111fc97f0_0 .var "dest_addr_out", 4 0;
v0000023111fc9d90_0 .net "mem_read_in", 3 0, v0000023111fcc680_0;  alias, 1 drivers
v0000023111fc9c50_0 .var "mem_read_out", 3 0;
v0000023111fc9930_0 .net "mem_write_in", 2 0, v0000023111fce3e0_0;  alias, 1 drivers
v0000023111fca1f0_0 .var "mem_write_out", 2 0;
v0000023111fc9e30_0 .net "pc_in", 31 0, v0000023111fcea20_0;  alias, 1 drivers
v0000023111fca0b0_0 .var "pc_out", 31 0;
v0000023111fca150_0 .net "read_data2_in", 31 0, L_000002311203fd40;  alias, 1 drivers
v0000023111fca290_0 .var "read_data2_out", 31 0;
v0000023111fca330_0 .net "reg_write_in", 0 0, v0000023111fce520_0;  alias, 1 drivers
v0000023111fca3d0_0 .var "reg_write_out", 0 0;
v0000023111fca470_0 .net "rst", 0 0, v0000023111fd4740_0;  alias, 1 drivers
v0000023111fc9bb0_0 .net "wb_sel_in", 1 0, v0000023111fcd800_0;  alias, 1 drivers
v0000023111fca5b0_0 .var "wb_sel_out", 1 0;
E_0000023111f415b0 .event posedge, v0000023111fcadd0_0;
S_0000023111e39230 .scope module, "forwarding_mux_1" "mux_32b_3to1" 3 220, 10 2 0, S_0000023111e53b20;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 32 "data3";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /INPUT 2 "sel";
L_0000023111fe03e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023111fc9cf0_0 .net/2u *"_ivl_0", 1 0, L_0000023111fe03e0;  1 drivers
v0000023111fca010_0 .net *"_ivl_2", 0 0, L_000002311203e940;  1 drivers
L_0000023111fe0428 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000023111fca6f0_0 .net/2u *"_ivl_4", 1 0, L_0000023111fe0428;  1 drivers
v0000023111fcc220_0 .net *"_ivl_6", 0 0, L_000002311203f0c0;  1 drivers
v0000023111fcc2c0_0 .net *"_ivl_8", 31 0, L_000002311203f2a0;  1 drivers
v0000023111fccea0_0 .net "data1", 31 0, v0000023111fceca0_0;  alias, 1 drivers
v0000023111fcc7c0_0 .net "data2", 31 0, v0000023111fc9b10_0;  alias, 1 drivers
v0000023111fcb320_0 .net "data3", 31 0, L_0000023112040c40;  alias, 1 drivers
v0000023111fcb1e0_0 .net "out", 31 0, L_000002311203fc00;  alias, 1 drivers
v0000023111fcd080_0 .net "sel", 1 0, v0000023111fcb780_0;  alias, 1 drivers
L_000002311203e940 .cmp/eq 2, v0000023111fcb780_0, L_0000023111fe03e0;
L_000002311203f0c0 .cmp/eq 2, v0000023111fcb780_0, L_0000023111fe0428;
L_000002311203f2a0 .functor MUXZ 32, L_0000023112040c40, v0000023111fc9b10_0, L_000002311203f0c0, C4<>;
L_000002311203fc00 .delay 32 (10,10,10) L_000002311203fc00/d;
L_000002311203fc00/d .functor MUXZ 32, L_000002311203f2a0, v0000023111fceca0_0, L_000002311203e940, C4<>;
S_0000023111e6dcb0 .scope module, "forwarding_mux_2" "mux_32b_3to1" 3 228, 10 2 0, S_0000023111e53b20;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 32 "data3";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /INPUT 2 "sel";
L_0000023111fe0470 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023111fcc360_0 .net/2u *"_ivl_0", 1 0, L_0000023111fe0470;  1 drivers
v0000023111fcb0a0_0 .net *"_ivl_2", 0 0, L_000002311203f7a0;  1 drivers
L_0000023111fe04b8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000023111fcbd20_0 .net/2u *"_ivl_4", 1 0, L_0000023111fe04b8;  1 drivers
v0000023111fcb8c0_0 .net *"_ivl_6", 0 0, L_000002311203fe80;  1 drivers
v0000023111fcb960_0 .net *"_ivl_8", 31 0, L_0000023112040100;  1 drivers
v0000023111fccae0_0 .net "data1", 31 0, v0000023111fce2a0_0;  alias, 1 drivers
v0000023111fcd6c0_0 .net "data2", 31 0, v0000023111fc9b10_0;  alias, 1 drivers
v0000023111fcb640_0 .net "data3", 31 0, L_0000023112040c40;  alias, 1 drivers
v0000023111fcbbe0_0 .net "out", 31 0, L_000002311203fd40;  alias, 1 drivers
v0000023111fcbc80_0 .net "sel", 1 0, v0000023111fcc720_0;  alias, 1 drivers
L_000002311203f7a0 .cmp/eq 2, v0000023111fcc720_0, L_0000023111fe0470;
L_000002311203fe80 .cmp/eq 2, v0000023111fcc720_0, L_0000023111fe04b8;
L_0000023112040100 .functor MUXZ 32, L_0000023112040c40, v0000023111fc9b10_0, L_000002311203fe80, C4<>;
L_000002311203fd40 .delay 32 (10,10,10) L_000002311203fd40/d;
L_000002311203fd40/d .functor MUXZ 32, L_0000023112040100, v0000023111fce2a0_0, L_000002311203f7a0, C4<>;
S_0000023111e6de40 .scope module, "hazard_unit_inst" "hazard_unit" 3 163, 11 3 0, S_0000023111e53b20;
 .timescale -9 -10;
    .port_info 0 /INPUT 5 "addr1";
    .port_info 1 /INPUT 5 "addr2";
    .port_info 2 /INPUT 5 "ex_rd";
    .port_info 3 /INPUT 5 "mem_rd";
    .port_info 4 /INPUT 1 "ex_we";
    .port_info 5 /INPUT 1 "mem_we";
    .port_info 6 /INPUT 1 "ex_memr";
    .port_info 7 /INPUT 1 "mem_memr";
    .port_info 8 /OUTPUT 2 "forwarding_data1sel";
    .port_info 9 /OUTPUT 2 "forwarding_data2sel";
    .port_info 10 /OUTPUT 1 "bubble";
    .port_info 11 /OUTPUT 1 "stall";
L_0000023112038530 .functor AND 1, L_000002311203be20, L_000002311203ce60, C4<1>, C4<1>;
L_0000023112037570 .functor AND 1, L_000002311203c140, L_000002311203cf00, C4<1>, C4<1>;
L_0000023112037650 .functor OR 1, L_0000023112038530, L_0000023112037570, C4<0>, C4<0>;
L_00000231120385a0 .functor AND 1, L_000002311203e580, L_0000023112037650, C4<1>, C4<1>;
v0000023111fccfe0_0 .net *"_ivl_0", 0 0, L_000002311203be20;  1 drivers
v0000023111fcd1c0_0 .net *"_ivl_11", 0 0, L_0000023112038530;  1 drivers
v0000023111fcc9a0_0 .net *"_ivl_12", 0 0, L_000002311203c140;  1 drivers
v0000023111fccb80_0 .net *"_ivl_14", 31 0, L_000002311203d9a0;  1 drivers
L_0000023111fe0350 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023111fccc20_0 .net *"_ivl_17", 26 0, L_0000023111fe0350;  1 drivers
L_0000023111fe0398 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023111fcb140_0 .net/2u *"_ivl_18", 31 0, L_0000023111fe0398;  1 drivers
v0000023111fcd440_0 .net *"_ivl_2", 31 0, L_000002311203bec0;  1 drivers
v0000023111fcccc0_0 .net *"_ivl_20", 0 0, L_000002311203cf00;  1 drivers
v0000023111fcb460_0 .net *"_ivl_23", 0 0, L_0000023112037570;  1 drivers
v0000023111fcca40_0 .net *"_ivl_25", 0 0, L_0000023112037650;  1 drivers
L_0000023111fe02c0 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023111fcba00_0 .net *"_ivl_5", 26 0, L_0000023111fe02c0;  1 drivers
L_0000023111fe0308 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000023111fcbaa0_0 .net/2u *"_ivl_6", 31 0, L_0000023111fe0308;  1 drivers
v0000023111fccf40_0 .net *"_ivl_8", 0 0, L_000002311203ce60;  1 drivers
v0000023111fcc400_0 .net "addr1", 4 0, L_000002311203e6c0;  1 drivers
v0000023111fcbb40_0 .net "addr2", 4 0, L_000002311203f200;  1 drivers
v0000023111fcbdc0_0 .var "bubble", 0 0;
v0000023111fcbe60_0 .net "ex_memr", 0 0, L_000002311203e580;  1 drivers
v0000023111fcbf00_0 .net "ex_rd", 4 0, v0000023111fcb820_0;  alias, 1 drivers
v0000023111fcc4a0_0 .net "ex_we", 0 0, v0000023111fce520_0;  alias, 1 drivers
v0000023111fcd300_0 .var "forwarding_data1sel", 1 0;
v0000023111fcaf60_0 .var "forwarding_data2sel", 1 0;
v0000023111fcce00_0 .net "load_use_hazard", 0 0, L_00000231120385a0;  1 drivers
v0000023111fcb000_0 .net "mem_memr", 0 0, L_000002311203e760;  1 drivers
v0000023111fcb5a0_0 .net "mem_rd", 4 0, v0000023111fc97f0_0;  alias, 1 drivers
v0000023111fcbfa0_0 .net "mem_we", 0 0, v0000023111fca3d0_0;  alias, 1 drivers
v0000023111fcd120_0 .var "stall", 0 0;
E_0000023111f41970/0 .event anyedge, v0000023111fcce00_0, v0000023111fca330_0, v0000023111fc9750_0, v0000023111fcc400_0;
E_0000023111f41970/1 .event anyedge, v0000023111fcbb40_0, v0000023111fca3d0_0, v0000023111fc97f0_0;
E_0000023111f41970 .event/or E_0000023111f41970/0, E_0000023111f41970/1;
L_000002311203be20 .cmp/eq 5, L_000002311203e6c0, v0000023111fcb820_0;
L_000002311203bec0 .concat [ 5 27 0 0], v0000023111fcb820_0, L_0000023111fe02c0;
L_000002311203ce60 .cmp/ne 32, L_000002311203bec0, L_0000023111fe0308;
L_000002311203c140 .cmp/eq 5, L_000002311203f200, v0000023111fcb820_0;
L_000002311203d9a0 .concat [ 5 27 0 0], v0000023111fcb820_0, L_0000023111fe0350;
L_000002311203cf00 .cmp/ne 32, L_000002311203d9a0, L_0000023111fe0398;
S_0000023111e91af0 .scope module, "id_ex_pipeline_reg_inst" "id_ex_pipeline_reg" 3 179, 12 3 0, S_0000023111e53b20;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_en_in";
    .port_info 3 /INPUT 1 "data1_alu_sel_in";
    .port_info 4 /INPUT 1 "data2_alu_sel_in";
    .port_info 5 /INPUT 32 "pc_in";
    .port_info 6 /INPUT 32 "read_data1_in";
    .port_info 7 /INPUT 32 "read_data2_in";
    .port_info 8 /INPUT 32 "imm_in";
    .port_info 9 /INPUT 5 "dest_addr_in";
    .port_info 10 /INPUT 5 "aluop_in";
    .port_info 11 /INPUT 4 "branch_jump_in";
    .port_info 12 /INPUT 3 "mem_write_in";
    .port_info 13 /INPUT 4 "mem_read_in";
    .port_info 14 /INPUT 2 "wb_sel_in";
    .port_info 15 /INPUT 2 "data1sel_in";
    .port_info 16 /INPUT 2 "data2sel_in";
    .port_info 17 /INPUT 1 "busywait";
    .port_info 18 /OUTPUT 1 "reg_write_en_out";
    .port_info 19 /OUTPUT 1 "data1_alu_sel_out";
    .port_info 20 /OUTPUT 1 "data2_alu_sel_out";
    .port_info 21 /OUTPUT 32 "pc_out";
    .port_info 22 /OUTPUT 32 "read_data1_out";
    .port_info 23 /OUTPUT 32 "read_data2_out";
    .port_info 24 /OUTPUT 32 "imm_out";
    .port_info 25 /OUTPUT 5 "dest_addr_out";
    .port_info 26 /OUTPUT 5 "aluop_out";
    .port_info 27 /OUTPUT 4 "branch_jump_out";
    .port_info 28 /OUTPUT 3 "mem_write_out";
    .port_info 29 /OUTPUT 4 "mem_read_out";
    .port_info 30 /OUTPUT 2 "wb_sel_out";
    .port_info 31 /OUTPUT 2 "data1sel_out";
    .port_info 32 /OUTPUT 2 "data2sel_out";
v0000023111fcb280_0 .net "aluop_in", 4 0, L_0000023111fd56e0;  alias, 1 drivers
v0000023111fcb500_0 .var "aluop_out", 4 0;
v0000023111fcd3a0_0 .net "branch_jump_in", 3 0, L_000002311203da40;  alias, 1 drivers
v0000023111fcb6e0_0 .var "branch_jump_out", 3 0;
v0000023111fcb3c0_0 .net "busywait", 0 0, L_0000023111f16b90;  alias, 1 drivers
v0000023111fcc540_0 .net "clk", 0 0, v0000023111fd4ec0_0;  alias, 1 drivers
v0000023111fcc040_0 .net "data1_alu_sel_in", 0 0, L_0000023112037ab0;  alias, 1 drivers
v0000023111fcc0e0_0 .var "data1_alu_sel_out", 0 0;
v0000023111fcc5e0_0 .net "data1sel_in", 1 0, v0000023111fcd300_0;  alias, 1 drivers
v0000023111fcb780_0 .var "data1sel_out", 1 0;
v0000023111fccd60_0 .net "data2_alu_sel_in", 0 0, L_00000231120384c0;  alias, 1 drivers
v0000023111fcd260_0 .var "data2_alu_sel_out", 0 0;
v0000023111fcc860_0 .net "data2sel_in", 1 0, v0000023111fcaf60_0;  alias, 1 drivers
v0000023111fcc720_0 .var "data2sel_out", 1 0;
v0000023111fcd4e0_0 .net "dest_addr_in", 4 0, L_00000231120404c0;  1 drivers
v0000023111fcb820_0 .var "dest_addr_out", 4 0;
v0000023111fcc180_0 .net "imm_in", 31 0, v0000023111fd0050_0;  alias, 1 drivers
v0000023111fcd580_0 .var "imm_out", 31 0;
v0000023111fcd620_0 .net "mem_read_in", 3 0, L_0000023111fd3e80;  alias, 1 drivers
v0000023111fcc680_0 .var "mem_read_out", 3 0;
v0000023111fcc900_0 .net "mem_write_in", 2 0, L_0000023111fd3480;  alias, 1 drivers
v0000023111fce3e0_0 .var "mem_write_out", 2 0;
v0000023111fce200_0 .net "pc_in", 31 0, v0000023111fcdda0_0;  alias, 1 drivers
v0000023111fcea20_0 .var "pc_out", 31 0;
v0000023111fce840_0 .net "read_data1_in", 31 0, L_0000023111f18790;  alias, 1 drivers
v0000023111fceca0_0 .var "read_data1_out", 31 0;
v0000023111fce5c0_0 .net "read_data2_in", 31 0, L_0000023111f18640;  alias, 1 drivers
v0000023111fce2a0_0 .var "read_data2_out", 31 0;
v0000023111fcd760_0 .net "reg_write_en_in", 0 0, L_00000231120383e0;  alias, 1 drivers
v0000023111fce520_0 .var "reg_write_en_out", 0 0;
v0000023111fcdf80_0 .net "rst", 0 0, L_0000023112038a00;  1 drivers
v0000023111fced40_0 .net "wb_sel_in", 1 0, L_000002311203b7e0;  alias, 1 drivers
v0000023111fcd800_0 .var "wb_sel_out", 1 0;
S_0000023111e5ac40 .scope module, "if_id_pipeline_reg_inst" "if_id_pipeline_reg" 3 103, 13 3 0, S_0000023111e53b20;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
    .port_info 4 /INPUT 32 "instr_in";
    .port_info 5 /OUTPUT 32 "instr_out";
    .port_info 6 /INPUT 1 "busywait";
v0000023111fce8e0_0 .net "busywait", 0 0, L_0000023111f18870;  1 drivers
v0000023111fcde40_0 .net "clk", 0 0, v0000023111fd4ec0_0;  alias, 1 drivers
v0000023111fcdbc0_0 .net "instr_in", 31 0, v0000023111fd5f00_0;  alias, 1 drivers
v0000023111fce7a0_0 .var "instr_out", 31 0;
v0000023111fce340_0 .net "pc_in", 31 0, v0000023111fcf010_0;  alias, 1 drivers
v0000023111fcdda0_0 .var "pc_out", 31 0;
v0000023111fceac0_0 .net "rst", 0 0, L_0000023111f181e0;  1 drivers
S_0000023111e8d4c0 .scope module, "mem_wb_pipeline_reg_inst" "mem_wb_pipeline_reg" 3 309, 14 3 0, S_0000023111e53b20;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /INPUT 32 "mem_data_in";
    .port_info 5 /INPUT 32 "alu_result_in";
    .port_info 6 /INPUT 5 "dest_addr_in";
    .port_info 7 /INPUT 2 "wb_sel_in";
    .port_info 8 /INPUT 1 "busywait";
    .port_info 9 /OUTPUT 1 "reg_write_out";
    .port_info 10 /OUTPUT 32 "pc_out";
    .port_info 11 /OUTPUT 32 "mem_data_out";
    .port_info 12 /OUTPUT 32 "alu_result_out";
    .port_info 13 /OUTPUT 5 "dest_addr_out";
    .port_info 14 /OUTPUT 2 "wb_sel_out";
v0000023111fce0c0_0 .net "alu_result_in", 31 0, v0000023111fc9b10_0;  alias, 1 drivers
v0000023111fcdee0_0 .var "alu_result_out", 31 0;
v0000023111fcec00_0 .net "busywait", 0 0, L_0000023111f16b90;  alias, 1 drivers
v0000023111fcede0_0 .net "clk", 0 0, v0000023111fd4ec0_0;  alias, 1 drivers
v0000023111fce480_0 .net "dest_addr_in", 4 0, v0000023111fc97f0_0;  alias, 1 drivers
v0000023111fcda80_0 .var "dest_addr_out", 4 0;
v0000023111fce020_0 .net "mem_data_in", 31 0, v0000023111fd60e0_0;  alias, 1 drivers
v0000023111fce660_0 .var "mem_data_out", 31 0;
v0000023111fce700_0 .net "pc_in", 31 0, v0000023111fca0b0_0;  alias, 1 drivers
v0000023111fcd8a0_0 .var "pc_out", 31 0;
v0000023111fce980_0 .net "reg_write_in", 0 0, v0000023111fca3d0_0;  alias, 1 drivers
v0000023111fceb60_0 .var "reg_write_out", 0 0;
v0000023111fce160_0 .net "rst", 0 0, v0000023111fd4740_0;  alias, 1 drivers
v0000023111fcd940_0 .net "wb_sel_in", 1 0, v0000023111fca5b0_0;  alias, 1 drivers
v0000023111fcd9e0_0 .var "wb_sel_out", 1 0;
S_0000023111e8d650 .scope module, "pc_inst" "pc" 3 88, 15 3 0, S_0000023111e53b20;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
    .port_info 4 /INPUT 1 "busywait";
v0000023111fcdb20_0 .net "busywait", 0 0, L_0000023111f17b50;  1 drivers
v0000023111fcdc60_0 .net "clk", 0 0, v0000023111fd4ec0_0;  alias, 1 drivers
v0000023111fcdd00_0 .net "pc_in", 31 0, L_0000023111fd41a0;  alias, 1 drivers
v0000023111fcf010_0 .var "pc_out", 31 0;
v0000023111fd1270_0 .net "rst", 0 0, v0000023111fd4740_0;  alias, 1 drivers
S_0000023111f70e70 .scope module, "pc_mux" "mux_32b_2to1" 3 80, 5 3 0, S_0000023111e53b20;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
L_0000023111fdef58 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0000023111f17a00 .functor XNOR 1, v0000023111fc1050_0, L_0000023111fdef58, C4<0>, C4<0>;
v0000023111fd0190_0 .net/2u *"_ivl_0", 0 0, L_0000023111fdef58;  1 drivers
v0000023111fd0910_0 .net *"_ivl_2", 0 0, L_0000023111f17a00;  1 drivers
v0000023111fd13b0_0 .net "data1", 31 0, L_0000023111fd46a0;  alias, 1 drivers
v0000023111fcf510_0 .net "data2", 31 0, v0000023111f446a0_0;  alias, 1 drivers
v0000023111fcf290_0 .net "out", 31 0, L_0000023111fd41a0;  alias, 1 drivers
v0000023111fd07d0_0 .net "sel", 0 0, v0000023111fc1050_0;  alias, 1 drivers
L_0000023111fd41a0 .delay 32 (10,10,10) L_0000023111fd41a0/d;
L_0000023111fd41a0/d .functor MUXZ 32, L_0000023111fd46a0, v0000023111f446a0_0, L_0000023111f17a00, C4<>;
S_0000023111f71000 .scope module, "pc_plus_4" "adder_32b_4" 3 97, 16 3 0, S_0000023111e53b20;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data";
    .port_info 1 /OUTPUT 32 "out";
L_0000023111fdefa0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000023111fd1630_0 .net/2u *"_ivl_0", 31 0, L_0000023111fdefa0;  1 drivers
v0000023111fd0d70_0 .net "data", 31 0, v0000023111fcf010_0;  alias, 1 drivers
v0000023111fd0730_0 .net "out", 31 0, L_0000023111fd46a0;  alias, 1 drivers
L_0000023111fd46a0 .delay 32 (10,10,10) L_0000023111fd46a0/d;
L_0000023111fd46a0/d .arith/sum 32, v0000023111fcf010_0, L_0000023111fdefa0;
S_0000023111f71640 .scope module, "pc_plus_4_ma" "adder_32b_4" 3 296, 16 3 0, S_0000023111e53b20;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data";
    .port_info 1 /OUTPUT 32 "out";
L_0000023111fe0aa0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0000023111fcff10_0 .net/2u *"_ivl_0", 31 0, L_0000023111fe0aa0;  1 drivers
v0000023111fd1090_0 .net "data", 31 0, v0000023111fca0b0_0;  alias, 1 drivers
v0000023111fd0370_0 .net "out", 31 0, L_0000023112040880;  alias, 1 drivers
L_0000023112040880 .delay 32 (10,10,10) L_0000023112040880/d;
L_0000023112040880/d .arith/sum 32, v0000023111fca0b0_0, L_0000023111fe0aa0;
S_0000023111f70830 .scope module, "reg_files_inst" "reg_files" 3 121, 17 3 0, S_0000023111e53b20;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "addr1";
    .port_info 3 /INPUT 5 "addr2";
    .port_info 4 /OUTPUT 32 "data1";
    .port_info 5 /OUTPUT 32 "data2";
    .port_info 6 /INPUT 1 "we";
    .port_info 7 /INPUT 32 "wd";
    .port_info 8 /INPUT 5 "waddr";
L_0000023111f18790/d .functor BUFZ 32, L_0000023111fd4b00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023111f18790 .delay 32 (10,10,10) L_0000023111f18790/d;
L_0000023111f18640/d .functor BUFZ 32, L_0000023111fd3b60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0000023111f18640 .delay 32 (10,10,10) L_0000023111f18640/d;
v0000023111fd0cd0_0 .net *"_ivl_0", 31 0, L_0000023111fd4b00;  1 drivers
v0000023111fcfab0_0 .net *"_ivl_10", 6 0, L_0000023111fd5140;  1 drivers
L_0000023111fdf030 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023111fd1310_0 .net *"_ivl_13", 1 0, L_0000023111fdf030;  1 drivers
v0000023111fcef70_0 .net *"_ivl_2", 6 0, L_0000023111fd3520;  1 drivers
L_0000023111fdefe8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023111fd0550_0 .net *"_ivl_5", 1 0, L_0000023111fdefe8;  1 drivers
v0000023111fcf0b0_0 .net *"_ivl_8", 31 0, L_0000023111fd3b60;  1 drivers
v0000023111fcf8d0_0 .net "addr1", 4 0, L_0000023111fd51e0;  1 drivers
v0000023111fcfbf0_0 .net "addr2", 4 0, L_0000023111fd55a0;  1 drivers
v0000023111fcfa10_0 .net "clk", 0 0, v0000023111fd4ec0_0;  alias, 1 drivers
v0000023111fd0230_0 .net "data1", 31 0, L_0000023111f18790;  alias, 1 drivers
v0000023111fcffb0_0 .net "data2", 31 0, L_0000023111f18640;  alias, 1 drivers
v0000023111fd05f0 .array "mem", 0 31, 31 0;
v0000023111fcfc90_0 .net "rst", 0 0, v0000023111fd4740_0;  alias, 1 drivers
v0000023111fd02d0_0 .net "waddr", 4 0, v0000023111fcda80_0;  alias, 1 drivers
v0000023111fd0690_0 .net "wd", 31 0, L_0000023112040c40;  alias, 1 drivers
v0000023111fd0870_0 .net "we", 0 0, v0000023111fceb60_0;  alias, 1 drivers
E_0000023111f41bb0 .event negedge, v0000023111fcadd0_0;
L_0000023111fd4b00 .array/port v0000023111fd05f0, L_0000023111fd3520;
L_0000023111fd3520 .concat [ 5 2 0 0], L_0000023111fd51e0, L_0000023111fdefe8;
L_0000023111fd3b60 .array/port v0000023111fd05f0, L_0000023111fd5140;
L_0000023111fd5140 .concat [ 5 2 0 0], L_0000023111fd55a0, L_0000023111fdf030;
S_0000023111f709c0 .scope module, "sign_extender_inst" "sign_extender" 3 134, 18 9 0, S_0000023111e53b20;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /INPUT 4 "imm_sel";
    .port_info 2 /OUTPUT 32 "imm_ext";
v0000023111fcf330_0 .net "TYPE1", 19 0, L_0000023111fd35c0;  1 drivers
v0000023111fcf3d0_0 .net "TYPE3", 11 0, L_0000023111fd3660;  1 drivers
v0000023111fcf150_0 .net "TYPE5", 11 0, L_0000023111fd47e0;  1 drivers
v0000023111fcf650_0 .net "TYPE6", 4 0, L_0000023111fd4ba0;  1 drivers
v0000023111fd0410_0 .net *"_ivl_5", 6 0, L_0000023111fd4a60;  1 drivers
v0000023111fd09b0_0 .net *"_ivl_7", 4 0, L_0000023111fd32a0;  1 drivers
v0000023111fd0050_0 .var "imm_ext", 31 0;
v0000023111fd1590_0 .net "imm_sel", 3 0, L_000002311203bf60;  alias, 1 drivers
v0000023111fcfdd0_0 .net "inst", 31 0, v0000023111fce7a0_0;  alias, 1 drivers
E_0000023111f41db0/0 .event anyedge, v0000023111fcad30_0, v0000023111fcf330_0, v0000023111fce7a0_0, v0000023111fcf3d0_0;
E_0000023111f41db0/1 .event anyedge, v0000023111fcf150_0, v0000023111fcf650_0;
E_0000023111f41db0 .event/or E_0000023111f41db0/0, E_0000023111f41db0/1;
L_0000023111fd35c0 .part v0000023111fce7a0_0, 12, 20;
L_0000023111fd3660 .part v0000023111fce7a0_0, 20, 12;
L_0000023111fd4a60 .part v0000023111fce7a0_0, 25, 7;
L_0000023111fd32a0 .part v0000023111fce7a0_0, 7, 5;
L_0000023111fd47e0 .concat [ 5 7 0 0], L_0000023111fd32a0, L_0000023111fd4a60;
L_0000023111fd4ba0 .part v0000023111fce7a0_0, 20, 5;
S_0000023111f70ce0 .scope module, "wb_mux" "mux_32b_3to1" 3 330, 10 2 0, S_0000023111e53b20;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 32 "data3";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /INPUT 2 "sel";
L_0000023111fe0ae8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023111fcf470_0 .net/2u *"_ivl_0", 1 0, L_0000023111fe0ae8;  1 drivers
v0000023111fd0b90_0 .net *"_ivl_2", 0 0, L_0000023112040920;  1 drivers
L_0000023111fe0b30 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000023111fcf5b0_0 .net/2u *"_ivl_4", 1 0, L_0000023111fe0b30;  1 drivers
v0000023111fcf6f0_0 .net *"_ivl_6", 0 0, L_00000231120409c0;  1 drivers
v0000023111fcf1f0_0 .net *"_ivl_8", 31 0, L_0000023112040a60;  1 drivers
v0000023111fcfd30_0 .net "data1", 31 0, v0000023111fce660_0;  alias, 1 drivers
v0000023111fcfe70_0 .net "data2", 31 0, v0000023111fcdee0_0;  alias, 1 drivers
v0000023111fd0c30_0 .net "data3", 31 0, v0000023111fcd8a0_0;  alias, 1 drivers
v0000023111fd0e10_0 .net "out", 31 0, L_0000023112040c40;  alias, 1 drivers
v0000023111fd0af0_0 .net "sel", 1 0, v0000023111fcd9e0_0;  alias, 1 drivers
L_0000023112040920 .cmp/eq 2, v0000023111fcd9e0_0, L_0000023111fe0ae8;
L_00000231120409c0 .cmp/eq 2, v0000023111fcd9e0_0, L_0000023111fe0b30;
L_0000023112040a60 .functor MUXZ 32, v0000023111fcd8a0_0, v0000023111fcdee0_0, L_00000231120409c0, C4<>;
L_0000023112040c40 .delay 32 (10,10,10) L_0000023112040c40/d;
L_0000023112040c40/d .functor MUXZ 32, L_0000023112040a60, v0000023111fce660_0, L_0000023112040920, C4<>;
S_0000023111f71320 .scope module, "dmem_inst" "dmem" 2 43, 19 3 0, S_0000023111f72cc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clock";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "read";
    .port_info 3 /INPUT 3 "write";
    .port_info 4 /INPUT 32 "address";
    .port_info 5 /INPUT 32 "writedata";
    .port_info 6 /OUTPUT 32 "readdata";
    .port_info 7 /OUTPUT 1 "busywait";
v0000023111fd5e60_0 .net "address", 31 0, L_0000023112038920;  alias, 1 drivers
v0000023111fd6900_0 .var "busywait", 0 0;
v0000023111fd5820_0 .net "clock", 0 0, v0000023111fd4ec0_0;  alias, 1 drivers
v0000023111fd6680_0 .var/i "i", 31 0;
v0000023111fd58c0 .array "memory_array", 0 255, 7 0;
v0000023111fd6720_0 .net "read", 3 0, L_00000231120375e0;  alias, 1 drivers
v0000023111fd6860_0 .var "readaccess", 0 0;
v0000023111fd60e0_0 .var "readdata", 31 0;
v0000023111fd5960_0 .net "reset", 0 0, v0000023111fd4740_0;  alias, 1 drivers
v0000023111fd5aa0_0 .net "write", 2 0, L_0000023112037dc0;  alias, 1 drivers
v0000023111fd5b40_0 .var "writeaccess", 0 0;
v0000023111fd5be0_0 .net "writedata", 31 0, L_0000023112036fc0;  alias, 1 drivers
S_0000023111f70b50 .scope module, "imem_inst" "imem" 2 35, 20 10 0, S_0000023111f72cc0;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc";
    .port_info 3 /OUTPUT 32 "instr";
v0000023111fd5c80_0 .net "clk", 0 0, v0000023111fd4ec0_0;  alias, 1 drivers
v0000023111fd5f00_0 .var "instr", 31 0;
v0000023111fd6220 .array "mem", 1023 0, 31 0;
v0000023111fd5fa0_0 .net "pc", 31 0, v0000023111fcf010_0;  alias, 1 drivers
v0000023111fd6040_0 .net "rst", 0 0, v0000023111fd4740_0;  alias, 1 drivers
S_0000023111e53990 .scope module, "mux_32b_4to1" "mux_32b_4to1" 21 3;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 32 "data3";
    .port_info 3 /INPUT 32 "data4";
    .port_info 4 /OUTPUT 32 "out";
    .port_info 5 /INPUT 2 "sel";
L_0000023111fe0b78 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000023111fd42e0_0 .net/2u *"_ivl_0", 1 0, L_0000023111fe0b78;  1 drivers
v0000023111fd3700_0 .net *"_ivl_10", 0 0, L_000002311203ac00;  1 drivers
v0000023111fd37a0_0 .net *"_ivl_12", 31 0, L_000002311203ad40;  1 drivers
v0000023111fd4c40_0 .net *"_ivl_14", 31 0, L_000002311203b420;  1 drivers
v0000023111fd49c0_0 .net *"_ivl_2", 0 0, L_0000023112040ce0;  1 drivers
L_0000023111fe0bc0 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0000023111fd4380_0 .net/2u *"_ivl_4", 1 0, L_0000023111fe0bc0;  1 drivers
v0000023111fd5460_0 .net *"_ivl_6", 0 0, L_00000231120391c0;  1 drivers
L_0000023111fe0c08 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0000023111fd3340_0 .net/2u *"_ivl_8", 1 0, L_0000023111fe0c08;  1 drivers
o0000023111f79a58 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000023111fd3200_0 .net "data1", 31 0, o0000023111f79a58;  0 drivers
o0000023111f79a88 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000023111fd50a0_0 .net "data2", 31 0, o0000023111f79a88;  0 drivers
o0000023111f79ab8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000023111fd4ce0_0 .net "data3", 31 0, o0000023111f79ab8;  0 drivers
o0000023111f79ae8 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0000023111fd5500_0 .net "data4", 31 0, o0000023111f79ae8;  0 drivers
v0000023111fd4920_0 .net "out", 31 0, L_0000023112039940;  1 drivers
o0000023111f79b48 .functor BUFZ 2, C4<zz>; HiZ drive
v0000023111fd4420_0 .net "sel", 1 0, o0000023111f79b48;  0 drivers
L_0000023112040ce0 .cmp/eq 2, o0000023111f79b48, L_0000023111fe0b78;
L_00000231120391c0 .cmp/eq 2, o0000023111f79b48, L_0000023111fe0bc0;
L_000002311203ac00 .cmp/eq 2, o0000023111f79b48, L_0000023111fe0c08;
L_000002311203ad40 .functor MUXZ 32, o0000023111f79ae8, o0000023111f79ab8, L_000002311203ac00, C4<>;
L_000002311203b420 .functor MUXZ 32, L_000002311203ad40, o0000023111f79a88, L_00000231120391c0, C4<>;
L_0000023112039940 .delay 32 (10,10,10) L_0000023112039940/d;
L_0000023112039940/d .functor MUXZ 32, L_000002311203b420, o0000023111f79a58, L_0000023112040ce0, C4<>;
    .scope S_0000023111e8d650;
T_0 ;
    %wait E_0000023111f415b0;
    %load/vec4 v0000023111fd1270_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023111fcf010_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000023111fcdb20_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %delay 10, 0;
    %load/vec4 v0000023111fcdd00_0;
    %assign/vec4 v0000023111fcf010_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000023111e5ac40;
T_1 ;
    %wait E_0000023111f415b0;
    %load/vec4 v0000023111fceac0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023111fcdda0_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023111fce7a0_0, 10;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0000023111fce8e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0000023111fce340_0;
    %assign/vec4 v0000023111fcdda0_0, 10;
    %load/vec4 v0000023111fcdbc0_0;
    %assign/vec4 v0000023111fce7a0_0, 10;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000023111f70830;
T_2 ;
    %wait E_0000023111f41bb0;
    %load/vec4 v0000023111fcfc90_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %delay 20, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000023111fd05f0, 0, 4;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000023111fd0870_0;
    %cmpi/e 1, 0, 1;
    %flag_get/vec4 4;
    %jmp/0 T_2.4, 4;
    %load/vec4 v0000023111fd02d0_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_2.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %delay 20, 0;
    %load/vec4 v0000023111fd0690_0;
    %load/vec4 v0000023111fd02d0_0;
    %pad/u 7;
    %ix/vec4 4;
    %store/vec4a v0000023111fd05f0, 4, 0;
T_2.2 ;
T_2.1 ;
    %vpi_call 17 54 "$display", "mem[0] = %d, mem[1] = %d, mem[2] = %d, mem[3] = %d, mem[4] = %d, mem[5] = %d", &A<v0000023111fd05f0, 0>, &A<v0000023111fd05f0, 1>, &A<v0000023111fd05f0, 2>, &A<v0000023111fd05f0, 3>, &A<v0000023111fd05f0, 4>, &A<v0000023111fd05f0, 5> {0 0 0};
    %jmp T_2;
    .thread T_2;
    .scope S_0000023111f709c0;
T_3 ;
    %wait E_0000023111f41db0;
    %load/vec4 v0000023111fd1590_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023111fd0050_0, 0, 32;
    %jmp T_3.7;
T_3.0 ;
    %load/vec4 v0000023111fcf330_0;
    %concati/vec4 0, 0, 12;
    %store/vec4 v0000023111fd0050_0, 0, 32;
    %jmp T_3.7;
T_3.1 ;
    %load/vec4 v0000023111fd1590_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %pushi/vec4 0, 0, 11;
    %load/vec4 v0000023111fcf330_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000023111fd0050_0, 0, 32;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0000023111fcfdd0_0;
    %parti/s 1, 31, 6;
    %replicate 12;
    %load/vec4 v0000023111fcfdd0_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023111fcfdd0_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023111fcfdd0_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000023111fd0050_0, 0, 32;
T_3.9 ;
    %jmp T_3.7;
T_3.2 ;
    %load/vec4 v0000023111fd1590_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.10, 8;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000023111fcf3d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023111fd0050_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0000023111fcf3d0_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v0000023111fcf3d0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023111fd0050_0, 0, 32;
T_3.11 ;
    %jmp T_3.7;
T_3.3 ;
    %load/vec4 v0000023111fcfdd0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000023111fcfdd0_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023111fcfdd0_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023111fcfdd0_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000023111fd0050_0, 0, 32;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0000023111fd1590_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.12, 8;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v0000023111fcf150_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023111fd0050_0, 0, 32;
    %jmp T_3.13;
T_3.12 ;
    %load/vec4 v0000023111fcfdd0_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v0000023111fcf150_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023111fd0050_0, 0, 32;
T_3.13 ;
    %jmp T_3.7;
T_3.5 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v0000023111fcf650_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023111fd0050_0, 0, 32;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0000023111e6de40;
T_4 ;
    %wait E_0000023111f41970;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023111fcd300_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000023111fcaf60_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023111fcbdc0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023111fcd120_0, 0, 1;
    %load/vec4 v0000023111fcce00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023111fcd120_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023111fcbdc0_0, 0, 1;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000023111fcc4a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.4, 9;
    %load/vec4 v0000023111fcbf00_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0000023111fcc400_0;
    %load/vec4 v0000023111fcbf00_0;
    %cmp/e;
    %jmp/0xz  T_4.5, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023111fcd300_0, 0, 2;
T_4.5 ;
    %load/vec4 v0000023111fcbb40_0;
    %load/vec4 v0000023111fcbf00_0;
    %cmp/e;
    %jmp/0xz  T_4.7, 4;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0000023111fcaf60_0, 0, 2;
T_4.7 ;
T_4.2 ;
    %load/vec4 v0000023111fcbfa0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.11, 9;
    %load/vec4 v0000023111fcb5a0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_4.11;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.9, 8;
    %load/vec4 v0000023111fcc400_0;
    %load/vec4 v0000023111fcb5a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.14, 4;
    %load/vec4 v0000023111fcc4a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.15, 9;
    %load/vec4 v0000023111fcc400_0;
    %load/vec4 v0000023111fcbf00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.15;
    %nor/r;
    %and;
T_4.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023111fcd300_0, 0, 2;
T_4.12 ;
    %load/vec4 v0000023111fcbb40_0;
    %load/vec4 v0000023111fcb5a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_4.18, 4;
    %load/vec4 v0000023111fcc4a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_4.19, 9;
    %load/vec4 v0000023111fcbb40_0;
    %load/vec4 v0000023111fcbf00_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_4.19;
    %nor/r;
    %and;
T_4.18;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.16, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000023111fcaf60_0, 0, 2;
T_4.16 ;
T_4.9 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0000023111e91af0;
T_5 ;
    %wait E_0000023111f415b0;
    %load/vec4 v0000023111fcdf80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023111fce520_0, 10;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023111fcc0e0_0, 10;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023111fcd260_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023111fcea20_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023111fceca0_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023111fce2a0_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023111fcd580_0, 10;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023111fcb820_0, 10;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023111fcb500_0, 10;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023111fce3e0_0, 10;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023111fcb6e0_0, 10;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023111fcc680_0, 10;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023111fcd800_0, 10;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023111fcb780_0, 10;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023111fcc720_0, 10;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0000023111fcb3c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0000023111fcd760_0;
    %assign/vec4 v0000023111fce520_0, 10;
    %load/vec4 v0000023111fcc040_0;
    %assign/vec4 v0000023111fcc0e0_0, 10;
    %load/vec4 v0000023111fccd60_0;
    %assign/vec4 v0000023111fcd260_0, 10;
    %load/vec4 v0000023111fce200_0;
    %assign/vec4 v0000023111fcea20_0, 10;
    %load/vec4 v0000023111fce840_0;
    %assign/vec4 v0000023111fceca0_0, 10;
    %load/vec4 v0000023111fce5c0_0;
    %assign/vec4 v0000023111fce2a0_0, 10;
    %load/vec4 v0000023111fcc180_0;
    %assign/vec4 v0000023111fcd580_0, 10;
    %load/vec4 v0000023111fcd4e0_0;
    %assign/vec4 v0000023111fcb820_0, 10;
    %load/vec4 v0000023111fcb280_0;
    %assign/vec4 v0000023111fcb500_0, 10;
    %load/vec4 v0000023111fcc900_0;
    %assign/vec4 v0000023111fce3e0_0, 10;
    %load/vec4 v0000023111fcd3a0_0;
    %assign/vec4 v0000023111fcb6e0_0, 10;
    %load/vec4 v0000023111fcd620_0;
    %assign/vec4 v0000023111fcc680_0, 10;
    %load/vec4 v0000023111fced40_0;
    %assign/vec4 v0000023111fcd800_0, 10;
    %load/vec4 v0000023111fcc5e0_0;
    %assign/vec4 v0000023111fcb780_0, 10;
    %load/vec4 v0000023111fcc860_0;
    %assign/vec4 v0000023111fcc720_0, 10;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0000023111e4bca0;
T_6 ;
    %wait E_0000023111f41af0;
    %load/vec4 v0000023111f44ba0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_6.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_6.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_6.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_6.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_6.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_6.17, 6;
    %load/vec4 v0000023111f44ba0_0;
    %parti/s 2, 3, 3;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_6.20, 4;
    %load/vec4 v0000023111fc10f0_0;
    %store/vec4 v0000023111f446a0_0, 0, 32;
    %jmp T_6.21;
T_6.20 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023111f446a0_0, 0, 32;
T_6.21 ;
    %jmp T_6.19;
T_6.0 ;
    %load/vec4 v0000023111fbf220_0;
    %store/vec4 v0000023111f446a0_0, 0, 32;
    %jmp T_6.19;
T_6.1 ;
    %load/vec4 v0000023111fc17d0_0;
    %store/vec4 v0000023111f446a0_0, 0, 32;
    %jmp T_6.19;
T_6.2 ;
    %load/vec4 v0000023111fc1230_0;
    %store/vec4 v0000023111f446a0_0, 0, 32;
    %jmp T_6.19;
T_6.3 ;
    %load/vec4 v0000023111fc19b0_0;
    %store/vec4 v0000023111f446a0_0, 0, 32;
    %jmp T_6.19;
T_6.4 ;
    %load/vec4 v0000023111fc1e10_0;
    %store/vec4 v0000023111f446a0_0, 0, 32;
    %jmp T_6.19;
T_6.5 ;
    %load/vec4 v0000023111fc2810_0;
    %store/vec4 v0000023111f446a0_0, 0, 32;
    %jmp T_6.19;
T_6.6 ;
    %load/vec4 v0000023111fc1730_0;
    %store/vec4 v0000023111f446a0_0, 0, 32;
    %jmp T_6.19;
T_6.7 ;
    %load/vec4 v0000023111fc2630_0;
    %store/vec4 v0000023111f446a0_0, 0, 32;
    %jmp T_6.19;
T_6.8 ;
    %load/vec4 v0000023111fc1370_0;
    %store/vec4 v0000023111f446a0_0, 0, 32;
    %jmp T_6.19;
T_6.9 ;
    %load/vec4 v0000023111fc14b0_0;
    %store/vec4 v0000023111f446a0_0, 0, 32;
    %jmp T_6.19;
T_6.10 ;
    %load/vec4 v0000023111fc24f0_0;
    %store/vec4 v0000023111f446a0_0, 0, 32;
    %jmp T_6.19;
T_6.11 ;
    %load/vec4 v0000023111fc1190_0;
    %store/vec4 v0000023111f446a0_0, 0, 32;
    %jmp T_6.19;
T_6.12 ;
    %load/vec4 v0000023111fc2bd0_0;
    %store/vec4 v0000023111f446a0_0, 0, 32;
    %jmp T_6.19;
T_6.13 ;
    %load/vec4 v0000023111fc1d70_0;
    %store/vec4 v0000023111f446a0_0, 0, 32;
    %jmp T_6.19;
T_6.14 ;
    %load/vec4 v0000023111fc2770_0;
    %store/vec4 v0000023111f446a0_0, 0, 32;
    %jmp T_6.19;
T_6.15 ;
    %load/vec4 v0000023111fc1690_0;
    %store/vec4 v0000023111f446a0_0, 0, 32;
    %jmp T_6.19;
T_6.16 ;
    %load/vec4 v0000023111fc1410_0;
    %store/vec4 v0000023111f446a0_0, 0, 32;
    %jmp T_6.19;
T_6.17 ;
    %load/vec4 v0000023111fc2310_0;
    %store/vec4 v0000023111f446a0_0, 0, 32;
    %jmp T_6.19;
T_6.19 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0000023111e434c0;
T_7 ;
    %wait E_0000023111f41830;
    %delay 20, 0;
    %load/vec4 v0000023111fc2a90_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000023111fc2a90_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023111fc1050_0, 0, 1;
    %jmp T_7.10;
T_7.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023111fc1050_0, 0, 1;
    %jmp T_7.10;
T_7.3 ;
    %load/vec4 v0000023111fc28b0_0;
    %store/vec4 v0000023111fc1050_0, 0, 1;
    %jmp T_7.10;
T_7.4 ;
    %load/vec4 v0000023111fc1c30_0;
    %store/vec4 v0000023111fc1050_0, 0, 1;
    %jmp T_7.10;
T_7.5 ;
    %load/vec4 v0000023111fc1cd0_0;
    %store/vec4 v0000023111fc1050_0, 0, 1;
    %jmp T_7.10;
T_7.6 ;
    %load/vec4 v0000023111fc1af0_0;
    %store/vec4 v0000023111fc1050_0, 0, 1;
    %jmp T_7.10;
T_7.7 ;
    %load/vec4 v0000023111fc1b90_0;
    %store/vec4 v0000023111fc1050_0, 0, 1;
    %jmp T_7.10;
T_7.8 ;
    %load/vec4 v0000023111fc2590_0;
    %store/vec4 v0000023111fc1050_0, 0, 1;
    %jmp T_7.10;
T_7.10 ;
    %pop/vec4 1;
    %jmp T_7.1;
T_7.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023111fc1050_0, 0, 1;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000023111e390a0;
T_8 ;
    %wait E_0000023111f415b0;
    %load/vec4 v0000023111fca470_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023111fca3d0_0, 10;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023111fc97f0_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023111fca0b0_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023111fc9b10_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023111fca290_0, 10;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0000023111fca1f0_0, 10;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000023111fc9c50_0, 10;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023111fca5b0_0, 10;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0000023111fcabf0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0000023111fca330_0;
    %assign/vec4 v0000023111fca3d0_0, 10;
    %load/vec4 v0000023111fc9750_0;
    %assign/vec4 v0000023111fc97f0_0, 10;
    %load/vec4 v0000023111fc9e30_0;
    %assign/vec4 v0000023111fca0b0_0, 10;
    %load/vec4 v0000023111fcab50_0;
    %assign/vec4 v0000023111fc9b10_0, 10;
    %load/vec4 v0000023111fca150_0;
    %assign/vec4 v0000023111fca290_0, 10;
    %load/vec4 v0000023111fc9d90_0;
    %assign/vec4 v0000023111fc9c50_0, 10;
    %load/vec4 v0000023111fc9930_0;
    %assign/vec4 v0000023111fca1f0_0, 10;
    %load/vec4 v0000023111fc9bb0_0;
    %assign/vec4 v0000023111fca5b0_0, 10;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_0000023111e8d4c0;
T_9 ;
    %wait E_0000023111f415b0;
    %load/vec4 v0000023111fce160_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000023111fceb60_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023111fcd8a0_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023111fce660_0, 10;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023111fcdee0_0, 10;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000023111fcda80_0, 10;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0000023111fcd9e0_0, 10;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000023111fcec00_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %load/vec4 v0000023111fce980_0;
    %assign/vec4 v0000023111fceb60_0, 10;
    %load/vec4 v0000023111fce700_0;
    %assign/vec4 v0000023111fcd8a0_0, 10;
    %load/vec4 v0000023111fce020_0;
    %assign/vec4 v0000023111fce660_0, 10;
    %load/vec4 v0000023111fce0c0_0;
    %assign/vec4 v0000023111fcdee0_0, 10;
    %load/vec4 v0000023111fce480_0;
    %assign/vec4 v0000023111fcda80_0, 10;
    %load/vec4 v0000023111fcd940_0;
    %assign/vec4 v0000023111fcd9e0_0, 10;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0000023111f70b50;
T_10 ;
    %vpi_call 20 18 "$readmemh", "./IF_stage/imem/memfile.mem", v0000023111fd6220 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0000023111f70b50;
T_11 ;
    %wait E_0000023111f41bb0;
    %load/vec4 v0000023111fd6040_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_11.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000023111fd5f00_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0000023111fd5fa0_0;
    %parti/s 30, 2, 3;
    %ix/vec4 4;
    %load/vec4a v0000023111fd6220, 4;
    %assign/vec4 v0000023111fd5f00_0, 20;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0000023111f71320;
T_12 ;
    %wait E_0000023111f41bb0;
    %load/vec4 v0000023111fd5960_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023111fd6680_0, 0, 32;
T_12.2 ;
    %load/vec4 v0000023111fd6680_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_12.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0000023111fd6680_0;
    %store/vec4a v0000023111fd58c0, 4, 0;
    %load/vec4 v0000023111fd6680_0;
    %addi 1, 0, 32;
    %store/vec4 v0000023111fd6680_0, 0, 32;
    %jmp T_12.2;
T_12.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023111fd6900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023111fd6860_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023111fd5b40_0, 0, 1;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v0000023111fd6720_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.6, 9;
    %load/vec4 v0000023111fd5aa0_0;
    %parti/s 1, 2, 3;
    %nor/r;
    %and;
T_12.6;
    %flag_set/vec4 8;
    %jmp/0 T_12.4, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.5, 8;
T_12.4 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.5, 8;
 ; End of false expr.
    %blend;
T_12.5;
    %store/vec4 v0000023111fd6860_0, 0, 1;
    %load/vec4 v0000023111fd6720_0;
    %parti/s 1, 3, 3;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_12.9, 9;
    %load/vec4 v0000023111fd5aa0_0;
    %parti/s 1, 2, 3;
    %and;
T_12.9;
    %flag_set/vec4 8;
    %jmp/0 T_12.7, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_12.8, 8;
T_12.7 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_12.8, 8;
 ; End of false expr.
    %blend;
T_12.8;
    %store/vec4 v0000023111fd5b40_0, 0, 1;
    %load/vec4 v0000023111fd6860_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.10, 8;
    %delay 20, 0;
    %load/vec4 v0000023111fd6720_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_12.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_12.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_12.14, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_12.15, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_12.16, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000023111fd60e0_0, 0, 32;
    %jmp T_12.18;
T_12.12 ;
    %ix/getv 4, v0000023111fd5e60_0;
    %load/vec4a v0000023111fd58c0, 4;
    %parti/s 1, 7, 4;
    %replicate 24;
    %ix/getv 4, v0000023111fd5e60_0;
    %load/vec4a v0000023111fd58c0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023111fd60e0_0, 0, 32;
    %jmp T_12.18;
T_12.13 ;
    %load/vec4 v0000023111fd5e60_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000023111fd58c0, 4;
    %parti/s 1, 7, 4;
    %replicate 16;
    %load/vec4 v0000023111fd5e60_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000023111fd58c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000023111fd5e60_0;
    %load/vec4a v0000023111fd58c0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023111fd60e0_0, 0, 32;
    %jmp T_12.18;
T_12.14 ;
    %load/vec4 v0000023111fd5e60_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000023111fd58c0, 4;
    %load/vec4 v0000023111fd5e60_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000023111fd58c0, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0000023111fd5e60_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000023111fd58c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000023111fd5e60_0;
    %load/vec4a v0000023111fd58c0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023111fd60e0_0, 0, 32;
    %jmp T_12.18;
T_12.15 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v0000023111fd5e60_0;
    %load/vec4a v0000023111fd58c0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023111fd60e0_0, 0, 32;
    %jmp T_12.18;
T_12.16 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0000023111fd5e60_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000023111fd58c0, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0000023111fd5e60_0;
    %load/vec4a v0000023111fd58c0, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000023111fd60e0_0, 0, 32;
    %jmp T_12.18;
T_12.18 ;
    %pop/vec4 1;
T_12.10 ;
    %load/vec4 v0000023111fd5b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.19, 8;
    %delay 20, 0;
    %load/vec4 v0000023111fd5aa0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_12.21, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_12.22, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_12.23, 6;
    %jmp T_12.25;
T_12.21 ;
    %load/vec4 v0000023111fd5be0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0000023111fd5e60_0;
    %store/vec4a v0000023111fd58c0, 4, 0;
    %jmp T_12.25;
T_12.22 ;
    %load/vec4 v0000023111fd5be0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0000023111fd5e60_0;
    %store/vec4a v0000023111fd58c0, 4, 0;
    %load/vec4 v0000023111fd5be0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000023111fd5e60_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0000023111fd58c0, 4, 0;
    %jmp T_12.25;
T_12.23 ;
    %load/vec4 v0000023111fd5be0_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0000023111fd5e60_0;
    %store/vec4a v0000023111fd58c0, 4, 0;
    %load/vec4 v0000023111fd5be0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0000023111fd5e60_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0000023111fd58c0, 4, 0;
    %load/vec4 v0000023111fd5be0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0000023111fd5e60_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0000023111fd58c0, 4, 0;
    %load/vec4 v0000023111fd5be0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0000023111fd5e60_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %store/vec4a v0000023111fd58c0, 4, 0;
    %jmp T_12.25;
T_12.25 ;
    %pop/vec4 1;
T_12.19 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000023111f72cc0;
T_13 ;
    %delay 50, 0;
    %load/vec4 v0000023111fd4ec0_0;
    %inv;
    %store/vec4 v0000023111fd4ec0_0, 0, 1;
    %jmp T_13;
    .thread T_13;
    .scope S_0000023111f72cc0;
T_14 ;
    %vpi_call 2 60 "$dumpfile", "cpu_tb.vcd" {0 0 0};
    %vpi_call 2 61 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000023111f72cc0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023111fd4ec0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000023111fd4740_0, 0, 1;
    %delay 150, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000023111fd4740_0, 0, 1;
    %delay 3000, 0;
    %vpi_call 2 75 "$finish" {0 0 0};
    %end;
    .thread T_14;
    .scope S_0000023111f72cc0;
T_15 ;
    %vpi_call 2 80 "$monitor", $time, " | CLK: %b | RST: %b | PC: %h | INST: %h | DMEM_ADDR: %h | DMEM_DATA_WRITE: %h | DMEM_DATA_READ: %h | DMEM_READ: %b | DMEM_WRITE: %b | BUSYWAIT: %b", v0000023111fd4ec0_0, v0000023111fd4740_0, v0000023111fd4880_0, v0000023111fd5000_0, v0000023111fd4f60_0, v0000023111fd3980_0, v0000023111fd3ac0_0, v0000023111fd5320_0, v0000023111fd5640_0, v0000023111fd6180_0 {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 22;
    "N/A";
    "<interactive>";
    "cpu_tb.v";
    "./cpu.v";
    "./EX_stage/alu/alu.v";
    "./utils/muxes/mux_32b_2to1.v";
    "./EX_stage/branch/branch_logic.v";
    "./ID_stage/control_unit/control_unit.v";
    "././utils/muxes/mux_3b_2to1.v";
    "./pipeline_regs/ex_mem_pipeline_reg.v";
    "./utils/muxes/mux_32b_3to1.v";
    "./ID_stage/hazard_unit/hazard_unit.v";
    "./pipeline_regs/id_ex_pipeline_reg.v";
    "./pipeline_regs/if_id_pipeline_reg.v";
    "./pipeline_regs/mem_wb_pipeline_reg.v";
    "./IF_stage/pc/pc.v";
    "./utils/adders/adder_32b_4.v";
    "./ID_stage/reg_files/reg_files.v";
    "./ID_stage/sign_extender/sign_extender.v";
    "././MA_stage/dmem/dmem.v";
    "././IF_stage/imem/imem.v";
    "./utils/muxes/mux_32b_4to1.v";
