ARM GAS  /tmp/ccDTGFuB.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f4xx_hal_msp.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.HAL_MspInit,"ax",%progbits
  18              		.align	1
  19              		.global	HAL_MspInit
  20              		.syntax unified
  21              		.thumb
  22              		.thumb_func
  23              		.fpu fpv4-sp-d16
  25              	HAL_MspInit:
  26              	.LFB130:
  27              		.file 1 "Core/Src/stm32f4xx_hal_msp.c"
   1:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Header */
   2:Core/Src/stm32f4xx_hal_msp.c **** /**
   3:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   4:Core/Src/stm32f4xx_hal_msp.c ****   * @file         stm32f4xx_hal_msp.c
   5:Core/Src/stm32f4xx_hal_msp.c ****   * @brief        This file provides code for the MSP Initialization
   6:Core/Src/stm32f4xx_hal_msp.c ****   *               and de-Initialization codes.
   7:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
   8:Core/Src/stm32f4xx_hal_msp.c ****   * @attention
   9:Core/Src/stm32f4xx_hal_msp.c ****   *
  10:Core/Src/stm32f4xx_hal_msp.c ****   * <h2><center>&copy; Copyright (c) 2021 STMicroelectronics.
  11:Core/Src/stm32f4xx_hal_msp.c ****   * All rights reserved.</center></h2>
  12:Core/Src/stm32f4xx_hal_msp.c ****   *
  13:Core/Src/stm32f4xx_hal_msp.c ****   * This software component is licensed by ST under Ultimate Liberty license
  14:Core/Src/stm32f4xx_hal_msp.c ****   * SLA0044, the "License"; You may not use this file except in compliance with
  15:Core/Src/stm32f4xx_hal_msp.c ****   * the License. You may obtain a copy of the License at:
  16:Core/Src/stm32f4xx_hal_msp.c ****   *                             www.st.com/SLA0044
  17:Core/Src/stm32f4xx_hal_msp.c ****   *
  18:Core/Src/stm32f4xx_hal_msp.c ****   ******************************************************************************
  19:Core/Src/stm32f4xx_hal_msp.c ****   */
  20:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Header */
  21:Core/Src/stm32f4xx_hal_msp.c **** 
  22:Core/Src/stm32f4xx_hal_msp.c **** /* Includes ------------------------------------------------------------------*/
  23:Core/Src/stm32f4xx_hal_msp.c **** #include "main.h"
  24:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Includes */
  25:Core/Src/stm32f4xx_hal_msp.c **** 
  26:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Includes */
  27:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim2_ch1;
  28:Core/Src/stm32f4xx_hal_msp.c **** 
  29:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim2_ch2_ch4;
  30:Core/Src/stm32f4xx_hal_msp.c **** 
  31:Core/Src/stm32f4xx_hal_msp.c **** extern DMA_HandleTypeDef hdma_tim2_up_ch3;
ARM GAS  /tmp/ccDTGFuB.s 			page 2


  32:Core/Src/stm32f4xx_hal_msp.c **** 
  33:Core/Src/stm32f4xx_hal_msp.c **** /* Private typedef -----------------------------------------------------------*/
  34:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN TD */
  35:Core/Src/stm32f4xx_hal_msp.c **** 
  36:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END TD */
  37:Core/Src/stm32f4xx_hal_msp.c **** 
  38:Core/Src/stm32f4xx_hal_msp.c **** /* Private define ------------------------------------------------------------*/
  39:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Define */
  40:Core/Src/stm32f4xx_hal_msp.c **** 
  41:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Define */
  42:Core/Src/stm32f4xx_hal_msp.c **** 
  43:Core/Src/stm32f4xx_hal_msp.c **** /* Private macro -------------------------------------------------------------*/
  44:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN Macro */
  45:Core/Src/stm32f4xx_hal_msp.c **** 
  46:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END Macro */
  47:Core/Src/stm32f4xx_hal_msp.c **** 
  48:Core/Src/stm32f4xx_hal_msp.c **** /* Private variables ---------------------------------------------------------*/
  49:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PV */
  50:Core/Src/stm32f4xx_hal_msp.c **** 
  51:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PV */
  52:Core/Src/stm32f4xx_hal_msp.c **** 
  53:Core/Src/stm32f4xx_hal_msp.c **** /* Private function prototypes -----------------------------------------------*/
  54:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN PFP */
  55:Core/Src/stm32f4xx_hal_msp.c **** 
  56:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END PFP */
  57:Core/Src/stm32f4xx_hal_msp.c **** 
  58:Core/Src/stm32f4xx_hal_msp.c **** /* External functions --------------------------------------------------------*/
  59:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN ExternalFunctions */
  60:Core/Src/stm32f4xx_hal_msp.c **** 
  61:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END ExternalFunctions */
  62:Core/Src/stm32f4xx_hal_msp.c **** 
  63:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE BEGIN 0 */
  64:Core/Src/stm32f4xx_hal_msp.c **** 
  65:Core/Src/stm32f4xx_hal_msp.c **** /* USER CODE END 0 */
  66:Core/Src/stm32f4xx_hal_msp.c **** 
  67:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
  68:Core/Src/stm32f4xx_hal_msp.c ****                     /**
  69:Core/Src/stm32f4xx_hal_msp.c ****   * Initializes the Global MSP.
  70:Core/Src/stm32f4xx_hal_msp.c ****   */
  71:Core/Src/stm32f4xx_hal_msp.c **** void HAL_MspInit(void)
  72:Core/Src/stm32f4xx_hal_msp.c **** {
  28              		.loc 1 72 0
  29              		.cfi_startproc
  30              		@ args = 0, pretend = 0, frame = 8
  31              		@ frame_needed = 0, uses_anonymous_args = 0
  32 0000 00B5     		push	{lr}
  33              		.cfi_def_cfa_offset 4
  34              		.cfi_offset 14, -4
  35 0002 83B0     		sub	sp, sp, #12
  36              		.cfi_def_cfa_offset 16
  37              	.LBB2:
  73:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 0 */
  74:Core/Src/stm32f4xx_hal_msp.c **** 
  75:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 0 */
  76:Core/Src/stm32f4xx_hal_msp.c **** 
  77:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_SYSCFG_CLK_ENABLE();
  38              		.loc 1 77 0
ARM GAS  /tmp/ccDTGFuB.s 			page 3


  39 0004 0022     		movs	r2, #0
  40 0006 0092     		str	r2, [sp]
  41 0008 0D4B     		ldr	r3, .L3
  42 000a 596C     		ldr	r1, [r3, #68]
  43 000c 41F48041 		orr	r1, r1, #16384
  44 0010 5964     		str	r1, [r3, #68]
  45 0012 596C     		ldr	r1, [r3, #68]
  46 0014 01F48041 		and	r1, r1, #16384
  47 0018 0091     		str	r1, [sp]
  48 001a 0099     		ldr	r1, [sp]
  49              	.LBE2:
  50              	.LBB3:
  78:Core/Src/stm32f4xx_hal_msp.c ****   __HAL_RCC_PWR_CLK_ENABLE();
  51              		.loc 1 78 0
  52 001c 0192     		str	r2, [sp, #4]
  53 001e 196C     		ldr	r1, [r3, #64]
  54 0020 41F08051 		orr	r1, r1, #268435456
  55 0024 1964     		str	r1, [r3, #64]
  56 0026 1B6C     		ldr	r3, [r3, #64]
  57 0028 03F08053 		and	r3, r3, #268435456
  58 002c 0193     		str	r3, [sp, #4]
  59 002e 019B     		ldr	r3, [sp, #4]
  60              	.LBE3:
  79:Core/Src/stm32f4xx_hal_msp.c **** 
  80:Core/Src/stm32f4xx_hal_msp.c ****   /* System interrupt init*/
  81:Core/Src/stm32f4xx_hal_msp.c ****   /* PendSV_IRQn interrupt configuration */
  82:Core/Src/stm32f4xx_hal_msp.c ****   HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
  61              		.loc 1 82 0
  62 0030 0F21     		movs	r1, #15
  63 0032 6FF00100 		mvn	r0, #1
  64 0036 FFF7FEFF 		bl	HAL_NVIC_SetPriority
  65              	.LVL0:
  83:Core/Src/stm32f4xx_hal_msp.c **** 
  84:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN MspInit 1 */
  85:Core/Src/stm32f4xx_hal_msp.c **** 
  86:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END MspInit 1 */
  87:Core/Src/stm32f4xx_hal_msp.c **** }
  66              		.loc 1 87 0
  67 003a 03B0     		add	sp, sp, #12
  68              		.cfi_def_cfa_offset 4
  69              		@ sp needed
  70 003c 5DF804FB 		ldr	pc, [sp], #4
  71              	.L4:
  72              		.align	2
  73              	.L3:
  74 0040 00380240 		.word	1073887232
  75              		.cfi_endproc
  76              	.LFE130:
  78              		.section	.text.HAL_CAN_MspInit,"ax",%progbits
  79              		.align	1
  80              		.global	HAL_CAN_MspInit
  81              		.syntax unified
  82              		.thumb
  83              		.thumb_func
  84              		.fpu fpv4-sp-d16
  86              	HAL_CAN_MspInit:
  87              	.LFB131:
ARM GAS  /tmp/ccDTGFuB.s 			page 4


  88:Core/Src/stm32f4xx_hal_msp.c **** 
  89:Core/Src/stm32f4xx_hal_msp.c **** /**
  90:Core/Src/stm32f4xx_hal_msp.c **** * @brief CAN MSP Initialization
  91:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
  92:Core/Src/stm32f4xx_hal_msp.c **** * @param hcan: CAN handle pointer
  93:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
  94:Core/Src/stm32f4xx_hal_msp.c **** */
  95:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
  96:Core/Src/stm32f4xx_hal_msp.c **** {
  88              		.loc 1 96 0
  89              		.cfi_startproc
  90              		@ args = 0, pretend = 0, frame = 48
  91              		@ frame_needed = 0, uses_anonymous_args = 0
  92              	.LVL1:
  93 0000 10B5     		push	{r4, lr}
  94              		.cfi_def_cfa_offset 8
  95              		.cfi_offset 4, -8
  96              		.cfi_offset 14, -4
  97 0002 8CB0     		sub	sp, sp, #48
  98              		.cfi_def_cfa_offset 56
  97:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
  99              		.loc 1 97 0
 100 0004 0023     		movs	r3, #0
 101 0006 0793     		str	r3, [sp, #28]
 102 0008 0893     		str	r3, [sp, #32]
 103 000a 0993     		str	r3, [sp, #36]
 104 000c 0A93     		str	r3, [sp, #40]
 105 000e 0B93     		str	r3, [sp, #44]
  98:Core/Src/stm32f4xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 106              		.loc 1 98 0
 107 0010 0368     		ldr	r3, [r0]
 108 0012 474A     		ldr	r2, .L13
 109 0014 9342     		cmp	r3, r2
 110 0016 07D0     		beq	.L10
  99:Core/Src/stm32f4xx_hal_msp.c ****   {
 100:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 0 */
 101:Core/Src/stm32f4xx_hal_msp.c **** 
 102:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 0 */
 103:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 104:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_ENABLE();
 105:Core/Src/stm32f4xx_hal_msp.c **** 
 106:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 107:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 108:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> CAN1_RX
 109:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> CAN1_TX
 110:Core/Src/stm32f4xx_hal_msp.c ****     */
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 113:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 115:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_CAN1;
 116:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 117:Core/Src/stm32f4xx_hal_msp.c **** 
 118:Core/Src/stm32f4xx_hal_msp.c ****     /* CAN1 interrupt Init */
 119:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 5, 0);
 120:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 121:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
ARM GAS  /tmp/ccDTGFuB.s 			page 5


 122:Core/Src/stm32f4xx_hal_msp.c **** 
 123:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspInit 1 */
 124:Core/Src/stm32f4xx_hal_msp.c ****   }
 125:Core/Src/stm32f4xx_hal_msp.c ****   else if(hcan->Instance==CAN2)
 111              		.loc 1 125 0
 112 0018 464A     		ldr	r2, .L13+4
 113 001a 9342     		cmp	r3, r2
 114 001c 30D0     		beq	.L11
 126:Core/Src/stm32f4xx_hal_msp.c ****   {
 127:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspInit 0 */
 128:Core/Src/stm32f4xx_hal_msp.c **** 
 129:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN2_MspInit 0 */
 130:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 131:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN2_CLK_ENABLE();
 132:Core/Src/stm32f4xx_hal_msp.c **** 
 133:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 134:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 135:Core/Src/stm32f4xx_hal_msp.c ****     PB12     ------> CAN2_RX
 136:Core/Src/stm32f4xx_hal_msp.c ****     PB13     ------> CAN2_TX
 137:Core/Src/stm32f4xx_hal_msp.c ****     */
 138:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 139:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 140:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 141:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 142:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 143:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 144:Core/Src/stm32f4xx_hal_msp.c **** 
 145:Core/Src/stm32f4xx_hal_msp.c ****     /* CAN2 interrupt Init */
 146:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN2_RX1_IRQn, 5, 0);
 147:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 148:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspInit 1 */
 149:Core/Src/stm32f4xx_hal_msp.c **** 
 150:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN2_MspInit 1 */
 151:Core/Src/stm32f4xx_hal_msp.c ****   }
 152:Core/Src/stm32f4xx_hal_msp.c ****   else if(hcan->Instance==CAN3)
 115              		.loc 1 152 0
 116 001e 464A     		ldr	r2, .L13+8
 117 0020 9342     		cmp	r3, r2
 118 0022 59D0     		beq	.L12
 119              	.LVL2:
 120              	.L5:
 153:Core/Src/stm32f4xx_hal_msp.c ****   {
 154:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN3_MspInit 0 */
 155:Core/Src/stm32f4xx_hal_msp.c **** 
 156:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN3_MspInit 0 */
 157:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 158:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN3_CLK_ENABLE();
 159:Core/Src/stm32f4xx_hal_msp.c **** 
 160:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOB_CLK_ENABLE();
 161:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN3 GPIO Configuration
 162:Core/Src/stm32f4xx_hal_msp.c ****     PB3     ------> CAN3_RX
 163:Core/Src/stm32f4xx_hal_msp.c ****     PB4     ------> CAN3_TX
 164:Core/Src/stm32f4xx_hal_msp.c ****     */
 165:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4;
 166:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 167:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 168:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
ARM GAS  /tmp/ccDTGFuB.s 			page 6


 169:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_CAN3;
 170:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 171:Core/Src/stm32f4xx_hal_msp.c **** 
 172:Core/Src/stm32f4xx_hal_msp.c ****     /* CAN3 interrupt Init */
 173:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(CAN3_RX0_IRQn, 5, 0);
 174:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN3_RX0_IRQn);
 175:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN3_MspInit 1 */
 176:Core/Src/stm32f4xx_hal_msp.c **** 
 177:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN3_MspInit 1 */
 178:Core/Src/stm32f4xx_hal_msp.c ****   }
 179:Core/Src/stm32f4xx_hal_msp.c **** 
 180:Core/Src/stm32f4xx_hal_msp.c **** }
 121              		.loc 1 180 0
 122 0024 0CB0     		add	sp, sp, #48
 123              		.cfi_remember_state
 124              		.cfi_def_cfa_offset 8
 125              		@ sp needed
 126 0026 10BD     		pop	{r4, pc}
 127              	.LVL3:
 128              	.L10:
 129              		.cfi_restore_state
 130              	.LBB4:
 104:Core/Src/stm32f4xx_hal_msp.c **** 
 131              		.loc 1 104 0
 132 0028 0024     		movs	r4, #0
 133 002a 0194     		str	r4, [sp, #4]
 134 002c 434B     		ldr	r3, .L13+12
 135 002e 1A6C     		ldr	r2, [r3, #64]
 136 0030 42F00072 		orr	r2, r2, #33554432
 137 0034 1A64     		str	r2, [r3, #64]
 138 0036 1A6C     		ldr	r2, [r3, #64]
 139 0038 02F00072 		and	r2, r2, #33554432
 140 003c 0192     		str	r2, [sp, #4]
 141 003e 019A     		ldr	r2, [sp, #4]
 142              	.LBE4:
 143              	.LBB5:
 106:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 144              		.loc 1 106 0
 145 0040 0294     		str	r4, [sp, #8]
 146 0042 1A6B     		ldr	r2, [r3, #48]
 147 0044 42F00202 		orr	r2, r2, #2
 148 0048 1A63     		str	r2, [r3, #48]
 149 004a 1B6B     		ldr	r3, [r3, #48]
 150 004c 03F00203 		and	r3, r3, #2
 151 0050 0293     		str	r3, [sp, #8]
 152 0052 029B     		ldr	r3, [sp, #8]
 153              	.LBE5:
 111:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 154              		.loc 1 111 0
 155 0054 4FF44073 		mov	r3, #768
 156 0058 0793     		str	r3, [sp, #28]
 112:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 157              		.loc 1 112 0
 158 005a 0223     		movs	r3, #2
 159 005c 0893     		str	r3, [sp, #32]
 114:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF8_CAN1;
 160              		.loc 1 114 0
ARM GAS  /tmp/ccDTGFuB.s 			page 7


 161 005e 0323     		movs	r3, #3
 162 0060 0A93     		str	r3, [sp, #40]
 115:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 163              		.loc 1 115 0
 164 0062 0823     		movs	r3, #8
 165 0064 0B93     		str	r3, [sp, #44]
 116:Core/Src/stm32f4xx_hal_msp.c **** 
 166              		.loc 1 116 0
 167 0066 07A9     		add	r1, sp, #28
 168 0068 3548     		ldr	r0, .L13+16
 169              	.LVL4:
 170 006a FFF7FEFF 		bl	HAL_GPIO_Init
 171              	.LVL5:
 119:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 172              		.loc 1 119 0
 173 006e 2246     		mov	r2, r4
 174 0070 0521     		movs	r1, #5
 175 0072 1420     		movs	r0, #20
 176 0074 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 177              	.LVL6:
 120:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspInit 1 */
 178              		.loc 1 120 0
 179 0078 1420     		movs	r0, #20
 180 007a FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 181              	.LVL7:
 182 007e D1E7     		b	.L5
 183              	.LVL8:
 184              	.L11:
 185              	.LBB6:
 131:Core/Src/stm32f4xx_hal_msp.c **** 
 186              		.loc 1 131 0
 187 0080 0024     		movs	r4, #0
 188 0082 0394     		str	r4, [sp, #12]
 189 0084 2D4B     		ldr	r3, .L13+12
 190 0086 1A6C     		ldr	r2, [r3, #64]
 191 0088 42F08062 		orr	r2, r2, #67108864
 192 008c 1A64     		str	r2, [r3, #64]
 193 008e 1A6C     		ldr	r2, [r3, #64]
 194 0090 02F08062 		and	r2, r2, #67108864
 195 0094 0392     		str	r2, [sp, #12]
 196 0096 039A     		ldr	r2, [sp, #12]
 197              	.LBE6:
 198              	.LBB7:
 133:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 199              		.loc 1 133 0
 200 0098 0494     		str	r4, [sp, #16]
 201 009a 1A6B     		ldr	r2, [r3, #48]
 202 009c 42F00202 		orr	r2, r2, #2
 203 00a0 1A63     		str	r2, [r3, #48]
 204 00a2 1B6B     		ldr	r3, [r3, #48]
 205 00a4 03F00203 		and	r3, r3, #2
 206 00a8 0493     		str	r3, [sp, #16]
 207 00aa 049B     		ldr	r3, [sp, #16]
 208              	.LBE7:
 138:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 209              		.loc 1 138 0
 210 00ac 4FF44053 		mov	r3, #12288
ARM GAS  /tmp/ccDTGFuB.s 			page 8


 211 00b0 0793     		str	r3, [sp, #28]
 139:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 212              		.loc 1 139 0
 213 00b2 0223     		movs	r3, #2
 214 00b4 0893     		str	r3, [sp, #32]
 141:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF9_CAN2;
 215              		.loc 1 141 0
 216 00b6 0323     		movs	r3, #3
 217 00b8 0A93     		str	r3, [sp, #40]
 142:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 218              		.loc 1 142 0
 219 00ba 0923     		movs	r3, #9
 220 00bc 0B93     		str	r3, [sp, #44]
 143:Core/Src/stm32f4xx_hal_msp.c **** 
 221              		.loc 1 143 0
 222 00be 07A9     		add	r1, sp, #28
 223 00c0 1F48     		ldr	r0, .L13+16
 224              	.LVL9:
 225 00c2 FFF7FEFF 		bl	HAL_GPIO_Init
 226              	.LVL10:
 146:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN2_RX1_IRQn);
 227              		.loc 1 146 0
 228 00c6 2246     		mov	r2, r4
 229 00c8 0521     		movs	r1, #5
 230 00ca 4120     		movs	r0, #65
 231 00cc FFF7FEFF 		bl	HAL_NVIC_SetPriority
 232              	.LVL11:
 147:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspInit 1 */
 233              		.loc 1 147 0
 234 00d0 4120     		movs	r0, #65
 235 00d2 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 236              	.LVL12:
 237 00d6 A5E7     		b	.L5
 238              	.LVL13:
 239              	.L12:
 240              	.LBB8:
 158:Core/Src/stm32f4xx_hal_msp.c **** 
 241              		.loc 1 158 0
 242 00d8 0024     		movs	r4, #0
 243 00da 0594     		str	r4, [sp, #20]
 244 00dc 174B     		ldr	r3, .L13+12
 245 00de 1A6C     		ldr	r2, [r3, #64]
 246 00e0 42F00062 		orr	r2, r2, #134217728
 247 00e4 1A64     		str	r2, [r3, #64]
 248 00e6 1A6C     		ldr	r2, [r3, #64]
 249 00e8 02F00062 		and	r2, r2, #134217728
 250 00ec 0592     		str	r2, [sp, #20]
 251 00ee 059A     		ldr	r2, [sp, #20]
 252              	.LBE8:
 253              	.LBB9:
 160:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN3 GPIO Configuration
 254              		.loc 1 160 0
 255 00f0 0694     		str	r4, [sp, #24]
 256 00f2 1A6B     		ldr	r2, [r3, #48]
 257 00f4 42F00202 		orr	r2, r2, #2
 258 00f8 1A63     		str	r2, [r3, #48]
 259 00fa 1B6B     		ldr	r3, [r3, #48]
ARM GAS  /tmp/ccDTGFuB.s 			page 9


 260 00fc 03F00203 		and	r3, r3, #2
 261 0100 0693     		str	r3, [sp, #24]
 262 0102 069B     		ldr	r3, [sp, #24]
 263              	.LBE9:
 165:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 264              		.loc 1 165 0
 265 0104 1823     		movs	r3, #24
 266 0106 0793     		str	r3, [sp, #28]
 166:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 267              		.loc 1 166 0
 268 0108 0223     		movs	r3, #2
 269 010a 0893     		str	r3, [sp, #32]
 168:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF11_CAN3;
 270              		.loc 1 168 0
 271 010c 0323     		movs	r3, #3
 272 010e 0A93     		str	r3, [sp, #40]
 169:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 273              		.loc 1 169 0
 274 0110 0B23     		movs	r3, #11
 275 0112 0B93     		str	r3, [sp, #44]
 170:Core/Src/stm32f4xx_hal_msp.c **** 
 276              		.loc 1 170 0
 277 0114 07A9     		add	r1, sp, #28
 278 0116 0A48     		ldr	r0, .L13+16
 279              	.LVL14:
 280 0118 FFF7FEFF 		bl	HAL_GPIO_Init
 281              	.LVL15:
 173:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(CAN3_RX0_IRQn);
 282              		.loc 1 173 0
 283 011c 2246     		mov	r2, r4
 284 011e 0521     		movs	r1, #5
 285 0120 4B20     		movs	r0, #75
 286 0122 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 287              	.LVL16:
 174:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN3_MspInit 1 */
 288              		.loc 1 174 0
 289 0126 4B20     		movs	r0, #75
 290 0128 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 291              	.LVL17:
 292              		.loc 1 180 0
 293 012c 7AE7     		b	.L5
 294              	.L14:
 295 012e 00BF     		.align	2
 296              	.L13:
 297 0130 00640040 		.word	1073767424
 298 0134 00680040 		.word	1073768448
 299 0138 006C0040 		.word	1073769472
 300 013c 00380240 		.word	1073887232
 301 0140 00040240 		.word	1073873920
 302              		.cfi_endproc
 303              	.LFE131:
 305              		.section	.text.HAL_CAN_MspDeInit,"ax",%progbits
 306              		.align	1
 307              		.global	HAL_CAN_MspDeInit
 308              		.syntax unified
 309              		.thumb
 310              		.thumb_func
ARM GAS  /tmp/ccDTGFuB.s 			page 10


 311              		.fpu fpv4-sp-d16
 313              	HAL_CAN_MspDeInit:
 314              	.LFB132:
 181:Core/Src/stm32f4xx_hal_msp.c **** 
 182:Core/Src/stm32f4xx_hal_msp.c **** /**
 183:Core/Src/stm32f4xx_hal_msp.c **** * @brief CAN MSP De-Initialization
 184:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 185:Core/Src/stm32f4xx_hal_msp.c **** * @param hcan: CAN handle pointer
 186:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 187:Core/Src/stm32f4xx_hal_msp.c **** */
 188:Core/Src/stm32f4xx_hal_msp.c **** void HAL_CAN_MspDeInit(CAN_HandleTypeDef* hcan)
 189:Core/Src/stm32f4xx_hal_msp.c **** {
 315              		.loc 1 189 0
 316              		.cfi_startproc
 317              		@ args = 0, pretend = 0, frame = 0
 318              		@ frame_needed = 0, uses_anonymous_args = 0
 319              	.LVL18:
 320 0000 08B5     		push	{r3, lr}
 321              		.cfi_def_cfa_offset 8
 322              		.cfi_offset 3, -8
 323              		.cfi_offset 14, -4
 190:Core/Src/stm32f4xx_hal_msp.c ****   if(hcan->Instance==CAN1)
 324              		.loc 1 190 0
 325 0002 0368     		ldr	r3, [r0]
 326 0004 1A4A     		ldr	r2, .L23
 327 0006 9342     		cmp	r3, r2
 328 0008 06D0     		beq	.L20
 191:Core/Src/stm32f4xx_hal_msp.c ****   {
 192:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 0 */
 193:Core/Src/stm32f4xx_hal_msp.c **** 
 194:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 0 */
 195:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 196:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN1_CLK_DISABLE();
 197:Core/Src/stm32f4xx_hal_msp.c **** 
 198:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN1 GPIO Configuration
 199:Core/Src/stm32f4xx_hal_msp.c ****     PB8     ------> CAN1_RX
 200:Core/Src/stm32f4xx_hal_msp.c ****     PB9     ------> CAN1_TX
 201:Core/Src/stm32f4xx_hal_msp.c ****     */
 202:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_8|GPIO_PIN_9);
 203:Core/Src/stm32f4xx_hal_msp.c **** 
 204:Core/Src/stm32f4xx_hal_msp.c ****     /* CAN1 interrupt DeInit */
 205:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN1_RX0_IRQn);
 206:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 207:Core/Src/stm32f4xx_hal_msp.c **** 
 208:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN1_MspDeInit 1 */
 209:Core/Src/stm32f4xx_hal_msp.c ****   }
 210:Core/Src/stm32f4xx_hal_msp.c ****   else if(hcan->Instance==CAN2)
 329              		.loc 1 210 0
 330 000a 1A4A     		ldr	r2, .L23+4
 331 000c 9342     		cmp	r3, r2
 332 000e 12D0     		beq	.L21
 211:Core/Src/stm32f4xx_hal_msp.c ****   {
 212:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspDeInit 0 */
 213:Core/Src/stm32f4xx_hal_msp.c **** 
 214:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN2_MspDeInit 0 */
 215:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 216:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN2_CLK_DISABLE();
ARM GAS  /tmp/ccDTGFuB.s 			page 11


 217:Core/Src/stm32f4xx_hal_msp.c **** 
 218:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN2 GPIO Configuration
 219:Core/Src/stm32f4xx_hal_msp.c ****     PB12     ------> CAN2_RX
 220:Core/Src/stm32f4xx_hal_msp.c ****     PB13     ------> CAN2_TX
 221:Core/Src/stm32f4xx_hal_msp.c ****     */
 222:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_12|GPIO_PIN_13);
 223:Core/Src/stm32f4xx_hal_msp.c **** 
 224:Core/Src/stm32f4xx_hal_msp.c ****     /* CAN2 interrupt DeInit */
 225:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN2_RX1_IRQn);
 226:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspDeInit 1 */
 227:Core/Src/stm32f4xx_hal_msp.c **** 
 228:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN2_MspDeInit 1 */
 229:Core/Src/stm32f4xx_hal_msp.c ****   }
 230:Core/Src/stm32f4xx_hal_msp.c ****   else if(hcan->Instance==CAN3)
 333              		.loc 1 230 0
 334 0010 194A     		ldr	r2, .L23+8
 335 0012 9342     		cmp	r3, r2
 336 0014 1ED0     		beq	.L22
 337              	.LVL19:
 338              	.L15:
 339 0016 08BD     		pop	{r3, pc}
 340              	.LVL20:
 341              	.L20:
 196:Core/Src/stm32f4xx_hal_msp.c **** 
 342              		.loc 1 196 0
 343 0018 02F5EA32 		add	r2, r2, #119808
 344 001c 136C     		ldr	r3, [r2, #64]
 345 001e 23F00073 		bic	r3, r3, #33554432
 346 0022 1364     		str	r3, [r2, #64]
 202:Core/Src/stm32f4xx_hal_msp.c **** 
 347              		.loc 1 202 0
 348 0024 4FF44071 		mov	r1, #768
 349 0028 1448     		ldr	r0, .L23+12
 350              	.LVL21:
 351 002a FFF7FEFF 		bl	HAL_GPIO_DeInit
 352              	.LVL22:
 205:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN1_MspDeInit 1 */
 353              		.loc 1 205 0
 354 002e 1420     		movs	r0, #20
 355 0030 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 356              	.LVL23:
 357 0034 08BD     		pop	{r3, pc}
 358              	.LVL24:
 359              	.L21:
 216:Core/Src/stm32f4xx_hal_msp.c **** 
 360              		.loc 1 216 0
 361 0036 02F5E832 		add	r2, r2, #118784
 362 003a 136C     		ldr	r3, [r2, #64]
 363 003c 23F08063 		bic	r3, r3, #67108864
 364 0040 1364     		str	r3, [r2, #64]
 222:Core/Src/stm32f4xx_hal_msp.c **** 
 365              		.loc 1 222 0
 366 0042 4FF44051 		mov	r1, #12288
 367 0046 0D48     		ldr	r0, .L23+12
 368              	.LVL25:
 369 0048 FFF7FEFF 		bl	HAL_GPIO_DeInit
 370              	.LVL26:
ARM GAS  /tmp/ccDTGFuB.s 			page 12


 225:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN2_MspDeInit 1 */
 371              		.loc 1 225 0
 372 004c 4120     		movs	r0, #65
 373 004e FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 374              	.LVL27:
 375 0052 08BD     		pop	{r3, pc}
 376              	.LVL28:
 377              	.L22:
 231:Core/Src/stm32f4xx_hal_msp.c ****   {
 232:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN3_MspDeInit 0 */
 233:Core/Src/stm32f4xx_hal_msp.c **** 
 234:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN3_MspDeInit 0 */
 235:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 236:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_CAN3_CLK_DISABLE();
 378              		.loc 1 236 0
 379 0054 02F5E632 		add	r2, r2, #117760
 380 0058 136C     		ldr	r3, [r2, #64]
 381 005a 23F00063 		bic	r3, r3, #134217728
 382 005e 1364     		str	r3, [r2, #64]
 237:Core/Src/stm32f4xx_hal_msp.c **** 
 238:Core/Src/stm32f4xx_hal_msp.c ****     /**CAN3 GPIO Configuration
 239:Core/Src/stm32f4xx_hal_msp.c ****     PB3     ------> CAN3_RX
 240:Core/Src/stm32f4xx_hal_msp.c ****     PB4     ------> CAN3_TX
 241:Core/Src/stm32f4xx_hal_msp.c ****     */
 242:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_DeInit(GPIOB, GPIO_PIN_3|GPIO_PIN_4);
 383              		.loc 1 242 0
 384 0060 1821     		movs	r1, #24
 385 0062 0648     		ldr	r0, .L23+12
 386              	.LVL29:
 387 0064 FFF7FEFF 		bl	HAL_GPIO_DeInit
 388              	.LVL30:
 243:Core/Src/stm32f4xx_hal_msp.c **** 
 244:Core/Src/stm32f4xx_hal_msp.c ****     /* CAN3 interrupt DeInit */
 245:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(CAN3_RX0_IRQn);
 389              		.loc 1 245 0
 390 0068 4B20     		movs	r0, #75
 391 006a FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 392              	.LVL31:
 246:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN CAN3_MspDeInit 1 */
 247:Core/Src/stm32f4xx_hal_msp.c **** 
 248:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END CAN3_MspDeInit 1 */
 249:Core/Src/stm32f4xx_hal_msp.c ****   }
 250:Core/Src/stm32f4xx_hal_msp.c **** 
 251:Core/Src/stm32f4xx_hal_msp.c **** }
 393              		.loc 1 251 0
 394 006e D2E7     		b	.L15
 395              	.L24:
 396              		.align	2
 397              	.L23:
 398 0070 00640040 		.word	1073767424
 399 0074 00680040 		.word	1073768448
 400 0078 006C0040 		.word	1073769472
 401 007c 00040240 		.word	1073873920
 402              		.cfi_endproc
 403              	.LFE132:
 405              		.section	.text.HAL_TIM_OC_MspInit,"ax",%progbits
 406              		.align	1
ARM GAS  /tmp/ccDTGFuB.s 			page 13


 407              		.global	HAL_TIM_OC_MspInit
 408              		.syntax unified
 409              		.thumb
 410              		.thumb_func
 411              		.fpu fpv4-sp-d16
 413              	HAL_TIM_OC_MspInit:
 414              	.LFB133:
 252:Core/Src/stm32f4xx_hal_msp.c **** 
 253:Core/Src/stm32f4xx_hal_msp.c **** /**
 254:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_OC MSP Initialization
 255:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 256:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_oc: TIM_OC handle pointer
 257:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 258:Core/Src/stm32f4xx_hal_msp.c **** */
 259:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_OC_MspInit(TIM_HandleTypeDef* htim_oc)
 260:Core/Src/stm32f4xx_hal_msp.c **** {
 415              		.loc 1 260 0
 416              		.cfi_startproc
 417              		@ args = 0, pretend = 0, frame = 8
 418              		@ frame_needed = 0, uses_anonymous_args = 0
 419              	.LVL32:
 261:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_oc->Instance==TIM2)
 420              		.loc 1 261 0
 421 0000 0368     		ldr	r3, [r0]
 422 0002 B3F1804F 		cmp	r3, #1073741824
 423 0006 00D0     		beq	.L34
 424 0008 7047     		bx	lr
 425              	.L34:
 260:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_oc->Instance==TIM2)
 426              		.loc 1 260 0
 427 000a 10B5     		push	{r4, lr}
 428              		.cfi_def_cfa_offset 8
 429              		.cfi_offset 4, -8
 430              		.cfi_offset 14, -4
 431 000c 82B0     		sub	sp, sp, #8
 432              		.cfi_def_cfa_offset 16
 433 000e 0446     		mov	r4, r0
 434              	.LBB10:
 262:Core/Src/stm32f4xx_hal_msp.c ****   {
 263:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 0 */
 264:Core/Src/stm32f4xx_hal_msp.c **** 
 265:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 0 */
 266:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 267:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_ENABLE();
 435              		.loc 1 267 0
 436 0010 0023     		movs	r3, #0
 437 0012 0193     		str	r3, [sp, #4]
 438 0014 3A4A     		ldr	r2, .L38
 439 0016 116C     		ldr	r1, [r2, #64]
 440 0018 41F00101 		orr	r1, r1, #1
 441 001c 1164     		str	r1, [r2, #64]
 442 001e 126C     		ldr	r2, [r2, #64]
 443 0020 02F00102 		and	r2, r2, #1
 444 0024 0192     		str	r2, [sp, #4]
 445 0026 019A     		ldr	r2, [sp, #4]
 446              	.LBE10:
 268:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccDTGFuB.s 			page 14


 269:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 DMA Init */
 270:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2_CH1 Init */
 271:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Instance = DMA1_Stream5;
 447              		.loc 1 271 0
 448 0028 3648     		ldr	r0, .L38+4
 449              	.LVL33:
 450 002a 374A     		ldr	r2, .L38+8
 451 002c 0260     		str	r2, [r0]
 272:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.Channel = DMA_CHANNEL_3;
 452              		.loc 1 272 0
 453 002e 4FF0C062 		mov	r2, #100663296
 454 0032 4260     		str	r2, [r0, #4]
 273:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.Direction = DMA_MEMORY_TO_PERIPH;
 455              		.loc 1 273 0
 456 0034 4022     		movs	r2, #64
 457 0036 8260     		str	r2, [r0, #8]
 274:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphInc = DMA_PINC_DISABLE;
 458              		.loc 1 274 0
 459 0038 C360     		str	r3, [r0, #12]
 275:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemInc = DMA_MINC_DISABLE;
 460              		.loc 1 275 0
 461 003a 0361     		str	r3, [r0, #16]
 276:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 462              		.loc 1 276 0
 463 003c 4FF48052 		mov	r2, #4096
 464 0040 4261     		str	r2, [r0, #20]
 277:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 465              		.loc 1 277 0
 466 0042 4FF48042 		mov	r2, #16384
 467 0046 8261     		str	r2, [r0, #24]
 278:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.Mode = DMA_NORMAL;
 468              		.loc 1 278 0
 469 0048 C361     		str	r3, [r0, #28]
 279:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.Priority = DMA_PRIORITY_HIGH;
 470              		.loc 1 279 0
 471 004a 4FF40032 		mov	r2, #131072
 472 004e 0262     		str	r2, [r0, #32]
 280:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 473              		.loc 1 280 0
 474 0050 4362     		str	r3, [r0, #36]
 281:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch1) != HAL_OK)
 475              		.loc 1 281 0
 476 0052 FFF7FEFF 		bl	HAL_DMA_Init
 477              	.LVL34:
 478 0056 0028     		cmp	r0, #0
 479 0058 49D1     		bne	.L35
 480              	.L27:
 282:Core/Src/stm32f4xx_hal_msp.c ****     {
 283:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 284:Core/Src/stm32f4xx_hal_msp.c ****     }
 285:Core/Src/stm32f4xx_hal_msp.c **** 
 286:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC1],hdma_tim2_ch1);
 481              		.loc 1 286 0
 482 005a 2A4B     		ldr	r3, .L38+4
 483 005c 6362     		str	r3, [r4, #36]
 484 005e 9C63     		str	r4, [r3, #56]
 287:Core/Src/stm32f4xx_hal_msp.c **** 
ARM GAS  /tmp/ccDTGFuB.s 			page 15


 288:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2_CH2_CH4 Init */
 289:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch2_ch4.Instance = DMA1_Stream6;
 485              		.loc 1 289 0
 486 0060 2A48     		ldr	r0, .L38+12
 487 0062 2B4B     		ldr	r3, .L38+16
 488 0064 0360     		str	r3, [r0]
 290:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch2_ch4.Init.Channel = DMA_CHANNEL_3;
 489              		.loc 1 290 0
 490 0066 4FF0C063 		mov	r3, #100663296
 491 006a 4360     		str	r3, [r0, #4]
 291:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch2_ch4.Init.Direction = DMA_MEMORY_TO_PERIPH;
 492              		.loc 1 291 0
 493 006c 4023     		movs	r3, #64
 494 006e 8360     		str	r3, [r0, #8]
 292:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch2_ch4.Init.PeriphInc = DMA_PINC_DISABLE;
 495              		.loc 1 292 0
 496 0070 0023     		movs	r3, #0
 497 0072 C360     		str	r3, [r0, #12]
 293:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch2_ch4.Init.MemInc = DMA_MINC_ENABLE;
 498              		.loc 1 293 0
 499 0074 4FF48062 		mov	r2, #1024
 500 0078 0261     		str	r2, [r0, #16]
 294:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch2_ch4.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 501              		.loc 1 294 0
 502 007a 4FF48052 		mov	r2, #4096
 503 007e 4261     		str	r2, [r0, #20]
 295:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch2_ch4.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 504              		.loc 1 295 0
 505 0080 4FF48042 		mov	r2, #16384
 506 0084 8261     		str	r2, [r0, #24]
 296:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch2_ch4.Init.Mode = DMA_NORMAL;
 507              		.loc 1 296 0
 508 0086 C361     		str	r3, [r0, #28]
 297:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch2_ch4.Init.Priority = DMA_PRIORITY_HIGH;
 509              		.loc 1 297 0
 510 0088 4FF40032 		mov	r2, #131072
 511 008c 0262     		str	r2, [r0, #32]
 298:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_ch2_ch4.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 512              		.loc 1 298 0
 513 008e 4362     		str	r3, [r0, #36]
 299:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_ch2_ch4) != HAL_OK)
 514              		.loc 1 299 0
 515 0090 FFF7FEFF 		bl	HAL_DMA_Init
 516              	.LVL35:
 517 0094 0028     		cmp	r0, #0
 518 0096 2DD1     		bne	.L36
 519              	.L28:
 300:Core/Src/stm32f4xx_hal_msp.c ****     {
 301:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 302:Core/Src/stm32f4xx_hal_msp.c ****     }
 303:Core/Src/stm32f4xx_hal_msp.c **** 
 304:Core/Src/stm32f4xx_hal_msp.c ****     /* Several peripheral DMA handle pointers point to the same DMA handle.
 305:Core/Src/stm32f4xx_hal_msp.c ****      Be aware that there is only one stream to perform all the requested DMAs. */
 306:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC2],hdma_tim2_ch2_ch4);
 520              		.loc 1 306 0
 521 0098 1C4B     		ldr	r3, .L38+12
 522 009a A362     		str	r3, [r4, #40]
ARM GAS  /tmp/ccDTGFuB.s 			page 16


 307:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC4],hdma_tim2_ch2_ch4);
 523              		.loc 1 307 0
 524 009c 2363     		str	r3, [r4, #48]
 525 009e 9C63     		str	r4, [r3, #56]
 308:Core/Src/stm32f4xx_hal_msp.c **** 
 309:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2_UP_CH3 Init */
 310:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Instance = DMA1_Stream1;
 526              		.loc 1 310 0
 527 00a0 1C48     		ldr	r0, .L38+20
 528 00a2 1D4B     		ldr	r3, .L38+24
 529 00a4 0360     		str	r3, [r0]
 311:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.Channel = DMA_CHANNEL_3;
 530              		.loc 1 311 0
 531 00a6 4FF0C063 		mov	r3, #100663296
 532 00aa 4360     		str	r3, [r0, #4]
 312:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.Direction = DMA_MEMORY_TO_PERIPH;
 533              		.loc 1 312 0
 534 00ac 4023     		movs	r3, #64
 535 00ae 8360     		str	r3, [r0, #8]
 313:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.PeriphInc = DMA_PINC_DISABLE;
 536              		.loc 1 313 0
 537 00b0 0023     		movs	r3, #0
 538 00b2 C360     		str	r3, [r0, #12]
 314:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.MemInc = DMA_MINC_DISABLE;
 539              		.loc 1 314 0
 540 00b4 0361     		str	r3, [r0, #16]
 315:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 541              		.loc 1 315 0
 542 00b6 4FF48052 		mov	r2, #4096
 543 00ba 4261     		str	r2, [r0, #20]
 316:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 544              		.loc 1 316 0
 545 00bc 4FF48042 		mov	r2, #16384
 546 00c0 8261     		str	r2, [r0, #24]
 317:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.Mode = DMA_NORMAL;
 547              		.loc 1 317 0
 548 00c2 C361     		str	r3, [r0, #28]
 318:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.Priority = DMA_PRIORITY_HIGH;
 549              		.loc 1 318 0
 550 00c4 4FF40032 		mov	r2, #131072
 551 00c8 0262     		str	r2, [r0, #32]
 319:Core/Src/stm32f4xx_hal_msp.c ****     hdma_tim2_up_ch3.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 552              		.loc 1 319 0
 553 00ca 4362     		str	r3, [r0, #36]
 320:Core/Src/stm32f4xx_hal_msp.c ****     if (HAL_DMA_Init(&hdma_tim2_up_ch3) != HAL_OK)
 554              		.loc 1 320 0
 555 00cc FFF7FEFF 		bl	HAL_DMA_Init
 556              	.LVL36:
 557 00d0 98B9     		cbnz	r0, .L37
 558              	.L29:
 321:Core/Src/stm32f4xx_hal_msp.c ****     {
 322:Core/Src/stm32f4xx_hal_msp.c ****       Error_Handler();
 323:Core/Src/stm32f4xx_hal_msp.c ****     }
 324:Core/Src/stm32f4xx_hal_msp.c **** 
 325:Core/Src/stm32f4xx_hal_msp.c ****     /* Several peripheral DMA handle pointers point to the same DMA handle.
 326:Core/Src/stm32f4xx_hal_msp.c ****      Be aware that there is only one stream to perform all the requested DMAs. */
 327:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_UPDATE],hdma_tim2_up_ch3);
ARM GAS  /tmp/ccDTGFuB.s 			page 17


 559              		.loc 1 327 0
 560 00d2 104B     		ldr	r3, .L38+20
 561 00d4 2362     		str	r3, [r4, #32]
 328:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_LINKDMA(htim_oc,hdma[TIM_DMA_ID_CC3],hdma_tim2_up_ch3);
 562              		.loc 1 328 0
 563 00d6 E362     		str	r3, [r4, #44]
 564 00d8 9C63     		str	r4, [r3, #56]
 329:Core/Src/stm32f4xx_hal_msp.c **** 
 330:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt Init */
 331:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 565              		.loc 1 331 0
 566 00da 0022     		movs	r2, #0
 567 00dc 0521     		movs	r1, #5
 568 00de 1C20     		movs	r0, #28
 569 00e0 FFF7FEFF 		bl	HAL_NVIC_SetPriority
 570              	.LVL37:
 332:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_EnableIRQ(TIM2_IRQn);
 571              		.loc 1 332 0
 572 00e4 1C20     		movs	r0, #28
 573 00e6 FFF7FEFF 		bl	HAL_NVIC_EnableIRQ
 574              	.LVL38:
 333:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspInit 1 */
 334:Core/Src/stm32f4xx_hal_msp.c **** 
 335:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspInit 1 */
 336:Core/Src/stm32f4xx_hal_msp.c ****   }
 337:Core/Src/stm32f4xx_hal_msp.c **** 
 338:Core/Src/stm32f4xx_hal_msp.c **** }
 575              		.loc 1 338 0
 576 00ea 02B0     		add	sp, sp, #8
 577              		.cfi_remember_state
 578              		.cfi_def_cfa_offset 8
 579              		@ sp needed
 580 00ec 10BD     		pop	{r4, pc}
 581              	.LVL39:
 582              	.L35:
 583              		.cfi_restore_state
 283:Core/Src/stm32f4xx_hal_msp.c ****     }
 584              		.loc 1 283 0
 585 00ee FFF7FEFF 		bl	Error_Handler
 586              	.LVL40:
 587 00f2 B2E7     		b	.L27
 588              	.L36:
 301:Core/Src/stm32f4xx_hal_msp.c ****     }
 589              		.loc 1 301 0
 590 00f4 FFF7FEFF 		bl	Error_Handler
 591              	.LVL41:
 592 00f8 CEE7     		b	.L28
 593              	.L37:
 322:Core/Src/stm32f4xx_hal_msp.c ****     }
 594              		.loc 1 322 0
 595 00fa FFF7FEFF 		bl	Error_Handler
 596              	.LVL42:
 597 00fe E8E7     		b	.L29
 598              	.L39:
 599              		.align	2
 600              	.L38:
 601 0100 00380240 		.word	1073887232
ARM GAS  /tmp/ccDTGFuB.s 			page 18


 602 0104 00000000 		.word	hdma_tim2_ch1
 603 0108 88600240 		.word	1073897608
 604 010c 00000000 		.word	hdma_tim2_ch2_ch4
 605 0110 A0600240 		.word	1073897632
 606 0114 00000000 		.word	hdma_tim2_up_ch3
 607 0118 28600240 		.word	1073897512
 608              		.cfi_endproc
 609              	.LFE133:
 611              		.section	.text.HAL_TIM_PWM_MspInit,"ax",%progbits
 612              		.align	1
 613              		.global	HAL_TIM_PWM_MspInit
 614              		.syntax unified
 615              		.thumb
 616              		.thumb_func
 617              		.fpu fpv4-sp-d16
 619              	HAL_TIM_PWM_MspInit:
 620              	.LFB134:
 339:Core/Src/stm32f4xx_hal_msp.c **** 
 340:Core/Src/stm32f4xx_hal_msp.c **** /**
 341:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_PWM MSP Initialization
 342:Core/Src/stm32f4xx_hal_msp.c **** * This function configures the hardware resources used in this example
 343:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 344:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 345:Core/Src/stm32f4xx_hal_msp.c **** */
 346:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
 347:Core/Src/stm32f4xx_hal_msp.c **** {
 621              		.loc 1 347 0
 622              		.cfi_startproc
 623              		@ args = 0, pretend = 0, frame = 8
 624              		@ frame_needed = 0, uses_anonymous_args = 0
 625              		@ link register save eliminated.
 626              	.LVL43:
 348:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM3)
 627              		.loc 1 348 0
 628 0000 0268     		ldr	r2, [r0]
 629 0002 094B     		ldr	r3, .L48
 630 0004 9A42     		cmp	r2, r3
 631 0006 00D0     		beq	.L47
 632              	.L46:
 349:Core/Src/stm32f4xx_hal_msp.c ****   {
 350:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 0 */
 351:Core/Src/stm32f4xx_hal_msp.c **** 
 352:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 0 */
 353:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock enable */
 354:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_ENABLE();
 355:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 356:Core/Src/stm32f4xx_hal_msp.c **** 
 357:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspInit 1 */
 358:Core/Src/stm32f4xx_hal_msp.c ****   }
 359:Core/Src/stm32f4xx_hal_msp.c **** 
 360:Core/Src/stm32f4xx_hal_msp.c **** }
 633              		.loc 1 360 0
 634 0008 7047     		bx	lr
 635              	.L47:
 347:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM3)
 636              		.loc 1 347 0
 637 000a 82B0     		sub	sp, sp, #8
ARM GAS  /tmp/ccDTGFuB.s 			page 19


 638              		.cfi_def_cfa_offset 8
 639              	.LBB11:
 354:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspInit 1 */
 640              		.loc 1 354 0
 641 000c 0023     		movs	r3, #0
 642 000e 0193     		str	r3, [sp, #4]
 643 0010 064B     		ldr	r3, .L48+4
 644 0012 1A6C     		ldr	r2, [r3, #64]
 645 0014 42F00202 		orr	r2, r2, #2
 646 0018 1A64     		str	r2, [r3, #64]
 647 001a 1B6C     		ldr	r3, [r3, #64]
 648 001c 03F00203 		and	r3, r3, #2
 649 0020 0193     		str	r3, [sp, #4]
 650 0022 019B     		ldr	r3, [sp, #4]
 651              	.LBE11:
 652              		.loc 1 360 0
 653 0024 02B0     		add	sp, sp, #8
 654              		.cfi_def_cfa_offset 0
 655              		@ sp needed
 656 0026 EFE7     		b	.L46
 657              	.L49:
 658              		.align	2
 659              	.L48:
 660 0028 00040040 		.word	1073742848
 661 002c 00380240 		.word	1073887232
 662              		.cfi_endproc
 663              	.LFE134:
 665              		.section	.text.HAL_TIM_MspPostInit,"ax",%progbits
 666              		.align	1
 667              		.global	HAL_TIM_MspPostInit
 668              		.syntax unified
 669              		.thumb
 670              		.thumb_func
 671              		.fpu fpv4-sp-d16
 673              	HAL_TIM_MspPostInit:
 674              	.LFB135:
 361:Core/Src/stm32f4xx_hal_msp.c **** 
 362:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
 363:Core/Src/stm32f4xx_hal_msp.c **** {
 675              		.loc 1 363 0
 676              		.cfi_startproc
 677              		@ args = 0, pretend = 0, frame = 24
 678              		@ frame_needed = 0, uses_anonymous_args = 0
 679              	.LVL44:
 680 0000 00B5     		push	{lr}
 681              		.cfi_def_cfa_offset 4
 682              		.cfi_offset 14, -4
 683 0002 87B0     		sub	sp, sp, #28
 684              		.cfi_def_cfa_offset 32
 364:Core/Src/stm32f4xx_hal_msp.c ****   GPIO_InitTypeDef GPIO_InitStruct = {0};
 685              		.loc 1 364 0
 686 0004 0023     		movs	r3, #0
 687 0006 0193     		str	r3, [sp, #4]
 688 0008 0293     		str	r3, [sp, #8]
 689 000a 0393     		str	r3, [sp, #12]
 690 000c 0493     		str	r3, [sp, #16]
 691 000e 0593     		str	r3, [sp, #20]
ARM GAS  /tmp/ccDTGFuB.s 			page 20


 365:Core/Src/stm32f4xx_hal_msp.c ****   if(htim->Instance==TIM3)
 692              		.loc 1 365 0
 693 0010 0268     		ldr	r2, [r0]
 694 0012 0E4B     		ldr	r3, .L54
 695 0014 9A42     		cmp	r2, r3
 696 0016 02D0     		beq	.L53
 697              	.LVL45:
 698              	.L50:
 366:Core/Src/stm32f4xx_hal_msp.c ****   {
 367:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 0 */
 368:Core/Src/stm32f4xx_hal_msp.c **** 
 369:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 0 */
 370:Core/Src/stm32f4xx_hal_msp.c **** 
 371:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_GPIOC_CLK_ENABLE();
 372:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 373:Core/Src/stm32f4xx_hal_msp.c ****     PC6     ------> TIM3_CH1
 374:Core/Src/stm32f4xx_hal_msp.c ****     PC7     ------> TIM3_CH2
 375:Core/Src/stm32f4xx_hal_msp.c ****     */
 376:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 377:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 378:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 379:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 380:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 381:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 382:Core/Src/stm32f4xx_hal_msp.c **** 
 383:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspPostInit 1 */
 384:Core/Src/stm32f4xx_hal_msp.c **** 
 385:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspPostInit 1 */
 386:Core/Src/stm32f4xx_hal_msp.c ****   }
 387:Core/Src/stm32f4xx_hal_msp.c **** 
 388:Core/Src/stm32f4xx_hal_msp.c **** }
 699              		.loc 1 388 0
 700 0018 07B0     		add	sp, sp, #28
 701              		.cfi_remember_state
 702              		.cfi_def_cfa_offset 4
 703              		@ sp needed
 704 001a 5DF804FB 		ldr	pc, [sp], #4
 705              	.LVL46:
 706              	.L53:
 707              		.cfi_restore_state
 708              	.LBB12:
 371:Core/Src/stm32f4xx_hal_msp.c ****     /**TIM3 GPIO Configuration
 709              		.loc 1 371 0
 710 001e 0023     		movs	r3, #0
 711 0020 0093     		str	r3, [sp]
 712 0022 0B4B     		ldr	r3, .L54+4
 713 0024 1A6B     		ldr	r2, [r3, #48]
 714 0026 42F00402 		orr	r2, r2, #4
 715 002a 1A63     		str	r2, [r3, #48]
 716 002c 1B6B     		ldr	r3, [r3, #48]
 717 002e 03F00403 		and	r3, r3, #4
 718 0032 0093     		str	r3, [sp]
 719 0034 009B     		ldr	r3, [sp]
 720              	.LBE12:
 376:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 721              		.loc 1 376 0
 722 0036 C023     		movs	r3, #192
ARM GAS  /tmp/ccDTGFuB.s 			page 21


 723 0038 0193     		str	r3, [sp, #4]
 377:Core/Src/stm32f4xx_hal_msp.c ****     GPIO_InitStruct.Pull = GPIO_NOPULL;
 724              		.loc 1 377 0
 725 003a 0223     		movs	r3, #2
 726 003c 0293     		str	r3, [sp, #8]
 380:Core/Src/stm32f4xx_hal_msp.c ****     HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 727              		.loc 1 380 0
 728 003e 0593     		str	r3, [sp, #20]
 381:Core/Src/stm32f4xx_hal_msp.c **** 
 729              		.loc 1 381 0
 730 0040 01A9     		add	r1, sp, #4
 731 0042 0448     		ldr	r0, .L54+8
 732              	.LVL47:
 733 0044 FFF7FEFF 		bl	HAL_GPIO_Init
 734              	.LVL48:
 735              		.loc 1 388 0
 736 0048 E6E7     		b	.L50
 737              	.L55:
 738 004a 00BF     		.align	2
 739              	.L54:
 740 004c 00040040 		.word	1073742848
 741 0050 00380240 		.word	1073887232
 742 0054 00080240 		.word	1073874944
 743              		.cfi_endproc
 744              	.LFE135:
 746              		.section	.text.HAL_TIM_OC_MspDeInit,"ax",%progbits
 747              		.align	1
 748              		.global	HAL_TIM_OC_MspDeInit
 749              		.syntax unified
 750              		.thumb
 751              		.thumb_func
 752              		.fpu fpv4-sp-d16
 754              	HAL_TIM_OC_MspDeInit:
 755              	.LFB136:
 389:Core/Src/stm32f4xx_hal_msp.c **** /**
 390:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_OC MSP De-Initialization
 391:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 392:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_oc: TIM_OC handle pointer
 393:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 394:Core/Src/stm32f4xx_hal_msp.c **** */
 395:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_OC_MspDeInit(TIM_HandleTypeDef* htim_oc)
 396:Core/Src/stm32f4xx_hal_msp.c **** {
 756              		.loc 1 396 0
 757              		.cfi_startproc
 758              		@ args = 0, pretend = 0, frame = 0
 759              		@ frame_needed = 0, uses_anonymous_args = 0
 760              	.LVL49:
 397:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_oc->Instance==TIM2)
 761              		.loc 1 397 0
 762 0000 0368     		ldr	r3, [r0]
 763 0002 B3F1804F 		cmp	r3, #1073741824
 764 0006 00D0     		beq	.L62
 765 0008 7047     		bx	lr
 766              	.L62:
 396:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_oc->Instance==TIM2)
 767              		.loc 1 396 0
 768 000a 10B5     		push	{r4, lr}
ARM GAS  /tmp/ccDTGFuB.s 			page 22


 769              		.cfi_def_cfa_offset 8
 770              		.cfi_offset 4, -8
 771              		.cfi_offset 14, -4
 772 000c 0446     		mov	r4, r0
 398:Core/Src/stm32f4xx_hal_msp.c ****   {
 399:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 0 */
 400:Core/Src/stm32f4xx_hal_msp.c **** 
 401:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 0 */
 402:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 403:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM2_CLK_DISABLE();
 773              		.loc 1 403 0
 774 000e 0C4A     		ldr	r2, .L63
 775 0010 136C     		ldr	r3, [r2, #64]
 776 0012 23F00103 		bic	r3, r3, #1
 777 0016 1364     		str	r3, [r2, #64]
 404:Core/Src/stm32f4xx_hal_msp.c **** 
 405:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 DMA DeInit */
 406:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(htim_oc->hdma[TIM_DMA_ID_CC1]);
 778              		.loc 1 406 0
 779 0018 406A     		ldr	r0, [r0, #36]
 780              	.LVL50:
 781 001a FFF7FEFF 		bl	HAL_DMA_DeInit
 782              	.LVL51:
 407:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(htim_oc->hdma[TIM_DMA_ID_CC2]);
 783              		.loc 1 407 0
 784 001e A06A     		ldr	r0, [r4, #40]
 785 0020 FFF7FEFF 		bl	HAL_DMA_DeInit
 786              	.LVL52:
 408:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(htim_oc->hdma[TIM_DMA_ID_CC4]);
 787              		.loc 1 408 0
 788 0024 206B     		ldr	r0, [r4, #48]
 789 0026 FFF7FEFF 		bl	HAL_DMA_DeInit
 790              	.LVL53:
 409:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(htim_oc->hdma[TIM_DMA_ID_UPDATE]);
 791              		.loc 1 409 0
 792 002a 206A     		ldr	r0, [r4, #32]
 793 002c FFF7FEFF 		bl	HAL_DMA_DeInit
 794              	.LVL54:
 410:Core/Src/stm32f4xx_hal_msp.c ****     HAL_DMA_DeInit(htim_oc->hdma[TIM_DMA_ID_CC3]);
 795              		.loc 1 410 0
 796 0030 E06A     		ldr	r0, [r4, #44]
 797 0032 FFF7FEFF 		bl	HAL_DMA_DeInit
 798              	.LVL55:
 411:Core/Src/stm32f4xx_hal_msp.c **** 
 412:Core/Src/stm32f4xx_hal_msp.c ****     /* TIM2 interrupt DeInit */
 413:Core/Src/stm32f4xx_hal_msp.c ****     HAL_NVIC_DisableIRQ(TIM2_IRQn);
 799              		.loc 1 413 0
 800 0036 1C20     		movs	r0, #28
 801 0038 FFF7FEFF 		bl	HAL_NVIC_DisableIRQ
 802              	.LVL56:
 803 003c 10BD     		pop	{r4, pc}
 804              	.LVL57:
 805              	.L64:
 806 003e 00BF     		.align	2
 807              	.L63:
 808 0040 00380240 		.word	1073887232
 809              		.cfi_endproc
ARM GAS  /tmp/ccDTGFuB.s 			page 23


 810              	.LFE136:
 812              		.section	.text.HAL_TIM_PWM_MspDeInit,"ax",%progbits
 813              		.align	1
 814              		.global	HAL_TIM_PWM_MspDeInit
 815              		.syntax unified
 816              		.thumb
 817              		.thumb_func
 818              		.fpu fpv4-sp-d16
 820              	HAL_TIM_PWM_MspDeInit:
 821              	.LFB137:
 414:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM2_MspDeInit 1 */
 415:Core/Src/stm32f4xx_hal_msp.c **** 
 416:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM2_MspDeInit 1 */
 417:Core/Src/stm32f4xx_hal_msp.c ****   }
 418:Core/Src/stm32f4xx_hal_msp.c **** 
 419:Core/Src/stm32f4xx_hal_msp.c **** }
 420:Core/Src/stm32f4xx_hal_msp.c **** 
 421:Core/Src/stm32f4xx_hal_msp.c **** /**
 422:Core/Src/stm32f4xx_hal_msp.c **** * @brief TIM_PWM MSP De-Initialization
 423:Core/Src/stm32f4xx_hal_msp.c **** * This function freeze the hardware resources used in this example
 424:Core/Src/stm32f4xx_hal_msp.c **** * @param htim_pwm: TIM_PWM handle pointer
 425:Core/Src/stm32f4xx_hal_msp.c **** * @retval None
 426:Core/Src/stm32f4xx_hal_msp.c **** */
 427:Core/Src/stm32f4xx_hal_msp.c **** void HAL_TIM_PWM_MspDeInit(TIM_HandleTypeDef* htim_pwm)
 428:Core/Src/stm32f4xx_hal_msp.c **** {
 822              		.loc 1 428 0
 823              		.cfi_startproc
 824              		@ args = 0, pretend = 0, frame = 0
 825              		@ frame_needed = 0, uses_anonymous_args = 0
 826              		@ link register save eliminated.
 827              	.LVL58:
 429:Core/Src/stm32f4xx_hal_msp.c ****   if(htim_pwm->Instance==TIM3)
 828              		.loc 1 429 0
 829 0000 0268     		ldr	r2, [r0]
 830 0002 054B     		ldr	r3, .L68
 831 0004 9A42     		cmp	r2, r3
 832 0006 00D0     		beq	.L67
 833              	.L65:
 834 0008 7047     		bx	lr
 835              	.L67:
 430:Core/Src/stm32f4xx_hal_msp.c ****   {
 431:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 0 */
 432:Core/Src/stm32f4xx_hal_msp.c **** 
 433:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 0 */
 434:Core/Src/stm32f4xx_hal_msp.c ****     /* Peripheral clock disable */
 435:Core/Src/stm32f4xx_hal_msp.c ****     __HAL_RCC_TIM3_CLK_DISABLE();
 836              		.loc 1 435 0
 837 000a 044A     		ldr	r2, .L68+4
 838 000c 136C     		ldr	r3, [r2, #64]
 839 000e 23F00203 		bic	r3, r3, #2
 840 0012 1364     		str	r3, [r2, #64]
 436:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE BEGIN TIM3_MspDeInit 1 */
 437:Core/Src/stm32f4xx_hal_msp.c **** 
 438:Core/Src/stm32f4xx_hal_msp.c ****   /* USER CODE END TIM3_MspDeInit 1 */
 439:Core/Src/stm32f4xx_hal_msp.c ****   }
 440:Core/Src/stm32f4xx_hal_msp.c **** 
 441:Core/Src/stm32f4xx_hal_msp.c **** }
ARM GAS  /tmp/ccDTGFuB.s 			page 24


 841              		.loc 1 441 0
 842 0014 F8E7     		b	.L65
 843              	.L69:
 844 0016 00BF     		.align	2
 845              	.L68:
 846 0018 00040040 		.word	1073742848
 847 001c 00380240 		.word	1073887232
 848              		.cfi_endproc
 849              	.LFE137:
 851              		.text
 852              	.Letext0:
 853              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 854              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 855              		.file 4 "Drivers/CMSIS/Include/core_cm4.h"
 856              		.file 5 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/system_stm32f4xx.h"
 857              		.file 6 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f413xx.h"
 858              		.file 7 "Drivers/CMSIS/Device/ST/STM32F4xx/Include/stm32f4xx.h"
 859              		.file 8 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_def.h"
 860              		.file 9 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_gpio.h"
 861              		.file 10 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_dma.h"
 862              		.file 11 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_can.h"
 863              		.file 12 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_tim.h"
 864              		.file 13 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal.h"
 865              		.file 14 "Drivers/STM32F4xx_HAL_Driver/Inc/stm32f4xx_hal_cortex.h"
 866              		.file 15 "Core/Inc/main.h"
ARM GAS  /tmp/ccDTGFuB.s 			page 25


DEFINED SYMBOLS
                            *ABS*:0000000000000000 stm32f4xx_hal_msp.c
     /tmp/ccDTGFuB.s:18     .text.HAL_MspInit:0000000000000000 $t
     /tmp/ccDTGFuB.s:25     .text.HAL_MspInit:0000000000000000 HAL_MspInit
     /tmp/ccDTGFuB.s:74     .text.HAL_MspInit:0000000000000040 $d
     /tmp/ccDTGFuB.s:79     .text.HAL_CAN_MspInit:0000000000000000 $t
     /tmp/ccDTGFuB.s:86     .text.HAL_CAN_MspInit:0000000000000000 HAL_CAN_MspInit
     /tmp/ccDTGFuB.s:297    .text.HAL_CAN_MspInit:0000000000000130 $d
     /tmp/ccDTGFuB.s:306    .text.HAL_CAN_MspDeInit:0000000000000000 $t
     /tmp/ccDTGFuB.s:313    .text.HAL_CAN_MspDeInit:0000000000000000 HAL_CAN_MspDeInit
     /tmp/ccDTGFuB.s:398    .text.HAL_CAN_MspDeInit:0000000000000070 $d
     /tmp/ccDTGFuB.s:406    .text.HAL_TIM_OC_MspInit:0000000000000000 $t
     /tmp/ccDTGFuB.s:413    .text.HAL_TIM_OC_MspInit:0000000000000000 HAL_TIM_OC_MspInit
     /tmp/ccDTGFuB.s:601    .text.HAL_TIM_OC_MspInit:0000000000000100 $d
     /tmp/ccDTGFuB.s:612    .text.HAL_TIM_PWM_MspInit:0000000000000000 $t
     /tmp/ccDTGFuB.s:619    .text.HAL_TIM_PWM_MspInit:0000000000000000 HAL_TIM_PWM_MspInit
     /tmp/ccDTGFuB.s:660    .text.HAL_TIM_PWM_MspInit:0000000000000028 $d
     /tmp/ccDTGFuB.s:666    .text.HAL_TIM_MspPostInit:0000000000000000 $t
     /tmp/ccDTGFuB.s:673    .text.HAL_TIM_MspPostInit:0000000000000000 HAL_TIM_MspPostInit
     /tmp/ccDTGFuB.s:740    .text.HAL_TIM_MspPostInit:000000000000004c $d
     /tmp/ccDTGFuB.s:747    .text.HAL_TIM_OC_MspDeInit:0000000000000000 $t
     /tmp/ccDTGFuB.s:754    .text.HAL_TIM_OC_MspDeInit:0000000000000000 HAL_TIM_OC_MspDeInit
     /tmp/ccDTGFuB.s:808    .text.HAL_TIM_OC_MspDeInit:0000000000000040 $d
     /tmp/ccDTGFuB.s:813    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 $t
     /tmp/ccDTGFuB.s:820    .text.HAL_TIM_PWM_MspDeInit:0000000000000000 HAL_TIM_PWM_MspDeInit
     /tmp/ccDTGFuB.s:846    .text.HAL_TIM_PWM_MspDeInit:0000000000000018 $d
                     .debug_frame:0000000000000010 $d

UNDEFINED SYMBOLS
HAL_NVIC_SetPriority
HAL_GPIO_Init
HAL_NVIC_EnableIRQ
HAL_GPIO_DeInit
HAL_NVIC_DisableIRQ
HAL_DMA_Init
Error_Handler
hdma_tim2_ch1
hdma_tim2_ch2_ch4
hdma_tim2_up_ch3
HAL_DMA_DeInit
