Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Tue Jan  4 17:48:25 2022
| Host         : tennin running 64-bit Debian GNU/Linux 11 (bullseye)
| Command      : report_utilization -file .//post_route_util.rpt -hierarchical -hierarchical_percentages
| Design       : myproject
| Device       : 7vx690tffg1930-3
| Design State : Routed
---------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. Utilization by Hierarchy

1. Utilization by Hierarchy
---------------------------

+---------------------------------------------------------------+---------------------------------------------------+-------------+-------------+----------+----------+------------+----------+----------+--------------+
|                            Instance                           |                       Module                      |  Total LUTs |  Logic LUTs |  LUTRAMs |   SRLs   |     FFs    |  RAMB36  |  RAMB18  | DSP48 Blocks |
+---------------------------------------------------------------+---------------------------------------------------+-------------+-------------+----------+----------+------------+----------+----------+--------------+
| myproject                                                     |                                             (top) | 1218(0.28%) | 1218(0.28%) | 0(0.00%) | 0(0.00%) | 866(0.10%) | 0(0.00%) | 0(0.00%) |    55(1.53%) |
|   (myproject)                                                 |                                             (top) |    6(0.01%) |    6(0.01%) | 0(0.00%) | 0(0.00%) | 260(0.03%) | 0(0.00%) | 0(0.00%) |     0(0.00%) |
|   grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0_fu_96 | dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | 1212(0.28%) | 1212(0.28%) | 0(0.00%) | 0(0.00%) | 606(0.07%) | 0(0.00%) | 0(0.00%) |    55(1.53%) |
+---------------------------------------------------------------+---------------------------------------------------+-------------+-------------+----------+----------+------------+----------+----------+--------------+
* Note: The sum of lower-level cells may be larger than their parent cells total, due to cross-hierarchy LUT combining


