

        *** GPGPU-Sim Simulator Version 3.2.2  [build gpgpu-sim_git-commit-3860d9b353b66e89e1a9ca14f6569fffcf247a15_modified_0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              2048:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  16:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 128:64:2,L:R:f:N:L,A:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     8:128:4,L:R:f:N:L,A:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     64:128:6,L:L:m:N:H,A:128:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                65536 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                      32 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   98304 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                   20 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    4 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        4,1,1,4,1,1,6 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     4 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-tlb_size                            4096 # Number of tlb entries per SM.
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:16,L:B:m:W:L,A:1024:1024,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           11 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=1:CCDL=0:RTPL=0 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_geforcegtx1080ti.xml # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    0 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1481.0:2962.0:1481.0:2750.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-gddr_size                            1GB # Size of GDDR in MB/GB.(GLOBAL_HEAP_START, GLOBAL_HEAP_START + gddr_size) would be used for unmanged memory, (GLOBAL_HEAP_START + gddr_size, GLOBAL_HEAP_START + gddr_size*2) would be used for managed memory. 
-page_table_walk_latency                  100 # Average page table walk latency (in core cycle).
-eviction_policy                        0 # Select page eviction policy
-reserve_accessed_page_percent                    0 # Percentage of accessed pages reserved from eviction in hope that they will be accessed in next iteration.
-percentage_of_free_page_buffer                    0 # Percentage of free page buffer to trigger the page eviction.
-page_size                            4KB # GDDR page size, only 4KB/2MB avaliable.
-pcie_bandwith                   16.0GB/s # PCI-e bandwith per direction, in GB/s.
-enable_nvlink                          0 # Enable nvlink 2.0, 150.0GB/s
-enable_rdma                            0 # Enable remote direct memory access
-migrate_threshold                     10 # Access counter threshold for migrating the page from cpu to gpu
-sim_prof_enable                        1 # Enable gpgpu-sim profiler
-hardware_prefetch                      3 # Select gpgpu-sim hardware prefetcher
-hwprefetch_oversub                     0 # Select gpgpu-sim hardware prefetcher under over-subscription
-page_fault_latency                 66645 # Average fault latency (in core cycle).
-enable_accurate_simulation                    0 # Enable page fault functional simulation.
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency               222150 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,2,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          1,2,1,1,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  1 # number of bank groups
CCDL                                    0 # column to column delay between accesses to different bank groups
RTPL                                    0 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 22
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1481000000.000000:2962000000.000000:1481000000.000000:2750000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000067521944632:0.00000000033760972316:0.00000000067521944632:0.00000000036363636364
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49
004c936a52bfb9a80b801fd2ef076e81  /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs
Running md5sum using "md5sum /home/gpuser/Desktop/gpgpu-sim_UVMSmart/benchmarks/Managed/bfs/bfs "
Parsing file _cuobjdump_complete_output_ZqyQvO
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section ELF
Adding arch: sm_20
Adding identifier: default
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: default
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z7Kernel2PbS_S_S_i : hostFun 0x0x401649, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S2_S1_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x060 (_1.ptx:42) @%p1 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x090 (_1.ptx:49) @%p2 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0d8 (_1.ptx:59) @%p3 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x160 (_1.ptx:79) @%p4 bra BB0_6;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b8 (_1.ptx:93) mov.u32 %r24, %r25;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:98) @%p5 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:101) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S2_S1_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S2_S1_i'.
GPGPU-Sim PTX: instruction assembly for function '_Z7Kernel2PbS_S_S_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'...
GPGPU-Sim PTX: reconvergence points for _Z7Kernel2PbS_S_S_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x240 (_1.ptx:129) @%p1 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x270 (_1.ptx:136) @%p2 bra BB1_3;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2d0 (_1.ptx:151) ret;
GPGPU-Sim PTX: ... end of reconvergence points for _Z7Kernel2PbS_S_S_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z7Kernel2PbS_S_S_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_hvoia3"
Running: cat _ptx_hvoia3 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_7ZgLOh
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_7ZgLOh --output-file  /dev/null 2> _ptx_hvoia3info"
GPGPU-Sim PTX: Kernel '_Z7Kernel2PbS_S_S_i' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' : regs=15, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_hvoia3 _ptx2_7ZgLOh _ptx_hvoia3info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S2_S1_i : hostFun 0x0x401519, fat_cubin_handle = 1
Reading File
Read File
Copied Everything to GPU memory
Start traversing the tree

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 1: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 193933
gpu_sim_insn = 1245376
gpu_ipc =       6.4217
gpu_tot_sim_cycle = 418619
gpu_tot_sim_insn = 1245376
gpu_tot_ipc =       2.9750
gpu_tot_issued_cta = 128
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 329
partiton_reqs_in_parallel = 4266526
partiton_reqs_in_parallel_total    = 0
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.1919
partiton_reqs_in_parallel_util = 4266526
partiton_reqs_in_parallel_util_total    = 0
gpu_sim_cycle_parition_util = 193933
gpu_tot_sim_cycle_parition_util    = 0
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2220
partiton_replys_in_parallel_total    = 0
L2_BW  =       1.0850 GB/Sec
L2_BW_total  =       0.5027 GB/Sec
gpu_total_sim_rate=5792

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 22632
	L1I_total_cache_misses = 2715
	L1I_total_cache_miss_rate = 0.1200
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6846
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 14336
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.1250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12544
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 19917
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2715
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6846
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 14336
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 22632
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
46, 46, 45, 46, 45, 46, 45, 46, 46, 46, 46, 46, 46, 46, 46, 46, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 23, 
gpgpu_n_tot_thrd_icount = 1317216
gpgpu_n_tot_w_icount = 41163
gpgpu_n_stall_shd_mem = 4886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2090
gpgpu_n_mem_write_global = 17
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 17
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 458752
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:16067	W0_Idle:153938	W0_Scoreboard:4202688	W1:203	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:40960
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16720 {8:2090,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 680 {40:17,}
traffic_breakdown_coretomem[INST_ACC_R] = 680 {8:85,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 83600 {40:2090,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 136 {8:17,}
traffic_breakdown_memtocore[INST_ACC_R] = 11560 {136:85,}
maxmrqlatency = 13 
maxdqlatency = 0 
maxmflatency = 78017 
averagemflatency = 39952 
max_icnt2mem_latency = 77777 
max_icnt2sh_latency = 418618 
mrq_lat_table:458 	16 	74 	12 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	63 	1 	0 	0 	128 	135 	140 	387 	896 	385 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	120 	12 	16 	0 	1 	0 	0 	0 	0 	128 	135 	140 	387 	896 	385 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	948 	1038 	132 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	11 	0 	0 	1 	2 	8 	12 	4 	7 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[2]:         0         0         0         0         0        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      3755      3757     14176     14177         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0      3760      3763     14176     14176         0         0         0    128795     81905    107955         0         0         0         0 
dram[2]:         0         0      3755      3757     14176    109408    183500         0    174588         0         0         0         0         0         0         0 
dram[3]:         0         0      3760      3763     14176     14176         0    136610    152240         0         0         0    193920         0         0         0 
dram[4]:         0         0      3755      3757     14176     14177    113165         0         0         0         0    118375         0         0       228       789 
dram[5]:         0         0      3758      3761     14179     14181    167871         0    173080         0         0         0    178290         0     82169      4014 
dram[6]:         0         0      3755      3757     14176     14177         0         0         0    119231    141821    173834         0         0         0    162660 
dram[7]:         0         0      3755      3757     14179     14181         0         0     97535         0         0         0         0         0         0         0 
dram[8]:         0         0    143275      3757     14176     14177         0         0         0         0    157450         0         0         0         0         0 
dram[9]:         0         0      3755      3757     14179     14181         0         0    102745         0         0         0         0         0         0         0 
dram[10]:         0         0      3755      3757     14176     14177    183502         0         0         0    131400         0         0         0         0    188710 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  8.000000 15.000000 15.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  8.000000  8.000000 15.000000 15.000000      -nan      -nan      -nan  2.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000  8.000000 15.000000  8.500000  2.000000      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000      -nan  4.000000  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[4]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000  2.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 15.000000 15.000000  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan      -nan  1.000000  1.000000  1.000000      -nan      -nan      -nan  2.000000 
dram[7]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  5.500000  9.000000 14.000000 14.000000      -nan      -nan      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000      -nan      -nan  1.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  9.000000  9.000000 14.000000 14.000000  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  2.000000 
average row locality = 560/74 = 7.567567
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8         8        15        15         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         8         8        15        15         0         0         0         1         2         1         0         0         0         0 
dram[2]:         0         0         8         8        15        16         1         0         1         0         0         0         0         0         0         0 
dram[3]:         0         0         9         9        15        15         0         2         1         0         0         0         1         0         0         0 
dram[4]:         0         0         9         9        15        15         1         0         0         0         0         1         0         0         1         1 
dram[5]:         0         0         9         9        15        15         1         0         1         0         0         0         1         0         1         1 
dram[6]:         0         0         9         9        14        14         0         0         0         1         1         1         0         0         0         1 
dram[7]:         0         0         9         9        14        14         0         0         1         0         0         0         0         0         0         0 
dram[8]:         0         0        10         9        14        14         0         0         0         0         1         0         0         0         0         0 
dram[9]:         0         0         9         9        14        14         0         0         1         0         0         0         0         0         0         0 
dram[10]:         0         0         9         9        14        14         1         0         0         0         1         0         0         0         0         1 
total reads: 544
min_bank_accesses = 0!
chip skew: 53/47 = 1.13
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         1         0         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         1         0         0         0         1         0         0         0         0         1 
total reads: 16
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6678    none       94972     94977    196234    196196    none      none      none      none      none      none      none      none      none      none  
dram[1]:     none      none      105391    105398    197685    197652    none      none      none        5113     43010      2587    none      none      none      none  
dram[2]:     none      none      110627    110634    194902    172243      5113    none         250    none      none      none      none      none      none      none  
dram[3]:     none      none      101969    101966    207422    207388    none        4355      5113    none      none      none        9576    none      none      none  
dram[4]:     none      none      101922    101935    207469    207441      5185    none      none      none      none       15269    none      none           0         0
dram[5]:     none      none      101925    101936    211627    211591      5113    none       15126    none      none      none        2515    none           0         0
dram[6]:     none      none      108876    108882    205927    205889    none      none      none         352     22085       250    none      none      none        2515
dram[7]:     none      none       90342     90356    209444    209409    none      none        5186    none      none      none      none      none      none      none  
dram[8]:     none      none       83854    101922    210931    210896    none      none      none      none       15126    none      none      none      none      none  
dram[9]:     none      none      101919    101919    200512    200461    none      none        6107    none      none      none      none      none      none      none  
dram[10]:     none      none      101917    101919    206456    206410      4360    none      none      none        5995    none      none      none      none        7348
maximum mf latency per bank:
dram[0]:        252         0     44572     44575     77889     77882         0         0         0         0         0         0         0         0         0         0
dram[1]:          0         0     44567     44572     78017     78013         0         0         0     10227     72903      5174         0         0         0         0
dram[2]:          0         0     44585     44593     77992     77982     10227         0       250         0         0         0         0         0         0         0
dram[3]:          0         0     44587     44595     78017     78012         0     17186     10227         0         0         0     19153         0         0         0
dram[4]:          0         0     44578     44588     77994     77981     10370         0         0         0         0     15269         0         0         0         0
dram[5]:          0         0     44583     44591     78014     78012     10227         0     15126         0         0         0      5031         0         0         0
dram[6]:          0         0     44575     44586     77991     77969         0         0         0       352     22085       250         0         0         0      5031
dram[7]:          0         0     44576     44583     77898     77892         0         0      5186         0         0         0         0         0         0         0
dram[8]:          0         0     44576     44581     77877     77853         0         0         0         0     15126         0         0         0         0         0
dram[9]:          0         0     44575     44578     77894     77888         0         0      5197         0         0         0         0         0         0         0
dram[10]:          0         0     44573     44578     77873     77849      8721         0         0         0     11990         0         0         0         0     14697
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360104 n_nop=359911 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.001044
n_activity=592 dram_eff=0.6351
bk0: 4a 360085i bk1: 0a 360105i bk2: 32a 360028i bk3: 32a 359998i bk4: 60a 359974i bk5: 60a 359903i bk6: 0a 360103i bk7: 0a 360103i bk8: 0a 360103i bk9: 0a 360104i bk10: 0a 360104i bk11: 0a 360104i bk12: 0a 360104i bk13: 0a 360104i bk14: 0a 360104i bk15: 0a 360104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00030269
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360104 n_nop=359893 n_act=8 n_pre=1 n_req=52 n_rd=200 n_write=2 bw_util=0.001122
n_activity=733 dram_eff=0.5512
bk0: 0a 360104i bk1: 0a 360105i bk2: 32a 360035i bk3: 32a 359996i bk4: 60a 359982i bk5: 60a 359902i bk6: 0a 360105i bk7: 0a 360106i bk8: 0a 360106i bk9: 4a 360080i bk10: 8a 360053i bk11: 4a 360077i bk12: 0a 360102i bk13: 0a 360102i bk14: 0a 360103i bk15: 0a 360103i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000311021
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360104 n_nop=359898 n_act=7 n_pre=1 n_req=51 n_rd=196 n_write=2 bw_util=0.0011
n_activity=692 dram_eff=0.5723
bk0: 0a 360105i bk1: 0a 360106i bk2: 32a 360035i bk3: 32a 359995i bk4: 60a 359985i bk5: 64a 359859i bk6: 4a 360077i bk7: 0a 360102i bk8: 4a 360083i bk9: 0a 360101i bk10: 0a 360103i bk11: 0a 360103i bk12: 0a 360103i bk13: 0a 360104i bk14: 0a 360104i bk15: 0a 360105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000341568
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0xc02c4400, atomic=0 1 entries : 0x7ff8b75a35f0 :  mf: uid= 50823, sid01:w00, part=3, addr=0xc02c4440, load , size=32, unknown  status = IN_PARTITION_DRAM (418618), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360104 n_nop=359886 n_act=7 n_pre=0 n_req=56 n_rd=207 n_write=4 bw_util=0.001172
n_activity=709 dram_eff=0.5952
bk0: 0a 360104i bk1: 0a 360107i bk2: 36a 360029i bk3: 36a 359980i bk4: 60a 359976i bk5: 60a 359901i bk6: 0a 360104i bk7: 8a 360061i bk8: 4a 360077i bk9: 0a 360102i bk10: 0a 360103i bk11: 0a 360103i bk12: 3a 360080i bk13: 0a 360103i bk14: 0a 360103i bk15: 0a 360104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000324906
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360104 n_nop=359887 n_act=8 n_pre=0 n_req=53 n_rd=208 n_write=1 bw_util=0.001161
n_activity=736 dram_eff=0.5679
bk0: 0a 360104i bk1: 0a 360107i bk2: 36a 360029i bk3: 36a 359982i bk4: 60a 359977i bk5: 60a 359897i bk6: 4a 360078i bk7: 0a 360102i bk8: 0a 360102i bk9: 0a 360104i bk10: 0a 360104i bk11: 4a 360084i bk12: 0a 360102i bk13: 0a 360103i bk14: 4a 360083i bk15: 4a 360085i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00030269
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360104 n_nop=359881 n_act=9 n_pre=0 n_req=55 n_rd=212 n_write=2 bw_util=0.001189
n_activity=784 dram_eff=0.5459
bk0: 0a 360102i bk1: 0a 360103i bk2: 36a 360017i bk3: 36a 359968i bk4: 60a 359977i bk5: 60a 359904i bk6: 4a 360079i bk7: 0a 360103i bk8: 4a 360084i bk9: 0a 360103i bk10: 0a 360105i bk11: 0a 360107i bk12: 4a 360081i bk13: 0a 360105i bk14: 4a 360085i bk15: 4a 360083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.000249928
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360104 n_nop=359895 n_act=8 n_pre=0 n_req=51 n_rd=200 n_write=1 bw_util=0.001116
n_activity=728 dram_eff=0.5522
bk0: 0a 360102i bk1: 0a 360104i bk2: 36a 360019i bk3: 36a 359972i bk4: 56a 359983i bk5: 56a 359917i bk6: 0a 360104i bk7: 0a 360105i bk8: 0a 360105i bk9: 4a 360086i bk10: 4a 360085i bk11: 4a 360084i bk12: 0a 360103i bk13: 0a 360104i bk14: 0a 360104i bk15: 4a 360078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=1 avg=0.00021105
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360104 n_nop=359911 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.001044
n_activity=600 dram_eff=0.6267
bk0: 0a 360105i bk1: 0a 360106i bk2: 36a 360019i bk3: 36a 359973i bk4: 56a 359991i bk5: 56a 359912i bk6: 0a 360103i bk7: 0a 360104i bk8: 4a 360084i bk9: 0a 360102i bk10: 0a 360102i bk11: 0a 360104i bk12: 0a 360104i bk13: 0a 360104i bk14: 0a 360104i bk15: 0a 360105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000277698
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360104 n_nop=359904 n_act=6 n_pre=1 n_req=49 n_rd=192 n_write=1 bw_util=0.001072
n_activity=652 dram_eff=0.592
bk0: 0a 360104i bk1: 0a 360107i bk2: 40a 359991i bk3: 36a 359974i bk4: 56a 359982i bk5: 56a 359915i bk6: 0a 360103i bk7: 0a 360103i bk8: 0a 360103i bk9: 0a 360105i bk10: 4a 360085i bk11: 0a 360103i bk12: 0a 360103i bk13: 0a 360104i bk14: 0a 360104i bk15: 0a 360104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000297136
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360104 n_nop=359911 n_act=5 n_pre=0 n_req=47 n_rd=188 n_write=0 bw_util=0.001044
n_activity=600 dram_eff=0.6267
bk0: 0a 360104i bk1: 0a 360106i bk2: 36a 360020i bk3: 36a 359981i bk4: 56a 359982i bk5: 56a 359915i bk6: 0a 360104i bk7: 0a 360104i bk8: 4a 360084i bk9: 0a 360103i bk10: 0a 360103i bk11: 0a 360103i bk12: 0a 360103i bk13: 0a 360104i bk14: 0a 360104i bk15: 0a 360104i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000236043
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=360104 n_nop=359898 n_act=7 n_pre=0 n_req=52 n_rd=196 n_write=3 bw_util=0.001105
n_activity=680 dram_eff=0.5853
bk0: 0a 360103i bk1: 0a 360106i bk2: 36a 360028i bk3: 36a 359977i bk4: 56a 359981i bk5: 56a 359920i bk6: 4a 360077i bk7: 0a 360102i bk8: 0a 360102i bk9: 0a 360105i bk10: 4a 360079i bk11: 0a 360103i bk12: 0a 360103i bk13: 0a 360105i bk14: 0a 360105i bk15: 4a 360079i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000291582

========= L2 cache stats =========
L2_cache_bank[0]: Access = 120, Miss = 24, Miss_rate = 0.200, Pending_hits = 96, Reservation_fails = 0
L2_cache_bank[1]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[2]: Access = 118, Miss = 25, Miss_rate = 0.212, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[3]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[4]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[5]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[6]: Access = 99, Miss = 26, Miss_rate = 0.263, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[7]: Access = 98, Miss = 26, Miss_rate = 0.265, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[8]: Access = 125, Miss = 26, Miss_rate = 0.208, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[9]: Access = 125, Miss = 26, Miss_rate = 0.208, Pending_hits = 99, Reservation_fails = 0
L2_cache_bank[10]: Access = 100, Miss = 28, Miss_rate = 0.280, Pending_hits = 72, Reservation_fails = 0
L2_cache_bank[11]: Access = 124, Miss = 25, Miss_rate = 0.202, Pending_hits = 79, Reservation_fails = 0
L2_cache_bank[12]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[13]: Access = 95, Miss = 26, Miss_rate = 0.274, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[14]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[15]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[16]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[17]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[18]: Access = 100, Miss = 24, Miss_rate = 0.240, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[19]: Access = 92, Miss = 23, Miss_rate = 0.250, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[20]: Access = 94, Miss = 25, Miss_rate = 0.266, Pending_hits = 69, Reservation_fails = 0
L2_cache_bank[21]: Access = 93, Miss = 24, Miss_rate = 0.258, Pending_hits = 69, Reservation_fails = 0
L2_total_cache_accesses = 2220
L2_total_cache_misses = 544
L2_total_cache_miss_rate = 0.2450
L2_total_cache_pending_hits = 1624
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 20
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 2090
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 17
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 85
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=4706
icnt_total_pkts_simt_to_mem=2237
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 11.1315
	minimum = 6
	maximum = 60
Network latency average = 10.7151
	minimum = 6
	maximum = 60
Slowest packet = 27
Flit latency average = 11.3022
	minimum = 6
	maximum = 60
Slowest flit = 27
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000228946
	minimum = 0.000175319 (at node 9)
	maximum = 0.000371264 (at node 1)
Accepted packet rate average = 0.000228946
	minimum = 0.000175319 (at node 9)
	maximum = 0.000371264 (at node 1)
Injected flit rate average = 0.000358012
	minimum = 0.000175319 (at node 9)
	maximum = 0.000861127 (at node 37)
Accepted flit rate average= 0.000358012
	minimum = 0.000237197 (at node 29)
	maximum = 0.000732215 (at node 1)
Injected packet length average = 1.56374
Accepted packet length average = 1.56374
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.1315 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Network latency average = 10.7151 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Flit latency average = 11.3022 (1 samples)
	minimum = 6 (1 samples)
	maximum = 60 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.000228946 (1 samples)
	minimum = 0.000175319 (1 samples)
	maximum = 0.000371264 (1 samples)
Accepted packet rate average = 0.000228946 (1 samples)
	minimum = 0.000175319 (1 samples)
	maximum = 0.000371264 (1 samples)
Injected flit rate average = 0.000358012 (1 samples)
	minimum = 0.000175319 (1 samples)
	maximum = 0.000861127 (1 samples)
Accepted flit rate average = 0.000358012 (1 samples)
	minimum = 0.000237197 (1 samples)
	maximum = 0.000732215 (1 samples)
Injected packet size average = 1.56374 (1 samples)
Accepted packet size average = 1.56374 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 3 min, 35 sec (215 sec)
gpgpu_simulation_rate = 5792 (inst/sec)
gpgpu_simulation_rate = 1947 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 2 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 2: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 50528
gpu_sim_insn = 1114192
gpu_ipc =      22.0510
gpu_tot_sim_cycle = 691297
gpu_tot_sim_insn = 2359568
gpu_tot_ipc =       3.4132
gpu_tot_issued_cta = 256
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 838
partiton_reqs_in_parallel = 1111616
partiton_reqs_in_parallel_total    = 4266526
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.7798
partiton_reqs_in_parallel_util = 1111616
partiton_reqs_in_parallel_util_total    = 4266526
gpu_sim_cycle_parition_util = 50528
gpu_tot_sim_cycle_parition_util    = 193933
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2136
partiton_replys_in_parallel_total    = 2220
L2_BW  =       4.0069 GB/Sec
L2_BW_total  =       0.5973 GB/Sec
gpu_total_sim_rate=7420

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 43152
	L1I_total_cache_misses = 4635
	L1I_total_cache_miss_rate = 0.1074
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 24576
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0729
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 22784
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 38517
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4635
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 24576
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 43152
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
67, 67, 66, 67, 66, 67, 66, 67, 67, 67, 67, 67, 67, 67, 67, 67, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 44, 
gpgpu_n_tot_thrd_icount = 2499680
gpgpu_n_tot_w_icount = 78115
gpgpu_n_stall_shd_mem = 4886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 4138
gpgpu_n_mem_write_global = 49
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 131114
gpgpu_n_store_insn = 49
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 786432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:20525	W0_Idle:172051	W0_Scoreboard:6228557	W1:291	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:77824
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 33104 {8:4138,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1960 {40:49,}
traffic_breakdown_coretomem[INST_ACC_R] = 1128 {8:141,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 165520 {40:4138,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 392 {8:49,}
traffic_breakdown_memtocore[INST_ACC_R] = 19176 {136:141,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 78017 
averagemflatency = 28139 
max_icnt2mem_latency = 77777 
max_icnt2sh_latency = 642739 
mrq_lat_table:862 	38 	127 	35 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	191 	673 	0 	0 	256 	263 	268 	771 	1408 	385 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	255 	20 	32 	0 	698 	0 	0 	0 	0 	256 	263 	268 	771 	1408 	385 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1847 	1914 	403 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	32 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	12 	2 	0 	1 	3 	9 	13 	8 	11 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         1         0         0         0         0         0 
dram[2]:         0         0         0         0         0        15         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         2 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         9         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         1         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0      3755      3757     14176     14177       984       987      1660      1664         0         0         0         0         0         0 
dram[1]:         0         0      3760      3763     14176     14176      1025      1019      1652    128795     81905    107955         0         0         0         0 
dram[2]:         0         0      3755      3757     14176    109408    183500       973    174588      1685         0         0         0         0         0         0 
dram[3]:         0         0      3760      3763     14176     14176       976    136610    152240      1653         0         0    193920         0         0         0 
dram[4]:         0         0      3755      3757     14176     14177    113165      1026      1664      1667         0    118375         0         0       228       789 
dram[5]:         0         0      3758      3761     14179     14181    167871      1023    173080      1658         0         0    178290         0     82169      4014 
dram[6]:         0         0      3755      3757     14176     14177      1021      1026      1662    119231    141821    173834         0         0       292    162660 
dram[7]:         0         0      3755      3757     14179     14181      1021      1023     97535      1662         0         0         0         0         0         0 
dram[8]:         0         0    143275      3757     14176     14177      1003       987      1666      1680    157450         0      1467         0         0         0 
dram[9]:         0         0      3755      3757     14179     14181       991       995    102745      1554         0         0         0         0         0         0 
dram[10]:         0         0      3755      3757     14176     14177    183502      1026      1571      1583    131400         0         0         0         0    188710 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  8.000000 16.000000 16.000000 16.000000 16.000000  6.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:      -nan      -nan  8.000000  8.000000 16.000000 16.000000 16.000000 16.000000  6.000000  7.000000  1.000000  2.000000      -nan      -nan      -nan      -nan 
dram[2]:      -nan      -nan  8.000000  8.000000 16.000000  6.000000 17.000000 16.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 18.000000  7.000000  6.000000      -nan      -nan  2.000000      -nan      -nan      -nan 
dram[4]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  7.000000  6.000000      -nan      -nan  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  6.000000  7.000000  1.000000  1.000000      -nan      -nan  1.000000  1.500000 
dram[7]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  6.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000 16.000000  6.000000  6.000000  1.000000      -nan  7.000000      -nan      -nan      -nan 
dram[9]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 16.000000 16.000000  3.000000  5.000000      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  5.000000  5.000000  2.000000      -nan      -nan      -nan      -nan  2.000000 
average row locality = 1073/111 = 9.666667
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8         8        16        16        16        16         6         6         0         0         0         0         0         0 
dram[1]:         0         0         8         8        16        16        16        16         6         6         2         1         0         0         0         0 
dram[2]:         0         0         8         8        16        17        16        16         7         6         0         0         0         0         0         0 
dram[3]:         0         0         9         9        16        16        16        16         6         6         0         0         1         0         0         0 
dram[4]:         0         0         9         9        16        16        16        16         6         6         0         1         0         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         7         6         0         0         1         0         1         1 
dram[6]:         0         0         9         9        16        16        16        16         6         7         1         1         0         0         1         2 
dram[7]:         0         0         9         9        16        16        16        16         7         6         0         0         0         0         0         0 
dram[8]:         0         0        10         9        16        16        16        16         6         6         1         0         1         0         0         0 
dram[9]:         0         0         9         9        16        16        16        16         6         5         0         0         0         0         0         0 
dram[10]:         0         0         9         9        16        16        16        16         5         5         1         0         0         0         0         1 
total reads: 1051
min_bank_accesses = 0!
chip skew: 100/93 = 1.08
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         0         0         0         0         0         1         1         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         2         1         0         0         0         1         0         0         0 
dram[4]:         0         0         0         0         0         0         1         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         0         0         0         1         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         1 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         1         0         0         0         0         0         0         0         0         0         6         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         1         0         0         0         1         0         0         0         0         1 
total reads: 22
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       6678    none       94972     94993    185993    185951     60950     60981     65348     65333    none      none      none      none      none      none  
dram[1]:     none      none      105420    105398    187337    187307     63583     63590     65325     57419     43010      2587    none      none      none      none  
dram[2]:     none      none      110627    110634    184743    164461     59790     62936     56017     65307    none      none      none      none      none      none  
dram[3]:     none      none      101969    101966    196485    196455     75267     67849     57365     65256    none      none        9576    none      none      none  
dram[4]:     none      none      101922    101935    196531    196505     76964     81159     65307     65322    none       15501    none      none           0         0
dram[5]:     none      none      101925    101936    200426    200394     72685     76642     64125     72259    none      none        2515    none           0         0
dram[6]:     none      none      108876    108882    184225    184191     68832     68865     72245     62017     22317       482    none      none           0      1677
dram[7]:     none      none       90367     90356    187299    187273     77264     77298     62715     72264    none      none      none      none      none      none  
dram[8]:     none      none       83854    101922    188601    188571     65543     65559     72273     72298     15358    none         242    none      none      none  
dram[9]:     none      none      101919    101919    179482    179456     59669     59687     73000     86385    none      none      none      none      none      none  
dram[10]:     none      none      101931    101919    184684    184647     56652     59701     55221     55205      5995    none      none      none      none        7348
maximum mf latency per bank:
dram[0]:        252         0     44572     44575     77889     77882     49759     49765     39370     39311         0         0         0         0         0         0
dram[1]:          0         0     44567     44572     78017     78013     49757     49760     39309     39311     72903      5174         0         0         0         0
dram[2]:          0         0     44585     44593     77992     77982     49756     49758     39307     39310         0         0         0         0         0         0
dram[3]:          0         0     44587     44595     78017     78012     49779     49769     39308     39310         0         0     19153         0         0         0
dram[4]:          0         0     44578     44588     77994     77981     49774     49779     39304     39307         0     15269         0         0         0         0
dram[5]:          0         0     44583     44591     78014     78012     49751     49759     39319     39325         0         0      5031         0         0         0
dram[6]:          0         0     44575     44586     77991     77969     49742     49751     39317     39325     22085       250         0         0         0      5031
dram[7]:          0         0     44576     44583     77898     77892     49749     49757     39356     39361         0         0         0         0         0         0
dram[8]:          0         0     44576     44581     77877     77853     49744     49752     39346     39352     15126         0       252         0         0         0
dram[9]:          0         0     44575     44578     77894     77888     49758     49763     39361     39370         0         0         0         0         0         0
dram[10]:          0         0     44573     44578     77873     77849     49755     49758     39304     39305     11990         0         0         0         0     14697
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=453926 n_nop=453545 n_act=9 n_pre=0 n_req=93 n_rd=372 n_write=0 bw_util=0.001639
n_activity=1161 dram_eff=0.6408
bk0: 4a 453907i bk1: 0a 453928i bk2: 32a 453851i bk3: 32a 453822i bk4: 64a 453791i bk5: 64a 453716i bk6: 64a 453798i bk7: 64a 453722i bk8: 24a 453869i bk9: 24a 453847i bk10: 0a 453924i bk11: 0a 453924i bk12: 0a 453924i bk13: 0a 453925i bk14: 0a 453925i bk15: 0a 453926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000420773
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=453926 n_nop=453532 n_act=11 n_pre=1 n_req=97 n_rd=380 n_write=2 bw_util=0.001683
n_activity=1261 dram_eff=0.6059
bk0: 0a 453926i bk1: 0a 453927i bk2: 32a 453858i bk3: 32a 453819i bk4: 64a 453799i bk5: 64a 453716i bk6: 64a 453790i bk7: 64a 453706i bk8: 24a 453872i bk9: 24a 453840i bk10: 8a 453873i bk11: 4a 453897i bk12: 0a 453923i bk13: 0a 453923i bk14: 0a 453924i bk15: 0a 453924i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000764442
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=453926 n_nop=453536 n_act=10 n_pre=2 n_req=96 n_rd=376 n_write=2 bw_util=0.001665
n_activity=1265 dram_eff=0.5976
bk0: 0a 453927i bk1: 0a 453928i bk2: 32a 453858i bk3: 32a 453818i bk4: 64a 453800i bk5: 68a 453650i bk6: 64a 453791i bk7: 64a 453719i bk8: 28a 453862i bk9: 24a 453840i bk10: 0a 453924i bk11: 0a 453924i bk12: 0a 453924i bk13: 0a 453925i bk14: 0a 453925i bk15: 0a 453927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00064548
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=453926 n_nop=453533 n_act=9 n_pre=0 n_req=99 n_rd=380 n_write=4 bw_util=0.001692
n_activity=1253 dram_eff=0.6129
bk0: 0a 453926i bk1: 0a 453929i bk2: 36a 453853i bk3: 36a 453804i bk4: 64a 453793i bk5: 64a 453714i bk6: 64a 453788i bk7: 64a 453683i bk8: 24a 453863i bk9: 24a 453849i bk10: 0a 453923i bk11: 0a 453923i bk12: 4a 453898i bk13: 0a 453923i bk14: 0a 453923i bk15: 0a 453926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000398743
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=453926 n_nop=453526 n_act=11 n_pre=0 n_req=98 n_rd=388 n_write=1 bw_util=0.001714
n_activity=1255 dram_eff=0.6199
bk0: 0a 453926i bk1: 0a 453930i bk2: 36a 453852i bk3: 36a 453806i bk4: 64a 453794i bk5: 64a 453710i bk6: 64a 453774i bk7: 64a 453716i bk8: 24a 453868i bk9: 24a 453842i bk10: 0a 453924i bk11: 4a 453904i bk12: 0a 453922i bk13: 0a 453923i bk14: 4a 453903i bk15: 4a 453907i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000425179
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=453926 n_nop=453521 n_act=11 n_pre=0 n_req=100 n_rd=392 n_write=2 bw_util=0.001736
n_activity=1309 dram_eff=0.602
bk0: 0a 453924i bk1: 0a 453926i bk2: 36a 453840i bk3: 36a 453791i bk4: 64a 453794i bk5: 64a 453717i bk6: 64a 453790i bk7: 64a 453701i bk8: 28a 453861i bk9: 24a 453843i bk10: 0a 453925i bk11: 0a 453927i bk12: 4a 453901i bk13: 0a 453925i bk14: 4a 453905i bk15: 4a 453904i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000594811
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=453926 n_nop=453511 n_act=13 n_pre=1 n_req=101 n_rd=400 n_write=1 bw_util=0.001767
n_activity=1387 dram_eff=0.5782
bk0: 0a 453922i bk1: 0a 453927i bk2: 36a 453842i bk3: 36a 453796i bk4: 64a 453793i bk5: 64a 453714i bk6: 64a 453789i bk7: 64a 453703i bk8: 24a 453871i bk9: 28a 453842i bk10: 4a 453905i bk11: 4a 453904i bk12: 0a 453923i bk13: 0a 453926i bk14: 4a 453907i bk15: 8a 453867i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000552954
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=453926 n_nop=453538 n_act=8 n_pre=0 n_req=95 n_rd=380 n_write=0 bw_util=0.001674
n_activity=1163 dram_eff=0.6535
bk0: 0a 453926i bk1: 0a 453927i bk2: 36a 453842i bk3: 36a 453796i bk4: 64a 453801i bk5: 64a 453709i bk6: 64a 453789i bk7: 64a 453701i bk8: 28a 453862i bk9: 24a 453848i bk10: 0a 453923i bk11: 0a 453925i bk12: 0a 453925i bk13: 0a 453925i bk14: 0a 453925i bk15: 0a 453926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000471442
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=453926 n_nop=453519 n_act=11 n_pre=1 n_req=104 n_rd=388 n_write=7 bw_util=0.00174
n_activity=1340 dram_eff=0.5896
bk0: 0a 453926i bk1: 0a 453929i bk2: 40a 453813i bk3: 36a 453796i bk4: 64a 453792i bk5: 64a 453713i bk6: 64a 453789i bk7: 64a 453713i bk8: 24a 453867i bk9: 24a 453844i bk10: 4a 453905i bk11: 0a 453924i bk12: 4a 453882i bk13: 0a 453924i bk14: 0a 453925i bk15: 0a 453925i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000581593
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=453926 n_nop=453544 n_act=9 n_pre=1 n_req=93 n_rd=372 n_write=0 bw_util=0.001639
n_activity=1186 dram_eff=0.6273
bk0: 0a 453926i bk1: 0a 453928i bk2: 36a 453842i bk3: 36a 453804i bk4: 64a 453792i bk5: 64a 453712i bk6: 64a 453790i bk7: 64a 453734i bk8: 24a 453844i bk9: 20a 453857i bk10: 0a 453924i bk11: 0a 453924i bk12: 0a 453924i bk13: 0a 453925i bk14: 0a 453925i bk15: 0a 453926i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000319435
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=453926 n_nop=453537 n_act=10 n_pre=0 n_req=97 n_rd=376 n_write=3 bw_util=0.00167
n_activity=1235 dram_eff=0.6138
bk0: 0a 453924i bk1: 0a 453929i bk2: 36a 453851i bk3: 36a 453800i bk4: 64a 453783i bk5: 64a 453717i bk6: 64a 453791i bk7: 64a 453728i bk8: 20a 453876i bk9: 20a 453865i bk10: 4a 453899i bk11: 0a 453923i bk12: 0a 453924i bk13: 0a 453926i bk14: 0a 453926i bk15: 4a 453900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000610232

========= L2 cache stats =========
L2_cache_bank[0]: Access = 213, Miss = 47, Miss_rate = 0.221, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 186, Miss = 46, Miss_rate = 0.247, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 211, Miss = 48, Miss_rate = 0.227, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 187, Miss = 47, Miss_rate = 0.251, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 189, Miss = 47, Miss_rate = 0.249, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 192, Miss = 48, Miss_rate = 0.250, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 218, Miss = 48, Miss_rate = 0.220, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 218, Miss = 49, Miss_rate = 0.225, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 194, Miss = 50, Miss_rate = 0.258, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 216, Miss = 48, Miss_rate = 0.222, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[12]: Access = 218, Miss = 49, Miss_rate = 0.225, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 221, Miss = 51, Miss_rate = 0.231, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 191, Miss = 48, Miss_rate = 0.251, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 199, Miss = 50, Miss_rate = 0.251, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 192, Miss = 47, Miss_rate = 0.245, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[19]: Access = 185, Miss = 46, Miss_rate = 0.249, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 188, Miss = 47, Miss_rate = 0.250, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 185, Miss = 47, Miss_rate = 0.254, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 4356
L2_total_cache_misses = 1051
L2_total_cache_miss_rate = 0.2413
L2_total_cache_pending_hits = 3180
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3048
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1027
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 27
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 35
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 4138
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 141
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=9114
icnt_total_pkts_simt_to_mem=4405
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.1791
	minimum = 6
	maximum = 64
Network latency average = 11.1898
	minimum = 6
	maximum = 60
Slowest packet = 4441
Flit latency average = 11.9075
	minimum = 6
	maximum = 60
Slowest flit = 6944
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00084548
	minimum = 0.00065311 (at node 0)
	maximum = 0.00124685 (at node 41)
Accepted packet rate average = 0.00084548
	minimum = 0.00065311 (at node 0)
	maximum = 0.00124685 (at node 41)
Injected flit rate average = 0.00130147
	minimum = 0.00065311 (at node 0)
	maximum = 0.00330513 (at node 41)
Accepted flit rate average= 0.00130147
	minimum = 0.000910395 (at node 33)
	maximum = 0.00203849 (at node 15)
Injected packet length average = 1.53933
Accepted packet length average = 1.53933
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.6553 (2 samples)
	minimum = 6 (2 samples)
	maximum = 62 (2 samples)
Network latency average = 10.9525 (2 samples)
	minimum = 6 (2 samples)
	maximum = 60 (2 samples)
Flit latency average = 11.6049 (2 samples)
	minimum = 6 (2 samples)
	maximum = 60 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.000537213 (2 samples)
	minimum = 0.000414214 (2 samples)
	maximum = 0.000809055 (2 samples)
Accepted packet rate average = 0.000537213 (2 samples)
	minimum = 0.000414214 (2 samples)
	maximum = 0.000809055 (2 samples)
Injected flit rate average = 0.000829741 (2 samples)
	minimum = 0.000414214 (2 samples)
	maximum = 0.00208313 (2 samples)
Accepted flit rate average = 0.000829741 (2 samples)
	minimum = 0.000573796 (2 samples)
	maximum = 0.00138535 (2 samples)
Injected packet size average = 1.54453 (2 samples)
Accepted packet size average = 1.54453 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 18 sec (318 sec)
gpgpu_simulation_rate = 7420 (inst/sec)
gpgpu_simulation_rate = 2173 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 3: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 250958
gpu_sim_insn = 1246472
gpu_ipc =       4.9669
gpu_tot_sim_cycle = 1169477
gpu_tot_sim_insn = 3606040
gpu_tot_ipc =       3.0835
gpu_tot_issued_cta = 384
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 840
partiton_reqs_in_parallel = 5521076
partiton_reqs_in_parallel_total    = 5378142
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.3197
partiton_reqs_in_parallel_util = 5521076
partiton_reqs_in_parallel_util_total    = 5378142
gpu_sim_cycle_parition_util = 250958
gpu_tot_sim_cycle_parition_util    = 244461
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2431
partiton_replys_in_parallel_total    = 4356
L2_BW  =       0.9182 GB/Sec
L2_BW_total  =       0.5501 GB/Sec
gpu_total_sim_rate=8689

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 66384
	L1I_total_cache_misses = 4642
	L1I_total_cache_miss_rate = 0.0699
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 38912
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0461
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 37120
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 61742
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4642
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 38912
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 66384
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
113, 113, 112, 113, 112, 113, 112, 113, 113, 113, 113, 113, 113, 113, 113, 113, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 67, 
gpgpu_n_tot_thrd_icount = 3853920
gpgpu_n_tot_w_icount = 120435
gpgpu_n_stall_shd_mem = 4886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 6458
gpgpu_n_mem_write_global = 153
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 196922
gpgpu_n_store_insn = 153
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1245184
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:26527	W0_Idle:1850299	W0_Scoreboard:7427798	W1:1651	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:118784
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 51664 {8:6458,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 6120 {40:153,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 258320 {40:6458,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1224 {8:153,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 88454 
averagemflatency = 18449 
max_icnt2mem_latency = 88213 
max_icnt2sh_latency = 1169476 
mrq_lat_table:975 	42 	136 	63 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2511 	707 	0 	0 	258 	266 	272 	781 	1449 	395 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1480 	32 	32 	0 	1822 	0 	0 	0 	0 	258 	266 	272 	781 	1449 	395 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	4024 	2054 	406 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	72 	64 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	64 	4 	0 	1 	4 	11 	19 	17 	38 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         8        16        16         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         8         0         0         0         0         0         0         1         2         0         0         0         0 
dram[2]:         0         0         8         0         0        15         0        16         8         0         2         0         0         0         0         0 
dram[3]:         0         0         9         9        16         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         9         0        16         0         0         6         0         1         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         6         0         0         0         0         0         0 
dram[6]:         0         0         9         0         0         0         0         0         0         7         0         1         0         0         0         2 
dram[7]:         0         0         9         0         0         0         0        16         0         0         0         2         0         0         0         0 
dram[8]:         0         0         9         9         0         0         0         0         0         6         0         0         7         0         0         0 
dram[9]:         0         0         9         9         0         0         0         0         1         0         0         0         0         1         0         0 
dram[10]:         0         0        10         0         0         0         0         0         0         0         2         0         0         0         0         2 
maximum service time to same row:
dram[0]:         0         0      3755    196651     43999    205508       984       987      1660      1664         0    164980         0         0     67081         0 
dram[1]:    209785    211296      3760     85965     14176     14176      1025      1019      1652    128795     81905    107955         0         0         0         0 
dram[2]:    250945         0    101310      3757     14176    109408    183500     44178    174588      1685     76432    120696         0         0         0         0 
dram[3]:    198845    193635    221135     88277     82587     14176       976    136610    152240      1653    125905     50360    193920    138639      3470         0 
dram[4]:         0         0      3755     60619     14176     14177    113165      1026    106805      1667    209265    118375    154560         0       228       789 
dram[5]:         0         0      3758      3761     14179     14181    167871      1023    173080    210212     71569    164980    178290         0     82169      4014 
dram[6]:         0         0    236770      3757     14176     14177      1021      1026      1662    119231    141821    173834         0         0       292    211214 
dram[7]:    210523         0    145595      3757     14179     14181      1021     28497     97535      1662    210776    133862         0         0         0     76410 
dram[8]:    204055      8680    143275    138022     14176     14177      1003       987      1666    129435    157450     87378    173933         0    139576    139489 
dram[9]:         0    235315    145595    166434     14179     14181       991       995    102745      1554    111455    139779     71201    140382         0         0 
dram[10]:     34730     55570    174250      3757     14176     14177    183502      1026      1571      1583    131400    188425         0         0         0    188710 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  3.666667  8.500000  9.000000 16.000000 16.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000  2.000000  8.000000  3.666667 16.000000 16.000000 16.000000 16.000000  6.000000  9.000000  2.000000  1.500000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan  5.000000  8.000000 16.000000  6.000000 17.000000  8.500000  5.000000  7.000000  1.750000  4.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  2.000000  5.500000  5.500000  9.000000 16.000000 16.000000 18.000000  9.000000  8.000000  2.000000  1.000000  2.000000  4.000000  1.000000      -nan 
dram[4]:      -nan      -nan  9.000000  6.500000 16.000000  8.500000 17.000000 16.000000  3.000000  8.000000  1.500000  1.000000  2.000000      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  9.000000  4.000000  1.000000  2.000000  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  4.500000  3.000000  1.500000      -nan      -nan  1.000000  1.666667 
dram[7]:  2.000000      -nan  5.500000  9.000000 16.000000 16.000000 16.000000  8.500000  8.000000  7.000000  1.000000  2.000000      -nan      -nan      -nan  1.000000 
dram[8]:  2.000000  1.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  7.000000  4.000000  1.000000  1.000000  4.500000      -nan  1.000000  2.000000 
dram[9]:      -nan  2.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  3.500000  5.000000  1.000000  3.000000  1.000000  2.500000      -nan      -nan 
dram[10]:  1.000000  1.000000  6.000000  9.000000 16.000000 16.000000 17.000000 16.000000  6.000000  6.000000  2.000000  2.000000      -nan      -nan      -nan  2.333333 
average row locality = 1229/185 = 6.643243
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8        10        17        17        16        16         6         6         0         1         0         0         1         0 
dram[1]:         1         1         8        10        16        16        16        16         6         8         4         2         0         0         0         0 
dram[2]:         1         0         9         8        16        17        16        17         9         7         5         2         0         0         0         0 
dram[3]:         1         1        10        10        17        16        16        16         8         8         2         2         1         2         1         0 
dram[4]:         0         0         9        11        16        17        16        16         8         8         2         1         1         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         9         7         1         2         1         0         1         1 
dram[6]:         0         0        10         9        16        16        16        16         7         8         3         2         0         0         1         3 
dram[7]:         1         0        10         9        16        16        16        17         8         7         1         3         0         0         0         1 
dram[8]:         1         1        10        10        16        16        16        16         7         7         1         1         2         0         1         1 
dram[9]:         0         1        10        10        16        16        16        16         7         5         1         3         1         3         0         0 
dram[10]:         1         1        11         9        16        16        16        16         6         6         3         1         0         0         0         4 
total reads: 1161
min_bank_accesses = 0!
chip skew: 111/99 = 1.12
number of total write accesses:
dram[0]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         1         0         1         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         1         0         1         0         0         1         1         0         1         0         2         2         0         0         0         0 
dram[3]:         1         1         1         1         1         0         0         2         1         0         0         0         1         2         0         0 
dram[4]:         0         0         0         2         0         0         1         0         1         0         1         0         1         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         1         0         0         1         0         0         0 
dram[6]:         0         0         1         0         0         0         0         0         0         1         0         1         0         0         0         2 
dram[7]:         1         0         1         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         1         0         1         1         0         0         0         0         0         1         0         0         7         0         0         1 
dram[9]:         0         1         1         1         0         0         0         0         0         0         0         0         0         2         0         0 
dram[10]:         0         0         1         0         0         0         1         0         0         0         1         1         0         0         0         3 
total reads: 68
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
average mf latency per bank:
dram[0]:       6678    none       95783     71134    178001    170312     61002     61024     65348     65333    none       37721    none      none         900    none  
dram[1]:        170       170    106257     81553    188006    187957     63591     63613     65325     47593     21677     16119    none      none      none      none  
dram[2]:      20747    none       92407    111410    185422    165077     59803     61722     44952     63051     15988     21604    none      none      none      none  
dram[3]:      29871     27266     91756     87083    175264    197107     75296     67849     46887     49028     47478     21254     10277     16322      4650    none  
dram[4]:     none      none      102737     72692    197233    186731     76985     81188     50229     49094     49518     15501     29871    none           0         0
dram[5]:     none      none      102725    102684    201100    201058     72698     76642     49952     63213       352     35039      2761    none           0         0
dram[6]:     none      none       96580    109613    184836    184802     68832     68865     61993     53482     20007     11393    none      none           0      1252
dram[7]:        170    none       80240     91128    187918    187877     77287     74549     59447     66266       250     28916    none      none      none       36814
dram[8]:      32476      9824     84610     84039    189206    189169     65543     65559     65156     59767     15358       352      5668    none         380       170
dram[9]:     none       35078     87493     89454    180107    180092     59677     59703     70611     86385       250       313     36940       186    none      none  
dram[10]:      35687     42664     84691    102652    185322    185272     56666     59715     47123     46061     16206     25488    none      none      none       13737
maximum mf latency per bank:
dram[0]:        252         0     44572     44575     77889     79733     49759     49765     39370     39311         0     37721         0         0       250         0
dram[1]:        341       341     44567     44572     78017     78013     49757     49760     39309     39311     72903     42303         0         0         0         0
dram[2]:      41494         0     44585     44593     77992     77982     49756     49758     56596     49289     77134     47618         0         0         0         0
dram[3]:      59743     54533     84068     44595     78017     78012     49779     49769     39308     39310     51041     41370     19153     64948      2958         0
dram[4]:          0         0     44578     44588     77994     77981     49774     49779     39304     39307     78883     15269     59742         0         0         0
dram[5]:          0         0     44583     44591     78014     78012     49751     49759     39319     71924       352     69836      5031         0         0         0
dram[6]:          0         0     75372     44586     77991     77969     49742     49751     39317     46622     37229     33698         0         0         0      5031
dram[7]:        341         0     61799     44583     77898     77892     49749     49757     39356     39361       250     88454         0         0         0     36294
dram[8]:      64953      8132     44576     44581     77877     77853     49744     49752     39346     44119     15126       352     49322         0       250       341
dram[9]:          0     70156     44575     59749     77894     77888     49758     49763     39361     39370       250       352     36160       347         0         0
dram[10]:      33733     41364     51077     44578     77873     77849     49755     49758     39304     39305     51595     50976         0         0         0     36160
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=919917 n_nop=919500 n_act=15 n_pre=4 n_req=101 n_rd=396 n_write=2 bw_util=0.0008653
n_activity=1449 dram_eff=0.5493
bk0: 4a 919899i bk1: 0a 919920i bk2: 32a 919843i bk3: 40a 919744i bk4: 68a 919748i bk5: 68a 919667i bk6: 64a 919787i bk7: 64a 919711i bk8: 24a 919860i bk9: 24a 919838i bk10: 0a 919915i bk11: 4a 919897i bk12: 0a 919915i bk13: 0a 919918i bk14: 4a 919898i bk15: 0a 919917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000246761
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=919917 n_nop=919476 n_act=16 n_pre=4 n_req=109 n_rd=416 n_write=5 bw_util=0.0009153
n_activity=1569 dram_eff=0.5366
bk0: 4a 919893i bk1: 4a 919893i bk2: 32a 919849i bk3: 40a 919741i bk4: 64a 919787i bk5: 64a 919705i bk6: 64a 919780i bk7: 64a 919696i bk8: 24a 919862i bk9: 32a 919817i bk10: 16a 919851i bk11: 8a 919857i bk12: 0a 919913i bk13: 0a 919914i bk14: 0a 919916i bk15: 0a 919917i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00040982
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents
MSHR: tag=0xc02dfb00, atomic=0 1 entries : 0x7ff8b518b990 :  mf: uid=130553, sid05:w24, part=2, addr=0xc02dfb60, load , size=32, unknown  status = IN_PARTITION_DRAM (1169476), 

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=919917 n_nop=919454 n_act=19 n_pre=8 n_req=116 n_rd=427 n_write=9 bw_util=0.0009479
n_activity=1763 dram_eff=0.4946
bk0: 3a 919895i bk1: 0a 919919i bk2: 36a 919811i bk3: 32a 919808i bk4: 64a 919790i bk5: 68a 919642i bk6: 64a 919785i bk7: 68a 919681i bk8: 36a 919809i bk9: 28a 919826i bk10: 20a 919782i bk11: 8a 919867i bk12: 0a 919909i bk13: 0a 919916i bk14: 0a 919916i bk15: 0a 919918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000411994
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=919917 n_nop=919439 n_act=19 n_pre=4 n_req=122 n_rd=444 n_write=11 bw_util=0.0009892
n_activity=1820 dram_eff=0.5
bk0: 4a 919893i bk1: 4a 919894i bk2: 40a 919805i bk3: 40a 919755i bk4: 68a 919745i bk5: 64a 919703i bk6: 64a 919778i bk7: 64a 919674i bk8: 32a 919841i bk9: 32a 919827i bk10: 8a 919890i bk11: 8a 919864i bk12: 4a 919887i bk13: 8a 919871i bk14: 4a 919894i bk15: 0a 919918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000275025
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=919917 n_nop=919460 n_act=18 n_pre=5 n_req=113 n_rd=428 n_write=6 bw_util=0.0009436
n_activity=1660 dram_eff=0.5229
bk0: 0a 919919i bk1: 0a 919923i bk2: 36a 919845i bk3: 44a 919744i bk4: 64a 919785i bk5: 68a 919669i bk6: 64a 919763i bk7: 64a 919707i bk8: 32a 919790i bk9: 32a 919816i bk10: 8a 919857i bk11: 4a 919892i bk12: 4a 919886i bk13: 0a 919913i bk14: 4a 919894i bk15: 4a 919900i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000276112
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=919917 n_nop=919483 n_act=14 n_pre=1 n_req=107 n_rd=416 n_write=3 bw_util=0.000911
n_activity=1492 dram_eff=0.5617
bk0: 0a 919915i bk1: 0a 919917i bk2: 36a 919831i bk3: 36a 919782i bk4: 64a 919785i bk5: 64a 919709i bk6: 64a 919782i bk7: 64a 919693i bk8: 36a 919839i bk9: 28a 919797i bk10: 4a 919896i bk11: 8a 919891i bk12: 4a 919890i bk13: 0a 919915i bk14: 4a 919895i bk15: 4a 919895i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000313072
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=919917 n_nop=919462 n_act=17 n_pre=5 n_req=112 n_rd=428 n_write=5 bw_util=0.0009414
n_activity=1649 dram_eff=0.5252
bk0: 0a 919912i bk1: 0a 919917i bk2: 40a 919795i bk3: 36a 919785i bk4: 64a 919785i bk5: 64a 919706i bk6: 64a 919781i bk7: 64a 919695i bk8: 28a 919856i bk9: 32a 919796i bk10: 12a 919882i bk11: 8a 919857i bk12: 0a 919913i bk13: 0a 919916i bk14: 4a 919898i bk15: 12a 919820i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000351119
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=919917 n_nop=919476 n_act=15 n_pre=3 n_req=108 n_rd=420 n_write=3 bw_util=0.0009196
n_activity=1533 dram_eff=0.5519
bk0: 4a 919890i bk1: 0a 919916i bk2: 40a 919793i bk3: 36a 919786i bk4: 64a 919791i bk5: 64a 919701i bk6: 64a 919781i bk7: 68a 919662i bk8: 32a 919847i bk9: 28a 919834i bk10: 4a 919896i bk11: 12a 919852i bk12: 0a 919914i bk13: 0a 919915i bk14: 0a 919916i bk15: 4a 919898i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000278286
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=919917 n_nop=919458 n_act=19 n_pre=4 n_req=118 n_rd=424 n_write=12 bw_util=0.0009479
n_activity=1714 dram_eff=0.5088
bk0: 4a 919890i bk1: 4a 919897i bk2: 40a 919800i bk3: 40a 919746i bk4: 64a 919782i bk5: 64a 919703i bk6: 64a 919781i bk7: 64a 919706i bk8: 28a 919854i bk9: 28a 919800i bk10: 4a 919897i bk11: 4a 919896i bk12: 8a 919836i bk13: 0a 919915i bk14: 4a 919897i bk15: 4a 919890i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000359815
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=919917 n_nop=919471 n_act=17 n_pre=4 n_req=110 n_rd=420 n_write=5 bw_util=0.000924
n_activity=1625 dram_eff=0.5231
bk0: 0a 919918i bk1: 4a 919894i bk2: 40a 919795i bk3: 40a 919755i bk4: 64a 919779i bk5: 64a 919700i bk6: 64a 919780i bk7: 64a 919727i bk8: 28a 919830i bk9: 20a 919850i bk10: 4a 919898i bk11: 12a 919883i bk12: 4a 919896i bk13: 12a 919842i bk14: 0a 919913i bk15: 0a 919916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000223933
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=919917 n_nop=919465 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.000937
n_activity=1660 dram_eff=0.5193
bk0: 4a 919893i bk1: 4a 919898i bk2: 44a 919793i bk3: 36a 919789i bk4: 64a 919772i bk5: 64a 919708i bk6: 64a 919783i bk7: 64a 919721i bk8: 24a 919862i bk9: 24a 919851i bk10: 12a 919853i bk11: 4a 919889i bk12: 0a 919914i bk13: 0a 919918i bk14: 0a 919918i bk15: 16a 919793i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000431561

========= L2 cache stats =========
L2_cache_bank[0]: Access = 321, Miss = 49, Miss_rate = 0.153, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 308, Miss = 50, Miss_rate = 0.162, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 308, Miss = 51, Miss_rate = 0.166, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 296, Miss = 56, Miss_rate = 0.189, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 295, Miss = 51, Miss_rate = 0.173, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 324, Miss = 56, Miss_rate = 0.173, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 302, Miss = 55, Miss_rate = 0.182, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 330, Miss = 53, Miss_rate = 0.161, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 330, Miss = 54, Miss_rate = 0.164, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 304, Miss = 53, Miss_rate = 0.174, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 316, Miss = 51, Miss_rate = 0.161, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[12]: Access = 316, Miss = 53, Miss_rate = 0.168, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 325, Miss = 54, Miss_rate = 0.166, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 291, Miss = 52, Miss_rate = 0.179, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 304, Miss = 53, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 303, Miss = 54, Miss_rate = 0.178, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 299, Miss = 52, Miss_rate = 0.174, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 303, Miss = 51, Miss_rate = 0.168, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 290, Miss = 54, Miss_rate = 0.186, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 326, Miss = 53, Miss_rate = 0.163, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 298, Miss = 53, Miss_rate = 0.178, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 6787
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1711
L2_total_cache_pending_hits = 3183
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 2316
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3051
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 85
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 6458
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 153
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=13893
icnt_total_pkts_simt_to_mem=6940
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.78486
	minimum = 6
	maximum = 34
Network latency average = 7.73858
	minimum = 6
	maximum = 30
Slowest packet = 12702
Flit latency average = 7.32281
	minimum = 6
	maximum = 29
Slowest flit = 19445
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000193738
	minimum = 0.000127512 (at node 1)
	maximum = 0.000404452 (at node 5)
Accepted packet rate average = 0.000193738
	minimum = 0.000127512 (at node 1)
	maximum = 0.000404452 (at node 5)
Injected flit rate average = 0.000291444
	minimum = 0.000127512 (at node 1)
	maximum = 0.000535948 (at node 48)
Accepted flit rate average= 0.000291444
	minimum = 0.000199237 (at node 30)
	maximum = 0.00074714 (at node 5)
Injected packet length average = 1.50432
Accepted packet length average = 1.50432
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.3652 (3 samples)
	minimum = 6 (3 samples)
	maximum = 52.6667 (3 samples)
Network latency average = 9.88117 (3 samples)
	minimum = 6 (3 samples)
	maximum = 50 (3 samples)
Flit latency average = 10.1775 (3 samples)
	minimum = 6 (3 samples)
	maximum = 49.6667 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.000422722 (3 samples)
	minimum = 0.000318647 (3 samples)
	maximum = 0.000674187 (3 samples)
Accepted packet rate average = 0.000422722 (3 samples)
	minimum = 0.000318647 (3 samples)
	maximum = 0.000674187 (3 samples)
Injected flit rate average = 0.000650309 (3 samples)
	minimum = 0.000318647 (3 samples)
	maximum = 0.0015674 (3 samples)
Accepted flit rate average = 0.000650309 (3 samples)
	minimum = 0.000448943 (3 samples)
	maximum = 0.00117262 (3 samples)
Injected packet size average = 1.53839 (3 samples)
Accepted packet size average = 1.53839 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 6 min, 55 sec (415 sec)
gpgpu_simulation_rate = 8689 (inst/sec)
gpgpu_simulation_rate = 2818 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 4: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 1289
gpu_sim_insn = 1114592
gpu_ipc =     864.6951
gpu_tot_sim_cycle = 1392916
gpu_tot_sim_insn = 4720632
gpu_tot_ipc =       3.3890
gpu_tot_issued_cta = 512
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 916
partiton_reqs_in_parallel = 28358
partiton_reqs_in_parallel_total    = 10899218
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.8451
partiton_reqs_in_parallel_util = 28358
partiton_reqs_in_parallel_util_total    = 10899218
gpu_sim_cycle_parition_util = 1289
gpu_tot_sim_cycle_parition_util    = 495419
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 2232
partiton_replys_in_parallel_total    = 6787
L2_BW  =     164.1256 GB/Sec
L2_BW_total  =       0.6137 GB/Sec
gpu_total_sim_rate=11186

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 87094
	L1I_total_cache_misses = 4642
	L1I_total_cache_miss_rate = 0.0533
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 49152
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 47360
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 82452
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4642
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 49152
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 87094
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
155, 155, 154, 155, 154, 155, 154, 155, 155, 170, 155, 155, 155, 155, 155, 155, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 88, 103, 88, 88, 88, 88, 88, 88, 88, 88, 
gpgpu_n_tot_thrd_icount = 5049760
gpgpu_n_tot_w_icount = 157805
gpgpu_n_stall_shd_mem = 4886
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 8506
gpgpu_n_mem_write_global = 337
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 262458
gpgpu_n_store_insn = 345
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1572864
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:31157	W0_Idle:1858220	W0_Scoreboard:7441205	W1:2135	W2:22	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:155648
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 68048 {8:8506,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 13480 {40:337,}
traffic_breakdown_coretomem[INST_ACC_R] = 1184 {8:148,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 340240 {40:8506,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2696 {8:337,}
traffic_breakdown_memtocore[INST_ACC_R] = 20128 {136:148,}
maxmrqlatency = 25 
maxdqlatency = 0 
maxmflatency = 88454 
averagemflatency = 14001 
max_icnt2mem_latency = 88213 
max_icnt2sh_latency = 1392915 
mrq_lat_table:975 	42 	136 	63 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	4738 	712 	0 	0 	258 	266 	272 	781 	1449 	395 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	2566 	131 	32 	0 	2869 	0 	0 	0 	0 	258 	266 	272 	781 	1449 	395 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	5468 	2589 	475 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	72 	248 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	66 	4 	0 	1 	4 	11 	19 	17 	39 	11 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         8        16        16         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         8         0         0         0         0         0         0         1         2         0         0         0         0 
dram[2]:         0         0         8         0         0        15         0        16         8         0         2         0         0         0         0         0 
dram[3]:         0         0         9         9        16         0         0         0         0         0         0         1         0         0         0         0 
dram[4]:         0         0         0         9         0        16         0         0         6         0         1         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         6         0         0         0         0         0         0 
dram[6]:         0         0         9         0         0         0         0         0         0         7         0         1         0         0         0         2 
dram[7]:         0         0         9         0         0         0         0        16         0         0         0         2         0         0         0         0 
dram[8]:         0         0         9         9         0         0         0         0         0         6         0         0         7         0         0         0 
dram[9]:         0         0         9         9         0         0         0         0         1         0         0         0         0         1         0         0 
dram[10]:         0         0        10         0         0         0         0         0         0         0         2         0         0         0         0         2 
maximum service time to same row:
dram[0]:         0         0      3755    196651     43999    205508       984       987      1660      1664         0    164980         0         0     67081         0 
dram[1]:    209785    211296      3760     85965     14176     14176      1025      1019      1652    128795     81905    107955         0         0         0         0 
dram[2]:    250945         0    101310      3757     14176    109408    183500     44178    174588      1685     76432    120696         0         0         0         0 
dram[3]:    198845    193635    221135     88277     82587     14176       976    136610    152240      1653    125905     50360    193920    138639      3470         0 
dram[4]:         0         0      3755     60619     14176     14177    113165      1026    106805      1667    209265    118375    154560         0       228       789 
dram[5]:         0         0      3758      3761     14179     14181    167871      1023    173080    210212     71569    164980    178290         0     82169      4014 
dram[6]:         0         0    236770      3757     14176     14177      1021      1026      1662    119231    141821    173834         0         0       292    211214 
dram[7]:    210523         0    145595      3757     14179     14181      1021     28497     97535      1662    210776    133862         0         0         0     76410 
dram[8]:    204055      8680    143275    138022     14176     14177      1003       987      1666    129435    157450     87378    173933         0    139576    139489 
dram[9]:         0    235315    145595    166434     14179     14181       991       995    102745      1554    111455    139779     71201    140382         0         0 
dram[10]:     34730     55570    174250      3757     14176     14177    183502      1026      1571      1583    131400    188425         0         0         0    188710 
average row accesses per activate:
dram[0]:       inf      -nan  8.000000  3.666667  8.500000  9.000000 16.000000 16.000000  6.000000  6.000000      -nan  1.000000      -nan      -nan  1.000000      -nan 
dram[1]:  2.000000  2.000000  8.000000  3.666667 16.000000 16.000000 16.000000 16.000000  6.000000  9.000000  2.000000  1.500000      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan  5.000000  8.000000 16.000000  6.000000 17.000000  8.500000  5.000000  7.000000  1.750000  4.000000      -nan      -nan      -nan      -nan 
dram[3]:  2.000000  2.000000  5.500000  5.500000  9.000000 16.000000 16.000000 18.000000  9.000000  8.000000  2.000000  1.000000  2.000000  4.000000  1.000000      -nan 
dram[4]:      -nan      -nan  9.000000  6.500000 16.000000  8.500000 17.000000 16.000000  3.000000  8.000000  1.500000  1.000000  2.000000      -nan  1.000000  1.000000 
dram[5]:      -nan      -nan  9.000000  9.000000 16.000000 16.000000 17.000000 16.000000  9.000000  4.000000  1.000000  2.000000  2.000000      -nan  1.000000  1.000000 
dram[6]:      -nan      -nan  5.500000  9.000000 16.000000 16.000000 16.000000 16.000000  7.000000  4.500000  3.000000  1.500000      -nan      -nan  1.000000  1.666667 
dram[7]:  2.000000      -nan  5.500000  9.000000 16.000000 16.000000 16.000000  8.500000  8.000000  7.000000  1.000000  2.000000      -nan      -nan      -nan  1.000000 
dram[8]:  2.000000  1.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  7.000000  4.000000  1.000000  1.000000  4.500000      -nan  1.000000  2.000000 
dram[9]:      -nan  2.000000  5.500000  5.500000 16.000000 16.000000 16.000000 16.000000  3.500000  5.000000  1.000000  3.000000  1.000000  2.500000      -nan      -nan 
dram[10]:  1.000000  1.000000  6.000000  9.000000 16.000000 16.000000 17.000000 16.000000  6.000000  6.000000  2.000000  2.000000      -nan      -nan      -nan  2.333333 
average row locality = 1229/185 = 6.643243
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         8        10        17        17        16        16         6         6         0         1         0         0         1         0 
dram[1]:         1         1         8        10        16        16        16        16         6         8         4         2         0         0         0         0 
dram[2]:         1         0         9         8        16        17        16        17         9         7         5         2         0         0         0         0 
dram[3]:         1         1        10        10        17        16        16        16         8         8         2         2         1         2         1         0 
dram[4]:         0         0         9        11        16        17        16        16         8         8         2         1         1         0         1         1 
dram[5]:         0         0         9         9        16        16        16        16         9         7         1         2         1         0         1         1 
dram[6]:         0         0        10         9        16        16        16        16         7         8         3         2         0         0         1         3 
dram[7]:         1         0        10         9        16        16        16        17         8         7         1         3         0         0         0         1 
dram[8]:         1         1        10        10        16        16        16        16         7         7         1         1         2         0         1         1 
dram[9]:         0         1        10        10        16        16        16        16         7         5         1         3         1         3         0         0 
dram[10]:         1         1        11         9        16        16        16        16         6         6         3         1         0         0         0         4 
total reads: 1161
min_bank_accesses = 0!
chip skew: 111/99 = 1.12
number of total write accesses:
dram[0]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[1]:         1         1         0         1         0         0         0         0         0         1         0         1         0         0         0         0 
dram[2]:         1         0         1         0         0         1         1         0         1         0         2         2         0         0         0         0 
dram[3]:         1         1         1         1         1         0         0         2         1         0         0         0         1         2         0         0 
dram[4]:         0         0         0         2         0         0         1         0         1         0         1         0         1         0         0         0 
dram[5]:         0         0         0         0         0         0         1         0         0         1         0         0         1         0         0         0 
dram[6]:         0         0         1         0         0         0         0         0         0         1         0         1         0         0         0         2 
dram[7]:         1         0         1         0         0         0         0         0         0         0         0         1         0         0         0         0 
dram[8]:         1         0         1         1         0         0         0         0         0         1         0         0         7         0         0         1 
dram[9]:         0         1         1         1         0         0         0         0         0         0         0         0         0         2         0         0 
dram[10]:         0         0         1         0         0         0         1         0         0         0         1         1         0         0         0         3 
total reads: 68
min_bank_accesses = 0!
chip skew: 12/2 = 6.00
average mf latency per bank:
dram[0]:       6678    none       95783     71134    178102    170355     61746     61736     66228     66178    none       37953    none      none         900    none  
dram[1]:        170       170    106286     81553    188067    188047     64306     64333     66103     48140     21793     16197    none      none      none      none  
dram[2]:      20747    none       92430    111410    185477    165131     60513     62415     45446     63754     16087     21604    none      none      none      none  
dram[3]:      29871     27266     91756     87083    175318    197197     76070     68506     47477     49657     47725     21371     10277     16322      4650    none  
dram[4]:     none      none      102737     72710    197325    186775     77690     81929     50784     49791     49596     15501     29871    none           0         0
dram[5]:     none      none      102725    102684    201145    201119     73409     77369     50491     63775       584     35271      2761    none           0         0
dram[6]:     none      none       96580    109665    184959    184914     69559     69587     62697     54012     20205     11393    none      none           0      1252
dram[7]:        170    none       80261     91153    188048    187969     78037     75235     59986     66865       482     29032    none      none      none       36814
dram[8]:      32476      9824     84653     84081    189343    189275     66259     66259     65758     60267     15358       584      6335    none         380       170
dram[9]:     none       35078     87493     89496    180200    180179     60385     60390     71122     87073       482       511     36940       186    none      none  
dram[10]:      35687     42664     84730    102652    185409    185380     57355     60419     47883     46739     16322     25488    none      none      none       13737
maximum mf latency per bank:
dram[0]:        252         0     44572     44575     77889     79733     49759     49765     39370     39311         0     37721         0         0       250         0
dram[1]:        341       341     44567     44572     78017     78013     49757     49760     39309     39311     72903     42303         0         0         0         0
dram[2]:      41494         0     44585     44593     77992     77982     49756     49758     56596     49289     77134     47618         0         0         0         0
dram[3]:      59743     54533     84068     44595     78017     78012     49779     49769     39308     39310     51041     41370     19153     64948      2958         0
dram[4]:          0         0     44578     44588     77994     77981     49774     49779     39304     39307     78883     15269     59742         0         0         0
dram[5]:          0         0     44583     44591     78014     78012     49751     49759     39319     71924       352     69836      5031         0         0         0
dram[6]:          0         0     75372     44586     77991     77969     49742     49751     39317     46622     37229     33698         0         0         0      5031
dram[7]:        341         0     61799     44583     77898     77892     49749     49757     39356     39361       250     88454         0         0         0     36294
dram[8]:      64953      8132     44576     44581     77877     77853     49744     49752     39346     44119     15126       352     49322         0       250       341
dram[9]:          0     70156     44575     59749     77894     77888     49758     49763     39361     39370       250       352     36160       347         0         0
dram[10]:      33733     41364     51077     44578     77873     77849     49755     49758     39304     39305     51595     50976         0         0         0     36160
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=922309 n_nop=921892 n_act=15 n_pre=4 n_req=101 n_rd=396 n_write=2 bw_util=0.0008631
n_activity=1449 dram_eff=0.5493
bk0: 4a 922291i bk1: 0a 922312i bk2: 32a 922235i bk3: 40a 922136i bk4: 68a 922140i bk5: 68a 922059i bk6: 64a 922179i bk7: 64a 922103i bk8: 24a 922252i bk9: 24a 922230i bk10: 0a 922307i bk11: 4a 922289i bk12: 0a 922307i bk13: 0a 922310i bk14: 4a 922290i bk15: 0a 922309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000246121
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=922309 n_nop=921868 n_act=16 n_pre=4 n_req=109 n_rd=416 n_write=5 bw_util=0.0009129
n_activity=1569 dram_eff=0.5366
bk0: 4a 922285i bk1: 4a 922285i bk2: 32a 922241i bk3: 40a 922133i bk4: 64a 922179i bk5: 64a 922097i bk6: 64a 922172i bk7: 64a 922088i bk8: 24a 922254i bk9: 32a 922209i bk10: 16a 922243i bk11: 8a 922249i bk12: 0a 922305i bk13: 0a 922306i bk14: 0a 922308i bk15: 0a 922309i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000408757
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=922309 n_nop=921845 n_act=19 n_pre=8 n_req=116 n_rd=428 n_write=9 bw_util=0.0009476
n_activity=1780 dram_eff=0.491
bk0: 4a 922285i bk1: 0a 922311i bk2: 36a 922203i bk3: 32a 922200i bk4: 64a 922182i bk5: 68a 922034i bk6: 64a 922177i bk7: 68a 922073i bk8: 36a 922201i bk9: 28a 922218i bk10: 20a 922174i bk11: 8a 922259i bk12: 0a 922301i bk13: 0a 922308i bk14: 0a 922308i bk15: 0a 922310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000410925
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=922309 n_nop=921831 n_act=19 n_pre=4 n_req=122 n_rd=444 n_write=11 bw_util=0.0009867
n_activity=1820 dram_eff=0.5
bk0: 4a 922285i bk1: 4a 922286i bk2: 40a 922197i bk3: 40a 922147i bk4: 68a 922137i bk5: 64a 922095i bk6: 64a 922170i bk7: 64a 922066i bk8: 32a 922233i bk9: 32a 922219i bk10: 8a 922282i bk11: 8a 922256i bk12: 4a 922279i bk13: 8a 922263i bk14: 4a 922286i bk15: 0a 922310i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000274312
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=922309 n_nop=921852 n_act=18 n_pre=5 n_req=113 n_rd=428 n_write=6 bw_util=0.0009411
n_activity=1660 dram_eff=0.5229
bk0: 0a 922311i bk1: 0a 922315i bk2: 36a 922237i bk3: 44a 922136i bk4: 64a 922177i bk5: 68a 922061i bk6: 64a 922155i bk7: 64a 922099i bk8: 32a 922182i bk9: 32a 922208i bk10: 8a 922249i bk11: 4a 922284i bk12: 4a 922278i bk13: 0a 922305i bk14: 4a 922286i bk15: 4a 922292i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000275396
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=922309 n_nop=921875 n_act=14 n_pre=1 n_req=107 n_rd=416 n_write=3 bw_util=0.0009086
n_activity=1492 dram_eff=0.5617
bk0: 0a 922307i bk1: 0a 922309i bk2: 36a 922223i bk3: 36a 922174i bk4: 64a 922177i bk5: 64a 922101i bk6: 64a 922174i bk7: 64a 922085i bk8: 36a 922231i bk9: 28a 922189i bk10: 4a 922288i bk11: 8a 922283i bk12: 4a 922282i bk13: 0a 922307i bk14: 4a 922287i bk15: 4a 922287i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00031226
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=922309 n_nop=921854 n_act=17 n_pre=5 n_req=112 n_rd=428 n_write=5 bw_util=0.0009389
n_activity=1649 dram_eff=0.5252
bk0: 0a 922304i bk1: 0a 922309i bk2: 40a 922187i bk3: 36a 922177i bk4: 64a 922177i bk5: 64a 922098i bk6: 64a 922173i bk7: 64a 922087i bk8: 28a 922248i bk9: 32a 922188i bk10: 12a 922274i bk11: 8a 922249i bk12: 0a 922305i bk13: 0a 922308i bk14: 4a 922290i bk15: 12a 922212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000350208
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=922309 n_nop=921868 n_act=15 n_pre=3 n_req=108 n_rd=420 n_write=3 bw_util=0.0009173
n_activity=1533 dram_eff=0.5519
bk0: 4a 922282i bk1: 0a 922308i bk2: 40a 922185i bk3: 36a 922178i bk4: 64a 922183i bk5: 64a 922093i bk6: 64a 922173i bk7: 68a 922054i bk8: 32a 922239i bk9: 28a 922226i bk10: 4a 922288i bk11: 12a 922244i bk12: 0a 922306i bk13: 0a 922307i bk14: 0a 922308i bk15: 4a 922290i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000277564
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=922309 n_nop=921850 n_act=19 n_pre=4 n_req=118 n_rd=424 n_write=12 bw_util=0.0009455
n_activity=1714 dram_eff=0.5088
bk0: 4a 922282i bk1: 4a 922289i bk2: 40a 922192i bk3: 40a 922138i bk4: 64a 922174i bk5: 64a 922095i bk6: 64a 922173i bk7: 64a 922098i bk8: 28a 922246i bk9: 28a 922192i bk10: 4a 922289i bk11: 4a 922288i bk12: 8a 922228i bk13: 0a 922307i bk14: 4a 922289i bk15: 4a 922282i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000358882
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=922309 n_nop=921863 n_act=17 n_pre=4 n_req=110 n_rd=420 n_write=5 bw_util=0.0009216
n_activity=1625 dram_eff=0.5231
bk0: 0a 922310i bk1: 4a 922286i bk2: 40a 922187i bk3: 40a 922147i bk4: 64a 922171i bk5: 64a 922092i bk6: 64a 922172i bk7: 64a 922119i bk8: 28a 922222i bk9: 20a 922242i bk10: 4a 922290i bk11: 12a 922275i bk12: 4a 922288i bk13: 12a 922234i bk14: 0a 922305i bk15: 0a 922308i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000223352
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=922309 n_nop=921857 n_act=17 n_pre=4 n_req=113 n_rd=424 n_write=7 bw_util=0.0009346
n_activity=1660 dram_eff=0.5193
bk0: 4a 922285i bk1: 4a 922290i bk2: 44a 922185i bk3: 36a 922181i bk4: 64a 922164i bk5: 64a 922100i bk6: 64a 922175i bk7: 64a 922113i bk8: 24a 922254i bk9: 24a 922243i bk10: 12a 922245i bk11: 4a 922281i bk12: 0a 922306i bk13: 0a 922310i bk14: 0a 922310i bk15: 16a 922185i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000430441

========= L2 cache stats =========
L2_cache_bank[0]: Access = 422, Miss = 49, Miss_rate = 0.116, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 404, Miss = 50, Miss_rate = 0.124, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 405, Miss = 51, Miss_rate = 0.126, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[3]: Access = 398, Miss = 53, Miss_rate = 0.133, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[4]: Access = 396, Miss = 56, Miss_rate = 0.141, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 391, Miss = 51, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 426, Miss = 56, Miss_rate = 0.131, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 400, Miss = 55, Miss_rate = 0.138, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[8]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[9]: Access = 428, Miss = 54, Miss_rate = 0.126, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 400, Miss = 53, Miss_rate = 0.133, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 412, Miss = 51, Miss_rate = 0.124, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[12]: Access = 419, Miss = 53, Miss_rate = 0.126, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 427, Miss = 54, Miss_rate = 0.126, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 396, Miss = 52, Miss_rate = 0.131, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 405, Miss = 53, Miss_rate = 0.131, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[16]: Access = 451, Miss = 54, Miss_rate = 0.120, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 400, Miss = 52, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 399, Miss = 51, Miss_rate = 0.128, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 390, Miss = 54, Miss_rate = 0.138, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 428, Miss = 53, Miss_rate = 0.124, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 394, Miss = 53, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 9019
L2_total_cache_misses = 1161
L2_total_cache_miss_rate = 0.1287
L2_total_cache_pending_hits = 3183
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4364
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3051
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1091
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 269
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 5
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 63
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 42
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 8506
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 337
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 148
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=18173
icnt_total_pkts_simt_to_mem=9356
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.6185
	minimum = 6
	maximum = 52
Network latency average = 9.14471
	minimum = 6
	maximum = 35
Slowest packet = 14157
Flit latency average = 9.04884
	minimum = 6
	maximum = 34
Slowest flit = 22923
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0346584
	minimum = 0.0248447 (at node 5)
	maximum = 0.0574534 (at node 44)
Accepted packet rate average = 0.0346584
	minimum = 0.0248447 (at node 5)
	maximum = 0.0574534 (at node 44)
Injected flit rate average = 0.0519876
	minimum = 0.0248447 (at node 5)
	maximum = 0.0947205 (at node 44)
Accepted flit rate average= 0.0519876
	minimum = 0.0388199 (at node 29)
	maximum = 0.0776398 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.1785 (4 samples)
	minimum = 6 (4 samples)
	maximum = 52.5 (4 samples)
Network latency average = 9.69706 (4 samples)
	minimum = 6 (4 samples)
	maximum = 46.25 (4 samples)
Flit latency average = 9.89534 (4 samples)
	minimum = 6 (4 samples)
	maximum = 45.75 (4 samples)
Fragmentation average = 0 (4 samples)
	minimum = 0 (4 samples)
	maximum = 0 (4 samples)
Injected packet rate average = 0.00898164 (4 samples)
	minimum = 0.00645017 (4 samples)
	maximum = 0.014869 (4 samples)
Accepted packet rate average = 0.00898164 (4 samples)
	minimum = 0.00645017 (4 samples)
	maximum = 0.014869 (4 samples)
Injected flit rate average = 0.0134846 (4 samples)
	minimum = 0.00645017 (4 samples)
	maximum = 0.0248557 (4 samples)
Accepted flit rate average = 0.0134846 (4 samples)
	minimum = 0.0100417 (4 samples)
	maximum = 0.0202894 (4 samples)
Injected packet size average = 1.50135 (4 samples)
Accepted packet size average = 1.50135 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 7 min, 2 sec (422 sec)
gpgpu_simulation_rate = 11186 (inst/sec)
gpgpu_simulation_rate = 3300 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 5: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 347237
gpu_sim_insn = 1253132
gpu_ipc =       3.6089
gpu_tot_sim_cycle = 1967375
gpu_tot_sim_insn = 5973764
gpu_tot_ipc =       3.0364
gpu_tot_issued_cta = 640
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 916
partiton_reqs_in_parallel = 7639214
partiton_reqs_in_parallel_total    = 10927576
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.4373
partiton_reqs_in_parallel_util = 7639214
partiton_reqs_in_parallel_util_total    = 10927576
gpu_sim_cycle_parition_util = 347237
gpu_tot_sim_cycle_parition_util    = 496708
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 4378
partiton_replys_in_parallel_total    = 9019
L2_BW  =       1.1950 GB/Sec
L2_BW_total  =       0.6454 GB/Sec
gpu_total_sim_rate=6095

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 113866
	L1I_total_cache_misses = 4663
	L1I_total_cache_miss_rate = 0.0410
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 63488
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0282
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 61696
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 109203
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4663
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 63488
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 113866
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
178, 178, 177, 178, 177, 178, 177, 178, 427, 193, 178, 178, 178, 178, 178, 178, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 111, 281, 111, 111, 111, 229, 111, 111, 111, 111, 111, 111, 111, 111, 111, 126, 111, 111, 111, 111, 111, 111, 111, 111, 
gpgpu_n_tot_thrd_icount = 6622816
gpgpu_n_tot_w_icount = 206963
gpgpu_n_stall_shd_mem = 4920
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 12225
gpgpu_n_mem_write_global = 979
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 329676
gpgpu_n_store_insn = 989
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2031616
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:37163	W0_Idle:9539534	W0_Scoreboard:14601226	W1:10141	W2:214	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:196608
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 97800 {8:12225,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39160 {40:979,}
traffic_breakdown_coretomem[INST_ACC_R] = 1320 {8:165,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 489928 {40:12214,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 7832 {8:979,}
traffic_breakdown_memtocore[INST_ACC_R] = 22440 {136:165,}
maxmrqlatency = 32 
maxdqlatency = 0 
maxmflatency = 213427 
averagemflatency = 10602 
max_icnt2mem_latency = 213175 
max_icnt2sh_latency = 1967374 
mrq_lat_table:1661 	45 	150 	175 	23 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8646 	1014 	0 	0 	260 	268 	278 	795 	1471 	439 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	5996 	141 	32 	0 	3656 	0 	0 	0 	0 	260 	268 	278 	795 	1471 	439 	61 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	9163 	2613 	475 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	72 	890 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	437 	25 	0 	2 	6 	11 	28 	32 	67 	35 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         1         8         8        16        16         0         0         9         6         2         6         4         2         1         6 
dram[1]:         2         0         8         8        16        16        16         0         7        11         4         4         0         0         0         0 
dram[2]:         0         0         8         8        16        15        17        16         8         0         2         8         2         0         2         0 
dram[3]:         0         2         9         9        16         0         0        18        11        10         3         4         2         0         1         2 
dram[4]:         1         0         9         9        16        16        17         0         6         8         2         7         2         0         1         1 
dram[5]:         0         0         9         9        16         0         0         0         9         6         8         6         0         1         1         1 
dram[6]:         0         0         9        10         0        16        16         0         7         7         5         3         2         1         2         2 
dram[7]:         2         1         9         9         0        16         0        16         8         7         6         2         1         0         1         1 
dram[8]:         2         1         9         9         0         0        16        16        11         6         2         5         7         0         0         0 
dram[9]:         1         2         9         9        16         0        16         0         1         8         0         8         1         4         1         1 
dram[10]:         1         1        10         9        16        16        17         0        10         6         3         2         6         0         0         2 
maximum service time to same row:
dram[0]:    318740     78150    178160    196651     43999    205508       984       987    329928      1664     87897    168471    103610    176655     67081    154244 
dram[1]:    209785    211296    127967     85965     25652     46492    187288      1019    201305    163307    179916    117386    159658         0    183103    325511 
dram[2]:    250945      3358    101483    152100     23047    109408    183500     44178    174588      1685     76432    337064     93780    194588    181805     83042 
dram[3]:    198845    193635    221135    138149     82587     14176       976    136610    152240    275230    125905    257408    193920    138639    127533     30174 
dram[4]:    129661    157053     18238     60619    124642     14177    113165      1026    106805    132988    209265    200189    154560    171877    182875    130215 
dram[5]:      2905    111706    301780    193751    200184     14181    167871      1023    173080    210212    246994    164980    178290    226635    153034    224366 
dram[6]:    200661      5471    236770    121820     14176     77335    148217      1026    130956    120709    141821    173834    101045    149427     91636    211214 
dram[7]:    210523    137963    145595    126484     14179    237615      1021     28497     97535    176242    210776    170506    140771     88416    212257    158793 
dram[8]:    234451    193504    143275    138022     14176     14177     96664     99371    311689    129435    157450    194016    173933    129174    139576    139489 
dram[9]:     45263    235315    145595    166434    126926     14181    226397       995    102745    268292    111455    161944    194402    140382    210025    142267 
dram[10]:     34730    124627    174250     29909    204399    307611    183502      1026    298759    193422    140784    188425    143150         0         0    188710 
average row accesses per activate:
dram[0]:  1.750000  2.000000  3.250000  5.000000  8.500000  6.333333 16.000000 16.000000  5.000000  3.500000  2.666667  2.500000  2.000000  2.000000  1.333333  3.500000 
dram[1]:  5.333333  4.000000  8.000000  5.000000  8.500000  8.500000  8.500000 16.000000  3.250000  5.333333  2.600000  2.333333  9.000000      -nan  4.000000  5.000000 
dram[2]:  4.000000  1.000000  3.750000  3.666667  8.500000  5.000000  9.000000  8.500000  2.833333 10.000000  1.636364  5.333333  1.666667  2.000000  1.333333 12.000000 
dram[3]:  4.000000  1.500000  4.000000  5.500000  9.000000 16.000000 16.000000 10.000000  5.000000  3.200000  1.750000  2.000000  3.666667  9.000000  3.333333  1.500000 
dram[4]:  5.000000  6.000000  5.500000  9.500000  8.500000  8.500000  9.500000 16.000000  2.375000  4.000000  2.000000  4.000000  1.500000  1.000000  2.500000  2.000000 
dram[5]:  6.000000  6.000000  5.000000  9.500000  6.333333 16.000000 17.000000 16.000000  3.500000  3.400000  3.500000  4.000000  4.000000  2.000000  1.500000  4.500000 
dram[6]:  8.000000  4.000000  5.500000  3.750000 16.000000  9.000000  8.500000 16.000000  2.800000  3.000000  2.666667  1.571429  5.000000  2.500000  3.666667  3.666667 
dram[7]:  2.333333  2.500000  9.500000  4.000000 16.000000  9.000000 16.000000  9.000000  5.333333  4.500000  3.000000  2.000000  2.500000  4.000000  1.500000  1.500000 
dram[8]:  2.000000  2.500000  4.500000  9.500000 16.000000 16.000000  8.500000  8.500000  6.500000  3.333333  2.000000  2.200000  7.500000  6.000000  1.000000 10.000000 
dram[9]:  1.500000  1.500000  8.500000  8.500000  9.000000 16.000000  8.500000 16.000000  4.500000  5.000000  3.000000  5.000000  1.333333  1.750000  1.333333  2.000000 
dram[10]:  2.666667  1.333333  8.000000  9.500000  6.333333  9.000000  9.000000 16.000000  4.333333  3.200000  2.250000  2.000000  3.666667      -nan      -nan  2.333333 
average row locality = 2055/457 = 4.496718
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         4        11        12        17        18        16        16        10         7         7         9         5         5         3         4 
dram[1]:         9         2        12        12        17        17        17        16        11        13        11        11         4         0         2         2 
dram[2]:         2         1        12        10        17        19        17        17        14        10        13        12         7         1         3         6 
dram[3]:         2         2        13        16        17        16        16        18        13        15        11         6         6         4         6         2 
dram[4]:         5         3        10        14        17        17        18        16        16        16        10         8         2         1         3         4 
dram[5]:         3         3        10        14        18        16        16        16        13        15        12        12         2         4         2         5 
dram[6]:         4         2        10        13        16        17        17        16        12        13        13         9         8         3         7         6 
dram[7]:         4         3        14        13        16        17        16        18        16        14         8         6         3         2         2         2 
dram[8]:         4         3        14        14        16        16        17        17        12         9         9         9         5         3         1         5 
dram[9]:         2         2        13        13        17        16        17        16         9         9         3         9         3         5         3         4 
dram[10]:         5         3        13        14        18        17        17        16        12        13         7        10         6         0         0         4 
total reads: 1720
min_bank_accesses = 0!
chip skew: 166/141 = 1.18
number of total write accesses:
dram[0]:         2         2         2         3         0         1         0         0         0         0         1         1         3         3         1         3 
dram[1]:         7         2         4         3         0         0         0         0         2         3         2         3         5         0         2         3 
dram[2]:         2         0         3         1         0         1         1         0         3         0         5         4         3         1         1         6 
dram[3]:         2         1         3         6         1         0         0         2         2         1         3         0         5         5         4         1 
dram[4]:         5         3         1         5         0         0         1         0         3         4         2         0         1         0         2         2 
dram[5]:         3         3         0         5         1         0         1         0         1         2         2         4         2         2         1         4 
dram[6]:         4         2         1         2         0         1         0         0         2         2         3         2         7         2         4         5 
dram[7]:         3         2         5         3         0         1         0         0         0         4         1         2         2         2         1         1 
dram[8]:         2         2         4         5         0         0         0         0         1         1         1         2        10         3         0         5 
dram[9]:         1         1         4         4         1         0         0         0         0         1         0         1         1         2         1         2 
dram[10]:         3         1         3         5         1         1         1         0         1         3         2         2         5         0         0         3 
total reads: 335
min_bank_accesses = 0!
chip skew: 37/19 = 1.95
average mf latency per bank:
dram[0]:      41591     89407     68505     52573    178654    172095     61834     61812     61086     56924       341      4266     70192      5637     27379     53415
dram[1]:      24161       332     53510     60160    179950    181188     70900     64423     46284     31125     15742      3708     39110    none       17377     44034
dram[2]:      10898      5173     74225     81505    177326    154044     67500     62562     27010     44812     20726     20926     33644       170     58291     46086
dram[3]:      15208     58466     63636     43960    175870    197762     76156     79324     28701     48807     22243     42466      7814     41585     32202     17142
dram[4]:      20895     37783     84603     50181    192244    187306     69713     81978     30999     28717     20069     28124     73125       770     16703     22582
dram[5]:       1817      2876    114397     49009    177982    201668     73509     77401     47249     42353     32610     13341      1465     51873      3805     22726
dram[6]:      21334       169     97117     86888    185499    164848     74228     69655     31563     32700     27099     20654     25853      2861     17372     12097
dram[7]:      39727       441     46881     57215    188577    167571     78158     75637     32733     46064       359     14777     11391       202      9527     41614
dram[8]:      67623      2060     52160     49114    189860    189767     62490     62436     51012     48525      9618      6513      3922      4777       380      4114
dram[9]:        788     29941     57103     58363    160684    180698     67976     60482     55452     43742       512       373      9614     12529     33948     20831
dram[10]:      12590     29161     63993     48983    166604    165255     56790     60552     25057     17722      7515     10316     54077    none      none       14060
maximum mf latency per bank:
dram[0]:     208090    191588    116963     44575     77889    192470     49759     49765    210821     39311       358     37721    200399     21080    106829    208102
dram[1]:     159257       341     44567     44572     78017     78013    174231     49760    202644     62467     75528     42303    208946         0     69273    200355
dram[2]:      41494      2958    182173     44593     77992     77982    184645     49758     56596     49289    200401    137744    187383       341    200275    178934
dram[3]:      59743    119563     84068     44595     78017     78012     49779    210683     39308    200401    189989    210704     62986    170416    186149     49650
dram[4]:      98079    201081     44578     44588    101283     77981     49774     49779    127239    171390     85925    205496    158595       250     83180    129812
dram[5]:      10225     16681    213427     44591    153397     78012     49751     49759    203007    205607    205497    139613      5031    195197     11415    203623
dram[6]:     169764       341     75372    184651     77991     77969    147637     49751     39317     46622    200400    187249    145213     13578     96283    124480
dram[7]:     147583       352     61799     88386     77898     77892     49749     78133     39356    213131       345     88454     54839       341     26281     88028
dram[8]:     113977      8132     44576     44581     77877     77853     49744     49752    201124     44119     75543     67834     49322     27988       250     39433
dram[9]:        352     70156     44575     59749     77894     77888    187378     49763     39361     39370       346       352     36160     80730    108640    108644
dram[10]:      62613     72984     51077     44578    189981     77849     49755     49758     39304     39305     51595     67805    174359         0         0     36160
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0xc02dc200, atomic=0 1 entries : 0x7ff8b51c7220 :  mf: uid=209469, sid09:w31, part=0, addr=0xc02dc220, load , size=32, unknown  status = IN_PARTITION_DRAM (1967374), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1567076 n_nop=1566384 n_act=46 n_pre=30 n_req=171 n_rd=594 n_write=22 bw_util=0.0007862
n_activity=3360 dram_eff=0.3667
bk0: 18a 1566919i bk1: 16a 1566964i bk2: 44a 1566887i bk3: 48a 1566860i bk4: 68a 1566905i bk5: 72a 1566795i bk6: 64a 1566947i bk7: 64a 1566876i bk8: 40a 1566975i bk9: 28a 1566973i bk10: 28a 1566966i bk11: 36a 1566925i bk12: 20a 1566926i bk13: 20a 1566918i bk14: 12a 1566981i bk15: 16a 1566978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00028333
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1567076 n_nop=1566357 n_act=37 n_pre=22 n_req=192 n_rd=624 n_write=36 bw_util=0.0008423
n_activity=3403 dram_eff=0.3879
bk0: 36a 1566888i bk1: 8a 1567032i bk2: 48a 1566917i bk3: 48a 1566866i bk4: 68a 1566915i bk5: 68a 1566835i bk6: 68a 1566911i bk7: 64a 1566861i bk8: 44a 1566907i bk9: 52a 1566879i bk10: 44a 1566872i bk11: 44a 1566840i bk12: 16a 1566974i bk13: 0a 1567067i bk14: 8a 1567030i bk15: 8a 1567019i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000363097
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1567076 n_nop=1566315 n_act=51 n_pre=35 n_req=192 n_rd=644 n_write=31 bw_util=0.0008615
n_activity=3751 dram_eff=0.3599
bk0: 8a 1567029i bk1: 4a 1567055i bk2: 48a 1566881i bk3: 40a 1566897i bk4: 68a 1566916i bk5: 76a 1566756i bk6: 68a 1566915i bk7: 68a 1566846i bk8: 56a 1566829i bk9: 40a 1566969i bk10: 52a 1566695i bk11: 48a 1566864i bk12: 28a 1566859i bk13: 4a 1567046i bk14: 12a 1566968i bk15: 24a 1566935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000480513
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1567076 n_nop=1566314 n_act=45 n_pre=29 n_req=199 n_rd=652 n_write=36 bw_util=0.0008781
n_activity=3793 dram_eff=0.3628
bk0: 8a 1567029i bk1: 8a 1567020i bk2: 52a 1566877i bk3: 64a 1566775i bk4: 68a 1566903i bk5: 64a 1566864i bk6: 64a 1566943i bk7: 72a 1566804i bk8: 52a 1566919i bk9: 60a 1566840i bk10: 44a 1566797i bk11: 24a 1566962i bk12: 24a 1566918i bk13: 16a 1566977i bk14: 24a 1566927i bk15: 8a 1567013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000278225
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1567076 n_nop=1566337 n_act=43 n_pre=27 n_req=189 n_rd=640 n_write=29 bw_util=0.0008538
n_activity=3552 dram_eff=0.3767
bk0: 20a 1566948i bk1: 12a 1567013i bk2: 40a 1566966i bk3: 56a 1566851i bk4: 68a 1566914i bk5: 68a 1566829i bk6: 72a 1566889i bk7: 64a 1566871i bk8: 64a 1566763i bk9: 64a 1566788i bk10: 40a 1566849i bk11: 32a 1566969i bk12: 8a 1567008i bk13: 4a 1567050i bk14: 12a 1566998i bk15: 16a 1566974i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000279501
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1567076 n_nop=1566343 n_act=37 n_pre=21 n_req=192 n_rd=644 n_write=31 bw_util=0.0008615
n_activity=3419 dram_eff=0.3949
bk0: 12a 1567013i bk1: 12a 1567014i bk2: 40a 1566958i bk3: 56a 1566834i bk4: 72a 1566874i bk5: 64a 1566865i bk6: 64a 1566944i bk7: 64a 1566856i bk8: 52a 1566896i bk9: 60a 1566822i bk10: 48a 1566863i bk11: 48a 1566870i bk12: 8a 1567029i bk13: 16a 1566968i bk14: 8a 1567013i bk15: 20a 1566963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000377774
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1567076 n_nop=1566295 n_act=48 n_pre=32 n_req=203 n_rd=664 n_write=37 bw_util=0.0008947
n_activity=3885 dram_eff=0.3609
bk0: 16a 1566990i bk1: 8a 1567036i bk2: 40a 1566955i bk3: 52a 1566834i bk4: 64a 1566946i bk5: 68a 1566831i bk6: 68a 1566914i bk7: 64a 1566861i bk8: 48a 1566878i bk9: 52a 1566844i bk10: 52a 1566826i bk11: 36a 1566833i bk12: 32a 1566861i bk13: 12a 1566980i bk14: 28a 1566919i bk15: 24a 1566922i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000387346
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1567076 n_nop=1566373 n_act=38 n_pre=22 n_req=181 n_rd=616 n_write=27 bw_util=0.0008206
n_activity=3266 dram_eff=0.3938
bk0: 16a 1566959i bk1: 12a 1566996i bk2: 56a 1566880i bk3: 52a 1566822i bk4: 64a 1566950i bk5: 68a 1566823i bk6: 64a 1566944i bk7: 72a 1566820i bk8: 64a 1566908i bk9: 56a 1566827i bk10: 32a 1566950i bk11: 24a 1566934i bk12: 12a 1566995i bk13: 8a 1567026i bk14: 8a 1567014i bk15: 8a 1567013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000392451
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents
MSHR: tag=0xc02dca00, atomic=0 1 entries : 0x7ff8b7a4ced0 :  mf: uid=209471, sid04:w42, part=8, addr=0xc02dca40, load , size=32, unknown  status = IN_PARTITION_DRAM (1967374), 

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1567076 n_nop=1566368 n_act=37 n_pre=21 n_req=190 n_rd=614 n_write=36 bw_util=0.0008296
n_activity=3318 dram_eff=0.3918
bk0: 14a 1566974i bk1: 12a 1566998i bk2: 56a 1566854i bk3: 56a 1566835i bk4: 64a 1566941i bk5: 64a 1566863i bk6: 68a 1566912i bk7: 68a 1566836i bk8: 48a 1566951i bk9: 36a 1566926i bk10: 36a 1566901i bk11: 36a 1566886i bk12: 20a 1566937i bk13: 12a 1567010i bk14: 4a 1567054i bk15: 20a 1566978i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000313322
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1567076 n_nop=1566441 n_act=34 n_pre=18 n_req=160 n_rd=564 n_write=19 bw_util=0.0007441
n_activity=2800 dram_eff=0.4164
bk0: 8a 1567013i bk1: 8a 1567014i bk2: 52a 1566898i bk3: 52a 1566861i bk4: 68a 1566902i bk5: 64a 1566859i bk6: 68a 1566910i bk7: 64a 1566887i bk8: 36a 1566979i bk9: 36a 1566954i bk10: 12a 1567045i bk11: 36a 1566973i bk12: 12a 1566987i bk13: 20a 1566931i bk14: 12a 1566981i bk15: 16a 1566959i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000212498
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1567076 n_nop=1566355 n_act=42 n_pre=28 n_req=186 n_rd=620 n_write=31 bw_util=0.0008308
n_activity=3512 dram_eff=0.3707
bk0: 20a 1566952i bk1: 12a 1566988i bk2: 52a 1566918i bk3: 56a 1566845i bk4: 72a 1566863i bk5: 68a 1566829i bk6: 68a 1566914i bk7: 64a 1566883i bk8: 48a 1566930i bk9: 52a 1566841i bk10: 28a 1566927i bk11: 40a 1566853i bk12: 24a 1566920i bk13: 0a 1567067i bk14: 0a 1567071i bk15: 16a 1566950i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000383517

========= L2 cache stats =========
L2_cache_bank[0]: Access = 635, Miss = 74, Miss_rate = 0.117, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 620, Miss = 75, Miss_rate = 0.121, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 632, Miss = 83, Miss_rate = 0.131, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 552, Miss = 73, Miss_rate = 0.132, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[4]: Access = 685, Miss = 85, Miss_rate = 0.124, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 583, Miss = 76, Miss_rate = 0.130, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 620, Miss = 84, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 604, Miss = 79, Miss_rate = 0.131, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[8]: Access = 653, Miss = 81, Miss_rate = 0.124, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[9]: Access = 607, Miss = 79, Miss_rate = 0.130, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 589, Miss = 76, Miss_rate = 0.129, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 578, Miss = 85, Miss_rate = 0.147, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[12]: Access = 606, Miss = 87, Miss_rate = 0.144, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 636, Miss = 79, Miss_rate = 0.124, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 609, Miss = 79, Miss_rate = 0.130, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 583, Miss = 75, Miss_rate = 0.129, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[16]: Access = 648, Miss = 78, Miss_rate = 0.120, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 566, Miss = 76, Miss_rate = 0.134, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 588, Miss = 67, Miss_rate = 0.114, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 618, Miss = 74, Miss_rate = 0.120, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 616, Miss = 78, Miss_rate = 0.127, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 569, Miss = 77, Miss_rate = 0.135, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 13397
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1284
L2_total_cache_pending_hits = 3188
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7786
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3051
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 644
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 59
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 12225
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 979
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 165
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=26367
icnt_total_pkts_simt_to_mem=14376
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.93136
	minimum = 6
	maximum = 16
Network latency average = 6.9309
	minimum = 6
	maximum = 16
Slowest packet = 18155
Flit latency average = 6.45989
	minimum = 6
	maximum = 16
Slowest flit = 27646
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000252163
	minimum = 9.21563e-05 (at node 18)
	maximum = 0.000416143 (at node 32)
Accepted packet rate average = 0.000252163
	minimum = 9.21563e-05 (at node 18)
	maximum = 0.000416143 (at node 32)
Injected flit rate average = 0.000380548
	minimum = 9.21563e-05 (at node 18)
	maximum = 0.000803488 (at node 32)
Accepted flit rate average= 0.000380548
	minimum = 0.000184313 (at node 18)
	maximum = 0.000738691 (at node 21)
Injected packet length average = 1.50914
Accepted packet length average = 1.50914
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.52907 (5 samples)
	minimum = 6 (5 samples)
	maximum = 45.2 (5 samples)
Network latency average = 9.14383 (5 samples)
	minimum = 6 (5 samples)
	maximum = 40.2 (5 samples)
Flit latency average = 9.20825 (5 samples)
	minimum = 6 (5 samples)
	maximum = 39.8 (5 samples)
Fragmentation average = 0 (5 samples)
	minimum = 0 (5 samples)
	maximum = 0 (5 samples)
Injected packet rate average = 0.00723574 (5 samples)
	minimum = 0.00517856 (5 samples)
	maximum = 0.0119784 (5 samples)
Accepted packet rate average = 0.00723574 (5 samples)
	minimum = 0.00517856 (5 samples)
	maximum = 0.0119784 (5 samples)
Injected flit rate average = 0.0108638 (5 samples)
	minimum = 0.00517856 (5 samples)
	maximum = 0.0200452 (5 samples)
Accepted flit rate average = 0.0108638 (5 samples)
	minimum = 0.0080702 (5 samples)
	maximum = 0.0163793 (5 samples)
Injected packet size average = 1.50141 (5 samples)
Accepted packet size average = 1.50141 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 20 sec (980 sec)
gpgpu_simulation_rate = 6095 (inst/sec)
gpgpu_simulation_rate = 2007 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 6 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 6: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 1436
gpu_sim_insn = 1117092
gpu_ipc =     777.9193
gpu_tot_sim_cycle = 2190961
gpu_tot_sim_insn = 7090856
gpu_tot_ipc =       3.2364
gpu_tot_issued_cta = 768
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 916
partiton_reqs_in_parallel = 31592
partiton_reqs_in_parallel_total    = 18566790
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.4887
partiton_reqs_in_parallel_util = 31592
partiton_reqs_in_parallel_util_total    = 18566790
gpu_sim_cycle_parition_util = 1436
gpu_tot_sim_cycle_parition_util    = 843945
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 3120
partiton_replys_in_parallel_total    = 13397
L2_BW  =     205.9374 GB/Sec
L2_BW_total  =       0.7145 GB/Sec
gpu_total_sim_rate=7184

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 135686
	L1I_total_cache_misses = 4663
	L1I_total_cache_miss_rate = 0.0344
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 73728
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0243
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 71936
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 131023
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4663
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 73728
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 135686
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
214, 199, 198, 199, 198, 199, 198, 199, 448, 214, 199, 199, 199, 214, 199, 214, 153, 153, 153, 153, 153, 168, 153, 153, 153, 153, 168, 153, 153, 153, 153, 153, 153, 153, 153, 153, 153, 153, 153, 153, 153, 323, 168, 153, 153, 271, 153, 153, 132, 132, 132, 132, 147, 132, 132, 147, 132, 132, 132, 132, 132, 132, 132, 147, 
gpgpu_n_tot_thrd_icount = 7896800
gpgpu_n_tot_w_icount = 246775
gpgpu_n_stall_shd_mem = 8017
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 14273
gpgpu_n_mem_write_global = 2051
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 395212
gpgpu_n_store_insn = 2181
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2359296
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3008
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 123
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:43394	W0_Idle:9551738	W0_Scoreboard:14615253	W1:12770	W2:522	W3:11	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:233472
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 114184 {8:14273,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 82040 {40:2051,}
traffic_breakdown_coretomem[INST_ACC_R] = 1320 {8:165,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 571848 {40:14262,72:2,136:9,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 16408 {8:2051,}
traffic_breakdown_memtocore[INST_ACC_R] = 22440 {136:165,}
maxmrqlatency = 32 
maxdqlatency = 0 
maxmflatency = 213427 
averagemflatency = 8874 
max_icnt2mem_latency = 213175 
max_icnt2sh_latency = 2190960 
mrq_lat_table:1661 	45 	150 	175 	23 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	11676 	1104 	0 	0 	260 	268 	278 	795 	1471 	439 	61 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	7846 	267 	213 	335 	4188 	79 	17 	0 	0 	260 	268 	278 	795 	1471 	439 	61 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	10987 	2835 	477 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	72 	890 	1072 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	439 	25 	0 	2 	6 	11 	28 	32 	67 	36 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         2         1         8         8        16        16         0         0         9         6         2         6         4         2         1         6 
dram[1]:         2         0         8         8        16        16        16         0         7        11         4         4         0         0         0         0 
dram[2]:         0         0         8         8        16        15        17        16         8         0         2         8         2         0         2         0 
dram[3]:         0         2         9         9        16         0         0        18        11        10         3         4         2         0         1         2 
dram[4]:         1         0         9         9        16        16        17         0         6         8         2         7         2         0         1         1 
dram[5]:         0         0         9         9        16         0         0         0         9         6         8         6         0         1         1         1 
dram[6]:         0         0         9        10         0        16        16         0         7         7         5         3         2         1         2         2 
dram[7]:         2         1         9         9         0        16         0        16         8         7         6         2         1         0         1         1 
dram[8]:         2         1         9         9         0         0        16        16        11         6         2         5         7         0         0         0 
dram[9]:         1         2         9         9        16         0        16         0         1         8         0         8         1         4         1         1 
dram[10]:         1         1        10         9        16        16        17         0        10         6         3         2         6         0         0         2 
maximum service time to same row:
dram[0]:    318740     78150    178160    196651     43999    205508       984       987    329928      1664     87897    168471    103610    176655     67081    154244 
dram[1]:    209785    211296    127967     85965     25652     46492    187288      1019    201305    163307    179916    117386    159658         0    183103    325511 
dram[2]:    250945      3358    101483    152100     23047    109408    183500     44178    174588      1685     76432    337064     93780    194588    181805     83042 
dram[3]:    198845    193635    221135    138149     82587     14176       976    136610    152240    275230    125905    257408    193920    138639    127533     30174 
dram[4]:    129661    157053     18238     60619    124642     14177    113165      1026    106805    132988    209265    200189    154560    171877    182875    130215 
dram[5]:      2905    111706    301780    193751    200184     14181    167871      1023    173080    210212    246994    164980    178290    226635    153034    224366 
dram[6]:    200661      5471    236770    121820     14176     77335    148217      1026    130956    120709    141821    173834    101045    149427     91636    211214 
dram[7]:    210523    137963    145595    126484     14179    237615      1021     28497     97535    176242    210776    170506    140771     88416    212257    158793 
dram[8]:    234451    193504    143275    138022     14176     14177     96664     99371    311689    129435    157450    194016    173933    129174    139576    139489 
dram[9]:     45263    235315    145595    166434    126926     14181    226397       995    102745    268292    111455    161944    194402    140382    210025    142267 
dram[10]:     34730    124627    174250     29909    204399    307611    183502      1026    298759    193422    140784    188425    143150         0         0    188710 
average row accesses per activate:
dram[0]:  1.750000  2.000000  3.250000  5.000000  8.500000  6.333333 16.000000 16.000000  5.000000  3.500000  2.666667  2.500000  2.000000  2.000000  1.333333  3.500000 
dram[1]:  5.333333  4.000000  8.000000  5.000000  8.500000  8.500000  8.500000 16.000000  3.250000  5.333333  2.600000  2.333333  9.000000      -nan  4.000000  5.000000 
dram[2]:  4.000000  1.000000  3.750000  3.666667  8.500000  5.000000  9.000000  8.500000  2.833333 10.000000  1.636364  5.333333  1.666667  2.000000  1.333333 12.000000 
dram[3]:  4.000000  1.500000  4.000000  5.500000  9.000000 16.000000 16.000000 10.000000  5.000000  3.200000  1.750000  2.000000  3.666667  9.000000  3.333333  1.500000 
dram[4]:  5.000000  6.000000  5.500000  9.500000  8.500000  8.500000  9.500000 16.000000  2.375000  4.000000  2.000000  4.000000  1.500000  1.000000  2.500000  2.000000 
dram[5]:  6.000000  6.000000  5.000000  9.500000  6.333333 16.000000 17.000000 16.000000  3.500000  3.400000  3.500000  4.000000  4.000000  2.000000  1.500000  4.500000 
dram[6]:  8.000000  4.000000  5.500000  3.750000 16.000000  9.000000  8.500000 16.000000  2.800000  3.000000  2.666667  1.571429  5.000000  2.500000  3.666667  3.666667 
dram[7]:  2.333333  2.500000  9.500000  4.000000 16.000000  9.000000 16.000000  9.000000  5.333333  4.500000  3.000000  2.000000  2.500000  4.000000  1.500000  1.500000 
dram[8]:  2.000000  2.500000  4.500000  9.500000 16.000000 16.000000  8.500000  8.500000  6.500000  3.333333  2.000000  2.200000  7.500000  6.000000  1.000000 10.000000 
dram[9]:  1.500000  1.500000  8.500000  8.500000  9.000000 16.000000  8.500000 16.000000  4.500000  5.000000  3.000000  5.000000  1.333333  1.750000  1.333333  2.000000 
dram[10]:  2.666667  1.333333  8.000000  9.500000  6.333333  9.000000  9.000000 16.000000  4.333333  3.200000  2.250000  2.000000  3.666667      -nan      -nan  2.333333 
average row locality = 2055/457 = 4.496718
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         5         4        11        12        17        18        16        16        10         7         7         9         5         5         3         4 
dram[1]:         9         2        12        12        17        17        17        16        11        13        11        11         4         0         2         2 
dram[2]:         2         1        12        10        17        19        17        17        14        10        13        12         7         1         3         6 
dram[3]:         2         2        13        16        17        16        16        18        13        15        11         6         6         4         6         2 
dram[4]:         5         3        10        14        17        17        18        16        16        16        10         8         2         1         3         4 
dram[5]:         3         3        10        14        18        16        16        16        13        15        12        12         2         4         2         5 
dram[6]:         4         2        10        13        16        17        17        16        12        13        13         9         8         3         7         6 
dram[7]:         4         3        14        13        16        17        16        18        16        14         8         6         3         2         2         2 
dram[8]:         4         3        14        14        16        16        17        17        12         9         9         9         5         3         1         5 
dram[9]:         2         2        13        13        17        16        17        16         9         9         3         9         3         5         3         4 
dram[10]:         5         3        13        14        18        17        17        16        12        13         7        10         6         0         0         4 
total reads: 1720
min_bank_accesses = 0!
chip skew: 166/141 = 1.18
number of total write accesses:
dram[0]:         2         2         2         3         0         1         0         0         0         0         1         1         3         3         1         3 
dram[1]:         7         2         4         3         0         0         0         0         2         3         2         3         5         0         2         3 
dram[2]:         2         0         3         1         0         1         1         0         3         0         5         4         3         1         1         6 
dram[3]:         2         1         3         6         1         0         0         2         2         1         3         0         5         5         4         1 
dram[4]:         5         3         1         5         0         0         1         0         3         4         2         0         1         0         2         2 
dram[5]:         3         3         0         5         1         0         1         0         1         2         2         4         2         2         1         4 
dram[6]:         4         2         1         2         0         1         0         0         2         2         3         2         7         2         4         5 
dram[7]:         3         2         5         3         0         1         0         0         0         4         1         2         2         2         1         1 
dram[8]:         2         2         4         5         0         0         0         0         1         1         1         2        10         3         0         5 
dram[9]:         1         1         4         4         1         0         0         0         0         1         0         1         1         2         1         2 
dram[10]:         3         1         3         5         1         1         1         0         1         3         2         2         5         0         0         3 
total reads: 335
min_bank_accesses = 0!
chip skew: 37/19 = 1.95
average mf latency per bank:
dram[0]:      41591     89407     68537     52616    178791    172228     62492     62423     61620     57541       563      4426     70192      5637     27379     53415
dram[1]:      24161       332     53555     60207    180070    181277     71510     65070     46712     31479     15853      3835     39110    none       17377     44034
dram[2]:      10898      5173     74264     81525    177473    154116     68058     63203     27334     45430     20822     21039     33644       170     58291     46086
dram[3]:      15208     58466     63653     43972    175953    197883     76800     79862     29119     49194     22353     42610      7814     41585     32202     17142
dram[4]:      20895     37783     84688     50212    192355    187432     70303     82623     31273     28976     20177     28288     73125       770     16703     22582
dram[5]:       1817      2876    114472     49009    178085    201789     74146     78004     47632     42667     32732     13436      1465     51873      3805     22726
dram[6]:      21334       169     97164     86936    185668    164993     74771     70298     32016     33066     27196     20813     25853      2861     17372     12097
dram[7]:      39727       441     46896     57277    188760    167760     78858     76191     33087     46369       511     14861     11391       202      9527     41614
dram[8]:      67623      2060     52212     49148    190040    189903     63141     63052     51442     49033      9802      6597      7021      4777       380      4114
dram[9]:        788     29941     57145     58399    160824    180865     68647     61186     55891     44211       722       508      9614     12529     33948     20831
dram[10]:      12590     29161     64030     49041    166747    165385     57351     61247     25470     18035      7755     10457     54077    none      none       14060
maximum mf latency per bank:
dram[0]:     208090    191588    116963     44575     77889    192470     49759     49765    210821     39311       358     37721    200399     21080    106829    208102
dram[1]:     159257       341     44567     44572     78017     78013    174231     49760    202644     62467     75528     42303    208946         0     69273    200355
dram[2]:      41494      2958    182173     44593     77992     77982    184645     49758     56596     49289    200401    137744    187383       341    200275    178934
dram[3]:      59743    119563     84068     44595     78017     78012     49779    210683     39308    200401    189989    210704     62986    170416    186149     49650
dram[4]:      98079    201081     44578     44588    101283     77981     49774     49779    127239    171390     85925    205496    158595       250     83180    129812
dram[5]:      10225     16681    213427     44591    153397     78012     49751     49759    203007    205607    205497    139613      5031    195197     11415    203623
dram[6]:     169764       341     75372    184651     77991     77969    147637     49751     39317     46622    200400    187249    145213     13578     96283    124480
dram[7]:     147583       352     61799     88386     77898     77892     49749     78133     39356    213131       379     88454     54839       341     26281     88028
dram[8]:     113977      8132     44576     44581     77877     77853     49744     49752    201124     44119     75543     67834     49322     27988       250     39433
dram[9]:        352     70156     44575     59749     77894     77888    187378     49763     39361     39370       346       407     36160     80730    108640    108644
dram[10]:      62613     72984     51077     44578    189981     77849     49755     49758     39304     39305     51595     67805    174359         0         0     36160
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1569741 n_nop=1569047 n_act=46 n_pre=30 n_req=171 n_rd=596 n_write=22 bw_util=0.0007874
n_activity=3378 dram_eff=0.3659
bk0: 20a 1569581i bk1: 16a 1569629i bk2: 44a 1569552i bk3: 48a 1569525i bk4: 68a 1569570i bk5: 72a 1569460i bk6: 64a 1569612i bk7: 64a 1569541i bk8: 40a 1569640i bk9: 28a 1569638i bk10: 28a 1569631i bk11: 36a 1569590i bk12: 20a 1569591i bk13: 20a 1569583i bk14: 12a 1569646i bk15: 16a 1569643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000282849
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1569741 n_nop=1569022 n_act=37 n_pre=22 n_req=192 n_rd=624 n_write=36 bw_util=0.0008409
n_activity=3403 dram_eff=0.3879
bk0: 36a 1569553i bk1: 8a 1569697i bk2: 48a 1569582i bk3: 48a 1569531i bk4: 68a 1569580i bk5: 68a 1569500i bk6: 68a 1569576i bk7: 64a 1569526i bk8: 44a 1569572i bk9: 52a 1569544i bk10: 44a 1569537i bk11: 44a 1569505i bk12: 16a 1569639i bk13: 0a 1569732i bk14: 8a 1569695i bk15: 8a 1569684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00036248
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1569741 n_nop=1568980 n_act=51 n_pre=35 n_req=192 n_rd=644 n_write=31 bw_util=0.00086
n_activity=3751 dram_eff=0.3599
bk0: 8a 1569694i bk1: 4a 1569720i bk2: 48a 1569546i bk3: 40a 1569562i bk4: 68a 1569581i bk5: 76a 1569421i bk6: 68a 1569580i bk7: 68a 1569511i bk8: 56a 1569494i bk9: 40a 1569634i bk10: 52a 1569360i bk11: 48a 1569529i bk12: 28a 1569524i bk13: 4a 1569711i bk14: 12a 1569633i bk15: 24a 1569600i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000479697
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1569741 n_nop=1568979 n_act=45 n_pre=29 n_req=199 n_rd=652 n_write=36 bw_util=0.0008766
n_activity=3793 dram_eff=0.3628
bk0: 8a 1569694i bk1: 8a 1569685i bk2: 52a 1569542i bk3: 64a 1569440i bk4: 68a 1569568i bk5: 64a 1569529i bk6: 64a 1569608i bk7: 72a 1569469i bk8: 52a 1569584i bk9: 60a 1569505i bk10: 44a 1569462i bk11: 24a 1569627i bk12: 24a 1569583i bk13: 16a 1569642i bk14: 24a 1569592i bk15: 8a 1569678i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000277753
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1569741 n_nop=1569002 n_act=43 n_pre=27 n_req=189 n_rd=640 n_write=29 bw_util=0.0008524
n_activity=3552 dram_eff=0.3767
bk0: 20a 1569613i bk1: 12a 1569678i bk2: 40a 1569631i bk3: 56a 1569516i bk4: 68a 1569579i bk5: 68a 1569494i bk6: 72a 1569554i bk7: 64a 1569536i bk8: 64a 1569428i bk9: 64a 1569453i bk10: 40a 1569514i bk11: 32a 1569634i bk12: 8a 1569673i bk13: 4a 1569715i bk14: 12a 1569663i bk15: 16a 1569639i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000279027
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1569741 n_nop=1569008 n_act=37 n_pre=21 n_req=192 n_rd=644 n_write=31 bw_util=0.00086
n_activity=3419 dram_eff=0.3949
bk0: 12a 1569678i bk1: 12a 1569679i bk2: 40a 1569623i bk3: 56a 1569499i bk4: 72a 1569539i bk5: 64a 1569530i bk6: 64a 1569609i bk7: 64a 1569521i bk8: 52a 1569561i bk9: 60a 1569487i bk10: 48a 1569528i bk11: 48a 1569535i bk12: 8a 1569694i bk13: 16a 1569633i bk14: 8a 1569678i bk15: 20a 1569628i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000377132
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1569741 n_nop=1568960 n_act=48 n_pre=32 n_req=203 n_rd=664 n_write=37 bw_util=0.0008931
n_activity=3885 dram_eff=0.3609
bk0: 16a 1569655i bk1: 8a 1569701i bk2: 40a 1569620i bk3: 52a 1569499i bk4: 64a 1569611i bk5: 68a 1569496i bk6: 68a 1569579i bk7: 64a 1569526i bk8: 48a 1569543i bk9: 52a 1569509i bk10: 52a 1569491i bk11: 36a 1569498i bk12: 32a 1569526i bk13: 12a 1569645i bk14: 28a 1569584i bk15: 24a 1569587i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000386688
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1569741 n_nop=1569038 n_act=38 n_pre=22 n_req=181 n_rd=616 n_write=27 bw_util=0.0008192
n_activity=3266 dram_eff=0.3938
bk0: 16a 1569624i bk1: 12a 1569661i bk2: 56a 1569545i bk3: 52a 1569487i bk4: 64a 1569615i bk5: 68a 1569488i bk6: 64a 1569609i bk7: 72a 1569485i bk8: 64a 1569573i bk9: 56a 1569492i bk10: 32a 1569615i bk11: 24a 1569599i bk12: 12a 1569660i bk13: 8a 1569691i bk14: 8a 1569679i bk15: 8a 1569678i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000391784
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1569741 n_nop=1569031 n_act=37 n_pre=21 n_req=190 n_rd=616 n_write=36 bw_util=0.0008307
n_activity=3336 dram_eff=0.3909
bk0: 16a 1569636i bk1: 12a 1569663i bk2: 56a 1569519i bk3: 56a 1569500i bk4: 64a 1569606i bk5: 64a 1569528i bk6: 68a 1569577i bk7: 68a 1569501i bk8: 48a 1569616i bk9: 36a 1569591i bk10: 36a 1569566i bk11: 36a 1569551i bk12: 20a 1569602i bk13: 12a 1569675i bk14: 4a 1569719i bk15: 20a 1569643i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00031279
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1569741 n_nop=1569106 n_act=34 n_pre=18 n_req=160 n_rd=564 n_write=19 bw_util=0.0007428
n_activity=2800 dram_eff=0.4164
bk0: 8a 1569678i bk1: 8a 1569679i bk2: 52a 1569563i bk3: 52a 1569526i bk4: 68a 1569567i bk5: 64a 1569524i bk6: 68a 1569575i bk7: 64a 1569552i bk8: 36a 1569644i bk9: 36a 1569619i bk10: 12a 1569710i bk11: 36a 1569638i bk12: 12a 1569652i bk13: 20a 1569596i bk14: 12a 1569646i bk15: 16a 1569624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000212137
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=1569741 n_nop=1569020 n_act=42 n_pre=28 n_req=186 n_rd=620 n_write=31 bw_util=0.0008294
n_activity=3512 dram_eff=0.3707
bk0: 20a 1569617i bk1: 12a 1569653i bk2: 52a 1569583i bk3: 56a 1569510i bk4: 72a 1569528i bk5: 68a 1569494i bk6: 68a 1569579i bk7: 64a 1569548i bk8: 48a 1569595i bk9: 52a 1569506i bk10: 28a 1569592i bk11: 40a 1569518i bk12: 24a 1569585i bk13: 0a 1569732i bk14: 0a 1569736i bk15: 16a 1569615i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000382866

========= L2 cache stats =========
L2_cache_bank[0]: Access = 767, Miss = 74, Miss_rate = 0.096, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 746, Miss = 75, Miss_rate = 0.101, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 762, Miss = 83, Miss_rate = 0.109, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 679, Miss = 73, Miss_rate = 0.108, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[4]: Access = 816, Miss = 85, Miss_rate = 0.104, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 714, Miss = 76, Miss_rate = 0.106, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 746, Miss = 84, Miss_rate = 0.113, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 731, Miss = 79, Miss_rate = 0.108, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[8]: Access = 786, Miss = 81, Miss_rate = 0.103, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[9]: Access = 733, Miss = 79, Miss_rate = 0.108, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 721, Miss = 76, Miss_rate = 0.105, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 701, Miss = 85, Miss_rate = 0.121, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[12]: Access = 734, Miss = 87, Miss_rate = 0.119, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 770, Miss = 79, Miss_rate = 0.103, Pending_hits = 153, Reservation_fails = 0
L2_cache_bank[14]: Access = 745, Miss = 79, Miss_rate = 0.106, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 718, Miss = 75, Miss_rate = 0.104, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[16]: Access = 1052, Miss = 78, Miss_rate = 0.074, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 688, Miss = 76, Miss_rate = 0.110, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[18]: Access = 711, Miss = 67, Miss_rate = 0.094, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 745, Miss = 74, Miss_rate = 0.099, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 747, Miss = 78, Miss_rate = 0.104, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 705, Miss = 77, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 16517
L2_total_cache_misses = 1720
L2_total_cache_miss_rate = 0.1041
L2_total_cache_pending_hits = 3188
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 9834
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3051
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1388
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1716
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 10
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 325
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 59
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 14273
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 2051
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 165
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=31535
icnt_total_pkts_simt_to_mem=18568
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.8518
	minimum = 6
	maximum = 339
Network latency average = 17.4407
	minimum = 6
	maximum = 265
Slowest packet = 29622
Flit latency average = 18.0262
	minimum = 6
	maximum = 265
Slowest flit = 44821
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0434843
	minimum = 0.030662 (at node 3)
	maximum = 0.140767 (at node 44)
Accepted packet rate average = 0.0434843
	minimum = 0.030662 (at node 3)
	maximum = 0.140767 (at node 44)
Injected flit rate average = 0.0652265
	minimum = 0.0390244 (at node 3)
	maximum = 0.174216 (at node 44)
Accepted flit rate average= 0.0652265
	minimum = 0.0515679 (at node 45)
	maximum = 0.248084 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 12.0828 (6 samples)
	minimum = 6 (6 samples)
	maximum = 94.1667 (6 samples)
Network latency average = 10.5266 (6 samples)
	minimum = 6 (6 samples)
	maximum = 77.6667 (6 samples)
Flit latency average = 10.6779 (6 samples)
	minimum = 6 (6 samples)
	maximum = 77.3333 (6 samples)
Fragmentation average = 0 (6 samples)
	minimum = 0 (6 samples)
	maximum = 0 (6 samples)
Injected packet rate average = 0.0132772 (6 samples)
	minimum = 0.00942581 (6 samples)
	maximum = 0.0334431 (6 samples)
Accepted packet rate average = 0.0132772 (6 samples)
	minimum = 0.00942581 (6 samples)
	maximum = 0.0334431 (6 samples)
Injected flit rate average = 0.0199243 (6 samples)
	minimum = 0.0108195 (6 samples)
	maximum = 0.0457404 (6 samples)
Accepted flit rate average = 0.0199243 (6 samples)
	minimum = 0.0153198 (6 samples)
	maximum = 0.0549967 (6 samples)
Injected packet size average = 1.50064 (6 samples)
Accepted packet size average = 1.50064 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 16 min, 27 sec (987 sec)
gpgpu_simulation_rate = 7184 (inst/sec)
gpgpu_simulation_rate = 2219 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 7: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 638457
gpu_sim_insn = 1294722
gpu_ipc =       2.0279
gpu_tot_sim_cycle = 3056640
gpu_tot_sim_insn = 8385578
gpu_tot_ipc =       2.7434
gpu_tot_issued_cta = 896
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 916
partiton_reqs_in_parallel = 14046054
partiton_reqs_in_parallel_total    = 18598382
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =      10.6798
partiton_reqs_in_parallel_util = 14046054
partiton_reqs_in_parallel_util_total    = 18598382
gpu_sim_cycle_parition_util = 638457
gpu_tot_sim_cycle_parition_util    = 845381
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 16221
partiton_replys_in_parallel_total    = 16517
L2_BW  =       2.4081 GB/Sec
L2_BW_total  =       1.0152 GB/Sec
gpu_total_sim_rate=3723

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 183314
	L1I_total_cache_misses = 4672
	L1I_total_cache_miss_rate = 0.0255
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 88064
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0203
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 86272
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 178642
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4672
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 88064
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 183314
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
237, 222, 221, 222, 221, 341, 221, 445, 471, 511, 222, 222, 222, 237, 222, 237, 410, 176, 176, 176, 373, 191, 176, 176, 176, 347, 414, 176, 176, 176, 425, 176, 176, 451, 176, 176, 176, 176, 176, 176, 176, 346, 191, 176, 176, 294, 176, 176, 155, 155, 155, 155, 170, 378, 155, 170, 155, 155, 155, 155, 445, 155, 155, 170, 
gpgpu_n_tot_thrd_icount = 10758720
gpgpu_n_tot_w_icount = 336210
gpgpu_n_stall_shd_mem = 8696
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 26517
gpgpu_n_mem_write_global = 6025
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 471225
gpgpu_n_store_insn = 6185
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2818048
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3687
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 123
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:49600	W0_Idle:12153664	W0_Scoreboard:42792302	W1:57539	W2:4124	W3:115	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:274432
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 212136 {8:26517,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 241000 {40:6025,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1078728 {40:26275,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 48200 {8:6025,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 32 
maxdqlatency = 0 
maxmflatency = 434849 
averagemflatency = 6999 
max_icnt2mem_latency = 434596 
max_icnt2sh_latency = 3056602 
mrq_lat_table:4151 	50 	155 	565 	36 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	26565 	2092 	0 	0 	262 	270 	279 	807 	1499 	488 	151 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	21434 	279 	213 	335 	6468 	79 	17 	0 	0 	262 	270 	279 	807 	1499 	488 	151 	157 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	23144 	2922 	477 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	72 	890 	5046 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1375 	33 	0 	2 	10 	16 	35 	70 	148 	65 	24 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12         8         8        16        16        16        16         9        10         4         6         4         2         8        14 
dram[1]:        12         8         8         8        16        16        16        16         7        11         6         6        10         8        10        12 
dram[2]:        12        12        14        12        16        15        17        16         8        12         8        12         6         8         2        12 
dram[3]:        18        10        10        10        16        16        16        18        11        10         4         6         8         9         8         4 
dram[4]:        11        10         9        10        16        16        17        16         7         8         4         7         4        16        12         6 
dram[5]:        10         6         9        10        16        16        17        16         9         6         8         6         4        14         8        12 
dram[6]:        12        14         9        10        16        16        16        16         7         7        12        12        12         4         8         8 
dram[7]:        12        18        10        10        16        16        16        16         8         7         8         8         8         8        10         6 
dram[8]:        12         6        12        12        16        16        16        16        11         6         6         5         8         6        10        10 
dram[9]:        14        10        10        10        16        16        16        16        14         8         8         8         6        10         2        10 
dram[10]:        14        16        10        16        16        16        17        16        10         6         8         4        12         8         6         8 
maximum service time to same row:
dram[0]:    318740    209812    239806    196651    273938    205508    487653    190165    329928    188234    137229    218593    103610    176655    147279    407020 
dram[1]:    209785    412165    127967    125610    321688    156300    187288    111149    201305    248515    225077    316770    548153    469413    256986    325511 
dram[2]:    522317    204224    584293    287407    304352    325639    183500    486283    174588    236124    296025    337064    414282    194588    181805     83042 
dram[3]:    377629    332392    221135    138149    167109    123090       976    377509    160756    275230    129744    257408    193920    197769    127533    156213 
dram[4]:    187032    194490     18238    264747    124642    174535    113165      1026    275855    303125    209265    220299    201169    530531    309052    151760 
dram[5]:    299378    116679    379246    193751    272865    565169    167871    223669    436044    345766    246994    327458    184460    398687    292154    275558 
dram[6]:    375924    317241    246638    129200     56489    194941    148217    168781    165342    182053    158315    365848    595386    149427    310030    211214 
dram[7]:    469523    512410    145595    285770    345406    262775    414195    325223     97535    194741    210776    319663    229705    132013    212257    218559 
dram[8]:    253302    193504    196574    280480    461038    341270     96664    293821    339574    370520    203113    211019    239439    129174    158953    139489 
dram[9]:    283682    235315    258253    233183    221426    216747    226397    382707    296456    268292    123603    161944    210174    357089    210025    204789 
dram[10]:    186920    271997    174250    284930    351865    307611    424628    306713    298759    193422    255859    293668    143150    161640    140663    188710 
average row accesses per activate:
dram[0]:  3.400000  3.000000  2.833333 10.333333  4.333333  5.200000  5.250000  4.200000  2.285714  3.500000  2.153846  2.000000  2.875000  6.500000  2.818182  3.571429 
dram[1]:  3.222222  2.714286  8.000000  3.500000  5.500000  3.111111  4.750000  4.750000  2.266667  2.583333  2.375000  2.692308  4.600000  3.000000  3.375000  3.750000 
dram[2]:  3.500000  3.375000  4.000000  3.666667  5.250000  4.000000  5.000000  4.000000  2.285714  3.083333  2.095238  3.416667  1.916667  3.625000  4.200000  7.000000 
dram[3]:  7.666667  3.714286  4.250000  4.875000  6.000000  4.600000  9.000000  4.600000  3.600000  2.454545  1.714286  2.250000  2.818182  2.900000  4.142857  1.900000 
dram[4]:  2.454545  3.000000  6.600000  4.750000  9.000000  3.375000  9.500000  8.500000  2.384615  3.300000  1.714286  3.300000  2.125000  2.888889  3.000000  2.200000 
dram[5]:  3.333333  2.333333  3.777778  4.333333  3.571429  5.500000  9.000000  4.750000  2.636364  2.333333  2.187500  2.785714  3.000000  3.875000  2.300000  3.444444 
dram[6]:  6.000000  5.000000  3.000000  4.000000  4.400000  3.714286  3.500000  4.000000  1.944444  2.333333  2.529412  2.533333  3.125000  3.428571  2.636364  2.818182 
dram[7]:  4.500000  3.625000  2.866667  4.111111  5.750000  4.800000  5.000000  5.500000  4.333333  2.769231  2.384615  2.428571  2.500000  3.000000  2.333333  3.714286 
dram[8]:  3.428571  3.000000  3.800000  5.500000 10.000000  5.000000  6.333333  4.000000  4.285714  2.888889  2.142857  1.666667  4.666667  5.600000  4.600000  4.428571 
dram[9]:  4.125000  2.625000  5.714286  4.200000  4.000000  3.000000  8.500000  8.500000  3.428571  2.800000  2.157895  3.000000  2.571429  2.538461  3.857143  3.300000 
dram[10]:  5.400000  3.000000  4.250000  7.200000  3.428571  7.000000  6.333333  3.500000  2.500000  2.692308  2.857143  2.000000  4.166667  4.250000  3.333333  2.272727 
average row locality = 4958/1516 = 3.270448
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        17        24        20        24        23        21        21        26        28        22        26        14        14        20        15 
dram[1]:        17        11        21        20        21        26        19        19        27        24        28        25        12         9        16        17 
dram[2]:        12        16        22        23        20        22        19        20        25        28        31        28        15        17        12        15 
dram[3]:        12        15        23        26        21        21        18        21        27        23        26        28        19        17        18        14 
dram[4]:        16        14        22        25        18        24        18        17        26        26        28        23        11        16        16        22 
dram[5]:        18         9        24        26        22        21        17        19        23        28        28        27        12        18        14        19 
dram[6]:        13        14        24        22        21        23        21        20        29        23        31        28        15        14        20        19 
dram[7]:        15        17        31        25        21        21        20        22        22        27        22        24        16        17        19        15 
dram[8]:        14        16        26        22        18        19        19        20        23        22        22        31        13        15        13        17 
dram[9]:        19        13        27        28        22        26        17        17        21        23        30        27        23        21        16        20 
dram[10]:        16        16        24        24        23        19        18        21        27        28        27        23        14        19        12        15 
total reads: 3606
bank skew: 31/9 = 3.44
chip skew: 350/310 = 1.13
number of total write accesses:
dram[0]:        13        10        10        11         2         3         0         0         6         7         6        10         9        12        11        10 
dram[1]:        12         8        11         8         1         2         0         0         7         7        10        10        11         6        11        13 
dram[2]:         9        11        10        10         1         2         1         0         7         9        13        13         8        12         9        13 
dram[3]:        11        11        11        13         3         2         0         2         9         4        10         8        12        12        11         5 
dram[4]:        11        10        11        13         0         3         1         0         5         7         8        10         6        10        11        11 
dram[5]:        12         5        10        13         3         1         1         0         6         7         7        12         9        13         9        12 
dram[6]:        11        11         9        10         1         3         0         0         6         5        12        10        10        10         9        12 
dram[7]:        12        12        12        12         2         3         0         0         4         9         9        10         9        10         9        11 
dram[8]:        10         8        12        11         2         1         0         0         7         4         8         9        15        13        10        14 
dram[9]:        14         8        13        14         2         1         0         0         3         5        11        12        13        12        11        13 
dram[10]:        11        11        10        12         1         2         1         0         8         7        13         7        11        15         8        10 
total reads: 1352
min_bank_accesses = 0!
chip skew: 132/117 = 1.13
average mf latency per bank:
dram[0]:      17505     64057     41999     25798    160959    131562     89211     76876     23354     34102      7401      1761     24914      2006     45824     15369
dram[1]:      32354     44658     27356     36015    184487    182072     64448     55322     32310     43486     39071     12832     34239     29698     24807     33227
dram[2]:      43479     32687     48594     43492    164601    152982     68639     75836     14988     27417     18704     22586     21922      6161     11361     20115
dram[3]:      21484     36492     34448     25309    148591    162214     87093    104997     25107     31518     11755     40386      7213     44503     11626     34143
dram[4]:      35719     37246     28670     36679    182383    144568     70691     78173     36980     22714     10253      7124     13299     15960     18769     57194
dram[5]:      28649     17667     46808     33881    153868    175369     70479     94292     23433     37841     71443      8882     16124     23268      8669     30347
dram[6]:      25270     36312     61202     44411    142300    119976     67985     71467     35265     18135     31557     20623     32880     17140     36846     38252
dram[7]:      27286     15198     50330     36865    165038    137615     98921     92141     20808     30947      4234      7960     33955     23784     66340      9898
dram[8]:      28000     26621     45526     31972    152608    172120     72073     69953     22685     56515      9993     48718      6460      1379      7392      7937
dram[9]:      23331     30782     49149     53793    137336    153946     69147     80584     21388     25809     18136      2901     24931     15202      6063     13372
dram[10]:      34320     27182     53042     41061    160739    160969     77502    123015     27795     21609     12256     22637     55955     11378     28656     30348
maximum mf latency per bank:
dram[0]:     208090    424416    213428     44575    424431    192470    429630    322565    210821    424422    190088     37721    200399     21080    427037    208102
dram[1]:     335538    427035     44567     88693    427032    424434    174231     49760    424431    434849    427050    380142    424430    416616    427048    424428
dram[2]:     434849    429632    424434    379735    427024    384906    184645    429636     56596    427031    421815    416629    187383    158986    200275    178934
dram[3]:     427037    429639     88788     44595    262806    319977    327757    429636    301780    200401    189989    421816     98805    419217    186149    247285
dram[4]:     231557    429633     44578    421828    101283    424445     49774     49779    429651    171390     90804    205496    158595    367109    415843    427044
dram[5]:     421043    221164    432259    332917    390107    427047     49751    306966    203007    424432    432234    139613    228952    400263    171927    427039
dram[6]:     427038    427034    421821    184651     83533     77969    147637    291407    421840     46622    359303    421816    419218    228916    408060    432247
dram[7]:     427049    427048    429642    432246    427023    265408    429626    427014     39356    213131    112198    135576    421840    421824    429649    122329
dram[8]:     257597    205586    421822    104387     77877    390093    288799    312178    201124    429628    190164    424417     49322     27988    161447    166795
dram[9]:     273132    343351    432249    424430    189973    427030    187378    382328     39361    148527    429650     90805    356685    367108    108640    137976
dram[10]:     273168    335538    364112    424442    424418    390093    432245    429654    429641    179758    406198    359302    424432    353762    317359    427035
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755261 n_nop=2753533 n_act=140 n_pre=124 n_req=456 n_rd=1344 n_write=120 bw_util=0.001063
n_activity=10357 dram_eff=0.2827
bk0: 84a 2754728i bk1: 68a 2754834i bk2: 96a 2754711i bk3: 80a 2754897i bk4: 96a 2754932i bk5: 92a 2754891i bk6: 84a 2755035i bk7: 84a 2754945i bk8: 104a 2754731i bk9: 112a 2754738i bk10: 88a 2754753i bk11: 104a 2754566i bk12: 56a 2754874i bk13: 56a 2754917i bk14: 80a 2754739i bk15: 60a 2754889i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000438071
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755261 n_nop=2753650 n_act=131 n_pre=115 n_req=429 n_rd=1248 n_write=117 bw_util=0.0009908
n_activity=9680 dram_eff=0.282
bk0: 68a 2754824i bk1: 44a 2754949i bk2: 84a 2754916i bk3: 80a 2754818i bk4: 84a 2755010i bk5: 104a 2754762i bk6: 76a 2755032i bk7: 76a 2754963i bk8: 108a 2754684i bk9: 96a 2754734i bk10: 112a 2754598i bk11: 100a 2754679i bk12: 48a 2754945i bk13: 36a 2755024i bk14: 64a 2754868i bk15: 68a 2754833i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000441337
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755261 n_nop=2753573 n_act=138 n_pre=122 n_req=453 n_rd=1300 n_write=128 bw_util=0.001037
n_activity=10032 dram_eff=0.2847
bk0: 48a 2754946i bk1: 64a 2754846i bk2: 88a 2754828i bk3: 92a 2754759i bk4: 80a 2755017i bk5: 88a 2754866i bk6: 76a 2755047i bk7: 80a 2754949i bk8: 100a 2754725i bk9: 112a 2754681i bk10: 124a 2754431i bk11: 112a 2754623i bk12: 60a 2754780i bk13: 68a 2754819i bk14: 48a 2754951i bk15: 60a 2754911i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000504489
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755261 n_nop=2753561 n_act=138 n_pre=122 n_req=453 n_rd=1316 n_write=124 bw_util=0.001045
n_activity=10211 dram_eff=0.282
bk0: 48a 2754991i bk1: 60a 2754892i bk2: 92a 2754811i bk3: 104a 2754719i bk4: 84a 2754991i bk5: 84a 2754907i bk6: 72a 2755099i bk7: 84a 2754908i bk8: 108a 2754795i bk9: 92a 2754818i bk10: 104a 2754518i bk11: 112a 2754609i bk12: 76a 2754740i bk13: 68a 2754752i bk14: 72a 2754845i bk15: 56a 2754869i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.00038363
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755261 n_nop=2753590 n_act=141 n_pre=125 n_req=439 n_rd=1288 n_write=117 bw_util=0.00102
n_activity=10106 dram_eff=0.2781
bk0: 64a 2754774i bk1: 56a 2754867i bk2: 88a 2754875i bk3: 100a 2754727i bk4: 72a 2755081i bk5: 96a 2754797i bk6: 72a 2755072i bk7: 68a 2755034i bk8: 104a 2754758i bk9: 104a 2754778i bk10: 112a 2754507i bk11: 92a 2754737i bk12: 44a 2754943i bk13: 64a 2754847i bk14: 64a 2754807i bk15: 88a 2754664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000438434
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755261 n_nop=2753577 n_act=140 n_pre=124 n_req=445 n_rd=1300 n_write=120 bw_util=0.001031
n_activity=10074 dram_eff=0.2819
bk0: 72a 2754805i bk1: 36a 2755008i bk2: 96a 2754775i bk3: 104a 2754686i bk4: 88a 2754912i bk5: 84a 2754934i bk6: 68a 2755102i bk7: 76a 2754960i bk8: 92a 2754816i bk9: 112a 2754649i bk10: 112a 2754605i bk11: 108a 2754627i bk12: 48a 2754928i bk13: 72a 2754821i bk14: 56a 2754840i bk15: 76a 2754787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000486342
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755261 n_nop=2753510 n_act=150 n_pre=134 n_req=456 n_rd=1348 n_write=119 bw_util=0.001065
n_activity=10621 dram_eff=0.2762
bk0: 52a 2754955i bk1: 56a 2754943i bk2: 96a 2754768i bk3: 88a 2754795i bk4: 84a 2754986i bk5: 92a 2754835i bk6: 84a 2754981i bk7: 80a 2754929i bk8: 116a 2754606i bk9: 92a 2754761i bk10: 124a 2754533i bk11: 112a 2754597i bk12: 60a 2754814i bk13: 56a 2754881i bk14: 80a 2754767i bk15: 76a 2754742i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000434079
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755261 n_nop=2753539 n_act=139 n_pre=123 n_req=458 n_rd=1336 n_write=124 bw_util=0.00106
n_activity=10199 dram_eff=0.2863
bk0: 60a 2754887i bk1: 68a 2754830i bk2: 124a 2754556i bk3: 100a 2754701i bk4: 84a 2754996i bk5: 84a 2754886i bk6: 80a 2755033i bk7: 88a 2754940i bk8: 88a 2754965i bk9: 108a 2754672i bk10: 88a 2754749i bk11: 96a 2754684i bk12: 64a 2754828i bk13: 68a 2754828i bk14: 76a 2754739i bk15: 60a 2754866i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000465655
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755261 n_nop=2753669 n_act=122 n_pre=106 n_req=434 n_rd=1240 n_write=124 bw_util=0.0009901
n_activity=9538 dram_eff=0.286
bk0: 56a 2754908i bk1: 64a 2754889i bk2: 104a 2754729i bk3: 88a 2754807i bk4: 72a 2755066i bk5: 76a 2754946i bk6: 76a 2755058i bk7: 80a 2754933i bk8: 92a 2754893i bk9: 88a 2754858i bk10: 88a 2754729i bk11: 124a 2754389i bk12: 52a 2754905i bk13: 60a 2754910i bk14: 52a 2754925i bk15: 68a 2754848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000413028
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755261 n_nop=2753455 n_act=145 n_pre=129 n_req=482 n_rd=1400 n_write=132 bw_util=0.001112
n_activity=10755 dram_eff=0.2849
bk0: 76a 2754790i bk1: 52a 2754903i bk2: 108a 2754773i bk3: 112a 2754652i bk4: 88a 2754925i bk5: 104a 2754773i bk6: 68a 2755096i bk7: 68a 2755060i bk8: 84a 2754965i bk9: 92a 2754838i bk10: 120a 2754514i bk11: 108a 2754661i bk12: 92a 2754636i bk13: 84a 2754656i bk14: 64a 2754852i bk15: 80a 2754744i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000416294
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2755261 n_nop=2753580 n_act=133 n_pre=117 n_req=453 n_rd=1304 n_write=127 bw_util=0.001039
n_activity=10158 dram_eff=0.2817
bk0: 64a 2754916i bk1: 64a 2754831i bk2: 96a 2754814i bk3: 96a 2754800i bk4: 92a 2754912i bk5: 76a 2754970i bk6: 72a 2755076i bk7: 84a 2754923i bk8: 108a 2754700i bk9: 112a 2754696i bk10: 108a 2754633i bk11: 92a 2754688i bk12: 56a 2754908i bk13: 76a 2754782i bk14: 48a 2754958i bk15: 60a 2754796i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000465292

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1516, Miss = 172, Miss_rate = 0.113, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 1507, Miss = 164, Miss_rate = 0.109, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 1491, Miss = 161, Miss_rate = 0.108, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 1346, Miss = 151, Miss_rate = 0.112, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[4]: Access = 1449, Miss = 156, Miss_rate = 0.108, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 1456, Miss = 169, Miss_rate = 0.116, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 1484, Miss = 164, Miss_rate = 0.111, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 1540, Miss = 165, Miss_rate = 0.107, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[8]: Access = 1397, Miss = 155, Miss_rate = 0.111, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[9]: Access = 1464, Miss = 167, Miss_rate = 0.114, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 1361, Miss = 158, Miss_rate = 0.116, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 1535, Miss = 167, Miss_rate = 0.109, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[12]: Access = 1698, Miss = 174, Miss_rate = 0.102, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 1492, Miss = 163, Miss_rate = 0.109, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 1548, Miss = 166, Miss_rate = 0.107, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 1471, Miss = 168, Miss_rate = 0.114, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[16]: Access = 1600, Miss = 148, Miss_rate = 0.092, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 1503, Miss = 162, Miss_rate = 0.108, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[18]: Access = 1446, Miss = 175, Miss_rate = 0.121, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 1549, Miss = 175, Miss_rate = 0.113, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 1436, Miss = 161, Miss_rate = 0.112, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 1449, Miss = 165, Miss_rate = 0.114, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 32738
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.1101
L2_total_cache_pending_hits = 3190
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21207
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4673
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 26517
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 6025
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=60547
icnt_total_pkts_simt_to_mem=38763
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.87072
	minimum = 6
	maximum = 23
Network latency average = 6.86786
	minimum = 6
	maximum = 20
Slowest packet = 33077
Flit latency average = 6.3493
	minimum = 6
	maximum = 19
Slowest flit = 51327
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000508132
	minimum = 0.000315605 (at node 17)
	maximum = 0.000754946 (at node 40)
Accepted packet rate average = 0.000508132
	minimum = 0.000315605 (at node 17)
	maximum = 0.000754946 (at node 40)
Injected flit rate average = 0.000770719
	minimum = 0.000381389 (at node 17)
	maximum = 0.00138146 (at node 40)
Accepted flit rate average= 0.000770719
	minimum = 0.000565427 (at node 17)
	maximum = 0.00125694 (at node 13)
Injected packet length average = 1.51677
Accepted packet length average = 1.51677
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 11.3383 (7 samples)
	minimum = 6 (7 samples)
	maximum = 84 (7 samples)
Network latency average = 10.004 (7 samples)
	minimum = 6 (7 samples)
	maximum = 69.4286 (7 samples)
Flit latency average = 10.0595 (7 samples)
	minimum = 6 (7 samples)
	maximum = 69 (7 samples)
Fragmentation average = 0 (7 samples)
	minimum = 0 (7 samples)
	maximum = 0 (7 samples)
Injected packet rate average = 0.011453 (7 samples)
	minimum = 0.00812435 (7 samples)
	maximum = 0.0287734 (7 samples)
Accepted packet rate average = 0.011453 (7 samples)
	minimum = 0.00812435 (7 samples)
	maximum = 0.0287734 (7 samples)
Injected flit rate average = 0.017188 (7 samples)
	minimum = 0.00932837 (7 samples)
	maximum = 0.0394034 (7 samples)
Accepted flit rate average = 0.017188 (7 samples)
	minimum = 0.0132121 (7 samples)
	maximum = 0.0473196 (7 samples)
Injected packet size average = 1.50074 (7 samples)
Accepted packet size average = 1.50074 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 37 min, 32 sec (2252 sec)
gpgpu_simulation_rate = 3723 (inst/sec)
gpgpu_simulation_rate = 1357 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 17 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 18 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 8 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 8: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 2916
gpu_sim_insn = 1132352
gpu_ipc =     388.3237
gpu_tot_sim_cycle = 3281706
gpu_tot_sim_insn = 9517930
gpu_tot_ipc =       2.9003
gpu_tot_issued_cta = 1024
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 922
partiton_reqs_in_parallel = 64152
partiton_reqs_in_parallel_total    = 32644436
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.9669
partiton_reqs_in_parallel_util = 64152
partiton_reqs_in_parallel_util_total    = 32644436
gpu_sim_cycle_parition_util = 2916
gpu_tot_sim_cycle_parition_util    = 1483838
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      22.0000
partiton_replys_in_parallel = 6824
partiton_replys_in_parallel_total    = 32738
L2_BW  =     221.8128 GB/Sec
L2_BW_total  =       1.1427 GB/Sec
gpu_total_sim_rate=4200

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 209764
	L1I_total_cache_misses = 4672
	L1I_total_cache_miss_rate = 0.0223
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 98304
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0182
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 96512
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 205092
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4672
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 98304
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 209764
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
273, 258, 257, 258, 257, 362, 257, 481, 507, 547, 258, 243, 258, 273, 258, 273, 446, 197, 197, 212, 394, 227, 212, 212, 212, 368, 435, 197, 212, 212, 461, 212, 212, 487, 197, 212, 197, 197, 212, 212, 212, 382, 227, 197, 212, 330, 197, 212, 176, 191, 191, 176, 191, 414, 176, 206, 176, 176, 191, 176, 481, 176, 191, 191, 
gpgpu_n_tot_thrd_icount = 12358656
gpgpu_n_tot_w_icount = 386208
gpgpu_n_stall_shd_mem = 49124
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 28565
gpgpu_n_mem_write_global = 10801
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 536761
gpgpu_n_store_insn = 13481
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3145728
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 44055
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 183
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:107397	W0_Idle:12190341	W0_Scoreboard:42804680	W1:65514	W2:7941	W3:1138	W4:220	W5:88	W6:11	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:311296
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 228520 {8:28565,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 432040 {40:10801,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1160648 {40:28323,72:81,136:161,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 86408 {8:10801,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 32 
maxdqlatency = 0 
maxmflatency = 434849 
averagemflatency = 5890 
max_icnt2mem_latency = 434596 
max_icnt2sh_latency = 3281705 
mrq_lat_table:4151 	50 	155 	565 	36 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	32806 	2665 	5 	5 	262 	270 	279 	807 	1499 	488 	151 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	23244 	684 	453 	1529 	8947 	763 	24 	0 	5 	262 	270 	279 	807 	1499 	488 	151 	157 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	24818 	3296 	477 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	72 	890 	9822 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1381 	33 	0 	2 	10 	16 	35 	70 	148 	65 	24 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12         8         8        16        16        16        16         9        10         4         6         4         2         8        14 
dram[1]:        12         8         8         8        16        16        16        16         7        11         6         6        10         8        10        12 
dram[2]:        12        12        14        12        16        15        17        16         8        12         8        12         6         8         2        12 
dram[3]:        18        10        10        10        16        16        16        18        11        10         4         6         8         9         8         4 
dram[4]:        11        10         9        10        16        16        17        16         7         8         4         7         4        16        12         6 
dram[5]:        10         6         9        10        16        16        17        16         9         6         8         6         4        14         8        12 
dram[6]:        12        14         9        10        16        16        16        16         7         7        12        12        12         4         8         8 
dram[7]:        12        18        10        10        16        16        16        16         8         7         8         8         8         8        10         6 
dram[8]:        12         6        12        12        16        16        16        16        11         6         6         5         8         6        10        10 
dram[9]:        14        10        10        10        16        16        16        16        14         8         8         8         6        10         2        10 
dram[10]:        14        16        10        16        16        16        17        16        10         6         8         4        12         8         6         8 
maximum service time to same row:
dram[0]:    318740    209812    239806    196651    273938    205508    487653    190165    329928    188234    137229    218593    103610    176655    147279    407020 
dram[1]:    209785    412165    127967    125610    321688    156300    187288    111149    201305    248515    225077    316770    548153    469413    256986    325511 
dram[2]:    522317    204224    584293    287407    304352    325639    183500    486283    174588    236124    296025    337064    414282    194588    181805     83042 
dram[3]:    377629    332392    221135    138149    167109    123090       976    377509    160756    275230    129744    257408    193920    197769    127533    156213 
dram[4]:    187032    194490     18238    264747    124642    174535    113165      1026    275855    303125    209265    220299    201169    530531    309052    151760 
dram[5]:    299378    116679    379246    193751    272865    565169    167871    223669    436044    345766    246994    327458    184460    398687    292154    275558 
dram[6]:    375924    317241    246638    129200     56489    194941    148217    168781    165342    182053    158315    365848    595386    149427    310030    211214 
dram[7]:    469523    512410    145595    285770    345406    262775    414195    325223     97535    194741    210776    319663    229705    132013    212257    218559 
dram[8]:    253302    193504    196574    280480    461038    341270     96664    293821    339574    370520    203113    211019    239439    129174    158953    139489 
dram[9]:    283682    235315    258253    233183    221426    216747    226397    382707    296456    268292    123603    161944    210174    357089    210025    204789 
dram[10]:    186920    271997    174250    284930    351865    307611    424628    306713    298759    193422    255859    293668    143150    161640    140663    188710 
average row accesses per activate:
dram[0]:  3.400000  3.000000  2.833333 10.333333  4.333333  5.200000  5.250000  4.200000  2.285714  3.500000  2.153846  2.000000  2.875000  6.500000  2.818182  3.571429 
dram[1]:  3.222222  2.714286  8.000000  3.500000  5.500000  3.111111  4.750000  4.750000  2.266667  2.583333  2.375000  2.692308  4.600000  3.000000  3.375000  3.750000 
dram[2]:  3.500000  3.375000  4.000000  3.666667  5.250000  4.000000  5.000000  4.000000  2.285714  3.083333  2.095238  3.416667  1.916667  3.625000  4.200000  7.000000 
dram[3]:  7.666667  3.714286  4.250000  4.875000  6.000000  4.600000  9.000000  4.600000  3.600000  2.454545  1.714286  2.250000  2.818182  2.900000  4.142857  1.900000 
dram[4]:  2.454545  3.000000  6.600000  4.750000  9.000000  3.375000  9.500000  8.500000  2.384615  3.300000  1.714286  3.300000  2.125000  2.888889  3.000000  2.200000 
dram[5]:  3.333333  2.333333  3.777778  4.333333  3.571429  5.500000  9.000000  4.750000  2.636364  2.333333  2.187500  2.785714  3.000000  3.875000  2.300000  3.444444 
dram[6]:  6.000000  5.000000  3.000000  4.000000  4.400000  3.714286  3.500000  4.000000  1.944444  2.333333  2.529412  2.533333  3.125000  3.428571  2.636364  2.818182 
dram[7]:  4.500000  3.625000  2.866667  4.111111  5.750000  4.800000  5.000000  5.500000  4.333333  2.769231  2.384615  2.428571  2.500000  3.000000  2.333333  3.714286 
dram[8]:  3.428571  3.000000  3.800000  5.500000 10.000000  5.000000  6.333333  4.000000  4.285714  2.888889  2.142857  1.666667  4.666667  5.600000  4.600000  4.428571 
dram[9]:  4.125000  2.625000  5.714286  4.200000  4.000000  3.000000  8.500000  8.500000  3.428571  2.800000  2.157895  3.000000  2.571429  2.538461  3.857143  3.300000 
dram[10]:  5.400000  3.000000  4.250000  7.200000  3.428571  7.000000  6.333333  3.500000  2.500000  2.692308  2.857143  2.000000  4.166667  4.250000  3.333333  2.272727 
average row locality = 4958/1516 = 3.270448
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        17        24        20        24        23        21        21        26        28        22        26        14        14        20        15 
dram[1]:        17        11        21        20        21        26        19        19        27        24        28        25        12         9        16        17 
dram[2]:        12        16        22        23        20        22        19        20        25        28        31        28        15        17        12        15 
dram[3]:        12        15        23        26        21        21        18        21        27        23        26        28        19        17        18        14 
dram[4]:        16        14        22        25        18        24        18        17        26        26        28        23        11        16        16        22 
dram[5]:        18         9        24        26        22        21        17        19        23        28        28        27        12        18        14        19 
dram[6]:        13        14        24        22        21        23        21        20        29        23        31        28        15        14        20        19 
dram[7]:        15        17        31        25        21        21        20        22        22        27        22        24        16        17        19        15 
dram[8]:        14        16        26        22        18        19        19        20        23        22        22        31        13        15        13        17 
dram[9]:        19        13        27        28        22        26        17        17        21        23        30        27        23        21        16        20 
dram[10]:        16        16        24        24        23        19        18        21        27        28        27        23        14        19        12        15 
total reads: 3606
bank skew: 31/9 = 3.44
chip skew: 350/310 = 1.13
number of total write accesses:
dram[0]:        13        10        10        11         2         3         0         0         6         7         6        10         9        12        11        10 
dram[1]:        12         8        11         8         1         2         0         0         7         7        10        10        11         6        11        13 
dram[2]:         9        11        10        10         1         2         1         0         7         9        13        13         8        12         9        13 
dram[3]:        11        11        11        13         3         2         0         2         9         4        10         8        12        12        11         5 
dram[4]:        11        10        11        13         0         3         1         0         5         7         8        10         6        10        11        11 
dram[5]:        12         5        10        13         3         1         1         0         6         7         7        12         9        13         9        12 
dram[6]:        11        11         9        10         1         3         0         0         6         5        12        10        10        10         9        12 
dram[7]:        12        12        12        12         2         3         0         0         4         9         9        10         9        10         9        11 
dram[8]:        10         8        12        11         2         1         0         0         7         4         8         9        15        13        10        14 
dram[9]:        14         8        13        14         2         1         0         0         3         5        11        12        13        12        11        13 
dram[10]:        11        11        10        12         1         2         1         0         8         7        13         7        11        15         8        10 
total reads: 1352
min_bank_accesses = 0!
chip skew: 132/117 = 1.13
average mf latency per bank:
dram[0]:      17505     64057     42060     25899    161263    131912     90035     77732     23722     34462      7634      1926     24914      2006     45824     15369
dram[1]:      32354     44658     27446     36132    184818    182354     65322     56203     32674     43798     39224     13007     34239     29698     24807     33227
dram[2]:      43479     32687     48693     43607    164897    153344     69352     76679     15338     27702     18833     22726     21922      6161     11361     20115
dram[3]:      21484     36492     34576     25426    148885    162491     88046    105721     25399     31997     11970     40568      7213     44503     11626     34143
dram[4]:      35719     37246     28775     36806    182850    144889     71591     79160     37347     23104     10424      7254     13299     15960     18769     57194
dram[5]:      28649     17667     46898     34002    154181    175695     71427     95302     23792     38158     71562      9012     16124     23268      8669     30347
dram[6]:      25270     36312     61330     44507    142654    120318     68840     72294     35541     18505     31691     20802     32880     17140     36846     38252
dram[7]:      27286     15198     50400     36956    165408    137970     99775     92987     21258     31258      4418      8131     33955     23784     66340      9898
dram[8]:      28000     26621     45616     32101    153185    172645     72997     70880     23114     57047     10186     48881     15905      1379      7392      7937
dram[9]:      23331     30782     49235     53893    137729    154208     70165     81583     22003     26273     18274      3023     24931     15202      6063     13372
dram[10]:      34320     27182     53130     41171    161011    161342     78386    123794     28111     21957     12421     22859     55955     11378     28656     30348
maximum mf latency per bank:
dram[0]:     208090    424416    213428     44575    424431    192470    429630    322565    210821    424422    190088     37721    200399     21080    427037    208102
dram[1]:     335538    427035     44567     88693    427032    424434    174231     49760    424431    434849    427050    380142    424430    416616    427048    424428
dram[2]:     434849    429632    424434    379735    427024    384906    184645    429636     56596    427031    421815    416629    187383    158986    200275    178934
dram[3]:     427037    429639     88788     44595    262806    319977    327757    429636    301780    200401    189989    421816     98805    419217    186149    247285
dram[4]:     231557    429633     44578    421828    101283    424445     49774     49779    429651    171390     90804    205496    158595    367109    415843    427044
dram[5]:     421043    221164    432259    332917    390107    427047     49751    306966    203007    424432    432234    139613    228952    400263    171927    427039
dram[6]:     427038    427034    421821    184651     83533     77969    147637    291407    421840     46622    359303    421816    419218    228916    408060    432247
dram[7]:     427049    427048    429642    432246    427023    265408    429626    427014     39356    213131    112198    135576    421840    421824    429649    122329
dram[8]:     257597    205586    421822    104387     77877    390093    288799    312178    201124    429628    190164    424417     49322     27988    161447    166795
dram[9]:     273132    343351    432249    424430    189973    427030    187378    382328     39361    148527    429650     90805    356685    367108    108640    137976
dram[10]:     273168    335538    364112    424442    424418    390093    432245    429654    429641    179758    406198    359302    424432    353762    317359    427035
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2760674 n_nop=2758946 n_act=140 n_pre=124 n_req=456 n_rd=1344 n_write=120 bw_util=0.001061
n_activity=10357 dram_eff=0.2827
bk0: 84a 2760141i bk1: 68a 2760247i bk2: 96a 2760124i bk3: 80a 2760310i bk4: 96a 2760345i bk5: 92a 2760304i bk6: 84a 2760448i bk7: 84a 2760358i bk8: 104a 2760144i bk9: 112a 2760151i bk10: 88a 2760166i bk11: 104a 2759979i bk12: 56a 2760287i bk13: 56a 2760330i bk14: 80a 2760152i bk15: 60a 2760302i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000437212
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2760674 n_nop=2759063 n_act=131 n_pre=115 n_req=429 n_rd=1248 n_write=117 bw_util=0.0009889
n_activity=9680 dram_eff=0.282
bk0: 68a 2760237i bk1: 44a 2760362i bk2: 84a 2760329i bk3: 80a 2760231i bk4: 84a 2760423i bk5: 104a 2760175i bk6: 76a 2760445i bk7: 76a 2760376i bk8: 108a 2760097i bk9: 96a 2760147i bk10: 112a 2760011i bk11: 100a 2760092i bk12: 48a 2760358i bk13: 36a 2760437i bk14: 64a 2760281i bk15: 68a 2760246i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.000440472
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2760674 n_nop=2758986 n_act=138 n_pre=122 n_req=453 n_rd=1300 n_write=128 bw_util=0.001035
n_activity=10032 dram_eff=0.2847
bk0: 48a 2760359i bk1: 64a 2760259i bk2: 88a 2760241i bk3: 92a 2760172i bk4: 80a 2760430i bk5: 88a 2760279i bk6: 76a 2760460i bk7: 80a 2760362i bk8: 100a 2760138i bk9: 112a 2760094i bk10: 124a 2759844i bk11: 112a 2760036i bk12: 60a 2760193i bk13: 68a 2760232i bk14: 48a 2760364i bk15: 60a 2760324i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0005035
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2760674 n_nop=2758974 n_act=138 n_pre=122 n_req=453 n_rd=1316 n_write=124 bw_util=0.001043
n_activity=10211 dram_eff=0.282
bk0: 48a 2760404i bk1: 60a 2760305i bk2: 92a 2760224i bk3: 104a 2760132i bk4: 84a 2760404i bk5: 84a 2760320i bk6: 72a 2760512i bk7: 84a 2760321i bk8: 108a 2760208i bk9: 92a 2760231i bk10: 104a 2759931i bk11: 112a 2760022i bk12: 76a 2760153i bk13: 68a 2760165i bk14: 72a 2760258i bk15: 56a 2760282i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000382878
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2760674 n_nop=2759003 n_act=141 n_pre=125 n_req=439 n_rd=1288 n_write=117 bw_util=0.001018
n_activity=10106 dram_eff=0.2781
bk0: 64a 2760187i bk1: 56a 2760280i bk2: 88a 2760288i bk3: 100a 2760140i bk4: 72a 2760494i bk5: 96a 2760210i bk6: 72a 2760485i bk7: 68a 2760447i bk8: 104a 2760171i bk9: 104a 2760191i bk10: 112a 2759920i bk11: 92a 2760150i bk12: 44a 2760356i bk13: 64a 2760260i bk14: 64a 2760220i bk15: 88a 2760077i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000437574
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2760674 n_nop=2758990 n_act=140 n_pre=124 n_req=445 n_rd=1300 n_write=120 bw_util=0.001029
n_activity=10074 dram_eff=0.2819
bk0: 72a 2760218i bk1: 36a 2760421i bk2: 96a 2760188i bk3: 104a 2760099i bk4: 88a 2760325i bk5: 84a 2760347i bk6: 68a 2760515i bk7: 76a 2760373i bk8: 92a 2760229i bk9: 112a 2760062i bk10: 112a 2760018i bk11: 108a 2760040i bk12: 48a 2760341i bk13: 72a 2760234i bk14: 56a 2760253i bk15: 76a 2760200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.000485389
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2760674 n_nop=2758923 n_act=150 n_pre=134 n_req=456 n_rd=1348 n_write=119 bw_util=0.001063
n_activity=10621 dram_eff=0.2762
bk0: 52a 2760368i bk1: 56a 2760356i bk2: 96a 2760181i bk3: 88a 2760208i bk4: 84a 2760399i bk5: 92a 2760248i bk6: 84a 2760394i bk7: 80a 2760342i bk8: 116a 2760019i bk9: 92a 2760174i bk10: 124a 2759946i bk11: 112a 2760010i bk12: 60a 2760227i bk13: 56a 2760294i bk14: 80a 2760180i bk15: 76a 2760155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000433228
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2760674 n_nop=2758952 n_act=139 n_pre=123 n_req=458 n_rd=1336 n_write=124 bw_util=0.001058
n_activity=10199 dram_eff=0.2863
bk0: 60a 2760300i bk1: 68a 2760243i bk2: 124a 2759969i bk3: 100a 2760114i bk4: 84a 2760409i bk5: 84a 2760299i bk6: 80a 2760446i bk7: 88a 2760353i bk8: 88a 2760378i bk9: 108a 2760085i bk10: 88a 2760162i bk11: 96a 2760097i bk12: 64a 2760241i bk13: 68a 2760241i bk14: 76a 2760152i bk15: 60a 2760279i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000464742
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2760674 n_nop=2759082 n_act=122 n_pre=106 n_req=434 n_rd=1240 n_write=124 bw_util=0.0009882
n_activity=9538 dram_eff=0.286
bk0: 56a 2760321i bk1: 64a 2760302i bk2: 104a 2760142i bk3: 88a 2760220i bk4: 72a 2760479i bk5: 76a 2760359i bk6: 76a 2760471i bk7: 80a 2760346i bk8: 92a 2760306i bk9: 88a 2760271i bk10: 88a 2760142i bk11: 124a 2759802i bk12: 52a 2760318i bk13: 60a 2760323i bk14: 52a 2760338i bk15: 68a 2760261i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000412218
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2760674 n_nop=2758868 n_act=145 n_pre=129 n_req=482 n_rd=1400 n_write=132 bw_util=0.00111
n_activity=10755 dram_eff=0.2849
bk0: 76a 2760203i bk1: 52a 2760316i bk2: 108a 2760186i bk3: 112a 2760065i bk4: 88a 2760338i bk5: 104a 2760186i bk6: 68a 2760509i bk7: 68a 2760473i bk8: 84a 2760378i bk9: 92a 2760251i bk10: 120a 2759927i bk11: 108a 2760074i bk12: 92a 2760049i bk13: 84a 2760069i bk14: 64a 2760265i bk15: 80a 2760157i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.000415478
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=2760674 n_nop=2758993 n_act=133 n_pre=117 n_req=453 n_rd=1304 n_write=127 bw_util=0.001037
n_activity=10158 dram_eff=0.2817
bk0: 64a 2760329i bk1: 64a 2760244i bk2: 96a 2760227i bk3: 96a 2760213i bk4: 92a 2760325i bk5: 76a 2760383i bk6: 72a 2760489i bk7: 84a 2760336i bk8: 108a 2760113i bk9: 112a 2760109i bk10: 108a 2760046i bk11: 92a 2760101i bk12: 56a 2760321i bk13: 76a 2760195i bk14: 48a 2760371i bk15: 60a 2760209i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000464379

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1769, Miss = 172, Miss_rate = 0.097, Pending_hits = 165, Reservation_fails = 0
L2_cache_bank[1]: Access = 1778, Miss = 164, Miss_rate = 0.092, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[2]: Access = 1745, Miss = 161, Miss_rate = 0.092, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[3]: Access = 1594, Miss = 151, Miss_rate = 0.095, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[4]: Access = 1681, Miss = 156, Miss_rate = 0.093, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[5]: Access = 1709, Miss = 169, Miss_rate = 0.099, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 1741, Miss = 164, Miss_rate = 0.094, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[7]: Access = 1803, Miss = 165, Miss_rate = 0.092, Pending_hits = 136, Reservation_fails = 0
L2_cache_bank[8]: Access = 1656, Miss = 155, Miss_rate = 0.094, Pending_hits = 166, Reservation_fails = 0
L2_cache_bank[9]: Access = 1725, Miss = 167, Miss_rate = 0.097, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[10]: Access = 1597, Miss = 158, Miss_rate = 0.099, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[11]: Access = 1796, Miss = 167, Miss_rate = 0.093, Pending_hits = 148, Reservation_fails = 0
L2_cache_bank[12]: Access = 1958, Miss = 174, Miss_rate = 0.089, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[13]: Access = 1750, Miss = 163, Miss_rate = 0.093, Pending_hits = 154, Reservation_fails = 0
L2_cache_bank[14]: Access = 1807, Miss = 166, Miss_rate = 0.092, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[15]: Access = 1739, Miss = 168, Miss_rate = 0.097, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[16]: Access = 3047, Miss = 148, Miss_rate = 0.049, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[17]: Access = 1774, Miss = 162, Miss_rate = 0.091, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[18]: Access = 1707, Miss = 175, Miss_rate = 0.103, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 1793, Miss = 175, Miss_rate = 0.098, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[20]: Access = 1682, Miss = 161, Miss_rate = 0.096, Pending_hits = 135, Reservation_fails = 0
L2_cache_bank[21]: Access = 1711, Miss = 165, Miss_rate = 0.096, Pending_hits = 138, Reservation_fails = 0
L2_total_cache_accesses = 39562
L2_total_cache_misses = 3606
L2_total_cache_miss_rate = 0.0911
L2_total_cache_pending_hits = 3190
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 23255
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2258
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 9449
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1341
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 28565
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 10801
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.001
L2_cache_fill_port_util = 0.000

icnt_total_pkts_mem_to_simt=69419
icnt_total_pkts_simt_to_mem=50363
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.4985
	minimum = 6
	maximum = 487
Network latency average = 35.0928
	minimum = 6
	maximum = 254
Slowest packet = 68319
Flit latency average = 42.6982
	minimum = 6
	maximum = 253
Slowest flit = 106752
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0468199
	minimum = 0.0329331 (at node 9)
	maximum = 0.248199 (at node 44)
Accepted packet rate average = 0.0468199
	minimum = 0.0329331 (at node 9)
	maximum = 0.248199 (at node 44)
Injected flit rate average = 0.0702298
	minimum = 0.0548885 (at node 9)
	maximum = 0.264666 (at node 44)
Accepted flit rate average= 0.0702298
	minimum = 0.0439108 (at node 9)
	maximum = 0.479931 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.8583 (8 samples)
	minimum = 6 (8 samples)
	maximum = 134.375 (8 samples)
Network latency average = 13.1401 (8 samples)
	minimum = 6 (8 samples)
	maximum = 92.5 (8 samples)
Flit latency average = 14.1394 (8 samples)
	minimum = 6 (8 samples)
	maximum = 92 (8 samples)
Fragmentation average = 0 (8 samples)
	minimum = 0 (8 samples)
	maximum = 0 (8 samples)
Injected packet rate average = 0.0158739 (8 samples)
	minimum = 0.0112254 (8 samples)
	maximum = 0.0562016 (8 samples)
Accepted packet rate average = 0.0158739 (8 samples)
	minimum = 0.0112254 (8 samples)
	maximum = 0.0562016 (8 samples)
Injected flit rate average = 0.0238183 (8 samples)
	minimum = 0.0150234 (8 samples)
	maximum = 0.0675611 (8 samples)
Accepted flit rate average = 0.0238183 (8 samples)
	minimum = 0.0170494 (8 samples)
	maximum = 0.101396 (8 samples)
Injected packet size average = 1.50047 (8 samples)
Accepted packet size average = 1.50047 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 37 min, 46 sec (2266 sec)
gpgpu_simulation_rate = 4200 (inst/sec)
gpgpu_simulation_rate = 1448 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 9: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 9 
gpu_sim_cycle = 290474
gpu_sim_insn = 1536501
gpu_ipc =       5.2896
gpu_tot_sim_cycle = 3799402
gpu_tot_sim_insn = 11054431
gpu_tot_ipc =       2.9095
gpu_tot_issued_cta = 1152
max_total_param_size = 0
gpu_stall_dramfull = 1722
gpu_stall_icnt2sh    = 23558
partiton_reqs_in_parallel = 6388706
partiton_reqs_in_parallel_total    = 32708588
partiton_level_parallism =      21.9941
partiton_level_parallism_total  =      10.2904
partiton_reqs_in_parallel_util = 6388706
partiton_reqs_in_parallel_util_total    = 32708588
gpu_sim_cycle_parition_util = 290474
gpu_tot_sim_cycle_parition_util    = 1486754
partiton_level_parallism_util =      21.9941
partiton_level_parallism_util_total  =      21.9990
partiton_replys_in_parallel = 78534
partiton_replys_in_parallel_total    = 39562
L2_BW  =      25.6263 GB/Sec
L2_BW_total  =       2.9462 GB/Sec
gpu_total_sim_rate=3829

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 347940
	L1I_total_cache_misses = 4672
	L1I_total_cache_miss_rate = 0.0134
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 112640
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0159
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 110848
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 343268
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4672
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 112640
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 347940
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
571, 389, 607, 281, 502, 385, 280, 504, 530, 741, 530, 514, 281, 634, 489, 727, 614, 494, 416, 354, 770, 250, 235, 235, 395, 549, 458, 220, 417, 235, 655, 483, 483, 510, 469, 235, 443, 443, 417, 547, 235, 549, 250, 220, 469, 353, 220, 235, 485, 214, 214, 318, 214, 437, 199, 438, 292, 329, 463, 199, 623, 199, 214, 422, 
gpgpu_n_tot_thrd_icount = 20818624
gpgpu_n_tot_w_icount = 650582
gpgpu_n_stall_shd_mem = 68268
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 84605
gpgpu_n_mem_write_global = 33295
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 663477
gpgpu_n_store_insn = 36605
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3604480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 63093
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:119830	W0_Idle:12573760	W0_Scoreboard:54851918	W1:223240	W2:59062	W3:12712	W4:2517	W5:703	W6:92	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:352256
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 676840 {8:84605,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1331800 {40:33295,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3762312 {40:79407,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 266360 {8:33295,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 127 
maxdqlatency = 0 
maxmflatency = 434849 
averagemflatency = 2623 
max_icnt2mem_latency = 434596 
max_icnt2sh_latency = 3799364 
mrq_lat_table:7804 	113 	277 	980 	304 	168 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	107696 	5762 	5 	5 	269 	304 	326 	841 	1557 	586 	420 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	86642 	7356 	4522 	2368 	11803 	908 	31 	0 	5 	269 	304 	326 	841 	1557 	586 	420 	157 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	65385 	12413 	6653 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	72 	890 	32316 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1857 	36 	0 	5 	18 	33 	58 	99 	168 	67 	24 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12        13        22        16        16        16        16         9        10        19         6        12        22         8        14 
dram[1]:        12        13        14        16        16        16        16        16         7        11        12        12        11        18        10        12 
dram[2]:        14        12        14        12        16        15        17        16         9        12         8        12        15        10        16        14 
dram[3]:        18        12        10        14        16        16        16        18        11        10        10        16         8        10        14        22 
dram[4]:        11        13        20        10        16        16        17        16         7         8        12         8        12        16        12        10 
dram[5]:        10        10         9        10        16        16        17        16         9         6        14         6        13        14        10        12 
dram[6]:        12        14         9        15        16        16        16        16         8         7        12        12        12        14         8         8 
dram[7]:        12        18        10        10        16        16        16        16        11         7        14        12        14         8        15        14 
dram[8]:        12         6        12        12        16        16        16        16        11         7        15         8        12        16        13        10 
dram[9]:        14        10        10        10        16        16        16        16        14        12         8         8         6        10        18        10 
dram[10]:        14        16        10        16        16        16        17        16        10         6         8        21        12        12        10        12 
maximum service time to same row:
dram[0]:    318740    209812    239806    196651    273938    242800    487653    205790    329928    188234    137229    218593    127220    176655    147279    407020 
dram[1]:    209785    412165    127967    125610    321688    156300    187288    111149    210560    248515    225077    316770    548153    469413    256986    325511 
dram[2]:    522317    204224    584293    287407    304352    325639    183500    486283    174588    236124    296025    337064    414282    194588    181805     87709 
dram[3]:    377629    332392    221135    138149    167109    123090    179737    377509    160756    275230    216210    257408    193920    197769    127533    156213 
dram[4]:    187032    194490    160125    264747    124642    174535    200579    101595    275855    303125    209265    220299    201169    530531    309052    151760 
dram[5]:    299378    116679    379246    193751    272865    565169    176591    223669    436044    345766    246994    327458    184460    398687    292154    275558 
dram[6]:    375924    317241    246638    129200     72944    194941    148217    201679    232648    182053    158315    365848    595386    179749    310030    211214 
dram[7]:    469523    512410    145595    285770    345406    262775    414195    325223    215058    194741    216794    319663    229705    132013    212257    218559 
dram[8]:    253302    193504    196574    280480    461038    341270     96664    293821    339574    370520    203113    211019    239439    132856    158953    139489 
dram[9]:    283682    235315    258253    233183    221426    216747    226397    382707    296456    268292    213167    187787    210174    357089    210025    204789 
dram[10]:    186920    271997    174250    284930    351865    307611    424628    306713    298759    218273    255859    293668    183878    161640    140663    188710 
average row accesses per activate:
dram[0]:  2.666667  2.750000  3.050000  3.937500  2.625000  3.307692  2.615385  3.000000  2.590909  2.772727  2.840000  2.054054  3.105263  3.352941  2.727273  2.666667 
dram[1]:  2.950000  2.400000  4.000000  3.705882  3.583333  2.875000  2.384615  3.777778  2.181818  2.428571  2.500000  2.666667  3.933333  3.150000  2.708333  4.153846 
dram[2]:  3.277778  2.952381  3.777778  3.117647  3.083333  2.500000  2.533333  3.300000  2.727273  2.789474  2.366667  2.818182  2.500000  2.909091  3.105263  3.733333 
dram[3]:  3.294118  3.277778  3.368421  3.142857  4.000000  2.769231  3.666667  3.000000  3.294118  2.777778  2.032258  2.520000  2.636364  2.625000  3.444444  2.666667 
dram[4]:  2.384615  2.850000  3.333333  3.157895  4.000000  2.529412  3.714286  3.500000  2.035714  2.375000  2.088235  2.500000  3.041667  2.653846  2.695652  2.206897 
dram[5]:  2.565217  2.708333  2.954545  3.444444  2.800000  2.933333  3.500000  3.400000  2.304348  2.409091  2.571429  2.720000  2.681818  3.222222  2.625000  2.461539 
dram[6]:  2.800000  4.076923  2.952381  2.954545  3.000000  3.000000  2.750000  2.538461  2.103448  2.428571  2.400000  2.481482  3.588235  3.647059  2.958333  2.500000 
dram[7]:  3.000000  3.000000  2.760000  3.000000  3.090909  3.000000  2.750000  3.076923  3.222222  2.666667  2.608696  2.695652  3.050000  2.947368  2.521739  2.842105 
dram[8]:  2.952381  2.615385  2.850000  3.750000  3.000000  2.714286  4.285714  2.846154  2.944444  2.944444  2.161290  1.942857  3.812500  3.705882  3.571429  2.750000 
dram[9]:  3.263158  2.416667  3.300000  3.157895  3.000000  3.000000  3.083333  3.714286  3.312500  3.375000  2.290323  2.423077  2.681818  2.307692  3.687500  2.863636 
dram[10]:  3.600000  2.619048  2.640000  3.263158  2.666667  3.875000  2.692308  2.769231  2.280000  2.304348  2.481482  2.444444  3.368421  3.000000  3.350000  2.842105 
average row locality = 9689/3417 = 2.835528
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        38        44        47        38        40        34        39        47        51        54        59        42        41        44        48 
dram[1]:        43        43        43        47        40        43        31        34        38        40        52        48        41        45        49        37 
dram[2]:        43        46        50        37        34        42        37        33        49        43        54        46        43        48        42        40 
dram[3]:        39        41        48        50        41        32        33        37        45        41        47        47        42        46        45        48 
dram[4]:        45        40        44        44        38        40        25        35        46        47        55        48        57        53        46        48 
dram[5]:        43        49        48        46        39        41        34        34        43        43        53        50        42        41        47        48 
dram[6]:        40        37        46        47        39        36        33        33        49        40        54        50        43        44        55        44 
dram[7]:        41        47        53        44        31        36        33        40        47        45        44        46        45        40        41        37 
dram[8]:        45        53        41        44        30        35        30        37        43        42        50        52        39        46        33        38 
dram[9]:        46        42        50        44        42        48        37        26        43        43        55        47        43        44        43        47 
dram[10]:        38        40        49        46        38        29        34        36        46        42        50        47        48        47        49        38 
total reads: 7564
bank skew: 59/25 = 2.36
chip skew: 714/658 = 1.09
number of total write accesses:
dram[0]:        16        17        17        16         4         3         0         0        10        10        17        17        17        16        16        16 
dram[1]:        16        17        17        16         3         3         0         0        10        11        18        16        18        18        16        17 
dram[2]:        16        16        18        16         3         3         1         0        11        10        17        16        17        16        17        16 
dram[3]:        17        18        16        16         3         4         0         2        11         9        16        16        16        17        17        16 
dram[4]:        17        17        16        16         2         3         1         0        11        10        16        17        16        16        16        16 
dram[5]:        16        16        17        16         3         3         1         0        10        10        19        18        17        17        16        16 
dram[6]:        16        16        16        18         3         3         0         0        12        11        18        17        18        18        16        16 
dram[7]:        16        16        16        16         3         3         0         0        11        11        16        16        16        16        17        17 
dram[8]:        17        15        16        16         3         3         0         0        10        11        17        16        22        17        17        17 
dram[9]:        16        16        16        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[10]:        16        15        17        16         2         2         1         0        11        11        17        19        16        16        18        16 
total reads: 2125
min_bank_accesses = 0!
chip skew: 198/187 = 1.06
average mf latency per bank:
dram[0]:      19993     36436     29709     18817    106402     86345     66029     55316     18861     27049     19282     13638     16811     17853     30026     11003
dram[1]:      25749     21601     19936     21519    101427    112031     52276     38388     29394     28090     33081     18628     14438     20816     24320     27572
dram[2]:      17943     20325     28218     28028    107764     91439     48675     54191      9738     23445     13063     18008     14606      4469     25723     18795
dram[3]:      19222     21051     22778     17170     91702    114365     63350     66469     24277     23777     12410     28634      5592     32388     23145     26250
dram[4]:      23318     22497     17024     24366     88763     98774     64330     60482     24084     17190      9710     14074     25061     17477     30846     35886
dram[5]:      24433     15086     29484     23327    108986    110648     39429     66707     14694     31620     50407     10056     13497     17837     19984     30464
dram[6]:      16076     26066     33601     26985     90187     89171     61939     46925     25484     11876     29881     17339     22465     24563     29104     35591
dram[7]:      15727     18500     36025     29647    114478     91112     66479     58778     15026     29878      9120     12266     20632     23690     37194      7157
dram[8]:      20226     23337     33345     18656    104786    105797     48820     42395     20985     29616     14157     34089     21958      7427     11405     19705
dram[9]:      13581     17274     36134     41541     91167     92241     43984     70113     15816     15333     22282      4451     17371     21598     11320     22821
dram[10]:      23287     16822     33751     31439    107890    110388     48838     82145     22892     20400     19597     19507     27259     12993     28621     27886
maximum mf latency per bank:
dram[0]:     247275    424416    213428    155936    424431    236850    429630    322565    224840    424422    257682    252481    223820    247280    427037    208102
dram[1]:     335538    427035    155937    179310    427032    424434    174231    174118    424431    434849    427050    380142    424430    416616    427048    424428
dram[2]:     434849    429632    424434    379735    427024    384906    195179    429636     56596    427031    421815    416629    239242    158986    243963    189680
dram[3]:     427037    429639    111678     67304    262806    319977    327757    429636    301780    247269    231890    421816     98805    419217    241401    252475
dram[4]:     247263    429633     44578    421828    124746    424445    215692    215677    429651    171390    168926    257693    255094    367109    415843    427044
dram[5]:     421043    221164    432259    332917    390107    427047     49751    306966    203007    424432    432234    231906    228952    400263    244023    427039
dram[6]:     427038    427034    421821    184651    197428    197436    215678    291407    421840     46622    359303    421816    419218    252495    408060    432247
dram[7]:     427049    427048    429642    432246    427023    265408    429626    427014    226846    226833    252482    257693    421840    421824    429649    122329
dram[8]:     257597    247291    421822    104387    150731    390093    288799    312178    226846    429628    252482    424417    249835    239224    202699    244006
dram[9]:     273132    343351    432249    424430    197507    427030    215702    382328    224795    148527    429650     90805    356685    367108    241425    181884
dram[10]:     273168    335538    364112    424442    424418    390093    432245    429654    429641    224840    406198    359302    424432    353762    317359    427035
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3300040 n_nop=3296360 n_act=324 n_pre=308 n_req=906 n_rd=2856 n_write=192 bw_util=0.001847
n_activity=18359 dram_eff=0.332
bk0: 192a 3298742i bk1: 152a 3298996i bk2: 176a 3298874i bk3: 188a 3298927i bk4: 152a 3299250i bk5: 160a 3299156i bk6: 136a 3299325i bk7: 156a 3299244i bk8: 188a 3298943i bk9: 204a 3298802i bk10: 216a 3298623i bk11: 236a 3298447i bk12: 168a 3298954i bk13: 164a 3298819i bk14: 176a 3298822i bk15: 192a 3298476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.00133514
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3300040 n_nop=3296576 n_act=294 n_pre=278 n_req=870 n_rd=2696 n_write=196 bw_util=0.001753
n_activity=17500 dram_eff=0.3305
bk0: 172a 3298786i bk1: 172a 3298642i bk2: 172a 3299014i bk3: 188a 3298883i bk4: 160a 3299195i bk5: 172a 3298942i bk6: 124a 3299219i bk7: 136a 3299370i bk8: 152a 3299015i bk9: 160a 3298865i bk10: 208a 3298557i bk11: 192a 3298576i bk12: 164a 3298898i bk13: 180a 3298920i bk14: 196a 3298536i bk15: 148a 3298988i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00179513
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3300040 n_nop=3296511 n_act=302 n_pre=286 n_req=880 n_rd=2748 n_write=193 bw_util=0.001782
n_activity=17831 dram_eff=0.3299
bk0: 172a 3298958i bk1: 184a 3298756i bk2: 200a 3298793i bk3: 148a 3299106i bk4: 136a 3299448i bk5: 168a 3298978i bk6: 148a 3299208i bk7: 132a 3299332i bk8: 196a 3298742i bk9: 172a 3298806i bk10: 216a 3298531i bk11: 184a 3298724i bk12: 172a 3298795i bk13: 192a 3298727i bk14: 168a 3298825i bk15: 160a 3298787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00143423
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3300040 n_nop=3296534 n_act=300 n_pre=284 n_req=876 n_rd=2728 n_write=194 bw_util=0.001771
n_activity=17402 dram_eff=0.3358
bk0: 156a 3298872i bk1: 164a 3298887i bk2: 192a 3298899i bk3: 200a 3298645i bk4: 164a 3299184i bk5: 128a 3299069i bk6: 132a 3299435i bk7: 148a 3299071i bk8: 180a 3299006i bk9: 164a 3298872i bk10: 188a 3298622i bk11: 188a 3298833i bk12: 168a 3298859i bk13: 184a 3298686i bk14: 180a 3298706i bk15: 192a 3298493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.0015018
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3300040 n_nop=3296340 n_act=341 n_pre=325 n_req=901 n_rd=2844 n_write=190 bw_util=0.001839
n_activity=18676 dram_eff=0.3249
bk0: 180a 3298703i bk1: 160a 3298923i bk2: 176a 3298957i bk3: 176a 3298915i bk4: 152a 3299265i bk5: 160a 3299015i bk6: 100a 3299634i bk7: 140a 3299242i bk8: 184a 3298816i bk9: 188a 3298735i bk10: 220a 3298286i bk11: 192a 3298594i bk12: 228a 3298546i bk13: 212a 3298487i bk14: 184a 3298626i bk15: 192a 3298544i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00135241
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3300040 n_nop=3296407 n_act=325 n_pre=309 n_req=896 n_rd=2804 n_write=195 bw_util=0.001818
n_activity=17895 dram_eff=0.3352
bk0: 172a 3298801i bk1: 196a 3298599i bk2: 192a 3298626i bk3: 184a 3298778i bk4: 156a 3299104i bk5: 164a 3298998i bk6: 136a 3299164i bk7: 136a 3299266i bk8: 172a 3298759i bk9: 172a 3298709i bk10: 212a 3298511i bk11: 200a 3298484i bk12: 168a 3298554i bk13: 164a 3298718i bk14: 188a 3298387i bk15: 192a 3298647i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00240512
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3300040 n_nop=3296464 n_act=317 n_pre=301 n_req=888 n_rd=2760 n_write=198 bw_util=0.001793
n_activity=18456 dram_eff=0.3205
bk0: 160a 3298884i bk1: 148a 3298988i bk2: 184a 3298871i bk3: 188a 3298760i bk4: 156a 3299373i bk5: 144a 3299281i bk6: 132a 3299432i bk7: 132a 3299380i bk8: 196a 3298809i bk9: 160a 3298978i bk10: 216a 3298649i bk11: 200a 3298732i bk12: 172a 3298861i bk13: 176a 3298924i bk14: 220a 3298687i bk15: 176a 3298732i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000936958
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3300040 n_nop=3296586 n_act=300 n_pre=284 n_req=860 n_rd=2680 n_write=190 bw_util=0.001739
n_activity=17372 dram_eff=0.3304
bk0: 164a 3298776i bk1: 188a 3298821i bk2: 212a 3298698i bk3: 176a 3298913i bk4: 124a 3299348i bk5: 144a 3299134i bk6: 132a 3299333i bk7: 160a 3299265i bk8: 188a 3298907i bk9: 180a 3298816i bk10: 176a 3298794i bk11: 184a 3298816i bk12: 180a 3298898i bk13: 160a 3298854i bk14: 164a 3298805i bk15: 148a 3298888i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00141695
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3300040 n_nop=3296633 n_act=297 n_pre=281 n_req=855 n_rd=2632 n_write=197 bw_util=0.001715
n_activity=17126 dram_eff=0.3304
bk0: 180a 3298780i bk1: 212a 3298677i bk2: 164a 3298966i bk3: 176a 3298902i bk4: 120a 3299428i bk5: 140a 3299151i bk6: 120a 3299572i bk7: 148a 3299186i bk8: 172a 3298967i bk9: 168a 3299042i bk10: 200a 3298606i bk11: 208a 3298469i bk12: 156a 3299000i bk13: 184a 3298880i bk14: 132a 3299086i bk15: 152a 3298946i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00125271
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3300040 n_nop=3296453 n_act=308 n_pre=292 n_req=887 n_rd=2800 n_write=187 bw_util=0.00181
n_activity=18023 dram_eff=0.3315
bk0: 184a 3298830i bk1: 168a 3298579i bk2: 200a 3298805i bk3: 176a 3298793i bk4: 168a 3298991i bk5: 192a 3298754i bk6: 148a 3299286i bk7: 104a 3299513i bk8: 172a 3299064i bk9: 172a 3299038i bk10: 220a 3298518i bk11: 188a 3298742i bk12: 172a 3298954i bk13: 176a 3298796i bk14: 172a 3299027i bk15: 188a 3298792i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00113877
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3300040 n_nop=3296535 n_act=310 n_pre=294 n_req=870 n_rd=2708 n_write=193 bw_util=0.001758
n_activity=17935 dram_eff=0.3235
bk0: 152a 3299066i bk1: 160a 3298897i bk2: 196a 3298685i bk3: 184a 3298836i bk4: 152a 3299149i bk5: 116a 3299348i bk6: 136a 3299376i bk7: 144a 3299176i bk8: 184a 3298865i bk9: 168a 3299010i bk10: 200a 3298660i bk11: 188a 3298631i bk12: 192a 3298757i bk13: 188a 3298847i bk14: 196a 3298728i bk15: 152a 3298834i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00162392

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5342, Miss = 351, Miss_rate = 0.066, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 5474, Miss = 363, Miss_rate = 0.066, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[2]: Access = 5437, Miss = 337, Miss_rate = 0.062, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[3]: Access = 4983, Miss = 337, Miss_rate = 0.068, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[4]: Access = 5265, Miss = 352, Miss_rate = 0.067, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 5261, Miss = 335, Miss_rate = 0.064, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 5374, Miss = 340, Miss_rate = 0.063, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 5214, Miss = 342, Miss_rate = 0.066, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[8]: Access = 5348, Miss = 356, Miss_rate = 0.067, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[9]: Access = 5322, Miss = 355, Miss_rate = 0.067, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[10]: Access = 5194, Miss = 349, Miss_rate = 0.067, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[11]: Access = 5547, Miss = 352, Miss_rate = 0.063, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[12]: Access = 5525, Miss = 359, Miss_rate = 0.065, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 5168, Miss = 331, Miss_rate = 0.064, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[14]: Access = 5291, Miss = 335, Miss_rate = 0.063, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[15]: Access = 5229, Miss = 335, Miss_rate = 0.064, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[16]: Access = 6308, Miss = 311, Miss_rate = 0.049, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 5449, Miss = 347, Miss_rate = 0.064, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 5419, Miss = 359, Miss_rate = 0.066, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 5304, Miss = 341, Miss_rate = 0.064, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[20]: Access = 5397, Miss = 352, Miss_rate = 0.065, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 5245, Miss = 325, Miss_rate = 0.062, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 118096
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0640
L2_total_cache_pending_hits = 3262
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 76038
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31170
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 74
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 84605
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 33295
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=215245
icnt_total_pkts_simt_to_mem=151391
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.7643
	minimum = 6
	maximum = 302
Network latency average = 10.7826
	minimum = 6
	maximum = 302
Slowest packet = 111325
Flit latency average = 10.1785
	minimum = 6
	maximum = 302
Slowest flit = 170458
Fragmentation average = 0.0031897
	minimum = 0
	maximum = 211
Injected packet rate average = 0.00540732
	minimum = 0.00375766 (at node 8)
	maximum = 0.00668048 (at node 10)
Accepted packet rate average = 0.00540732
	minimum = 0.00375766 (at node 8)
	maximum = 0.00668048 (at node 10)
Injected flit rate average = 0.00849835
	minimum = 0.00482317 (at node 8)
	maximum = 0.0121319 (at node 39)
Accepted flit rate average= 0.00849835
	minimum = 0.00710565 (at node 19)
	maximum = 0.0122283 (at node 10)
Injected packet length average = 1.57164
Accepted packet length average = 1.57164
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.2923 (9 samples)
	minimum = 6 (9 samples)
	maximum = 153 (9 samples)
Network latency average = 12.8781 (9 samples)
	minimum = 6 (9 samples)
	maximum = 115.778 (9 samples)
Flit latency average = 13.6993 (9 samples)
	minimum = 6 (9 samples)
	maximum = 115.333 (9 samples)
Fragmentation average = 0.000354411 (9 samples)
	minimum = 0 (9 samples)
	maximum = 23.4444 (9 samples)
Injected packet rate average = 0.0147109 (9 samples)
	minimum = 0.0103957 (9 samples)
	maximum = 0.0506992 (9 samples)
Accepted packet rate average = 0.0147109 (9 samples)
	minimum = 0.0103957 (9 samples)
	maximum = 0.0506992 (9 samples)
Injected flit rate average = 0.022116 (9 samples)
	minimum = 0.01389 (9 samples)
	maximum = 0.0614023 (9 samples)
Accepted flit rate average = 0.022116 (9 samples)
	minimum = 0.0159445 (9 samples)
	maximum = 0.0914885 (9 samples)
Injected packet size average = 1.50338 (9 samples)
Accepted packet size average = 1.50338 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 48 min, 7 sec (2887 sec)
gpgpu_simulation_rate = 3829 (inst/sec)
gpgpu_simulation_rate = 1316 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 10 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 10: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 10 
gpu_sim_cycle = 4318
gpu_sim_insn = 1211812
gpu_ipc =     280.6420
gpu_tot_sim_cycle = 4025870
gpu_tot_sim_insn = 12266243
gpu_tot_ipc =       3.0469
gpu_tot_issued_cta = 1280
max_total_param_size = 0
gpu_stall_dramfull = 1722
gpu_stall_icnt2sh    = 23568
partiton_reqs_in_parallel = 94996
partiton_reqs_in_parallel_total    = 39097294
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       9.7351
partiton_reqs_in_parallel_util = 94996
partiton_reqs_in_parallel_util_total    = 39097294
gpu_sim_cycle_parition_util = 4318
gpu_tot_sim_cycle_parition_util    = 1777228
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9990
partiton_replys_in_parallel = 10168
partiton_replys_in_parallel_total    = 118096
L2_BW  =     223.1968 GB/Sec
L2_BW_total  =       3.0198 GB/Sec
gpu_total_sim_rate=4221

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 378570
	L1I_total_cache_misses = 4672
	L1I_total_cache_miss_rate = 0.0123
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 122880
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0146
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 121088
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 373898
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4672
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 122880
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 378570
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
643, 461, 679, 353, 574, 457, 352, 576, 587, 813, 602, 586, 353, 706, 561, 799, 650, 530, 452, 390, 806, 286, 271, 271, 431, 585, 494, 256, 453, 271, 691, 519, 519, 546, 505, 271, 479, 479, 453, 583, 271, 585, 286, 256, 505, 389, 256, 271, 521, 250, 250, 354, 250, 473, 235, 474, 328, 365, 499, 235, 659, 235, 250, 458, 
gpgpu_n_tot_thrd_icount = 22712832
gpgpu_n_tot_w_icount = 709776
gpgpu_n_stall_shd_mem = 145532
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 86653
gpgpu_n_mem_write_global = 41415
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 729013
gpgpu_n_store_insn = 75685
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 3932160
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 140357
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 289
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:236539	W0_Idle:12624394	W0_Scoreboard:54863789	W1:223966	W2:61141	W3:15946	W4:6983	W5:5125	W6:3073	W7:2156	W8:1199	W9:605	W10:275	W11:132	W12:44	W13:0	W14:0	W15:11	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:389120
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 693224 {8:86653,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1656600 {40:41415,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 3844232 {40:81455,72:1889,136:3309,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 331320 {8:41415,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 127 
maxdqlatency = 0 
maxmflatency = 434849 
averagemflatency = 2436 
max_icnt2mem_latency = 434596 
max_icnt2sh_latency = 4025869 
mrq_lat_table:7804 	113 	277 	980 	304 	168 	43 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	116742 	6884 	5 	5 	269 	304 	326 	841 	1557 	586 	420 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	88299 	7930 	4852 	4122 	16309 	2252 	34 	0 	5 	269 	304 	326 	841 	1557 	586 	420 	157 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	67005 	12831 	6663 	182 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	72 	890 	40436 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1866 	36 	0 	5 	18 	33 	58 	99 	168 	67 	24 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12        13        22        16        16        16        16         9        10        19         6        12        22         8        14 
dram[1]:        12        13        14        16        16        16        16        16         7        11        12        12        11        18        10        12 
dram[2]:        14        12        14        12        16        15        17        16         9        12         8        12        15        10        16        14 
dram[3]:        18        12        10        14        16        16        16        18        11        10        10        16         8        10        14        22 
dram[4]:        11        13        20        10        16        16        17        16         7         8        12         8        12        16        12        10 
dram[5]:        10        10         9        10        16        16        17        16         9         6        14         6        13        14        10        12 
dram[6]:        12        14         9        15        16        16        16        16         8         7        12        12        12        14         8         8 
dram[7]:        12        18        10        10        16        16        16        16        11         7        14        12        14         8        15        14 
dram[8]:        12         6        12        12        16        16        16        16        11         7        15         8        12        16        13        10 
dram[9]:        14        10        10        10        16        16        16        16        14        12         8         8         6        10        18        10 
dram[10]:        14        16        10        16        16        16        17        16        10         6         8        21        12        12        10        12 
maximum service time to same row:
dram[0]:    318740    209812    239806    196651    273938    242800    487653    205790    329928    188234    137229    218593    127220    176655    147279    407020 
dram[1]:    209785    412165    127967    125610    321688    156300    187288    111149    210560    248515    225077    316770    548153    469413    256986    325511 
dram[2]:    522317    204224    584293    287407    304352    325639    183500    486283    174588    236124    296025    337064    414282    194588    181805     87709 
dram[3]:    377629    332392    221135    138149    167109    123090    179737    377509    160756    275230    216210    257408    193920    197769    127533    156213 
dram[4]:    187032    194490    160125    264747    124642    174535    200579    101595    275855    303125    209265    220299    201169    530531    309052    151760 
dram[5]:    299378    116679    379246    193751    272865    565169    176591    223669    436044    345766    246994    327458    184460    398687    292154    275558 
dram[6]:    375924    317241    246638    129200     72944    194941    148217    201679    232648    182053    158315    365848    595386    179749    310030    211214 
dram[7]:    469523    512410    145595    285770    345406    262775    414195    325223    215058    194741    216794    319663    229705    132013    212257    218559 
dram[8]:    253302    193504    196574    280480    461038    341270     96664    293821    339574    370520    203113    211019    239439    132856    158953    139489 
dram[9]:    283682    235315    258253    233183    221426    216747    226397    382707    296456    268292    213167    187787    210174    357089    210025    204789 
dram[10]:    186920    271997    174250    284930    351865    307611    424628    306713    298759    218273    255859    293668    183878    161640    140663    188710 
average row accesses per activate:
dram[0]:  2.666667  2.750000  3.050000  3.937500  2.625000  3.307692  2.615385  3.000000  2.590909  2.772727  2.840000  2.054054  3.105263  3.352941  2.727273  2.666667 
dram[1]:  2.950000  2.400000  4.000000  3.705882  3.583333  2.875000  2.384615  3.777778  2.181818  2.428571  2.500000  2.666667  3.933333  3.150000  2.708333  4.153846 
dram[2]:  3.277778  2.952381  3.777778  3.117647  3.083333  2.500000  2.533333  3.300000  2.727273  2.789474  2.366667  2.818182  2.500000  2.909091  3.105263  3.733333 
dram[3]:  3.294118  3.277778  3.368421  3.142857  4.000000  2.769231  3.666667  3.000000  3.294118  2.777778  2.032258  2.520000  2.636364  2.625000  3.444444  2.666667 
dram[4]:  2.384615  2.850000  3.333333  3.157895  4.000000  2.529412  3.714286  3.500000  2.035714  2.375000  2.088235  2.500000  3.041667  2.653846  2.695652  2.206897 
dram[5]:  2.565217  2.708333  2.954545  3.444444  2.800000  2.933333  3.500000  3.400000  2.304348  2.409091  2.571429  2.720000  2.681818  3.222222  2.625000  2.461539 
dram[6]:  2.800000  4.076923  2.952381  2.954545  3.000000  3.000000  2.750000  2.538461  2.103448  2.428571  2.400000  2.481482  3.588235  3.647059  2.958333  2.500000 
dram[7]:  3.000000  3.000000  2.760000  3.000000  3.090909  3.000000  2.750000  3.076923  3.222222  2.666667  2.608696  2.695652  3.050000  2.947368  2.521739  2.842105 
dram[8]:  2.952381  2.615385  2.850000  3.750000  3.000000  2.714286  4.285714  2.846154  2.944444  2.944444  2.161290  1.942857  3.812500  3.705882  3.571429  2.750000 
dram[9]:  3.263158  2.416667  3.300000  3.157895  3.000000  3.000000  3.083333  3.714286  3.312500  3.375000  2.290323  2.423077  2.681818  2.307692  3.687500  2.863636 
dram[10]:  3.600000  2.619048  2.640000  3.263158  2.666667  3.875000  2.692308  2.769231  2.280000  2.304348  2.481482  2.444444  3.368421  3.000000  3.350000  2.842105 
average row locality = 9689/3417 = 2.835528
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        48        38        44        47        38        40        34        39        47        51        54        59        42        41        44        48 
dram[1]:        43        43        43        47        40        43        31        34        38        40        52        48        41        45        49        37 
dram[2]:        43        46        50        37        34        42        37        33        49        43        54        46        43        48        42        40 
dram[3]:        39        41        48        50        41        32        33        37        45        41        47        47        42        46        45        48 
dram[4]:        45        40        44        44        38        40        25        35        46        47        55        48        57        53        46        48 
dram[5]:        43        49        48        46        39        41        34        34        43        43        53        50        42        41        47        48 
dram[6]:        40        37        46        47        39        36        33        33        49        40        54        50        43        44        55        44 
dram[7]:        41        47        53        44        31        36        33        40        47        45        44        46        45        40        41        37 
dram[8]:        45        53        41        44        30        35        30        37        43        42        50        52        39        46        33        38 
dram[9]:        46        42        50        44        42        48        37        26        43        43        55        47        43        44        43        47 
dram[10]:        38        40        49        46        38        29        34        36        46        42        50        47        48        47        49        38 
total reads: 7564
bank skew: 59/25 = 2.36
chip skew: 714/658 = 1.09
number of total write accesses:
dram[0]:        16        17        17        16         4         3         0         0        10        10        17        17        17        16        16        16 
dram[1]:        16        17        17        16         3         3         0         0        10        11        18        16        18        18        16        17 
dram[2]:        16        16        18        16         3         3         1         0        11        10        17        16        17        16        17        16 
dram[3]:        17        18        16        16         3         4         0         2        11         9        16        16        16        17        17        16 
dram[4]:        17        17        16        16         2         3         1         0        11        10        16        17        16        16        16        16 
dram[5]:        16        16        17        16         3         3         1         0        10        10        19        18        17        17        16        16 
dram[6]:        16        16        16        18         3         3         0         0        12        11        18        17        18        18        16        16 
dram[7]:        16        16        16        16         3         3         0         0        11        11        16        16        16        16        17        17 
dram[8]:        17        15        16        16         3         3         0         0        10        11        17        16        22        17        17        17 
dram[9]:        16        16        16        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[10]:        16        15        17        16         2         2         1         0        11        11        17        19        16        16        18        16 
total reads: 2125
min_bank_accesses = 0!
chip skew: 198/187 = 1.06
average mf latency per bank:
dram[0]:      19993     36436     29804     18906    106707     86641     66705     55916     19180     27349     19440     13794     16811     17853     30026     11003
dram[1]:      25749     21601     20032     21612    101718    112313     53011     39056     29767     28438     33228     18781     14438     20816     24320     27572
dram[2]:      17943     20325     28303     28154    108116     91754     49271     54873     10013     23770     13206     18173     14606      4469     25723     18795
dram[3]:      19222     21051     22880     17267     92003    114719     64024     67039     24610     24127     12585     28801      5592     32388     23145     26250
dram[4]:      23318     22497     17128     24478     89076     99082     65201     61122     24376     17483      9846     14225     25061     17477     30846     35886
dram[5]:      24433     15086     29587     23448    109309    110972     40138     67379     15042     31953     50539     10201     13497     17837     19984     30464
dram[6]:      16076     26066     33703     27080     90519     89535     62632     47603     25761     12202     30022     17484     22465     24563     29104     35591
dram[7]:      15727     18500     36104     29755    114860     91450     67167     59343     15344     30187      9283     12432     20632     23690     37194      7157
dram[8]:      20226     23337     33468     18769    105274    106184     49681     43067     21377     29977     14335     34257     29671      7427     11405     19705
dram[9]:      13581     17274     36225     41647     91469     92505     44612     71010     16151     15641     22417      4600     17371     21598     11320     22821
dram[10]:      23287     16822     33844     31548    108215    110826     49482     82785     23193     20718     19748     19651     27259     12993     28621     27886
maximum mf latency per bank:
dram[0]:     247275    424416    213428    155936    424431    236850    429630    322565    224840    424422    257682    252481    223820    247280    427037    208102
dram[1]:     335538    427035    155937    179310    427032    424434    174231    174118    424431    434849    427050    380142    424430    416616    427048    424428
dram[2]:     434849    429632    424434    379735    427024    384906    195179    429636     56596    427031    421815    416629    239242    158986    243963    189680
dram[3]:     427037    429639    111678     67304    262806    319977    327757    429636    301780    247269    231890    421816     98805    419217    241401    252475
dram[4]:     247263    429633     44578    421828    124746    424445    215692    215677    429651    171390    168926    257693    255094    367109    415843    427044
dram[5]:     421043    221164    432259    332917    390107    427047     49751    306966    203007    424432    432234    231906    228952    400263    244023    427039
dram[6]:     427038    427034    421821    184651    197428    197436    215678    291407    421840     46622    359303    421816    419218    252495    408060    432247
dram[7]:     427049    427048    429642    432246    427023    265408    429626    427014    226846    226833    252482    257693    421840    421824    429649    122329
dram[8]:     257597    247291    421822    104387    150731    390093    288799    312178    226846    429628    252482    424417    249835    239224    202699    244006
dram[9]:     273132    343351    432249    424430    197507    427030    215702    382328    224795    148527    429650     90805    356685    367108    241425    181884
dram[10]:     273168    335538    364112    424442    424418    390093    432245    429654    429641    224840    406198    359302    424432    353762    317359    427035
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3308057 n_nop=3304377 n_act=324 n_pre=308 n_req=906 n_rd=2856 n_write=192 bw_util=0.001843
n_activity=18359 dram_eff=0.332
bk0: 192a 3306759i bk1: 152a 3307013i bk2: 176a 3306891i bk3: 188a 3306944i bk4: 152a 3307267i bk5: 160a 3307173i bk6: 136a 3307342i bk7: 156a 3307261i bk8: 188a 3306960i bk9: 204a 3306819i bk10: 216a 3306640i bk11: 236a 3306464i bk12: 168a 3306971i bk13: 164a 3306836i bk14: 176a 3306839i bk15: 192a 3306493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0013319
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3308057 n_nop=3304593 n_act=294 n_pre=278 n_req=870 n_rd=2696 n_write=196 bw_util=0.001748
n_activity=17500 dram_eff=0.3305
bk0: 172a 3306803i bk1: 172a 3306659i bk2: 172a 3307031i bk3: 188a 3306900i bk4: 160a 3307212i bk5: 172a 3306959i bk6: 124a 3307236i bk7: 136a 3307387i bk8: 152a 3307032i bk9: 160a 3306882i bk10: 208a 3306574i bk11: 192a 3306593i bk12: 164a 3306915i bk13: 180a 3306937i bk14: 196a 3306553i bk15: 148a 3307005i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.00179078
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3308057 n_nop=3304528 n_act=302 n_pre=286 n_req=880 n_rd=2748 n_write=193 bw_util=0.001778
n_activity=17831 dram_eff=0.3299
bk0: 172a 3306975i bk1: 184a 3306773i bk2: 200a 3306810i bk3: 148a 3307123i bk4: 136a 3307465i bk5: 168a 3306995i bk6: 148a 3307225i bk7: 132a 3307349i bk8: 196a 3306759i bk9: 172a 3306823i bk10: 216a 3306548i bk11: 184a 3306741i bk12: 172a 3306812i bk13: 192a 3306744i bk14: 168a 3306842i bk15: 160a 3306804i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00143075
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3308057 n_nop=3304551 n_act=300 n_pre=284 n_req=876 n_rd=2728 n_write=194 bw_util=0.001767
n_activity=17402 dram_eff=0.3358
bk0: 156a 3306889i bk1: 164a 3306904i bk2: 192a 3306916i bk3: 200a 3306662i bk4: 164a 3307201i bk5: 128a 3307086i bk6: 132a 3307452i bk7: 148a 3307088i bk8: 180a 3307023i bk9: 164a 3306889i bk10: 188a 3306639i bk11: 188a 3306850i bk12: 168a 3306876i bk13: 184a 3306703i bk14: 180a 3306723i bk15: 192a 3306510i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=10 avg=0.00149816
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3308057 n_nop=3304357 n_act=341 n_pre=325 n_req=901 n_rd=2844 n_write=190 bw_util=0.001834
n_activity=18676 dram_eff=0.3249
bk0: 180a 3306720i bk1: 160a 3306940i bk2: 176a 3306974i bk3: 176a 3306932i bk4: 152a 3307282i bk5: 160a 3307032i bk6: 100a 3307651i bk7: 140a 3307259i bk8: 184a 3306833i bk9: 188a 3306752i bk10: 220a 3306303i bk11: 192a 3306611i bk12: 228a 3306563i bk13: 212a 3306504i bk14: 184a 3306643i bk15: 192a 3306561i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00134913
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3308057 n_nop=3304424 n_act=325 n_pre=309 n_req=896 n_rd=2804 n_write=195 bw_util=0.001813
n_activity=17895 dram_eff=0.3352
bk0: 172a 3306818i bk1: 196a 3306616i bk2: 192a 3306643i bk3: 184a 3306795i bk4: 156a 3307121i bk5: 164a 3307015i bk6: 136a 3307181i bk7: 136a 3307283i bk8: 172a 3306776i bk9: 172a 3306726i bk10: 212a 3306528i bk11: 200a 3306501i bk12: 168a 3306571i bk13: 164a 3306735i bk14: 188a 3306404i bk15: 192a 3306664i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.00239929
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3308057 n_nop=3304481 n_act=317 n_pre=301 n_req=888 n_rd=2760 n_write=198 bw_util=0.001788
n_activity=18456 dram_eff=0.3205
bk0: 160a 3306901i bk1: 148a 3307005i bk2: 184a 3306888i bk3: 188a 3306777i bk4: 156a 3307390i bk5: 144a 3307298i bk6: 132a 3307449i bk7: 132a 3307397i bk8: 196a 3306826i bk9: 160a 3306995i bk10: 216a 3306666i bk11: 200a 3306749i bk12: 172a 3306878i bk13: 176a 3306941i bk14: 220a 3306704i bk15: 176a 3306749i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.000934688
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3308057 n_nop=3304603 n_act=300 n_pre=284 n_req=860 n_rd=2680 n_write=190 bw_util=0.001735
n_activity=17372 dram_eff=0.3304
bk0: 164a 3306793i bk1: 188a 3306838i bk2: 212a 3306715i bk3: 176a 3306930i bk4: 124a 3307365i bk5: 144a 3307151i bk6: 132a 3307350i bk7: 160a 3307282i bk8: 188a 3306924i bk9: 180a 3306833i bk10: 176a 3306811i bk11: 184a 3306833i bk12: 180a 3306915i bk13: 160a 3306871i bk14: 164a 3306822i bk15: 148a 3306905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.00141352
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3308057 n_nop=3304650 n_act=297 n_pre=281 n_req=855 n_rd=2632 n_write=197 bw_util=0.00171
n_activity=17126 dram_eff=0.3304
bk0: 180a 3306797i bk1: 212a 3306694i bk2: 164a 3306983i bk3: 176a 3306919i bk4: 120a 3307445i bk5: 140a 3307168i bk6: 120a 3307589i bk7: 148a 3307203i bk8: 172a 3306984i bk9: 168a 3307059i bk10: 200a 3306623i bk11: 208a 3306486i bk12: 156a 3307017i bk13: 184a 3306897i bk14: 132a 3307103i bk15: 152a 3306963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00124968
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3308057 n_nop=3304470 n_act=308 n_pre=292 n_req=887 n_rd=2800 n_write=187 bw_util=0.001806
n_activity=18023 dram_eff=0.3315
bk0: 184a 3306847i bk1: 168a 3306596i bk2: 200a 3306822i bk3: 176a 3306810i bk4: 168a 3307008i bk5: 192a 3306771i bk6: 148a 3307303i bk7: 104a 3307530i bk8: 172a 3307081i bk9: 172a 3307055i bk10: 220a 3306535i bk11: 188a 3306759i bk12: 172a 3306971i bk13: 176a 3306813i bk14: 172a 3307044i bk15: 188a 3306809i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.00113601
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3308057 n_nop=3304552 n_act=310 n_pre=294 n_req=870 n_rd=2708 n_write=193 bw_util=0.001754
n_activity=17935 dram_eff=0.3235
bk0: 152a 3307083i bk1: 160a 3306914i bk2: 196a 3306702i bk3: 184a 3306853i bk4: 152a 3307166i bk5: 116a 3307365i bk6: 136a 3307393i bk7: 144a 3307193i bk8: 184a 3306882i bk9: 168a 3307027i bk10: 200a 3306677i bk11: 188a 3306648i bk12: 192a 3306774i bk13: 188a 3306864i bk14: 196a 3306745i bk15: 152a 3306851i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.00161998

========= L2 cache stats =========
L2_cache_bank[0]: Access = 5712, Miss = 351, Miss_rate = 0.061, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 5841, Miss = 363, Miss_rate = 0.062, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[2]: Access = 5803, Miss = 337, Miss_rate = 0.058, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[3]: Access = 5351, Miss = 337, Miss_rate = 0.063, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[4]: Access = 5628, Miss = 352, Miss_rate = 0.063, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[5]: Access = 5629, Miss = 335, Miss_rate = 0.060, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 5744, Miss = 340, Miss_rate = 0.059, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 5579, Miss = 342, Miss_rate = 0.061, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[8]: Access = 5719, Miss = 356, Miss_rate = 0.062, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[9]: Access = 5694, Miss = 355, Miss_rate = 0.062, Pending_hits = 170, Reservation_fails = 0
L2_cache_bank[10]: Access = 5562, Miss = 349, Miss_rate = 0.063, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[11]: Access = 5918, Miss = 352, Miss_rate = 0.059, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[12]: Access = 5899, Miss = 359, Miss_rate = 0.061, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 5539, Miss = 331, Miss_rate = 0.060, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[14]: Access = 5664, Miss = 335, Miss_rate = 0.059, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[15]: Access = 5605, Miss = 335, Miss_rate = 0.060, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[16]: Access = 8711, Miss = 311, Miss_rate = 0.036, Pending_hits = 149, Reservation_fails = 0
L2_cache_bank[17]: Access = 5822, Miss = 347, Miss_rate = 0.060, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 5789, Miss = 359, Miss_rate = 0.062, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 5673, Miss = 341, Miss_rate = 0.060, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[20]: Access = 5765, Miss = 352, Miss_rate = 0.061, Pending_hits = 139, Reservation_fails = 0
L2_cache_bank[21]: Access = 5617, Miss = 325, Miss_rate = 0.058, Pending_hits = 141, Reservation_fails = 0
L2_total_cache_accesses = 128264
L2_total_cache_misses = 7564
L2_total_cache_miss_rate = 0.0590
L2_total_cache_pending_hits = 3262
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 78086
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3061
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5506
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 39290
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 74
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2051
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 86653
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 41415
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.003
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=227461
icnt_total_pkts_simt_to_mem=169679
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 75.7546
	minimum = 6
	maximum = 587
Network latency average = 41.0492
	minimum = 6
	maximum = 420
Slowest packet = 239137
Flit latency average = 50.9911
	minimum = 6
	maximum = 419
Slowest flit = 371076
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0471068
	minimum = 0.0361362 (at node 16)
	maximum = 0.278318 (at node 44)
Accepted packet rate average = 0.0471068
	minimum = 0.0361362 (at node 16)
	maximum = 0.278318 (at node 44)
Injected flit rate average = 0.0706602
	minimum = 0.0526986 (at node 32)
	maximum = 0.289437 (at node 44)
Accepted flit rate average= 0.0706602
	minimum = 0.0435488 (at node 16)
	maximum = 0.545518 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 23.1385 (10 samples)
	minimum = 6 (10 samples)
	maximum = 196.4 (10 samples)
Network latency average = 15.6952 (10 samples)
	minimum = 6 (10 samples)
	maximum = 146.2 (10 samples)
Flit latency average = 17.4284 (10 samples)
	minimum = 6 (10 samples)
	maximum = 145.7 (10 samples)
Fragmentation average = 0.00031897 (10 samples)
	minimum = 0 (10 samples)
	maximum = 21.1 (10 samples)
Injected packet rate average = 0.0179505 (10 samples)
	minimum = 0.0129697 (10 samples)
	maximum = 0.0734611 (10 samples)
Accepted packet rate average = 0.0179505 (10 samples)
	minimum = 0.0129697 (10 samples)
	maximum = 0.0734611 (10 samples)
Injected flit rate average = 0.0269705 (10 samples)
	minimum = 0.0177709 (10 samples)
	maximum = 0.0842058 (10 samples)
Accepted flit rate average = 0.0269705 (10 samples)
	minimum = 0.018705 (10 samples)
	maximum = 0.136891 (10 samples)
Injected packet size average = 1.50249 (10 samples)
Accepted packet size average = 1.50249 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 48 min, 26 sec (2906 sec)
gpgpu_simulation_rate = 4221 (inst/sec)
gpgpu_simulation_rate = 1385 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 12 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 13 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 11 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 11: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 11 
gpu_sim_cycle = 55658
gpu_sim_insn = 2703696
gpu_ipc =      48.5770
gpu_tot_sim_cycle = 4308750
gpu_tot_sim_insn = 14969939
gpu_tot_ipc =       3.4743
gpu_tot_issued_cta = 1408
max_total_param_size = 0
gpu_stall_dramfull = 181754
gpu_stall_icnt2sh    = 685885
partiton_reqs_in_parallel = 1044444
partiton_reqs_in_parallel_total    = 39192290
partiton_level_parallism =      18.7654
partiton_level_parallism_total  =       9.3384
partiton_reqs_in_parallel_util = 1044444
partiton_reqs_in_parallel_util_total    = 39192290
gpu_sim_cycle_parition_util = 55638
gpu_tot_sim_cycle_parition_util    = 1781546
partiton_level_parallism_util =      18.7721
partiton_level_parallism_util_total  =      21.9013
partiton_replys_in_parallel = 300833
partiton_replys_in_parallel_total    = 128264
L2_BW  =     512.3101 GB/Sec
L2_BW_total  =       9.4393 GB/Sec
gpu_total_sim_rate=4781

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 647498
	L1I_total_cache_misses = 4672
	L1I_total_cache_miss_rate = 0.0072
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 137216
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0131
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 135424
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 642826
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4672
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 137216
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 647498
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1332, 989, 1123, 922, 1146, 933, 1088, 1159, 958, 1217, 1290, 1159, 832, 1147, 1146, 1392, 1049, 804, 665, 665, 996, 498, 545, 536, 755, 912, 768, 573, 851, 562, 829, 812, 858, 848, 894, 560, 858, 743, 676, 1042, 844, 859, 673, 279, 781, 615, 584, 538, 749, 540, 513, 923, 574, 496, 523, 737, 552, 589, 796, 458, 907, 553, 588, 827, 
gpgpu_n_tot_thrd_icount = 39253984
gpgpu_n_tot_w_icount = 1226687
gpgpu_n_stall_shd_mem = 1097960
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 289912
gpgpu_n_mem_write_global = 138989
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1091640
gpgpu_n_store_insn = 181053
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4390912
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1092082
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 992
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1603810	W0_Idle:12749470	W0_Scoreboard:55538281	W1:342698	W2:151620	W3:96779	W4:75109	W5:56602	W6:33184	W7:21190	W8:10814	W9:4969	W10:2293	W11:1007	W12:263	W13:0	W14:10	W15:69	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:430080
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2319296 {8:289912,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5561224 {40:138969,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16026144 {40:234679,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1111912 {8:138989,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1121 
maxdqlatency = 0 
maxmflatency = 434849 
averagemflatency = 884 
max_icnt2mem_latency = 434596 
max_icnt2sh_latency = 4308381 
mrq_lat_table:12540 	211 	406 	1225 	656 	687 	769 	909 	810 	313 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	356039 	65228 	2728 	333 	303 	324 	346 	908 	1557 	586 	420 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	111459 	19381 	137139 	70613 	42557 	41716 	1406 	192 	33 	302 	325 	345 	908 	1557 	586 	420 	157 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	100825 	70437 	112084 	6555 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	72 	890 	40436 	97574 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1968 	46 	0 	5 	18 	33 	58 	99 	168 	67 	24 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12        13        22        16        16        16        16         9        10        19         6        12        22         8        14 
dram[1]:        12        13        14        16        16        16        16        16         8        11        12        12        11        18        10        12 
dram[2]:        14        12        14        12        16        15        17        16         9        12         8        12        15        11        16        14 
dram[3]:        18        12        10        14        16        16        16        18        11        10        10        16         9        12        14        22 
dram[4]:        11        13        20        11        16        16        17        16         7         8        12         8        12        16        12        10 
dram[5]:        10        10        10        10        16        16        17        16         9         7        14         6        13        14        12        12 
dram[6]:        12        14         9        15        16        16        16        16         8         7        12        12        12        14         8         8 
dram[7]:        12        18        10        10        16        16        16        16        11         7        14        12        14         9        15        14 
dram[8]:        12         6        12        12        16        16        16        16        11         7        15         8        12        16        13        10 
dram[9]:        14        10        10        10        16        16        16        16        14        12         8         8         9        10        18        10 
dram[10]:        14        16        10        16        16        16        17        16        10         8         9        21        12        12        10        12 
maximum service time to same row:
dram[0]:    318740    209812    239806    196651    273938    242800    487653    205790    329928    188234    137229    218593    127220    176655    147279    407020 
dram[1]:    209785    412165    127967    125610    321688    156300    187288    111149    210560    248515    225077    316770    548153    469413    256986    325511 
dram[2]:    522317    204224    584293    287407    304352    325639    183500    486283    174588    236124    296025    337064    414282    194588    181805     87709 
dram[3]:    377629    332392    221135    138149    167109    123090    179737    377509    160756    275230    216210    257408    193920    197769    127533    156213 
dram[4]:    187032    194490    160125    264747    124642    174535    200579    101595    275855    303125    209265    220299    201169    530531    309052    151760 
dram[5]:    299378    116679    379246    193751    272865    565169    176591    223669    436044    345766    246994    327458    184460    398687    292154    275558 
dram[6]:    375924    317241    246638    129200     72944    194941    148217    201679    232648    182053    158315    365848    595386    179749    310030    211214 
dram[7]:    469523    512410    145595    285770    345406    262775    414195    325223    215058    194741    216794    319663    229705    132013    212257    218559 
dram[8]:    253302    193504    196574    280480    461038    341270     96664    293821    339574    370520    203113    211019    239439    132856    158953    139489 
dram[9]:    283682    235315    258253    233183    221426    216747    226397    382707    296456    268292    213167    187787    210174    357089    210025    204789 
dram[10]:    186920    271997    174250    284930    351865    307611    424628    306713    298759    218273    255859    293668    183878    161640    140663    188710 
average row accesses per activate:
dram[0]:  2.902439  2.904762  2.675000  3.612903  2.645161  3.347826  2.612903  2.081081  2.095238  2.578947  2.074074  1.883333  2.666667  3.351351  2.555556  2.425532 
dram[1]:  3.105263  2.780488  2.888889  3.689655  3.280000  2.758621  2.176471  2.612903  2.300000  2.487180  2.153846  2.431818  3.100000  2.795455  2.458333  2.850000 
dram[2]:  3.054054  2.975000  3.484848  3.156250  3.035714  2.447368  2.361111  2.884615  2.081633  2.512820  2.265306  2.280000  2.645833  2.755556  2.420000  2.416667 
dram[3]:  3.189189  3.545455  3.242424  2.666667  2.965517  2.758621  2.411765  2.500000  2.631579  2.916667  2.240000  2.387755  2.644444  2.902439  2.837209  2.638298 
dram[4]:  2.704545  3.111111  2.972222  3.151515  3.458333  2.468750  3.291667  2.785714  2.227273  2.162791  2.053571  2.129630  2.818182  2.423077  2.346154  2.540000 
dram[5]:  3.378378  2.652174  2.875000  2.500000  2.545455  3.107143  2.724138  2.714286  2.317073  2.694444  2.203704  2.354167  2.530612  2.367347  2.717391  2.702128 
dram[6]:  3.050000  4.068965  2.947368  2.674419  2.548387  2.424242  2.166667  2.294118  2.340909  2.439024  2.479167  2.577778  2.772727  2.711111  2.652174  2.300000 
dram[7]:  2.926829  2.926829  2.619048  3.162162  3.178571  3.608696  2.633333  2.441176  2.970588  2.375000  2.441860  2.391304  2.440000  2.638298  2.541667  2.541667 
dram[8]:  3.078947  2.510204  2.820513  2.585366  2.862069  2.625000  2.535714  2.516129  2.714286  2.694444  2.260000  1.844828  2.948718  2.651163  3.000000  2.489796 
dram[9]:  2.950000  2.466667  2.923077  2.750000  2.485714  2.827586  2.222222  2.257143  2.685714  2.621622  2.054545  2.192308  2.695652  2.928571  3.105263  2.804348 
dram[10]:  3.371428  2.651163  2.454545  2.973684  2.733333  3.160000  2.189189  2.500000  2.916667  2.219512  2.306123  2.224490  2.680851  2.790698  2.930233  2.666667 
average row locality = 18532/7028 = 2.636881
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       103       105        90        96        78        74        81        77        78        88        95        96       103       108        99        98 
dram[1]:       102        97        87        91        79        77        74        81        82        86        94        91       106       105       102        97 
dram[2]:        97       103        97        85        82        90        84        75        91        88        94        98       110       108       104       100 
dram[3]:       101        99        91        96        83        76        82        78        89        95        96       101       103       102       105       108 
dram[4]:       102        95        91        88        80        76        78        78        87        83        99        98       108       110       106       111 
dram[5]:       109       106        98        99        81        84        78        76        85        87       100        95       107        99       109       111 
dram[6]:       106       102        96        97        76        77        78        78        91        89       101        99       104       104       106        99 
dram[7]:       104       104        94       101        86        80        79        83        90        84        89        94       106       108       105       103 
dram[8]:       100       107        94        90        80        81        71        78        85        86        96        91        93        97       100       105 
dram[9]:       102        95        98        94        84        79        80        79        84        86        97        98       108       107       102       113 
dram[10]:       102        97        91        97        80        77        80        80        94        80        96        90       110       104       108        96 
total reads: 16400
bank skew: 113/71 = 1.59
chip skew: 1524/1451 = 1.05
number of total write accesses:
dram[0]:        16        17        17        16         4         3         0         0        10        10        17        17        17        16        16        16 
dram[1]:        16        17        17        16         3         3         0         0        10        11        18        16        18        18        16        17 
dram[2]:        16        16        18        16         3         3         1         0        11        10        17        16        17        16        17        16 
dram[3]:        17        18        16        16         3         4         0         2        11        10        16        16        16        17        17        16 
dram[4]:        17        17        16        16         3         3         1         0        11        10        16        17        16        16        16        16 
dram[5]:        16        16        17        16         3         3         1         0        10        10        19        18        17        17        16        16 
dram[6]:        16        16        16        18         3         3         0         0        12        11        18        17        18        18        16        16 
dram[7]:        16        16        16        16         3         3         0         0        11        11        16        16        16        16        17        19 
dram[8]:        17        16        16        16         3         3         0         0        10        11        17        16        22        17        17        17 
dram[9]:        16        16        16        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[10]:        16        17        17        16         2         2         1         0        11        11        17        19        16        16        18        16 
total reads: 2132
min_bank_accesses = 0!
chip skew: 198/187 = 1.06
average mf latency per bank:
dram[0]:      13089     19221     19316     13234     56961     50847     33401     34495     19029     23588     17827     15211     10703     10951     18218      8903
dram[1]:      15286     13947     13841     15411     55790     67126     28278     22760     22084     21537     26347     17279      9451     13239     15691     15654
dram[2]:      11951     13380     18882     17094     49346     46571     27327     29615     11592     19168     14031     15062      9427      4679     14912     11535
dram[3]:      11607     13283     16014     12632     49287     53881     31569     38876     19950     17653     12823     21256      5470     19678     14310     16152
dram[4]:      14955     13983     12256     16885     45435     56260     27306     33430     20835     17072     11938     13153     17400     12215     18312     20521
dram[5]:      13938     10469     18878     14958     56832     58312     23870     36011     14535     23773     35772     11442      8767     11358     12444     17820
dram[6]:       9845     14299     21066     17718     50676     46074     32559     25725     21140     12315     23554     15744     13650     15284     19435     21155
dram[7]:       9976     12396     25034     17798     46364     45677     33839     34082     15125     24063     11082     12909     13089     13434     20362      5943
dram[8]:      13193     15450     19741     12747     44390     50446     27009     25618     18304     23245     14305     27387     18341      6416      7565     11420
dram[9]:       9842     11829     23323     25169     49648     59790     26122     29096     15880     15494     19532      8089     10721     13191      8498     13450
dram[10]:      13392     10512     23158     19784     55260     46144     27062     43184     18860     18732     17252     17347     16411      9320     17699     15962
maximum mf latency per bank:
dram[0]:     247275    424416    213428    155936    424431    236850    429630    322565    224840    424422    257682    252481    223820    247280    427037    208102
dram[1]:     335538    427035    155937    179310    427032    424434    174231    174118    424431    434849    427050    380142    424430    416616    427048    424428
dram[2]:     434849    429632    424434    379735    427024    384906    195179    429636     56596    427031    421815    416629    239242    158986    243963    189680
dram[3]:     427037    429639    111678     67304    262806    319977    327757    429636    301780    247269    231890    421816     98805    419217    241401    252475
dram[4]:     247263    429633     44578    421828    124746    424445    215692    215677    429651    171390    168926    257693    255094    367109    415843    427044
dram[5]:     421043    221164    432259    332917    390107    427047     49751    306966    203007    424432    432234    231906    228952    400263    244023    427039
dram[6]:     427038    427034    421821    184651    197428    197436    215678    291407    421840     46622    359303    421816    419218    252495    408060    432247
dram[7]:     427049    427048    429642    432246    427023    265408    429626    427014    226846    226833    252482    257693    421840    421824    429649    122329
dram[8]:     257597    247291    421822    104387    150731    390093    288799    312178    226846    429628    252482    424417    249835    239224    202699    244006
dram[9]:     273132    343351    432249    424430    197507    427030    215702    382328    224795    148527    429650     90805    356685    367108    241425    181884
dram[10]:     273168    335538    364112    424442    424418    390093    432245    429654    429641    224840    406198    359302    424432    353762    317359    427035
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3411404 n_nop=3404062 n_act=645 n_pre=629 n_req=1661 n_rd=5876 n_write=192 bw_util=0.003557
n_activity=30733 dram_eff=0.3949
bk0: 412a 3407740i bk1: 420a 3407572i bk2: 360a 3407139i bk3: 384a 3407275i bk4: 312a 3407740i bk5: 296a 3407766i bk6: 324a 3407480i bk7: 308a 3407621i bk8: 312a 3407413i bk9: 352a 3407382i bk10: 380a 3407785i bk11: 384a 3407549i bk12: 412a 3407599i bk13: 432a 3407197i bk14: 396a 3407623i bk15: 392a 3407244i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0308137
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3411404 n_nop=3404200 n_act=610 n_pre=594 n_req=1647 n_rd=5804 n_write=196 bw_util=0.003518
n_activity=29937 dram_eff=0.4008
bk0: 408a 3407022i bk1: 388a 3406958i bk2: 348a 3407448i bk3: 364a 3407433i bk4: 316a 3407565i bk5: 308a 3407432i bk6: 296a 3407415i bk7: 324a 3407500i bk8: 328a 3406921i bk9: 344a 3406744i bk10: 376a 3406966i bk11: 364a 3406970i bk12: 424a 3407224i bk13: 420a 3406948i bk14: 408a 3406774i bk15: 388a 3407204i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0402629
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3411404 n_nop=3403907 n_act=648 n_pre=632 n_req=1699 n_rd=6024 n_write=193 bw_util=0.003645
n_activity=30508 dram_eff=0.4076
bk0: 388a 3407483i bk1: 412a 3407317i bk2: 388a 3407419i bk3: 340a 3407160i bk4: 328a 3407128i bk5: 360a 3406465i bk6: 336a 3406942i bk7: 300a 3407097i bk8: 364a 3406750i bk9: 352a 3406959i bk10: 376a 3407064i bk11: 392a 3406639i bk12: 440a 3406677i bk13: 432a 3406531i bk14: 416a 3406485i bk15: 400a 3406954i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0414838
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3411404 n_nop=3403969 n_act=618 n_pre=602 n_req=1700 n_rd=6020 n_write=195 bw_util=0.003644
n_activity=30461 dram_eff=0.4081
bk0: 404a 3406622i bk1: 396a 3406942i bk2: 364a 3407117i bk3: 384a 3406802i bk4: 332a 3407606i bk5: 304a 3407269i bk6: 328a 3407096i bk7: 312a 3407411i bk8: 356a 3407244i bk9: 380a 3407070i bk10: 384a 3406645i bk11: 404a 3407122i bk12: 412a 3406649i bk13: 408a 3406645i bk14: 420a 3406741i bk15: 432a 3406493i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0417939
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3411404 n_nop=3403965 n_act=652 n_pre=636 n_req=1681 n_rd=5960 n_write=191 bw_util=0.003606
n_activity=30805 dram_eff=0.3994
bk0: 408a 3407355i bk1: 380a 3407756i bk2: 364a 3407134i bk3: 352a 3407216i bk4: 320a 3407384i bk5: 304a 3407223i bk6: 312a 3407793i bk7: 312a 3407358i bk8: 348a 3406946i bk9: 332a 3407334i bk10: 396a 3407600i bk11: 392a 3407672i bk12: 432a 3407632i bk13: 440a 3406817i bk14: 424a 3407052i bk15: 444a 3407116i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0378733
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3411404 n_nop=3403815 n_act=657 n_pre=641 n_req=1719 n_rd=6096 n_write=195 bw_util=0.003688
n_activity=31043 dram_eff=0.4053
bk0: 436a 3406615i bk1: 424a 3406951i bk2: 392a 3406693i bk3: 396a 3406875i bk4: 324a 3407268i bk5: 336a 3407092i bk6: 312a 3407162i bk7: 304a 3407668i bk8: 340a 3406987i bk9: 348a 3406783i bk10: 400a 3406495i bk11: 380a 3407800i bk12: 428a 3406672i bk13: 396a 3406712i bk14: 436a 3406200i bk15: 444a 3406288i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0392472
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3411404 n_nop=3403916 n_act=647 n_pre=631 n_req=1701 n_rd=6012 n_write=198 bw_util=0.003641
n_activity=31357 dram_eff=0.3961
bk0: 424a 3406837i bk1: 408a 3407075i bk2: 384a 3407057i bk3: 388a 3406893i bk4: 304a 3408123i bk5: 308a 3407716i bk6: 312a 3407411i bk7: 312a 3407455i bk8: 364a 3407377i bk9: 356a 3407037i bk10: 404a 3406958i bk11: 396a 3407086i bk12: 416a 3406922i bk13: 416a 3407133i bk14: 424a 3406674i bk15: 396a 3406892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0395532
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3411404 n_nop=3403924 n_act=632 n_pre=616 n_req=1702 n_rd=6040 n_write=192 bw_util=0.003654
n_activity=31004 dram_eff=0.402
bk0: 416a 3406810i bk1: 416a 3407525i bk2: 376a 3407315i bk3: 404a 3406934i bk4: 344a 3406948i bk5: 320a 3407678i bk6: 316a 3407213i bk7: 332a 3407300i bk8: 360a 3407176i bk9: 336a 3407447i bk10: 356a 3407360i bk11: 376a 3407193i bk12: 424a 3407125i bk13: 432a 3406644i bk14: 420a 3406802i bk15: 412a 3406417i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.044331
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3411404 n_nop=3404134 n_act=636 n_pre=620 n_req=1652 n_rd=5816 n_write=198 bw_util=0.003526
n_activity=29863 dram_eff=0.4028
bk0: 400a 3407466i bk1: 428a 3407265i bk2: 376a 3407419i bk3: 360a 3407711i bk4: 320a 3407648i bk5: 324a 3407333i bk6: 284a 3407537i bk7: 312a 3407178i bk8: 340a 3407277i bk9: 344a 3407248i bk10: 384a 3407576i bk11: 364a 3407299i bk12: 372a 3407336i bk13: 388a 3407179i bk14: 400a 3406854i bk15: 420a 3406764i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0398009
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3411404 n_nop=3403909 n_act=650 n_pre=634 n_req=1693 n_rd=6024 n_write=187 bw_util=0.003641
n_activity=30398 dram_eff=0.4086
bk0: 408a 3406840i bk1: 380a 3407167i bk2: 392a 3407261i bk3: 376a 3406909i bk4: 336a 3407250i bk5: 316a 3408083i bk6: 320a 3407367i bk7: 316a 3407663i bk8: 336a 3407851i bk9: 344a 3407549i bk10: 388a 3407446i bk11: 392a 3407223i bk12: 432a 3406878i bk13: 428a 3406679i bk14: 408a 3406837i bk15: 452a 3406373i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0424394
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3411404 n_nop=3404029 n_act=634 n_pre=618 n_req=1677 n_rd=5928 n_write=195 bw_util=0.00359
n_activity=31073 dram_eff=0.3941
bk0: 408a 3407027i bk1: 388a 3406664i bk2: 364a 3406954i bk3: 388a 3406631i bk4: 320a 3407076i bk5: 308a 3407116i bk6: 320a 3407202i bk7: 320a 3407450i bk8: 376a 3406934i bk9: 320a 3407352i bk10: 384a 3407129i bk11: 360a 3407429i bk12: 440a 3406751i bk13: 416a 3407277i bk14: 432a 3407115i bk15: 384a 3407028i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0414732

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19299, Miss = 727, Miss_rate = 0.038, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 19838, Miss = 742, Miss_rate = 0.037, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[2]: Access = 19202, Miss = 726, Miss_rate = 0.038, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[3]: Access = 19029, Miss = 725, Miss_rate = 0.038, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 19273, Miss = 759, Miss_rate = 0.039, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 19219, Miss = 747, Miss_rate = 0.039, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 19366, Miss = 750, Miss_rate = 0.039, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 19435, Miss = 755, Miss_rate = 0.039, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 19382, Miss = 751, Miss_rate = 0.039, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[9]: Access = 19259, Miss = 739, Miss_rate = 0.038, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[10]: Access = 19204, Miss = 767, Miss_rate = 0.040, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[11]: Access = 19555, Miss = 757, Miss_rate = 0.039, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[12]: Access = 19672, Miss = 758, Miss_rate = 0.039, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 19357, Miss = 745, Miss_rate = 0.038, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[14]: Access = 19191, Miss = 753, Miss_rate = 0.039, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[15]: Access = 19411, Miss = 757, Miss_rate = 0.039, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 22310, Miss = 719, Miss_rate = 0.032, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 19267, Miss = 735, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 19640, Miss = 755, Miss_rate = 0.038, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 19372, Miss = 751, Miss_rate = 0.039, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[20]: Access = 19515, Miss = 761, Miss_rate = 0.039, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 19301, Miss = 721, Miss_rate = 0.037, Pending_hits = 143, Reservation_fails = 0
L2_total_cache_accesses = 429097
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0382
L2_total_cache_pending_hits = 3277
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272501
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3074
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 136857
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 289912
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 138989
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.013
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=858164
icnt_total_pkts_simt_to_mem=568138
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 62.9959
	minimum = 6
	maximum = 995
Network latency average = 34.9021
	minimum = 6
	maximum = 650
Slowest packet = 265055
Flit latency average = 29.4075
	minimum = 6
	maximum = 650
Slowest flit = 457407
Fragmentation average = 0.058712
	minimum = 0
	maximum = 433
Injected packet rate average = 0.108102
	minimum = 0.0805192 (at node 4)
	maximum = 0.125742 (at node 29)
Accepted packet rate average = 0.108102
	minimum = 0.0805192 (at node 4)
	maximum = 0.125742 (at node 29)
Injected flit rate average = 0.18491
	minimum = 0.1065 (at node 7)
	maximum = 0.268562 (at node 29)
Accepted flit rate average= 0.18491
	minimum = 0.159898 (at node 30)
	maximum = 0.243813 (at node 22)
Injected packet length average = 1.71052
Accepted packet length average = 1.71052
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 26.7619 (11 samples)
	minimum = 6 (11 samples)
	maximum = 269 (11 samples)
Network latency average = 17.4413 (11 samples)
	minimum = 6 (11 samples)
	maximum = 192 (11 samples)
Flit latency average = 18.5174 (11 samples)
	minimum = 6 (11 samples)
	maximum = 191.545 (11 samples)
Fragmentation average = 0.00562743 (11 samples)
	minimum = 0 (11 samples)
	maximum = 58.5455 (11 samples)
Injected packet rate average = 0.0261461 (11 samples)
	minimum = 0.0191106 (11 samples)
	maximum = 0.078214 (11 samples)
Accepted packet rate average = 0.0261461 (11 samples)
	minimum = 0.0191106 (11 samples)
	maximum = 0.078214 (11 samples)
Injected flit rate average = 0.0413286 (11 samples)
	minimum = 0.0258371 (11 samples)
	maximum = 0.100965 (11 samples)
Accepted flit rate average = 0.0413286 (11 samples)
	minimum = 0.0315407 (11 samples)
	maximum = 0.146612 (11 samples)
Injected packet size average = 1.58068 (11 samples)
Accepted packet size average = 1.58068 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 52 min, 11 sec (3131 sec)
gpgpu_simulation_rate = 4781 (inst/sec)
gpgpu_simulation_rate = 1376 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 21 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 22 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 12 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 12: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 12 
gpu_sim_cycle = 4314
gpu_sim_insn = 1431682
gpu_ipc =     331.8688
gpu_tot_sim_cycle = 4535214
gpu_tot_sim_insn = 16401621
gpu_tot_ipc =       3.6165
gpu_tot_issued_cta = 1536
max_total_param_size = 0
gpu_stall_dramfull = 181754
gpu_stall_icnt2sh    = 685904
partiton_reqs_in_parallel = 94908
partiton_reqs_in_parallel_total    = 40236734
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.8930
partiton_reqs_in_parallel_util = 94908
partiton_reqs_in_parallel_util_total    = 40236734
gpu_sim_cycle_parition_util = 4314
gpu_tot_sim_cycle_parition_util    = 1837184
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.9015
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 429097
L2_BW  =     224.9857 GB/Sec
L2_BW_total  =       9.1820 GB/Sec
gpu_total_sim_rate=5203

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 678218
	L1I_total_cache_misses = 4672
	L1I_total_cache_miss_rate = 0.0069
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 147456
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0122
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 145664
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 673546
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4672
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 147456
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 678218
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1368, 1025, 1159, 958, 1182, 969, 1124, 1195, 994, 1253, 1326, 1195, 868, 1183, 1182, 1428, 1085, 840, 701, 701, 1032, 534, 581, 572, 791, 948, 804, 609, 887, 598, 865, 848, 894, 884, 930, 596, 894, 779, 712, 1078, 880, 895, 709, 315, 817, 651, 620, 574, 785, 576, 549, 959, 610, 532, 559, 773, 588, 625, 832, 494, 943, 589, 624, 863, 
gpgpu_n_tot_thrd_icount = 41154528
gpgpu_n_tot_w_icount = 1286079
gpgpu_n_stall_shd_mem = 1175980
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 291960
gpgpu_n_mem_write_global = 147181
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1157176
gpgpu_n_store_insn = 308081
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 4718592
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1170102
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 992
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1721846	W0_Idle:12800872	W0_Scoreboard:55550437	W1:342698	W2:151620	W3:96779	W4:75131	W5:56602	W6:33228	W7:21256	W8:10891	W9:5288	W10:2744	W11:1898	W12:1539	W13:2266	W14:2507	W15:3259	W16:3157	W17:2860	W18:2222	W19:1320	W20:979	W21:473	W22:264	W23:110	W24:33	W25:0	W26:11	W27:0	W28:0	W29:0	W30:0	W31:0	W32:466944
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2335680 {8:291960,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 5888904 {40:147161,72:4,136:16,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 16108064 {40:236727,72:13636,136:41597,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1177448 {8:147181,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1121 
maxdqlatency = 0 
maxmflatency = 434849 
averagemflatency = 869 
max_icnt2mem_latency = 434596 
max_icnt2sh_latency = 4535213 
mrq_lat_table:12540 	211 	406 	1225 	656 	687 	769 	909 	810 	313 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	365242 	66265 	2728 	333 	303 	324 	346 	908 	1557 	586 	420 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	113234 	19844 	137402 	72339 	47349 	42932 	1411 	192 	33 	302 	325 	345 	908 	1557 	586 	420 	157 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	102487 	70800 	112107 	6555 	39 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	72 	890 	40436 	105766 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1977 	46 	0 	5 	18 	33 	58 	99 	168 	67 	24 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12        13        22        16        16        16        16         9        10        19         6        12        22         8        14 
dram[1]:        12        13        14        16        16        16        16        16         8        11        12        12        11        18        10        12 
dram[2]:        14        12        14        12        16        15        17        16         9        12         8        12        15        11        16        14 
dram[3]:        18        12        10        14        16        16        16        18        11        10        10        16         9        12        14        22 
dram[4]:        11        13        20        11        16        16        17        16         7         8        12         8        12        16        12        10 
dram[5]:        10        10        10        10        16        16        17        16         9         7        14         6        13        14        12        12 
dram[6]:        12        14         9        15        16        16        16        16         8         7        12        12        12        14         8         8 
dram[7]:        12        18        10        10        16        16        16        16        11         7        14        12        14         9        15        14 
dram[8]:        12         6        12        12        16        16        16        16        11         7        15         8        12        16        13        10 
dram[9]:        14        10        10        10        16        16        16        16        14        12         8         8         9        10        18        10 
dram[10]:        14        16        10        16        16        16        17        16        10         8         9        21        12        12        10        12 
maximum service time to same row:
dram[0]:    318740    209812    239806    196651    273938    242800    487653    205790    329928    188234    137229    218593    127220    176655    147279    407020 
dram[1]:    209785    412165    127967    125610    321688    156300    187288    111149    210560    248515    225077    316770    548153    469413    256986    325511 
dram[2]:    522317    204224    584293    287407    304352    325639    183500    486283    174588    236124    296025    337064    414282    194588    181805     87709 
dram[3]:    377629    332392    221135    138149    167109    123090    179737    377509    160756    275230    216210    257408    193920    197769    127533    156213 
dram[4]:    187032    194490    160125    264747    124642    174535    200579    101595    275855    303125    209265    220299    201169    530531    309052    151760 
dram[5]:    299378    116679    379246    193751    272865    565169    176591    223669    436044    345766    246994    327458    184460    398687    292154    275558 
dram[6]:    375924    317241    246638    129200     72944    194941    148217    201679    232648    182053    158315    365848    595386    179749    310030    211214 
dram[7]:    469523    512410    145595    285770    345406    262775    414195    325223    215058    194741    216794    319663    229705    132013    212257    218559 
dram[8]:    253302    193504    196574    280480    461038    341270     96664    293821    339574    370520    203113    211019    239439    132856    158953    139489 
dram[9]:    283682    235315    258253    233183    221426    216747    226397    382707    296456    268292    213167    187787    210174    357089    210025    204789 
dram[10]:    186920    271997    174250    284930    351865    307611    424628    306713    298759    218273    255859    293668    183878    161640    140663    188710 
average row accesses per activate:
dram[0]:  2.902439  2.904762  2.675000  3.612903  2.645161  3.347826  2.612903  2.081081  2.095238  2.578947  2.074074  1.883333  2.666667  3.351351  2.555556  2.425532 
dram[1]:  3.105263  2.780488  2.888889  3.689655  3.280000  2.758621  2.176471  2.612903  2.300000  2.487180  2.153846  2.431818  3.100000  2.795455  2.458333  2.850000 
dram[2]:  3.054054  2.975000  3.484848  3.156250  3.035714  2.447368  2.361111  2.884615  2.081633  2.512820  2.265306  2.280000  2.645833  2.755556  2.420000  2.416667 
dram[3]:  3.189189  3.545455  3.242424  2.666667  2.965517  2.758621  2.411765  2.500000  2.631579  2.916667  2.240000  2.387755  2.644444  2.902439  2.837209  2.638298 
dram[4]:  2.704545  3.111111  2.972222  3.151515  3.458333  2.468750  3.291667  2.785714  2.227273  2.162791  2.053571  2.129630  2.818182  2.423077  2.346154  2.540000 
dram[5]:  3.378378  2.652174  2.875000  2.500000  2.545455  3.107143  2.724138  2.714286  2.317073  2.694444  2.203704  2.354167  2.530612  2.367347  2.717391  2.702128 
dram[6]:  3.050000  4.068965  2.947368  2.674419  2.548387  2.424242  2.166667  2.294118  2.340909  2.439024  2.479167  2.577778  2.772727  2.711111  2.652174  2.300000 
dram[7]:  2.926829  2.926829  2.619048  3.162162  3.178571  3.608696  2.633333  2.441176  2.970588  2.375000  2.441860  2.391304  2.440000  2.638298  2.541667  2.541667 
dram[8]:  3.078947  2.510204  2.820513  2.585366  2.862069  2.625000  2.535714  2.516129  2.714286  2.694444  2.260000  1.844828  2.948718  2.651163  3.000000  2.489796 
dram[9]:  2.950000  2.466667  2.923077  2.750000  2.485714  2.827586  2.222222  2.257143  2.685714  2.621622  2.054545  2.192308  2.695652  2.928571  3.105263  2.804348 
dram[10]:  3.371428  2.651163  2.454545  2.973684  2.733333  3.160000  2.189189  2.500000  2.916667  2.219512  2.306123  2.224490  2.680851  2.790698  2.930233  2.666667 
average row locality = 18532/7028 = 2.636881
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       103       105        90        96        78        74        81        77        78        88        95        96       103       108        99        98 
dram[1]:       102        97        87        91        79        77        74        81        82        86        94        91       106       105       102        97 
dram[2]:        97       103        97        85        82        90        84        75        91        88        94        98       110       108       104       100 
dram[3]:       101        99        91        96        83        76        82        78        89        95        96       101       103       102       105       108 
dram[4]:       102        95        91        88        80        76        78        78        87        83        99        98       108       110       106       111 
dram[5]:       109       106        98        99        81        84        78        76        85        87       100        95       107        99       109       111 
dram[6]:       106       102        96        97        76        77        78        78        91        89       101        99       104       104       106        99 
dram[7]:       104       104        94       101        86        80        79        83        90        84        89        94       106       108       105       103 
dram[8]:       100       107        94        90        80        81        71        78        85        86        96        91        93        97       100       105 
dram[9]:       102        95        98        94        84        79        80        79        84        86        97        98       108       107       102       113 
dram[10]:       102        97        91        97        80        77        80        80        94        80        96        90       110       104       108        96 
total reads: 16400
bank skew: 113/71 = 1.59
chip skew: 1524/1451 = 1.05
number of total write accesses:
dram[0]:        16        17        17        16         4         3         0         0        10        10        17        17        17        16        16        16 
dram[1]:        16        17        17        16         3         3         0         0        10        11        18        16        18        18        16        17 
dram[2]:        16        16        18        16         3         3         1         0        11        10        17        16        17        16        17        16 
dram[3]:        17        18        16        16         3         4         0         2        11        10        16        16        16        17        17        16 
dram[4]:        17        17        16        16         3         3         1         0        11        10        16        17        16        16        16        16 
dram[5]:        16        16        17        16         3         3         1         0        10        10        19        18        17        17        16        16 
dram[6]:        16        16        16        18         3         3         0         0        12        11        18        17        18        18        16        16 
dram[7]:        16        16        16        16         3         3         0         0        11        11        16        16        16        16        17        19 
dram[8]:        17        16        16        16         3         3         0         0        10        11        17        16        22        17        17        17 
dram[9]:        16        16        16        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[10]:        16        17        17        16         2         2         1         0        11        11        17        19        16        16        18        16 
total reads: 2132
min_bank_accesses = 0!
chip skew: 198/187 = 1.06
average mf latency per bank:
dram[0]:      13089     19221     19370     13287     57122     51016     33686     34799     19236     23779     17928     15318     10703     10951     18218      8903
dram[1]:      15286     13947     13895     15464     55947     67289     28584     23039     22280     21716     26438     17372      9451     13239     15691     15654
dram[2]:      11951     13380     18929     17158     49503     46721     27593     29917     11761     19340     14121     15150      9427      4679     14912     11535
dram[3]:      11607     13283     16074     12689     49443     54040     31847     39157     20134     17820     12926     21350      5470     19678     14310     16152
dram[4]:      14955     13983     12314     16947     45584     56420     27592     33725     21002     17252     12024     13240     17400     12215     18312     20521
dram[5]:      13938     10469     18935     15021     57001     58486     24192     36318     14733     23950     35857     11529      8767     11358     12444     17820
dram[6]:       9845     14299     21124     17777     50859     46254     32843     26018     21303     12481     23639     15831     13650     15284     19435     21155
dram[7]:       9976     12396     25090     17856     46514     45837     34125     34355     15298     24251     11173     13000     13089     13434     20362      5943
dram[8]:      13193     15450     19811     12819     44585     50631     27381     25944     18531     23453     14411     27490     22453      6416      7565     11420
dram[9]:       9842     11829     23380     25229     49806     59962     26418     29395     16065     15668     19618      8178     10721     13191      8498     13450
dram[10]:      13392     10512     23217     19842     55429     46317     27344     43471     19024     18912     17338     17437     16411      9320     17699     15962
maximum mf latency per bank:
dram[0]:     247275    424416    213428    155936    424431    236850    429630    322565    224840    424422    257682    252481    223820    247280    427037    208102
dram[1]:     335538    427035    155937    179310    427032    424434    174231    174118    424431    434849    427050    380142    424430    416616    427048    424428
dram[2]:     434849    429632    424434    379735    427024    384906    195179    429636     56596    427031    421815    416629    239242    158986    243963    189680
dram[3]:     427037    429639    111678     67304    262806    319977    327757    429636    301780    247269    231890    421816     98805    419217    241401    252475
dram[4]:     247263    429633     44578    421828    124746    424445    215692    215677    429651    171390    168926    257693    255094    367109    415843    427044
dram[5]:     421043    221164    432259    332917    390107    427047     49751    306966    203007    424432    432234    231906    228952    400263    244023    427039
dram[6]:     427038    427034    421821    184651    197428    197436    215678    291407    421840     46622    359303    421816    419218    252495    408060    432247
dram[7]:     427049    427048    429642    432246    427023    265408    429626    427014    226846    226833    252482    257693    421840    421824    429649    122329
dram[8]:     257597    247291    421822    104387    150731    390093    288799    312178    226846    429628    252482    424417    249835    239224    202699    244006
dram[9]:     273132    343351    432249    424430    197507    427030    215702    382328    224795    148527    429650     90805    356685    367108    241425    181884
dram[10]:     273168    335538    364112    424442    424418    390093    432245    429654    429641    224840    406198    359302    424432    353762    317359    427035
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3419413 n_nop=3412071 n_act=645 n_pre=629 n_req=1661 n_rd=5876 n_write=192 bw_util=0.003549
n_activity=30733 dram_eff=0.3949
bk0: 412a 3415749i bk1: 420a 3415581i bk2: 360a 3415148i bk3: 384a 3415284i bk4: 312a 3415749i bk5: 296a 3415775i bk6: 324a 3415489i bk7: 308a 3415630i bk8: 312a 3415422i bk9: 352a 3415391i bk10: 380a 3415794i bk11: 384a 3415558i bk12: 412a 3415608i bk13: 432a 3415206i bk14: 396a 3415632i bk15: 392a 3415253i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0307415
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3419413 n_nop=3412209 n_act=610 n_pre=594 n_req=1647 n_rd=5804 n_write=196 bw_util=0.003509
n_activity=29937 dram_eff=0.4008
bk0: 408a 3415031i bk1: 388a 3414967i bk2: 348a 3415457i bk3: 364a 3415442i bk4: 316a 3415574i bk5: 308a 3415441i bk6: 296a 3415424i bk7: 324a 3415509i bk8: 328a 3414930i bk9: 344a 3414753i bk10: 376a 3414975i bk11: 364a 3414979i bk12: 424a 3415233i bk13: 420a 3414957i bk14: 408a 3414783i bk15: 388a 3415213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0401686
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3419413 n_nop=3411916 n_act=648 n_pre=632 n_req=1699 n_rd=6024 n_write=193 bw_util=0.003636
n_activity=30508 dram_eff=0.4076
bk0: 388a 3415492i bk1: 412a 3415326i bk2: 388a 3415428i bk3: 340a 3415169i bk4: 328a 3415137i bk5: 360a 3414474i bk6: 336a 3414951i bk7: 300a 3415106i bk8: 364a 3414759i bk9: 352a 3414968i bk10: 376a 3415073i bk11: 392a 3414648i bk12: 440a 3414686i bk13: 432a 3414540i bk14: 416a 3414494i bk15: 400a 3414963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0413866
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3419413 n_nop=3411978 n_act=618 n_pre=602 n_req=1700 n_rd=6020 n_write=195 bw_util=0.003635
n_activity=30461 dram_eff=0.4081
bk0: 404a 3414631i bk1: 396a 3414951i bk2: 364a 3415126i bk3: 384a 3414811i bk4: 332a 3415615i bk5: 304a 3415278i bk6: 328a 3415105i bk7: 312a 3415420i bk8: 356a 3415253i bk9: 380a 3415079i bk10: 384a 3414654i bk11: 404a 3415131i bk12: 412a 3414658i bk13: 408a 3414654i bk14: 420a 3414750i bk15: 432a 3414502i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.041696
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3419413 n_nop=3411974 n_act=652 n_pre=636 n_req=1681 n_rd=5960 n_write=191 bw_util=0.003598
n_activity=30805 dram_eff=0.3994
bk0: 408a 3415364i bk1: 380a 3415765i bk2: 364a 3415143i bk3: 352a 3415225i bk4: 320a 3415393i bk5: 304a 3415232i bk6: 312a 3415802i bk7: 312a 3415367i bk8: 348a 3414955i bk9: 332a 3415343i bk10: 396a 3415609i bk11: 392a 3415681i bk12: 432a 3415641i bk13: 440a 3414826i bk14: 424a 3415061i bk15: 444a 3415125i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0377846
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3419413 n_nop=3411824 n_act=657 n_pre=641 n_req=1719 n_rd=6096 n_write=195 bw_util=0.00368
n_activity=31043 dram_eff=0.4053
bk0: 436a 3414624i bk1: 424a 3414960i bk2: 392a 3414702i bk3: 396a 3414884i bk4: 324a 3415277i bk5: 336a 3415101i bk6: 312a 3415171i bk7: 304a 3415677i bk8: 340a 3414996i bk9: 348a 3414792i bk10: 400a 3414504i bk11: 380a 3415809i bk12: 428a 3414681i bk13: 396a 3414721i bk14: 436a 3414209i bk15: 444a 3414297i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0391553
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3419413 n_nop=3411925 n_act=647 n_pre=631 n_req=1701 n_rd=6012 n_write=198 bw_util=0.003632
n_activity=31357 dram_eff=0.3961
bk0: 424a 3414846i bk1: 408a 3415084i bk2: 384a 3415066i bk3: 388a 3414902i bk4: 304a 3416132i bk5: 308a 3415725i bk6: 312a 3415420i bk7: 312a 3415464i bk8: 364a 3415386i bk9: 356a 3415046i bk10: 404a 3414967i bk11: 396a 3415095i bk12: 416a 3414931i bk13: 416a 3415142i bk14: 424a 3414683i bk15: 396a 3414901i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0394606
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3419413 n_nop=3411933 n_act=632 n_pre=616 n_req=1702 n_rd=6040 n_write=192 bw_util=0.003645
n_activity=31004 dram_eff=0.402
bk0: 416a 3414819i bk1: 416a 3415534i bk2: 376a 3415324i bk3: 404a 3414943i bk4: 344a 3414957i bk5: 320a 3415687i bk6: 316a 3415222i bk7: 332a 3415309i bk8: 360a 3415185i bk9: 336a 3415456i bk10: 356a 3415369i bk11: 376a 3415202i bk12: 424a 3415134i bk13: 432a 3414653i bk14: 420a 3414811i bk15: 412a 3414426i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0442272
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3419413 n_nop=3412143 n_act=636 n_pre=620 n_req=1652 n_rd=5816 n_write=198 bw_util=0.003518
n_activity=29863 dram_eff=0.4028
bk0: 400a 3415475i bk1: 428a 3415274i bk2: 376a 3415428i bk3: 360a 3415720i bk4: 320a 3415657i bk5: 324a 3415342i bk6: 284a 3415546i bk7: 312a 3415187i bk8: 340a 3415286i bk9: 344a 3415257i bk10: 384a 3415585i bk11: 364a 3415308i bk12: 372a 3415345i bk13: 388a 3415188i bk14: 400a 3414863i bk15: 420a 3414773i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0397077
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3419413 n_nop=3411918 n_act=650 n_pre=634 n_req=1693 n_rd=6024 n_write=187 bw_util=0.003633
n_activity=30398 dram_eff=0.4086
bk0: 408a 3414849i bk1: 380a 3415176i bk2: 392a 3415270i bk3: 376a 3414918i bk4: 336a 3415259i bk5: 316a 3416092i bk6: 320a 3415376i bk7: 316a 3415672i bk8: 336a 3415860i bk9: 344a 3415558i bk10: 388a 3415455i bk11: 392a 3415232i bk12: 432a 3414887i bk13: 428a 3414688i bk14: 408a 3414846i bk15: 452a 3414382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.04234
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3419413 n_nop=3412038 n_act=634 n_pre=618 n_req=1677 n_rd=5928 n_write=195 bw_util=0.003581
n_activity=31073 dram_eff=0.3941
bk0: 408a 3415036i bk1: 388a 3414673i bk2: 364a 3414963i bk3: 388a 3414640i bk4: 320a 3415085i bk5: 308a 3415125i bk6: 320a 3415211i bk7: 320a 3415459i bk8: 376a 3414943i bk9: 320a 3415361i bk10: 384a 3415138i bk11: 360a 3415438i bk12: 440a 3414760i bk13: 416a 3415286i bk14: 432a 3415124i bk15: 384a 3415037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0413761

========= L2 cache stats =========
L2_cache_bank[0]: Access = 19671, Miss = 727, Miss_rate = 0.037, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 20210, Miss = 742, Miss_rate = 0.037, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[2]: Access = 19570, Miss = 726, Miss_rate = 0.037, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[3]: Access = 19397, Miss = 725, Miss_rate = 0.037, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[4]: Access = 19641, Miss = 759, Miss_rate = 0.039, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 19587, Miss = 747, Miss_rate = 0.038, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 19738, Miss = 750, Miss_rate = 0.038, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 19807, Miss = 755, Miss_rate = 0.038, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[8]: Access = 19754, Miss = 751, Miss_rate = 0.038, Pending_hits = 167, Reservation_fails = 0
L2_cache_bank[9]: Access = 19631, Miss = 739, Miss_rate = 0.038, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[10]: Access = 19576, Miss = 767, Miss_rate = 0.039, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[11]: Access = 19927, Miss = 757, Miss_rate = 0.038, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[12]: Access = 20048, Miss = 758, Miss_rate = 0.038, Pending_hits = 174, Reservation_fails = 0
L2_cache_bank[13]: Access = 19733, Miss = 745, Miss_rate = 0.038, Pending_hits = 159, Reservation_fails = 0
L2_cache_bank[14]: Access = 19567, Miss = 753, Miss_rate = 0.038, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[15]: Access = 19787, Miss = 757, Miss_rate = 0.038, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 24734, Miss = 719, Miss_rate = 0.029, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 19643, Miss = 735, Miss_rate = 0.037, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 20012, Miss = 755, Miss_rate = 0.038, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[19]: Access = 19744, Miss = 751, Miss_rate = 0.038, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[20]: Access = 19887, Miss = 761, Miss_rate = 0.038, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[21]: Access = 19673, Miss = 721, Miss_rate = 0.037, Pending_hits = 143, Reservation_fails = 0
L2_total_cache_accesses = 439337
L2_total_cache_misses = 16400
L2_total_cache_miss_rate = 0.0373
L2_total_cache_pending_hits = 3277
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 274549
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3074
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 14337
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 145049
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 291960
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 147181
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.014
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=870452
icnt_total_pkts_simt_to_mem=586570
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 76.1616
	minimum = 6
	maximum = 589
Network latency average = 41.1931
	minimum = 6
	maximum = 338
Slowest packet = 861153
Flit latency average = 51.1518
	minimum = 6
	maximum = 337
Slowest flit = 1431807
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0474843
	minimum = 0.0370971 (at node 0)
	maximum = 0.281011 (at node 44)
Accepted packet rate average = 0.0474843
	minimum = 0.0370971 (at node 0)
	maximum = 0.281011 (at node 44)
Injected flit rate average = 0.0712265
	minimum = 0.0533272 (at node 30)
	maximum = 0.29214 (at node 44)
Accepted flit rate average= 0.0712265
	minimum = 0.0445166 (at node 0)
	maximum = 0.550893 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 30.8786 (12 samples)
	minimum = 6 (12 samples)
	maximum = 295.667 (12 samples)
Network latency average = 19.4206 (12 samples)
	minimum = 6 (12 samples)
	maximum = 204.167 (12 samples)
Flit latency average = 21.237 (12 samples)
	minimum = 6 (12 samples)
	maximum = 203.667 (12 samples)
Fragmentation average = 0.00515847 (12 samples)
	minimum = 0 (12 samples)
	maximum = 53.6667 (12 samples)
Injected packet rate average = 0.0279243 (12 samples)
	minimum = 0.0206095 (12 samples)
	maximum = 0.0951137 (12 samples)
Accepted packet rate average = 0.0279243 (12 samples)
	minimum = 0.0206095 (12 samples)
	maximum = 0.0951137 (12 samples)
Injected flit rate average = 0.0438201 (12 samples)
	minimum = 0.028128 (12 samples)
	maximum = 0.116897 (12 samples)
Accepted flit rate average = 0.0438201 (12 samples)
	minimum = 0.032622 (12 samples)
	maximum = 0.180302 (12 samples)
Injected packet size average = 1.56925 (12 samples)
Accepted packet size average = 1.56925 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 52 min, 32 sec (3152 sec)
gpgpu_simulation_rate = 5203 (inst/sec)
gpgpu_simulation_rate = 1438 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 26 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 27 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 13 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 13: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 13 
gpu_sim_cycle = 87662
gpu_sim_insn = 4962251
gpu_ipc =      56.6066
gpu_tot_sim_cycle = 4850098
gpu_tot_sim_insn = 21363872
gpu_tot_ipc =       4.4048
gpu_tot_issued_cta = 1664
max_total_param_size = 0
gpu_stall_dramfull = 727038
gpu_stall_icnt2sh    = 2262002
partiton_reqs_in_parallel = 1383280
partiton_reqs_in_parallel_total    = 40331642
partiton_level_parallism =      15.7797
partiton_level_parallism_total  =       8.6008
partiton_reqs_in_parallel_util = 1383280
partiton_reqs_in_parallel_util_total    = 40331642
gpu_sim_cycle_parition_util = 87157
gpu_tot_sim_cycle_parition_util    = 1841498
partiton_level_parallism_util =      15.8711
partiton_level_parallism_util_total  =      21.6290
partiton_replys_in_parallel = 523678
partiton_replys_in_parallel_total    = 439337
L2_BW  =     566.2236 GB/Sec
L2_BW_total  =      18.8199 GB/Sec
gpu_total_sim_rate=5952

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 972222
	L1I_total_cache_misses = 4672
	L1I_total_cache_miss_rate = 0.0048
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 161792
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0111
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 160000
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 967550
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4672
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 161792
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 972222
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
1966, 1616, 1712, 1593, 1713, 1614, 1759, 1813, 1657, 1908, 1949, 1861, 1440, 1902, 1837, 2047, 1403, 1104, 965, 966, 1448, 748, 856, 889, 1019, 1248, 1083, 876, 1213, 901, 1242, 1176, 1175, 1136, 1288, 828, 1168, 1125, 1019, 1367, 1148, 1225, 998, 671, 1080, 955, 949, 963, 1066, 960, 802, 1238, 873, 760, 899, 1092, 926, 918, 1071, 814, 1220, 821, 932, 1132, 
gpgpu_n_tot_thrd_icount = 59041056
gpgpu_n_tot_w_icount = 1845033
gpgpu_n_stall_shd_mem = 3101840
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 685648
gpgpu_n_mem_write_global = 277171
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1883338
gpgpu_n_store_insn = 467890
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5177344
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3078788
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 18166
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4022080	W0_Idle:12889498	W0_Scoreboard:57249616	W1:426153	W2:205478	W3:144556	W4:117119	W5:90060	W6:60216	W7:42045	W8:25895	W9:19274	W10:15970	W11:16988	W12:18993	W13:23256	W14:23392	W15:26852	W16:24314	W17:20319	W18:15277	W19:8956	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:507904
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5485184 {8:685648,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11090904 {40:277118,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41248544 {40:519317,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2217368 {8:277171,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1121 
maxdqlatency = 0 
maxmflatency = 434849 
averagemflatency = 830 
max_icnt2mem_latency = 434596 
max_icnt2sh_latency = 4849067 
mrq_lat_table:16018 	242 	416 	1261 	671 	687 	769 	909 	810 	313 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	724724 	216286 	3981 	2555 	1585 	1125 	1220 	4390 	5818 	586 	420 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	131435 	32449 	348569 	203593 	92917 	126193 	9449 	1366 	1957 	1395 	1153 	1204 	4371 	5800 	586 	420 	157 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	146329 	181955 	333520 	23622 	250 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	72 	890 	40436 	235756 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2011 	93 	42 	56 	20 	33 	58 	99 	168 	67 	24 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12        13        22        16        16        16        16         9        10        19         6        12        22        11        14 
dram[1]:        12        13        14        16        16        16        16        16         8        11        12        12        14        18        10        12 
dram[2]:        14        12        14        12        16        15        17        16         9        12         8        12        15        11        16        14 
dram[3]:        18        12        10        14        16        16        16        18        11        10        10        16         9        12        14        22 
dram[4]:        11        13        20        11        16        16        17        16         7         8        12         8        12        16        12        11 
dram[5]:        10        10        10        10        16        16        17        16         9         7        14        12        13        14        12        13 
dram[6]:        12        14         9        15        16        16        16        16         8         9        12        12        12        14         8         8 
dram[7]:        12        18        10        10        16        16        16        16        11         7        14        12        14        11        15        14 
dram[8]:        12         6        12        12        16        16        16        16        11         7        15         8        12        16        13        10 
dram[9]:        14        10        10        10        16        16        16        16        14        12         8         9         9        10        18        10 
dram[10]:        14        16        10        16        16        16        17        16        10         8         9        21        12        12        10        12 
maximum service time to same row:
dram[0]:    318740    209812    239806    196651    273938    242800    487653    205790    329928    188234    137229    218593    127220    176655    147279    407020 
dram[1]:    209785    412165    127967    125610    321688    156300    187288    111149    210560    248515    225077    316770    548153    469413    256986    325511 
dram[2]:    522317    204224    584293    287407    304352    325639    183500    486283    174588    236124    296025    337064    414282    194588    181805     87709 
dram[3]:    377629    332392    221135    138149    167109    123090    179737    377509    160756    275230    216210    257408    193920    197769    127533    156213 
dram[4]:    187032    194490    160125    264747    124642    174535    200579    101595    275855    303125    209265    220299    201169    530531    309052    151760 
dram[5]:    299378    116679    379246    193751    272865    565169    176591    223669    436044    345766    246994    327458    184460    398687    292154    275558 
dram[6]:    375924    317241    246638    129200     72944    194941    148217    201679    232648    182053    158315    365848    595386    179749    310030    211214 
dram[7]:    469523    512410    145595    285770    345406    262775    414195    325223    215058    194741    216794    319663    229705    132013    212257    218559 
dram[8]:    253302    193504    196574    280480    461038    341270     96664    293821    339574    370520    203113    211019    239439    132856    158953    139489 
dram[9]:    283682    235315    258253    233183    221426    216747    226397    382707    296456    268292    213167    187787    210174    357089    210025    204789 
dram[10]:    186920    271997    174250    284930    351865    307611    424628    306713    298759    218273    255859    293668    183878    161640    140663    188710 
average row accesses per activate:
dram[0]:  2.660377  2.937500  2.931818  3.282051  2.512195  2.833333  2.461539  2.181818  2.109091  2.416667  2.046875  1.898551  2.636364  2.938776  2.440678  2.215385 
dram[1]:  2.857143  2.877551  2.866667  3.282051  3.090909  2.684211  2.086957  2.526316  2.320000  2.250000  2.145161  2.298246  3.106383  2.703704  2.400000  2.788461 
dram[2]:  2.857143  2.725490  3.250000  2.909091  3.000000  2.428571  2.425000  3.096774  2.052632  2.230769  2.315789  2.258621  2.636364  2.571429  2.416667  2.526316 
dram[3]:  2.820000  3.086957  3.200000  2.645833  2.684211  2.452381  2.400000  2.648649  2.437500  2.697675  2.258621  2.471698  2.400000  2.843137  2.500000  2.526316 
dram[4]:  2.563636  3.065217  2.612245  3.282051  2.885714  2.372093  3.031250  2.594594  2.166667  2.148148  2.046875  2.200000  2.618182  2.482759  2.416667  2.416667 
dram[5]:  3.181818  2.545455  2.931818  2.509804  2.318182  2.684211  2.621622  2.526316  2.320000  2.468085  2.161290  2.254237  2.338710  2.500000  2.685185  2.500000 
dram[6]:  2.916667  3.684211  2.723404  2.549020  2.615385  2.266667  2.181818  2.133333  2.269231  2.294118  2.375000  2.444444  2.607143  2.561404  2.589286  2.338710 
dram[7]:  2.957447  2.653846  2.560000  3.047619  3.000000  2.756757  2.400000  2.526316  2.853658  2.340000  2.298246  2.471698  2.250000  2.571429  2.589286  2.534483 
dram[8]:  2.916667  2.438596  2.560000  2.509804  2.550000  2.550000  2.400000  2.526316  2.367347  2.720930  2.163934  1.770270  2.745455  2.571429  3.085106  2.338710 
dram[9]:  2.836735  2.278688  2.782609  2.723404  2.318182  2.615385  2.181818  2.285714  2.600000  2.360000  2.112903  2.339286  2.571429  2.880000  3.063830  2.571429 
dram[10]:  3.159091  2.592592  2.632653  2.666667  2.631579  2.702703  2.108696  2.594594  2.510638  2.313725  2.258621  2.161290  2.618182  3.000000  2.654546  2.571429 
average row locality = 22102/8699 = 2.540752
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       111        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        98        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       122       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       127       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       114       115       128       128       128       128 
total reads: 19970
bank skew: 129/96 = 1.34
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:        16        17        17        16         4         3         0         0        10        10        17        17        17        16        16        16 
dram[1]:        16        17        17        16         3         3         0         0        10        11        18        16        18        18        16        17 
dram[2]:        16        16        18        16         3         3         1         0        11        10        17        16        17        16        17        16 
dram[3]:        17        18        16        16         3         4         0         2        11        10        16        16        16        17        17        16 
dram[4]:        17        17        16        16         3         3         1         0        11        10        16        17        16        16        16        16 
dram[5]:        16        16        17        16         3         3         1         0        10        10        19        18        17        17        16        16 
dram[6]:        16        16        16        18         3         3         0         0        12        11        18        17        18        18        16        16 
dram[7]:        16        16        16        16         3         3         0         0        11        11        16        16        16        16        17        19 
dram[8]:        17        16        16        16         3         3         0         0        10        11        17        16        22        17        17        17 
dram[9]:        16        16        16        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[10]:        16        17        17        16         2         2         1         0        11        11        17        19        16        16        18        16 
total reads: 2132
min_bank_accesses = 0!
chip skew: 198/187 = 1.06
average mf latency per bank:
dram[0]:      28595     34422     32683     27641     65006     57356     53514     51909     39506     44383     39933     37425     24534     24392     29401     22416
dram[1]:      29685     29519     27268     29210     63503     73074     44976     43455     40377     40731     45737     38125     22865     26772     27843     26923
dram[2]:      27845     28276     33565     31333     59705     62757     46423     46579     34457     40181     35188     37783     23375     19080     27107     24269
dram[3]:      26807     27538     29224     27691     60283     60026     50926     56868     40255     38134     35725     43072     19478     31258     26401     28222
dram[4]:      29947     29344     26573     29452     55946     61907     48041     52972     40855     37442     35076     36707     28558     25686     28987     32529
dram[5]:      29120     26173     33781     29467     64914     66396     43249     53166     36267     44467     55355     33935     23026     24463     24443     29544
dram[6]:      26634     29694     33883     31690     58162     53779     51654     46044     40622     34767     44238     38960     26968     28946     31041     31316
dram[7]:      25849     27701     37373     32086     58805     55191     52069     53114     37349     41828     33193     35585     26876     27481     32155     20529
dram[8]:      28563     30596     32495     26925     54418     60578     45303     44112     38038     42169     35605     46556     33195     20160     19754     24737
dram[9]:      25541     27492     36959     39082     60773     65473     47105     48203     36959     37714     41735     32414     24648     26646     21549     26820
dram[10]:      28353     25580     35341     33891     63979     57059     46764     61433     40959     38869     38966     38811     29704     23450     29728     27158
maximum mf latency per bank:
dram[0]:     247275    424416    213428    155936    424431    236850    429630    322565    224840    424422    257682    252481    223820    247280    427037    208102
dram[1]:     335538    427035    155937    179310    427032    424434    174231    174118    424431    434849    427050    380142    424430    416616    427048    424428
dram[2]:     434849    429632    424434    379735    427024    384906    195179    429636     58930    427031    421815    416629    239242    158986    243963    189680
dram[3]:     427037    429639    111678     67304    262806    319977    327757    429636    301780    247269    231890    421816     98805    419217    241401    252475
dram[4]:     247263    429633     61099    421828    124746    424445    215692    215677    429651    171390    168926    257693    255094    367109    415843    427044
dram[5]:     421043    221164    432259    332917    390107    427047     61990    306966    203007    424432    432234    231906    228952    400263    244023    427039
dram[6]:     427038    427034    421821    184651    197428    197436    215678    291407    421840     60929    359303    421816    419218    252495    408060    432247
dram[7]:     427049    427048    429642    432246    427023    265408    429626    427014    226846    226833    252482    257693    421840    421824    429649    122329
dram[8]:     257597    247291    421822    104387    150731    390093    288799    312178    226846    429628    252482    424417    249835    239224    202699    244006
dram[9]:     273132    343351    432249    424430    197507    427030    215702    382328    224795    148527    429650     90805    356685    367108    241425    181884
dram[10]:     273168    335538    364112    424442    424418    390093    432245    429654    429641    224840    406198    359302    424432    353762    317359    427035
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3582187 n_nop=3573133 n_act=809 n_pre=793 n_req=2007 n_rd=7260 n_write=192 bw_util=0.004161
n_activity=40612 dram_eff=0.367
bk0: 500a 3578046i bk1: 496a 3578028i bk2: 448a 3577656i bk3: 448a 3577732i bk4: 396a 3578106i bk5: 396a 3578026i bk6: 384a 3577950i bk7: 384a 3578087i bk8: 424a 3577661i bk9: 424a 3577777i bk10: 456a 3578166i bk11: 456a 3577974i bk12: 512a 3577958i bk13: 512a 3577529i bk14: 512a 3577844i bk15: 512a 3577335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0293876
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3582187 n_nop=3573201 n_act=771 n_pre=755 n_req=2012 n_rd=7264 n_write=196 bw_util=0.004165
n_activity=39887 dram_eff=0.3741
bk0: 496a 3577363i bk1: 496a 3577332i bk2: 448a 3577821i bk3: 448a 3577812i bk4: 396a 3577994i bk5: 396a 3577808i bk6: 384a 3577731i bk7: 384a 3577973i bk8: 424a 3577271i bk9: 424a 3577038i bk10: 460a 3577352i bk11: 460a 3577231i bk12: 512a 3577651i bk13: 512a 3577282i bk14: 512a 3577060i bk15: 512a 3577444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0383682
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3582187 n_nop=3573184 n_act=783 n_pre=767 n_req=2008 n_rd=7260 n_write=193 bw_util=0.004161
n_activity=39266 dram_eff=0.3796
bk0: 496a 3577765i bk1: 492a 3577651i bk2: 448a 3577898i bk3: 448a 3577424i bk4: 396a 3577619i bk5: 396a 3577058i bk6: 384a 3577546i bk7: 384a 3577609i bk8: 424a 3577228i bk9: 424a 3577294i bk10: 460a 3577487i bk11: 460a 3577109i bk12: 512a 3577163i bk13: 512a 3576890i bk14: 512a 3576832i bk15: 512a 3577296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0395259
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3582187 n_nop=3573210 n_act=769 n_pre=753 n_req=2010 n_rd=7260 n_write=195 bw_util=0.004162
n_activity=39687 dram_eff=0.3757
bk0: 496a 3576892i bk1: 496a 3577204i bk2: 448a 3577549i bk3: 444a 3577303i bk4: 396a 3578035i bk5: 396a 3577554i bk6: 384a 3577617i bk7: 384a 3577935i bk8: 424a 3577661i bk9: 424a 3577599i bk10: 460a 3577101i bk11: 460a 3577705i bk12: 512a 3576899i bk13: 512a 3576959i bk14: 512a 3576997i bk15: 512a 3576873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0398357
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3582187 n_nop=3573142 n_act=801 n_pre=785 n_req=2008 n_rd=7268 n_write=191 bw_util=0.004164
n_activity=39940 dram_eff=0.3735
bk0: 496a 3577689i bk1: 496a 3578053i bk2: 448a 3577411i bk3: 448a 3577658i bk4: 392a 3577745i bk5: 396a 3577558i bk6: 384a 3578240i bk7: 384a 3577780i bk8: 424a 3577337i bk9: 424a 3577664i bk10: 460a 3578070i bk11: 460a 3578170i bk12: 512a 3577975i bk13: 512a 3577305i bk14: 516a 3577475i bk15: 516a 3577523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.036119
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3582187 n_nop=3573134 n_act=801 n_pre=785 n_req=2013 n_rd=7272 n_write=195 bw_util=0.004169
n_activity=39568 dram_eff=0.3774
bk0: 496a 3577111i bk1: 496a 3577351i bk2: 448a 3577272i bk3: 448a 3577430i bk4: 396a 3577650i bk5: 396a 3577513i bk6: 384a 3577602i bk7: 384a 3578043i bk8: 424a 3577377i bk9: 424a 3577145i bk10: 460a 3576969i bk11: 460a 3578171i bk12: 512a 3576984i bk13: 512a 3577061i bk14: 516a 3576638i bk15: 516a 3576653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.037421
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3582187 n_nop=3573131 n_act=801 n_pre=785 n_req=2016 n_rd=7272 n_write=198 bw_util=0.004171
n_activity=40712 dram_eff=0.367
bk0: 496a 3577274i bk1: 496a 3577474i bk2: 448a 3577497i bk3: 448a 3577361i bk4: 396a 3578538i bk5: 396a 3578019i bk6: 384a 3577853i bk7: 384a 3577832i bk8: 424a 3577844i bk9: 424a 3577428i bk10: 460a 3577428i bk11: 460a 3577524i bk12: 512a 3577215i bk13: 512a 3577446i bk14: 516a 3577040i bk15: 516a 3577155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0376865
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3582187 n_nop=3573209 n_act=775 n_pre=759 n_req=2005 n_rd=7252 n_write=192 bw_util=0.004156
n_activity=40000 dram_eff=0.3722
bk0: 492a 3577286i bk1: 488a 3577857i bk2: 448a 3577764i bk3: 448a 3577494i bk4: 396a 3577498i bk5: 396a 3577994i bk6: 384a 3577626i bk7: 384a 3577889i bk8: 424a 3577679i bk9: 424a 3577834i bk10: 460a 3577583i bk11: 460a 3577647i bk12: 512a 3577397i bk13: 512a 3577037i bk14: 512a 3577185i bk15: 512a 3576751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.042275
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3582187 n_nop=3573127 n_act=811 n_pre=795 n_req=2012 n_rd=7256 n_write=198 bw_util=0.004162
n_activity=39879 dram_eff=0.3738
bk0: 492a 3577816i bk1: 492a 3577733i bk2: 448a 3577793i bk3: 448a 3578075i bk4: 396a 3578001i bk5: 396a 3577766i bk6: 384a 3577840i bk7: 384a 3577644i bk8: 424a 3577565i bk9: 424a 3577664i bk10: 460a 3577953i bk11: 460a 3577521i bk12: 516a 3577444i bk13: 508a 3577392i bk14: 512a 3577223i bk15: 512a 3577053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0379458
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3582187 n_nop=3573164 n_act=794 n_pre=778 n_req=2003 n_rd=7264 n_write=187 bw_util=0.00416
n_activity=39317 dram_eff=0.379
bk0: 492a 3577236i bk1: 492a 3577332i bk2: 448a 3577753i bk3: 448a 3577382i bk4: 396a 3577699i bk5: 396a 3578467i bk6: 384a 3577817i bk7: 384a 3578132i bk8: 428a 3578181i bk9: 428a 3577837i bk10: 460a 3577907i bk11: 460a 3577768i bk12: 512a 3577259i bk13: 512a 3577094i bk14: 512a 3577208i bk15: 512a 3576798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0404555
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3582187 n_nop=3573186 n_act=785 n_pre=769 n_req=2008 n_rd=7252 n_write=195 bw_util=0.004158
n_activity=40682 dram_eff=0.3661
bk0: 492a 3577424i bk1: 492a 3576984i bk2: 448a 3577450i bk3: 448a 3577060i bk4: 392a 3577529i bk5: 392a 3577438i bk6: 384a 3577624i bk7: 384a 3577978i bk8: 428a 3577347i bk9: 428a 3577668i bk10: 456a 3577561i bk11: 460a 3577714i bk12: 512a 3577184i bk13: 512a 3577757i bk14: 512a 3577451i bk15: 512a 3577199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0395365

========= L2 cache stats =========
L2_cache_bank[0]: Access = 43728, Miss = 908, Miss_rate = 0.021, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 44137, Miss = 907, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[2]: Access = 42823, Miss = 908, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[3]: Access = 43091, Miss = 908, Miss_rate = 0.021, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 43422, Miss = 908, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 43448, Miss = 907, Miss_rate = 0.021, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 43586, Miss = 908, Miss_rate = 0.021, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 43360, Miss = 907, Miss_rate = 0.021, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 43404, Miss = 908, Miss_rate = 0.021, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[9]: Access = 43269, Miss = 909, Miss_rate = 0.021, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 43340, Miss = 909, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[11]: Access = 43434, Miss = 909, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[12]: Access = 43762, Miss = 909, Miss_rate = 0.021, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 43628, Miss = 909, Miss_rate = 0.021, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 43102, Miss = 907, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 43682, Miss = 906, Miss_rate = 0.021, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 48324, Miss = 908, Miss_rate = 0.019, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 43634, Miss = 906, Miss_rate = 0.021, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 44452, Miss = 908, Miss_rate = 0.020, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[19]: Access = 43947, Miss = 908, Miss_rate = 0.021, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[20]: Access = 43769, Miss = 906, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[21]: Access = 43673, Miss = 907, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 963015
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0207
L2_total_cache_pending_hits = 3292
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 664652
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 275039
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 685648
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 277171
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2081348
icnt_total_pkts_simt_to_mem=1240313
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 73.2925
	minimum = 6
	maximum = 900
Network latency average = 39.9457
	minimum = 6
	maximum = 679
Slowest packet = 887088
Flit latency average = 31.5945
	minimum = 6
	maximum = 679
Slowest flit = 1473412
Fragmentation average = 0.077962
	minimum = 0
	maximum = 617
Injected packet rate average = 0.119477
	minimum = 0.0912316 (at node 20)
	maximum = 0.1394 (at node 46)
Accepted packet rate average = 0.119477
	minimum = 0.0912316 (at node 20)
	maximum = 0.1394 (at node 46)
Injected flit rate average = 0.212709
	minimum = 0.113516 (at node 20)
	maximum = 0.321487 (at node 46)
Accepted flit rate average= 0.212709
	minimum = 0.164839 (at node 30)
	maximum = 0.280151 (at node 24)
Injected packet length average = 1.78033
Accepted packet length average = 1.78033
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.1412 (13 samples)
	minimum = 6 (13 samples)
	maximum = 342.154 (13 samples)
Network latency average = 20.9995 (13 samples)
	minimum = 6 (13 samples)
	maximum = 240.692 (13 samples)
Flit latency average = 22.0337 (13 samples)
	minimum = 6 (13 samples)
	maximum = 240.231 (13 samples)
Fragmentation average = 0.0107587 (13 samples)
	minimum = 0 (13 samples)
	maximum = 97 (13 samples)
Injected packet rate average = 0.0349668 (13 samples)
	minimum = 0.026042 (13 samples)
	maximum = 0.0985203 (13 samples)
Accepted packet rate average = 0.0349668 (13 samples)
	minimum = 0.026042 (13 samples)
	maximum = 0.0985203 (13 samples)
Injected flit rate average = 0.0568115 (13 samples)
	minimum = 0.0346963 (13 samples)
	maximum = 0.132634 (13 samples)
Accepted flit rate average = 0.0568115 (13 samples)
	minimum = 0.0427925 (13 samples)
	maximum = 0.187982 (13 samples)
Injected packet size average = 1.62473 (13 samples)
Accepted packet size average = 1.62473 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 59 min, 49 sec (3589 sec)
gpgpu_simulation_rate = 5952 (inst/sec)
gpgpu_simulation_rate = 1351 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 14: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 14 
gpu_sim_cycle = 4309
gpu_sim_insn = 1323702
gpu_ipc =     307.1947
gpu_tot_sim_cycle = 5076557
gpu_tot_sim_insn = 22687574
gpu_tot_ipc =       4.4691
gpu_tot_issued_cta = 1792
max_total_param_size = 0
gpu_stall_dramfull = 727038
gpu_stall_icnt2sh    = 2262003
partiton_reqs_in_parallel = 94798
partiton_reqs_in_parallel_total    = 41714922
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       8.2358
partiton_reqs_in_parallel_util = 94798
partiton_reqs_in_parallel_util_total    = 41714922
gpu_sim_cycle_parition_util = 4309
gpu_tot_sim_cycle_parition_util    = 1928655
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.6298
partiton_replys_in_parallel = 10240
partiton_replys_in_parallel_total    = 963015
L2_BW  =     225.2467 GB/Sec
L2_BW_total  =      18.1716 GB/Sec
gpu_total_sim_rate=6284

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1002942
	L1I_total_cache_misses = 4672
	L1I_total_cache_miss_rate = 0.0047
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 172032
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0104
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 170240
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 998270
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4672
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 172032
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1002942
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2038, 1688, 1784, 1665, 1785, 1686, 1831, 1885, 1729, 1980, 2021, 1933, 1512, 1974, 1909, 2119, 1439, 1140, 1001, 1002, 1484, 784, 892, 925, 1055, 1284, 1119, 912, 1249, 937, 1278, 1212, 1211, 1172, 1324, 864, 1204, 1161, 1055, 1403, 1184, 1261, 1034, 707, 1116, 991, 985, 999, 1102, 996, 838, 1274, 909, 796, 935, 1128, 962, 954, 1107, 850, 1256, 857, 968, 1168, 
gpgpu_n_tot_thrd_icount = 60941600
gpgpu_n_tot_w_icount = 1904425
gpgpu_n_stall_shd_mem = 3179548
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 687696
gpgpu_n_mem_write_global = 285363
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 1948874
gpgpu_n_store_insn = 551726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5505024
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3156017
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 18645
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4139772	W0_Idle:12940034	W0_Scoreboard:57261636	W1:426153	W2:205500	W3:144567	W4:117284	W5:90599	W6:61228	W7:43717	W8:28524	W9:22299	W10:19237	W11:20079	W12:21710	W13:25082	W14:24602	W15:27589	W16:24644	W17:20495	W18:15354	W19:8978	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:544768
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 5501568 {8:687696,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11418584 {40:285310,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 41330464 {40:521365,72:33518,136:132813,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2282904 {8:285363,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1121 
maxdqlatency = 0 
maxmflatency = 434849 
averagemflatency = 824 
max_icnt2mem_latency = 434596 
max_icnt2sh_latency = 5076556 
mrq_lat_table:16018 	242 	416 	1261 	671 	687 	769 	909 	810 	313 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	733775 	217348 	3995 	2629 	1624 	1125 	1220 	4390 	5818 	586 	420 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	133327 	32829 	348782 	205283 	97613 	127414 	9472 	1382 	2035 	1426 	1153 	1204 	4371 	5800 	586 	420 	157 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	148038 	182286 	333528 	23622 	250 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	72 	890 	40436 	243948 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2019 	94 	42 	56 	20 	33 	58 	99 	168 	67 	24 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12        13        22        16        16        16        16         9        10        19         6        12        22        11        14 
dram[1]:        12        13        14        16        16        16        16        16         8        11        12        12        14        18        10        12 
dram[2]:        14        12        14        12        16        15        17        16         9        12         8        12        15        11        16        14 
dram[3]:        18        12        10        14        16        16        16        18        11        10        10        16         9        12        14        22 
dram[4]:        11        13        20        11        16        16        17        16         7         8        12         8        12        16        12        11 
dram[5]:        10        10        10        10        16        16        17        16         9         7        14        12        13        14        12        13 
dram[6]:        12        14         9        15        16        16        16        16         8         9        12        12        12        14         8         8 
dram[7]:        12        18        10        10        16        16        16        16        11         7        14        12        14        11        15        14 
dram[8]:        12         6        12        12        16        16        16        16        11         7        15         8        12        16        13        10 
dram[9]:        14        10        10        10        16        16        16        16        14        12         8         9         9        10        18        10 
dram[10]:        14        16        10        16        16        16        17        16        10         8         9        21        12        12        10        12 
maximum service time to same row:
dram[0]:    318740    209812    239806    196651    273938    242800    487653    205790    329928    188234    137229    218593    127220    176655    147279    407020 
dram[1]:    209785    412165    127967    125610    321688    156300    187288    111149    210560    248515    225077    316770    548153    469413    256986    325511 
dram[2]:    522317    204224    584293    287407    304352    325639    183500    486283    174588    236124    296025    337064    414282    194588    181805     87709 
dram[3]:    377629    332392    221135    138149    167109    123090    179737    377509    160756    275230    216210    257408    193920    197769    127533    156213 
dram[4]:    187032    194490    160125    264747    124642    174535    200579    101595    275855    303125    209265    220299    201169    530531    309052    151760 
dram[5]:    299378    116679    379246    193751    272865    565169    176591    223669    436044    345766    246994    327458    184460    398687    292154    275558 
dram[6]:    375924    317241    246638    129200     72944    194941    148217    201679    232648    182053    158315    365848    595386    179749    310030    211214 
dram[7]:    469523    512410    145595    285770    345406    262775    414195    325223    215058    194741    216794    319663    229705    132013    212257    218559 
dram[8]:    253302    193504    196574    280480    461038    341270     96664    293821    339574    370520    203113    211019    239439    132856    158953    139489 
dram[9]:    283682    235315    258253    233183    221426    216747    226397    382707    296456    268292    213167    187787    210174    357089    210025    204789 
dram[10]:    186920    271997    174250    284930    351865    307611    424628    306713    298759    218273    255859    293668    183878    161640    140663    188710 
average row accesses per activate:
dram[0]:  2.660377  2.937500  2.931818  3.282051  2.512195  2.833333  2.461539  2.181818  2.109091  2.416667  2.046875  1.898551  2.636364  2.938776  2.440678  2.215385 
dram[1]:  2.857143  2.877551  2.866667  3.282051  3.090909  2.684211  2.086957  2.526316  2.320000  2.250000  2.145161  2.298246  3.106383  2.703704  2.400000  2.788461 
dram[2]:  2.857143  2.725490  3.250000  2.909091  3.000000  2.428571  2.425000  3.096774  2.052632  2.230769  2.315789  2.258621  2.636364  2.571429  2.416667  2.526316 
dram[3]:  2.820000  3.086957  3.200000  2.645833  2.684211  2.452381  2.400000  2.648649  2.437500  2.697675  2.258621  2.471698  2.400000  2.843137  2.500000  2.526316 
dram[4]:  2.563636  3.065217  2.612245  3.282051  2.885714  2.372093  3.031250  2.594594  2.166667  2.148148  2.046875  2.200000  2.618182  2.482759  2.416667  2.416667 
dram[5]:  3.181818  2.545455  2.931818  2.509804  2.318182  2.684211  2.621622  2.526316  2.320000  2.468085  2.161290  2.254237  2.338710  2.500000  2.685185  2.500000 
dram[6]:  2.916667  3.684211  2.723404  2.549020  2.615385  2.266667  2.181818  2.133333  2.269231  2.294118  2.375000  2.444444  2.607143  2.561404  2.589286  2.338710 
dram[7]:  2.957447  2.653846  2.560000  3.047619  3.000000  2.756757  2.400000  2.526316  2.853658  2.340000  2.298246  2.471698  2.250000  2.571429  2.589286  2.534483 
dram[8]:  2.916667  2.438596  2.560000  2.509804  2.550000  2.550000  2.400000  2.526316  2.367347  2.720930  2.163934  1.770270  2.745455  2.571429  3.085106  2.338710 
dram[9]:  2.836735  2.278688  2.782609  2.723404  2.318182  2.615385  2.181818  2.285714  2.600000  2.360000  2.112903  2.339286  2.571429  2.880000  3.063830  2.571429 
dram[10]:  3.159091  2.592592  2.632653  2.666667  2.631579  2.702703  2.108696  2.594594  2.510638  2.313725  2.258621  2.161290  2.618182  3.000000  2.654546  2.571429 
average row locality = 22102/8699 = 2.540752
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       111        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        98        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       122       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       127       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       114       115       128       128       128       128 
total reads: 19970
bank skew: 129/96 = 1.34
chip skew: 1818/1813 = 1.00
number of total write accesses:
dram[0]:        16        17        17        16         4         3         0         0        10        10        17        17        17        16        16        16 
dram[1]:        16        17        17        16         3         3         0         0        10        11        18        16        18        18        16        17 
dram[2]:        16        16        18        16         3         3         1         0        11        10        17        16        17        16        17        16 
dram[3]:        17        18        16        16         3         4         0         2        11        10        16        16        16        17        17        16 
dram[4]:        17        17        16        16         3         3         1         0        11        10        16        17        16        16        16        16 
dram[5]:        16        16        17        16         3         3         1         0        10        10        19        18        17        17        16        16 
dram[6]:        16        16        16        18         3         3         0         0        12        11        18        17        18        18        16        16 
dram[7]:        16        16        16        16         3         3         0         0        11        11        16        16        16        16        17        19 
dram[8]:        17        16        16        16         3         3         0         0        10        11        17        16        22        17        17        17 
dram[9]:        16        16        16        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[10]:        16        17        17        16         2         2         1         0        11        11        17        19        16        16        18        16 
total reads: 2132
min_bank_accesses = 0!
chip skew: 198/187 = 1.06
average mf latency per bank:
dram[0]:      28595     34422     32767     27723     65188     57540     53761     52158     39657     44538     40022     37517     24534     24392     29401     22416
dram[1]:      29685     29519     27310     29254     63711     73258     45217     43685     40531     40876     45816     38202     22865     26772     27843     26923
dram[2]:      27845     28276     33611     31383     59904     62949     46655     46811     34601     40321     35262     37858     23375     19080     27107     24269
dram[3]:      26807     27538     29298     27785     60463     60181     51162     57100     40409     38289     35813     43155     19478     31258     26401     28222
dram[4]:      29947     29344     26679     29555     56100     62061     48277     53213     40994     37585     35152     36783     28558     25686     28987     32529
dram[5]:      29120     26173     33922     29588     65102     66592     43504     53414     36423     44619     55432     34012     23026     24463     24443     29544
dram[6]:      26634     29694     33971     31779     58369     53978     51887     46278     40766     34912     44312     39037     26968     28946     31041     31316
dram[7]:      25849     27701     37421     32138     59032     55389     52304     53351     37494     41966     33271     35661     26876     27481     32155     20529
dram[8]:      28563     30596     32571     27012     54641     60770     45579     44377     38229     42345     35698     46643     36312     20160     19754     24737
dram[9]:      25541     27492     37048     39177     60926     65612     47349     48446     37106     37855     41810     32493     24648     26646     21549     26820
dram[10]:      28353     25580     35470     34008     64141     57224     47003     61675     41103     39011     39040     38885     29704     23450     29728     27158
maximum mf latency per bank:
dram[0]:     247275    424416    213428    155936    424431    236850    429630    322565    224840    424422    257682    252481    223820    247280    427037    208102
dram[1]:     335538    427035    155937    179310    427032    424434    174231    174118    424431    434849    427050    380142    424430    416616    427048    424428
dram[2]:     434849    429632    424434    379735    427024    384906    195179    429636     58930    427031    421815    416629    239242    158986    243963    189680
dram[3]:     427037    429639    111678     67304    262806    319977    327757    429636    301780    247269    231890    421816     98805    419217    241401    252475
dram[4]:     247263    429633     61099    421828    124746    424445    215692    215677    429651    171390    168926    257693    255094    367109    415843    427044
dram[5]:     421043    221164    432259    332917    390107    427047     61990    306966    203007    424432    432234    231906    228952    400263    244023    427039
dram[6]:     427038    427034    421821    184651    197428    197436    215678    291407    421840     60929    359303    421816    419218    252495    408060    432247
dram[7]:     427049    427048    429642    432246    427023    265408    429626    427014    226846    226833    252482    257693    421840    421824    429649    122329
dram[8]:     257597    247291    421822    104387    150731    390093    288799    312178    226846    429628    252482    424417    249835    239224    202699    244006
dram[9]:     273132    343351    432249    424430    197507    427030    215702    382328    224795    148527    429650     90805    356685    367108    241425    181884
dram[10]:     273168    335538    364112    424442    424418    390093    432245    429654    429641    224840    406198    359302    424432    353762    317359    427035
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3590187 n_nop=3581133 n_act=809 n_pre=793 n_req=2007 n_rd=7260 n_write=192 bw_util=0.004151
n_activity=40612 dram_eff=0.367
bk0: 500a 3586046i bk1: 496a 3586028i bk2: 448a 3585656i bk3: 448a 3585732i bk4: 396a 3586106i bk5: 396a 3586026i bk6: 384a 3585950i bk7: 384a 3586087i bk8: 424a 3585661i bk9: 424a 3585777i bk10: 456a 3586166i bk11: 456a 3585974i bk12: 512a 3585958i bk13: 512a 3585529i bk14: 512a 3585844i bk15: 512a 3585335i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0293221
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3590187 n_nop=3581201 n_act=771 n_pre=755 n_req=2012 n_rd=7264 n_write=196 bw_util=0.004156
n_activity=39887 dram_eff=0.3741
bk0: 496a 3585363i bk1: 496a 3585332i bk2: 448a 3585821i bk3: 448a 3585812i bk4: 396a 3585994i bk5: 396a 3585808i bk6: 384a 3585731i bk7: 384a 3585973i bk8: 424a 3585271i bk9: 424a 3585038i bk10: 460a 3585352i bk11: 460a 3585231i bk12: 512a 3585651i bk13: 512a 3585282i bk14: 512a 3585060i bk15: 512a 3585444i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0382827
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3590187 n_nop=3581184 n_act=783 n_pre=767 n_req=2008 n_rd=7260 n_write=193 bw_util=0.004152
n_activity=39266 dram_eff=0.3796
bk0: 496a 3585765i bk1: 492a 3585651i bk2: 448a 3585898i bk3: 448a 3585424i bk4: 396a 3585619i bk5: 396a 3585058i bk6: 384a 3585546i bk7: 384a 3585609i bk8: 424a 3585228i bk9: 424a 3585294i bk10: 460a 3585487i bk11: 460a 3585109i bk12: 512a 3585163i bk13: 512a 3584890i bk14: 512a 3584832i bk15: 512a 3585296i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0394378
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3590187 n_nop=3581210 n_act=769 n_pre=753 n_req=2010 n_rd=7260 n_write=195 bw_util=0.004153
n_activity=39687 dram_eff=0.3757
bk0: 496a 3584892i bk1: 496a 3585204i bk2: 448a 3585549i bk3: 444a 3585303i bk4: 396a 3586035i bk5: 396a 3585554i bk6: 384a 3585617i bk7: 384a 3585935i bk8: 424a 3585661i bk9: 424a 3585599i bk10: 460a 3585101i bk11: 460a 3585705i bk12: 512a 3584899i bk13: 512a 3584959i bk14: 512a 3584997i bk15: 512a 3584873i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.039747
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3590187 n_nop=3581142 n_act=801 n_pre=785 n_req=2008 n_rd=7268 n_write=191 bw_util=0.004155
n_activity=39940 dram_eff=0.3735
bk0: 496a 3585689i bk1: 496a 3586053i bk2: 448a 3585411i bk3: 448a 3585658i bk4: 392a 3585745i bk5: 396a 3585558i bk6: 384a 3586240i bk7: 384a 3585780i bk8: 424a 3585337i bk9: 424a 3585664i bk10: 460a 3586070i bk11: 460a 3586170i bk12: 512a 3585975i bk13: 512a 3585305i bk14: 516a 3585475i bk15: 516a 3585523i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0360385
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3590187 n_nop=3581134 n_act=801 n_pre=785 n_req=2013 n_rd=7272 n_write=195 bw_util=0.00416
n_activity=39568 dram_eff=0.3774
bk0: 496a 3585111i bk1: 496a 3585351i bk2: 448a 3585272i bk3: 448a 3585430i bk4: 396a 3585650i bk5: 396a 3585513i bk6: 384a 3585602i bk7: 384a 3586043i bk8: 424a 3585377i bk9: 424a 3585145i bk10: 460a 3584969i bk11: 460a 3586171i bk12: 512a 3584984i bk13: 512a 3585061i bk14: 516a 3584638i bk15: 516a 3584653i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0373376
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3590187 n_nop=3581131 n_act=801 n_pre=785 n_req=2016 n_rd=7272 n_write=198 bw_util=0.004161
n_activity=40712 dram_eff=0.367
bk0: 496a 3585274i bk1: 496a 3585474i bk2: 448a 3585497i bk3: 448a 3585361i bk4: 396a 3586538i bk5: 396a 3586019i bk6: 384a 3585853i bk7: 384a 3585832i bk8: 424a 3585844i bk9: 424a 3585428i bk10: 460a 3585428i bk11: 460a 3585524i bk12: 512a 3585215i bk13: 512a 3585446i bk14: 516a 3585040i bk15: 516a 3585155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0376025
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3590187 n_nop=3581209 n_act=775 n_pre=759 n_req=2005 n_rd=7252 n_write=192 bw_util=0.004147
n_activity=40000 dram_eff=0.3722
bk0: 492a 3585286i bk1: 488a 3585857i bk2: 448a 3585764i bk3: 448a 3585494i bk4: 396a 3585498i bk5: 396a 3585994i bk6: 384a 3585626i bk7: 384a 3585889i bk8: 424a 3585679i bk9: 424a 3585834i bk10: 460a 3585583i bk11: 460a 3585647i bk12: 512a 3585397i bk13: 512a 3585037i bk14: 512a 3585185i bk15: 512a 3584751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0421808
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3590187 n_nop=3581127 n_act=811 n_pre=795 n_req=2012 n_rd=7256 n_write=198 bw_util=0.004152
n_activity=39879 dram_eff=0.3738
bk0: 492a 3585816i bk1: 492a 3585733i bk2: 448a 3585793i bk3: 448a 3586075i bk4: 396a 3586001i bk5: 396a 3585766i bk6: 384a 3585840i bk7: 384a 3585644i bk8: 424a 3585565i bk9: 424a 3585664i bk10: 460a 3585953i bk11: 460a 3585521i bk12: 516a 3585444i bk13: 508a 3585392i bk14: 512a 3585223i bk15: 512a 3585053i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0378613
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3590187 n_nop=3581164 n_act=794 n_pre=778 n_req=2003 n_rd=7264 n_write=187 bw_util=0.004151
n_activity=39317 dram_eff=0.379
bk0: 492a 3585236i bk1: 492a 3585332i bk2: 448a 3585753i bk3: 448a 3585382i bk4: 396a 3585699i bk5: 396a 3586467i bk6: 384a 3585817i bk7: 384a 3586132i bk8: 428a 3586181i bk9: 428a 3585837i bk10: 460a 3585907i bk11: 460a 3585768i bk12: 512a 3585259i bk13: 512a 3585094i bk14: 512a 3585208i bk15: 512a 3584798i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0403653
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3590187 n_nop=3581186 n_act=785 n_pre=769 n_req=2008 n_rd=7252 n_write=195 bw_util=0.004149
n_activity=40682 dram_eff=0.3661
bk0: 492a 3585424i bk1: 492a 3584984i bk2: 448a 3585450i bk3: 448a 3585060i bk4: 392a 3585529i bk5: 392a 3585438i bk6: 384a 3585624i bk7: 384a 3585978i bk8: 428a 3585347i bk9: 428a 3585668i bk10: 456a 3585561i bk11: 460a 3585714i bk12: 512a 3585184i bk13: 512a 3585757i bk14: 512a 3585451i bk15: 512a 3585199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0394484

========= L2 cache stats =========
L2_cache_bank[0]: Access = 44100, Miss = 908, Miss_rate = 0.021, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 44509, Miss = 907, Miss_rate = 0.020, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[2]: Access = 43191, Miss = 908, Miss_rate = 0.021, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[3]: Access = 43459, Miss = 908, Miss_rate = 0.021, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 43790, Miss = 908, Miss_rate = 0.021, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 43816, Miss = 907, Miss_rate = 0.021, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 43958, Miss = 908, Miss_rate = 0.021, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 43732, Miss = 907, Miss_rate = 0.021, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 43776, Miss = 908, Miss_rate = 0.021, Pending_hits = 168, Reservation_fails = 0
L2_cache_bank[9]: Access = 43641, Miss = 909, Miss_rate = 0.021, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 43712, Miss = 909, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[11]: Access = 43806, Miss = 909, Miss_rate = 0.021, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[12]: Access = 44138, Miss = 909, Miss_rate = 0.021, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 44004, Miss = 909, Miss_rate = 0.021, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 43478, Miss = 907, Miss_rate = 0.021, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 44058, Miss = 906, Miss_rate = 0.021, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 50748, Miss = 908, Miss_rate = 0.018, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 44010, Miss = 906, Miss_rate = 0.021, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 44824, Miss = 908, Miss_rate = 0.020, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[19]: Access = 44319, Miss = 908, Miss_rate = 0.020, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[20]: Access = 44141, Miss = 906, Miss_rate = 0.021, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[21]: Access = 44045, Miss = 907, Miss_rate = 0.021, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 973255
L2_total_cache_misses = 19970
L2_total_cache_miss_rate = 0.0205
L2_total_cache_pending_hits = 3292
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 666700
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3089
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17907
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 283231
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 687696
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 285363
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.032
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2093636
icnt_total_pkts_simt_to_mem=1258745
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 75.3095
	minimum = 6
	maximum = 671
Network latency average = 40.6333
	minimum = 6
	maximum = 419
Slowest packet = 1929019
Flit latency average = 50.5237
	minimum = 6
	maximum = 418
Slowest flit = 3326555
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0475395
	minimum = 0.0371402 (at node 3)
	maximum = 0.281337 (at node 44)
Accepted packet rate average = 0.0475395
	minimum = 0.0371402 (at node 3)
	maximum = 0.281337 (at node 44)
Injected flit rate average = 0.0713092
	minimum = 0.053389 (at node 30)
	maximum = 0.292479 (at node 44)
Accepted flit rate average= 0.0713092
	minimum = 0.0445682 (at node 3)
	maximum = 0.551532 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.0818 (14 samples)
	minimum = 6 (14 samples)
	maximum = 365.643 (14 samples)
Network latency average = 22.4019 (14 samples)
	minimum = 6 (14 samples)
	maximum = 253.429 (14 samples)
Flit latency average = 24.0687 (14 samples)
	minimum = 6 (14 samples)
	maximum = 252.929 (14 samples)
Fragmentation average = 0.00999026 (14 samples)
	minimum = 0 (14 samples)
	maximum = 90.0714 (14 samples)
Injected packet rate average = 0.0358648 (14 samples)
	minimum = 0.0268347 (14 samples)
	maximum = 0.111579 (14 samples)
Accepted packet rate average = 0.0358648 (14 samples)
	minimum = 0.0268347 (14 samples)
	maximum = 0.111579 (14 samples)
Injected flit rate average = 0.0578471 (14 samples)
	minimum = 0.0360315 (14 samples)
	maximum = 0.144052 (14 samples)
Accepted flit rate average = 0.0578471 (14 samples)
	minimum = 0.0429193 (14 samples)
	maximum = 0.21395 (14 samples)
Injected packet size average = 1.61292 (14 samples)
Accepted packet size average = 1.61292 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 0 min, 10 sec (3610 sec)
gpgpu_simulation_rate = 6284 (inst/sec)
gpgpu_simulation_rate = 1406 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 24 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 25 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 15 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 15: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 15 
gpu_sim_cycle = 33466
gpu_sim_insn = 2978170
gpu_ipc =      88.9909
gpu_tot_sim_cycle = 5337245
gpu_tot_sim_insn = 25665744
gpu_tot_ipc =       4.8088
gpu_tot_issued_cta = 1920
max_total_param_size = 0
gpu_stall_dramfull = 974961
gpu_stall_icnt2sh    = 2896393
partiton_reqs_in_parallel = 488329
partiton_reqs_in_parallel_total    = 41809720
partiton_level_parallism =      14.5918
partiton_level_parallism_total  =       7.9251
partiton_reqs_in_parallel_util = 488329
partiton_reqs_in_parallel_util_total    = 41809720
gpu_sim_cycle_parition_util = 32227
gpu_tot_sim_cycle_parition_util    = 1932964
partiton_level_parallism_util =      15.1528
partiton_level_parallism_util_total  =      21.5236
partiton_replys_in_parallel = 194170
partiton_replys_in_parallel_total    = 973255
L2_BW  =     549.9375 GB/Sec
L2_BW_total  =      20.7323 GB/Sec
gpu_total_sim_rate=6788

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1189682
	L1I_total_cache_misses = 4672
	L1I_total_cache_miss_rate = 0.0039
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 186368
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0096
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 184576
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1185010
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4672
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 186368
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1189682
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2176, 1835, 1951, 1851, 2000, 1883, 2053, 2048, 1926, 2192, 2183, 2155, 1689, 2163, 2057, 2326, 1657, 1363, 1180, 1164, 1651, 946, 1080, 1172, 1242, 1375, 1281, 1078, 1449, 1140, 1456, 1414, 1439, 1338, 1536, 1055, 1432, 1323, 1262, 1564, 1306, 1408, 1171, 896, 1268, 1158, 1152, 1166, 1325, 1163, 1026, 1426, 1106, 959, 1131, 1309, 1114, 1174, 1295, 1029, 1493, 1036, 1149, 1347, 
gpgpu_n_tot_thrd_icount = 71409568
gpgpu_n_tot_w_icount = 2231549
gpgpu_n_stall_shd_mem = 3864103
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 875508
gpgpu_n_mem_write_global = 291721
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2274831
gpgpu_n_store_insn = 576995
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 5963776
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3827295
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 31922
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4704139	W0_Idle:12965293	W0_Scoreboard:58148965	W1:482484	W2:230188	W3:161968	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:585728
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7004064 {8:875508,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11672904 {40:291668,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51584864 {40:675908,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2333768 {8:291721,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1121 
maxdqlatency = 0 
maxmflatency = 434849 
averagemflatency = 799 
max_icnt2mem_latency = 434596 
max_icnt2sh_latency = 5335855 
mrq_lat_table:16024 	242 	416 	1261 	671 	687 	769 	909 	810 	313 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	834113 	299403 	5576 	4930 	3163 	2482 	5352 	5257 	5818 	586 	420 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	144756 	34560 	404533 	257857 	118838 	159563 	17721 	2831 	4201 	2605 	2510 	5289 	5197 	5800 	586 	420 	157 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	166469 	234661 	443236 	30798 	372 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	72 	890 	40436 	250306 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2032 	114 	66 	66 	20 	33 	58 	99 	168 	67 	24 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12        13        22        16        16        16        16         9        10        19         6        12        22        11        14 
dram[1]:        12        13        14        16        16        16        16        16         8        11        12        12        14        18        10        12 
dram[2]:        14        12        14        12        16        15        17        16         9        12         8        12        15        11        16        14 
dram[3]:        18        12        10        14        16        16        16        18        11        10        10        16         9        12        14        22 
dram[4]:        11        13        20        11        16        16        17        16         7         8        12         8        12        16        12        11 
dram[5]:        10        10        10        10        16        16        17        16         9         7        14        12        13        14        12        13 
dram[6]:        12        14         9        15        16        16        16        16         8         9        12        12        12        14         8         8 
dram[7]:        12        18        10        10        16        16        16        16        11         7        14        12        14        11        15        14 
dram[8]:        12         6        12        12        16        16        16        16        11         7        15         8        12        16        13        10 
dram[9]:        14        10        10        10        16        16        16        16        14        12         8         9         9        10        18        10 
dram[10]:        14        16        10        16        16        16        17        16        10         8         9        21        12        12        10        12 
maximum service time to same row:
dram[0]:    318740    209812    239806    196651    273938    242800    487653    205790    329928    188234    137229    218593    127220    176655    147279    407020 
dram[1]:    209785    412165    127967    125610    321688    156300    187288    111149    210560    248515    225077    316770    548153    469413    256986    325511 
dram[2]:    522317    204224    584293    287407    304352    325639    183500    486283    174588    236124    296025    337064    414282    194588    181805     87709 
dram[3]:    377629    332392    221135    138149    167109    123090    179737    377509    160756    275230    216210    257408    193920    197769    127533    156213 
dram[4]:    187032    194490    160125    264747    124642    174535    200579    101595    275855    303125    209265    220299    201169    530531    309052    151760 
dram[5]:    299378    116679    379246    193751    272865    565169    176591    223669    436044    345766    246994    327458    184460    398687    292154    275558 
dram[6]:    375924    317241    246638    129200     72944    194941    148217    201679    232648    182053    158315    365848    595386    179749    310030    211214 
dram[7]:    469523    512410    145595    285770    345406    262775    414195    325223    215058    194741    216794    319663    229705    132013    212257    218559 
dram[8]:    253302    193504    196574    280480    461038    341270     96664    293821    339574    370520    203113    211019    239439    132856    158953    139489 
dram[9]:    283682    235315    258253    233183    221426    216747    226397    382707    296456    268292    213167    187787    210174    357089    210025    204789 
dram[10]:    186920    271997    174250    284930    351865    307611    424628    306713    298759    218273    255859    293668    183878    161640    140663    188710 
average row accesses per activate:
dram[0]:  2.660377  2.937500  2.931818  3.282051  2.512195  2.833333  2.461539  2.181818  2.109091  2.416667  2.046875  1.898551  2.636364  2.938776  2.440678  2.215385 
dram[1]:  2.857143  2.877551  2.866667  3.282051  3.090909  2.684211  2.086957  2.526316  2.320000  2.250000  2.145161  2.298246  3.106383  2.703704  2.400000  2.788461 
dram[2]:  2.857143  2.692308  3.250000  2.909091  3.000000  2.428571  2.425000  3.096774  2.052632  2.230769  2.315789  2.258621  2.636364  2.571429  2.416667  2.526316 
dram[3]:  2.820000  3.086957  3.200000  2.612245  2.684211  2.452381  2.400000  2.648649  2.437500  2.697675  2.258621  2.471698  2.400000  2.843137  2.500000  2.526316 
dram[4]:  2.563636  3.065217  2.612245  3.282051  2.833333  2.372093  3.031250  2.594594  2.166667  2.148148  2.046875  2.200000  2.618182  2.482759  2.416667  2.416667 
dram[5]:  3.181818  2.545455  2.931818  2.509804  2.318182  2.684211  2.621622  2.526316  2.320000  2.468085  2.161290  2.254237  2.338710  2.500000  2.685185  2.500000 
dram[6]:  2.916667  3.684211  2.723404  2.549020  2.615385  2.266667  2.181818  2.133333  2.269231  2.294118  2.375000  2.444444  2.607143  2.561404  2.589286  2.338710 
dram[7]:  2.957447  2.622642  2.560000  3.047619  3.000000  2.756757  2.400000  2.526316  2.853658  2.340000  2.298246  2.471698  2.250000  2.571429  2.589286  2.534483 
dram[8]:  2.916667  2.438596  2.560000  2.509804  2.550000  2.550000  2.400000  2.526316  2.367347  2.720930  2.163934  1.770270  2.745455  2.543860  3.085106  2.338710 
dram[9]:  2.836735  2.278688  2.782609  2.723404  2.318182  2.615385  2.181818  2.285714  2.600000  2.360000  2.112903  2.339286  2.571429  2.880000  3.063830  2.571429 
dram[10]:  3.159091  2.592592  2.632653  2.666667  2.631579  2.702703  2.108696  2.594594  2.510638  2.313725  2.237288  2.161290  2.618182  3.000000  2.654546  2.571429 
average row locality = 22108/8705 = 2.539690
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        17        17        16         4         3         0         0        10        10        17        17        17        16        16        16 
dram[1]:        16        17        17        16         3         3         0         0        10        11        18        16        18        18        16        17 
dram[2]:        16        16        18        16         3         3         1         0        11        10        17        16        17        16        17        16 
dram[3]:        17        18        16        16         3         4         0         2        11        10        16        16        16        17        17        16 
dram[4]:        17        17        16        16         3         3         1         0        11        10        16        17        16        16        16        16 
dram[5]:        16        16        17        16         3         3         1         0        10        10        19        18        17        17        16        16 
dram[6]:        16        16        16        18         3         3         0         0        12        11        18        17        18        18        16        16 
dram[7]:        16        16        16        16         3         3         0         0        11        11        16        16        16        16        17        19 
dram[8]:        17        16        16        16         3         3         0         0        10        11        17        16        22        17        17        17 
dram[9]:        16        16        16        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[10]:        16        17        17        16         2         2         1         0        11        11        17        19        16        16        18        16 
total reads: 2132
min_bank_accesses = 0!
chip skew: 198/187 = 1.06
average mf latency per bank:
dram[0]:      33801     39491     37338     32364     71246     64130     59463     58500     48530     53309     49512     47198     29153     28025     33801     26669
dram[1]:      34738     34409     32126     34130     69598     79831     51402     50166     49728     49872     55518     47887     26990     30792     32481     30759
dram[2]:      31861     32911     38465     36318     66275     68194     52555     53435     43139     49733     44383     47173     27391     22912     31303     28915
dram[3]:      31331     31935     34494     32424     66634     66407     57414     63382     49141     45994     45431     52147     23920     35364     30562     32368
dram[4]:      34517     34539     30896     34248     62325     68139     54987     59597     49128     47157     44134     46494     32320     30067     33391     36592
dram[5]:      33776     30973     38637     34351     71759     73020     49460     59661     44680     53578     64627     43272     27188     28818     28573     33477
dram[6]:      30857     34325     38868     36241     64245     60106     58399     52520     49048     43554     53118     47206     31349     32859     34896     35453
dram[7]:      31172     32516     42440     36848     65077     61636     58458     59527     46394     50903     42996     45400     31212     31882     36762     25198
dram[8]:      33226     34644     37425     31801     60440     66601     52248     51210     47298     50682     45477     55531     40051     23931     24522     29055
dram[9]:      30038     32068     41988     43993     67112     72050     53837     54609     46097     46861     51673     41801     28580     30856     26051     30852
dram[10]:      33200     30258     40492     38524     70525     63476     53023     67437     50240     47489     48311     47874     33933     27609     34113     31697
maximum mf latency per bank:
dram[0]:     247275    424416    213428    155936    424431    236850    429630    322565    224840    424422    257682    252481    223820    247280    427037    208102
dram[1]:     335538    427035    155937    179310    427032    424434    174231    174118    424431    434849    427050    380142    424430    416616    427048    424428
dram[2]:     434849    429632    424434    379735    427024    384906    195179    429636     58930    427031    421815    416629    239242    158986    243963    189680
dram[3]:     427037    429639    111678     67304    262806    319977    327757    429636    301780    247269    231890    421816     98805    419217    241401    252475
dram[4]:     247263    429633     61099    421828    124746    424445    215692    215677    429651    171390    168926    257693    255094    367109    415843    427044
dram[5]:     421043    221164    432259    332917    390107    427047     61990    306966    203007    424432    432234    231906    228952    400263    244023    427039
dram[6]:     427038    427034    421821    184651    197428    197436    215678    291407    421840     60929    359303    421816    419218    252495    408060    432247
dram[7]:     427049    427048    429642    432246    427023    265408    429626    427014    226846    226833    252482    257693    421840    421824    429649    122329
dram[8]:     257597    247291    421822    104387    150731    390093    288799    312178    226846    429628    252482    424417    249835    239224    202699    244006
dram[9]:     273132    343351    432249    424430    197507    427030    215702    382328    224795    148527    429650     90805    356685    367108    241425    181884
dram[10]:     273168    335538    364112    424442    424418    390093    432245    429654    429641    224840    406198    359302    424432    353762    317359    427035
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3652327 n_nop=3643273 n_act=809 n_pre=793 n_req=2007 n_rd=7260 n_write=192 bw_util=0.004081
n_activity=40612 dram_eff=0.367
bk0: 500a 3648186i bk1: 496a 3648168i bk2: 448a 3647796i bk3: 448a 3647872i bk4: 396a 3648246i bk5: 396a 3648166i bk6: 384a 3648090i bk7: 384a 3648227i bk8: 424a 3647801i bk9: 424a 3647917i bk10: 456a 3648306i bk11: 456a 3648114i bk12: 512a 3648098i bk13: 512a 3647669i bk14: 512a 3647984i bk15: 512a 3647475i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0288233
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3652327 n_nop=3643341 n_act=771 n_pre=755 n_req=2012 n_rd=7264 n_write=196 bw_util=0.004085
n_activity=39887 dram_eff=0.3741
bk0: 496a 3647503i bk1: 496a 3647472i bk2: 448a 3647961i bk3: 448a 3647952i bk4: 396a 3648134i bk5: 396a 3647948i bk6: 384a 3647871i bk7: 384a 3648113i bk8: 424a 3647411i bk9: 424a 3647178i bk10: 460a 3647492i bk11: 460a 3647371i bk12: 512a 3647791i bk13: 512a 3647422i bk14: 512a 3647200i bk15: 512a 3647584i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0376314
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3652327 n_nop=3643318 n_act=784 n_pre=768 n_req=2009 n_rd=7264 n_write=193 bw_util=0.004083
n_activity=39318 dram_eff=0.3793
bk0: 496a 3647905i bk1: 496a 3647760i bk2: 448a 3648037i bk3: 448a 3647564i bk4: 396a 3647759i bk5: 396a 3647198i bk6: 384a 3647686i bk7: 384a 3647749i bk8: 424a 3647368i bk9: 424a 3647434i bk10: 460a 3647627i bk11: 460a 3647249i bk12: 512a 3647303i bk13: 512a 3647030i bk14: 512a 3646972i bk15: 512a 3647436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0387668
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3652327 n_nop=3643344 n_act=770 n_pre=754 n_req=2011 n_rd=7264 n_write=195 bw_util=0.004085
n_activity=39739 dram_eff=0.3754
bk0: 496a 3647032i bk1: 496a 3647345i bk2: 448a 3647690i bk3: 448a 3647412i bk4: 396a 3648174i bk5: 396a 3647693i bk6: 384a 3647756i bk7: 384a 3648075i bk8: 424a 3647801i bk9: 424a 3647739i bk10: 460a 3647241i bk11: 460a 3647845i bk12: 512a 3647039i bk13: 512a 3647099i bk14: 512a 3647137i bk15: 512a 3647013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0390707
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3652327 n_nop=3643276 n_act=802 n_pre=786 n_req=2009 n_rd=7272 n_write=191 bw_util=0.004087
n_activity=39992 dram_eff=0.3732
bk0: 496a 3647829i bk1: 496a 3648193i bk2: 448a 3647552i bk3: 448a 3647799i bk4: 396a 3647854i bk5: 396a 3647697i bk6: 384a 3648379i bk7: 384a 3647919i bk8: 424a 3647477i bk9: 424a 3647804i bk10: 460a 3648210i bk11: 460a 3648310i bk12: 512a 3648115i bk13: 512a 3647445i bk14: 516a 3647615i bk15: 516a 3647663i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0354254
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3652327 n_nop=3643274 n_act=801 n_pre=785 n_req=2013 n_rd=7272 n_write=195 bw_util=0.004089
n_activity=39568 dram_eff=0.3774
bk0: 496a 3647251i bk1: 496a 3647491i bk2: 448a 3647412i bk3: 448a 3647570i bk4: 396a 3647790i bk5: 396a 3647653i bk6: 384a 3647742i bk7: 384a 3648183i bk8: 424a 3647517i bk9: 424a 3647285i bk10: 460a 3647109i bk11: 460a 3648311i bk12: 512a 3647124i bk13: 512a 3647201i bk14: 516a 3646778i bk15: 516a 3646793i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0367024
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3652327 n_nop=3643271 n_act=801 n_pre=785 n_req=2016 n_rd=7272 n_write=198 bw_util=0.004091
n_activity=40712 dram_eff=0.367
bk0: 496a 3647414i bk1: 496a 3647614i bk2: 448a 3647637i bk3: 448a 3647501i bk4: 396a 3648678i bk5: 396a 3648159i bk6: 384a 3647993i bk7: 384a 3647972i bk8: 424a 3647984i bk9: 424a 3647568i bk10: 460a 3647568i bk11: 460a 3647664i bk12: 512a 3647355i bk13: 512a 3647586i bk14: 516a 3647180i bk15: 516a 3647295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0369627
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3652327 n_nop=3643343 n_act=776 n_pre=760 n_req=2006 n_rd=7256 n_write=192 bw_util=0.004078
n_activity=40052 dram_eff=0.3719
bk0: 492a 3647427i bk1: 492a 3647966i bk2: 448a 3647903i bk3: 448a 3647633i bk4: 396a 3647637i bk5: 396a 3648133i bk6: 384a 3647765i bk7: 384a 3648028i bk8: 424a 3647818i bk9: 424a 3647973i bk10: 460a 3647724i bk11: 460a 3647788i bk12: 512a 3647538i bk13: 512a 3647178i bk14: 512a 3647326i bk15: 512a 3646892i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0414632
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3652327 n_nop=3643261 n_act=812 n_pre=796 n_req=2013 n_rd=7260 n_write=198 bw_util=0.004084
n_activity=39931 dram_eff=0.3735
bk0: 492a 3647955i bk1: 492a 3647872i bk2: 448a 3647932i bk3: 448a 3648215i bk4: 396a 3648141i bk5: 396a 3647906i bk6: 384a 3647980i bk7: 384a 3647784i bk8: 424a 3647705i bk9: 424a 3647805i bk10: 460a 3648094i bk11: 460a 3647662i bk12: 516a 3647585i bk13: 512a 3647501i bk14: 512a 3647362i bk15: 512a 3647192i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0372171
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3652327 n_nop=3643304 n_act=794 n_pre=778 n_req=2003 n_rd=7264 n_write=187 bw_util=0.00408
n_activity=39317 dram_eff=0.379
bk0: 492a 3647376i bk1: 492a 3647472i bk2: 448a 3647893i bk3: 448a 3647522i bk4: 396a 3647839i bk5: 396a 3648607i bk6: 384a 3647957i bk7: 384a 3648272i bk8: 428a 3648321i bk9: 428a 3647977i bk10: 460a 3648047i bk11: 460a 3647908i bk12: 512a 3647399i bk13: 512a 3647234i bk14: 512a 3647348i bk15: 512a 3646938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0396785
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3652327 n_nop=3643320 n_act=786 n_pre=770 n_req=2009 n_rd=7256 n_write=195 bw_util=0.00408
n_activity=40734 dram_eff=0.3658
bk0: 492a 3647564i bk1: 492a 3647124i bk2: 448a 3647590i bk3: 448a 3647200i bk4: 392a 3647669i bk5: 392a 3647578i bk6: 384a 3647764i bk7: 384a 3648118i bk8: 428a 3647488i bk9: 428a 3647809i bk10: 460a 3647670i bk11: 460a 3647853i bk12: 512a 3647323i bk13: 512a 3647896i bk14: 512a 3647591i bk15: 512a 3647339i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0387772

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53071, Miss = 908, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 53434, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[2]: Access = 52093, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[3]: Access = 52348, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 52431, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 52650, Miss = 908, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 52795, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 52357, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 52566, Miss = 909, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[9]: Access = 52529, Miss = 909, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 52491, Miss = 909, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[11]: Access = 52590, Miss = 909, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[12]: Access = 52868, Miss = 909, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 52624, Miss = 909, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 52325, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 52928, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 59628, Miss = 908, Miss_rate = 0.015, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 52732, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 53745, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[19]: Access = 53204, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[20]: Access = 53122, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[21]: Access = 52894, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 1167425
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0171
L2_total_cache_pending_hits = 3293
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 854505
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3090
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 289589
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 875508
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 291721
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2561303
icnt_total_pkts_simt_to_mem=1459273
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 82.3834
	minimum = 6
	maximum = 808
Network latency average = 43.968
	minimum = 6
	maximum = 692
Slowest packet = 1955142
Flit latency average = 32.7235
	minimum = 6
	maximum = 692
Slowest flit = 3368184
Fragmentation average = 0.0155302
	minimum = 0
	maximum = 403
Injected packet rate average = 0.116044
	minimum = 0.0866577 (at node 2)
	maximum = 0.134185 (at node 48)
Accepted packet rate average = 0.116044
	minimum = 0.0866577 (at node 2)
	maximum = 0.134185 (at node 48)
Injected flit rate average = 0.19967
	minimum = 0.0897953 (at node 2)
	maximum = 0.324384 (at node 44)
Accepted flit rate average= 0.19967
	minimum = 0.132527 (at node 41)
	maximum = 0.288839 (at node 11)
Injected packet length average = 1.72064
Accepted packet length average = 1.72064
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 40.1019 (15 samples)
	minimum = 6 (15 samples)
	maximum = 395.133 (15 samples)
Network latency average = 23.8396 (15 samples)
	minimum = 6 (15 samples)
	maximum = 282.667 (15 samples)
Flit latency average = 24.6457 (15 samples)
	minimum = 6 (15 samples)
	maximum = 282.2 (15 samples)
Fragmentation average = 0.0103596 (15 samples)
	minimum = 0 (15 samples)
	maximum = 110.933 (15 samples)
Injected packet rate average = 0.0412101 (15 samples)
	minimum = 0.0308229 (15 samples)
	maximum = 0.113086 (15 samples)
Accepted packet rate average = 0.0412101 (15 samples)
	minimum = 0.0308229 (15 samples)
	maximum = 0.113086 (15 samples)
Injected flit rate average = 0.0673019 (15 samples)
	minimum = 0.0396157 (15 samples)
	maximum = 0.156074 (15 samples)
Accepted flit rate average = 0.0673019 (15 samples)
	minimum = 0.0488931 (15 samples)
	maximum = 0.218943 (15 samples)
Injected packet size average = 1.63314 (15 samples)
Accepted packet size average = 1.63314 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 3 min, 1 sec (3781 sec)
gpgpu_simulation_rate = 6788 (inst/sec)
gpgpu_simulation_rate = 1411 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 16 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 16: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 16 
gpu_sim_cycle = 1927
gpu_sim_insn = 1122762
gpu_ipc =     582.6476
gpu_tot_sim_cycle = 5561322
gpu_tot_sim_insn = 26788506
gpu_tot_ipc =       4.8169
gpu_tot_issued_cta = 2048
max_total_param_size = 0
gpu_stall_dramfull = 974961
gpu_stall_icnt2sh    = 2896401
partiton_reqs_in_parallel = 42394
partiton_reqs_in_parallel_total    = 42298049
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.6134
partiton_reqs_in_parallel_util = 42394
partiton_reqs_in_parallel_util_total    = 42298049
gpu_sim_cycle_parition_util = 1927
gpu_tot_sim_cycle_parition_util    = 1965191
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.5241
partiton_replys_in_parallel = 4884
partiton_replys_in_parallel_total    = 1167425
L2_BW  =     240.2310 GB/Sec
L2_BW_total  =      19.9802 GB/Sec
gpu_total_sim_rate=7062

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1213707
	L1I_total_cache_misses = 4672
	L1I_total_cache_miss_rate = 0.0038
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 196608
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0091
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 194816
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1209035
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4672
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 196608
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1213707
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2212, 1856, 1972, 1872, 2021, 1919, 2074, 2069, 1962, 2213, 2219, 2176, 1710, 2199, 2078, 2347, 1678, 1384, 1216, 1185, 1687, 982, 1116, 1193, 1278, 1411, 1302, 1099, 1485, 1176, 1492, 1435, 1460, 1359, 1557, 1091, 1453, 1344, 1283, 1585, 1342, 1429, 1192, 932, 1304, 1179, 1173, 1187, 1361, 1199, 1062, 1462, 1142, 995, 1167, 1345, 1135, 1195, 1316, 1050, 1514, 1072, 1170, 1368, 
gpgpu_n_tot_thrd_icount = 72838784
gpgpu_n_tot_w_icount = 2276212
gpgpu_n_stall_shd_mem = 3884333
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 877556
gpgpu_n_mem_write_global = 294557
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2340367
gpgpu_n_store_insn = 580455
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6291456
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3847525
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 31922
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4733718	W0_Idle:12987720	W0_Scoreboard:58162192	W1:488754	W2:231530	W3:162155	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:622592
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7020448 {8:877556,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11786344 {40:294504,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 51666784 {40:677956,72:40579,136:159021,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2356456 {8:294557,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1121 
maxdqlatency = 0 
maxmflatency = 434849 
averagemflatency = 797 
max_icnt2mem_latency = 434596 
max_icnt2sh_latency = 5561321 
mrq_lat_table:16024 	242 	416 	1261 	671 	687 	769 	909 	810 	313 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	838695 	299705 	5576 	4930 	3163 	2482 	5352 	5257 	5818 	586 	420 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	146792 	34822 	404772 	258613 	120070 	159918 	17725 	2831 	4201 	2605 	2510 	5289 	5197 	5800 	586 	420 	157 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	168326 	234852 	443236 	30798 	372 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	72 	890 	40436 	253142 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2036 	114 	66 	66 	20 	33 	58 	99 	168 	67 	24 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12        13        22        16        16        16        16         9        10        19         6        12        22        11        14 
dram[1]:        12        13        14        16        16        16        16        16         8        11        12        12        14        18        10        12 
dram[2]:        14        12        14        12        16        15        17        16         9        12         8        12        15        11        16        14 
dram[3]:        18        12        10        14        16        16        16        18        11        10        10        16         9        12        14        22 
dram[4]:        11        13        20        11        16        16        17        16         7         8        12         8        12        16        12        11 
dram[5]:        10        10        10        10        16        16        17        16         9         7        14        12        13        14        12        13 
dram[6]:        12        14         9        15        16        16        16        16         8         9        12        12        12        14         8         8 
dram[7]:        12        18        10        10        16        16        16        16        11         7        14        12        14        11        15        14 
dram[8]:        12         6        12        12        16        16        16        16        11         7        15         8        12        16        13        10 
dram[9]:        14        10        10        10        16        16        16        16        14        12         8         9         9        10        18        10 
dram[10]:        14        16        10        16        16        16        17        16        10         8         9        21        12        12        10        12 
maximum service time to same row:
dram[0]:    318740    209812    239806    196651    273938    242800    487653    205790    329928    188234    137229    218593    127220    176655    147279    407020 
dram[1]:    209785    412165    127967    125610    321688    156300    187288    111149    210560    248515    225077    316770    548153    469413    256986    325511 
dram[2]:    522317    204224    584293    287407    304352    325639    183500    486283    174588    236124    296025    337064    414282    194588    181805     87709 
dram[3]:    377629    332392    221135    138149    167109    123090    179737    377509    160756    275230    216210    257408    193920    197769    127533    156213 
dram[4]:    187032    194490    160125    264747    124642    174535    200579    101595    275855    303125    209265    220299    201169    530531    309052    151760 
dram[5]:    299378    116679    379246    193751    272865    565169    176591    223669    436044    345766    246994    327458    184460    398687    292154    275558 
dram[6]:    375924    317241    246638    129200     72944    194941    148217    201679    232648    182053    158315    365848    595386    179749    310030    211214 
dram[7]:    469523    512410    145595    285770    345406    262775    414195    325223    215058    194741    216794    319663    229705    132013    212257    218559 
dram[8]:    253302    193504    196574    280480    461038    341270     96664    293821    339574    370520    203113    211019    239439    132856    158953    139489 
dram[9]:    283682    235315    258253    233183    221426    216747    226397    382707    296456    268292    213167    187787    210174    357089    210025    204789 
dram[10]:    186920    271997    174250    284930    351865    307611    424628    306713    298759    218273    255859    293668    183878    161640    140663    188710 
average row accesses per activate:
dram[0]:  2.660377  2.937500  2.931818  3.282051  2.512195  2.833333  2.461539  2.181818  2.109091  2.416667  2.046875  1.898551  2.636364  2.938776  2.440678  2.215385 
dram[1]:  2.857143  2.877551  2.866667  3.282051  3.090909  2.684211  2.086957  2.526316  2.320000  2.250000  2.145161  2.298246  3.106383  2.703704  2.400000  2.788461 
dram[2]:  2.857143  2.692308  3.250000  2.909091  3.000000  2.428571  2.425000  3.096774  2.052632  2.230769  2.315789  2.258621  2.636364  2.571429  2.416667  2.526316 
dram[3]:  2.820000  3.086957  3.200000  2.612245  2.684211  2.452381  2.400000  2.648649  2.437500  2.697675  2.258621  2.471698  2.400000  2.843137  2.500000  2.526316 
dram[4]:  2.563636  3.065217  2.612245  3.282051  2.833333  2.372093  3.031250  2.594594  2.166667  2.148148  2.046875  2.200000  2.618182  2.482759  2.416667  2.416667 
dram[5]:  3.181818  2.545455  2.931818  2.509804  2.318182  2.684211  2.621622  2.526316  2.320000  2.468085  2.161290  2.254237  2.338710  2.500000  2.685185  2.500000 
dram[6]:  2.916667  3.684211  2.723404  2.549020  2.615385  2.266667  2.181818  2.133333  2.269231  2.294118  2.375000  2.444444  2.607143  2.561404  2.589286  2.338710 
dram[7]:  2.957447  2.622642  2.560000  3.047619  3.000000  2.756757  2.400000  2.526316  2.853658  2.340000  2.298246  2.471698  2.250000  2.571429  2.589286  2.534483 
dram[8]:  2.916667  2.438596  2.560000  2.509804  2.550000  2.550000  2.400000  2.526316  2.367347  2.720930  2.163934  1.770270  2.745455  2.543860  3.085106  2.338710 
dram[9]:  2.836735  2.278688  2.782609  2.723404  2.318182  2.615385  2.181818  2.285714  2.600000  2.360000  2.112903  2.339286  2.571429  2.880000  3.063830  2.571429 
dram[10]:  3.159091  2.592592  2.632653  2.666667  2.631579  2.702703  2.108696  2.594594  2.510638  2.313725  2.237288  2.161290  2.618182  3.000000  2.654546  2.571429 
average row locality = 22108/8705 = 2.539690
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        17        17        16         4         3         0         0        10        10        17        17        17        16        16        16 
dram[1]:        16        17        17        16         3         3         0         0        10        11        18        16        18        18        16        17 
dram[2]:        16        16        18        16         3         3         1         0        11        10        17        16        17        16        17        16 
dram[3]:        17        18        16        16         3         4         0         2        11        10        16        16        16        17        17        16 
dram[4]:        17        17        16        16         3         3         1         0        11        10        16        17        16        16        16        16 
dram[5]:        16        16        17        16         3         3         1         0        10        10        19        18        17        17        16        16 
dram[6]:        16        16        16        18         3         3         0         0        12        11        18        17        18        18        16        16 
dram[7]:        16        16        16        16         3         3         0         0        11        11        16        16        16        16        17        19 
dram[8]:        17        16        16        16         3         3         0         0        10        11        17        16        22        17        17        17 
dram[9]:        16        16        16        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[10]:        16        17        17        16         2         2         1         0        11        11        17        19        16        16        18        16 
total reads: 2132
min_bank_accesses = 0!
chip skew: 198/187 = 1.06
average mf latency per bank:
dram[0]:      33801     39491     37350     32384     71277     64173     59613     58629     48596     53377     49537     47230     29153     28025     33801     26669
dram[1]:      34738     34409     32134     34143     69648     79877     51555     50300     49791     49939     55546     47914     26990     30792     32481     30759
dram[2]:      31861     32911     38477     36332     66311     68231     52693     53582     43200     49803     44411     47193     27391     22912     31303     28915
dram[3]:      31331     31935     34508     32439     66683     66444     57551     63532     49212     46052     45461     52161     23920     35364     30562     32368
dram[4]:      34517     34539     30909     34268     62379     68183     55128     59742     49201     47220     44161     46518     32320     30067     33391     36592
dram[5]:      33776     30973     38646     34377     71811     73072     49592     59805     44750     53640     64648     43297     27188     28818     28573     33477
dram[6]:      30857     34325     38886     36262     64301     60158     58547     52659     49116     43622     53134     47228     31349     32859     34896     35453
dram[7]:      31172     32516     42453     36867     65139     61686     58597     59672     46461     50965     43027     45423     31212     31882     36762     25198
dram[8]:      33226     34644     37449     31812     60492     66641     52394     51368     47375     50757     45500     55554     41029     23931     24522     29055
dram[9]:      30038     32068     42006     44005     67164     72102     53989     54755     46162     46929     51703     41812     28580     30856     26051     30852
dram[10]:      33200     30258     40505     38542     70573     63526     53164     67577     50300     47554     48342     47902     33933     27609     34113     31697
maximum mf latency per bank:
dram[0]:     247275    424416    213428    155936    424431    236850    429630    322565    224840    424422    257682    252481    223820    247280    427037    208102
dram[1]:     335538    427035    155937    179310    427032    424434    174231    174118    424431    434849    427050    380142    424430    416616    427048    424428
dram[2]:     434849    429632    424434    379735    427024    384906    195179    429636     58930    427031    421815    416629    239242    158986    243963    189680
dram[3]:     427037    429639    111678     67304    262806    319977    327757    429636    301780    247269    231890    421816     98805    419217    241401    252475
dram[4]:     247263    429633     61099    421828    124746    424445    215692    215677    429651    171390    168926    257693    255094    367109    415843    427044
dram[5]:     421043    221164    432259    332917    390107    427047     61990    306966    203007    424432    432234    231906    228952    400263    244023    427039
dram[6]:     427038    427034    421821    184651    197428    197436    215678    291407    421840     60929    359303    421816    419218    252495    408060    432247
dram[7]:     427049    427048    429642    432246    427023    265408    429626    427014    226846    226833    252482    257693    421840    421824    429649    122329
dram[8]:     257597    247291    421822    104387    150731    390093    288799    312178    226846    429628    252482    424417    249835    239224    202699    244006
dram[9]:     273132    343351    432249    424430    197507    427030    215702    382328    224795    148527    429650     90805    356685    367108    241425    181884
dram[10]:     273168    335538    364112    424442    424418    390093    432245    429654    429641    224840    406198    359302    424432    353762    317359    427035
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3655904 n_nop=3646850 n_act=809 n_pre=793 n_req=2007 n_rd=7260 n_write=192 bw_util=0.004077
n_activity=40612 dram_eff=0.367
bk0: 500a 3651763i bk1: 496a 3651745i bk2: 448a 3651373i bk3: 448a 3651449i bk4: 396a 3651823i bk5: 396a 3651743i bk6: 384a 3651667i bk7: 384a 3651804i bk8: 424a 3651378i bk9: 424a 3651494i bk10: 456a 3651883i bk11: 456a 3651691i bk12: 512a 3651675i bk13: 512a 3651246i bk14: 512a 3651561i bk15: 512a 3651052i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0287951
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3655904 n_nop=3646918 n_act=771 n_pre=755 n_req=2012 n_rd=7264 n_write=196 bw_util=0.004081
n_activity=39887 dram_eff=0.3741
bk0: 496a 3651080i bk1: 496a 3651049i bk2: 448a 3651538i bk3: 448a 3651529i bk4: 396a 3651711i bk5: 396a 3651525i bk6: 384a 3651448i bk7: 384a 3651690i bk8: 424a 3650988i bk9: 424a 3650755i bk10: 460a 3651069i bk11: 460a 3650948i bk12: 512a 3651368i bk13: 512a 3650999i bk14: 512a 3650777i bk15: 512a 3651161i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0375945
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3655904 n_nop=3646895 n_act=784 n_pre=768 n_req=2009 n_rd=7264 n_write=193 bw_util=0.004079
n_activity=39318 dram_eff=0.3793
bk0: 496a 3651482i bk1: 496a 3651337i bk2: 448a 3651614i bk3: 448a 3651141i bk4: 396a 3651336i bk5: 396a 3650775i bk6: 384a 3651263i bk7: 384a 3651326i bk8: 424a 3650945i bk9: 424a 3651011i bk10: 460a 3651204i bk11: 460a 3650826i bk12: 512a 3650880i bk13: 512a 3650607i bk14: 512a 3650549i bk15: 512a 3651013i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0387289
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3655904 n_nop=3646921 n_act=770 n_pre=754 n_req=2011 n_rd=7264 n_write=195 bw_util=0.004081
n_activity=39739 dram_eff=0.3754
bk0: 496a 3650609i bk1: 496a 3650922i bk2: 448a 3651267i bk3: 448a 3650989i bk4: 396a 3651751i bk5: 396a 3651270i bk6: 384a 3651333i bk7: 384a 3651652i bk8: 424a 3651378i bk9: 424a 3651316i bk10: 460a 3650818i bk11: 460a 3651422i bk12: 512a 3650616i bk13: 512a 3650676i bk14: 512a 3650714i bk15: 512a 3650590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0390325
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3655904 n_nop=3646853 n_act=802 n_pre=786 n_req=2009 n_rd=7272 n_write=191 bw_util=0.004083
n_activity=39992 dram_eff=0.3732
bk0: 496a 3651406i bk1: 496a 3651770i bk2: 448a 3651129i bk3: 448a 3651376i bk4: 396a 3651431i bk5: 396a 3651274i bk6: 384a 3651956i bk7: 384a 3651496i bk8: 424a 3651054i bk9: 424a 3651381i bk10: 460a 3651787i bk11: 460a 3651887i bk12: 512a 3651692i bk13: 512a 3651022i bk14: 516a 3651192i bk15: 516a 3651240i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0353907
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3655904 n_nop=3646851 n_act=801 n_pre=785 n_req=2013 n_rd=7272 n_write=195 bw_util=0.004085
n_activity=39568 dram_eff=0.3774
bk0: 496a 3650828i bk1: 496a 3651068i bk2: 448a 3650989i bk3: 448a 3651147i bk4: 396a 3651367i bk5: 396a 3651230i bk6: 384a 3651319i bk7: 384a 3651760i bk8: 424a 3651094i bk9: 424a 3650862i bk10: 460a 3650686i bk11: 460a 3651888i bk12: 512a 3650701i bk13: 512a 3650778i bk14: 516a 3650355i bk15: 516a 3650370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0366664
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3655904 n_nop=3646848 n_act=801 n_pre=785 n_req=2016 n_rd=7272 n_write=198 bw_util=0.004087
n_activity=40712 dram_eff=0.367
bk0: 496a 3650991i bk1: 496a 3651191i bk2: 448a 3651214i bk3: 448a 3651078i bk4: 396a 3652255i bk5: 396a 3651736i bk6: 384a 3651570i bk7: 384a 3651549i bk8: 424a 3651561i bk9: 424a 3651145i bk10: 460a 3651145i bk11: 460a 3651241i bk12: 512a 3650932i bk13: 512a 3651163i bk14: 516a 3650757i bk15: 516a 3650872i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0369266
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3655904 n_nop=3646920 n_act=776 n_pre=760 n_req=2006 n_rd=7256 n_write=192 bw_util=0.004075
n_activity=40052 dram_eff=0.3719
bk0: 492a 3651004i bk1: 492a 3651543i bk2: 448a 3651480i bk3: 448a 3651210i bk4: 396a 3651214i bk5: 396a 3651710i bk6: 384a 3651342i bk7: 384a 3651605i bk8: 424a 3651395i bk9: 424a 3651550i bk10: 460a 3651301i bk11: 460a 3651365i bk12: 512a 3651115i bk13: 512a 3650755i bk14: 512a 3650903i bk15: 512a 3650469i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0414226
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3655904 n_nop=3646838 n_act=812 n_pre=796 n_req=2013 n_rd=7260 n_write=198 bw_util=0.00408
n_activity=39931 dram_eff=0.3735
bk0: 492a 3651532i bk1: 492a 3651449i bk2: 448a 3651509i bk3: 448a 3651792i bk4: 396a 3651718i bk5: 396a 3651483i bk6: 384a 3651557i bk7: 384a 3651361i bk8: 424a 3651282i bk9: 424a 3651382i bk10: 460a 3651671i bk11: 460a 3651239i bk12: 516a 3651162i bk13: 512a 3651078i bk14: 512a 3650939i bk15: 512a 3650769i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0371807
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3655904 n_nop=3646881 n_act=794 n_pre=778 n_req=2003 n_rd=7264 n_write=187 bw_util=0.004076
n_activity=39317 dram_eff=0.379
bk0: 492a 3650953i bk1: 492a 3651049i bk2: 448a 3651470i bk3: 448a 3651099i bk4: 396a 3651416i bk5: 396a 3652184i bk6: 384a 3651534i bk7: 384a 3651849i bk8: 428a 3651898i bk9: 428a 3651554i bk10: 460a 3651624i bk11: 460a 3651485i bk12: 512a 3650976i bk13: 512a 3650811i bk14: 512a 3650925i bk15: 512a 3650515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0396397
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3655904 n_nop=3646897 n_act=786 n_pre=770 n_req=2009 n_rd=7256 n_write=195 bw_util=0.004076
n_activity=40734 dram_eff=0.3658
bk0: 492a 3651141i bk1: 492a 3650701i bk2: 448a 3651167i bk3: 448a 3650777i bk4: 392a 3651246i bk5: 392a 3651155i bk6: 384a 3651341i bk7: 384a 3651695i bk8: 428a 3651065i bk9: 428a 3651386i bk10: 460a 3651247i bk11: 460a 3651430i bk12: 512a 3650900i bk13: 512a 3651473i bk14: 512a 3651168i bk15: 512a 3650916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0387393

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53254, Miss = 908, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[2]: Access = 52286, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[3]: Access = 52538, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 52616, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 52835, Miss = 908, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 52985, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 52528, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 52760, Miss = 909, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[9]: Access = 52722, Miss = 909, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 52671, Miss = 909, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[11]: Access = 52786, Miss = 909, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[12]: Access = 53061, Miss = 909, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 52814, Miss = 909, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 52526, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 53124, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 60528, Miss = 908, Miss_rate = 0.015, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 52920, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 53942, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[19]: Access = 53387, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[20]: Access = 53316, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[21]: Access = 53088, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 1172309
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0170
L2_total_cache_pending_hits = 3293
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 856553
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3090
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292425
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 877556
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 294557
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2568235
icnt_total_pkts_simt_to_mem=1466993
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 49.1277
	minimum = 6
	maximum = 581
Network latency average = 28.145
	minimum = 6
	maximum = 416
Slowest packet = 2337724
Flit latency average = 32.911
	minimum = 6
	maximum = 415
Slowest flit = 4024865
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0507165
	minimum = 0.0373832 (at node 11)
	maximum = 0.233645 (at node 44)
Accepted packet rate average = 0.0507165
	minimum = 0.0373832 (at node 11)
	maximum = 0.233645 (at node 44)
Injected flit rate average = 0.0760748
	minimum = 0.0581516 (at node 11)
	maximum = 0.258567 (at node 44)
Accepted flit rate average= 0.0760748
	minimum = 0.0539979 (at node 11)
	maximum = 0.442368 (at node 44)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 40.666 (16 samples)
	minimum = 6 (16 samples)
	maximum = 406.75 (16 samples)
Network latency average = 24.1087 (16 samples)
	minimum = 6 (16 samples)
	maximum = 291 (16 samples)
Flit latency average = 25.1623 (16 samples)
	minimum = 6 (16 samples)
	maximum = 290.5 (16 samples)
Fragmentation average = 0.00971212 (16 samples)
	minimum = 0 (16 samples)
	maximum = 104 (16 samples)
Injected packet rate average = 0.0418042 (16 samples)
	minimum = 0.0312329 (16 samples)
	maximum = 0.120621 (16 samples)
Accepted packet rate average = 0.0418042 (16 samples)
	minimum = 0.0312329 (16 samples)
	maximum = 0.120621 (16 samples)
Injected flit rate average = 0.0678502 (16 samples)
	minimum = 0.0407742 (16 samples)
	maximum = 0.16248 (16 samples)
Accepted flit rate average = 0.0678502 (16 samples)
	minimum = 0.0492122 (16 samples)
	maximum = 0.232907 (16 samples)
Injected packet size average = 1.62305 (16 samples)
Accepted packet size average = 1.62305 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 3 min, 13 sec (3793 sec)
gpgpu_simulation_rate = 7062 (inst/sec)
gpgpu_simulation_rate = 1466 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 25 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 26 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 17 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 17: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 17 
gpu_sim_cycle = 5325
gpu_sim_insn = 1288129
gpu_ipc =     241.9022
gpu_tot_sim_cycle = 5793869
gpu_tot_sim_insn = 28076635
gpu_tot_ipc =       4.8459
gpu_tot_issued_cta = 2176
max_total_param_size = 0
gpu_stall_dramfull = 974961
gpu_stall_icnt2sh    = 2896401
partiton_reqs_in_parallel = 117150
partiton_reqs_in_parallel_total    = 42340443
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.3280
partiton_reqs_in_parallel_util = 117150
partiton_reqs_in_parallel_util_total    = 42340443
gpu_sim_cycle_parition_util = 5325
gpu_tot_sim_cycle_parition_util    = 1967118
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.5254
partiton_replys_in_parallel = 8771
partiton_replys_in_parallel_total    = 1172309
L2_BW  =     156.1222 GB/Sec
L2_BW_total  =      19.3217 GB/Sec
gpu_total_sim_rate=7365

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1257423
	L1I_total_cache_misses = 4672
	L1I_total_cache_miss_rate = 0.0037
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 210944
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0085
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 209152
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1252751
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4672
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 210944
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1257423
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2258, 1902, 2088, 1918, 2207, 2075, 2120, 2170, 2063, 2259, 2305, 2222, 1796, 2245, 2124, 2448, 1701, 1407, 1324, 1208, 1710, 1075, 1139, 1216, 1371, 1434, 1325, 1122, 1508, 1269, 1515, 1458, 1483, 1451, 1580, 1184, 1476, 1421, 1306, 1693, 1405, 1507, 1215, 955, 1423, 1202, 1236, 1265, 1454, 1292, 1085, 1525, 1165, 1018, 1190, 1438, 1158, 1273, 1394, 1128, 1622, 1150, 1193, 1391, 
gpgpu_n_tot_thrd_icount = 75388192
gpgpu_n_tot_w_icount = 2355881
gpgpu_n_stall_shd_mem = 3885022
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 885604
gpgpu_n_mem_write_global = 295280
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2412122
gpgpu_n_store_insn = 581334
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6750208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3848214
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 31922
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4740259	W0_Idle:13002953	W0_Scoreboard:58280830	W1:521286	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:663552
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7084832 {8:885604,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11815264 {40:295227,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52002624 {40:685829,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362240 {8:295280,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1121 
maxdqlatency = 0 
maxmflatency = 434849 
averagemflatency = 792 
max_icnt2mem_latency = 434596 
max_icnt2sh_latency = 5792838 
mrq_lat_table:16024 	242 	416 	1261 	671 	687 	769 	909 	810 	313 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	847466 	299705 	5576 	4930 	3163 	2482 	5352 	5257 	5818 	586 	420 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	154484 	34879 	404772 	258613 	121092 	159918 	17725 	2831 	4201 	2605 	2510 	5289 	5197 	5800 	586 	420 	157 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	176094 	235131 	443237 	30798 	372 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	72 	890 	40436 	253865 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2047 	114 	66 	66 	20 	33 	58 	99 	168 	67 	24 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12        13        22        16        16        16        16         9        10        19         6        12        22        11        14 
dram[1]:        12        13        14        16        16        16        16        16         8        11        12        12        14        18        10        12 
dram[2]:        14        12        14        12        16        15        17        16         9        12         8        12        15        11        16        14 
dram[3]:        18        12        10        14        16        16        16        18        11        10        10        16         9        12        14        22 
dram[4]:        11        13        20        11        16        16        17        16         7         8        12         8        12        16        12        11 
dram[5]:        10        10        10        10        16        16        17        16         9         7        14        12        13        14        12        13 
dram[6]:        12        14         9        15        16        16        16        16         8         9        12        12        12        14         8         8 
dram[7]:        12        18        10        10        16        16        16        16        11         7        14        12        14        11        15        14 
dram[8]:        12         6        12        12        16        16        16        16        11         7        15         8        12        16        13        10 
dram[9]:        14        10        10        10        16        16        16        16        14        12         8         9         9        10        18        10 
dram[10]:        14        16        10        16        16        16        17        16        10         8         9        21        12        12        10        12 
maximum service time to same row:
dram[0]:    318740    209812    239806    196651    273938    242800    487653    205790    329928    188234    137229    218593    127220    176655    147279    407020 
dram[1]:    209785    412165    127967    125610    321688    156300    187288    111149    210560    248515    225077    316770    548153    469413    256986    325511 
dram[2]:    522317    204224    584293    287407    304352    325639    183500    486283    174588    236124    296025    337064    414282    194588    181805     87709 
dram[3]:    377629    332392    221135    138149    167109    123090    179737    377509    160756    275230    216210    257408    193920    197769    127533    156213 
dram[4]:    187032    194490    160125    264747    124642    174535    200579    101595    275855    303125    209265    220299    201169    530531    309052    151760 
dram[5]:    299378    116679    379246    193751    272865    565169    176591    223669    436044    345766    246994    327458    184460    398687    292154    275558 
dram[6]:    375924    317241    246638    129200     72944    194941    148217    201679    232648    182053    158315    365848    595386    179749    310030    211214 
dram[7]:    469523    512410    145595    285770    345406    262775    414195    325223    215058    194741    216794    319663    229705    132013    212257    218559 
dram[8]:    253302    193504    196574    280480    461038    341270     96664    293821    339574    370520    203113    211019    239439    132856    158953    139489 
dram[9]:    283682    235315    258253    233183    221426    216747    226397    382707    296456    268292    213167    187787    210174    357089    210025    204789 
dram[10]:    186920    271997    174250    284930    351865    307611    424628    306713    298759    218273    255859    293668    183878    161640    140663    188710 
average row accesses per activate:
dram[0]:  2.660377  2.937500  2.931818  3.282051  2.512195  2.833333  2.461539  2.181818  2.109091  2.416667  2.046875  1.898551  2.636364  2.938776  2.440678  2.215385 
dram[1]:  2.857143  2.877551  2.866667  3.282051  3.090909  2.684211  2.086957  2.526316  2.320000  2.250000  2.145161  2.298246  3.106383  2.703704  2.400000  2.788461 
dram[2]:  2.857143  2.692308  3.250000  2.909091  3.000000  2.428571  2.425000  3.096774  2.052632  2.230769  2.315789  2.258621  2.636364  2.571429  2.416667  2.526316 
dram[3]:  2.820000  3.086957  3.200000  2.612245  2.684211  2.452381  2.400000  2.648649  2.437500  2.697675  2.258621  2.471698  2.400000  2.843137  2.500000  2.526316 
dram[4]:  2.563636  3.065217  2.612245  3.282051  2.833333  2.372093  3.031250  2.594594  2.166667  2.148148  2.046875  2.200000  2.618182  2.482759  2.416667  2.416667 
dram[5]:  3.181818  2.545455  2.931818  2.509804  2.318182  2.684211  2.621622  2.526316  2.320000  2.468085  2.161290  2.254237  2.338710  2.500000  2.685185  2.500000 
dram[6]:  2.916667  3.684211  2.723404  2.549020  2.615385  2.266667  2.181818  2.133333  2.269231  2.294118  2.375000  2.444444  2.607143  2.561404  2.589286  2.338710 
dram[7]:  2.957447  2.622642  2.560000  3.047619  3.000000  2.756757  2.400000  2.526316  2.853658  2.340000  2.298246  2.471698  2.250000  2.571429  2.589286  2.534483 
dram[8]:  2.916667  2.438596  2.560000  2.509804  2.550000  2.550000  2.400000  2.526316  2.367347  2.720930  2.163934  1.770270  2.745455  2.543860  3.085106  2.338710 
dram[9]:  2.836735  2.278688  2.782609  2.723404  2.318182  2.615385  2.181818  2.285714  2.600000  2.360000  2.112903  2.339286  2.571429  2.880000  3.063830  2.571429 
dram[10]:  3.159091  2.592592  2.632653  2.666667  2.631579  2.702703  2.108696  2.594594  2.510638  2.313725  2.237288  2.161290  2.618182  3.000000  2.654546  2.571429 
average row locality = 22108/8705 = 2.539690
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        17        17        16         4         3         0         0        10        10        17        17        17        16        16        16 
dram[1]:        16        17        17        16         3         3         0         0        10        11        18        16        18        18        16        17 
dram[2]:        16        16        18        16         3         3         1         0        11        10        17        16        17        16        17        16 
dram[3]:        17        18        16        16         3         4         0         2        11        10        16        16        16        17        17        16 
dram[4]:        17        17        16        16         3         3         1         0        11        10        16        17        16        16        16        16 
dram[5]:        16        16        17        16         3         3         1         0        10        10        19        18        17        17        16        16 
dram[6]:        16        16        16        18         3         3         0         0        12        11        18        17        18        18        16        16 
dram[7]:        16        16        16        16         3         3         0         0        11        11        16        16        16        16        17        19 
dram[8]:        17        16        16        16         3         3         0         0        10        11        17        16        22        17        17        17 
dram[9]:        16        16        16        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[10]:        16        17        17        16         2         2         1         0        11        11        17        19        16        16        18        16 
total reads: 2132
min_bank_accesses = 0!
chip skew: 198/187 = 1.06
average mf latency per bank:
dram[0]:      33844     39520     37418     32459     71400     64308     59660     58671     48655     53452     49606     47309     29185     28053     33825     26707
dram[1]:      34759     34442     32204     34213     69784     80022     51588     50329     49872     50000     55626     47999     27013     30819     32502     30792
dram[2]:      31889     32945     38554     36403     66442     68353     52723     53597     43267     49878     44501     47273     27413     22934     31331     28943
dram[3]:      31356     31957     34592     32514     66808     66569     57577     63546     49285     46158     45530     52239     23954     35404     30582     32398
dram[4]:      34554     34581     30978     34347     62526     68317     55147     59762     49265     47308     44244     46592     32337     30098     33414     36615
dram[5]:      33794     30996     38716     34453     71941     73211     49612     59837     44831     53712     64721     43363     27219     28847     28592     33507
dram[6]:      30888     34350     38958     36338     64416     60283     58582     52678     49175     43697     53212     47317     31389     32897     34934     35482
dram[7]:      31209     32551     42521     36960     65272     61805     58623     59705     46520     51035     43102     45487     31237     31905     36800     25232
dram[8]:      33267     34695     37535     31904     60618     66760     52462     51386     47465     50832     45579     55632     41058     23949     24555     29093
dram[9]:      30053     32089     42068     44077     67303     72248     54015     54782     46244     47011     51768     41880     28622     30889     26084     30890
dram[10]:      33223     30289     40574     38622     70686     63636     53189     67594     50364     47628     48416     47994     33958     27631     34145     31722
maximum mf latency per bank:
dram[0]:     247275    424416    213428    155936    424431    236850    429630    322565    224840    424422    257682    252481    223820    247280    427037    208102
dram[1]:     335538    427035    155937    179310    427032    424434    174231    174118    424431    434849    427050    380142    424430    416616    427048    424428
dram[2]:     434849    429632    424434    379735    427024    384906    195179    429636     58930    427031    421815    416629    239242    158986    243963    189680
dram[3]:     427037    429639    111678     67304    262806    319977    327757    429636    301780    247269    231890    421816     98805    419217    241401    252475
dram[4]:     247263    429633     61099    421828    124746    424445    215692    215677    429651    171390    168926    257693    255094    367109    415843    427044
dram[5]:     421043    221164    432259    332917    390107    427047     61990    306966    203007    424432    432234    231906    228952    400263    244023    427039
dram[6]:     427038    427034    421821    184651    197428    197436    215678    291407    421840     60929    359303    421816    419218    252495    408060    432247
dram[7]:     427049    427048    429642    432246    427023    265408    429626    427014    226846    226833    252482    257693    421840    421824    429649    122329
dram[8]:     257597    247291    421822    104387    150731    390093    288799    312178    226846    429628    252482    424417    249835    239224    202699    244006
dram[9]:     273132    343351    432249    424430    197507    427030    215702    382328    224795    148527    429650     90805    356685    367108    241425    181884
dram[10]:     273168    335538    364112    424442    424418    390093    432245    429654    429641    224840    406198    359302    424432    353762    317359    427035
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3665790 n_nop=3656736 n_act=809 n_pre=793 n_req=2007 n_rd=7260 n_write=192 bw_util=0.004066
n_activity=40612 dram_eff=0.367
bk0: 500a 3661649i bk1: 496a 3661631i bk2: 448a 3661259i bk3: 448a 3661335i bk4: 396a 3661709i bk5: 396a 3661629i bk6: 384a 3661553i bk7: 384a 3661690i bk8: 424a 3661264i bk9: 424a 3661380i bk10: 456a 3661769i bk11: 456a 3661577i bk12: 512a 3661561i bk13: 512a 3661132i bk14: 512a 3661447i bk15: 512a 3660938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0287174
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3665790 n_nop=3656804 n_act=771 n_pre=755 n_req=2012 n_rd=7264 n_write=196 bw_util=0.00407
n_activity=39887 dram_eff=0.3741
bk0: 496a 3660966i bk1: 496a 3660935i bk2: 448a 3661424i bk3: 448a 3661415i bk4: 396a 3661597i bk5: 396a 3661411i bk6: 384a 3661334i bk7: 384a 3661576i bk8: 424a 3660874i bk9: 424a 3660641i bk10: 460a 3660955i bk11: 460a 3660834i bk12: 512a 3661254i bk13: 512a 3660885i bk14: 512a 3660663i bk15: 512a 3661047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0374931
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3665790 n_nop=3656781 n_act=784 n_pre=768 n_req=2009 n_rd=7264 n_write=193 bw_util=0.004068
n_activity=39318 dram_eff=0.3793
bk0: 496a 3661368i bk1: 496a 3661223i bk2: 448a 3661500i bk3: 448a 3661027i bk4: 396a 3661222i bk5: 396a 3660661i bk6: 384a 3661149i bk7: 384a 3661212i bk8: 424a 3660831i bk9: 424a 3660897i bk10: 460a 3661090i bk11: 460a 3660712i bk12: 512a 3660766i bk13: 512a 3660493i bk14: 512a 3660435i bk15: 512a 3660899i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0386244
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3665790 n_nop=3656807 n_act=770 n_pre=754 n_req=2011 n_rd=7264 n_write=195 bw_util=0.00407
n_activity=39739 dram_eff=0.3754
bk0: 496a 3660495i bk1: 496a 3660808i bk2: 448a 3661153i bk3: 448a 3660875i bk4: 396a 3661637i bk5: 396a 3661156i bk6: 384a 3661219i bk7: 384a 3661538i bk8: 424a 3661264i bk9: 424a 3661202i bk10: 460a 3660704i bk11: 460a 3661308i bk12: 512a 3660502i bk13: 512a 3660562i bk14: 512a 3660600i bk15: 512a 3660476i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0389272
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3665790 n_nop=3656739 n_act=802 n_pre=786 n_req=2009 n_rd=7272 n_write=191 bw_util=0.004072
n_activity=39992 dram_eff=0.3732
bk0: 496a 3661292i bk1: 496a 3661656i bk2: 448a 3661015i bk3: 448a 3661262i bk4: 396a 3661317i bk5: 396a 3661160i bk6: 384a 3661842i bk7: 384a 3661382i bk8: 424a 3660940i bk9: 424a 3661267i bk10: 460a 3661673i bk11: 460a 3661773i bk12: 512a 3661578i bk13: 512a 3660908i bk14: 516a 3661078i bk15: 516a 3661126i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0352953
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3665790 n_nop=3656737 n_act=801 n_pre=785 n_req=2013 n_rd=7272 n_write=195 bw_util=0.004074
n_activity=39568 dram_eff=0.3774
bk0: 496a 3660714i bk1: 496a 3660954i bk2: 448a 3660875i bk3: 448a 3661033i bk4: 396a 3661253i bk5: 396a 3661116i bk6: 384a 3661205i bk7: 384a 3661646i bk8: 424a 3660980i bk9: 424a 3660748i bk10: 460a 3660572i bk11: 460a 3661774i bk12: 512a 3660587i bk13: 512a 3660664i bk14: 516a 3660241i bk15: 516a 3660256i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0365676
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3665790 n_nop=3656734 n_act=801 n_pre=785 n_req=2016 n_rd=7272 n_write=198 bw_util=0.004076
n_activity=40712 dram_eff=0.367
bk0: 496a 3660877i bk1: 496a 3661077i bk2: 448a 3661100i bk3: 448a 3660964i bk4: 396a 3662141i bk5: 396a 3661622i bk6: 384a 3661456i bk7: 384a 3661435i bk8: 424a 3661447i bk9: 424a 3661031i bk10: 460a 3661031i bk11: 460a 3661127i bk12: 512a 3660818i bk13: 512a 3661049i bk14: 516a 3660643i bk15: 516a 3660758i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.036827
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3665790 n_nop=3656806 n_act=776 n_pre=760 n_req=2006 n_rd=7256 n_write=192 bw_util=0.004064
n_activity=40052 dram_eff=0.3719
bk0: 492a 3660890i bk1: 492a 3661429i bk2: 448a 3661366i bk3: 448a 3661096i bk4: 396a 3661100i bk5: 396a 3661596i bk6: 384a 3661228i bk7: 384a 3661491i bk8: 424a 3661281i bk9: 424a 3661436i bk10: 460a 3661187i bk11: 460a 3661251i bk12: 512a 3661001i bk13: 512a 3660641i bk14: 512a 3660789i bk15: 512a 3660355i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0413109
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3665790 n_nop=3656724 n_act=812 n_pre=796 n_req=2013 n_rd=7260 n_write=198 bw_util=0.004069
n_activity=39931 dram_eff=0.3735
bk0: 492a 3661418i bk1: 492a 3661335i bk2: 448a 3661395i bk3: 448a 3661678i bk4: 396a 3661604i bk5: 396a 3661369i bk6: 384a 3661443i bk7: 384a 3661247i bk8: 424a 3661168i bk9: 424a 3661268i bk10: 460a 3661557i bk11: 460a 3661125i bk12: 516a 3661048i bk13: 512a 3660964i bk14: 512a 3660825i bk15: 512a 3660655i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0370804
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3665790 n_nop=3656767 n_act=794 n_pre=778 n_req=2003 n_rd=7264 n_write=187 bw_util=0.004065
n_activity=39317 dram_eff=0.379
bk0: 492a 3660839i bk1: 492a 3660935i bk2: 448a 3661356i bk3: 448a 3660985i bk4: 396a 3661302i bk5: 396a 3662070i bk6: 384a 3661420i bk7: 384a 3661735i bk8: 428a 3661784i bk9: 428a 3661440i bk10: 460a 3661510i bk11: 460a 3661371i bk12: 512a 3660862i bk13: 512a 3660697i bk14: 512a 3660811i bk15: 512a 3660401i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0395328
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3665790 n_nop=3656783 n_act=786 n_pre=770 n_req=2009 n_rd=7256 n_write=195 bw_util=0.004065
n_activity=40734 dram_eff=0.3658
bk0: 492a 3661027i bk1: 492a 3660587i bk2: 448a 3661053i bk3: 448a 3660663i bk4: 392a 3661132i bk5: 392a 3661041i bk6: 384a 3661227i bk7: 384a 3661581i bk8: 428a 3660951i bk9: 428a 3661272i bk10: 460a 3661133i bk11: 460a 3661316i bk12: 512a 3660786i bk13: 512a 3661359i bk14: 512a 3661054i bk15: 512a 3660802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0386348

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53639, Miss = 908, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 54039, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[2]: Access = 52674, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[3]: Access = 52948, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 53011, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 53217, Miss = 908, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 53374, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 52938, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 53147, Miss = 909, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[9]: Access = 53137, Miss = 909, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 53050, Miss = 909, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[11]: Access = 53180, Miss = 909, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[12]: Access = 53465, Miss = 909, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 53225, Miss = 909, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 52918, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 53520, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 60980, Miss = 908, Miss_rate = 0.015, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 53334, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 54332, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[19]: Access = 53797, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[20]: Access = 53678, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[21]: Access = 53477, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 1181080
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3293
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 864601
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3090
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293148
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 885604
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295280
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2585489
icnt_total_pkts_simt_to_mem=1476487
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.35965
	minimum = 6
	maximum = 30
Network latency average = 7.35281
	minimum = 6
	maximum = 29
Slowest packet = 2345330
Flit latency average = 6.92934
	minimum = 6
	maximum = 28
Slowest flit = 4036073
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0329489
	minimum = 0.0224455 (at node 26)
	maximum = 0.0424493 (at node 44)
Accepted packet rate average = 0.0329489
	minimum = 0.0224455 (at node 26)
	maximum = 0.0424493 (at node 44)
Injected flit rate average = 0.0502404
	minimum = 0.0242299 (at node 26)
	maximum = 0.0829264 (at node 44)
Accepted flit rate average= 0.0502404
	minimum = 0.0368144 (at node 48)
	maximum = 0.0810481 (at node 14)
Injected packet length average = 1.5248
Accepted packet length average = 1.5248
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 38.7068 (17 samples)
	minimum = 6 (17 samples)
	maximum = 384.588 (17 samples)
Network latency average = 23.1231 (17 samples)
	minimum = 6 (17 samples)
	maximum = 275.588 (17 samples)
Flit latency average = 24.0898 (17 samples)
	minimum = 6 (17 samples)
	maximum = 275.059 (17 samples)
Fragmentation average = 0.00914082 (17 samples)
	minimum = 0 (17 samples)
	maximum = 97.8824 (17 samples)
Injected packet rate average = 0.0412833 (17 samples)
	minimum = 0.030716 (17 samples)
	maximum = 0.116022 (17 samples)
Accepted packet rate average = 0.0412833 (17 samples)
	minimum = 0.030716 (17 samples)
	maximum = 0.116022 (17 samples)
Injected flit rate average = 0.0668144 (17 samples)
	minimum = 0.039801 (17 samples)
	maximum = 0.1578 (17 samples)
Accepted flit rate average = 0.0668144 (17 samples)
	minimum = 0.0484829 (17 samples)
	maximum = 0.223974 (17 samples)
Injected packet size average = 1.61843 (17 samples)
Accepted packet size average = 1.61843 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 3 min, 32 sec (3812 sec)
gpgpu_simulation_rate = 7365 (inst/sec)
gpgpu_simulation_rate = 1519 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 18: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 18 
gpu_sim_cycle = 1091
gpu_sim_insn = 1114172
gpu_ipc =    1021.2393
gpu_tot_sim_cycle = 6017110
gpu_tot_sim_insn = 29190807
gpu_tot_ipc =       4.8513
gpu_tot_issued_cta = 2304
max_total_param_size = 0
gpu_stall_dramfull = 974961
gpu_stall_icnt2sh    = 2896413
partiton_reqs_in_parallel = 24002
partiton_reqs_in_parallel_total    = 42457593
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       7.0601
partiton_reqs_in_parallel_util = 24002
partiton_reqs_in_parallel_util_total    = 42457593
gpu_sim_cycle_parition_util = 1091
gpu_tot_sim_cycle_parition_util    = 1972443
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.5256
partiton_replys_in_parallel = 2072
partiton_replys_in_parallel_total    = 1181080
L2_BW  =     180.0114 GB/Sec
L2_BW_total  =      18.6375 GB/Sec
gpu_total_sim_rate=7641

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1277933
	L1I_total_cache_misses = 4672
	L1I_total_cache_miss_rate = 0.0037
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 221184
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0081
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 219392
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1273261
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4672
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 221184
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1277933
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2300, 1944, 2130, 1960, 2249, 2117, 2162, 2212, 2105, 2301, 2347, 2264, 1838, 2287, 2166, 2490, 1722, 1428, 1345, 1229, 1731, 1096, 1160, 1237, 1392, 1455, 1346, 1143, 1529, 1290, 1536, 1479, 1504, 1472, 1601, 1205, 1497, 1442, 1327, 1714, 1426, 1528, 1236, 976, 1444, 1223, 1257, 1286, 1475, 1313, 1106, 1546, 1186, 1039, 1211, 1459, 1179, 1294, 1415, 1149, 1643, 1171, 1214, 1412, 
gpgpu_n_tot_thrd_icount = 76569952
gpgpu_n_tot_w_icount = 2392811
gpgpu_n_stall_shd_mem = 3885022
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 887652
gpgpu_n_mem_write_global = 295304
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2477658
gpgpu_n_store_insn = 581358
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7077888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3848214
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 31922
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4744580	W0_Idle:13006561	W0_Scoreboard:58292341	W1:521352	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:700416
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7101216 {8:887652,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816224 {40:295251,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52084544 {40:687877,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362432 {8:295304,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1121 
maxdqlatency = 0 
maxmflatency = 434849 
averagemflatency = 791 
max_icnt2mem_latency = 434596 
max_icnt2sh_latency = 6017109 
mrq_lat_table:16024 	242 	416 	1261 	671 	687 	769 	909 	810 	313 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	849538 	299705 	5576 	4930 	3163 	2482 	5352 	5257 	5818 	586 	420 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	156503 	34932 	404772 	258613 	121092 	159918 	17725 	2831 	4201 	2605 	2510 	5289 	5197 	5800 	586 	420 	157 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	177820 	235439 	443251 	30798 	372 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	72 	890 	40436 	253889 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2050 	114 	66 	66 	20 	33 	58 	99 	168 	67 	24 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12        13        22        16        16        16        16         9        10        19         6        12        22        11        14 
dram[1]:        12        13        14        16        16        16        16        16         8        11        12        12        14        18        10        12 
dram[2]:        14        12        14        12        16        15        17        16         9        12         8        12        15        11        16        14 
dram[3]:        18        12        10        14        16        16        16        18        11        10        10        16         9        12        14        22 
dram[4]:        11        13        20        11        16        16        17        16         7         8        12         8        12        16        12        11 
dram[5]:        10        10        10        10        16        16        17        16         9         7        14        12        13        14        12        13 
dram[6]:        12        14         9        15        16        16        16        16         8         9        12        12        12        14         8         8 
dram[7]:        12        18        10        10        16        16        16        16        11         7        14        12        14        11        15        14 
dram[8]:        12         6        12        12        16        16        16        16        11         7        15         8        12        16        13        10 
dram[9]:        14        10        10        10        16        16        16        16        14        12         8         9         9        10        18        10 
dram[10]:        14        16        10        16        16        16        17        16        10         8         9        21        12        12        10        12 
maximum service time to same row:
dram[0]:    318740    209812    239806    196651    273938    242800    487653    205790    329928    188234    137229    218593    127220    176655    147279    407020 
dram[1]:    209785    412165    127967    125610    321688    156300    187288    111149    210560    248515    225077    316770    548153    469413    256986    325511 
dram[2]:    522317    204224    584293    287407    304352    325639    183500    486283    174588    236124    296025    337064    414282    194588    181805     87709 
dram[3]:    377629    332392    221135    138149    167109    123090    179737    377509    160756    275230    216210    257408    193920    197769    127533    156213 
dram[4]:    187032    194490    160125    264747    124642    174535    200579    101595    275855    303125    209265    220299    201169    530531    309052    151760 
dram[5]:    299378    116679    379246    193751    272865    565169    176591    223669    436044    345766    246994    327458    184460    398687    292154    275558 
dram[6]:    375924    317241    246638    129200     72944    194941    148217    201679    232648    182053    158315    365848    595386    179749    310030    211214 
dram[7]:    469523    512410    145595    285770    345406    262775    414195    325223    215058    194741    216794    319663    229705    132013    212257    218559 
dram[8]:    253302    193504    196574    280480    461038    341270     96664    293821    339574    370520    203113    211019    239439    132856    158953    139489 
dram[9]:    283682    235315    258253    233183    221426    216747    226397    382707    296456    268292    213167    187787    210174    357089    210025    204789 
dram[10]:    186920    271997    174250    284930    351865    307611    424628    306713    298759    218273    255859    293668    183878    161640    140663    188710 
average row accesses per activate:
dram[0]:  2.660377  2.937500  2.931818  3.282051  2.512195  2.833333  2.461539  2.181818  2.109091  2.416667  2.046875  1.898551  2.636364  2.938776  2.440678  2.215385 
dram[1]:  2.857143  2.877551  2.866667  3.282051  3.090909  2.684211  2.086957  2.526316  2.320000  2.250000  2.145161  2.298246  3.106383  2.703704  2.400000  2.788461 
dram[2]:  2.857143  2.692308  3.250000  2.909091  3.000000  2.428571  2.425000  3.096774  2.052632  2.230769  2.315789  2.258621  2.636364  2.571429  2.416667  2.526316 
dram[3]:  2.820000  3.086957  3.200000  2.612245  2.684211  2.452381  2.400000  2.648649  2.437500  2.697675  2.258621  2.471698  2.400000  2.843137  2.500000  2.526316 
dram[4]:  2.563636  3.065217  2.612245  3.282051  2.833333  2.372093  3.031250  2.594594  2.166667  2.148148  2.046875  2.200000  2.618182  2.482759  2.416667  2.416667 
dram[5]:  3.181818  2.545455  2.931818  2.509804  2.318182  2.684211  2.621622  2.526316  2.320000  2.468085  2.161290  2.254237  2.338710  2.500000  2.685185  2.500000 
dram[6]:  2.916667  3.684211  2.723404  2.549020  2.615385  2.266667  2.181818  2.133333  2.269231  2.294118  2.375000  2.444444  2.607143  2.561404  2.589286  2.338710 
dram[7]:  2.957447  2.622642  2.560000  3.047619  3.000000  2.756757  2.400000  2.526316  2.853658  2.340000  2.298246  2.471698  2.250000  2.571429  2.589286  2.534483 
dram[8]:  2.916667  2.438596  2.560000  2.509804  2.550000  2.550000  2.400000  2.526316  2.367347  2.720930  2.163934  1.770270  2.745455  2.543860  3.085106  2.338710 
dram[9]:  2.836735  2.278688  2.782609  2.723404  2.318182  2.615385  2.181818  2.285714  2.600000  2.360000  2.112903  2.339286  2.571429  2.880000  3.063830  2.571429 
dram[10]:  3.159091  2.592592  2.632653  2.666667  2.631579  2.702703  2.108696  2.594594  2.510638  2.313725  2.237288  2.161290  2.618182  3.000000  2.654546  2.571429 
average row locality = 22108/8705 = 2.539690
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        17        17        16         4         3         0         0        10        10        17        17        17        16        16        16 
dram[1]:        16        17        17        16         3         3         0         0        10        11        18        16        18        18        16        17 
dram[2]:        16        16        18        16         3         3         1         0        11        10        17        16        17        16        17        16 
dram[3]:        17        18        16        16         3         4         0         2        11        10        16        16        16        17        17        16 
dram[4]:        17        17        16        16         3         3         1         0        11        10        16        17        16        16        16        16 
dram[5]:        16        16        17        16         3         3         1         0        10        10        19        18        17        17        16        16 
dram[6]:        16        16        16        18         3         3         0         0        12        11        18        17        18        18        16        16 
dram[7]:        16        16        16        16         3         3         0         0        11        11        16        16        16        16        17        19 
dram[8]:        17        16        16        16         3         3         0         0        10        11        17        16        22        17        17        17 
dram[9]:        16        16        16        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[10]:        16        17        17        16         2         2         1         0        11        11        17        19        16        16        18        16 
total reads: 2132
min_bank_accesses = 0!
chip skew: 198/187 = 1.06
average mf latency per bank:
dram[0]:      33844     39520     37418     32459     71405     64313     59749     58760     48682     53479     49606     47309     29185     28053     33825     26707
dram[1]:      34759     34442     32204     34213     69789     80027     51676     50418     49900     50027     55626     47999     27013     30819     32502     30792
dram[2]:      31889     32945     38554     36403     66447     68358     52809     53684     43295     49907     44501     47273     27413     22934     31331     28943
dram[3]:      31356     31957     34593     32515     66814     66574     57665     63632     49312     46186     45530     52239     23954     35404     30582     32398
dram[4]:      34554     34581     30978     34347     62531     68322     55235     59850     49292     47335     44245     46592     32337     30098     33414     36615
dram[5]:      33794     30996     38716     34453     71946     73216     49700     59926     44858     53740     64722     43364     27219     28847     28592     33507
dram[6]:      30888     34350     38958     36338     64427     60294     58673     52769     49202     43724     53212     47317     31389     32897     34934     35482
dram[7]:      31209     32551     42521     36960     65282     61816     58712     59793     46547     51062     43102     45487     31237     31905     36800     25232
dram[8]:      33267     34695     37535     31905     60628     66770     52551     51475     47493     50859     45579     55632     41063     23949     24555     29093
dram[9]:      30053     32089     42068     44077     67315     72258     54103     54870     46267     47035     51768     41880     28622     30889     26084     30890
dram[10]:      33223     30289     40574     38622     70698     63648     53276     67682     50386     47650     48416     47994     33958     27631     34145     31722
maximum mf latency per bank:
dram[0]:     247275    424416    213428    155936    424431    236850    429630    322565    224840    424422    257682    252481    223820    247280    427037    208102
dram[1]:     335538    427035    155937    179310    427032    424434    174231    174118    424431    434849    427050    380142    424430    416616    427048    424428
dram[2]:     434849    429632    424434    379735    427024    384906    195179    429636     58930    427031    421815    416629    239242    158986    243963    189680
dram[3]:     427037    429639    111678     67304    262806    319977    327757    429636    301780    247269    231890    421816     98805    419217    241401    252475
dram[4]:     247263    429633     61099    421828    124746    424445    215692    215677    429651    171390    168926    257693    255094    367109    415843    427044
dram[5]:     421043    221164    432259    332917    390107    427047     61990    306966    203007    424432    432234    231906    228952    400263    244023    427039
dram[6]:     427038    427034    421821    184651    197428    197436    215678    291407    421840     60929    359303    421816    419218    252495    408060    432247
dram[7]:     427049    427048    429642    432246    427023    265408    429626    427014    226846    226833    252482    257693    421840    421824    429649    122329
dram[8]:     257597    247291    421822    104387    150731    390093    288799    312178    226846    429628    252482    424417    249835    239224    202699    244006
dram[9]:     273132    343351    432249    424430    197507    427030    215702    382328    224795    148527    429650     90805    356685    367108    241425    181884
dram[10]:     273168    335538    364112    424442    424418    390093    432245    429654    429641    224840    406198    359302    424432    353762    317359    427035
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3667814 n_nop=3658760 n_act=809 n_pre=793 n_req=2007 n_rd=7260 n_write=192 bw_util=0.004063
n_activity=40612 dram_eff=0.367
bk0: 500a 3663673i bk1: 496a 3663655i bk2: 448a 3663283i bk3: 448a 3663359i bk4: 396a 3663733i bk5: 396a 3663653i bk6: 384a 3663577i bk7: 384a 3663714i bk8: 424a 3663288i bk9: 424a 3663404i bk10: 456a 3663793i bk11: 456a 3663601i bk12: 512a 3663585i bk13: 512a 3663156i bk14: 512a 3663471i bk15: 512a 3662962i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0287016
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3667814 n_nop=3658828 n_act=771 n_pre=755 n_req=2012 n_rd=7264 n_write=196 bw_util=0.004068
n_activity=39887 dram_eff=0.3741
bk0: 496a 3662990i bk1: 496a 3662959i bk2: 448a 3663448i bk3: 448a 3663439i bk4: 396a 3663621i bk5: 396a 3663435i bk6: 384a 3663358i bk7: 384a 3663600i bk8: 424a 3662898i bk9: 424a 3662665i bk10: 460a 3662979i bk11: 460a 3662858i bk12: 512a 3663278i bk13: 512a 3662909i bk14: 512a 3662687i bk15: 512a 3663071i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0374725
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3667814 n_nop=3658805 n_act=784 n_pre=768 n_req=2009 n_rd=7264 n_write=193 bw_util=0.004066
n_activity=39318 dram_eff=0.3793
bk0: 496a 3663392i bk1: 496a 3663247i bk2: 448a 3663524i bk3: 448a 3663051i bk4: 396a 3663246i bk5: 396a 3662685i bk6: 384a 3663173i bk7: 384a 3663236i bk8: 424a 3662855i bk9: 424a 3662921i bk10: 460a 3663114i bk11: 460a 3662736i bk12: 512a 3662790i bk13: 512a 3662517i bk14: 512a 3662459i bk15: 512a 3662923i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0386031
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3667814 n_nop=3658831 n_act=770 n_pre=754 n_req=2011 n_rd=7264 n_write=195 bw_util=0.004067
n_activity=39739 dram_eff=0.3754
bk0: 496a 3662519i bk1: 496a 3662832i bk2: 448a 3663177i bk3: 448a 3662899i bk4: 396a 3663661i bk5: 396a 3663180i bk6: 384a 3663243i bk7: 384a 3663562i bk8: 424a 3663288i bk9: 424a 3663226i bk10: 460a 3662728i bk11: 460a 3663332i bk12: 512a 3662526i bk13: 512a 3662586i bk14: 512a 3662624i bk15: 512a 3662500i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0389057
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3667814 n_nop=3658763 n_act=802 n_pre=786 n_req=2009 n_rd=7272 n_write=191 bw_util=0.004069
n_activity=39992 dram_eff=0.3732
bk0: 496a 3663316i bk1: 496a 3663680i bk2: 448a 3663039i bk3: 448a 3663286i bk4: 396a 3663341i bk5: 396a 3663184i bk6: 384a 3663866i bk7: 384a 3663406i bk8: 424a 3662964i bk9: 424a 3663291i bk10: 460a 3663697i bk11: 460a 3663797i bk12: 512a 3663602i bk13: 512a 3662932i bk14: 516a 3663102i bk15: 516a 3663150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0352758
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3667814 n_nop=3658761 n_act=801 n_pre=785 n_req=2013 n_rd=7272 n_write=195 bw_util=0.004072
n_activity=39568 dram_eff=0.3774
bk0: 496a 3662738i bk1: 496a 3662978i bk2: 448a 3662899i bk3: 448a 3663057i bk4: 396a 3663277i bk5: 396a 3663140i bk6: 384a 3663229i bk7: 384a 3663670i bk8: 424a 3663004i bk9: 424a 3662772i bk10: 460a 3662596i bk11: 460a 3663798i bk12: 512a 3662611i bk13: 512a 3662688i bk14: 516a 3662265i bk15: 516a 3662280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0365474
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3667814 n_nop=3658758 n_act=801 n_pre=785 n_req=2016 n_rd=7272 n_write=198 bw_util=0.004073
n_activity=40712 dram_eff=0.367
bk0: 496a 3662901i bk1: 496a 3663101i bk2: 448a 3663124i bk3: 448a 3662988i bk4: 396a 3664165i bk5: 396a 3663646i bk6: 384a 3663480i bk7: 384a 3663459i bk8: 424a 3663471i bk9: 424a 3663055i bk10: 460a 3663055i bk11: 460a 3663151i bk12: 512a 3662842i bk13: 512a 3663073i bk14: 516a 3662667i bk15: 516a 3662782i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0368067
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3667814 n_nop=3658830 n_act=776 n_pre=760 n_req=2006 n_rd=7256 n_write=192 bw_util=0.004061
n_activity=40052 dram_eff=0.3719
bk0: 492a 3662914i bk1: 492a 3663453i bk2: 448a 3663390i bk3: 448a 3663120i bk4: 396a 3663124i bk5: 396a 3663620i bk6: 384a 3663252i bk7: 384a 3663515i bk8: 424a 3663305i bk9: 424a 3663460i bk10: 460a 3663211i bk11: 460a 3663275i bk12: 512a 3663025i bk13: 512a 3662665i bk14: 512a 3662813i bk15: 512a 3662379i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0412881
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3667814 n_nop=3658748 n_act=812 n_pre=796 n_req=2013 n_rd=7260 n_write=198 bw_util=0.004067
n_activity=39931 dram_eff=0.3735
bk0: 492a 3663442i bk1: 492a 3663359i bk2: 448a 3663419i bk3: 448a 3663702i bk4: 396a 3663628i bk5: 396a 3663393i bk6: 384a 3663467i bk7: 384a 3663271i bk8: 424a 3663192i bk9: 424a 3663292i bk10: 460a 3663581i bk11: 460a 3663149i bk12: 516a 3663072i bk13: 512a 3662988i bk14: 512a 3662849i bk15: 512a 3662679i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0370599
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3667814 n_nop=3658791 n_act=794 n_pre=778 n_req=2003 n_rd=7264 n_write=187 bw_util=0.004063
n_activity=39317 dram_eff=0.379
bk0: 492a 3662863i bk1: 492a 3662959i bk2: 448a 3663380i bk3: 448a 3663009i bk4: 396a 3663326i bk5: 396a 3664094i bk6: 384a 3663444i bk7: 384a 3663759i bk8: 428a 3663808i bk9: 428a 3663464i bk10: 460a 3663534i bk11: 460a 3663395i bk12: 512a 3662886i bk13: 512a 3662721i bk14: 512a 3662835i bk15: 512a 3662425i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.039511
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3667814 n_nop=3658807 n_act=786 n_pre=770 n_req=2009 n_rd=7256 n_write=195 bw_util=0.004063
n_activity=40734 dram_eff=0.3658
bk0: 492a 3663051i bk1: 492a 3662611i bk2: 448a 3663077i bk3: 448a 3662687i bk4: 392a 3663156i bk5: 392a 3663065i bk6: 384a 3663251i bk7: 384a 3663605i bk8: 428a 3662975i bk9: 428a 3663296i bk10: 460a 3663157i bk11: 460a 3663340i bk12: 512a 3662810i bk13: 512a 3663383i bk14: 512a 3663078i bk15: 512a 3662826i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0386135

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53731, Miss = 908, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 54132, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[2]: Access = 52767, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[3]: Access = 53040, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 53104, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 53310, Miss = 908, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 53467, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 53032, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 53240, Miss = 909, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[9]: Access = 53229, Miss = 909, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 53143, Miss = 909, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[11]: Access = 53273, Miss = 909, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[12]: Access = 53562, Miss = 909, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 53322, Miss = 909, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 53014, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 53616, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 61082, Miss = 908, Miss_rate = 0.015, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 53431, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 54426, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[19]: Access = 53890, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[20]: Access = 53771, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[21]: Access = 53570, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 1183152
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3293
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 866649
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3090
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293172
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 887652
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295304
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2589609
icnt_total_pkts_simt_to_mem=1478583
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.44281
	minimum = 6
	maximum = 33
Network latency average = 8.29175
	minimum = 6
	maximum = 33
Slowest packet = 2365187
Flit latency average = 8.07593
	minimum = 6
	maximum = 32
Slowest flit = 4066368
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0380183
	minimum = 0.0293578 (at node 4)
	maximum = 0.046789 (at node 44)
Accepted packet rate average = 0.0380183
	minimum = 0.0293578 (at node 4)
	maximum = 0.046789 (at node 44)
Injected flit rate average = 0.0570275
	minimum = 0.0293578 (at node 4)
	maximum = 0.0908257 (at node 44)
Accepted flit rate average= 0.0570275
	minimum = 0.0422018 (at node 28)
	maximum = 0.0752294 (at node 6)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.0255 (18 samples)
	minimum = 6 (18 samples)
	maximum = 365.056 (18 samples)
Network latency average = 22.2991 (18 samples)
	minimum = 6 (18 samples)
	maximum = 262.111 (18 samples)
Flit latency average = 23.2001 (18 samples)
	minimum = 6 (18 samples)
	maximum = 261.556 (18 samples)
Fragmentation average = 0.008633 (18 samples)
	minimum = 0 (18 samples)
	maximum = 92.4444 (18 samples)
Injected packet rate average = 0.041102 (18 samples)
	minimum = 0.0306405 (18 samples)
	maximum = 0.112176 (18 samples)
Accepted packet rate average = 0.041102 (18 samples)
	minimum = 0.0306405 (18 samples)
	maximum = 0.112176 (18 samples)
Injected flit rate average = 0.0662707 (18 samples)
	minimum = 0.0392209 (18 samples)
	maximum = 0.154079 (18 samples)
Accepted flit rate average = 0.0662707 (18 samples)
	minimum = 0.048134 (18 samples)
	maximum = 0.21571 (18 samples)
Injected packet size average = 1.61235 (18 samples)
Accepted packet size average = 1.61235 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 3 min, 40 sec (3820 sec)
gpgpu_simulation_rate = 7641 (inst/sec)
gpgpu_simulation_rate = 1575 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401519 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S2_S1_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 19 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 20 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 15 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 19 '_Z6KernelP4NodePiPbS2_S2_S1_i'
Destroy streams for kernel 19: size 0
kernel_name = _Z6KernelP4NodePiPbS2_S2_S1_i 
kernel_launch_uid = 19 
gpu_sim_cycle = 2227
gpu_sim_insn = 1245371
gpu_ipc =     559.2147
gpu_tot_sim_cycle = 6246559
gpu_tot_sim_insn = 30436178
gpu_tot_ipc =       4.8725
gpu_tot_issued_cta = 2432
max_total_param_size = 0
gpu_stall_dramfull = 974961
gpu_stall_icnt2sh    = 2896413
partiton_reqs_in_parallel = 48994
partiton_reqs_in_parallel_total    = 42481595
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.8086
partiton_reqs_in_parallel_util = 48994
partiton_reqs_in_parallel_util_total    = 42481595
gpu_sim_cycle_parition_util = 2227
gpu_tot_sim_cycle_parition_util    = 1973534
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.5262
partiton_replys_in_parallel = 2080
partiton_replys_in_parallel_total    = 1183152
L2_BW  =      88.5275 GB/Sec
L2_BW_total  =      17.9845 GB/Sec
gpu_total_sim_rate=7948

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1300565
	L1I_total_cache_misses = 4672
	L1I_total_cache_miss_rate = 0.0036
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 235520
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0076
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 233728
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1295893
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4672
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 235520
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1300565
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2346, 1990, 2176, 2006, 2295, 2163, 2208, 2258, 2151, 2347, 2393, 2310, 1884, 2333, 2212, 2536, 1745, 1451, 1368, 1252, 1754, 1119, 1183, 1260, 1415, 1478, 1369, 1166, 1552, 1313, 1559, 1502, 1527, 1495, 1624, 1228, 1520, 1465, 1350, 1737, 1449, 1551, 1259, 999, 1467, 1246, 1280, 1309, 1498, 1336, 1129, 1569, 1209, 1062, 1234, 1482, 1202, 1317, 1438, 1172, 1666, 1194, 1237, 1435, 
gpgpu_n_tot_thrd_icount = 77887232
gpgpu_n_tot_w_icount = 2433976
gpgpu_n_stall_shd_mem = 3885022
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 889726
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2543220
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7536640
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3848214
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 31922
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4750627	W0_Idle:13013601	W0_Scoreboard:58305703	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:741376
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7117808 {8:889726,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52167504 {40:689951,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1121 
maxdqlatency = 0 
maxmflatency = 434849 
averagemflatency = 790 
max_icnt2mem_latency = 434596 
max_icnt2sh_latency = 6245498 
mrq_lat_table:16024 	242 	416 	1261 	671 	687 	769 	909 	810 	313 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	851618 	299705 	5576 	4930 	3163 	2482 	5352 	5257 	5818 	586 	420 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	158556 	34949 	404772 	258613 	121102 	159918 	17725 	2831 	4201 	2605 	2510 	5289 	5197 	5800 	586 	420 	157 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	179805 	235528 	443251 	30798 	372 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	72 	890 	40436 	253895 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2055 	114 	66 	66 	20 	33 	58 	99 	168 	67 	24 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12        13        22        16        16        16        16         9        10        19         6        12        22        11        14 
dram[1]:        12        13        14        16        16        16        16        16         8        11        12        12        14        18        10        12 
dram[2]:        14        12        14        12        16        15        17        16         9        12         8        12        15        11        16        14 
dram[3]:        18        12        10        14        16        16        16        18        11        10        10        16         9        12        14        22 
dram[4]:        11        13        20        11        16        16        17        16         7         8        12         8        12        16        12        11 
dram[5]:        10        10        10        10        16        16        17        16         9         7        14        12        13        14        12        13 
dram[6]:        12        14         9        15        16        16        16        16         8         9        12        12        12        14         8         8 
dram[7]:        12        18        10        10        16        16        16        16        11         7        14        12        14        11        15        14 
dram[8]:        12         6        12        12        16        16        16        16        11         7        15         8        12        16        13        10 
dram[9]:        14        10        10        10        16        16        16        16        14        12         8         9         9        10        18        10 
dram[10]:        14        16        10        16        16        16        17        16        10         8         9        21        12        12        10        12 
maximum service time to same row:
dram[0]:    318740    209812    239806    196651    273938    242800    487653    205790    329928    188234    137229    218593    127220    176655    147279    407020 
dram[1]:    209785    412165    127967    125610    321688    156300    187288    111149    210560    248515    225077    316770    548153    469413    256986    325511 
dram[2]:    522317    204224    584293    287407    304352    325639    183500    486283    174588    236124    296025    337064    414282    194588    181805     87709 
dram[3]:    377629    332392    221135    138149    167109    123090    179737    377509    160756    275230    216210    257408    193920    197769    127533    156213 
dram[4]:    187032    194490    160125    264747    124642    174535    200579    101595    275855    303125    209265    220299    201169    530531    309052    151760 
dram[5]:    299378    116679    379246    193751    272865    565169    176591    223669    436044    345766    246994    327458    184460    398687    292154    275558 
dram[6]:    375924    317241    246638    129200     72944    194941    148217    201679    232648    182053    158315    365848    595386    179749    310030    211214 
dram[7]:    469523    512410    145595    285770    345406    262775    414195    325223    215058    194741    216794    319663    229705    132013    212257    218559 
dram[8]:    253302    193504    196574    280480    461038    341270     96664    293821    339574    370520    203113    211019    239439    132856    158953    139489 
dram[9]:    283682    235315    258253    233183    221426    216747    226397    382707    296456    268292    213167    187787    210174    357089    210025    204789 
dram[10]:    186920    271997    174250    284930    351865    307611    424628    306713    298759    218273    255859    293668    183878    161640    140663    188710 
average row accesses per activate:
dram[0]:  2.660377  2.937500  2.931818  3.282051  2.512195  2.833333  2.461539  2.181818  2.109091  2.416667  2.046875  1.898551  2.636364  2.938776  2.440678  2.215385 
dram[1]:  2.857143  2.877551  2.866667  3.282051  3.090909  2.684211  2.086957  2.526316  2.320000  2.250000  2.145161  2.298246  3.106383  2.703704  2.400000  2.788461 
dram[2]:  2.857143  2.692308  3.250000  2.909091  3.000000  2.428571  2.425000  3.096774  2.052632  2.230769  2.315789  2.258621  2.636364  2.571429  2.416667  2.526316 
dram[3]:  2.820000  3.086957  3.200000  2.612245  2.684211  2.452381  2.400000  2.648649  2.437500  2.697675  2.258621  2.471698  2.400000  2.843137  2.500000  2.526316 
dram[4]:  2.563636  3.065217  2.612245  3.282051  2.833333  2.372093  3.031250  2.594594  2.166667  2.148148  2.046875  2.200000  2.618182  2.482759  2.416667  2.416667 
dram[5]:  3.181818  2.545455  2.931818  2.509804  2.318182  2.684211  2.621622  2.526316  2.320000  2.468085  2.161290  2.254237  2.338710  2.500000  2.685185  2.500000 
dram[6]:  2.916667  3.684211  2.723404  2.549020  2.615385  2.266667  2.181818  2.133333  2.269231  2.294118  2.375000  2.444444  2.607143  2.561404  2.589286  2.338710 
dram[7]:  2.957447  2.622642  2.560000  3.047619  3.000000  2.756757  2.400000  2.526316  2.853658  2.340000  2.298246  2.471698  2.250000  2.571429  2.589286  2.534483 
dram[8]:  2.916667  2.438596  2.560000  2.509804  2.550000  2.550000  2.400000  2.526316  2.367347  2.720930  2.163934  1.770270  2.745455  2.543860  3.085106  2.338710 
dram[9]:  2.836735  2.278688  2.782609  2.723404  2.318182  2.615385  2.181818  2.285714  2.600000  2.360000  2.112903  2.339286  2.571429  2.880000  3.063830  2.571429 
dram[10]:  3.159091  2.592592  2.632653  2.666667  2.631579  2.702703  2.108696  2.594594  2.510638  2.313725  2.237288  2.161290  2.618182  3.000000  2.654546  2.571429 
average row locality = 22108/8705 = 2.539690
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        17        17        16         4         3         0         0        10        10        17        17        17        16        16        16 
dram[1]:        16        17        17        16         3         3         0         0        10        11        18        16        18        18        16        17 
dram[2]:        16        16        18        16         3         3         1         0        11        10        17        16        17        16        17        16 
dram[3]:        17        18        16        16         3         4         0         2        11        10        16        16        16        17        17        16 
dram[4]:        17        17        16        16         3         3         1         0        11        10        16        17        16        16        16        16 
dram[5]:        16        16        17        16         3         3         1         0        10        10        19        18        17        17        16        16 
dram[6]:        16        16        16        18         3         3         0         0        12        11        18        17        18        18        16        16 
dram[7]:        16        16        16        16         3         3         0         0        11        11        16        16        16        16        17        19 
dram[8]:        17        16        16        16         3         3         0         0        10        11        17        16        22        17        17        17 
dram[9]:        16        16        16        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[10]:        16        17        17        16         2         2         1         0        11        11        17        19        16        16        18        16 
total reads: 2132
min_bank_accesses = 0!
chip skew: 198/187 = 1.06
average mf latency per bank:
dram[0]:      33844     39520     37450     32492     71481     64390     59749     58760     48682     53479     49606     47310     29185     28053     33825     26707
dram[1]:      34759     34442     32236     34246     69866     80104     51676     50418     49900     50027     55626     47999     27013     30819     32502     30792
dram[2]:      31889     32947     38587     36438     66524     68436     52809     53684     43295     49907     44501     47273     27413     22934     31331     28946
dram[3]:      31359     31957     34631     32553     66891     66650     57667     63632     49312     46186     45530     52240     23954     35404     30582     32398
dram[4]:      34554     34581     31015     34386     62609     68399     55235     59850     49293     47335     44246     46594     32337     30098     33414     36615
dram[5]:      33794     30996     38756     34490     72023     73293     49700     59926     44858     53740     64722     43364     27219     28847     28592     33507
dram[6]:      30891     34350     38996     36374     64498     60366     58673     52769     49202     43724     53212     47317     31389     32897     34934     35482
dram[7]:      31209     32551     42558     36997     65355     61888     58712     59793     46547     51062     43102     45488     31237     31906     36800     25232
dram[8]:      33267     34695     37572     31943     60700     66842     52551     51475     47493     50859     45579     55632     41063     23949     24555     29095
dram[9]:      30053     32089     42105     44114     67388     72330     54103     54870     46267     47035     51768     41880     28622     30889     26084     30890
dram[10]:      33223     30289     40611     38659     70772     63723     53276     67682     50386     47653     48416     47994     33958     27631     34145     31722
maximum mf latency per bank:
dram[0]:     247275    424416    213428    155936    424431    236850    429630    322565    224840    424422    257682    252481    223820    247280    427037    208102
dram[1]:     335538    427035    155937    179310    427032    424434    174231    174118    424431    434849    427050    380142    424430    416616    427048    424428
dram[2]:     434849    429632    424434    379735    427024    384906    195179    429636     58930    427031    421815    416629    239242    158986    243963    189680
dram[3]:     427037    429639    111678     67304    262806    319977    327757    429636    301780    247269    231890    421816     98805    419217    241401    252475
dram[4]:     247263    429633     61099    421828    124746    424445    215692    215677    429651    171390    168926    257693    255094    367109    415843    427044
dram[5]:     421043    221164    432259    332917    390107    427047     61990    306966    203007    424432    432234    231906    228952    400263    244023    427039
dram[6]:     427038    427034    421821    184651    197428    197436    215678    291407    421840     60929    359303    421816    419218    252495    408060    432247
dram[7]:     427049    427048    429642    432246    427023    265408    429626    427014    226846    226833    252482    257693    421840    421824    429649    122329
dram[8]:     257597    247291    421822    104387    150731    390093    288799    312178    226846    429628    252482    424417    249835    239224    202699    244006
dram[9]:     273132    343351    432249    424430    197507    427030    215702    382328    224795    148527    429650     90805    356685    367108    241425    181884
dram[10]:     273168    335538    364112    424442    424418    390093    432245    429654    429641    224840    406198    359302    424432    353762    317359    427035
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3671948 n_nop=3662894 n_act=809 n_pre=793 n_req=2007 n_rd=7260 n_write=192 bw_util=0.004059
n_activity=40612 dram_eff=0.367
bk0: 500a 3667807i bk1: 496a 3667789i bk2: 448a 3667417i bk3: 448a 3667493i bk4: 396a 3667867i bk5: 396a 3667787i bk6: 384a 3667711i bk7: 384a 3667848i bk8: 424a 3667422i bk9: 424a 3667538i bk10: 456a 3667927i bk11: 456a 3667735i bk12: 512a 3667719i bk13: 512a 3667290i bk14: 512a 3667605i bk15: 512a 3667096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0286693
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3671948 n_nop=3662962 n_act=771 n_pre=755 n_req=2012 n_rd=7264 n_write=196 bw_util=0.004063
n_activity=39887 dram_eff=0.3741
bk0: 496a 3667124i bk1: 496a 3667093i bk2: 448a 3667582i bk3: 448a 3667573i bk4: 396a 3667755i bk5: 396a 3667569i bk6: 384a 3667492i bk7: 384a 3667734i bk8: 424a 3667032i bk9: 424a 3666799i bk10: 460a 3667113i bk11: 460a 3666992i bk12: 512a 3667412i bk13: 512a 3667043i bk14: 512a 3666821i bk15: 512a 3667205i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0374303
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3671948 n_nop=3662939 n_act=784 n_pre=768 n_req=2009 n_rd=7264 n_write=193 bw_util=0.004062
n_activity=39318 dram_eff=0.3793
bk0: 496a 3667526i bk1: 496a 3667381i bk2: 448a 3667658i bk3: 448a 3667185i bk4: 396a 3667380i bk5: 396a 3666819i bk6: 384a 3667307i bk7: 384a 3667370i bk8: 424a 3666989i bk9: 424a 3667055i bk10: 460a 3667248i bk11: 460a 3666870i bk12: 512a 3666924i bk13: 512a 3666651i bk14: 512a 3666593i bk15: 512a 3667057i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0385596
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3671948 n_nop=3662965 n_act=770 n_pre=754 n_req=2011 n_rd=7264 n_write=195 bw_util=0.004063
n_activity=39739 dram_eff=0.3754
bk0: 496a 3666653i bk1: 496a 3666966i bk2: 448a 3667311i bk3: 448a 3667033i bk4: 396a 3667795i bk5: 396a 3667314i bk6: 384a 3667377i bk7: 384a 3667696i bk8: 424a 3667422i bk9: 424a 3667360i bk10: 460a 3666862i bk11: 460a 3667466i bk12: 512a 3666660i bk13: 512a 3666720i bk14: 512a 3666758i bk15: 512a 3666634i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0388619
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3671948 n_nop=3662897 n_act=802 n_pre=786 n_req=2009 n_rd=7272 n_write=191 bw_util=0.004065
n_activity=39992 dram_eff=0.3732
bk0: 496a 3667450i bk1: 496a 3667814i bk2: 448a 3667173i bk3: 448a 3667420i bk4: 396a 3667475i bk5: 396a 3667318i bk6: 384a 3668000i bk7: 384a 3667540i bk8: 424a 3667098i bk9: 424a 3667425i bk10: 460a 3667831i bk11: 460a 3667931i bk12: 512a 3667736i bk13: 512a 3667066i bk14: 516a 3667236i bk15: 516a 3667284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0352361
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3671948 n_nop=3662895 n_act=801 n_pre=785 n_req=2013 n_rd=7272 n_write=195 bw_util=0.004067
n_activity=39568 dram_eff=0.3774
bk0: 496a 3666872i bk1: 496a 3667112i bk2: 448a 3667033i bk3: 448a 3667191i bk4: 396a 3667411i bk5: 396a 3667274i bk6: 384a 3667363i bk7: 384a 3667804i bk8: 424a 3667138i bk9: 424a 3666906i bk10: 460a 3666730i bk11: 460a 3667932i bk12: 512a 3666745i bk13: 512a 3666822i bk14: 516a 3666399i bk15: 516a 3666414i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0365062
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3671948 n_nop=3662892 n_act=801 n_pre=785 n_req=2016 n_rd=7272 n_write=198 bw_util=0.004069
n_activity=40712 dram_eff=0.367
bk0: 496a 3667035i bk1: 496a 3667235i bk2: 448a 3667258i bk3: 448a 3667122i bk4: 396a 3668299i bk5: 396a 3667780i bk6: 384a 3667614i bk7: 384a 3667593i bk8: 424a 3667605i bk9: 424a 3667189i bk10: 460a 3667189i bk11: 460a 3667285i bk12: 512a 3666976i bk13: 512a 3667207i bk14: 516a 3666801i bk15: 516a 3666916i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0367652
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3671948 n_nop=3662964 n_act=776 n_pre=760 n_req=2006 n_rd=7256 n_write=192 bw_util=0.004057
n_activity=40052 dram_eff=0.3719
bk0: 492a 3667048i bk1: 492a 3667587i bk2: 448a 3667524i bk3: 448a 3667254i bk4: 396a 3667258i bk5: 396a 3667754i bk6: 384a 3667386i bk7: 384a 3667649i bk8: 424a 3667439i bk9: 424a 3667594i bk10: 460a 3667345i bk11: 460a 3667409i bk12: 512a 3667159i bk13: 512a 3666799i bk14: 512a 3666947i bk15: 512a 3666513i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0412416
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3671948 n_nop=3662882 n_act=812 n_pre=796 n_req=2013 n_rd=7260 n_write=198 bw_util=0.004062
n_activity=39931 dram_eff=0.3735
bk0: 492a 3667576i bk1: 492a 3667493i bk2: 448a 3667553i bk3: 448a 3667836i bk4: 396a 3667762i bk5: 396a 3667527i bk6: 384a 3667601i bk7: 384a 3667405i bk8: 424a 3667326i bk9: 424a 3667426i bk10: 460a 3667715i bk11: 460a 3667283i bk12: 516a 3667206i bk13: 512a 3667122i bk14: 512a 3666983i bk15: 512a 3666813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0370182
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3671948 n_nop=3662925 n_act=794 n_pre=778 n_req=2003 n_rd=7264 n_write=187 bw_util=0.004058
n_activity=39317 dram_eff=0.379
bk0: 492a 3666997i bk1: 492a 3667093i bk2: 448a 3667514i bk3: 448a 3667143i bk4: 396a 3667460i bk5: 396a 3668228i bk6: 384a 3667578i bk7: 384a 3667893i bk8: 428a 3667942i bk9: 428a 3667598i bk10: 460a 3667668i bk11: 460a 3667529i bk12: 512a 3667020i bk13: 512a 3666855i bk14: 512a 3666969i bk15: 512a 3666559i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0394665
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3671948 n_nop=3662941 n_act=786 n_pre=770 n_req=2009 n_rd=7256 n_write=195 bw_util=0.004058
n_activity=40734 dram_eff=0.3658
bk0: 492a 3667185i bk1: 492a 3666745i bk2: 448a 3667211i bk3: 448a 3666821i bk4: 392a 3667290i bk5: 392a 3667199i bk6: 384a 3667385i bk7: 384a 3667739i bk8: 428a 3667109i bk9: 428a 3667430i bk10: 460a 3667291i bk11: 460a 3667474i bk12: 512a 3666944i bk13: 512a 3667517i bk14: 512a 3667212i bk15: 512a 3666960i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.03857

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53823, Miss = 908, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 54225, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[2]: Access = 52859, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[3]: Access = 53132, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 53196, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 53407, Miss = 908, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 53567, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 53130, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 53338, Miss = 909, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[9]: Access = 53328, Miss = 909, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 53241, Miss = 909, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[11]: Access = 53369, Miss = 909, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[12]: Access = 53657, Miss = 909, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 53414, Miss = 909, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 53106, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 53710, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 61174, Miss = 908, Miss_rate = 0.015, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 53526, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 54519, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[19]: Access = 53982, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[20]: Access = 53864, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[21]: Access = 53665, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 1185232
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0169
L2_total_cache_pending_hits = 3293
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 868723
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3090
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293178
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 889726
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2593763
icnt_total_pkts_simt_to_mem=1480669
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.61683
	minimum = 6
	maximum = 26
Network latency average = 7.60913
	minimum = 6
	maximum = 20
Slowest packet = 2369353
Flit latency average = 7.24535
	minimum = 6
	maximum = 19
Slowest flit = 4072687
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0186882
	minimum = 0.0143756 (at node 5)
	maximum = 0.0224618 (at node 34)
Accepted packet rate average = 0.0186882
	minimum = 0.0143756 (at node 5)
	maximum = 0.0224618 (at node 34)
Injected flit rate average = 0.0280323
	minimum = 0.0143756 (at node 5)
	maximum = 0.044699 (at node 34)
Accepted flit rate average= 0.0280323
	minimum = 0.0206649 (at node 28)
	maximum = 0.0429021 (at node 1)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 35.4776 (19 samples)
	minimum = 6 (19 samples)
	maximum = 347.211 (19 samples)
Network latency average = 21.526 (19 samples)
	minimum = 6 (19 samples)
	maximum = 249.368 (19 samples)
Flit latency average = 22.3604 (19 samples)
	minimum = 6 (19 samples)
	maximum = 248.789 (19 samples)
Fragmentation average = 0.00817863 (19 samples)
	minimum = 0 (19 samples)
	maximum = 87.5789 (19 samples)
Injected packet rate average = 0.0399223 (19 samples)
	minimum = 0.0297845 (19 samples)
	maximum = 0.107454 (19 samples)
Accepted packet rate average = 0.0399223 (19 samples)
	minimum = 0.0297845 (19 samples)
	maximum = 0.107454 (19 samples)
Injected flit rate average = 0.0642581 (19 samples)
	minimum = 0.0379132 (19 samples)
	maximum = 0.148323 (19 samples)
Accepted flit rate average = 0.0642581 (19 samples)
	minimum = 0.0466882 (19 samples)
	maximum = 0.206615 (19 samples)
Injected packet size average = 1.60958 (19 samples)
Accepted packet size average = 1.60958 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 3 min, 49 sec (3829 sec)
gpgpu_simulation_rate = 7948 (inst/sec)
gpgpu_simulation_rate = 1631 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x401649 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z7Kernel2PbS_S_S_i' to stream 0, gridDim= (128,1,1) blockDim = (512,1,1) 
GPGPU-Sim uArch: Shader 14 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: CTA/core = 4, limited by: threads
GPGPU-Sim uArch: Shader 15 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 16 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 17 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 18 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 19 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 20 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 21 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 22 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 23 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 24 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 25 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 26 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 27 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 0 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 2 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 3 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 4 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 5 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 6 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 7 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 8 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 9 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 10 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 11 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 12 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
GPGPU-Sim uArch: Shader 13 bind to kernel 20 '_Z7Kernel2PbS_S_S_i'
Destroy streams for kernel 20: size 0
kernel_name = _Z7Kernel2PbS_S_S_i 
kernel_launch_uid = 20 
gpu_sim_cycle = 962
gpu_sim_insn = 1114112
gpu_ipc =    1158.1206
gpu_tot_sim_cycle = 6469671
gpu_tot_sim_insn = 31550290
gpu_tot_ipc =       4.8766
gpu_tot_issued_cta = 2560
max_total_param_size = 0
gpu_stall_dramfull = 974961
gpu_stall_icnt2sh    = 2896413
partiton_reqs_in_parallel = 21164
partiton_reqs_in_parallel_total    = 42530589
partiton_level_parallism =      22.0000
partiton_level_parallism_total  =       6.5771
partiton_reqs_in_parallel_util = 21164
partiton_reqs_in_parallel_util_total    = 42530589
gpu_sim_cycle_parition_util = 962
gpu_tot_sim_cycle_parition_util    = 1975761
partiton_level_parallism_util =      22.0000
partiton_level_parallism_util_total  =      21.5264
partiton_replys_in_parallel = 2048
partiton_replys_in_parallel_total    = 1185232
L2_BW  =     201.7855 GB/Sec
L2_BW_total  =      17.3943 GB/Sec
gpu_total_sim_rate=8222

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1321045
	L1I_total_cache_misses = 4672
	L1I_total_cache_miss_rate = 0.0035
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 13692
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 245760
	L1C_total_cache_misses = 1792
	L1C_total_cache_miss_rate = 0.0073
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 4886
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 243968
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 1792
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 4886
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1316373
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 4672
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 13692
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 245760
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1321045
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 
distro:
2388, 2032, 2218, 2048, 2337, 2205, 2250, 2300, 2193, 2389, 2435, 2352, 1926, 2375, 2254, 2578, 1766, 1472, 1389, 1273, 1775, 1140, 1204, 1281, 1436, 1499, 1390, 1187, 1573, 1334, 1580, 1523, 1548, 1516, 1645, 1249, 1541, 1486, 1371, 1758, 1470, 1572, 1280, 1020, 1488, 1267, 1301, 1330, 1519, 1357, 1150, 1590, 1230, 1083, 1255, 1503, 1223, 1338, 1459, 1193, 1687, 1215, 1258, 1456, 
gpgpu_n_tot_thrd_icount = 79066880
gpgpu_n_tot_w_icount = 2470840
gpgpu_n_stall_shd_mem = 3885022
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 891774
gpgpu_n_mem_write_global = 295310
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 28
gpgpu_n_load_insn  = 2608756
gpgpu_n_store_insn = 581364
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 7864320
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 4886
gpgpu_stall_shd_mem[c_mem][bk_conf] = 4886
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3848214
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 31922
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:4754961	W0_Idle:13016713	W0_Scoreboard:58317163	W1:521557	W2:237046	W3:162816	W4:132961	W5:107156	W6:78654	W7:63479	W8:50420	W9:44203	W10:39947	W11:38054	W12:36101	W13:34229	W14:30566	W15:31150	W16:26267	W17:21202	W18:15695	W19:9081	W20:6427	W21:2967	W22:1617	W23:729	W24:207	W25:0	W26:69	W27:0	W28:0	W29:0	W30:0	W31:0	W32:778240
traffic_breakdown_coretomem[CONST_ACC_R] = 224 {8:28,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 7134192 {8:891774,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 11816464 {40:295257,72:16,136:37,}
traffic_breakdown_coretomem[INST_ACC_R] = 1344 {8:168,}
traffic_breakdown_memtocore[CONST_ACC_R] = 2016 {72:28,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 52249424 {40:691999,72:40624,136:159151,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2362480 {8:295310,}
traffic_breakdown_memtocore[INST_ACC_R] = 22848 {136:168,}
maxmrqlatency = 1121 
maxdqlatency = 0 
maxmflatency = 434849 
averagemflatency = 789 
max_icnt2mem_latency = 434596 
max_icnt2sh_latency = 6245498 
mrq_lat_table:16024 	242 	416 	1261 	671 	687 	769 	909 	810 	313 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	853666 	299705 	5576 	4930 	3163 	2482 	5352 	5257 	5818 	586 	420 	157 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	1 	160521 	35032 	404772 	258613 	121102 	159918 	17725 	2831 	4201 	2605 	2510 	5289 	5197 	5800 	586 	420 	157 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	181519 	235860 	443253 	30798 	372 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	1 	16 	72 	890 	40436 	253895 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2057 	114 	66 	66 	20 	33 	58 	99 	168 	67 	24 	10 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        12        12        13        22        16        16        16        16         9        10        19         6        12        22        11        14 
dram[1]:        12        13        14        16        16        16        16        16         8        11        12        12        14        18        10        12 
dram[2]:        14        12        14        12        16        15        17        16         9        12         8        12        15        11        16        14 
dram[3]:        18        12        10        14        16        16        16        18        11        10        10        16         9        12        14        22 
dram[4]:        11        13        20        11        16        16        17        16         7         8        12         8        12        16        12        11 
dram[5]:        10        10        10        10        16        16        17        16         9         7        14        12        13        14        12        13 
dram[6]:        12        14         9        15        16        16        16        16         8         9        12        12        12        14         8         8 
dram[7]:        12        18        10        10        16        16        16        16        11         7        14        12        14        11        15        14 
dram[8]:        12         6        12        12        16        16        16        16        11         7        15         8        12        16        13        10 
dram[9]:        14        10        10        10        16        16        16        16        14        12         8         9         9        10        18        10 
dram[10]:        14        16        10        16        16        16        17        16        10         8         9        21        12        12        10        12 
maximum service time to same row:
dram[0]:    318740    209812    239806    196651    273938    242800    487653    205790    329928    188234    137229    218593    127220    176655    147279    407020 
dram[1]:    209785    412165    127967    125610    321688    156300    187288    111149    210560    248515    225077    316770    548153    469413    256986    325511 
dram[2]:    522317    204224    584293    287407    304352    325639    183500    486283    174588    236124    296025    337064    414282    194588    181805     87709 
dram[3]:    377629    332392    221135    138149    167109    123090    179737    377509    160756    275230    216210    257408    193920    197769    127533    156213 
dram[4]:    187032    194490    160125    264747    124642    174535    200579    101595    275855    303125    209265    220299    201169    530531    309052    151760 
dram[5]:    299378    116679    379246    193751    272865    565169    176591    223669    436044    345766    246994    327458    184460    398687    292154    275558 
dram[6]:    375924    317241    246638    129200     72944    194941    148217    201679    232648    182053    158315    365848    595386    179749    310030    211214 
dram[7]:    469523    512410    145595    285770    345406    262775    414195    325223    215058    194741    216794    319663    229705    132013    212257    218559 
dram[8]:    253302    193504    196574    280480    461038    341270     96664    293821    339574    370520    203113    211019    239439    132856    158953    139489 
dram[9]:    283682    235315    258253    233183    221426    216747    226397    382707    296456    268292    213167    187787    210174    357089    210025    204789 
dram[10]:    186920    271997    174250    284930    351865    307611    424628    306713    298759    218273    255859    293668    183878    161640    140663    188710 
average row accesses per activate:
dram[0]:  2.660377  2.937500  2.931818  3.282051  2.512195  2.833333  2.461539  2.181818  2.109091  2.416667  2.046875  1.898551  2.636364  2.938776  2.440678  2.215385 
dram[1]:  2.857143  2.877551  2.866667  3.282051  3.090909  2.684211  2.086957  2.526316  2.320000  2.250000  2.145161  2.298246  3.106383  2.703704  2.400000  2.788461 
dram[2]:  2.857143  2.692308  3.250000  2.909091  3.000000  2.428571  2.425000  3.096774  2.052632  2.230769  2.315789  2.258621  2.636364  2.571429  2.416667  2.526316 
dram[3]:  2.820000  3.086957  3.200000  2.612245  2.684211  2.452381  2.400000  2.648649  2.437500  2.697675  2.258621  2.471698  2.400000  2.843137  2.500000  2.526316 
dram[4]:  2.563636  3.065217  2.612245  3.282051  2.833333  2.372093  3.031250  2.594594  2.166667  2.148148  2.046875  2.200000  2.618182  2.482759  2.416667  2.416667 
dram[5]:  3.181818  2.545455  2.931818  2.509804  2.318182  2.684211  2.621622  2.526316  2.320000  2.468085  2.161290  2.254237  2.338710  2.500000  2.685185  2.500000 
dram[6]:  2.916667  3.684211  2.723404  2.549020  2.615385  2.266667  2.181818  2.133333  2.269231  2.294118  2.375000  2.444444  2.607143  2.561404  2.589286  2.338710 
dram[7]:  2.957447  2.622642  2.560000  3.047619  3.000000  2.756757  2.400000  2.526316  2.853658  2.340000  2.298246  2.471698  2.250000  2.571429  2.589286  2.534483 
dram[8]:  2.916667  2.438596  2.560000  2.509804  2.550000  2.550000  2.400000  2.526316  2.367347  2.720930  2.163934  1.770270  2.745455  2.543860  3.085106  2.338710 
dram[9]:  2.836735  2.278688  2.782609  2.723404  2.318182  2.615385  2.181818  2.285714  2.600000  2.360000  2.112903  2.339286  2.571429  2.880000  3.063830  2.571429 
dram[10]:  3.159091  2.592592  2.632653  2.666667  2.631579  2.702703  2.108696  2.594594  2.510638  2.313725  2.237288  2.161290  2.618182  3.000000  2.654546  2.571429 
average row locality = 22108/8705 = 2.539690
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       125       124       112       112        99        99        96        96       106       106       114       114       128       128       128       128 
dram[1]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[2]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[3]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[4]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[5]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[6]:       124       124       112       112        99        99        96        96       106       106       115       115       128       128       129       129 
dram[7]:       123       123       112       112        99        99        96        96       106       106       115       115       128       128       128       128 
dram[8]:       123       123       112       112        99        99        96        96       106       106       115       115       129       128       128       128 
dram[9]:       123       123       112       112        99        99        96        96       107       107       115       115       128       128       128       128 
dram[10]:       123       123       112       112        98        98        96        96       107       107       115       115       128       128       128       128 
total reads: 19976
bank skew: 129/96 = 1.34
chip skew: 1818/1814 = 1.00
number of total write accesses:
dram[0]:        16        17        17        16         4         3         0         0        10        10        17        17        17        16        16        16 
dram[1]:        16        17        17        16         3         3         0         0        10        11        18        16        18        18        16        17 
dram[2]:        16        16        18        16         3         3         1         0        11        10        17        16        17        16        17        16 
dram[3]:        17        18        16        16         3         4         0         2        11        10        16        16        16        17        17        16 
dram[4]:        17        17        16        16         3         3         1         0        11        10        16        17        16        16        16        16 
dram[5]:        16        16        17        16         3         3         1         0        10        10        19        18        17        17        16        16 
dram[6]:        16        16        16        18         3         3         0         0        12        11        18        17        18        18        16        16 
dram[7]:        16        16        16        16         3         3         0         0        11        11        16        16        16        16        17        19 
dram[8]:        17        16        16        16         3         3         0         0        10        11        17        16        22        17        17        17 
dram[9]:        16        16        16        16         3         3         0         0        10        11        16        16        16        16        16        16 
dram[10]:        16        17        17        16         2         2         1         0        11        11        17        19        16        16        18        16 
total reads: 2132
min_bank_accesses = 0!
chip skew: 198/187 = 1.06
average mf latency per bank:
dram[0]:      33844     39520     37450     32492     71486     64395     59837     58848     48710     53507     49606     47310     29185     28053     33825     26707
dram[1]:      34759     34442     32236     34246     69871     80109     51766     50507     49927     50054     55626     47999     27013     30819     32502     30792
dram[2]:      31889     32947     38587     36438     66530     68441     52898     53773     43322     49934     44501     47273     27413     22934     31331     28946
dram[3]:      31359     31957     34631     32553     66896     66655     57756     63719     49339     46213     45530     52240     23954     35404     30582     32398
dram[4]:      34554     34581     31015     34386     62614     68404     55323     59937     49320     47362     44246     46594     32337     30098     33414     36615
dram[5]:      33794     30996     38756     34490     72028     73298     49787     60014     44885     53767     64722     43364     27219     28847     28592     33507
dram[6]:      30891     34350     38996     36374     64509     60376     58762     52857     49229     43751     53212     47317     31389     32897     34934     35482
dram[7]:      31209     32551     42558     36997     65365     61898     58801     59882     46574     51089     43102     45488     31237     31906     36800     25232
dram[8]:      33267     34695     37572     31943     60710     66852     52639     51563     47520     50886     45579     55632     41063     23949     24555     29095
dram[9]:      30053     32089     42105     44114     67398     72341     54192     54957     46290     47057     51768     41880     28622     30889     26084     30890
dram[10]:      33223     30289     40611     38659     70783     63733     53363     67770     50408     47676     48416     47994     33958     27631     34145     31722
maximum mf latency per bank:
dram[0]:     247275    424416    213428    155936    424431    236850    429630    322565    224840    424422    257682    252481    223820    247280    427037    208102
dram[1]:     335538    427035    155937    179310    427032    424434    174231    174118    424431    434849    427050    380142    424430    416616    427048    424428
dram[2]:     434849    429632    424434    379735    427024    384906    195179    429636     58930    427031    421815    416629    239242    158986    243963    189680
dram[3]:     427037    429639    111678     67304    262806    319977    327757    429636    301780    247269    231890    421816     98805    419217    241401    252475
dram[4]:     247263    429633     61099    421828    124746    424445    215692    215677    429651    171390    168926    257693    255094    367109    415843    427044
dram[5]:     421043    221164    432259    332917    390107    427047     61990    306966    203007    424432    432234    231906    228952    400263    244023    427039
dram[6]:     427038    427034    421821    184651    197428    197436    215678    291407    421840     60929    359303    421816    419218    252495    408060    432247
dram[7]:     427049    427048    429642    432246    427023    265408    429626    427014    226846    226833    252482    257693    421840    421824    429649    122329
dram[8]:     257597    247291    421822    104387    150731    390093    288799    312178    226846    429628    252482    424417    249835    239224    202699    244006
dram[9]:     273132    343351    432249    424430    197507    427030    215702    382328    224795    148527    429650     90805    356685    367108    241425    181884
dram[10]:     273168    335538    364112    424442    424418    390093    432245    429654    429641    224840    406198    359302    424432    353762    317359    427035
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3673733 n_nop=3664679 n_act=809 n_pre=793 n_req=2007 n_rd=7260 n_write=192 bw_util=0.004057
n_activity=40612 dram_eff=0.367
bk0: 500a 3669592i bk1: 496a 3669574i bk2: 448a 3669202i bk3: 448a 3669278i bk4: 396a 3669652i bk5: 396a 3669572i bk6: 384a 3669496i bk7: 384a 3669633i bk8: 424a 3669207i bk9: 424a 3669323i bk10: 456a 3669712i bk11: 456a 3669520i bk12: 512a 3669504i bk13: 512a 3669075i bk14: 512a 3669390i bk15: 512a 3668881i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0286553
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3673733 n_nop=3664747 n_act=771 n_pre=755 n_req=2012 n_rd=7264 n_write=196 bw_util=0.004061
n_activity=39887 dram_eff=0.3741
bk0: 496a 3668909i bk1: 496a 3668878i bk2: 448a 3669367i bk3: 448a 3669358i bk4: 396a 3669540i bk5: 396a 3669354i bk6: 384a 3669277i bk7: 384a 3669519i bk8: 424a 3668817i bk9: 424a 3668584i bk10: 460a 3668898i bk11: 460a 3668777i bk12: 512a 3669197i bk13: 512a 3668828i bk14: 512a 3668606i bk15: 512a 3668990i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0374121
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3673733 n_nop=3664724 n_act=784 n_pre=768 n_req=2009 n_rd=7264 n_write=193 bw_util=0.00406
n_activity=39318 dram_eff=0.3793
bk0: 496a 3669311i bk1: 496a 3669166i bk2: 448a 3669443i bk3: 448a 3668970i bk4: 396a 3669165i bk5: 396a 3668604i bk6: 384a 3669092i bk7: 384a 3669155i bk8: 424a 3668774i bk9: 424a 3668840i bk10: 460a 3669033i bk11: 460a 3668655i bk12: 512a 3668709i bk13: 512a 3668436i bk14: 512a 3668378i bk15: 512a 3668842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0385409
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3673733 n_nop=3664750 n_act=770 n_pre=754 n_req=2011 n_rd=7264 n_write=195 bw_util=0.004061
n_activity=39739 dram_eff=0.3754
bk0: 496a 3668438i bk1: 496a 3668751i bk2: 448a 3669096i bk3: 448a 3668818i bk4: 396a 3669580i bk5: 396a 3669099i bk6: 384a 3669162i bk7: 384a 3669481i bk8: 424a 3669207i bk9: 424a 3669145i bk10: 460a 3668647i bk11: 460a 3669251i bk12: 512a 3668445i bk13: 512a 3668505i bk14: 512a 3668543i bk15: 512a 3668419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0388431
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3673733 n_nop=3664682 n_act=802 n_pre=786 n_req=2009 n_rd=7272 n_write=191 bw_util=0.004063
n_activity=39992 dram_eff=0.3732
bk0: 496a 3669235i bk1: 496a 3669599i bk2: 448a 3668958i bk3: 448a 3669205i bk4: 396a 3669260i bk5: 396a 3669103i bk6: 384a 3669785i bk7: 384a 3669325i bk8: 424a 3668883i bk9: 424a 3669210i bk10: 460a 3669616i bk11: 460a 3669716i bk12: 512a 3669521i bk13: 512a 3668851i bk14: 516a 3669021i bk15: 516a 3669069i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0352189
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3673733 n_nop=3664680 n_act=801 n_pre=785 n_req=2013 n_rd=7272 n_write=195 bw_util=0.004065
n_activity=39568 dram_eff=0.3774
bk0: 496a 3668657i bk1: 496a 3668897i bk2: 448a 3668818i bk3: 448a 3668976i bk4: 396a 3669196i bk5: 396a 3669059i bk6: 384a 3669148i bk7: 384a 3669589i bk8: 424a 3668923i bk9: 424a 3668691i bk10: 460a 3668515i bk11: 460a 3669717i bk12: 512a 3668530i bk13: 512a 3668607i bk14: 516a 3668184i bk15: 516a 3668199i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0364885
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3673733 n_nop=3664677 n_act=801 n_pre=785 n_req=2016 n_rd=7272 n_write=198 bw_util=0.004067
n_activity=40712 dram_eff=0.367
bk0: 496a 3668820i bk1: 496a 3669020i bk2: 448a 3669043i bk3: 448a 3668907i bk4: 396a 3670084i bk5: 396a 3669565i bk6: 384a 3669399i bk7: 384a 3669378i bk8: 424a 3669390i bk9: 424a 3668974i bk10: 460a 3668974i bk11: 460a 3669070i bk12: 512a 3668761i bk13: 512a 3668992i bk14: 516a 3668586i bk15: 516a 3668701i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0367474
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3673733 n_nop=3664749 n_act=776 n_pre=760 n_req=2006 n_rd=7256 n_write=192 bw_util=0.004055
n_activity=40052 dram_eff=0.3719
bk0: 492a 3668833i bk1: 492a 3669372i bk2: 448a 3669309i bk3: 448a 3669039i bk4: 396a 3669043i bk5: 396a 3669539i bk6: 384a 3669171i bk7: 384a 3669434i bk8: 424a 3669224i bk9: 424a 3669379i bk10: 460a 3669130i bk11: 460a 3669194i bk12: 512a 3668944i bk13: 512a 3668584i bk14: 512a 3668732i bk15: 512a 3668298i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0412216
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3673733 n_nop=3664667 n_act=812 n_pre=796 n_req=2013 n_rd=7260 n_write=198 bw_util=0.00406
n_activity=39931 dram_eff=0.3735
bk0: 492a 3669361i bk1: 492a 3669278i bk2: 448a 3669338i bk3: 448a 3669621i bk4: 396a 3669547i bk5: 396a 3669312i bk6: 384a 3669386i bk7: 384a 3669190i bk8: 424a 3669111i bk9: 424a 3669211i bk10: 460a 3669500i bk11: 460a 3669068i bk12: 516a 3668991i bk13: 512a 3668907i bk14: 512a 3668768i bk15: 512a 3668598i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0370002
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3673733 n_nop=3664710 n_act=794 n_pre=778 n_req=2003 n_rd=7264 n_write=187 bw_util=0.004056
n_activity=39317 dram_eff=0.379
bk0: 492a 3668782i bk1: 492a 3668878i bk2: 448a 3669299i bk3: 448a 3668928i bk4: 396a 3669245i bk5: 396a 3670013i bk6: 384a 3669363i bk7: 384a 3669678i bk8: 428a 3669727i bk9: 428a 3669383i bk10: 460a 3669453i bk11: 460a 3669314i bk12: 512a 3668805i bk13: 512a 3668640i bk14: 512a 3668754i bk15: 512a 3668344i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0394473
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=3673733 n_nop=3664726 n_act=786 n_pre=770 n_req=2009 n_rd=7256 n_write=195 bw_util=0.004056
n_activity=40734 dram_eff=0.3658
bk0: 492a 3668970i bk1: 492a 3668530i bk2: 448a 3668996i bk3: 448a 3668606i bk4: 392a 3669075i bk5: 392a 3668984i bk6: 384a 3669170i bk7: 384a 3669524i bk8: 428a 3668894i bk9: 428a 3669215i bk10: 460a 3669076i bk11: 460a 3669259i bk12: 512a 3668729i bk13: 512a 3669302i bk14: 512a 3668997i bk15: 512a 3668745i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=64 avg=0.0385512

========= L2 cache stats =========
L2_cache_bank[0]: Access = 53915, Miss = 908, Miss_rate = 0.017, Pending_hits = 171, Reservation_fails = 0
L2_cache_bank[1]: Access = 54317, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[2]: Access = 52951, Miss = 908, Miss_rate = 0.017, Pending_hits = 147, Reservation_fails = 0
L2_cache_bank[3]: Access = 53224, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[4]: Access = 53288, Miss = 908, Miss_rate = 0.017, Pending_hits = 143, Reservation_fails = 0
L2_cache_bank[5]: Access = 53499, Miss = 908, Miss_rate = 0.017, Pending_hits = 138, Reservation_fails = 0
L2_cache_bank[6]: Access = 53659, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[7]: Access = 53222, Miss = 908, Miss_rate = 0.017, Pending_hits = 142, Reservation_fails = 0
L2_cache_bank[8]: Access = 53430, Miss = 909, Miss_rate = 0.017, Pending_hits = 169, Reservation_fails = 0
L2_cache_bank[9]: Access = 53420, Miss = 909, Miss_rate = 0.017, Pending_hits = 172, Reservation_fails = 0
L2_cache_bank[10]: Access = 53333, Miss = 909, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[11]: Access = 53461, Miss = 909, Miss_rate = 0.017, Pending_hits = 152, Reservation_fails = 0
L2_cache_bank[12]: Access = 53753, Miss = 909, Miss_rate = 0.017, Pending_hits = 175, Reservation_fails = 0
L2_cache_bank[13]: Access = 53510, Miss = 909, Miss_rate = 0.017, Pending_hits = 160, Reservation_fails = 0
L2_cache_bank[14]: Access = 53202, Miss = 907, Miss_rate = 0.017, Pending_hits = 146, Reservation_fails = 0
L2_cache_bank[15]: Access = 53806, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[16]: Access = 61270, Miss = 908, Miss_rate = 0.015, Pending_hits = 150, Reservation_fails = 0
L2_cache_bank[17]: Access = 53622, Miss = 907, Miss_rate = 0.017, Pending_hits = 145, Reservation_fails = 0
L2_cache_bank[18]: Access = 54611, Miss = 908, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_cache_bank[19]: Access = 54074, Miss = 908, Miss_rate = 0.017, Pending_hits = 140, Reservation_fails = 0
L2_cache_bank[20]: Access = 53956, Miss = 907, Miss_rate = 0.017, Pending_hits = 141, Reservation_fails = 0
L2_cache_bank[21]: Access = 53757, Miss = 907, Miss_rate = 0.017, Pending_hits = 144, Reservation_fails = 0
L2_total_cache_accesses = 1187280
L2_total_cache_misses = 19976
L2_total_cache_miss_rate = 0.0168
L2_total_cache_pending_hits = 3293
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 870771
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3090
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 17913
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 27
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293178
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 76
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2056
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 62
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 6
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 891774
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 28
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 295310
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 168
L2_cache_data_port_util = 0.038
L2_cache_fill_port_util = 0.002

icnt_total_pkts_mem_to_simt=2597859
icnt_total_pkts_simt_to_mem=1482717
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.77026
	minimum = 6
	maximum = 34
Network latency average = 8.64575
	minimum = 6
	maximum = 27
Slowest packet = 2372400
Flit latency average = 8.36947
	minimum = 6
	maximum = 26
Slowest flit = 4076629
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0426223
	minimum = 0.0332986 (at node 5)
	maximum = 0.049948 (at node 40)
Accepted packet rate average = 0.0426223
	minimum = 0.0332986 (at node 5)
	maximum = 0.049948 (at node 40)
Injected flit rate average = 0.0639334
	minimum = 0.0332986 (at node 5)
	maximum = 0.0998959 (at node 40)
Accepted flit rate average= 0.0639334
	minimum = 0.0478668 (at node 28)
	maximum = 0.0832466 (at node 0)
Injected packet length average = 1.5
Accepted packet length average = 1.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.1423 (20 samples)
	minimum = 6 (20 samples)
	maximum = 331.55 (20 samples)
Network latency average = 20.8819 (20 samples)
	minimum = 6 (20 samples)
	maximum = 238.25 (20 samples)
Flit latency average = 21.6608 (20 samples)
	minimum = 6 (20 samples)
	maximum = 237.65 (20 samples)
Fragmentation average = 0.0077697 (20 samples)
	minimum = 0 (20 samples)
	maximum = 83.2 (20 samples)
Injected packet rate average = 0.0400573 (20 samples)
	minimum = 0.0299602 (20 samples)
	maximum = 0.104579 (20 samples)
Accepted packet rate average = 0.0400573 (20 samples)
	minimum = 0.0299602 (20 samples)
	maximum = 0.104579 (20 samples)
Injected flit rate average = 0.0642419 (20 samples)
	minimum = 0.0376825 (20 samples)
	maximum = 0.145901 (20 samples)
Accepted flit rate average = 0.0642419 (20 samples)
	minimum = 0.0467472 (20 samples)
	maximum = 0.200447 (20 samples)
Injected packet size average = 1.60375 (20 samples)
Accepted packet size average = 1.60375 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 1 hrs, 3 min, 57 sec (3837 sec)
gpgpu_simulation_rate = 8222 (inst/sec)
gpgpu_simulation_rate = 1686 (cycle/sec)
Kernel Executed 10 times
Result stored in result.txt
========================================UVM statistics==============================
========================================TLB statistics(access)==============================
Shader0: Tlb_access: 43159 Tlb_hit: 41569 Tlb_miss: 1590 Tlb_hit_rate: 0.963160
Shader1: Tlb_access: 41191 Tlb_hit: 39742 Tlb_miss: 1449 Tlb_hit_rate: 0.964822
Shader2: Tlb_access: 39172 Tlb_hit: 37756 Tlb_miss: 1416 Tlb_hit_rate: 0.963852
Shader3: Tlb_access: 42256 Tlb_hit: 40722 Tlb_miss: 1534 Tlb_hit_rate: 0.963697
Shader4: Tlb_access: 42485 Tlb_hit: 40941 Tlb_miss: 1544 Tlb_hit_rate: 0.963658
Shader5: Tlb_access: 43177 Tlb_hit: 41580 Tlb_miss: 1597 Tlb_hit_rate: 0.963013
Shader6: Tlb_access: 46553 Tlb_hit: 45004 Tlb_miss: 1549 Tlb_hit_rate: 0.966726
Shader7: Tlb_access: 39252 Tlb_hit: 37789 Tlb_miss: 1463 Tlb_hit_rate: 0.962728
Shader8: Tlb_access: 41775 Tlb_hit: 40261 Tlb_miss: 1514 Tlb_hit_rate: 0.963758
Shader9: Tlb_access: 41356 Tlb_hit: 39839 Tlb_miss: 1517 Tlb_hit_rate: 0.963319
Shader10: Tlb_access: 40286 Tlb_hit: 38784 Tlb_miss: 1502 Tlb_hit_rate: 0.962717
Shader11: Tlb_access: 45591 Tlb_hit: 44020 Tlb_miss: 1571 Tlb_hit_rate: 0.965541
Shader12: Tlb_access: 45507 Tlb_hit: 43855 Tlb_miss: 1652 Tlb_hit_rate: 0.963698
Shader13: Tlb_access: 43786 Tlb_hit: 42287 Tlb_miss: 1499 Tlb_hit_rate: 0.965765
Shader14: Tlb_access: 41439 Tlb_hit: 39969 Tlb_miss: 1470 Tlb_hit_rate: 0.964526
Shader15: Tlb_access: 44908 Tlb_hit: 43250 Tlb_miss: 1658 Tlb_hit_rate: 0.963080
Shader16: Tlb_access: 40827 Tlb_hit: 39368 Tlb_miss: 1459 Tlb_hit_rate: 0.964264
Shader17: Tlb_access: 44540 Tlb_hit: 42894 Tlb_miss: 1646 Tlb_hit_rate: 0.963044
Shader18: Tlb_access: 43294 Tlb_hit: 41765 Tlb_miss: 1529 Tlb_hit_rate: 0.964683
Shader19: Tlb_access: 36302 Tlb_hit: 34974 Tlb_miss: 1328 Tlb_hit_rate: 0.963418
Shader20: Tlb_access: 38952 Tlb_hit: 37524 Tlb_miss: 1428 Tlb_hit_rate: 0.963340
Shader21: Tlb_access: 38441 Tlb_hit: 37054 Tlb_miss: 1387 Tlb_hit_rate: 0.963919
Shader22: Tlb_access: 42043 Tlb_hit: 40536 Tlb_miss: 1507 Tlb_hit_rate: 0.964156
Shader23: Tlb_access: 44644 Tlb_hit: 43087 Tlb_miss: 1557 Tlb_hit_rate: 0.965124
Shader24: Tlb_access: 43713 Tlb_hit: 42178 Tlb_miss: 1535 Tlb_hit_rate: 0.964885
Shader25: Tlb_access: 40585 Tlb_hit: 39076 Tlb_miss: 1509 Tlb_hit_rate: 0.962819
Shader26: Tlb_access: 37973 Tlb_hit: 36600 Tlb_miss: 1373 Tlb_hit_rate: 0.963843
Shader27: Tlb_access: 45520 Tlb_hit: 43859 Tlb_miss: 1661 Tlb_hit_rate: 0.963511
Tlb_tot_access: 1178727 Tlb_tot_hit: 1136283, Tlb_tot_miss: 42444, Tlb_tot_hit_rate: 0.963992
========================================TLB statistics(validate)==============================
Shader0: Tlb_validate: 211 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader1: Tlb_validate: 219 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader2: Tlb_validate: 217 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader3: Tlb_validate: 200 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader4: Tlb_validate: 215 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader5: Tlb_validate: 221 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader6: Tlb_validate: 213 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader7: Tlb_validate: 203 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader8: Tlb_validate: 206 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader9: Tlb_validate: 205 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader10: Tlb_validate: 213 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader11: Tlb_validate: 212 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader12: Tlb_validate: 218 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader13: Tlb_validate: 212 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader14: Tlb_validate: 209 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader15: Tlb_validate: 212 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader16: Tlb_validate: 203 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader17: Tlb_validate: 213 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader18: Tlb_validate: 205 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader19: Tlb_validate: 196 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader20: Tlb_validate: 203 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader21: Tlb_validate: 202 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader22: Tlb_validate: 215 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader23: Tlb_validate: 211 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader24: Tlb_validate: 204 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader25: Tlb_validate: 215 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader26: Tlb_validate: 202 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Shader27: Tlb_validate: 218 Tlb_invalidate: 112 Tlb_evict: 0 Tlb_page_evict: 112
Tlb_tot_valiate: 5873 Tlb_invalidate: 3136, Tlb_tot_evict: 0, Tlb_tot_evict page: 3136
========================================TLB statistics(threshing)==============================
Shader0: Total 0
Shader1: Total 0
Shader2: Total 0
Shader3: Total 0
Shader4: Total 0
Shader5: Total 0
Shader6: Total 0
Shader7: Total 0
Shader8: Total 0
Shader9: Total 0
Shader10: Total 0
Shader11: Total 0
Shader12: Total 0
Shader13: Total 0
Shader14: Total 0
Shader15: Total 0
Shader16: Total 0
Shader17: Total 0
Shader18: Total 0
Shader19: Total 0
Shader20: Total 0
Shader21: Total 0
Shader22: Total 0
Shader23: Total 0
Shader24: Total 0
Shader25: Total 0
Shader26: Total 0
Shader27: Total 0
Tlb_tot_thresh: 0
========================================Page fault statistics==============================
Shader0: Page_table_access:1590 Page_hit: 1398 Page_miss: 192 Page_hit_rate: 0.879245
Shader1: Page_table_access:1449 Page_hit: 1260 Page_miss: 189 Page_hit_rate: 0.869565
Shader2: Page_table_access:1416 Page_hit: 1208 Page_miss: 208 Page_hit_rate: 0.853107
Shader3: Page_table_access:1534 Page_hit: 1354 Page_miss: 180 Page_hit_rate: 0.882660
Shader4: Page_table_access:1544 Page_hit: 1337 Page_miss: 207 Page_hit_rate: 0.865933
Shader5: Page_table_access:1597 Page_hit: 1394 Page_miss: 203 Page_hit_rate: 0.872887
Shader6: Page_table_access:1549 Page_hit: 1377 Page_miss: 172 Page_hit_rate: 0.888961
Shader7: Page_table_access:1463 Page_hit: 1292 Page_miss: 171 Page_hit_rate: 0.883117
Shader8: Page_table_access:1514 Page_hit: 1342 Page_miss: 172 Page_hit_rate: 0.886394
Shader9: Page_table_access:1517 Page_hit: 1380 Page_miss: 137 Page_hit_rate: 0.909690
Shader10: Page_table_access:1502 Page_hit: 1382 Page_miss: 120 Page_hit_rate: 0.920107
Shader11: Page_table_access:1571 Page_hit: 1454 Page_miss: 117 Page_hit_rate: 0.925525
Shader12: Page_table_access:1652 Page_hit: 1507 Page_miss: 145 Page_hit_rate: 0.912228
Shader13: Page_table_access:1499 Page_hit: 1371 Page_miss: 128 Page_hit_rate: 0.914610
Shader14: Page_table_access:1470 Page_hit: 1347 Page_miss: 123 Page_hit_rate: 0.916327
Shader15: Page_table_access:1658 Page_hit: 1486 Page_miss: 172 Page_hit_rate: 0.896261
Shader16: Page_table_access:1459 Page_hit: 1329 Page_miss: 130 Page_hit_rate: 0.910898
Shader17: Page_table_access:1646 Page_hit: 1495 Page_miss: 151 Page_hit_rate: 0.908262
Shader18: Page_table_access:1529 Page_hit: 1393 Page_miss: 136 Page_hit_rate: 0.911053
Shader19: Page_table_access:1328 Page_hit: 1169 Page_miss: 159 Page_hit_rate: 0.880271
Shader20: Page_table_access:1428 Page_hit: 1278 Page_miss: 150 Page_hit_rate: 0.894958
Shader21: Page_table_access:1387 Page_hit: 1223 Page_miss: 164 Page_hit_rate: 0.881759
Shader22: Page_table_access:1507 Page_hit: 1331 Page_miss: 176 Page_hit_rate: 0.883212
Shader23: Page_table_access:1557 Page_hit: 1426 Page_miss: 131 Page_hit_rate: 0.915864
Shader24: Page_table_access:1535 Page_hit: 1396 Page_miss: 139 Page_hit_rate: 0.909446
Shader25: Page_table_access:1509 Page_hit: 1327 Page_miss: 182 Page_hit_rate: 0.879390
Shader26: Page_table_access:1373 Page_hit: 1214 Page_miss: 159 Page_hit_rate: 0.884195
Shader27: Page_table_access:1661 Page_hit: 1514 Page_miss: 147 Page_hit_rate: 0.911499
Page_talbe_tot_access: 42444 Page_tot_hit: 37984, Page_tot_miss 4460, Page_tot_hit_rate: 0.894920 Page_tot_fault: 450 Page_tot_pending: 4010
Total_memory_access_page_fault: 450, Average_latency: 2332248.000000
========================================Page threshing statistics==============================
Page_validate: 677 Page_evict_diry: 0 Page_evict_not_diry: 0
Page_tot_thresh: 0
========================================Memory access statistics==============================
========================================Prefetch statistics==============================
Tot_page_hit: 0, Tot_page_miss: 0, Tot_page_fault: 0
Avg_page_latency: 0.000000, Avg_prefetch_size: -nan, Avg_prefetch_latency: 0.000000
========================================Rdma statistics==============================
Rdma_read: 0
Rdma_migration_read 0
Rdma_migration_write 0
========================================PCI-e statistics==============================
Pcie_read_utilization: 0.136696
[0-25]: 1.000000, [26-50]: 0.000000, [51-75]: 0.000000, [76-100]: 0.000000
Pcie_write_utilization: 0.000000
[0-25]: -nan, [26-50]: -nan, [51-75]: -nan, [76-100]: -nan
F:        0----T:     2535 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   224686----T:   418619 	 	 	 Kl: 1 	 Sm: 0 	 T: kernel_launch(130.947327)
F:   225609----T:   228214 	 St: c0083000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   228214----T:   230819 	 St: c02e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   230819----T:   233424 	 St: c0080000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   233424----T:   236029 	 St: c0296000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   236029----T:   238634 	 St: c0086000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   238634----T:   241239 	 St: c01b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   241239----T:   243844 	 St: c008a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   243844----T:   246449 	 St: c00d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   246449----T:   249054 	 St: c0084000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   249054----T:   251659 	 St: c0011000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   251659----T:   254264 	 St: c0087000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   254264----T:   256869 	 St: c021f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   256869----T:   259474 	 St: c0081000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   259474----T:   262079 	 St: c012a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   262079----T:   264684 	 St: c0085000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   264684----T:   267289 	 St: c014c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   267289----T:   269894 	 St: c0082000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   269894----T:   272499 	 St: c00a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   272499----T:   275104 	 St: c0088000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   275104----T:   277709 	 St: c02dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   277709----T:   280314 	 St: c0089000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   280314----T:   282919 	 St: c000a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   282919----T:   285524 	 St: c008d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   285524----T:   288129 	 St: c012b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   288129----T:   290734 	 St: c008b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   290734----T:   293339 	 St: c0202000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   293339----T:   295944 	 St: c008c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   295944----T:   298549 	 St: c004b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   298549----T:   301154 	 St: c008e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   301154----T:   303759 	 St: c02c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   303759----T:   306364 	 St: c0000000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   306364----T:   308969 	 St: c02a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   308969----T:   311574 	 St: c008f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   311574----T:   314179 	 St: c01ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   314179----T:   316784 	 St: c00b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   316784----T:   319389 	 St: c00a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   319389----T:   321994 	 St: c00a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   321994----T:   324599 	 St: c02a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   324599----T:   327204 	 St: c02b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   327204----T:   329809 	 St: c0258000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   329809----T:   332414 	 St: c02bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   332414----T:   335019 	 St: c016b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   335019----T:   337624 	 St: c0093000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   337624----T:   340229 	 St: c0288000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   340229----T:   342834 	 St: c00af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   342834----T:   345439 	 St: c0217000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   345439----T:   348044 	 St: c02ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   348044----T:   350649 	 St: c01cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   350649----T:   353254 	 St: c009f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   353254----T:   355859 	 St: c02ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   355859----T:   358464 	 St: c014a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   358464----T:   361069 	 St: c0092000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   361069----T:   363674 	 St: c004e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   363674----T:   366279 	 St: c00ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   366279----T:   368884 	 St: c02a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   368884----T:   371489 	 St: c02eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   371489----T:   374094 	 St: c0043000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   374094----T:   376699 	 St: c009e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   376699----T:   379304 	 St: c014f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   379304----T:   381909 	 St: c00a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   381909----T:   384514 	 St: c0079000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   384514----T:   387119 	 St: c02d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   387119----T:   389724 	 St: c022a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   389724----T:   392329 	 St: c0098000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   392329----T:   394934 	 St: c00f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   394934----T:   397539 	 St: c00a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   397539----T:   400144 	 St: c0132000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   400144----T:   402749 	 St: c02c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   402749----T:   405354 	 St: c01fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   405354----T:   407959 	 St: c0095000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   407959----T:   410564 	 St: c0007000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   410564----T:   413169 	 St: c02d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   413169----T:   415774 	 St: c0061000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   415774----T:   418379 	 St: c02c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   418379----T:   420984 	 St: c0038000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   640769----T:   691297 	 	 	 Kl: 2 	 Sm: 0 	 T: kernel_launch(34.117489)
F:   641510----T:   644115 	 St: c0097000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   644115----T:   646720 	 St: c0053000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   646720----T:   649325 	 St: c0090000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   649325----T:   651930 	 St: c010a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   651930----T:   654535 	 St: c009b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   654535----T:   657140 	 St: c0215000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   657140----T:   659745 	 St: c0091000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   659745----T:   662350 	 St: c005d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   662350----T:   664955 	 St: c0094000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   664955----T:   667560 	 St: c0135000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   667560----T:   670165 	 St: c009c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   670165----T:   672770 	 St: c0127000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   672770----T:   675375 	 St: c0099000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   675375----T:   677980 	 St: c0298000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   677980----T:   680585 	 St: c009d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   680585----T:   683190 	 St: c0009000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   683190----T:   685795 	 St: c009a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   685795----T:   688400 	 St: c02ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   688400----T:   691005 	 St: c0096000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   691005----T:   693610 	 St: c0194000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   691297----T:   693832 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:   693833----T:   696368 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:   918519----T:  1169477 	 	 	 Kl: 3 	 Sm: 0 	 T: kernel_launch(169.451721)
F:   919157----T:   921762 	 St: c0014000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   921762----T:   924367 	 St: c029b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   924367----T:   926972 	 St: c001a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   926972----T:   929577 	 St: c0282000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   929577----T:   932182 	 St: c0028000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   932182----T:   934787 	 St: c02ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   934787----T:   937392 	 St: c002f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   937392----T:   939997 	 St: c0116000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   939997----T:   942602 	 St: c0046000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   942602----T:   945207 	 St: c011b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   945207----T:   947812 	 St: c0041000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   947812----T:   950417 	 St: c0214000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   950417----T:   953022 	 St: c0077000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   953022----T:   955627 	 St: c02e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   955627----T:   958232 	 St: c007c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   958232----T:   960837 	 St: c00d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   960837----T:   963442 	 St: c00ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   963442----T:   966047 	 St: c025e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   966047----T:   968652 	 St: c00ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   968652----T:   971257 	 St: c0232000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   971257----T:   973862 	 St: c0129000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   973862----T:   976467 	 St: c013e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   976467----T:   979072 	 St: c01a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   979072----T:   981677 	 St: c0183000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   981677----T:   984282 	 St: c0175000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   984282----T:   986887 	 St: c00fd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   986887----T:   989492 	 St: c0216000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   989492----T:   992097 	 St: c00dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   992097----T:   994702 	 St: c0225000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   994702----T:   997307 	 St: c0187000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   997307----T:   999912 	 St: c00a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:   999912----T:  1002517 	 St: c0130000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1002517----T:  1005122 	 St: c00a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1005122----T:  1007727 	 St: c01d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1007727----T:  1010332 	 St: c02e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1010332----T:  1012937 	 St: c00a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1012937----T:  1015542 	 St: c0191000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1015542----T:  1018147 	 St: c02d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1018147----T:  1020752 	 St: c0111000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1020752----T:  1023357 	 St: c02ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1023357----T:  1025962 	 St: c00e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1025962----T:  1028567 	 St: c00ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1028567----T:  1031172 	 St: c019c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1031172----T:  1033777 	 St: c02c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1033777----T:  1036382 	 St: c0227000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1036382----T:  1038987 	 St: c02c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1038987----T:  1041592 	 St: c003e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1041592----T:  1044197 	 St: c00a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1044197----T:  1046802 	 St: c02d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1046802----T:  1049407 	 St: c02b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1049407----T:  1052012 	 St: c005e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1052012----T:  1054617 	 St: c00a1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1054617----T:  1057222 	 St: c00aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1057222----T:  1059827 	 St: c01da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1059827----T:  1062432 	 St: c02b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1062432----T:  1065037 	 St: c022c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1065037----T:  1067642 	 St: c02e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1067642----T:  1070247 	 St: c007b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1070247----T:  1072852 	 St: c02c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1072852----T:  1075457 	 St: c0186000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1075457----T:  1078062 	 St: c02c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1078062----T:  1080667 	 St: c00bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1080667----T:  1083272 	 St: c00ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1083272----T:  1085877 	 St: c0268000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1085877----T:  1088482 	 St: c02e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1088482----T:  1091087 	 St: c029c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1091087----T:  1093692 	 St: c02cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1093692----T:  1096297 	 St: c02e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1096297----T:  1098902 	 St: c018c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1098902----T:  1101507 	 St: c02b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1101507----T:  1104112 	 St: c0190000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1104112----T:  1106717 	 St: c02bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1106717----T:  1109322 	 St: c01ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1109322----T:  1111927 	 St: c02d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1111927----T:  1114532 	 St: c00fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1114532----T:  1117137 	 St: c02d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1117137----T:  1119742 	 St: c00d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1119742----T:  1122347 	 St: c02da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1122347----T:  1124952 	 St: c022f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1124952----T:  1127557 	 St: c00ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1127557----T:  1130162 	 St: c02b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1130162----T:  1132767 	 St: c0164000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1132767----T:  1135372 	 St: c02b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1135372----T:  1137977 	 St: c02ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1137977----T:  1140582 	 St: c0278000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1140582----T:  1143187 	 St: c02ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1143187----T:  1145792 	 St: c01eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1145792----T:  1148397 	 St: c02b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1148397----T:  1151002 	 St: c006c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1151002----T:  1153607 	 St: c02e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1153607----T:  1156212 	 St: c0062000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1156212----T:  1158817 	 St: c02e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1158817----T:  1161422 	 St: c027a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1161422----T:  1164027 	 St: c02bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1164027----T:  1166632 	 St: c00fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1166632----T:  1169237 	 St: c02df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1169237----T:  1171842 	 St: c0173000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1391627----T:  1392916 	 	 	 Kl: 4 	 Sm: 0 	 T: kernel_launch(0.870358)
F:  1392916----T:  1395451 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  1395452----T:  1397987 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  1620138----T:  1967375 	 	 	 Kl: 5 	 Sm: 0 	 T: kernel_launch(234.461182)
F:  1620664----T:  1623269 	 St: c0019000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1623269----T:  1625874 	 St: c025b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1625874----T:  1628479 	 St: c0003000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1628479----T:  1631084 	 St: c019a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1631084----T:  1633689 	 St: c0013000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1633689----T:  1636294 	 St: c0020000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1636294----T:  1638899 	 St: c029a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1638899----T:  1641504 	 St: c0002000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1641504----T:  1644109 	 St: c000e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1644109----T:  1646714 	 St: c000d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1646714----T:  1649319 	 St: c0181000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1649319----T:  1651924 	 St: c000b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1651924----T:  1654529 	 St: c0256000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1654529----T:  1657134 	 St: c0030000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1657134----T:  1659739 	 St: c0032000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1659739----T:  1662344 	 St: c00fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1662344----T:  1664949 	 St: c0039000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1664949----T:  1667554 	 St: c00ec000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1667554----T:  1670159 	 St: c006a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1670159----T:  1672764 	 St: c00f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1672764----T:  1675369 	 St: c005b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1675369----T:  1677974 	 St: c0075000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1677974----T:  1680579 	 St: c002e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1680579----T:  1683184 	 St: c001e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1683184----T:  1685789 	 St: c01ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1685789----T:  1688394 	 St: c0055000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1688394----T:  1690999 	 St: c0101000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1690999----T:  1693604 	 St: c0022000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1693604----T:  1696209 	 St: c0051000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1696209----T:  1698814 	 St: c0040000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1698814----T:  1701419 	 St: c005f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1701419----T:  1704024 	 St: c01fb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1704024----T:  1706629 	 St: c004f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1706629----T:  1709234 	 St: c01b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1709234----T:  1711839 	 St: c0066000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1711839----T:  1714444 	 St: c0299000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1714444----T:  1717049 	 St: c006e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1717049----T:  1719654 	 St: c025f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1719654----T:  1722259 	 St: c0064000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1722259----T:  1724864 	 St: c00f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1724864----T:  1727469 	 St: c0070000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1727469----T:  1730074 	 St: c0221000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1730074----T:  1732679 	 St: c0073000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1732679----T:  1735284 	 St: c015b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1735284----T:  1737889 	 St: c007d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1737889----T:  1740494 	 St: c0071000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1740494----T:  1743099 	 St: c007e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1743099----T:  1745704 	 St: c02d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1745704----T:  1748309 	 St: c01a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1748309----T:  1750914 	 St: c00c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1750914----T:  1753519 	 St: c01f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1753519----T:  1756124 	 St: c0182000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1756124----T:  1758729 	 St: c0140000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1758729----T:  1761334 	 St: c019b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1761334----T:  1763939 	 St: c01f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1763939----T:  1766544 	 St: c021c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1766544----T:  1769149 	 St: c01f6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1769149----T:  1771754 	 St: c02e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1771754----T:  1774359 	 St: c0275000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1774359----T:  1776964 	 St: c02db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1776964----T:  1779569 	 St: c02c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1779569----T:  1782174 	 St: c02c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1782174----T:  1784779 	 St: c00db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1784779----T:  1787384 	 St: c00ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1787384----T:  1789989 	 St: c01e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1789989----T:  1792594 	 St: c02cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1792594----T:  1795199 	 St: c0168000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1795199----T:  1797804 	 St: c02b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1797804----T:  1800409 	 St: c01c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1800409----T:  1803014 	 St: c02d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1803014----T:  1805619 	 St: c01d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1805619----T:  1808224 	 St: c00e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1808224----T:  1810829 	 St: c01dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1810829----T:  1813434 	 St: c0110000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1813434----T:  1816039 	 St: c00b8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1816039----T:  1818644 	 St: c00b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1818644----T:  1821249 	 St: c02d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1821249----T:  1823854 	 St: c02de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1823854----T:  1826459 	 St: c00da000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1826459----T:  1829064 	 St: c0188000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1829064----T:  1831669 	 St: c00d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1831669----T:  1834274 	 St: c013c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1834274----T:  1836879 	 St: c02cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1836879----T:  1839484 	 St: c00eb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1839484----T:  1842089 	 St: c0142000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1842089----T:  1844694 	 St: c0284000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1844694----T:  1847299 	 St: c0146000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1847299----T:  1849904 	 St: c0005000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1849904----T:  1852509 	 St: c015c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1852509----T:  1855114 	 St: c02d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1855114----T:  1857719 	 St: c00f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1857719----T:  1860324 	 St: c01ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1860324----T:  1862929 	 St: c01c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1862929----T:  1865534 	 St: c00b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1865534----T:  1868139 	 St: c0210000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1868139----T:  1870744 	 St: c014e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1870744----T:  1873349 	 St: c013a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1873349----T:  1875954 	 St: c024b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1875954----T:  1878559 	 St: c010b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1878559----T:  1881164 	 St: c0239000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1881164----T:  1883769 	 St: c010c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1883769----T:  1886374 	 St: c0133000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1886374----T:  1888979 	 St: c01af000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1888979----T:  1891584 	 St: c02ab000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1891584----T:  1894189 	 St: c0118000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1894189----T:  1896794 	 St: c01a4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1896794----T:  1899399 	 St: c0174000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1899399----T:  1902004 	 St: c01a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1902004----T:  1904609 	 St: c00b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1904609----T:  1907214 	 St: c0171000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1907214----T:  1909819 	 St: c02e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1909819----T:  1912424 	 St: c02c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1912424----T:  1915029 	 St: c015e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1915029----T:  1917634 	 St: c01a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1917634----T:  1920239 	 St: c02b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1920239----T:  1922844 	 St: c028c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1922844----T:  1925449 	 St: c01e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1925449----T:  1928054 	 St: c02ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1928054----T:  1930659 	 St: c0200000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1930659----T:  1933264 	 St: c02b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1933264----T:  1935869 	 St: c017c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1935869----T:  1938474 	 St: c020a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1938474----T:  1941079 	 St: c0042000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1941079----T:  1943684 	 St: c020c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1943684----T:  1946289 	 St: c0229000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1946289----T:  1948894 	 St: c0060000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1948894----T:  1951499 	 St: c0204000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1951499----T:  1954104 	 St: c02cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1954104----T:  1956709 	 St: c013b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1956709----T:  1959314 	 St: c02be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1959314----T:  1961919 	 St: c02bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1961919----T:  1964524 	 St: c010d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  1964524----T:  1967129 	 St: c02dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2189525----T:  2190961 	 	 	 Kl: 6 	 Sm: 0 	 T: kernel_launch(0.969615)
F:  2190961----T:  2193496 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  2193497----T:  2196032 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  2418183----T:  3056640 	 	 	 Kl: 7 	 Sm: 0 	 T: kernel_launch(431.098572)
F:  2418723----T:  2421328 	 St: c0006000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2421328----T:  2423933 	 St: c0150000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2423933----T:  2426538 	 St: c0012000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2426538----T:  2429143 	 St: c00f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2429143----T:  2431748 	 St: c0001000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2431748----T:  2434353 	 St: c0157000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2434353----T:  2436958 	 St: c0016000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2436958----T:  2439563 	 St: c001d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2439563----T:  2442168 	 St: c0004000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2442168----T:  2444773 	 St: c000f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2444773----T:  2447378 	 St: c023f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2447378----T:  2449983 	 St: c000c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2449983----T:  2452588 	 St: c0008000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2452588----T:  2455193 	 St: c0015000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2455193----T:  2457798 	 St: c002b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2457798----T:  2460403 	 St: c001b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2460403----T:  2463008 	 St: c00dd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2463008----T:  2465613 	 St: c002c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2465613----T:  2468218 	 St: c0155000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2468218----T:  2470823 	 St: c0017000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2470823----T:  2473428 	 St: c00cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2473428----T:  2476033 	 St: c0033000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2476033----T:  2478638 	 St: c0251000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2478638----T:  2481243 	 St: c0024000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2481243----T:  2483848 	 St: c0029000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2483848----T:  2486453 	 St: c02ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2486453----T:  2489058 	 St: c0023000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2489058----T:  2491663 	 St: c0036000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2491663----T:  2494268 	 St: c0143000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2494268----T:  2496873 	 St: c002a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2496873----T:  2499478 	 St: c0248000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2499478----T:  2502083 	 St: c0037000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2502083----T:  2504688 	 St: c0289000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2504688----T:  2507293 	 St: c0025000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2507293----T:  2509898 	 St: c0158000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2509898----T:  2512503 	 St: c001c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2512503----T:  2515108 	 St: c0031000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2515108----T:  2517713 	 St: c0035000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2517713----T:  2520318 	 St: c0233000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2520318----T:  2522923 	 St: c0027000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2522923----T:  2525528 	 St: c0045000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2525528----T:  2528133 	 St: c00fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2528133----T:  2530738 	 St: c0050000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2530738----T:  2533343 	 St: c026e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2533343----T:  2535948 	 St: c004d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2535948----T:  2538553 	 St: c0238000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2538553----T:  2541158 	 St: c006d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2541158----T:  2543763 	 St: c0208000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2543763----T:  2546368 	 St: c0034000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2546368----T:  2548973 	 St: c001f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2548973----T:  2551578 	 St: c003d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2551578----T:  2554183 	 St: c0054000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2554183----T:  2556788 	 St: c0069000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2556788----T:  2559393 	 St: c003a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2559393----T:  2561998 	 St: c028d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2561998----T:  2564603 	 St: c004c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2564603----T:  2567208 	 St: c0044000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2567208----T:  2569813 	 St: c012c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2569813----T:  2572418 	 St: c0065000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2572418----T:  2575023 	 St: c0047000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2575023----T:  2577628 	 St: c0063000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2577628----T:  2580233 	 St: c0067000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2580233----T:  2582838 	 St: c025a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2582838----T:  2585443 	 St: c006f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2585443----T:  2588048 	 St: c017b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2588048----T:  2590653 	 St: c0068000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2590653----T:  2593258 	 St: c0052000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2593258----T:  2595863 	 St: c0059000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2595863----T:  2598468 	 St: c004a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2598468----T:  2601073 	 St: c0136000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2601073----T:  2603678 	 St: c0058000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2603678----T:  2606283 	 St: c01e1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2606283----T:  2608888 	 St: c0056000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2608888----T:  2611493 	 St: c028b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2611493----T:  2614098 	 St: c0049000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2614098----T:  2616703 	 St: c017a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2616703----T:  2619308 	 St: c005a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2619308----T:  2621913 	 St: c00d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2621913----T:  2624518 	 St: c0076000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2624518----T:  2627123 	 St: c01d2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2627123----T:  2629728 	 St: c00ce000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2629728----T:  2632333 	 St: c01fe000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2632333----T:  2634938 	 St: c0072000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2634938----T:  2637543 	 St: c0100000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2637543----T:  2640148 	 St: c00cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2640148----T:  2642753 	 St: c00ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2642753----T:  2645358 	 St: c00c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2645358----T:  2647963 	 St: c00b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2647963----T:  2650568 	 St: c00cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2650568----T:  2653173 	 St: c026c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2653173----T:  2655778 	 St: c00cd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2655778----T:  2658383 	 St: c0203000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2658383----T:  2660988 	 St: c00b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2660988----T:  2663593 	 St: c00d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2663593----T:  2666198 	 St: c00e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2666198----T:  2668803 	 St: c0104000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2668803----T:  2671408 	 St: c00e4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2671408----T:  2674013 	 St: c0113000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2674013----T:  2676618 	 St: c0128000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2676618----T:  2679223 	 St: c026f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2679223----T:  2681828 	 St: c013d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2681828----T:  2684433 	 St: c00e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2684433----T:  2687038 	 St: c02a0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2687038----T:  2689643 	 St: c0078000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2689643----T:  2692248 	 St: c0074000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2692248----T:  2694853 	 St: c013f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2694853----T:  2697458 	 St: c0109000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2697458----T:  2700063 	 St: c027f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2700063----T:  2702668 	 St: c00bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2702668----T:  2705273 	 St: c0112000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2705273----T:  2707878 	 St: c0147000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2707878----T:  2710483 	 St: c0141000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2710483----T:  2713088 	 St: c01e9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2713088----T:  2715693 	 St: c0170000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2715693----T:  2718298 	 St: c018d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2718298----T:  2720903 	 St: c01aa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2720903----T:  2723508 	 St: c0212000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2723508----T:  2726113 	 St: c019e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2726113----T:  2728718 	 St: c011e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2728718----T:  2731323 	 St: c019f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2731323----T:  2733928 	 St: c0169000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2733928----T:  2736533 	 St: c00c1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2736533----T:  2739138 	 St: c0193000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2739138----T:  2741743 	 St: c019d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2741743----T:  2744348 	 St: c01cb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2744348----T:  2746953 	 St: c01a3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2746953----T:  2749558 	 St: c023a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2749558----T:  2752163 	 St: c01e2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2752163----T:  2754768 	 St: c01d7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2754768----T:  2757373 	 St: c0192000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2757373----T:  2759978 	 St: c0048000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2759978----T:  2762583 	 St: c01d3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2762583----T:  2765188 	 St: c007f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2765188----T:  2767793 	 St: c01ba000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2767793----T:  2770398 	 St: c0184000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2770398----T:  2773003 	 St: c01c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2773003----T:  2775608 	 St: c016c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2775608----T:  2778213 	 St: c01ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2778213----T:  2780818 	 St: c01e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2780818----T:  2783423 	 St: c01de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2783423----T:  2786028 	 St: c0138000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2786028----T:  2788633 	 St: c01c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2788633----T:  2791238 	 St: c0124000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2791238----T:  2793843 	 St: c01b0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2793843----T:  2796448 	 St: c01fa000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2796448----T:  2799053 	 St: c01e3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2799053----T:  2801658 	 St: c01f4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2801658----T:  2804263 	 St: c01ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2804263----T:  2806868 	 St: c01fc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2806868----T:  2809473 	 St: c01f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2809473----T:  2812078 	 St: c01d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2812078----T:  2814683 	 St: c0201000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2814683----T:  2817288 	 St: c0211000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2817288----T:  2819893 	 St: c021b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2819893----T:  2822498 	 St: c00f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2822498----T:  2825103 	 St: c0223000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2825103----T:  2827708 	 St: c021e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2827708----T:  2830313 	 St: c01b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2830313----T:  2832918 	 St: c0228000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2832918----T:  2835523 	 St: c0222000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2835523----T:  2838128 	 St: c0293000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2838128----T:  2840733 	 St: c022b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2840733----T:  2843338 	 St: c021d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2843338----T:  2845943 	 St: c00c2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2845943----T:  2848548 	 St: c00c3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2848548----T:  2851153 	 St: c00e8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2851153----T:  2853758 	 St: c003f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2853758----T:  2856363 	 St: c0107000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2856363----T:  2858968 	 St: c0108000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2858968----T:  2861573 	 St: c015d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2861573----T:  2864178 	 St: c00bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2864178----T:  2866783 	 St: c00be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2866783----T:  2869388 	 St: c00de000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2869388----T:  2871993 	 St: c00ca000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2871993----T:  2874598 	 St: c01ae000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2874598----T:  2877203 	 St: c00c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2877203----T:  2879808 	 St: c02a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2879808----T:  2882413 	 St: c00c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2882413----T:  2885018 	 St: c00f0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2885018----T:  2887623 	 St: c00ef000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2887623----T:  2890228 	 St: c0131000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2890228----T:  2892833 	 St: c0103000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2892833----T:  2895438 	 St: c0134000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2895438----T:  2898043 	 St: c0196000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2898043----T:  2900648 	 St: c00f7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2900648----T:  2903253 	 St: c0250000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2903253----T:  2905858 	 St: c0149000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2905858----T:  2908463 	 St: c011c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2908463----T:  2911068 	 St: c011d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2911068----T:  2913673 	 St: c005c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2913673----T:  2916278 	 St: c0119000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2916278----T:  2918883 	 St: c0154000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2918883----T:  2921488 	 St: c0153000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2921488----T:  2924093 	 St: c00e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2924093----T:  2926698 	 St: c0152000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2926698----T:  2929303 	 St: c012e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2929303----T:  2931908 	 St: c0274000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2931908----T:  2934513 	 St: c0120000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2934513----T:  2937118 	 St: c025c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2937118----T:  2939723 	 St: c011f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2939723----T:  2942328 	 St: c0121000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2942328----T:  2944933 	 St: c0144000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2944933----T:  2947538 	 St: c0151000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2947538----T:  2950143 	 St: c0126000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2950143----T:  2952748 	 St: c0180000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2952748----T:  2955353 	 St: c017f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2955353----T:  2957958 	 St: c01a2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2957958----T:  2960563 	 St: c0235000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2960563----T:  2963168 	 St: c0198000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2963168----T:  2965773 	 St: c0199000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2965773----T:  2968378 	 St: c014d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2968378----T:  2970983 	 St: c010e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2970983----T:  2973588 	 St: c00c7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2973588----T:  2976193 	 St: c0167000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2976193----T:  2978798 	 St: c01ac000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2978798----T:  2981403 	 St: c01ad000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2981403----T:  2984008 	 St: c01ed000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2984008----T:  2986613 	 St: c015f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2986613----T:  2989218 	 St: c0160000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2989218----T:  2991823 	 St: c0213000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2991823----T:  2994428 	 St: c017d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2994428----T:  2997033 	 St: c0185000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2997033----T:  2999638 	 St: c01db000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  2999638----T:  3002243 	 St: c02a9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3002243----T:  3004848 	 St: c01e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3004848----T:  3007453 	 St: c01e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3007453----T:  3010058 	 St: c01ff000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3010058----T:  3012663 	 St: c022e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3012663----T:  3015268 	 St: c01ea000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3015268----T:  3017873 	 St: c01a7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3017873----T:  3020478 	 St: c01bc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3020478----T:  3023083 	 St: c01bb000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3023083----T:  3025688 	 St: c01b2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3025688----T:  3028293 	 St: c01b4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3028293----T:  3030898 	 St: c01b3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3030898----T:  3033503 	 St: c01b5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3033503----T:  3036108 	 St: c01be000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3036108----T:  3038713 	 St: c01bf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3038713----T:  3041318 	 St: c0207000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3041318----T:  3043923 	 St: c0218000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3043923----T:  3046528 	 St: c021a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3046528----T:  3049133 	 St: c01a8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3049133----T:  3051738 	 St: c020e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3278790----T:  3281706 	 	 	 Kl: 8 	 Sm: 0 	 T: kernel_launch(1.968940)
F:  3281706----T:  3284241 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  3284242----T:  3286777 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  3508928----T:  3799402 	 	 	 Kl: 9 	 Sm: 0 	 T: kernel_launch(196.133698)
F:  3509551----T:  3512156 	 St: c002d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3512156----T:  3514761 	 St: c0021000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3514761----T:  3517366 	 St: c0010000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3517366----T:  3519971 	 St: c0026000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3519971----T:  3522576 	 St: c0018000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3522576----T:  3525181 	 St: c003b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3525181----T:  3527786 	 St: c007a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3527786----T:  3530391 	 St: c003c000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3530391----T:  3532996 	 St: c0057000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3532996----T:  3535601 	 St: c006b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3535601----T:  3538206 	 St: c00b9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3538206----T:  3540811 	 St: c00d4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3540811----T:  3543416 	 St: c00f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3543416----T:  3546021 	 St: c00b6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3546021----T:  3548626 	 St: c00e6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3548626----T:  3551231 	 St: c00c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3551231----T:  3553836 	 St: c00d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3553836----T:  3556441 	 St: c0102000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3556441----T:  3559046 	 St: c00b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3559046----T:  3561651 	 St: c00bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3561651----T:  3564256 	 St: c00e5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3564256----T:  3566861 	 St: c0244000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3566861----T:  3569466 	 St: c00d0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3569466----T:  3572071 	 St: c00df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3572071----T:  3574676 	 St: c00c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3574676----T:  3577281 	 St: c0189000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3577281----T:  3579886 	 St: c0105000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3579886----T:  3582491 	 St: c00d9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3582491----T:  3585096 	 St: c0122000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3585096----T:  3587701 	 St: c014b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3587701----T:  3590306 	 St: c0145000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3590306----T:  3592911 	 St: c01c4000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3592911----T:  3595516 	 St: c00ee000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3595516----T:  3598121 	 St: c0139000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3598121----T:  3600726 	 St: c0106000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3600726----T:  3603331 	 St: c0148000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3603331----T:  3605936 	 St: c0115000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3605936----T:  3608541 	 St: c012f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3608541----T:  3611146 	 St: c0125000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3611146----T:  3613751 	 St: c0117000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3613751----T:  3616356 	 St: c0156000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3616356----T:  3618961 	 St: c01c5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3618961----T:  3621566 	 St: c012d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3621566----T:  3624171 	 St: c010f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3624171----T:  3626776 	 St: c011a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3626776----T:  3629381 	 St: c024e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3629381----T:  3631986 	 St: c0178000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3631986----T:  3634591 	 St: c0197000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3634591----T:  3637196 	 St: c01a6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3637196----T:  3639801 	 St: c016d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3639801----T:  3642406 	 St: c018e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3642406----T:  3645011 	 St: c016a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3645011----T:  3647616 	 St: c0179000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3647616----T:  3650221 	 St: c02a5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3650221----T:  3652826 	 St: c0176000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3652826----T:  3655431 	 St: c0177000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3655431----T:  3658036 	 St: c016f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3658036----T:  3660641 	 St: c0195000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3660641----T:  3663246 	 St: c016e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3663246----T:  3665851 	 St: c018b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3665851----T:  3668456 	 St: c0159000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3668456----T:  3671061 	 St: c0172000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3671061----T:  3673666 	 St: c017e000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3673666----T:  3676271 	 St: c018f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3676271----T:  3678876 	 St: c015a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3678876----T:  3681481 	 St: c01dc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3681481----T:  3684086 	 St: c01f5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3684086----T:  3686691 	 St: c018a000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3686691----T:  3689296 	 St: c01df000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3689296----T:  3691901 	 St: c01c8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3691901----T:  3694506 	 St: c01bd000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3694506----T:  3697111 	 St: c01b1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3697111----T:  3699716 	 St: c01c9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3699716----T:  3702321 	 St: c01c0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3702321----T:  3704926 	 St: c01f2000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3704926----T:  3707531 	 St: c01e7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3707531----T:  3710136 	 St: c01d1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3710136----T:  3712741 	 St: c01c6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3712741----T:  3715346 	 St: c01cc000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3715346----T:  3717951 	 St: c01d8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3717951----T:  3720556 	 St: c01d5000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3720556----T:  3723161 	 St: c01cf000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3723161----T:  3725766 	 St: c01f8000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3725766----T:  3728371 	 St: c01d6000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3728371----T:  3730976 	 St: c01f1000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3730976----T:  3733581 	 St: c0209000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3733581----T:  3736186 	 St: c0137000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3736186----T:  3738791 	 St: c0114000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3738791----T:  3741396 	 St: c0205000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3741396----T:  3744001 	 St: c0206000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3744001----T:  3746606 	 St: c020b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3746606----T:  3749211 	 St: c020f000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3749211----T:  3751816 	 St: c020d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3751816----T:  3754421 	 St: c00e0000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3754421----T:  3757026 	 St: c0219000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3757026----T:  3759631 	 St: c0224000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3759631----T:  3762236 	 St: c0226000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3762236----T:  3764841 	 St: c022d000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3764841----T:  3767446 	 St: c0123000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3767446----T:  3770051 	 St: c00f9000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3770051----T:  3772656 	 St: c0162000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3772656----T:  3775261 	 St: c0163000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3775261----T:  3777866 	 St: c0161000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3777866----T:  3780471 	 St: c0220000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3780471----T:  3783076 	 St: c0165000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3783076----T:  3785681 	 St: c0166000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3785681----T:  3788286 	 St: c026b000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3788286----T:  3790891 	 St: c01b7000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  3790891----T:  3793496 	 St: c01f3000 Sz: 4096 	 Sm: 0 	 T: memcpy_h2d(1.758947)
F:  4021552----T:  4025870 	 	 	 Kl: 10 	 Sm: 0 	 T: kernel_launch(2.915598)
F:  4025870----T:  4028405 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4028406----T:  4030941 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4253092----T:  4308750 	 	 	 Kl: 11 	 Sm: 0 	 T: kernel_launch(37.581364)
F:  4530900----T:  4535214 	 	 	 Kl: 12 	 Sm: 0 	 T: kernel_launch(2.912897)
F:  4535214----T:  4537749 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  4537750----T:  4540285 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  4762436----T:  4850098 	 	 	 Kl: 13 	 Sm: 0 	 T: kernel_launch(59.191086)
F:  5072248----T:  5076557 	 	 	 Kl: 14 	 Sm: 0 	 T: kernel_launch(2.909521)
F:  5076557----T:  5079092 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5079093----T:  5081628 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5303779----T:  5337245 	 	 	 Kl: 15 	 Sm: 0 	 T: kernel_launch(22.596893)
F:  5559395----T:  5561322 	 	 	 Kl: 16 	 Sm: 0 	 T: kernel_launch(1.301148)
F:  5561322----T:  5563857 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  5563858----T:  5566393 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  5788544----T:  5793869 	 	 	 Kl: 17 	 Sm: 0 	 T: kernel_launch(3.595544)
F:  6016019----T:  6017110 	 	 	 Kl: 18 	 Sm: 0 	 T: kernel_launch(0.736664)
F:  6017110----T:  6019645 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6019646----T:  6022181 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_h2d(1.711681)
F:  6244332----T:  6246559 	 	 	 Kl: 19 	 Sm: 0 	 T: kernel_launch(1.503714)
F:  6468709----T:  6469671 	 	 	 Kl: 20 	 Sm: 0 	 T: kernel_launch(0.649561)
F:  6469671----T:  6472206 	 St: 80000000 Sz: 1 	 Sm: 0 	 T: memcpy_d2h(1.711681)
F:  6472207----T:  6474812 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6472207----T:  6480447 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6483052----T:  6485657 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6483052----T:  6491292 	 St: 0 Sz: 61440 	 Sm: 0 	 T: device_sync(5.563808)
F:  6493897----T:  6496502 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6493897----T:  6509592 	 St: 0 Sz: 126976 	 Sm: 0 	 T: device_sync(10.597569)
F:  6512197----T:  6514802 	 St: 0 Sz: 4096 	 Sm: 0 	 T: device_sync(1.758947)
F:  6512197----T:  6535400 	 St: 0 Sz: 192512 	 Sm: 0 	 T: device_sync(15.667117)
Tot_prefetch_time: 0(cycle), 0.000000(us)
Tot_kernel_exec_time: 1978487(cycle), 1335.912842(us)
Tot_kernel_exec_time_and_fault_time: 31968737(cycle), 21585.912109(us)
Tot_memcpy_h2d_time: 1788935(cycle), 1207.923706(us)
Tot_memcpy_d2h_time: 25350(cycle), 17.116814(us)
Tot_memcpy_time: 1814285(cycle), 1225.040527(us)
Tot_devicesync_time: 65798(cycle), 44.428089(us)
Tot_writeback_time: 0(cycle), 0.000000(us)
Tot_rdma_time: 0(cycle), 0.000000(us)
Tot_memcpy_d2h_sync_wb_time: 91148(cycle), 61.544903(us)
GPGPU-Sim: *** exit detected ***
