{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708569122795 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708569122795 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 21 21:32:02 2024 " "Processing started: Wed Feb 21 21:32:02 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708569122795 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1708569122795 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off spj_riscv_core -c spj_riscv_core --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off spj_riscv_core -c spj_riscv_core --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1708569122795 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1708569123492 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1708569123492 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START spj_fp_adder.v(13) " "Verilog HDL Declaration information at spj_fp_adder.v(13): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "spj_fp_adder.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_fp_adder.v" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1708569130523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spj_fp_adder.v 1 1 " "Found 1 design units, including 1 entities, in source file spj_fp_adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Float_Add " "Found entity 1: Float_Add" {  } { { "spj_fp_adder.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_fp_adder.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708569130525 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708569130525 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spj_risc_core_tb.v 2 2 " "Found 2 design units, including 2 entities, in source file spj_risc_core_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 spj_ir2assembly_v " "Found entity 1: spj_ir2assembly_v" {  } { { "spj_ir2assembly_v.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_ir2assembly_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708569130532 ""} { "Info" "ISGN_ENTITY_NAME" "2 spj_risc_core_tb " "Found entity 2: spj_risc_core_tb" {  } { { "spj_risc_core_tb.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_risc_core_tb.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708569130532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708569130532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spjrisc521_ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file spjrisc521_ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 spjRISC521_ram1 " "Found entity 1: spjRISC521_ram1" {  } { { "spjRISC521_ram1.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spjRISC521_ram1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708569130539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708569130539 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "spj_riscv_core.v(172) " "Verilog HDL information at spj_riscv_core.v(172): always construct contains both blocking and non-blocking assignments" {  } { { "spj_riscv_core.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_core.v" 172 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1708569130544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spj_riscv_core.v 1 1 " "Found 1 design units, including 1 entities, in source file spj_riscv_core.v" { { "Info" "ISGN_ENTITY_NAME" "1 spj_riscv_core " "Found entity 1: spj_riscv_core" {  } { { "spj_riscv_core.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_core.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708569130546 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708569130546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spj_cam_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file spj_cam_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 spj_CAM_v2 " "Found entity 1: spj_CAM_v2" {  } { { "spj_CAM_v2.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_CAM_v2.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708569130551 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708569130551 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spj_cache_v.v 1 1 " "Found 1 design units, including 1 entities, in source file spj_cache_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 spj_cache_v " "Found entity 1: spj_cache_v" {  } { { "spj_cache_v.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_v.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708569130557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708569130557 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "WRITEBACK writeback spj_cache_4w_v2.v(47) " "Verilog HDL Declaration information at spj_cache_4w_v2.v(47): object \"WRITEBACK\" differs only in case from object \"writeback\" in the same scope" {  } { { "spj_cache_4w_v2.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v" 47 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1708569130562 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "FETCH fetch spj_cache_4w_v2.v(46) " "Verilog HDL Declaration information at spj_cache_4w_v2.v(46): object \"FETCH\" differs only in case from object \"fetch\" in the same scope" {  } { { "spj_cache_4w_v2.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v" 46 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1708569130563 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spj_cache_4w_v2.v 1 1 " "Found 1 design units, including 1 entities, in source file spj_cache_4w_v2.v" { { "Info" "ISGN_ENTITY_NAME" "1 spj_cache_4w_v2 " "Found entity 1: spj_cache_4w_v2" {  } { { "spj_cache_4w_v2.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708569130564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708569130564 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spj_riscv_ram1.v 1 1 " "Found 1 design units, including 1 entities, in source file spj_riscv_ram1.v" { { "Info" "ISGN_ENTITY_NAME" "1 spj_riscv_ram1 " "Found entity 1: spj_riscv_ram1" {  } { { "spj_riscv_ram1.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_riscv_ram1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708569130570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1708569130570 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "add_carry spj_fp_adder.v(38) " "Verilog HDL Implicit Net warning at spj_fp_adder.v(38): created implicit net for \"add_carry\"" {  } { { "spj_fp_adder.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_fp_adder.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708569130570 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sub_borrow spj_fp_adder.v(39) " "Verilog HDL Implicit Net warning at spj_fp_adder.v(39): created implicit net for \"sub_borrow\"" {  } { { "spj_fp_adder.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_fp_adder.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1708569130570 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "early_restart spj_cache_4w_v2.v(159) " "Verilog HDL error at spj_cache_4w_v2.v(159): object \"early_restart\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "spj_cache_4w_v2.v" "" { Text "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/spj_cache_4w_v2.v" 159 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Design Software" 0 -1 1708569130573 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/output_files/spj_riscv_core.map.smsg " "Generated suppressed messages file C:/Users/spjac/OneDrive/Documents/School Work/721 ATDCS Projects/RISC-V-CORE/spj_riscv_core/output_files/spj_riscv_core.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1708569130604 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 1  3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4778 " "Peak virtual memory: 4778 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708569130611 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Feb 21 21:32:10 2024 " "Processing ended: Wed Feb 21 21:32:10 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708569130611 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708569130611 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708569130611 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1708569130611 ""}
