--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 2
-n 3 -fastpaths -xml main_DP.twx main_DP.ncd -o main_DP.twr main_DP.pcf -ucf
main_DP.ucf

Design file:              main_DP.ncd
Physical constraint file: main_DP.pcf
Device,package,speed:     xc6slx45,csg324,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X37Y106.B5), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.674ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      3.639ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y108.AQ     Tcklo                 0.498   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X42Y107.C3     net (fanout=1)        0.575   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X42Y107.C      Tilo                  0.235   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X42Y107.A1     net (fanout=2)        0.539   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X42Y107.A      Tilo                  0.235   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X42Y107.B6     net (fanout=1)        0.143   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X42Y107.B      Tilo                  0.235   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X37Y106.B5     net (fanout=1)        0.806   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X37Y106.CLK    Tas                   0.373   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      3.639ns (1.576ns logic, 2.063ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X44Y107.AX), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.940ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.905ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y108.AQ     Tcklo                 0.498   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X42Y107.C3     net (fanout=1)        0.575   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X42Y107.C      Tilo                  0.235   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X44Y107.AX     net (fanout=2)        0.512   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X44Y107.CLK    Tdick                 0.085   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.905ns (0.818ns logic, 1.087ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X42Y107.C3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.457ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.422ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y108.AQ     Tcklo                 0.498   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X42Y107.C3     net (fanout=1)        0.575   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X42Y107.CLK    Tas                   0.349   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.422ns (0.847ns logic, 0.575ns route)
                                                       (59.6% logic, 40.4% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X42Y107.C3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.664ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      0.699ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y108.AQ     Tcklo                 0.237   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X42Y107.C3     net (fanout=1)        0.272   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X42Y107.CLK    Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      0.699ns (0.427ns logic, 0.272ns route)
                                                       (61.1% logic, 38.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X44Y107.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.885ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      0.920ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y108.AQ     Tcklo                 0.237   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X42Y107.C3     net (fanout=1)        0.272   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X42Y107.C      Tilo                  0.142   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X44Y107.AX     net (fanout=2)        0.228   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X44Y107.CLK    Tckdi       (-Th)    -0.041   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      0.920ns (0.420ns logic, 0.500ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X37Y106.B5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.783ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      1.818ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<13> falling
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y108.AQ     Tcklo                 0.237   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X42Y107.C3     net (fanout=1)        0.272   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X42Y107.C      Tilo                  0.142   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/Mmux_DIRTY_dstat11
    SLICE_X42Y107.A1     net (fanout=2)        0.251   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X42Y107.A      Tilo                  0.142   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X42Y107.B6     net (fanout=1)        0.011   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O111
    SLICE_X42Y107.B      Tilo                  0.142   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O113
    SLICE_X37Y106.B5     net (fanout=1)        0.406   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O112
    SLICE_X37Y106.CLK    Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/Mmux_O116
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      1.818ns (0.878ns logic, 0.940ns route)
                                                       (48.3% logic, 51.7% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_ila_pro_0_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;

 12 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X42Y108.SR), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     3.721ns (data path - clock path skew + uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      1.213ns (Levels of Logic = 0)
  Clock Path Skew:      -2.473ns (1.983 - 4.456)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y109.AQ     Tcko                  0.430   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X42Y108.SR     net (fanout=11)       0.578   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
    SLICE_X42Y108.CLK    Trck                  0.205   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.213ns (0.635ns logic, 0.578ns route)
                                                       (52.3% logic, 47.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X42Y108.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     3.455ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.455ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y107.AQ     Tcko                  0.476   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X40Y107.B2     net (fanout=2)        0.554   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X40Y107.B      Tilo                  0.235   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X45Y108.B5     net (fanout=9)        1.560   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X45Y108.B      Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X42Y108.CLK    net (fanout=4)        0.371   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.455ns (0.970ns logic, 2.485ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.143ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.143ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y107.BQ     Tcko                  0.476   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[7].I_NE0.U_TARGET
    SLICE_X40Y107.B5     net (fanout=3)        0.242   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
    SLICE_X40Y107.B      Tilo                  0.235   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X45Y108.B5     net (fanout=9)        1.560   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X45Y108.B      Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X42Y108.CLK    net (fanout=4)        0.371   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.143ns (0.970ns logic, 2.173ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Delay (setup path):     3.088ns (data path)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      3.088ns (Levels of Logic = 2)
  Source Clock:         icon_control0<0> rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y107.AQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    SLICE_X45Y108.C3     net (fanout=8)        1.549   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<8>
    SLICE_X45Y108.CMUX   Tilo                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X45Y108.B6     net (fanout=1)        0.142   U_icon_pro/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X45Y108.B      Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X42Y108.CLK    net (fanout=4)        0.371   icon_control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      3.088ns (1.026ns logic, 2.062ns route)
                                                       (33.2% logic, 66.8% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J4_TO_D2_ila_pro_0_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X42Y108.SR), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.439ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      0.585ns (Levels of Logic = 0)
  Clock Path Skew:      0.111ns (1.845 - 1.734)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    icon_control0<13> falling
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y109.AQ     Tcko                  0.198   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_GEN_DELAY[3].U_FD
    SLICE_X42Y108.SR     net (fanout=11)       0.280   U_ila_pro_0/U0/I_YES_D.U_ILA/iARM
    SLICE_X42Y108.CLK    Tremck      (-Th)    -0.107   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.585ns (0.305ns logic, 0.280ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2842 paths analyzed, 457 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.871ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_TDO_reg (SLICE_X41Y106.B4), 105 paths
--------------------------------------------------------------------------------
Slack (setup path):     19.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.836ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y42.DOA4    Trcko_DOA             2.100   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    SLICE_X24Y85.D2      net (fanout=1)        2.644   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<22>
    SLICE_X24Y85.D       Tilo                  0.235   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_121
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_121
    SLICE_X19Y89.B1      net (fanout=1)        1.213   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_121
    SLICE_X19Y89.B       Tilo                  0.259   U_ila_pro_0/U0/iDATA<39>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7
    SLICE_X21Y93.B1      net (fanout=1)        0.976   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7
    SLICE_X21Y93.B       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>1
    SLICE_X41Y106.C4     net (fanout=1)        2.166   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X41Y106.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X41Y106.B4     net (fanout=1)        0.352   icon_control0<3>
    SLICE_X41Y106.CLK    Tas                   0.373   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     10.836ns (3.485ns logic, 7.351ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.408ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.557ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y42.DOA5    Trcko_DOA             2.100   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    SLICE_X24Y85.D5      net (fanout=1)        2.365   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<23>
    SLICE_X24Y85.D       Tilo                  0.235   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_121
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_121
    SLICE_X19Y89.B1      net (fanout=1)        1.213   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_121
    SLICE_X19Y89.B       Tilo                  0.259   U_ila_pro_0/U0/iDATA<39>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7
    SLICE_X21Y93.B1      net (fanout=1)        0.976   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7
    SLICE_X21Y93.B       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>1
    SLICE_X41Y106.C4     net (fanout=1)        2.166   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X41Y106.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X41Y106.B4     net (fanout=1)        0.352   icon_control0<3>
    SLICE_X41Y106.CLK    Tas                   0.373   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     10.557ns (3.485ns logic, 7.072ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     19.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Destination:          U_icon_pro/U0/U_ICON/U_TDO_reg (FF)
  Requirement:          30.000ns
  Data Path Delay:      10.521ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 to U_icon_pro/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    RAMB16_X0Y42.DOA3    Trcko_DOA             2.100   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    SLICE_X24Y85.D1      net (fanout=1)        2.329   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_data<21>
    SLICE_X24Y85.D       Tilo                  0.235   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_121
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_121
    SLICE_X19Y89.B1      net (fanout=1)        1.213   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_121
    SLICE_X19Y89.B       Tilo                  0.259   U_ila_pro_0/U0/iDATA<39>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7
    SLICE_X21Y93.B1      net (fanout=1)        0.976   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RD_COL_MUX/I6.U_MUX64/Mmux_O_7
    SLICE_X21Y93.B       Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/rd_col_addr_dly<5>1
    SLICE_X41Y106.C4     net (fanout=1)        2.166   U_ila_pro_0/U0/I_YES_D.U_ILA/iDATA_DOUT
    SLICE_X41Y106.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/iTDO
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X41Y106.B4     net (fanout=1)        0.352   icon_control0<3>
    SLICE_X41Y106.CLK    Tas                   0.373   U_icon_pro/U0/U_ICON/iTDO
                                                       U_icon_pro/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O11
                                                       U_icon_pro/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                     10.521ns (3.485ns logic, 7.036ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAMB16_X0Y42.ENA), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.054ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.911ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y110.AQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X44Y108.B2     net (fanout=1)        0.741   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X44Y108.BMUX   Tilo                  0.326   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X40Y107.A1     net (fanout=9)        1.612   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X40Y107.A      Tilo                  0.235   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X0Y42.ENA     net (fanout=8)        5.347   icon_control0<6>
    RAMB16_X0Y42.CLKA    Trcck_ENA             0.220   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      8.911ns (1.211ns logic, 7.700ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     21.552ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.413ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.BQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X45Y107.C4     net (fanout=4)        0.996   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X45Y107.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X40Y107.A4     net (fanout=9)        0.926   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X40Y107.A      Tilo                  0.235   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X0Y42.ENA     net (fanout=8)        5.347   icon_control0<6>
    RAMB16_X0Y42.CLKA    Trcck_ENA             0.220   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      8.413ns (1.144ns logic, 7.269ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      7.953ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.DQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X45Y107.C1     net (fanout=4)        0.536   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X45Y107.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X40Y107.A4     net (fanout=9)        0.926   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X40Y107.A      Tilo                  0.235   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X0Y42.ENA     net (fanout=8)        5.347   icon_control0<6>
    RAMB16_X0Y42.CLKA    Trcck_ENA             0.220   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      7.953ns (1.144ns logic, 6.809ns route)
                                                       (14.4% logic, 85.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAMB16_X0Y46.ENA), 11 paths
--------------------------------------------------------------------------------
Slack (setup path):     21.915ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      8.050ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y110.AQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X44Y108.B2     net (fanout=1)        0.741   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X44Y108.BMUX   Tilo                  0.326   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X40Y107.A1     net (fanout=9)        1.612   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X40Y107.A      Tilo                  0.235   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X0Y46.ENA     net (fanout=8)        4.486   icon_control0<6>
    RAMB16_X0Y46.CLKA    Trcck_ENA             0.220   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      8.050ns (1.211ns logic, 6.839ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      7.552ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.BQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X45Y107.C4     net (fanout=4)        0.996   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X45Y107.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X40Y107.A4     net (fanout=9)        0.926   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X40Y107.A      Tilo                  0.235   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X0Y46.ENA     net (fanout=8)        4.486   icon_control0<6>
    RAMB16_X0Y46.CLKA    Trcck_ENA             0.220   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      7.552ns (1.144ns logic, 6.408ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     22.873ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18 (RAM)
  Requirement:          30.000ns
  Data Path Delay:      7.092ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 0.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.DQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X45Y107.C1     net (fanout=4)        0.536   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X45Y107.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X40Y107.A4     net (fanout=9)        0.926   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X40Y107.A      Tilo                  0.235   U_icon_pro/U0/U_ICON/iCOMMAND_GRP<1>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    RAMB16_X0Y46.ENA     net (fanout=8)        4.486   icon_control0<6>
    RAMB16_X0Y46.CLKA    Trcck_ENA             0.220   U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18
    -------------------------------------------------  ---------------------------
    Total                                      7.092ns (1.144ns logic, 5.948ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (SLICE_X32Y98.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y98.CQ      Tcko                  0.200   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[14].U_SEL
    SLICE_X32Y98.DX      net (fanout=1)        0.137   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<15>
    SLICE_X32Y98.CLK     Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<16>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[15].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (SLICE_X32Y99.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y99.CQ      Tcko                  0.200   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[10].U_SEL
    SLICE_X32Y99.DX      net (fanout=1)        0.137   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<11>
    SLICE_X32Y99.CLK     Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[11].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.248ns logic, 0.137ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (SLICE_X32Y104.DX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.392ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising at 30.000ns
  Destination Clock:    icon_control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y104.CQ     Tcko                  0.200   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[6].U_SEL
    SLICE_X32Y104.DX     net (fanout=2)        0.144   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<7>
    SLICE_X32Y104.CLK    Tckdi       (-Th)    -0.048   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<8>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[7].U_SEL
    -------------------------------------------------  ---------------------------
    Total                                      0.392ns (0.248ns logic, 0.144ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[2].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X1Y40.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[0].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X0Y46.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------
Slack: 26.430ns (period - min period limit)
  Period: 30.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKA
  Logical resource: U_ila_pro_0/U0/I_YES_D.U_ILA/U_CAPSTOR/I_CASE1.I_YES_TB.U_TRACE_BUFFER/U_RAM/I_S6.U_CS_BRAM_CASCADE_S6/I_DEPTH_LTEQ_16K.U_SBRAM_0/I_B18KGT0.G_RAMB18[1].u_ramb18/U_RAMB18/CLKA
  Location pin: RAMB16_X0Y42.CLKA
  Clock network: icon_control0<0>
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.657ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (SLICE_X41Y107.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.343ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.622ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.AQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X45Y109.A4     net (fanout=3)        1.535   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X45Y109.A      Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X41Y107.CE     net (fanout=3)        0.990   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X41Y107.CLK    Tceck                 0.408   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[10].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.622ns (1.097ns logic, 2.525ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X41Y107.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.361ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.604ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.AQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X45Y109.A4     net (fanout=3)        1.535   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X45Y109.A      Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X41Y107.CE     net (fanout=3)        0.990   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X41Y107.CLK    Tceck                 0.390   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.604ns (1.079ns logic, 2.525ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X41Y107.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.369ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.596ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.AQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X45Y109.A4     net (fanout=3)        1.535   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X45Y109.A      Tilo                  0.259   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iDOUT_dly<4>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X41Y107.CE     net (fanout=3)        0.990   U_icon_pro/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X41Y107.CLK    Tceck                 0.382   U_icon_pro/U0/U_ICON/U_CMD/iTARGET<11>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.596ns (1.071ns logic, 2.525ns route)
                                                       (29.8% logic, 70.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X52Y108.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.164ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.199ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.AQ     Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y110.B1     net (fanout=3)        0.270   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X57Y110.B      Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X52Y108.SR     net (fanout=2)        0.557   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X52Y108.CLK    Tcksr       (-Th)    -0.018   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.199ns (0.372ns logic, 0.827ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (SLICE_X52Y108.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.173ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.208ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.AQ     Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y110.B1     net (fanout=3)        0.270   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X57Y110.B      Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X52Y108.SR     net (fanout=2)        0.557   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X52Y108.CLK    Tcksr       (-Th)    -0.027   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[3].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.208ns (0.381ns logic, 0.827ns route)
                                                       (31.5% logic, 68.5% route)
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (SLICE_X52Y108.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.174ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.209ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    icon_control0<0> rising at 0.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.AQ     Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y110.B1     net (fanout=3)        0.270   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X57Y110.B      Tilo                  0.156   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_iDATA_CMD_n
    SLICE_X52Y108.SR     net (fanout=2)        0.557   U_icon_pro/U0/U_ICON/U_SYNC/iDATA_CMD_n
    SLICE_X52Y108.CLK    Tcksr       (-Th)    -0.028   U_icon_pro/U0/U_ICON/U_SYNC/iSYNC_WORD<3>
                                                       U_icon_pro/U0/U_ICON/U_SYNC/G_SYNC_WORD[2].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.209ns (0.382ns logic, 0.827ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   0.997ns.
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X57Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    14.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      0.962ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.AQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y110.A6     net (fanout=3)        0.159   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X57Y110.CLK    Tas                   0.373   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.962ns (0.803ns logic, 0.159ns route)
                                                       (83.5% logic, 16.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point U_icon_pro/U0/U_ICON/U_iDATA_CMD (SLICE_X57Y110.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.443ns (requirement - (clock path skew + uncertainty - data path))
  Source:               U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          U_icon_pro/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.443ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         U_icon_pro/U0/iUPDATE_OUT rising
  Destination Clock:    U_icon_pro/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: U_icon_pro/U0/U_ICON/U_iDATA_CMD to U_icon_pro/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X57Y110.AQ     Tcko                  0.198   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    SLICE_X57Y110.A6     net (fanout=3)        0.030   U_icon_pro/U0/U_ICON/iDATA_CMD
    SLICE_X57Y110.CLK    Tah         (-Th)    -0.215   U_icon_pro/U0/U_ICON/iDATA_CMD
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD_n
                                                       U_icon_pro/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      0.443ns (0.413ns logic, 0.030ns route)
                                                       (93.2% logic, 6.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 1297 paths analyzed, 181 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[34].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X12Y109.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.250ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[34].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      9.215ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[34].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y110.AQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X44Y108.B2     net (fanout=1)        0.741   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X44Y108.BMUX   Tilo                  0.326   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X35Y106.D1     net (fanout=9)        2.482   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X35Y106.DMUX   Tilo                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X12Y109.SR     net (fanout=18)       4.573   icon_control0<21>
    SLICE_X12Y109.CLK    Trck                  0.326   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[34].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      9.215ns (1.419ns logic, 7.796ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.912ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[34].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      8.877ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[34].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.BQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X45Y107.C4     net (fanout=4)        0.996   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X45Y107.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X35Y106.D2     net (fanout=9)        1.956   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X35Y106.DMUX   Tilo                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X12Y109.SR     net (fanout=18)       4.573   icon_control0<21>
    SLICE_X12Y109.CLK    Trck                  0.326   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[34].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      8.877ns (1.352ns logic, 7.525ns route)
                                                       (15.2% logic, 84.8% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.452ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[34].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      8.417ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[34].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.DQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X45Y107.C1     net (fanout=4)        0.536   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X45Y107.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X35Y106.D2     net (fanout=9)        1.956   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X35Y106.DMUX   Tilo                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X12Y109.SR     net (fanout=18)       4.573   icon_control0<21>
    SLICE_X12Y109.CLK    Trck                  0.326   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[34].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      8.417ns (1.352ns logic, 7.065ns route)
                                                       (16.1% logic, 83.9% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[38].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X11Y109.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.233ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[38].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      9.198ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[38].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y110.AQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X44Y108.B2     net (fanout=1)        0.741   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X44Y108.BMUX   Tilo                  0.326   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X35Y106.D1     net (fanout=9)        2.482   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X35Y106.DMUX   Tilo                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X11Y109.SR     net (fanout=18)       4.533   icon_control0<21>
    SLICE_X11Y109.CLK    Trck                  0.349   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<38>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[38].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      9.198ns (1.442ns logic, 7.756ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.895ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[38].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      8.860ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[38].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.BQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X45Y107.C4     net (fanout=4)        0.996   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X45Y107.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X35Y106.D2     net (fanout=9)        1.956   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X35Y106.DMUX   Tilo                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X11Y109.SR     net (fanout=18)       4.533   icon_control0<21>
    SLICE_X11Y109.CLK    Trck                  0.349   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<38>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[38].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      8.860ns (1.375ns logic, 7.485ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.435ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[38].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      8.400ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[38].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.DQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X45Y107.C1     net (fanout=4)        0.536   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X45Y107.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X35Y106.D2     net (fanout=9)        1.956   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X35Y106.DMUX   Tilo                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X11Y109.SR     net (fanout=18)       4.533   icon_control0<21>
    SLICE_X11Y109.CLK    Trck                  0.349   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<38>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[38].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      8.400ns (1.375ns logic, 7.025ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[33].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (SLICE_X12Y109.SR), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     9.222ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[33].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      9.187ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[33].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y110.AQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iSYNC
                                                       U_icon_pro/U0/U_ICON/U_SYNC/U_SYNC
    SLICE_X44Y108.B2     net (fanout=1)        0.741   U_icon_pro/U0/U_ICON/iSYNC
    SLICE_X44Y108.BMUX   Tilo                  0.326   U_ila_pro_0/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/U_DATA_VALID
    SLICE_X35Y106.D1     net (fanout=9)        2.482   U_icon_pro/U0/U_ICON/U_CTRL_OUT/iDATA_VALID
    SLICE_X35Y106.DMUX   Tilo                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X12Y109.SR     net (fanout=18)       4.573   icon_control0<21>
    SLICE_X12Y109.CLK    Trck                  0.298   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[33].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      9.187ns (1.391ns logic, 7.796ns route)
                                                       (15.1% logic, 84.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.884ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[33].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      8.849ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[33].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.BQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X45Y107.C4     net (fanout=4)        0.996   U_icon_pro/U0/U_ICON/iCORE_ID<1>
    SLICE_X45Y107.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X35Y106.D2     net (fanout=9)        1.956   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X35Y106.DMUX   Tilo                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X12Y109.SR     net (fanout=18)       4.573   icon_control0<21>
    SLICE_X12Y109.CLK    Trck                  0.298   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[33].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      8.849ns (1.324ns logic, 7.525ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.424ns (data path - clock path skew + uncertainty)
  Source:               U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[33].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Data Path Delay:      8.389ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[33].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y107.DQ     Tcko                  0.430   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X45Y107.C1     net (fanout=4)        0.536   U_icon_pro/U0/U_ICON/iCORE_ID<3>
    SLICE_X45Y107.C      Tilo                  0.259   U_icon_pro/U0/U_ICON/iCORE_ID<3>
                                                       U_icon_pro/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X35Y106.D2     net (fanout=9)        1.956   U_icon_pro/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X35Y106.DMUX   Tilo                  0.337   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_RESET_EDGE/iDOUT<0>
                                                       U_icon_pro/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[1].U_HCE
    SLICE_X12Y109.SR     net (fanout=18)       4.573   icon_control0<21>
    SLICE_X12Y109.CLK    Trck                  0.298   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[33].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    -------------------------------------------------  ---------------------------
    Total                                      8.389ns (1.324ns logic, 7.065ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (SLICE_X32Y100.B5), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.530ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR (FF)
  Data Path Delay:      0.565ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y99.BQ      Tcko                  0.200   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<12>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[9].U_SEL
    SLICE_X32Y100.B5     net (fanout=2)        0.175   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<10>
    SLICE_X32Y100.CLK    Tah         (-Th)    -0.190   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<9>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[9].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.565ns (0.390ns logic, 0.175ns route)
                                                       (69.0% logic, 31.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X30Y110.AX), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.435ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.470ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y110.AQ     Tcko                  0.200   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X30Y110.AX     net (fanout=1)        0.229   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X30Y110.CLK    Tckdi       (-Th)    -0.041   U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.470ns (0.241ns logic, 0.229ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (SLICE_X35Y103.C4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.610ns (datapath - clock path skew - uncertainty)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR (FF)
  Data Path Delay:      0.645ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         icon_control0<0> rising
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL to U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y102.CQ     Tcko                  0.234   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<4>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[2].U_SEL
    SLICE_X35Y103.C4     net (fanout=2)        0.196   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<3>
    SLICE_X35Y103.CLK    Tah         (-Th)    -0.215   U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<3>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_CAP_ADDR_MUX
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[2].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      0.645ns (0.449ns logic, 0.196ns route)
                                                       (69.6% logic, 30.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 339 paths analyzed, 292 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLD (SLICE_X26Y109.D2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.868ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[38].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLD (FF)
  Data Path Delay:      4.868ns (Levels of Logic = 0)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[38].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y109.CQ     Tcko                  0.430   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<38>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[38].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    SLICE_X26Y109.D2     net (fanout=2)        4.438   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<38>
    -------------------------------------------------  ---------------------------
    Total                                      4.868ns (0.430ns logic, 4.438ns route)
                                                       (8.8% logic, 91.2% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB (SLICE_X26Y109.B4), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.863ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[35].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB (FF)
  Data Path Delay:      4.863ns (Levels of Logic = 0)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[35].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[4].U_GAND_SRL_SLICE/U_SRLB
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y109.DMUX   Tshcko                0.535   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<31>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[35].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    SLICE_X26Y109.B4     net (fanout=2)        4.328   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<35>
    -------------------------------------------------  ---------------------------
    Total                                      4.863ns (0.535ns logic, 4.328ns route)
                                                       (11.0% logic, 89.0% route)

--------------------------------------------------------------------------------

Paths for end point U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD (SLICE_X26Y106.D2), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     4.473ns (data path)
  Source:               U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 (FF)
  Destination:          U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD (FF)
  Data Path Delay:      4.473ns (Levels of Logic = 0)
  Source Clock:         clk_BUFGP rising at 0.000ns

  Maximum Data Path at Slow Process Corner: U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1 to U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/U_CS_GAND_SRL_S6/I_USE_RPM_NE0.U_GAND_SRL_SET/I_WHOLE_SLICE.G_SLICE_IDX[1].U_GAND_SRL_SLICE/U_SRLD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y108.CQ     Tcko                  0.476   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<15>
                                                       U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/G_GAND_DLY1[14].I_IN_RANGE.I_USE_INPUT_REG_NE0.U_GAND_DLY1
    SLICE_X26Y106.D2     net (fanout=2)        3.997   U_ila_pro_0/U0/I_YES_D.U_ILA/U_TRIG/U_TM/G_NMU[1].U_M/U_MU/I_MUT_GANDX.U_match/I_CS_GANDX.U_CS_GANDX_SRL/I_S6.U_CS_GANDX_SRL_S6/gand_dly1<14>
    -------------------------------------------------  ---------------------------
    Total                                      4.473ns (0.476ns logic, 3.997ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 40%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 763723396860 paths analyzed, 30449 endpoints analyzed, 1555 failing endpoints
 1555 timing errors detected. (1555 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  26.612ns.
--------------------------------------------------------------------------------

Paths for end point DP_main_mfc/DP_matching/Mram_scr_0217/DP (SLICE_X10Y81.CE), 134566499 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP_main_mfc/DP_matching/i_2 (FF)
  Destination:          DP_main_mfc/DP_matching/Mram_scr_0217/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      26.559ns (Levels of Logic = 11)
  Clock Path Skew:      -0.018ns (0.296 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP_main_mfc/DP_matching/i_2 to DP_main_mfc/DP_matching/Mram_scr_0217/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y82.AQ      Tcko                  0.430   DP_main_mfc/DP_matching/i<1>
                                                       DP_main_mfc/DP_matching/i_2
    SLICE_X23Y82.D2      net (fanout=440)      1.081   DP_main_mfc/DP_matching/i<2>
    SLICE_X23Y82.DMUX    Tilo                  0.337   DP_main_mfc/DP_matching/i<3>
                                                       DP_main_mfc/DP_matching/Msub_GND_23_o_GND_23_o_sub_20_OUT<5:0>_xor<4>11
    SLICE_X30Y83.A5      net (fanout=243)      1.460   DP_main_mfc/DP_matching/GND_23_o_GND_23_o_sub_20_OUT<4>
    SLICE_X30Y83.A       Tilo                  0.254   DP_main_mfc/DP_matching/i<5>_read_port_493_OUT<1>
                                                       DP_main_mfc/DP_matching/Mram_len_18/DP
    SLICE_X17Y86.C4      net (fanout=10)       1.583   DP_main_mfc/DP_matching/GND_23_o_read_port_497_OUT<1>
    SLICE_X17Y86.C       Tilo                  0.259   DP_main_mfc/DP_matching/Madd_n3402_xor<3>11
                                                       DP_main_mfc/DP_matching/_n3762<4>12111
    SLICE_X20Y86.C6      net (fanout=8)        0.825   DP_main_mfc/DP_matching/Madd_n3402_xor<3>11
    SLICE_X20Y86.CMUX    Tilo                  0.403   DP_main_mfc/DP_matching/_n3825<10>5
                                                       DP_main_mfc/DP_matching/Madd_n3402_xor<6>13_G
                                                       DP_main_mfc/DP_matching/Madd_n3402_xor<6>13
    DSP48_X0Y21.B6       net (fanout=2)        1.299   DP_main_mfc/DP_matching/n3402<6>
    DSP48_X0Y21.P37      Tdspdo_B_P            4.384   DP_main_mfc/DP_matching/Mmult_n3260_submult_0
                                                       DP_main_mfc/DP_matching/Mmult_n3260_submult_0
    DSP48_X0Y22.C20      net (fanout=1)        1.889   DP_main_mfc/DP_matching/Mmult_n3260_submult_0_P37_to_Mmult_n3260_submult_01
    DSP48_X0Y22.P17      Tdspdo_C_P            3.141   DP_main_mfc/DP_matching/Mmult_n3260_submult_01
                                                       DP_main_mfc/DP_matching/Mmult_n3260_submult_01
    SLICE_X8Y91.A6       net (fanout=2)        1.045   DP_main_mfc/DP_matching/Mmult_n3260_submult_0_34
    SLICE_X8Y91.AMUX     Topaa                 0.449   DP_main_mfc/DP_matching/Mmult_n3260_Madd_cy<37>
                                                       DP_main_mfc/DP_matching/Mmult_n3260_Madd_lut<34>
                                                       DP_main_mfc/DP_matching/Mmult_n3260_Madd_cy<37>
    SLICE_X8Y89.B4       net (fanout=1)        0.899   DP_main_mfc/DP_matching/n3260<34>
    SLICE_X8Y89.COUT     Topcyb                0.448   DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_cy<19>
                                                       DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_lut<17>
                                                       DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_cy<19>
    SLICE_X20Y87.A4      net (fanout=28)       1.428   DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_cy<19>
    SLICE_X20Y87.A       Tilo                  0.235   DP_main_mfc/DP_matching/_n3676<6>2
                                                       DP_main_mfc/DP_matching/_n3614111
    SLICE_X20Y86.B4      net (fanout=1)        0.487   DP_main_mfc/DP_matching/_n3614111
    SLICE_X20Y86.BMUX    Tilo                  0.298   DP_main_mfc/DP_matching/_n3825<10>5
                                                       DP_main_mfc/DP_matching/_n3614112
    SLICE_X13Y92.C6      net (fanout=2)        1.220   DP_main_mfc/DP_matching/_n361411
    SLICE_X13Y92.C       Tilo                  0.259   DP_main_mfc/DP_matching/_n3822
                                                       DP_main_mfc/DP_matching/_n38222
    SLICE_X10Y81.CE      net (fanout=78)       2.077   DP_main_mfc/DP_matching/_n3822
    SLICE_X10Y81.CLK     Tceck                 0.369   DP_main_mfc/DP_matching/i<5>_read_port_322_OUT<15>
                                                       DP_main_mfc/DP_matching/Mram_scr_0217/DP
    -------------------------------------------------  ---------------------------
    Total                                     26.559ns (11.266ns logic, 15.293ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP_main_mfc/DP_matching/i_2 (FF)
  Destination:          DP_main_mfc/DP_matching/Mram_scr_0217/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      26.540ns (Levels of Logic = 11)
  Clock Path Skew:      -0.018ns (0.296 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP_main_mfc/DP_matching/i_2 to DP_main_mfc/DP_matching/Mram_scr_0217/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y82.AQ      Tcko                  0.430   DP_main_mfc/DP_matching/i<1>
                                                       DP_main_mfc/DP_matching/i_2
    SLICE_X23Y82.D2      net (fanout=440)      1.081   DP_main_mfc/DP_matching/i<2>
    SLICE_X23Y82.DMUX    Tilo                  0.337   DP_main_mfc/DP_matching/i<3>
                                                       DP_main_mfc/DP_matching/Msub_GND_23_o_GND_23_o_sub_20_OUT<5:0>_xor<4>11
    SLICE_X30Y83.A5      net (fanout=243)      1.460   DP_main_mfc/DP_matching/GND_23_o_GND_23_o_sub_20_OUT<4>
    SLICE_X30Y83.A       Tilo                  0.254   DP_main_mfc/DP_matching/i<5>_read_port_493_OUT<1>
                                                       DP_main_mfc/DP_matching/Mram_len_18/DP
    SLICE_X17Y86.C4      net (fanout=10)       1.583   DP_main_mfc/DP_matching/GND_23_o_read_port_497_OUT<1>
    SLICE_X17Y86.C       Tilo                  0.259   DP_main_mfc/DP_matching/Madd_n3402_xor<3>11
                                                       DP_main_mfc/DP_matching/_n3762<4>12111
    SLICE_X20Y86.C6      net (fanout=8)        0.825   DP_main_mfc/DP_matching/Madd_n3402_xor<3>11
    SLICE_X20Y86.CMUX    Tilo                  0.403   DP_main_mfc/DP_matching/_n3825<10>5
                                                       DP_main_mfc/DP_matching/Madd_n3402_xor<6>13_G
                                                       DP_main_mfc/DP_matching/Madd_n3402_xor<6>13
    DSP48_X0Y21.B6       net (fanout=2)        1.299   DP_main_mfc/DP_matching/n3402<6>
    DSP48_X0Y21.P37      Tdspdo_B_P            4.384   DP_main_mfc/DP_matching/Mmult_n3260_submult_0
                                                       DP_main_mfc/DP_matching/Mmult_n3260_submult_0
    DSP48_X0Y22.C20      net (fanout=1)        1.889   DP_main_mfc/DP_matching/Mmult_n3260_submult_0_P37_to_Mmult_n3260_submult_01
    DSP48_X0Y22.P17      Tdspdo_C_P            3.141   DP_main_mfc/DP_matching/Mmult_n3260_submult_01
                                                       DP_main_mfc/DP_matching/Mmult_n3260_submult_01
    SLICE_X8Y91.A6       net (fanout=2)        1.045   DP_main_mfc/DP_matching/Mmult_n3260_submult_0_34
    SLICE_X8Y91.DMUX     Topad                 0.667   DP_main_mfc/DP_matching/Mmult_n3260_Madd_cy<37>
                                                       DP_main_mfc/DP_matching/Mmult_n3260_Madd_lut<34>
                                                       DP_main_mfc/DP_matching/Mmult_n3260_Madd_cy<37>
    SLICE_X8Y89.C4       net (fanout=1)        0.762   DP_main_mfc/DP_matching/n3260<37>
    SLICE_X8Y89.COUT     Topcyc                0.348   DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_cy<19>
                                                       DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_lutdi18
                                                       DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_cy<19>
    SLICE_X20Y87.A4      net (fanout=28)       1.428   DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_cy<19>
    SLICE_X20Y87.A       Tilo                  0.235   DP_main_mfc/DP_matching/_n3676<6>2
                                                       DP_main_mfc/DP_matching/_n3614111
    SLICE_X20Y86.B4      net (fanout=1)        0.487   DP_main_mfc/DP_matching/_n3614111
    SLICE_X20Y86.BMUX    Tilo                  0.298   DP_main_mfc/DP_matching/_n3825<10>5
                                                       DP_main_mfc/DP_matching/_n3614112
    SLICE_X13Y92.C6      net (fanout=2)        1.220   DP_main_mfc/DP_matching/_n361411
    SLICE_X13Y92.C       Tilo                  0.259   DP_main_mfc/DP_matching/_n3822
                                                       DP_main_mfc/DP_matching/_n38222
    SLICE_X10Y81.CE      net (fanout=78)       2.077   DP_main_mfc/DP_matching/_n3822
    SLICE_X10Y81.CLK     Tceck                 0.369   DP_main_mfc/DP_matching/i<5>_read_port_322_OUT<15>
                                                       DP_main_mfc/DP_matching/Mram_scr_0217/DP
    -------------------------------------------------  ---------------------------
    Total                                     26.540ns (11.384ns logic, 15.156ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP_main_mfc/DP_matching/i_2 (FF)
  Destination:          DP_main_mfc/DP_matching/Mram_scr_0217/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      26.522ns (Levels of Logic = 11)
  Clock Path Skew:      -0.018ns (0.296 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP_main_mfc/DP_matching/i_2 to DP_main_mfc/DP_matching/Mram_scr_0217/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y82.AQ      Tcko                  0.430   DP_main_mfc/DP_matching/i<1>
                                                       DP_main_mfc/DP_matching/i_2
    SLICE_X23Y82.D2      net (fanout=440)      1.081   DP_main_mfc/DP_matching/i<2>
    SLICE_X23Y82.DMUX    Tilo                  0.337   DP_main_mfc/DP_matching/i<3>
                                                       DP_main_mfc/DP_matching/Msub_GND_23_o_GND_23_o_sub_20_OUT<5:0>_xor<4>11
    SLICE_X30Y83.A5      net (fanout=243)      1.460   DP_main_mfc/DP_matching/GND_23_o_GND_23_o_sub_20_OUT<4>
    SLICE_X30Y83.A       Tilo                  0.254   DP_main_mfc/DP_matching/i<5>_read_port_493_OUT<1>
                                                       DP_main_mfc/DP_matching/Mram_len_18/DP
    SLICE_X17Y86.C4      net (fanout=10)       1.583   DP_main_mfc/DP_matching/GND_23_o_read_port_497_OUT<1>
    SLICE_X17Y86.C       Tilo                  0.259   DP_main_mfc/DP_matching/Madd_n3402_xor<3>11
                                                       DP_main_mfc/DP_matching/_n3762<4>12111
    SLICE_X20Y86.C6      net (fanout=8)        0.825   DP_main_mfc/DP_matching/Madd_n3402_xor<3>11
    SLICE_X20Y86.CMUX    Tilo                  0.403   DP_main_mfc/DP_matching/_n3825<10>5
                                                       DP_main_mfc/DP_matching/Madd_n3402_xor<6>13_G
                                                       DP_main_mfc/DP_matching/Madd_n3402_xor<6>13
    DSP48_X0Y21.B6       net (fanout=2)        1.299   DP_main_mfc/DP_matching/n3402<6>
    DSP48_X0Y21.P37      Tdspdo_B_P            4.384   DP_main_mfc/DP_matching/Mmult_n3260_submult_0
                                                       DP_main_mfc/DP_matching/Mmult_n3260_submult_0
    DSP48_X0Y22.C20      net (fanout=1)        1.889   DP_main_mfc/DP_matching/Mmult_n3260_submult_0_P37_to_Mmult_n3260_submult_01
    DSP48_X0Y22.P17      Tdspdo_C_P            3.141   DP_main_mfc/DP_matching/Mmult_n3260_submult_01
                                                       DP_main_mfc/DP_matching/Mmult_n3260_submult_01
    SLICE_X8Y91.A6       net (fanout=2)        1.045   DP_main_mfc/DP_matching/Mmult_n3260_submult_0_34
    SLICE_X8Y91.AMUX     Topaa                 0.449   DP_main_mfc/DP_matching/Mmult_n3260_Madd_cy<37>
                                                       DP_main_mfc/DP_matching/Mmult_n3260_Madd_lut<34>
                                                       DP_main_mfc/DP_matching/Mmult_n3260_Madd_cy<37>
    SLICE_X8Y89.B4       net (fanout=1)        0.899   DP_main_mfc/DP_matching/n3260<34>
    SLICE_X8Y89.COUT     Topcyb                0.411   DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_cy<19>
                                                       DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_lutdi17
                                                       DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_cy<19>
    SLICE_X20Y87.A4      net (fanout=28)       1.428   DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_cy<19>
    SLICE_X20Y87.A       Tilo                  0.235   DP_main_mfc/DP_matching/_n3676<6>2
                                                       DP_main_mfc/DP_matching/_n3614111
    SLICE_X20Y86.B4      net (fanout=1)        0.487   DP_main_mfc/DP_matching/_n3614111
    SLICE_X20Y86.BMUX    Tilo                  0.298   DP_main_mfc/DP_matching/_n3825<10>5
                                                       DP_main_mfc/DP_matching/_n3614112
    SLICE_X13Y92.C6      net (fanout=2)        1.220   DP_main_mfc/DP_matching/_n361411
    SLICE_X13Y92.C       Tilo                  0.259   DP_main_mfc/DP_matching/_n3822
                                                       DP_main_mfc/DP_matching/_n38222
    SLICE_X10Y81.CE      net (fanout=78)       2.077   DP_main_mfc/DP_matching/_n3822
    SLICE_X10Y81.CLK     Tceck                 0.369   DP_main_mfc/DP_matching/i<5>_read_port_322_OUT<15>
                                                       DP_main_mfc/DP_matching/Mram_scr_0217/DP
    -------------------------------------------------  ---------------------------
    Total                                     26.522ns (11.229ns logic, 15.293ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point DP_main_mfc/DP_matching/Mram_scr_0216/DP (SLICE_X10Y81.CE), 134566499 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP_main_mfc/DP_matching/i_2 (FF)
  Destination:          DP_main_mfc/DP_matching/Mram_scr_0216/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      26.559ns (Levels of Logic = 11)
  Clock Path Skew:      -0.018ns (0.296 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP_main_mfc/DP_matching/i_2 to DP_main_mfc/DP_matching/Mram_scr_0216/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y82.AQ      Tcko                  0.430   DP_main_mfc/DP_matching/i<1>
                                                       DP_main_mfc/DP_matching/i_2
    SLICE_X23Y82.D2      net (fanout=440)      1.081   DP_main_mfc/DP_matching/i<2>
    SLICE_X23Y82.DMUX    Tilo                  0.337   DP_main_mfc/DP_matching/i<3>
                                                       DP_main_mfc/DP_matching/Msub_GND_23_o_GND_23_o_sub_20_OUT<5:0>_xor<4>11
    SLICE_X30Y83.A5      net (fanout=243)      1.460   DP_main_mfc/DP_matching/GND_23_o_GND_23_o_sub_20_OUT<4>
    SLICE_X30Y83.A       Tilo                  0.254   DP_main_mfc/DP_matching/i<5>_read_port_493_OUT<1>
                                                       DP_main_mfc/DP_matching/Mram_len_18/DP
    SLICE_X17Y86.C4      net (fanout=10)       1.583   DP_main_mfc/DP_matching/GND_23_o_read_port_497_OUT<1>
    SLICE_X17Y86.C       Tilo                  0.259   DP_main_mfc/DP_matching/Madd_n3402_xor<3>11
                                                       DP_main_mfc/DP_matching/_n3762<4>12111
    SLICE_X20Y86.C6      net (fanout=8)        0.825   DP_main_mfc/DP_matching/Madd_n3402_xor<3>11
    SLICE_X20Y86.CMUX    Tilo                  0.403   DP_main_mfc/DP_matching/_n3825<10>5
                                                       DP_main_mfc/DP_matching/Madd_n3402_xor<6>13_G
                                                       DP_main_mfc/DP_matching/Madd_n3402_xor<6>13
    DSP48_X0Y21.B6       net (fanout=2)        1.299   DP_main_mfc/DP_matching/n3402<6>
    DSP48_X0Y21.P37      Tdspdo_B_P            4.384   DP_main_mfc/DP_matching/Mmult_n3260_submult_0
                                                       DP_main_mfc/DP_matching/Mmult_n3260_submult_0
    DSP48_X0Y22.C20      net (fanout=1)        1.889   DP_main_mfc/DP_matching/Mmult_n3260_submult_0_P37_to_Mmult_n3260_submult_01
    DSP48_X0Y22.P17      Tdspdo_C_P            3.141   DP_main_mfc/DP_matching/Mmult_n3260_submult_01
                                                       DP_main_mfc/DP_matching/Mmult_n3260_submult_01
    SLICE_X8Y91.A6       net (fanout=2)        1.045   DP_main_mfc/DP_matching/Mmult_n3260_submult_0_34
    SLICE_X8Y91.AMUX     Topaa                 0.449   DP_main_mfc/DP_matching/Mmult_n3260_Madd_cy<37>
                                                       DP_main_mfc/DP_matching/Mmult_n3260_Madd_lut<34>
                                                       DP_main_mfc/DP_matching/Mmult_n3260_Madd_cy<37>
    SLICE_X8Y89.B4       net (fanout=1)        0.899   DP_main_mfc/DP_matching/n3260<34>
    SLICE_X8Y89.COUT     Topcyb                0.448   DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_cy<19>
                                                       DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_lut<17>
                                                       DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_cy<19>
    SLICE_X20Y87.A4      net (fanout=28)       1.428   DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_cy<19>
    SLICE_X20Y87.A       Tilo                  0.235   DP_main_mfc/DP_matching/_n3676<6>2
                                                       DP_main_mfc/DP_matching/_n3614111
    SLICE_X20Y86.B4      net (fanout=1)        0.487   DP_main_mfc/DP_matching/_n3614111
    SLICE_X20Y86.BMUX    Tilo                  0.298   DP_main_mfc/DP_matching/_n3825<10>5
                                                       DP_main_mfc/DP_matching/_n3614112
    SLICE_X13Y92.C6      net (fanout=2)        1.220   DP_main_mfc/DP_matching/_n361411
    SLICE_X13Y92.C       Tilo                  0.259   DP_main_mfc/DP_matching/_n3822
                                                       DP_main_mfc/DP_matching/_n38222
    SLICE_X10Y81.CE      net (fanout=78)       2.077   DP_main_mfc/DP_matching/_n3822
    SLICE_X10Y81.CLK     Tceck                 0.369   DP_main_mfc/DP_matching/i<5>_read_port_322_OUT<15>
                                                       DP_main_mfc/DP_matching/Mram_scr_0216/DP
    -------------------------------------------------  ---------------------------
    Total                                     26.559ns (11.266ns logic, 15.293ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP_main_mfc/DP_matching/i_2 (FF)
  Destination:          DP_main_mfc/DP_matching/Mram_scr_0216/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      26.540ns (Levels of Logic = 11)
  Clock Path Skew:      -0.018ns (0.296 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP_main_mfc/DP_matching/i_2 to DP_main_mfc/DP_matching/Mram_scr_0216/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y82.AQ      Tcko                  0.430   DP_main_mfc/DP_matching/i<1>
                                                       DP_main_mfc/DP_matching/i_2
    SLICE_X23Y82.D2      net (fanout=440)      1.081   DP_main_mfc/DP_matching/i<2>
    SLICE_X23Y82.DMUX    Tilo                  0.337   DP_main_mfc/DP_matching/i<3>
                                                       DP_main_mfc/DP_matching/Msub_GND_23_o_GND_23_o_sub_20_OUT<5:0>_xor<4>11
    SLICE_X30Y83.A5      net (fanout=243)      1.460   DP_main_mfc/DP_matching/GND_23_o_GND_23_o_sub_20_OUT<4>
    SLICE_X30Y83.A       Tilo                  0.254   DP_main_mfc/DP_matching/i<5>_read_port_493_OUT<1>
                                                       DP_main_mfc/DP_matching/Mram_len_18/DP
    SLICE_X17Y86.C4      net (fanout=10)       1.583   DP_main_mfc/DP_matching/GND_23_o_read_port_497_OUT<1>
    SLICE_X17Y86.C       Tilo                  0.259   DP_main_mfc/DP_matching/Madd_n3402_xor<3>11
                                                       DP_main_mfc/DP_matching/_n3762<4>12111
    SLICE_X20Y86.C6      net (fanout=8)        0.825   DP_main_mfc/DP_matching/Madd_n3402_xor<3>11
    SLICE_X20Y86.CMUX    Tilo                  0.403   DP_main_mfc/DP_matching/_n3825<10>5
                                                       DP_main_mfc/DP_matching/Madd_n3402_xor<6>13_G
                                                       DP_main_mfc/DP_matching/Madd_n3402_xor<6>13
    DSP48_X0Y21.B6       net (fanout=2)        1.299   DP_main_mfc/DP_matching/n3402<6>
    DSP48_X0Y21.P37      Tdspdo_B_P            4.384   DP_main_mfc/DP_matching/Mmult_n3260_submult_0
                                                       DP_main_mfc/DP_matching/Mmult_n3260_submult_0
    DSP48_X0Y22.C20      net (fanout=1)        1.889   DP_main_mfc/DP_matching/Mmult_n3260_submult_0_P37_to_Mmult_n3260_submult_01
    DSP48_X0Y22.P17      Tdspdo_C_P            3.141   DP_main_mfc/DP_matching/Mmult_n3260_submult_01
                                                       DP_main_mfc/DP_matching/Mmult_n3260_submult_01
    SLICE_X8Y91.A6       net (fanout=2)        1.045   DP_main_mfc/DP_matching/Mmult_n3260_submult_0_34
    SLICE_X8Y91.DMUX     Topad                 0.667   DP_main_mfc/DP_matching/Mmult_n3260_Madd_cy<37>
                                                       DP_main_mfc/DP_matching/Mmult_n3260_Madd_lut<34>
                                                       DP_main_mfc/DP_matching/Mmult_n3260_Madd_cy<37>
    SLICE_X8Y89.C4       net (fanout=1)        0.762   DP_main_mfc/DP_matching/n3260<37>
    SLICE_X8Y89.COUT     Topcyc                0.348   DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_cy<19>
                                                       DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_lutdi18
                                                       DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_cy<19>
    SLICE_X20Y87.A4      net (fanout=28)       1.428   DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_cy<19>
    SLICE_X20Y87.A       Tilo                  0.235   DP_main_mfc/DP_matching/_n3676<6>2
                                                       DP_main_mfc/DP_matching/_n3614111
    SLICE_X20Y86.B4      net (fanout=1)        0.487   DP_main_mfc/DP_matching/_n3614111
    SLICE_X20Y86.BMUX    Tilo                  0.298   DP_main_mfc/DP_matching/_n3825<10>5
                                                       DP_main_mfc/DP_matching/_n3614112
    SLICE_X13Y92.C6      net (fanout=2)        1.220   DP_main_mfc/DP_matching/_n361411
    SLICE_X13Y92.C       Tilo                  0.259   DP_main_mfc/DP_matching/_n3822
                                                       DP_main_mfc/DP_matching/_n38222
    SLICE_X10Y81.CE      net (fanout=78)       2.077   DP_main_mfc/DP_matching/_n3822
    SLICE_X10Y81.CLK     Tceck                 0.369   DP_main_mfc/DP_matching/i<5>_read_port_322_OUT<15>
                                                       DP_main_mfc/DP_matching/Mram_scr_0216/DP
    -------------------------------------------------  ---------------------------
    Total                                     26.540ns (11.384ns logic, 15.156ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP_main_mfc/DP_matching/i_2 (FF)
  Destination:          DP_main_mfc/DP_matching/Mram_scr_0216/DP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      26.522ns (Levels of Logic = 11)
  Clock Path Skew:      -0.018ns (0.296 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP_main_mfc/DP_matching/i_2 to DP_main_mfc/DP_matching/Mram_scr_0216/DP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y82.AQ      Tcko                  0.430   DP_main_mfc/DP_matching/i<1>
                                                       DP_main_mfc/DP_matching/i_2
    SLICE_X23Y82.D2      net (fanout=440)      1.081   DP_main_mfc/DP_matching/i<2>
    SLICE_X23Y82.DMUX    Tilo                  0.337   DP_main_mfc/DP_matching/i<3>
                                                       DP_main_mfc/DP_matching/Msub_GND_23_o_GND_23_o_sub_20_OUT<5:0>_xor<4>11
    SLICE_X30Y83.A5      net (fanout=243)      1.460   DP_main_mfc/DP_matching/GND_23_o_GND_23_o_sub_20_OUT<4>
    SLICE_X30Y83.A       Tilo                  0.254   DP_main_mfc/DP_matching/i<5>_read_port_493_OUT<1>
                                                       DP_main_mfc/DP_matching/Mram_len_18/DP
    SLICE_X17Y86.C4      net (fanout=10)       1.583   DP_main_mfc/DP_matching/GND_23_o_read_port_497_OUT<1>
    SLICE_X17Y86.C       Tilo                  0.259   DP_main_mfc/DP_matching/Madd_n3402_xor<3>11
                                                       DP_main_mfc/DP_matching/_n3762<4>12111
    SLICE_X20Y86.C6      net (fanout=8)        0.825   DP_main_mfc/DP_matching/Madd_n3402_xor<3>11
    SLICE_X20Y86.CMUX    Tilo                  0.403   DP_main_mfc/DP_matching/_n3825<10>5
                                                       DP_main_mfc/DP_matching/Madd_n3402_xor<6>13_G
                                                       DP_main_mfc/DP_matching/Madd_n3402_xor<6>13
    DSP48_X0Y21.B6       net (fanout=2)        1.299   DP_main_mfc/DP_matching/n3402<6>
    DSP48_X0Y21.P37      Tdspdo_B_P            4.384   DP_main_mfc/DP_matching/Mmult_n3260_submult_0
                                                       DP_main_mfc/DP_matching/Mmult_n3260_submult_0
    DSP48_X0Y22.C20      net (fanout=1)        1.889   DP_main_mfc/DP_matching/Mmult_n3260_submult_0_P37_to_Mmult_n3260_submult_01
    DSP48_X0Y22.P17      Tdspdo_C_P            3.141   DP_main_mfc/DP_matching/Mmult_n3260_submult_01
                                                       DP_main_mfc/DP_matching/Mmult_n3260_submult_01
    SLICE_X8Y91.A6       net (fanout=2)        1.045   DP_main_mfc/DP_matching/Mmult_n3260_submult_0_34
    SLICE_X8Y91.AMUX     Topaa                 0.449   DP_main_mfc/DP_matching/Mmult_n3260_Madd_cy<37>
                                                       DP_main_mfc/DP_matching/Mmult_n3260_Madd_lut<34>
                                                       DP_main_mfc/DP_matching/Mmult_n3260_Madd_cy<37>
    SLICE_X8Y89.B4       net (fanout=1)        0.899   DP_main_mfc/DP_matching/n3260<34>
    SLICE_X8Y89.COUT     Topcyb                0.411   DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_cy<19>
                                                       DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_lutdi17
                                                       DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_cy<19>
    SLICE_X20Y87.A4      net (fanout=28)       1.428   DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_cy<19>
    SLICE_X20Y87.A       Tilo                  0.235   DP_main_mfc/DP_matching/_n3676<6>2
                                                       DP_main_mfc/DP_matching/_n3614111
    SLICE_X20Y86.B4      net (fanout=1)        0.487   DP_main_mfc/DP_matching/_n3614111
    SLICE_X20Y86.BMUX    Tilo                  0.298   DP_main_mfc/DP_matching/_n3825<10>5
                                                       DP_main_mfc/DP_matching/_n3614112
    SLICE_X13Y92.C6      net (fanout=2)        1.220   DP_main_mfc/DP_matching/_n361411
    SLICE_X13Y92.C       Tilo                  0.259   DP_main_mfc/DP_matching/_n3822
                                                       DP_main_mfc/DP_matching/_n38222
    SLICE_X10Y81.CE      net (fanout=78)       2.077   DP_main_mfc/DP_matching/_n3822
    SLICE_X10Y81.CLK     Tceck                 0.369   DP_main_mfc/DP_matching/i<5>_read_port_322_OUT<15>
                                                       DP_main_mfc/DP_matching/Mram_scr_0216/DP
    -------------------------------------------------  ---------------------------
    Total                                     26.522ns (11.229ns logic, 15.293ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point DP_main_mfc/DP_matching/Mram_scr_0217/SP (SLICE_X10Y81.CE), 134566499 paths
--------------------------------------------------------------------------------
Slack (setup path):     -6.612ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP_main_mfc/DP_matching/i_2 (FF)
  Destination:          DP_main_mfc/DP_matching/Mram_scr_0217/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      26.559ns (Levels of Logic = 11)
  Clock Path Skew:      -0.018ns (0.296 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP_main_mfc/DP_matching/i_2 to DP_main_mfc/DP_matching/Mram_scr_0217/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y82.AQ      Tcko                  0.430   DP_main_mfc/DP_matching/i<1>
                                                       DP_main_mfc/DP_matching/i_2
    SLICE_X23Y82.D2      net (fanout=440)      1.081   DP_main_mfc/DP_matching/i<2>
    SLICE_X23Y82.DMUX    Tilo                  0.337   DP_main_mfc/DP_matching/i<3>
                                                       DP_main_mfc/DP_matching/Msub_GND_23_o_GND_23_o_sub_20_OUT<5:0>_xor<4>11
    SLICE_X30Y83.A5      net (fanout=243)      1.460   DP_main_mfc/DP_matching/GND_23_o_GND_23_o_sub_20_OUT<4>
    SLICE_X30Y83.A       Tilo                  0.254   DP_main_mfc/DP_matching/i<5>_read_port_493_OUT<1>
                                                       DP_main_mfc/DP_matching/Mram_len_18/DP
    SLICE_X17Y86.C4      net (fanout=10)       1.583   DP_main_mfc/DP_matching/GND_23_o_read_port_497_OUT<1>
    SLICE_X17Y86.C       Tilo                  0.259   DP_main_mfc/DP_matching/Madd_n3402_xor<3>11
                                                       DP_main_mfc/DP_matching/_n3762<4>12111
    SLICE_X20Y86.C6      net (fanout=8)        0.825   DP_main_mfc/DP_matching/Madd_n3402_xor<3>11
    SLICE_X20Y86.CMUX    Tilo                  0.403   DP_main_mfc/DP_matching/_n3825<10>5
                                                       DP_main_mfc/DP_matching/Madd_n3402_xor<6>13_G
                                                       DP_main_mfc/DP_matching/Madd_n3402_xor<6>13
    DSP48_X0Y21.B6       net (fanout=2)        1.299   DP_main_mfc/DP_matching/n3402<6>
    DSP48_X0Y21.P37      Tdspdo_B_P            4.384   DP_main_mfc/DP_matching/Mmult_n3260_submult_0
                                                       DP_main_mfc/DP_matching/Mmult_n3260_submult_0
    DSP48_X0Y22.C20      net (fanout=1)        1.889   DP_main_mfc/DP_matching/Mmult_n3260_submult_0_P37_to_Mmult_n3260_submult_01
    DSP48_X0Y22.P17      Tdspdo_C_P            3.141   DP_main_mfc/DP_matching/Mmult_n3260_submult_01
                                                       DP_main_mfc/DP_matching/Mmult_n3260_submult_01
    SLICE_X8Y91.A6       net (fanout=2)        1.045   DP_main_mfc/DP_matching/Mmult_n3260_submult_0_34
    SLICE_X8Y91.AMUX     Topaa                 0.449   DP_main_mfc/DP_matching/Mmult_n3260_Madd_cy<37>
                                                       DP_main_mfc/DP_matching/Mmult_n3260_Madd_lut<34>
                                                       DP_main_mfc/DP_matching/Mmult_n3260_Madd_cy<37>
    SLICE_X8Y89.B4       net (fanout=1)        0.899   DP_main_mfc/DP_matching/n3260<34>
    SLICE_X8Y89.COUT     Topcyb                0.448   DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_cy<19>
                                                       DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_lut<17>
                                                       DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_cy<19>
    SLICE_X20Y87.A4      net (fanout=28)       1.428   DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_cy<19>
    SLICE_X20Y87.A       Tilo                  0.235   DP_main_mfc/DP_matching/_n3676<6>2
                                                       DP_main_mfc/DP_matching/_n3614111
    SLICE_X20Y86.B4      net (fanout=1)        0.487   DP_main_mfc/DP_matching/_n3614111
    SLICE_X20Y86.BMUX    Tilo                  0.298   DP_main_mfc/DP_matching/_n3825<10>5
                                                       DP_main_mfc/DP_matching/_n3614112
    SLICE_X13Y92.C6      net (fanout=2)        1.220   DP_main_mfc/DP_matching/_n361411
    SLICE_X13Y92.C       Tilo                  0.259   DP_main_mfc/DP_matching/_n3822
                                                       DP_main_mfc/DP_matching/_n38222
    SLICE_X10Y81.CE      net (fanout=78)       2.077   DP_main_mfc/DP_matching/_n3822
    SLICE_X10Y81.CLK     Tceck                 0.369   DP_main_mfc/DP_matching/i<5>_read_port_322_OUT<15>
                                                       DP_main_mfc/DP_matching/Mram_scr_0217/SP
    -------------------------------------------------  ---------------------------
    Total                                     26.559ns (11.266ns logic, 15.293ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.593ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP_main_mfc/DP_matching/i_2 (FF)
  Destination:          DP_main_mfc/DP_matching/Mram_scr_0217/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      26.540ns (Levels of Logic = 11)
  Clock Path Skew:      -0.018ns (0.296 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP_main_mfc/DP_matching/i_2 to DP_main_mfc/DP_matching/Mram_scr_0217/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y82.AQ      Tcko                  0.430   DP_main_mfc/DP_matching/i<1>
                                                       DP_main_mfc/DP_matching/i_2
    SLICE_X23Y82.D2      net (fanout=440)      1.081   DP_main_mfc/DP_matching/i<2>
    SLICE_X23Y82.DMUX    Tilo                  0.337   DP_main_mfc/DP_matching/i<3>
                                                       DP_main_mfc/DP_matching/Msub_GND_23_o_GND_23_o_sub_20_OUT<5:0>_xor<4>11
    SLICE_X30Y83.A5      net (fanout=243)      1.460   DP_main_mfc/DP_matching/GND_23_o_GND_23_o_sub_20_OUT<4>
    SLICE_X30Y83.A       Tilo                  0.254   DP_main_mfc/DP_matching/i<5>_read_port_493_OUT<1>
                                                       DP_main_mfc/DP_matching/Mram_len_18/DP
    SLICE_X17Y86.C4      net (fanout=10)       1.583   DP_main_mfc/DP_matching/GND_23_o_read_port_497_OUT<1>
    SLICE_X17Y86.C       Tilo                  0.259   DP_main_mfc/DP_matching/Madd_n3402_xor<3>11
                                                       DP_main_mfc/DP_matching/_n3762<4>12111
    SLICE_X20Y86.C6      net (fanout=8)        0.825   DP_main_mfc/DP_matching/Madd_n3402_xor<3>11
    SLICE_X20Y86.CMUX    Tilo                  0.403   DP_main_mfc/DP_matching/_n3825<10>5
                                                       DP_main_mfc/DP_matching/Madd_n3402_xor<6>13_G
                                                       DP_main_mfc/DP_matching/Madd_n3402_xor<6>13
    DSP48_X0Y21.B6       net (fanout=2)        1.299   DP_main_mfc/DP_matching/n3402<6>
    DSP48_X0Y21.P37      Tdspdo_B_P            4.384   DP_main_mfc/DP_matching/Mmult_n3260_submult_0
                                                       DP_main_mfc/DP_matching/Mmult_n3260_submult_0
    DSP48_X0Y22.C20      net (fanout=1)        1.889   DP_main_mfc/DP_matching/Mmult_n3260_submult_0_P37_to_Mmult_n3260_submult_01
    DSP48_X0Y22.P17      Tdspdo_C_P            3.141   DP_main_mfc/DP_matching/Mmult_n3260_submult_01
                                                       DP_main_mfc/DP_matching/Mmult_n3260_submult_01
    SLICE_X8Y91.A6       net (fanout=2)        1.045   DP_main_mfc/DP_matching/Mmult_n3260_submult_0_34
    SLICE_X8Y91.DMUX     Topad                 0.667   DP_main_mfc/DP_matching/Mmult_n3260_Madd_cy<37>
                                                       DP_main_mfc/DP_matching/Mmult_n3260_Madd_lut<34>
                                                       DP_main_mfc/DP_matching/Mmult_n3260_Madd_cy<37>
    SLICE_X8Y89.C4       net (fanout=1)        0.762   DP_main_mfc/DP_matching/n3260<37>
    SLICE_X8Y89.COUT     Topcyc                0.348   DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_cy<19>
                                                       DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_lutdi18
                                                       DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_cy<19>
    SLICE_X20Y87.A4      net (fanout=28)       1.428   DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_cy<19>
    SLICE_X20Y87.A       Tilo                  0.235   DP_main_mfc/DP_matching/_n3676<6>2
                                                       DP_main_mfc/DP_matching/_n3614111
    SLICE_X20Y86.B4      net (fanout=1)        0.487   DP_main_mfc/DP_matching/_n3614111
    SLICE_X20Y86.BMUX    Tilo                  0.298   DP_main_mfc/DP_matching/_n3825<10>5
                                                       DP_main_mfc/DP_matching/_n3614112
    SLICE_X13Y92.C6      net (fanout=2)        1.220   DP_main_mfc/DP_matching/_n361411
    SLICE_X13Y92.C       Tilo                  0.259   DP_main_mfc/DP_matching/_n3822
                                                       DP_main_mfc/DP_matching/_n38222
    SLICE_X10Y81.CE      net (fanout=78)       2.077   DP_main_mfc/DP_matching/_n3822
    SLICE_X10Y81.CLK     Tceck                 0.369   DP_main_mfc/DP_matching/i<5>_read_port_322_OUT<15>
                                                       DP_main_mfc/DP_matching/Mram_scr_0217/SP
    -------------------------------------------------  ---------------------------
    Total                                     26.540ns (11.384ns logic, 15.156ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     -6.575ns (requirement - (data path - clock path skew + uncertainty))
  Source:               DP_main_mfc/DP_matching/i_2 (FF)
  Destination:          DP_main_mfc/DP_matching/Mram_scr_0217/SP (RAM)
  Requirement:          20.000ns
  Data Path Delay:      26.522ns (Levels of Logic = 11)
  Clock Path Skew:      -0.018ns (0.296 - 0.314)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: DP_main_mfc/DP_matching/i_2 to DP_main_mfc/DP_matching/Mram_scr_0217/SP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y82.AQ      Tcko                  0.430   DP_main_mfc/DP_matching/i<1>
                                                       DP_main_mfc/DP_matching/i_2
    SLICE_X23Y82.D2      net (fanout=440)      1.081   DP_main_mfc/DP_matching/i<2>
    SLICE_X23Y82.DMUX    Tilo                  0.337   DP_main_mfc/DP_matching/i<3>
                                                       DP_main_mfc/DP_matching/Msub_GND_23_o_GND_23_o_sub_20_OUT<5:0>_xor<4>11
    SLICE_X30Y83.A5      net (fanout=243)      1.460   DP_main_mfc/DP_matching/GND_23_o_GND_23_o_sub_20_OUT<4>
    SLICE_X30Y83.A       Tilo                  0.254   DP_main_mfc/DP_matching/i<5>_read_port_493_OUT<1>
                                                       DP_main_mfc/DP_matching/Mram_len_18/DP
    SLICE_X17Y86.C4      net (fanout=10)       1.583   DP_main_mfc/DP_matching/GND_23_o_read_port_497_OUT<1>
    SLICE_X17Y86.C       Tilo                  0.259   DP_main_mfc/DP_matching/Madd_n3402_xor<3>11
                                                       DP_main_mfc/DP_matching/_n3762<4>12111
    SLICE_X20Y86.C6      net (fanout=8)        0.825   DP_main_mfc/DP_matching/Madd_n3402_xor<3>11
    SLICE_X20Y86.CMUX    Tilo                  0.403   DP_main_mfc/DP_matching/_n3825<10>5
                                                       DP_main_mfc/DP_matching/Madd_n3402_xor<6>13_G
                                                       DP_main_mfc/DP_matching/Madd_n3402_xor<6>13
    DSP48_X0Y21.B6       net (fanout=2)        1.299   DP_main_mfc/DP_matching/n3402<6>
    DSP48_X0Y21.P37      Tdspdo_B_P            4.384   DP_main_mfc/DP_matching/Mmult_n3260_submult_0
                                                       DP_main_mfc/DP_matching/Mmult_n3260_submult_0
    DSP48_X0Y22.C20      net (fanout=1)        1.889   DP_main_mfc/DP_matching/Mmult_n3260_submult_0_P37_to_Mmult_n3260_submult_01
    DSP48_X0Y22.P17      Tdspdo_C_P            3.141   DP_main_mfc/DP_matching/Mmult_n3260_submult_01
                                                       DP_main_mfc/DP_matching/Mmult_n3260_submult_01
    SLICE_X8Y91.A6       net (fanout=2)        1.045   DP_main_mfc/DP_matching/Mmult_n3260_submult_0_34
    SLICE_X8Y91.AMUX     Topaa                 0.449   DP_main_mfc/DP_matching/Mmult_n3260_Madd_cy<37>
                                                       DP_main_mfc/DP_matching/Mmult_n3260_Madd_lut<34>
                                                       DP_main_mfc/DP_matching/Mmult_n3260_Madd_cy<37>
    SLICE_X8Y89.B4       net (fanout=1)        0.899   DP_main_mfc/DP_matching/n3260<34>
    SLICE_X8Y89.COUT     Topcyb                0.411   DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_cy<19>
                                                       DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_lutdi17
                                                       DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_cy<19>
    SLICE_X20Y87.A4      net (fanout=28)       1.428   DP_main_mfc/DP_matching/Mcompar_ff_ffnxt_LessThan_95_o_cy<19>
    SLICE_X20Y87.A       Tilo                  0.235   DP_main_mfc/DP_matching/_n3676<6>2
                                                       DP_main_mfc/DP_matching/_n3614111
    SLICE_X20Y86.B4      net (fanout=1)        0.487   DP_main_mfc/DP_matching/_n3614111
    SLICE_X20Y86.BMUX    Tilo                  0.298   DP_main_mfc/DP_matching/_n3825<10>5
                                                       DP_main_mfc/DP_matching/_n3614112
    SLICE_X13Y92.C6      net (fanout=2)        1.220   DP_main_mfc/DP_matching/_n361411
    SLICE_X13Y92.C       Tilo                  0.259   DP_main_mfc/DP_matching/_n3822
                                                       DP_main_mfc/DP_matching/_n38222
    SLICE_X10Y81.CE      net (fanout=78)       2.077   DP_main_mfc/DP_matching/_n3822
    SLICE_X10Y81.CLK     Tceck                 0.369   DP_main_mfc/DP_matching/i<5>_read_port_322_OUT<15>
                                                       DP_main_mfc/DP_matching/Mram_scr_0217/SP
    -------------------------------------------------  ---------------------------
    Total                                     26.522ns (11.229ns logic, 15.293ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 40%;
--------------------------------------------------------------------------------

Paths for end point beep_cnt_15 (SLICE_X10Y74.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.232ns (requirement - (clock path skew + uncertainty - data path))
  Source:               beep_start (FF)
  Destination:          beep_cnt_15 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.236ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.036 - 0.032)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: beep_start to beep_cnt_15
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y73.CQ      Tcko                  0.198   beep_start
                                                       beep_start
    SLICE_X10Y74.CE      net (fanout=10)       0.146   beep_start
    SLICE_X10Y74.CLK     Tckce       (-Th)     0.108   beep_cnt<15>
                                                       beep_cnt_15
    -------------------------------------------------  ---------------------------
    Total                                      0.236ns (0.090ns logic, 0.146ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point beep_cnt_14 (SLICE_X10Y74.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.236ns (requirement - (clock path skew + uncertainty - data path))
  Source:               beep_start (FF)
  Destination:          beep_cnt_14 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.240ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.036 - 0.032)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: beep_start to beep_cnt_14
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y73.CQ      Tcko                  0.198   beep_start
                                                       beep_start
    SLICE_X10Y74.CE      net (fanout=10)       0.146   beep_start
    SLICE_X10Y74.CLK     Tckce       (-Th)     0.104   beep_cnt<15>
                                                       beep_cnt_14
    -------------------------------------------------  ---------------------------
    Total                                      0.240ns (0.094ns logic, 0.146ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

Paths for end point beep_cnt_13 (SLICE_X10Y74.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.238ns (requirement - (clock path skew + uncertainty - data path))
  Source:               beep_start (FF)
  Destination:          beep_cnt_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.242ns (Levels of Logic = 0)
  Clock Path Skew:      0.004ns (0.036 - 0.032)
  Source Clock:         clk_BUFGP rising at 20.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: beep_start to beep_cnt_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y73.CQ      Tcko                  0.198   beep_start
                                                       beep_start
    SLICE_X10Y74.CE      net (fanout=10)       0.146   beep_start
    SLICE_X10Y74.CLK     Tckce       (-Th)     0.102   beep_cnt<15>
                                                       beep_cnt_13
    -------------------------------------------------  ---------------------------
    Total                                      0.242ns (0.096ns logic, 0.146ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 20 ns HIGH 40%;
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SPM0405HD4H/MEMS_Filter/Mram__n4450101/CLKA
  Logical resource: SPM0405HD4H/MEMS_Filter/Mram__n4450101/CLKA
  Location pin: RAMB16_X0Y24.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: SPM0405HD4H/MEMS_Filter/Mram__n4450101/CLKB
  Logical resource: SPM0405HD4H/MEMS_Filter/Mram__n4450101/CLKB
  Location pin: RAMB16_X0Y24.CLKB
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 16.430ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: SPM0405HD4H/MEMS_Filter/Mram__n4450111/CLKA
  Logical resource: SPM0405HD4H/MEMS_Filter/Mram__n4450111/CLKA
  Location pin: RAMB16_X1Y30.CLKA
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------

================================================================================
Timing constraint: COMP "dat_i" OFFSET = IN 500 ns VALID 250 ns BEFORE COMP 
"clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 1 failing endpoint
 1 timing error detected. (0 setup errors, 1 hold error)
 Minimum allowable offset is   0.826ns.
--------------------------------------------------------------------------------

Paths for end point SPM0405HD4H/MEMS_Filter/data_0 (SLICE_X1Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     499.174ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               dat_i (PAD)
  Destination:          SPM0405HD4H/MEMS_Filter/data_0 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          500.000ns
  Data Path Delay:      4.580ns (Levels of Logic = 1)
  Clock Path Delay:     3.779ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dat_i to SPM0405HD4H/MEMS_Filter/data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F2.I                 Tiopi                 1.547   dat_i
                                                       dat_i
                                                       dat_i_IBUF
                                                       ProtoComp535.IMUX.1
    SLICE_X1Y63.AX       net (fanout=1)        2.919   dat_i_IBUF
    SLICE_X1Y63.CLK      Tdick                 0.114   SPM0405HD4H/MEMS_Filter/data<3>
                                                       SPM0405HD4H/MEMS_Filter/data_0
    -------------------------------------------------  ---------------------------
    Total                                      4.580ns (1.661ns logic, 2.919ns route)
                                                       (36.3% logic, 63.7% route)

  Minimum Clock Path at Slow Process Corner: clk to SPM0405HD4H/MEMS_Filter/data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L12.I                Tiopi                 1.344   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp535.IMUX
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.816   clk_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X1Y63.CLK      net (fanout=1484)     1.422   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.779ns (1.541ns logic, 2.238ns route)
                                                       (40.8% logic, 59.2% route)

--------------------------------------------------------------------------------

Hold Paths: COMP "dat_i" OFFSET = IN 500 ns VALID 250 ns BEFORE COMP "clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point SPM0405HD4H/MEMS_Filter/data_0 (SLICE_X1Y63.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      -250.385ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               dat_i (PAD)
  Destination:          SPM0405HD4H/MEMS_Filter/data_0 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          -250.000ns
  Data Path Delay:      4.142ns (Levels of Logic = 1)(Component delays alone exceeds constraint)
  Clock Path Delay:     4.502ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: dat_i to SPM0405HD4H/MEMS_Filter/data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    F2.I                 Tiopi                 1.336   dat_i
                                                       dat_i
                                                       dat_i_IBUF
                                                       ProtoComp535.IMUX.1
    SLICE_X1Y63.AX       net (fanout=1)        2.760   dat_i_IBUF
    SLICE_X1Y63.CLK      Tckdi       (-Th)    -0.046   SPM0405HD4H/MEMS_Filter/data<3>
                                                       SPM0405HD4H/MEMS_Filter/data_0
    -------------------------------------------------  ---------------------------
    Total                                      4.142ns (1.382ns logic, 2.760ns route)
                                                       (33.4% logic, 66.6% route)

  Maximum Clock Path at Slow Process Corner: clk to SPM0405HD4H/MEMS_Filter/data_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L12.I                Tiopi                 1.557   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp535.IMUX
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.967   clk_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X1Y63.CLK      net (fanout=1484)     1.769   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.502ns (1.766ns logic, 2.736ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: OFFSET = IN 20 ns VALID 20 ns BEFORE COMP "clk" "RISING";
For more information, see Offset In Analysis in the Timing Closure User Guide (UG612).

 2 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Minimum allowable offset is   7.909ns.
--------------------------------------------------------------------------------

Paths for end point scr_mfc_4 (SLICE_X19Y95.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     12.091ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               switch (PAD)
  Destination:          scr_mfc_4 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      11.640ns (Levels of Logic = 1)
  Clock Path Delay:     3.756ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: switch to scr_mfc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V16.I                Tiopi                 1.037   switch
                                                       switch
                                                       switch_IBUF
                                                       ProtoComp535.IMUX.2
    SLICE_X19Y95.AX      net (fanout=2)       10.489   switch_IBUF
    SLICE_X19Y95.CLK     Tdick                 0.114   scr_mfc<4>
                                                       scr_mfc_4
    -------------------------------------------------  ---------------------------
    Total                                     11.640ns (1.151ns logic, 10.489ns route)
                                                       (9.9% logic, 90.1% route)

  Minimum Clock Path at Slow Process Corner: clk to scr_mfc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L12.I                Tiopi                 1.344   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp535.IMUX
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.816   clk_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X19Y95.CLK     net (fanout=1484)     1.399   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      3.756ns (1.541ns logic, 2.215ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point led2 (OLOGIC_X11Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.416ns (requirement - (data path - clock path - clock arrival + uncertainty))
  Source:               switch (PAD)
  Destination:          led2 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          20.000ns
  Data Path Delay:      6.892ns (Levels of Logic = 2)
  Clock Path Delay:     4.333ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: switch to led2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V16.I                Tiopi                 1.037   switch
                                                       switch
                                                       switch_IBUF
                                                       ProtoComp535.IMUX.2
    SLICE_X35Y1.C4       net (fanout=2)        3.585   switch_IBUF
    SLICE_X35Y1.C        Tilo                  0.259   switch_inv
                                                       switch_inv1_INV_0
    OLOGIC_X11Y3.SR      net (fanout=1)        0.989   switch_inv
    OLOGIC_X11Y3.CLK0    Tosrck                1.022   led2_OBUF
                                                       led2
    -------------------------------------------------  ---------------------------
    Total                                      6.892ns (2.318ns logic, 4.574ns route)
                                                       (33.6% logic, 66.4% route)

  Minimum Clock Path at Slow Process Corner: clk to led2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L12.I                Tiopi                 1.344   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp535.IMUX
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.816   clk_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.197   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    OLOGIC_X11Y3.CLK0    net (fanout=1484)     1.976   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      4.333ns (1.541ns logic, 2.792ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Hold Paths: OFFSET = IN 20 ns VALID 20 ns BEFORE COMP "clk" "RISING";
--------------------------------------------------------------------------------

Paths for end point led2 (OLOGIC_X11Y3.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.640ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               switch (PAD)
  Destination:          led2 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      5.802ns (Levels of Logic = 2)
  Clock Path Delay:     5.137ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Slow Process Corner: switch to led2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V16.I                Tiopi                 0.902   switch
                                                       switch
                                                       switch_IBUF
                                                       ProtoComp535.IMUX.2
    SLICE_X35Y1.C4       net (fanout=2)        3.394   switch_IBUF
    SLICE_X35Y1.C        Tilo                  0.244   switch_inv
                                                       switch_inv1_INV_0
    OLOGIC_X11Y3.SR      net (fanout=1)        0.942   switch_inv
    OLOGIC_X11Y3.CLK0    Tocksr      (-Th)    -0.320   led2_OBUF
                                                       led2
    -------------------------------------------------  ---------------------------
    Total                                      5.802ns (1.466ns logic, 4.336ns route)
                                                       (25.3% logic, 74.7% route)

  Maximum Clock Path at Slow Process Corner: clk to led2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L12.I                Tiopi                 1.557   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp535.IMUX
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.967   clk_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.209   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    OLOGIC_X11Y3.CLK0    net (fanout=1484)     2.404   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      5.137ns (1.766ns logic, 3.371ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------

Paths for end point scr_mfc_4 (SLICE_X19Y95.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      4.147ns (requirement - (clock path + clock arrival + uncertainty - data path))
  Source:               switch (PAD)
  Destination:          scr_mfc_4 (FF)
  Destination Clock:    clk_BUFGP rising at 0.000ns
  Requirement:          0.000ns
  Data Path Delay:      6.088ns (Levels of Logic = 1)
  Clock Path Delay:     1.916ns (Levels of Logic = 2)
  Clock Uncertainty:    0.025ns

  Clock Uncertainty:          0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.050ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Minimum Data Path at Fast Process Corner: switch to scr_mfc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    V16.I                Tiopi                 0.321   switch
                                                       switch
                                                       switch_IBUF
                                                       ProtoComp535.IMUX.2
    SLICE_X19Y95.AX      net (fanout=2)        5.708   switch_IBUF
    SLICE_X19Y95.CLK     Tckdi       (-Th)    -0.059   scr_mfc<4>
                                                       scr_mfc_4
    -------------------------------------------------  ---------------------------
    Total                                      6.088ns (0.380ns logic, 5.708ns route)
                                                       (6.2% logic, 93.8% route)

  Maximum Clock Path at Fast Process Corner: clk to scr_mfc_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    L12.I                Tiopi                 0.887   clk
                                                       clk
                                                       clk_BUFGP/IBUFG
                                                       ProtoComp535.IMUX
    BUFGMUX_X2Y1.I0      net (fanout=1)        0.245   clk_BUFGP/IBUFG
    BUFGMUX_X2Y1.O       Tgi0o                 0.063   clk_BUFGP/BUFG
                                                       clk_BUFGP/BUFG
    SLICE_X19Y95.CLK     net (fanout=1484)     0.721   clk_BUFGP
    -------------------------------------------------  ---------------------------
    Total                                      1.916ns (0.950ns logic, 0.966ns route)
                                                       (49.6% logic, 50.4% route)

--------------------------------------------------------------------------------


2 constraints not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
dat_i       |    0.826(R)|      SLOW  |    0.385(R)|      SLOW  |clk_BUFGP         |   0.000|
switch      |    7.909(R)|      SLOW  |   -0.640(R)|      SLOW  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   26.612|         |         |         |
---------------+---------+---------+---------+---------+

COMP "dat_i" OFFSET = IN 500 ns VALID 250 ns BEFORE COMP "clk" "RISING";
Worst Case Data Window 1.211; Ideal Clock Offset To Actual Clock -374.780; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
dat_i             |    0.826(R)|      SLOW  |    0.385(R)|      SLOW  |  499.174| -250.385|      374.780|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       0.826|         -  |       0.385|         -  |  499.174| -250.385|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+

OFFSET = IN 20 ns VALID 20 ns BEFORE COMP "clk" "RISING";
Worst Case Data Window 7.269; Ideal Clock Offset To Actual Clock -5.725; 
------------------+------------+------------+------------+------------+---------+---------+-------------+
                  |            |  Process   |            |  Process   |  Setup  |  Hold   |Source Offset|
Source            |   Setup    |   Corner   |    Hold    |   Corner   |  Slack  |  Slack  |  To Center  |
------------------+------------+------------+------------+------------+---------+---------+-------------+
switch            |    7.909(R)|      SLOW  |   -0.640(R)|      SLOW  |   12.091|    0.640|        5.725|
------------------+------------+------------+------------+------------+---------+---------+-------------+
Worst Case Summary|       7.909|         -  |      -0.640|         -  |   12.091|    0.640|             |
------------------+------------+------------+------------+------------+---------+---------+-------------+


Timing summary:
---------------

Timing errors: 1556  Score: 7337687  (Setup/Max: 7087302, Hold: 250385)

Constraints cover 763723401375 paths, 0 nets, and 40221 connections

Design statistics:
   Minimum period:  26.612ns{1}   (Maximum frequency:  37.577MHz)
   Maximum path delay from/to any node:   3.657ns
   Minimum input required time before clock:   7.909ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed WED 20 MAY 19:19:18 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 493 MB



