xrun: 18.09-s011: (c) Copyright 1995-2019 Cadence Design Systems, Inc.
TOOL:	xrun	18.09-s011: Started on May 02, 2020 at 20:24:50 CEST
xrun
	-F mtm_Alu_post.f
		../tb/mtm_Alu_test_top.v
		../tb/mtm_Alu_tb.v
		+libext+.v
		-v /cad/dk/umc180/SUS/verilog/UCLLIB_AGH.v
		-timescale 1ns/1ps
	+access+r
	+neg_check
	-maxdelays
	+sdf_file+/home/student/jfilipiak/PPCU_VLSI/TSMC130/PPCU_VLSI_2020/run_post/mtm_Alu.sdf.gz.X
	+xmsdf_cmd_file+/home/student/jfilipiak/PPCU_VLSI/TSMC130/PPCU_VLSI_2020/run_post/mtm_Alu.sdfcmd
	-ncinitialize rand_2state:56
	../pr/RESULTS_PR/mtm_Alu.noPower.v.gz
	-tcl
	-input tcl/dumptcf.tcl

   User defined plus("+") options:
	+neg_check

xrun: *W,OPDEPRREN: Command Line Option (-ncinitialize) is deprecated. Use (-xminitialize) instead.
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/jfilipiak/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/jfilipiak/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/jfilipiak/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/jfilipiak/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/jfilipiak/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xmvlog: *W,DLCVAR (/home/student/jfilipiak/cds.lib,1): cds.lib Invalid environment variable ''.
file: ./../tb/mtm_Alu_test_top.v
	module worklib.mtm_Alu_test_top:v
		errors: 0, warnings: 0
file: ./../tb/mtm_Alu_tb.v
	module worklib.mtm_Alu_tb:v
		errors: 0, warnings: 0
file: ../pr/RESULTS_PR/mtm_Alu.noPower.v.gz
	module worklib.add_unsigned_273:v
		errors: 0, warnings: 0
	module worklib.sub_unsigned_271:v
		errors: 0, warnings: 0
	module worklib.mtm_Alu_core:v
		errors: 0, warnings: 0
	module worklib.mtm_Alu_deserializer:v
		errors: 0, warnings: 0
	module worklib.mtm_Alu_serializer:v
		errors: 0, warnings: 0
	module worklib.mtm_Alu:v
		errors: 0, warnings: 0
file: /cad/dk/umc180/SUS/verilog/UCLLIB_AGH.v
	module UCLLIB_AGH.UCL_AND2:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_AOI21:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_AOI22_2:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_AON2B_2:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_BUF:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_BUF4:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_BUF8_2:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_CGI2:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_DFF:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_FA:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_INV:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_INV2:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_INV4:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_MUX2:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_MUX2A:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_MUX2B:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_NAND2:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_NAND2A:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_NAND2_2:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_NAND2_WIDEN:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_NAND3:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_NOR2:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_NOR2_2:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_NOR3:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_OAI21:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_OAI22:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_OR2:v
		errors: 0, warnings: 0
	module UCLLIB_AGH.UCL_XOR:v
		errors: 0, warnings: 0
	primitive UCLLIB_AGH.altos_dff_err:v
		errors: 0, warnings: 0
	primitive UCLLIB_AGH.altos_dff:v
		errors: 0, warnings: 0
	primitive UCLLIB_AGH.UDP_IMUX_21:v
		errors: 0, warnings: 0
	Total errors/warnings found outside modules and primitives:
		errors: 0, warnings: 1
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/jfilipiak/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xrun: *W,DLCVAR (/home/student/jfilipiak/cds.lib,1): cds.lib Invalid environment variable ''.
INCLUDE $PDK_DIR/cds/cds.lib
|
xmelab: *W,DLCVAR (/home/student/jfilipiak/cds.lib,1): cds.lib Invalid environment variable ''.
		Caching library 'UCLLIB_AGH' ....... Done
		Caching library 'worklib' ....... Done
	Elaborating the design hierarchy:
	Top level design units:
		mtm_Alu_test_top
	Annotating SDF timing data:
		Compiled SDF file:     /home/student/jfilipiak/PPCU_VLSI/TSMC130/PPCU_VLSI_2020/run_post/mtm_Alu.sdf.gz.X
		Log file:              mtm_Alu_sdf.log
		Backannotation scope:  mtm_Alu_test_top.DUT
		Configuration file:    
		MTM control:           TOOL_CONTROL
		Scale factors:         
		Scale type:            
	Annotation completed successfully...
	SDF statistics: No. of Pathdelays = 3944  Annotated = 100.00% -- No. of Tchecks = 1200  Annotated = 100.00% 
				        Total 	   Annotated	  Percentage
		 Path Delays	        3944	        3944	      100.00
		      $width	         600	         600	      100.00
		  $setuphold	         600	         600	      100.00
	Building instance overlay tables: .................... Done
	Generating native compiled code:
INCLUDE $PDK_DIR/cds/cds.lib
|
xmvlog_cg: *W,DLCVAR (/home/student/jfilipiak/cds.lib,1): cds.lib Invalid environment variable ''.
		worklib.mtm_Alu_tb:v <0x5a79ff28>
			streams:  22, words: 55794
		worklib.mtm_Alu_core:v <0x1f737589>
			streams:   0, words:     0
		worklib.mtm_Alu:v <0x685e2d68>
			streams:   0, words:     0
		UCLLIB_AGH.UCL_DFF:v <0x03e3b8d5>
			streams:   0, words:     0
		UCLLIB_AGH.UCL_DFF:v <0x05722fe9>
			streams:   0, words:     0
		UCLLIB_AGH.UCL_DFF:v <0x3a426510>
			streams:   0, words:     0
		UCLLIB_AGH.UCL_DFF:v <0x3462e51d>
			streams:   0, words:     0
	Building instance specific data structures.
		FE_UNCONNECTEDZ_0,
		                |
xmelab: *W,CSINFI (../pr/RESULTS_PR/mtm_Alu.noPower.v.gz,7703|18): implicit wire has no fanin (mtm_Alu_test_top.DUT.FE_UNCONNECTEDZ_0).
	Loading native compiled code:     .................... Done
	Design hierarchy summary:
		                    Instances  Unique
		Modules:                 1629      36
		UDPs:                     663       3
		Primitives:              4049       5
		Timing outputs:          1967      11
		Registers:                349      52
		Scalar wires:            2271       -
		Always blocks:              1       1
		Initial blocks:             1       1
		Timing checks:           1800     310
		Interconnect:            3807      26
		Delayed tcheck signals:   600     314
		Simulation timescale:     1ps
	Writing initial simulation snapshot: worklib.mtm_Alu_test_top:v
INCLUDE $PDK_DIR/cds/cds.lib
|
xmsim: *W,DLCVAR (/home/student/jfilipiak/cds.lib,1): cds.lib Invalid environment variable ''.
Loading snapshot worklib.mtm_Alu_test_top:v .................... Done
xcelium> source /cad/XCELIUM1809/tools/xcelium/files/xmsimrc
xcelium> # dump net switching activity into a file
xcelium> # (to be used for dynamic power estimation)
xcelium> dumptcf \
>   -scope DUT \
>   -overwrite \
>   -dumpwireasnet \
>   -output RESULTS/mtm_Alu.tcf
xcelium> 
xcelium> # run simulation
xcelium> run
