############################################################################
##  File name :       nf10.ucf
##  Xilinx / Michaela Blott
##  Details :     Constraints file
##                    FPGA family:       virtex5
##                    FPGA:              xc5vtx240t-ff1759
##                    Speedgrade:        -2
##
############################################################################

###############################################################################
CONFIG PART = xc5vtx240tff1759-2;

############################################################################
# Part 0: General
############################################################################
# Timing constraints
NET "fpga_0_clk_1_sys_clk_pin" TNM_NET = "fpga_0_clk_1_sys_clk_pin";
TIMESPEC TS_USR_CLK = PERIOD "fpga_0_clk_1_sys_clk_pin" 10 ns HIGH 50 %;

NET "supr" TNM_NET = "supr";
TIMESPEC TS_SPR_CLK = PERIOD "supr" 10 ns HIGH 50%;

NET "fpga_clk" TNM_NET = "fpga_clk";
TIMESPEC TS_FPGA_CLK = PERIOD "fpga_clk" 10 ns HIGH 50%;

NET "usr_25mhz" TNM_NET = "usr_25mhz";
TIMESPEC TS_25MHZ_CLK = PERIOD "usr_25mhz" 40 ns HIGH 50%;

#NET "microblaze_system/clk_125_0000MHz" TNM_NET = "MICROBLAZE_CLK";
#TIMESPEC TS_MICROBLAZE_CLK = PERIOD "MICROBLAZE_CLK" 20 ns HIGH 50 %;


############################################################################
# PINOUT
# BANK 4
NET "usr_sprclk_n"      LOC = "AM26";       # CONFIGURABLE CLK FROM X2
NET "usr_sprclk_p"      LOC = "AL26";       # CONFIGURABLE CLK FROM X2
#NET "usr_osc2_clk"      LOC = "AL25" | IOSTANDARD = LVCMOS33;       # SOCKETABLE CLK X4
#NET "usr_osc1_clk"      LOC = "AN20" | IOSTANDARD = LVCMOS33;       # SOCKETABLE CLK X3
NET "usr_25mhz"         LOC = "AJ25" | IOSTANDARD = LVCMOS33;       # 25MHZ CLOCK
NET "fpga_0_clk_1_sys_clk_pin"             LOC = "AN25" | IOSTANDARD = LVCMOS33;       # 100MHZ CLOCK
NET "fpga_0_rst_1_sys_rst_pin" TIG;
NET "fpga_0_rst_1_sys_rst_pin"			   LOC = "AL24" | IOSTANDARD = LVCMOS33  |  PULLUP;
NET "fpga_0_RS232_Uart_1_TX_pin"           LOC = "BB21" | IOSTANDARD = LVCMOS33;       # RS232 I/F  - FOR DEBUG
NET "fpga_0_RS232_Uart_1_RTS_pin"          LOC = "BA22" | IOSTANDARD = LVCMOS33;       # RS232 I/F  - FOR DEBUG
NET "fpga_0_RS232_Uart_1_RX_pin"           LOC = "BB23" | IOSTANDARD = LVCMOS33;       # RS232 I/F  - FOR DEBUG
NET "fpga_0_RS232_Uart_1_CTS_pin"          LOC = "BB22" | IOSTANDARD = LVCMOS33;       # RS232 I/F  - FOR DEBUG
NET "led0"              LOC = "AK25" | IOSTANDARD = LVCMOS33;       # CAN BE USED FOR DEBUG   ----DS9
NET "led1"              LOC = "AM24" | IOSTANDARD = LVCMOS33;       # CAN BE USED FOR DEBUG   ----DS10
NET "led2"              LOC = "AP20" | IOSTANDARD = LVCMOS33;       # CAN BE USED FOR DEBUG   ----DS11
#NET "PROM_RELOAD_Z"    LOC = "AP21" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
#NET "FPGA_CLK"          LOC = "AP21" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
#NET "FPGA_IOL9P"        LOC = "AK20" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F     - drive high


############################################################################
# Part 1: MDIO and XAUI
############################################################################
NET fpga_0_Ethernet_MAC_PHY_MDC_pin             LOC = AK23   | IOSTANDARD = LVCMOS33;
NET fpga_0_Ethernet_MAC_PHY_MDIO_pin            LOC = AL20   | IOSTANDARD = LVCMOS33;
NET fpga_0_Ethernet_MAC_PHY_rst_n_pin           LOC = AR20   | IOSTANDARD = LVCMOS33;       # external pullup

# GTX PLACEMENT #########################################################
# XAUI 0
INST xaui_if/xaui_0/xaui_example_design/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i LOC=GTX_DUAL_X1Y6;
INST xaui_if/xaui_0/xaui_example_design/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i LOC=GTX_DUAL_X1Y7;
# XAUI 1
INST xaui_if/xaui_1/xaui_example_design/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i LOC=GTX_DUAL_X1Y8;
INST xaui_if/xaui_1/xaui_example_design/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i LOC=GTX_DUAL_X1Y9;
# XAUI 2
INST xaui_if/xaui_2/xaui_example_design/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i LOC=GTX_DUAL_X1Y10;
INST xaui_if/xaui_2/xaui_example_design/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/USE_REVERSE_LANES.gtx_dual_i LOC=GTX_DUAL_X1Y11;
# XAUI 3
INST xaui_if/xaui_3/xaui_example_design/xaui_block/rocketio_wrapper_i/tile0_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i LOC=GTX_DUAL_X0Y11;
INST xaui_if/xaui_3/xaui_example_design/xaui_block/rocketio_wrapper_i/tile1_rocketio_wrapper_i/NO_REVERSE_LANES.gtx_dual_i LOC=GTX_DUAL_X0Y10;

# refclk for XAUI A & B & C
NET "refclk_ABC_p"  LOC = "C4" ;
NET "refclk_ABC_n"  LOC = "C3" ;

# refclk for XAUI D
NET "refclk_D_p"  LOC = "D27" ;
NET "refclk_D_n"  LOC = "C27" ;

INST "*refclk_ABC_ibufds"     DIFF_TERM = "TRUE" ;
INST "*refclk_D_ibufds"     DIFF_TERM = "TRUE" ;

# TIMING ###################################################################
NET "*xaui_example_design/txoutclk" TNM_NET="clk156_top";
TIMESPEC "TS_clk156_top" = PERIOD "clk156_top" 156.25 MHz HIGH 50 %;

NET *xaui_example_design/xaui_block/rocketio_wrapper_i/tile1_rxrecclk0_i TNM_NET=clk156_rec;
TIMESPEC TS_clk156_rec = PERIOD clk156_rec 156.25MHz;

############################################################################
# Part 2: Aurora
############################################################################
################################ CLOCK CONSTRAINTS ##############################
# User Clock Contraint: Value is selected based on the line rate (6.5 Gbps) and lane width (4-Byte)
NET "aurora_if/*/user_clk_i" TNM_NET = AURORA_USER_CLK;
TIMESPEC TS_AURORA_USER_CLK_I = PERIOD "AURORA_USER_CLK" 6.15 ns HIGH 50%;
# Sync Clock Contraint: Value is selected based on the line rate (6.5 Gbps) and lane width (4-Byte)
NET aurora_if/*/sync_clk_i PERIOD = 3.08 ns HIGH 50%;

# 130.0MHz GTX Reference clock contraint 
NET aurora_if/*/GTXD1_left_i PERIOD = 7.7 ns HIGH 50%;

# 50MHz board Clock Constraint  
#NET "aurora_if/INIT_CLK" TNM_NET = AURORA_INIT_CLK;
#TIMESPEC TS_INIT_CLK = PERIOD "INIT_CLK" 20 ns HIGH 50%;

###### No cross clock domain analysis. Domains are not related ############## 
#TIMESPEC "TS_TIG1" = FROM "fpga_0_clk_1_sys_clk_pin" TO "AURORA_USER_CLK" TIG; 
#TIMESPEC "TS_TIG2" = FROM "fpga_0_clk_1_sys_clk_pin" TO "clk156_top" TIG; 
#TIMESPEC "TS_TIG3" = FROM "fpga_0_clk_1_sys_clk_pin" TO "clk156_rec" TIG; 

NET aurora_clk_0_P  LOC=AW34; 
NET aurora_clk_0_N  LOC=AY34; 
INST aurora_if/aurora_0/aurora_module_i/gtx_wrapper_i/GTX_TILE_INST/gtx_tile_i LOC=GTX_DUAL_X0Y0;
INST aurora_if/aurora_0/aurora_module_i/gtx_wrapper_i/GTX_TILE_INST_LANE1/gtx_tile_i LOC=GTX_DUAL_X0Y1;
INST aurora_if/aurora_0/aurora_module_i/gtx_wrapper_i/GTX_TILE_INST_LANE2/gtx_tile_i LOC=GTX_DUAL_X0Y2;
INST aurora_if/aurora_0/aurora_module_i/gtx_wrapper_i/GTX_TILE_INST_LANE3/gtx_tile_i LOC=GTX_DUAL_X0Y3;
INST aurora_if/aurora_0/aurora_module_i/gtx_wrapper_i/GTX_TILE_INST_LANE4/gtx_tile_i LOC=GTX_DUAL_X0Y4;

NET aurora_clk_1_P  LOC=F39; 
NET aurora_clk_1_N  LOC=F40; 
INST aurora_if/aurora_1/aurora_module_i/gtx_wrapper_i/GTX_TILE_INST/gtx_tile_i LOC=GTX_DUAL_X0Y5;
INST aurora_if/aurora_1/aurora_module_i/gtx_wrapper_i/GTX_TILE_INST_LANE1/gtx_tile_i LOC=GTX_DUAL_X0Y6;
INST aurora_if/aurora_1/aurora_module_i/gtx_wrapper_i/GTX_TILE_INST_LANE2/gtx_tile_i LOC=GTX_DUAL_X0Y7;
INST aurora_if/aurora_1/aurora_module_i/gtx_wrapper_i/GTX_TILE_INST_LANE3/gtx_tile_i LOC=GTX_DUAL_X0Y8;
INST aurora_if/aurora_1/aurora_module_i/gtx_wrapper_i/GTX_TILE_INST_LANE4/gtx_tile_i LOC=GTX_DUAL_X0Y9;

############################################################################
# Part 3: CPLD
############################################################################

#NET "PROM_RELOAD_Z"    LOC = "AP21" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_CLK"          LOC = "AP21" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_IOL9P"        LOC = "AK20" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F     - drive high
NET "FPGA_RS<0>"        LOC = "AK17" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_RS<1>"        LOC = "AJ17" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
#NET "NEW_PROG_REQST_Z" LOC = "AK27" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_RST"          LOC = "AK27" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_A<22>"        LOC = "AK28" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_A<23>"        LOC = "AJ18" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_A<20>"        LOC = "AK18" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_A<21>"        LOC = "AM27" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_A<19>"        LOC = "AL27" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_FOE"          LOC = "AM17" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F     - drive high
NET "FPGA_FCS"          LOC = "AL17" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F     - drive high
NET "FPGA_A<18>"        LOC = "AP27" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_FWE"          LOC = "AR27" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F     - drive high
NET "FPGA_DQ<6>"        LOC = "AM19" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_DQ<7>"        LOC = "AM18" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_DQ<4>"        LOC = "AN26" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_DQ<5>"        LOC = "AP26" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_DQ<2>"        LOC = "AK19" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_DQ<3>"        LOC = "AL19" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_DQ<0>"        LOC = "AR25" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_DQ<1>"        LOC = "AP25" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_A<16>"        LOC = "AT24" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_A<17>"        LOC = "AR24" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_A<14>"        LOC = "AM22" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_A<15>"        LOC = "AN21" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_A<12>"        LOC = "AY23" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_A<13>"        LOC = "AW23" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_A<10>"        LOC = "AK22" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_A<11>"        LOC = "AL22" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_A<8>"         LOC = "AP23" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_A<9>"         LOC = "AN23" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_A<6>"         LOC = "AY20" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_A<7>"         LOC = "BA20" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_A<4>"         LOC = "AT22" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_A<5>"         LOC = "AR23" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_A<2>"         LOC = "AW22" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_A<3>"         LOC = "AW21" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_A<0>"         LOC = "AP22" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_A<1>"         LOC = "AR22" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_DQ<14>"       LOC = "AU22" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_DQ<15>"       LOC = "AV21" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_DQ<12>"       LOC = "AT21" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_DQ<13>"       LOC = "AU21" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_DQ<10>"       LOC = "AV19" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_DQ<11>"       LOC = "AV18" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_DQ<8>"        LOC = "AU24" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F
NET "FPGA_DQ<9>"        LOC = "AV24" | IOSTANDARD = LVCMOS33;       # CPLD: OUR CONFIG I/F

############################################################################
# Part 4: SRAM
############################################################################
############################################################################
#DCI_CASCADING
CONFIG DCI_CASCADE = "23 27 13 25 29";
CONFIG DCI_CASCADE = "24 28 30 26 14";
CONFIG DCI_CASCADE = "5 7";

########################################################################
# QDRII INTERFACE
########################################################################
#change to HSTL II for d,q,cq,msel
NET "c0_qdr_d[*]"          IOSTANDARD = HSTL_II_18;
NET "c0_qdr_q[*]"          IOSTANDARD = HSTL_II_DCI_18;
NET "c0_qdr_sa[*]"         IOSTANDARD = HSTL_II_18;
NET "c0_qdr_w_n"            IOSTANDARD = HSTL_II_18;
NET "c0_qdr_r_n"            IOSTANDARD = HSTL_II_18;
NET "c0_qdr_dll_off_n"      IOSTANDARD = HSTL_II_18;
NET "c0_qdr_bw_n[0]"        IOSTANDARD = HSTL_II_18;
NET "c0_qdr_bw_n[1]"        IOSTANDARD = HSTL_II_18;
NET "c0_qdr_bw_n[2]"        IOSTANDARD = HSTL_II_18;
NET "c0_qdr_bw_n[3]"        IOSTANDARD = HSTL_II_18;
NET "c0_qdr_cq[0]"          IOSTANDARD = HSTL_II_DCI_18;
NET "c0_qdr_cq_n[0]"        IOSTANDARD = HSTL_II_DCI_18;
NET "c0_qdr_k[0]"           IOSTANDARD = HSTL_II_18;
NET "c0_qdr_k_n[0]"         IOSTANDARD = HSTL_II_18;
NET "c0_qdr_c[0]"           IOSTANDARD = HSTL_II_18;
NET "c0_qdr_c_n[0]"         IOSTANDARD = HSTL_II_18;
NET "c1_qdr_d[*]"           IOSTANDARD = HSTL_II_18;
NET "c1_qdr_q[*]"           IOSTANDARD = HSTL_II_DCI_18;
NET "c1_qdr_sa[*]"          IOSTANDARD = HSTL_II_18;
NET "c1_qdr_w_n"            IOSTANDARD = HSTL_II_18;
NET "c1_qdr_r_n"            IOSTANDARD = HSTL_II_18;
NET "c1_qdr_dll_off_n"      IOSTANDARD = HSTL_II_18;
NET "c1_qdr_bw_n[0]"        IOSTANDARD = HSTL_II_18;
NET "c1_qdr_bw_n[1]"        IOSTANDARD = HSTL_II_18;
NET "c1_qdr_bw_n[2]"        IOSTANDARD = HSTL_II_18;
NET "c1_qdr_bw_n[3]"        IOSTANDARD = HSTL_II_18;
NET "c1_qdr_cq[0]"          IOSTANDARD = HSTL_II_DCI_18;
NET "c1_qdr_cq_n[0]"        IOSTANDARD = HSTL_II_DCI_18;
NET "c1_qdr_k[0]"           IOSTANDARD = HSTL_II_18;
NET "c1_qdr_k_n[0]"         IOSTANDARD = HSTL_II_18;
NET "c1_qdr_c[0]"           IOSTANDARD = HSTL_II_18;
NET "c1_qdr_c_n[0]"         IOSTANDARD = HSTL_II_18;
NET "c2_qdr_d[*]"           IOSTANDARD = HSTL_II_18;
NET "c2_qdr_q[*]"           IOSTANDARD = HSTL_II_DCI_18;
NET "c2_qdr_sa[*]"          IOSTANDARD = HSTL_II_18;
NET "c2_qdr_w_n"            IOSTANDARD = HSTL_II_18;
NET "c2_qdr_r_n"            IOSTANDARD = HSTL_II_18;
NET "c2_qdr_dll_off_n"      IOSTANDARD = HSTL_II_18;
NET "c2_qdr_bw_n[0]"        IOSTANDARD = HSTL_II_18;
NET "c2_qdr_bw_n[1]"        IOSTANDARD = HSTL_II_18;
NET "c2_qdr_bw_n[2]"        IOSTANDARD = HSTL_II_18;
NET "c2_qdr_bw_n[3]"        IOSTANDARD = HSTL_II_18;
NET "c2_qdr_cq[0]"          IOSTANDARD = HSTL_II_DCI_18;
NET "c2_qdr_cq_n[0]"        IOSTANDARD = HSTL_II_DCI_18;
NET "c2_qdr_k[0]"           IOSTANDARD = HSTL_II_18;
NET "c2_qdr_k_n[0]"         IOSTANDARD = HSTL_II_18;
NET "c2_qdr_c[0]"           IOSTANDARD = HSTL_II_18;
NET "c2_qdr_c_n[0]"         IOSTANDARD = HSTL_II_18;
NET "masterbank_sel_pin[0]" IOSTANDARD = HSTL_II_DCI_18;
NET "masterbank_sel_pin[1]" IOSTANDARD = HSTL_II_DCI_18;
NET "masterbank_sel_pin[2]" IOSTANDARD = HSTL_II_DCI_18;
NET "c0_qdr_cq_n[0]" S;
NET "masterbank_sel_pin[*]" S;
NET "c1_qdr_cq_n[0]" S;
NET "masterbank_sel_pin[*]" S;
NET "c2_qdr_cq_n[0]" S;
NET "masterbank_sel_pin[*]" S;

############################################################################
# PINOUT
NET  "c0_qdr_d[0]"                               LOC = "Y29" ;          #Bank 11
NET  "c0_qdr_d[1]"                               LOC = "Y30" ;          #Bank 11
NET  "c0_qdr_d[2]"                               LOC = "W31" ;          #Bank 11
NET  "c0_qdr_d[3]"                               LOC = "W30" ;          #Bank 11
NET  "c0_qdr_d[4]"                               LOC = "AA31" ;         #Bank 11
NET  "c0_qdr_d[5]"                               LOC = "AA30" ;         #Bank 11
NET  "c0_qdr_d[6]"                               LOC = "Y35" ;          #Bank 11
NET  "c0_qdr_d[7]"                               LOC = "AA35" ;         #Bank 11
NET  "c0_qdr_d[8]"                               LOC = "U33" ;          #Bank 11
NET  "c0_qdr_d[9]"                               LOC = "AB36" ;         #Bank 11
NET  "c0_qdr_d[10]"                              LOC = "AC36" ;         #Bank 11
NET  "c0_qdr_d[11]"                              LOC = "V33" ;          #Bank 11
NET  "c0_qdr_d[12]"                              LOC = "U32" ;          #Bank 11
NET  "c0_qdr_d[13]"                              LOC = "AA34" ;         #Bank 11
NET  "c0_qdr_d[14]"                              LOC = "AB34" ;         #Bank 11
NET  "c0_qdr_d[15]"                              LOC = "V31" ;          #Bank 11
NET  "c0_qdr_d[16]"                              LOC = "U31" ;          #Bank 11
NET  "c0_qdr_d[17]"                              LOC = "AB31" ;         #Bank 11
NET  "c0_qdr_d[18]"                              LOC = "AB32" ;         #Bank 11
NET  "c0_qdr_d[19]"                              LOC = "W36" ;          #Bank 11
NET  "c0_qdr_d[20]"                              LOC = "W35" ;          #Bank 11
NET  "c0_qdr_d[21]"                              LOC = "Y37" ;          #Bank 11
NET  "c0_qdr_d[22]"                              LOC = "AA37" ;         #Bank 11
NET  "c0_qdr_d[23]"                              LOC = "V36" ;          #Bank 11
NET  "c0_qdr_d[24]"                              LOC = "W37" ;          #Bank 11
NET  "c0_qdr_d[25]"                              LOC = "AA36" ;         #Bank 11
NET  "c0_qdr_d[26]"                              LOC = "W32" ;          #Bank 11
NET  "c0_qdr_d[27]"                              LOC = "W33" ;          #Bank 11
NET  "c0_qdr_d[28]"                              LOC = "AA32" ;         #Bank 11
NET  "c0_qdr_d[29]"                              LOC = "Y32" ;          #Bank 11
NET  "c0_qdr_d[30]"                              LOC = "V34" ;          #Bank 11
NET  "c0_qdr_d[31]"                              LOC = "V35" ;          #Bank 11
NET  "c0_qdr_d[32]"                              LOC = "Y34" ;          #Bank 11
NET  "c0_qdr_d[33]"                              LOC = "Y33" ;          #Bank 11
NET  "c0_qdr_d[34]"                              LOC = "T37" ;          #Bank 11
NET  "c0_qdr_d[35]"                              LOC = "U37" ;          #Bank 11
NET  "c0_qdr_q[0]"                               LOC = "K30" ;          #Bank 27
NET  "c0_qdr_q[1]"                               LOC = "L30" ;          #Bank 27
NET  "c0_qdr_q[2]"                               LOC = "H30" ;          #Bank 27
NET  "c0_qdr_q[3]"                               LOC = "J30" ;          #Bank 27
NET  "c0_qdr_q[4]"                               LOC = "L32" ;          #Bank 27
NET  "c0_qdr_q[5]"                               LOC = "M33" ;          #Bank 27
NET  "c0_qdr_q[6]"                               LOC = "F31" ;          #Bank 27
NET  "c0_qdr_q[7]"                               LOC = "G31" ;          #Bank 27
NET  "c0_qdr_q[8]"                               LOC = "M32" ;          #Bank 27
NET  "c0_qdr_q[9]"                               LOC = "M31" ;          #Bank 27
NET  "c0_qdr_q[10]"                              LOC = "F30" ;          #Bank 27
NET  "c0_qdr_q[11]"                              LOC = "N30" ;          #Bank 27
NET  "c0_qdr_q[12]"                              LOC = "N31" ;          #Bank 27
NET  "c0_qdr_q[13]"                              LOC = "F29" ;          #Bank 27
NET  "c0_qdr_q[14]"                              LOC = "E29" ;          #Bank 27
NET  "c0_qdr_q[15]"                              LOC = "P32" ;          #Bank 27
NET  "c0_qdr_q[16]"                              LOC = "P31" ;          #Bank 27
NET  "c0_qdr_q[17]"                              LOC = "H29" ;          #Bank 27
NET  "c0_qdr_q[18]"                              LOC = "G29" ;          #Bank 27
NET  "c0_qdr_q[19]"                              LOC = "R30" ;          #Bank 27
NET  "c0_qdr_q[20]"                              LOC = "P30" ;          #Bank 27
NET  "c0_qdr_q[21]"                              LOC = "H33" ;          #Bank 27
NET  "c0_qdr_q[22]"                              LOC = "J32" ;          #Bank 27
NET  "c0_qdr_q[23]"                              LOC = "G36" ;          #Bank 27
NET  "c0_qdr_q[24]"                              LOC = "F35" ;          #Bank 27
NET  "c0_qdr_q[25]"                              LOC = "G34" ;          #Bank 27
NET  "c0_qdr_q[26]"                              LOC = "F34" ;          #Bank 27
NET  "c0_qdr_q[27]"                              LOC = "E36" ;          #Bank 27
NET  "c0_qdr_q[28]"                              LOC = "F32" ;          #Bank 27
NET  "c0_qdr_q[29]"                              LOC = "G32" ;          #Bank 27
NET  "c0_qdr_q[30]"                              LOC = "F37" ;          #Bank 27
NET  "c0_qdr_q[31]"                              LOC = "E37" ;          #Bank 27
NET  "c0_qdr_q[32]"                              LOC = "J31" ;          #Bank 27
NET  "c0_qdr_q[33]"                              LOC = "H31" ;          #Bank 27
NET  "c0_qdr_q[34]"                              LOC = "K32" ;          #Bank 27
NET  "c0_qdr_cq[0]"                              LOC = "L31" ;          #Bank 27
NET  "c0_qdr_q[35]"                              LOC = "L29" ;          #Bank 27
NET  "c0_qdr_cq_n[0]"                            LOC = "K29" ;          #Bank 27
NET  "c0_qdr_sa[0]"                              LOC = "H34" ;          #Bank 23
NET  "c0_qdr_sa[1]"                              LOC = "J33" ;          #Bank 23
NET  "c0_qdr_sa[2]"                              LOC = "M36" ;          #Bank 23
NET  "c0_qdr_sa[3]"                              LOC = "N36" ;          #Bank 23
NET  "c0_qdr_sa[4]"                              LOC = "N33" ;          #Bank 23
NET  "c0_qdr_sa[5]"                              LOC = "P33" ;          #Bank 23
NET  "c0_qdr_sa[6]"                              LOC = "R32" ;          #Bank 23
NET  "c0_qdr_sa[7]"                              LOC = "R33" ;          #Bank 23
NET  "c0_qdr_sa[8]"                              LOC = "N34" ;          #Bank 23
NET  "c0_qdr_sa[9]"                              LOC = "J35" ;          #Bank 23
NET  "c0_qdr_sa[10]"                             LOC = "J36" ;          #Bank 23
NET  "c0_qdr_sa[11]"                             LOC = "L37" ;          #Bank 23
NET  "c0_qdr_sa[12]"                             LOC = "M37" ;          #Bank 23
NET  "c0_qdr_sa[13]"                             LOC = "K38" ;          #Bank 23
NET  "c0_qdr_sa[14]"                             LOC = "K37" ;          #Bank 23
NET  "c0_qdr_sa[15]"                             LOC = "T32" ;          #Bank 23
NET  "c0_qdr_sa[16]"                             LOC = "T31" ;          #Bank 23
NET  "c0_qdr_sa[17]"                             LOC = "K35" ;          #Bank 23
NET  "c0_qdr_sa[18]"                             LOC = "L34" ;          #Bank 23
NET  "c0_qdr_bw_n[0]"                            LOC = "P37" ;          #Bank 23
NET  "c0_qdr_w_n"                                LOC = "P38" ;          #Bank 23
NET  "c0_qdr_bw_n[1]"                            LOC = "R38" ;          #Bank 23
NET  "c0_qdr_r_n"                                LOC = "G37" ;          #Bank 23
NET  "c0_qdr_bw_n[2]"                            LOC = "P36" ;          #Bank 23
NET  "masterbank_sel_pin[0]"                     LOC = "R35" ;          #Bank 23
NET  "c0_qdr_k_n[0]"                             LOC = "K33" ;          #Bank 23
NET  "c0_qdr_k[0]"                               LOC = "K34" ;          #Bank 23
NET  "c0_qdr_c_n[0]"                             LOC = "N35" ;          #Bank 23
NET  "c0_qdr_c[0]"                               LOC = "P35" ;          #Bank 23
NET  "c0_qdr_bw_n[3]"                            LOC = "J38" ;          #Bank 23
NET  "c0_qdr_dll_off_n"                          LOC = "J37" ;          #Bank 23 #HWIRED ON BOARD
NET  "c1_qdr_d[0]"                               LOC = "P5" ;           #Bank 12
NET  "c1_qdr_d[1]"                               LOC = "R5" ;           #Bank 12
NET  "c1_qdr_d[2]"                               LOC = "AA10" ;         #Bank 12
NET  "c1_qdr_d[3]"                               LOC = "AA11" ;         #Bank 12
NET  "c1_qdr_d[4]"                               LOC = "T7" ;           #Bank 12
NET  "c1_qdr_d[5]"                               LOC = "U7" ;           #Bank 12
NET  "c1_qdr_d[6]"                               LOC = "W10" ;          #Bank 12
NET  "c1_qdr_d[7]"                               LOC = "W11" ;          #Bank 12
NET  "c1_qdr_d[8]"                               LOC = "AC9" ;          #Bank 12
NET  "c1_qdr_d[9]"                               LOC = "V9" ;           #Bank 12
NET  "c1_qdr_d[10]"                              LOC = "V8" ;           #Bank 12
NET  "c1_qdr_d[11]"                              LOC = "AC10" ;         #Bank 12
NET  "c1_qdr_d[12]"                              LOC = "AD11" ;         #Bank 12
NET  "c1_qdr_d[13]"                              LOC = "P7" ;           #Bank 12
NET  "c1_qdr_d[14]"                              LOC = "R7" ;           #Bank 12
NET  "c1_qdr_d[15]"                              LOC = "AB11" ;         #Bank 12
NET  "c1_qdr_d[16]"                              LOC = "AC11" ;         #Bank 12
NET  "c1_qdr_d[17]"                              LOC = "N6" ;           #Bank 12
NET  "c1_qdr_d[18]"                              LOC = "P6" ;           #Bank 12
NET  "c1_qdr_d[19]"                              LOC = "Y8" ;           #Bank 12
NET  "c1_qdr_d[20]"                              LOC = "Y7" ;           #Bank 12
NET  "c1_qdr_d[21]"                              LOC = "T5" ;           #Bank 12
NET  "c1_qdr_d[22]"                              LOC = "T6" ;           #Bank 12
NET  "c1_qdr_d[23]"                              LOC = "Y10" ;          #Bank 12
NET  "c1_qdr_d[24]"                              LOC = "AA9" ;          #Bank 12
NET  "c1_qdr_d[25]"                              LOC = "V6" ;           #Bank 12
NET  "c1_qdr_d[26]"                              LOC = "AA6" ;          #Bank 12
NET  "c1_qdr_d[27]"                              LOC = "AA7" ;          #Bank 12
NET  "c1_qdr_d[28]"                              LOC = "Y9" ;           #Bank 12
NET  "c1_qdr_d[29]"                              LOC = "W8" ;           #Bank 12
NET  "c1_qdr_d[30]"                              LOC = "AC6" ;          #Bank 12
NET  "c1_qdr_d[31]"                              LOC = "AB6" ;          #Bank 12
NET  "c1_qdr_d[32]"                              LOC = "W6" ;           #Bank 12
NET  "c1_qdr_d[33]"                              LOC = "W7" ;           #Bank 12
NET  "c1_qdr_d[34]"                              LOC = "AB7" ;          #Bank 12
NET  "c1_qdr_d[35]"                              LOC = "AB8" ;          #Bank 12
NET  "c1_qdr_q[0]"                               LOC = "F9" ;           #Bank 28
NET  "c1_qdr_q[1]"                               LOC = "F10" ;          #Bank 28
NET  "c1_qdr_q[2]"                               LOC = "L11" ;          #Bank 28
NET  "c1_qdr_q[3]"                               LOC = "L10" ;          #Bank 28
NET  "c1_qdr_q[4]"                               LOC = "F12" ;          #Bank 28
NET  "c1_qdr_q[5]"                               LOC = "G12" ;          #Bank 28
NET  "c1_qdr_q[6]"                               LOC = "M13" ;          #Bank 28
NET  "c1_qdr_q[7]"                               LOC = "N13" ;          #Bank 28
NET  "c1_qdr_q[8]"                               LOC = "G13" ;          #Bank 28
NET  "c1_qdr_q[9]"                               LOC = "H13" ;          #Bank 28
NET  "c1_qdr_q[10]"                              LOC = "M11" ;          #Bank 28
NET  "c1_qdr_q[11]"                              LOC = "F14" ;          #Bank 28
NET  "c1_qdr_q[12]"                              LOC = "E14" ;          #Bank 28
NET  "c1_qdr_q[13]"                              LOC = "N11" ;          #Bank 28
NET  "c1_qdr_q[14]"                              LOC = "P11" ;          #Bank 28
NET  "c1_qdr_q[15]"                              LOC = "G14" ;          #Bank 28
NET  "c1_qdr_q[16]"                              LOC = "F15" ;          #Bank 28
NET  "c1_qdr_q[17]"                              LOC = "R12" ;          #Bank 28
NET  "c1_qdr_q[18]"                              LOC = "P12" ;          #Bank 28
NET  "c1_qdr_q[19]"                              LOC = "H15" ;          #Bank 28
NET  "c1_qdr_q[20]"                              LOC = "H14" ;          #Bank 28
NET  "c1_qdr_q[21]"                              LOC = "H10" ;          #Bank 28
NET  "c1_qdr_q[22]"                              LOC = "J11" ;          #Bank 28
NET  "c1_qdr_q[23]"                              LOC = "F11" ;          #Bank 28
NET  "c1_qdr_q[24]"                              LOC = "G11" ;          #Bank 28
NET  "c1_qdr_q[25]"                              LOC = "H9" ;           #Bank 28
NET  "c1_qdr_q[26]"                              LOC = "G9" ;           #Bank 28
NET  "c1_qdr_q[27]"                              LOC = "E12" ;          #Bank 28
NET  "c1_qdr_q[28]"                              LOC = "K10" ;          #Bank 28
NET  "c1_qdr_q[29]"                              LOC = "J10" ;          #Bank 28
NET  "c1_qdr_q[30]"                              LOC = "J13" ;          #Bank 28
NET  "c1_qdr_q[31]"                              LOC = "K14" ;          #Bank 28
NET  "c1_qdr_q[32]"                              LOC = "K12" ;          #Bank 28
NET  "c1_qdr_q[33]"                              LOC = "K13" ;          #Bank 28
NET  "c1_qdr_q[34]"                              LOC = "J12" ;          #Bank 28
NET  "c1_qdr_cq[0]"                              LOC = "H11" ;          #Bank 28
NET  "c1_qdr_q[35]"                              LOC = "M12" ;          #Bank 28
NET  "c1_qdr_cq_n[0]"                            LOC = "L12" ;          #Bank 28
NET  "c1_qdr_sa[0]"                              LOC = "U12" ;          #Bank 24
NET  "c1_qdr_sa[1]"                              LOC = "V11" ;          #Bank 24
NET  "c1_qdr_sa[2]"                              LOC = "R10" ;          #Bank 24
NET  "c1_qdr_sa[3]"                              LOC = "P10" ;          #Bank 24
NET  "c1_qdr_sa[4]"                              LOC = "P8" ;           #Bank 24
NET  "c1_qdr_sa[5]"                              LOC = "R9" ;           #Bank 24
NET  "c1_qdr_sa[6]"                              LOC = "T10" ;          #Bank 24
NET  "c1_qdr_sa[7]"                              LOC = "T11" ;          #Bank 24
NET  "c1_qdr_sa[8]"                              LOC = "J6" ;           #Bank 24
NET  "c1_qdr_sa[9]"                              LOC = "N8" ;           #Bank 24
NET  "c1_qdr_sa[10]"                             LOC = "M8" ;           #Bank 24
NET  "c1_qdr_sa[11]"                             LOC = "M9" ;           #Bank 24
NET  "c1_qdr_sa[12]"                             LOC = "N9" ;           #Bank 24
NET  "c1_qdr_sa[13]"                             LOC = "M6" ;           #Bank 24
NET  "c1_qdr_sa[14]"                             LOC = "M7" ;           #Bank 24
NET  "c1_qdr_sa[15]"                             LOC = "K8" ;           #Bank 24
NET  "c1_qdr_sa[16]"                             LOC = "J7" ;           #Bank 24
NET  "c1_qdr_sa[17]"                             LOC = "L7" ;           #Bank 24
NET  "c1_qdr_sa[18]"                             LOC = "K7" ;           #Bank 24
NET  "c1_qdr_bw_n[0]"                            LOC = "G8" ;           #Bank 24
NET  "c1_qdr_w_n"                                LOC = "G7" ;           #Bank 24
NET  "c1_qdr_bw_n[1]"                            LOC = "U11" ;          #Bank 24
NET  "c1_qdr_r_n"                                LOC = "V10" ;          #Bank 24
NET  "c1_qdr_bw_n[2]"                            LOC = "E8" ;           #Bank 24
NET  "c1_qdr_k_n[0]"                             LOC = "L6" ;           #Bank 24
NET  "c1_qdr_k[0]"                               LOC = "F6" ;           #Bank 24
NET  "c1_qdr_c_n[0]"                             LOC = "G6" ;           #Bank 24
NET  "c1_qdr_c[0]"                               LOC = "U8" ;           #Bank 24
NET  "c1_qdr_bw_n[3]"                            LOC = "U9" ;           #Bank 24
NET  "c1_qdr_dll_off_n"                          LOC = "H5" ;           #Bank 24 #HWIRED ON BOARD
NET  "masterbank_sel_pin[1]"                     LOC = "R8" ;           #Bank 24
NET  "c2_qdr_d[0]"                               LOC = "M19" ;          #Bank 3
NET  "c2_qdr_d[1]"                               LOC = "L19" ;          #Bank 3
NET  "c2_qdr_d[2]"                               LOC = "M24" ;          #Bank 3
NET  "c2_qdr_d[3]"                               LOC = "N24" ;          #Bank 3
NET  "c2_qdr_d[4]"                               LOC = "J16" ;          #Bank 3
NET  "c2_qdr_d[5]"                               LOC = "J15" ;          #Bank 3
NET  "c2_qdr_d[6]"                               LOC = "L25" ;          #Bank 3
NET  "c2_qdr_d[7]"                               LOC = "M26" ;          #Bank 3
NET  "c2_qdr_d[8]"                               LOC = "K15" ;          #Bank 3
NET  "c2_qdr_d[9]"                               LOC = "L15" ;          #Bank 3
NET  "c2_qdr_d[10]"                              LOC = "L27" ;          #Bank 3
NET  "c2_qdr_d[11]"                              LOC = "L26" ;          #Bank 3
NET  "c2_qdr_d[12]"                              LOC = "M18" ;          #Bank 3
NET  "c2_qdr_d[13]"                              LOC = "M17" ;          #Bank 3
NET  "c2_qdr_d[14]"                              LOC = "K28" ;          #Bank 3
NET  "c2_qdr_d[15]"                              LOC = "K27" ;          #Bank 3
NET  "c2_qdr_d[16]"                              LOC = "L17" ;          #Bank 3
NET  "c2_qdr_d[17]"                              LOC = "L16" ;          #Bank 3
NET  "c2_qdr_d[18]"                              LOC = "M27" ;          #Bank 3
NET  "c2_qdr_d[19]"                              LOC = "M28" ;          #Bank 3
NET  "c2_qdr_d[20]"                              LOC = "P25" ;          #Bank 1
NET  "c2_qdr_d[21]"                              LOC = "P26" ;          #Bank 1
NET  "c2_qdr_d[22]"                              LOC = "P18" ;          #Bank 1
NET  "c2_qdr_d[23]"                              LOC = "N19" ;          #Bank 1
NET  "c2_qdr_d[24]"                              LOC = "N25" ;          #Bank 1
NET  "c2_qdr_d[25]"                              LOC = "N26" ;          #Bank 1
NET  "c2_qdr_d[26]"                              LOC = "P17" ;          #Bank 1
NET  "c2_qdr_d[27]"                              LOC = "N18" ;          #Bank 1
NET  "c2_qdr_d[28]"                              LOC = "N28" ;          #Bank 1
NET  "c2_qdr_d[29]"                              LOC = "M14" ;          #Bank 1
NET  "c2_qdr_d[30]"                              LOC = "L14" ;          #Bank 1
NET  "c2_qdr_d[31]"                              LOC = "N29" ;          #Bank 1
NET  "c2_qdr_d[32]"                              LOC = "M29" ;          #Bank 1
NET  "c2_qdr_d[33]"                              LOC = "N16" ;          #Bank 1
NET  "c2_qdr_d[34]"                              LOC = "M16" ;          #Bank 1
NET  "c2_qdr_d[35]"                              LOC = "R27" ;          #Bank 1
NET  "c2_qdr_q[0]"                               LOC = "J21" ;          #Bank 7
NET  "c2_qdr_q[1]"                               LOC = "J22" ;          #Bank 7
NET  "c2_qdr_q[2]"                               LOC = "H21" ;          #Bank 7
NET  "c2_qdr_q[3]"                               LOC = "J20" ;          #Bank 7
NET  "c2_qdr_q[4]"                               LOC = "A22" ;          #Bank 7
NET  "c2_qdr_q[5]"                               LOC = "B21" ;          #Bank 7
NET  "c2_qdr_q[6]"                               LOC = "C20" ;          #Bank 7
NET  "c2_qdr_q[7]"                               LOC = "D20" ;          #Bank 7
NET  "c2_qdr_q[8]"                               LOC = "F24" ;          #Bank 7
NET  "c2_qdr_q[9]"                               LOC = "G23" ;          #Bank 7
NET  "c2_qdr_q[10]"                              LOC = "A20" ;          #Bank 7
NET  "c2_qdr_q[11]"                              LOC = "N23" ;          #Bank 7
NET  "c2_qdr_q[12]"                              LOC = "M23" ;          #Bank 7
NET  "c2_qdr_q[13]"                              LOC = "K20" ;          #Bank 7
NET  "c2_qdr_q[14]"                              LOC = "L20" ;          #Bank 7
NET  "c2_qdr_q[15]"                              LOC = "E23" ;          #Bank 7
NET  "c2_qdr_q[16]"                              LOC = "E24" ;          #Bank 7
NET  "c2_qdr_q[17]"                              LOC = "P22" ;          #Bank 7
NET  "c2_qdr_q[18]"                              LOC = "P21" ;          #Bank 7
NET  "c2_qdr_q[19]"                              LOC = "E25" ;          #Bank 7
NET  "c2_qdr_q[20]"                              LOC = "F25" ;          #Bank 7
NET  "c2_qdr_q[21]"                              LOC = "M21" ;          #Bank 7
NET  "c2_qdr_q[22]"                              LOC = "N21" ;          #Bank 7
NET  "c2_qdr_q[23]"                              LOC = "L22" ;          #Bank 7
NET  "c2_qdr_q[24]"                              LOC = "M22" ;          #Bank 7
NET  "c2_qdr_q[25]"                              LOC = "E22" ;          #Bank 7
NET  "c2_qdr_q[26]"                              LOC = "D23" ;          #Bank 7
NET  "c2_qdr_q[27]"                              LOC = "D22" ;          #Bank 7
NET  "c2_qdr_q[28]"                              LOC = "G22" ;          #Bank 7
NET  "c2_qdr_q[29]"                              LOC = "F22" ;          #Bank 7
NET  "c2_qdr_q[30]"                              LOC = "D21" ;          #Bank 7
NET  "c2_qdr_q[31]"                              LOC = "C21" ;          #Bank 7
NET  "c2_qdr_q[32]"                              LOC = "L21" ;          #Bank 7
NET  "c2_qdr_q[33]"                              LOC = "K22" ;          #Bank 7
NET  "c2_qdr_q[34]"                              LOC = "B23" ;          #Bank 7
NET  "c2_qdr_cq[0]"                              LOC = "B22" ;          #Bank 7
NET  "c2_qdr_q[35]"                              LOC = "G21" ;          #Bank 7
NET  "c2_qdr_cq_n[0]"                            LOC = "F21" ;          #Bank 7
NET  "c2_qdr_sa[0]"                              LOC = "J23" ;          #Bank 5
NET  "c2_qdr_sa[1]"                              LOC = "K23" ;          #Bank 5
NET  "c2_qdr_sa[2]"                              LOC = "K19" ;          #Bank 5
NET  "c2_qdr_sa[3]"                              LOC = "K18" ;          #Bank 5
NET  "c2_qdr_sa[4]"                              LOC = "J25" ;          #Bank 5
NET  "c2_qdr_sa[5]"                              LOC = "K25" ;          #Bank 5
NET  "c2_qdr_sa[6]"                              LOC = "F27" ;          #Bank 5
NET  "c2_qdr_sa[7]"                              LOC = "G27" ;          #Bank 5
NET  "c2_qdr_sa[8]"                              LOC = "E19" ;          #Bank 5
NET  "c2_qdr_sa[9]"                              LOC = "H26" ;          #Bank 5
NET  "c2_qdr_sa[10]"                             LOC = "J26" ;          #Bank 5
NET  "c2_qdr_sa[11]"                             LOC = "F16" ;          #Bank 5
NET  "c2_qdr_sa[12]"                             LOC = "F17" ;          #Bank 5
NET  "c2_qdr_sa[13]"                             LOC = "G28" ;          #Bank 5
NET  "c2_qdr_sa[14]"                             LOC = "H28" ;          #Bank 5
NET  "c2_qdr_sa[15]"                             LOC = "G16" ;          #Bank 5
NET  "c2_qdr_sa[16]"                             LOC = "H16" ;          #Bank 5
NET  "c2_qdr_sa[17]"                             LOC = "J27" ;          #Bank 5
NET  "c2_qdr_sa[18]"                             LOC = "J28" ;          #Bank 5
NET  "c2_qdr_bw_n[0]"                            LOC = "F20" ;          #Bank 5
NET  "c2_qdr_w_n"                                LOC = "E20" ;          #Bank 5
NET  "c2_qdr_bw_n[1]"                            LOC = "L24" ;          #Bank 5
NET  "c2_qdr_r_n"                                LOC = "K24" ;          #Bank 5
NET  "c2_qdr_bw_n[2]"                            LOC = "H19" ;          #Bank 5
NET  "c2_qdr_k_n[0]"                             LOC = "H23" ;          #Bank 5
NET  "c2_qdr_k[0]"                               LOC = "G19" ;          #Bank 5
NET  "c2_qdr_c_n[0]"                             LOC = "F19" ;          #Bank 5
NET  "c2_qdr_c[0]"                               LOC = "H25" ;          #Bank 5
NET  "c2_qdr_bw_n[3]"                            LOC = "G24" ;          #Bank 5
NET  "c2_qdr_dll_off_n"                          LOC = "G17" ;          #Bank 5 #HWIRED ON BOARD
NET  "masterbank_sel_pin[2]"                     LOC = "F26" ;          #Bank 5

############################################################################
# Part 5: DRAM
############################################################################
############################################################################
# RLDRAM SECTION
############################################################################

# PINOUT ###################################################################
NET 	 "RLD2_B_A<0>" 	   LOC = "AM5" ;
NET 	 "RLD2_B_A<1>" 	   LOC = "AM7" ;
NET 	 "RLD2_B_A<2>" 	   LOC = "AM6" ;
NET 	 "RLD2_B_A<3>" 	   LOC = "AD6" ;
NET 	 "RLD2_B_A<4>" 	   LOC = "AD7" ;
NET 	 "RLD2_B_A<5>"     LOC = "AG11" ;
NET 	 "RLD2_B_A<6>" 	   LOC = "AF11" ;
NET 	 "RLD2_B_A<7>" 	   LOC = "AF7" ;
NET 	 "RLD2_B_A<8>"     LOC = "AE8" ;
NET 	 "RLD2_B_A<9>" 	   LOC = "AH11" ;
NET 	 "RLD2_B_A<10>"    LOC = "AF6" ;
NET 	 "RLD2_B_A<11>"    LOC = "AF5" ;
NET 	 "RLD2_B_A<12>"    LOC = "AL9" ;
NET 	 "RLD2_B_A<13>"    LOC = "AK9" ;
NET 	 "RLD2_B_A<14>"    LOC = "AH5" ;
NET 	 "RLD2_B_A<15>"    LOC = "AG6" ;
NET 	 "RLD2_B_A<16>"    LOC = "AG9" ;
NET 	 "RLD2_B_A<17>"    LOC = "AF10" ;
NET 	 "RLD2_B_A<18>"    LOC = "AH6" ;
NET 	 "RLD2_B_A<19>"    LOC = "AG7" ;
NET 	 "RLD2_B_BA<0>"    LOC = "AE10" ;
NET 	 "RLD2_B_BA<1>"    LOC = "AD10" ;
NET 	 "RLD2_B_BA<2>"    LOC = "AN5" ;
NET      "RLD2_B_WE_N"     LOC = "AF12" ;
NET      "RLD2_B_REF_N"    LOC = "AG12" ;
NET      "RLD2_B_CS_N[0]"  LOC = "AK7" ;
NET      "RLD2_B_CK_N[0]"  LOC = "AH8" ;
NET      "RLD2_B_CK_P[0]"  LOC = "AG8" ;
NET      "RLD2_B_CK_N[1]"  LOC = "AL7" ;
NET      "RLD2_B_CK_P[1]"  LOC = "AK8" ;
NET      "RLD2_B_DK_P[0]"  LOC = "AF9" ;
NET      "RLD2_B_DK_N[0]"  LOC = "AE9" ;
NET      "RLD2_B_DK_P[1]"  LOC = "AP5" ;
NET      "RLD2_B_DK_N[1]"  LOC = "AP6" ;
NET      "RLD2_B_DK_P[2]"  LOC = "AH9" ;
NET      "RLD2_B_DK_N[2]"  LOC = "AJ8" ;
NET      "RLD2_B_DK_P[3]"  LOC = "AJ6" ;
NET      "RLD2_B_DK_N[3]"  LOC = "AJ7" ;
NET      "RLD2_B_QVLD[0]"  LOC = "AT14" ;
NET      "RLD2_B_QVLD[1]"  LOC = "AT10" ;
NET 	 "RLD2_B_DQ<0>"    LOC = "AR18" ;
NET 	 "RLD2_B_DQ<1>"    LOC = "AR19" ;
NET 	 "RLD2_B_QK_N<0>"  LOC = "AN15" ;
NET 	 "RLD2_B_QK_P<0>"  LOC = "AN14" ;
NET 	 "RLD2_B_QK_N<1>"  LOC = "AP17" ;
NET 	 "RLD2_B_QK_P<1>"  LOC = "AN16" ;
NET      "RLD2_B_CS_N[1]"  LOC = "AU13" ;
NET 	 "RLD2_B_DQ<2>"    LOC = "AU16" ;
NET 	 "RLD2_B_DQ<3>"    LOC = "AT16" ;
NET 	 "RLD2_B_DQ<4>"    LOC = "AP15" ;
NET 	 "RLD2_B_DQ<5>"    LOC = "AP16" ;
NET 	 "RLD2_B_DQ<6>"    LOC = "AR15" ;
NET 	 "RLD2_B_DQ<7>"    LOC = "AL14" ;
NET 	 "RLD2_B_DQ<8>"    LOC = "AM14" ;
NET 	 "RLD2_B_DQ<9>"    LOC = "AT15" ;
NET 	 "RLD2_B_DQ<10>"   LOC = "AU14" ;
NET 	 "RLD2_B_DQ<11>"   LOC = "AV13" ;
NET 	 "RLD2_B_DQ<12>"   LOC = "AU12" ;
NET 	 "RLD2_B_DQ<13>"   LOC = "AL15" ;
NET 	 "RLD2_B_DQ<14>"   LOC = "AK15" ;
NET 	 "RLD2_B_DQ<15>"   LOC = "AH15" ;
NET 	 "RLD2_B_DQ<16>"   LOC = "AJ15" ;
NET 	 "RLD2_B_DQ<17>"   LOC = "AP18" ;
NET 	 "RLD2_B_DQ<18>"   LOC = "AN18" ;
NET 	 "RLD2_B_DQ<19>"   LOC = "AG13" ;
NET 	 "RLD2_B_DQ<20>"   LOC = "AH14" ;
NET 	 "RLD2_B_DQ<21>"   LOC = "AL16" ;
NET 	 "RLD2_B_DQ<22>"   LOC = "AJ13" ;
NET 	 "RLD2_B_DQ<23>"   LOC = "AH13" ;
NET 	 "RLD2_B_DQ<24>"   LOC = "AU17" ;
NET 	 "RLD2_B_DQ<25>"   LOC = "AU18" ;
NET 	 "RLD2_B_DQ<26>"   LOC = "AK14" ;
NET 	 "RLD2_B_DQ<27>"   LOC = "AK13" ;
NET 	 "RLD2_B_DQ<28>"   LOC = "AR17" ;
NET 	 "RLD2_B_DQ<29>"   LOC = "AT17" ;
NET 	 "RLD2_B_DQ<30>"   LOC = "AR13" ;
NET 	 "RLD2_B_DQ<31>"   LOC = "AT12" ;
NET 	 "RLD2_B_DQ<32>"   LOC = "AR9" ;
NET 	 "RLD2_B_DQ<33>"   LOC = "AR8" ;
NET 	 "RLD2_B_QK_N<2>"  LOC = "AL12" ;
NET 	 "RLD2_B_QK_P<2>"  LOC = "AM12" ;
NET 	 "RLD2_B_QK_N<3>"  LOC = "AV7" ;
NET 	 "RLD2_B_QK_P<3>"  LOC = "AU8" ;
NET 	 "RLD2_B_DQ<34>"   LOC = "AT6" ;
NET 	 "RLD2_B_DQ<35>"   LOC = "AU6" ;
NET 	 "RLD2_B_DQ<36>"   LOC = "AU11" ;
NET 	 "RLD2_B_DQ<37>"   LOC = "AN8" ;
NET 	 "RLD2_B_DQ<38>"   LOC = "AP8" ;
NET 	 "RLD2_B_DQ<39>"   LOC = "AR12" ;
NET 	 "RLD2_B_DQ<40>"   LOC = "AP13" ;
NET 	 "RLD2_B_DQ<41>"   LOC = "AM8" ;
NET 	 "RLD2_B_DQ<42>"   LOC = "AM9" ;
NET 	 "RLD2_B_DQ<43>"   LOC = "AN13" ;
NET 	 "RLD2_B_DQ<44>"   LOC = "AM13" ;
NET 	 "RLD2_B_DQ<45>"   LOC = "AP7" ;
NET 	 "RLD2_B_DQ<46>"   LOC = "AR6" ;
NET 	 "RLD2_B_DQ<47>"   LOC = "AT9" ;
NET 	 "RLD2_B_DQ<48>"   LOC = "AR10" ;
NET 	 "RLD2_B_DQ<49>"   LOC = "AK10" ;
NET 	 "RLD2_B_DQ<50>"   LOC = "AL10" ;
NET 	 "RLD2_B_DQ<51>"   LOC = "AN11" ;
NET 	 "RLD2_B_DQ<52>"   LOC = "AP10" ;
NET 	 "RLD2_B_DQ<53>"   LOC = "AJ10" ;
NET 	 "RLD2_B_DQ<54>"   LOC = "AP12" ;
NET 	 "RLD2_B_DQ<55>"   LOC = "AP11" ;
NET 	 "RLD2_B_DQ<56>"   LOC = "AN10" ;
NET 	 "RLD2_B_DQ<57>"   LOC = "AN9" ;
NET 	 "RLD2_B_DQ<58>"   LOC = "AL11" ;
NET 	 "RLD2_B_DQ<59>"   LOC = "AM11" ;
NET 	 "RLD2_B_DQ<60>"   LOC = "AT7" ;
NET 	 "RLD2_B_DQ<61>"   LOC = "AR7" ;
NET 	 "RLD2_B_DQ<62>"   LOC = "AK12" ;
NET 	 "RLD2_B_DQ<63>"   LOC = "AJ12" ;
NET 	 "RLD2_A_A<0>"     LOC = "AJ36" ;
NET 	 "RLD2_A_A<1>"     LOC = "AG37" ;
NET 	 "RLD2_A_A<2>"     LOC = "AG36" ;
NET 	 "RLD2_A_A<3>"     LOC = "AG31" ;
NET 	 "RLD2_A_A<4>"     LOC = "AG32" ;
NET 	 "RLD2_A_A<5>"     LOC = "AC33" ;
NET 	 "RLD2_A_A<6>"     LOC = "AB33" ;
NET 	 "RLD2_A_A<7>"     LOC = "AG33" ;
NET 	 "RLD2_A_A<8>"     LOC = "AG34" ;
NET 	 "RLD2_A_A<9>"     LOC = "AD37" ;
NET 	 "RLD2_A_A<10>"    LOC = "AF31" ;
NET 	 "RLD2_A_A<11>"    LOC = "AF32" ;
NET 	 "RLD2_A_A<12>"    LOC = "AE35" ;
NET 	 "RLD2_A_A<13>"    LOC = "AD35" ;
NET 	 "RLD2_A_A<14>"    LOC = "AL36" ;
NET 	 "RLD2_A_A<15>"    LOC = "AL37" ;
NET 	 "RLD2_A_A<16>"    LOC = "AC30" ;
NET 	 "RLD2_A_A<17>"    LOC = "AC31" ;
NET 	 "RLD2_A_A<18>"    LOC = "AN38" ;
NET 	 "RLD2_A_A<19>"    LOC = "AM38" ;
NET 	 "RLD2_A_BA<0>"    LOC = "AF35" ;
NET 	 "RLD2_A_BA<1>"    LOC = "AF36" ;
NET 	 "RLD2_A_BA<2>"    LOC = "AH36" ;
NET      "RLD2_A_WE_N"     LOC = "AC34" ;
NET      "RLD2_A_REF_N"    LOC = "AC35" ;
NET      "RLD2_A_CS_N[0]"  LOC = "AK37" ;
NET      "RLD2_A_CK_N[0]"  LOC = "AE34" ;
NET      "RLD2_A_CK_P[0]"  LOC = "AF34" ;
NET      "RLD2_A_CK_N[1]"  LOC = "AE37" ;
NET      "RLD2_A_CK_P[1]"  LOC = "AF37" ;
NET      "RLD2_A_DK_P[0]"  LOC = "AD31" ;
NET      "RLD2_A_DK_N[0]"  LOC = "AD30" ;
NET      "RLD2_A_DK_P[1]"  LOC = "AD32" ;
NET      "RLD2_A_DK_N[1]"  LOC = "AD33" ;
NET      "RLD2_A_DK_P[2]"  LOC = "AH38" ;
NET      "RLD2_A_DK_N[2]"  LOC = "AG38" ;
NET      "RLD2_A_DK_P[3]"  LOC = "AE33" ;
NET      "RLD2_A_DK_N[3]"  LOC = "AE32" ;
NET      "RLD2_A_QVLD[0]"  LOC = "AP30" ;
NET      "RLD2_A_QVLD[1]"  LOC = "AJ35" ;
NET 	 "RLD2_A_DQ<0>"    LOC = "AH29" ;
NET 	 "RLD2_A_DQ<1>"    LOC = "AH30" ;
NET 	 "RLD2_A_QK_N<0>"  LOC = "AR29" ;
NET 	 "RLD2_A_QK_P<0>"  LOC = "AR28" ;
NET 	 "RLD2_A_QK_N<1>"  LOC = "AU33" ;
NET 	 "RLD2_A_QK_P<1>"  LOC = "AU32" ;
NET      "RLD2_A_CS_N[1]"  LOC = "AR30" ;
NET 	 "RLD2_A_DQ<2>"    LOC = "AT32" ;
NET 	 "RLD2_A_DQ<3>"    LOC = "AR32" ;
NET 	 "RLD2_A_DQ<4>"    LOC = "AT29" ;
NET 	 "RLD2_A_DQ<5>"    LOC = "AN30" ;
NET 	 "RLD2_A_DQ<6>"    LOC = "AM29" ;
NET 	 "RLD2_A_DQ<7>"    LOC = "AV30" ;
NET 	 "RLD2_A_DQ<8>"    LOC = "AU29" ;
NET 	 "RLD2_A_DQ<9>"    LOC = "AL30" ;
NET 	 "RLD2_A_DQ<10>"   LOC = "AL29" ;
NET 	 "RLD2_A_DQ<11>"   LOC = "AU31" ;
NET 	 "RLD2_A_DQ<12>"   LOC = "AV31" ;
NET 	 "RLD2_A_DQ<13>"   LOC = "AT31" ;
NET 	 "RLD2_A_DQ<14>"   LOC = "AT30" ;
NET 	 "RLD2_A_DQ<15>"   LOC = "AP28" ;
NET 	 "RLD2_A_DQ<16>"   LOC = "AN28" ;
NET 	 "RLD2_A_DQ<17>"   LOC = "AJ30" ;
NET 	 "RLD2_A_DQ<18>"   LOC = "AH31" ;
NET 	 "RLD2_A_DQ<19>"   LOC = "AT25" ;
NET 	 "RLD2_A_DQ<20>"   LOC = "AT26" ;
NET 	 "RLD2_A_DQ<21>"   LOC = "AK29" ;
NET 	 "RLD2_A_DQ<22>"   LOC = "AV25" ;
NET 	 "RLD2_A_DQ<23>"   LOC = "AV26" ;
NET 	 "RLD2_A_DQ<24>"   LOC = "AT34" ;
NET 	 "RLD2_A_DQ<25>"   LOC = "AU34" ;
NET 	 "RLD2_A_DQ<26>"   LOC = "AT27" ;
NET 	 "RLD2_A_DQ<27>"   LOC = "AU27" ;
NET 	 "RLD2_A_DQ<28>"   LOC = "AR33" ;
NET 	 "RLD2_A_DQ<29>"   LOC = "AR34" ;
NET 	 "RLD2_A_DQ<30>"   LOC = "AN29" ;
NET 	 "RLD2_A_DQ<31>"   LOC = "AM28" ;
NET 	 "RLD2_A_DQ<32>"   LOC = "AK34" ;
NET 	 "RLD2_A_DQ<33>"   LOC = "AJ33" ;
NET 	 "RLD2_A_QK_N<2>"  LOC = "AH33" ;
NET 	 "RLD2_A_QK_P<2>"  LOC = "AH34" ;
NET 	 "RLD2_A_QK_N<3>"  LOC = "AP33" ;
NET 	 "RLD2_A_QK_P<3>"  LOC = "AP32" ;
NET 	 "RLD2_A_DQ<34>"   LOC = "AK33" ;
NET 	 "RLD2_A_DQ<35>"   LOC = "AK32" ;
NET 	 "RLD2_A_DQ<36>"   LOC = "AP37" ;
NET 	 "RLD2_A_DQ<37>"   LOC = "AP31" ;
NET 	 "RLD2_A_DQ<38>"   LOC = "AN31" ;
NET 	 "RLD2_A_DQ<39>"   LOC = "AN35" ;
NET 	 "RLD2_A_DQ<40>"   LOC = "AN36" ;
NET 	 "RLD2_A_DQ<41>"   LOC = "AM32" ;
NET 	 "RLD2_A_DQ<42>"   LOC = "AM31" ;
NET 	 "RLD2_A_DQ<43>"   LOC = "AM36" ;
NET 	 "RLD2_A_DQ<44>"   LOC = "AL35" ;
NET 	 "RLD2_A_DQ<45>"   LOC = "AL32" ;
NET 	 "RLD2_A_DQ<46>"   LOC = "AL31" ;
NET 	 "RLD2_A_DQ<47>"   LOC = "AU37" ;
NET 	 "RLD2_A_DQ<48>"   LOC = "AT36" ;
NET 	 "RLD2_A_DQ<49>"   LOC = "AU36" ;
NET 	 "RLD2_A_DQ<50>"   LOC = "AV36" ;
NET 	 "RLD2_A_DQ<51>"   LOC = "AJ32" ;
NET 	 "RLD2_A_DQ<52>"   LOC = "AJ31" ;
NET 	 "RLD2_A_DQ<53>"   LOC = "AR35" ;
NET 	 "RLD2_A_DQ<54>"   LOC = "AR37" ;
NET 	 "RLD2_A_DQ<55>"   LOC = "AT37" ;
NET 	 "RLD2_A_DQ<56>"   LOC = "AN34" ;
NET 	 "RLD2_A_DQ<57>"   LOC = "AM34" ;
NET 	 "RLD2_A_DQ<58>"   LOC = "AP35" ;
NET 	 "RLD2_A_DQ<59>"   LOC = "AP36" ;
NET 	 "RLD2_A_DQ<60>"   LOC = "AM33" ;
NET 	 "RLD2_A_DQ<61>"   LOC = "AN33" ;
NET 	 "RLD2_A_DQ<62>"   LOC = "AK35" ;
NET 	 "RLD2_A_DQ<63>"   LOC = "AL34" ;

# TIMING ###################################################################
#NET "clk200"  TNM_NET = "Xsys_clk_in";
#TIMESPEC "TS_sys_clk_in" = PERIOD "Xsys_clk_in" 4.00 ns HIGH 50 %; #250MHz
INST "rldram_if/i1_rld_mem_interface_top/main0/top0/data_path0/data_write0/wr_data*"
  TNM = "TNM_A_WRDATA";
INST "rldram_if/i1_rld_mem_interface_top/main0/top0/data_path0/data_write0/data_mask*"
  TNM = "TNM_A_WR_DM";
INST "rldram_if/i1_rld_mem_interface_top/main0/top0/iobs0/data_path_iobs0/dq_virtex5_insts.dq_bit_insts*.dq/dq_oddr*"
  TNM = "TNM_A_ODDRDQ";
INST "rldram_if/i1_rld_mem_interface_top/main0/top0/iobs0/data_path_iobs0/dm_virtex5_insts.dm_bit_insts[*].dm/dm_oddr*"
  TNM = "TNM_A_ODDRDM";
TIMESPEC "TS_A_WRFIFO_ODDRDQ" = FROM "TNM_A_WRDATA" TO "TNM_A_ODDRDQ" 4ns;
TIMESPEC "TS_A_WRFIFO_ODDRDM" = FROM "TNM_A_WR_DM"  TO "TNM_A_ODDRDM" 4ns;

#NET "clk200"  TNM_NET = "Xsys_clk_in";
#TIMESPEC "TS_sys_clk_in" = PERIOD "Xsys_clk_in" 4.00 ns HIGH 50 %; #250MHz
INST "rldram_if/i2_rld_mem_interface_top/main0/top0/data_path0/data_write0/wr_data*"
  TNM = "TNM_B_WRDATA";
INST "rldram_if/i2_rld_mem_interface_top/main0/top0/data_path0/data_write0/data_mask*"
  TNM = "TNM_B_WR_DM";
INST "rldram_if/i2_rld_mem_interface_top/main0/top0/iobs0/data_path_iobs0/dq_virtex5_insts.dq_bit_insts*.dq/dq_oddr*"
  TNM = "TNM_B_ODDRDQ";
INST "rldram_if/i2_rld_mem_interface_top/main0/top0/iobs0/data_path_iobs0/dm_virtex5_insts.dm_bit_insts[*].dm/dm_oddr*"
  TNM = "TNM_B_ODDRDM";
TIMESPEC "TS_B_WRFIFO_ODDRDQ" = FROM "TNM_B_WRDATA" TO "TNM_B_ODDRDQ" 4ns;
TIMESPEC "TS_B_WRFIFO_ODDRDM" = FROM "TNM_B_WR_DM"  TO "TNM_B_ODDRDM" 4ns;

# IO STANDARDS ##############################################################
NET  "RLD2_A_DQ[*]"                                    IOSTANDARD = HSTL_II_DCI_18;
NET  "RLD2_A_QK_P[*]"                                  IOSTANDARD = DIFF_HSTL_II_DCI_18;
NET  "RLD2_A_QK_N[*]"                                  IOSTANDARD = DIFF_HSTL_II_DCI_18;
NET  "RLD2_A_A[*]"                                     IOSTANDARD = HSTL_II_18;
NET  "RLD2_A_BA[*]"                                    IOSTANDARD = HSTL_II_18;
NET  "RLD2_A_WE_N"                                     IOSTANDARD = HSTL_II_18;
NET  "RLD2_A_REF_N"                                    IOSTANDARD = HSTL_II_18;
NET  "RLD2_A_CS_N[*]"                                  IOSTANDARD = HSTL_II_18;
NET  "RLD2_A_QVLD[*]"                                  IOSTANDARD = HSTL_II_DCI_18;
NET  "RLD2_A_DK_P[*]"                                  IOSTANDARD = DIFF_HSTL_II_18;
NET  "RLD2_A_DK_N[*]"                                  IOSTANDARD = DIFF_HSTL_II_18;
NET  "RLD2_A_CK_P[*]"                                  IOSTANDARD = DIFF_HSTL_II_18;
NET  "RLD2_A_CK_N[*]"                                  IOSTANDARD = DIFF_HSTL_II_18;
NET  "RLD2_B_DQ[*]"                                    IOSTANDARD = HSTL_II_DCI_18;
NET  "RLD2_B_QK_P[*]"                                  IOSTANDARD = DIFF_HSTL_II_DCI_18;
NET  "RLD2_B_QK_N[*]"                                  IOSTANDARD = DIFF_HSTL_II_DCI_18;
NET  "RLD2_B_A[*]"                                     IOSTANDARD = HSTL_II_18;
NET  "RLD2_B_BA[*]"                                    IOSTANDARD = HSTL_II_18;
NET  "RLD2_B_WE_N"                                     IOSTANDARD = HSTL_II_18;
NET  "RLD2_B_REF_N"                                    IOSTANDARD = HSTL_II_18;
NET  "RLD2_B_CS_N[*]"                                  IOSTANDARD = HSTL_II_18;
NET  "RLD2_B_QVLD[*]"                                  IOSTANDARD = HSTL_II_DCI_18;
NET  "RLD2_B_DK_P[*]"                                  IOSTANDARD = DIFF_HSTL_II_18;
NET  "RLD2_B_DK_N[*]"                                  IOSTANDARD = DIFF_HSTL_II_18;
NET  "RLD2_B_CK_P[*]"                                  IOSTANDARD = DIFF_HSTL_II_18;
NET  "RLD2_B_CK_N[*]"                                  IOSTANDARD = DIFF_HSTL_II_18;


# IDELAYCTRLS ##############################################################
INST "rldram_if/i2_rld_mem_interface_top/main0/top0/data_path0/taplogic0/idelayctrl0" LOC = IDELAYCTRL_X2Y1;
INST "rldram_if/i2_rld_mem_interface_top/main0/top0/data_path0/taplogic0/idelayctrl1" LOC = IDELAYCTRL_X2Y2;
INST "rldram_if/i1_rld_mem_interface_top/main0/top0/data_path0/taplogic0/idelayctrl0" LOC = IDELAYCTRL_X0Y1;
INST "rldram_if/i1_rld_mem_interface_top/main0/top0/data_path0/taplogic0/idelayctrl1" LOC = IDELAYCTRL_X0Y2;

NET "rldram_if/*/rstHard*" TIG;
NET "rldram_if/*/Detect_final_WaitCnt_refClk" TIG;
NET "rldram_if/*/sync_system_reset" TIG;


# PCIE #####################################################################

NET  "pci0_clkp"      LOC = AT4;
NET  "pci0_clkn"      LOC = AT3;
INST "ftop/pci0_clk"  DIFF_TERM = "TRUE";
INST "ftop/pci0_pcie_ep/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[0].GT_i" LOC = GTX_DUAL_X1Y5;
INST "ftop/pci0_pcie_ep/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[2].GT_i" LOC = GTX_DUAL_X1Y4;
INST "ftop/pci0_pcie_ep/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[4].GT_i" LOC = GTX_DUAL_X1Y3;
INST "ftop/pci0_pcie_ep/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/GTD[6].GT_i" LOC = GTX_DUAL_X1Y2;

# BlockRAM placement...
INST "*pci0_pcie_ep/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_retry/generate_sdp.ram_sdp_inst"      LOC = RAMB36_X5Y20 ;
INST "*pci0_pcie_ep/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[1].ram_tdp2_inst" LOC = RAMB36_X5Y19 ;
INST "*pci0_pcie_ep/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[1].ram_tdp2_inst" LOC = RAMB36_X5Y18 ;
INST "*pci0_pcie_ep/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_tx/generate_tdp2[0].ram_tdp2_inst" LOC = RAMB36_X5Y17 ;
INST "*pci0_pcie_ep/ep/pcie_ep0/pcie_blk/pcie_mim_wrapper_i/bram_tl_rx/generate_tdp2[0].ram_tdp2_inst" LOC = RAMB36_X5Y16 ;

NET "*/ep/pcie_ep0/pcie_blk/SIO/.pcie_gt_wrapper_i/gt_refclk_out[0]" TNM_NET = "MGTCLK" ;
TIMESPEC "TS_MGTCLK"  = PERIOD "MGTCLK" 100.00 MHz HIGH 50 % ;

