

<!DOCTYPE html>
<html class="writer-html5" lang="zh-CN" data-content_root="../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>架构模板文件 (.xml) &mdash; ArkAngel 1.0.0 文档</title>
      <link rel="stylesheet" type="text/css" href="../../_static/pygments.css?v=03e43079" />
      <link rel="stylesheet" type="text/css" href="../../_static/css/theme.css?v=e59714d7" />
      <link rel="stylesheet" type="text/css" href="../../_static/graphviz.css?v=4ae1632d" />
      <link rel="stylesheet" type="text/css" href="../../_static/_static/style.css" />
      <link rel="stylesheet" type="text/css" href="../../_static/custom.css?v=867f8617" />

  
      <script src="../../_static/jquery.js?v=5d32c60e"></script>
      <script src="../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../../_static/documentation_options.js?v=34088549"></script>
      <script src="../../_static/doctools.js?v=9bcbadda"></script>
      <script src="../../_static/sphinx_highlight.js?v=dc90522c"></script>
      <script src="../../_static/translations.js?v=beaddf03"></script>
    <script src="../../_static/js/theme.js"></script>
    <link rel="index" title="索引" href="../../genindex.html" />
    <link rel="search" title="搜索" href="../../search.html" />
    <link rel="next" title="PDK文件 (.xml)" href="pdk_file.html" />
    <link rel="prev" title="项目文件 (.xml)" href="project_file.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../index.html" class="icon icon-home">
            ArkAngel
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../search.html" method="get">
    <input type="text" name="q" placeholder="搜索文档" aria-label="搜索文档" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="导航菜单">
              <p class="caption" role="heading"><span class="caption-text">用户手册</span></p>
<ul class="current">
<li class="toctree-l1"><a class="reference internal" href="../introduction.html">简介</a></li>
<li class="toctree-l1"><a class="reference internal" href="../compile/index.html">安装</a></li>
<li class="toctree-l1"><a class="reference internal" href="../tutorial/index.html">教程</a></li>
<li class="toctree-l1"><a class="reference internal" href="../shell/index.html">ArkAngel 命令行界面</a></li>
<li class="toctree-l1"><a class="reference internal" href="../project_tree/index.html">项目组织结构</a></li>
<li class="toctree-l1 current"><a class="reference internal" href="index.html">文件格式</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="project_file.html">项目文件 (.xml)</a></li>
<li class="toctree-l2 current"><a class="current reference internal" href="#">架构模板文件 (.xml)</a><ul>
<li class="toctree-l3"><a class="reference internal" href="#reserved-words">保留字</a></li>
<li class="toctree-l3"><a class="reference internal" href="#synthesis-settings">综合设置</a></li>
<li class="toctree-l3"><a class="reference internal" href="#floorplan-settings">布局规划设置</a></li>
<li class="toctree-l3"><a class="reference internal" href="#qorso-tasks">Qorso任务</a></li>
<li class="toctree-l3"><a class="reference internal" href="#built-in-corners">内置工作角</a></li>
<li class="toctree-l3"><a class="reference internal" href="#arch-templates">架构模板</a></li>
<li class="toctree-l3"><a class="reference internal" href="#arch-generator">架构生成器</a></li>
<li class="toctree-l3"><a class="reference internal" href="#netlist-flags">网表标志</a></li>
<li class="toctree-l3"><a class="reference internal" href="#ip-files">IP文件</a></li>
<li class="toctree-l3"><a class="reference internal" href="#openfpga-settings">OpenFPGA设置</a></li>
<li class="toctree-l3"><a class="reference internal" href="#openfpga-scripts">OpenFPGA 脚本</a></li>
<li class="toctree-l3"><a class="reference internal" href="#yosys-scripts">Yosys脚本</a></li>
<li class="toctree-l3"><a class="reference internal" href="#netlist-makeup">网表构成</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="pdk_file.html">PDK文件 (.xml)</a></li>
<li class="toctree-l2"><a class="reference internal" href="benchmark_file.html">基准文件 (.xml)</a></li>
<li class="toctree-l2"><a class="reference internal" href="boot_config_file.html">启动配置文件 (.xml)</a></li>
<li class="toctree-l2"><a class="reference internal" href="openfpga_stats_conf_file.html">统计配置文件 (.xml)</a></li>
<li class="toctree-l2"><a class="reference internal" href="log_check_conf_file.html">日志检查配置文件 (.xml)</a></li>
<li class="toctree-l2"><a class="reference internal" href="synth_strategy_file.html">综合策略文件 (.xml)</a></li>
<li class="toctree-l2"><a class="reference internal" href="floorplan_strategy_file.html">布局规划策略文件 (.xml)</a></li>
<li class="toctree-l2"><a class="reference internal" href="ckbuf_location_map_file.html">Ckbuf 位置映射文件 (.xml)</a></li>
<li class="toctree-l2"><a class="reference internal" href="pin_constraints_file.html">引脚约束文件 (.xml)</a></li>
<li class="toctree-l2"><a class="reference internal" href="ckbuf_cell_map_file.html">Ckbuf 单元映射文件 (.xml)</a></li>
<li class="toctree-l2"><a class="reference internal" href="qorso_strategy_file.html">Qorso策略文件（.xml）</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../hdl_guide.html">HDL编码指南</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">附录</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../appendix/contact.html">联系方式</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="移动版导航菜单" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../index.html">ArkAngel</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="页面导航">
  <ul class="wy-breadcrumbs">
      <li><a href="../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../index.html">&lt;no title&gt;</a></li>
          <li class="breadcrumb-item"><a href="index.html">文件格式</a></li>
      <li class="breadcrumb-item active">架构模板文件 (.xml)</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../_sources/manual/file_formats/arch_template_file.rst.txt" rel="nofollow"> 查看页面源码</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="arch-template-file-xml">
<span id="file-format-arch-template-file"></span><h1>架构模板文件 (.xml)<a class="headerlink" href="#arch-template-file-xml" title="Link to this heading"></a></h1>
<p>架构模板文件包含定义eFPGA架构所需的文件列表。这些文件是用户开发其eFPGA架构的起点。当用户选择特定eFPGA架构时，可通过该模板文件导入所需文件。</p>
<p>文件示例如下所示。</p>
<section id="reserved-words">
<h2>保留字<a class="headerlink" href="#reserved-words" title="Link to this heading"></a></h2>
<p>保留字可用于定义文件路径</p>
<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-PWD">
<span class="sig-name descname"><span class="pre">${PWD}</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-PWD" title="Link to this definition"></a></dt>
<dd><p>运行ArkAngel时的当前工作目录。该关键字将在运行时被替换</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-ROOT_PATH">
<span class="sig-name descname"><span class="pre">${ROOT_PATH}</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-ROOT_PATH" title="Link to this definition"></a></dt>
<dd><p>启动ArkAngel的根路径</p>
</dd></dl>

</section>
<section id="synthesis-settings">
<h2>综合设置<a class="headerlink" href="#synthesis-settings" title="Link to this heading"></a></h2>
<p>网表综合设置可在 <code class="docutils literal notranslate"><span class="pre">synth</span></code> 节点下定义。</p>
<p>针对每个PDK，可在 <code class="docutils literal notranslate"><span class="pre">pdk</span></code> 节点下定义专用综合设置。若用户定义了此处不支持的PDK，则需要提供自定义综合设置，用户应通过命令行选项进行配置</p>
<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-name">
<span class="sig-name descname"><span class="pre">name</span></span><span class="sig-prename descclassname"><span class="pre">=&quot;&lt;string&gt;&quot;</span></span><a class="headerlink" href="#cmdoption-arg-name" title="Link to this definition"></a></dt>
<dd><p>指定可在PDK配置文件中找到的PDK名称。仅当PDK名称匹配时，专用综合设置方可生效。</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-sdc">
<span class="sig-name descname"><span class="pre">sdc</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-sdc" title="Link to this definition"></a></dt>
<dd><p>包含网表综合所需所有SDC文件的根目录</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-strategy">
<span class="sig-name descname"><span class="pre">strategy</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-strategy" title="Link to this definition"></a></dt>
<dd><p>运行网表综合所需的综合策略文件。详见 <a class="reference internal" href="synth_strategy_file.html#file-format-synth-strategy-file"><span class="std std-ref">综合策略文件 (.xml)</span></a></p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-ccff_max_fanout">
<span class="sig-name descname"><span class="pre">ccff_max_fanout</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-ccff_max_fanout" title="Link to this definition"></a></dt>
<dd><p>指定配置链优化所允许的最大扇出数量的整数</p>
</dd></dl>

</section>
<section id="floorplan-settings">
<h2>布局规划设置<a class="headerlink" href="#floorplan-settings" title="Link to this heading"></a></h2>
<p>eFPGA架构布局规划设置可在 <code class="docutils literal notranslate"><span class="pre">floorplan</span></code> 节点下定义。</p>
<p>针对每个PDK，可在 <code class="docutils literal notranslate"><span class="pre">pdk</span></code> 节点下定义专用布局规划设置。若用户定义了此处不支持的PDK，则需提供自定义布局规划设置，用户应通过命令行选项提供。</p>
<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-0">
<span class="sig-name descname"><span class="pre">name</span></span><span class="sig-prename descclassname"><span class="pre">=&quot;&lt;string&gt;&quot;</span></span><a class="headerlink" href="#cmdoption-arg-0" title="Link to this definition"></a></dt>
<dd><p>指定可在PDK配置文件中找到的PDK名称。仅当PDK名称匹配时，专用布局规划设置方可生效。</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-1">
<span class="sig-name descname"><span class="pre">strategy</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-1" title="Link to this definition"></a></dt>
<dd><p>运行粗粒度布局规划所需的布局规划策略文件，该规划将应用于物理设计步骤。详见 <a class="reference internal" href="floorplan_strategy_file.html#file-format-floorplan-strategy-file"><span class="std std-ref">布局规划策略文件 (.xml)</span></a></p>
</dd></dl>

</section>
<section id="qorso-tasks">
<h2>Qorso任务<a class="headerlink" href="#qorso-tasks" title="Link to this heading"></a></h2>
<p>QoR提取设置可在节点 <code class="docutils literal notranslate"><span class="pre">qorso</span></code> 下定义。可在节点 <code class="docutils literal notranslate"><span class="pre">qorso</span></code> 下定义多个QoR任务，每个任务都有专用设置</p>
<p>针对每个PDK，可在节点 <code class="docutils literal notranslate"><span class="pre">pdk</span></code> 下定义专用QoR任务。若用户定义了此处不支持的PDK，则需要自定义QoR任务。用户应通过命令行选项提供</p>
<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-pdk">
<span class="sig-name descname"><span class="pre">&lt;pdk</span></span><span class="sig-prename descclassname"> <span class="pre">name=&quot;&lt;string&gt;&quot;&gt;</span></span><a class="headerlink" href="#cmdoption-arg-pdk" title="Link to this definition"></a></dt>
<dd><p>指定可在PDK配置文件中找到的PDK名称。仅当PDK名称匹配时，专用布局规划设置方可生效。</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-task">
<span class="sig-name descname"><span class="pre">&lt;task</span></span><span class="sig-prename descclassname"> <span class="pre">name=&quot;&lt;string&gt;&quot;&gt;</span></span><a class="headerlink" href="#cmdoption-arg-task" title="Link to this definition"></a></dt>
<dd><p>任务的唯一名称</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-type">
<span class="sig-name descname"><span class="pre">type</span></span><span class="sig-prename descclassname"><span class="pre">=&quot;&lt;string&gt;&quot;</span></span><a class="headerlink" href="#cmdoption-arg-type" title="Link to this definition"></a></dt>
<dd><p>任务类型。可选值为 [ <code class="docutils literal notranslate"><span class="pre">leakage</span></code> | <code class="docutils literal notranslate"><span class="pre">power</span></code> | <code class="docutils literal notranslate"><span class="pre">timing</span></code> ]，用于执行选择性QoR提取</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-config">
<span class="sig-name descname"><span class="pre">config</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-config" title="Link to this definition"></a></dt>
<dd><p>运行QoR任务所需的策略文件。详见 <a class="reference internal" href="qorso_strategy_file.html#file-format-qorso-strategy-file"><span class="std std-ref">Qorso策略文件（.xml）</span></a></p>
</dd></dl>

</section>
<section id="built-in-corners">
<span id="file-format-arch-template-file-builtin-corner-map"></span><h2>内置工作角<a class="headerlink" href="#built-in-corners" title="Link to this heading"></a></h2>
<p>每个PDK的内置工作角可在节点 <code class="docutils literal notranslate"><span class="pre">builtin_corner_map</span></code> 下定义。针对每个PDK，可在节点 <code class="docutils literal notranslate"><span class="pre">pdk</span></code> 下定义工作角列表</p>
<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-2">
<span class="sig-name descname"><span class="pre">name</span></span><span class="sig-prename descclassname"><span class="pre">=&quot;&lt;string&gt;&quot;</span></span><a class="headerlink" href="#cmdoption-arg-2" title="Link to this definition"></a></dt>
<dd><p>指定可在PDK配置文件中找到的PDK名称。仅当PDK名称匹配时，内置工作角才可用</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-default">
<span class="sig-name descname"><span class="pre">default</span></span><span class="sig-prename descclassname"><span class="pre">=&quot;&lt;string&gt;&quot;</span></span><a class="headerlink" href="#cmdoption-arg-default" title="Link to this definition"></a></dt>
<dd><p>用户未在开发流程中指定时默认采用的工作角名称。可为每个PDK指定默认工作角</p>
</dd></dl>

<p>针对每个工作角，可定义以下属性</p>
<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-3">
<span class="sig-name descname"><span class="pre">name</span></span><span class="sig-prename descclassname"><span class="pre">=&quot;&lt;string&gt;&quot;</span></span><a class="headerlink" href="#cmdoption-arg-3" title="Link to this definition"></a></dt>
<dd><p>工艺角的唯一名称。与工艺角相关的时序文件位于架构模板的 <code class="docutils literal notranslate"><span class="pre">arch_timing</span></code> 节点下（详见 <a class="reference internal" href="#file-format-arch-template-file-arch-template"><span class="std std-ref">架构模板</span></a>），仅适用于 <code class="docutils literal notranslate"><span class="pre">ultimate</span></code> 架构。</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-sclib">
<span class="sig-name descname"><span class="pre">sclib</span></span><span class="sig-prename descclassname"><span class="pre">=&quot;&lt;string&gt;&quot;</span></span><a class="headerlink" href="#cmdoption-arg-sclib" title="Link to this definition"></a></dt>
<dd><p>标准单元库的工艺角名称。详见 <a class="reference internal" href="pdk_file.html#file-format-pdk-file"><span class="std std-ref">PDK文件 (.xml)</span></a></p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-spef">
<span class="sig-name descname"><span class="pre">spef</span></span><span class="sig-prename descclassname"><span class="pre">=&quot;&lt;string&gt;&quot;</span></span><a class="headerlink" href="#cmdoption-arg-spef" title="Link to this definition"></a></dt>
<dd><p>命名SPEF文件时使用的工艺角名称</p>
</dd></dl>

</section>
<section id="arch-templates">
<span id="file-format-arch-template-file-arch-template"></span><h2>架构模板<a class="headerlink" href="#arch-templates" title="Link to this heading"></a></h2>
<p>架构级设置可在 <code class="docutils literal notranslate"><span class="pre">arch_templates</span></code> 节点下定义。</p>
<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-route_chan_width">
<span class="sig-name descname"><span class="pre">route_chan_width</span></span><span class="sig-prename descclassname"><span class="pre">=&quot;&lt;int&gt;&quot;</span></span><a class="headerlink" href="#cmdoption-arg-route_chan_width" title="Link to this definition"></a></dt>
<dd><p>需应用的布线通道线数量</p>
</dd></dl>

<p>解析OpenFPGA日志中QoR指标所需的配置文件在 <code class="docutils literal notranslate"><span class="pre">openfpga_stats_conf_file</span></code> 节点下定义。详见 <a class="reference internal" href="openfpga_stats_conf_file.html#file-format-openfpga-stats-conf-file"><span class="std std-ref">统计配置文件 (.xml)</span></a>。</p>
<p>解析OpenFPGA日志中错误所需的配置文件在 <code class="docutils literal notranslate"><span class="pre">openfpga_error_conf_file</span></code> 节点下定义。详见 <a class="reference internal" href="log_check_conf_file.html#file-format-log-check-conf-file"><span class="std std-ref">日志检查配置文件 (.xml)</span></a>。</p>
<p>解析Yosys日志中错误所需的配置文件在 <code class="docutils literal notranslate"><span class="pre">yosys_error_conf_file</span></code> 节点下定义。详见 <a class="reference internal" href="log_check_conf_file.html#file-format-log-check-conf-file"><span class="std std-ref">日志检查配置文件 (.xml)</span></a>。</p>
<p>架构时序文件在 <code class="docutils literal notranslate"><span class="pre">arch_timing</span></code> 节点下定义，仅对 <code class="docutils literal notranslate"><span class="pre">ultimate</span></code> 架构生效。</p>
<div class="admonition note">
<p class="admonition-title">备注</p>
<p>每个架构时序文件的类型应与角点映射中的架构时序标签匹配（详见 <a class="reference internal" href="project_file.html#file-format-project-file-corner-map"><span class="std std-ref">工艺角映射</span></a>）</p>
</div>
<p>用于设计规划的架构 <code class="docutils literal notranslate"><span class="pre">dp</span></code> 在节点 <code class="docutils literal notranslate"><span class="pre">dp</span></code> 下定义，用于实际 eFPGA 的架构 <code class="docutils literal notranslate"><span class="pre">ultimate</span></code> 在节点 <code class="docutils literal notranslate"><span class="pre">ultimate</span></code> 下定义</p>
<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-file">
<span class="sig-name descname"><span class="pre">file</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-file" title="Link to this definition"></a></dt>
<dd><p>定义特定类型文件的路径</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-4">
<span class="sig-name descname"><span class="pre">type</span></span><span class="sig-prename descclassname"><span class="pre">=&quot;&lt;string&gt;&quot;</span></span><a class="headerlink" href="#cmdoption-arg-4" title="Link to this definition"></a></dt>
<dd><p>可为以下选项之一：</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">vpr_arch</span></code>：VPR 架构描述</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">openfpga_arch</span></code>：OpenFPGA 架构描述</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">openfpga_global_network_arch</span></code>：OpenFPGA 全局信号网络架构描述</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">openfpga_clock_buffer_location_map</span></code>：OpenFPGA 时钟缓冲器位置映射</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">design_variable</span></code>：适用于 VPR 架构和 OpenFPGA 架构文件的设计变量</p></li>
</ul>
</dd></dl>

</section>
<section id="arch-generator">
<h2>架构生成器<a class="headerlink" href="#arch-generator" title="Link to this heading"></a></h2>
<p>每个架构模板都需要一个架构生成器，其二进制可执行文件必须被指定</p>
<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-5">
<span class="sig-name descname"><span class="pre">file</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-5" title="Link to this definition"></a></dt>
<dd><p>定义架构生成器二进制文件的路径</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-6">
<span class="sig-name descname"><span class="pre">type</span></span><span class="sig-prename descclassname"><span class="pre">=&quot;&lt;string&gt;&quot;</span></span><a class="headerlink" href="#cmdoption-arg-6" title="Link to this definition"></a></dt>
<dd><p>指定二进制可执行文件的类型。有效类型必须是启动配置文件中的类型之一（详见 <a class="reference internal" href="boot_config_file.html#file-format-boot-config-file-boot-type"><span class="std std-ref">Boot Type</span></a>）</p>
</dd></dl>

</section>
<section id="netlist-flags">
<h2>网表标志<a class="headerlink" href="#netlist-flags" title="Link to this heading"></a></h2>
<p>可在 <code class="docutils literal notranslate"><span class="pre">netlist_flags</span></code> 节点下定义自定义网表标志。所有标志将在网表生成过程中应用。这些标志可能来自外部IP文件的要求</p>
<p>可为每个PDK在 <code class="docutils literal notranslate"><span class="pre">pdk</span></code> 节点下定义专用网表标志。若用户定义的PDK在此不受支持，可通过项目文件定义网表标志</p>
<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-7">
<span class="sig-name descname"><span class="pre">name</span></span><span class="sig-prename descclassname"><span class="pre">=&quot;&lt;string&gt;&quot;</span></span><a class="headerlink" href="#cmdoption-arg-7" title="Link to this definition"></a></dt>
<dd><p>指定可在PDK配置文件中找到的PDK名称。仅当PDK名称匹配时，专用网表标志方可生效</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-8">
<span class="sig-name descname"><span class="pre">name</span></span><span class="sig-prename descclassname"><span class="pre">=&quot;&lt;string&gt;&quot;</span></span><a class="headerlink" href="#cmdoption-arg-8" title="Link to this definition"></a></dt>
<dd><p>指定标志名称</p>
</dd></dl>

</section>
<section id="ip-files">
<h2>IP文件<a class="headerlink" href="#ip-files" title="Link to this heading"></a></h2>
<p>可在 <code class="docutils literal notranslate"><span class="pre">ips</span></code> 节点下定义外部IP文件</p>
<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-9">
<span class="sig-name descname"><span class="pre">file</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-9" title="Link to this definition"></a></dt>
<dd><p>定义特定类型文件的路径</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-10">
<span class="sig-name descname"><span class="pre">type</span></span><span class="sig-prename descclassname"><span class="pre">=&quot;&lt;string&gt;&quot;</span></span><a class="headerlink" href="#cmdoption-arg-10" title="Link to this definition"></a></dt>
<dd><p>可为以下选项之一：</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">ip_rtl</span></code>：RTL级网表，可在网表综合期间进行优化</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">ip_gl</span></code>：门级网表，在网表综合期间应保持不动</p></li>
</ul>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-format">
<span class="sig-name descname"><span class="pre">format</span></span><span class="sig-prename descclassname"><span class="pre">=&quot;&lt;string&gt;&quot;</span></span><a class="headerlink" href="#cmdoption-arg-format" title="Link to this definition"></a></dt>
<dd><p>可为以下选项之一：</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">verilog</span></code>：Verilog网表。支持Verilog-1991、Verilog-2001和Verilog-2005标准</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">system_verilog</span></code>：SystemVerilog网表</p></li>
</ul>
<p>若未指定，所有IP文件将根据其文件名自动推断：</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">verilog</span></code>：文件名以``.v``或``.v.gz``结尾的文件</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">system_verilog</span></code>：文件名以``.sv``或``.sv.gz``结尾的文件</p></li>
</ul>
</dd></dl>

</section>
<section id="openfpga-settings">
<h2>OpenFPGA设置<a class="headerlink" href="#openfpga-settings" title="Link to this heading"></a></h2>
<p>可在``openfpga_settings``节点下定义OpenFPGA设置文件</p>
<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-11">
<span class="sig-name descname"><span class="pre">file</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-11" title="Link to this definition"></a></dt>
<dd><p>定义特定类型文件的路径</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-12">
<span class="sig-name descname"><span class="pre">type</span></span><span class="sig-prename descclassname"><span class="pre">=&quot;&lt;string&gt;&quot;</span></span><a class="headerlink" href="#cmdoption-arg-12" title="Link to this definition"></a></dt>
<dd><p>可为以下选项之一：</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">openfpga_sim_setting</span></code>：OpenFPGA仿真设置文件</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">openfpga_bitstream_setting</span></code>：OpenFPGA 位流设置文件</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">tile_config</span></code>：单元块配置文件</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">gclk_pcf</span></code>：全局网络的默认引脚约束文件。当基准测试程序不包含任何全局信号（如时钟、复位等）时应用此文件</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">vpr_sdc</span></code>：VPR 的默认 SDC 文件。当基准测试程序未提供 SDC 文件时应用此文件</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">pcf</span></code>：默认引脚约束文件。当基准测试程序未提供约束文件时应用此文件</p></li>
</ul>
</dd></dl>

</section>
<section id="openfpga-scripts">
<h2>OpenFPGA 脚本<a class="headerlink" href="#openfpga-scripts" title="Link to this heading"></a></h2>
<p>可在 <code class="docutils literal notranslate"><span class="pre">openfpga_shell_scripts</span></code> 节点下定义 OpenFPGA 外壳脚本。这些脚本在开发阶段被应用</p>
<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-13">
<span class="sig-name descname"><span class="pre">file</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-13" title="Link to this definition"></a></dt>
<dd><p>定义特定类型文件的路径</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-14">
<span class="sig-name descname"><span class="pre">type</span></span><span class="sig-prename descclassname"><span class="pre">=&quot;&lt;string&gt;&quot;</span></span><a class="headerlink" href="#cmdoption-arg-14" title="Link to this definition"></a></dt>
<dd><p>可为以下选项之一：</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">generate_bitstream</span></code>：为基准测试程序生成黄金位流的脚本</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">generate_base_bitstream</span></code>：为架构生成黄金基础位流文件的脚本</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">generate_device_data</span></code>：为架构生成设备数据缓存的脚本</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">generate_init_module_names</span></code>：用于生成架构参考模块名称的脚本</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">generate_init_fabric_key</span></code>：用于生成架构参考结构密钥的脚本</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">generate_io_coordinate</span></code>：用于生成架构I/O坐标的脚本</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">generate_fabric</span></code>：用于生成架构RTL网表的脚本</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">generate_preconfig_testbench</span></code>：用于生成基准测试预配置测试平台的脚本</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">generate_full_testbench</span></code>：用于生成基准测试完整测试平台的脚本</p></li>
</ul>
</dd></dl>

</section>
<section id="yosys-scripts">
<h2>Yosys脚本<a class="headerlink" href="#yosys-scripts" title="Link to this heading"></a></h2>
<p>Yosys脚本可在``yosys_scripts``节点下定义，这些脚本在开发步骤中被应用</p>
<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-15">
<span class="sig-name descname"><span class="pre">file</span></span><span class="sig-prename descclassname"></span><a class="headerlink" href="#cmdoption-arg-15" title="Link to this definition"></a></dt>
<dd><p>定义特定类型文件的路径</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-16">
<span class="sig-name descname"><span class="pre">type</span></span><span class="sig-prename descclassname"><span class="pre">=&quot;&lt;string&gt;&quot;</span></span><a class="headerlink" href="#cmdoption-arg-16" title="Link to this definition"></a></dt>
<dd><p>可为以下选项之一：</p>
<ul class="simple">
<li><p><code class="docutils literal notranslate"><span class="pre">synthesis</span></code>：用于生成基准测试黄金位流文件的脚本</p></li>
<li><p><code class="docutils literal notranslate"><span class="pre">sweep_k</span></code>：用于执行预架构分析时扫描不同LUT尺寸的脚本</p></li>
</ul>
</dd></dl>

</section>
<section id="netlist-makeup">
<h2>网表构成<a class="headerlink" href="#netlist-makeup" title="Link to this heading"></a></h2>
<p>网表构成设置可在节点 <code class="docutils literal notranslate"><span class="pre">netlist_makeup_key</span></code> 下定义</p>
<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-root">
<span class="sig-name descname"><span class="pre">root</span></span><span class="sig-prename descclassname"><span class="pre">=&quot;&lt;string&gt;&quot;</span></span><a class="headerlink" href="#cmdoption-arg-root" title="Link to this definition"></a></dt>
<dd><p>指定网表构成脚本的根目录</p>
</dd></dl>

<p>针对每个PDK，可在节点 <code class="docutils literal notranslate"><span class="pre">pdk</span></code> 下定义专用的网表构成配置。若用户定义的PDK在此不受支持，可通过项目文件定义网表标志位</p>
<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-17">
<span class="sig-name descname"><span class="pre">name</span></span><span class="sig-prename descclassname"><span class="pre">=&quot;&lt;string&gt;&quot;</span></span><a class="headerlink" href="#cmdoption-arg-17" title="Link to this definition"></a></dt>
<dd><p>指定可在PDK配置文件中找到的PDK名称。仅当PDK名称匹配时，专用网表构成配置文件才可用</p>
</dd></dl>

<dl class="std option">
<dt class="sig sig-object std" id="cmdoption-arg-ccff_makeup_buf_config">
<span class="sig-name descname"><span class="pre">ccff_makeup_buf_config</span></span><span class="sig-prename descclassname"><span class="pre">=&quot;&lt;string&gt;&quot;</span></span><a class="headerlink" href="#cmdoption-arg-ccff_makeup_buf_config" title="Link to this definition"></a></dt>
<dd><p>指定ccff构成所需的缓冲器配置文件路径。该路径应为相对于本节定义的根路径的相对路径</p>
</dd></dl>

<p>文件示例如下所示。</p>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="页脚">
        <a href="project_file.html" class="btn btn-neutral float-left" title="项目文件 (.xml)" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> 上一页</a>
        <a href="pdk_file.html" class="btn btn-neutral float-right" title="PDK文件 (.xml)" accesskey="n" rel="next">下一页 <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; 版权所有 2025, RapidFlex。</p>
  </div>

  利用 <a href="https://www.sphinx-doc.org/">Sphinx</a> 构建，使用的 
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">主题</a>
    由 <a href="https://readthedocs.org">Read the Docs</a> 开发.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>