Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date              : Thu Feb 13 20:40:50 2025
| Host              : ece-lnx-4511c running 64-bit Red Hat Enterprise Linux Server release 7.9 (Maipo)
| Command           : report_timing -max_paths 10 -file ./report/fir_timing_paths_routed.rpt
| Design            : bd_0_wrapper
| Device            : xczu48dr-ffvg1517
| Speed File        : -2  PRODUCTION 1.32 01-31-2021
| Design State      : Routed
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             2.023ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.956ns  (logic 1.317ns (44.551%)  route 1.639ns (55.449%))
  Logic Levels:           10  (CARRY8=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y76         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/Q
                         net (fo=18, routed)          0.627     0.733    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/Q[5]
    SLICE_X51Y69         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.888 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_20/CO[7]
                         net (fo=1, routed)           0.026     0.914    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_20_n_0
    SLICE_X51Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     0.970 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_43/O[0]
                         net (fo=2, routed)           0.214     1.184    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_43_n_15
    SLICE_X52Y69         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     1.281 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[15]_i_25/O
                         net (fo=1, routed)           0.011     1.292    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[15]_i_25_n_0
    SLICE_X52Y69         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.447 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_21/CO[7]
                         net (fo=1, routed)           0.026     1.473    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_21_n_0
    SLICE_X52Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.589 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23/O[5]
                         net (fo=3, routed)           0.284     1.872    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23_n_10
    SLICE_X52Y76         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     1.970 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_27__0/O
                         net (fo=2, routed)           0.259     2.229    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_27__0_n_0
    SLICE_X52Y72         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     2.367 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_8__0/O
                         net (fo=2, routed)           0.133     2.500    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_8__0_n_0
    SLICE_X52Y74         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     2.624 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_16/O
                         net (fo=1, routed)           0.009     2.633    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_16_n_0
    SLICE_X52Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.819 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.845    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1_n_0
    SLICE_X52Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.961 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]_i_1/O[5]
                         net (fo=1, routed)           0.025     2.986    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/tmp_product[29]
    SLICE_X52Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.020     5.020    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/ap_clk
    SLICE_X52Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[29]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X52Y75         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[29]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.986    
  -------------------------------------------------------------------
                         slack                                  2.023    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 1.329ns (45.136%)  route 1.615ns (54.864%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y81         FDRE                                         r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/Q
                         net (fo=24, routed)          0.621     0.730    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/Q[3]
    SLICE_X47Y78         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.819 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_96/O
                         net (fo=1, routed)           0.011     0.830    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_96_n_0
    SLICE_X47Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.985 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_72/CO[7]
                         net (fo=1, routed)           0.026     1.011    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_72_n_0
    SLICE_X47Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     1.067 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46/O[0]
                         net (fo=1, routed)           0.199     1.266    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46_n_15
    SLICE_X48Y79         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     1.416 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_55/O
                         net (fo=1, routed)           0.013     1.429    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_55_n_0
    SLICE_X48Y79         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     1.635 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23/O[4]
                         net (fo=3, routed)           0.272     1.907    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23_n_11
    SLICE_X51Y80         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     2.004 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_28/O
                         net (fo=2, routed)           0.250     2.254    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_28_n_0
    SLICE_X50Y77         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.141     2.395 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_9/O
                         net (fo=2, routed)           0.163     2.557    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_9_n_0
    SLICE_X50Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.607 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_17/O
                         net (fo=1, routed)           0.009     2.616    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_17_n_0
    SLICE_X50Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.806 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.832    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1_n_0
    SLICE_X50Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_O[7])
                                                      0.116     2.948 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_1/O[7]
                         net (fo=1, routed)           0.026     2.974    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/tmp_product[31]
    SLICE_X50Y80         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.020     5.020    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/ap_clk
    SLICE_X50Y80         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X50Y80         FDRE (Setup_HFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.974    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.035ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.944ns  (logic 1.304ns (44.291%)  route 1.640ns (55.709%))
  Logic Levels:           10  (CARRY8=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y76         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/Q
                         net (fo=18, routed)          0.627     0.733    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/Q[5]
    SLICE_X51Y69         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.888 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_20/CO[7]
                         net (fo=1, routed)           0.026     0.914    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_20_n_0
    SLICE_X51Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     0.970 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_43/O[0]
                         net (fo=2, routed)           0.214     1.184    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_43_n_15
    SLICE_X52Y69         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     1.281 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[15]_i_25/O
                         net (fo=1, routed)           0.011     1.292    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[15]_i_25_n_0
    SLICE_X52Y69         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.447 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_21/CO[7]
                         net (fo=1, routed)           0.026     1.473    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_21_n_0
    SLICE_X52Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.589 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23/O[5]
                         net (fo=3, routed)           0.284     1.872    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23_n_10
    SLICE_X52Y76         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     1.970 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_27__0/O
                         net (fo=2, routed)           0.259     2.229    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_27__0_n_0
    SLICE_X52Y72         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     2.367 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_8__0/O
                         net (fo=2, routed)           0.133     2.500    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_8__0_n_0
    SLICE_X52Y74         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     2.624 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_16/O
                         net (fo=1, routed)           0.009     2.633    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_16_n_0
    SLICE_X52Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.819 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.845    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1_n_0
    SLICE_X52Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.948 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]_i_1/O[6]
                         net (fo=1, routed)           0.026     2.974    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/tmp_product[30]
    SLICE_X52Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.020     5.020    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/ap_clk
    SLICE_X52Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X52Y75         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.974    
  -------------------------------------------------------------------
                         slack                                  2.035    

Slack (MET) :             2.036ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.943ns  (logic 1.329ns (45.152%)  route 1.614ns (54.848%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y81         FDRE                                         r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/Q
                         net (fo=24, routed)          0.621     0.730    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/Q[3]
    SLICE_X47Y78         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.819 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_96/O
                         net (fo=1, routed)           0.011     0.830    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_96_n_0
    SLICE_X47Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.985 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_72/CO[7]
                         net (fo=1, routed)           0.026     1.011    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_72_n_0
    SLICE_X47Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     1.067 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46/O[0]
                         net (fo=1, routed)           0.199     1.266    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46_n_15
    SLICE_X48Y79         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     1.416 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_55/O
                         net (fo=1, routed)           0.013     1.429    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_55_n_0
    SLICE_X48Y79         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     1.635 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23/O[4]
                         net (fo=3, routed)           0.272     1.907    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23_n_11
    SLICE_X51Y80         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     2.004 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_28/O
                         net (fo=2, routed)           0.250     2.254    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_28_n_0
    SLICE_X50Y77         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.141     2.395 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_9/O
                         net (fo=2, routed)           0.163     2.557    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_9_n_0
    SLICE_X50Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.607 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_17/O
                         net (fo=1, routed)           0.009     2.616    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_17_n_0
    SLICE_X50Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.806 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.832    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1_n_0
    SLICE_X50Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     2.948 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_1/O[5]
                         net (fo=1, routed)           0.025     2.973    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/tmp_product[29]
    SLICE_X50Y80         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.020     5.020    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/ap_clk
    SLICE_X50Y80         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[29]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X50Y80         FDRE (Setup_FFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[29]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.973    
  -------------------------------------------------------------------
                         slack                                  2.036    

Slack (MET) :             2.048ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.931ns  (logic 1.316ns (44.893%)  route 1.615ns (55.107%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y81         FDRE                                         r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/Q
                         net (fo=24, routed)          0.621     0.730    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/Q[3]
    SLICE_X47Y78         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.819 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_96/O
                         net (fo=1, routed)           0.011     0.830    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_96_n_0
    SLICE_X47Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.985 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_72/CO[7]
                         net (fo=1, routed)           0.026     1.011    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_72_n_0
    SLICE_X47Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     1.067 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46/O[0]
                         net (fo=1, routed)           0.199     1.266    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46_n_15
    SLICE_X48Y79         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     1.416 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_55/O
                         net (fo=1, routed)           0.013     1.429    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_55_n_0
    SLICE_X48Y79         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     1.635 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23/O[4]
                         net (fo=3, routed)           0.272     1.907    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23_n_11
    SLICE_X51Y80         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     2.004 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_28/O
                         net (fo=2, routed)           0.250     2.254    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_28_n_0
    SLICE_X50Y77         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.141     2.395 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_9/O
                         net (fo=2, routed)           0.163     2.557    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_9_n_0
    SLICE_X50Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.607 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_17/O
                         net (fo=1, routed)           0.009     2.616    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_17_n_0
    SLICE_X50Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.806 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.832    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1_n_0
    SLICE_X50Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_O[6])
                                                      0.103     2.935 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_1/O[6]
                         net (fo=1, routed)           0.026     2.961    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/tmp_product[30]
    SLICE_X50Y80         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.020     5.020    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/ap_clk
    SLICE_X50Y80         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[30]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X50Y80         FDRE (Setup_GFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[30]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.961    
  -------------------------------------------------------------------
                         slack                                  2.048    

Slack (MET) :             2.053ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.926ns  (logic 1.287ns (43.982%)  route 1.639ns (56.018%))
  Logic Levels:           10  (CARRY8=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y76         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/Q
                         net (fo=18, routed)          0.627     0.733    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/Q[5]
    SLICE_X51Y69         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.888 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_20/CO[7]
                         net (fo=1, routed)           0.026     0.914    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_20_n_0
    SLICE_X51Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     0.970 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_43/O[0]
                         net (fo=2, routed)           0.214     1.184    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_43_n_15
    SLICE_X52Y69         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     1.281 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[15]_i_25/O
                         net (fo=1, routed)           0.011     1.292    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[15]_i_25_n_0
    SLICE_X52Y69         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.447 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_21/CO[7]
                         net (fo=1, routed)           0.026     1.473    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_21_n_0
    SLICE_X52Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.589 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23/O[5]
                         net (fo=3, routed)           0.284     1.872    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23_n_10
    SLICE_X52Y76         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     1.970 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_27__0/O
                         net (fo=2, routed)           0.259     2.229    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_27__0_n_0
    SLICE_X52Y72         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     2.367 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_8__0/O
                         net (fo=2, routed)           0.133     2.500    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_8__0_n_0
    SLICE_X52Y74         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     2.624 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_16/O
                         net (fo=1, routed)           0.009     2.633    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_16_n_0
    SLICE_X52Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.819 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.845    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1_n_0
    SLICE_X52Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     2.931 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]_i_1/O[4]
                         net (fo=1, routed)           0.025     2.956    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/tmp_product[28]
    SLICE_X52Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.020     5.020    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/ap_clk
    SLICE_X52Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[28]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X52Y75         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[28]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.956    
  -------------------------------------------------------------------
                         slack                                  2.053    

Slack (MET) :             2.056ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.923ns  (logic 1.283ns (43.891%)  route 1.640ns (56.109%))
  Logic Levels:           10  (CARRY8=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y76         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/Q
                         net (fo=18, routed)          0.627     0.733    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/Q[5]
    SLICE_X51Y69         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.888 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_20/CO[7]
                         net (fo=1, routed)           0.026     0.914    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_20_n_0
    SLICE_X51Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     0.970 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_43/O[0]
                         net (fo=2, routed)           0.214     1.184    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_43_n_15
    SLICE_X52Y69         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     1.281 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[15]_i_25/O
                         net (fo=1, routed)           0.011     1.292    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[15]_i_25_n_0
    SLICE_X52Y69         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.447 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_21/CO[7]
                         net (fo=1, routed)           0.026     1.473    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_21_n_0
    SLICE_X52Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.589 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23/O[5]
                         net (fo=3, routed)           0.284     1.872    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23_n_10
    SLICE_X52Y76         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     1.970 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_27__0/O
                         net (fo=2, routed)           0.259     2.229    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_27__0_n_0
    SLICE_X52Y72         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     2.367 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_8__0/O
                         net (fo=2, routed)           0.133     2.500    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_8__0_n_0
    SLICE_X52Y74         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     2.624 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_16/O
                         net (fo=1, routed)           0.009     2.633    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_16_n_0
    SLICE_X52Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.819 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.845    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1_n_0
    SLICE_X52Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     2.927 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]_i_1/O[3]
                         net (fo=1, routed)           0.026     2.953    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/tmp_product[27]
    SLICE_X52Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.020     5.020    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/ap_clk
    SLICE_X52Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[27]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X52Y75         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[27]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.953    
  -------------------------------------------------------------------
                         slack                                  2.056    

Slack (MET) :             2.063ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.916ns  (logic 1.277ns (43.790%)  route 1.639ns (56.210%))
  Logic Levels:           10  (CARRY8=6 LUT2=1 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X53Y76         FDRE                                         r  bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y76         FDRE (Prop_EFF_SLICEM_C_Q)
                                                      0.076     0.106 r  bd_0_i/hls_inst/inst/reg_1_fu_128_reg[5]/Q
                         net (fo=18, routed)          0.627     0.733    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/Q[5]
    SLICE_X51Y69         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.888 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_20/CO[7]
                         net (fo=1, routed)           0.026     0.914    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_20_n_0
    SLICE_X51Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     0.970 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_43/O[0]
                         net (fo=2, routed)           0.214     1.184    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_43_n_15
    SLICE_X52Y69         LUT2 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.097     1.281 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[15]_i_25/O
                         net (fo=1, routed)           0.011     1.292    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[15]_i_25_n_0
    SLICE_X52Y69         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     1.447 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_21/CO[7]
                         net (fo=1, routed)           0.026     1.473    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[15]_i_21_n_0
    SLICE_X52Y70         CARRY8 (Prop_CARRY8_SLICEL_CI_O[5])
                                                      0.116     1.589 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23/O[5]
                         net (fo=3, routed)           0.284     1.872    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_23_n_10
    SLICE_X52Y76         LUT3 (Prop_A6LUT_SLICEL_I1_O)
                                                      0.098     1.970 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_27__0/O
                         net (fo=2, routed)           0.259     2.229    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_27__0_n_0
    SLICE_X52Y72         LUT5 (Prop_A5LUT_SLICEL_I1_O)
                                                      0.138     2.367 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_8__0/O
                         net (fo=2, routed)           0.133     2.500    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_8__0_n_0
    SLICE_X52Y74         LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     2.624 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_16/O
                         net (fo=1, routed)           0.009     2.633    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0[23]_i_16_n_0
    SLICE_X52Y74         CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     2.819 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.845    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[23]_i_1_n_0
    SLICE_X52Y75         CARRY8 (Prop_CARRY8_SLICEL_CI_O[1])
                                                      0.076     2.921 r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[30]_i_1/O[1]
                         net (fo=1, routed)           0.025     2.946    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/tmp_product[25]
    SLICE_X52Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.020     5.020    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/ap_clk
    SLICE_X52Y75         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[25]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X52Y75         FDRE (Setup_BFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/mul_17s_14ns_31_2_1_U7/buff0_reg[25]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.946    
  -------------------------------------------------------------------
                         slack                                  2.063    

Slack (MET) :             2.066ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.913ns  (logic 1.299ns (44.587%)  route 1.614ns (55.413%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y81         FDRE                                         r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/Q
                         net (fo=24, routed)          0.621     0.730    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/Q[3]
    SLICE_X47Y78         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.819 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_96/O
                         net (fo=1, routed)           0.011     0.830    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_96_n_0
    SLICE_X47Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.985 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_72/CO[7]
                         net (fo=1, routed)           0.026     1.011    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_72_n_0
    SLICE_X47Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     1.067 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46/O[0]
                         net (fo=1, routed)           0.199     1.266    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46_n_15
    SLICE_X48Y79         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     1.416 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_55/O
                         net (fo=1, routed)           0.013     1.429    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_55_n_0
    SLICE_X48Y79         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     1.635 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23/O[4]
                         net (fo=3, routed)           0.272     1.907    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23_n_11
    SLICE_X51Y80         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     2.004 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_28/O
                         net (fo=2, routed)           0.250     2.254    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_28_n_0
    SLICE_X50Y77         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.141     2.395 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_9/O
                         net (fo=2, routed)           0.163     2.557    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_9_n_0
    SLICE_X50Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.607 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_17/O
                         net (fo=1, routed)           0.009     2.616    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_17_n_0
    SLICE_X50Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.806 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.832    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1_n_0
    SLICE_X50Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_O[4])
                                                      0.086     2.918 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_1/O[4]
                         net (fo=1, routed)           0.025     2.943    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/tmp_product[28]
    SLICE_X50Y80         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.020     5.020    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/ap_clk
    SLICE_X50Y80         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[28]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X50Y80         FDRE (Setup_EFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[28]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.943    
  -------------------------------------------------------------------
                         slack                                  2.066    

Slack (MET) :             2.069ns  (required time - arrival time)
  Source:                 bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by ap_clk  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             ap_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (ap_clk rise@5.000ns - ap_clk rise@0.000ns)
  Data Path Delay:        2.910ns  (logic 1.295ns (44.495%)  route 1.615ns (55.505%))
  Logic Levels:           10  (CARRY8=5 LUT2=1 LUT3=2 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.010ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.020ns = ( 5.020 - 5.000 ) 
    Source Clock Delay      (SCD):    0.030ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ap_clk rise edge)     0.000     0.000 r  
                                                      0.000     0.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.030     0.030    bd_0_i/hls_inst/inst/ap_clk
    SLICE_X54Y81         FDRE                                         r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y81         FDRE (Prop_EFF2_SLICEM_C_Q)
                                                      0.079     0.109 r  bd_0_i/hls_inst/inst/reg_14_reg_747_reg[3]/Q
                         net (fo=24, routed)          0.621     0.730    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/Q[3]
    SLICE_X47Y78         LUT3 (Prop_F6LUT_SLICEL_I0_O)
                                                      0.089     0.819 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_96/O
                         net (fo=1, routed)           0.011     0.830    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_96_n_0
    SLICE_X47Y78         CARRY8 (Prop_CARRY8_SLICEL_S[5]_CO[7])
                                                      0.155     0.985 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_72/CO[7]
                         net (fo=1, routed)           0.026     1.011    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_72_n_0
    SLICE_X47Y79         CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     1.067 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46/O[0]
                         net (fo=1, routed)           0.199     1.266    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_46_n_15
    SLICE_X48Y79         LUT2 (Prop_A6LUT_SLICEM_I1_O)
                                                      0.150     1.416 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_55/O
                         net (fo=1, routed)           0.013     1.429    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_55_n_0
    SLICE_X48Y79         CARRY8 (Prop_CARRY8_SLICEM_S[0]_O[4])
                                                      0.206     1.635 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23/O[4]
                         net (fo=3, routed)           0.272     1.907    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_23_n_11
    SLICE_X51Y80         LUT3 (Prop_G6LUT_SLICEL_I1_O)
                                                      0.097     2.004 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_28/O
                         net (fo=2, routed)           0.250     2.254    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_28_n_0
    SLICE_X50Y77         LUT5 (Prop_B5LUT_SLICEL_I1_O)
                                                      0.141     2.395 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_9/O
                         net (fo=2, routed)           0.163     2.557    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_9_n_0
    SLICE_X50Y79         LUT6 (Prop_A6LUT_SLICEL_I0_O)
                                                      0.050     2.607 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_17/O
                         net (fo=1, routed)           0.009     2.616    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0[23]_i_17_n_0
    SLICE_X50Y79         CARRY8 (Prop_CARRY8_SLICEL_S[0]_CO[7])
                                                      0.190     2.806 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1/CO[7]
                         net (fo=1, routed)           0.026     2.832    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[23]_i_1_n_0
    SLICE_X50Y80         CARRY8 (Prop_CARRY8_SLICEL_CI_O[3])
                                                      0.082     2.914 r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[31]_i_1/O[3]
                         net (fo=1, routed)           0.026     2.940    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/tmp_product[27]
    SLICE_X50Y80         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock ap_clk rise edge)     5.000     5.000 r  
                                                      0.000     5.000 r  ap_clk (IN)
                         net (fo=666, unset)          0.020     5.020    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/ap_clk
    SLICE_X50Y80         FDRE                                         r  bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[27]/C
                         clock pessimism              0.000     5.020    
                         clock uncertainty           -0.035     4.985    
    SLICE_X50Y80         FDRE (Setup_DFF_SLICEL_C_D)
                                                      0.025     5.010    bd_0_i/hls_inst/inst/mul_17s_15s_32_2_1_U6/buff0_reg[27]
  -------------------------------------------------------------------
                         required time                          5.010    
                         arrival time                          -2.940    
  -------------------------------------------------------------------
                         slack                                  2.069    




