#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Jan 19 20:38:29 2024
# Process ID: 7608
# Current directory: C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.runs/synth_1
# Command line: vivado.exe -log TOP_LAVADORA.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source TOP_LAVADORA.tcl
# Log file: C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.runs/synth_1/TOP_LAVADORA.vds
# Journal file: C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.runs/synth_1\vivado.jou
# Running On: LAPTOP-M2QP75QN, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17023 MB
#-----------------------------------------------------------
source TOP_LAVADORA.tcl -notrace
create_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 426.738 ; gain = 160.043
Command: read_checkpoint -auto_incremental -incremental {C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/utils_1/imports/synth_1/TOP_LAVADORA.dcp}
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/utils_1/imports/synth_1/TOP_LAVADORA.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top TOP_LAVADORA -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7716
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1263.129 ; gain = 411.281
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TOP_LAVADORA' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/TOP.vhd:34]
INFO: [Synth 8-3491] module 'DivisorFrecuencia' declared at 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/DIVISOR_FRECUENCIA.vhd:6' bound to instance 'inst_DivisorFrecuencia' of component 'DivisorFrecuencia' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/TOP.vhd:124]
INFO: [Synth 8-638] synthesizing module 'DivisorFrecuencia' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/DIVISOR_FRECUENCIA.vhd:12]
INFO: [Synth 8-256] done synthesizing module 'DivisorFrecuencia' (0#1) [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/DIVISOR_FRECUENCIA.vhd:12]
INFO: [Synth 8-3491] module 'SINCRONIZADOR' declared at 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/SINCRONIZADOR.vhd:3' bound to instance 'inst_sincronizador' of component 'SINCRONIZADOR' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/TOP.vhd:129]
INFO: [Synth 8-638] synthesizing module 'SINCRONIZADOR' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/SINCRONIZADOR.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'SINCRONIZADOR' (0#1) [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/SINCRONIZADOR.vhd:18]
INFO: [Synth 8-3491] module 'DETECTOR_FLANCO' declared at 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/DETECTORFLANCO.vhd:4' bound to instance 'inst_detectorflanco' of component 'DETECTOR_FLANCO' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/TOP.vhd:142]
INFO: [Synth 8-638] synthesizing module 'DETECTOR_FLANCO' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/DETECTORFLANCO.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'DETECTOR_FLANCO' (0#1) [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/DETECTORFLANCO.vhd:19]
INFO: [Synth 8-3491] module 'maquina_estados' declared at 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd:6' bound to instance 'inst_maquina_estados' of component 'MAQUINA_ESTADOS' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/TOP.vhd:155]
INFO: [Synth 8-638] synthesizing module 'maquina_estados' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd:37]
INFO: [Synth 8-256] done synthesizing module 'maquina_estados' (0#1) [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd:37]
INFO: [Synth 8-3491] module 'decoder' declared at 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/DECODER.vhd:6' bound to instance 'inst_decoder' of component 'decoder' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/TOP.vhd:178]
INFO: [Synth 8-638] synthesizing module 'decoder' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/DECODER.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'decoder' (0#1) [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/DECODER.vhd:13]
INFO: [Synth 8-256] done synthesizing module 'TOP_LAVADORA' (0#1) [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/TOP.vhd:34]
WARNING: [Synth 8-7129] Port clk_out in module maquina_estados is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1354.816 ; gain = 502.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1354.816 ; gain = 502.969
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1354.816 ; gain = 502.969
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1354.816 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/constrs_1/new/CONSTRAINTS.xdc]
Finished Parsing XDC File [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/constrs_1/new/CONSTRAINTS.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/constrs_1/new/CONSTRAINTS.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TOP_LAVADORA_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TOP_LAVADORA_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1415.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1415.320 ; gain = 0.000
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1415.320 ; gain = 563.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1415.320 ; gain = 563.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1415.320 ; gain = 563.473
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'estado_reg' in module 'maquina_estados'
WARNING: [Synth 8-327] inferring latch for variable 'led_finalizado_reg' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd:75]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
           configuracion |                              000 |                              000
            llenado_agua |                              001 |                              001
              detergente |                              010 |                              010
                  lavado |                              011 |                              011
         vaciar_liquidos |                              100 |                              100
                   secar |                              101 |                              101
              finalizado |                              110 |                              110
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'estado_reg' using encoding 'sequential' in module 'maquina_estados'
WARNING: [Synth 8-327] inferring latch for variable 'led_funcionando_reg' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd:74]
WARNING: [Synth 8-327] inferring latch for variable 'motor_rotacion_reg' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd:79]
WARNING: [Synth 8-327] inferring latch for variable 'calentador_reg' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd:80]
WARNING: [Synth 8-327] inferring latch for variable 'bomba_detergente_reg' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd:78]
WARNING: [Synth 8-327] inferring latch for variable 'bomba_agua_reg' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd:77]
WARNING: [Synth 8-327] inferring latch for variable 'abrir_sumidero_reg' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd:81]
WARNING: [Synth 8-327] inferring latch for variable 'codigo_modo_reg' [C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.srcs/sources_1/new/MAQUINAESTADOS.vhd:72]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1415.320 ; gain = 563.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 5     
+---Muxes : 
	   3 Input    8 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	  16 Input    3 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 4     
	   7 Input    1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3332] Sequential element (inst_maquina_estados/codigo_modo_reg[3]) is unused and will be removed from module TOP_LAVADORA.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1415.320 ; gain = 563.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1415.320 ; gain = 563.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1415.320 ; gain = 563.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 1415.320 ; gain = 563.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1415.320 ; gain = 563.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1415.320 ; gain = 563.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1415.320 ; gain = 563.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1415.320 ; gain = 563.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1415.320 ; gain = 563.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1415.320 ; gain = 563.473
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|TOP_LAVADORA | inst_detectorflanco/sreg1_reg[0] | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
|TOP_LAVADORA | inst_detectorflanco/sreg2_reg[0] | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
|TOP_LAVADORA | inst_detectorflanco/sreg3_reg[0] | 4      | 1     | NO           | YES                | YES               | 1      | 0       | 
+-------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |LUT2   |     1|
|3     |LUT3   |    22|
|4     |LUT4   |     1|
|5     |LUT5   |     1|
|6     |LUT6   |     2|
|7     |SRL16E |     3|
|8     |FDCE   |     3|
|9     |FDRE   |    14|
|10    |LD     |    10|
|11    |IBUF   |     7|
|12    |OBUF   |    25|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1415.320 ; gain = 563.473
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:27 . Memory (MB): peak = 1415.320 ; gain = 502.969
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:28 . Memory (MB): peak = 1415.320 ; gain = 563.473
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1415.320 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1415.320 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 10 instances were transformed.
  LD => LDCE: 10 instances

Synth Design complete | Checksum: 233ba0f3
INFO: [Common 17-83] Releasing license: Synthesis
40 Infos, 11 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1415.320 ; gain = 960.871
INFO: [Common 17-1381] The checkpoint 'C:/Users/G731/OneDrive/Escritorio/Universidad/CUARTO/1er CUATRI/SED/project_3/project_3.runs/synth_1/TOP_LAVADORA.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file TOP_LAVADORA_utilization_synth.rpt -pb TOP_LAVADORA_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Jan 19 20:39:13 2024...
