

================================================================
== Vivado HLS Report for 'correlateTop'
================================================================
* Date:           Thu Mar 28 14:56:22 2019

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        correlator
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   5.00|      4.03|        0.62|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |   10|   10|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      2|       -|       -|
|Expression       |        -|      -|       0|     912|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|     219|
|Register         |        0|      -|    1418|      64|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      2|    1418|    1195|
+-----------------+---------+-------+--------+--------+
|Available        |      650|    600|  202800|  101400|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|   ~0  |   ~0   |       1|
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +-------------------------+----------------------+-----------+
    |         Instance        |        Module        | Expression|
    +-------------------------+----------------------+-----------+
    |correlateTop_mul_bkb_U1  |correlateTop_mul_bkb  |  i0 * i0  |
    |correlateTop_mul_bkb_U2  |correlateTop_mul_bkb  |  i0 * i0  |
    +-------------------------+----------------------+-----------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +------------------------------------+----------+-------+---+----+------------+------------+
    |            Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |corHelperINeg_V_7_i_fu_695_p2       |     +    |      0|  0|  16|          16|          16|
    |corHelperIPos_V_i_fu_677_p2         |     +    |      0|  0|  16|          16|          16|
    |corHelperQNeg_V_7_i_fu_704_p2       |     +    |      0|  0|  16|          16|          16|
    |corHelperQPos_V_i_fu_686_p2         |     +    |      0|  0|  16|          16|          16|
    |tmp10_fu_691_p2                     |     +    |      0|  0|  16|          16|          16|
    |tmp11_fu_627_p2                     |     +    |      0|  0|  23|          16|          16|
    |tmp12_fu_633_p2                     |     +    |      0|  0|  23|          16|          16|
    |tmp13_fu_645_p2                     |     +    |      0|  0|  16|          16|          16|
    |tmp14_fu_639_p2                     |     +    |      0|  0|  16|          16|          16|
    |tmp15_fu_291_p2                     |     +    |      0|  0|  16|          16|          16|
    |tmp16_fu_285_p2                     |     +    |      0|  0|  16|          16|          16|
    |tmp17_fu_700_p2                     |     +    |      0|  0|  16|          16|          16|
    |tmp18_fu_650_p2                     |     +    |      0|  0|  23|          16|          16|
    |tmp19_fu_656_p2                     |     +    |      0|  0|  23|          16|          16|
    |tmp1_fu_579_p2                      |     +    |      0|  0|  23|          16|          16|
    |tmp20_fu_668_p2                     |     +    |      0|  0|  16|          16|          16|
    |tmp21_fu_662_p2                     |     +    |      0|  0|  16|          16|          16|
    |tmp22_fu_303_p2                     |     +    |      0|  0|  16|          16|          16|
    |tmp23_fu_297_p2                     |     +    |      0|  0|  16|          16|          16|
    |tmp2_fu_597_p2                      |     +    |      0|  0|  16|          16|          16|
    |tmp3_fu_585_p2                      |     +    |      0|  0|  16|          16|          16|
    |tmp4_fu_591_p2                      |     +    |      0|  0|  23|          16|          16|
    |tmp5_fu_682_p2                      |     +    |      0|  0|  16|          16|          16|
    |tmp6_fu_603_p2                      |     +    |      0|  0|  23|          16|          16|
    |tmp7_fu_621_p2                      |     +    |      0|  0|  16|          16|          16|
    |tmp8_fu_609_p2                      |     +    |      0|  0|  16|          16|          16|
    |tmp9_fu_615_p2                      |     +    |      0|  0|  23|          16|          16|
    |tmp_2_fu_777_p2                     |     +    |      0|  0|  39|          32|           1|
    |tmp_4_fu_309_p2                     |     +    |      0|  0|  13|           4|           1|
    |tmp_fu_673_p2                       |     +    |      0|  0|  16|          16|          16|
    |resi_V_1_fu_721_p2                  |     -    |      0|  0|  23|          16|          16|
    |resi_V_fu_715_p2                    |     -    |      0|  0|  23|          16|          16|
    |resq_V_1_fu_741_p2                  |     -    |      0|  0|  23|          16|          16|
    |resq_V_fu_735_p2                    |     -    |      0|  0|  23|          16|          16|
    |ap_block_state2_pp0_stage0_iter1    |    and   |      0|  0|   8|           1|           1|
    |ap_condition_502                    |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op138_write_state10    |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op139_write_state10    |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op159_write_state11    |    and   |      0|  0|   8|           1|           1|
    |ap_predicate_op161_write_state11    |    and   |      0|  0|   8|           1|           1|
    |i_data_V_data_V_0_load_A            |    and   |      0|  0|   8|           1|           1|
    |i_data_V_data_V_0_load_B            |    and   |      0|  0|   8|           1|           1|
    |i_data_V_last_V_0_load_A            |    and   |      0|  0|   8|           1|           1|
    |i_data_V_last_V_0_load_B            |    and   |      0|  0|   8|           1|           1|
    |o_data_V_data_V_1_load_A            |    and   |      0|  0|   8|           1|           1|
    |o_data_V_data_V_1_load_B            |    and   |      0|  0|   8|           1|           1|
    |o_data_V_last_V_1_load_A            |    and   |      0|  0|   8|           1|           1|
    |o_data_V_last_V_1_load_B            |    and   |      0|  0|   8|           1|           1|
    |cond_i_fu_239_p2                    |   icmp   |      0|  0|   9|           4|           1|
    |i_data_V_data_V_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |i_data_V_last_V_0_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |o_data_V_data_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |o_data_V_last_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |tmp_4_i_fu_709_p2                   |   icmp   |      0|  0|  13|          16|          16|
    |tmp_5_fu_761_p2                     |   icmp   |      0|  0|  18|          32|           1|
    |ap_block_pp0_stage0_01001           |    or    |      0|  0|   8|           1|           1|
    |ap_block_pp0_stage0_11001           |    or    |      0|  0|   8|           1|           1|
    |ap_block_state10_io                 |    or    |      0|  0|   8|           1|           1|
    |ap_block_state11_io                 |    or    |      0|  0|   8|           1|           1|
    |ap_block_state11_pp0_stage0_iter10  |    or    |      0|  0|   8|           1|           1|
    |resi_V_2_fu_727_p3                  |  select  |      0|  0|  16|           1|          16|
    |resq_V_2_fu_747_p3                  |  select  |      0|  0|  16|           1|          16|
    |ap_enable_pp0                       |    xor   |      0|  0|   8|           1|           2|
    +------------------------------------+----------+-------+---+----+------------+------------+
    |Total                               |          |      0|  0| 912|         630|         589|
    +------------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------+----+-----------+-----+-----------+
    |                   Name                  | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_reg_pp0_iter2_p_0320_2_i_reg_174  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter2_p_0324_2_i_reg_163  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter2_p_0332_2_i_reg_152  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter2_p_0336_2_i_reg_141  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter4_p_0320_2_i_reg_174  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter4_p_0324_2_i_reg_163  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter4_p_0332_2_i_reg_152  |   9|          2|   16|         32|
    |ap_phi_reg_pp0_iter4_p_0336_2_i_reg_141  |   9|          2|   16|         32|
    |i_data_TDATA_blk_n                       |   9|          2|    1|          2|
    |i_data_V_data_V_0_data_out               |   9|          2|   32|         64|
    |i_data_V_data_V_0_state                  |  15|          3|    2|          6|
    |i_data_V_last_V_0_data_out               |   9|          2|    1|          2|
    |i_data_V_last_V_0_state                  |  15|          3|    2|          6|
    |loadCount_V                              |   9|          2|   32|         64|
    |o_data_TDATA_blk_n                       |   9|          2|    1|          2|
    |o_data_V_data_V_1_data_in                |  15|          3|   32|         96|
    |o_data_V_data_V_1_data_out               |   9|          2|   32|         64|
    |o_data_V_data_V_1_state                  |  15|          3|    2|          6|
    |o_data_V_last_V_1_data_out               |   9|          2|    1|          2|
    |o_data_V_last_V_1_state                  |  15|          3|    2|          6|
    |phaseClass_V                             |   9|          2|    4|          8|
    +-----------------------------------------+----+-----------+-----+-----------+
    |Total                                    | 219|         47|  272|        584|
    +-----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------+----+----+-----+-----------+
    |                   Name                  | FF | LUT| Bits| Const Bits|
    +-----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                 |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                  |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_p_0320_2_i_reg_174  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_0324_2_i_reg_163  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_0332_2_i_reg_152  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter1_p_0336_2_i_reg_141  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_p_0320_2_i_reg_174  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_p_0324_2_i_reg_163  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_p_0332_2_i_reg_152  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter2_p_0336_2_i_reg_141  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_p_0320_2_i_reg_174  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_p_0324_2_i_reg_163  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_p_0332_2_i_reg_152  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter3_p_0336_2_i_reg_141  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_p_0320_2_i_reg_174  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_p_0324_2_i_reg_163  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_p_0332_2_i_reg_152  |  16|   0|   16|          0|
    |ap_phi_reg_pp0_iter4_p_0336_2_i_reg_141  |  16|   0|   16|          0|
    |ap_reg_pp0_iter2_cond_i_reg_806          |   1|   0|    1|          0|
    |ap_reg_pp0_iter9_tmp_5_reg_937           |   1|   0|    1|          0|
    |cond_i_reg_806                           |   1|   0|    1|          0|
    |cor_phaseClass0i_V_0                     |  16|   0|   16|          0|
    |cor_phaseClass0i_V_1                     |  16|   0|   16|          0|
    |cor_phaseClass0i_V_10                    |  16|   0|   16|          0|
    |cor_phaseClass0i_V_11                    |  16|   0|   16|          0|
    |cor_phaseClass0i_V_12                    |  16|   0|   16|          0|
    |cor_phaseClass0i_V_13                    |  16|   0|   16|          0|
    |cor_phaseClass0i_V_14                    |  16|   0|   16|          0|
    |cor_phaseClass0i_V_1_2_reg_830           |  16|   0|   16|          0|
    |cor_phaseClass0i_V_1_5_reg_810           |  16|   0|   16|          0|
    |cor_phaseClass0i_V_2                     |  16|   0|   16|          0|
    |cor_phaseClass0i_V_3                     |  16|   0|   16|          0|
    |cor_phaseClass0i_V_4                     |  16|   0|   16|          0|
    |cor_phaseClass0i_V_5                     |  16|   0|   16|          0|
    |cor_phaseClass0i_V_6                     |  16|   0|   16|          0|
    |cor_phaseClass0i_V_7                     |  16|   0|   16|          0|
    |cor_phaseClass0i_V_8                     |  16|   0|   16|          0|
    |cor_phaseClass0i_V_9                     |  16|   0|   16|          0|
    |cor_phaseClass0q_V_0                     |  16|   0|   16|          0|
    |cor_phaseClass0q_V_1                     |  16|   0|   16|          0|
    |cor_phaseClass0q_V_10                    |  16|   0|   16|          0|
    |cor_phaseClass0q_V_11                    |  16|   0|   16|          0|
    |cor_phaseClass0q_V_12                    |  16|   0|   16|          0|
    |cor_phaseClass0q_V_13                    |  16|   0|   16|          0|
    |cor_phaseClass0q_V_14                    |  16|   0|   16|          0|
    |cor_phaseClass0q_V_1_2_reg_835           |  16|   0|   16|          0|
    |cor_phaseClass0q_V_1_5_reg_815           |  16|   0|   16|          0|
    |cor_phaseClass0q_V_2                     |  16|   0|   16|          0|
    |cor_phaseClass0q_V_3                     |  16|   0|   16|          0|
    |cor_phaseClass0q_V_4                     |  16|   0|   16|          0|
    |cor_phaseClass0q_V_5                     |  16|   0|   16|          0|
    |cor_phaseClass0q_V_6                     |  16|   0|   16|          0|
    |cor_phaseClass0q_V_7                     |  16|   0|   16|          0|
    |cor_phaseClass0q_V_8                     |  16|   0|   16|          0|
    |cor_phaseClass0q_V_9                     |  16|   0|   16|          0|
    |currentState                             |   1|   0|    1|          0|
    |currentState_load_reg_797                |   1|   0|    1|          0|
    |i_data_V_data_V_0_payload_A              |  32|   0|   32|          0|
    |i_data_V_data_V_0_payload_B              |  32|   0|   32|          0|
    |i_data_V_data_V_0_sel_rd                 |   1|   0|    1|          0|
    |i_data_V_data_V_0_sel_wr                 |   1|   0|    1|          0|
    |i_data_V_data_V_0_state                  |   2|   0|    2|          0|
    |i_data_V_last_V_0_payload_A              |   1|   0|    1|          0|
    |i_data_V_last_V_0_payload_B              |   1|   0|    1|          0|
    |i_data_V_last_V_0_sel_rd                 |   1|   0|    1|          0|
    |i_data_V_last_V_0_sel_wr                 |   1|   0|    1|          0|
    |i_data_V_last_V_0_state                  |   2|   0|    2|          0|
    |loadCount_V                              |  32|   0|   32|          0|
    |o_data_V_data_V_1_payload_A              |  32|   0|   32|          0|
    |o_data_V_data_V_1_payload_B              |  32|   0|   32|          0|
    |o_data_V_data_V_1_sel_rd                 |   1|   0|    1|          0|
    |o_data_V_data_V_1_sel_wr                 |   1|   0|    1|          0|
    |o_data_V_data_V_1_state                  |   2|   0|    2|          0|
    |o_data_V_last_V_1_payload_A              |   1|   0|    1|          0|
    |o_data_V_last_V_1_payload_B              |   1|   0|    1|          0|
    |o_data_V_last_V_1_sel_rd                 |   1|   0|    1|          0|
    |o_data_V_last_V_1_sel_wr                 |   1|   0|    1|          0|
    |o_data_V_last_V_1_state                  |   2|   0|    2|          0|
    |p_Result_s_reg_932                       |  32|   0|   32|          0|
    |phaseClass_V                             |   4|   0|    4|          0|
    |resi_V_2_reg_910                         |  16|   0|   16|          0|
    |resi_V_3_reg_922                         |  16|   0|   16|          0|
    |resq_V_2_reg_916                         |  16|   0|   16|          0|
    |resq_V_3_reg_927                         |  16|   0|   16|          0|
    |tmp11_reg_860                            |  16|   0|   16|          0|
    |tmp12_reg_865                            |  16|   0|   16|          0|
    |tmp13_reg_870                            |  16|   0|   16|          0|
    |tmp15_reg_820                            |  16|   0|   16|          0|
    |tmp18_reg_875                            |  16|   0|   16|          0|
    |tmp19_reg_880                            |  16|   0|   16|          0|
    |tmp1_reg_840                             |  16|   0|   16|          0|
    |tmp20_reg_885                            |  16|   0|   16|          0|
    |tmp22_reg_825                            |  16|   0|   16|          0|
    |tmp2_reg_845                             |  16|   0|   16|          0|
    |tmp6_reg_850                             |  16|   0|   16|          0|
    |tmp7_reg_855                             |  16|   0|   16|          0|
    |tmp_5_reg_937                            |   1|   0|    1|          0|
    |tmp_last_V_reg_801                       |   1|   0|    1|          0|
    |currentState_load_reg_797                |  64|  32|    1|          0|
    |tmp_last_V_reg_801                       |  64|  32|    1|          0|
    +-----------------------------------------+----+----+-----+-----------+
    |Total                                    |1418|  64| 1292|          0|
    +-----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+--------------+-----------------+--------------+
|   RTL Ports   | Dir | Bits|   Protocol   |  Source Object  |    C Type    |
+---------------+-----+-----+--------------+-----------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_none |   correlateTop  | return value |
|ap_rst_n       |  in |    1| ap_ctrl_none |   correlateTop  | return value |
|i_data_TDATA   |  in |   32|     axis     | i_data_V_data_V |    pointer   |
|i_data_TVALID  |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TREADY  | out |    1|     axis     | i_data_V_last_V |    pointer   |
|i_data_TLAST   |  in |    1|     axis     | i_data_V_last_V |    pointer   |
|o_data_TDATA   | out |   32|     axis     | o_data_V_data_V |    pointer   |
|o_data_TVALID  | out |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TREADY  |  in |    1|     axis     | o_data_V_last_V |    pointer   |
|o_data_TLAST   | out |    1|     axis     | o_data_V_last_V |    pointer   |
+---------------+-----+-----+--------------+-----------------+--------------+

