\hypertarget{union__hw__wdog__stctrlh}{}\section{\+\_\+hw\+\_\+wdog\+\_\+stctrlh Union Reference}
\label{union__hw__wdog__stctrlh}\index{\+\_\+hw\+\_\+wdog\+\_\+stctrlh@{\+\_\+hw\+\_\+wdog\+\_\+stctrlh}}


H\+W\+\_\+\+W\+D\+O\+G\+\_\+\+S\+T\+C\+T\+R\+LH -\/ Watchdog Status and Control Register High (RW)  




{\ttfamily \#include $<$M\+K64\+F12\+\_\+wdog.\+h$>$}

\subsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \hyperlink{struct__hw__wdog__stctrlh_1_1__hw__wdog__stctrlh__bitfields}{\+\_\+hw\+\_\+wdog\+\_\+stctrlh\+\_\+bitfields}
\end{DoxyCompactItemize}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint16\+\_\+t {\bfseries U}\hypertarget{union__hw__wdog__stctrlh_acebcc8d0e760b5cd83ade14e5a1241a8}{}\label{union__hw__wdog__stctrlh_acebcc8d0e760b5cd83ade14e5a1241a8}

\item 
struct \hyperlink{struct__hw__wdog__stctrlh_1_1__hw__wdog__stctrlh__bitfields}{\+\_\+hw\+\_\+wdog\+\_\+stctrlh\+::\+\_\+hw\+\_\+wdog\+\_\+stctrlh\+\_\+bitfields} {\bfseries B}\hypertarget{union__hw__wdog__stctrlh_acbfda8cff491cf6d07a87ad56133c600}{}\label{union__hw__wdog__stctrlh_acbfda8cff491cf6d07a87ad56133c600}

\end{DoxyCompactItemize}


\subsection{Detailed Description}
H\+W\+\_\+\+W\+D\+O\+G\+\_\+\+S\+T\+C\+T\+R\+LH -\/ Watchdog Status and Control Register High (RW) 

Reset value\+: 0x01\+D3U 

The documentation for this union was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+wdog.\+h\end{DoxyCompactItemize}
