<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p966" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_966{left:679px;bottom:68px;letter-spacing:0.11px;}
#t2_966{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_966{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_966{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_966{left:69px;bottom:1083px;letter-spacing:0.17px;}
#t6_966{left:69px;bottom:841px;letter-spacing:0.13px;}
#t7_966{left:69px;bottom:818px;letter-spacing:-0.14px;word-spacing:-0.97px;}
#t8_966{left:69px;bottom:801px;letter-spacing:-0.13px;word-spacing:-0.49px;}
#t9_966{left:69px;bottom:785px;letter-spacing:-0.15px;word-spacing:-0.51px;}
#ta_966{left:69px;bottom:768px;letter-spacing:-0.13px;}
#tb_966{left:69px;bottom:743px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tc_966{left:69px;bottom:727px;letter-spacing:-0.16px;word-spacing:-0.44px;}
#td_966{left:69px;bottom:710px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#te_966{left:69px;bottom:673px;letter-spacing:0.13px;word-spacing:-0.07px;}
#tf_966{left:69px;bottom:650px;letter-spacing:-0.15px;word-spacing:-0.46px;}
#tg_966{left:69px;bottom:633px;letter-spacing:-0.15px;word-spacing:-0.83px;}
#th_966{left:69px;bottom:617px;letter-spacing:-0.14px;word-spacing:-1.14px;}
#ti_966{left:838px;bottom:623px;}
#tj_966{left:69px;bottom:600px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#tk_966{left:69px;bottom:583px;letter-spacing:-0.14px;word-spacing:-0.81px;}
#tl_966{left:784px;bottom:590px;letter-spacing:0.01px;}
#tm_966{left:804px;bottom:583px;letter-spacing:-0.14px;}
#tn_966{left:69px;bottom:566px;letter-spacing:-0.35px;}
#to_966{left:69px;bottom:542px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tp_966{left:69px;bottom:525px;letter-spacing:-0.21px;word-spacing:-0.39px;}
#tq_966{left:69px;bottom:500px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tr_966{left:69px;bottom:464px;letter-spacing:0.13px;}
#ts_966{left:69px;bottom:441px;letter-spacing:-0.12px;}
#tt_966{left:69px;bottom:423px;letter-spacing:-0.12px;}
#tu_966{left:69px;bottom:386px;letter-spacing:0.14px;word-spacing:-0.08px;}
#tv_966{left:69px;bottom:363px;letter-spacing:-0.15px;word-spacing:-1.04px;}
#tw_966{left:69px;bottom:346px;letter-spacing:-0.15px;}
#tx_966{left:69px;bottom:309px;letter-spacing:0.12px;word-spacing:0.02px;}
#ty_966{left:69px;bottom:287px;letter-spacing:-0.16px;}
#tz_966{left:69px;bottom:250px;letter-spacing:0.13px;word-spacing:-0.03px;}
#t10_966{left:69px;bottom:228px;letter-spacing:-0.23px;}
#t11_966{left:210px;bottom:228px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#t12_966{left:69px;bottom:207px;letter-spacing:-0.16px;}
#t13_966{left:210px;bottom:207px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t14_966{left:69px;bottom:170px;letter-spacing:0.14px;word-spacing:-0.08px;}
#t15_966{left:69px;bottom:149px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#t16_966{left:74px;bottom:1045px;letter-spacing:-0.15px;}
#t17_966{left:120px;bottom:1052px;}
#t18_966{left:215px;bottom:1045px;letter-spacing:-0.12px;}
#t19_966{left:353px;bottom:1045px;letter-spacing:-0.09px;}
#t1a_966{left:353px;bottom:1030px;letter-spacing:-0.15px;}
#t1b_966{left:419px;bottom:1045px;letter-spacing:-0.15px;}
#t1c_966{left:419px;bottom:1030px;letter-spacing:-0.16px;word-spacing:0.07px;}
#t1d_966{left:503px;bottom:1045px;letter-spacing:-0.13px;}
#t1e_966{left:74px;bottom:1007px;letter-spacing:-0.14px;word-spacing:0.01px;}
#t1f_966{left:215px;bottom:1007px;letter-spacing:-0.14px;}
#t1g_966{left:353px;bottom:1007px;letter-spacing:-0.1px;}
#t1h_966{left:419px;bottom:1007px;letter-spacing:-0.12px;}
#t1i_966{left:503px;bottom:1007px;letter-spacing:-0.11px;}
#t1j_966{left:503px;bottom:990px;letter-spacing:-0.12px;}
#t1k_966{left:74px;bottom:967px;letter-spacing:-0.15px;word-spacing:0.02px;}
#t1l_966{left:215px;bottom:967px;letter-spacing:-0.15px;}
#t1m_966{left:261px;bottom:974px;}
#t1n_966{left:70px;bottom:921px;letter-spacing:-0.14px;}
#t1o_966{left:69px;bottom:902px;letter-spacing:-0.11px;}
#t1p_966{left:353px;bottom:967px;letter-spacing:-0.11px;}
#t1q_966{left:419px;bottom:967px;letter-spacing:-0.13px;}
#t1r_966{left:502px;bottom:967px;letter-spacing:-0.11px;}
#t1s_966{left:503px;bottom:950px;letter-spacing:-0.12px;}

.s1_966{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_966{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_966{font-size:18px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s4_966{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s5_966{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s6_966{font-size:11px;font-family:Verdana_b5t;color:#000;}
.s7_966{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s8_966{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.s9_966{font-size:11px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
.sa_966{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.sb_966{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts966" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg966Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg966" style="-webkit-user-select: none;"><object width="935" height="1210" data="966/966.svg" type="image/svg+xml" id="pdf966" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_966" class="t s1_966">FCLEX/FNCLEX—Clear Exceptions </span>
<span id="t2_966" class="t s2_966">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_966" class="t s1_966">3-370 </span><span id="t4_966" class="t s1_966">Vol. 2A </span>
<span id="t5_966" class="t s3_966">FCLEX/FNCLEX—Clear Exceptions </span>
<span id="t6_966" class="t s4_966">Description </span>
<span id="t7_966" class="t s5_966">Clears the floating-point exception flags (PE, UE, OE, ZE, DE, and IE), the exception summary status flag (ES), the </span>
<span id="t8_966" class="t s5_966">stack fault flag (SF), and the busy flag (B) in the FPU status word. The FCLEX instruction checks for and handles </span>
<span id="t9_966" class="t s5_966">any pending unmasked floating-point exceptions before clearing the exception flags; the FNCLEX instruction does </span>
<span id="ta_966" class="t s5_966">not. </span>
<span id="tb_966" class="t s5_966">The assembler issues two instructions for the FCLEX instruction (an FWAIT instruction followed by an FNCLEX </span>
<span id="tc_966" class="t s5_966">instruction), and the processor executes each of these instructions separately. If an exception is generated for </span>
<span id="td_966" class="t s5_966">either of these instructions, the save EIP points to the instruction that caused the exception. </span>
<span id="te_966" class="t s4_966">IA-32 Architecture Compatibility </span>
<span id="tf_966" class="t s5_966">When operating a Pentium or Intel486 processor in MS-DOS* compatibility mode, it is possible (under unusual </span>
<span id="tg_966" class="t s5_966">circumstances) for an FNCLEX instruction to be interrupted prior to being executed to handle a pending FPU excep- </span>
<span id="th_966" class="t s5_966">tion. See the section titled “No-Wait FPU Instructions Can Get FPU Interrupt in Window” in Appendix D of the Intel </span>
<span id="ti_966" class="t s6_966">® </span>
<span id="tj_966" class="t s5_966">64 and IA-32 Architectures Software Developer’s Manual, Volume 1, for a description of these circumstances. An </span>
<span id="tk_966" class="t s5_966">FNCLEX instruction cannot be interrupted in this way on later Intel processors, except for the Intel Quark </span>
<span id="tl_966" class="t s6_966">TM </span>
<span id="tm_966" class="t s5_966">X1000 </span>
<span id="tn_966" class="t s5_966">processor. </span>
<span id="to_966" class="t s5_966">This instruction affects only the x87 FPU floating-point exception flags. It does not affect the SIMD floating-point </span>
<span id="tp_966" class="t s5_966">exception flags in the MXCSR register. </span>
<span id="tq_966" class="t s5_966">This instruction’s operation is the same in non-64-bit modes and 64-bit mode. </span>
<span id="tr_966" class="t s4_966">Operation </span>
<span id="ts_966" class="t s7_966">FPUStatusWord[0:7] := 0; </span>
<span id="tt_966" class="t s7_966">FPUStatusWord[15] := 0; </span>
<span id="tu_966" class="t s4_966">FPU Flags Affected </span>
<span id="tv_966" class="t s5_966">The PE, UE, OE, ZE, DE, IE, ES, SF, and B flags in the FPU status word are cleared. The C0, C1, C2, and C3 flags are </span>
<span id="tw_966" class="t s5_966">undefined. </span>
<span id="tx_966" class="t s4_966">Floating-Point Exceptions </span>
<span id="ty_966" class="t s5_966">None. </span>
<span id="tz_966" class="t s4_966">Protected Mode Exceptions </span>
<span id="t10_966" class="t s5_966">#NM </span><span id="t11_966" class="t s5_966">CR0.EM[bit 2] or CR0.TS[bit 3] = 1. </span>
<span id="t12_966" class="t s5_966">#UD </span><span id="t13_966" class="t s5_966">If the LOCK prefix is used. </span>
<span id="t14_966" class="t s4_966">Real-Address Mode Exceptions </span>
<span id="t15_966" class="t s5_966">Same exceptions as in protected mode. </span>
<span id="t16_966" class="t s8_966">Opcode </span>
<span id="t17_966" class="t s9_966">1 </span>
<span id="t18_966" class="t s8_966">Instruction </span><span id="t19_966" class="t s8_966">64-Bit </span>
<span id="t1a_966" class="t s8_966">Mode </span>
<span id="t1b_966" class="t s8_966">Compat/ </span>
<span id="t1c_966" class="t s8_966">Leg Mode </span>
<span id="t1d_966" class="t s8_966">Description </span>
<span id="t1e_966" class="t s7_966">9B DB E2 </span><span id="t1f_966" class="t s7_966">FCLEX </span><span id="t1g_966" class="t s7_966">Valid </span><span id="t1h_966" class="t s7_966">Valid </span><span id="t1i_966" class="t s7_966">Clear floating-point exception flags after checking for </span>
<span id="t1j_966" class="t s7_966">pending unmasked floating-point exceptions. </span>
<span id="t1k_966" class="t s7_966">DB E2 </span><span id="t1l_966" class="t s7_966">FNCLEX </span>
<span id="t1m_966" class="t sa_966">1 </span>
<span id="t1n_966" class="t sb_966">NOTES: </span>
<span id="t1o_966" class="t s7_966">1. See IA-32 Architecture Compatibility section below. </span>
<span id="t1p_966" class="t s7_966">Valid </span><span id="t1q_966" class="t s7_966">Valid </span><span id="t1r_966" class="t s7_966">Clear floating-point exception flags without checking for </span>
<span id="t1s_966" class="t s7_966">pending unmasked floating-point exceptions. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
