[{"DBLP title": "Online fault detection and tolerance for photovoltaic energy harvesting systems.", "DBLP authors": ["Xue Lin", "Yanzhi Wang", "Di Zhu", "Naehyuck Chang", "Massoud Pedram"], "year": 2012, "MAG papers": [{"PaperId": 1998923727, "PaperTitle": "online fault detection and tolerance for photovoltaic energy harvesting systems", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["university of southern california", "university of southern california", "seoul national university", "university of southern california", "university of southern california"]}], "source": "ES"}, {"DBLP title": "Tunable sensors for process-aware voltage scaling.", "DBLP authors": ["Tuck-Boon Chan", "Andrew B. Kahng"], "year": 2012, "MAG papers": [{"PaperId": 2095269804, "PaperTitle": "tunable sensors for process aware voltage scaling", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "Collaborative calibration of on-chip thermal sensors using performance counters.", "DBLP authors": ["Shiting (Justin) Lu", "Russell Tessier", "Wayne Burleson"], "year": 2012, "MAG papers": [{"PaperId": 2010460280, "PaperTitle": "collaborative calibration of on chip thermal sensors using performance counters", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of massachusetts amherst", "university of massachusetts amherst", "university of massachusetts amherst"]}], "source": "ES"}, {"DBLP title": "Spatial correlation modeling for probe test cost reduction in RF devices.", "DBLP authors": ["Nathan Kupp", "Ke Huang", "John M. Carulli Jr.", "Yiorgos Makris"], "year": 2012, "MAG papers": [{"PaperId": 2149606298, "PaperTitle": "spatial correlation modeling for probe test cost reduction in rf devices", "Year": 2012, "CitationCount": 16, "EstimatedCitation": 16, "Affiliations": ["yale university", "university of texas at dallas", "university of texas at dallas", "texas instruments"]}], "source": "ES"}, {"DBLP title": "Small-delay-fault ATPG with waveform accuracy.", "DBLP authors": ["Matthias Sauer", "Alexander Czutro", "Ilia Polian", "Bernd Becker"], "year": 2012, "MAG papers": [{"PaperId": 2109986557, "PaperTitle": "small delay fault atpg with waveform accuracy", "Year": 2012, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": ["university of freiburg", "university of freiburg", "university of freiburg", "university of passau"]}], "source": "ES"}, {"DBLP title": "Experimental analysis of a ring oscillator network for hardware Trojan detection in a 90nm ASIC.", "DBLP authors": ["Andrew Ferraiuolo", "Xuehui Zhang", "Mohammad Tehranipoor"], "year": 2012, "MAG papers": [{"PaperId": 2148071926, "PaperTitle": "experimental analysis of a ring oscillator network for hardware trojan detection in a 90nm asic", "Year": 2012, "CitationCount": 35, "EstimatedCitation": 35, "Affiliations": ["university of connecticut", "university of connecticut", "university of connecticut"]}], "source": "ES"}, {"DBLP title": "Layout small-angle rotation and shift for EUV defect mitigation.", "DBLP authors": ["Hongbo Zhang", "Yuelin Du", "Martin D. F. Wong", "Yunfei Deng", "Pawitter Mangat"], "year": 2012, "MAG papers": [{"PaperId": 1976952362, "PaperTitle": "layout small angle rotation and shift for euv defect mitigation", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["synopsys", "globalfoundries", "globalfoundries", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "A methodology for the early exploration of design rules for multiple-patterning technologies.", "DBLP authors": ["Rani S. Ghaida", "Tanaya Sahu", "Parag Kulkarni", "Puneet Gupta"], "year": 2012, "MAG papers": [{"PaperId": 1993181199, "PaperTitle": "a methodology for the early exploration of design rules for multiple patterning technologies", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of california los angeles", "university of california los angeles", "university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "A polynomial time triple patterning algorithm for cell based row-structure layout.", "DBLP authors": ["Haitong Tian", "Hongbo Zhang", "Qiang Ma", "Zigang Xiao", "Martin D. F. Wong"], "year": 2012, "MAG papers": [{"PaperId": 2032622168, "PaperTitle": "a polynomial time triple patterning algorithm for cell based row structure layout", "Year": 2012, "CitationCount": 54, "EstimatedCitation": 70, "Affiliations": ["university of illinois at urbana champaign", "synopsys", "synopsys", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Improving last level cache locality by integrating loop and data transformations.", "DBLP authors": ["Wei Ding", "Mahmut T. Kandemir"], "year": 2012, "MAG papers": [{"PaperId": 2003132503, "PaperTitle": "improving last level cache locality by integrating loop and data transformations", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Asymmetric DRAM synthesis for heterogeneous chip multiprocessors in 3D-stacked architecture.", "DBLP authors": ["Minje Jun", "Myoung-Jin Kim", "Eui-Young Chung"], "year": 2012, "MAG papers": [{"PaperId": 2039829692, "PaperTitle": "asymmetric dram synthesis for heterogeneous chip multiprocessors in 3d stacked architecture", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["yonsei university", "yonsei university", "yonsei university"]}], "source": "ES"}, {"DBLP title": "Optimizing bandwidth and power of graphics memory with hybrid memory technologies and adaptive data migration.", "DBLP authors": ["Jishen Zhao", "Yuan Xie"], "year": 2012, "MAG papers": [{"PaperId": 2018384083, "PaperTitle": "optimizing bandwidth and power of graphics memory with hybrid memory technologies and adaptive data migration", "Year": 2012, "CitationCount": 24, "EstimatedCitation": 24, "Affiliations": ["pennsylvania state university", "pennsylvania state university"]}], "source": "ES"}, {"DBLP title": "Probabilistic design methodology to improve run-time stability and performance of STT-RAM caches.", "DBLP authors": ["Xiuyuan Bi", "Zhenyu Sun", "Hai Li", "Wenqing Wu"], "year": 2012, "MAG papers": [{"PaperId": 2001641336, "PaperTitle": "probabilistic design methodology to improve run time stability and performance of stt ram caches", "Year": 2012, "CitationCount": 36, "EstimatedCitation": 36, "Affiliations": ["qualcomm", "new york university", "new york university", "new york university"]}], "source": "ES"}, {"DBLP title": "Bridging pre- and post-silicon debugging with BiPeD.", "DBLP authors": ["Andrew DeOrio", "Jialin Li", "Valeria Bertacco"], "year": 2012, "MAG papers": [{"PaperId": 2092211817, "PaperTitle": "bridging pre and post silicon debugging with biped", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Novel test detection to improve simulation efficiency - A commercial experiment.", "DBLP authors": ["Wen Chen", "Nik Sumikawa", "Li-C. Wang", "Jayanta Bhadra", "Xiushan Feng", "Magdy S. Abadir"], "year": 2012, "MAG papers": [{"PaperId": 2038272084, "PaperTitle": "novel test detection to improve simulation efficiency a commercial experiment", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of california santa barbara", "freescale semiconductor", "university of california santa barbara", "university of california santa barbara", "freescale semiconductor", "freescale semiconductor"]}], "source": "ES"}, {"DBLP title": "A robust general constrained random pattern generator for constraints with variable ordering.", "DBLP authors": ["Bo-Han Wu", "Chung-Yang (Ric) Huang"], "year": 2012, "MAG papers": [{"PaperId": 2066728830, "PaperTitle": "a robust general constrained random pattern generator for constraints with variable ordering", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Fast and scalable hybrid functional verification and debug with dynamically reconfigurable co-simulation.", "DBLP authors": ["Somnath Banerjee", "Tushar Gupta"], "year": 2012, "MAG papers": [{"PaperId": 2065726194, "PaperTitle": "fast and scalable hybrid functional verification and debug with dynamically reconfigurable co simulation", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["mentor graphics", "mentor graphics"]}], "source": "ES"}, {"DBLP title": "TRIAD: A triple patterning lithography aware detailed router.", "DBLP authors": ["Yen-Hung Lin", "Bei Yu", "David Z. Pan", "Yih-Lang Li"], "year": 2012, "MAG papers": [{"PaperId": 1966149271, "PaperTitle": "triad a triple patterning lithography aware detailed router", "Year": 2012, "CitationCount": 31, "EstimatedCitation": 31, "Affiliations": ["university of texas at austin", "national chiao tung university", "national chiao tung university", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Maze routing algorithms with exact matching constraints for analog and mixed signal designs.", "DBLP authors": ["Muhammet Mustafa Ozdal", "Renato Fernandes Hentschke"], "year": 2012, "MAG papers": [{"PaperId": 2006236147, "PaperTitle": "maze routing algorithms with exact matching constraints for analog and mixed signal designs", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["intel", "intel"]}], "source": "ES"}, {"DBLP title": "Reclaiming over-the-IP-block routing resources with buffering-aware rectilinear Steiner minimum tree construction.", "DBLP authors": ["Yilin Zhang", "Ashutosh Chakraborty", "Salim Chowdhury", "David Z. Pan"], "year": 2012, "MAG papers": [{"PaperId": 2022423937, "PaperTitle": "reclaiming over the ip block routing resources with buffering aware rectilinear steiner minimum tree construction", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of texas at austin", "oracle corporation", "oracle corporation", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Construction of rectilinear Steiner minimum trees with slew constraints over obstacles.", "DBLP authors": ["Tao Huang", "Evangeline F. Y. Young"], "year": 2012, "MAG papers": [{"PaperId": 2025846977, "PaperTitle": "construction of rectilinear steiner minimum trees with slew constraints over obstacles", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "Noise based logic: Why noise?", "DBLP authors": ["He Wen", "Laszlo B. Kish"], "year": 2012, "MAG papers": [{"PaperId": 2048985633, "PaperTitle": "noise based logic why noise", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "An efficient implementation of numerical integration using logical computation on stochastic bit streams.", "DBLP authors": ["Weikang Qian", "Chen Wang", "Peng Li", "David J. Lilja", "Kia Bazargan", "Marc D. Riedel"], "year": 2012, "MAG papers": [{"PaperId": 2168273434, "PaperTitle": "an efficient implementation of numerical integration using logical computation on stochastic bit streams", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["university of minnesota", "university of minnesota", "university of minnesota", "shanghai jiao tong university", "university of minnesota", "shanghai jiao tong university"]}], "source": "ES"}, {"DBLP title": "Utilizing random noise in cryptography: Where is the Tofu?", "DBLP authors": ["Hui Geng", "Jun Wu", "Jianming Liu", "Minsu Choi", "Yiyu Shi"], "year": 2012, "MAG papers": [{"PaperId": 1989740574, "PaperTitle": "utilizing random noise in cryptography where is the tofu", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["missouri university of science and technology", "missouri university of science and technology", "missouri university of science and technology", "missouri university of science and technology", "missouri university of science and technology"]}], "source": "ES"}, {"DBLP title": "Learning from biological neurons to compute with electronic noise special.", "DBLP authors": ["Hsin Chen", "Chih-Cheng Lu", "Yi-Da Wu", "Tang-Jung Chiu"], "year": 2012, "MAG papers": [{"PaperId": 1542042965, "PaperTitle": "learning from biological neurons to compute with electronic noise special", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["national tsing hua university", "national tsing hua university", "national tsing hua university", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "On the computation of criticality in statistical timing analysis.", "DBLP authors": ["S. Ramprasath", "V. Vasudevan"], "year": 2012, "MAG papers": [{"PaperId": 2038372907, "PaperTitle": "on the computation of criticality in statistical timing analysis", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["indian institute of technology madras", "indian institute of technology madras"]}], "source": "ES"}, {"DBLP title": "A dynamic method for efficient random mismatch characterization of standard cells.", "DBLP authors": ["Wangyang Zhang", "Amith Singhee", "Jinjun Xiong", "Peter A. Habitz", "Amol Joshi", "Chandu Visweswariah", "James Sundquist"], "year": 2012, "MAG papers": [{"PaperId": 1972787169, "PaperTitle": "a dynamic method for efficient random mismatch characterization of standard cells", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Classifying circuit performance using active-learning guided support vector machines.", "DBLP authors": ["Honghuang Lin", "Peng Li"], "year": 2012, "MAG papers": [{"PaperId": 2059797154, "PaperTitle": "classifying circuit performance using active learning guided support vector machines", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "Scalable sampling methodology for logic simulation: Reduced-Ordered Monte Carlo.", "DBLP authors": ["Chien-Chih Yu", "Armin Alaghi", "John P. Hayes"], "year": 2012, "MAG papers": [{"PaperId": 1999664420, "PaperTitle": "scalable sampling methodology for logic simulation reduced ordered monte carlo", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Trajectory-Directed discrete state space modeling for formal verification of nonlinear analog circuits.", "DBLP authors": ["Sebastian Steinhorst", "Lars Hedrich"], "year": 2012, "MAG papers": [{"PaperId": 1987748258, "PaperTitle": "trajectory directed discrete state space modeling for formal verification of nonlinear analog circuits", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["goethe university frankfurt", null]}], "source": "ES"}, {"DBLP title": "Word level feature discovery to enhance quality of assertion mining.", "DBLP authors": ["Lingyi Liu", "Chen-Hsuan Lin", "Shobha Vasudevan"], "year": 2012, "MAG papers": [{"PaperId": 2163778409, "PaperTitle": "word level feature discovery to enhance quality of assertion mining", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Impact of range and precision in technology on cell-based design.", "DBLP authors": ["John Lee", "Puneet Gupta"], "year": 2012, "MAG papers": [{"PaperId": 2041411304, "PaperTitle": "impact of range and precision in technology on cell based design", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "An efficient algorithm for library-based cell-type selection in high-performance low-power designs.", "DBLP authors": ["Li Li", "Peng Kang", "Yinghai Lu", "Hai Zhou"], "year": 2012, "MAG papers": [{"PaperId": 2100905943, "PaperTitle": "an efficient algorithm for library based cell type selection in high performance low power designs", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["northwestern university", "northwestern university", "synopsys", "northwestern university"]}], "source": "ES"}, {"DBLP title": "Sensitivity-guided metaheuristics for accurate discrete gate sizing.", "DBLP authors": ["Jin Hu", "Andrew B. Kahng", "Seokhyeong Kang", "Myung-Chul Kim", "Igor L. Markov"], "year": 2012, "MAG papers": [{"PaperId": 1999291149, "PaperTitle": "sensitivity guided metaheuristics for accurate discrete gate sizing", "Year": 2012, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": ["university of michigan", "university of michigan", "university of california san diego", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Circuit reliability: From Physics to Architectures: Embedded tutorial paper.", "DBLP authors": ["Jianxin Fang", "Saket Gupta", "Sanjay V. Kumar", "Sravan K. Marella", "Vivek Mishra", "Pingqiang Zhou", "Sachin S. Sapatnekar"], "year": 2012, "MAG papers": [{"PaperId": 1668617092, "PaperTitle": "circuit reliability from physics to architectures embedded tutorial paper", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of minnesota", "university of minnesota", "university of minnesota", "university of minnesota", "university of minnesota", "university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Stability assurance and design optimization of large power delivery networks with multiple on-chip voltage regulators.", "DBLP authors": ["Suming Lai", "Boyuan Yan", "Peng Li"], "year": 2012, "MAG papers": [{"PaperId": 2059814458, "PaperTitle": "stability assurance and design optimization of large power delivery networks with multiple on chip voltage regulators", "Year": 2012, "CitationCount": 15, "EstimatedCitation": 15, "Affiliations": ["texas a m university", "texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "A silicon-validated methodology for power delivery modeling and simulation.", "DBLP authors": ["Cheng Zhuo", "Gustavo R. Wilke", "Ritochit Chakraborty", "Alaeddin A. Aydiner", "Sourav Chakravarty", "Wei-Kai Shih"], "year": 2012, "MAG papers": [{"PaperId": 1984655843, "PaperTitle": "a silicon validated methodology for power delivery modeling and simulation", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["intel", "intel", "intel", "intel", "intel", "intel"]}], "source": "ES"}, {"DBLP title": "Optimization of on-chip switched-capacitor DC-DC converters for high-performance applications.", "DBLP authors": ["Pingqiang Zhou", "Won Ho Choi", "Bongjin Kim", "Chris H. Kim", "Sachin S. Sapatnekar"], "year": 2012, "MAG papers": [{"PaperId": 2106312919, "PaperTitle": "optimization of on chip switched capacitor dc dc converters for high performance applications", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of minnesota", "university of minnesota", "university of minnesota", "university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Progress and challenges in VLSI placement research.", "DBLP authors": ["Igor L. Markov", "Jin Hu", "Myung-Chul Kim"], "year": 2012, "MAG papers": [{"PaperId": 2082354275, "PaperTitle": "progress and challenges in vlsi placement research", "Year": 2012, "CitationCount": 32, "EstimatedCitation": 70, "Affiliations": ["university of michigan", "university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "Placement: Hot or Not?", "DBLP authors": ["Charles J. Alpert", "Zhuo Li", "Gi-Joon Nam", "Chin Ngai Sze", "Natarajan Viswanathan", "Samuel I. Ward"], "year": 2012, "MAG papers": [{"PaperId": 1966563007, "PaperTitle": "placement hot or not", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "CACTI-IO: CACTI with off-chip power-area-timing models.", "DBLP authors": ["Norman P. Jouppi", "Andrew B. Kahng", "Naveen Muralimanohar", "Vaishnav Srinivas"], "year": 2012, "MAG papers": [{"PaperId": 2078051707, "PaperTitle": "cacti io cacti with off chip power area timing models", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["hewlett packard", "university of california san diego", "hewlett packard", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "AFReP: Application-guided Function-level Registerfile power-gating for embedded processors.", "DBLP authors": ["Hamed Tabkhi", "Gunar Schirner"], "year": 2012, "MAG papers": [{"PaperId": 2080203819, "PaperTitle": "afrep application guided function level registerfile power gating for embedded processors", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["northeastern university", "northeastern university"]}], "source": "ES"}, {"DBLP title": "Efficient multiple-bit retention register assignment for power gated design: Concept and algorithms.", "DBLP authors": ["Yu-Guang Chen", "Yiyu Shi", "Kuan-Yu Lai", "Hui Geng", "Shih-Chieh Chang"], "year": 2012, "MAG papers": [{"PaperId": 2023871623, "PaperTitle": "efficient multiple bit retention register assignment for power gated design concept and algorithms", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["missouri university of science and technology", "national tsing hua university", "national tsing hua university", "missouri university of science and technology", "national tsing hua university"]}], "source": "ES"}, {"DBLP title": "A holistic analysis of circuit timing variations in 3D-ICs with thermal and TSV-induced stress considerations.", "DBLP authors": ["Sravan K. Marella", "Sanjay V. Kumar", "Sachin S. Sapatnekar"], "year": 2012, "MAG papers": [{"PaperId": 1998074059, "PaperTitle": "a holistic analysis of circuit timing variations in 3d ics with thermal and tsv induced stress considerations", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["university of minnesota", "university of minnesota", "university of minnesota"]}], "source": "ES"}, {"DBLP title": "Electromigration-aware routing for 3D ICs with stress-aware EM modeling.", "DBLP authors": ["Jiwoo Pak", "Sung Kyu Lim", "David Z. Pan"], "year": 2012, "MAG papers": [{"PaperId": 1978465272, "PaperTitle": "electromigration aware routing for 3d ics with stress aware em modeling", "Year": 2012, "CitationCount": 11, "EstimatedCitation": 11, "Affiliations": ["georgia institute of technology", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "3D transient thermal solver using non-conformal domain decomposition approach.", "DBLP authors": ["Jianyong Xie", "Madhavan Swaminathan"], "year": 2012, "MAG papers": [{"PaperId": 2057445582, "PaperTitle": "3d transient thermal solver using non conformal domain decomposition approach", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "ICCAD-2012 CAD contest in design hierarchy aware routability-driven placement and benchmark suite.", "DBLP authors": ["Natarajan Viswanathan", "Charles J. Alpert", "Cliff C. N. Sze", "Zhuo Li", "Yaoguang Wei"], "year": 2012, "MAG papers": [{"PaperId": 2059199163, "PaperTitle": "iccad 2012 cad contest in design hierarchy aware routability driven placement and benchmark suite", "Year": 2012, "CitationCount": 26, "EstimatedCitation": 26, "Affiliations": ["ibm", "ibm", "ibm", "ibm", "ibm"]}], "source": "ES"}, {"DBLP title": "Voltage-aware chip-level design for reliability-driven pin-constrained EWOD chips.", "DBLP authors": ["Sheng-Han Yeh", "Jia-Wen Chang", "Tsung-Wei Huang", "Tsung-Yi Ho"], "year": 2012, "MAG papers": [{"PaperId": 2019560816, "PaperTitle": "voltage aware chip level design for reliability driven pin constrained ewod chips", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["national cheng kung university", "national cheng kung university", "national cheng kung university", "national cheng kung university"]}], "source": "ES"}, {"DBLP title": "Compiling program control flows into biochemical reactions.", "DBLP authors": ["De-An Huang", "Jie-Hong R. Jiang", "Ruei-Yang Huang", "Chi-Yun Cheng"], "year": 2012, "MAG papers": [{"PaperId": 2103627208, "PaperTitle": "compiling program control flows into biochemical reactions", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["national taiwan university", "national taiwan university", "national taiwan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Dictionary-based error recovery in cyberphysical digital-microfluidic biochips.", "DBLP authors": ["Yan Luo", "Krishnendu Chakrabarty", "Tsung-Yi Ho"], "year": 2012, "MAG papers": [{"PaperId": 1991512670, "PaperTitle": "dictionary based error recovery in cyberphysical digital microfluidic biochips", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["national cheng kung university", "duke university", "duke university"]}], "source": "ES"}, {"DBLP title": "Reactant minimization during sample preparation on digital microfluidic biochips using skewed mixing trees.", "DBLP authors": ["Juinn-Dar Huang", "Chia-Hung Liu", "Ting-Wei Chiang"], "year": 2012, "MAG papers": [{"PaperId": 1980181699, "PaperTitle": "reactant minimization during sample preparation on digital microfluidic biochips using skewed mixing trees", "Year": 2012, "CitationCount": 42, "EstimatedCitation": 56, "Affiliations": ["national chiao tung university", "national chiao tung university", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Fast Transform-based preconditioners for large-scale power grid analysis on massively parallel architectures.", "DBLP authors": ["Konstantis Daloukas", "Nestoras E. Evmorfopoulos", "George Drasidis", "Michalis K. Tsiampas", "Panagiota Tsompanopoulou", "George I. Stamoulis"], "year": 2012, "MAG papers": [{"PaperId": 2028894086, "PaperTitle": "fast transform based preconditioners for large scale power grid analysis on massively parallel architectures", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["university of thessaly", "university of thessaly", "university of thessaly", "university of thessaly", "university of thessaly", "university of thessaly"]}], "source": "ES"}, {"DBLP title": "Deterministic random walk preconditioning for power grid analysis.", "DBLP authors": ["Jia Wang"], "year": 2012, "MAG papers": [{"PaperId": 2151755972, "PaperTitle": "deterministic random walk preconditioning for power grid analysis", "Year": 2012, "CitationCount": 8, "EstimatedCitation": 8, "Affiliations": ["illinois institute of technology"]}], "source": "ES"}, {"DBLP title": "Efficient parallel power grid analysis via Additive Schwarz Method.", "DBLP authors": ["Ting Yu", "Zigang Xiao", "Martin D. F. Wong"], "year": 2012, "MAG papers": [{"PaperId": 2137211879, "PaperTitle": "efficient parallel power grid analysis via additive schwarz method", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of illinois at urbana champaign", "university of illinois at urbana champaign", "university of illinois at urbana champaign"]}], "source": "ES"}, {"DBLP title": "Circuit simulation via matrix exponential method for stiffness handling and parallel processing.", "DBLP authors": ["Shih-Hung Weng", "Quan Chen", "Ngai Wong", "Chung-Kuan Cheng"], "year": 2012, "MAG papers": [{"PaperId": 2039167131, "PaperTitle": "circuit simulation via matrix exponential method for stiffness handling and parallel processing", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of hong kong", "university of california san diego", "university of california san diego", "university of hong kong"]}], "source": "ES"}, {"DBLP title": "An efficient control variates method for yield estimation of analog circuits based on a local model.", "DBLP authors": ["Pierre-Francois Desrumaux", "Yoan Dupret", "Jens Tingleff", "Sean Minehane", "Mark Redford", "Laurent Latorre", "Pascal Nouet"], "year": 2012, "MAG papers": [{"PaperId": 2026450951, "PaperTitle": "an efficient control variates method for yield estimation of analog circuits based on a local model", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": [null, null, null, null, null, null, null]}], "source": "ES"}, {"DBLP title": "A fast time-domain EM-TCAD coupled simulation framework via matrix exponential.", "DBLP authors": ["Quan Chen", "Wim Schoenmaker", "Shih-Hung Weng", "Chung-Kuan Cheng", "Guan-Hua Chen", "Lijun Jiang", "Ngai Wong"], "year": 2012, "MAG papers": [{"PaperId": 2001015971, "PaperTitle": "a fast time domain em tcad coupled simulation framework via matrix exponential", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["university of hong kong", "university of hong kong", "university of hong kong", "university of california san diego", "katholieke universiteit leuven", "university of california san diego", "university of hong kong"]}], "source": "ES"}, {"DBLP title": "GPSCP: A general-purpose support-circuit preconditioning approach to large-scale SPICE-accurate nonlinear circuit simulations.", "DBLP authors": ["Xueqian Zhao", "Zhuo Feng"], "year": 2012, "MAG papers": [{"PaperId": 1989036882, "PaperTitle": "gpscp a general purpose support circuit preconditioning approach to large scale spice accurate nonlinear circuit simulations", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["michigan technological university", "michigan technological university"]}], "source": "ES"}, {"DBLP title": "Verifying dynamic properties of nonlinear mixed-signal circuits via efficient SMT-based techniques.", "DBLP authors": ["Leyi Yin", "Yue Deng", "Peng Li"], "year": 2012, "MAG papers": [{"PaperId": 2032087966, "PaperTitle": "verifying dynamic properties of nonlinear mixed signal circuits via efficient smt based techniques", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["texas a m university", "texas a m university", "texas a m university"]}], "source": "ES"}, {"DBLP title": "Toward codesign in high performance computing systems.", "DBLP authors": ["Richard F. Barrett", "Xiaobo Sharon Hu", "Sudip S. Dosanjh", "Steven G. Parker", "Michael A. Heroux", "John Shalf"], "year": 2012, "MAG papers": [{"PaperId": 2040817311, "PaperTitle": "toward codesign in high performance computing systems", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["sandia national laboratories", "nvidia", "sandia national laboratories", "lawrence berkeley national laboratory", "sandia national laboratories", "university of notre dame"]}], "source": "ES"}, {"DBLP title": "Accurate on-chip router area modeling with Kriging methodology.", "DBLP authors": ["Florentine Dubois", "Valerio Catalano", "Marcello Coppola", "Fr\u00e9d\u00e9ric P\u00e9trot"], "year": 2012, "MAG papers": [{"PaperId": 2051021427, "PaperTitle": "accurate on chip router area modeling with kriging methodology", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["centre national de la recherche scientifique", "stmicroelectronics", "stmicroelectronics", "stmicroelectronics"]}], "source": "ES"}, {"DBLP title": "Distributed memory interface synthesis for Network-on-Chips with 3D-stacked DRAMs.", "DBLP authors": ["Yi-Jung Chen", "Chia-Lin Yang", "Jian-Jia Chen"], "year": 2012, "MAG papers": [{"PaperId": 2069488242, "PaperTitle": "distributed memory interface synthesis for network on chips with 3d stacked drams", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["karlsruhe institute of technology", "national chi nan university", "national taiwan university"]}], "source": "ES"}, {"DBLP title": "Efficient design space exploration for component-based system design.", "DBLP authors": ["Yinghai Lu", "Hai Zhou"], "year": 2012, "MAG papers": [{"PaperId": 1990933146, "PaperTitle": "efficient design space exploration for component based system design", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["synopsys", "northwestern university"]}], "source": "ES"}, {"DBLP title": "Multiple tunable constant multiplications: Algorithms and applications.", "DBLP authors": ["Levent Aksoy", "Eduardo Costa", "Paulo F. Flores", "Jos\u00e9 C. Monteiro"], "year": 2012, "MAG papers": [{"PaperId": 2077783536, "PaperTitle": "multiple tunable constant multiplications algorithms and applications", "Year": 2012, "CitationCount": 6, "EstimatedCitation": 6, "Affiliations": ["inesc id", "inesc id", "inesc id", null]}], "source": "ES"}, {"DBLP title": "The synthesis of complex arithmetic computation on stochastic bit streams using sequential logic.", "DBLP authors": ["Peng Li", "David J. Lilja", "Weikang Qian", "Kia Bazargan", "Marc D. Riedel"], "year": 2012, "MAG papers": [{"PaperId": 2118914590, "PaperTitle": "the synthesis of complex arithmetic computation on stochastic bit streams using sequential logic", "Year": 2012, "CitationCount": 29, "EstimatedCitation": 29, "Affiliations": ["university of minnesota", "university of minnesota", "university of minnesota", "university of minnesota", "shanghai jiao tong university"]}], "source": "ES"}, {"DBLP title": "Memory partitioning and scheduling co-optimization in behavioral synthesis.", "DBLP authors": ["Peng Li", "Yuxin Wang", "Peng Zhang", "Guojie Luo", "Tao Wang", "Jason Cong"], "year": 2012, "MAG papers": [{"PaperId": 2028342110, "PaperTitle": "memory partitioning and scheduling co optimization in behavioral synthesis", "Year": 2012, "CitationCount": 21, "EstimatedCitation": 21, "Affiliations": ["university of california los angeles", "university of california los angeles", "peking university", "peking university", "peking university", "peking university"]}], "source": "ES"}, {"DBLP title": "ISBA: An independent set-based algorithm for automated partial reconfiguration module generation.", "DBLP authors": ["Ruining He", "Yuchun Ma", "Kang Zhao", "Jinian Bian"], "year": 2012, "MAG papers": [{"PaperId": 2071628159, "PaperTitle": "isba an independent set based algorithm for automated partial reconfiguration module generation", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Fine-grained hardware/software methodology for process migration in MPSoCs.", "DBLP authors": ["Tuo Li", "Jude Angelo Ambrose", "Sri Parameswaran"], "year": 2012, "MAG papers": [{"PaperId": 2008347757, "PaperTitle": "fine grained hardware software methodology for process migration in mpsocs", "Year": 2012, "CitationCount": 3, "EstimatedCitation": 3, "Affiliations": ["university of new south wales", "university of new south wales", "university of new south wales"]}], "source": "ES"}, {"DBLP title": "Active compensation technique for the thin-film transistor variations and OLED aging of mobile device displays.", "DBLP authors": ["Xiang Chen", "Beiye Liu", "Yiran Chen", "Mengying Zhao", "Chun Jason Xue", "Xiaojun Guo"], "year": 2012, "MAG papers": [{"PaperId": 2089160800, "PaperTitle": "active compensation technique for the thin film transistor variations and oled aging of mobile device displays", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["shanghai jiao tong university", "university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "city university of hong kong", "city university of hong kong"]}], "source": "ES"}, {"DBLP title": "Multi-level cell STT-RAM: Is it realistic or just a dream?", "DBLP authors": ["Yaojun Zhang", "Lu Zhang", "Wujie Wen", "Guangyu Sun", "Yiran Chen"], "year": 2012, "MAG papers": [{"PaperId": 2012025286, "PaperTitle": "multi level cell stt ram is it realistic or just a dream", "Year": 2012, "CitationCount": 42, "EstimatedCitation": 69, "Affiliations": ["university of pittsburgh", "university of pittsburgh", "university of pittsburgh", "peking university", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Ultra-low power NEMS FPGA.", "DBLP authors": ["Sijing Han", "Vijay Sirigiri", "Daniel G. Saab", "Massood Tabib-Azar"], "year": 2012, "MAG papers": [{"PaperId": 2006272837, "PaperTitle": "ultra low power nems fpga", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of utah", "case western reserve university", "case western reserve university", "case western reserve university"]}], "source": "ES"}, {"DBLP title": "Ultra high density logic designs using transistor-level monolithic 3D integration.", "DBLP authors": ["Young-Joon Lee", "Patrick Morrow", "Sung Kyu Lim"], "year": 2012, "MAG papers": [{"PaperId": 1963985775, "PaperTitle": "ultra high density logic designs using transistor level monolithic 3d integration", "Year": 2012, "CitationCount": 20, "EstimatedCitation": 20, "Affiliations": ["georgia institute of technology", "intel", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Challenges in post-silicon validation of high-speed I/O links.", "DBLP authors": ["Chenjie Gu"], "year": 2012, "MAG papers": [{"PaperId": 2123695884, "PaperTitle": "challenges in post silicon validation of high speed i o links", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["intel"]}], "source": "ES"}, {"DBLP title": "Validation signature testing: A methodology for post-silicon validation of analog/mixed-signal circuits.", "DBLP authors": ["Abhijit Chatterjee", "Sabyasachi Deyati", "Barry John Muldrey", "Shyam Kumar Devarakond", "Aritra Banerjee"], "year": 2012, "MAG papers": [{"PaperId": 2119318133, "PaperTitle": "validation signature testing a methodology for post silicon validation of analog mixed signal circuits", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology", "georgia institute of technology"]}], "source": "ES"}, {"DBLP title": "Functional post-silicon diagnosis and debug for networks-on-chip.", "DBLP authors": ["Rawan Abdel-Khalek", "Valeria Bertacco"], "year": 2012, "MAG papers": [{"PaperId": 2610309420, "PaperTitle": "functional post silicon diagnosis and debug for networks on chip", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of michigan", null]}, {"PaperId": 1993519726, "PaperTitle": "functional post silicon diagnosis and debug for networks on chip", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of michigan", "university of michigan"]}], "source": "ES"}, {"DBLP title": "TRACKER: A low overhead adaptive NoC router with load balancing selection strategy.", "DBLP authors": ["John Jose", "K. V. Mahathi", "J. Shiva Shankar", "Madhu Mutyam"], "year": 2012, "MAG papers": [{"PaperId": 1985941361, "PaperTitle": "tracker a low overhead adaptive noc router with load balancing selection strategy", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["indian institute of technology madras", "indian institute of technology madras", "indian institute of technology madras", "indian institute of technology madras"]}], "source": "ES"}, {"DBLP title": "Provably complete hardware Trojan detection using test point insertion.", "DBLP authors": ["Sheng Wei", "Kai Li", "Farinaz Koushanfar", "Miodrag Potkonjak"], "year": 2012, "MAG papers": [{"PaperId": 2170995161, "PaperTitle": "provably complete hardware trojan detection using test point insertion", "Year": 2012, "CitationCount": 25, "EstimatedCitation": 25, "Affiliations": ["university of california los angeles", "university of california los angeles", "rice university", "rice university"]}], "source": "ES"}, {"DBLP title": "Using standardized quantization for multi-party PPUF matching: Foundations and applications.", "DBLP authors": ["Saro Meguerdichian", "Miodrag Potkonjak"], "year": 2012, "MAG papers": [{"PaperId": 2080331584, "PaperTitle": "using standardized quantization for multi party ppuf matching foundations and applications", "Year": 2012, "CitationCount": 10, "EstimatedCitation": 10, "Affiliations": ["university of california los angeles", "university of california los angeles"]}], "source": "ES"}, {"DBLP title": "Simultaneous information flow security and circuit redundancy in Boolean gates.", "DBLP authors": ["Wei Hu", "Jason Oberg", "Dejun Mu", "Ryan Kastner"], "year": 2012, "MAG papers": [{"PaperId": 2011136524, "PaperTitle": "simultaneous information flow security and circuit redundancy in boolean gates", "Year": 2012, "CitationCount": 4, "EstimatedCitation": 4, "Affiliations": ["university of california san diego", "northwestern polytechnical university", "university of california san diego", "university of california san diego"]}], "source": "ES"}, {"DBLP title": "On logic synthesis for timing speculation.", "DBLP authors": ["Yuxi Liu", "Rong Ye", "Feng Yuan", "Rakesh Kumar", "Qiang Xu"], "year": 2012, "MAG papers": [{"PaperId": 2171577385, "PaperTitle": "on logic synthesis for timing speculation", "Year": 2012, "CitationCount": 22, "EstimatedCitation": 22, "Affiliations": ["the chinese university of hong kong", "university of illinois at urbana champaign", "the chinese university of hong kong", "the chinese university of hong kong", "the chinese university of hong kong"]}], "source": "ES"}, {"DBLP title": "Lazy man's logic synthesis.", "DBLP authors": ["Wenlong Yang", "Lingli Wang", "Alan Mishchenko"], "year": 2012, "MAG papers": [{"PaperId": 1996198117, "PaperTitle": "lazy man s logic synthesis", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["university of california berkeley", "fudan university", "fudan university"]}], "source": "ES"}, {"DBLP title": "Minimizing area and power of sequential CMOS circuits using threshold decomposition.", "DBLP authors": ["Niranjan Kulkarni", "Nishant Nukala", "Sarma B. K. Vrudhula"], "year": 2012, "MAG papers": [{"PaperId": 2150981204, "PaperTitle": "minimizing area and power of sequential cmos circuits using threshold decomposition", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["arizona state university", "arizona state university", "arizona state university"]}], "source": "ES"}, {"DBLP title": "Performance-driven analog placement considering monotonic current paths.", "DBLP authors": ["Po-Hsun Wu", "Mark Po-Hung Lin", "Yang-Ru Chen", "Bing-Shiun Chou", "Tung-Chieh Chen", "Tsung-Yi Ho", "Bin-Da Liu"], "year": 2012, "MAG papers": [{"PaperId": 1976234067, "PaperTitle": "performance driven analog placement considering monotonic current paths", "Year": 2012, "CitationCount": 13, "EstimatedCitation": 13, "Affiliations": ["national cheng kung university", "national cheng kung university", "national cheng kung university", "national cheng kung university", "national chung cheng university", "national cheng kung university", null]}], "source": "ES"}, {"DBLP title": "Configurable analog routing methodology via technology and design constraint unification.", "DBLP authors": ["Po-Cheng Pan", "Hung-Ming Chen", "Yi-Kan Cheng", "Jill Liu", "Wei-Yi Hu"], "year": 2012, "MAG papers": [{"PaperId": 2065257040, "PaperTitle": "configurable analog routing methodology via technology and design constraint unification", "Year": 2012, "CitationCount": 7, "EstimatedCitation": 7, "Affiliations": ["tsmc", "tsmc", "national chiao tung university", "tsmc", "national chiao tung university"]}], "source": "ES"}, {"DBLP title": "Efficient parametric yield estimation of analog/mixed-signal circuits via Bayesian model fusion.", "DBLP authors": ["Xin Li", "Wangyang Zhang", "Fa Wang", "Shupeng Sun", "Chenjie Gu"], "year": 2012, "MAG papers": [{"PaperId": 2017361567, "PaperTitle": "efficient parametric yield estimation of analog mixed signal circuits via bayesian model fusion", "Year": 2012, "CitationCount": 23, "EstimatedCitation": 23, "Affiliations": ["carnegie mellon university", "intel", "carnegie mellon university", "carnegie mellon university", "carnegie mellon university"]}], "source": "ES"}, {"DBLP title": "Analytical-based approach for capacitor placement with gradient error compensation and device correlation enhancement in analog integrated circuits.", "DBLP authors": ["Cheng-Wu Lin", "Chung-Lin Lee", "Jai-Ming Lin", "Soon-Jyh Chang"], "year": 2012, "MAG papers": [{"PaperId": 2079274291, "PaperTitle": "analytical based approach for capacitor placement with gradient error compensation and device correlation enhancement in analog integrated circuits", "Year": 2012, "CitationCount": 5, "EstimatedCitation": 5, "Affiliations": ["national cheng kung university", "national cheng kung university", "national cheng kung university", "national cheng kung university"]}], "source": "ES"}, {"DBLP title": "2012 TAU power grid simulation contest: Benchmark suite and results.", "DBLP authors": ["Zhuo Li", "Raju Balasubramanian", "Frank Liu", "Sani R. Nassif"], "year": 2012, "MAG papers": [], "source": null}, {"DBLP title": "PGT_SOLVER: An efficient solver for power grid transient analysis.", "DBLP authors": ["Ting Yu", "Martin D. F. Wong"], "year": 2012, "MAG papers": [], "source": null}, {"DBLP title": "PowerRush : Efficient transient simulation for power grid analysis.", "DBLP authors": ["Jianlei Yang", "Zuowei Li", "Yici Cai", "Qiang Zhou"], "year": 2012, "MAG papers": [{"PaperId": 1972077416, "PaperTitle": "powerrush efficient transient simulation for power grid analysis", "Year": 2012, "CitationCount": 27, "EstimatedCitation": 27, "Affiliations": ["tsinghua university", "tsinghua university", "tsinghua university", "tsinghua university"]}], "source": "ES"}, {"DBLP title": "Parallel forward and back substitution for efficient power grid simulation.", "DBLP authors": ["Xuanxing Xiong", "Jia Wang"], "year": 2012, "MAG papers": [{"PaperId": 2080630316, "PaperTitle": "parallel forward and back substitution for efficient power grid simulation", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["illinois institute of technology", "illinois institute of technology"]}], "source": "ES"}, {"DBLP title": "Overview of vectorless/early power grid verification.", "DBLP authors": ["Farid N. Najm"], "year": 2012, "MAG papers": [{"PaperId": 2079942551, "PaperTitle": "overview of vectorless early power grid verification", "Year": 2012, "CitationCount": 9, "EstimatedCitation": 9, "Affiliations": ["university of toronto"]}], "source": "ES"}, {"DBLP title": "Battery cell configuration for organic light emitting diode display in modern smartphones and tablet-PCs.", "DBLP authors": ["Donghwa Shin", "Kitae Kim", "Naehyuck Chang", "Massoud Pedram"], "year": 2012, "MAG papers": [{"PaperId": 2120729400, "PaperTitle": "battery cell configuration for organic light emitting diode display in modern smartphones and tablet pcs", "Year": 2012, "CitationCount": 2, "EstimatedCitation": 2, "Affiliations": ["seoul national university", "seoul national university", "university of southern california", "seoul national university"]}], "source": "ES"}, {"DBLP title": "Mobile devices user - The subscriber and also the publisher of real-time OLED display power management plan.", "DBLP authors": ["Yiran Chen", "Xiang Chen", "Mengying Zhao", "Chun Jason Xue"], "year": 2012, "MAG papers": [{"PaperId": 2094718560, "PaperTitle": "mobile devices user the subscriber and also the publisher of real time oled display power management plan", "Year": 2012, "CitationCount": 1, "EstimatedCitation": 1, "Affiliations": ["university of pittsburgh", "city university of hong kong", "city university of hong kong", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Clock mesh synthesis with gated local trees and activity driven register clustering.", "DBLP authors": ["Jianchao Lu", "Xiaomi Mao", "Baris Taskin"], "year": 2012, "MAG papers": [{"PaperId": 2025511996, "PaperTitle": "clock mesh synthesis with gated local trees and activity driven register clustering", "Year": 2012, "CitationCount": 18, "EstimatedCitation": 18, "Affiliations": ["oracle corporation", "synopsys", "drexel university"]}], "source": "ES"}, {"DBLP title": "Fast approximation for peak power driven voltage partitioning in almost linear time.", "DBLP authors": ["Jia Wang", "Xiaodao Chen", "Lin Liu", "Shiyan Hu"], "year": 2012, "MAG papers": [{"PaperId": 2031946742, "PaperTitle": "fast approximation for peak power driven voltage partitioning in almost linear time", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["michigan technological university", "michigan technological university", "michigan technological university", "michigan technological university"]}], "source": "ES"}, {"DBLP title": "Multiobjective optimization of deadspace, a critical resource for 3D-IC integration.", "DBLP authors": ["Johann Knechtel", "Igor L. Markov", "Jens Lienig", "Matthias Thiele"], "year": 2012, "MAG papers": [{"PaperId": 2063885103, "PaperTitle": "multiobjective optimization of deadspace a critical resource for 3d ic integration", "Year": 2012, "CitationCount": 12, "EstimatedCitation": 12, "Affiliations": ["dresden university of technology", "university of michigan", "dresden university of technology", "dresden university of technology"]}, {"PaperId": 2621138120, "PaperTitle": "multiobjective optimization of deadspace a critical resource for 3d ic integration", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": [null, "dresden university of technology", "dresden university of technology", "dresden university of technology"]}], "source": "ES"}, {"DBLP title": "A fast maze-free routing congestion estimator with hybrid unilateral monotonic routing.", "DBLP authors": ["Wen-Hao Liu", "Yih-Lang Li", "Cheng-Kok Koh"], "year": 2012, "MAG papers": [{"PaperId": 2057469119, "PaperTitle": "a fast maze free routing congestion estimator with hybrid unilateral monotonic routing", "Year": 2012, "CitationCount": 19, "EstimatedCitation": 19, "Affiliations": ["purdue university", "national chiao tung university", "purdue university"]}], "source": "ES"}, {"DBLP title": "A thermal and process variation aware MTJ switching model and its applications in soft error analysis.", "DBLP authors": ["Peiyuan Wang", "Wei Zhang", "Rajiv V. Joshi", "Rouwaida Kanj", "Yiran Chen"], "year": 2012, "MAG papers": [{"PaperId": 2132550088, "PaperTitle": "a thermal and process variation aware mtj switching model and its applications in soft error analysis", "Year": 2012, "CitationCount": 17, "EstimatedCitation": 17, "Affiliations": ["university of pittsburgh", "ibm", "american university of beirut", "nanyang technological university", "university of pittsburgh"]}], "source": "ES"}, {"DBLP title": "Modeling and synthesis of quality-energy optimal approximate adders.", "DBLP authors": ["Jin Miao", "Ku He", "Andreas Gerstlauer", "Michael Orshansky"], "year": 2012, "MAG papers": [{"PaperId": 2121069160, "PaperTitle": "modeling and synthesis of quality energy optimal approximate adders", "Year": 2012, "CitationCount": 59, "EstimatedCitation": 101, "Affiliations": ["university of texas at austin", "university of texas at austin", "university of texas at austin", "university of texas at austin"]}], "source": "ES"}, {"DBLP title": "Representative Critical Reliability Paths for low-cost and accurate on-chip aging evaluation.", "DBLP authors": ["Shuo Wang", "Jifeng Chen", "Mohammad Tehranipoor"], "year": 2012, "MAG papers": [{"PaperId": 1966986741, "PaperTitle": "representative critical reliability paths for low cost and accurate on chip aging evaluation", "Year": 2012, "CitationCount": 32, "EstimatedCitation": 32, "Affiliations": ["university of connecticut", "university of connecticut", "university of connecticut"]}], "source": "ES"}, {"DBLP title": "High-Performance, Low-Power Resonant Clocking: Embedded tutorial.", "DBLP authors": ["Matthew R. Guthaus", "Baris Taskin"], "year": 2012, "MAG papers": [{"PaperId": 1537744878, "PaperTitle": "high performance low power resonant clocking embedded tutorial", "Year": 2012, "CitationCount": 0, "EstimatedCitation": 0, "Affiliations": ["university of california santa cruz", "drexel university"]}], "source": "ES"}]