Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,250
design__instance__area,3514.49
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.00008751828136155382
power__switching__total,0.000017235202903975733
power__leakage__total,0.000001608647039574862
power__total,0.00010636213119141757
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,-0.2530938585902232
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,0.2530938585902232
timing__hold__ws__corner:nom_fast_1p32V_m40C,0.10789977550179584
timing__setup__ws__corner:nom_fast_1p32V_m40C,15.140465310025903
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,0.107900
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,Infinity
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,-0.25662386830800565
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,0.25662386830800565
timing__hold__ws__corner:nom_slow_1p08V_125C,0.6070329966063812
timing__setup__ws__corner:nom_slow_1p08V_125C,14.28168912444368
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,0.607033
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,Infinity
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,-0.2544631244407945
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,0.2544631244407945
timing__hold__ws__corner:nom_typ_1p20V_25C,0.2904654654571305
timing__setup__ws__corner:nom_typ_1p20V_25C,14.833025005886958
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,0.290465
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,Infinity
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.2530938585902232
clock__skew__worst_setup,0.2530938585902232
timing__hold__ws,0.10789977550179584
timing__setup__ws,14.28168912444368
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107900
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,inf
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,250
design__instance__area__stdcell,3514.49
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.121434
design__instance__utilization__stdcell,0.121434
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,16
design__instance__area__class:buffer,121.565
design__instance__count__class:inverter,1
design__instance__area__class:inverter,5.4432
design__instance__count__class:sequential_cell,26
design__instance__area__class:sequential_cell,1226.53
design__instance__count__class:multi_input_combinational_cell,144
design__instance__area__class:multi_input_combinational_cell,1291.85
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
design__instance__count__class:timing_repair_buffer,56
design__instance__area__class:timing_repair_buffer,812.851
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,5006.67
design__violations,0
design__instance__count__class:clock_buffer,5
design__instance__area__class:clock_buffer,45.36
design__instance__count__class:clock_inverter,2
design__instance__area__class:clock_inverter,10.8864
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,44
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,293
route__net__special,2
route__drc_errors__iter:0,65
route__wirelength__iter:0,5030
route__drc_errors__iter:1,16
route__wirelength__iter:1,4988
route__drc_errors__iter:2,19
route__wirelength__iter:2,4981
route__drc_errors__iter:3,0
route__wirelength__iter:3,4975
route__drc_errors,0
route__wirelength,4975
route__vias,1293
route__vias__singlecut,1293
route__vias__multicut,0
design__disconnected_pin__count,9
design__critical_disconnected_pin__count,0
route__wirelength__max,150.315
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,31
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,31
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,31
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,31
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19999
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.2
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00000620041
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000640505
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.00000112608
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.00000640505
design_powergrid__voltage__worst,0.00000640505
design_powergrid__voltage__worst__net:VPWR,1.19999
design_powergrid__drop__worst,0.00000640505
design_powergrid__drop__worst__net:VPWR,0.00000620041
design_powergrid__voltage__worst__net:VGND,0.00000640505
design_powergrid__drop__worst__net:VGND,0.00000640505
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.000001230000000000000081983031474663903281907550990581512451171875
ir__drop__worst,0.000006199999999999999931196530134069888617887045256793498992919921875
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
