// Seed: 3019767443
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wor id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_4;
  assign id_3 = 1;
  wire  id_5;
  wire  id_6;
  logic id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd2
) (
    output tri0 id_0,
    input  wand _id_1,
    output tri0 id_2,
    input  wand id_3,
    output tri1 id_4,
    input  tri1 id_5
);
  wire  id_7;
  logic id_8 = id_7;
  always @(-1) release id_4;
  logic id_9;
  assign id_9[id_1-1'b0] = id_3;
  module_0 modCall_1 (
      id_8,
      id_7,
      id_7
  );
endmodule
