Analysis & Synthesis report for DE1_SoC
Tue Feb 18 10:55:08 2025
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Parameter Settings for User Entity Instance: Top-level Entity: |DE1_SoC
 11. Port Connectivity Checks: "normalLight:light9"
 12. Port Connectivity Checks: "normalLight:light1"
 13. Port Connectivity Checks: "clock_divider:cdiv"
 14. Post-Synthesis Netlist Statistics for Top Partition
 15. Elapsed Time Per Partition
 16. Analysis & Synthesis Messages
 17. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Tue Feb 18 10:55:08 2025       ;
; Quartus Prime Version           ; 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Revision Name                   ; DE1_SoC                                     ;
; Top-level Entity Name           ; DE1_SoC                                     ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 17                                          ;
; Total pins                      ; 67                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; DE1_SoC            ; DE1_SoC            ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; State Machine Processing                                                        ; User-Encoded       ; Auto               ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 6           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 6           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-6         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                    ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------+---------+
; DE1_SoC.sv                       ; yes             ; User SystemVerilog HDL File  ; U:/EE271labs/Lab6/Labfiles/DE1_SoC.sv       ;         ;
; clock_divider.sv                 ; yes             ; User SystemVerilog HDL File  ; U:/EE271labs/Lab6/Labfiles/clock_divider.sv ;         ;
; User_Input.sv                    ; yes             ; User SystemVerilog HDL File  ; U:/EE271labs/Lab6/Labfiles/User_Input.sv    ;         ;
; centerLight.sv                   ; yes             ; User SystemVerilog HDL File  ; U:/EE271labs/Lab6/Labfiles/centerLight.sv   ;         ;
; normalLight.sv                   ; yes             ; User SystemVerilog HDL File  ; U:/EE271labs/Lab6/Labfiles/normalLight.sv   ;         ;
; victory.sv                       ; yes             ; User SystemVerilog HDL File  ; U:/EE271labs/Lab6/Labfiles/victory.sv       ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimate of Logic utilization (ALMs needed) ; 14          ;
;                                             ;             ;
; Combinational ALUT usage for logic          ; 22          ;
;     -- 7 input functions                    ; 0           ;
;     -- 6 input functions                    ; 5           ;
;     -- 5 input functions                    ; 9           ;
;     -- 4 input functions                    ; 0           ;
;     -- <=3 input functions                  ; 8           ;
;                                             ;             ;
; Dedicated logic registers                   ; 17          ;
;                                             ;             ;
; I/O pins                                    ; 67          ;
;                                             ;             ;
; Total DSP Blocks                            ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; SW[9]~input ;
; Maximum fan-out                             ; 17          ;
; Total fan-out                               ; 216         ;
; Average fan-out                             ; 1.25        ;
+---------------------------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                       ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node             ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                        ; Entity Name ; Library Name ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------+-------------+--------------+
; |DE1_SoC                               ; 22 (0)              ; 17 (0)                    ; 0                 ; 0          ; 67   ; 0            ; |DE1_SoC                                   ; DE1_SoC     ; work         ;
;    |User_Input:input0|                 ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|User_Input:input0                 ; User_Input  ; work         ;
;    |User_Input:input3|                 ; 4 (4)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|User_Input:input3                 ; User_Input  ; work         ;
;    |centerLight:light5|                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|centerLight:light5                ; centerLight ; work         ;
;    |normalLight:light1|                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|normalLight:light1                ; normalLight ; work         ;
;    |normalLight:light2|                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|normalLight:light2                ; normalLight ; work         ;
;    |normalLight:light3|                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|normalLight:light3                ; normalLight ; work         ;
;    |normalLight:light4|                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|normalLight:light4                ; normalLight ; work         ;
;    |normalLight:light6|                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|normalLight:light6                ; normalLight ; work         ;
;    |normalLight:light7|                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|normalLight:light7                ; normalLight ; work         ;
;    |normalLight:light8|                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|normalLight:light8                ; normalLight ; work         ;
;    |normalLight:light9|                ; 1 (1)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|normalLight:light9                ; normalLight ; work         ;
;    |victory:WinnerWinnerChickenDinner| ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |DE1_SoC|victory:WinnerWinnerChickenDinner ; victory     ; work         ;
+----------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+--------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+---------------------------------------------+----------------------------------------+
; Register name                               ; Reason for Removal                     ;
+---------------------------------------------+----------------------------------------+
; victory:WinnerWinnerChickenDinner|ps[2..31] ; Stuck at GND due to stuck port data_in ;
; normalLight:light9|ps[1..31]                ; Stuck at GND due to stuck port data_in ;
; normalLight:light8|ps[1..31]                ; Stuck at GND due to stuck port data_in ;
; normalLight:light7|ps[1..31]                ; Stuck at GND due to stuck port data_in ;
; normalLight:light6|ps[1..31]                ; Stuck at GND due to stuck port data_in ;
; centerLight:light5|ps[1..31]                ; Stuck at GND due to stuck port data_in ;
; normalLight:light4|ps[1..31]                ; Stuck at GND due to stuck port data_in ;
; normalLight:light3|ps[1..31]                ; Stuck at GND due to stuck port data_in ;
; normalLight:light2|ps[1..31]                ; Stuck at GND due to stuck port data_in ;
; normalLight:light1|ps[1..31]                ; Stuck at GND due to stuck port data_in ;
; User_Input:input3|ps[1..31]                 ; Stuck at GND due to stuck port data_in ;
; User_Input:input0|ps[1..31]                 ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 371     ;                                        ;
+---------------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 17    ;
; Number of registers using Synchronous Clear  ; 1     ;
; Number of registers using Synchronous Load   ; 8     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 0     ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |DE1_SoC ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; whichClock     ; 25    ; Signed Integer                                 ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------+
; Port Connectivity Checks: "normalLight:light9" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; NL   ; Input ; Info     ; Stuck at GND         ;
+------+-------+----------+----------------------+


+------------------------------------------------+
; Port Connectivity Checks: "normalLight:light1" ;
+------+-------+----------+----------------------+
; Port ; Type  ; Severity ; Details              ;
+------+-------+----------+----------------------+
; NR   ; Input ; Info     ; Stuck at GND         ;
+------+-------+----------+----------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "clock_divider:cdiv"                                                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; divided_clocks ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 17                          ;
;     SCLR              ; 1                           ;
;     SLD               ; 8                           ;
;     plain             ; 8                           ;
; arriav_lcell_comb     ; 36                          ;
;     normal            ; 36                          ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 12                          ;
;         2 data inputs ; 8                           ;
;         5 data inputs ; 9                           ;
;         6 data inputs ; 5                           ;
; boundary_port         ; 67                          ;
;                       ;                             ;
; Max LUT depth         ; 3.00                        ;
; Average LUT depth     ; 1.60                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Tue Feb 18 10:54:43 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC
Info (20030): Parallel compilation is enabled and will use 6 of the 6 processors detected
Info (12021): Found 2 design units, including 2 entities, in source file mux2_1.sv
    Info (12023): Found entity 1: mux2_1 File: U:/EE271labs/Lab6/Labfiles/mux2_1.sv Line: 1
    Info (12023): Found entity 2: mux2_1_testbench File: U:/EE271labs/Lab6/Labfiles/mux2_1.sv Line: 8
Info (12021): Found 2 design units, including 2 entities, in source file mux4_1.sv
    Info (12023): Found entity 1: mux4_1 File: U:/EE271labs/Lab6/Labfiles/mux4_1.sv Line: 1
    Info (12023): Found entity 2: mux4_1_testbench File: U:/EE271labs/Lab6/Labfiles/mux4_1.sv Line: 9
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc.sv
    Info (12023): Found entity 1: DE1_SoC File: U:/EE271labs/Lab6/Labfiles/DE1_SoC.sv Line: 1
    Info (12023): Found entity 2: DE1_SoC_testbench File: U:/EE271labs/Lab6/Labfiles/DE1_SoC.sv Line: 65
Info (12021): Found 2 design units, including 2 entities, in source file nordstrom.sv
    Info (12023): Found entity 1: Nordstrom File: U:/EE271labs/Lab6/Labfiles/Nordstrom.sv Line: 2
    Info (12023): Found entity 2: Nordstrom_testbench File: U:/EE271labs/Lab6/Labfiles/Nordstrom.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file seg7.sv
    Info (12023): Found entity 1: seg7 File: U:/EE271labs/Lab6/Labfiles/seg7.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file seg7x2.sv
    Info (12023): Found entity 1: seg7x2 File: U:/EE271labs/Lab6/Labfiles/seg7x2.sv Line: 1
    Info (12023): Found entity 2: seg7x2_testbench File: U:/EE271labs/Lab6/Labfiles/seg7x2.sv Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file fredhouse_display.sv
    Info (12023): Found entity 1: fred_display File: U:/EE271labs/Lab6/Labfiles/FredHouse_display.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file fredhousemarket.sv
    Info (12023): Found entity 1: FredHouseMarket File: U:/EE271labs/Lab6/Labfiles/FredHouseMarket.sv Line: 1
    Info (12023): Found entity 2: FredHouseMarket_testbench File: U:/EE271labs/Lab6/Labfiles/FredHouseMarket.sv Line: 20
Info (12021): Found 2 design units, including 2 entities, in source file simple.sv
    Info (12023): Found entity 1: simple File: U:/EE271labs/Lab6/Labfiles/simple.sv Line: 1
    Info (12023): Found entity 2: simple_testbench File: U:/EE271labs/Lab6/Labfiles/simple.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file clock_divider.sv
    Info (12023): Found entity 1: clock_divider File: U:/EE271labs/Lab6/Labfiles/clock_divider.sv Line: 3
Info (12021): Found 2 design units, including 2 entities, in source file de1_soc1.sv
    Info (12023): Found entity 1: DE1_SoC1 File: U:/EE271labs/Lab6/Labfiles/DE1_SoC1.sv Line: 2
    Info (12023): Found entity 2: DE1_SoC1_testbench File: U:/EE271labs/Lab6/Labfiles/DE1_SoC1.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file hazard_lights.sv
    Info (12023): Found entity 1: hazard_lights File: U:/EE271labs/Lab6/Labfiles/hazard_lights.sv Line: 1
Info (12021): Found 2 design units, including 2 entities, in source file user_input.sv
    Info (12023): Found entity 1: User_Input File: U:/EE271labs/Lab6/Labfiles/User_Input.sv Line: 1
    Info (12023): Found entity 2: User_Input_testbench File: U:/EE271labs/Lab6/Labfiles/User_Input.sv Line: 50
Info (12021): Found 2 design units, including 2 entities, in source file centerlight.sv
    Info (12023): Found entity 1: centerLight File: U:/EE271labs/Lab6/Labfiles/centerLight.sv Line: 1
    Info (12023): Found entity 2: centerLight_testbench File: U:/EE271labs/Lab6/Labfiles/centerLight.sv Line: 52
Info (12021): Found 2 design units, including 2 entities, in source file normallight.sv
    Info (12023): Found entity 1: normalLight File: U:/EE271labs/Lab6/Labfiles/normalLight.sv Line: 1
    Info (12023): Found entity 2: normalLight_testbench File: U:/EE271labs/Lab6/Labfiles/normalLight.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file victory.sv
    Info (12023): Found entity 1: victory File: U:/EE271labs/Lab6/Labfiles/victory.sv Line: 1
Info (12127): Elaborating entity "DE1_SoC" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE1_SoC.sv(23): object "clkSelect" assigned a value but never read File: U:/EE271labs/Lab6/Labfiles/DE1_SoC.sv Line: 23
Info (12128): Elaborating entity "clock_divider" for hierarchy "clock_divider:cdiv" File: U:/EE271labs/Lab6/Labfiles/DE1_SoC.sv Line: 20
Info (12128): Elaborating entity "User_Input" for hierarchy "User_Input:input0" File: U:/EE271labs/Lab6/Labfiles/DE1_SoC.sv Line: 31
Info (12128): Elaborating entity "normalLight" for hierarchy "normalLight:light1" File: U:/EE271labs/Lab6/Labfiles/DE1_SoC.sv Line: 34
Info (12128): Elaborating entity "centerLight" for hierarchy "centerLight:light5" File: U:/EE271labs/Lab6/Labfiles/DE1_SoC.sv Line: 39
Info (12128): Elaborating entity "victory" for hierarchy "victory:WinnerWinnerChickenDinner" File: U:/EE271labs/Lab6/Labfiles/DE1_SoC.sv Line: 46
Info (286030): Timing-Driven Synthesis is running
Info (144001): Generated suppressed messages file U:/EE271labs/Lab6/Labfiles/output_files/DE1_SoC.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 89 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 52 output pins
    Info (21061): Implemented 22 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 4848 megabytes
    Info: Processing ended: Tue Feb 18 10:55:09 2025
    Info: Elapsed time: 00:00:26
    Info: Total CPU time (on all processors): 00:00:29


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in U:/EE271labs/Lab6/Labfiles/output_files/DE1_SoC.map.smsg.


