<root><simulation><result_generated_time />2023-05-16 15:02:55<layer><layer_spec />{'B': 1, 'K': 256, 'C': 128, 'OY': 28, 'OX': 28, 'IY': 28, 'IX': 28, 'FY': 1, 'FX': 1, 'SY': 1, 'SX': 1, 'SFY': 1, 'SFX': 1, 'G': 1}<im2col_enable />False<total_MAC_operation />25690112<total_data_size_element />{'W': 32768, 'I': 100352, 'O': 200704}<total_data_reuse />{'W': 784, 'I': 256.0, 'O': 128}</layer><search_engine><mem_hierarchy_search><mode />fixed<mem_scheme_index />1/1</mem_hierarchy_search><spatial_mapping_search><mode />heuristic search v2<spatial_utilization_threshold />0.0<unrolling_scheme_index />47/57</spatial_mapping_search><temporal_mapping_search><mode />loma search<valid_temporal_mapping_found />6720</temporal_mapping_search></search_engine><hw_spec><PE_array><precision_bit />{'W': 8, 'I': 8, 'O_partial': 8, 'O_final': 8}<MAC_array_size />{'Col': 32, 'Row': 32}</PE_array><memory_hierarchy><mem_name_in_the_hierarchy><W />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<I />['spad_32byte', 'buffer_2Mbyte', 'sram_big']<O />['spad_32byte', 'buffer_2Mbyte', 'sram_big']</mem_name_in_the_hierarchy><mem_size_bit />{'W': [512, 33554432, 34359738368], 'I': [512, 33554432, 34359738368], 'O': [512, 33554432, 34359738368]}<mem_bw_bit_per_cycle_or_mem_wordlength />{'W': [[64, 64], [512, 512], [2048, 2048]], 'I': [[64, 64], [512, 512], [2048, 2048]], 'O': [[64, 64], [512, 512], [2048, 2048]]}<mem_access_energy_per_word />{'W': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'I': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]], 'O': [[0.000336027, 0.000364555], [0.105279, 0.0929084], [1.33185, 1.33185]]}<mem_type />{'W': ['dp_sb', 'dp_db', 'dp_sb'], 'I': ['dp_sb', 'dp_db', 'dp_sb'], 'O': ['dp_sb', 'dp_db', 'dp_sb']}<mem_share />{0: [('W', 'sram_big'), ('I', 'sram_big'), ('O', 'sram_big')], 1: [('W', 'buffer_2Mbyte'), ('I', 'buffer_2Mbyte'), ('O', 'buffer_2Mbyte')]}<mem_area_single_module />{'W': [0.000693826, 27.0113, 93.2871], 'I': [0.000693826, 27.0113, 93.2871], 'O': [0.000693826, 27.0113, 93.2871]}<mem_unroll />{'W': [128, 1, 1], 'I': [128, 1, 1], 'O': [64, 1, 1]}</memory_hierarchy></hw_spec><results><basic_info><spatial_unrolling><W />[[[], [('OX', 2), ('OY', 4)]], [[('C', 4), ('K', 8)], [('C', 4)]], [], []]<I />[[[('K', 8)], []], [[('C', 4)], [('OX', 2), ('OY', 4), ('C', 4)]], [], []]<O />[[[('C', 4)], [('C', 4)]], [[('K', 8)], [('OX', 2), ('OY', 4)]], [], []]<greedy_mapping />False</spatial_unrolling><temporal_mapping><W />[[('OX', 7), ('C', 2), ('C', 2)], [('K', 4), ('OX', 2), ('K', 8), ('OY', 7), ('C', 2)], []]<I />[[('OX', 7), ('C', 2), ('C', 2), ('K', 4), ('OX', 2), ('K', 8)], [('OY', 7), ('C', 2)], []]<O />[[('OX', 7), ('C', 2), ('C', 2)], [('K', 4), ('OX', 2), ('K', 8), ('OY', 7), ('C', 2)], []]<fully_PE_level_output_stationary />False</temporal_mapping><data_reuse />{'W': [8.0, 7, 14, 1], 'I': [8.0, 32.0, 1.0, 1.0], 'O': [16.0, 4, 2, 1]}<I_pr_diagonally_broadcast_or_fifo_effect />'I': [False, False, False, False]<used_mem_size_bit />{'W': [32, 262144, 262144], 'I': [448, 802816, 802816], 'O': [56, 1605632, 1605632], 'O_partial': [56, 1605632, 0], 'O_final': [0, 0, 1605632]}<actual_mem_utilization_individual />{'W': [0.06, 0.01, 0.0], 'I': [0.88, 0.02, 0.0], 'O': [0.11, 0.05, 0.0]}<actual_mem_utilization_shared />{'W': [0.06, 0.08, 0.0], 'I': [0.88, 0.08, 0.0], 'O': [0.11, 0.08, 0.0]}<effective_mem_size_bit />{'W': [16, 131072, 262144], 'I': [448, 401408, 802816], 'O': [56, 1605632, 1605632], 'O_partial': [56, 1605632, 0], 'O_final': [0, 0, 1605632]}<total_unit_count />{'W': [1024, 128, 1, 1], 'I': [1024, 128, 1, 1], 'O': [1024, 64, 1, 1]}<unique_unit_count />{'W': [128, 128, 1, 1], 'I': [128, 128, 1, 1], 'O': [64, 64, 1, 1]}<duplicate_unit_count />{'W': [8.0, 1.0, 1.0, 1.0], 'I': [8.0, 1.0, 1.0, 1.0], 'O': [16.0, 1.0, 1.0, 1.0]}<mem_access_count_elem><W />[[458752, 458752], [458752, 32768], [32768, 0]]<I />[[3211264, 100352], [100352, 100352], [100352, 0]]<O />[[(1404928, 1605632), (401408, 200704)], [(200704, 401408), (200704, 0)], [(0, 200704), (0, 0)]]<O_partial />[[(1404928, 1605632), (401408, 200704)], [(200704, 401408), (0, 0)], [(0, 0), (0, 0)]]<O_final />[[(0, 0), (0, 0)], [(0, 0), (200704, 0)], [(0, 200704), (0, 0)]]</mem_access_count_elem><mem_access_count_word><W />[[57344, 57344], [7168, 512], [128, 0]]<I />[[401408, 12544], [1568, 1568], [392, 0]]<O />[[(175616, 200704), (50176, 25088)], [(3136, 6272), (3136, 0)], [(0, 784), (0, 0)]]<O_partial />[([175616, 200704], [50176, 25088]), ([3136, 6272], [0, 0]), ([0, 0], [0, 0])]<O_final />[([0, 0], [0, 0]), ([0, 0], [3136, 0]), ([0, 784], [0, 0])]</mem_access_count_word><mac_count><active />25690112<idle />0</mac_count></basic_info><energy><total_energy />56163015.4<mem_energy_breakdown><W />[40.2, 802.2, 170.5]<I />[139.5, 310.8, 522.1]<O />[158.2, 1243.0, 1044.2]</mem_energy_breakdown><MAC_energy><active_MAC />56158584.8<idle_MAC />0.0<total />56158584.8</MAC_energy></energy><performance><mac_array_utilization><utilization_with_data_loading />0.9232<utilization_without_data_loading />1.0<utilization_spatial />1.0<utilization_temporal_with_data_loading />0.9232<mac_utilize_temporal_without_data_loading />1.0</mac_array_utilization><latency><latency_cycle_with_data_loading />27176<latency_cycle_without_data_loading />25088<ideal_computing_cycle />25088<data_loading><load_cycle_total />2088<load_cycle_individual />{'W': [8, 512, 0], 'I': [112, 1568, 0]}<load_cycle_combined />{'W': 512, 'I': 1568}</data_loading><mem_stalling><mem_stall_cycle_total />0<mem_stall_cycle_individual />{'W': [[-25087], [-25060, -17900], [-25088, -25088]], 'I': [[-25087], [-2821, -1456], [-25088, -25088]], 'O': [[-25088], [-24192, -18816], [-21952, -24304]]}<mem_stall_cycle_shared />{'W': [[-25087], [-25060, 0], [0, 0]], 'I': [[-25087], [-2821, 0], [0, 0]], 'O': [[-25088], [-24192, -18816], [-21952, -24304]]}<latency_deep_analysis><data_size_each_level_unrolled />{'W': [32, 262144, 262144], 'I': [448, 802816, 802816], 'O': [56, 1605632, 1605632], 'O_partial': [56, 1605632, 0], 'O_final': [0, 0, 1605632]}<data_size_each_level_total />{'W': [4096, 262144, 262144], 'I': [57344, 802816, 802816], 'O': [3584, 1605632, 1605632]}<loop_cycles_each_level />{'W': [28, 25088, 25088], 'I': [1792, 25088, 25088], 'O': [28, 25088, 25088]}<top_ir_loop_size />{'W': [1, 1, 1], 'I': [8, 1, 1], 'O': [4, 2, 1]}<req_aver_mem_bw />{'W': [[8.0, 1.1], [146.3, 10.4], [10.4, 10.4]], 'I': [[8.0, 0.2], [32.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 2.0], [128.0, 64.0], [64.0, 64.0]]}<req_inst_mem_bw />{'W': [[8.0, 1.1], [146.3, 10.4], [10.4, 10.4]], 'I': [[8.0, 2.0], [256.0, 32.0], [32.0, 32.0]], 'O': [[8.0, 8.0], [512.0, 128.0], [128.0, 64.0]]}<req_mem_bw_bit_per_cycle_individual />{'W': [[8.0, 1.1], [146.3, 10.4], [10.4, 0]], 'I': [[8.0, 2.0], [256.0, 32.0], [32.0, 0]], 'O': [[8.0, 2.0], [128.0, 64.0], [64.0, 0]]}<req_mem_bw_bit_per_cycle_shared />{'W': [[8.0, 1.1], [594.3, 170.4], [42.4, 64.0]], 'I': [[8.0, 2.0], [594.3, 170.4], [42.4, 64.0]], 'O': [[8.0, 2.0], [594.3, 170.4], [42.4, 64.0]]}<output_distinguish />[('psum', 'psum'), ('psum', 'fsum'), ('fsum', 'fsum')]<mem_bw_requirement_meet />{'W': [[True, True], [False, True], [True, True]], 'I': [[True, True], [False, True], [True, True]], 'O': [[True, True], [False, True], [True, True]]}<trans_time_ideal />{'W': [[1, 1, 25088], [28, 28, 896], [25088, 25088, 1]], 'I': [[1, 1, 25088], [224, 1792, 14], [25088, 25088, 1]], 'O': [[1, 1, 25088], [28, 28, 896], [25088, 25088, 1]]}<trans_time_real />{'W': [[0, 1, 25088], [[0, 28, 896], [8, 28, 896]], [[512, 25088, 1], [128, 25088, 1]]], 'I': [[0, 1, 25088], [[7, 1792, 14], [112, 1792, 14]], [[1568, 25088, 1], [392, 25088, 1]]], 'O': [[0, 1, 25088], [[1, 28, 896], [7, 28, 896]], [[3136, 25088, 1], [784, 25088, 1]]]}<single_stall_cycle />{'W': [[-1], [-28, -20], [-24576, -24960]], 'I': [[-1], [-217, -112], [-23520, -24696]], 'O': [[-1], [-27, -21], [-21952, -24304]]}<single_stall_count />{'W': [25087, 895, 0], 'I': [25087, 13, 0], 'O': [25088, 896, 1]}<mem_compute_overlap_cc_for_shared_mem />{0: {'W': [0, 0], 'I': [0, 0], 'O': [3136, 0]}, 1: {'W': [7160, 0], 'I': [1456, 0], 'O': [6272, 3136]}}<mem_compute_overlap_stall_for_shared_mem_LH />{0: [[-25088, -25088], [-21952, -25088]], 1: [[-10200, -25088], [-18816, -21952]]}</latency_deep_analysis></mem_stalling></latency></performance><area><total_area />120.5<mem_area />120.5<mem_area_percentage />100.0 %</area></results><elapsed_time_second />1</simulation></root>