Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Wed Nov 15 15:10:11 2023
| Host         : DESKTOP-C15GLBI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    62 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     5 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     2 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     4 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              20 |            9 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              16 |            4 |
| Yes          | No                    | No                     |              73 |           22 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              13 |            4 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------+---------------------------------+---------------------------+------------------+----------------+--------------+
|     Clock Signal    |          Enable Signal          |      Set/Reset Signal     | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------+---------------------------------+---------------------------+------------------+----------------+--------------+
|  CLK50MHZ_BUFG      | uut/db_clk/O_i_1_n_0            |                           |                1 |              1 |         1.00 |
|  CLK50MHZ_BUFG      | uut/db_clk/clear                |                           |                1 |              1 |         1.00 |
|  CLK50MHZ_BUFG      | uut/db_data/Iv_i_1__0_n_0       |                           |                1 |              1 |         1.00 |
|  CLK50MHZ_BUFG      | uut/db_data/O_i_1__0_n_0        |                           |                1 |              1 |         1.00 |
| ~uut/db_clk/O_reg_0 | uut/cnt                         | uut/cnt[3]_i_1_n_0        |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG      |                                 |                           |                3 |              4 |         1.33 |
|  clk_IBUF_BUFG      | get_tx/count                    | get_tx/p_0_in             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG      | get_tx/running_reg_1[0]         |                           |                3 |              4 |         1.33 |
|  CLK50MHZ_BUFG      | uut/db_data/count[4]_i_1__0_n_0 | uut/db_data/Iv_i_1__0_n_0 |                2 |              5 |         2.50 |
|  CLK50MHZ_BUFG      |                                 |                           |                3 |              7 |         2.33 |
| ~uut/db_clk/O_reg_0 |                                 |                           |                3 |              9 |         3.00 |
|  clk_IBUF_BUFG      | get_tx/shift[8]_i_1_n_0         |                           |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG      |                                 | get_tx/shift[8]_i_1_n_0   |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG      | uut/E[0]                        |                           |                3 |             16 |         5.33 |
|  CLK50MHZ_BUFG      | uut/oflag_i_1_n_0               |                           |                4 |             16 |         4.00 |
|  clk_IBUF_BUFG      | get_tx/E[0]                     |                           |                6 |             24 |         4.00 |
+---------------------+---------------------------------+---------------------------+------------------+----------------+--------------+


