m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/Users/akama/OneDrive/Dokumenter/GitHub/EIT4-414
Ealu
Z0 w1586804112
Z1 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z2 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z3 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
Z4 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z5 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
Z6 dC:/Users/akama/Documents/GitHub/EIT4-414
Z7 8C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
Z8 FC:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd
l0
L6
VDzNHe0f3BFHiJIi@K=Yg>1
!s100 GFZh@lG19gFAjPVK<?iV22
Z9 OV;C;10.5b;63
32
Z10 !s110 1586815847
!i10b 1
Z11 !s108 1586815847.000000
Z12 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd|
Z13 !s107 C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ALU.vhd|
!i113 1
Z14 o-work work -2002 -explicit
Z15 tExplicit 1 CvgOpt 0
Artl
R1
R2
R3
R4
R5
Z16 DEx4 work 3 alu 0 22 DzNHe0f3BFHiJIi@K=Yg>1
l28
L22
V0IbjzQ^7S2_6>]VPfYZ3J3
!s100 CI;5=JliT>_d>hL`]fC@M1
R9
32
R10
!i10b 1
R11
R12
R13
!i113 1
R14
R15
Eclockdividermodule
Z17 w1586164947
R3
R1
R2
R4
R5
R6
Z18 8C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
Z19 FC:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd
l0
L7
V?318Md7F0>Tj=YVej8PzL2
!s100 a^A8MlnSJ[YA?Nf>GGDFb1
R9
32
Z20 !s110 1586815848
!i10b 1
R11
Z21 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd|
Z22 !s107 C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ClockDividerModule.vhd|
!i113 1
R14
R15
Asim
R3
R1
R2
R4
R5
Z23 DEx4 work 18 clockdividermodule 0 22 ?318Md7F0>Tj=YVej8PzL2
l23
L16
VTghK7Hf;DKg?`VOcEADig2
!s100 <;zV`FBb@08<7Eg@Ci^>e3
R9
32
R20
!i10b 1
R11
R21
R22
!i113 1
R14
R15
Ecu
Z24 w1586804431
R2
R3
R4
R5
R6
Z25 8C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
Z26 FC:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd
l0
L5
VXnc:F0aL7o^bC=>Gej^D43
!s100 0Q8?ahc]9i4UT:ReG4Ok^3
R9
32
R20
!i10b 1
Z27 !s108 1586815848.000000
Z28 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd|
Z29 !s107 C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/CU.vhd|
!i113 1
R14
R15
Artl
R2
R3
R4
R5
Z30 DEx4 work 2 cu 0 22 Xnc:F0aL7o^bC=>Gej^D43
l25
L20
VDLkCRnAIV[6ng4;8dz7nQ2
!s100 2=?<BZ`i6WUmWEP`;MgD:0
R9
32
R20
!i10b 1
R27
R28
R29
!i113 1
R14
R15
Ememory
Z31 w1586815565
R2
R3
R4
R5
R6
Z32 8C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
Z33 FC:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd
l0
L6
VEann=B8kAVfL_VGeJ4UzT2
!s100 MJll=V>daQkmW^BQCE3O43
R9
32
R20
!i10b 1
R27
Z34 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd|
Z35 !s107 C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Memory.vhd|
!i113 1
R14
R15
Artl
R2
R3
R4
R5
Z36 DEx4 work 6 memory 0 22 Eann=B8kAVfL_VGeJ4UzT2
l32
L26
VVVGDefAK7M;f`E9T<6GBU0
!s100 FCEIlXfL]K7PDCTZC3[kL3
R9
32
R20
!i10b 1
R27
R34
R35
!i113 1
R14
R15
Eminicputb
Z37 w1586815668
R1
R4
R5
R6
Z38 8C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
Z39 FC:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd
l0
L5
Vcf?H^]5Z9o<FHUWETlEdT0
!s100 ibUECH0ALfHJ_a4IkKbnV0
R9
32
R20
!i10b 1
R27
Z40 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd|
Z41 !s107 C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/MiniCPUTb.vhd|
!i113 1
R14
R15
Asim
R36
Z42 DEx4 work 11 programcode 0 22 Obz9JUNGLCI<LT<IRQzTc3
R30
R23
Z43 DEx4 work 6 numpad 0 22 H`RD5HA=<0[n:JGR[>NI>3
R2
R3
R16
R1
R4
R5
DEx4 work 9 minicputb 0 22 cf?H^]5Z9o<FHUWETlEdT0
l37
L10
VAj6mXh8P>Xc23zFIKWef31
!s100 [2BIGcPmo_Q5__IH<YBeA0
R9
32
R20
!i10b 1
R27
R40
R41
!i113 1
R14
R15
Enumpad
Z44 w1586246994
R2
R3
R4
R5
R6
Z45 8C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
Z46 FC:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd
l0
L5
VH`RD5HA=<0[n:JGR[>NI>3
!s100 ET@VdYn<QXe;OHE>Q[B`30
R9
32
R20
!i10b 1
R27
Z47 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd|
Z48 !s107 C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/Numpad.vhd|
!i113 1
R14
R15
Artl
R2
R3
R4
R5
R43
l12
L10
Z49 VPUK7M7ScB1B=nDPh<le[91
Z50 !s100 _H6TR5N2=mRa7cH1mhool1
R9
32
R20
!i10b 1
R27
R47
R48
!i113 1
R14
R15
Eprogramcode
Z51 w1586815843
R2
R3
R4
R5
R6
Z52 8C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
Z53 FC:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd
l0
L6
VObz9JUNGLCI<LT<IRQzTc3
!s100 I`XJMQooPzcX^zf;<iP6?3
R9
32
R10
!i10b 1
R11
Z54 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd|
Z55 !s107 C:/Users/akama/Documents/GitHub/EIT4-414/ModelSimCPU_v2/ProgramCode.vhd|
!i113 1
R14
R15
Artl
R2
R3
R4
R5
R42
l23
L15
V3;M<>zzaMP<kUDQYHSH:M3
!s100 R[Z?0@OX;7SVO_2gz[J^l3
R9
32
R10
!i10b 1
R11
R54
R55
!i113 1
R14
R15
